

================================================================
== Vivado HLS Report for 'max_pool2'
================================================================
* Date:           Thu Apr 13 03:29:13 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: virtex7
* Target device:  xq7vx980t-rf1930-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    23.076|        0.12|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  233|  233|  233|  233|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  232|  232|        58|          -|          -|     4|    no    |
        | + Loop 1.1          |   56|   56|        14|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |   12|   12|         6|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     268|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      2|      243|     313|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     122|    -|
|Register         |        -|      -|       92|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      2|      335|     703|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3000|   3600|  1224000|  612000|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U13  |cnn_fadd_32ns_32ncud  |        0|      2|  177|  194|    0|
    |cnn_fcmp_32ns_32nbkb_U14  |cnn_fcmp_32ns_32nbkb  |        0|      0|   66|   72|    0|
    |cnn_mux_104_32_1_1_U15    |cnn_mux_104_32_1_1    |        0|      0|    0|   47|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      2|  243|  313|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln22_1_fu_479_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln22_2_fu_489_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln22_fu_365_p2     |     +    |      0|  0|  13|           4|           4|
    |c_fu_457_p2            |     +    |      0|  0|  13|           2|           4|
    |pc_fu_473_p2           |     +    |      0|  0|  10|           2|           1|
    |pr_fu_359_p2           |     +    |      0|  0|  10|           2|           1|
    |r_fu_343_p2            |     +    |      0|  0|  13|           4|           2|
    |and_ln22_1_fu_612_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln22_fu_606_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln5_fu_419_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln19_fu_353_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_467_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln22_1_fu_576_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln22_2_fu_588_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln22_3_fu_594_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln22_fu_570_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln5_1_fu_407_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln5_fu_401_p2     |   icmp   |      0|  0|  11|           8|           2|
    |or_ln22_1_fu_600_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln22_fu_582_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln5_fu_413_p2       |    or    |      0|  0|   2|           1|           1|
    |pool_2_fu_618_p3       |  select  |      0|  0|  32|           1|          32|
    |pool_feature_d0        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 268|         131|         109|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |c_0_reg_247     |   9|          2|    4|          8|
    |grp_fu_310_p0   |  15|          3|   32|         96|
    |grp_fu_310_p1   |  15|          3|   32|         96|
    |pc_0_reg_294    |   9|          2|    2|          4|
    |pool_0_reg_259  |   9|          2|   32|         64|
    |pool_1_reg_282  |   9|          2|   32|         64|
    |pr_0_reg_271    |   9|          2|    2|          4|
    |r_0_reg_235     |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           | 122|         25|  141|        351|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |c_0_reg_247           |   4|   0|    4|          0|
    |pc_0_reg_294          |   2|   0|    2|          0|
    |pc_reg_674            |   2|   0|    2|          0|
    |pool_0_reg_259        |  32|   0|   32|          0|
    |pool_1_reg_282        |  32|   0|   32|          0|
    |pr_0_reg_271          |   2|   0|    2|          0|
    |pr_reg_656            |   2|   0|    2|          0|
    |r_0_reg_235           |   4|   0|    4|          0|
    |trunc_ln26_1_reg_640  |   2|   0|    2|          0|
    |zext_ln20_1_reg_661   |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 |  92|   0|   96|          4|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    max_pool2   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    max_pool2   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    max_pool2   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    max_pool2   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    max_pool2   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    max_pool2   | return value |
|feature_0_address0     | out |    6|  ap_memory |    feature_0   |     array    |
|feature_0_ce0          | out |    1|  ap_memory |    feature_0   |     array    |
|feature_0_q0           |  in |   32|  ap_memory |    feature_0   |     array    |
|feature_1_address0     | out |    6|  ap_memory |    feature_1   |     array    |
|feature_1_ce0          | out |    1|  ap_memory |    feature_1   |     array    |
|feature_1_q0           |  in |   32|  ap_memory |    feature_1   |     array    |
|feature_2_address0     | out |    6|  ap_memory |    feature_2   |     array    |
|feature_2_ce0          | out |    1|  ap_memory |    feature_2   |     array    |
|feature_2_q0           |  in |   32|  ap_memory |    feature_2   |     array    |
|feature_3_address0     | out |    6|  ap_memory |    feature_3   |     array    |
|feature_3_ce0          | out |    1|  ap_memory |    feature_3   |     array    |
|feature_3_q0           |  in |   32|  ap_memory |    feature_3   |     array    |
|feature_4_address0     | out |    6|  ap_memory |    feature_4   |     array    |
|feature_4_ce0          | out |    1|  ap_memory |    feature_4   |     array    |
|feature_4_q0           |  in |   32|  ap_memory |    feature_4   |     array    |
|feature_5_address0     | out |    6|  ap_memory |    feature_5   |     array    |
|feature_5_ce0          | out |    1|  ap_memory |    feature_5   |     array    |
|feature_5_q0           |  in |   32|  ap_memory |    feature_5   |     array    |
|feature_6_address0     | out |    6|  ap_memory |    feature_6   |     array    |
|feature_6_ce0          | out |    1|  ap_memory |    feature_6   |     array    |
|feature_6_q0           |  in |   32|  ap_memory |    feature_6   |     array    |
|feature_7_address0     | out |    6|  ap_memory |    feature_7   |     array    |
|feature_7_ce0          | out |    1|  ap_memory |    feature_7   |     array    |
|feature_7_q0           |  in |   32|  ap_memory |    feature_7   |     array    |
|feature_8_address0     | out |    6|  ap_memory |    feature_8   |     array    |
|feature_8_ce0          | out |    1|  ap_memory |    feature_8   |     array    |
|feature_8_q0           |  in |   32|  ap_memory |    feature_8   |     array    |
|feature_9_address0     | out |    6|  ap_memory |    feature_9   |     array    |
|feature_9_ce0          | out |    1|  ap_memory |    feature_9   |     array    |
|feature_9_q0           |  in |   32|  ap_memory |    feature_9   |     array    |
|feature_offset         |  in |    4|   ap_none  | feature_offset |    scalar    |
|pool_feature_address0  | out |    8|  ap_memory |  pool_feature  |     array    |
|pool_feature_ce0       | out |    1|  ap_memory |  pool_feature  |     array    |
|pool_feature_we0       | out |    1|  ap_memory |  pool_feature  |     array    |
|pool_feature_d0        | out |   32|  ap_memory |  pool_feature  |     array    |
|b                      |  in |   32|   ap_none  |        b       |    scalar    |
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = call float @_ssdm_op_Read.ap_auto.float(float %b)" [lib/pool.cpp:7]   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feature_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %feature_offset)" [lib/pool.cpp:7]   --->   Operation 8 'read' 'feature_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "br label %1" [lib/pool.cpp:13]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %3 ]"   --->   Operation 10 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_0, i32 3)" [lib/pool.cpp:13]   --->   Operation 11 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %4, label %.preheader2.preheader" [lib/pool.cpp:13]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_0, i32 1, i32 2)" [lib/pool.cpp:26]   --->   Operation 14 'partselect' 'trunc_ln26_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.85ns)   --->   "br label %.preheader2" [lib/pool.cpp:15]   --->   Operation 15 'br' <Predicate = (!tmp_7)> <Delay = 0.85>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [lib/pool.cpp:29]   --->   Operation 16 'ret' <Predicate = (tmp_7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ %c, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 17 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %c_0, i32 3)" [lib/pool.cpp:15]   --->   Operation 18 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 19 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %3, label %.preheader1.preheader" [lib/pool.cpp:15]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.85ns)   --->   "br label %.preheader1" [lib/pool.cpp:19]   --->   Operation 21 'br' <Predicate = (!tmp_8)> <Delay = 0.85>
ST_3 : Operation 22 [1/1] (1.01ns)   --->   "%r = add i4 %r_0, 2" [lib/pool.cpp:13]   --->   Operation 22 'add' 'r' <Predicate = (tmp_8)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [lib/pool.cpp:13]   --->   Operation 23 'br' <Predicate = (tmp_8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 23.0>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%pool_0 = phi float [ %pool_1, %.preheader1.loopexit ], [ 0x3810000000000000, %.preheader1.preheader ]" [lib/pool.cpp:22]   --->   Operation 24 'phi' 'pool_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%pr_0 = phi i2 [ %pr, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 25 'phi' 'pr_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %pr_0 to i4" [lib/pool.cpp:19]   --->   Operation 26 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.48ns)   --->   "%icmp_ln19 = icmp eq i2 %pr_0, -2" [lib/pool.cpp:19]   --->   Operation 27 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 28 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.85ns)   --->   "%pr = add i2 %pr_0, 1" [lib/pool.cpp:19]   --->   Operation 29 'add' 'pr' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %2, label %.preheader.preheader" [lib/pool.cpp:19]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.01ns)   --->   "%add_ln22 = add i4 %r_0, %zext_ln19" [lib/pool.cpp:22]   --->   Operation 31 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln22, i3 0)" [lib/pool.cpp:22]   --->   Operation 32 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i7 %tmp_6 to i8" [lib/pool.cpp:20]   --->   Operation 33 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.85ns)   --->   "br label %.preheader" [lib/pool.cpp:20]   --->   Operation 34 'br' <Predicate = (!icmp_ln19)> <Delay = 0.85>
ST_4 : Operation 35 [1/1] (16.4ns)   --->   "%x_assign = fadd float %pool_0, %b_read" [lib/pool.cpp:26]   --->   Operation 35 'fadd' 'x_assign' <Predicate = (icmp_ln19)> <Delay = 16.4> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 0> <II = 1> <Delay = 16.4> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln5 = bitcast float %x_assign to i32" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 36 'bitcast' 'bitcast_ln5' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln5, i32 23, i32 30)" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 37 'partselect' 'tmp' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %bitcast_ln5 to i23" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 38 'trunc' 'trunc_ln5' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln5 = icmp ne i8 %tmp, -1" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 39 'icmp' 'icmp_ln5' <Predicate = (icmp_ln19)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.21ns)   --->   "%icmp_ln5_1 = icmp eq i23 %trunc_ln5, 0" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 40 'icmp' 'icmp_ln5_1' <Predicate = (icmp_ln19)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln5)   --->   "%or_ln5 = or i1 %icmp_ln5_1, %icmp_ln5" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 41 'or' 'or_ln5' <Predicate = (icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (3.52ns)   --->   "%tmp_1 = fcmp ogt float %x_assign, 0.000000e+00" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 42 'fcmp' 'tmp_1' <Predicate = (icmp_ln19)> <Delay = 3.52> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln5)   --->   "%and_ln5 = and i1 %or_ln5, %tmp_1" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 43 'and' 'and_ln5' <Predicate = (icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln5 = select i1 %and_ln5, float %x_assign, float 0.000000e+00" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 44 'select' 'select_ln5' <Predicate = (icmp_ln19)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %c_0, i32 1, i32 2)" [lib/pool.cpp:26]   --->   Operation 45 'partselect' 'trunc_ln26_3' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i2.i2(i4 %feature_offset_read, i2 %trunc_ln26_1, i2 %trunc_ln26_3)" [lib/pool.cpp:26]   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %tmp_2 to i64" [lib/pool.cpp:26]   --->   Operation 47 'zext' 'zext_ln26' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%pool_feature_addr = getelementptr [160 x float]* %pool_feature, i64 0, i64 %zext_ln26" [lib/pool.cpp:26]   --->   Operation 48 'getelementptr' 'pool_feature_addr' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.26ns)   --->   "store float %select_ln5, float* %pool_feature_addr, align 4" [lib/pool.cpp:26]   --->   Operation 49 'store' <Predicate = (icmp_ln19)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 50 [1/1] (1.01ns)   --->   "%c = add i4 2, %c_0" [lib/pool.cpp:15]   --->   Operation 50 'add' 'c' <Predicate = (icmp_ln19)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader2" [lib/pool.cpp:15]   --->   Operation 51 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.55>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%pool_1 = phi float [ %pool_2, %._crit_edge ], [ %pool_0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'pool_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%pc_0 = phi i2 [ %pc, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 53 'phi' 'pc_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %pc_0 to i4" [lib/pool.cpp:20]   --->   Operation 54 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.48ns)   --->   "%icmp_ln20 = icmp eq i2 %pc_0, -2" [lib/pool.cpp:20]   --->   Operation 55 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 56 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.85ns)   --->   "%pc = add i2 %pc_0, 1" [lib/pool.cpp:20]   --->   Operation 57 'add' 'pc' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader1.loopexit, label %._crit_edge" [lib/pool.cpp:20]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.01ns)   --->   "%add_ln22_1 = add i4 %zext_ln20, %c_0" [lib/pool.cpp:22]   --->   Operation 59 'add' 'add_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %add_ln22_1 to i8" [lib/pool.cpp:22]   --->   Operation 60 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.27ns)   --->   "%add_ln22_2 = add i8 %zext_ln20_1, %zext_ln22" [lib/pool.cpp:22]   --->   Operation 61 'add' 'add_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i8 %add_ln22_2 to i64" [lib/pool.cpp:22]   --->   Operation 62 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%feature_0_addr = getelementptr [64 x float]* %feature_0, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 63 'getelementptr' 'feature_0_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%feature_1_addr = getelementptr [64 x float]* %feature_1, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 64 'getelementptr' 'feature_1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%feature_2_addr = getelementptr [64 x float]* %feature_2, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 65 'getelementptr' 'feature_2_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%feature_3_addr = getelementptr [64 x float]* %feature_3, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 66 'getelementptr' 'feature_3_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%feature_4_addr = getelementptr [64 x float]* %feature_4, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 67 'getelementptr' 'feature_4_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%feature_5_addr = getelementptr [64 x float]* %feature_5, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 68 'getelementptr' 'feature_5_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%feature_6_addr = getelementptr [64 x float]* %feature_6, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 69 'getelementptr' 'feature_6_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%feature_7_addr = getelementptr [64 x float]* %feature_7, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 70 'getelementptr' 'feature_7_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%feature_8_addr = getelementptr [64 x float]* %feature_8, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 71 'getelementptr' 'feature_8_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%feature_9_addr = getelementptr [64 x float]* %feature_9, i64 0, i64 %zext_ln22_1" [lib/pool.cpp:22]   --->   Operation 72 'getelementptr' 'feature_9_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.26ns)   --->   "%feature_0_load = load float* %feature_0_addr, align 4" [lib/pool.cpp:22]   --->   Operation 73 'load' 'feature_0_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 74 [2/2] (2.26ns)   --->   "%feature_1_load = load float* %feature_1_addr, align 4" [lib/pool.cpp:22]   --->   Operation 74 'load' 'feature_1_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 75 [2/2] (2.26ns)   --->   "%feature_2_load = load float* %feature_2_addr, align 4" [lib/pool.cpp:22]   --->   Operation 75 'load' 'feature_2_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 76 [2/2] (2.26ns)   --->   "%feature_3_load = load float* %feature_3_addr, align 4" [lib/pool.cpp:22]   --->   Operation 76 'load' 'feature_3_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 77 [2/2] (2.26ns)   --->   "%feature_4_load = load float* %feature_4_addr, align 4" [lib/pool.cpp:22]   --->   Operation 77 'load' 'feature_4_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 78 [2/2] (2.26ns)   --->   "%feature_5_load = load float* %feature_5_addr, align 4" [lib/pool.cpp:22]   --->   Operation 78 'load' 'feature_5_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 79 [2/2] (2.26ns)   --->   "%feature_6_load = load float* %feature_6_addr, align 4" [lib/pool.cpp:22]   --->   Operation 79 'load' 'feature_6_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 80 [2/2] (2.26ns)   --->   "%feature_7_load = load float* %feature_7_addr, align 4" [lib/pool.cpp:22]   --->   Operation 80 'load' 'feature_7_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 81 [2/2] (2.26ns)   --->   "%feature_8_load = load float* %feature_8_addr, align 4" [lib/pool.cpp:22]   --->   Operation 81 'load' 'feature_8_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 82 [2/2] (2.26ns)   --->   "%feature_9_load = load float* %feature_9_addr, align 4" [lib/pool.cpp:22]   --->   Operation 82 'load' 'feature_9_load' <Predicate = (!icmp_ln20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 83 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 84 [1/2] (2.26ns)   --->   "%feature_0_load = load float* %feature_0_addr, align 4" [lib/pool.cpp:22]   --->   Operation 84 'load' 'feature_0_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 85 [1/2] (2.26ns)   --->   "%feature_1_load = load float* %feature_1_addr, align 4" [lib/pool.cpp:22]   --->   Operation 85 'load' 'feature_1_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 86 [1/2] (2.26ns)   --->   "%feature_2_load = load float* %feature_2_addr, align 4" [lib/pool.cpp:22]   --->   Operation 86 'load' 'feature_2_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 87 [1/2] (2.26ns)   --->   "%feature_3_load = load float* %feature_3_addr, align 4" [lib/pool.cpp:22]   --->   Operation 87 'load' 'feature_3_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 88 [1/2] (2.26ns)   --->   "%feature_4_load = load float* %feature_4_addr, align 4" [lib/pool.cpp:22]   --->   Operation 88 'load' 'feature_4_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 89 [1/2] (2.26ns)   --->   "%feature_5_load = load float* %feature_5_addr, align 4" [lib/pool.cpp:22]   --->   Operation 89 'load' 'feature_5_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 90 [1/2] (2.26ns)   --->   "%feature_6_load = load float* %feature_6_addr, align 4" [lib/pool.cpp:22]   --->   Operation 90 'load' 'feature_6_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 91 [1/2] (2.26ns)   --->   "%feature_7_load = load float* %feature_7_addr, align 4" [lib/pool.cpp:22]   --->   Operation 91 'load' 'feature_7_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 92 [1/2] (2.26ns)   --->   "%feature_8_load = load float* %feature_8_addr, align 4" [lib/pool.cpp:22]   --->   Operation 92 'load' 'feature_8_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 93 [1/2] (2.26ns)   --->   "%feature_9_load = load float* %feature_9_addr, align 4" [lib/pool.cpp:22]   --->   Operation 93 'load' 'feature_9_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 94 [1/1] (1.13ns)   --->   "%pool = call float @_ssdm_op_Mux.ap_auto.10float.i4(float %feature_0_load, float %feature_1_load, float %feature_2_load, float %feature_3_load, float %feature_4_load, float %feature_5_load, float %feature_6_load, float %feature_7_load, float %feature_8_load, float %feature_9_load, i4 %feature_offset_read)" [lib/pool.cpp:22]   --->   Operation 94 'mux' 'pool' <Predicate = true> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast float %pool to i32" [lib/pool.cpp:22]   --->   Operation 95 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln22, i32 23, i32 30)" [lib/pool.cpp:22]   --->   Operation 96 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %bitcast_ln22 to i23" [lib/pool.cpp:22]   --->   Operation 97 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast float %pool_1 to i32" [lib/pool.cpp:22]   --->   Operation 98 'bitcast' 'bitcast_ln22_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln22_1, i32 23, i32 30)" [lib/pool.cpp:22]   --->   Operation 99 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %bitcast_ln22_1 to i23" [lib/pool.cpp:22]   --->   Operation 100 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp ne i8 %tmp_3, -1" [lib/pool.cpp:22]   --->   Operation 101 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (1.21ns)   --->   "%icmp_ln22_1 = icmp eq i23 %trunc_ln22, 0" [lib/pool.cpp:22]   --->   Operation 102 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%or_ln22 = or i1 %icmp_ln22_1, %icmp_ln22" [lib/pool.cpp:22]   --->   Operation 103 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.86ns)   --->   "%icmp_ln22_2 = icmp ne i8 %tmp_4, -1" [lib/pool.cpp:22]   --->   Operation 104 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.21ns)   --->   "%icmp_ln22_3 = icmp eq i23 %trunc_ln22_1, 0" [lib/pool.cpp:22]   --->   Operation 105 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%or_ln22_1 = or i1 %icmp_ln22_3, %icmp_ln22_2" [lib/pool.cpp:22]   --->   Operation 106 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%and_ln22 = and i1 %or_ln22, %or_ln22_1" [lib/pool.cpp:22]   --->   Operation 107 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (3.52ns)   --->   "%tmp_5 = fcmp ogt float %pool, %pool_1" [lib/pool.cpp:22]   --->   Operation 108 'fcmp' 'tmp_5' <Predicate = true> <Delay = 3.52> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_1 = and i1 %and_ln22, %tmp_5" [lib/pool.cpp:22]   --->   Operation 109 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.87ns) (out node of the LUT)   --->   "%pool_2 = select i1 %and_ln22_1, float %pool, float %pool_1" [lib/pool.cpp:22]   --->   Operation 110 'select' 'pool_2' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader" [lib/pool.cpp:20]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ feature_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_feature]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read              (read             ) [ 0011111]
feature_offset_read (read             ) [ 0011111]
br_ln13             (br               ) [ 0111111]
r_0                 (phi              ) [ 0011111]
tmp_7               (bitselect        ) [ 0011111]
empty               (speclooptripcount) [ 0000000]
br_ln13             (br               ) [ 0000000]
trunc_ln26_1        (partselect       ) [ 0001111]
br_ln15             (br               ) [ 0011111]
ret_ln29            (ret              ) [ 0000000]
c_0                 (phi              ) [ 0001111]
tmp_8               (bitselect        ) [ 0011111]
empty_10            (speclooptripcount) [ 0000000]
br_ln15             (br               ) [ 0000000]
br_ln19             (br               ) [ 0011111]
r                   (add              ) [ 0111111]
br_ln13             (br               ) [ 0111111]
pool_0              (phi              ) [ 0000111]
pr_0                (phi              ) [ 0000100]
zext_ln19           (zext             ) [ 0000000]
icmp_ln19           (icmp             ) [ 0011111]
empty_11            (speclooptripcount) [ 0000000]
pr                  (add              ) [ 0011111]
br_ln19             (br               ) [ 0000000]
add_ln22            (add              ) [ 0000000]
tmp_6               (bitconcatenate   ) [ 0000000]
zext_ln20_1         (zext             ) [ 0000011]
br_ln20             (br               ) [ 0011111]
x_assign            (fadd             ) [ 0000000]
bitcast_ln5         (bitcast          ) [ 0000000]
tmp                 (partselect       ) [ 0000000]
trunc_ln5           (trunc            ) [ 0000000]
icmp_ln5            (icmp             ) [ 0000000]
icmp_ln5_1          (icmp             ) [ 0000000]
or_ln5              (or               ) [ 0000000]
tmp_1               (fcmp             ) [ 0000000]
and_ln5             (and              ) [ 0000000]
select_ln5          (select           ) [ 0000000]
trunc_ln26_3        (partselect       ) [ 0000000]
tmp_2               (bitconcatenate   ) [ 0000000]
zext_ln26           (zext             ) [ 0000000]
pool_feature_addr   (getelementptr    ) [ 0000000]
store_ln26          (store            ) [ 0000000]
c                   (add              ) [ 0011111]
br_ln15             (br               ) [ 0011111]
pool_1              (phi              ) [ 0011111]
pc_0                (phi              ) [ 0000010]
zext_ln20           (zext             ) [ 0000000]
icmp_ln20           (icmp             ) [ 0011111]
empty_12            (speclooptripcount) [ 0000000]
pc                  (add              ) [ 0011111]
br_ln20             (br               ) [ 0000000]
add_ln22_1          (add              ) [ 0000000]
zext_ln22           (zext             ) [ 0000000]
add_ln22_2          (add              ) [ 0000000]
zext_ln22_1         (zext             ) [ 0000000]
feature_0_addr      (getelementptr    ) [ 0000001]
feature_1_addr      (getelementptr    ) [ 0000001]
feature_2_addr      (getelementptr    ) [ 0000001]
feature_3_addr      (getelementptr    ) [ 0000001]
feature_4_addr      (getelementptr    ) [ 0000001]
feature_5_addr      (getelementptr    ) [ 0000001]
feature_6_addr      (getelementptr    ) [ 0000001]
feature_7_addr      (getelementptr    ) [ 0000001]
feature_8_addr      (getelementptr    ) [ 0000001]
feature_9_addr      (getelementptr    ) [ 0000001]
br_ln0              (br               ) [ 0011111]
feature_0_load      (load             ) [ 0000000]
feature_1_load      (load             ) [ 0000000]
feature_2_load      (load             ) [ 0000000]
feature_3_load      (load             ) [ 0000000]
feature_4_load      (load             ) [ 0000000]
feature_5_load      (load             ) [ 0000000]
feature_6_load      (load             ) [ 0000000]
feature_7_load      (load             ) [ 0000000]
feature_8_load      (load             ) [ 0000000]
feature_9_load      (load             ) [ 0000000]
pool                (mux              ) [ 0000000]
bitcast_ln22        (bitcast          ) [ 0000000]
tmp_3               (partselect       ) [ 0000000]
trunc_ln22          (trunc            ) [ 0000000]
bitcast_ln22_1      (bitcast          ) [ 0000000]
tmp_4               (partselect       ) [ 0000000]
trunc_ln22_1        (trunc            ) [ 0000000]
icmp_ln22           (icmp             ) [ 0000000]
icmp_ln22_1         (icmp             ) [ 0000000]
or_ln22             (or               ) [ 0000000]
icmp_ln22_2         (icmp             ) [ 0000000]
icmp_ln22_3         (icmp             ) [ 0000000]
or_ln22_1           (or               ) [ 0000000]
and_ln22            (and              ) [ 0000000]
tmp_5               (fcmp             ) [ 0000000]
and_ln22_1          (and              ) [ 0000000]
pool_2              (select           ) [ 0011111]
br_ln20             (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="feature_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="feature_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="feature_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="feature_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="feature_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="feature_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="feature_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="feature_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="feature_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="feature_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="feature_offset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_offset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pool_feature">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_feature"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10float.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="b_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="feature_offset_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_offset_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="pool_feature_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_feature_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln26_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="feature_0_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_0_addr/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="feature_1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_1_addr/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="feature_2_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_2_addr/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="feature_3_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_3_addr/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="feature_4_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_4_addr/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="feature_5_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_5_addr/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="feature_6_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_6_addr/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="feature_7_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_7_addr/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="feature_8_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_8_addr/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="feature_9_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_9_addr/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_0_load/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_1_load/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_2_load/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_3_load/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_4_load/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_5_load/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_6_load/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_7_load/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_8_load/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_9_load/5 "/>
</bind>
</comp>

<comp id="235" class="1005" name="r_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="r_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="4" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="c_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="c_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="pool_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="pool_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pool_0/4 "/>
</bind>
</comp>

<comp id="271" class="1005" name="pr_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pr_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="pr_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="1" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pr_0/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="pool_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_1 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="pool_1_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pool_1/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="pc_0_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pc_0 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="pc_0_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pc_0/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="x_assign_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="3"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/4 tmp_5/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_7_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="3" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln26_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="0" index="3" bw="3" slack="0"/>
<pin id="330" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_8_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="0" index="2" bw="3" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="r_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln19_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln19_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="pr_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pr/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln22_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="2"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln20_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="bitcast_ln5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln5/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="0" index="3" bw="6" slack="0"/>
<pin id="392" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln5_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="23" slack="0"/>
<pin id="409" dir="0" index="1" bw="23" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5_1/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln5/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="and_ln5_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln5/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln26_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="1"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="0" index="3" bw="3" slack="0"/>
<pin id="439" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_3/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="4" slack="3"/>
<pin id="447" dir="0" index="2" bw="2" slack="2"/>
<pin id="448" dir="0" index="3" bw="2" slack="0"/>
<pin id="449" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln26_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="c_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="1"/>
<pin id="460" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln20_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln20_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="pc_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pc/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln22_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="2"/>
<pin id="482" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln22_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln22_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="1"/>
<pin id="491" dir="0" index="1" bw="4" slack="0"/>
<pin id="492" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln22_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="pool_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="32" slack="0"/>
<pin id="512" dir="0" index="3" bw="32" slack="0"/>
<pin id="513" dir="0" index="4" bw="32" slack="0"/>
<pin id="514" dir="0" index="5" bw="32" slack="0"/>
<pin id="515" dir="0" index="6" bw="32" slack="0"/>
<pin id="516" dir="0" index="7" bw="32" slack="0"/>
<pin id="517" dir="0" index="8" bw="32" slack="0"/>
<pin id="518" dir="0" index="9" bw="32" slack="0"/>
<pin id="519" dir="0" index="10" bw="32" slack="0"/>
<pin id="520" dir="0" index="11" bw="4" slack="5"/>
<pin id="521" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="pool/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="bitcast_ln22_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="0" index="3" bw="6" slack="0"/>
<pin id="543" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln22_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="bitcast_ln22_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_1/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="0" index="2" bw="6" slack="0"/>
<pin id="560" dir="0" index="3" bw="6" slack="0"/>
<pin id="561" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln22_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_1/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln22_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln22_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="23" slack="0"/>
<pin id="578" dir="0" index="1" bw="23" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="or_ln22_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln22_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_2/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln22_3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="23" slack="0"/>
<pin id="596" dir="0" index="1" bw="23" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_3/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="or_ln22_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_1/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="and_ln22_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="and_ln22_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_1/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="pool_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="32" slack="1"/>
<pin id="622" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_2/6 "/>
</bind>
</comp>

<comp id="626" class="1005" name="b_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="3"/>
<pin id="628" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="feature_offset_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="3"/>
<pin id="633" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="feature_offset_read "/>
</bind>
</comp>

<comp id="640" class="1005" name="trunc_ln26_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="2"/>
<pin id="642" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="r_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="1"/>
<pin id="650" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="656" class="1005" name="pr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="pr "/>
</bind>
</comp>

<comp id="661" class="1005" name="zext_ln20_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="c_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="1"/>
<pin id="668" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="674" class="1005" name="pc_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="pc "/>
</bind>
</comp>

<comp id="679" class="1005" name="feature_0_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="1"/>
<pin id="681" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_0_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="feature_1_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="1"/>
<pin id="686" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_1_addr "/>
</bind>
</comp>

<comp id="689" class="1005" name="feature_2_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="1"/>
<pin id="691" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_2_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="feature_3_addr_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="1"/>
<pin id="696" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_3_addr "/>
</bind>
</comp>

<comp id="699" class="1005" name="feature_4_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="1"/>
<pin id="701" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_4_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="feature_5_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="1"/>
<pin id="706" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_5_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="feature_6_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="1"/>
<pin id="711" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_6_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="feature_7_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="1"/>
<pin id="716" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_7_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="feature_8_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="1"/>
<pin id="721" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_8_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="feature_9_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="1"/>
<pin id="726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_9_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="pool_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="76" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="76" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="76" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="76" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="76" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="76" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="76" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="76" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="105" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="112" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="119" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="126" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="133" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="140" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="147" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="154" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="161" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="168" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="292"><net_src comp="259" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="263" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="72" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="282" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="239" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="239" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="251" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="235" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="275" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="275" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="275" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="235" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="349" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="305" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="400"><net_src comp="383" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="387" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="68" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="397" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="310" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="305" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="72" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="433"><net_src comp="425" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="440"><net_src comp="40" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="247" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="450"><net_src comp="74" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="434" pin="4"/><net_sink comp="444" pin=3"/></net>

<net id="455"><net_src comp="444" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="461"><net_src comp="46" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="247" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="298" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="298" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="298" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="463" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="247" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="489" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="505"><net_src comp="494" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="506"><net_src comp="494" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="507"><net_src comp="494" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="522"><net_src comp="78" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="523"><net_src comp="175" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="524"><net_src comp="181" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="525"><net_src comp="187" pin="3"/><net_sink comp="508" pin=3"/></net>

<net id="526"><net_src comp="193" pin="3"/><net_sink comp="508" pin=4"/></net>

<net id="527"><net_src comp="199" pin="3"/><net_sink comp="508" pin=5"/></net>

<net id="528"><net_src comp="205" pin="3"/><net_sink comp="508" pin=6"/></net>

<net id="529"><net_src comp="211" pin="3"/><net_sink comp="508" pin=7"/></net>

<net id="530"><net_src comp="217" pin="3"/><net_sink comp="508" pin=8"/></net>

<net id="531"><net_src comp="223" pin="3"/><net_sink comp="508" pin=9"/></net>

<net id="532"><net_src comp="229" pin="3"/><net_sink comp="508" pin=10"/></net>

<net id="533"><net_src comp="508" pin="12"/><net_sink comp="310" pin=0"/></net>

<net id="537"><net_src comp="508" pin="12"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="64" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="66" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="551"><net_src comp="534" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="282" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="62" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="64" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="66" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="552" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="538" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="548" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="570" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="556" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="68" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="566" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="588" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="582" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="310" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="508" pin="12"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="282" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="80" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="634"><net_src comp="86" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="508" pin=11"/></net>

<net id="643"><net_src comp="325" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="651"><net_src comp="343" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="659"><net_src comp="359" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="664"><net_src comp="379" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="669"><net_src comp="457" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="677"><net_src comp="473" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="682"><net_src comp="105" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="687"><net_src comp="112" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="692"><net_src comp="119" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="697"><net_src comp="126" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="702"><net_src comp="133" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="707"><net_src comp="140" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="712"><net_src comp="147" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="717"><net_src comp="154" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="722"><net_src comp="161" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="727"><net_src comp="168" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="732"><net_src comp="618" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="286" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_feature | {4 }
 - Input state : 
	Port: max_pool2 : feature_0 | {5 6 }
	Port: max_pool2 : feature_1 | {5 6 }
	Port: max_pool2 : feature_2 | {5 6 }
	Port: max_pool2 : feature_3 | {5 6 }
	Port: max_pool2 : feature_4 | {5 6 }
	Port: max_pool2 : feature_5 | {5 6 }
	Port: max_pool2 : feature_6 | {5 6 }
	Port: max_pool2 : feature_7 | {5 6 }
	Port: max_pool2 : feature_8 | {5 6 }
	Port: max_pool2 : feature_9 | {5 6 }
	Port: max_pool2 : feature_offset | {1 }
	Port: max_pool2 : pool_feature | {}
	Port: max_pool2 : b | {1 }
  - Chain level:
	State 1
	State 2
		tmp_7 : 1
		br_ln13 : 2
		trunc_ln26_1 : 1
	State 3
		tmp_8 : 1
		br_ln15 : 2
	State 4
		zext_ln19 : 1
		icmp_ln19 : 1
		pr : 1
		br_ln19 : 2
		add_ln22 : 2
		tmp_6 : 3
		zext_ln20_1 : 4
		x_assign : 1
		bitcast_ln5 : 2
		tmp : 3
		trunc_ln5 : 3
		icmp_ln5 : 4
		icmp_ln5_1 : 4
		or_ln5 : 5
		tmp_1 : 2
		and_ln5 : 5
		select_ln5 : 5
		tmp_2 : 1
		zext_ln26 : 2
		pool_feature_addr : 3
		store_ln26 : 6
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		pc : 1
		br_ln20 : 2
		add_ln22_1 : 2
		zext_ln22 : 3
		add_ln22_2 : 4
		zext_ln22_1 : 5
		feature_0_addr : 6
		feature_1_addr : 6
		feature_2_addr : 6
		feature_3_addr : 6
		feature_4_addr : 6
		feature_5_addr : 6
		feature_6_addr : 6
		feature_7_addr : 6
		feature_8_addr : 6
		feature_9_addr : 6
		feature_0_load : 7
		feature_1_load : 7
		feature_2_load : 7
		feature_3_load : 7
		feature_4_load : 7
		feature_5_load : 7
		feature_6_load : 7
		feature_7_load : 7
		feature_8_load : 7
		feature_9_load : 7
	State 6
		pool : 1
		bitcast_ln22 : 2
		tmp_3 : 3
		trunc_ln22 : 3
		tmp_4 : 1
		trunc_ln22_1 : 1
		icmp_ln22 : 4
		icmp_ln22_1 : 4
		or_ln22 : 5
		icmp_ln22_2 : 2
		icmp_ln22_3 : 2
		or_ln22_1 : 3
		and_ln22 : 5
		tmp_5 : 2
		and_ln22_1 : 5
		pool_2 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |         x_assign_fu_305        |    2    |   177   |   194   |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_310           |    0    |    66   |    72   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln19_fu_353        |    0    |    0    |    8    |
|          |         icmp_ln5_fu_401        |    0    |    0    |    11   |
|          |        icmp_ln5_1_fu_407       |    0    |    0    |    18   |
|   icmp   |        icmp_ln20_fu_467        |    0    |    0    |    8    |
|          |        icmp_ln22_fu_570        |    0    |    0    |    11   |
|          |       icmp_ln22_1_fu_576       |    0    |    0    |    18   |
|          |       icmp_ln22_2_fu_588       |    0    |    0    |    11   |
|          |       icmp_ln22_3_fu_594       |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|          |            r_fu_343            |    0    |    0    |    13   |
|          |            pr_fu_359           |    0    |    0    |    10   |
|          |         add_ln22_fu_365        |    0    |    0    |    13   |
|    add   |            c_fu_457            |    0    |    0    |    13   |
|          |            pc_fu_473           |    0    |    0    |    10   |
|          |        add_ln22_1_fu_479       |    0    |    0    |    13   |
|          |        add_ln22_2_fu_489       |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|  select  |        select_ln5_fu_425       |    0    |    0    |    32   |
|          |          pool_2_fu_618         |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    mux   |           pool_fu_508          |    0    |    0    |    47   |
|----------|--------------------------------|---------|---------|---------|
|          |          or_ln5_fu_413         |    0    |    0    |    2    |
|    or    |         or_ln22_fu_582         |    0    |    0    |    2    |
|          |        or_ln22_1_fu_600        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |         and_ln5_fu_419         |    0    |    0    |    2    |
|    and   |         and_ln22_fu_606        |    0    |    0    |    2    |
|          |        and_ln22_1_fu_612       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   read   |        b_read_read_fu_80       |    0    |    0    |    0    |
|          | feature_offset_read_read_fu_86 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          tmp_7_fu_317          |    0    |    0    |    0    |
|          |          tmp_8_fu_335          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln26_1_fu_325      |    0    |    0    |    0    |
|          |           tmp_fu_387           |    0    |    0    |    0    |
|partselect|       trunc_ln26_3_fu_434      |    0    |    0    |    0    |
|          |          tmp_3_fu_538          |    0    |    0    |    0    |
|          |          tmp_4_fu_556          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln19_fu_349        |    0    |    0    |    0    |
|          |       zext_ln20_1_fu_379       |    0    |    0    |    0    |
|   zext   |        zext_ln26_fu_452        |    0    |    0    |    0    |
|          |        zext_ln20_fu_463        |    0    |    0    |    0    |
|          |        zext_ln22_fu_485        |    0    |    0    |    0    |
|          |       zext_ln22_1_fu_494       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_6_fu_371          |    0    |    0    |    0    |
|          |          tmp_2_fu_444          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        trunc_ln5_fu_397        |    0    |    0    |    0    |
|   trunc  |        trunc_ln22_fu_548       |    0    |    0    |    0    |
|          |       trunc_ln22_1_fu_566      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |   243   |   579   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       b_read_reg_626      |   32   |
|        c_0_reg_247        |    4   |
|         c_reg_666         |    4   |
|   feature_0_addr_reg_679  |    6   |
|   feature_1_addr_reg_684  |    6   |
|   feature_2_addr_reg_689  |    6   |
|   feature_3_addr_reg_694  |    6   |
|   feature_4_addr_reg_699  |    6   |
|   feature_5_addr_reg_704  |    6   |
|   feature_6_addr_reg_709  |    6   |
|   feature_7_addr_reg_714  |    6   |
|   feature_8_addr_reg_719  |    6   |
|   feature_9_addr_reg_724  |    6   |
|feature_offset_read_reg_631|    4   |
|        pc_0_reg_294       |    2   |
|         pc_reg_674        |    2   |
|       pool_0_reg_259      |   32   |
|       pool_1_reg_282      |   32   |
|       pool_2_reg_729      |   32   |
|        pr_0_reg_271       |    2   |
|         pr_reg_656        |    2   |
|        r_0_reg_235        |    4   |
|         r_reg_648         |    4   |
|    trunc_ln26_1_reg_640   |    2   |
|    zext_ln20_1_reg_661    |    8   |
+---------------------------+--------+
|           Total           |   226  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_175 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_181 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_205 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_211 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_217 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_229 |  p0  |   2  |   6  |   12   ||    9    |
|    r_0_reg_235    |  p0  |   2  |   4  |    8   ||    9    |
|    c_0_reg_247    |  p0  |   2  |   4  |    8   ||    9    |
|   pool_0_reg_259  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_310    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_310    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   328  ||  12.75  ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   243  |   579  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   135  |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |   469  |   714  |
+-----------+--------+--------+--------+--------+
