{
  "sha": "c006a730e9a35489cc8d081f422a7ea1b62ada56",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YzAwNmE3MzBlOWEzNTQ4OWNjOGQwODFmNDIyYTdlYTFiNjJhZGE1Ng==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-01-21T07:28:25Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-01-21T07:28:25Z"
    },
    "message": "x86: improve handling of insns with ambiguous operand sizes\n\nCommit b76bc5d54e (\"x86: don't default variable shift count insns to\n8-bit operand size\") pointed out a very bad case, but the underlying\nproblem is, as mentioned on various occasions, much larger: Silently\nselecting a (nowhere documented afaict) certain default operand size\nwhen there's no \"sizing\" suffix and no suitable register operand(s) is\nsimply dangerous (for the programmer to make mistakes).\n\nWhile in Intel syntax mode such mistakes already lead to an error (which\nis going to remain that way), AT&T syntax mode now gains warnings in\nsuch cases by default, which can be suppressed or promoted to an error\nif so desired by the programmer. Furthermore at least general purpose\ninsns now consistently have a default applied (alongside the warning\nemission), rather than accepting some and refusing others.\n\nNo warnings are (as before) to be generated for \"DefaultSize\" insns as\nwell as ones acting on selector and other fixed-width values. For\nSYSRET, however, the DefaultSize needs to be dropped - it had been\nwrongly put there in the first place, as it's unrelated to .code16gcc\n(no stack accesses involved).\n\nAs set forth as a prereq when I first mentioned this intended change a\nfew years back, Linux as well as gcc have meanwhile been patched to\navoid (emission of) ambiguous operands (and hence triggering of the new\nwarning).\n\nNote that I think that in 64-bit mode IRET and far RET would better get\na diagnostic too, as it's reasonably likely that a suffix-less instance\nreally is meant to be a 64-bit one. But I guess I better make this a\nseparate follow-on patch.\n\nNote further that floating point operations with integer operands are an\nexception for now: They continue to use short (16-bit) operands by\ndefault even in 32- and 64-bit modes.\n\nFinally note that while {,V}PCMPESTR{I,M} would, strictly speaking, also\nneed to be diagnosed, with their 64-bit forms not being very useful I\nthink it is better to continue to avoid warning about them (by way of\nthem carrying IgnoreSize attributes).",
    "tree": {
      "sha": "9905562c0967d901d2bd6307483a00754ceed174",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/9905562c0967d901d2bd6307483a00754ceed174"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/c006a730e9a35489cc8d081f422a7ea1b62ada56",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/c006a730e9a35489cc8d081f422a7ea1b62ada56",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/c006a730e9a35489cc8d081f422a7ea1b62ada56",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/c006a730e9a35489cc8d081f422a7ea1b62ada56/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "c906a69a1f30c12074165f5be0027249c643e904",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/c906a69a1f30c12074165f5be0027249c643e904",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/c906a69a1f30c12074165f5be0027249c643e904"
    }
  ],
  "stats": {
    "total": 1205,
    "additions": 1075,
    "deletions": 130
  },
  "files": [
    {
      "sha": "c5528ed6e86234fada3905f4e814f0113c984f8c",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 45,
      "deletions": 0,
      "changes": 45,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -1,3 +1,48 @@\n+2020-01-21  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* config/tc-i386.c (process_suffix): Drop SYSRET special case\n+\tand an intel_syntax check. Re-write lack-of-suffix processing\n+\tlogic.\n+\t* doc/c-i386.texi: Document operand size defaults for suffix-\n+\tless AT&T syntax insns.\n+\t* testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,\n+\ttestsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,\n+\ttestsuite/gas/i386/x86-64-avx-scalar.s,\n+\ttestsuite/gas/i386/x86-64-avx.s,\n+\ttestsuite/gas/i386/x86-64-bundle.s,\n+\ttestsuite/gas/i386/x86-64-intel64.s,\n+\ttestsuite/gas/i386/x86-64-lock-1.s,\n+\ttestsuite/gas/i386/x86-64-opcode.s,\n+\ttestsuite/gas/i386/x86-64-sse2avx.s,\n+\ttestsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.\n+\t* testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,\n+\ttestsuite/gas/i386/x86-64-nops.s,\n+\ttestsuite/gas/i386/x86-64-ptwrite.s,\n+\ttestsuite/gas/i386/x86-64-simd.s,\n+\ttestsuite/gas/i386/x86-64-sse-noavx.s,\n+\ttestsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less\n+\tinsns.\n+\t* testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,\n+\ttestsuite/gas/i386/noreg64.s: Add further tests.\n+\t* testsuite/gas/i386/ilp32/x86-64-nops.d,\n+\ttestsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,\n+\ttestsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,\n+\ttestsuite/gas/i386/sse-noavx.d,\n+\ttestsuite/gas/i386/x86-64-intel64.d,\n+\ttestsuite/gas/i386/x86-64-nops.d,\n+\ttestsuite/gas/i386/x86-64-opcode.d,\n+\ttestsuite/gas/i386/x86-64-ptwrite-intel.d,\n+\ttestsuite/gas/i386/x86-64-ptwrite.d,\n+\ttestsuite/gas/i386/x86-64-simd-intel.d,\n+\ttestsuite/gas/i386/x86-64-simd-suffix.d,\n+\ttestsuite/gas/i386/x86-64-simd.d,\n+\ttestsuite/gas/i386/x86-64-sse-noavx.d\n+\ttestsuite/gas/i386/x86-64-suffix.d,\n+\ttestsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.\n+\t* testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,\n+\ttestsuite/gas/i386/noreg64.l: New.\n+\t* testsuite/gas/i386/i386.exp: Run new tests.\n+\n 2020-01-21  Jan Beulich  <jbeulich@suse.com>\n \n \t* testsuite/gas/i386/avx512_bf16_vl.s,"
    },
    {
      "sha": "0b7542f99dc0ad87811fbeeb29149e3d58c7f047",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 37,
      "deletions": 33,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -6395,9 +6395,7 @@ process_suffix (void)\n   else if (i.tm.opcode_modifier.defaultsize\n \t   && !i.suffix\n \t   /* exclude fldenv/frstor/fsave/fstenv */\n-\t   && i.tm.opcode_modifier.no_ssuf\n-\t   /* exclude sysret */\n-\t   && i.tm.base_opcode != 0x0f07)\n+\t   && i.tm.opcode_modifier.no_ssuf)\n     {\n       i.suffix = stackop_size;\n       if (stackop_size == LONG_MNEM_SUFFIX)\n@@ -6418,8 +6416,7 @@ process_suffix (void)\n \t\t     i.tm.name);\n \t}\n     }\n-  else if (intel_syntax\n-\t   && !i.suffix\n+  else if (!i.suffix\n \t   && (i.tm.opcode_modifier.jump == JUMP_ABSOLUTE\n \t       || i.tm.opcode_modifier.jump == JUMP_BYTE\n \t       || i.tm.opcode_modifier.jump == JUMP_INTERSEGMENT\n@@ -6446,42 +6443,49 @@ process_suffix (void)\n \t}\n     }\n \n-  if (!i.suffix)\n+  if (!i.suffix\n+      && !i.tm.opcode_modifier.defaultsize\n+      && !i.tm.opcode_modifier.ignoresize)\n     {\n-      if (!intel_syntax)\n+      unsigned int suffixes;\n+\n+      suffixes = !i.tm.opcode_modifier.no_bsuf;\n+      if (!i.tm.opcode_modifier.no_wsuf)\n+\tsuffixes |= 1 << 1;\n+      if (!i.tm.opcode_modifier.no_lsuf)\n+\tsuffixes |= 1 << 2;\n+      if (!i.tm.opcode_modifier.no_ldsuf)\n+\tsuffixes |= 1 << 3;\n+      if (!i.tm.opcode_modifier.no_ssuf)\n+\tsuffixes |= 1 << 4;\n+      if (flag_code == CODE_64BIT && !i.tm.opcode_modifier.no_qsuf)\n+\tsuffixes |= 1 << 5;\n+\n+      /* Are multiple suffixes allowed?  */\n+      if (suffixes & (suffixes - 1))\n \t{\n-\t  if (i.tm.opcode_modifier.w)\n+\t  if (intel_syntax)\n \t    {\n-\t      as_bad (_(\"no instruction mnemonic suffix given and \"\n-\t\t\t\"no register operands; can't size instruction\"));\n+\t      as_bad (_(\"ambiguous operand size for `%s'\"), i.tm.name);\n \t      return 0;\n \t    }\n-\t}\n-      else\n-\t{\n-\t  unsigned int suffixes;\n-\n-\t  suffixes = !i.tm.opcode_modifier.no_bsuf;\n-\t  if (!i.tm.opcode_modifier.no_wsuf)\n-\t    suffixes |= 1 << 1;\n-\t  if (!i.tm.opcode_modifier.no_lsuf)\n-\t    suffixes |= 1 << 2;\n-\t  if (!i.tm.opcode_modifier.no_ldsuf)\n-\t    suffixes |= 1 << 3;\n-\t  if (!i.tm.opcode_modifier.no_ssuf)\n-\t    suffixes |= 1 << 4;\n-\t  if (flag_code == CODE_64BIT && !i.tm.opcode_modifier.no_qsuf)\n-\t    suffixes |= 1 << 5;\n-\n-\t  /* There are more than suffix matches.  */\n-\t  if (i.tm.opcode_modifier.w\n-\t      || ((suffixes & (suffixes - 1))\n-\t\t  && !i.tm.opcode_modifier.defaultsize\n-\t\t  && !i.tm.opcode_modifier.ignoresize))\n+\t  if (operand_check == check_error)\n \t    {\n-\t      as_bad (_(\"ambiguous operand size for `%s'\"), i.tm.name);\n+\t      as_bad (_(\"no instruction mnemonic suffix given and \"\n+\t\t\t\"no register operands; can't size `%s'\"), i.tm.name);\n \t      return 0;\n \t    }\n+\t  if (operand_check == check_warning)\n+\t    as_warn (_(\"no instruction mnemonic suffix given and \"\n+\t\t       \"no register operands; using default for `%s'\"),\n+\t\t     i.tm.name);\n+\n+\t  if (i.tm.opcode_modifier.floatmf)\n+\t    i.suffix = SHORT_MNEM_SUFFIX;\n+\t  else if (flag_code == CODE_16BIT)\n+\t    i.suffix = WORD_MNEM_SUFFIX;\n+\t  else\n+\t    i.suffix = LONG_MNEM_SUFFIX;\n \t}\n     }\n "
    },
    {
      "sha": "6d556a01a10ab6f50d601d25529cd19495ad10fa",
      "filename": "gas/doc/c-i386.texi",
      "status": "modified",
      "additions": 25,
      "deletions": 0,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/doc/c-i386.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/doc/c-i386.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-i386.texi?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -723,6 +723,31 @@ assembler which assumes that a missing mnemonic suffix implies long\n operand size.  (This incompatibility does not affect compiler output\n since compilers always explicitly specify the mnemonic suffix.)\n \n+When there is no sizing suffix and no (suitable) register operands to\n+deduce the size of memory operands, with a few exceptions and where long\n+operand size is possible in the first place, operand size will default\n+to long in 32- and 64-bit modes.  Similarly it will default to short in\n+16-bit mode. Noteworthy exceptions are\n+\n+@itemize @bullet\n+@item\n+Instructions with an implicit on-stack operand as well as branches,\n+which default to quad in 64-bit mode.\n+\n+@item\n+Sign- and zero-extending moves, which default to byte size source\n+operands.\n+\n+@item\n+Floating point insns with integer operands, which default to short (for\n+perhaps historical reasons).\n+\n+@item\n+CRC32 with a 64-bit destination, which defaults to a quad source\n+operand.\n+\n+@end itemize\n+\n Almost all instructions have the same names in AT&T and Intel format.\n There are a few exceptions.  The sign extend and zero extend\n instructions need two sizes to specify them.  They need a size to"
    },
    {
      "sha": "60d9fc5d7321c56c2e91d4293d545dce3b3e8d20",
      "filename": "gas/testsuite/gas/i386/bundle.s",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/bundle.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/bundle.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/bundle.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -58,7 +58,7 @@\n \tand $3,%eax\n .endm\n .macro test_4\n-\tlock and $3,(%eax)\n+\tlock andl $3,(%eax)\n .endm\n .macro test_5\n \tmov $0xaabbccdd,%eax"
    },
    {
      "sha": "aedcf147380ae1400bfbd88ccdcb2a27d0ef806e",
      "filename": "gas/testsuite/gas/i386/i386.exp",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/i386.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/i386.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/i386.exp?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -129,7 +129,9 @@ if [expr ([istarget \"i*86-*-*\"] ||  [istarget \"x86_64-*-*\"]) && [gas_32_check]]\n     run_dump_test \"nops-6\"\n     run_dump_test \"nops-7\"\n     run_dump_test \"noreg16\"\n+    run_list_test \"noreg16\"\n     run_dump_test \"noreg32\"\n+    run_list_test \"noreg32\"\n     run_dump_test \"addr16\"\n     run_dump_test \"addr32\"\n     run_dump_test \"code16\"\n@@ -730,6 +732,7 @@ if [expr ([istarget \"i*86-*-*\"] || [istarget \"x86_64-*-*\"]) && [gas_64_check]] t\n     run_dump_test \"x86-64-sysenter-amd\"\n     run_list_test \"x86-64-sysenter-amd\"\n     run_dump_test \"noreg64\"\n+    run_list_test \"noreg64\"\n     run_list_test \"cvtsi2sX\"\n     run_dump_test \"x86-64-sse4_1\"\n     run_dump_test \"x86-64-sse4_1-intel\""
    },
    {
      "sha": "3a47e6cb994a71611939506ec4b0e5db3b0a3d63",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-nops.d",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/ilp32/x86-64-nops.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/ilp32/x86-64-nops.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-nops.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -42,7 +42,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t0f 1d 04 59          \tnopl   \\(%rcx,%rbx,2\\)\n [ \t]*[a-f0-9]+:\t0f 1e 04 59          \tnopl   \\(%rcx,%rbx,2\\)\n [ \t]*[a-f0-9]+:\t0f 1f 04 59          \tnopl   \\(%rcx,%rbx,2\\)\n-[ \t]*[a-f0-9]+:\t0f 1f 00             \tnopl   \\(%rax\\)\n [ \t]*[a-f0-9]+:\t48 0f 1f c0          \tnop    %rax\n [ \t]*[a-f0-9]+:\t0f 1f c0             \tnop    %eax\n [ \t]*[a-f0-9]+:\t66 0f 1f c0          \tnop    %ax\n@@ -52,7 +51,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t48 0f 1f c0          \tnop    %rax\n [ \t]*[a-f0-9]+:\t0f 1f c0             \tnop    %eax\n [ \t]*[a-f0-9]+:\t66 0f 1f c0          \tnop    %ax\n-[ \t]*[a-f0-9]+:\t41 0f 1f 02          \tnopl   \\(%r10\\)\n [ \t]*[a-f0-9]+:\t49 0f 1f c2          \tnop    %r10\n [ \t]*[a-f0-9]+:\t41 0f 1f c2          \tnop    %r10d\n [ \t]*[a-f0-9]+:\t66 41 0f 1f c2       \tnop    %r10w"
    },
    {
      "sha": "936b8ba67cb220bcb438eacdb71b08669b6bf8e5",
      "filename": "gas/testsuite/gas/i386/lock-1.s",
      "status": "modified",
      "additions": 10,
      "deletions": 10,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/lock-1.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/lock-1.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/lock-1.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -3,34 +3,34 @@\n \t.text\n foo:\n \tlock add %eax, (%ebx)\n-\tlock add $0x64, (%ebx)\n+\tlock addl $0x64, (%ebx)\n \tlock adc %eax, (%ebx)\n-\tlock adc $0x64, (%ebx)\n+\tlock adcl $0x64, (%ebx)\n \tlock and %eax, (%ebx)\n-\tlock and $0x64, (%ebx)\n+\tlock andl $0x64, (%ebx)\n \tlock btc %eax, (%ebx)\n-\tlock btc $0x64, (%ebx)\n+\tlock btcl $0x64, (%ebx)\n \tlock btr %eax, (%ebx)\n-\tlock btr $0x64, (%ebx)\n+\tlock btrl $0x64, (%ebx)\n \tlock bts %eax, (%ebx)\n-\tlock bts $0x64, (%ebx)\n+\tlock btsl $0x64, (%ebx)\n \tlock cmpxchg %eax,(%ebx)\n \tlock cmpxchg8b (%ebx)\n \tlock decl (%ebx)\n \tlock incl (%ebx)\n \tlock negl (%ebx)\n \tlock notl (%ebx)\n \tlock or %eax, (%ebx)\n-\tlock or $0x64, (%ebx)\n+\tlock orl $0x64, (%ebx)\n \tlock sbb %eax, (%ebx)\n-\tlock sbb $0x64, (%ebx)\n+\tlock sbbl $0x64, (%ebx)\n \tlock sub %eax, (%ebx)\n-\tlock sub $0x64, (%ebx)\n+\tlock subl $0x64, (%ebx)\n \tlock xadd %eax, (%ebx)\n \tlock xchg (%ebx), %eax\n \tlock xchg %eax, (%ebx)\n \tlock xor %eax, (%ebx)\n-\tlock xor $0x64, (%ebx)\n+\tlock xorl $0x64, (%ebx)\n \n \t.intel_syntax noprefix\n \tlock add DWORD PTR [ebx],eax"
    },
    {
      "sha": "4e4c75fc28a3bab26455b6ab615bd0088b907857",
      "filename": "gas/testsuite/gas/i386/nops.d",
      "status": "modified",
      "additions": 0,
      "deletions": 1,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/nops.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/nops.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/nops.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -41,7 +41,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t0f 1d 04 59          \tnopl   \\(%ecx,%ebx,2\\)\n [ \t]*[a-f0-9]+:\t0f 1e 04 59          \tnopl   \\(%ecx,%ebx,2\\)\n [ \t]*[a-f0-9]+:\t0f 1f 04 59          \tnopl   \\(%ecx,%ebx,2\\)\n-[ \t]*[a-f0-9]+:\t0f 1f 00             \tnopl   \\(%eax\\)\n [ \t]*[a-f0-9]+:\t0f 1f c0             \tnop    %eax\n [ \t]*[a-f0-9]+:\t66 0f 1f c0          \tnop    %ax\n [ \t]*[a-f0-9]+:\t0f 1f 00             \tnopl   \\(%eax\\)"
    },
    {
      "sha": "df5396bc6716eab0c49fb7fa95fa6d1098bc1276",
      "filename": "gas/testsuite/gas/i386/nops.s",
      "status": "modified",
      "additions": 0,
      "deletions": 1,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/nops.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/nops.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/nops.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -44,7 +44,6 @@\n \t.byte 0x0f, 0x1e, 0x04, 0x59\n \t.byte 0x0f, 0x1f, 0x04, 0x59\n \n-\tnop (%eax) \n \tnop %eax\n \tnop %ax\n \tnopl (%eax) "
    },
    {
      "sha": "fd7336fac5d9f352b5b22bb47461768ce9246944",
      "filename": "gas/testsuite/gas/i386/noreg16.d",
      "status": "modified",
      "additions": 79,
      "deletions": 0,
      "changes": 79,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg16.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -1,3 +1,4 @@\n+#as: -moperand-check=none\n #objdump: -dwMi8086\n #name: 16-bit insns not sizeable through register operands\n \n@@ -7,16 +8,28 @@ Disassembly of section .text:\n \n 0+ <noreg>:\n  *[a-f0-9]+:\t83 17 01             \tadcw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t81 17 89 00          \tadcw   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t81 17 34 12          \tadcw   \\$0x1234,\\(%bx\\)\n  *[a-f0-9]+:\t83 07 01             \taddw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t81 07 89 00          \taddw   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t81 07 34 12          \taddw   \\$0x1234,\\(%bx\\)\n  *[a-f0-9]+:\t83 27 01             \tandw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t81 27 89 00          \tandw   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t81 27 34 12          \tandw   \\$0x1234,\\(%bx\\)\n  *[a-f0-9]+:\t0f ba 27 01          \tbtw    \\$0x1,\\(%bx\\)\n  *[a-f0-9]+:\t0f ba 3f 01          \tbtcw   \\$0x1,\\(%bx\\)\n  *[a-f0-9]+:\t0f ba 37 01          \tbtrw   \\$0x1,\\(%bx\\)\n  *[a-f0-9]+:\t0f ba 2f 01          \tbtsw   \\$0x1,\\(%bx\\)\n  *[a-f0-9]+:\tff 17                \tcall   \\*\\(%bx\\)\n  *[a-f0-9]+:\t83 3f 01             \tcmpw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t81 3f 89 00          \tcmpw   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t81 3f 34 12          \tcmpw   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\ta7                   \tcmpsw  %es:\\(%di\\),%ds:\\(%si\\)\n+ *[a-f0-9]+:\t67 a7                \tcmpsw  %es:\\(%edi\\),%ds:\\(%esi\\)\n  *[a-f0-9]+:\tf2 0f 2a 07          \tcvtsi2sdl \\(%bx\\),%xmm0\n  *[a-f0-9]+:\tf3 0f 2a 07          \tcvtsi2ssl \\(%bx\\),%xmm0\n+ *[a-f0-9]+:\tff 0f                \tdecw   \\(%bx\\)\n+ *[a-f0-9]+:\tf7 37                \tdivw   \\(%bx\\)\n  *[a-f0-9]+:\td8 07                \tfadds  \\(%bx\\)\n  *[a-f0-9]+:\td8 17                \tfcoms  \\(%bx\\)\n  *[a-f0-9]+:\td8 1f                \tfcomps \\(%bx\\)\n@@ -40,28 +53,94 @@ Disassembly of section .text:\n  *[a-f0-9]+:\td9 1f                \tfstps  \\(%bx\\)\n  *[a-f0-9]+:\td8 27                \tfsubs  \\(%bx\\)\n  *[a-f0-9]+:\td8 2f                \tfsubrs \\(%bx\\)\n+ *[a-f0-9]+:\tf7 3f                \tidivw  \\(%bx\\)\n+ *[a-f0-9]+:\tf7 2f                \timulw  \\(%bx\\)\n+ *[a-f0-9]+:\te5 00                \tin     \\$0x0,%ax\n+ *[a-f0-9]+:\ted                   \tin     \\(%dx\\),%ax\n+ *[a-f0-9]+:\tff 07                \tincw   \\(%bx\\)\n+ *[a-f0-9]+:\t6d                   \tinsw   \\(%dx\\),%es:\\(%di\\)\n+ *[a-f0-9]+:\t67 6d                \tinsw   \\(%dx\\),%es:\\(%edi\\)\n  *[a-f0-9]+:\tff 27                \tjmp    \\*\\(%bx\\)\n  *[a-f0-9]+:\t0f 01 17             \tlgdtw  \\(%bx\\)\n  *[a-f0-9]+:\t0f 01 1f             \tlidtw  \\(%bx\\)\n  *[a-f0-9]+:\t0f 00 17             \tlldt   \\(%bx\\)\n  *[a-f0-9]+:\t0f 01 37             \tlmsw   \\(%bx\\)\n+ *[a-f0-9]+:\tad                   \tlods   %ds:\\(%si\\),%ax\n+ *[a-f0-9]+:\t67 ad                \tlods   %ds:\\(%esi\\),%ax\n  *[a-f0-9]+:\t0f 00 1f             \tltr    \\(%bx\\)\n+ *[a-f0-9]+:\tc7 07 12 00          \tmovw   \\$0x12,\\(%bx\\)\n+ *[a-f0-9]+:\tc7 07 34 12          \tmovw   \\$0x1234,\\(%bx\\)\n  *[a-f0-9]+:\t8c 07                \tmov    %es,\\(%bx\\)\n  *[a-f0-9]+:\t8e 07                \tmov    \\(%bx\\),%es\n+ *[a-f0-9]+:\ta5                   \tmovsw  %ds:\\(%si\\),%es:\\(%di\\)\n+ *[a-f0-9]+:\t67 a5                \tmovsw  %ds:\\(%esi\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\tf7 27                \tmulw   \\(%bx\\)\n+ *[a-f0-9]+:\tf7 1f                \tnegw   \\(%bx\\)\n  *[a-f0-9]+:\t0f 1f 07             \tnopw   \\(%bx\\)\n+ *[a-f0-9]+:\tf7 17                \tnotw   \\(%bx\\)\n  *[a-f0-9]+:\t83 0f 01             \torw    \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t81 0f 89 00          \torw    \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t81 0f 34 12          \torw    \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\te7 00                \tout    %ax,\\$0x0\n+ *[a-f0-9]+:\tef                   \tout    %ax,\\(%dx\\)\n+ *[a-f0-9]+:\t6f                   \toutsw  %ds:\\(%si\\),\\(%dx\\)\n+ *[a-f0-9]+:\t67 6f                \toutsw  %ds:\\(%esi\\),\\(%dx\\)\n  *[a-f0-9]+:\t8f 07                \tpopw   \\(%bx\\)\n  *[a-f0-9]+:\t07                   \tpop    %es\n  *[a-f0-9]+:\tf3 0f ae 27          \tptwritel \\(%bx\\)\n  *[a-f0-9]+:\tff 37                \tpushw  \\(%bx\\)\n  *[a-f0-9]+:\t06                   \tpush   %es\n+ *[a-f0-9]+:\td1 17                \trclw   \\(%bx\\)\n+ *[a-f0-9]+:\tc1 17 02             \trclw   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\td3 17                \trclw   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\td1 17                \trclw   \\(%bx\\)\n+ *[a-f0-9]+:\td1 1f                \trcrw   \\(%bx\\)\n+ *[a-f0-9]+:\tc1 1f 02             \trcrw   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\td3 1f                \trcrw   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\td1 1f                \trcrw   \\(%bx\\)\n+ *[a-f0-9]+:\td1 07                \trolw   \\(%bx\\)\n+ *[a-f0-9]+:\tc1 07 02             \trolw   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\td3 07                \trolw   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\td1 07                \trolw   \\(%bx\\)\n+ *[a-f0-9]+:\td1 0f                \trorw   \\(%bx\\)\n+ *[a-f0-9]+:\tc1 0f 02             \trorw   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\td3 0f                \trorw   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\td1 0f                \trorw   \\(%bx\\)\n  *[a-f0-9]+:\t83 1f 01             \tsbbw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t81 1f 89 00          \tsbbw   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t81 1f 34 12          \tsbbw   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\taf                   \tscas   %es:\\(%di\\),%ax\n+ *[a-f0-9]+:\t67 af                \tscas   %es:\\(%edi\\),%ax\n+ *[a-f0-9]+:\td1 27                \tshlw   \\(%bx\\)\n+ *[a-f0-9]+:\tc1 27 02             \tshlw   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\td3 27                \tshlw   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\td1 27                \tshlw   \\(%bx\\)\n+ *[a-f0-9]+:\td1 3f                \tsarw   \\(%bx\\)\n+ *[a-f0-9]+:\tc1 3f 02             \tsarw   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\td3 3f                \tsarw   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\td1 3f                \tsarw   \\(%bx\\)\n+ *[a-f0-9]+:\td1 27                \tshlw   \\(%bx\\)\n+ *[a-f0-9]+:\tc1 27 02             \tshlw   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\td3 27                \tshlw   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\td1 27                \tshlw   \\(%bx\\)\n+ *[a-f0-9]+:\td1 2f                \tshrw   \\(%bx\\)\n+ *[a-f0-9]+:\tc1 2f 02             \tshrw   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\td3 2f                \tshrw   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\td1 2f                \tshrw   \\(%bx\\)\n+ *[a-f0-9]+:\tab                   \tstos   %ax,%es:\\(%di\\)\n+ *[a-f0-9]+:\t67 ab                \tstos   %ax,%es:\\(%edi\\)\n  *[a-f0-9]+:\t83 2f 01             \tsubw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t81 2f 89 00          \tsubw   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t81 2f 34 12          \tsubw   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\tf7 07 89 00          \ttestw  \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\tf7 07 34 12          \ttestw  \\$0x1234,\\(%bx\\)\n  *[a-f0-9]+:\tc5 fb 2a 07          \tvcvtsi2sdl \\(%bx\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 f1 7f 08 2a 07    \tvcvtsi2sdl \\(%bx\\),%xmm0,%xmm0\n  *[a-f0-9]+:\tc5 fa 2a 07          \tvcvtsi2ssl \\(%bx\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 f1 7e 08 2a 07    \tvcvtsi2ssl \\(%bx\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 f1 7f 08 7b 07    \tvcvtusi2sdl \\(%bx\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 f1 7e 08 7b 07    \tvcvtusi2ssl \\(%bx\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t83 37 01             \txorw   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t81 37 89 00          \txorw   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t81 37 34 12          \txorw   \\$0x1234,\\(%bx\\)\n #pass"
    },
    {
      "sha": "28614317a4fb34ab981e77621c3bade01aa40204",
      "filename": "gas/testsuite/gas/i386/noreg16.l",
      "status": "added",
      "additions": 115,
      "deletions": 0,
      "changes": 115,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg16.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg16.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg16.l?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -0,0 +1,115 @@\n+.*: Assembler messages:\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `bt'\n+.*:[1-9][0-9]*: Warning: .* `btc'\n+.*:[1-9][0-9]*: Warning: .* `btr'\n+.*:[1-9][0-9]*: Warning: .* `bts'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmps'\n+.*:[1-9][0-9]*: Warning: .* `cmps'\n+.*:[1-9][0-9]*: Warning: .* `dec'\n+.*:[1-9][0-9]*: Warning: .* `div'\n+.*:[1-9][0-9]*: Warning: .* `fadd'\n+.*:[1-9][0-9]*: Warning: .* `fcom'\n+.*:[1-9][0-9]*: Warning: .* `fcomp'\n+.*:[1-9][0-9]*: Warning: .* `fdiv'\n+.*:[1-9][0-9]*: Warning: .* `fdivr'\n+.*:[1-9][0-9]*: Warning: .* `fiadd'\n+.*:[1-9][0-9]*: Warning: .* `ficom'\n+.*:[1-9][0-9]*: Warning: .* `ficomp'\n+.*:[1-9][0-9]*: Warning: .* `fidiv'\n+.*:[1-9][0-9]*: Warning: .* `fidivr'\n+.*:[1-9][0-9]*: Warning: .* `fild'\n+.*:[1-9][0-9]*: Warning: .* `fimul'\n+.*:[1-9][0-9]*: Warning: .* `fist'\n+.*:[1-9][0-9]*: Warning: .* `fistp'\n+.*:[1-9][0-9]*: Warning: .* `fisttp'\n+.*:[1-9][0-9]*: Warning: .* `fisub'\n+.*:[1-9][0-9]*: Warning: .* `fisubr'\n+.*:[1-9][0-9]*: Warning: .* `fld'\n+.*:[1-9][0-9]*: Warning: .* `fmul'\n+.*:[1-9][0-9]*: Warning: .* `fst'\n+.*:[1-9][0-9]*: Warning: .* `fstp'\n+.*:[1-9][0-9]*: Warning: .* `fsub'\n+.*:[1-9][0-9]*: Warning: .* `fsubr'\n+.*:[1-9][0-9]*: Warning: .* `idiv'\n+.*:[1-9][0-9]*: Warning: .* `imul'\n+.*:[1-9][0-9]*: Warning: .* `in'\n+.*:[1-9][0-9]*: Warning: .* `in'\n+.*:[1-9][0-9]*: Warning: .* `inc'\n+.*:[1-9][0-9]*: Warning: .* `ins'\n+.*:[1-9][0-9]*: Warning: .* `ins'\n+.*:[1-9][0-9]*: Warning: .* `lods'\n+.*:[1-9][0-9]*: Warning: .* `lods'\n+.*:[1-9][0-9]*: Warning: .* `mov'\n+.*:[1-9][0-9]*: Warning: .* `mov'\n+.*:[1-9][0-9]*: Warning: .* `movs'\n+.*:[1-9][0-9]*: Warning: .* `movs'\n+.*:[1-9][0-9]*: Warning: .* `mul'\n+.*:[1-9][0-9]*: Warning: .* `neg'\n+.*:[1-9][0-9]*: Warning: .* `nop'\n+.*:[1-9][0-9]*: Warning: .* `not'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `out'\n+.*:[1-9][0-9]*: Warning: .* `out'\n+.*:[1-9][0-9]*: Warning: .* `outs'\n+.*:[1-9][0-9]*: Warning: .* `outs'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `scas'\n+.*:[1-9][0-9]*: Warning: .* `scas'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `stos'\n+.*:[1-9][0-9]*: Warning: .* `stos'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `test'\n+.*:[1-9][0-9]*: Warning: .* `test'\n+.*:[1-9][0-9]*: Warning: .* `xor'\n+.*:[1-9][0-9]*: Warning: .* `xor'\n+.*:[1-9][0-9]*: Warning: .* `xor'"
    },
    {
      "sha": "0d64e326f089e00189052a3b14849115a2c382ee",
      "filename": "gas/testsuite/gas/i386/noreg16.s",
      "status": "modified",
      "additions": 78,
      "deletions": 0,
      "changes": 78,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg16.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg16.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg16.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -2,16 +2,28 @@\n \t.code16\n noreg:\n \tadc\t$1, (%bx)\n+\tadc\t$0x89, (%bx)\n+\tadc\t$0x1234, (%bx)\n \tadd\t$1, (%bx)\n+\tadd\t$0x89, (%bx)\n+\tadd\t$0x1234, (%bx)\n \tand\t$1, (%bx)\n+\tand\t$0x89, (%bx)\n+\tand\t$0x1234, (%bx)\n \tbt\t$1, (%bx)\n \tbtc\t$1, (%bx)\n \tbtr\t$1, (%bx)\n \tbts\t$1, (%bx)\n \tcall\t*(%bx)\n \tcmp\t$1, (%bx)\n+\tcmp\t$0x89, (%bx)\n+\tcmp\t$0x1234, (%bx)\n+\tcmps\n+\tcmps\t%es:(%edi), (%esi)\n \tcvtsi2sd (%bx), %xmm0\n \tcvtsi2ss (%bx), %xmm0\n+\tdec\t(%bx)\n+\tdiv\t(%bx)\n \tfadd\t(%bx)\n \tfcom\t(%bx)\n \tfcomp\t(%bx)\n@@ -35,27 +47,93 @@ noreg:\n \tfstp\t(%bx)\n \tfsub\t(%bx)\n \tfsubr\t(%bx)\n+\tidiv\t(%bx)\n+\timul\t(%bx)\n+\tin\t$0\n+\tin\t%dx\n+\tinc\t(%bx)\n+\tins\n+\tins\t%dx, %es:(%edi)\n \tjmp\t*(%bx)\n \tlgdt\t(%bx)\n \tlidt\t(%bx)\n \tlldt\t(%bx)\n \tlmsw\t(%bx)\n+\tlods\n+\tlods\t(%esi)\n \tltr\t(%bx)\n+\tmov\t$0x12, (%bx)\n+\tmov\t$0x1234, (%bx)\n \tmov\t%es, (%bx)\n \tmov\t(%bx), %es\n+\tmovs\n+\tmovs\t(%esi), %es:(%edi)\n+\tmul\t(%bx)\n+\tneg\t(%bx)\n \tnop\t(%bx)\n+\tnot\t(%bx)\n \tor\t$1, (%bx)\n+\tor\t$0x89, (%bx)\n+\tor\t$0x1234, (%bx)\n+\tout\t$0\n+\tout\t%dx\n+\touts\n+\touts\t(%esi), %dx\n \tpop\t(%bx)\n \tpop\t%es\n \tptwrite\t(%bx)\n \tpush\t(%bx)\n \tpush\t%es\n+\trcl\t$1, (%bx)\n+\trcl\t$2, (%bx)\n+\trcl\t%cl, (%bx)\n+\trcl\t(%bx)\n+\trcr\t$1, (%bx)\n+\trcr\t$2, (%bx)\n+\trcr\t%cl, (%bx)\n+\trcr\t(%bx)\n+\trol\t$1, (%bx)\n+\trol\t$2, (%bx)\n+\trol\t%cl, (%bx)\n+\trol\t(%bx)\n+\tror\t$1, (%bx)\n+\tror\t$2, (%bx)\n+\tror\t%cl, (%bx)\n+\tror\t(%bx)\n \tsbb\t$1, (%bx)\n+\tsbb\t$0x89, (%bx)\n+\tsbb\t$0x1234, (%bx)\n+\tscas\n+\tscas\t%es:(%edi)\n+\tsal\t$1, (%bx)\n+\tsal\t$2, (%bx)\n+\tsal\t%cl, (%bx)\n+\tsal\t(%bx)\n+\tsar\t$1, (%bx)\n+\tsar\t$2, (%bx)\n+\tsar\t%cl, (%bx)\n+\tsar\t(%bx)\n+\tshl\t$1, (%bx)\n+\tshl\t$2, (%bx)\n+\tshl\t%cl, (%bx)\n+\tshl\t(%bx)\n+\tshr\t$1, (%bx)\n+\tshr\t$2, (%bx)\n+\tshr\t%cl, (%bx)\n+\tshr\t(%bx)\n+\tstos\n+\tstos\t%es:(%edi)\n \tsub\t$1, (%bx)\n+\tsub\t$0x89, (%bx)\n+\tsub\t$0x1234, (%bx)\n+\ttest\t$0x89, (%bx)\n+\ttest\t$0x1234, (%bx)\n \tvcvtsi2sd (%bx), %xmm0, %xmm0\n \t{evex} vcvtsi2sd (%bx), %xmm0, %xmm0\n \tvcvtsi2ss (%bx), %xmm0, %xmm0\n \t{evex} vcvtsi2ss (%bx), %xmm0, %xmm0\n \tvcvtusi2sd (%bx), %xmm0, %xmm0\n \tvcvtusi2ss (%bx), %xmm0, %xmm0\n \txor\t$1, (%bx)\n+\txor\t$0x89, (%bx)\n+\txor\t$0x1234, (%bx)"
    },
    {
      "sha": "b0f8c248b1d4af67b8264609f2cb12ab5fc0e7dc",
      "filename": "gas/testsuite/gas/i386/noreg32.d",
      "status": "modified",
      "additions": 89,
      "deletions": 0,
      "changes": 89,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg32.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg32.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg32.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -1,3 +1,4 @@\n+#as: -moperand-check=none\n #objdump: -dw\n #name: 32-bit insns not sizeable through register operands\n \n@@ -7,16 +8,32 @@ Disassembly of section .text:\n \n 0+ <noreg>:\n  *[a-f0-9]+:\t83 10 01             \tadcl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t81 10 89 00 00 00    \tadcl   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t81 10 34 12 00 00    \tadcl   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t81 10 78 56 34 12    \tadcl   \\$0x12345678,\\(%eax\\)\n  *[a-f0-9]+:\t83 00 01             \taddl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t81 00 89 00 00 00    \taddl   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t81 00 34 12 00 00    \taddl   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t81 00 78 56 34 12    \taddl   \\$0x12345678,\\(%eax\\)\n  *[a-f0-9]+:\t83 20 01             \tandl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t81 20 89 00 00 00    \tandl   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t81 20 34 12 00 00    \tandl   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t81 20 78 56 34 12    \tandl   \\$0x12345678,\\(%eax\\)\n  *[a-f0-9]+:\t0f ba 20 01          \tbtl    \\$0x1,\\(%eax\\)\n  *[a-f0-9]+:\t0f ba 38 01          \tbtcl   \\$0x1,\\(%eax\\)\n  *[a-f0-9]+:\t0f ba 30 01          \tbtrl   \\$0x1,\\(%eax\\)\n  *[a-f0-9]+:\t0f ba 28 01          \tbtsl   \\$0x1,\\(%eax\\)\n  *[a-f0-9]+:\tff 10                \tcall   \\*\\(%eax\\)\n  *[a-f0-9]+:\t83 38 01             \tcmpl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t81 38 89 00 00 00    \tcmpl   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t81 38 34 12 00 00    \tcmpl   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t81 38 78 56 34 12    \tcmpl   \\$0x12345678,\\(%eax\\)\n+ *[a-f0-9]+:\ta7                   \tcmpsl  %es:\\(%edi\\),%ds:\\(%esi\\)\n+ *[a-f0-9]+:\ta7                   \tcmpsl  %es:\\(%edi\\),%ds:\\(%esi\\)\n  *[a-f0-9]+:\tf2 0f 2a 00          \tcvtsi2sdl \\(%eax\\),%xmm0\n  *[a-f0-9]+:\tf3 0f 2a 00          \tcvtsi2ssl \\(%eax\\),%xmm0\n+ *[a-f0-9]+:\tff 08                \tdecl   \\(%eax\\)\n+ *[a-f0-9]+:\tf7 30                \tdivl   \\(%eax\\)\n  *[a-f0-9]+:\td8 00                \tfadds  \\(%eax\\)\n  *[a-f0-9]+:\td8 10                \tfcoms  \\(%eax\\)\n  *[a-f0-9]+:\td8 18                \tfcomps \\(%eax\\)\n@@ -40,28 +57,100 @@ Disassembly of section .text:\n  *[a-f0-9]+:\td9 18                \tfstps  \\(%eax\\)\n  *[a-f0-9]+:\td8 20                \tfsubs  \\(%eax\\)\n  *[a-f0-9]+:\td8 28                \tfsubrs \\(%eax\\)\n+ *[a-f0-9]+:\tf7 38                \tidivl  \\(%eax\\)\n+ *[a-f0-9]+:\tf7 28                \timull  \\(%eax\\)\n+ *[a-f0-9]+:\te5 00                \tin     \\$0x0,%eax\n+ *[a-f0-9]+:\ted                   \tin     \\(%dx\\),%eax\n+ *[a-f0-9]+:\tff 00                \tincl   \\(%eax\\)\n+ *[a-f0-9]+:\t6d                   \tinsl   \\(%dx\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\t6d                   \tinsl   \\(%dx\\),%es:\\(%edi\\)\n  *[a-f0-9]+:\tff 20                \tjmp    \\*\\(%eax\\)\n  *[a-f0-9]+:\t0f 01 10             \tlgdtl  \\(%eax\\)\n  *[a-f0-9]+:\t0f 01 18             \tlidtl  \\(%eax\\)\n  *[a-f0-9]+:\t0f 00 10             \tlldt   \\(%eax\\)\n  *[a-f0-9]+:\t0f 01 30             \tlmsw   \\(%eax\\)\n+ *[a-f0-9]+:\tad                   \tlods   %ds:\\(%esi\\),%eax\n+ *[a-f0-9]+:\tad                   \tlods   %ds:\\(%esi\\),%eax\n  *[a-f0-9]+:\t0f 00 18             \tltr    \\(%eax\\)\n+ *[a-f0-9]+:\tc7 00 12 00 00 00    \tmovl   \\$0x12,\\(%eax\\)\n+ *[a-f0-9]+:\tc7 00 34 12 00 00    \tmovl   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\tc7 00 78 56 34 12    \tmovl   \\$0x12345678,\\(%eax\\)\n  *[a-f0-9]+:\t8c 00                \tmov    %es,\\(%eax\\)\n  *[a-f0-9]+:\t8e 00                \tmov    \\(%eax\\),%es\n+ *[a-f0-9]+:\ta5                   \tmovsl  %ds:\\(%esi\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\ta5                   \tmovsl  %ds:\\(%esi\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\tf7 20                \tmull   \\(%eax\\)\n+ *[a-f0-9]+:\tf7 18                \tnegl   \\(%eax\\)\n  *[a-f0-9]+:\t0f 1f 00             \tnopl   \\(%eax\\)\n+ *[a-f0-9]+:\tf7 10                \tnotl   \\(%eax\\)\n  *[a-f0-9]+:\t83 08 01             \torl    \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t81 08 89 00 00 00    \torl    \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t81 08 34 12 00 00    \torl    \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t81 08 78 56 34 12    \torl    \\$0x12345678,\\(%eax\\)\n+ *[a-f0-9]+:\te7 00                \tout    %eax,\\$0x0\n+ *[a-f0-9]+:\tef                   \tout    %eax,\\(%dx\\)\n+ *[a-f0-9]+:\t6f                   \toutsl  %ds:\\(%esi\\),\\(%dx\\)\n+ *[a-f0-9]+:\t6f                   \toutsl  %ds:\\(%esi\\),\\(%dx\\)\n  *[a-f0-9]+:\t8f 00                \tpopl   \\(%eax\\)\n  *[a-f0-9]+:\t07                   \tpop    %es\n  *[a-f0-9]+:\tf3 0f ae 20          \tptwritel \\(%eax\\)\n  *[a-f0-9]+:\tff 30                \tpushl  \\(%eax\\)\n  *[a-f0-9]+:\t06                   \tpush   %es\n+ *[a-f0-9]+:\td1 10                \trcll   \\(%eax\\)\n+ *[a-f0-9]+:\tc1 10 02             \trcll   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\td3 10                \trcll   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\td1 10                \trcll   \\(%eax\\)\n+ *[a-f0-9]+:\td1 18                \trcrl   \\(%eax\\)\n+ *[a-f0-9]+:\tc1 18 02             \trcrl   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\td3 18                \trcrl   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\td1 18                \trcrl   \\(%eax\\)\n+ *[a-f0-9]+:\td1 00                \troll   \\(%eax\\)\n+ *[a-f0-9]+:\tc1 00 02             \troll   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\td3 00                \troll   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\td1 00                \troll   \\(%eax\\)\n+ *[a-f0-9]+:\td1 08                \trorl   \\(%eax\\)\n+ *[a-f0-9]+:\tc1 08 02             \trorl   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\td3 08                \trorl   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\td1 08                \trorl   \\(%eax\\)\n  *[a-f0-9]+:\t83 18 01             \tsbbl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t81 18 89 00 00 00    \tsbbl   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t81 18 34 12 00 00    \tsbbl   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t81 18 78 56 34 12    \tsbbl   \\$0x12345678,\\(%eax\\)\n+ *[a-f0-9]+:\taf                   \tscas   %es:\\(%edi\\),%eax\n+ *[a-f0-9]+:\taf                   \tscas   %es:\\(%edi\\),%eax\n+ *[a-f0-9]+:\td1 20                \tshll   \\(%eax\\)\n+ *[a-f0-9]+:\tc1 20 02             \tshll   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\td3 20                \tshll   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\td1 20                \tshll   \\(%eax\\)\n+ *[a-f0-9]+:\td1 38                \tsarl   \\(%eax\\)\n+ *[a-f0-9]+:\tc1 38 02             \tsarl   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\td3 38                \tsarl   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\td1 38                \tsarl   \\(%eax\\)\n+ *[a-f0-9]+:\td1 20                \tshll   \\(%eax\\)\n+ *[a-f0-9]+:\tc1 20 02             \tshll   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\td3 20                \tshll   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\td1 20                \tshll   \\(%eax\\)\n+ *[a-f0-9]+:\td1 28                \tshrl   \\(%eax\\)\n+ *[a-f0-9]+:\tc1 28 02             \tshrl   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\td3 28                \tshrl   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\td1 28                \tshrl   \\(%eax\\)\n+ *[a-f0-9]+:\tab                   \tstos   %eax,%es:\\(%edi\\)\n+ *[a-f0-9]+:\tab                   \tstos   %eax,%es:\\(%edi\\)\n  *[a-f0-9]+:\t83 28 01             \tsubl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t81 28 89 00 00 00    \tsubl   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t81 28 34 12 00 00    \tsubl   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t81 28 78 56 34 12    \tsubl   \\$0x12345678,\\(%eax\\)\n+ *[a-f0-9]+:\tf7 00 89 00 00 00    \ttestl  \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\tf7 00 34 12 00 00    \ttestl  \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\tf7 00 78 56 34 12    \ttestl  \\$0x12345678,\\(%eax\\)\n  *[a-f0-9]+:\tc5 fb 2a 00          \tvcvtsi2sdl \\(%eax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 f1 7f 08 2a 00    \tvcvtsi2sdl \\(%eax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\tc5 fa 2a 00          \tvcvtsi2ssl \\(%eax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 f1 7e 08 2a 00    \tvcvtsi2ssl \\(%eax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 f1 7f 08 7b 00    \tvcvtusi2sdl \\(%eax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 f1 7e 08 7b 00    \tvcvtusi2ssl \\(%eax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t83 30 01             \txorl   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t81 30 89 00 00 00    \txorl   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t81 30 34 12 00 00    \txorl   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t81 30 78 56 34 12    \txorl   \\$0x12345678,\\(%eax\\)\n #pass"
    },
    {
      "sha": "842774e4b707f959c7f2ab35a5961c0cd1a2625e",
      "filename": "gas/testsuite/gas/i386/noreg32.l",
      "status": "added",
      "additions": 125,
      "deletions": 0,
      "changes": 125,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg32.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg32.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg32.l?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -0,0 +1,125 @@\n+.*: Assembler messages:\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `bt'\n+.*:[1-9][0-9]*: Warning: .* `btc'\n+.*:[1-9][0-9]*: Warning: .* `btr'\n+.*:[1-9][0-9]*: Warning: .* `bts'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmps'\n+.*:[1-9][0-9]*: Warning: .* `cmps'\n+.*:[1-9][0-9]*: Warning: .* `dec'\n+.*:[1-9][0-9]*: Warning: .* `div'\n+.*:[1-9][0-9]*: Warning: .* `fadd'\n+.*:[1-9][0-9]*: Warning: .* `fcom'\n+.*:[1-9][0-9]*: Warning: .* `fcomp'\n+.*:[1-9][0-9]*: Warning: .* `fdiv'\n+.*:[1-9][0-9]*: Warning: .* `fdivr'\n+.*:[1-9][0-9]*: Warning: .* `fiadd'\n+.*:[1-9][0-9]*: Warning: .* `ficom'\n+.*:[1-9][0-9]*: Warning: .* `ficomp'\n+.*:[1-9][0-9]*: Warning: .* `fidiv'\n+.*:[1-9][0-9]*: Warning: .* `fidivr'\n+.*:[1-9][0-9]*: Warning: .* `fild'\n+.*:[1-9][0-9]*: Warning: .* `fimul'\n+.*:[1-9][0-9]*: Warning: .* `fist'\n+.*:[1-9][0-9]*: Warning: .* `fistp'\n+.*:[1-9][0-9]*: Warning: .* `fisttp'\n+.*:[1-9][0-9]*: Warning: .* `fisub'\n+.*:[1-9][0-9]*: Warning: .* `fisubr'\n+.*:[1-9][0-9]*: Warning: .* `fld'\n+.*:[1-9][0-9]*: Warning: .* `fmul'\n+.*:[1-9][0-9]*: Warning: .* `fst'\n+.*:[1-9][0-9]*: Warning: .* `fstp'\n+.*:[1-9][0-9]*: Warning: .* `fsub'\n+.*:[1-9][0-9]*: Warning: .* `fsubr'\n+.*:[1-9][0-9]*: Warning: .* `idiv'\n+.*:[1-9][0-9]*: Warning: .* `imul'\n+.*:[1-9][0-9]*: Warning: .* `in'\n+.*:[1-9][0-9]*: Warning: .* `in'\n+.*:[1-9][0-9]*: Warning: .* `inc'\n+.*:[1-9][0-9]*: Warning: .* `ins'\n+.*:[1-9][0-9]*: Warning: .* `ins'\n+.*:[1-9][0-9]*: Warning: .* `lods'\n+.*:[1-9][0-9]*: Warning: .* `lods'\n+.*:[1-9][0-9]*: Warning: .* `mov'\n+.*:[1-9][0-9]*: Warning: .* `mov'\n+.*:[1-9][0-9]*: Warning: .* `mov'\n+.*:[1-9][0-9]*: Warning: .* `movs'\n+.*:[1-9][0-9]*: Warning: .* `movs'\n+.*:[1-9][0-9]*: Warning: .* `mul'\n+.*:[1-9][0-9]*: Warning: .* `neg'\n+.*:[1-9][0-9]*: Warning: .* `nop'\n+.*:[1-9][0-9]*: Warning: .* `not'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `out'\n+.*:[1-9][0-9]*: Warning: .* `out'\n+.*:[1-9][0-9]*: Warning: .* `outs'\n+.*:[1-9][0-9]*: Warning: .* `outs'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `scas'\n+.*:[1-9][0-9]*: Warning: .* `scas'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `stos'\n+.*:[1-9][0-9]*: Warning: .* `stos'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `test'\n+.*:[1-9][0-9]*: Warning: .* `test'\n+.*:[1-9][0-9]*: Warning: .* `test'\n+.*:[1-9][0-9]*: Warning: .* `xor'\n+.*:[1-9][0-9]*: Warning: .* `xor'\n+.*:[1-9][0-9]*: Warning: .* `xor'\n+.*:[1-9][0-9]*: Warning: .* `xor'"
    },
    {
      "sha": "7876e963147a9f5761ba13fbf7dfabbfe3f0b429",
      "filename": "gas/testsuite/gas/i386/noreg32.s",
      "status": "modified",
      "additions": 88,
      "deletions": 0,
      "changes": 88,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg32.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg32.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg32.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -1,16 +1,32 @@\n \t.text\n noreg:\n \tadc\t$1, (%eax)\n+\tadc\t$0x89, (%eax)\n+\tadc\t$0x1234, (%eax)\n+\tadc\t$0x12345678, (%eax)\n \tadd\t$1, (%eax)\n+\tadd\t$0x89, (%eax)\n+\tadd\t$0x1234, (%eax)\n+\tadd\t$0x12345678, (%eax)\n \tand\t$1, (%eax)\n+\tand\t$0x89, (%eax)\n+\tand\t$0x1234, (%eax)\n+\tand\t$0x12345678, (%eax)\n \tbt\t$1, (%eax)\n \tbtc\t$1, (%eax)\n \tbtr\t$1, (%eax)\n \tbts\t$1, (%eax)\n \tcall\t*(%eax)\n \tcmp\t$1, (%eax)\n+\tcmp\t$0x89, (%eax)\n+\tcmp\t$0x1234, (%eax)\n+\tcmp\t$0x12345678, (%eax)\n+\tcmps\n+\tcmps\t%es:(%edi), (%esi)\n \tcvtsi2sd (%eax), %xmm0\n \tcvtsi2ss (%eax), %xmm0\n+\tdec\t(%eax)\n+\tdiv\t(%eax)\n \tfadd\t(%eax)\n \tfcom\t(%eax)\n \tfcomp\t(%eax)\n@@ -34,27 +50,99 @@ noreg:\n \tfstp\t(%eax)\n \tfsub\t(%eax)\n \tfsubr\t(%eax)\n+\tidiv\t(%eax)\n+\timul\t(%eax)\n+\tin\t$0\n+\tin\t%dx\n+\tinc\t(%eax)\n+\tins\n+\tins\t%dx, %es:(%edi)\n \tjmp\t*(%eax)\n \tlgdt\t(%eax)\n \tlidt\t(%eax)\n \tlldt\t(%eax)\n \tlmsw\t(%eax)\n+\tlods\n+\tlods\t(%esi)\n \tltr\t(%eax)\n+\tmov\t$0x12, (%eax)\n+\tmov\t$0x1234, (%eax)\n+\tmov\t$0x12345678, (%eax)\n \tmov\t%es, (%eax)\n \tmov\t(%eax), %es\n+\tmovs\n+\tmovs\t(%esi), %es:(%edi)\n+\tmul\t(%eax)\n+\tneg\t(%eax)\n \tnop\t(%eax)\n+\tnot\t(%eax)\n \tor\t$1, (%eax)\n+\tor\t$0x89, (%eax)\n+\tor\t$0x1234, (%eax)\n+\tor\t$0x12345678, (%eax)\n+\tout\t$0\n+\tout\t%dx\n+\touts\n+\touts\t(%esi), %dx\n \tpop\t(%eax)\n \tpop\t%es\n \tptwrite\t(%eax)\n \tpush\t(%eax)\n \tpush\t%es\n+\trcl\t$1, (%eax)\n+\trcl\t$2, (%eax)\n+\trcl\t%cl, (%eax)\n+\trcl\t(%eax)\n+\trcr\t$1, (%eax)\n+\trcr\t$2, (%eax)\n+\trcr\t%cl, (%eax)\n+\trcr\t(%eax)\n+\trol\t$1, (%eax)\n+\trol\t$2, (%eax)\n+\trol\t%cl, (%eax)\n+\trol\t(%eax)\n+\tror\t$1, (%eax)\n+\tror\t$2, (%eax)\n+\tror\t%cl, (%eax)\n+\tror\t(%eax)\n \tsbb\t$1, (%eax)\n+\tsbb\t$0x89, (%eax)\n+\tsbb\t$0x1234, (%eax)\n+\tsbb\t$0x12345678, (%eax)\n+\tscas\n+\tscas\t%es:(%edi)\n+\tsal\t$1, (%eax)\n+\tsal\t$2, (%eax)\n+\tsal\t%cl, (%eax)\n+\tsal\t(%eax)\n+\tsar\t$1, (%eax)\n+\tsar\t$2, (%eax)\n+\tsar\t%cl, (%eax)\n+\tsar\t(%eax)\n+\tshl\t$1, (%eax)\n+\tshl\t$2, (%eax)\n+\tshl\t%cl, (%eax)\n+\tshl\t(%eax)\n+\tshr\t$1, (%eax)\n+\tshr\t$2, (%eax)\n+\tshr\t%cl, (%eax)\n+\tshr\t(%eax)\n+\tstos\n+\tstos\t%es:(%edi)\n \tsub\t$1, (%eax)\n+\tsub\t$0x89, (%eax)\n+\tsub\t$0x1234, (%eax)\n+\tsub\t$0x12345678, (%eax)\n+\ttest\t$0x89, (%eax)\n+\ttest\t$0x1234, (%eax)\n+\ttest\t$0x12345678, (%eax)\n \tvcvtsi2sd (%eax), %xmm0, %xmm0\n \t{evex} vcvtsi2sd (%eax), %xmm0, %xmm0\n \tvcvtsi2ss (%eax), %xmm0, %xmm0\n \t{evex} vcvtsi2ss (%eax), %xmm0, %xmm0\n \tvcvtusi2sd (%eax), %xmm0, %xmm0\n \tvcvtusi2ss (%eax), %xmm0, %xmm0\n \txor\t$1, (%eax)\n+\txor\t$0x89, (%eax)\n+\txor\t$0x1234, (%eax)\n+\txor\t$0x12345678, (%eax)"
    },
    {
      "sha": "d058da486fd0322b029887497d4516b64d881058",
      "filename": "gas/testsuite/gas/i386/noreg64.d",
      "status": "modified",
      "additions": 90,
      "deletions": 0,
      "changes": 90,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg64.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -1,3 +1,4 @@\n+#as: -moperand-check=none\n #objdump: -dw\n #name: 64-bit insns not sizeable through register operands\n \n@@ -7,16 +8,32 @@ Disassembly of section .text:\n \n 0+ <noreg>:\n  *[a-f0-9]+:\t83 10 01             \tadcl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t81 10 89 00 00 00    \tadcl   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t81 10 34 12 00 00    \tadcl   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t81 10 78 56 34 12    \tadcl   \\$0x12345678,\\(%rax\\)\n  *[a-f0-9]+:\t83 00 01             \taddl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t81 00 89 00 00 00    \taddl   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t81 00 34 12 00 00    \taddl   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t81 00 78 56 34 12    \taddl   \\$0x12345678,\\(%rax\\)\n  *[a-f0-9]+:\t83 20 01             \tandl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t81 20 89 00 00 00    \tandl   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t81 20 34 12 00 00    \tandl   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t81 20 78 56 34 12    \tandl   \\$0x12345678,\\(%rax\\)\n  *[a-f0-9]+:\t0f ba 20 01          \tbtl    \\$0x1,\\(%rax\\)\n  *[a-f0-9]+:\t0f ba 38 01          \tbtcl   \\$0x1,\\(%rax\\)\n  *[a-f0-9]+:\t0f ba 30 01          \tbtrl   \\$0x1,\\(%rax\\)\n  *[a-f0-9]+:\t0f ba 28 01          \tbtsl   \\$0x1,\\(%rax\\)\n  *[a-f0-9]+:\tff 10                \tcallq  \\*\\(%rax\\)\n  *[a-f0-9]+:\t83 38 01             \tcmpl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t81 38 89 00 00 00    \tcmpl   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t81 38 34 12 00 00    \tcmpl   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t81 38 78 56 34 12    \tcmpl   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\ta7                   \tcmpsl  %es:\\(%rdi\\),%ds:\\(%rsi\\)\n+ *[a-f0-9]+:\ta7                   \tcmpsl  %es:\\(%rdi\\),%ds:\\(%rsi\\)\n  *[a-f0-9]+:\tf2 0f 2a 00          \tcvtsi2sdl \\(%rax\\),%xmm0\n  *[a-f0-9]+:\tf3 0f 2a 00          \tcvtsi2ssl \\(%rax\\),%xmm0\n+ *[a-f0-9]+:\tff 08                \tdecl   \\(%rax\\)\n+ *[a-f0-9]+:\tf7 30                \tdivl   \\(%rax\\)\n  *[a-f0-9]+:\td8 00                \tfadds  \\(%rax\\)\n  *[a-f0-9]+:\td8 10                \tfcoms  \\(%rax\\)\n  *[a-f0-9]+:\td8 18                \tfcomps \\(%rax\\)\n@@ -40,28 +57,101 @@ Disassembly of section .text:\n  *[a-f0-9]+:\td9 18                \tfstps  \\(%rax\\)\n  *[a-f0-9]+:\td8 20                \tfsubs  \\(%rax\\)\n  *[a-f0-9]+:\td8 28                \tfsubrs \\(%rax\\)\n+ *[a-f0-9]+:\tf7 38                \tidivl  \\(%rax\\)\n+ *[a-f0-9]+:\tf7 28                \timull  \\(%rax\\)\n+ *[a-f0-9]+:\te5 00                \tin     \\$0x0,%eax\n+ *[a-f0-9]+:\ted                   \tin     \\(%dx\\),%eax\n+ *[a-f0-9]+:\tff 00                \tincl   \\(%rax\\)\n+ *[a-f0-9]+:\t6d                   \tinsl   \\(%dx\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t6d                   \tinsl   \\(%dx\\),%es:\\(%rdi\\)\n  *[a-f0-9]+:\tff 20                \tjmpq   \\*\\(%rax\\)\n  *[a-f0-9]+:\t0f 01 10             \tlgdt   \\(%rax\\)\n  *[a-f0-9]+:\t0f 01 18             \tlidt   \\(%rax\\)\n  *[a-f0-9]+:\t0f 00 10             \tlldt   \\(%rax\\)\n  *[a-f0-9]+:\t0f 01 30             \tlmsw   \\(%rax\\)\n+ *[a-f0-9]+:\tad                   \tlods   %ds:\\(%rsi\\),%eax\n+ *[a-f0-9]+:\tad                   \tlods   %ds:\\(%rsi\\),%eax\n  *[a-f0-9]+:\t0f 00 18             \tltr    \\(%rax\\)\n+ *[a-f0-9]+:\tc7 00 12 00 00 00    \tmovl   \\$0x12,\\(%rax\\)\n+ *[a-f0-9]+:\tc7 00 34 12 00 00    \tmovl   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\tc7 00 78 56 34 12    \tmovl   \\$0x12345678,\\(%rax\\)\n  *[a-f0-9]+:\t8c 00                \tmov    %es,\\(%rax\\)\n  *[a-f0-9]+:\t8e 00                \tmov    \\(%rax\\),%es\n+ *[a-f0-9]+:\ta5                   \tmovsl  %ds:\\(%rsi\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\ta5                   \tmovsl  %ds:\\(%rsi\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\tf7 20                \tmull   \\(%rax\\)\n+ *[a-f0-9]+:\tf7 18                \tnegl   \\(%rax\\)\n  *[a-f0-9]+:\t0f 1f 00             \tnopl   \\(%rax\\)\n+ *[a-f0-9]+:\tf7 10                \tnotl   \\(%rax\\)\n  *[a-f0-9]+:\t83 08 01             \torl    \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t81 08 89 00 00 00    \torl    \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t81 08 34 12 00 00    \torl    \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t81 08 78 56 34 12    \torl    \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\te7 00                \tout    %eax,\\$0x0\n+ *[a-f0-9]+:\tef                   \tout    %eax,\\(%dx\\)\n+ *[a-f0-9]+:\t6f                   \toutsl  %ds:\\(%rsi\\),\\(%dx\\)\n+ *[a-f0-9]+:\t6f                   \toutsl  %ds:\\(%rsi\\),\\(%dx\\)\n  *[a-f0-9]+:\t8f 00                \tpopq   \\(%rax\\)\n  *[a-f0-9]+:\t0f a1                \tpopq   %fs\n  *[a-f0-9]+:\tf3 0f ae 20          \tptwritel \\(%rax\\)\n  *[a-f0-9]+:\tff 30                \tpushq  \\(%rax\\)\n  *[a-f0-9]+:\t0f a0                \tpushq  %fs\n+ *[a-f0-9]+:\td1 10                \trcll   \\(%rax\\)\n+ *[a-f0-9]+:\tc1 10 02             \trcll   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\td3 10                \trcll   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\td1 10                \trcll   \\(%rax\\)\n+ *[a-f0-9]+:\td1 18                \trcrl   \\(%rax\\)\n+ *[a-f0-9]+:\tc1 18 02             \trcrl   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\td3 18                \trcrl   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\td1 18                \trcrl   \\(%rax\\)\n+ *[a-f0-9]+:\td1 00                \troll   \\(%rax\\)\n+ *[a-f0-9]+:\tc1 00 02             \troll   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\td3 00                \troll   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\td1 00                \troll   \\(%rax\\)\n+ *[a-f0-9]+:\td1 08                \trorl   \\(%rax\\)\n+ *[a-f0-9]+:\tc1 08 02             \trorl   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\td3 08                \trorl   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\td1 08                \trorl   \\(%rax\\)\n  *[a-f0-9]+:\t83 18 01             \tsbbl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t81 18 89 00 00 00    \tsbbl   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t81 18 34 12 00 00    \tsbbl   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t81 18 78 56 34 12    \tsbbl   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\taf                   \tscas   %es:\\(%rdi\\),%eax\n+ *[a-f0-9]+:\taf                   \tscas   %es:\\(%rdi\\),%eax\n+ *[a-f0-9]+:\td1 20                \tshll   \\(%rax\\)\n+ *[a-f0-9]+:\tc1 20 02             \tshll   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\td3 20                \tshll   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\td1 20                \tshll   \\(%rax\\)\n+ *[a-f0-9]+:\td1 38                \tsarl   \\(%rax\\)\n+ *[a-f0-9]+:\tc1 38 02             \tsarl   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\td3 38                \tsarl   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\td1 38                \tsarl   \\(%rax\\)\n+ *[a-f0-9]+:\td1 20                \tshll   \\(%rax\\)\n+ *[a-f0-9]+:\tc1 20 02             \tshll   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\td3 20                \tshll   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\td1 20                \tshll   \\(%rax\\)\n+ *[a-f0-9]+:\td1 28                \tshrl   \\(%rax\\)\n+ *[a-f0-9]+:\tc1 28 02             \tshrl   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\td3 28                \tshrl   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\td1 28                \tshrl   \\(%rax\\)\n+ *[a-f0-9]+:\tab                   \tstos   %eax,%es:\\(%rdi\\)\n+ *[a-f0-9]+:\tab                   \tstos   %eax,%es:\\(%rdi\\)\n  *[a-f0-9]+:\t83 28 01             \tsubl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t81 28 89 00 00 00    \tsubl   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t81 28 34 12 00 00    \tsubl   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t81 28 78 56 34 12    \tsubl   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t0f 07                \tsysret *\n+ *[a-f0-9]+:\tf7 00 89 00 00 00    \ttestl  \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\tf7 00 34 12 00 00    \ttestl  \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\tf7 00 78 56 34 12    \ttestl  \\$0x12345678,\\(%rax\\)\n  *[a-f0-9]+:\tc5 fb 2a 00          \tvcvtsi2sdl \\(%rax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 61 7f 08 2a 38    \tvcvtsi2sdl \\(%rax\\),%xmm0,%xmm31\n  *[a-f0-9]+:\tc5 fa 2a 00          \tvcvtsi2ssl \\(%rax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 61 7e 08 2a 38    \tvcvtsi2ssl \\(%rax\\),%xmm0,%xmm31\n  *[a-f0-9]+:\t62 f1 7f 08 7b 00    \tvcvtusi2sdl \\(%rax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t62 f1 7e 08 7b 00    \tvcvtusi2ssl \\(%rax\\),%xmm0,%xmm0\n  *[a-f0-9]+:\t83 30 01             \txorl   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t81 30 89 00 00 00    \txorl   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t81 30 34 12 00 00    \txorl   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t81 30 78 56 34 12    \txorl   \\$0x12345678,\\(%rax\\)\n #pass"
    },
    {
      "sha": "9ec8093d383af01d524f802e6014699a5f68837f",
      "filename": "gas/testsuite/gas/i386/noreg64.l",
      "status": "added",
      "additions": 135,
      "deletions": 0,
      "changes": 135,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg64.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg64.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg64.l?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -0,0 +1,135 @@\n+.*: Assembler messages:\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `adc'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `add'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `and'\n+.*:[1-9][0-9]*: Warning: .* `bt'\n+.*:[1-9][0-9]*: Warning: .* `btc'\n+.*:[1-9][0-9]*: Warning: .* `btr'\n+.*:[1-9][0-9]*: Warning: .* `bts'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmp'\n+.*:[1-9][0-9]*: Warning: .* `cmps'\n+.*:[1-9][0-9]*: Warning: .* `cmps'\n+.*:[1-9][0-9]*: Warning: .* `cvtsi2sd'\n+.*:[1-9][0-9]*: Warning: .* `cvtsi2ss'\n+.*:[1-9][0-9]*: Warning: .* `dec'\n+.*:[1-9][0-9]*: Warning: .* `div'\n+.*:[1-9][0-9]*: Warning: .* `fadd'\n+.*:[1-9][0-9]*: Warning: .* `fcom'\n+.*:[1-9][0-9]*: Warning: .* `fcomp'\n+.*:[1-9][0-9]*: Warning: .* `fdiv'\n+.*:[1-9][0-9]*: Warning: .* `fdivr'\n+.*:[1-9][0-9]*: Warning: .* `fiadd'\n+.*:[1-9][0-9]*: Warning: .* `ficom'\n+.*:[1-9][0-9]*: Warning: .* `ficomp'\n+.*:[1-9][0-9]*: Warning: .* `fidiv'\n+.*:[1-9][0-9]*: Warning: .* `fidivr'\n+.*:[1-9][0-9]*: Warning: .* `fild'\n+.*:[1-9][0-9]*: Warning: .* `fimul'\n+.*:[1-9][0-9]*: Warning: .* `fist'\n+.*:[1-9][0-9]*: Warning: .* `fistp'\n+.*:[1-9][0-9]*: Warning: .* `fisttp'\n+.*:[1-9][0-9]*: Warning: .* `fisub'\n+.*:[1-9][0-9]*: Warning: .* `fisubr'\n+.*:[1-9][0-9]*: Warning: .* `fld'\n+.*:[1-9][0-9]*: Warning: .* `fmul'\n+.*:[1-9][0-9]*: Warning: .* `fst'\n+.*:[1-9][0-9]*: Warning: .* `fstp'\n+.*:[1-9][0-9]*: Warning: .* `fsub'\n+.*:[1-9][0-9]*: Warning: .* `fsubr'\n+.*:[1-9][0-9]*: Warning: .* `idiv'\n+.*:[1-9][0-9]*: Warning: .* `imul'\n+.*:[1-9][0-9]*: Warning: .* `in'\n+.*:[1-9][0-9]*: Warning: .* `in'\n+.*:[1-9][0-9]*: Warning: .* `inc'\n+.*:[1-9][0-9]*: Warning: .* `ins'\n+.*:[1-9][0-9]*: Warning: .* `ins'\n+.*:[1-9][0-9]*: Warning: .* `lods'\n+.*:[1-9][0-9]*: Warning: .* `lods'\n+.*:[1-9][0-9]*: Warning: .* `mov'\n+.*:[1-9][0-9]*: Warning: .* `mov'\n+.*:[1-9][0-9]*: Warning: .* `mov'\n+.*:[1-9][0-9]*: Warning: .* `movs'\n+.*:[1-9][0-9]*: Warning: .* `movs'\n+.*:[1-9][0-9]*: Warning: .* `mul'\n+.*:[1-9][0-9]*: Warning: .* `neg'\n+.*:[1-9][0-9]*: Warning: .* `nop'\n+.*:[1-9][0-9]*: Warning: .* `not'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `or'\n+.*:[1-9][0-9]*: Warning: .* `out'\n+.*:[1-9][0-9]*: Warning: .* `out'\n+.*:[1-9][0-9]*: Warning: .* `outs'\n+.*:[1-9][0-9]*: Warning: .* `outs'\n+.*:[1-9][0-9]*: Warning: .* `ptwrite'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcl'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rcr'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `rol'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `ror'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `sbb'\n+.*:[1-9][0-9]*: Warning: .* `scas'\n+.*:[1-9][0-9]*: Warning: .* `scas'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sal'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `sar'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shl'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `shr'\n+.*:[1-9][0-9]*: Warning: .* `stos'\n+.*:[1-9][0-9]*: Warning: .* `stos'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `sub'\n+.*:[1-9][0-9]*: Warning: .* `sysret'\n+.*:[1-9][0-9]*: Warning: .* `test'\n+.*:[1-9][0-9]*: Warning: .* `test'\n+.*:[1-9][0-9]*: Warning: .* `test'\n+.*:[1-9][0-9]*: Warning: .* `vcvtsi2sd'\n+.*:[1-9][0-9]*: Warning: .* `vcvtsi2sd'\n+.*:[1-9][0-9]*: Warning: .* `vcvtsi2ss'\n+.*:[1-9][0-9]*: Warning: .* `vcvtsi2ss'\n+.*:[1-9][0-9]*: Warning: .* `vcvtusi2sd'\n+.*:[1-9][0-9]*: Warning: .* `vcvtusi2ss'\n+.*:[1-9][0-9]*: Warning: .* `xor'\n+.*:[1-9][0-9]*: Warning: .* `xor'\n+.*:[1-9][0-9]*: Warning: .* `xor'\n+.*:[1-9][0-9]*: Warning: .* `xor'"
    },
    {
      "sha": "7418ccb2204dea83a2ea3a678c6646e6b4546024",
      "filename": "gas/testsuite/gas/i386/noreg64.s",
      "status": "modified",
      "additions": 89,
      "deletions": 0,
      "changes": 89,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg64.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/noreg64.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg64.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -1,16 +1,32 @@\n \t.text\n noreg:\n \tadc\t$1, (%rax)\n+\tadc\t$0x89, (%rax)\n+\tadc\t$0x1234, (%rax)\n+\tadc\t$0x12345678, (%rax)\n \tadd\t$1, (%rax)\n+\tadd\t$0x89, (%rax)\n+\tadd\t$0x1234, (%rax)\n+\tadd\t$0x12345678, (%rax)\n \tand\t$1, (%rax)\n+\tand\t$0x89, (%rax)\n+\tand\t$0x1234, (%rax)\n+\tand\t$0x12345678, (%rax)\n \tbt\t$1, (%rax)\n \tbtc\t$1, (%rax)\n \tbtr\t$1, (%rax)\n \tbts\t$1, (%rax)\n \tcall\t*(%rax)\n \tcmp\t$1, (%rax)\n+\tcmp\t$0x89, (%rax)\n+\tcmp\t$0x1234, (%rax)\n+\tcmp\t$0x12345678, (%rax)\n+\tcmps\n+\tcmps\t%es:(%rdi), (%rsi)\n \tcvtsi2sd (%rax), %xmm0\n \tcvtsi2ss (%rax), %xmm0\n+\tdec\t(%rax)\n+\tdiv\t(%rax)\n \tfadd\t(%rax)\n \tfcom\t(%rax)\n \tfcomp\t(%rax)\n@@ -34,27 +50,100 @@ noreg:\n \tfstp\t(%rax)\n \tfsub\t(%rax)\n \tfsubr\t(%rax)\n+\tidiv\t(%rax)\n+\timul\t(%rax)\n+\tin\t$0\n+\tin\t%dx\n+\tinc\t(%rax)\n+\tins\n+\tins\t%dx, %es:(%rdi)\n \tjmp\t*(%rax)\n \tlgdt\t(%rax)\n \tlidt\t(%rax)\n \tlldt\t(%rax)\n \tlmsw\t(%rax)\n+\tlods\n+\tlods\t(%rsi)\n \tltr\t(%rax)\n+\tmov\t$0x12, (%rax)\n+\tmov\t$0x1234, (%rax)\n+\tmov\t$0x12345678, (%rax)\n \tmov\t%es, (%rax)\n \tmov\t(%rax), %es\n+\tmovs\n+\tmovs\t(%rsi), %es:(%rdi)\n+\tmul\t(%rax)\n+\tneg\t(%rax)\n \tnop\t(%rax)\n+\tnot\t(%rax)\n \tor\t$1, (%rax)\n+\tor\t$0x89, (%rax)\n+\tor\t$0x1234, (%rax)\n+\tor\t$0x12345678, (%rax)\n+\tout\t$0\n+\tout\t%dx\n+\touts\n+\touts\t(%rsi), %dx\n \tpop\t(%rax)\n \tpop\t%fs\n \tptwrite\t(%rax)\n \tpush\t(%rax)\n \tpush\t%fs\n+\trcl\t$1, (%rax)\n+\trcl\t$2, (%rax)\n+\trcl\t%cl, (%rax)\n+\trcl\t(%rax)\n+\trcr\t$1, (%rax)\n+\trcr\t$2, (%rax)\n+\trcr\t%cl, (%rax)\n+\trcr\t(%rax)\n+\trol\t$1, (%rax)\n+\trol\t$2, (%rax)\n+\trol\t%cl, (%rax)\n+\trol\t(%rax)\n+\tror\t$1, (%rax)\n+\tror\t$2, (%rax)\n+\tror\t%cl, (%rax)\n+\tror\t(%rax)\n \tsbb\t$1, (%rax)\n+\tsbb\t$0x89, (%rax)\n+\tsbb\t$0x1234, (%rax)\n+\tsbb\t$0x12345678, (%rax)\n+\tscas\n+\tscas\t%es:(%rdi)\n+\tsal\t$1, (%rax)\n+\tsal\t$2, (%rax)\n+\tsal\t%cl, (%rax)\n+\tsal\t(%rax)\n+\tsar\t$1, (%rax)\n+\tsar\t$2, (%rax)\n+\tsar\t%cl, (%rax)\n+\tsar\t(%rax)\n+\tshl\t$1, (%rax)\n+\tshl\t$2, (%rax)\n+\tshl\t%cl, (%rax)\n+\tshl\t(%rax)\n+\tshr\t$1, (%rax)\n+\tshr\t$2, (%rax)\n+\tshr\t%cl, (%rax)\n+\tshr\t(%rax)\n+\tstos\n+\tstos\t%es:(%rdi)\n \tsub\t$1, (%rax)\n+\tsub\t$0x89, (%rax)\n+\tsub\t$0x1234, (%rax)\n+\tsub\t$0x12345678, (%rax)\n+\tsysret\n+\ttest\t$0x89, (%rax)\n+\ttest\t$0x1234, (%rax)\n+\ttest\t$0x12345678, (%rax)\n \tvcvtsi2sd (%rax), %xmm0, %xmm0\n \tvcvtsi2sd (%rax), %xmm0, %xmm31\n \tvcvtsi2ss (%rax), %xmm0, %xmm0\n \tvcvtsi2ss (%rax), %xmm0, %xmm31\n \tvcvtusi2sd (%rax), %xmm0, %xmm0\n \tvcvtusi2ss (%rax), %xmm0, %xmm0\n \txor\t$1, (%rax)\n+\txor\t$0x89, (%rax)\n+\txor\t$0x1234, (%rax)\n+\txor\t$0x12345678, (%rax)"
    },
    {
      "sha": "1f803c38e5d506d9a4713d2e8078fbe002ccd552",
      "filename": "gas/testsuite/gas/i386/opcode.s",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/opcode.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/opcode.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/opcode.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -211,8 +211,8 @@ foo:\n  fistl  0x90909090(%eax)\n  fcoml  0x90909090(%eax)\n  fstl   0x90909090(%eax)\n- ficom  0x90909090(%eax)\n- fist   0x90909090(%eax)\n+ ficoms 0x90909090(%eax)\n+ fists  0x90909090(%eax)\n  loopne .+2-0x70\n  loope  .+2-0x70\n  loop   .+2-0x70"
    },
    {
      "sha": "d42290915096c1ddcd0546cbecac96f443041e26",
      "filename": "gas/testsuite/gas/i386/sse-noavx.d",
      "status": "modified",
      "additions": 0,
      "deletions": 1,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/sse-noavx.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/sse-noavx.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/sse-noavx.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -15,7 +15,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 0f 2c dc          \tcvttpd2pi %xmm4,%mm3\n [ \t]*[a-f0-9]+:\t0f 2c dc             \tcvttps2pi %xmm4,%mm3\n [ \t]*[a-f0-9]+:\tdf 08                \tfisttps \\(%eax\\)\n-[ \t]*[a-f0-9]+:\tdf 08                \tfisttps \\(%eax\\)\n [ \t]*[a-f0-9]+:\tdb 08                \tfisttpl \\(%eax\\)\n [ \t]*[a-f0-9]+:\tdd 08                \tfisttpll \\(%eax\\)\n [ \t]*[a-f0-9]+:\t0f ae e8             \tlfence "
    },
    {
      "sha": "5316351b9dd7905095b6c81bf718e9b011a61a79",
      "filename": "gas/testsuite/gas/i386/sse-noavx.s",
      "status": "modified",
      "additions": 0,
      "deletions": 1,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/sse-noavx.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/sse-noavx.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/sse-noavx.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -9,7 +9,6 @@ _start:\n  cvtps2pi\t%xmm7,%mm6\n  cvttpd2pi\t%xmm4,%mm3\n  cvttps2pi\t%xmm4,%mm3\n- fisttp (%eax)\n  fisttps (%eax)\n  fisttpl (%eax)\n  fisttpll (%eax)"
    },
    {
      "sha": "de0f31637a5f29d42304deabd329948fb54086ec",
      "filename": "gas/testsuite/gas/i386/sse3.s",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/sse3.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/sse3.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/sse3.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -6,7 +6,7 @@ foo:\n \taddsubpd\t%xmm2,%xmm1\n \taddsubps\t(%ebx),%xmm2\n \taddsubps\t%xmm4,%xmm3\n-\tfisttp\t\t0x90909090(%eax)\n+\tfisttps\t\t0x90909090(%eax)\n \tfisttpl\t\t0x90909090(%eax)\n \tfisttpll\t0x90909090(%eax)\n \thaddpd\t\t0x0(%ebp),%xmm4"
    },
    {
      "sha": "aa3f2773b2ddd023893b8ff3206d216df56ec88b",
      "filename": "gas/testsuite/gas/i386/x86-64-avx-scalar.s",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-avx-scalar.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-avx-scalar.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx-scalar.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -234,9 +234,9 @@ _start:\n \n # Tests for op regl/mem32, xmm, xmm\n \tvcvtsi2sd %ecx,%xmm4,%xmm6\n-\tvcvtsi2sd (%rcx),%xmm4,%xmm6\n+\tvcvtsi2sdl (%rcx),%xmm4,%xmm6\n \tvcvtsi2ss %ecx,%xmm4,%xmm6\n-\tvcvtsi2ss (%rcx),%xmm4,%xmm6\n+\tvcvtsi2ssl (%rcx),%xmm4,%xmm6\n \n # Tests for op imm8, xmm/mem32, xmm, xmm\n \tvcmpss $7,%xmm4,%xmm6,%xmm2"
    },
    {
      "sha": "c7355dcaa8bca55ecf4700d76587b8c2fc77f1a5",
      "filename": "gas/testsuite/gas/i386/x86-64-avx.s",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-avx.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-avx.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -1222,9 +1222,9 @@ _start:\n \n # Tests for op regl/mem32, xmm, xmm\n \tvcvtsi2sd %ecx,%xmm4,%xmm6\n-\tvcvtsi2sd (%rcx),%xmm4,%xmm6\n+\tvcvtsi2sdl (%rcx),%xmm4,%xmm6\n \tvcvtsi2ss %ecx,%xmm4,%xmm6\n-\tvcvtsi2ss (%rcx),%xmm4,%xmm6\n+\tvcvtsi2ssl (%rcx),%xmm4,%xmm6\n \n # Tests for op imm8, xmm/mem32, xmm, xmm\n \tvcmpss $7,%xmm4,%xmm6,%xmm2"
    },
    {
      "sha": "f8381abbaa659d23bf870a39f90e7cdc873b602b",
      "filename": "gas/testsuite/gas/i386/x86-64-bundle.s",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-bundle.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-bundle.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-bundle.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -58,7 +58,7 @@\n \tand $3,%eax\n .endm\n .macro test_4\n-\tlock and $3,(%rax)\n+\tlock andl $3,(%rax)\n .endm\n .macro test_5\n \tmov $0x11223344,%eax"
    },
    {
      "sha": "cae797bacd9e12abbbcd0ae500d9516d0a7a5dbd",
      "filename": "gas/testsuite/gas/i386/x86-64-intel64.d",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-intel64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-intel64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-intel64.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -14,6 +14,7 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t48 0f b2 1a          \tlss    \\(%rdx\\),%rbx\n [ \t]*[a-f0-9]+:\t0f 05                \tsyscall \n [ \t]*[a-f0-9]+:\t0f 07                \tsysret \n+[ \t]*[a-f0-9]+:\t48 0f 07             \tsysretq *\n [ \t]*[a-f0-9]+:\t48 0f b4 01          \tlfs    \\(%rcx\\),%rax\n [ \t]*[a-f0-9]+:\t48 0f b4 01          \tlfs    \\(%rcx\\),%rax\n [ \t]*[a-f0-9]+:\t48 0f b5 0a          \tlgs    \\(%rdx\\),%rcx"
    },
    {
      "sha": "d7852ab8ff4c6013b6fb3d0e1c0b40580b585197",
      "filename": "gas/testsuite/gas/i386/x86-64-intel64.s",
      "status": "modified",
      "additions": 2,
      "deletions": 1,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-intel64.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-intel64.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-intel64.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -11,7 +11,8 @@ _start:\n \tlssq\t(%rdx), %rbx\n \n \tsyscall\n-\tsysret\n+\tsysretl\n+\tsysretq\n \n \t.intel_syntax noprefix\n \tlfs\trax, [rcx]"
    },
    {
      "sha": "ac1f8ee6f147640f21b9ab6fe28f872b9ac16d05",
      "filename": "gas/testsuite/gas/i386/x86-64-lock-1.s",
      "status": "modified",
      "additions": 10,
      "deletions": 10,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-lock-1.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-lock-1.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-lock-1.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -3,17 +3,17 @@\n \t.text\n foo:\n \tlock add %eax, (%rbx)\n-\tlock add $0x64, (%rbx)\n+\tlock addl $0x64, (%rbx)\n \tlock adc %eax, (%rbx)\n-\tlock adc $0x64, (%rbx)\n+\tlock adcl $0x64, (%rbx)\n \tlock and %eax, (%rbx)\n-\tlock and $0x64, (%rbx)\n+\tlock andl $0x64, (%rbx)\n \tlock btc %eax, (%rbx)\n-\tlock btc $0x64, (%rbx)\n+\tlock btcl $0x64, (%rbx)\n \tlock btr %eax, (%rbx)\n-\tlock btr $0x64, (%rbx)\n+\tlock btrl $0x64, (%rbx)\n \tlock bts %eax, (%rbx)\n-\tlock bts $0x64, (%rbx)\n+\tlock btsl $0x64, (%rbx)\n \tlock cmpxchg %eax,(%rbx)\n \tlock cmpxchg8b (%rbx)\n \tlock cmpxchg16b (%rbx)\n@@ -22,16 +22,16 @@ foo:\n \tlock negl (%rbx)\n \tlock notl (%rbx)\n \tlock or %eax, (%rbx)\n-\tlock or $0x64, (%rbx)\n+\tlock orl $0x64, (%rbx)\n \tlock sbb %eax, (%rbx)\n-\tlock sbb $0x64, (%rbx)\n+\tlock sbbl $0x64, (%rbx)\n \tlock sub %eax, (%rbx)\n-\tlock sub $0x64, (%rbx)\n+\tlock subl $0x64, (%rbx)\n \tlock xadd %eax, (%rbx)\n \tlock xchg (%rbx), %eax\n \tlock xchg %eax, (%rbx)\n \tlock xor %eax, (%rbx)\n-\tlock xor $0x64, (%rbx)\n+\tlock xorl $0x64, (%rbx)\n \n \t.intel_syntax noprefix\n \tlock add DWORD PTR [rbx],eax"
    },
    {
      "sha": "faf2dc9b5f4b48b03320435e2c32a7aac64c1b74",
      "filename": "gas/testsuite/gas/i386/x86-64-nops.d",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-nops.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-nops.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-nops.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -41,7 +41,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t0f 1d 04 59          \tnopl   \\(%rcx,%rbx,2\\)\n [ \t]*[a-f0-9]+:\t0f 1e 04 59          \tnopl   \\(%rcx,%rbx,2\\)\n [ \t]*[a-f0-9]+:\t0f 1f 04 59          \tnopl   \\(%rcx,%rbx,2\\)\n-[ \t]*[a-f0-9]+:\t0f 1f 00             \tnopl   \\(%rax\\)\n [ \t]*[a-f0-9]+:\t48 0f 1f c0          \tnop    %rax\n [ \t]*[a-f0-9]+:\t0f 1f c0             \tnop    %eax\n [ \t]*[a-f0-9]+:\t66 0f 1f c0          \tnop    %ax\n@@ -51,7 +50,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t48 0f 1f c0          \tnop    %rax\n [ \t]*[a-f0-9]+:\t0f 1f c0             \tnop    %eax\n [ \t]*[a-f0-9]+:\t66 0f 1f c0          \tnop    %ax\n-[ \t]*[a-f0-9]+:\t41 0f 1f 02          \tnopl   \\(%r10\\)\n [ \t]*[a-f0-9]+:\t49 0f 1f c2          \tnop    %r10\n [ \t]*[a-f0-9]+:\t41 0f 1f c2          \tnop    %r10d\n [ \t]*[a-f0-9]+:\t66 41 0f 1f c2       \tnop    %r10w"
    },
    {
      "sha": "8bbd7e3a5be189f1fff8ad3216804255a9199173",
      "filename": "gas/testsuite/gas/i386/x86-64-nops.s",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-nops.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-nops.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-nops.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -44,7 +44,6 @@\n \t.byte 0x0f, 0x1e, 0x04, 0x59\n \t.byte 0x0f, 0x1f, 0x04, 0x59\n \n-\tnop (%rax) \n \tnop %rax\n \tnop %eax\n \tnop %ax\n@@ -54,7 +53,6 @@\n \tnopq %rax\n \tnopl %eax\n \tnopw %ax\n-\tnop (%r10) \n \tnop %r10\n \tnop %r10d\n \tnop %r10w"
    },
    {
      "sha": "8ff12a5ff58f6c6dc259548a51396554b5d85f56",
      "filename": "gas/testsuite/gas/i386/x86-64-opcode.d",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-opcode.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-opcode.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-opcode.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -321,6 +321,7 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t0f 00 08             \tstr    \\(%rax\\)\n [ \t]*[a-f0-9]+:\t0f 05                \tsyscall \n [ \t]*[a-f0-9]+:\t0f 07                \tsysret \n+[ \t]*[a-f0-9]+:\t48 0f 07             \tsysretq *\n [ \t]*[a-f0-9]+:\t0f 01 f8             \tswapgs \n [ \t]*[a-f0-9]+:\t66 68 22 22          \tpushw  \\$0x2222\n [ \t]*[a-f0-9]+:\tf6 c9 01             \ttest   \\$(0x)?0*1,%cl"
    },
    {
      "sha": "fb322e2b70122dd98382a06bc1bae8f27fa367cf",
      "filename": "gas/testsuite/gas/i386/x86-64-opcode.s",
      "status": "modified",
      "additions": 34,
      "deletions": 33,
      "changes": 67,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-opcode.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-opcode.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-opcode.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -189,48 +189,48 @@\n \tCVTTSS2SIq %xmm0,%r8\t      #\t --  --\t F3 4C\t 0f 2c c0\t                 ; OVR 128-bit media instruction override Result is sign extended                          REX for 64-bit operand size                 REX to access upper reg.\n \n         # CVTSI2SS\n-\tCVTSI2SS  (%r8),%xmm0\t      #\t --  --\t F3 41\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper reg.\n-\tCVTSI2SS  (%rax),%xmm0\t      #\t --  --\t F3 --\t 0f 2a 00\t ; OVR 128-bit media instruction override\n-\tCVTSI2SS  (%r8),%xmm15\t      #\t --  --\t F3 45\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg            REX to access upper reg.\n-\tCVTSI2SS  (%rax),%xmm15\t      #\t --  --\t F3 44\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n-\tCVTSI2SS  (%r8),%xmm8\t      #\t --  --\t F3 45\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg            REX to access upper reg.\n-\tCVTSI2SS  (%rax),%xmm8\t      #\t --  --\t F3 44\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n-\tCVTSI2SS  (%r8),%xmm7\t      #\t --  --\t F3 41\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper reg.\n-\tCVTSI2SS  (%rax),%xmm7\t      #\t --  --\t F3 --\t 0f 2a 38\t                 ; OVR 128-bit media instruction override\n+\tCVTSI2SSl (%r8),%xmm0\t      #\t --  --\t F3 41\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper reg.\n+\tCVTSI2SSl (%rax),%xmm0\t      #\t --  --\t F3 --\t 0f 2a 00\t ; OVR 128-bit media instruction override\n+\tCVTSI2SSl (%r8),%xmm15\t      #\t --  --\t F3 45\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg            REX to access upper reg.\n+\tCVTSI2SSl (%rax),%xmm15\t      #\t --  --\t F3 44\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n+\tCVTSI2SSl (%r8),%xmm8\t      #\t --  --\t F3 45\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg            REX to access upper reg.\n+\tCVTSI2SSl (%rax),%xmm8\t      #\t --  --\t F3 44\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n+\tCVTSI2SSl (%r8),%xmm7\t      #\t --  --\t F3 41\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper reg.\n+\tCVTSI2SSl (%rax),%xmm7\t      #\t --  --\t F3 --\t 0f 2a 38\t                 ; OVR 128-bit media instruction override\n \tCVTSI2SS  %eax,%xmm0\t      #\t --  --\t F3 --\t 0f 2a c0\t                 ; OVR 128-bit media instruction override\n \tCVTSI2SS  %eax,%xmm15\t      #\t --  --\t F3 44\t 0f 2a f8\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n \tCVTSI2SS  %eax,%xmm8\t      #\t --  --\t F3 44\t 0f 2a c0\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n \tCVTSI2SS  %eax,%xmm7\t      #\t --  --\t F3 --\t 0f 2a f8\t                 ; OVR 128-bit media instruction override\n-\tCVTSI2SS  (%r8),%xmm0\t      #\t --  --\t F3 41\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper reg.\n-\tCVTSI2SS  (%rax),%xmm0\t      #\t --  --\t F3 --\t 0f 2a 00\t                 ; OVR 128-bit media instruction override\n-\tCVTSI2SS  (%r8),%xmm15\t      #\t --  --\t F3 45\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg            REX to access upper reg.\n-\tCVTSI2SS  (%rax),%xmm15\t      #\t --  --\t F3 44\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n-\tCVTSI2SS  (%r8),%xmm8\t      #\t --  --\t F3 45\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg            REX to access upper reg.\n-\tCVTSI2SS  (%rax),%xmm8\t      #\t --  --\t F3 44\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n-\tCVTSI2SS  (%r8),%xmm7\t      #\t --  --\t F3 41\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper reg.\n-\tCVTSI2SS  (%rax),%xmm7\t      #\t --  --\t F3 --\t 0f 2a 38\t                 ; OVR 128-bit media instruction override\n+\tCVTSI2SSl (%r8),%xmm0\t      #\t --  --\t F3 41\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper reg.\n+\tCVTSI2SSl (%rax),%xmm0\t      #\t --  --\t F3 --\t 0f 2a 00\t                 ; OVR 128-bit media instruction override\n+\tCVTSI2SSl (%r8),%xmm15\t      #\t --  --\t F3 45\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg            REX to access upper reg.\n+\tCVTSI2SSl (%rax),%xmm15\t      #\t --  --\t F3 44\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n+\tCVTSI2SSl (%r8),%xmm8\t      #\t --  --\t F3 45\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg            REX to access upper reg.\n+\tCVTSI2SSl (%rax),%xmm8\t      #\t --  --\t F3 44\t 0f 2a 00\t                 ; OVR 128-bit media instruction override REX to access upper XMM reg\n+\tCVTSI2SSl (%r8),%xmm7\t      #\t --  --\t F3 41\t 0f 2a 38\t                 ; OVR 128-bit media instruction override REX to access upper reg.\n+\tCVTSI2SSl (%rax),%xmm7\t      #\t --  --\t F3 --\t 0f 2a 38\t                 ; OVR 128-bit media instruction override\n \n         # CVTSI2SD\n-\tCVTSI2SD  (%r8),%xmm0\t      #\t --  --\t F2 41\t 0F 2A 00\t\t\t ; REX to access upper reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%rax),%xmm0\t      #\t --  --\t F2 --\t 0F 2A 00\t\t\t ; OVR 128bit MMinstr.\n-\tCVTSI2SD  (%r8),%xmm15\t      #\t --  --\t F2 45\t 0F 2A 38\t\t\t ; REX to access upper XMM reg. REX to access upper reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%rax),%xmm15\t      #\t --  --\t F2 44\t 0F 2A 38\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%r8),%xmm8\t      #\t --  --\t F2 45\t 0F 2A 00\t\t\t ; REX to access upper XMM reg. REX to access upper reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%rax),%xmm8\t      #\t --  --\t F2 44\t 0F 2A 00\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%r8),%xmm7\t      #\t --  --\t F2 41\t 0F 2A 38\t\t\t ; REX to access upper reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%rax),%xmm7\t      #\t --  --\t F2 --\t 0F 2A 38\t\t\t ; OVR 128bit MMinstr.\n+\tCVTSI2SDl (%r8),%xmm0\t      #\t --  --\t F2 41\t 0F 2A 00\t\t\t ; REX to access upper reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%rax),%xmm0\t      #\t --  --\t F2 --\t 0F 2A 00\t\t\t ; OVR 128bit MMinstr.\n+\tCVTSI2SDl (%r8),%xmm15\t      #\t --  --\t F2 45\t 0F 2A 38\t\t\t ; REX to access upper XMM reg. REX to access upper reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%rax),%xmm15\t      #\t --  --\t F2 44\t 0F 2A 38\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%r8),%xmm8\t      #\t --  --\t F2 45\t 0F 2A 00\t\t\t ; REX to access upper XMM reg. REX to access upper reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%rax),%xmm8\t      #\t --  --\t F2 44\t 0F 2A 00\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%r8),%xmm7\t      #\t --  --\t F2 41\t 0F 2A 38\t\t\t ; REX to access upper reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%rax),%xmm7\t      #\t --  --\t F2 --\t 0F 2A 38\t\t\t ; OVR 128bit MMinstr.\n \tCVTSI2SD  %eax,%xmm0\t      #\t --  --\t F2 --\t 0F 2A C0\t\t\t ; OVR 128bit MMinstr.\n \tCVTSI2SD  %eax,%xmm15\t      #\t --  --\t F2 44\t 0F 2A F8\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n \tCVTSI2SD  %eax,%xmm8\t      #\t --  --\t F2 44\t 0F 2A C0\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n \tCVTSI2SD  %eax,%xmm7\t      #\t --  --\t F2 --\t 0F 2A F8\t\t\t ; OVR 128bit MMinstr.\n-\tCVTSI2SD  (%r8),%xmm0\t      #\t --  --\t F2 41\t 0F 2A 00\t\t\t ; REX to access upper reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%rax),%xmm0\t      #\t --  --\t F2 --\t 0F 2A 00\t\t\t ; OVR 128bit MMinstr.\n-\tCVTSI2SD  (%r8),%xmm15\t      #\t --  --\t F2 45\t 0F 2A 38\t\t\t ; REX to access upper XMM reg. REX to access upper reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%rax),%xmm15\t      #\t --  --\t F2 44\t 0F 2A 38\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%r8),%xmm8\t      #\t --  --\t F2 45\t 0F 2A 00\t\t\t ; REX to access upper XMM reg. REX to access upper reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%rax),%xmm8\t      #\t --  --\t F2 44\t 0F 2A 00\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%r8),%xmm7\t      #\t --  --\t F2 41\t 0F 2A 38\t\t\t ; REX to access upper reg. OVR 128bit MMinstr.\n-\tCVTSI2SD  (%rax),%xmm7\t      #\t --  --\t F2 --\t 0F 2A 38\t\t\t ; OVR 128bit MMinstr.\n+\tCVTSI2SDl (%r8),%xmm0\t      #\t --  --\t F2 41\t 0F 2A 00\t\t\t ; REX to access upper reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%rax),%xmm0\t      #\t --  --\t F2 --\t 0F 2A 00\t\t\t ; OVR 128bit MMinstr.\n+\tCVTSI2SDl (%r8),%xmm15\t      #\t --  --\t F2 45\t 0F 2A 38\t\t\t ; REX to access upper XMM reg. REX to access upper reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%rax),%xmm15\t      #\t --  --\t F2 44\t 0F 2A 38\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%r8),%xmm8\t      #\t --  --\t F2 45\t 0F 2A 00\t\t\t ; REX to access upper XMM reg. REX to access upper reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%rax),%xmm8\t      #\t --  --\t F2 44\t 0F 2A 00\t\t\t ; REX to access upper XMM reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%r8),%xmm7\t      #\t --  --\t F2 41\t 0F 2A 38\t\t\t ; REX to access upper reg. OVR 128bit MMinstr.\n+\tCVTSI2SDl (%rax),%xmm7\t      #\t --  --\t F2 --\t 0F 2A 38\t\t\t ; OVR 128bit MMinstr.\n \n \t# MOVD\n \tMOVD (%r8),%xmm0\t      #\t --  --\t 66 41\t 0F 6E 00\t\t\t ; REX to access upper reg. Data128 = ZEXT(Data32). OVR 128bit MMinstr.\n@@ -446,7 +446,8 @@\n         str (%rax)\t              #  --  --\t -- --\t 0F 00 08\n \n         syscall\t\t              #  --  --\t -- --\t 0F 05\n-        sysret\t\t              #  --  --\t -- --\t 0F 07\n+        sysretl\t\t              #  --  --\t -- --\t 0F 07\n+        sysretq\t\t              #  --  --\t -- 48\t 0F 07\n \n         swapgs\t\t              #  --  --\t -- --\t 0F 01 f8\n "
    },
    {
      "sha": "74d5a4c12db49abc0539d9b74ed6198eff15870b",
      "filename": "gas/testsuite/gas/i386/x86-64-ptwrite-intel.d",
      "status": "modified",
      "additions": 0,
      "deletions": 1,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-ptwrite-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-ptwrite-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-ptwrite-intel.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -14,7 +14,6 @@ Disassembly of section \\.text:\n  +[a-f0-9]+:\tf3 48 0f ae e1       \tptwrite rcx\n  +[a-f0-9]+:\tf3 48 0f ae e1       \tptwrite rcx\n  +[a-f0-9]+:\tf3 0f ae 21          \tptwrite DWORD PTR \\[rcx\\]\n- +[a-f0-9]+:\tf3 0f ae 21          \tptwrite DWORD PTR \\[rcx\\]\n  +[a-f0-9]+:\tf3 48 0f ae 21       \tptwrite QWORD PTR \\[rcx\\]\n  +[a-f0-9]+:\tf3 0f ae e1          \tptwrite ecx\n  +[a-f0-9]+:\tf3 48 0f ae e1       \tptwrite rcx"
    },
    {
      "sha": "fd5ce7d002d5ce6699f2d53d6ce8a9af6f01aa24",
      "filename": "gas/testsuite/gas/i386/x86-64-ptwrite.d",
      "status": "modified",
      "additions": 0,
      "deletions": 1,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-ptwrite.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-ptwrite.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-ptwrite.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -14,7 +14,6 @@ Disassembly of section \\.text:\n  +[a-f0-9]+:\tf3 48 0f ae e1       \tptwrite %rcx\n  +[a-f0-9]+:\tf3 48 0f ae e1       \tptwrite %rcx\n  +[a-f0-9]+:\tf3 0f ae 21          \tptwritel \\(%rcx\\)\n- +[a-f0-9]+:\tf3 0f ae 21          \tptwritel \\(%rcx\\)\n  +[a-f0-9]+:\tf3 48 0f ae 21       \tptwriteq \\(%rcx\\)\n  +[a-f0-9]+:\tf3 0f ae e1          \tptwrite %ecx\n  +[a-f0-9]+:\tf3 48 0f ae e1       \tptwrite %rcx"
    },
    {
      "sha": "b516f3054a2a268174a6ca069466f121126fc73f",
      "filename": "gas/testsuite/gas/i386/x86-64-ptwrite.s",
      "status": "modified",
      "additions": 0,
      "deletions": 1,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-ptwrite.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-ptwrite.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-ptwrite.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -6,7 +6,6 @@ _start:\n \tptwritel %ecx\n \tptwrite %rcx\n \tptwriteq %rcx\n-\tptwrite (%rcx)\n \tptwritel (%rcx)\n \tptwriteq (%rcx)\n "
    },
    {
      "sha": "9ec34ed4620cd0890c8b4865342104d6a6ffa817",
      "filename": "gas/testsuite/gas/i386/x86-64-simd-intel.d",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-simd-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-simd-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-simd-intel.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -25,8 +25,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\tf2 48 0f 2a c8       \tcvtsi2sd xmm1,rax\n [ \t]*[a-f0-9]+:\tf3 0f 2a 08          \tcvtsi2ss xmm1,DWORD PTR \\[rax\\]\n [ \t]*[a-f0-9]+:\tf2 0f 2a 08          \tcvtsi2sd xmm1,DWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\tf3 0f 2a 08          \tcvtsi2ss xmm1,DWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 2a 08          \tcvtsi2sd xmm1,DWORD PTR \\[rax\\]\n [ \t]*[a-f0-9]+:\tf3 48 0f 2a 08       \tcvtsi2ss xmm1,QWORD PTR \\[rax\\]\n [ \t]*[a-f0-9]+:\tf2 48 0f 2a 08       \tcvtsi2sd xmm1,QWORD PTR \\[rax\\]\n [ \t]*[a-f0-9]+:\tf2 0f 7c 0d 78 56 34 12 \thaddps xmm1,XMMWORD PTR \\[rip\\+0x12345678\\]        # [0-9a-f]+ <_start\\+0x[0-9a-f]+>"
    },
    {
      "sha": "e52de1be5951c9ef108b80d3ec22302303843394",
      "filename": "gas/testsuite/gas/i386/x86-64-simd-suffix.d",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-simd-suffix.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-simd-suffix.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-simd-suffix.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -25,8 +25,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\tf2 48 0f 2a c8       \tcvtsi2sdq %rax,%xmm1\n [ \t]*[a-f0-9]+:\tf3 0f 2a 08          \tcvtsi2ssl \\(%rax\\),%xmm1\n [ \t]*[a-f0-9]+:\tf2 0f 2a 08          \tcvtsi2sdl \\(%rax\\),%xmm1\n-[ \t]*[a-f0-9]+:\tf3 0f 2a 08          \tcvtsi2ssl \\(%rax\\),%xmm1\n-[ \t]*[a-f0-9]+:\tf2 0f 2a 08          \tcvtsi2sdl \\(%rax\\),%xmm1\n [ \t]*[a-f0-9]+:\tf3 48 0f 2a 08       \tcvtsi2ssq \\(%rax\\),%xmm1\n [ \t]*[a-f0-9]+:\tf2 48 0f 2a 08       \tcvtsi2sdq \\(%rax\\),%xmm1\n [ \t]*[a-f0-9]+:\tf2 0f 7c 0d 78 56 34 12 \thaddps 0x12345678\\(%rip\\),%xmm1        # [0-9a-f]+ <_start\\+0x[0-9a-f]+>"
    },
    {
      "sha": "e93950a7d7357f8077e983faf4d5c81181d10238",
      "filename": "gas/testsuite/gas/i386/x86-64-simd.d",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-simd.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-simd.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-simd.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -24,8 +24,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\tf2 48 0f 2a c8       \tcvtsi2sd %rax,%xmm1\n [ \t]*[a-f0-9]+:\tf3 0f 2a 08          \tcvtsi2ssl \\(%rax\\),%xmm1\n [ \t]*[a-f0-9]+:\tf2 0f 2a 08          \tcvtsi2sdl \\(%rax\\),%xmm1\n-[ \t]*[a-f0-9]+:\tf3 0f 2a 08          \tcvtsi2ssl \\(%rax\\),%xmm1\n-[ \t]*[a-f0-9]+:\tf2 0f 2a 08          \tcvtsi2sdl \\(%rax\\),%xmm1\n [ \t]*[a-f0-9]+:\tf3 48 0f 2a 08       \tcvtsi2ssq \\(%rax\\),%xmm1\n [ \t]*[a-f0-9]+:\tf2 48 0f 2a 08       \tcvtsi2sdq \\(%rax\\),%xmm1\n [ \t]*[a-f0-9]+:\tf2 0f 7c 0d 78 56 34 12 \thaddps 0x12345678\\(%rip\\),%xmm1        # [0-9a-f]+ <_start\\+0x[0-9a-f]+>"
    },
    {
      "sha": "d74cb119ae92403a76b08e62adc13d3fb52b8952",
      "filename": "gas/testsuite/gas/i386/x86-64-simd.s",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-simd.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-simd.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-simd.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -15,8 +15,6 @@ _start:\n \tcvtsi2sd %rax, %xmm1\n \tcvtsi2ssq %rax, %xmm1\n \tcvtsi2sdq %rax, %xmm1\n-\tcvtsi2ss (%rax), %xmm1\n-\tcvtsi2sd (%rax), %xmm1\n \tcvtsi2ssl (%rax), %xmm1\n \tcvtsi2sdl (%rax), %xmm1\n \tcvtsi2ssq (%rax), %xmm1"
    },
    {
      "sha": "c83dae5a4ae59ad282490395893c058a0ff8448e",
      "filename": "gas/testsuite/gas/i386/x86-64-sse-noavx.d",
      "status": "modified",
      "additions": 0,
      "deletions": 1,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-sse-noavx.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-sse-noavx.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-sse-noavx.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -16,7 +16,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 0f 2c dc          \tcvttpd2pi %xmm4,%mm3\n [ \t]*[a-f0-9]+:\t0f 2c dc             \tcvttps2pi %xmm4,%mm3\n [ \t]*[a-f0-9]+:\tdf 08                \tfisttps \\(%rax\\)\n-[ \t]*[a-f0-9]+:\tdf 08                \tfisttps \\(%rax\\)\n [ \t]*[a-f0-9]+:\tdb 08                \tfisttpl \\(%rax\\)\n [ \t]*[a-f0-9]+:\tdd 08                \tfisttpll \\(%rax\\)\n [ \t]*[a-f0-9]+:\t0f ae e8             \tlfence "
    },
    {
      "sha": "3e0c31a2098d33f354b544c27d4b3891ba2afe87",
      "filename": "gas/testsuite/gas/i386/x86-64-sse-noavx.s",
      "status": "modified",
      "additions": 0,
      "deletions": 1,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-sse-noavx.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-sse-noavx.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-sse-noavx.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -10,7 +10,6 @@ _start:\n  cvtps2pi\t%xmm7,%mm6\n  cvttpd2pi\t%xmm4,%mm3\n  cvttps2pi\t%xmm4,%mm3\n- fisttp (%rax)\n  fisttps (%rax)\n  fisttpl (%rax)\n  fisttpll (%rax)"
    },
    {
      "sha": "08d1b250f3622abf008927a8f7c1990935b92c2e",
      "filename": "gas/testsuite/gas/i386/x86-64-sse2avx.s",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-sse2avx.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-sse2avx.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-sse2avx.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -720,9 +720,9 @@ _start:\n \n # Tests for op regl/mem32, xmm[, xmm]\n \tcvtsi2sd %ecx,%xmm4\n-\tcvtsi2sd (%rcx),%xmm4\n+\tcvtsi2sdl (%rcx),%xmm4\n \tcvtsi2ss %ecx,%xmm4\n-\tcvtsi2ss (%rcx),%xmm4\n+\tcvtsi2ssl (%rcx),%xmm4\n \n # Tests for op imm8, xmm/mem32, xmm[, xmm]\n \tcmpss $100,%xmm4,%xmm6"
    },
    {
      "sha": "2b9ecf52bebc3ebfdff60f4963aec58b0f80e9b0",
      "filename": "gas/testsuite/gas/i386/x86-64-sse3.s",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-sse3.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-sse3.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-sse3.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -6,7 +6,7 @@ foo:\n \taddsubpd\t%xmm2,%xmm1\n \taddsubps\t(%rbx),%xmm2\n \taddsubps\t%xmm4,%xmm3\n-\tfisttp\t\t0x909090(%rax)\n+\tfisttps\t\t0x909090(%rax)\n \tfisttpl\t\t0x909090(%rax)\n \tfisttpll\t0x909090(%rax)\n \thaddpd\t\t0x0(%rbp),%xmm4"
    },
    {
      "sha": "358777ec20660a9407af2d558dcbf3e89628d6cb",
      "filename": "gas/testsuite/gas/i386/x86-64-suffix-intel.d",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-suffix-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-suffix-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-suffix-intel.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -18,13 +18,11 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\tcf                   \tiretd  \n [ \t]*[a-f0-9]+:\t48 cf                \tiretq  \n [ \t]*[a-f0-9]+:\t0f 07                \tsysretd \n-[ \t]*[a-f0-9]+:\t0f 07                \tsysretd \n [ \t]*[a-f0-9]+:\t48 0f 07             \tsysretq \n [ \t]*[a-f0-9]+:\t66 cf                \tiretw  \n [ \t]*[a-f0-9]+:\tcf                   \tiretd  \n [ \t]*[a-f0-9]+:\tcf                   \tiretd  \n [ \t]*[a-f0-9]+:\t48 cf                \tiretq  \n [ \t]*[a-f0-9]+:\t0f 07                \tsysretd \n-[ \t]*[a-f0-9]+:\t0f 07                \tsysretd \n [ \t]*[a-f0-9]+:\t48 0f 07             \tsysretq \n #pass"
    },
    {
      "sha": "60dd5517335466afde60e3f3af2163d3825eab5a",
      "filename": "gas/testsuite/gas/i386/x86-64-suffix.d",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-suffix.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-suffix.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-suffix.d?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -17,13 +17,11 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\tcf                   \tiretl  \n [ \t]*[a-f0-9]+:\t48 cf                \tiretq  \n [ \t]*[a-f0-9]+:\t0f 07                \tsysretl \n-[ \t]*[a-f0-9]+:\t0f 07                \tsysretl \n [ \t]*[a-f0-9]+:\t48 0f 07             \tsysretq \n [ \t]*[a-f0-9]+:\t66 cf                \tiretw  \n [ \t]*[a-f0-9]+:\tcf                   \tiretl  \n [ \t]*[a-f0-9]+:\tcf                   \tiretl  \n [ \t]*[a-f0-9]+:\t48 cf                \tiretq  \n [ \t]*[a-f0-9]+:\t0f 07                \tsysretl \n-[ \t]*[a-f0-9]+:\t0f 07                \tsysretl \n [ \t]*[a-f0-9]+:\t48 0f 07             \tsysretq \n #pass"
    },
    {
      "sha": "818edf59e987a73591730800891b88ea701d7f3b",
      "filename": "gas/testsuite/gas/i386/x86-64-suffix.s",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-suffix.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/gas/testsuite/gas/i386/x86-64-suffix.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-suffix.s?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -15,7 +15,6 @@ foo:\n \tiret\n \tiretq\n \tsysretl\n-\tsysret\n \tsysretq\n \n \t.intel_syntax noprefix\n@@ -24,5 +23,4 @@ foo:\n \tiret\n \tiretq\n \tsysretd\n-\tsysret\n \tsysretq"
    },
    {
      "sha": "49977e74009c9d464835acda402afd3ba2294e5a",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -1,3 +1,8 @@\n+2020-01-21  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* i386-opc.tbl (sysret): Drop DefaultSize.\n+\t* i386-tbl.h: Re-generate.\n+\n 2020-01-21  Jan Beulich  <jbeulich@suse.com>\n \n \t* i386-opc.tbl (vcvtneps2bf16x): Add Broadcast, Xmmword, and"
    },
    {
      "sha": "2acb76bfa151d6d2e0905b10af5fe033c9eb09b7",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -2809,7 +2809,7 @@ pswapd, 2, 0xf0f, 0xbb, 2, Cpu3dnowA, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|N\n \n // AMD extensions.\n syscall, 0, 0xf05, None, 2, CpuSYSCALL, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n-sysret, 0, 0xf07, None, 2, CpuSYSCALL, DefaultSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { 0 }\n+sysret, 0, 0xf07, None, 2, CpuSYSCALL, No_bSuf|No_wSuf|No_sSuf|No_ldSuf, { 0 }\n swapgs, 0, 0xf01f8, None, 3, Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n rdtscp, 0, 0xf01f9, None, 3, CpuRdtscp, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n "
    },
    {
      "sha": "c8fa7e95a0063854c3b34c7fb807309080522850",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c006a730e9a35489cc8d081f422a7ea1b62ada56/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c006a730e9a35489cc8d081f422a7ea1b62ada56/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=c006a730e9a35489cc8d081f422a7ea1b62ada56",
      "patch": "@@ -46661,7 +46661,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 1, 0,\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,"
    }
  ]
}