

================================================================
== Vitis HLS Report for 'norm_float'
================================================================
* Date:           Tue Apr 30 20:15:58 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        norm_float
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|      49|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      49|    101|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_16_no_dsp_1_U1  |fdiv_32ns_32ns_32_16_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                             |                               |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  81|         17|    1|         17|
    |ap_done        |   9|          2|    1|          2|
    |out_norm_data  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  99|         21|   34|         83|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  16|   0|   16|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |out_norm_data_preg  |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  49|   0|   49|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+---------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|    Protocol   | Source Object |    C Type    |
+---------------+-----+-----+---------------+---------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_chain|     norm_float|  return value|
|ap_rst         |   in|    1|  ap_ctrl_chain|     norm_float|  return value|
|ap_start       |   in|    1|  ap_ctrl_chain|     norm_float|  return value|
|ap_done        |  out|    1|  ap_ctrl_chain|     norm_float|  return value|
|ap_continue    |   in|    1|  ap_ctrl_chain|     norm_float|  return value|
|ap_idle        |  out|    1|  ap_ctrl_chain|     norm_float|  return value|
|ap_ready       |  out|    1|  ap_ctrl_chain|     norm_float|  return value|
|in_rect_data   |   in|   32|        ap_none|   in_rect_data|        scalar|
|in_mean        |   in|   32|        ap_none|        in_mean|        scalar|
|out_norm_data  |  out|   32|        ap_none|  out_norm_data|       pointer|
+---------------+-----+-----+---------------+---------------+--------------+

