{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696200314233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696200314233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 17:45:14 2023 " "Processing started: Sun Oct  1 17:45:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696200314233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696200314233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sincos2 -c sincos2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sincos2 -c sincos2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696200314233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696200314494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696200314494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/questa/sincos2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/questa/sincos2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos2_vhd_tst-sincos2_arch " "Found design unit 1: sincos2_vhd_tst-sincos2_arch" {  } { { "simulation/questa/sincos2_tb.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320284 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos2_vhd_tst " "Found entity 1: sincos2_vhd_tst" {  } { { "simulation/questa/sincos2_tb.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696200320284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos2/synthesis/sincos2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos2/synthesis/sincos2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos2-rtl " "Found design unit 1: sincos2-rtl" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320285 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos2 " "Found entity 1: sincos2" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696200320285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos2/synthesis/submodules/sincos2_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos2/synthesis/submodules/sincos2_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos2_CORDIC_0-normal " "Found design unit 1: sincos2_CORDIC_0-normal" {  } { { "sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320287 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos2_CORDIC_0 " "Found entity 1: sincos2_CORDIC_0" {  } { { "sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696200320287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos2/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sincos2/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "sincos2/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696200320288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos2/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file sincos2/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "sincos2/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "sincos2/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "sincos2/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320289 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "sincos2/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320289 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "sincos2/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320289 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "sincos2/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696200320289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696200320289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sincos2 " "Elaborating entity \"sincos2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696200320308 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_s sincos2.vhd(74) " "VHDL Process Statement warning at sincos2.vhd(74): signal \"c_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_s sincos2.vhd(84) " "VHDL Process Statement warning at sincos2.vhd(84): signal \"s_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_2 sincos2.vhd(94) " "VHDL Process Statement warning at sincos2.vhd(94): signal \"c_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_2 sincos2.vhd(95) " "VHDL Process Statement warning at sincos2.vhd(95): signal \"s_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_i sincos2.vhd(97) " "VHDL Process Statement warning at sincos2.vhd(97): signal \"c_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_i sincos2.vhd(104) " "VHDL Process Statement warning at sincos2.vhd(104): signal \"s_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_2 sincos2.vhd(112) " "VHDL Process Statement warning at sincos2.vhd(112): signal \"c_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_2 sincos2.vhd(113) " "VHDL Process Statement warning at sincos2.vhd(113): signal \"s_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_f sincos2.vhd(116) " "VHDL Process Statement warning at sincos2.vhd(116): signal \"c_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_f sincos2.vhd(127) " "VHDL Process Statement warning at sincos2.vhd(127): signal \"s_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 "|sincos2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos2_CORDIC_0 sincos2_CORDIC_0:cordic_0 " "Elaborating entity \"sincos2_CORDIC_0\" for hierarchy \"sincos2_CORDIC_0:cordic_0\"" {  } { { "sincos2/synthesis/sincos2.vhd" "cordic_0" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696200320309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos2_CORDIC_0:cordic_0\|dspba_delay:redist8_signA_uid7_sincosTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos2_CORDIC_0:cordic_0\|dspba_delay:redist8_signA_uid7_sincosTest_b_2\"" {  } { { "sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" "redist8_signA_uid7_sincosTest_b_2" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696200320311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos2_CORDIC_0:cordic_0\|dspba_delay:redist2_xMSB_uid96_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos2_CORDIC_0:cordic_0\|dspba_delay:redist2_xMSB_uid96_sincosTest_b_1\"" {  } { { "sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" "redist2_xMSB_uid96_sincosTest_b_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696200320312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos2_CORDIC_0:cordic_0\|dspba_delay:redist0_yPostExc_uid124_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos2_CORDIC_0:cordic_0\|dspba_delay:redist0_yPostExc_uid124_sincosTest_b_1\"" {  } { { "sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" "redist0_yPostExc_uid124_sincosTest_b_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/submodules/sincos2_CORDIC_0.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696200320312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c_frac\[4\] VCC " "Pin \"c_frac\[4\]\" is stuck at VCC" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_frac[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_int\[0\] GND " "Pin \"c_int\[0\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_int[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_int\[4\] VCC " "Pin \"c_int\[4\]\" is stuck at VCC" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_int[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_int\[5\] VCC " "Pin \"c_int\[5\]\" is stuck at VCC" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_int[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[1\] GND " "Pin \"c_sign\[1\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[2\] GND " "Pin \"c_sign\[2\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[3\] GND " "Pin \"c_sign\[3\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[4\] GND " "Pin \"c_sign\[4\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[5\] GND " "Pin \"c_sign\[5\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[6\] GND " "Pin \"c_sign\[6\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|c_sign[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_frac\[4\] VCC " "Pin \"s_frac\[4\]\" is stuck at VCC" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_frac[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_int\[0\] GND " "Pin \"s_int\[0\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_int[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_int\[4\] VCC " "Pin \"s_int\[4\]\" is stuck at VCC" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_int[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_int\[5\] VCC " "Pin \"s_int\[5\]\" is stuck at VCC" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_int[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[1\] GND " "Pin \"s_sign\[1\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[2\] GND " "Pin \"s_sign\[2\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[3\] GND " "Pin \"s_sign\[3\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[4\] GND " "Pin \"s_sign\[4\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[5\] GND " "Pin \"s_sign\[5\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[6\] GND " "Pin \"s_sign\[6\]\" is stuck at GND" {  } { { "sincos2/synthesis/sincos2.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696200320702 "|sincos2|s_sign[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696200320702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696200320753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696200321019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696200321019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696200321048 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696200321048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696200321048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696200321048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696200321059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 17:45:21 2023 " "Processing ended: Sun Oct  1 17:45:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696200321059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696200321059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696200321059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696200321059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696200321983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696200321983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 17:45:21 2023 " "Processing started: Sun Oct  1 17:45:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696200321983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696200321983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sincos2 -c sincos2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sincos2 -c sincos2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696200321983 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696200322038 ""}
{ "Info" "0" "" "Project  = sincos2" {  } {  } 0 0 "Project  = sincos2" 0 0 "Fitter" 0 0 1696200322039 ""}
{ "Info" "0" "" "Revision = sincos2" {  } {  } 0 0 "Revision = sincos2" 0 0 "Fitter" 0 0 1696200322039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696200322119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696200322119 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sincos2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sincos2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696200322124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696200322154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696200322154 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696200322372 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696200322384 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696200322443 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "No exact pin location assignment(s) for 64 pins of 64 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1696200322628 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1696200327991 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 20 global CLKCTRL_G10 " "clk~inputCLKENA0 with 20 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696200328111 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1696200328111 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696200328111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696200328116 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696200328116 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696200328117 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696200328118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696200328118 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696200328118 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC_IP.sdc " "Reading SDC File: 'SDC_IP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696200328512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1696200328513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696200328515 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696200328515 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696200328515 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696200328515 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000          clk " "   2.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696200328515 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696200328515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696200328533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696200328533 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696200328533 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696200328558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696200332108 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1696200332260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696200363707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696200392409 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696200394948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696200394948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696200395749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696200398536 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696200398536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696200399632 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696200399632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696200399635 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696200400870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696200400898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696200401201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696200401201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696200401510 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696200403481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/output_files/sincos2.fit.smsg " "Generated suppressed messages file C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/output_files/sincos2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696200403754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7108 " "Peak virtual memory: 7108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696200404141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 17:46:44 2023 " "Processing ended: Sun Oct  1 17:46:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696200404141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696200404141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696200404141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696200404141 ""}
