

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-950314f1bac5b2685aa0ec2650328d5e83f8b1af_modified_158.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
21fd720d1c674c998ca69dd12c2a9e16  /home/aman/gpu-rodinia/cuda/hotspot/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
Running md5sum using "md5sum /home/aman/gpu-rodinia/cuda/hotspot/a.out "
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x563ca1acc250, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_S_iiiiffffffE12temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_S_iiiiffffffE13power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_S_iiiiffffffE6temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=32, lmem=0, smem=3072, cmem=412
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8d2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd169a8d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd169a8d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd169a8d10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8d28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8d0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8df0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8df8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8d08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8d04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8cf8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd169a8cf4..

GPGPU-Sim PTX: cudaLaunch for 0x0x563ca1acc250 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (a.1.sm_52.ptx:92) @!%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (a.1.sm_52.ptx:107) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (a.1.sm_52.ptx:93) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (a.1.sm_52.ptx:96) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x248 (a.1.sm_52.ptx:125) @%p12 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (a.1.sm_52.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (a.1.sm_52.ptx:178) @!%p21 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (a.1.sm_52.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (a.1.sm_52.ptx:179) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (a.1.sm_52.ptx:182) setp.gt.s32%p22, %r3, %r20;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x410 (a.1.sm_52.ptx:187) @%p26 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (a.1.sm_52.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4f8 (a.1.sm_52.ptx:219) @%p27 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (a.1.sm_52.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x508 (a.1.sm_52.ptx:222) @%p28 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (a.1.sm_52.ptx:228) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x538 (a.1.sm_52.ptx:231) @%p29 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (a.1.sm_52.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x550 (a.1.sm_52.ptx:236) @%p30 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (a.1.sm_52.ptx:245) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 41823
gpu_sim_insn = 89989280
gpu_ipc =    2151.6697
gpu_tot_sim_cycle = 41823
gpu_tot_sim_insn = 89989280
gpu_tot_ipc =    2151.6697
gpu_tot_issued_cta = 1849
gpu_occupancy = 94.6297% 
gpu_tot_occupancy = 94.6297% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1704
partiton_level_parallism_total  =       5.1704
partiton_level_parallism_util =       6.7959
partiton_level_parallism_util_total  =       6.7959
L2_BW  =     234.4448 GB/Sec
L2_BW_total  =     234.4448 GB/Sec
gpu_total_sim_rate=714200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1849, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1728, 2080, 2089, 2073, 2079, 2074, 2070, 1774, 1736, 2077, 2081, 2083, 2079, 2072, 2080, 1772, 1770, 2075, 2076, 2081, 2069, 2069, 2068, 1768, 1576, 1839, 1844, 1845, 1836, 1831, 1836, 1563, 1572, 1838, 1837, 1834, 1837, 1839, 1837, 1571, 1582, 1861, 1860, 1866, 1859, 1855, 1856, 1581, 1582, 1852, 1851, 1852, 1859, 1848, 1847, 1577, 1583, 1848, 1857, 1862, 1858, 1848, 1849, 1579, 
gpgpu_n_tot_thrd_icount = 100646144
gpgpu_n_tot_w_icount = 3145192
gpgpu_n_stall_shd_mem = 175992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 172720
gpgpu_n_mem_write_global = 43520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 175992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:682462	W0_Idle:19074	W0_Scoreboard:319408	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2352	W10:0	W11:0	W12:0	W13:2352	W14:96432	W15:0	W16:7936	W17:0	W18:7168	W19:0	W20:3400	W21:0	W22:0	W23:0	W24:436856	W25:0	W26:7168	W27:0	W28:400832	W29:0	W30:0	W31:0	W32:2180696
single_issue_nums: WS0:694657	WS1:741333	WS2:741429	WS3:695181	
dual_issue_nums: WS0:31824	WS1:36479	WS2:36431	WS3:31562	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1381760 {8:172720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1740800 {40:43520,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6908800 {40:172720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 348160 {8:43520,}
maxmflatency = 896 
max_icnt2mem_latency = 733 
maxmrqlatency = 62 
max_icnt2sh_latency = 113 
averagemflatency = 199 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 11 
mrq_lat_table:10328 	189 	203 	329 	748 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185093 	18990 	12157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	61737 	84114 	23772 	13743 	9178 	6943 	8944 	7809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96262 	88838 	21748 	7902 	1490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        28        19        29        20        44        20        28        24        28        16        60        16        48        16        44 
dram[1]:        36        40        20        16        24        16        32        12        28        24        32        40        12        20         8        13 
dram[2]:        16        20        32        16        52        44        28        24        16        16        16        28        29        52        36        24 
dram[3]:        24        16        20        16        20        32        40        24        16        56        12        27        24        20        24        12 
dram[4]:        28        16        13        16        40        20        12        20        12        20        12        20        44        16        12        36 
dram[5]:        12        20         8        24        20        36        40        28        16        12        20        16        20        28        44        20 
dram[6]:        36        28        16        20        28        16        24        20        32        24        20        12        36        22        20        48 
dram[7]:        24        20        36        16        32        24        36        16        28        24        24        16        12        20        28        12 
dram[8]:         8        12         8         8        32        52        29        17        12        16         8         8        28        20        56        39 
dram[9]:        28        28        20        20        28        12        28        20        36        12        16        24        20        24        28         6 
dram[10]:        28        28        16        24        28        33        32        25        28        40        28        32        18        36        20        32 
dram[11]:        16        16        32        12        16        24        40        20        28        40        17        16        28        28        32        28 
maximum service time to same row:
dram[0]:     27541     14954     20587     20115     18967     20637     24600     23340     20446     20272     23370     23369     24608     27991     25032     25087 
dram[1]:     19005     18780     20457     20197     22553     22288     31912     32110     21643     24627     23435     26883     24610     24863     24863     29614 
dram[2]:     15544     19547     16524     19935     20964     22038     23507     23407     25168     20923     23401     22623     27511     27886     26049     28711 
dram[3]:     17426     16038     20506     20434     22898     21121     23348     23395     22284     22283     23527     24201     24377     24699     24897     25138 
dram[4]:     19500     19345     20906     20412     30472     22635     20739     20658     21184     26469     27035     27176     27731     28061     27205     27020 
dram[5]:     18770     18847     31729     28955     21329     21123     31422     20094     33284     24515     26920     27027     23747     24284     25788     26776 
dram[6]:     19144     19275     20153     20228     17370     21150     23307     32014     24260     24618     23231     23560     24171     24880     25124     25224 
dram[7]:     19539     19700     19926     20006     21864     21971     23390     20086     21300     20764     25216     26530     24409     24194     25813     25946 
dram[8]:     19770     19647     20200     20433     21266     20911     24114     24328     21172     26169     26641     26806     24907     25191     25033     25508 
dram[9]:     27350     19912     20576     19411     17069     22610     19139     23386     24893     20644     26975     26872     24192     24199     29492     24863 
dram[10]:     15024     15025     19912     20077     17296     18950     23376     22989     23994     20514     21426     25698     24313     11679     24513     26865 
dram[11]:     27192     27463     20048     20815     21180     21694     23497     23493     33205     21728     25813     26125     24418     27752     25654     26968 
average row accesses per activate:
dram[0]: 12.666667 14.600000  6.888889 13.666667 11.600000 25.750000 14.666667 10.800000 20.000000 17.799999 14.500000 15.285714  5.818182 15.833333 12.000000 13.571428 
dram[1]: 22.250000 16.250000 10.833333 11.250000 16.333334 22.666666 13.666667 14.000000 18.000000 26.666666 22.250000 15.666667  6.285714  6.000000  6.375000 11.200000 
dram[2]: 10.000000 15.750000  7.363636 15.250000 22.000000 17.000000 20.000000 16.250000 22.666666 16.000000 11.800000  9.400000  7.300000 14.500000 11.400000 11.666667 
dram[3]: 16.500000 10.400000  9.200000 11.800000 11.250000 22.666666 14.666667 25.333334 15.000000 25.333334 12.000000 10.285714  9.714286 10.000000  5.625000 12.666667 
dram[4]: 13.250000 11.000000  5.400000  8.250000 17.666666 16.000000 11.000000  8.500000 16.000000 12.250000  7.833333 12.250000 19.500000  7.000000  5.555555  6.818182 
dram[5]: 18.000000 10.000000  8.333333 12.666667 24.000000 17.250000 25.666666 14.000000 18.000000  9.333333 11.250000 10.666667  8.857142 10.285714 17.500000  9.125000 
dram[6]: 18.400000 12.285714  7.833333 10.250000 10.000000  8.666667 25.333334 26.000000 13.000000 18.600000 12.200000  5.200000 10.625000 10.571428 13.000000 13.142858 
dram[7]: 16.250000 10.750000 19.250000  9.250000 19.250000 15.250000 15.250000 18.000000 25.000000 20.000000 15.000000 15.000000  8.400000  8.400000  8.000000  9.166667 
dram[8]:  8.000000  7.333333  4.333333  5.750000 13.166667 26.250000 11.500000  9.000000 10.666667 10.666667  7.333333  7.500000  6.875000  9.285714  9.500000  8.200000 
dram[9]: 19.000000  9.333333 10.250000  9.500000 10.200000  5.166667 19.600000 21.333334 13.000000  8.875000 11.250000 18.666666  5.555555  9.142858 28.666666  5.142857 
dram[10]: 15.000000 11.400000  9.833333 10.666667 13.000000 15.500000 15.666667 18.666666 13.000000 29.000000 22.500000 16.500000  8.000000  8.571428 10.153846 12.222222 
dram[11]: 10.500000  8.500000 14.250000  8.500000 10.500000 18.666666 21.750000 17.333334 16.000000 18.666666  6.125000 18.500000 11.800000 25.666666  8.454545 13.400000 
average row locality = 11859/964 = 12.301867
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        72        56        80        56       100        44        52        80        88        56       104        56        88        48        88 
dram[1]:        84        60        60        44        48        68        40        28        72        80        88        92        36        28        44        52 
dram[2]:        48        56        76        60        84        64        60        64        68        64        52        44        68        80        52        60 
dram[3]:        64        48        44        56        44        68        84        76        60        76        56        68        64        76        36        68 
dram[4]:        52        40        24        32        52        48        44        48        64        48        44        44        72        24        44        68 
dram[5]:        36        28        24        36        72        68        76        56        36        28        40        32        52        64        68        68 
dram[6]:        84        80        44        40        56        48        76        52        88        92        56        24        80        64        48        84 
dram[7]:        64        36        76        36        76        60        60        72       100        80        56        56        36        36        64        52 
dram[8]:        24        20        24        20        76       104        64        52        32        32        20        40        52        60        88        72 
dram[9]:        56        52        40        36        48        28        96        64        76        68        40        56        44        60        84        28 
dram[10]:        72        52        56        60        64        92        92       108        64       116        88        96        48        56       116       100 
dram[11]:        16        16        56        32        40        56        84        52        32        56        44        32        56        76        84        64 
total dram reads = 11256
bank skew: 116/16 = 7.25
chip skew: 1280/748 = 1.71
number of total write accesses:
dram[0]:         8         4        24         8         8        12         0         8         0         4         8        12        32        28        48        28 
dram[1]:        20        20        20         4         4         0         4         0         0         0         4         8        32         8        28        16 
dram[2]:         8        28        20         4        16        16         0         4         0         0        28        12        20        28        20        40 
dram[3]:         8        16         8        12         4         0        16         0         0         0        16        16        16        16        36        32 
dram[4]:         4        16        12         4         4         0         0        12         0         4        12        20        24        16        24        28 
dram[5]:         0         8         4         8         0         4         4         0         0         0        20         0        40        32         8        20 
dram[6]:        32        24        12         4        16        16         0         0        12         4        20         8        20        40        16        32 
dram[7]:         4        28         4         4         4         4         4         0         0         0        16        16        24        24        32        12 
dram[8]:         0         8         8        12        12         4        20         8         0         0         8        20        12        20        28        40 
dram[9]:         4        16         4         8        12        12         8         0         8        12        20         0        24        16         8        32 
dram[10]:        12        20        12        16         4         4         8        16         4         0         8        12        32        16        64        40 
dram[11]:        20         4         4         8         8         0        12         0         0         0        20        20        12         4        36        12 
total dram writes = 2412
min_bank_accesses = 0!
chip skew: 268/148 = 1.81
average mf latency per bank:
dram[0]:       3890      2570      2954      2072      3876      2033      4766      3574      3540      3541      3440      1757      2435      1785      1769      1838
dram[1]:       2026      2416      2659      4722      4085      4099      6634     10152      4480      3948      2003      2197      3036      5786      2440      2003
dram[2]:       3323      2244      2340      3588      2273      3158      5200      4560      4937      4476      2868      3835      2180      1831      2647      2080
dram[3]:       2326      2565      4183      3475      5335      3422      2741      3439      4028      3979      2906      2344      2492      2321      2466      1978
dram[4]:       3081      3656      5685      6839      3970      4964      6939      4974      4085      5488      3647      2865      2028      4504      2481      1944
dram[5]:       4494      5953      6626      4671      2866      3244      4015      5180      6133      9889      3432      5758      2046      2167      2527      2093
dram[6]:       1588      1959      4086      4801      2802      2301      3537      5792      3459      3099      2524      6285      2167      1755      3046      1483
dram[7]:       2616      2781      2419      5333      3008      4098      3996      4379      3858      3793      3042      3362      2828      2852      2196      3215
dram[8]:       8951      5770      5374      6044      2988      2328      3459      4263     10031      9085      5637      3407      2873      2656      1666      1563
dram[9]:       3206      2794      4898      5538      4633      5527      2132      5029      2662      3446      3690      3656      2718      2733      1997      2873
dram[10]:       2558      2578      3697      2740      3248      2641      3041      2443      4158      2325      2636      2342      2207      2712      1302      1509
dram[11]:       3959      7327      3279      4782      4124      4117      2587      4488      8116      5702      3107      3823      2540      2239      1707      2731
maximum mf latency per bank:
dram[0]:        426       479       600       644       798       812       831       812       854       843       745       827       563       536       580       554
dram[1]:        510       445       642       711       880       865       875       872       847       857       810       808       488       487       463       489
dram[2]:        437       467       669       687       760       741       830       829       853       847       813       822       544       494       512       449
dram[3]:        542       448       640       678       766       815       829       832       844       848       816       731       498       501       566       515
dram[4]:        470       464       619       693       831       766       834       846       835       839       826       708       542       498       540       511
dram[5]:        428       405       559       608       731       712       850       829       849       824       765       804       540       513       469       437
dram[6]:        383       390       662       615       748       654       839       829       837       854       867       788       519       478       495       550
dram[7]:        407       447       618       574       774       861       868       856       896       878       807       803       499       521       552       544
dram[8]:        458       444       605       659       837       737       852       828       830       845       761       816       554       499       495       445
dram[9]:        540       408       640       689       768       809       829       807       839       834       780       804       538       495       454       494
dram[10]:        420       472       606       623       818       810       836       821       842       840       797       827       508       501       489       547
dram[11]:        447       418       582       623       766       782       825       817       850       842       775       765       514       499       524       516
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72260 n_act=104 n_pre=88 n_ref_event=0 n_req=1162 n_rd=1104 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.03621
n_activity=13241 dram_eff=0.2018
bk0: 36a 73584i bk1: 72a 73510i bk2: 56a 73318i bk3: 80a 73370i bk4: 56a 73521i bk5: 100a 73412i bk6: 44a 73569i bk7: 52a 73521i bk8: 80a 73517i bk9: 88a 73403i bk10: 56a 73568i bk11: 104a 73330i bk12: 56a 73136i bk13: 88a 73324i bk14: 48a 73302i bk15: 88a 73244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923408
Row_Buffer_Locality_read = 0.945652
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.186854
Bank_Level_Parallism_Col = 1.147966
Bank_Level_Parallism_Ready = 1.026926
write_to_read_ratio_blp_rw_average = 0.247413
GrpLevelPara = 1.099786 

BW Util details:
bwutil = 0.036212 
total_CMD = 73787 
util_bw = 2672 
Wasted_Col = 2852 
Wasted_Row = 1106 
Idle = 67157 

BW Util Bottlenecks: 
RCDc_limit = 1121 
RCDWRc_limit = 242 
WTRc_limit = 439 
RTWc_limit = 360 
CCDLc_limit = 1199 
rwq = 0 
CCDLc_limit_alone = 1126 
WTRc_limit_alone = 386 
RTWc_limit_alone = 340 

Commands details: 
total_CMD = 73787 
n_nop = 72260 
Read = 1104 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 1162 
total_req = 1336 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 1336 
Row_Bus_Util =  0.002602 
CoL_Bus_Util = 0.018106 
Either_Row_CoL_Bus_Util = 0.020695 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000655 
queue_avg = 0.058913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0589128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72547 n_act=82 n_pre=66 n_ref_event=0 n_req=966 n_rd=924 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=0.0296
n_activity=10993 dram_eff=0.1987
bk0: 84a 73446i bk1: 60a 73460i bk2: 60a 73396i bk3: 44a 73547i bk4: 48a 73632i bk5: 68a 73604i bk6: 40a 73583i bk7: 28a 73707i bk8: 72a 73559i bk9: 80a 73567i bk10: 88a 73545i bk11: 92a 73391i bk12: 36a 73271i bk13: 28a 73591i bk14: 44a 73271i bk15: 52a 73431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926501
Row_Buffer_Locality_read = 0.945887
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.137263
Bank_Level_Parallism_Col = 1.112676
Bank_Level_Parallism_Ready = 1.010979
write_to_read_ratio_blp_rw_average = 0.271548
GrpLevelPara = 1.102844 

BW Util details:
bwutil = 0.029599 
total_CMD = 73787 
util_bw = 2184 
Wasted_Col = 2302 
Wasted_Row = 939 
Idle = 68362 

BW Util Bottlenecks: 
RCDc_limit = 935 
RCDWRc_limit = 162 
WTRc_limit = 200 
RTWc_limit = 404 
CCDLc_limit = 900 
rwq = 0 
CCDLc_limit_alone = 877 
WTRc_limit_alone = 192 
RTWc_limit_alone = 389 

Commands details: 
total_CMD = 73787 
n_nop = 72547 
Read = 924 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 82 
n_pre = 66 
n_ref = 0 
n_req = 966 
total_req = 1092 

Dual Bus Interface Util: 
issued_total_row = 148 
issued_total_col = 1092 
Row_Bus_Util =  0.002006 
CoL_Bus_Util = 0.014799 
Either_Row_CoL_Bus_Util = 0.016805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0409693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72375 n_act=93 n_pre=77 n_ref_event=0 n_req=1061 n_rd=1000 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.03372
n_activity=12315 dram_eff=0.202
bk0: 48a 73521i bk1: 56a 73468i bk2: 76a 73201i bk3: 60a 73556i bk4: 84a 73470i bk5: 64a 73449i bk6: 60a 73589i bk7: 64a 73583i bk8: 68a 73509i bk9: 64a 73571i bk10: 52a 73311i bk11: 44a 73490i bk12: 68a 73294i bk13: 80a 73309i bk14: 52a 73423i bk15: 60a 73368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921772
Row_Buffer_Locality_read = 0.944000
Row_Buffer_Locality_write = 0.557377
Bank_Level_Parallism = 1.187742
Bank_Level_Parallism_Col = 1.172929
Bank_Level_Parallism_Ready = 1.030522
write_to_read_ratio_blp_rw_average = 0.281427
GrpLevelPara = 1.127655 

BW Util details:
bwutil = 0.033719 
total_CMD = 73787 
util_bw = 2488 
Wasted_Col = 2588 
Wasted_Row = 1022 
Idle = 67689 

BW Util Bottlenecks: 
RCDc_limit = 981 
RCDWRc_limit = 215 
WTRc_limit = 468 
RTWc_limit = 400 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1023 
WTRc_limit_alone = 425 
RTWc_limit_alone = 388 

Commands details: 
total_CMD = 73787 
n_nop = 72375 
Read = 1000 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 1061 
total_req = 1244 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 1244 
Row_Bus_Util =  0.002304 
CoL_Bus_Util = 0.016859 
Either_Row_CoL_Bus_Util = 0.019136 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001416 
queue_avg = 0.037920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.03792
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72427 n_act=96 n_pre=80 n_ref_event=0 n_req=1037 n_rd=988 n_rd_L2_A=0 n_write=0 n_wr_bk=196 bw_util=0.03209
n_activity=12138 dram_eff=0.1951
bk0: 64a 73532i bk1: 48a 73483i bk2: 44a 73549i bk3: 56a 73467i bk4: 44a 73526i bk5: 68a 73616i bk6: 84a 73409i bk7: 76a 73553i bk8: 60a 73572i bk9: 76a 73588i bk10: 56a 73436i bk11: 68a 73392i bk12: 64a 73351i bk13: 76a 73329i bk14: 36a 73373i bk15: 68a 73258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919961
Row_Buffer_Locality_read = 0.941296
Row_Buffer_Locality_write = 0.489796
Bank_Level_Parallism = 1.167115
Bank_Level_Parallism_Col = 1.122434
Bank_Level_Parallism_Ready = 1.016007
write_to_read_ratio_blp_rw_average = 0.261710
GrpLevelPara = 1.096285 

BW Util details:
bwutil = 0.032092 
total_CMD = 73787 
util_bw = 2368 
Wasted_Col = 2531 
Wasted_Row = 994 
Idle = 67894 

BW Util Bottlenecks: 
RCDc_limit = 1083 
RCDWRc_limit = 201 
WTRc_limit = 284 
RTWc_limit = 402 
CCDLc_limit = 970 
rwq = 0 
CCDLc_limit_alone = 917 
WTRc_limit_alone = 262 
RTWc_limit_alone = 371 

Commands details: 
total_CMD = 73787 
n_nop = 72427 
Read = 988 
Write = 0 
L2_Alloc = 0 
L2_WB = 196 
n_act = 96 
n_pre = 80 
n_ref = 0 
n_req = 1037 
total_req = 1184 

Dual Bus Interface Util: 
issued_total_row = 176 
issued_total_col = 1184 
Row_Bus_Util =  0.002385 
CoL_Bus_Util = 0.016046 
Either_Row_CoL_Bus_Util = 0.018431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0478269
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72697 n_act=89 n_pre=73 n_ref_event=0 n_req=793 n_rd=748 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.02515
n_activity=10132 dram_eff=0.1832
bk0: 52a 73592i bk1: 40a 73594i bk2: 24a 73586i bk3: 32a 73626i bk4: 52a 73581i bk5: 48a 73634i bk6: 44a 73596i bk7: 48a 73482i bk8: 64a 73566i bk9: 48a 73571i bk10: 44a 73479i bk11: 44a 73504i bk12: 72a 73464i bk13: 24a 73498i bk14: 44a 73327i bk15: 68a 73223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900378
Row_Buffer_Locality_read = 0.930481
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.086071
Bank_Level_Parallism_Col = 1.073653
Bank_Level_Parallism_Ready = 1.011853
write_to_read_ratio_blp_rw_average = 0.283084
GrpLevelPara = 1.063772 

BW Util details:
bwutil = 0.025153 
total_CMD = 73787 
util_bw = 1856 
Wasted_Col = 2118 
Wasted_Row = 1111 
Idle = 68702 

BW Util Bottlenecks: 
RCDc_limit = 943 
RCDWRc_limit = 233 
WTRc_limit = 116 
RTWc_limit = 245 
CCDLc_limit = 797 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 114 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 73787 
n_nop = 72697 
Read = 748 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 793 
total_req = 928 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 928 
Row_Bus_Util =  0.002196 
CoL_Bus_Util = 0.012577 
Either_Row_CoL_Bus_Util = 0.014772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0327293
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72727 n_act=72 n_pre=56 n_ref_event=0 n_req=821 n_rd=784 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.02526
n_activity=9563 dram_eff=0.1949
bk0: 36a 73659i bk1: 28a 73654i bk2: 24a 73652i bk3: 36a 73657i bk4: 72a 73599i bk5: 68a 73553i bk6: 76a 73568i bk7: 56a 73572i bk8: 36a 73621i bk9: 28a 73666i bk10: 40a 73550i bk11: 32a 73645i bk12: 52a 73324i bk13: 64a 73324i bk14: 68a 73525i bk15: 68a 73287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923264
Row_Buffer_Locality_read = 0.940051
Row_Buffer_Locality_write = 0.567568
Bank_Level_Parallism = 1.122746
Bank_Level_Parallism_Col = 1.090280
Bank_Level_Parallism_Ready = 1.016060
write_to_read_ratio_blp_rw_average = 0.257523
GrpLevelPara = 1.071721 

BW Util details:
bwutil = 0.025262 
total_CMD = 73787 
util_bw = 1864 
Wasted_Col = 1954 
Wasted_Row = 726 
Idle = 69243 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 141 
WTRc_limit = 185 
RTWc_limit = 261 
CCDLc_limit = 789 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 179 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 73787 
n_nop = 72727 
Read = 784 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 821 
total_req = 932 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 932 
Row_Bus_Util =  0.001735 
CoL_Bus_Util = 0.012631 
Either_Row_CoL_Bus_Util = 0.014366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0274845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72338 n_act=97 n_pre=81 n_ref_event=0 n_req=1080 n_rd=1016 n_rd_L2_A=0 n_write=0 n_wr_bk=256 bw_util=0.03448
n_activity=12550 dram_eff=0.2027
bk0: 84a 73389i bk1: 80a 73390i bk2: 44a 73498i bk3: 40a 73606i bk4: 56a 73481i bk5: 48a 73421i bk6: 76a 73535i bk7: 52a 73618i bk8: 88a 73271i bk9: 92a 73459i bk10: 56a 73481i bk11: 24a 73559i bk12: 80a 73282i bk13: 64a 73208i bk14: 48a 73477i bk15: 84a 73221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919444
Row_Buffer_Locality_read = 0.943898
Row_Buffer_Locality_write = 0.531250
Bank_Level_Parallism = 1.184711
Bank_Level_Parallism_Col = 1.156208
Bank_Level_Parallism_Ready = 1.016471
write_to_read_ratio_blp_rw_average = 0.284738
GrpLevelPara = 1.123711 

BW Util details:
bwutil = 0.034478 
total_CMD = 73787 
util_bw = 2544 
Wasted_Col = 2722 
Wasted_Row = 1047 
Idle = 67474 

BW Util Bottlenecks: 
RCDc_limit = 1000 
RCDWRc_limit = 240 
WTRc_limit = 407 
RTWc_limit = 474 
CCDLc_limit = 1137 
rwq = 0 
CCDLc_limit_alone = 1045 
WTRc_limit_alone = 359 
RTWc_limit_alone = 430 

Commands details: 
total_CMD = 73787 
n_nop = 72338 
Read = 1016 
Write = 0 
L2_Alloc = 0 
L2_WB = 256 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 1080 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 1272 
Row_Bus_Util =  0.002412 
CoL_Bus_Util = 0.017239 
Either_Row_CoL_Bus_Util = 0.019638 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000690 
queue_avg = 0.049426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.049426
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72498 n_act=85 n_pre=69 n_ref_event=0 n_req=1004 n_rd=960 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.03079
n_activity=11925 dram_eff=0.1905
bk0: 64a 73503i bk1: 36a 73523i bk2: 76a 73584i bk3: 36a 73594i bk4: 76a 73592i bk5: 60a 73585i bk6: 60a 73579i bk7: 72a 73538i bk8: 100a 73480i bk9: 80a 73537i bk10: 56a 73542i bk11: 56a 73474i bk12: 36a 73462i bk13: 36a 73482i bk14: 64a 73270i bk15: 52a 73409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927291
Row_Buffer_Locality_read = 0.944792
Row_Buffer_Locality_write = 0.545455
Bank_Level_Parallism = 1.090779
Bank_Level_Parallism_Col = 1.072044
Bank_Level_Parallism_Ready = 1.014965
write_to_read_ratio_blp_rw_average = 0.234795
GrpLevelPara = 1.052989 

BW Util details:
bwutil = 0.030791 
total_CMD = 73787 
util_bw = 2272 
Wasted_Col = 2337 
Wasted_Row = 973 
Idle = 68205 

BW Util Bottlenecks: 
RCDc_limit = 1005 
RCDWRc_limit = 168 
WTRc_limit = 216 
RTWc_limit = 232 
CCDLc_limit = 982 
rwq = 0 
CCDLc_limit_alone = 929 
WTRc_limit_alone = 203 
RTWc_limit_alone = 192 

Commands details: 
total_CMD = 73787 
n_nop = 72498 
Read = 960 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 1004 
total_req = 1136 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 1136 
Row_Bus_Util =  0.002087 
CoL_Bus_Util = 0.015396 
Either_Row_CoL_Bus_Util = 0.017469 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000776 
queue_avg = 0.042121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0421212
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72633 n_act=95 n_pre=79 n_ref_event=0 n_req=830 n_rd=780 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.02656
n_activity=10225 dram_eff=0.1917
bk0: 24a 73657i bk1: 20a 73657i bk2: 24a 73537i bk3: 20a 73539i bk4: 76a 73441i bk5: 104a 73498i bk6: 64a 73445i bk7: 52a 73394i bk8: 32a 73623i bk9: 32a 73651i bk10: 20a 73642i bk11: 40a 73474i bk12: 52a 73381i bk13: 60a 73299i bk14: 88a 73322i bk15: 72a 73051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893976
Row_Buffer_Locality_read = 0.926923
Row_Buffer_Locality_write = 0.380000
Bank_Level_Parallism = 1.178343
Bank_Level_Parallism_Col = 1.131751
Bank_Level_Parallism_Ready = 1.016327
write_to_read_ratio_blp_rw_average = 0.285052
GrpLevelPara = 1.103655 

BW Util details:
bwutil = 0.026563 
total_CMD = 73787 
util_bw = 1960 
Wasted_Col = 2326 
Wasted_Row = 1057 
Idle = 68444 

BW Util Bottlenecks: 
RCDc_limit = 980 
RCDWRc_limit = 249 
WTRc_limit = 308 
RTWc_limit = 331 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 765 
WTRc_limit_alone = 288 
RTWc_limit_alone = 325 

Commands details: 
total_CMD = 73787 
n_nop = 72633 
Read = 780 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 830 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 980 
Row_Bus_Util =  0.002358 
CoL_Bus_Util = 0.013281 
Either_Row_CoL_Bus_Util = 0.015640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0411455
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72554 n_act=95 n_pre=79 n_ref_event=0 n_req=922 n_rd=876 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=0.02873
n_activity=11399 dram_eff=0.186
bk0: 56a 73593i bk1: 52a 73406i bk2: 40a 73551i bk3: 36a 73583i bk4: 48a 73527i bk5: 28a 73544i bk6: 96a 73431i bk7: 64a 73586i bk8: 76a 73436i bk9: 68a 73385i bk10: 40a 73482i bk11: 56a 73549i bk12: 44a 73347i bk13: 60a 73440i bk14: 84a 73508i bk15: 28a 73353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909978
Row_Buffer_Locality_read = 0.933790
Row_Buffer_Locality_write = 0.456522
Bank_Level_Parallism = 1.100639
Bank_Level_Parallism_Col = 1.083694
Bank_Level_Parallism_Ready = 1.016965
write_to_read_ratio_blp_rw_average = 0.252183
GrpLevelPara = 1.076571 

BW Util details:
bwutil = 0.028731 
total_CMD = 73787 
util_bw = 2120 
Wasted_Col = 2502 
Wasted_Row = 1132 
Idle = 68033 

BW Util Bottlenecks: 
RCDc_limit = 1068 
RCDWRc_limit = 207 
WTRc_limit = 254 
RTWc_limit = 268 
CCDLc_limit = 952 
rwq = 0 
CCDLc_limit_alone = 927 
WTRc_limit_alone = 249 
RTWc_limit_alone = 248 

Commands details: 
total_CMD = 73787 
n_nop = 72554 
Read = 876 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 922 
total_req = 1060 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 1060 
Row_Bus_Util =  0.002358 
CoL_Bus_Util = 0.014366 
Either_Row_CoL_Bus_Util = 0.016710 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000811 
queue_avg = 0.042284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0422839
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72035 n_act=110 n_pre=94 n_ref_event=0 n_req=1347 n_rd=1280 n_rd_L2_A=0 n_write=0 n_wr_bk=268 bw_util=0.04196
n_activity=14704 dram_eff=0.2106
bk0: 72a 73397i bk1: 52a 73488i bk2: 56a 73462i bk3: 60a 73395i bk4: 64a 73481i bk5: 92a 73446i bk6: 92a 73453i bk7: 108a 73380i bk8: 64a 73499i bk9: 116a 73492i bk10: 88a 73488i bk11: 96a 73372i bk12: 48a 73344i bk13: 56a 73434i bk14: 116a 72850i bk15: 100a 72993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925761
Row_Buffer_Locality_read = 0.946094
Row_Buffer_Locality_write = 0.537313
Bank_Level_Parallism = 1.161114
Bank_Level_Parallism_Col = 1.138355
Bank_Level_Parallism_Ready = 1.031592
write_to_read_ratio_blp_rw_average = 0.280875
GrpLevelPara = 1.099758 

BW Util details:
bwutil = 0.041959 
total_CMD = 73787 
util_bw = 3096 
Wasted_Col = 3212 
Wasted_Row = 1237 
Idle = 66242 

BW Util Bottlenecks: 
RCDc_limit = 1188 
RCDWRc_limit = 243 
WTRc_limit = 303 
RTWc_limit = 606 
CCDLc_limit = 1352 
rwq = 0 
CCDLc_limit_alone = 1260 
WTRc_limit_alone = 277 
RTWc_limit_alone = 540 

Commands details: 
total_CMD = 73787 
n_nop = 72035 
Read = 1280 
Write = 0 
L2_Alloc = 0 
L2_WB = 268 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 1347 
total_req = 1548 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 1548 
Row_Bus_Util =  0.002765 
CoL_Bus_Util = 0.020979 
Either_Row_CoL_Bus_Util = 0.023744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0731023
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=73787 n_nop=72695 n_act=76 n_pre=60 n_ref_event=0 n_req=836 n_rd=796 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.02591
n_activity=10059 dram_eff=0.1901
bk0: 16a 73636i bk1: 16a 73707i bk2: 56a 73576i bk3: 32a 73558i bk4: 40a 73544i bk5: 56a 73618i bk6: 84a 73540i bk7: 52a 73630i bk8: 32a 73692i bk9: 56a 73643i bk10: 44a 73397i bk11: 32a 73540i bk12: 56a 73461i bk13: 76a 73574i bk14: 84a 73133i bk15: 64a 73491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922249
Row_Buffer_Locality_read = 0.945980
Row_Buffer_Locality_write = 0.450000
Bank_Level_Parallism = 1.105693
Bank_Level_Parallism_Col = 1.072152
Bank_Level_Parallism_Ready = 1.007315
write_to_read_ratio_blp_rw_average = 0.267373
GrpLevelPara = 1.062941 

BW Util details:
bwutil = 0.025912 
total_CMD = 73787 
util_bw = 1912 
Wasted_Col = 2021 
Wasted_Row = 817 
Idle = 69037 

BW Util Bottlenecks: 
RCDc_limit = 808 
RCDWRc_limit = 185 
WTRc_limit = 200 
RTWc_limit = 257 
CCDLc_limit = 799 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 188 
RTWc_limit_alone = 249 

Commands details: 
total_CMD = 73787 
n_nop = 72695 
Read = 796 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 836 
total_req = 956 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 956 
Row_Bus_Util =  0.001843 
CoL_Bus_Util = 0.012956 
Either_Row_CoL_Bus_Util = 0.014799 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0301273

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9074, Miss = 2540, Miss_rate = 0.280, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[1]: Access = 8788, Miss = 2304, Miss_rate = 0.262, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[2]: Access = 9127, Miss = 2391, Miss_rate = 0.262, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[3]: Access = 8640, Miss = 2045, Miss_rate = 0.237, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[4]: Access = 9300, Miss = 2367, Miss_rate = 0.255, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 9380, Miss = 2428, Miss_rate = 0.259, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[6]: Access = 9251, Miss = 2490, Miss_rate = 0.269, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[7]: Access = 8950, Miss = 2306, Miss_rate = 0.258, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[8]: Access = 9181, Miss = 2410, Miss_rate = 0.262, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[9]: Access = 8447, Miss = 1917, Miss_rate = 0.227, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[10]: Access = 8860, Miss = 2038, Miss_rate = 0.230, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[11]: Access = 9081, Miss = 2168, Miss_rate = 0.239, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[12]: Access = 8933, Miss = 2318, Miss_rate = 0.259, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[13]: Access = 8922, Miss = 2397, Miss_rate = 0.269, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[14]: Access = 9128, Miss = 2367, Miss_rate = 0.259, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[15]: Access = 9138, Miss = 2209, Miss_rate = 0.242, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[16]: Access = 9080, Miss = 2292, Miss_rate = 0.252, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[17]: Access = 8689, Miss = 2112, Miss_rate = 0.243, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[18]: Access = 8853, Miss = 2140, Miss_rate = 0.242, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 9106, Miss = 2203, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[20]: Access = 9438, Miss = 2412, Miss_rate = 0.256, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[21]: Access = 9516, Miss = 2515, Miss_rate = 0.264, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[22]: Access = 8940, Miss = 2460, Miss_rate = 0.275, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[23]: Access = 8418, Miss = 1947, Miss_rate = 0.231, Pending_hits = 108, Reservation_fails = 0
L2_total_cache_accesses = 216240
L2_total_cache_misses = 54776
L2_total_cache_miss_rate = 0.2533
L2_total_cache_pending_hits = 6017
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8442
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 35328
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 172720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43520
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.156
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=216240
icnt_total_pkts_simt_to_mem=216240
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.4336
	minimum = 5
	maximum = 731
Network latency average = 17.406
	minimum = 5
	maximum = 269
Slowest packet = 3756
Flit latency average = 17.406
	minimum = 5
	maximum = 269
Slowest flit = 3756
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.19886
	minimum = 0.169285 (at node 19)
	maximum = 0.22753 (at node 49)
Accepted packet rate average = 0.19886
	minimum = 0.169285 (at node 19)
	maximum = 0.22753 (at node 49)
Injected flit rate average = 0.19886
	minimum = 0.169285 (at node 19)
	maximum = 0.22753 (at node 49)
Accepted flit rate average= 0.19886
	minimum = 0.169285 (at node 19)
	maximum = 0.22753 (at node 49)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.4336 (1 samples)
	minimum = 5 (1 samples)
	maximum = 731 (1 samples)
Network latency average = 17.406 (1 samples)
	minimum = 5 (1 samples)
	maximum = 269 (1 samples)
Flit latency average = 17.406 (1 samples)
	minimum = 5 (1 samples)
	maximum = 269 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.19886 (1 samples)
	minimum = 0.169285 (1 samples)
	maximum = 0.22753 (1 samples)
Accepted packet rate average = 0.19886 (1 samples)
	minimum = 0.169285 (1 samples)
	maximum = 0.22753 (1 samples)
Injected flit rate average = 0.19886 (1 samples)
	minimum = 0.169285 (1 samples)
	maximum = 0.22753 (1 samples)
Accepted flit rate average = 0.19886 (1 samples)
	minimum = 0.169285 (1 samples)
	maximum = 0.22753 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 6 sec (126 sec)
gpgpu_simulation_rate = 714200 (inst/sec)
gpgpu_simulation_rate = 331 (cycle/sec)
gpgpu_silicon_slowdown = 4280966x
Ending simulation


		GPGPU-Sim: *** exit detected ***
		Waiting :                  26995137
		Issued:                    7966848
		ExcessALU:                 9045135
		ExcessMEM:                 11249346
		Others:                    13185779
		TotalWarpsIssued(Sum):     68442245
		WARPS:                     64477440


