
*** Running vivado
    with args -log ff_replicator.vds -m64 -mode batch -messageDb vivado.pb -source ff_replicator.tcl

WARNING: $XIL_PA_NO_XILINX_OVERRIDE is set to 1.
         When $XIL_PA_NO_XILINX_OVERRIDE is enabled
         $XILINX, $MYXILINX, $PATH, and $LD_LIBRARY_PATH must
         be manually set.
WARNING: $XIL_PA_NO_XILINX_SDK_OVERRIDE is set to 1.
         When $XIL_PA_NO_XILINX_SDK_OVERRIDE is enabled
         $XILINX_SDK, $PATH must be manually set.
     **** ENVIRONMENT DEBUG INFO ****
              XILINX: "/proj/rdi-xsj/xfndry/P.20140215/cust_rtf"
          XILINX_SDK: "/proj/rdi-xsj/xbuilds/2014.2_0304_1/installs/lin64/SDK/2014.2"
            MYVIVADO: "/proj/rdi-xsj/xfndry/IP_HEAD/customer/vivado:"
         RDI_APPROOT: "/proj/rdi-xsj/xfndry/IP_HEAD/customer/vivado:/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado"
         HDI_APPROOT: "/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado"
        RDI_BASEROOT: "/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi"
         RDI_DATADIR: "/proj/rdi-xsj/xfndry/IP_HEAD/customer/vivado/data:/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/data:/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/data"
          RDI_LIBDIR: "/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/lib/lnx64.o"
          RDI_BINDIR: "/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/bin"
        RDI_JAVAROOT: "/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/tps/lnx64/jre"
     LD_LIBRARY_PATH: "/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/lib/lnx64.o:/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/tps/lnx64/jre/lib/amd64:/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/tps/lnx64/jre/lib/amd64/server::/proj/rdi-xsj/xfndry/P.20140215/cust_rtf/lib/lin64:/proj/rdi-xsj/xfndry/EDK_P.20140215/cust_rtf/lib/lin64:/group/xsjfarm/lsf/8.0/linux2.6-glibc2.3-x86_64/lib:/tools/batonroot/rodin/devkits/lnx64/cloog-ppl-0.15.11/lib:/tools/batonroot/rodin/devkits/lnx64/gmp-5.0.3/lib:/tools/batonroot/rodin/devkits/lnx64/ppl-0.11/lib:/tools/batonroot/rodin/devkits/python/libyaml-0.1.4/lib"
                PATH: "/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/bin::/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/bin:/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/bin:/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/bin:/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/bin:/proj/rdi-xsj/xfndry/P.20140215/cust_rtf/bin/lin64:/proj/rdi-xsj/xfndry/P.20140215/env/bin/lin64:/proj/rdi-xsj/xfndry/EDK_P.20140215/cust_rtf/bin/lin64:/proj/rdi-xsj/xfndry/EDK_P.20140215/env/bin/lin64:/wrk/hdstaff/bdai/hd2/tclstore/HEAD/hierdesign/util:.:/tools/batonroot/rodin/devkits/lnx64/ksh-93t/bin:/tools/batonroot/rodin/devkits/lnx64/gdb-7.5.1/bin:/tools/batonroot/rodin/devkits/lnx64/ppl-0.11/bin:/tools/batonroot/rodin/devkits/lnx64/gmp-5.0.3/bin:/tools/batonroot/rodin/devkits/lnx64/ruby-1.8.6-p111/bin:/tools/batonroot/rodin/devkits/lnx64/make-3.81/bin:/tools/batonroot/rodin/devkits/lnx64/gcc-4.8.0/bin:/tools/batonroot/rodin/devkits/lnx64/jdk1.7.0_40/bin:/tools/batonroot/rodin/devkits/lnx64/perforce-2013.1/bin:/tools/batonroot/rodin/devkits/lnx64/bison-2.3/bin:/tools/batonroot/rodin/devkits/lnx64/rsync-2.6.9/bin:/tools/batonroot/rodin/devkits/lnx64/doxygen-1.8.3/bin:/tools/batonroot/rodin/devkits/lnx64/tcl-8.5.7/bin:/tools/batonroot/rodin/devkits/java/proguard4.8/bin:/tools/batonroot/rodin/devkits/lnx64/binutils-2.22/bin:/tools/batonroot/rodin/devkits/lnx64/flex-2.5.4a-33/bin:/tools/batonroot/rodin/devkits/lnx64/m4-1.4.10/bin:/tools/batonroot/rodin/devkits/lnx64/swig-2.0.10/bin:/tools/batonroot/rodin/devkits/lnx64/python-2.5.1/bin:/tools/batonroot/rodin/devkits/lnx64/cloog-ppl-0.15.11/bin:/tools/batonroot/rodin/devkits/lnx64/7z-4.65/bin:/tools/batonroot/rodin/devkits/lnx64/perl-5.8.8/bin:/bin:/usr/bin:/group/xsjfarm/lsf/8.0/linux2.6-glibc2.3-x86_64/etc:/group/xsjfarm/lsf/8.0/linux2.6-glibc2.3-x86_64/bin:/tools/batonroot/rodin/devkits/lnx24/xemacs-21.4.21/bin:/tools/batonroot/rodin/devkits/lnx24/perforce-2013.2/bin:/tools/batonroot/rodin/devkits/lnx24/ddd-3.3.14/bin:/tools/baton/totalview/totalview/bin:/tools/baton/valgrind/3.7.0/bin:/tools/batonroot/rodin/devkits/python/docutils-0.8/bin:/tools/batonroot/rodin/devkits/python/sphinx-1.1.3/bin:/tools/batonroot/rodin/devkits/python/pygments-1.4/bin:/usr/lib64/qt-3.3/bin:/usr/kerberos/bin:/home/bdai/bin:/usr/local/bin:/mis/TREE/bin:/usr/ucb:/usr/ccs/bin/:/usr/X11R6/bin:/opt/dell/srvadmin/bin"
/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/bin/unwrapped/lnx64.o/vivado -log ff_replicator.vds -mode batch -messageDb vivado.pb -source ff_replicator.tcl

****** Vivado v2014.2.0 (64-bit)
  **** SW Build (by bdai) on Tue Mar  4 09:56:35 PST 2014
  **** IP Build 853022 on Mon Mar  3 19:58:02 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-362] Using Tcl app repository from '/home/bdai/.Xilinx/Vivado/2014.2/XilinxTclStore'.
Sourcing tcl script '/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/scripts/init.tcl'
source -notrace "/proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/prep/rdi/vivado/scripts/init.tcl"
source ff_replicator.tcl
# set_param general.maxThreads 1
# set_param tclapp.enableDebugGit 1
# set_param tclapp.enableDebugRepo 1
# set_param webtalk.disableTransmit 819012
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7vx485tffg1157-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   /wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_ce_sync_rst.v
#   /wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_replicator.v
# }
# read_xdc /wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_replicator.xdc
# set_property used_in_implementation false [get_files /wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_replicator.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/project_flow_inter/run/tp/tp.cache/wt [current_project]
# set_property parent.project_dir /wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/project_flow_inter/run/tp [current_project]
# synth_design -top ff_replicator -part xc7vx485tffg1157-1
Command: synth_design -top ff_replicator -part xc7vx485tffg1157-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 797.781 ; gain = 194.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ff_replicator' [/wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_replicator.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter STAGES bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ff_ce_sync_rst' [/wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_ce_sync_rst.v:1]
	Parameter INIT_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ff_ce_sync_rst' (1#1) [/wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_ce_sync_rst.v:1]
INFO: [Synth 8-256] done synthesizing module 'ff_replicator' (2#1) [/wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_replicator.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 832.844 ; gain = 229.309
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1157/Package.xml
Loading io standards from /proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /proj/rdi-xsj/staff/bdai/hd2/tclstore/HEAD/data/parts/xilinx/virtex7/ConfigModes.xml
Feature available: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [/wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_replicator.xdc]
Finished Parsing XDC File [/wrk/hdstaff/bdai/hd2/TclApp/test_3_4/XilinxTclStore/tclapp/xilinx/junit/test/src/ff_replicator.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1151.215 ; gain = 547.680
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1151.215 ; gain = 547.680
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1151.215 ; gain = 547.680
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 100   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ff_replicator 
Detailed RTL Component Info : 
Module ff_ce_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1210.207 ; gain = 606.672
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1210.207 ; gain = 606.672
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1210.207 ; gain = 606.672
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1210.207 ; gain = 606.672
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1220.223 ; gain = 616.688
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1220.223 ; gain = 616.688
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1220.223 ; gain = 616.688
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1220.223 ; gain = 616.688
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDRE |   100|
|3     |IBUF |    13|
|4     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+------------------+------+
|      |Instance                         |Module            |Cells |
+------+---------------------------------+------------------+------+
|1     |top                              |                  |   124|
|2     |  \ff_stage[0].ff_channel[0].ff  |ff_ce_sync_rst    |     1|
|3     |  \ff_stage[0].ff_channel[1].ff  |ff_ce_sync_rst_0  |     1|
|4     |  \ff_stage[0].ff_channel[2].ff  |ff_ce_sync_rst_1  |     1|
|5     |  \ff_stage[0].ff_channel[3].ff  |ff_ce_sync_rst_2  |     1|
|6     |  \ff_stage[0].ff_channel[4].ff  |ff_ce_sync_rst_3  |     1|
|7     |  \ff_stage[0].ff_channel[5].ff  |ff_ce_sync_rst_4  |     1|
|8     |  \ff_stage[0].ff_channel[6].ff  |ff_ce_sync_rst_5  |     1|
|9     |  \ff_stage[0].ff_channel[7].ff  |ff_ce_sync_rst_6  |     1|
|10    |  \ff_stage[0].ff_channel[8].ff  |ff_ce_sync_rst_7  |     1|
|11    |  \ff_stage[0].ff_channel[9].ff  |ff_ce_sync_rst_8  |     1|
|12    |  \ff_stage[1].ff_channel[0].ff  |ff_ce_sync_rst_9  |     1|
|13    |  \ff_stage[1].ff_channel[1].ff  |ff_ce_sync_rst_10 |     1|
|14    |  \ff_stage[1].ff_channel[2].ff  |ff_ce_sync_rst_11 |     1|
|15    |  \ff_stage[1].ff_channel[3].ff  |ff_ce_sync_rst_12 |     1|
|16    |  \ff_stage[1].ff_channel[4].ff  |ff_ce_sync_rst_13 |     1|
|17    |  \ff_stage[1].ff_channel[5].ff  |ff_ce_sync_rst_14 |     1|
|18    |  \ff_stage[1].ff_channel[6].ff  |ff_ce_sync_rst_15 |     1|
|19    |  \ff_stage[1].ff_channel[7].ff  |ff_ce_sync_rst_16 |     1|
|20    |  \ff_stage[1].ff_channel[8].ff  |ff_ce_sync_rst_17 |     1|
|21    |  \ff_stage[1].ff_channel[9].ff  |ff_ce_sync_rst_18 |     1|
|22    |  \ff_stage[2].ff_channel[0].ff  |ff_ce_sync_rst_19 |     1|
|23    |  \ff_stage[2].ff_channel[1].ff  |ff_ce_sync_rst_20 |     1|
|24    |  \ff_stage[2].ff_channel[2].ff  |ff_ce_sync_rst_21 |     1|
|25    |  \ff_stage[2].ff_channel[3].ff  |ff_ce_sync_rst_22 |     1|
|26    |  \ff_stage[2].ff_channel[4].ff  |ff_ce_sync_rst_23 |     1|
|27    |  \ff_stage[2].ff_channel[5].ff  |ff_ce_sync_rst_24 |     1|
|28    |  \ff_stage[2].ff_channel[6].ff  |ff_ce_sync_rst_25 |     1|
|29    |  \ff_stage[2].ff_channel[7].ff  |ff_ce_sync_rst_26 |     1|
|30    |  \ff_stage[2].ff_channel[8].ff  |ff_ce_sync_rst_27 |     1|
|31    |  \ff_stage[2].ff_channel[9].ff  |ff_ce_sync_rst_28 |     1|
|32    |  \ff_stage[3].ff_channel[0].ff  |ff_ce_sync_rst_29 |     1|
|33    |  \ff_stage[3].ff_channel[1].ff  |ff_ce_sync_rst_30 |     1|
|34    |  \ff_stage[3].ff_channel[2].ff  |ff_ce_sync_rst_31 |     1|
|35    |  \ff_stage[3].ff_channel[3].ff  |ff_ce_sync_rst_32 |     1|
|36    |  \ff_stage[3].ff_channel[4].ff  |ff_ce_sync_rst_33 |     1|
|37    |  \ff_stage[3].ff_channel[5].ff  |ff_ce_sync_rst_34 |     1|
|38    |  \ff_stage[3].ff_channel[6].ff  |ff_ce_sync_rst_35 |     1|
|39    |  \ff_stage[3].ff_channel[7].ff  |ff_ce_sync_rst_36 |     1|
|40    |  \ff_stage[3].ff_channel[8].ff  |ff_ce_sync_rst_37 |     1|
|41    |  \ff_stage[3].ff_channel[9].ff  |ff_ce_sync_rst_38 |     1|
|42    |  \ff_stage[4].ff_channel[0].ff  |ff_ce_sync_rst_39 |     1|
|43    |  \ff_stage[4].ff_channel[1].ff  |ff_ce_sync_rst_40 |     1|
|44    |  \ff_stage[4].ff_channel[2].ff  |ff_ce_sync_rst_41 |     1|
|45    |  \ff_stage[4].ff_channel[3].ff  |ff_ce_sync_rst_42 |     1|
|46    |  \ff_stage[4].ff_channel[4].ff  |ff_ce_sync_rst_43 |     1|
|47    |  \ff_stage[4].ff_channel[5].ff  |ff_ce_sync_rst_44 |     1|
|48    |  \ff_stage[4].ff_channel[6].ff  |ff_ce_sync_rst_45 |     1|
|49    |  \ff_stage[4].ff_channel[7].ff  |ff_ce_sync_rst_46 |     1|
|50    |  \ff_stage[4].ff_channel[8].ff  |ff_ce_sync_rst_47 |     1|
|51    |  \ff_stage[4].ff_channel[9].ff  |ff_ce_sync_rst_48 |     1|
|52    |  \ff_stage[5].ff_channel[0].ff  |ff_ce_sync_rst_49 |     1|
|53    |  \ff_stage[5].ff_channel[1].ff  |ff_ce_sync_rst_50 |     1|
|54    |  \ff_stage[5].ff_channel[2].ff  |ff_ce_sync_rst_51 |     1|
|55    |  \ff_stage[5].ff_channel[3].ff  |ff_ce_sync_rst_52 |     1|
|56    |  \ff_stage[5].ff_channel[4].ff  |ff_ce_sync_rst_53 |     1|
|57    |  \ff_stage[5].ff_channel[5].ff  |ff_ce_sync_rst_54 |     1|
|58    |  \ff_stage[5].ff_channel[6].ff  |ff_ce_sync_rst_55 |     1|
|59    |  \ff_stage[5].ff_channel[7].ff  |ff_ce_sync_rst_56 |     1|
|60    |  \ff_stage[5].ff_channel[8].ff  |ff_ce_sync_rst_57 |     1|
|61    |  \ff_stage[5].ff_channel[9].ff  |ff_ce_sync_rst_58 |     1|
|62    |  \ff_stage[6].ff_channel[0].ff  |ff_ce_sync_rst_59 |     1|
|63    |  \ff_stage[6].ff_channel[1].ff  |ff_ce_sync_rst_60 |     1|
|64    |  \ff_stage[6].ff_channel[2].ff  |ff_ce_sync_rst_61 |     1|
|65    |  \ff_stage[6].ff_channel[3].ff  |ff_ce_sync_rst_62 |     1|
|66    |  \ff_stage[6].ff_channel[4].ff  |ff_ce_sync_rst_63 |     1|
|67    |  \ff_stage[6].ff_channel[5].ff  |ff_ce_sync_rst_64 |     1|
|68    |  \ff_stage[6].ff_channel[6].ff  |ff_ce_sync_rst_65 |     1|
|69    |  \ff_stage[6].ff_channel[7].ff  |ff_ce_sync_rst_66 |     1|
|70    |  \ff_stage[6].ff_channel[8].ff  |ff_ce_sync_rst_67 |     1|
|71    |  \ff_stage[6].ff_channel[9].ff  |ff_ce_sync_rst_68 |     1|
|72    |  \ff_stage[7].ff_channel[0].ff  |ff_ce_sync_rst_69 |     1|
|73    |  \ff_stage[7].ff_channel[1].ff  |ff_ce_sync_rst_70 |     1|
|74    |  \ff_stage[7].ff_channel[2].ff  |ff_ce_sync_rst_71 |     1|
|75    |  \ff_stage[7].ff_channel[3].ff  |ff_ce_sync_rst_72 |     1|
|76    |  \ff_stage[7].ff_channel[4].ff  |ff_ce_sync_rst_73 |     1|
|77    |  \ff_stage[7].ff_channel[5].ff  |ff_ce_sync_rst_74 |     1|
|78    |  \ff_stage[7].ff_channel[6].ff  |ff_ce_sync_rst_75 |     1|
|79    |  \ff_stage[7].ff_channel[7].ff  |ff_ce_sync_rst_76 |     1|
|80    |  \ff_stage[7].ff_channel[8].ff  |ff_ce_sync_rst_77 |     1|
|81    |  \ff_stage[7].ff_channel[9].ff  |ff_ce_sync_rst_78 |     1|
|82    |  \ff_stage[8].ff_channel[0].ff  |ff_ce_sync_rst_79 |     1|
|83    |  \ff_stage[8].ff_channel[1].ff  |ff_ce_sync_rst_80 |     1|
|84    |  \ff_stage[8].ff_channel[2].ff  |ff_ce_sync_rst_81 |     1|
|85    |  \ff_stage[8].ff_channel[3].ff  |ff_ce_sync_rst_82 |     1|
|86    |  \ff_stage[8].ff_channel[4].ff  |ff_ce_sync_rst_83 |     1|
|87    |  \ff_stage[8].ff_channel[5].ff  |ff_ce_sync_rst_84 |     1|
|88    |  \ff_stage[8].ff_channel[6].ff  |ff_ce_sync_rst_85 |     1|
|89    |  \ff_stage[8].ff_channel[7].ff  |ff_ce_sync_rst_86 |     1|
|90    |  \ff_stage[8].ff_channel[8].ff  |ff_ce_sync_rst_87 |     1|
|91    |  \ff_stage[8].ff_channel[9].ff  |ff_ce_sync_rst_88 |     1|
|92    |  \ff_stage[9].ff_channel[0].ff  |ff_ce_sync_rst_89 |     1|
|93    |  \ff_stage[9].ff_channel[1].ff  |ff_ce_sync_rst_90 |     1|
|94    |  \ff_stage[9].ff_channel[2].ff  |ff_ce_sync_rst_91 |     1|
|95    |  \ff_stage[9].ff_channel[3].ff  |ff_ce_sync_rst_92 |     1|
|96    |  \ff_stage[9].ff_channel[4].ff  |ff_ce_sync_rst_93 |     1|
|97    |  \ff_stage[9].ff_channel[5].ff  |ff_ce_sync_rst_94 |     1|
|98    |  \ff_stage[9].ff_channel[6].ff  |ff_ce_sync_rst_95 |     1|
|99    |  \ff_stage[9].ff_channel[7].ff  |ff_ce_sync_rst_96 |     1|
|100   |  \ff_stage[9].ff_channel[8].ff  |ff_ce_sync_rst_97 |     1|
|101   |  \ff_stage[9].ff_channel[9].ff  |ff_ce_sync_rst_98 |     1|
+------+---------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1220.223 ; gain = 616.688
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1220.223 ; gain = 616.688
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1229.223 ; gain = 484.410
# write_checkpoint ff_replicator.dcp
# report_utilization -file ff_replicator_utilization_synth.rpt -pb ff_replicator_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1229.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar  4 10:06:01 2014...
