# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_inv_0_0/sim/design_1_xup_inv_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_xor2_1_0/sim/design_1_xup_xor2_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_and2_1_0/sim/design_1_xup_and2_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_and3_0_0/sim/design_1_xup_and3_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_and3_1_0/sim/design_1_xup_and3_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_inv_1_0/sim/design_1_xup_inv_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_inv_2_0/sim/design_1_xup_inv_2_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_and2_2_0/sim/design_1_xup_and2_2_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_1/sim/design_1_xup_or2_0_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xup_or2_1_0/sim/design_1_xup_or2_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_1.srcs/sim_1/imports/Desktop/lab2_new_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
