/* autogenerated with parsecfg: do not edit. */

union version_revisionReg {
 struct { uint32_t

 /* sorting 2 */
#define version_revision_revision_SHIFT 0
#define version_revision_revision_WIDTH 8
#define version_revision_version_SHIFT 8
#define version_revision_version_WIDTH 24

 revision:8, /*[7:0] ,RO */
 version:24; /*[31:8] ,RO */
 } bits;

 uint32_t value;
};

union ull_enReg {
 struct { uint32_t

 /* sorting 1 */
#define ull_en_ull_en_enable_SHIFT 0
#define ull_en_ull_en_enable_WIDTH 1

 ull_en_enable:1, /*[0:0]  */
 hole0:31;
 } bits;

 uint32_t value;
};

union reg_prot_7Reg {
 struct { uint32_t

 /* sorting 5 */
#define reg_prot_7_boundary_SHIFT 0
#define reg_prot_7_boundary_WIDTH 24
#define reg_prot_7_priv_g0_SHIFT 24
#define reg_prot_7_priv_g0_WIDTH 2
#define reg_prot_7_priv_g1_SHIFT 26
#define reg_prot_7_priv_g1_WIDTH 2
#define reg_prot_7_priv_g2_SHIFT 28
#define reg_prot_7_priv_g2_WIDTH 2
#define reg_prot_7_priv_g3_SHIFT 30
#define reg_prot_7_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union reg_prot_6Reg {
 struct { uint32_t

 /* sorting 5 */
#define reg_prot_6_boundary_SHIFT 0
#define reg_prot_6_boundary_WIDTH 24
#define reg_prot_6_priv_g0_SHIFT 24
#define reg_prot_6_priv_g0_WIDTH 2
#define reg_prot_6_priv_g1_SHIFT 26
#define reg_prot_6_priv_g1_WIDTH 2
#define reg_prot_6_priv_g2_SHIFT 28
#define reg_prot_6_priv_g2_WIDTH 2
#define reg_prot_6_priv_g3_SHIFT 30
#define reg_prot_6_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union reg_prot_5Reg {
 struct { uint32_t

 /* sorting 5 */
#define reg_prot_5_boundary_SHIFT 0
#define reg_prot_5_boundary_WIDTH 24
#define reg_prot_5_priv_g0_SHIFT 24
#define reg_prot_5_priv_g0_WIDTH 2
#define reg_prot_5_priv_g1_SHIFT 26
#define reg_prot_5_priv_g1_WIDTH 2
#define reg_prot_5_priv_g2_SHIFT 28
#define reg_prot_5_priv_g2_WIDTH 2
#define reg_prot_5_priv_g3_SHIFT 30
#define reg_prot_5_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union reg_prot_4Reg {
 struct { uint32_t

 /* sorting 5 */
#define reg_prot_4_boundary_SHIFT 0
#define reg_prot_4_boundary_WIDTH 24
#define reg_prot_4_priv_g0_SHIFT 24
#define reg_prot_4_priv_g0_WIDTH 2
#define reg_prot_4_priv_g1_SHIFT 26
#define reg_prot_4_priv_g1_WIDTH 2
#define reg_prot_4_priv_g2_SHIFT 28
#define reg_prot_4_priv_g2_WIDTH 2
#define reg_prot_4_priv_g3_SHIFT 30
#define reg_prot_4_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union reg_prot_3Reg {
 struct { uint32_t

 /* sorting 5 */
#define reg_prot_3_boundary_SHIFT 0
#define reg_prot_3_boundary_WIDTH 24
#define reg_prot_3_priv_g0_SHIFT 24
#define reg_prot_3_priv_g0_WIDTH 2
#define reg_prot_3_priv_g1_SHIFT 26
#define reg_prot_3_priv_g1_WIDTH 2
#define reg_prot_3_priv_g2_SHIFT 28
#define reg_prot_3_priv_g2_WIDTH 2
#define reg_prot_3_priv_g3_SHIFT 30
#define reg_prot_3_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union reg_prot_2Reg {
 struct { uint32_t

 /* sorting 5 */
#define reg_prot_2_boundary_SHIFT 0
#define reg_prot_2_boundary_WIDTH 24
#define reg_prot_2_priv_g0_SHIFT 24
#define reg_prot_2_priv_g0_WIDTH 2
#define reg_prot_2_priv_g1_SHIFT 26
#define reg_prot_2_priv_g1_WIDTH 2
#define reg_prot_2_priv_g2_SHIFT 28
#define reg_prot_2_priv_g2_WIDTH 2
#define reg_prot_2_priv_g3_SHIFT 30
#define reg_prot_2_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union reg_prot_1Reg {
 struct { uint32_t

 /* sorting 5 */
#define reg_prot_1_boundary_SHIFT 0
#define reg_prot_1_boundary_WIDTH 24
#define reg_prot_1_priv_g0_SHIFT 24
#define reg_prot_1_priv_g0_WIDTH 2
#define reg_prot_1_priv_g1_SHIFT 26
#define reg_prot_1_priv_g1_WIDTH 2
#define reg_prot_1_priv_g2_SHIFT 28
#define reg_prot_1_priv_g2_WIDTH 2
#define reg_prot_1_priv_g3_SHIFT 30
#define reg_prot_1_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union reg_prot_0Reg {
 struct { uint32_t

 /* sorting 5 */
#define reg_prot_0_boundary_SHIFT 0
#define reg_prot_0_boundary_WIDTH 24
#define reg_prot_0_priv_g0_SHIFT 24
#define reg_prot_0_priv_g0_WIDTH 2
#define reg_prot_0_priv_g1_SHIFT 26
#define reg_prot_0_priv_g1_WIDTH 2
#define reg_prot_0_priv_g2_SHIFT 28
#define reg_prot_0_priv_g2_WIDTH 2
#define reg_prot_0_priv_g3_SHIFT 30
#define reg_prot_0_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union pwr_rst_0Reg {
 struct { uint32_t

 /* sorting 4 */
#define pwr_rst_0_rst_SHIFT 0
#define pwr_rst_0_rst_WIDTH 3
#define pwr_rst_0_rst_target_SHIFT 8
#define pwr_rst_0_rst_target_WIDTH 3
#define pwr_rst_0_pp_SHIFT 30
#define pwr_rst_0_pp_WIDTH 1
#define pwr_rst_0_rb_SHIFT 31
#define pwr_rst_0_rb_WIDTH 1

 rst:3, /*[2:0]  */
 hole0:5,
 rst_target:3, /*[10:8] ,RO */
 hole1:19,
 pp:1, /*[30:30] ,RO */
 rb:1; /*[31:31] ,RO */
 } bits;

 uint32_t value;
};

union nb_regsReg {
 struct { uint32_t

 /* sorting 4 */
#define nb_regs_reg_prot_SHIFT 0
#define nb_regs_reg_prot_WIDTH 8
#define nb_regs_mem_prot_SHIFT 8
#define nb_regs_mem_prot_WIDTH 8
#define nb_regs_ext_prot_SHIFT 16
#define nb_regs_ext_prot_WIDTH 8
#define nb_regs_pwr_rst_SHIFT 24
#define nb_regs_pwr_rst_WIDTH 8

 reg_prot:8, /*[7:0] ,RO */
 mem_prot:8, /*[15:8] ,RO */
 ext_prot:8, /*[23:16] ,RO */
 pwr_rst:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union mem_prot_9Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_9_boundary_SHIFT 0
#define mem_prot_9_boundary_WIDTH 24
#define mem_prot_9_priv_g0_SHIFT 24
#define mem_prot_9_priv_g0_WIDTH 2
#define mem_prot_9_priv_g1_SHIFT 26
#define mem_prot_9_priv_g1_WIDTH 2
#define mem_prot_9_priv_g2_SHIFT 28
#define mem_prot_9_priv_g2_WIDTH 2
#define mem_prot_9_priv_g3_SHIFT 30
#define mem_prot_9_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_8Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_8_boundary_SHIFT 0
#define mem_prot_8_boundary_WIDTH 24
#define mem_prot_8_priv_g0_SHIFT 24
#define mem_prot_8_priv_g0_WIDTH 2
#define mem_prot_8_priv_g1_SHIFT 26
#define mem_prot_8_priv_g1_WIDTH 2
#define mem_prot_8_priv_g2_SHIFT 28
#define mem_prot_8_priv_g2_WIDTH 2
#define mem_prot_8_priv_g3_SHIFT 30
#define mem_prot_8_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_7Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_7_boundary_SHIFT 0
#define mem_prot_7_boundary_WIDTH 24
#define mem_prot_7_priv_g0_SHIFT 24
#define mem_prot_7_priv_g0_WIDTH 2
#define mem_prot_7_priv_g1_SHIFT 26
#define mem_prot_7_priv_g1_WIDTH 2
#define mem_prot_7_priv_g2_SHIFT 28
#define mem_prot_7_priv_g2_WIDTH 2
#define mem_prot_7_priv_g3_SHIFT 30
#define mem_prot_7_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_6Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_6_boundary_SHIFT 0
#define mem_prot_6_boundary_WIDTH 24
#define mem_prot_6_priv_g0_SHIFT 24
#define mem_prot_6_priv_g0_WIDTH 2
#define mem_prot_6_priv_g1_SHIFT 26
#define mem_prot_6_priv_g1_WIDTH 2
#define mem_prot_6_priv_g2_SHIFT 28
#define mem_prot_6_priv_g2_WIDTH 2
#define mem_prot_6_priv_g3_SHIFT 30
#define mem_prot_6_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_5Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_5_boundary_SHIFT 0
#define mem_prot_5_boundary_WIDTH 24
#define mem_prot_5_priv_g0_SHIFT 24
#define mem_prot_5_priv_g0_WIDTH 2
#define mem_prot_5_priv_g1_SHIFT 26
#define mem_prot_5_priv_g1_WIDTH 2
#define mem_prot_5_priv_g2_SHIFT 28
#define mem_prot_5_priv_g2_WIDTH 2
#define mem_prot_5_priv_g3_SHIFT 30
#define mem_prot_5_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_4Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_4_boundary_SHIFT 0
#define mem_prot_4_boundary_WIDTH 24
#define mem_prot_4_priv_g0_SHIFT 24
#define mem_prot_4_priv_g0_WIDTH 2
#define mem_prot_4_priv_g1_SHIFT 26
#define mem_prot_4_priv_g1_WIDTH 2
#define mem_prot_4_priv_g2_SHIFT 28
#define mem_prot_4_priv_g2_WIDTH 2
#define mem_prot_4_priv_g3_SHIFT 30
#define mem_prot_4_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_3Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_3_boundary_SHIFT 0
#define mem_prot_3_boundary_WIDTH 24
#define mem_prot_3_priv_g0_SHIFT 24
#define mem_prot_3_priv_g0_WIDTH 2
#define mem_prot_3_priv_g1_SHIFT 26
#define mem_prot_3_priv_g1_WIDTH 2
#define mem_prot_3_priv_g2_SHIFT 28
#define mem_prot_3_priv_g2_WIDTH 2
#define mem_prot_3_priv_g3_SHIFT 30
#define mem_prot_3_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_2Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_2_boundary_SHIFT 0
#define mem_prot_2_boundary_WIDTH 24
#define mem_prot_2_priv_g0_SHIFT 24
#define mem_prot_2_priv_g0_WIDTH 2
#define mem_prot_2_priv_g1_SHIFT 26
#define mem_prot_2_priv_g1_WIDTH 2
#define mem_prot_2_priv_g2_SHIFT 28
#define mem_prot_2_priv_g2_WIDTH 2
#define mem_prot_2_priv_g3_SHIFT 30
#define mem_prot_2_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_15Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_15_boundary_SHIFT 0
#define mem_prot_15_boundary_WIDTH 24
#define mem_prot_15_priv_g0_SHIFT 24
#define mem_prot_15_priv_g0_WIDTH 2
#define mem_prot_15_priv_g1_SHIFT 26
#define mem_prot_15_priv_g1_WIDTH 2
#define mem_prot_15_priv_g2_SHIFT 28
#define mem_prot_15_priv_g2_WIDTH 2
#define mem_prot_15_priv_g3_SHIFT 30
#define mem_prot_15_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_14Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_14_boundary_SHIFT 0
#define mem_prot_14_boundary_WIDTH 24
#define mem_prot_14_priv_g0_SHIFT 24
#define mem_prot_14_priv_g0_WIDTH 2
#define mem_prot_14_priv_g1_SHIFT 26
#define mem_prot_14_priv_g1_WIDTH 2
#define mem_prot_14_priv_g2_SHIFT 28
#define mem_prot_14_priv_g2_WIDTH 2
#define mem_prot_14_priv_g3_SHIFT 30
#define mem_prot_14_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_13Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_13_boundary_SHIFT 0
#define mem_prot_13_boundary_WIDTH 24
#define mem_prot_13_priv_g0_SHIFT 24
#define mem_prot_13_priv_g0_WIDTH 2
#define mem_prot_13_priv_g1_SHIFT 26
#define mem_prot_13_priv_g1_WIDTH 2
#define mem_prot_13_priv_g2_SHIFT 28
#define mem_prot_13_priv_g2_WIDTH 2
#define mem_prot_13_priv_g3_SHIFT 30
#define mem_prot_13_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_12Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_12_boundary_SHIFT 0
#define mem_prot_12_boundary_WIDTH 24
#define mem_prot_12_priv_g0_SHIFT 24
#define mem_prot_12_priv_g0_WIDTH 2
#define mem_prot_12_priv_g1_SHIFT 26
#define mem_prot_12_priv_g1_WIDTH 2
#define mem_prot_12_priv_g2_SHIFT 28
#define mem_prot_12_priv_g2_WIDTH 2
#define mem_prot_12_priv_g3_SHIFT 30
#define mem_prot_12_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_11Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_11_boundary_SHIFT 0
#define mem_prot_11_boundary_WIDTH 24
#define mem_prot_11_priv_g0_SHIFT 24
#define mem_prot_11_priv_g0_WIDTH 2
#define mem_prot_11_priv_g1_SHIFT 26
#define mem_prot_11_priv_g1_WIDTH 2
#define mem_prot_11_priv_g2_SHIFT 28
#define mem_prot_11_priv_g2_WIDTH 2
#define mem_prot_11_priv_g3_SHIFT 30
#define mem_prot_11_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_10Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_10_boundary_SHIFT 0
#define mem_prot_10_boundary_WIDTH 24
#define mem_prot_10_priv_g0_SHIFT 24
#define mem_prot_10_priv_g0_WIDTH 2
#define mem_prot_10_priv_g1_SHIFT 26
#define mem_prot_10_priv_g1_WIDTH 2
#define mem_prot_10_priv_g2_SHIFT 28
#define mem_prot_10_priv_g2_WIDTH 2
#define mem_prot_10_priv_g3_SHIFT 30
#define mem_prot_10_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_1Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_1_boundary_SHIFT 0
#define mem_prot_1_boundary_WIDTH 24
#define mem_prot_1_priv_g0_SHIFT 24
#define mem_prot_1_priv_g0_WIDTH 2
#define mem_prot_1_priv_g1_SHIFT 26
#define mem_prot_1_priv_g1_WIDTH 2
#define mem_prot_1_priv_g2_SHIFT 28
#define mem_prot_1_priv_g2_WIDTH 2
#define mem_prot_1_priv_g3_SHIFT 30
#define mem_prot_1_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union mem_prot_0Reg {
 struct { uint32_t

 /* sorting 5 */
#define mem_prot_0_boundary_SHIFT 0
#define mem_prot_0_boundary_WIDTH 24
#define mem_prot_0_priv_g0_SHIFT 24
#define mem_prot_0_priv_g0_WIDTH 2
#define mem_prot_0_priv_g1_SHIFT 26
#define mem_prot_0_priv_g1_WIDTH 2
#define mem_prot_0_priv_g2_SHIFT 28
#define mem_prot_0_priv_g2_WIDTH 2
#define mem_prot_0_priv_g3_SHIFT 30
#define mem_prot_0_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union lclk_config_cmdReg {
 struct { uint32_t

 /* sorting 6 */
#define lclk_config_cmd_divider_SHIFT 0
#define lclk_config_cmd_divider_WIDTH 4
#define lclk_config_cmd_xclk_selB_SHIFT 8
#define lclk_config_cmd_xclk_selB_WIDTH 1
#define lclk_config_cmd_cmd_rwB_SHIFT 16
#define lclk_config_cmd_cmd_rwB_WIDTH 1
#define lclk_config_cmd_error_SHIFT 29
#define lclk_config_cmd_error_WIDTH 1
#define lclk_config_cmd_timeout_SHIFT 30
#define lclk_config_cmd_timeout_WIDTH 1
#define lclk_config_cmd_busy_SHIFT 31
#define lclk_config_cmd_busy_WIDTH 1

 divider:4, /*[3:0]  */
 hole0:4,
 xclk_selb:1, /*[8:8]  */
 hole1:7,
 cmd_rwb:1, /*[16:16]  */
 hole2:12,
 error:1, /*[29:29] ,RO */
 timeout:1, /*[30:30] ,RO */
 busy:1; /*[31:31] ,RO */
 } bits;

 uint32_t value;
};

union ext_prot_7Reg {
 struct { uint32_t

 /* sorting 5 */
#define ext_prot_7_boundary_SHIFT 0
#define ext_prot_7_boundary_WIDTH 24
#define ext_prot_7_priv_g0_SHIFT 24
#define ext_prot_7_priv_g0_WIDTH 2
#define ext_prot_7_priv_g1_SHIFT 26
#define ext_prot_7_priv_g1_WIDTH 2
#define ext_prot_7_priv_g2_SHIFT 28
#define ext_prot_7_priv_g2_WIDTH 2
#define ext_prot_7_priv_g3_SHIFT 30
#define ext_prot_7_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union ext_prot_6Reg {
 struct { uint32_t

 /* sorting 5 */
#define ext_prot_6_boundary_SHIFT 0
#define ext_prot_6_boundary_WIDTH 24
#define ext_prot_6_priv_g0_SHIFT 24
#define ext_prot_6_priv_g0_WIDTH 2
#define ext_prot_6_priv_g1_SHIFT 26
#define ext_prot_6_priv_g1_WIDTH 2
#define ext_prot_6_priv_g2_SHIFT 28
#define ext_prot_6_priv_g2_WIDTH 2
#define ext_prot_6_priv_g3_SHIFT 30
#define ext_prot_6_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union ext_prot_5Reg {
 struct { uint32_t

 /* sorting 5 */
#define ext_prot_5_boundary_SHIFT 0
#define ext_prot_5_boundary_WIDTH 24
#define ext_prot_5_priv_g0_SHIFT 24
#define ext_prot_5_priv_g0_WIDTH 2
#define ext_prot_5_priv_g1_SHIFT 26
#define ext_prot_5_priv_g1_WIDTH 2
#define ext_prot_5_priv_g2_SHIFT 28
#define ext_prot_5_priv_g2_WIDTH 2
#define ext_prot_5_priv_g3_SHIFT 30
#define ext_prot_5_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union ext_prot_4Reg {
 struct { uint32_t

 /* sorting 5 */
#define ext_prot_4_boundary_SHIFT 0
#define ext_prot_4_boundary_WIDTH 24
#define ext_prot_4_priv_g0_SHIFT 24
#define ext_prot_4_priv_g0_WIDTH 2
#define ext_prot_4_priv_g1_SHIFT 26
#define ext_prot_4_priv_g1_WIDTH 2
#define ext_prot_4_priv_g2_SHIFT 28
#define ext_prot_4_priv_g2_WIDTH 2
#define ext_prot_4_priv_g3_SHIFT 30
#define ext_prot_4_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union ext_prot_3Reg {
 struct { uint32_t

 /* sorting 5 */
#define ext_prot_3_boundary_SHIFT 0
#define ext_prot_3_boundary_WIDTH 24
#define ext_prot_3_priv_g0_SHIFT 24
#define ext_prot_3_priv_g0_WIDTH 2
#define ext_prot_3_priv_g1_SHIFT 26
#define ext_prot_3_priv_g1_WIDTH 2
#define ext_prot_3_priv_g2_SHIFT 28
#define ext_prot_3_priv_g2_WIDTH 2
#define ext_prot_3_priv_g3_SHIFT 30
#define ext_prot_3_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union ext_prot_2Reg {
 struct { uint32_t

 /* sorting 5 */
#define ext_prot_2_boundary_SHIFT 0
#define ext_prot_2_boundary_WIDTH 24
#define ext_prot_2_priv_g0_SHIFT 24
#define ext_prot_2_priv_g0_WIDTH 2
#define ext_prot_2_priv_g1_SHIFT 26
#define ext_prot_2_priv_g1_WIDTH 2
#define ext_prot_2_priv_g2_SHIFT 28
#define ext_prot_2_priv_g2_WIDTH 2
#define ext_prot_2_priv_g3_SHIFT 30
#define ext_prot_2_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union ext_prot_1Reg {
 struct { uint32_t

 /* sorting 5 */
#define ext_prot_1_boundary_SHIFT 0
#define ext_prot_1_boundary_WIDTH 24
#define ext_prot_1_priv_g0_SHIFT 24
#define ext_prot_1_priv_g0_WIDTH 2
#define ext_prot_1_priv_g1_SHIFT 26
#define ext_prot_1_priv_g1_WIDTH 2
#define ext_prot_1_priv_g2_SHIFT 28
#define ext_prot_1_priv_g2_WIDTH 2
#define ext_prot_1_priv_g3_SHIFT 30
#define ext_prot_1_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

union ext_prot_0Reg {
 struct { uint32_t

 /* sorting 5 */
#define ext_prot_0_boundary_SHIFT 0
#define ext_prot_0_boundary_WIDTH 24
#define ext_prot_0_priv_g0_SHIFT 24
#define ext_prot_0_priv_g0_WIDTH 2
#define ext_prot_0_priv_g1_SHIFT 26
#define ext_prot_0_priv_g1_WIDTH 2
#define ext_prot_0_priv_g2_SHIFT 28
#define ext_prot_0_priv_g2_WIDTH 2
#define ext_prot_0_priv_g3_SHIFT 30
#define ext_prot_0_priv_g3_WIDTH 2

 boundary:24, /*[23:0]  */
 priv_g0:2, /*[25:24]  */
 priv_g1:2, /*[27:26]  */
 priv_g2:2, /*[29:28]  */
 priv_g3:2; /*[31:30]  */
 } bits;

 uint32_t value;
};

struct lib_gbus_bridge {
 union version_revisionReg version_revision; /* +0x00000000  */
 union nb_regsReg nb_regs; /* +0x00000004  */
 union ull_enReg ull_en; /* +0x00000008  */
 union lclk_config_cmdReg lclk_config_cmd; /* +0x0000000c ,NO_TEST */
 uint32_t pad0[0x0050/4];
 union reg_prot_0Reg reg_prot_0; /* +0x00000060  */
 union reg_prot_1Reg reg_prot_1; /* +0x00000064  */
 union reg_prot_2Reg reg_prot_2; /* +0x00000068  */
 union reg_prot_3Reg reg_prot_3; /* +0x0000006c  */
 union reg_prot_4Reg reg_prot_4; /* +0x00000070  */
 union reg_prot_5Reg reg_prot_5; /* +0x00000074  */
 union reg_prot_6Reg reg_prot_6; /* +0x00000078  */
 union reg_prot_7Reg reg_prot_7; /* +0x0000007c  */
 union mem_prot_0Reg mem_prot_0; /* +0x00000080  */
 union mem_prot_1Reg mem_prot_1; /* +0x00000084  */
 union mem_prot_2Reg mem_prot_2; /* +0x00000088  */
 union mem_prot_3Reg mem_prot_3; /* +0x0000008c  */
 union mem_prot_4Reg mem_prot_4; /* +0x00000090  */
 union mem_prot_5Reg mem_prot_5; /* +0x00000094  */
 union mem_prot_6Reg mem_prot_6; /* +0x00000098  */
 union mem_prot_7Reg mem_prot_7; /* +0x0000009c  */
 union mem_prot_8Reg mem_prot_8; /* +0x000000a0  */
 union mem_prot_9Reg mem_prot_9; /* +0x000000a4  */
 union mem_prot_10Reg mem_prot_10; /* +0x000000a8  */
 union mem_prot_11Reg mem_prot_11; /* +0x000000ac  */
 union mem_prot_12Reg mem_prot_12; /* +0x000000b0  */
 union mem_prot_13Reg mem_prot_13; /* +0x000000b4  */
 union mem_prot_14Reg mem_prot_14; /* +0x000000b8  */
 union mem_prot_15Reg mem_prot_15; /* +0x000000bc  */
 union ext_prot_0Reg ext_prot_0; /* +0x000000c0  */
 union ext_prot_1Reg ext_prot_1; /* +0x000000c4  */
 union ext_prot_2Reg ext_prot_2; /* +0x000000c8  */
 union ext_prot_3Reg ext_prot_3; /* +0x000000cc  */
 union ext_prot_4Reg ext_prot_4; /* +0x000000d0  */
 union ext_prot_5Reg ext_prot_5; /* +0x000000d4  */
 union ext_prot_6Reg ext_prot_6; /* +0x000000d8  */
 union ext_prot_7Reg ext_prot_7; /* +0x000000dc  */
 uint32_t pad1[0x0020/4];
 union pwr_rst_0Reg pwr_rst_0; /* +0x00000100 ,NO_TEST */
 uint32_t pad2[0x00fc/4];
 uint32_t setw_status; /* +0x00000200 ,NO_TEST */
 uint32_t clearw_rawstat; /* +0x00000204 ,NO_TEST */
 uint32_t config_rise; /* +0x00000208 ,NO_MEM */
 uint32_t config_fall; /* +0x0000020c ,NO_MEM */
 uint32_t setw_config_rise; /* +0x00000210 ,NO_TEST */
 uint32_t clearw_config_rise; /* +0x00000214 ,NO_TEST */
 uint32_t setw_config_fall; /* +0x00000218 ,NO_TEST */
 uint32_t clearw_config_fall; /* +0x0000021c ,NO_TEST */
 uint32_t trigger_type; /* +0x00000220 ,NO_MEM */
 uint32_t setw_trigger_type; /* +0x00000224 ,NO_TEST */
 uint32_t clearw_trigger_type; /* +0x00000228 ,NO_TEST */
};
