[verilog]
include_paths = ["picorv32", "src"]

[option]
linter = true