0.6
2018.3
Dec  7 2018
00:33:28
C:/Xilinx/vivado_projects/test_model5/test_model5.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sim_1/new/top_tb.v,1692162651,verilog,,,,top_tb,,,,,,,,
C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/imports/Users/maxim/OneDrive/Documentos/Proyectos_vivado/hdl_design/crrs.v,1681255107,verilog,,C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/imports/Xilinx/vivado_projects/test_model3/test_model3.srcs/sources_1/imports/sources_1/new/micclk.v,,CRRS,,,,,,,,
C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/imports/Xilinx/vivado_projects/test_model3/test_model3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/hdl_design/pdm_rom.v,1691696293,verilog,,C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/new/top.v,,PDM_ROM,,,,,,,,
C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/imports/Xilinx/vivado_projects/test_model3/test_model3.srcs/sources_1/imports/sources_1/new/micclk.v,1691705082,verilog,,C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/imports/Xilinx/vivado_projects/test_model3/test_model3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/hdl_design/pdm_rom.v,,micclk,,,,,,,,
C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/new/top.v,1692162426,verilog,,C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sim_1/new/top_tb.v,,top,,,,,,,,
