$date
	Fri Jun 02 16:07:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Test $end
$var wire 1 ! Q1 $end
$var wire 1 " Q3_c $end
$var wire 1 # Q3_b $end
$var wire 1 $ Q3_a $end
$var wire 1 % Q3 $end
$var wire 1 & Q2_c $end
$var wire 1 ' Q2_b $end
$var wire 1 ( Q2_a $end
$var wire 1 ) Q2 $end
$var wire 1 * Q1_c $end
$var wire 1 + Q1_b $end
$var wire 1 , Q1_a $end
$var wire 1 - Q0_c $end
$var wire 1 . Q0_b $end
$var wire 1 / Q0_a $end
$var wire 1 0 Q0 $end
$var reg 1 1 I0 $end
$var reg 1 2 I0_a $end
$var reg 1 3 I0_b $end
$var reg 1 4 I0_c $end
$var reg 1 5 I1 $end
$var reg 1 6 I1_a $end
$var reg 1 7 I1_b $end
$var reg 1 8 I1_c $end
$scope module uut $end
$var wire 1 1 I0 $end
$var wire 1 5 I1 $end
$var wire 1 0 Q0 $end
$var wire 1 ! Q1 $end
$var wire 1 ) Q2 $end
$var wire 1 % Q3 $end
$var wire 1 9 n_I0 $end
$upscope $end
$scope module uut1 $end
$var wire 1 2 I0 $end
$var wire 1 6 I1 $end
$var wire 1 / Q0 $end
$var wire 1 , Q1 $end
$var wire 1 ( Q2 $end
$var wire 1 $ Q3 $end
$var wire 1 : n_I0 $end
$upscope $end
$scope module uut2 $end
$var wire 1 3 I0 $end
$var wire 1 7 I1 $end
$var reg 1 . Q0 $end
$var reg 1 + Q1 $end
$var reg 1 ' Q2 $end
$var reg 1 # Q3 $end
$upscope $end
$scope module uut3 $end
$var wire 1 4 I0 $end
$var wire 1 8 I1 $end
$var wire 2 ; temp [1:0] $end
$var reg 1 - Q0 $end
$var reg 1 * Q1 $end
$var reg 1 & Q2 $end
$var reg 1 " Q3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ;
1:
19
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1-
1.
0:
1/
09
b1 ;
14
13
12
10
11
#200
1&
0-
1'
0.
1(
1:
0/
1)
19
18
b10 ;
04
17
03
16
02
15
00
01
#300
0(
0)
1"
0&
1-
1#
0'
1.
0:
1/
1$
09
1%
b11 ;
14
13
12
10
11
#400
