decoupled
decoupling
latency
ep
multithreading
threads
l2
miss
multithreaded
ap
instructions
perceived
instruction
stalls
lockup
bus
cache
hiding
latencies
cycles
ipc
thread
turb3d
architecture
slots
slippage
load
superscalar
su2cor
misses
the ep
decoupled architecture
the ap
multithreaded decoupled
non decoupled
l2 latency
memory latency
load miss
miss latency
decoupled processor
ap and
issue slots
of decoupling
access execute
wait operand
a decoupled
latency tolerance
operand from
latency hiding
decoupling and
hiding effectiveness
decoupled access
lockup free
the decoupled
latency cycles
latency of
256 cycles
decoupled architectures
functional units
decoupling is
and the ep
the ap and
ap and the
multithreaded decoupled architecture
wait operand from
load miss latency
latency hiding effectiveness
decoupled access execute
the latency hiding
the multithreaded decoupled
l2 latency cycles
lockup free cache
the non decoupled
operand from fu
hiding effectiveness of
a decoupled processor
memory latency tolerance
a multithreaded decoupled
maximum performance with
store load forwarding
number of threads
a lockup free
between the ap
effectiveness of decoupling
external l2 bus
caused by misses
of decoupling and
the external l2
perceived load miss
decoupled multithreaded architecture
