{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-02-21 10:55:00.481832: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2023-02-21 10:55:00.586803: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:55:00.586821: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "2023-02-21 10:55:01.093382: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:55:01.093426: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:55:01.093431: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.\n"
     ]
    }
   ],
   "source": [
    "import tensorflow as tf\n",
    "from tensorflow import keras\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "from sklearn.model_selection import train_test_split\n",
    "from tensorflow.python.client import device_lib\n",
    "from tensorflow.keras.models import Model\n",
    "\n",
    "# Make numpy values easier to read.\n",
    "np.set_printoptions(precision=3, suppress=True,threshold=np.inf)\n",
    "pd.options.display.max_rows = 999"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [],
   "source": [
    "from sklearn.preprocessing import StandardScaler\n",
    "from sklearn.decomposition import PCA\n",
    "from imblearn.over_sampling import SMOTE\n",
    "\n",
    "df = pd.read_csv(\"kddcup99_csv.csv\")\n",
    "col2encode = [\"protocol_type\",\"service\",\"flag\"]\n",
    "ohe_col = pd.get_dummies(df[col2encode],columns=col2encode)\n",
    "df = df.drop(columns=col2encode)\n",
    "df_ohe = pd.concat([df,ohe_col],axis=1)\n",
    "\n",
    "attack_values = pd.unique(df_ohe[\"label\"].values.ravel())\n",
    "attack_values = attack_values[1:] ## Remove \"normal\" as it is not an attack\n",
    "\n",
    "### Create a dict to remap attack to True and normal to False\n",
    "d_attack = {\"normal\":False}\n",
    "for a in attack_values:\n",
    "    d_attack.update({a:True})\n",
    "\n",
    "label = df_ohe[\"label\"].map(d_attack)\n",
    "df_ohe = df_ohe.drop(columns=\"label\",axis=1)\n",
    "\n",
    "X_train, X_test, y_train, y_test = train_test_split(df_ohe, label, test_size=0.25, random_state=42)\n",
    "\n",
    "### SMOTE\n",
    "sm = SMOTE(random_state=42)\n",
    "X_train, y_train = sm.fit_resample(X_train, y_train)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(595040, 36)\n",
      "(123505, 36)\n",
      "(595040, 6, 6)\n",
      "(123505, 6, 6)\n"
     ]
    }
   ],
   "source": [
    "### Pre-processing\n",
    "\n",
    "scaler = StandardScaler()\n",
    "scaler.fit(X_train)\n",
    "X_sc_train = scaler.transform(X_train)\n",
    "X_sc_test = scaler.transform(X_test)\n",
    "\n",
    "\n",
    "NCOMPONENTS = 36\n",
    "\n",
    "pca = PCA(n_components=NCOMPONENTS)\n",
    "X_pca_train = pca.fit_transform(X_sc_train)\n",
    "X_pca_test = pca.transform(X_sc_test)\n",
    "\n",
    "print(X_pca_train.shape)\n",
    "print(X_pca_test.shape)\n",
    "\n",
    "X_pca_train  = X_pca_train.reshape(X_pca_train.shape[0],6,6)\n",
    "X_pca_test  = X_pca_test.reshape(X_pca_test.shape[0],6,6)\n",
    "\n",
    "print(X_pca_train.shape)\n",
    "print(X_pca_test.shape)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-02-21 10:57:30.743678: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:57:30.743814: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublas.so.11'; dlerror: libcublas.so.11: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:57:30.743861: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublasLt.so.11'; dlerror: libcublasLt.so.11: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:57:30.743906: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcufft.so.10'; dlerror: libcufft.so.10: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:57:30.743953: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcurand.so.10'; dlerror: libcurand.so.10: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:57:30.743995: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusolver.so.11'; dlerror: libcusolver.so.11: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:57:30.744037: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusparse.so.11'; dlerror: libcusparse.so.11: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:57:30.744079: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudnn.so.8'; dlerror: libcudnn.so.8: cannot open shared object file: No such file or directory\n",
      "2023-02-21 10:57:30.744099: W tensorflow/core/common_runtime/gpu/gpu_device.cc:1934] Cannot dlopen some GPU libraries. Please make sure the missing libraries mentioned above are installed properly if you would like to use GPU. Follow the guide at https://www.tensorflow.org/install/gpu for how to download and setup the required libraries for your platform.\n",
      "Skipping registering GPU devices...\n",
      "2023-02-21 10:57:30.748641: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/bertelem/Documents/env_python3/lib/python3.7/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n",
      "Model: \"qkeras\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 6, 6, 1)]         0         \n",
      "                                                                 \n",
      " fused_convbn (QConv2DBatchn  (None, 4, 4, 32)         449       \n",
      " orm)                                                            \n",
      "                                                                 \n",
      " conv_act1 (QActivation)     (None, 4, 4, 32)          0         \n",
      "                                                                 \n",
      " pool (MaxPooling2D)         (None, 2, 2, 32)          0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 128)               0         \n",
      "                                                                 \n",
      " bn_dense (BatchNormalizatio  (None, 128)              512       \n",
      " n)                                                              \n",
      "                                                                 \n",
      " output_dense (Dense)        (None, 1)                 129       \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 1,090\n",
      "Trainable params: 769\n",
      "Non-trainable params: 321\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "\n",
    "from keras import Input\n",
    "from keras.regularizers import l1\n",
    "from keras.layers import MaxPooling2D, Flatten, BatchNormalization, Dense\n",
    "from qkeras import QConv2DBatchnorm, QActivation, QDense\n",
    "\n",
    "x = x_in = Input(shape=(6,6,1))\n",
    "\n",
    "x = QConv2DBatchnorm(32, kernel_size=(3,3), strides=(1,1),\n",
    "                     kernel_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                     bias_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                     kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), use_bias=True,\n",
    "                     name='fused_convbn')(x)\n",
    "x = QActivation('quantized_relu(6)',name='conv_act1')(x)\n",
    "x = MaxPooling2D(pool_size = (2,2),name='pool')(x)\n",
    "x = Flatten()(x)\n",
    "x = BatchNormalization(name='bn_dense')(x)\n",
    "x_out = Dense(1,\n",
    "           name='output_dense')(x)\n",
    "#x_out = Activation('softmax',name='output_softmax')(x)\n",
    "model = Model(inputs=[x_in], outputs=[x_out], name='qkeras')\n",
    "\n",
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/10\n",
      "9298/9298 [==============================] - 67s 7ms/step - loss: 0.2811 - accuracy: 0.9781 - val_loss: 0.1189 - val_accuracy: 0.9905\n",
      "Epoch 2/10\n",
      "9298/9298 [==============================] - 65s 7ms/step - loss: 0.1271 - accuracy: 0.9903 - val_loss: 0.1181 - val_accuracy: 0.9921\n",
      "Epoch 3/10\n",
      "9298/9298 [==============================] - 66s 7ms/step - loss: 0.0750 - accuracy: 0.9945 - val_loss: 0.0699 - val_accuracy: 0.9946\n",
      "Epoch 4/10\n",
      "9298/9298 [==============================] - 66s 7ms/step - loss: 0.0657 - accuracy: 0.9950 - val_loss: 0.1614 - val_accuracy: 0.9883\n",
      "Epoch 5/10\n",
      "9298/9298 [==============================] - 63s 7ms/step - loss: 0.0387 - accuracy: 0.9971 - val_loss: 0.0362 - val_accuracy: 0.9975\n",
      "Epoch 6/10\n",
      "9298/9298 [==============================] - 65s 7ms/step - loss: 0.0453 - accuracy: 0.9968 - val_loss: 0.1138 - val_accuracy: 0.9917\n",
      "Epoch 7/10\n",
      "9298/9298 [==============================] - 64s 7ms/step - loss: 0.0961 - accuracy: 0.9934 - val_loss: 0.0310 - val_accuracy: 0.9980\n",
      "Epoch 8/10\n",
      "9298/9298 [==============================] - 62s 7ms/step - loss: 0.0320 - accuracy: 0.9979 - val_loss: 0.0445 - val_accuracy: 0.9969\n",
      "Epoch 9/10\n",
      "9298/9298 [==============================] - 64s 7ms/step - loss: 0.0347 - accuracy: 0.9975 - val_loss: 0.1279 - val_accuracy: 0.9912\n",
      "Epoch 10/10\n",
      "9298/9298 [==============================] - 64s 7ms/step - loss: 0.0349 - accuracy: 0.9974 - val_loss: 0.0569 - val_accuracy: 0.9963\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<keras.callbacks.History at 0x7f32039d4048>"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model.compile(\n",
    "    optimizer=keras.optimizers.Adam(learning_rate=1e-3),\n",
    "    loss=keras.losses.BinaryCrossentropy(),\n",
    "    metrics =['accuracy']\n",
    ")\n",
    "\n",
    "model.fit(X_pca_train, y_train, batch_size=64, epochs=10,validation_data=(X_pca_test,y_test))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Evaluate on test data\n",
      "3860/3860 [==============================] - 10s 3ms/step - loss: 0.0569 - accuracy: 0.9963\n",
      "test acc: [0.056946538388729095, 0.9963240623474121]\n"
     ]
    }
   ],
   "source": [
    "print(\"Evaluate on test data\")\n",
    "results = model.evaluate(X_pca_test, y_test)\n",
    "print(\"test acc:\", results)\n",
    "#model.save(\"model3\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow_model_optimization.sparsity.keras import strip_pruning\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "\n",
    "co = {}\n",
    "_add_supported_quantized_objects(co)\n",
    "co['PruneLowMagnitude'] = pruning_wrapper.PruneLowMagnitude\n",
    "\n",
    "qmodel  = strip_pruning(model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: Input\n",
      "Layer name: fused_convbn, layer type: QConv2DBatchnorm\n",
      "Layer name: conv_act1, layer type: QActivation\n",
      "Layer name: pool, layer type: MaxPooling2D\n",
      "Layer name: bn_dense, layer type: BatchNormalization\n",
      "Layer name: output_dense, layer type: Dense\n",
      "  -> Activation (linear), layer name: output_dense\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 6, 6, 1]], output shape: [None, 6, 6, 1]\n",
      "Layer name: fused_convbn, layer type: QConv2DBatchnorm, input shapes: [[None, 6, 6, 1]], output shape: [None, 4, 4, 32]\n",
      "Layer name: conv_act1, layer type: Activation, input shapes: [[None, 4, 4, 32]], output shape: [None, 4, 4, 32]\n",
      "Layer name: pool, layer type: MaxPooling2D, input shapes: [[None, 4, 4, 32]], output shape: [None, 2, 2, 32]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 2, 2, 32]], output shape: [None, 128]\n",
      "Layer name: bn_dense, layer type: BatchNormalization, input shapes: [[None, 128]], output shape: [None, 128]\n",
      "Layer name: output_dense, layer type: Dense, input shapes: [[None, 128]], output shape: [None, 1]\n",
      "Creating HLS model\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "import plotting\n",
    "import os\n",
    "\n",
    "os.environ['PATH'] = '/opt/Xilinx/Vivado/2019.2/bin:' + os.environ['PATH']\n",
    "\n",
    "# Then the QKeras model\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND'\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "\n",
    "hls_config_q = hls4ml.utils.config_from_keras_model(qmodel, granularity='name')\n",
    "hls_config_q['Model']['ReuseFactor'] = 1\n",
    "hls_config_q['Model']['Precision'] = 'ap_fixed<6,0>'\n",
    "  \n",
    "cfg_q = hls4ml.converters.create_config(backend='Vivado')\n",
    "cfg_q['IOType']     = 'io_stream' # Must set this if using CNNs!\n",
    "cfg_q['HLSConfig']  = hls_config_q\n",
    "cfg_q['KerasModel'] = qmodel\n",
    "cfg_q['OutputDir']  = 'quantized_pruned_cnn/'\n",
    "cfg_q['XilinxPart'] = 'xc7z020clg484-1'\n",
    "cfg_q['ClockPeriod'] = 10\n",
    "\n",
    "  \n",
    "hls_model_q = hls4ml.converters.keras_to_hls(cfg_q)\n",
    "hls_model_q.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'bertelem' on host 'tdell5823.ensieta.ecole' (Linux_x86_64 version 4.19.0-22-amd64) on Tue Feb 21 11:20:42 CET 2023\n",
      "INFO: [HLS 200-10] On os Debian GNU/Linux 10 (buster)\n",
      "INFO: [HLS 200-10] In directory '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 60.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2\n",
      "WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9\n",
      "WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:68\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:75\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 23624 ; free virtual = 26140\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 23624 ; free virtual = 26140\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'void nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'void nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:224).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:235).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:285).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:277).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:224).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:235).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:238).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:251).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:46).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 946.219 ; gain = 531.512 ; free physical = 23512 ; free virtual = 26044\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.711 ; gain = 654.004 ; free physical = 23458 ; free virtual = 25994\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:52) into a 768-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:265) into a 192-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>'.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:234) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:48) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LinearActLoop' (firmware/nnet_utils/nnet_activation_stream.h:38) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:15:50).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:188:82).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:188:75).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) because its parent loop or function is pipelined.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:175) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 127.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 4.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:55) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 128.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:283) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 128.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 128.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:227) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:191) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:202) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:25) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:172) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 's7.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_batchnorm_stream.h:63:148), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 's7.V'  in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'b7.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_batchnorm_stream.h:63:148), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): \n",
      "\t 'Block__proc'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_mult.h:20:9)...126 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)...267 expression(s) balanced.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1100.719 ; gain = 686.012 ; free physical = 23335 ; free virtual = 25875\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:233:80) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' to 'shift_line_buffer<array<ap_ufixed,32u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed,1u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' to 'relu<array,array<ap_ufixed,32u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>' (firmware/nnet_utils/nnet_common.h:55:43)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'pooling2d_cl<array,array<ap_fixed,32u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' to 'normalize<array,array<ap_fixed,128u>,config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:48:148)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' to 'linear<array,array<ap_fixed,32u>,linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:38:70)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' to 'linear<array,array<ap_fixed,1u>,linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:38:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' (firmware/nnet_utils/nnet_mult.h:20:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1212.715 ; gain = 798.008 ; free physical = 23217 ; free virtual = 25769\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,1u>,config2>' to 'shift_line_buffer_array_ap_fixed_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,32u>,linear_config3>' to 'linear_array_array_ap_fixed_32u_linear_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_ufixed,32u>,relu_config4>' to 'relu_array_array_ap_ufixed_32u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed,32u>,config5>' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>' to 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,32u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_32u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array,array<ap_fixed,128u>,config7>' to 'normalize_array_array_ap_fixed_128u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,1u>,linear_config9>' to 'linear_array_array_ap_fixed_1u_linear_config9_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 44.09 seconds; current allocated memory: 481.997 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 482.041 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,1u>,config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 482.140 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 482.246 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 485.423 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 489.824 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_32u_linear_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'LinearActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 490.400 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 491.400 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 491.826 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 493.096 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed,32u>,config5>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 493.902 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 494.885 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 494.923 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 494.984 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 496.610 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 499.051 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_array_ap_fixed_128u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 501.221 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 506.252 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 509.021 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 513.016 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 513.933 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 516.817 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_1u_linear_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear<array,array<ap_fixed,1u>,linear_config9>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 517.183 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 517.259 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 518.579 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.31 seconds; current allocated memory: 527.092 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 528.135 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_1182_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffercud' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_1u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 528.754 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 534.593 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_32u_linear_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_32u_linear_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 551.876 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_ufixed_32u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_ufixed_32u_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 555.983 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffeOg' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufffYi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffg8j' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_4' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffhbi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_5' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffibs' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_6' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffjbC' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_7' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffkbM' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_8' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufflbW' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_9' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffmb6' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_10' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffncg' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_11' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffocq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_12' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffpcA' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_13' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffqcK' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_14' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffrcU' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_15' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffsc4' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_16' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufftde' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_17' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffudo' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_18' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffvdy' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_19' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffwdI' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_20' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffxdS' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_21' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffyd2' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_22' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffzec' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_23' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffAem' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_24' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffBew' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_25' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffCeG' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_26' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffDeQ' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_27' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffEe0' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_28' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffFfa' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_29' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffGfk' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_30' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffHfu' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_31' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffIfE' due to the length limit 60\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_32u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 597.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 600.717 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_32u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 625.621 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_array_ap_fixed_128u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 62 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_array_ap_fixed_128u_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 640.818 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 656.095 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 691.744 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_1u_linear_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_1u_linear_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 695.431 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 705.679 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 116.82 MHz\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_20_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_21_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_22_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_23_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_24_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_25_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_26_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_27_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_28_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_29_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_30_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_31_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_U(start_for_linear_array_array_ap_fixed_32u_linear_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_U(start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_U(start_for_normalize_array_array_ap_fixed_128u_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U(start_for_linear_array_array_ap_fixed_1u_linear_config9_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1468.715 ; gain = 1054.008 ; free physical = 22891 ; free virtual = 25517\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h1m14s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# add_files myproject_prj/solution1/syn/vhdl\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "# synth_design -top myproject -part xc7z020clg484-1\n",
      "Command: synth_design -top myproject -part xc7z020clg484-1\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 12542 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1757.777 ; gain = 216.480 ; free physical = 22204 ; free virtual = 24827\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]\n",
      "INFO: [Synth 8-3491] module 'Block_proc' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:12' bound to instance 'Block_proc_U0' of component 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3502]\n",
      "INFO: [Synth 8-638] synthesizing module 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:38]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:41]\n",
      "INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]\n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0' of component 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3516]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:126]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:199]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:202]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:216]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1117]\n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1176]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:49]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:52]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:80]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "\tParameter AddressRange bound to: 6 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' (2#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' (3#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_1182_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:94]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' (4#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1202]\n",
      "INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'ibuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (5#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'obuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (6#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "INFO: [Synth 8-256] done synthesizing module 'regslice_both' (7#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' (8#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:126]\n",
      "INFO: [Synth 8-3491] module 'linear_array_array_ap_fixed_32u_linear_config3_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:12' bound to instance 'linear_array_array_ap_fixed_32u_linear_config3_U0' of component 'linear_array_array_ap_fixed_32u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3628]\n",
      "INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_32u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:219]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:239]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:242]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:246]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:327]\n",
      "INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_32u_linear_config3_s' (9#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'relu_array_array_ap_ufixed_32u_relu_config4_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:12' bound to instance 'relu_array_array_ap_ufixed_32u_relu_config4_U0' of component 'relu_array_array_ap_ufixed_32u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3833]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:219]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:240]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:243]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:247]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:395]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' (10#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_32u_config5_U0' of component 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:4038]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:219]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:241]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:244]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:316]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:723]\n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:983]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:248]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:257]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:260]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:378]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:74]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:12' bound to instance 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' (11#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' (12#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:74]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:392]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:406]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:420]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_4_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:434]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_5_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:448]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_6_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:462]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_7_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:476]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_8_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:490]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_9_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:504]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_10_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:518]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_11_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:532]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_12_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:546]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_13_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:560]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_14_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:574]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_15_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:588]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_16_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:602]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_17_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:616]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_18_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:630]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_19_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:644]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_20_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:658]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_21_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:672]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_22_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:686]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_23_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:700]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_24_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:714]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_25_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:728]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_26_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:742]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_27_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:756]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_28_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:770]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_29_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:784]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_30_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:798]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_31_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:812]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' (13#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:248]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_s_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1217]\n",
      "INFO: [Synth 8-638] synthesizing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' (14#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:23]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_1_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1226]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_2_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1235]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_3_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1244]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_4_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1253]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_5_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1262]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_6_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1271]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_7_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1280]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_8_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1289]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_9_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1298]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_10_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1307]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_11_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1316]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_12_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1325]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_13_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1334]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_14_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1343]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_15_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1352]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_16_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1630' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1361]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_17_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1638' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1370]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_18_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1646' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1379]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_19_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1654' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1388]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_20_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1662' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1397]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_21_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1670' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1406]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_22_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1678' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1415]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_23_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1686' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1424]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_24_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1694' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1433]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_25_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1702' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1442]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_26_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1710' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1451]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_27_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1718' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1460]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_28_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1726' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1469]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_29_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1734' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1478]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_30_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1742' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1487]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'p_0_31_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1750' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1496]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' (15#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'normalize_array_array_ap_fixed_128u_config7_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:12' bound to instance 'normalize_array_array_ap_fixed_128u_config7_U0' of component 'normalize_array_array_ap_fixed_128u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:4243]\n",
      "INFO: [Synth 8-638] synthesizing module 'normalize_array_array_ap_fixed_128u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:507]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:983]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:986]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:990]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1567]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U338' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1897]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (16#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U339' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1915]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U340' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1933]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U341' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1951]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U342' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1969]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U343' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1987]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U344' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2005]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U345' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2023]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U346' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2041]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U347' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2059]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U348' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2077]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U349' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2095]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U350' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2113]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U351' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2131]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U352' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2149]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U353' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2167]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U354' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2185]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U355' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2203]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U356' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2221]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U357' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2239]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U358' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2257]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_1287_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1287_16_1_1.vhd:277]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_1287_16_1_1' (17#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1287_16_1_1.vhd:277]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'normalize_array_array_ap_fixed_128u_config7_s' (18#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:507]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:414]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:431]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:434]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:566]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:698]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:147]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (19#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:147]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' (20#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:414]\n",
      "INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:39]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:42]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' (21#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A_shiftReg' (22#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A' (23#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (24#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (25#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A_shiftReg' (26#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A' (27#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (28#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (29#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg' (30#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0' (31#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg' (32#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0' (33#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' (34#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0' (35#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg' (36#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0' (37#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg' (38#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' (39#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' (40#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' (41#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:8611]\n",
      "WARNING: [Synth 8-6014] Unused sequential element conv_2d_cl_array_array_ap_fixed_32u_config2_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:8622]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (42#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]\n",
      "WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design fifo_w6_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s has unconnected port ap_rst\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[5]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[4]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[3]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[2]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[1]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[0]\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port ce0\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.527 ; gain = 329.230 ; free physical = 22175 ; free virtual = 24802\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1885.371 ; gain = 344.074 ; free physical = 22182 ; free virtual = 24809\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7z020clg484-1\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1893.375 ; gain = 352.078 ; free physical = 22182 ; free virtual = 24809\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7z020clg484-1\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_1183_reg[15:0]' into 'kernel_data_V_1183_ret_reg_44130_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1375]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_2_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1386]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_4_reg[15:0]' into 'kernel_data_V_4_ret_reg_44173_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1397]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_5_reg[15:0]' into 'kernel_data_V_5_ret_reg_44198_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1408]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_7_reg[15:0]' into 'kernel_data_V_7_ret_reg_44222_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1419]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_8_reg[15:0]' into 'kernel_data_V_8_ret_reg_44246_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1430]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_0_ret_reg_44102_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_3_ret_reg_44074_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_44051_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1664]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_44198_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1712]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_44246_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1713]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_3_ret_reg_44074_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_2_reg_44114_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1746]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_reg_44062_reg[14:0]' into 'kernel_data_V_6_ret_reg_44051_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1752]\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:102]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2028.812 ; gain = 487.516 ; free physical = 21913 ; free virtual = 24545\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 5     \n",
      "\t   3 Input     15 Bit       Adders := 66    \n",
      "\t   2 Input     15 Bit       Adders := 20    \n",
      "\t   3 Input     14 Bit       Adders := 4     \n",
      "\t   2 Input     14 Bit       Adders := 1     \n",
      "\t   3 Input     13 Bit       Adders := 7     \n",
      "\t   3 Input     12 Bit       Adders := 4     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "\t   2 Input     10 Bit       Adders := 32    \n",
      "\t   3 Input      9 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 61    \n",
      "\t   3 Input      6 Bit       Adders := 15    \n",
      "\t   5 Input      6 Bit       Adders := 17    \n",
      "\t   8 Input      6 Bit       Adders := 15    \n",
      "\t   4 Input      6 Bit       Adders := 6     \n",
      "\t   6 Input      6 Bit       Adders := 10    \n",
      "\t   7 Input      6 Bit       Adders := 3     \n",
      "\t   2 Input      5 Bit       Adders := 117   \n",
      "\t   2 Input      4 Bit       Adders := 14    \n",
      "\t   2 Input      3 Bit       Adders := 38    \n",
      "\t   2 Input      2 Bit       Adders := 139   \n",
      "+---XORs : \n",
      "\t   2 Input      6 Bit         XORs := 1     \n",
      "\t   2 Input      1 Bit         XORs := 2     \n",
      "+---Registers : \n",
      "\t              768 Bit    Registers := 1     \n",
      "\t               32 Bit    Registers := 10    \n",
      "\t               17 Bit    Registers := 4     \n",
      "\t               16 Bit    Registers := 51    \n",
      "\t               15 Bit    Registers := 39    \n",
      "\t               13 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 693   \n",
      "\t                5 Bit    Registers := 109   \n",
      "\t                4 Bit    Registers := 3     \n",
      "\t                3 Bit    Registers := 38    \n",
      "\t                2 Bit    Registers := 140   \n",
      "\t                1 Bit    Registers := 598   \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 8     \n",
      "\t   2 Input     17 Bit        Muxes := 2     \n",
      "\t   2 Input     16 Bit        Muxes := 321   \n",
      "\t   3 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input      6 Bit        Muxes := 161   \n",
      "\t   7 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 96    \n",
      "\t   4 Input      3 Bit        Muxes := 2     \n",
      "\t   3 Input      3 Bit        Muxes := 1     \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   6 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 40    \n",
      "\t   4 Input      2 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 855   \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module myproject \n",
      "Detailed RTL Component Info : \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 2     \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module Block_proc \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module shift_line_buffer_array_ap_fixed_1u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "Module xil_defaultlib_ibuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_array_ap_fixed_32u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   3 Input     15 Bit       Adders := 65    \n",
      "\t   2 Input     15 Bit       Adders := 19    \n",
      "\t   2 Input      6 Bit       Adders := 36    \n",
      "\t   3 Input      6 Bit       Adders := 9     \n",
      "\t   5 Input      6 Bit       Adders := 8     \n",
      "\t   8 Input      6 Bit       Adders := 15    \n",
      "\t   4 Input      6 Bit       Adders := 6     \n",
      "\t   6 Input      6 Bit       Adders := 10    \n",
      "\t   7 Input      6 Bit       Adders := 1     \n",
      "+---XORs : \n",
      "\t   2 Input      6 Bit         XORs := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 8     \n",
      "\t               16 Bit    Registers := 18    \n",
      "\t               15 Bit    Registers := 39    \n",
      "\t                6 Bit    Registers := 168   \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 15    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 6     \n",
      "\t   2 Input     16 Bit        Muxes := 6     \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   3 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 13    \n",
      "Module linear_array_array_ap_fixed_32u_linear_config3_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module relu_array_array_ap_ufixed_32u_relu_config4_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 32    \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 7     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 32    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module shift_line_buffer_array_ap_ufixed_32u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module pooling2d_cl_array_array_ap_fixed_32u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 128   \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 13    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 2     \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 10    \n",
      "Module myproject_mux_42_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_1287_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 127   \n",
      "Module normalize_array_array_ap_fixed_128u_config7_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 32    \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t              768 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 32    \n",
      "\t               13 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 31    \n",
      "\t                3 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 9     \n",
      "+---Muxes : \n",
      "\t   3 Input     13 Bit        Muxes := 1     \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     15 Bit       Adders := 1     \n",
      "\t   2 Input     15 Bit       Adders := 1     \n",
      "\t   3 Input     14 Bit       Adders := 4     \n",
      "\t   2 Input     14 Bit       Adders := 1     \n",
      "\t   3 Input     13 Bit       Adders := 7     \n",
      "\t   3 Input     12 Bit       Adders := 4     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "\t   3 Input      9 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 25    \n",
      "\t   5 Input      6 Bit       Adders := 9     \n",
      "\t   3 Input      6 Bit       Adders := 6     \n",
      "\t   7 Input      6 Bit       Adders := 2     \n",
      "\t   2 Input      5 Bit       Adders := 18    \n",
      "\t   2 Input      4 Bit       Adders := 14    \n",
      "\t   2 Input      3 Bit       Adders := 5     \n",
      "\t   2 Input      2 Bit       Adders := 4     \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 78    \n",
      "\t                5 Bit    Registers := 10    \n",
      "\t                4 Bit    Registers := 3     \n",
      "Module dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 128   \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   7 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module linear_array_array_ap_fixed_1u_linear_config9_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w6_d16_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_linear_array_array_ap_fixed_32u_linear_config3_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_normalize_array_array_ap_fixed_128u_config7_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 220 (col length:60)\n",
      "BRAMs: 280 (col length: RAMB18 60 RAMB36 30)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_44102_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_7_reg_44259_reg[14:0]' into 'trunc_ln269_7_reg_44259_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_7_reg_44259_reg[14:0]' into 'trunc_ln269_7_reg_44259_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_4_reg_44184_reg[14:0]' into 'trunc_ln269_4_reg_44184_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1748]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_5_reg_44210_reg[14:0]' into 'trunc_ln269_5_reg_44210_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1714]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_44102_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_44102_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_4_reg_44184_reg[14:0]' into 'trunc_ln269_4_reg_44184_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1748]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_2_ret_reg_44160_reg[15:0]' into 'kernel_data_V_2_ret_reg_44160_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_44086_reg[14:0]' into 'trunc_ln269_1_reg_44086_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1620]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_4_reg_44184_reg[14:0]' into 'trunc_ln269_4_reg_44184_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1748]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_6_reg_44233_reg[14:0]' into 'trunc_ln269_6_reg_44233_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1750]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_7_reg_44259_reg[14:0]' into 'trunc_ln269_7_reg_44259_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_6_reg_44233_reg[14:0]' into 'trunc_ln269_6_reg_44233_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1750]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_5_reg_44210_reg[14:0]' into 'trunc_ln269_5_reg_44210_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1714]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_6_reg_44233_reg[14:0]' into 'trunc_ln269_6_reg_44233_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1750]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_7_reg_44259_reg[14:0]' into 'trunc_ln269_7_reg_44259_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_44102_reg[14:0]' into 'kernel_data_V_0_ret_reg_44102_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1742]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_6_ret_reg_44051_reg[14:0]' into 'kernel_data_V_6_ret_reg_44051_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1664]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_3_reg_44144_reg[14:0]' into 'trunc_ln269_3_reg_44144_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1747]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_loc_1_reg_827_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1417]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_44222_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1417]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_loc_1_reg_837_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1428]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_44246_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1428]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_loc_1_reg_807_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1395]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_ret_reg_44173_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1395]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_loc_1_reg_817_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1406]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_44198_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1406]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_loc_1_reg_787_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1373]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_ret_reg_44130_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1373]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_loc_1_reg_797_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_ret_reg_44160_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1384]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_fu_1043_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register kernel_data_V_0_ret_reg_44102_reg is absorbed into DSP mul_ln1118_fu_1043_p2.\n",
      "DSP Report: operator mul_ln1118_fu_1043_p2 is absorbed into DSP mul_ln1118_fu_1043_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_161_fu_862_p2, operation Mode is: A''*(B:0x17).\n",
      "DSP Report: register tmp_data_0_V_reg_44035_reg is absorbed into DSP mul_ln1118_161_fu_862_p2.\n",
      "DSP Report: register trunc_ln269_7_reg_44259_reg is absorbed into DSP mul_ln1118_161_fu_862_p2.\n",
      "DSP Report: operator mul_ln1118_161_fu_862_p2 is absorbed into DSP mul_ln1118_161_fu_862_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_151_fu_1027_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register trunc_ln269_4_reg_44184_reg is absorbed into DSP mul_ln1118_151_fu_1027_p2.\n",
      "DSP Report: operator mul_ln1118_151_fu_1027_p2 is absorbed into DSP mul_ln1118_151_fu_1027_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_141_fu_1008_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register kernel_data_V_2_ret_reg_44160_reg is absorbed into DSP mul_ln1118_141_fu_1008_p2.\n",
      "DSP Report: operator mul_ln1118_141_fu_1008_p2 is absorbed into DSP mul_ln1118_141_fu_1008_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_154_fu_1087_p2, operation Mode is: A2*(B:0x3ffe6).\n",
      "DSP Report: register trunc_ln269_5_reg_44210_reg is absorbed into DSP mul_ln1118_154_fu_1087_p2.\n",
      "DSP Report: operator mul_ln1118_154_fu_1087_p2 is absorbed into DSP mul_ln1118_154_fu_1087_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_142_fu_856_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register kernel_data_V_2_ret_reg_44160_reg is absorbed into DSP mul_ln1118_142_fu_856_p2.\n",
      "DSP Report: operator mul_ln1118_142_fu_856_p2 is absorbed into DSP mul_ln1118_142_fu_856_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_147_fu_935_p2, operation Mode is: A2*(B:0x3ffe9).\n",
      "DSP Report: register trunc_ln269_1_reg_44086_reg is absorbed into DSP mul_ln1118_147_fu_935_p2.\n",
      "DSP Report: operator mul_ln1118_147_fu_935_p2 is absorbed into DSP mul_ln1118_147_fu_935_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_148_fu_1044_p2, operation Mode is: A2*(B:0x1a).\n",
      "DSP Report: register trunc_ln269_1_reg_44086_reg is absorbed into DSP mul_ln1118_148_fu_1044_p2.\n",
      "DSP Report: operator mul_ln1118_148_fu_1044_p2 is absorbed into DSP mul_ln1118_148_fu_1044_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_135_fu_964_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register trunc_ln269_3_reg_44144_reg is absorbed into DSP mul_ln1118_135_fu_964_p2.\n",
      "DSP Report: operator mul_ln1118_135_fu_964_p2 is absorbed into DSP mul_ln1118_135_fu_964_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_143_fu_898_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register kernel_data_V_2_ret_reg_44160_reg is absorbed into DSP mul_ln1118_143_fu_898_p2.\n",
      "DSP Report: operator mul_ln1118_143_fu_898_p2 is absorbed into DSP mul_ln1118_143_fu_898_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_144_fu_1093_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register kernel_data_V_2_ret_reg_44160_reg is absorbed into DSP mul_ln1118_144_fu_1093_p2.\n",
      "DSP Report: operator mul_ln1118_144_fu_1093_p2 is absorbed into DSP mul_ln1118_144_fu_1093_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_149_fu_874_p2, operation Mode is: A2*(B:0x16).\n",
      "DSP Report: register trunc_ln269_1_reg_44086_reg is absorbed into DSP mul_ln1118_149_fu_874_p2.\n",
      "DSP Report: operator mul_ln1118_149_fu_874_p2 is absorbed into DSP mul_ln1118_149_fu_874_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_150_fu_847_p2, operation Mode is: A2*(B:0x3ffed).\n",
      "DSP Report: register trunc_ln269_1_reg_44086_reg is absorbed into DSP mul_ln1118_150_fu_847_p2.\n",
      "DSP Report: operator mul_ln1118_150_fu_847_p2 is absorbed into DSP mul_ln1118_150_fu_847_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_153_fu_875_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register trunc_ln269_4_reg_44184_reg is absorbed into DSP mul_ln1118_153_fu_875_p2.\n",
      "DSP Report: operator mul_ln1118_153_fu_875_p2 is absorbed into DSP mul_ln1118_153_fu_875_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_136_fu_1108_p2, operation Mode is: A2*(B:0x13).\n",
      "DSP Report: register trunc_ln269_3_reg_44144_reg is absorbed into DSP mul_ln1118_136_fu_1108_p2.\n",
      "DSP Report: operator mul_ln1118_136_fu_1108_p2 is absorbed into DSP mul_ln1118_136_fu_1108_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_157_fu_995_p2, operation Mode is: A2*(B:0x3ffe5).\n",
      "DSP Report: register trunc_ln269_6_reg_44233_reg is absorbed into DSP mul_ln1118_157_fu_995_p2.\n",
      "DSP Report: operator mul_ln1118_157_fu_995_p2 is absorbed into DSP mul_ln1118_157_fu_995_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_137_fu_888_p2, operation Mode is: A2*(B:0x15).\n",
      "DSP Report: register trunc_ln269_3_reg_44144_reg is absorbed into DSP mul_ln1118_137_fu_888_p2.\n",
      "DSP Report: operator mul_ln1118_137_fu_888_p2 is absorbed into DSP mul_ln1118_137_fu_888_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_162_fu_1030_p2, operation Mode is: A''*(B:0x13).\n",
      "DSP Report: register tmp_data_0_V_reg_44035_reg is absorbed into DSP mul_ln1118_162_fu_1030_p2.\n",
      "DSP Report: register trunc_ln269_7_reg_44259_reg is absorbed into DSP mul_ln1118_162_fu_1030_p2.\n",
      "DSP Report: operator mul_ln1118_162_fu_1030_p2 is absorbed into DSP mul_ln1118_162_fu_1030_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_155_fu_1088_p2, operation Mode is: A2*(B:0x3ffeb).\n",
      "DSP Report: register trunc_ln269_5_reg_44210_reg is absorbed into DSP mul_ln1118_155_fu_1088_p2.\n",
      "DSP Report: operator mul_ln1118_155_fu_1088_p2 is absorbed into DSP mul_ln1118_155_fu_1088_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_163_fu_927_p2, operation Mode is: A''*(B:0x3ffe3).\n",
      "DSP Report: register tmp_data_0_V_reg_44035_reg is absorbed into DSP mul_ln1118_163_fu_927_p2.\n",
      "DSP Report: register trunc_ln269_7_reg_44259_reg is absorbed into DSP mul_ln1118_163_fu_927_p2.\n",
      "DSP Report: operator mul_ln1118_163_fu_927_p2 is absorbed into DSP mul_ln1118_163_fu_927_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_139_fu_979_p2, operation Mode is: A2*(B:0x3ffea).\n",
      "DSP Report: register trunc_ln269_3_reg_44144_reg is absorbed into DSP mul_ln1118_139_fu_979_p2.\n",
      "DSP Report: operator mul_ln1118_139_fu_979_p2 is absorbed into DSP mul_ln1118_139_fu_979_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_reg_16216_reg, operation Mode is: (A2*B)'.\n",
      "DSP Report: register tmp_data_V_0_reg_20202_reg is absorbed into DSP mul_ln1118_reg_16216_reg.\n",
      "DSP Report: register mul_ln1118_reg_16216_reg is absorbed into DSP mul_ln1118_reg_16216_reg.\n",
      "DSP Report: operator mul_ln1118_fu_3720_p2 is absorbed into DSP mul_ln1118_reg_16216_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1_fu_3705_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_1_reg_20207_reg is absorbed into DSP mul_ln1118_1_fu_3705_p2.\n",
      "DSP Report: register mul_ln1118_1_fu_3705_p2 is absorbed into DSP mul_ln1118_1_fu_3705_p2.\n",
      "DSP Report: operator mul_ln1118_1_fu_3705_p2 is absorbed into DSP mul_ln1118_1_fu_3705_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_2_fu_3715_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_2_reg_20212_reg is absorbed into DSP mul_ln1118_2_fu_3715_p2.\n",
      "DSP Report: register mul_ln1118_2_fu_3715_p2 is absorbed into DSP mul_ln1118_2_fu_3715_p2.\n",
      "DSP Report: operator mul_ln1118_2_fu_3715_p2 is absorbed into DSP mul_ln1118_2_fu_3715_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_3_fu_3784_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_312582_reg_20217_reg is absorbed into DSP mul_ln1118_3_fu_3784_p2.\n",
      "DSP Report: register mul_ln1118_3_fu_3784_p2 is absorbed into DSP mul_ln1118_3_fu_3784_p2.\n",
      "DSP Report: operator mul_ln1118_3_fu_3784_p2 is absorbed into DSP mul_ln1118_3_fu_3784_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_4_fu_3708_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_4_reg_20222_reg is absorbed into DSP mul_ln1118_4_fu_3708_p2.\n",
      "DSP Report: register mul_ln1118_4_fu_3708_p2 is absorbed into DSP mul_ln1118_4_fu_3708_p2.\n",
      "DSP Report: operator mul_ln1118_4_fu_3708_p2 is absorbed into DSP mul_ln1118_4_fu_3708_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_5_fu_3739_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_5_reg_20227_reg is absorbed into DSP mul_ln1118_5_fu_3739_p2.\n",
      "DSP Report: register mul_ln1118_5_fu_3739_p2 is absorbed into DSP mul_ln1118_5_fu_3739_p2.\n",
      "DSP Report: operator mul_ln1118_5_fu_3739_p2 is absorbed into DSP mul_ln1118_5_fu_3739_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_6_fu_3789_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_6_reg_20232_reg is absorbed into DSP mul_ln1118_6_fu_3789_p2.\n",
      "DSP Report: register mul_ln1118_6_fu_3789_p2 is absorbed into DSP mul_ln1118_6_fu_3789_p2.\n",
      "DSP Report: operator mul_ln1118_6_fu_3789_p2 is absorbed into DSP mul_ln1118_6_fu_3789_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_7_fu_3727_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_7_reg_20237_reg is absorbed into DSP mul_ln1118_7_fu_3727_p2.\n",
      "DSP Report: register mul_ln1118_7_fu_3727_p2 is absorbed into DSP mul_ln1118_7_fu_3727_p2.\n",
      "DSP Report: operator mul_ln1118_7_fu_3727_p2 is absorbed into DSP mul_ln1118_7_fu_3727_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_8_fu_3744_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_8_reg_20242_reg is absorbed into DSP mul_ln1118_8_fu_3744_p2.\n",
      "DSP Report: register mul_ln1118_8_fu_3744_p2 is absorbed into DSP mul_ln1118_8_fu_3744_p2.\n",
      "DSP Report: operator mul_ln1118_8_fu_3744_p2 is absorbed into DSP mul_ln1118_8_fu_3744_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_9_fu_3729_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_9_reg_20247_reg is absorbed into DSP mul_ln1118_9_fu_3729_p2.\n",
      "DSP Report: register mul_ln1118_9_fu_3729_p2 is absorbed into DSP mul_ln1118_9_fu_3729_p2.\n",
      "DSP Report: operator mul_ln1118_9_fu_3729_p2 is absorbed into DSP mul_ln1118_9_fu_3729_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_10_fu_3816_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_10_reg_20252_reg is absorbed into DSP mul_ln1118_10_fu_3816_p2.\n",
      "DSP Report: register mul_ln1118_10_fu_3816_p2 is absorbed into DSP mul_ln1118_10_fu_3816_p2.\n",
      "DSP Report: operator mul_ln1118_10_fu_3816_p2 is absorbed into DSP mul_ln1118_10_fu_3816_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_11_fu_3750_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_11_reg_20257_reg is absorbed into DSP mul_ln1118_11_fu_3750_p2.\n",
      "DSP Report: register mul_ln1118_11_fu_3750_p2 is absorbed into DSP mul_ln1118_11_fu_3750_p2.\n",
      "DSP Report: operator mul_ln1118_11_fu_3750_p2 is absorbed into DSP mul_ln1118_11_fu_3750_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_12_fu_3804_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_12_reg_20262_reg is absorbed into DSP mul_ln1118_12_fu_3804_p2.\n",
      "DSP Report: register mul_ln1118_12_fu_3804_p2 is absorbed into DSP mul_ln1118_12_fu_3804_p2.\n",
      "DSP Report: operator mul_ln1118_12_fu_3804_p2 is absorbed into DSP mul_ln1118_12_fu_3804_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_13_fu_3763_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_13_reg_20267_reg is absorbed into DSP mul_ln1118_13_fu_3763_p2.\n",
      "DSP Report: register mul_ln1118_13_fu_3763_p2 is absorbed into DSP mul_ln1118_13_fu_3763_p2.\n",
      "DSP Report: operator mul_ln1118_13_fu_3763_p2 is absorbed into DSP mul_ln1118_13_fu_3763_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_14_fu_3819_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_14_reg_20272_reg is absorbed into DSP mul_ln1118_14_fu_3819_p2.\n",
      "DSP Report: register mul_ln1118_14_fu_3819_p2 is absorbed into DSP mul_ln1118_14_fu_3819_p2.\n",
      "DSP Report: operator mul_ln1118_14_fu_3819_p2 is absorbed into DSP mul_ln1118_14_fu_3819_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_15_fu_3738_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_15_reg_20277_reg is absorbed into DSP mul_ln1118_15_fu_3738_p2.\n",
      "DSP Report: register mul_ln1118_15_fu_3738_p2 is absorbed into DSP mul_ln1118_15_fu_3738_p2.\n",
      "DSP Report: operator mul_ln1118_15_fu_3738_p2 is absorbed into DSP mul_ln1118_15_fu_3738_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_16_fu_3798_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_16_reg_20282_reg is absorbed into DSP mul_ln1118_16_fu_3798_p2.\n",
      "DSP Report: register mul_ln1118_16_fu_3798_p2 is absorbed into DSP mul_ln1118_16_fu_3798_p2.\n",
      "DSP Report: operator mul_ln1118_16_fu_3798_p2 is absorbed into DSP mul_ln1118_16_fu_3798_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_17_fu_3825_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_17_reg_20287_reg is absorbed into DSP mul_ln1118_17_fu_3825_p2.\n",
      "DSP Report: register mul_ln1118_17_fu_3825_p2 is absorbed into DSP mul_ln1118_17_fu_3825_p2.\n",
      "DSP Report: operator mul_ln1118_17_fu_3825_p2 is absorbed into DSP mul_ln1118_17_fu_3825_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_18_fu_3809_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_18_reg_20292_reg is absorbed into DSP mul_ln1118_18_fu_3809_p2.\n",
      "DSP Report: register mul_ln1118_18_fu_3809_p2 is absorbed into DSP mul_ln1118_18_fu_3809_p2.\n",
      "DSP Report: operator mul_ln1118_18_fu_3809_p2 is absorbed into DSP mul_ln1118_18_fu_3809_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_19_fu_3747_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_19_reg_20297_reg is absorbed into DSP mul_ln1118_19_fu_3747_p2.\n",
      "DSP Report: register mul_ln1118_19_fu_3747_p2 is absorbed into DSP mul_ln1118_19_fu_3747_p2.\n",
      "DSP Report: operator mul_ln1118_19_fu_3747_p2 is absorbed into DSP mul_ln1118_19_fu_3747_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_20_fu_3803_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_20_reg_20302_reg is absorbed into DSP mul_ln1118_20_fu_3803_p2.\n",
      "DSP Report: register mul_ln1118_20_fu_3803_p2 is absorbed into DSP mul_ln1118_20_fu_3803_p2.\n",
      "DSP Report: operator mul_ln1118_20_fu_3803_p2 is absorbed into DSP mul_ln1118_20_fu_3803_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_21_fu_3759_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_21_reg_20307_reg is absorbed into DSP mul_ln1118_21_fu_3759_p2.\n",
      "DSP Report: register mul_ln1118_21_fu_3759_p2 is absorbed into DSP mul_ln1118_21_fu_3759_p2.\n",
      "DSP Report: operator mul_ln1118_21_fu_3759_p2 is absorbed into DSP mul_ln1118_21_fu_3759_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_22_fu_3791_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_22_reg_20312_reg is absorbed into DSP mul_ln1118_22_fu_3791_p2.\n",
      "DSP Report: register mul_ln1118_22_fu_3791_p2 is absorbed into DSP mul_ln1118_22_fu_3791_p2.\n",
      "DSP Report: operator mul_ln1118_22_fu_3791_p2 is absorbed into DSP mul_ln1118_22_fu_3791_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_23_fu_3718_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_23_reg_20317_reg is absorbed into DSP mul_ln1118_23_fu_3718_p2.\n",
      "DSP Report: register mul_ln1118_23_fu_3718_p2 is absorbed into DSP mul_ln1118_23_fu_3718_p2.\n",
      "DSP Report: operator mul_ln1118_23_fu_3718_p2 is absorbed into DSP mul_ln1118_23_fu_3718_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_24_fu_3805_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_24_reg_20322_reg is absorbed into DSP mul_ln1118_24_fu_3805_p2.\n",
      "DSP Report: register mul_ln1118_24_fu_3805_p2 is absorbed into DSP mul_ln1118_24_fu_3805_p2.\n",
      "DSP Report: operator mul_ln1118_24_fu_3805_p2 is absorbed into DSP mul_ln1118_24_fu_3805_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_25_fu_3783_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_25_reg_20327_reg is absorbed into DSP mul_ln1118_25_fu_3783_p2.\n",
      "DSP Report: register mul_ln1118_25_fu_3783_p2 is absorbed into DSP mul_ln1118_25_fu_3783_p2.\n",
      "DSP Report: operator mul_ln1118_25_fu_3783_p2 is absorbed into DSP mul_ln1118_25_fu_3783_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_26_fu_3721_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_26_reg_20332_reg is absorbed into DSP mul_ln1118_26_fu_3721_p2.\n",
      "DSP Report: register mul_ln1118_26_fu_3721_p2 is absorbed into DSP mul_ln1118_26_fu_3721_p2.\n",
      "DSP Report: operator mul_ln1118_26_fu_3721_p2 is absorbed into DSP mul_ln1118_26_fu_3721_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_27_fu_3824_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_27_reg_20337_reg is absorbed into DSP mul_ln1118_27_fu_3824_p2.\n",
      "DSP Report: register mul_ln1118_27_fu_3824_p2 is absorbed into DSP mul_ln1118_27_fu_3824_p2.\n",
      "DSP Report: operator mul_ln1118_27_fu_3824_p2 is absorbed into DSP mul_ln1118_27_fu_3824_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_28_fu_3768_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_28_reg_20342_reg is absorbed into DSP mul_ln1118_28_fu_3768_p2.\n",
      "DSP Report: register mul_ln1118_28_fu_3768_p2 is absorbed into DSP mul_ln1118_28_fu_3768_p2.\n",
      "DSP Report: operator mul_ln1118_28_fu_3768_p2 is absorbed into DSP mul_ln1118_28_fu_3768_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_29_fu_3785_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_29_reg_20347_reg is absorbed into DSP mul_ln1118_29_fu_3785_p2.\n",
      "DSP Report: register mul_ln1118_29_fu_3785_p2 is absorbed into DSP mul_ln1118_29_fu_3785_p2.\n",
      "DSP Report: operator mul_ln1118_29_fu_3785_p2 is absorbed into DSP mul_ln1118_29_fu_3785_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_30_fu_3774_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_30_reg_20352_reg is absorbed into DSP mul_ln1118_30_fu_3774_p2.\n",
      "DSP Report: register mul_ln1118_30_fu_3774_p2 is absorbed into DSP mul_ln1118_30_fu_3774_p2.\n",
      "DSP Report: operator mul_ln1118_30_fu_3774_p2 is absorbed into DSP mul_ln1118_30_fu_3774_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_31_fu_3753_p2, operation Mode is: A2*B2.\n",
      "DSP Report: register tmp_data_V_31_reg_20357_reg is absorbed into DSP mul_ln1118_31_fu_3753_p2.\n",
      "DSP Report: register mul_ln1118_31_fu_3753_p2 is absorbed into DSP mul_ln1118_31_fu_3753_p2.\n",
      "DSP Report: operator mul_ln1118_31_fu_3753_p2 is absorbed into DSP mul_ln1118_31_fu_3753_p2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_fu_1422_p2, operation Mode is: (A:0x2f3)*B2.\n",
      "DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_fu_1422_p2.\n",
      "DSP Report: operator mul_ln1118_fu_1422_p2 is absorbed into DSP mul_ln1118_fu_1422_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_40_fu_1410_p2, operation Mode is: (A:0x3ffffdec)*B2.\n",
      "DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_40_fu_1410_p2.\n",
      "DSP Report: operator mul_ln1118_40_fu_1410_p2 is absorbed into DSP mul_ln1118_40_fu_1410_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_36_fu_1330_p2, operation Mode is: (A:0x23a)*B2.\n",
      "DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_36_fu_1330_p2.\n",
      "DSP Report: operator mul_ln1118_36_fu_1330_p2 is absorbed into DSP mul_ln1118_36_fu_1330_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_32_fu_1354_p2, operation Mode is: (A:0x249)*B2.\n",
      "DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_32_fu_1354_p2.\n",
      "DSP Report: operator mul_ln1118_32_fu_1354_p2 is absorbed into DSP mul_ln1118_32_fu_1354_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_80_fu_1314_p2, operation Mode is: (A:0x20b)*B2.\n",
      "DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_80_fu_1314_p2.\n",
      "DSP Report: operator mul_ln1118_80_fu_1314_p2 is absorbed into DSP mul_ln1118_80_fu_1314_p2.\n",
      "DSP Report: Generating DSP mul_ln1118_79_fu_1379_p2, operation Mode is: (A:0x3ffffd5f)*B2.\n",
      "DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_79_fu_1379_p2.\n",
      "DSP Report: operator mul_ln1118_79_fu_1379_p2 is absorbed into DSP mul_ln1118_79_fu_1379_p2.\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[15] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[14] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[13] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[12] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[11] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[10] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[9] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[8] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[7] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[6] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[5] driven by constant 1\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[4] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[3] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[2] driven by constant 1\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[1] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[0] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[15] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[14] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[13] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[12] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[11] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[10] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[9] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[8] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[7] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[6] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[5] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[4] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[3] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[2] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[1] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[0] driven by constant 1\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s has unconnected port ap_rst\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[5]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[4]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[3]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[2]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[1]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_117_V_dout[0]\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_array_ap_fixed_32u_config5_U0/\\call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[0]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[2]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[4]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[6]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[9]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[10]' (FDE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[11]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/\\ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[11] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/\\ap_phi_reg_pp0_iter1_phi_ln63_reg_3683_reg[12] )\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[2]' (FDRE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[4]' (FDRE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[9]' (FDRE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[10]' (FDRE) to 'normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3683_reg[11]'\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config2_U0/\\call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_122_reg_44463_reg[4]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_s_reg_44442_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_149_reg_44524_reg[4]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_158_reg_44563_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_149_reg_44524_reg[5]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_158_reg_44563_reg[1]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_ufixed_32u_relu_config4_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config2_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (linear_array_array_ap_fixed_32u_linear_config3_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32u_config5_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3] )\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][9]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][15]'\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (linear_array_array_ap_fixed_1u_linear_config9_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\Block_proc_U0/ap_CS_fsm_reg[0] )\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[9]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[9]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[10]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[11]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[12]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[13]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[14]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_64_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_53_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_70_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_65_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_39_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_55_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_101_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_116_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_107_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_104_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_123_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_115_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_122_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_122_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_122_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_122_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_81_reg_56007_reg[-1111111097] )\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24438\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+-----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                          | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+-----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffed)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A''*(B:0x17)      | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffed)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffe9)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffe6)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffea)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffe9)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x1a)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffed)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x16)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffeb)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x16)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffed)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffeb)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x13)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffe5)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x15)       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A''*(B:0x13)      | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffeb)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A''*(B:0x3ffe3)   | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | A2*(B:0x3ffea)    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B)'           | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | A2*B2             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x2f3)*B2      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x3ffffdec)*B2 | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x23a)*B2      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x249)*B2      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x20b)*B2      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | (A:0x3ffffd5f)*B2 | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "+-----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21805 ; free virtual = 24439\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21795 ; free virtual = 24429\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6064] Net \\conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_window_4_V_read [14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. \n",
      "INFO: [Synth 8-6064] Net \\conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_window_2_V_read [14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21808 ; free virtual = 24440\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21808 ; free virtual = 24440\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | ShiftRegMem_reg[5] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "|dsrl__1     | ShiftRegMem_reg[3] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__2     | SRL_SIG_reg[15]    | 6      | 6          | 6      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__3     | SRL_SIG_reg[3]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+--------+------+\n",
      "|      |Cell    |Count |\n",
      "+------+--------+------+\n",
      "|1     |BUFG    |     1|\n",
      "|2     |CARRY4  |  1165|\n",
      "|3     |DSP48E1 |    59|\n",
      "|4     |LUT1    |   755|\n",
      "|5     |LUT2    |  3619|\n",
      "|6     |LUT3    |   900|\n",
      "|7     |LUT4    |  1296|\n",
      "|8     |LUT5    |  1439|\n",
      "|9     |LUT6    |  2256|\n",
      "|10    |SRL16E  |   992|\n",
      "|11    |FDRE    |  4313|\n",
      "|12    |FDSE    |   856|\n",
      "|13    |IBUF    |    21|\n",
      "|14    |OBUF    |    55|\n",
      "+------+--------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                    |Module                                                                |Cells |\n",
      "+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+\n",
      "|1     |top                                                                         |                                                                      | 17727|\n",
      "|2     |  Block_proc_U0                                                             |Block_proc                                                            |     5|\n",
      "|3     |  conv_2d_cl_array_array_ap_fixed_32u_config2_U0                            |conv_2d_cl_array_array_ap_fixed_32u_config2_s                         |  6430|\n",
      "|4     |    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383         |shift_line_buffer_array_ap_fixed_1u_config2_s                         |    64|\n",
      "|5     |      line_buffer_Array_V_0_0_U                                             |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb          |    32|\n",
      "|6     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core__1  |    32|\n",
      "|7     |      line_buffer_Array_V_1182_0_U                                          |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_445      |    32|\n",
      "|8     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core     |    32|\n",
      "|9     |    regslice_both_data_V_data_V_U                                           |regslice_both_442                                                     |   214|\n",
      "|10    |      ibuf_inst                                                             |xil_defaultlib_ibuf_443                                               |    37|\n",
      "|11    |      obuf_inst                                                             |xil_defaultlib_obuf_444                                               |   177|\n",
      "|12    |  dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0                       |dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s                    |  2196|\n",
      "|13    |    grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095        |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s                  |  2021|\n",
      "|14    |  layer2_out_V_data_0_V_U                                                   |fifo_w6_d16_A                                                         |    29|\n",
      "|15    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_441                                            |    11|\n",
      "|16    |  layer2_out_V_data_10_V_U                                                  |fifo_w6_d16_A_0                                                       |    29|\n",
      "|17    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_440                                            |    11|\n",
      "|18    |  layer2_out_V_data_11_V_U                                                  |fifo_w6_d16_A_1                                                       |    29|\n",
      "|19    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_439                                            |    11|\n",
      "|20    |  layer2_out_V_data_12_V_U                                                  |fifo_w6_d16_A_2                                                       |    29|\n",
      "|21    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_438                                            |    11|\n",
      "|22    |  layer2_out_V_data_13_V_U                                                  |fifo_w6_d16_A_3                                                       |    29|\n",
      "|23    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_437                                            |    11|\n",
      "|24    |  layer2_out_V_data_14_V_U                                                  |fifo_w6_d16_A_4                                                       |    29|\n",
      "|25    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_436                                            |    11|\n",
      "|26    |  layer2_out_V_data_15_V_U                                                  |fifo_w6_d16_A_5                                                       |    31|\n",
      "|27    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_435                                            |    11|\n",
      "|28    |  layer2_out_V_data_16_V_U                                                  |fifo_w6_d16_A_6                                                       |    30|\n",
      "|29    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_434                                            |    11|\n",
      "|30    |  layer2_out_V_data_17_V_U                                                  |fifo_w6_d16_A_7                                                       |    29|\n",
      "|31    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_433                                            |    11|\n",
      "|32    |  layer2_out_V_data_18_V_U                                                  |fifo_w6_d16_A_8                                                       |    30|\n",
      "|33    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_432                                            |    11|\n",
      "|34    |  layer2_out_V_data_19_V_U                                                  |fifo_w6_d16_A_9                                                       |    30|\n",
      "|35    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_431                                            |    11|\n",
      "|36    |  layer2_out_V_data_1_V_U                                                   |fifo_w6_d16_A_10                                                      |    30|\n",
      "|37    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_430                                            |    11|\n",
      "|38    |  layer2_out_V_data_20_V_U                                                  |fifo_w6_d16_A_11                                                      |    29|\n",
      "|39    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_429                                            |    11|\n",
      "|40    |  layer2_out_V_data_21_V_U                                                  |fifo_w6_d16_A_12                                                      |    29|\n",
      "|41    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_428                                            |    11|\n",
      "|42    |  layer2_out_V_data_22_V_U                                                  |fifo_w6_d16_A_13                                                      |    31|\n",
      "|43    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_427                                            |    11|\n",
      "|44    |  layer2_out_V_data_23_V_U                                                  |fifo_w6_d16_A_14                                                      |    29|\n",
      "|45    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_426                                            |    11|\n",
      "|46    |  layer2_out_V_data_24_V_U                                                  |fifo_w6_d16_A_15                                                      |    29|\n",
      "|47    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_425                                            |    11|\n",
      "|48    |  layer2_out_V_data_25_V_U                                                  |fifo_w6_d16_A_16                                                      |    29|\n",
      "|49    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_424                                            |    11|\n",
      "|50    |  layer2_out_V_data_26_V_U                                                  |fifo_w6_d16_A_17                                                      |    29|\n",
      "|51    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_423                                            |    11|\n",
      "|52    |  layer2_out_V_data_27_V_U                                                  |fifo_w6_d16_A_18                                                      |    29|\n",
      "|53    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_422                                            |    11|\n",
      "|54    |  layer2_out_V_data_28_V_U                                                  |fifo_w6_d16_A_19                                                      |    29|\n",
      "|55    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_421                                            |    11|\n",
      "|56    |  layer2_out_V_data_29_V_U                                                  |fifo_w6_d16_A_20                                                      |    30|\n",
      "|57    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_420                                            |    11|\n",
      "|58    |  layer2_out_V_data_2_V_U                                                   |fifo_w6_d16_A_21                                                      |    31|\n",
      "|59    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_419                                            |    11|\n",
      "|60    |  layer2_out_V_data_30_V_U                                                  |fifo_w6_d16_A_22                                                      |    29|\n",
      "|61    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_418                                            |    11|\n",
      "|62    |  layer2_out_V_data_31_V_U                                                  |fifo_w6_d16_A_23                                                      |    29|\n",
      "|63    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_417                                            |    11|\n",
      "|64    |  layer2_out_V_data_3_V_U                                                   |fifo_w6_d16_A_24                                                      |    29|\n",
      "|65    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_416                                            |    11|\n",
      "|66    |  layer2_out_V_data_4_V_U                                                   |fifo_w6_d16_A_25                                                      |    30|\n",
      "|67    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_415                                            |    11|\n",
      "|68    |  layer2_out_V_data_5_V_U                                                   |fifo_w6_d16_A_26                                                      |    31|\n",
      "|69    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_414                                            |    11|\n",
      "|70    |  layer2_out_V_data_6_V_U                                                   |fifo_w6_d16_A_27                                                      |    29|\n",
      "|71    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_413                                            |    11|\n",
      "|72    |  layer2_out_V_data_7_V_U                                                   |fifo_w6_d16_A_28                                                      |    30|\n",
      "|73    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_412                                            |    11|\n",
      "|74    |  layer2_out_V_data_8_V_U                                                   |fifo_w6_d16_A_29                                                      |    30|\n",
      "|75    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_411                                            |    11|\n",
      "|76    |  layer2_out_V_data_9_V_U                                                   |fifo_w6_d16_A_30                                                      |    29|\n",
      "|77    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_410                                            |    11|\n",
      "|78    |  layer3_out_V_data_0_V_U                                                   |fifo_w6_d16_A_31                                                      |    29|\n",
      "|79    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_409                                            |    11|\n",
      "|80    |  layer3_out_V_data_10_V_U                                                  |fifo_w6_d16_A_32                                                      |    29|\n",
      "|81    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_408                                            |    11|\n",
      "|82    |  layer3_out_V_data_11_V_U                                                  |fifo_w6_d16_A_33                                                      |    30|\n",
      "|83    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_407                                            |    11|\n",
      "|84    |  layer3_out_V_data_12_V_U                                                  |fifo_w6_d16_A_34                                                      |    29|\n",
      "|85    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_406                                            |    11|\n",
      "|86    |  layer3_out_V_data_13_V_U                                                  |fifo_w6_d16_A_35                                                      |    31|\n",
      "|87    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_405                                            |    11|\n",
      "|88    |  layer3_out_V_data_14_V_U                                                  |fifo_w6_d16_A_36                                                      |    30|\n",
      "|89    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_404                                            |    11|\n",
      "|90    |  layer3_out_V_data_15_V_U                                                  |fifo_w6_d16_A_37                                                      |    29|\n",
      "|91    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_403                                            |    11|\n",
      "|92    |  layer3_out_V_data_16_V_U                                                  |fifo_w6_d16_A_38                                                      |    29|\n",
      "|93    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_402                                            |    11|\n",
      "|94    |  layer3_out_V_data_17_V_U                                                  |fifo_w6_d16_A_39                                                      |    29|\n",
      "|95    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_401                                            |    11|\n",
      "|96    |  layer3_out_V_data_18_V_U                                                  |fifo_w6_d16_A_40                                                      |    30|\n",
      "|97    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_400                                            |    11|\n",
      "|98    |  layer3_out_V_data_19_V_U                                                  |fifo_w6_d16_A_41                                                      |    30|\n",
      "|99    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_399                                            |    11|\n",
      "|100   |  layer3_out_V_data_1_V_U                                                   |fifo_w6_d16_A_42                                                      |    29|\n",
      "|101   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_398                                            |    11|\n",
      "|102   |  layer3_out_V_data_20_V_U                                                  |fifo_w6_d16_A_43                                                      |    31|\n",
      "|103   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_397                                            |    11|\n",
      "|104   |  layer3_out_V_data_21_V_U                                                  |fifo_w6_d16_A_44                                                      |    29|\n",
      "|105   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_396                                            |    11|\n",
      "|106   |  layer3_out_V_data_22_V_U                                                  |fifo_w6_d16_A_45                                                      |    30|\n",
      "|107   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_395                                            |    11|\n",
      "|108   |  layer3_out_V_data_23_V_U                                                  |fifo_w6_d16_A_46                                                      |    29|\n",
      "|109   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_394                                            |    11|\n",
      "|110   |  layer3_out_V_data_24_V_U                                                  |fifo_w6_d16_A_47                                                      |    29|\n",
      "|111   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_393                                            |    11|\n",
      "|112   |  layer3_out_V_data_25_V_U                                                  |fifo_w6_d16_A_48                                                      |    29|\n",
      "|113   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_392                                            |    11|\n",
      "|114   |  layer3_out_V_data_26_V_U                                                  |fifo_w6_d16_A_49                                                      |    29|\n",
      "|115   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_391                                            |    11|\n",
      "|116   |  layer3_out_V_data_27_V_U                                                  |fifo_w6_d16_A_50                                                      |    29|\n",
      "|117   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_390                                            |    11|\n",
      "|118   |  layer3_out_V_data_28_V_U                                                  |fifo_w6_d16_A_51                                                      |    29|\n",
      "|119   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_389                                            |    11|\n",
      "|120   |  layer3_out_V_data_29_V_U                                                  |fifo_w6_d16_A_52                                                      |    29|\n",
      "|121   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_388                                            |    11|\n",
      "|122   |  layer3_out_V_data_2_V_U                                                   |fifo_w6_d16_A_53                                                      |    31|\n",
      "|123   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_387                                            |    11|\n",
      "|124   |  layer3_out_V_data_30_V_U                                                  |fifo_w6_d16_A_54                                                      |    29|\n",
      "|125   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_386                                            |    11|\n",
      "|126   |  layer3_out_V_data_31_V_U                                                  |fifo_w6_d16_A_55                                                      |    31|\n",
      "|127   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_385                                            |    11|\n",
      "|128   |  layer3_out_V_data_3_V_U                                                   |fifo_w6_d16_A_56                                                      |    29|\n",
      "|129   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_384                                            |    11|\n",
      "|130   |  layer3_out_V_data_4_V_U                                                   |fifo_w6_d16_A_57                                                      |    29|\n",
      "|131   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_383                                            |    11|\n",
      "|132   |  layer3_out_V_data_5_V_U                                                   |fifo_w6_d16_A_58                                                      |    30|\n",
      "|133   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_382                                            |    11|\n",
      "|134   |  layer3_out_V_data_6_V_U                                                   |fifo_w6_d16_A_59                                                      |    30|\n",
      "|135   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_381                                            |    11|\n",
      "|136   |  layer3_out_V_data_7_V_U                                                   |fifo_w6_d16_A_60                                                      |    30|\n",
      "|137   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_380                                            |    11|\n",
      "|138   |  layer3_out_V_data_8_V_U                                                   |fifo_w6_d16_A_61                                                      |    29|\n",
      "|139   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_379                                            |    11|\n",
      "|140   |  layer3_out_V_data_9_V_U                                                   |fifo_w6_d16_A_62                                                      |    29|\n",
      "|141   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_378                                            |    11|\n",
      "|142   |  layer4_out_V_data_0_V_U                                                   |fifo_w6_d16_A_63                                                      |    28|\n",
      "|143   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_377                                            |    11|\n",
      "|144   |  layer4_out_V_data_10_V_U                                                  |fifo_w6_d16_A_64                                                      |    29|\n",
      "|145   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_376                                            |    11|\n",
      "|146   |  layer4_out_V_data_11_V_U                                                  |fifo_w6_d16_A_65                                                      |    28|\n",
      "|147   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_375                                            |    11|\n",
      "|148   |  layer4_out_V_data_12_V_U                                                  |fifo_w6_d16_A_66                                                      |    29|\n",
      "|149   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_374                                            |    11|\n",
      "|150   |  layer4_out_V_data_13_V_U                                                  |fifo_w6_d16_A_67                                                      |    29|\n",
      "|151   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_373                                            |    11|\n",
      "|152   |  layer4_out_V_data_14_V_U                                                  |fifo_w6_d16_A_68                                                      |    28|\n",
      "|153   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_372                                            |    11|\n",
      "|154   |  layer4_out_V_data_15_V_U                                                  |fifo_w6_d16_A_69                                                      |    29|\n",
      "|155   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_371                                            |    11|\n",
      "|156   |  layer4_out_V_data_16_V_U                                                  |fifo_w6_d16_A_70                                                      |    28|\n",
      "|157   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_370                                            |    11|\n",
      "|158   |  layer4_out_V_data_17_V_U                                                  |fifo_w6_d16_A_71                                                      |    28|\n",
      "|159   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_369                                            |    11|\n",
      "|160   |  layer4_out_V_data_18_V_U                                                  |fifo_w6_d16_A_72                                                      |    28|\n",
      "|161   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_368                                            |    11|\n",
      "|162   |  layer4_out_V_data_19_V_U                                                  |fifo_w6_d16_A_73                                                      |    29|\n",
      "|163   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_367                                            |    11|\n",
      "|164   |  layer4_out_V_data_1_V_U                                                   |fifo_w6_d16_A_74                                                      |    28|\n",
      "|165   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_366                                            |    11|\n",
      "|166   |  layer4_out_V_data_20_V_U                                                  |fifo_w6_d16_A_75                                                      |    30|\n",
      "|167   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_365                                            |    11|\n",
      "|168   |  layer4_out_V_data_21_V_U                                                  |fifo_w6_d16_A_76                                                      |    28|\n",
      "|169   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_364                                            |    11|\n",
      "|170   |  layer4_out_V_data_22_V_U                                                  |fifo_w6_d16_A_77                                                      |    29|\n",
      "|171   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_363                                            |    11|\n",
      "|172   |  layer4_out_V_data_23_V_U                                                  |fifo_w6_d16_A_78                                                      |    28|\n",
      "|173   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_362                                            |    11|\n",
      "|174   |  layer4_out_V_data_24_V_U                                                  |fifo_w6_d16_A_79                                                      |    28|\n",
      "|175   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_361                                            |    11|\n",
      "|176   |  layer4_out_V_data_25_V_U                                                  |fifo_w6_d16_A_80                                                      |    28|\n",
      "|177   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_360                                            |    11|\n",
      "|178   |  layer4_out_V_data_26_V_U                                                  |fifo_w6_d16_A_81                                                      |    28|\n",
      "|179   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_359                                            |    11|\n",
      "|180   |  layer4_out_V_data_27_V_U                                                  |fifo_w6_d16_A_82                                                      |    30|\n",
      "|181   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_358                                            |    11|\n",
      "|182   |  layer4_out_V_data_28_V_U                                                  |fifo_w6_d16_A_83                                                      |    29|\n",
      "|183   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_357                                            |    11|\n",
      "|184   |  layer4_out_V_data_29_V_U                                                  |fifo_w6_d16_A_84                                                      |    28|\n",
      "|185   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_356                                            |    11|\n",
      "|186   |  layer4_out_V_data_2_V_U                                                   |fifo_w6_d16_A_85                                                      |    28|\n",
      "|187   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_355                                            |    11|\n",
      "|188   |  layer4_out_V_data_30_V_U                                                  |fifo_w6_d16_A_86                                                      |    28|\n",
      "|189   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_354                                            |    11|\n",
      "|190   |  layer4_out_V_data_31_V_U                                                  |fifo_w6_d16_A_87                                                      |    28|\n",
      "|191   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_353                                            |    11|\n",
      "|192   |  layer4_out_V_data_3_V_U                                                   |fifo_w6_d16_A_88                                                      |    29|\n",
      "|193   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_352                                            |    11|\n",
      "|194   |  layer4_out_V_data_4_V_U                                                   |fifo_w6_d16_A_89                                                      |    29|\n",
      "|195   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_351                                            |    11|\n",
      "|196   |  layer4_out_V_data_5_V_U                                                   |fifo_w6_d16_A_90                                                      |    28|\n",
      "|197   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_350                                            |    11|\n",
      "|198   |  layer4_out_V_data_6_V_U                                                   |fifo_w6_d16_A_91                                                      |    29|\n",
      "|199   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_349                                            |    11|\n",
      "|200   |  layer4_out_V_data_7_V_U                                                   |fifo_w6_d16_A_92                                                      |    28|\n",
      "|201   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_348                                            |    11|\n",
      "|202   |  layer4_out_V_data_8_V_U                                                   |fifo_w6_d16_A_93                                                      |    28|\n",
      "|203   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_347                                            |    11|\n",
      "|204   |  layer4_out_V_data_9_V_U                                                   |fifo_w6_d16_A_94                                                      |    30|\n",
      "|205   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg                                                |    11|\n",
      "|206   |  layer5_out_V_data_0_V_U                                                   |fifo_w16_d4_A                                                         |    21|\n",
      "|207   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_346                                            |     9|\n",
      "|208   |  layer5_out_V_data_10_V_U                                                  |fifo_w16_d4_A_95                                                      |    23|\n",
      "|209   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_345                                            |     9|\n",
      "|210   |  layer5_out_V_data_11_V_U                                                  |fifo_w16_d4_A_96                                                      |    22|\n",
      "|211   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_344                                            |     9|\n",
      "|212   |  layer5_out_V_data_12_V_U                                                  |fifo_w16_d4_A_97                                                      |    21|\n",
      "|213   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_343                                            |     9|\n",
      "|214   |  layer5_out_V_data_13_V_U                                                  |fifo_w16_d4_A_98                                                      |    21|\n",
      "|215   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_342                                            |     9|\n",
      "|216   |  layer5_out_V_data_14_V_U                                                  |fifo_w16_d4_A_99                                                      |    21|\n",
      "|217   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_341                                            |     9|\n",
      "|218   |  layer5_out_V_data_15_V_U                                                  |fifo_w16_d4_A_100                                                     |    22|\n",
      "|219   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_340                                            |     9|\n",
      "|220   |  layer5_out_V_data_16_V_U                                                  |fifo_w16_d4_A_101                                                     |    21|\n",
      "|221   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_339                                            |     9|\n",
      "|222   |  layer5_out_V_data_17_V_U                                                  |fifo_w16_d4_A_102                                                     |    22|\n",
      "|223   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_338                                            |     9|\n",
      "|224   |  layer5_out_V_data_18_V_U                                                  |fifo_w16_d4_A_103                                                     |    23|\n",
      "|225   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_337                                            |     9|\n",
      "|226   |  layer5_out_V_data_19_V_U                                                  |fifo_w16_d4_A_104                                                     |    21|\n",
      "|227   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_336                                            |     9|\n",
      "|228   |  layer5_out_V_data_1_V_U                                                   |fifo_w16_d4_A_105                                                     |    21|\n",
      "|229   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_335                                            |     9|\n",
      "|230   |  layer5_out_V_data_20_V_U                                                  |fifo_w16_d4_A_106                                                     |    21|\n",
      "|231   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_334                                            |     9|\n",
      "|232   |  layer5_out_V_data_21_V_U                                                  |fifo_w16_d4_A_107                                                     |    21|\n",
      "|233   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_333                                            |     9|\n",
      "|234   |  layer5_out_V_data_22_V_U                                                  |fifo_w16_d4_A_108                                                     |    22|\n",
      "|235   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_332                                            |     9|\n",
      "|236   |  layer5_out_V_data_23_V_U                                                  |fifo_w16_d4_A_109                                                     |    21|\n",
      "|237   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_331                                            |     9|\n",
      "|238   |  layer5_out_V_data_24_V_U                                                  |fifo_w16_d4_A_110                                                     |    21|\n",
      "|239   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_330                                            |     9|\n",
      "|240   |  layer5_out_V_data_25_V_U                                                  |fifo_w16_d4_A_111                                                     |    21|\n",
      "|241   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_329                                            |     9|\n",
      "|242   |  layer5_out_V_data_26_V_U                                                  |fifo_w16_d4_A_112                                                     |    21|\n",
      "|243   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_328                                            |     9|\n",
      "|244   |  layer5_out_V_data_27_V_U                                                  |fifo_w16_d4_A_113                                                     |    21|\n",
      "|245   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_327                                            |     9|\n",
      "|246   |  layer5_out_V_data_28_V_U                                                  |fifo_w16_d4_A_114                                                     |    22|\n",
      "|247   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_326                                            |     9|\n",
      "|248   |  layer5_out_V_data_29_V_U                                                  |fifo_w16_d4_A_115                                                     |    24|\n",
      "|249   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_325                                            |     9|\n",
      "|250   |  layer5_out_V_data_2_V_U                                                   |fifo_w16_d4_A_116                                                     |    21|\n",
      "|251   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_324                                            |     9|\n",
      "|252   |  layer5_out_V_data_30_V_U                                                  |fifo_w16_d4_A_117                                                     |    21|\n",
      "|253   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_323                                            |     9|\n",
      "|254   |  layer5_out_V_data_31_V_U                                                  |fifo_w16_d4_A_118                                                     |    21|\n",
      "|255   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_322                                            |     9|\n",
      "|256   |  layer5_out_V_data_3_V_U                                                   |fifo_w16_d4_A_119                                                     |    22|\n",
      "|257   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_321                                            |     9|\n",
      "|258   |  layer5_out_V_data_4_V_U                                                   |fifo_w16_d4_A_120                                                     |    23|\n",
      "|259   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_320                                            |     9|\n",
      "|260   |  layer5_out_V_data_5_V_U                                                   |fifo_w16_d4_A_121                                                     |    21|\n",
      "|261   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_319                                            |     9|\n",
      "|262   |  layer5_out_V_data_6_V_U                                                   |fifo_w16_d4_A_122                                                     |    22|\n",
      "|263   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_318                                            |     9|\n",
      "|264   |  layer5_out_V_data_7_V_U                                                   |fifo_w16_d4_A_123                                                     |    21|\n",
      "|265   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_317                                            |     9|\n",
      "|266   |  layer5_out_V_data_8_V_U                                                   |fifo_w16_d4_A_124                                                     |    21|\n",
      "|267   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_316                                            |     9|\n",
      "|268   |  layer5_out_V_data_9_V_U                                                   |fifo_w16_d4_A_125                                                     |    21|\n",
      "|269   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg                                                |     9|\n",
      "|270   |  layer7_out_V_data_0_V_U                                                   |fifo_w6_d1_A                                                          |    17|\n",
      "|271   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_315                                             |     7|\n",
      "|272   |  layer7_out_V_data_100_V_U                                                 |fifo_w6_d1_A_126                                                      |     9|\n",
      "|273   |  layer7_out_V_data_101_V_U                                                 |fifo_w6_d1_A_127                                                      |     9|\n",
      "|274   |  layer7_out_V_data_102_V_U                                                 |fifo_w6_d1_A_128                                                      |     9|\n",
      "|275   |  layer7_out_V_data_103_V_U                                                 |fifo_w6_d1_A_129                                                      |    10|\n",
      "|276   |  layer7_out_V_data_104_V_U                                                 |fifo_w6_d1_A_130                                                      |    10|\n",
      "|277   |  layer7_out_V_data_105_V_U                                                 |fifo_w6_d1_A_131                                                      |    10|\n",
      "|278   |  layer7_out_V_data_106_V_U                                                 |fifo_w6_d1_A_132                                                      |    10|\n",
      "|279   |  layer7_out_V_data_107_V_U                                                 |fifo_w6_d1_A_133                                                      |    10|\n",
      "|280   |  layer7_out_V_data_108_V_U                                                 |fifo_w6_d1_A_134                                                      |     9|\n",
      "|281   |  layer7_out_V_data_109_V_U                                                 |fifo_w6_d1_A_135                                                      |     9|\n",
      "|282   |  layer7_out_V_data_10_V_U                                                  |fifo_w6_d1_A_136                                                      |    16|\n",
      "|283   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_314                                             |     7|\n",
      "|284   |  layer7_out_V_data_110_V_U                                                 |fifo_w6_d1_A_137                                                      |    10|\n",
      "|285   |  layer7_out_V_data_111_V_U                                                 |fifo_w6_d1_A_138                                                      |     9|\n",
      "|286   |  layer7_out_V_data_112_V_U                                                 |fifo_w6_d1_A_139                                                      |     9|\n",
      "|287   |  layer7_out_V_data_113_V_U                                                 |fifo_w6_d1_A_140                                                      |     9|\n",
      "|288   |  layer7_out_V_data_114_V_U                                                 |fifo_w6_d1_A_141                                                      |    12|\n",
      "|289   |  layer7_out_V_data_115_V_U                                                 |fifo_w6_d1_A_142                                                      |     9|\n",
      "|290   |  layer7_out_V_data_116_V_U                                                 |fifo_w6_d1_A_143                                                      |    10|\n",
      "|291   |  layer7_out_V_data_117_V_U                                                 |fifo_w6_d1_A_144                                                      |    12|\n",
      "|292   |  layer7_out_V_data_118_V_U                                                 |fifo_w6_d1_A_145                                                      |     9|\n",
      "|293   |  layer7_out_V_data_119_V_U                                                 |fifo_w6_d1_A_146                                                      |    10|\n",
      "|294   |  layer7_out_V_data_11_V_U                                                  |fifo_w6_d1_A_147                                                      |    16|\n",
      "|295   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_313                                             |     7|\n",
      "|296   |  layer7_out_V_data_120_V_U                                                 |fifo_w6_d1_A_148                                                      |     9|\n",
      "|297   |  layer7_out_V_data_121_V_U                                                 |fifo_w6_d1_A_149                                                      |    10|\n",
      "|298   |  layer7_out_V_data_122_V_U                                                 |fifo_w6_d1_A_150                                                      |     9|\n",
      "|299   |  layer7_out_V_data_123_V_U                                                 |fifo_w6_d1_A_151                                                      |    10|\n",
      "|300   |  layer7_out_V_data_124_V_U                                                 |fifo_w6_d1_A_152                                                      |     9|\n",
      "|301   |  layer7_out_V_data_125_V_U                                                 |fifo_w6_d1_A_153                                                      |     9|\n",
      "|302   |  layer7_out_V_data_126_V_U                                                 |fifo_w6_d1_A_154                                                      |     9|\n",
      "|303   |  layer7_out_V_data_127_V_U                                                 |fifo_w6_d1_A_155                                                      |     9|\n",
      "|304   |  layer7_out_V_data_12_V_U                                                  |fifo_w6_d1_A_156                                                      |    16|\n",
      "|305   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_312                                             |     7|\n",
      "|306   |  layer7_out_V_data_13_V_U                                                  |fifo_w6_d1_A_157                                                      |    19|\n",
      "|307   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_311                                             |     7|\n",
      "|308   |  layer7_out_V_data_14_V_U                                                  |fifo_w6_d1_A_158                                                      |    16|\n",
      "|309   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_310                                             |     7|\n",
      "|310   |  layer7_out_V_data_15_V_U                                                  |fifo_w6_d1_A_159                                                      |    16|\n",
      "|311   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_309                                             |     7|\n",
      "|312   |  layer7_out_V_data_16_V_U                                                  |fifo_w6_d1_A_160                                                      |    16|\n",
      "|313   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_308                                             |     7|\n",
      "|314   |  layer7_out_V_data_17_V_U                                                  |fifo_w6_d1_A_161                                                      |    16|\n",
      "|315   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_307                                             |     7|\n",
      "|316   |  layer7_out_V_data_18_V_U                                                  |fifo_w6_d1_A_162                                                      |    17|\n",
      "|317   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_306                                             |     7|\n",
      "|318   |  layer7_out_V_data_19_V_U                                                  |fifo_w6_d1_A_163                                                      |    16|\n",
      "|319   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_305                                             |     7|\n",
      "|320   |  layer7_out_V_data_1_V_U                                                   |fifo_w6_d1_A_164                                                      |    16|\n",
      "|321   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_304                                             |     7|\n",
      "|322   |  layer7_out_V_data_20_V_U                                                  |fifo_w6_d1_A_165                                                      |    17|\n",
      "|323   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_303                                             |     7|\n",
      "|324   |  layer7_out_V_data_21_V_U                                                  |fifo_w6_d1_A_166                                                      |    17|\n",
      "|325   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_302                                             |     7|\n",
      "|326   |  layer7_out_V_data_22_V_U                                                  |fifo_w6_d1_A_167                                                      |    16|\n",
      "|327   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_301                                             |     7|\n",
      "|328   |  layer7_out_V_data_23_V_U                                                  |fifo_w6_d1_A_168                                                      |    16|\n",
      "|329   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_300                                             |     7|\n",
      "|330   |  layer7_out_V_data_24_V_U                                                  |fifo_w6_d1_A_169                                                      |    16|\n",
      "|331   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_299                                             |     7|\n",
      "|332   |  layer7_out_V_data_25_V_U                                                  |fifo_w6_d1_A_170                                                      |    17|\n",
      "|333   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_298                                             |     7|\n",
      "|334   |  layer7_out_V_data_26_V_U                                                  |fifo_w6_d1_A_171                                                      |    16|\n",
      "|335   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_297                                             |     7|\n",
      "|336   |  layer7_out_V_data_27_V_U                                                  |fifo_w6_d1_A_172                                                      |    16|\n",
      "|337   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_296                                             |     7|\n",
      "|338   |  layer7_out_V_data_28_V_U                                                  |fifo_w6_d1_A_173                                                      |    18|\n",
      "|339   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_295                                             |     7|\n",
      "|340   |  layer7_out_V_data_29_V_U                                                  |fifo_w6_d1_A_174                                                      |    12|\n",
      "|341   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_294                                             |     2|\n",
      "|342   |  layer7_out_V_data_2_V_U                                                   |fifo_w6_d1_A_175                                                      |    16|\n",
      "|343   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_293                                             |     7|\n",
      "|344   |  layer7_out_V_data_30_V_U                                                  |fifo_w6_d1_A_176                                                      |    19|\n",
      "|345   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_292                                             |     7|\n",
      "|346   |  layer7_out_V_data_31_V_U                                                  |fifo_w6_d1_A_177                                                      |    16|\n",
      "|347   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_291                                             |     7|\n",
      "|348   |  layer7_out_V_data_32_V_U                                                  |fifo_w6_d1_A_178                                                      |    10|\n",
      "|349   |  layer7_out_V_data_33_V_U                                                  |fifo_w6_d1_A_179                                                      |     9|\n",
      "|350   |  layer7_out_V_data_34_V_U                                                  |fifo_w6_d1_A_180                                                      |     9|\n",
      "|351   |  layer7_out_V_data_35_V_U                                                  |fifo_w6_d1_A_181                                                      |    10|\n",
      "|352   |  layer7_out_V_data_36_V_U                                                  |fifo_w6_d1_A_182                                                      |     9|\n",
      "|353   |  layer7_out_V_data_37_V_U                                                  |fifo_w6_d1_A_183                                                      |     9|\n",
      "|354   |  layer7_out_V_data_38_V_U                                                  |fifo_w6_d1_A_184                                                      |     9|\n",
      "|355   |  layer7_out_V_data_39_V_U                                                  |fifo_w6_d1_A_185                                                      |     9|\n",
      "|356   |  layer7_out_V_data_3_V_U                                                   |fifo_w6_d1_A_186                                                      |    18|\n",
      "|357   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_290                                             |     9|\n",
      "|358   |  layer7_out_V_data_40_V_U                                                  |fifo_w6_d1_A_187                                                      |     9|\n",
      "|359   |  layer7_out_V_data_41_V_U                                                  |fifo_w6_d1_A_188                                                      |     9|\n",
      "|360   |  layer7_out_V_data_42_V_U                                                  |fifo_w6_d1_A_189                                                      |    11|\n",
      "|361   |  layer7_out_V_data_43_V_U                                                  |fifo_w6_d1_A_190                                                      |    10|\n",
      "|362   |  layer7_out_V_data_44_V_U                                                  |fifo_w6_d1_A_191                                                      |     9|\n",
      "|363   |  layer7_out_V_data_45_V_U                                                  |fifo_w6_d1_A_192                                                      |     9|\n",
      "|364   |  layer7_out_V_data_46_V_U                                                  |fifo_w6_d1_A_193                                                      |     9|\n",
      "|365   |  layer7_out_V_data_47_V_U                                                  |fifo_w6_d1_A_194                                                      |    11|\n",
      "|366   |  layer7_out_V_data_48_V_U                                                  |fifo_w6_d1_A_195                                                      |     9|\n",
      "|367   |  layer7_out_V_data_49_V_U                                                  |fifo_w6_d1_A_196                                                      |     9|\n",
      "|368   |  layer7_out_V_data_4_V_U                                                   |fifo_w6_d1_A_197                                                      |    17|\n",
      "|369   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_289                                             |     7|\n",
      "|370   |  layer7_out_V_data_50_V_U                                                  |fifo_w6_d1_A_198                                                      |    10|\n",
      "|371   |  layer7_out_V_data_51_V_U                                                  |fifo_w6_d1_A_199                                                      |     9|\n",
      "|372   |  layer7_out_V_data_52_V_U                                                  |fifo_w6_d1_A_200                                                      |    11|\n",
      "|373   |  layer7_out_V_data_53_V_U                                                  |fifo_w6_d1_A_201                                                      |     9|\n",
      "|374   |  layer7_out_V_data_54_V_U                                                  |fifo_w6_d1_A_202                                                      |    10|\n",
      "|375   |  layer7_out_V_data_55_V_U                                                  |fifo_w6_d1_A_203                                                      |     9|\n",
      "|376   |  layer7_out_V_data_56_V_U                                                  |fifo_w6_d1_A_204                                                      |     9|\n",
      "|377   |  layer7_out_V_data_57_V_U                                                  |fifo_w6_d1_A_205                                                      |    12|\n",
      "|378   |  layer7_out_V_data_58_V_U                                                  |fifo_w6_d1_A_206                                                      |     9|\n",
      "|379   |  layer7_out_V_data_59_V_U                                                  |fifo_w6_d1_A_207                                                      |     9|\n",
      "|380   |  layer7_out_V_data_5_V_U                                                   |fifo_w6_d1_A_208                                                      |    16|\n",
      "|381   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_288                                             |     7|\n",
      "|382   |  layer7_out_V_data_60_V_U                                                  |fifo_w6_d1_A_209                                                      |    10|\n",
      "|383   |  layer7_out_V_data_61_V_U                                                  |fifo_w6_d1_A_210                                                      |    10|\n",
      "|384   |  layer7_out_V_data_62_V_U                                                  |fifo_w6_d1_A_211                                                      |    10|\n",
      "|385   |  layer7_out_V_data_63_V_U                                                  |fifo_w6_d1_A_212                                                      |     9|\n",
      "|386   |  layer7_out_V_data_64_V_U                                                  |fifo_w6_d1_A_213                                                      |    11|\n",
      "|387   |  layer7_out_V_data_65_V_U                                                  |fifo_w6_d1_A_214                                                      |     9|\n",
      "|388   |  layer7_out_V_data_66_V_U                                                  |fifo_w6_d1_A_215                                                      |    10|\n",
      "|389   |  layer7_out_V_data_67_V_U                                                  |fifo_w6_d1_A_216                                                      |    13|\n",
      "|390   |  layer7_out_V_data_68_V_U                                                  |fifo_w6_d1_A_217                                                      |     9|\n",
      "|391   |  layer7_out_V_data_69_V_U                                                  |fifo_w6_d1_A_218                                                      |     9|\n",
      "|392   |  layer7_out_V_data_6_V_U                                                   |fifo_w6_d1_A_219                                                      |    16|\n",
      "|393   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_287                                             |     7|\n",
      "|394   |  layer7_out_V_data_70_V_U                                                  |fifo_w6_d1_A_220                                                      |     9|\n",
      "|395   |  layer7_out_V_data_71_V_U                                                  |fifo_w6_d1_A_221                                                      |    11|\n",
      "|396   |  layer7_out_V_data_72_V_U                                                  |fifo_w6_d1_A_222                                                      |     9|\n",
      "|397   |  layer7_out_V_data_73_V_U                                                  |fifo_w6_d1_A_223                                                      |     9|\n",
      "|398   |  layer7_out_V_data_74_V_U                                                  |fifo_w6_d1_A_224                                                      |     9|\n",
      "|399   |  layer7_out_V_data_75_V_U                                                  |fifo_w6_d1_A_225                                                      |     9|\n",
      "|400   |  layer7_out_V_data_76_V_U                                                  |fifo_w6_d1_A_226                                                      |    10|\n",
      "|401   |  layer7_out_V_data_77_V_U                                                  |fifo_w6_d1_A_227                                                      |     9|\n",
      "|402   |  layer7_out_V_data_78_V_U                                                  |fifo_w6_d1_A_228                                                      |     9|\n",
      "|403   |  layer7_out_V_data_79_V_U                                                  |fifo_w6_d1_A_229                                                      |    10|\n",
      "|404   |  layer7_out_V_data_7_V_U                                                   |fifo_w6_d1_A_230                                                      |    16|\n",
      "|405   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_286                                             |     7|\n",
      "|406   |  layer7_out_V_data_80_V_U                                                  |fifo_w6_d1_A_231                                                      |     9|\n",
      "|407   |  layer7_out_V_data_81_V_U                                                  |fifo_w6_d1_A_232                                                      |     9|\n",
      "|408   |  layer7_out_V_data_82_V_U                                                  |fifo_w6_d1_A_233                                                      |    10|\n",
      "|409   |  layer7_out_V_data_83_V_U                                                  |fifo_w6_d1_A_234                                                      |    10|\n",
      "|410   |  layer7_out_V_data_84_V_U                                                  |fifo_w6_d1_A_235                                                      |     9|\n",
      "|411   |  layer7_out_V_data_85_V_U                                                  |fifo_w6_d1_A_236                                                      |     9|\n",
      "|412   |  layer7_out_V_data_86_V_U                                                  |fifo_w6_d1_A_237                                                      |    11|\n",
      "|413   |  layer7_out_V_data_87_V_U                                                  |fifo_w6_d1_A_238                                                      |     9|\n",
      "|414   |  layer7_out_V_data_88_V_U                                                  |fifo_w6_d1_A_239                                                      |     9|\n",
      "|415   |  layer7_out_V_data_89_V_U                                                  |fifo_w6_d1_A_240                                                      |     9|\n",
      "|416   |  layer7_out_V_data_8_V_U                                                   |fifo_w6_d1_A_241                                                      |    17|\n",
      "|417   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_285                                             |     8|\n",
      "|418   |  layer7_out_V_data_90_V_U                                                  |fifo_w6_d1_A_242                                                      |    10|\n",
      "|419   |  layer7_out_V_data_91_V_U                                                  |fifo_w6_d1_A_243                                                      |     9|\n",
      "|420   |  layer7_out_V_data_92_V_U                                                  |fifo_w6_d1_A_244                                                      |     9|\n",
      "|421   |  layer7_out_V_data_93_V_U                                                  |fifo_w6_d1_A_245                                                      |    10|\n",
      "|422   |  layer7_out_V_data_94_V_U                                                  |fifo_w6_d1_A_246                                                      |     9|\n",
      "|423   |  layer7_out_V_data_95_V_U                                                  |fifo_w6_d1_A_247                                                      |     9|\n",
      "|424   |  layer7_out_V_data_96_V_U                                                  |fifo_w6_d1_A_248                                                      |     9|\n",
      "|425   |  layer7_out_V_data_97_V_U                                                  |fifo_w6_d1_A_249                                                      |     9|\n",
      "|426   |  layer7_out_V_data_98_V_U                                                  |fifo_w6_d1_A_250                                                      |    10|\n",
      "|427   |  layer7_out_V_data_99_V_U                                                  |fifo_w6_d1_A_251                                                      |     9|\n",
      "|428   |  layer7_out_V_data_9_V_U                                                   |fifo_w6_d1_A_252                                                      |    16|\n",
      "|429   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg                                                 |     7|\n",
      "|430   |  layer8_out_V_data_0_V_U                                                   |fifo_w16_d1_A                                                         |    18|\n",
      "|431   |    U_fifo_w16_d1_A_shiftReg                                                |fifo_w16_d1_A_shiftReg                                                |     7|\n",
      "|432   |  linear_array_array_ap_fixed_1u_linear_config9_U0                          |linear_array_array_ap_fixed_1u_linear_config9_s                       |    39|\n",
      "|433   |    regslice_both_res_V_data_V_U                                            |regslice_both                                                         |    37|\n",
      "|434   |      ibuf_inst                                                             |xil_defaultlib_ibuf                                                   |    25|\n",
      "|435   |      obuf_inst                                                             |xil_defaultlib_obuf                                                   |     9|\n",
      "|436   |  linear_array_array_ap_fixed_32u_linear_config3_U0                         |linear_array_array_ap_fixed_32u_linear_config3_s                      |    38|\n",
      "|437   |  normalize_array_array_ap_fixed_128u_config7_U0                            |normalize_array_array_ap_fixed_128u_config7_s                         |   799|\n",
      "|438   |    myproject_mux_42_16_1_1_U338                                            |myproject_mux_42_16_1_1                                               |     2|\n",
      "|439   |    myproject_mux_42_16_1_1_U369                                            |myproject_mux_42_16_1_1_284                                           |    22|\n",
      "|440   |  pooling2d_cl_array_array_ap_fixed_32u_config5_U0                          |pooling2d_cl_array_array_ap_fixed_32u_config5_s                       |  2422|\n",
      "|441   |    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338        |shift_line_buffer_array_ap_ufixed_32u_config5_s                       |   644|\n",
      "|442   |      line_buffer_Array_V_1_0_0_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe          |    20|\n",
      "|443   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__1  |     6|\n",
      "|444   |      line_buffer_Array_V_1_0_10_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_253      |    20|\n",
      "|445   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__11 |     6|\n",
      "|446   |      line_buffer_Array_V_1_0_11_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_254      |    20|\n",
      "|447   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__12 |     6|\n",
      "|448   |      line_buffer_Array_V_1_0_12_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_255      |    20|\n",
      "|449   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__13 |     6|\n",
      "|450   |      line_buffer_Array_V_1_0_13_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_256      |    20|\n",
      "|451   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__14 |     6|\n",
      "|452   |      line_buffer_Array_V_1_0_14_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_257      |    20|\n",
      "|453   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__15 |     6|\n",
      "|454   |      line_buffer_Array_V_1_0_15_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_258      |    20|\n",
      "|455   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__16 |     6|\n",
      "|456   |      line_buffer_Array_V_1_0_16_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_259      |    20|\n",
      "|457   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__17 |     6|\n",
      "|458   |      line_buffer_Array_V_1_0_17_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_260      |    20|\n",
      "|459   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__18 |     6|\n",
      "|460   |      line_buffer_Array_V_1_0_18_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_261      |    20|\n",
      "|461   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__19 |     6|\n",
      "|462   |      line_buffer_Array_V_1_0_19_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_262      |    20|\n",
      "|463   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__20 |     6|\n",
      "|464   |      line_buffer_Array_V_1_0_1_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_263      |    20|\n",
      "|465   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__2  |     6|\n",
      "|466   |      line_buffer_Array_V_1_0_20_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_264      |    20|\n",
      "|467   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__21 |     6|\n",
      "|468   |      line_buffer_Array_V_1_0_21_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_265      |    20|\n",
      "|469   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__22 |     6|\n",
      "|470   |      line_buffer_Array_V_1_0_22_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_266      |    20|\n",
      "|471   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__23 |     6|\n",
      "|472   |      line_buffer_Array_V_1_0_23_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_267      |    20|\n",
      "|473   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__24 |     6|\n",
      "|474   |      line_buffer_Array_V_1_0_24_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_268      |    20|\n",
      "|475   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__25 |     6|\n",
      "|476   |      line_buffer_Array_V_1_0_25_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_269      |    20|\n",
      "|477   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__26 |     6|\n",
      "|478   |      line_buffer_Array_V_1_0_26_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_270      |    20|\n",
      "|479   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__27 |     6|\n",
      "|480   |      line_buffer_Array_V_1_0_27_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_271      |    20|\n",
      "|481   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__28 |     6|\n",
      "|482   |      line_buffer_Array_V_1_0_28_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_272      |    20|\n",
      "|483   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__29 |     6|\n",
      "|484   |      line_buffer_Array_V_1_0_29_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_273      |    20|\n",
      "|485   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__30 |     6|\n",
      "|486   |      line_buffer_Array_V_1_0_2_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_274      |    20|\n",
      "|487   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__3  |     6|\n",
      "|488   |      line_buffer_Array_V_1_0_30_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_275      |    20|\n",
      "|489   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__31 |     6|\n",
      "|490   |      line_buffer_Array_V_1_0_31_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_276      |    24|\n",
      "|491   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core     |     6|\n",
      "|492   |      line_buffer_Array_V_1_0_3_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_277      |    20|\n",
      "|493   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__4  |     6|\n",
      "|494   |      line_buffer_Array_V_1_0_4_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_278      |    20|\n",
      "|495   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__5  |     6|\n",
      "|496   |      line_buffer_Array_V_1_0_5_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_279      |    20|\n",
      "|497   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__6  |     6|\n",
      "|498   |      line_buffer_Array_V_1_0_6_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_280      |    20|\n",
      "|499   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__7  |     6|\n",
      "|500   |      line_buffer_Array_V_1_0_7_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_281      |    20|\n",
      "|501   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__8  |     6|\n",
      "|502   |      line_buffer_Array_V_1_0_8_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_282      |    20|\n",
      "|503   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__9  |     6|\n",
      "|504   |      line_buffer_Array_V_1_0_9_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_283      |    20|\n",
      "|505   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__10 |     6|\n",
      "|506   |  relu_array_array_ap_ufixed_32u_relu_config4_U0                            |relu_array_array_ap_ufixed_32u_relu_config4_s                         |   393|\n",
      "|507   |  start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_U            |start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO          |    11|\n",
      "|508   |  start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U              |start_for_linear_array_array_ap_fixed_1u_linear_config9_U0            |    10|\n",
      "|509   |  start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_U             |start_for_linear_array_array_ap_fixed_32u_linear_config3_U0           |    11|\n",
      "|510   |  start_for_normalize_array_array_ap_fixed_128u_config7_U0_U                |start_for_normalize_array_array_ap_fixed_128u_config7_U0              |    11|\n",
      "|511   |  start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_U              |start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0            |    11|\n",
      "|512   |  start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_U                |start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0              |    10|\n",
      "+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21807 ; free virtual = 24441\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.672 ; gain = 723.375 ; free physical = 21808 ; free virtual = 24442\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2264.680 ; gain = 723.375 ; free physical = 21808 ; free virtual = 24442\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2275.000 ; gain = 0.000 ; free physical = 21879 ; free virtual = 24515\n",
      "INFO: [Netlist 29-17] Analyzing 1224 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.848 ; gain = 0.000 ; free physical = 21824 ; free virtual = 24460\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "393 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 2322.848 ; gain = 804.539 ; free physical = 21966 ; free virtual = 24601\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 11:23:32 2023...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h1m52s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 188.92 seconds; peak allocated memory: 705.679 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Feb 21 11:23:51 2023...\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'EstimatedClockPeriod': '8.560',\n",
       " 'BestLatency': '50',\n",
       " 'WorstLatency': '50',\n",
       " 'IntervalMin': '42',\n",
       " 'IntervalMax': '42',\n",
       " 'BRAM_18K': '0',\n",
       " 'DSP48E': '61',\n",
       " 'FF': '11004',\n",
       " 'LUT': '28519',\n",
       " 'URAM': '0',\n",
       " 'AvailableBRAM_18K': '280',\n",
       " 'AvailableDSP48E': '220',\n",
       " 'AvailableFF': '106400',\n",
       " 'AvailableLUT': '53200',\n",
       " 'AvailableURAM': '0'}"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model_q.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Unable to read project data. Exiting.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report('quantized_pruned_cnn/myproject_prj/solution1')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
