$comment
	File created using the following command:
		vcd file Aula5final.msim.vcd -direction
$end
$date
	Mon Sep 12 19:26:51 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5final_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EQUAL_FLAG $end
$var wire 1 # JEQ_FLAG $end
$var wire 1 $ JMP_FLAG $end
$var wire 1 % JSR_FLAG $end
$var wire 1 & KEY [3] $end
$var wire 1 ' KEY [2] $end
$var wire 1 ( KEY [1] $end
$var wire 1 ) KEY [0] $end
$var wire 1 * LEDR [9] $end
$var wire 1 + LEDR [8] $end
$var wire 1 , LEDR [7] $end
$var wire 1 - LEDR [6] $end
$var wire 1 . LEDR [5] $end
$var wire 1 / LEDR [4] $end
$var wire 1 0 LEDR [3] $end
$var wire 1 1 LEDR [2] $end
$var wire 1 2 LEDR [1] $end
$var wire 1 3 LEDR [0] $end
$var wire 1 4 PC_OUT [7] $end
$var wire 1 5 PC_OUT [6] $end
$var wire 1 6 PC_OUT [5] $end
$var wire 1 7 PC_OUT [4] $end
$var wire 1 8 PC_OUT [3] $end
$var wire 1 9 PC_OUT [2] $end
$var wire 1 : PC_OUT [1] $end
$var wire 1 ; PC_OUT [0] $end
$var wire 1 < REG_OUT [7] $end
$var wire 1 = REG_OUT [6] $end
$var wire 1 > REG_OUT [5] $end
$var wire 1 ? REG_OUT [4] $end
$var wire 1 @ REG_OUT [3] $end
$var wire 1 A REG_OUT [2] $end
$var wire 1 B REG_OUT [1] $end
$var wire 1 C REG_OUT [0] $end
$var wire 1 D RET_FLAG $end
$var wire 1 E SEL_MUX_PC [1] $end
$var wire 1 F SEL_MUX_PC [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK_50 $end
$var wire 1 Q ww_KEY [3] $end
$var wire 1 R ww_KEY [2] $end
$var wire 1 S ww_KEY [1] $end
$var wire 1 T ww_KEY [0] $end
$var wire 1 U ww_PC_OUT [7] $end
$var wire 1 V ww_PC_OUT [6] $end
$var wire 1 W ww_PC_OUT [5] $end
$var wire 1 X ww_PC_OUT [4] $end
$var wire 1 Y ww_PC_OUT [3] $end
$var wire 1 Z ww_PC_OUT [2] $end
$var wire 1 [ ww_PC_OUT [1] $end
$var wire 1 \ ww_PC_OUT [0] $end
$var wire 1 ] ww_LEDR [9] $end
$var wire 1 ^ ww_LEDR [8] $end
$var wire 1 _ ww_LEDR [7] $end
$var wire 1 ` ww_LEDR [6] $end
$var wire 1 a ww_LEDR [5] $end
$var wire 1 b ww_LEDR [4] $end
$var wire 1 c ww_LEDR [3] $end
$var wire 1 d ww_LEDR [2] $end
$var wire 1 e ww_LEDR [1] $end
$var wire 1 f ww_LEDR [0] $end
$var wire 1 g ww_REG_OUT [7] $end
$var wire 1 h ww_REG_OUT [6] $end
$var wire 1 i ww_REG_OUT [5] $end
$var wire 1 j ww_REG_OUT [4] $end
$var wire 1 k ww_REG_OUT [3] $end
$var wire 1 l ww_REG_OUT [2] $end
$var wire 1 m ww_REG_OUT [1] $end
$var wire 1 n ww_REG_OUT [0] $end
$var wire 1 o ww_SEL_MUX_PC [1] $end
$var wire 1 p ww_SEL_MUX_PC [0] $end
$var wire 1 q ww_JMP_FLAG $end
$var wire 1 r ww_JEQ_FLAG $end
$var wire 1 s ww_JSR_FLAG $end
$var wire 1 t ww_RET_FLAG $end
$var wire 1 u ww_EQUAL_FLAG $end
$var wire 1 v \KEY[1]~input_o\ $end
$var wire 1 w \KEY[2]~input_o\ $end
$var wire 1 x \KEY[3]~input_o\ $end
$var wire 1 y \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 z \KEY[0]~input_o\ $end
$var wire 1 { \CLOCK_50~input_o\ $end
$var wire 1 | \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 } \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 ~ \gravar:detectorSub0|saida~combout\ $end
$var wire 1 !! \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 "! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 #! \ROM1|memROM~5_combout\ $end
$var wire 1 $! \incrementaPC|Add0~2\ $end
$var wire 1 %! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 &! \ROM1|memROM~0_combout\ $end
$var wire 1 '! \ROM1|memROM~1_combout\ $end
$var wire 1 (! \decoderInstru1|saida~1_combout\ $end
$var wire 1 )! \MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 *! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 +! \ROM1|memROM~7_combout\ $end
$var wire 1 ,! \incrementaPC|Add0~6\ $end
$var wire 1 -! \incrementaPC|Add0~10\ $end
$var wire 1 .! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 /! \MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 0! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 1! \ROM1|memROM~3_combout\ $end
$var wire 1 2! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 3! \ROM1|memROM~8_combout\ $end
$var wire 1 4! \MUX1|saida_MUX[0]~1_combout\ $end
$var wire 1 5! \ROM1|memROM~6_combout\ $end
$var wire 1 6! \ROM1|memROM~4_combout\ $end
$var wire 1 7! \RAM1|ram~2065_combout\ $end
$var wire 1 8! \ULA1|Add0~1_sumout\ $end
$var wire 1 9! \REGA|DOUT[0]~feeder_combout\ $end
$var wire 1 :! \decoderInstru1|saida[4]~2_combout\ $end
$var wire 1 ;! \decoderInstru1|Equal8~0_combout\ $end
$var wire 1 <! \decoderInstru1|saida[5]~3_combout\ $end
$var wire 1 =! \ULA1|Add1~34_cout\ $end
$var wire 1 >! \ULA1|Add1~1_sumout\ $end
$var wire 1 ?! \ULA1|saida[0]~0_combout\ $end
$var wire 1 @! \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 A! \RAM1|ram~2075_combout\ $end
$var wire 1 B! \RAM1|ram~2057_q\ $end
$var wire 1 C! \RAM1|ram~2066_combout\ $end
$var wire 1 D! \ULA1|Add0~2\ $end
$var wire 1 E! \ULA1|Add0~5_sumout\ $end
$var wire 1 F! \REGA|DOUT[1]~feeder_combout\ $end
$var wire 1 G! \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 H! \ULA1|Add1~2\ $end
$var wire 1 I! \ULA1|Add1~5_sumout\ $end
$var wire 1 J! \ULA1|saida[1]~1_combout\ $end
$var wire 1 K! \RAM1|ram~2058_q\ $end
$var wire 1 L! \RAM1|ram~2067_combout\ $end
$var wire 1 M! \ULA1|Add0~6\ $end
$var wire 1 N! \ULA1|Add0~9_sumout\ $end
$var wire 1 O! \REGA|DOUT[2]~feeder_combout\ $end
$var wire 1 P! \ULA1|Add1~6\ $end
$var wire 1 Q! \ULA1|Add1~9_sumout\ $end
$var wire 1 R! \ULA1|saida[2]~2_combout\ $end
$var wire 1 S! \RAM1|ram~2059_q\ $end
$var wire 1 T! \RAM1|ram~2068_combout\ $end
$var wire 1 U! \ULA1|Add0~10\ $end
$var wire 1 V! \ULA1|Add0~13_sumout\ $end
$var wire 1 W! \REGA|DOUT[3]~feeder_combout\ $end
$var wire 1 X! \ULA1|Add1~10\ $end
$var wire 1 Y! \ULA1|Add1~13_sumout\ $end
$var wire 1 Z! \ULA1|saida[3]~3_combout\ $end
$var wire 1 [! \RAM1|ram~2060_q\ $end
$var wire 1 \! \RAM1|ram~2069_combout\ $end
$var wire 1 ]! \ULA1|Add0~14\ $end
$var wire 1 ^! \ULA1|Add0~17_sumout\ $end
$var wire 1 _! \REGA|DOUT[4]~feeder_combout\ $end
$var wire 1 `! \ULA1|saida[4]~4_combout\ $end
$var wire 1 a! \REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 b! \RAM1|ram~2061_q\ $end
$var wire 1 c! \RAM1|ram~2070_combout\ $end
$var wire 1 d! \RAM1|ram~2074_combout\ $end
$var wire 1 e! \ULA1|Add1~14\ $end
$var wire 1 f! \ULA1|Add1~17_sumout\ $end
$var wire 1 g! \ULA1|saida[5]~5_combout\ $end
$var wire 1 h! \ULA1|Add0~18\ $end
$var wire 1 i! \ULA1|Add0~21_sumout\ $end
$var wire 1 j! \REGA|DOUT[5]~feeder_combout\ $end
$var wire 1 k! \REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 l! \RAM1|ram~2062_q\ $end
$var wire 1 m! \RAM1|ram~2071_combout\ $end
$var wire 1 n! \ULA1|Add1~18\ $end
$var wire 1 o! \ULA1|Add1~21_sumout\ $end
$var wire 1 p! \FLAG|DOUT~1_combout\ $end
$var wire 1 q! \FLAG|DOUT~q\ $end
$var wire 1 r! \FLAG|DOUT~2_combout\ $end
$var wire 1 s! \ULA1|saida[7]~7_combout\ $end
$var wire 1 t! \ULA1|Add0~22\ $end
$var wire 1 u! \ULA1|Add0~25_sumout\ $end
$var wire 1 v! \REGA|DOUT[6]~feeder_combout\ $end
$var wire 1 w! \ULA1|Add1~22\ $end
$var wire 1 x! \ULA1|Add1~25_sumout\ $end
$var wire 1 y! \ULA1|saida[6]~6_combout\ $end
$var wire 1 z! \RAM1|ram~2063_q\ $end
$var wire 1 {! \RAM1|ram~2072_combout\ $end
$var wire 1 |! \ULA1|Add0~26\ $end
$var wire 1 }! \ULA1|Add0~29_sumout\ $end
$var wire 1 ~! \REGA|DOUT[7]~feeder_combout\ $end
$var wire 1 !" \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 "" \RAM1|ram~2064_q\ $end
$var wire 1 #" \RAM1|ram~2073_combout\ $end
$var wire 1 $" \ULA1|Add1~26\ $end
$var wire 1 %" \ULA1|Add1~29_sumout\ $end
$var wire 1 &" \FLAG|DOUT~0_combout\ $end
$var wire 1 '" \FLAG|DOUT~DUPLICATE_q\ $end
$var wire 1 (" \LOG_DESVIO|SelMuxPC[0]~0_combout\ $end
$var wire 1 )" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 *" \MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 +" \ROM1|memROM~2_combout\ $end
$var wire 1 ," \LOG_DESVIO|SelMuxPC[1]~1_combout\ $end
$var wire 1 -" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 ." \MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 /" \incrementaPC|Add0~14\ $end
$var wire 1 0" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 1" \MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 2" \incrementaPC|Add0~18\ $end
$var wire 1 3" \incrementaPC|Add0~21_sumout\ $end
$var wire 1 4" \MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 5" \incrementaPC|Add0~22\ $end
$var wire 1 6" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 7" \MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 8" \incrementaPC|Add0~26\ $end
$var wire 1 9" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 :" \MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 ;" \decoderInstru1|Equal4~0_combout\ $end
$var wire 1 <" \decoderInstru1|saida~0_combout\ $end
$var wire 1 =" \PC|DOUT\ [8] $end
$var wire 1 >" \PC|DOUT\ [7] $end
$var wire 1 ?" \PC|DOUT\ [6] $end
$var wire 1 @" \PC|DOUT\ [5] $end
$var wire 1 A" \PC|DOUT\ [4] $end
$var wire 1 B" \PC|DOUT\ [3] $end
$var wire 1 C" \PC|DOUT\ [2] $end
$var wire 1 D" \PC|DOUT\ [1] $end
$var wire 1 E" \PC|DOUT\ [0] $end
$var wire 1 F" \REGA|DOUT\ [7] $end
$var wire 1 G" \REGA|DOUT\ [6] $end
$var wire 1 H" \REGA|DOUT\ [5] $end
$var wire 1 I" \REGA|DOUT\ [4] $end
$var wire 1 J" \REGA|DOUT\ [3] $end
$var wire 1 K" \REGA|DOUT\ [2] $end
$var wire 1 L" \REGA|DOUT\ [1] $end
$var wire 1 M" \REGA|DOUT\ [0] $end
$var wire 1 N" \REG_RET|DOUT\ [8] $end
$var wire 1 O" \REG_RET|DOUT\ [7] $end
$var wire 1 P" \REG_RET|DOUT\ [6] $end
$var wire 1 Q" \REG_RET|DOUT\ [5] $end
$var wire 1 R" \REG_RET|DOUT\ [4] $end
$var wire 1 S" \REG_RET|DOUT\ [3] $end
$var wire 1 T" \REG_RET|DOUT\ [2] $end
$var wire 1 U" \REG_RET|DOUT\ [1] $end
$var wire 1 V" \REG_RET|DOUT\ [0] $end
$var wire 1 W" \LOG_DESVIO|ALT_INV_SelMuxPC[1]~1_combout\ $end
$var wire 1 X" \LOG_DESVIO|ALT_INV_SelMuxPC[0]~0_combout\ $end
$var wire 1 Y" \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 Z" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 [" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 \" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ]" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ^" \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 _" \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 `" \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 a" \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 b" \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 c" \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 d" \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 e" \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 f" \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 g" \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 h" \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 i" \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 j" \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 k" \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 l" \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 m" \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 n" \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 o" \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 p" \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 q" \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 r" \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 s" \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 t" \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 u" \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 v" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 w" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 x" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 y" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 z" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 {" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 |" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 }" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 ~" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 !# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 "# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ## \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 $# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 %# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 &# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 '# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 (# \FLAG|ALT_INV_DOUT~DUPLICATE_q\ $end
$var wire 1 )# \REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 *# \REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 +# \REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 ,# \REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 -# \REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 .# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 /# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 0# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 1# \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 2# \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 3# \FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 4# \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~2074_combout\ $end
$var wire 1 6# \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~2073_combout\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~2064_q\ $end
$var wire 1 9# \RAM1|ALT_INV_ram~2072_combout\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~2063_q\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~2071_combout\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~2062_q\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~2070_combout\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~2061_q\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~2069_combout\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~2060_q\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~2068_combout\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~2059_q\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~2067_combout\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~2058_q\ $end
$var wire 1 E# \MUX1|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 F# \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 G# \decoderInstru1|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~2066_combout\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~2057_q\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~2065_combout\ $end
$var wire 1 K# \REG_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 L# \REG_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 M# \REG_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 N# \REG_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 O# \REG_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 P# \REG_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 Q# \REG_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 R# \REG_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 S# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 T# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 U# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 V# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 W# \ROM1|ALT_INV_memROM~4_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0#
0$
1%
0D
0E
1F
0G
1H
xI
1J
1K
1L
1M
1N
1O
xP
0q
0r
1s
0t
0u
xv
xw
xx
xy
1z
x{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
1)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
11!
12!
03!
14!
05!
06!
17!
08!
09!
0:!
1;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
1w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
1$"
0%"
0&"
0'"
1("
0)"
1*"
0+"
0,"
1-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
1W"
0X"
1Y"
0Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
0u"
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
02#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
0E#
0F#
1G#
1H#
1I#
0J#
1S#
1T#
1U#
1V#
1W#
x&
x'
x(
1)
xQ
xR
xS
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
x="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
xN"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
$end
#20000
0)
0T
0z
12#
1|
1~
1D"
1"!
1B"
1*!
10!
1C"
1V"
0R#
0%#
0.#
00#
0$#
0/#
0&#
1)"
1#!
1%!
07!
1.!
1&!
1+!
01!
15!
0U#
1Z"
0T#
0]"
0r"
1J#
0t"
0V#
0s"
1Z
1Y
1[
0)!
0/!
0(!
0("
0*"
1:
19
18
1X"
1)!
1/!
1*"
1."
0p
0s
0F
0%
#40000
1)
1T
1z
02#
0|
0~
#60000
0)
0T
0z
12#
1|
1~
1!!
1E"
0'#
01#
11!
0-"
1$!
1'!
0\"
1u"
0Z"
1\
0%!
1,!
0."
1,"
1t"
1;
0)"
1-!
0W"
0)!
1s"
0/!
0*"
1."
0.!
1/"
1r"
1o
1t
10"
0q"
1E
1D
#80000
1)
1T
1z
02#
0|
0~
#100000
0)
0T
0z
12#
1|
1~
0D"
0"!
0B"
0*!
00!
0C"
1%#
1.#
10#
1$#
1/#
1&#
1)"
0-!
1%!
0,!
1.!
0/"
01!
05!
16!
1+"
0["
0W#
1U#
1Z"
0r"
0t"
0s"
0Z
0Y
0[
00"
0)"
0.!
1("
0,"
1;"
1r"
1s"
1q"
0:
09
08
1W"
0X"
1*"
1q
0o
0t
1p
1$
1F
0E
0D
#120000
1)
1T
1z
02#
0|
0~
#140000
0)
0T
0z
12#
1|
1~
1"!
1C"
0%#
0/#
0'!
1)"
02!
1F#
0s"
1\"
1Z
1:!
1<!
0("
0;"
04!
18!
1>!
0H!
1N!
1Q!
0X!
19
0h"
0i"
0l"
0m"
1E#
1X"
0G#
1Y!
0e!
1I!
0P!
1)!
0."
19!
1?!
1O!
1R!
0j"
0f"
0Q!
1f!
0n!
0q
0p
0d"
1h"
1o!
0w!
0$
0F
0b"
1x!
0$"
0`"
1%"
0^"
#160000
1)
1T
1z
02#
0|
0~
#180000
0)
0T
0z
12#
1|
1~
0!!
1D"
1*!
1M"
1@!
1K"
0E"
1'#
0{"
0-#
0}"
00#
0&#
11#
0#!
0&!
0%!
1,!
0+!
13!
17!
1A!
0>!
1H!
08!
1D!
0N!
1U!
1Q!
1-"
0$!
0u"
0h"
1i"
1m"
1l"
0J#
0S#
1T#
1t"
1]"
1V#
0\
1d
1l
1f
1n
1[
1%!
0,!
1V!
1E!
0I!
1P!
0)"
1-!
1J!
14!
18!
0D!
0:!
0<!
1>!
1N!
0U!
0Q!
1X!
0)!
1Z!
1^!
1`!
1g!
1i!
0o!
1s!
1u!
0x!
1y!
1}!
0%"
09!
0O!
1."
1s"
1j"
0k"
0g"
0t"
0;
1:
13
11
1C
1A
1.!
1Q!
1)"
0-!
1^"
0_"
1`"
0a"
1b"
0c"
0e"
1h"
0i"
0l"
1G#
0m"
0E#
1)!
1W!
1F!
0*"
0Y!
1e!
0V!
0E!
0s"
0h"
0r"
0^!
0i!
1o!
0u!
1x!
0}!
1%"
19!
0J!
1O!
0R!
1_!
1j!
0g!
1v!
0y!
1~!
0s!
0.!
1k"
1g"
1f"
1/!
1R!
1*"
0f!
1n!
1r"
0^"
1_"
0`"
1a"
0b"
1c"
1e"
0Z!
0W!
0F!
1d"
0_!
0j!
1g!
0v!
1y!
0~!
1s!
0/!
0o!
1w!
0`!
1b"
0x!
1$"
0g!
1`"
0%"
0y!
1^"
0s!
#200000
1)
1T
1z
02#
0|
0~
#220000
0)
0T
0z
12#
1|
1~
1!!
1B!
1S!
1E"
0'#
0B#
0I#
01#
1&!
11!
12!
0A!
0+"
1C!
1T!
0-"
1$!
1u"
0A#
0H#
1["
0F#
0Z"
0]"
1\
0%!
1,!
1p!
08!
1D!
0>!
0N!
1U!
0Q!
0."
1t"
1;
0)"
1-!
1h"
1i"
1l"
1m"
04#
0)!
1V!
1E!
1s"
09!
0?!
0O!
0R!
1r!
1.!
0k"
0g"
0*"
0r"
03#
1W!
1F!
1&"
1/!
#240000
1)
1T
1z
02#
0|
0~
#260000
0)
0T
0z
12#
1|
1~
0!!
0D"
0"!
1B"
0*!
10!
1q!
1'"
0C"
0E"
1'#
1%#
0(#
0Y"
0.#
10#
0$#
1/#
1&#
11#
1)"
0-!
1%!
0,!
03!
07!
0.!
1/"
1+!
01!
15!
06!
1+"
1-"
0$!
1'!
0\"
0u"
0["
1W#
0U#
1Z"
0T#
1r"
1J#
1S#
0t"
0s"
0\
0Z
1u
1Y
0[
0%!
10"
0)"
1.!
0/"
1)!
0/!
1*"
0C!
0T!
1."
0p!
1("
1;"
0r"
1s"
0q"
1t"
0;
0:
09
18
1"
00"
0X"
14#
1A#
1H#
0)!
11"
0*"
1/!
1q"
18!
0D!
1>!
1N!
0U!
1Q!
1)!
0/!
0."
01"
0h"
0i"
0l"
0m"
1q
1p
0V!
0E!
19!
1?!
1O!
1R!
1k"
1g"
1$
1F
0W!
0F!
#280000
1)
1T
1z
02#
0|
0~
#300000
0)
0T
0z
12#
1|
1~
1D"
0B"
1*!
00!
1.#
00#
1$#
0&#
1#!
1%!
0&!
0+!
0.!
16!
0W#
1r"
1T#
1]"
0t"
0V#
0Y
1[
0)!
0;"
1<"
1/!
1."
1:
08
1r
0q
1#
0$
#320000
1)
1T
1z
02#
0|
0~
#340000
0)
0T
0z
12#
1|
1~
1!!
0D"
1B"
0*!
10!
1E"
0'#
0.#
10#
0$#
1&#
01#
0%!
1&!
1+!
1.!
06!
0+"
0-"
1$!
0'!
1\"
1u"
1["
1W#
0r"
0T#
0]"
1t"
1\
1Y
0[
1%!
0/!
0."
0("
0<"
0t"
1;
0:
18
1X"
1)!
1/!
0r
0p
0#
0F
#360000
1)
1T
1z
02#
0|
0~
#380000
0)
0T
0z
12#
1|
1~
0!!
1D"
1*!
0E"
1'#
00#
0&#
11#
02!
0%!
1,!
05!
1+"
1-"
0$!
0u"
0["
1U#
1t"
1F#
0\
1[
1%!
0,!
1)"
04!
0)!
0N!
1U!
0Q!
1:!
1<!
1."
0s"
0t"
0;
1:
0)"
0G#
1h"
1i"
1E#
1)!
1*"
1V!
1s"
0O!
0?!
0g"
0*"
1W!
#400000
1)
1T
1z
02#
0|
0~
#420000
0)
0T
0z
12#
1|
1~
1!!
0M"
0@!
1E"
0'#
1-#
1}"
01#
0#!
0+!
11!
12!
13!
16!
17!
0+"
0>!
08!
0-"
1$!
1u"
1m"
1l"
1["
0J#
0W#
0S#
0F#
0Z"
1T#
1V#
1\
0f
0n
0%!
1,!
1J!
1Z!
14!
1N!
0U!
1Q!
1^!
1`!
1g!
1i!
1o!
0w!
1s!
1u!
1x!
0$"
1y!
1}!
1%"
1C!
1T!
0:!
0<!
1p!
1?!
09!
0."
1t"
1;
03
0C
1)"
04#
1G#
0A#
0H#
0^"
0_"
0`"
0a"
0b"
0c"
0e"
0h"
0i"
0E#
0)!
0%"
0x!
0V!
0s"
0^!
0i!
0o!
1w!
0u!
1x!
0}!
1%"
1O!
1_!
1j!
1v!
1~!
18!
1>!
0H!
0N!
1U!
0Q!
0?!
0J!
0Z!
0`!
0r!
0&"
1g"
1`"
1^"
1*"
13#
1h"
1i"
0l"
0m"
0^"
1_"
0`"
1a"
1b"
1c"
1e"
0s!
0y!
0W!
1V!
1I!
0P!
0x!
1$"
0_!
0j!
0g!
0v!
1y!
0~!
1s!
19!
1?!
0O!
0R!
1`"
0j"
0g"
0%"
1Q!
0X!
1W!
1J!
0y!
0h"
1^"
1Y!
0e!
0s!
1R!
0f"
1f!
0n!
1Z!
0d"
1o!
0w!
1`!
0b"
1x!
0$"
1g!
0`"
1%"
1y!
0^"
1s!
#440000
1)
1T
1z
02#
0|
0~
#460000
0)
0T
0z
12#
1|
1~
0!!
0D"
1"!
0*!
0q!
0'"
1C"
0E"
1'#
0%#
1(#
1Y"
10#
0/#
1&#
11#
0)"
1-!
1%!
0,!
03!
07!
0&!
1+!
01!
15!
1+"
1-"
0$!
1'!
0\"
0u"
0["
0U#
1Z"
0T#
1]"
1J#
1S#
0t"
1s"
0\
1Z
0u
0[
0%!
1)"
0-!
0.!
1/"
1)!
0C!
0T!
0*"
1."
0p!
1<"
1r"
0s"
1t"
0;
0:
19
0"
10"
1.!
0/"
14#
1A#
1H#
0)!
1*"
0/!
0r"
0q"
08!
0>!
1H!
1N!
0U!
0Q!
1X!
00"
11"
1/!
1q"
1h"
0i"
1l"
1m"
1r
0Y!
1e!
0V!
0I!
1P!
09!
0?!
1O!
0R!
01"
1j"
1g"
1f"
1#
1Q!
0f!
1n!
0Z!
0W!
0J!
1d"
0h"
0o!
1w!
1R!
0`!
1b"
0x!
1$"
0g!
1`"
0%"
0y!
1^"
0s!
#480000
1)
1T
1z
02#
0|
0~
#500000
0)
0T
0z
12#
1|
1~
1!!
1E"
0'#
01#
1#!
1&!
0+!
05!
17!
0-"
1$!
1u"
0J#
1U#
1T#
0]"
0V#
1\
1%!
1("
1;"
0<"
0."
0t"
1;
0X"
1)!
0)!
1."
0r
1q
1p
0#
1$
1F
#520000
1)
1T
1z
02#
0|
0~
#540000
0)
0T
0z
12#
1|
1~
#560000
