module partsel_00484(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [29:7] x4;
  wire [5:28] x5;
  wire signed [28:0] x6;
  wire signed [0:25] x7;
  wire signed [0:31] x8;
  wire signed [7:30] x9;
  wire signed [7:24] x10;
  wire [26:0] x11;
  wire signed [0:26] x12;
  wire [24:7] x13;
  wire [25:0] x14;
  wire [7:25] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [4:29] p0 = 496326694;
  localparam signed [25:3] p1 = 198654695;
  localparam signed [24:6] p2 = 938385159;
  localparam signed [28:6] p3 = 505505945;
  assign x4 = {p0, {2{p3[19 -: 1]}}};
  assign x5 = (x4[12] + x1[12 -: 4]);
  assign x6 = p2[9 + s3 +: 3];
  assign x7 = (!ctrl[1] || ctrl[3] && !ctrl[3] ? ((x0[8 +: 3] & {2{(x2[6 + s1 +: 3] | p0)}}) | p2) : p3[3 + s1 +: 2]);
  assign x8 = p2[9 + s2 -: 4];
  assign x9 = x4[12 + s1];
  assign x10 = p3;
  assign x11 = x9[16 + s1 +: 2];
  assign x12 = (x0[18] + {x4, x7[9 +: 1]});
  assign x13 = (p2[19 -: 2] | (((p2[30 + s3 -: 1] - (x8 + x4[14])) & x12) - p2));
  assign x14 = ({2{{(x9[7 + s3] - p1), (p3[6 + s1] & p2[21 + s2 -: 6])}}} | ({(x13[19 -: 2] ^ x4[14 -: 2]), {{2{(x2[20 -: 2] ^ x12[7 + s3])}}, ((x4[3 + s2 -: 5] + p2[31 + s1 -: 3]) - x9)}} | (!ctrl[0] && !ctrl[2] || !ctrl[3] ? p1[18 -: 4] : ((x5 | p2) - ((x0 | x12[14 -: 2]) & p1)))));
  assign x15 = {x2, ((x0[14 +: 2] & x10) | ({p1, (p1[1 + s1 -: 1] - (x3[10 +: 4] | x9[23 + s1 +: 3]))} | p3[10 +: 3]))};
  assign y0 = ({{2{{2{x3[26 + s1 -: 8]}}}}, (p1[16 +: 1] ^ {(p1[9 + s1] + x11[23]), p1[23]})} - {2{p3[15 +: 4]}});
  assign y1 = (ctrl[2] || !ctrl[3] || ctrl[2] ? x6 : p2[20 -: 2]);
  assign y2 = x14[3 + s0 -: 2];
  assign y3 = {2{{2{p3[25 + s1 -: 2]}}}};
endmodule
