mips_core
rf_stage
mips_sys
decoder
dmem_ctl_reg_clr_cls
decode_pipe
ctl_FSM
pipelinedregs
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/input_pause
mips_core/input_pause
mips_sys/input_pause
rf_stage/input_pause
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
mips_core/input_rst
mips_sys/input_rst
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/reg_CurrState
ctl_FSM/input_rst
rf_stage/input_rst_i
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
decode_pipe/wire_fsm_dly
decode_pipe/inst_idecoder
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_5/stmt_5
decoder/always_1/block_1/case_1/block_5
rf_stage/input_id_cmd
ctl_FSM/input_id_cmd
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_6/block_1/case_1/block_1
mips_sys/inst_i_mips_core
ctl_FSM/reg_NextState
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
mips_core/inst_iRF_stage
ctl_FSM/always_6/block_1/case_1
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1
ctl_FSM/always_6
ctl_FSM/reg_id2ra_ctl_cls
decode_pipe/input_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
decoder/always_1/block_1/case_1
decoder/always_1
decoder/always_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_4
decode_pipe/input_ins_i
decoder/input_ins_i
decoder/assign_2_inst_func
decoder/wire_inst_func
decoder/always_1/block_1/case_1/block_1/case_1/block_7/stmt_5
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/always_1/block_1/case_1/block_10
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_4/stmt_5
decoder/always_1/block_1/case_1/block_22/stmt_5
decoder/always_1/block_1/case_1/block_22
decoder/always_1/block_1/case_1/block_13/stmt_5
decoder/always_1/block_1/case_1/block_13
decoder/always_1/block_1/case_1/block_21
decoder/always_1/block_1/case_1/block_21/stmt_5
decoder/always_1/block_1/case_1/block_14/stmt_5
decoder/always_1/block_1/case_1/block_14
decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_24
dmem_ctl_reg_clr_cls/input_cls
pipelinedregs/input_pause
pipelinedregs/input_ra2ex_ctl_clr
mips_core/wire_NET1640
pipelinedregs/inst_U15
mips_sys/wire_cop_mem_ctl
mips_core/wire_cop_mem_ctl_o
pipelinedregs/inst_U9
pipelinedregs/wire_dmem_ctl_o
pipelinedregs/wire_dmem_ctl_ur_o
pipelinedregs/inst_U3
pipelinedregs/wire_BUS5666
pipelinedregs/input_id2ra_ctl_cls
pipelinedregs/input_id2ra_ctl_clr
pipelinedregs/input_dmem_ctl_i
mips_core/wire_NET1572
mips_core/wire_NET1606
ctl_FSM/reg_delay_counter
decoder/assign_1_inst_op
decoder/wire_inst_op
ctl_FSM/always_3/if_1/case_1
ctl_FSM/always_3/if_1/case_1/stmt_1
rf_stage/wire_ra2ex_ctl_clr_o
decode_pipe/input_ra2ex_ctl_clr
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
mips_core/wire_BUS197
decoder/reg_fsm_dly
mips_core/inst_decoder_pipe
ctl_FSM/always_3/if_1
decoder/always_1/block_1/case_1/block_6
decoder/always_1/block_1/case_1/block_6/stmt_5
decode_pipe/input_pause
decode_pipe/input_id2ra_ctl_clr
rf_stage/wire_id2ra_ctl_clr_o
decoder/always_1/block_1/case_1/block_1/case_1/block_7
decoder/always_1/block_1/case_1/block_25/stmt_5
decoder/always_1/block_1/case_1/block_25
decoder/reg_dmem_ctl
decoder/always_1/block_1/case_1/block_25/stmt_10
ctl_FSM/always_6/block_1/case_1/block_8/stmt_3
ctl_FSM/always_6/block_1/case_1/block_8
ctl_FSM/always_6/block_1/case_1/block_8/stmt_4
ctl_FSM/always_3
decode_pipe/wire_BUS2064
decode_pipe/wire_dmem_ctl_o
decode_pipe/inst_pipereg
dmem_ctl_reg_clr_cls/input_clr
ctl_FSM/always_5/block_1/case_1/block_3/if_1
ctl_FSM/always_5/block_1/case_1/block_3
ctl_FSM/reg_ra2exec_ctl_clr
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
dmem_ctl_reg_clr_cls/input_dmem_ctl_i
dmem_ctl_reg_clr_cls/reg_dmem_ctl_o
dmem_ctl_reg_clr_cls/always_1
dmem_ctl_reg_clr_cls/always_1/if_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/reg_id2ra_ctl_clr
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_3/if_1/cond
ctl_FSM/always_3/if_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
ctl_FSM/always_3/if_1/case_1/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/cond
pipelinedregs/inst_U3/expr_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
