#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x259e0e0 .scope module, "execution" "execution" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x26b53a0_0 .net "ALUctrl", 2 0, v0x26a5610_0;  1 drivers
v0x26c6750_0 .net "ALUsrc", 0 0, v0x26a5720_0;  1 drivers
v0x26c6840_0 .net "FUNCT", 5 0, L_0x26c9c40;  1 drivers
v0x26c6930_0 .net "IMM16", 15 0, L_0x26c9950;  1 drivers
v0x26c69d0_0 .net "INSTRUCT", 31 0, L_0x26c9ce0;  1 drivers
v0x26c6ac0_0 .net "IsBranch", 0 0, v0x26a58c0_0;  1 drivers
v0x26c6b60_0 .net "IsJAL", 0 0, v0x26a5960_0;  1 drivers
v0x26c6c00_0 .net "IsJR", 0 0, v0x26a5a70_0;  1 drivers
v0x26c6cf0_0 .net "IsJump", 0 0, v0x26a5b30_0;  1 drivers
v0x26c6e20_0 .net "MemToReg", 0 0, v0x26a5bf0_0;  1 drivers
v0x26c6f10_0 .net "MemWr", 0 0, v0x26a5cb0_0;  1 drivers
v0x26c7000_0 .net "OP", 5 0, L_0x26c95b0;  1 drivers
v0x26c70f0_0 .net "PCcount", 31 0, v0x26aa860_0;  1 drivers
RS_0x7f139aeda198 .resolv tri, L_0x2722430, L_0x2727bc0;
v0x26c7220_0 .net8 "PCplus4", 31 0, RS_0x7f139aeda198;  2 drivers
v0x26c72c0_0 .net "RD", 4 0, L_0x26c98b0;  1 drivers
v0x26c7360_0 .net "RS", 4 0, L_0x26c9780;  1 drivers
v0x26c7400_0 .net "RT", 4 0, L_0x26c9650;  1 drivers
v0x26c75b0_0 .net "RegDst", 0 0, v0x26a5eb0_0;  1 drivers
v0x26c7650_0 .net "RegWr", 0 0, v0x26a5f50_0;  1 drivers
v0x26c76f0_0 .net "Rint", 4 0, L_0x279cfb0;  1 drivers
v0x26c77e0_0 .net "SE", 31 0, L_0x2803590;  1 drivers
v0x26c7880_0 .net "SHAMT", 4 0, L_0x26c9ba0;  1 drivers
v0x26c7920_0 .net "TA", 25 0, L_0x26c99f0;  1 drivers
v0x26c79c0_0 .net *"_s13", 0 0, L_0x273b4b0;  1 drivers
v0x26c7a60_0 .net *"_s14", 13 0, L_0x273b550;  1 drivers
L_0x7f139ae4e138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26c7b00_0 .net/2u *"_s16", 1 0, L_0x7f139ae4e138;  1 drivers
v0x26c7ba0_0 .net *"_s25", 0 0, L_0x2803160;  1 drivers
v0x26c7c40_0 .net *"_s26", 15 0, L_0x2803460;  1 drivers
v0x26c7ce0_0 .net *"_s7", 3 0, L_0x272b060;  1 drivers
L_0x7f139ae4e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26c7d80_0 .net/2u *"_s8", 1 0, L_0x7f139ae4e0f0;  1 drivers
v0x26c7e20_0 .net "aluadd4carryout", 0 0, L_0x2725db0;  1 drivers
v0x26c7ec0_0 .net "aluadd4overflow", 0 0, L_0x27278b0;  1 drivers
v0x26c7fb0_0 .net "aluadd4zero", 0 0, L_0x2727f20;  1 drivers
v0x26c74f0_0 .net "aluaddcarryout", 0 0, L_0x2797800;  1 drivers
v0x26c8260_0 .net "aluaddoverflow", 0 0, L_0x2799350;  1 drivers
RS_0x7f139aed9778 .resolv tri, L_0x2793e80, L_0x2799660;
v0x26c8350_0 .net8 "aluaddsum", 31 0, RS_0x7f139aed9778;  2 drivers
v0x26c83f0_0 .net "aluaddzero", 0 0, L_0x2799950;  1 drivers
v0x26c84e0_0 .net "alusrcout", 31 0, L_0x2803940;  1 drivers
v0x26c85d0_0 .net "branchaddr", 31 0, L_0x273b860;  1 drivers
v0x26c8670_0 .net "carryout", 0 0, L_0x27fde80;  1 drivers
o0x7f139ae9da98 .functor BUFZ 1, C4<z>; HiZ drive
v0x26c8710_0 .net "clk", 0 0, o0x7f139ae9da98;  0 drivers
o0x7f139ae9dc48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x26c87b0_0 .net "datain", 31 0, o0x7f139ae9dc48;  0 drivers
v0x26c88a0_0 .net "isbranchout", 31 0, L_0x279ca50;  1 drivers
v0x26c8990_0 .net "isjrout", 31 0, L_0x279ce80;  1 drivers
v0x26c8a80_0 .net "isjumpout", 31 0, L_0x279cd50;  1 drivers
v0x26c8b70_0 .net "jumpaddr", 31 0, L_0x273b370;  1 drivers
v0x26c8c10_0 .net "mem2regout", 31 0, L_0x28039e0;  1 drivers
v0x26c8d00_0 .net "memout", 31 0, v0x26a3370_0;  1 drivers
v0x26c8df0_0 .net "overflow", 0 0, L_0x27ff980;  1 drivers
v0x26c8e90_0 .net "regAw", 4 0, L_0x279d0e0;  1 drivers
v0x26c8f30_0 .net "regDa", 31 0, L_0x27a14c0;  1 drivers
v0x26c9060_0 .net "regDb", 31 0, L_0x27a2810;  1 drivers
v0x26c9190_0 .net "regDin", 31 0, L_0x279d330;  1 drivers
RS_0x7f139ae9ce68 .resolv tri, L_0x27fa500, L_0x27ffcd0;
v0x26c9230_0 .net8 "result", 31 0, RS_0x7f139ae9ce68;  2 drivers
v0x26c9360_0 .net "shift2", 31 0, L_0x273b9e0;  1 drivers
v0x26c9400_0 .net "zero", 0 0, L_0x2800030;  1 drivers
L_0x272b060 .part RS_0x7f139aeda198, 28, 4;
L_0x273b370 .concat [ 2 26 4 0], L_0x7f139ae4e0f0, L_0x26c99f0, L_0x272b060;
L_0x273b4b0 .part L_0x26c9950, 15, 1;
LS_0x273b550_0_0 .concat [ 1 1 1 1], L_0x273b4b0, L_0x273b4b0, L_0x273b4b0, L_0x273b4b0;
LS_0x273b550_0_4 .concat [ 1 1 1 1], L_0x273b4b0, L_0x273b4b0, L_0x273b4b0, L_0x273b4b0;
LS_0x273b550_0_8 .concat [ 1 1 1 1], L_0x273b4b0, L_0x273b4b0, L_0x273b4b0, L_0x273b4b0;
LS_0x273b550_0_12 .concat [ 1 1 0 0], L_0x273b4b0, L_0x273b4b0;
L_0x273b550 .concat [ 4 4 4 2], LS_0x273b550_0_0, LS_0x273b550_0_4, LS_0x273b550_0_8, LS_0x273b550_0_12;
L_0x273b860 .concat [ 2 16 14 0], L_0x7f139ae4e138, L_0x26c9950, L_0x273b550;
L_0x2803160 .part L_0x26c9950, 15, 1;
LS_0x2803460_0_0 .concat [ 1 1 1 1], L_0x2803160, L_0x2803160, L_0x2803160, L_0x2803160;
LS_0x2803460_0_4 .concat [ 1 1 1 1], L_0x2803160, L_0x2803160, L_0x2803160, L_0x2803160;
LS_0x2803460_0_8 .concat [ 1 1 1 1], L_0x2803160, L_0x2803160, L_0x2803160, L_0x2803160;
LS_0x2803460_0_12 .concat [ 1 1 1 1], L_0x2803160, L_0x2803160, L_0x2803160, L_0x2803160;
L_0x2803460 .concat [ 4 4 4 4], LS_0x2803460_0_0, LS_0x2803460_0_4, LS_0x2803460_0_8, LS_0x2803460_0_12;
L_0x2803590 .concat [ 16 16 0 0], L_0x26c9950, L_0x2803460;
S_0x259dd00 .scope module, "aluadd" "alu" 2 89, 3 145 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2794ae0/d .functor OR 1, L_0x27972e0, L_0x2797440, C4<0>, C4<0>;
L_0x2794ae0 .delay 1 (40,40,40) L_0x2794ae0/d;
L_0x27976f0/d .functor OR 1, L_0x2794ae0, L_0x2794ae0, C4<0>, C4<0>;
L_0x27976f0 .delay 1 (40,40,40) L_0x27976f0/d;
L_0x2797800/d .functor OR 1, L_0x27985f0, L_0x2797ec0, C4<0>, C4<0>;
L_0x2797800 .delay 1 (40,40,40) L_0x2797800/d;
L_0x27995a0/d .functor NOT 1, L_0x2798930, C4<0>, C4<0>, C4<0>;
L_0x27995a0 .delay 1 (10,10,10) L_0x27995a0/d;
L_0x2798a90/d .functor NOT 1, L_0x2799350, C4<0>, C4<0>, C4<0>;
L_0x2798a90 .delay 1 (10,10,10) L_0x2798a90/d;
L_0x2798b90/d .functor AND 1, L_0x27995a0, L_0x2798cf0, L_0x2799dd0, C4<1>;
L_0x2798b90 .delay 1 (60,60,60) L_0x2798b90/d;
L_0x2799ec0/d .functor NOT 1, L_0x2798b90, C4<0>, C4<0>, C4<0>;
L_0x2799ec0 .delay 1 (10,10,10) L_0x2799ec0/d;
L_0x2799fd0/d .functor AND 1, L_0x279a180, L_0x2798a90, L_0x2798b90, C4<1>;
L_0x2799fd0 .delay 1 (60,60,60) L_0x2799fd0/d;
L_0x236df60/d .functor OR 1, L_0x27997f0, L_0x2799fd0, C4<0>, C4<0>;
L_0x236df60 .delay 1 (40,40,40) L_0x236df60/d;
v0x2064670_0 .net "SLTval", 0 0, L_0x2799fd0;  1 drivers
v0x2064710_0 .net *"_s321", 0 0, L_0x2763d30;  1 drivers
v0x20647f0_0 .net *"_s324", 0 0, L_0x278eed0;  1 drivers
v0x20648b0_0 .net *"_s327", 0 0, L_0x278f080;  1 drivers
v0x2064990_0 .net *"_s330", 0 0, L_0x27921e0;  1 drivers
v0x207cab0_0 .net *"_s333", 0 0, L_0x27923d0;  1 drivers
v0x207cb70_0 .net *"_s336", 0 0, L_0x27929f0;  1 drivers
v0x207cc50_0 .net *"_s339", 0 0, L_0x2792b50;  1 drivers
v0x207cd30_0 .net *"_s342", 0 0, L_0x2792150;  1 drivers
v0x207ce10_0 .net *"_s345", 0 0, L_0x2793820;  1 drivers
v0x25a9130_0 .net *"_s348", 0 0, L_0x2793070;  1 drivers
v0x25a91f0_0 .net *"_s351", 0 0, L_0x2793290;  1 drivers
v0x25a92d0_0 .net *"_s354", 0 0, L_0x27934b0;  1 drivers
v0x25a93b0_0 .net *"_s357", 0 0, L_0x2794100;  1 drivers
v0x25a9490_0 .net *"_s360", 0 0, L_0x2793a40;  1 drivers
v0x25a9570_0 .net *"_s363", 0 0, L_0x2793c60;  1 drivers
v0x24944d0_0 .net *"_s366", 0 0, L_0x2792dc0;  1 drivers
v0x2494680_0 .net *"_s369", 0 0, L_0x2794b70;  1 drivers
v0x2494760_0 .net *"_s372", 0 0, L_0x27942d0;  1 drivers
v0x2494840_0 .net *"_s375", 0 0, L_0x27944f0;  1 drivers
v0x2494920_0 .net *"_s378", 0 0, L_0x2794710;  1 drivers
v0x25c9d40_0 .net *"_s381", 0 0, L_0x2795440;  1 drivers
v0x25c9de0_0 .net *"_s384", 0 0, L_0x2794d90;  1 drivers
v0x25c9e80_0 .net *"_s387", 0 0, L_0x2794fb0;  1 drivers
v0x25c9f20_0 .net *"_s390", 0 0, L_0x27951d0;  1 drivers
v0x25c9fc0_0 .net *"_s393", 0 0, L_0x2795330;  1 drivers
v0x25ca060_0 .net *"_s396", 0 0, L_0x2795660;  1 drivers
v0x25ca100_0 .net *"_s399", 0 0, L_0x2795880;  1 drivers
v0x25ca1a0_0 .net *"_s402", 0 0, L_0x2795aa0;  1 drivers
v0x25ca240_0 .net *"_s405", 0 0, L_0x2795c00;  1 drivers
v0x25ca2e0_0 .net *"_s408", 0 0, L_0x2795ee0;  1 drivers
v0x25ca380_0 .net *"_s411", 0 0, L_0x2796100;  1 drivers
v0x25ca420_0 .net *"_s414", 0 0, L_0x27979f0;  1 drivers
v0x2494570_0 .net *"_s420", 0 0, L_0x27972e0;  1 drivers
v0x25ca6d0_0 .net *"_s422", 0 0, L_0x2797440;  1 drivers
v0x25ca770_0 .net *"_s424", 0 0, L_0x27976f0;  1 drivers
v0x25ca810_0 .net *"_s429", 0 0, L_0x27985f0;  1 drivers
v0x25ca8b0_0 .net *"_s431", 0 0, L_0x2797ec0;  1 drivers
v0x25ca950_0 .net *"_s440", 0 0, L_0x2798930;  1 drivers
v0x25ca9f0_0 .net *"_s444", 0 0, L_0x2798cf0;  1 drivers
v0x25caa90_0 .net *"_s446", 0 0, L_0x2799dd0;  1 drivers
v0x25cab30_0 .net *"_s450", 0 0, L_0x279a180;  1 drivers
v0x25cabd0_0 .net *"_s452", 0 0, L_0x236df60;  1 drivers
v0x25cac70_0 .net *"_s455", 0 0, L_0x27997f0;  1 drivers
v0x25cad10_0 .net "carryOut", 32 0, L_0x2797530;  1 drivers
v0x25cadb0_0 .net "carryout", 0 0, L_0x2797800;  alias, 1 drivers
L_0x7f139ae4e180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x25cae50_0 .net "command", 2 0, L_0x7f139ae4e180;  1 drivers
v0x25caef0_0 .net "initialResult", 31 0, L_0x2791330;  1 drivers
v0x25caf90_0 .net "isSLT", 0 0, L_0x2798b90;  1 drivers
v0x25cb030_0 .net "isSLTinv", 0 0, L_0x2799ec0;  1 drivers
v0x25cb0d0_0 .net "isSubtract", 0 0, L_0x2794ae0;  1 drivers
v0x25cb170_0 .net8 "operandA", 31 0, RS_0x7f139aeda198;  alias, 2 drivers
v0x25cb210_0 .net "operandB", 31 0, L_0x273b9e0;  alias, 1 drivers
v0x25cb2b0_0 .net "overflow", 0 0, L_0x2799350;  alias, 1 drivers
v0x25cb350_0 .net "overflowInv", 0 0, L_0x2798a90;  1 drivers
v0x25cb3f0_0 .net8 "result", 31 0, RS_0x7f139aed9778;  alias, 2 drivers
v0x25cb490_0 .net "s2inv", 0 0, L_0x27995a0;  1 drivers
v0x25cb530_0 .net "zero", 0 0, L_0x2799950;  alias, 1 drivers
L_0x273e100 .part RS_0x7f139aeda198, 0, 1;
L_0x273e260 .part L_0x273b9e0, 0, 1;
L_0x273be80 .part L_0x2797530, 0, 1;
L_0x273e4a0 .part L_0x7f139ae4e180, 0, 1;
L_0x273e540 .part L_0x7f139ae4e180, 1, 1;
L_0x273e5e0 .part L_0x7f139ae4e180, 2, 1;
L_0x2740b20 .part RS_0x7f139aeda198, 1, 1;
L_0x2740c80 .part L_0x273b9e0, 1, 1;
L_0x273e990 .part L_0x2797530, 1, 1;
L_0x2740ec0 .part L_0x7f139ae4e180, 0, 1;
L_0x2740ff0 .part L_0x7f139ae4e180, 1, 1;
L_0x2741090 .part L_0x7f139ae4e180, 2, 1;
L_0x27435f0 .part RS_0x7f139aeda198, 2, 1;
L_0x2743750 .part L_0x273b9e0, 2, 1;
L_0x2741460 .part L_0x2797530, 2, 1;
L_0x2743990 .part L_0x7f139ae4e180, 0, 1;
L_0x2743ac0 .part L_0x7f139ae4e180, 1, 1;
L_0x2743c70 .part L_0x7f139ae4e180, 2, 1;
L_0x2746100 .part RS_0x7f139aeda198, 3, 1;
L_0x2746260 .part L_0x273b9e0, 3, 1;
L_0x2743d10 .part L_0x2797530, 3, 1;
L_0x27465d0 .part L_0x7f139ae4e180, 0, 1;
L_0x2746520 .part L_0x7f139ae4e180, 1, 1;
L_0x2746730 .part L_0x7f139ae4e180, 2, 1;
L_0x2748bf0 .part RS_0x7f139aeda198, 4, 1;
L_0x2748d50 .part L_0x273b9e0, 4, 1;
L_0x27467d0 .part L_0x2797530, 4, 1;
L_0x2748fe0 .part L_0x7f139ae4e180, 0, 1;
L_0x2748f00 .part L_0x7f139ae4e180, 1, 1;
L_0x2749170 .part L_0x7f139ae4e180, 2, 1;
L_0x274b640 .part RS_0x7f139aeda198, 5, 1;
L_0x274b7a0 .part L_0x273b9e0, 5, 1;
L_0x2749210 .part L_0x2797530, 5, 1;
L_0x274ba60 .part L_0x7f139ae4e180, 0, 1;
L_0x2743b60 .part L_0x7f139ae4e180, 1, 1;
L_0x274b950 .part L_0x7f139ae4e180, 2, 1;
L_0x274e170 .part RS_0x7f139aeda198, 6, 1;
L_0x274e2d0 .part L_0x273b9e0, 6, 1;
L_0x274bd10 .part L_0x2797530, 6, 1;
L_0x274e5c0 .part L_0x7f139ae4e180, 0, 1;
L_0x274e480 .part L_0x7f139ae4e180, 1, 1;
L_0x274e520 .part L_0x7f139ae4e180, 2, 1;
L_0x2750ba0 .part RS_0x7f139aeda198, 7, 1;
L_0x2750d00 .part L_0x273b9e0, 7, 1;
L_0x274e9c0 .part L_0x2797530, 7, 1;
L_0x274e6f0 .part L_0x7f139ae4e180, 0, 1;
L_0x2750eb0 .part L_0x7f139ae4e180, 1, 1;
L_0x2750f50 .part L_0x7f139ae4e180, 2, 1;
L_0x27536a0 .part RS_0x7f139aeda198, 8, 1;
L_0x2753800 .part L_0x273b9e0, 8, 1;
L_0x27514c0 .part L_0x2797530, 8, 1;
L_0x27511c0 .part L_0x7f139ae4e180, 0, 1;
L_0x2753b60 .part L_0x7f139ae4e180, 1, 1;
L_0x2753c00 .part L_0x7f139ae4e180, 2, 1;
L_0x2756090 .part RS_0x7f139aeda198, 9, 1;
L_0x27561f0 .part L_0x273b9e0, 9, 1;
L_0x2753eb0 .part L_0x2797530, 9, 1;
L_0x2753d30 .part L_0x7f139ae4e180, 0, 1;
L_0x2756580 .part L_0x7f139ae4e180, 1, 1;
L_0x2756620 .part L_0x7f139ae4e180, 2, 1;
L_0x2758b30 .part RS_0x7f139aeda198, 10, 1;
L_0x2758c90 .part L_0x273b9e0, 10, 1;
L_0x2756900 .part L_0x2797530, 10, 1;
L_0x2756750 .part L_0x7f139ae4e180, 0, 1;
L_0x27567f0 .part L_0x7f139ae4e180, 1, 1;
L_0x274bb00 .part L_0x7f139ae4e180, 2, 1;
L_0x275b800 .part RS_0x7f139aeda198, 11, 1;
L_0x275b960 .part L_0x273b9e0, 11, 1;
L_0x2746410 .part L_0x2797530, 11, 1;
L_0x275bdb0 .part L_0x7f139ae4e180, 0, 1;
L_0x2759460 .part L_0x7f139ae4e180, 1, 1;
L_0x2759500 .part L_0x7f139ae4e180, 2, 1;
L_0x275e380 .part RS_0x7f139aeda198, 12, 1;
L_0x275e4e0 .part L_0x273b9e0, 12, 1;
L_0x275be50 .part L_0x2797530, 12, 1;
L_0x275bef0 .part L_0x7f139ae4e180, 0, 1;
L_0x275bf90 .part L_0x7f139ae4e180, 1, 1;
L_0x275e900 .part L_0x7f139ae4e180, 2, 1;
L_0x2760da0 .part RS_0x7f139aeda198, 13, 1;
L_0x2760f00 .part L_0x273b9e0, 13, 1;
L_0x275e9a0 .part L_0x2797530, 13, 1;
L_0x275ea40 .part L_0x7f139ae4e180, 0, 1;
L_0x275eae0 .part L_0x7f139ae4e180, 1, 1;
L_0x275eb80 .part L_0x7f139ae4e180, 2, 1;
L_0x27637b0 .part RS_0x7f139aeda198, 14, 1;
L_0x2763910 .part L_0x273b9e0, 14, 1;
L_0x2761620 .part L_0x2797530, 14, 1;
L_0x2761140 .part L_0x7f139ae4e180, 0, 1;
L_0x27611e0 .part L_0x7f139ae4e180, 1, 1;
L_0x2761280 .part L_0x7f139ae4e180, 2, 1;
L_0x27661f0 .part RS_0x7f139aeda198, 15, 1;
L_0x2766350 .part L_0x273b9e0, 15, 1;
L_0x2764060 .part L_0x2797530, 15, 1;
L_0x2751020 .part L_0x7f139ae4e180, 0, 1;
L_0x2766800 .part L_0x7f139ae4e180, 1, 1;
L_0x27668a0 .part L_0x7f139ae4e180, 2, 1;
L_0x2768d50 .part RS_0x7f139aeda198, 16, 1;
L_0x2768eb0 .part L_0x273b9e0, 16, 1;
L_0x2769060 .part L_0x2797530, 16, 1;
L_0x2769190 .part L_0x7f139ae4e180, 0, 1;
L_0x2766940 .part L_0x7f139ae4e180, 1, 1;
L_0x27669e0 .part L_0x7f139ae4e180, 2, 1;
L_0x276b730 .part RS_0x7f139aeda198, 17, 1;
L_0x276b890 .part L_0x273b9e0, 17, 1;
L_0x2769680 .part L_0x2797530, 17, 1;
L_0x27692c0 .part L_0x7f139ae4e180, 0, 1;
L_0x2769360 .part L_0x7f139ae4e180, 1, 1;
L_0x2769400 .part L_0x7f139ae4e180, 2, 1;
L_0x276e190 .part RS_0x7f139aeda198, 18, 1;
L_0x276e2f0 .part L_0x273b9e0, 18, 1;
L_0x276bf60 .part L_0x2797530, 18, 1;
L_0x276bad0 .part L_0x7f139ae4e180, 0, 1;
L_0x276bb70 .part L_0x7f139ae4e180, 1, 1;
L_0x276bc10 .part L_0x7f139ae4e180, 2, 1;
L_0x2770b20 .part RS_0x7f139aeda198, 19, 1;
L_0x2770c80 .part L_0x273b9e0, 19, 1;
L_0x276e4a0 .part L_0x2797530, 19, 1;
L_0x276e540 .part L_0x7f139ae4e180, 0, 1;
L_0x276e5e0 .part L_0x7f139ae4e180, 1, 1;
L_0x276e680 .part L_0x7f139ae4e180, 2, 1;
L_0x2773530 .part RS_0x7f139aeda198, 20, 1;
L_0x2773690 .part L_0x273b9e0, 20, 1;
L_0x2770e30 .part L_0x2797530, 20, 1;
L_0x2770ed0 .part L_0x7f139ae4e180, 0, 1;
L_0x2770f70 .part L_0x7f139ae4e180, 1, 1;
L_0x2771010 .part L_0x7f139ae4e180, 2, 1;
L_0x2775f20 .part RS_0x7f139aeda198, 21, 1;
L_0x2776080 .part L_0x273b9e0, 21, 1;
L_0x2773840 .part L_0x2797530, 21, 1;
L_0x27738e0 .part L_0x7f139ae4e180, 0, 1;
L_0x2773980 .part L_0x7f139ae4e180, 1, 1;
L_0x2773a20 .part L_0x7f139ae4e180, 2, 1;
L_0x2778d80 .part RS_0x7f139aeda198, 22, 1;
L_0x2778ee0 .part L_0x273b9e0, 22, 1;
L_0x2776e50 .part L_0x2797530, 22, 1;
L_0x2776ef0 .part L_0x7f139ae4e180, 0, 1;
L_0x2776f90 .part L_0x7f139ae4e180, 1, 1;
L_0x2777030 .part L_0x7f139ae4e180, 2, 1;
L_0x277b830 .part RS_0x7f139aeda198, 23, 1;
L_0x272aa20 .part L_0x273b9e0, 23, 1;
L_0x27795b0 .part L_0x2797530, 23, 1;
L_0x272ac60 .part L_0x7f139ae4e180, 0, 1;
L_0x272ad00 .part L_0x7f139ae4e180, 1, 1;
L_0x2779090 .part L_0x7f139ae4e180, 2, 1;
L_0x277e6b0 .part RS_0x7f139aeda198, 24, 1;
L_0x277e810 .part L_0x273b9e0, 24, 1;
L_0x277c1a0 .part L_0x2797530, 24, 1;
L_0x277c240 .part L_0x7f139ae4e180, 0, 1;
L_0x277c2e0 .part L_0x7f139ae4e180, 1, 1;
L_0x277c380 .part L_0x7f139ae4e180, 2, 1;
L_0x27810f0 .part RS_0x7f139aeda198, 25, 1;
L_0x2781250 .part L_0x273b9e0, 25, 1;
L_0x277e9c0 .part L_0x2797530, 25, 1;
L_0x277ea60 .part L_0x7f139ae4e180, 0, 1;
L_0x277eb00 .part L_0x7f139ae4e180, 1, 1;
L_0x277eba0 .part L_0x7f139ae4e180, 2, 1;
L_0x2783bb0 .part RS_0x7f139aeda198, 26, 1;
L_0x2783d10 .part L_0x273b9e0, 26, 1;
L_0x2781400 .part L_0x2797530, 26, 1;
L_0x27814a0 .part L_0x7f139ae4e180, 0, 1;
L_0x2781540 .part L_0x7f139ae4e180, 1, 1;
L_0x27815e0 .part L_0x7f139ae4e180, 2, 1;
L_0x2786650 .part RS_0x7f139aeda198, 27, 1;
L_0x27867b0 .part L_0x273b9e0, 27, 1;
L_0x275bb10 .part L_0x2797530, 27, 1;
L_0x275bc40 .part L_0x7f139ae4e180, 0, 1;
L_0x2783ec0 .part L_0x7f139ae4e180, 1, 1;
L_0x2783f60 .part L_0x7f139ae4e180, 2, 1;
L_0x27892d0 .part RS_0x7f139aeda198, 28, 1;
L_0x2789430 .part L_0x273b9e0, 28, 1;
L_0x2786d70 .part L_0x2797530, 28, 1;
L_0x2786e10 .part L_0x7f139ae4e180, 0, 1;
L_0x2786eb0 .part L_0x7f139ae4e180, 1, 1;
L_0x2786f50 .part L_0x7f139ae4e180, 2, 1;
L_0x278bd80 .part RS_0x7f139aeda198, 29, 1;
L_0x278bee0 .part L_0x273b9e0, 29, 1;
L_0x278c090 .part L_0x2797530, 29, 1;
L_0x278c1c0 .part L_0x7f139ae4e180, 0, 1;
L_0x27895e0 .part L_0x7f139ae4e180, 1, 1;
L_0x2789680 .part L_0x7f139ae4e180, 2, 1;
L_0x278e890 .part RS_0x7f139aeda198, 30, 1;
L_0x278e9f0 .part L_0x273b9e0, 30, 1;
L_0x278c260 .part L_0x2797530, 30, 1;
L_0x278c300 .part L_0x7f139ae4e180, 0, 1;
L_0x278c3a0 .part L_0x7f139ae4e180, 1, 1;
L_0x278c440 .part L_0x7f139ae4e180, 2, 1;
LS_0x2791330_0_0 .concat8 [ 1 1 1 1], L_0x273dd10, L_0x2740730, L_0x2743200, L_0x2745d10;
LS_0x2791330_0_4 .concat8 [ 1 1 1 1], L_0x2748800, L_0x274b250, L_0x274dd80, L_0x27507b0;
LS_0x2791330_0_8 .concat8 [ 1 1 1 1], L_0x27532b0, L_0x2755ca0, L_0x2758740, L_0x275b410;
LS_0x2791330_0_12 .concat8 [ 1 1 1 1], L_0x275df90, L_0x27609b0, L_0x27633c0, L_0x2765e00;
LS_0x2791330_0_16 .concat8 [ 1 1 1 1], L_0x2768960, L_0x276b340, L_0x276dda0, L_0x2770730;
LS_0x2791330_0_20 .concat8 [ 1 1 1 1], L_0x2773140, L_0x2775b30, L_0x2778990, L_0x277b440;
LS_0x2791330_0_24 .concat8 [ 1 1 1 1], L_0x277e2c0, L_0x2780d00, L_0x27837c0, L_0x2786260;
LS_0x2791330_0_28 .concat8 [ 1 1 1 1], L_0x2788ee0, L_0x278b990, L_0x278e4a0, L_0x2790f40;
LS_0x2791330_1_0 .concat8 [ 4 4 4 4], LS_0x2791330_0_0, LS_0x2791330_0_4, LS_0x2791330_0_8, LS_0x2791330_0_12;
LS_0x2791330_1_4 .concat8 [ 4 4 4 4], LS_0x2791330_0_16, LS_0x2791330_0_20, LS_0x2791330_0_24, LS_0x2791330_0_28;
L_0x2791330 .concat8 [ 16 16 0 0], LS_0x2791330_1_0, LS_0x2791330_1_4;
L_0x2791f50 .part RS_0x7f139aeda198, 31, 1;
L_0x278eba0 .part L_0x273b9e0, 31, 1;
L_0x278c730 .part L_0x2797530, 31, 1;
L_0x2763b50 .part L_0x7f139ae4e180, 0, 1;
L_0x2763bf0 .part L_0x7f139ae4e180, 1, 1;
L_0x2763c90 .part L_0x7f139ae4e180, 2, 1;
L_0x278ede0 .part L_0x2791330, 0, 1;
L_0x278efe0 .part L_0x2791330, 1, 1;
L_0x2791ff0 .part L_0x2791330, 2, 1;
L_0x27922e0 .part L_0x2791330, 3, 1;
L_0x2792490 .part L_0x2791330, 4, 1;
L_0x2792ab0 .part L_0x2791330, 5, 1;
L_0x2792c60 .part L_0x2791330, 6, 1;
L_0x27936c0 .part L_0x2791330, 7, 1;
L_0x27938e0 .part L_0x2791330, 8, 1;
L_0x2793130 .part L_0x2791330, 9, 1;
L_0x2793350 .part L_0x2791330, 10, 1;
L_0x2793570 .part L_0x2791330, 11, 1;
L_0x2794170 .part L_0x2791330, 12, 1;
L_0x2793b00 .part L_0x2791330, 13, 1;
L_0x2793d20 .part L_0x2791330, 14, 1;
L_0x2792e80 .part L_0x2791330, 15, 1;
L_0x2794c30 .part L_0x2791330, 16, 1;
L_0x2794390 .part L_0x2791330, 17, 1;
L_0x27945b0 .part L_0x2791330, 18, 1;
L_0x27947d0 .part L_0x2791330, 19, 1;
L_0x2795500 .part L_0x2791330, 20, 1;
L_0x2794e50 .part L_0x2791330, 21, 1;
L_0x2795070 .part L_0x2791330, 22, 1;
L_0x2795290 .part L_0x2791330, 23, 1;
L_0x2795d80 .part L_0x2791330, 24, 1;
L_0x2795720 .part L_0x2791330, 25, 1;
L_0x2795940 .part L_0x2791330, 26, 1;
L_0x2795b60 .part L_0x2791330, 27, 1;
L_0x2796620 .part L_0x2791330, 28, 1;
L_0x2795fa0 .part L_0x2791330, 29, 1;
L_0x27961c0 .part L_0x2791330, 30, 1;
LS_0x2793e80_0_0 .concat8 [ 1 1 1 1], L_0x2763d30, L_0x278eed0, L_0x278f080, L_0x27921e0;
LS_0x2793e80_0_4 .concat8 [ 1 1 1 1], L_0x27923d0, L_0x27929f0, L_0x2792b50, L_0x2792150;
LS_0x2793e80_0_8 .concat8 [ 1 1 1 1], L_0x2793820, L_0x2793070, L_0x2793290, L_0x27934b0;
LS_0x2793e80_0_12 .concat8 [ 1 1 1 1], L_0x2794100, L_0x2793a40, L_0x2793c60, L_0x2792dc0;
LS_0x2793e80_0_16 .concat8 [ 1 1 1 1], L_0x2794b70, L_0x27942d0, L_0x27944f0, L_0x2794710;
LS_0x2793e80_0_20 .concat8 [ 1 1 1 1], L_0x2795440, L_0x2794d90, L_0x2794fb0, L_0x27951d0;
LS_0x2793e80_0_24 .concat8 [ 1 1 1 1], L_0x2795330, L_0x2795660, L_0x2795880, L_0x2795aa0;
LS_0x2793e80_0_28 .concat8 [ 1 1 1 1], L_0x2795c00, L_0x2795ee0, L_0x2796100, L_0x27979f0;
LS_0x2793e80_1_0 .concat8 [ 4 4 4 4], LS_0x2793e80_0_0, LS_0x2793e80_0_4, LS_0x2793e80_0_8, LS_0x2793e80_0_12;
LS_0x2793e80_1_4 .concat8 [ 4 4 4 4], LS_0x2793e80_0_16, LS_0x2793e80_0_20, LS_0x2793e80_0_24, LS_0x2793e80_0_28;
L_0x2793e80 .concat8 [ 16 16 0 0], LS_0x2793e80_1_0, LS_0x2793e80_1_4;
L_0x2794980 .part L_0x2791330, 31, 1;
L_0x27972e0 .part L_0x7f139ae4e180, 0, 1;
L_0x2797440 .part L_0x7f139ae4e180, 0, 1;
LS_0x2797530_0_0 .concat8 [ 1 1 1 1], L_0x27976f0, L_0x273c870, L_0x273f380, L_0x2741e50;
LS_0x2797530_0_4 .concat8 [ 1 1 1 1], L_0x2744960, L_0x2747450, L_0x2749e50, L_0x274c980;
LS_0x2797530_0_8 .concat8 [ 1 1 1 1], L_0x274f3b0, L_0x2751eb0, L_0x27548a0, L_0x27572f0;
LS_0x2797530_0_12 .concat8 [ 1 1 1 1], L_0x2759f70, L_0x275cbe0, L_0x275f600, L_0x2762010;
LS_0x2797530_0_16 .concat8 [ 1 1 1 1], L_0x2764a50, L_0x27675b0, L_0x2766c30, L_0x276c950;
LS_0x2797530_0_20 .concat8 [ 1 1 1 1], L_0x276f330, L_0x2771d40, L_0x2774730, L_0x2777590;
LS_0x2797530_0_24 .concat8 [ 1 1 1 1], L_0x2779fa0, L_0x277ce20, L_0x277f860, L_0x2782320;
LS_0x2797530_0_28 .concat8 [ 1 1 1 1], L_0x2784dc0, L_0x2787a40, L_0x278a4f0, L_0x278d050;
LS_0x2797530_0_32 .concat8 [ 1 0 0 0], L_0x278faf0;
LS_0x2797530_1_0 .concat8 [ 4 4 4 4], LS_0x2797530_0_0, LS_0x2797530_0_4, LS_0x2797530_0_8, LS_0x2797530_0_12;
LS_0x2797530_1_4 .concat8 [ 4 4 4 4], LS_0x2797530_0_16, LS_0x2797530_0_20, LS_0x2797530_0_24, LS_0x2797530_0_28;
LS_0x2797530_1_8 .concat8 [ 1 0 0 0], LS_0x2797530_0_32;
L_0x2797530 .concat8 [ 16 16 1 0], LS_0x2797530_1_0, LS_0x2797530_1_4, LS_0x2797530_1_8;
L_0x27985f0 .part L_0x2797530, 32, 1;
L_0x2797ec0 .part L_0x2797530, 32, 1;
L_0x2799500 .part RS_0x7f139aeda198, 31, 1;
L_0x2798750 .part L_0x273b9e0, 31, 1;
L_0x2798840 .part L_0x2791330, 31, 1;
L_0x2798930 .part L_0x7f139ae4e180, 2, 1;
L_0x2798cf0 .part L_0x7f139ae4e180, 0, 1;
L_0x2799dd0 .part L_0x7f139ae4e180, 1, 1;
L_0x279a180 .part L_0x2791330, 31, 1;
L_0x2799660 .part/pv L_0x236df60, 0, 1, 32;
L_0x27997f0 .part L_0x2791330, 0, 1;
S_0x25983c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x24f2c60 .param/l "i" 0 3 165, +C4<00>;
S_0x2597fe0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25983c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x273bba0/d .functor AND 1, L_0x273e100, L_0x273e260, C4<1>, C4<1>;
L_0x273bba0 .delay 1 (40,40,40) L_0x273bba0/d;
L_0x273bc60/d .functor NAND 1, L_0x273e100, L_0x273e260, C4<1>, C4<1>;
L_0x273bc60 .delay 1 (20,20,20) L_0x273bc60/d;
L_0x273bdc0/d .functor OR 1, L_0x273e100, L_0x273e260, C4<0>, C4<0>;
L_0x273bdc0 .delay 1 (40,40,40) L_0x273bdc0/d;
L_0x273bf50/d .functor NOR 1, L_0x273e100, L_0x273e260, C4<0>, C4<0>;
L_0x273bf50 .delay 1 (20,20,20) L_0x273bf50/d;
L_0x273c010/d .functor XOR 1, L_0x273e100, L_0x273e260, C4<0>, C4<0>;
L_0x273c010 .delay 1 (40,40,40) L_0x273c010/d;
L_0x273ca70/d .functor NOT 1, L_0x273e4a0, C4<0>, C4<0>, C4<0>;
L_0x273ca70 .delay 1 (10,10,10) L_0x273ca70/d;
L_0x273cbd0/d .functor NOT 1, L_0x273e540, C4<0>, C4<0>, C4<0>;
L_0x273cbd0 .delay 1 (10,10,10) L_0x273cbd0/d;
L_0x273cc90/d .functor NOT 1, L_0x273e5e0, C4<0>, C4<0>, C4<0>;
L_0x273cc90 .delay 1 (10,10,10) L_0x273cc90/d;
L_0x273ce40/d .functor AND 1, L_0x273c390, L_0x273ca70, L_0x273cbd0, L_0x273cc90;
L_0x273ce40 .delay 1 (80,80,80) L_0x273ce40/d;
L_0x273cff0/d .functor AND 1, L_0x273c390, L_0x273e4a0, L_0x273cbd0, L_0x273cc90;
L_0x273cff0 .delay 1 (80,80,80) L_0x273cff0/d;
L_0x273d200/d .functor AND 1, L_0x273c010, L_0x273ca70, L_0x273e540, L_0x273cc90;
L_0x273d200 .delay 1 (80,80,80) L_0x273d200/d;
L_0x273d3e0/d .functor AND 1, L_0x273c390, L_0x273e4a0, L_0x273e540, L_0x273cc90;
L_0x273d3e0 .delay 1 (80,80,80) L_0x273d3e0/d;
L_0x273d5b0/d .functor AND 1, L_0x273bba0, L_0x273ca70, L_0x273cbd0, L_0x273e5e0;
L_0x273d5b0 .delay 1 (80,80,80) L_0x273d5b0/d;
L_0x273d790/d .functor AND 1, L_0x273bc60, L_0x273e4a0, L_0x273cbd0, L_0x273e5e0;
L_0x273d790 .delay 1 (80,80,80) L_0x273d790/d;
L_0x273d540/d .functor AND 1, L_0x273bf50, L_0x273ca70, L_0x273e540, L_0x273e5e0;
L_0x273d540 .delay 1 (80,80,80) L_0x273d540/d;
L_0x273db70/d .functor AND 1, L_0x273bdc0, L_0x273e4a0, L_0x273e540, L_0x273e5e0;
L_0x273db70 .delay 1 (80,80,80) L_0x273db70/d;
L_0x273dd10/0/0 .functor OR 1, L_0x273ce40, L_0x273cff0, L_0x273d200, L_0x273d5b0;
L_0x273dd10/0/4 .functor OR 1, L_0x273d790, L_0x273d540, L_0x273db70, L_0x273d3e0;
L_0x273dd10/d .functor OR 1, L_0x273dd10/0/0, L_0x273dd10/0/4, C4<0>, C4<0>;
L_0x273dd10 .delay 1 (160,160,160) L_0x273dd10/d;
v0x23f0bf0_0 .net "a", 0 0, L_0x273e100;  1 drivers
v0x24cc890_0 .net "addSub", 0 0, L_0x273c390;  1 drivers
v0x24d0520_0 .net "andRes", 0 0, L_0x273bba0;  1 drivers
v0x2550fd0_0 .net "b", 0 0, L_0x273e260;  1 drivers
v0x259d0f0_0 .net "carryIn", 0 0, L_0x273be80;  1 drivers
v0x259d190_0 .net "carryOut", 0 0, L_0x273c870;  1 drivers
v0x25a3000_0 .net "initialResult", 0 0, L_0x273dd10;  1 drivers
v0x25a30a0_0 .net "isAdd", 0 0, L_0x273ce40;  1 drivers
v0x258ba90_0 .net "isAnd", 0 0, L_0x273d5b0;  1 drivers
v0x2585cc0_0 .net "isNand", 0 0, L_0x273d790;  1 drivers
v0x2585d60_0 .net "isNor", 0 0, L_0x273d540;  1 drivers
v0x256e720_0 .net "isOr", 0 0, L_0x273db70;  1 drivers
v0x256e7c0_0 .net "isSLT", 0 0, L_0x273d3e0;  1 drivers
v0x2568950_0 .net "isSub", 0 0, L_0x273cff0;  1 drivers
v0x2562ea0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2562b90_0 .net "isXor", 0 0, L_0x273d200;  1 drivers
v0x2562c30_0 .net "nandRes", 0 0, L_0x273bc60;  1 drivers
v0x254ba10_0 .net "norRes", 0 0, L_0x273bf50;  1 drivers
v0x254bab0_0 .net "orRes", 0 0, L_0x273bdc0;  1 drivers
v0x254b700_0 .net "s0", 0 0, L_0x273e4a0;  1 drivers
v0x2545f70_0 .net "s0inv", 0 0, L_0x273ca70;  1 drivers
v0x2545c40_0 .net "s1", 0 0, L_0x273e540;  1 drivers
v0x2545930_0 .net "s1inv", 0 0, L_0x273cbd0;  1 drivers
v0x252e2e0_0 .net "s2", 0 0, L_0x273e5e0;  1 drivers
v0x25284e0_0 .net "s2inv", 0 0, L_0x273cc90;  1 drivers
v0x250b8f0_0 .net "xorRes", 0 0, L_0x273c010;  1 drivers
S_0x25926a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2597fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x273c170/d .functor XOR 1, L_0x273e260, L_0x2794ae0, C4<0>, C4<0>;
L_0x273c170 .delay 1 (40,40,40) L_0x273c170/d;
L_0x273c230/d .functor XOR 1, L_0x273e100, L_0x273c170, C4<0>, C4<0>;
L_0x273c230 .delay 1 (40,40,40) L_0x273c230/d;
L_0x273c390/d .functor XOR 1, L_0x273c230, L_0x273be80, C4<0>, C4<0>;
L_0x273c390 .delay 1 (40,40,40) L_0x273c390/d;
L_0x273c590/d .functor AND 1, L_0x273e100, L_0x273c170, C4<1>, C4<1>;
L_0x273c590 .delay 1 (40,40,40) L_0x273c590/d;
L_0x273c800/d .functor AND 1, L_0x273c230, L_0x273be80, C4<1>, C4<1>;
L_0x273c800 .delay 1 (40,40,40) L_0x273c800/d;
L_0x273c870/d .functor OR 1, L_0x273c590, L_0x273c800, C4<0>, C4<0>;
L_0x273c870 .delay 1 (40,40,40) L_0x273c870/d;
v0x24b6570_0 .net "AandB", 0 0, L_0x273c590;  1 drivers
v0x24b8bb0_0 .net "BxorSub", 0 0, L_0x273c170;  1 drivers
v0x24b7f90_0 .net "a", 0 0, L_0x273e100;  alias, 1 drivers
v0x24b73d0_0 .net "b", 0 0, L_0x273e260;  alias, 1 drivers
v0x24b6830_0 .net "carryin", 0 0, L_0x273be80;  alias, 1 drivers
v0x24b5c90_0 .net "carryout", 0 0, L_0x273c870;  alias, 1 drivers
v0x24b5060_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2551ae0_0 .net "res", 0 0, L_0x273c390;  alias, 1 drivers
v0x2390b80_0 .net "xAorB", 0 0, L_0x273c230;  1 drivers
v0x245f330_0 .net "xAorBandCin", 0 0, L_0x273c800;  1 drivers
S_0x25922c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2551ba0 .param/l "i" 0 3 165, +C4<01>;
S_0x257b000 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25922c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x273e1a0/d .functor AND 1, L_0x2740b20, L_0x2740c80, C4<1>, C4<1>;
L_0x273e1a0 .delay 1 (40,40,40) L_0x273e1a0/d;
L_0x273e770/d .functor NAND 1, L_0x2740b20, L_0x2740c80, C4<1>, C4<1>;
L_0x273e770 .delay 1 (20,20,20) L_0x273e770/d;
L_0x273e8d0/d .functor OR 1, L_0x2740b20, L_0x2740c80, C4<0>, C4<0>;
L_0x273e8d0 .delay 1 (40,40,40) L_0x273e8d0/d;
L_0x273ea60/d .functor NOR 1, L_0x2740b20, L_0x2740c80, C4<0>, C4<0>;
L_0x273ea60 .delay 1 (20,20,20) L_0x273ea60/d;
L_0x273eb20/d .functor XOR 1, L_0x2740b20, L_0x2740c80, C4<0>, C4<0>;
L_0x273eb20 .delay 1 (40,40,40) L_0x273eb20/d;
L_0x273f580/d .functor NOT 1, L_0x2740ec0, C4<0>, C4<0>, C4<0>;
L_0x273f580 .delay 1 (10,10,10) L_0x273f580/d;
L_0x273f6e0/d .functor NOT 1, L_0x2740ff0, C4<0>, C4<0>, C4<0>;
L_0x273f6e0 .delay 1 (10,10,10) L_0x273f6e0/d;
L_0x273f7a0/d .functor NOT 1, L_0x2741090, C4<0>, C4<0>, C4<0>;
L_0x273f7a0 .delay 1 (10,10,10) L_0x273f7a0/d;
L_0x273f950/d .functor AND 1, L_0x273eea0, L_0x273f580, L_0x273f6e0, L_0x273f7a0;
L_0x273f950 .delay 1 (80,80,80) L_0x273f950/d;
L_0x273fb00/d .functor AND 1, L_0x273eea0, L_0x2740ec0, L_0x273f6e0, L_0x273f7a0;
L_0x273fb00 .delay 1 (80,80,80) L_0x273fb00/d;
L_0x273fcb0/d .functor AND 1, L_0x273eb20, L_0x273f580, L_0x2740ff0, L_0x273f7a0;
L_0x273fcb0 .delay 1 (80,80,80) L_0x273fcb0/d;
L_0x273fea0/d .functor AND 1, L_0x273eea0, L_0x2740ec0, L_0x2740ff0, L_0x273f7a0;
L_0x273fea0 .delay 1 (80,80,80) L_0x273fea0/d;
L_0x273ffd0/d .functor AND 1, L_0x273e1a0, L_0x273f580, L_0x273f6e0, L_0x2741090;
L_0x273ffd0 .delay 1 (80,80,80) L_0x273ffd0/d;
L_0x2740230/d .functor AND 1, L_0x273e770, L_0x2740ec0, L_0x273f6e0, L_0x2741090;
L_0x2740230 .delay 1 (80,80,80) L_0x2740230/d;
L_0x273ff60/d .functor AND 1, L_0x273ea60, L_0x273f580, L_0x2740ff0, L_0x2741090;
L_0x273ff60 .delay 1 (80,80,80) L_0x273ff60/d;
L_0x2740590/d .functor AND 1, L_0x273e8d0, L_0x2740ec0, L_0x2740ff0, L_0x2741090;
L_0x2740590 .delay 1 (80,80,80) L_0x2740590/d;
L_0x2740730/0/0 .functor OR 1, L_0x273f950, L_0x273fb00, L_0x273fcb0, L_0x273ffd0;
L_0x2740730/0/4 .functor OR 1, L_0x2740230, L_0x273ff60, L_0x2740590, L_0x273fea0;
L_0x2740730/d .functor OR 1, L_0x2740730/0/0, L_0x2740730/0/4, C4<0>, C4<0>;
L_0x2740730 .delay 1 (160,160,160) L_0x2740730/d;
v0x238a7c0_0 .net "a", 0 0, L_0x2740b20;  1 drivers
v0x238a860_0 .net "addSub", 0 0, L_0x273eea0;  1 drivers
v0x2385050_0 .net "andRes", 0 0, L_0x273e1a0;  1 drivers
v0x2384d20_0 .net "b", 0 0, L_0x2740c80;  1 drivers
v0x2384a10_0 .net "carryIn", 0 0, L_0x273e990;  1 drivers
v0x2384ab0_0 .net "carryOut", 0 0, L_0x273f380;  1 drivers
v0x236d3f0_0 .net "initialResult", 0 0, L_0x2740730;  1 drivers
v0x236d490_0 .net "isAdd", 0 0, L_0x273f950;  1 drivers
v0x2367620_0 .net "isAnd", 0 0, L_0x273ffd0;  1 drivers
v0x23676c0_0 .net "isNand", 0 0, L_0x2740230;  1 drivers
v0x234a2f0_0 .net "isNor", 0 0, L_0x273ff60;  1 drivers
v0x23444f0_0 .net "isOr", 0 0, L_0x2740590;  1 drivers
v0x233ea40_0 .net "isSLT", 0 0, L_0x273fea0;  1 drivers
v0x232cf30_0 .net "isSub", 0 0, L_0x273fb00;  1 drivers
v0x2327130_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23271d0_0 .net "isXor", 0 0, L_0x273fcb0;  1 drivers
v0x2321320_0 .net "nandRes", 0 0, L_0x273e770;  1 drivers
v0x23213c0_0 .net "norRes", 0 0, L_0x273ea60;  1 drivers
v0x248e170_0 .net "orRes", 0 0, L_0x273e8d0;  1 drivers
v0x24883a0_0 .net "s0", 0 0, L_0x2740ec0;  1 drivers
v0x24825a0_0 .net "s0inv", 0 0, L_0x273f580;  1 drivers
v0x246b080_0 .net "s1", 0 0, L_0x2740ff0;  1 drivers
v0x24652b0_0 .net "s1inv", 0 0, L_0x273f6e0;  1 drivers
v0x244dd40_0 .net "s2", 0 0, L_0x2741090;  1 drivers
v0x2447f70_0 .net "s2inv", 0 0, L_0x273f7a0;  1 drivers
v0x24424c0_0 .net "xorRes", 0 0, L_0x273eb20;  1 drivers
S_0x257ac20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x257b000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x273ec80/d .functor XOR 1, L_0x2740c80, L_0x2794ae0, C4<0>, C4<0>;
L_0x273ec80 .delay 1 (40,40,40) L_0x273ec80/d;
L_0x273ed40/d .functor XOR 1, L_0x2740b20, L_0x273ec80, C4<0>, C4<0>;
L_0x273ed40 .delay 1 (40,40,40) L_0x273ed40/d;
L_0x273eea0/d .functor XOR 1, L_0x273ed40, L_0x273e990, C4<0>, C4<0>;
L_0x273eea0 .delay 1 (40,40,40) L_0x273eea0/d;
L_0x273f0a0/d .functor AND 1, L_0x2740b20, L_0x273ec80, C4<1>, C4<1>;
L_0x273f0a0 .delay 1 (40,40,40) L_0x273f0a0/d;
L_0x273f310/d .functor AND 1, L_0x273ed40, L_0x273e990, C4<1>, C4<1>;
L_0x273f310 .delay 1 (40,40,40) L_0x273f310/d;
L_0x273f380/d .functor OR 1, L_0x273f0a0, L_0x273f310, C4<0>, C4<0>;
L_0x273f380 .delay 1 (40,40,40) L_0x273f380/d;
v0x250b350_0 .net "AandB", 0 0, L_0x273f0a0;  1 drivers
v0x2505780_0 .net "BxorSub", 0 0, L_0x273ec80;  1 drivers
v0x2505470_0 .net "a", 0 0, L_0x2740b20;  alias, 1 drivers
v0x2505510_0 .net "b", 0 0, L_0x2740c80;  alias, 1 drivers
v0x23ad7c0_0 .net "carryin", 0 0, L_0x273e990;  alias, 1 drivers
v0x23a79f0_0 .net "carryout", 0 0, L_0x273f380;  alias, 1 drivers
v0x23a1f40_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23a1c30_0 .net "res", 0 0, L_0x273eea0;  alias, 1 drivers
v0x238ae00_0 .net "xAorB", 0 0, L_0x273ed40;  1 drivers
v0x238aad0_0 .net "xAorBandCin", 0 0, L_0x273f310;  1 drivers
S_0x25752e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2385120 .param/l "i" 0 3 165, +C4<010>;
S_0x2574f00 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25752e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2741130/d .functor AND 1, L_0x27435f0, L_0x2743750, C4<1>, C4<1>;
L_0x2741130 .delay 1 (40,40,40) L_0x2741130/d;
L_0x2741240/d .functor NAND 1, L_0x27435f0, L_0x2743750, C4<1>, C4<1>;
L_0x2741240 .delay 1 (20,20,20) L_0x2741240/d;
L_0x27413a0/d .functor OR 1, L_0x27435f0, L_0x2743750, C4<0>, C4<0>;
L_0x27413a0 .delay 1 (40,40,40) L_0x27413a0/d;
L_0x2741530/d .functor NOR 1, L_0x27435f0, L_0x2743750, C4<0>, C4<0>;
L_0x2741530 .delay 1 (20,20,20) L_0x2741530/d;
L_0x27415f0/d .functor XOR 1, L_0x27435f0, L_0x2743750, C4<0>, C4<0>;
L_0x27415f0 .delay 1 (40,40,40) L_0x27415f0/d;
L_0x2742050/d .functor NOT 1, L_0x2743990, C4<0>, C4<0>, C4<0>;
L_0x2742050 .delay 1 (10,10,10) L_0x2742050/d;
L_0x27421b0/d .functor NOT 1, L_0x2743ac0, C4<0>, C4<0>, C4<0>;
L_0x27421b0 .delay 1 (10,10,10) L_0x27421b0/d;
L_0x2742270/d .functor NOT 1, L_0x2743c70, C4<0>, C4<0>, C4<0>;
L_0x2742270 .delay 1 (10,10,10) L_0x2742270/d;
L_0x2742420/d .functor AND 1, L_0x2741970, L_0x2742050, L_0x27421b0, L_0x2742270;
L_0x2742420 .delay 1 (80,80,80) L_0x2742420/d;
L_0x27425d0/d .functor AND 1, L_0x2741970, L_0x2743990, L_0x27421b0, L_0x2742270;
L_0x27425d0 .delay 1 (80,80,80) L_0x27425d0/d;
L_0x2742780/d .functor AND 1, L_0x27415f0, L_0x2742050, L_0x2743ac0, L_0x2742270;
L_0x2742780 .delay 1 (80,80,80) L_0x2742780/d;
L_0x2742970/d .functor AND 1, L_0x2741970, L_0x2743990, L_0x2743ac0, L_0x2742270;
L_0x2742970 .delay 1 (80,80,80) L_0x2742970/d;
L_0x2742aa0/d .functor AND 1, L_0x2741130, L_0x2742050, L_0x27421b0, L_0x2743c70;
L_0x2742aa0 .delay 1 (80,80,80) L_0x2742aa0/d;
L_0x2742d00/d .functor AND 1, L_0x2741240, L_0x2743990, L_0x27421b0, L_0x2743c70;
L_0x2742d00 .delay 1 (80,80,80) L_0x2742d00/d;
L_0x2742a30/d .functor AND 1, L_0x2741530, L_0x2742050, L_0x2743ac0, L_0x2743c70;
L_0x2742a30 .delay 1 (80,80,80) L_0x2742a30/d;
L_0x2743060/d .functor AND 1, L_0x27413a0, L_0x2743990, L_0x2743ac0, L_0x2743c70;
L_0x2743060 .delay 1 (80,80,80) L_0x2743060/d;
L_0x2743200/0/0 .functor OR 1, L_0x2742420, L_0x27425d0, L_0x2742780, L_0x2742aa0;
L_0x2743200/0/4 .functor OR 1, L_0x2742d00, L_0x2742a30, L_0x2743060, L_0x2742970;
L_0x2743200/d .functor OR 1, L_0x2743200/0/0, L_0x2743200/0/4, C4<0>, C4<0>;
L_0x2743200 .delay 1 (160,160,160) L_0x2743200/d;
v0x23eab20_0 .net "a", 0 0, L_0x27435f0;  1 drivers
v0x23ea810_0 .net "addSub", 0 0, L_0x2741970;  1 drivers
v0x23e5080_0 .net "andRes", 0 0, L_0x2741130;  1 drivers
v0x23e4d50_0 .net "b", 0 0, L_0x2743750;  1 drivers
v0x23e4a40_0 .net "carryIn", 0 0, L_0x2741460;  1 drivers
v0x23e4ae0_0 .net "carryOut", 0 0, L_0x2741e50;  1 drivers
v0x24b4190_0 .net "initialResult", 0 0, L_0x2743200;  1 drivers
v0x24b4230_0 .net "isAdd", 0 0, L_0x2742420;  1 drivers
v0x23d9c90_0 .net "isAnd", 0 0, L_0x2742aa0;  1 drivers
v0x23d9d30_0 .net "isNand", 0 0, L_0x2742d00;  1 drivers
v0x22f3250_0 .net "isNor", 0 0, L_0x2742a30;  1 drivers
v0x22f32f0_0 .net "isOr", 0 0, L_0x2743060;  1 drivers
v0x22f2e10_0 .net "isSLT", 0 0, L_0x2742970;  1 drivers
v0x22f2eb0_0 .net "isSub", 0 0, L_0x27425d0;  1 drivers
v0x22f29d0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x22f2a70_0 .net "isXor", 0 0, L_0x2742780;  1 drivers
v0x22f2590_0 .net "nandRes", 0 0, L_0x2741240;  1 drivers
v0x22f2630_0 .net "norRes", 0 0, L_0x2741530;  1 drivers
v0x22f3690_0 .net "orRes", 0 0, L_0x27413a0;  1 drivers
v0x22f3750_0 .net "s0", 0 0, L_0x2743990;  1 drivers
v0x259d970_0 .net "s0inv", 0 0, L_0x2742050;  1 drivers
v0x259da30_0 .net "s1", 0 0, L_0x2743ac0;  1 drivers
v0x2597c50_0 .net "s1inv", 0 0, L_0x27421b0;  1 drivers
v0x2597d10_0 .net "s2", 0 0, L_0x2743c70;  1 drivers
v0x2591f30_0 .net "s2inv", 0 0, L_0x2742270;  1 drivers
v0x2591ff0_0 .net "xorRes", 0 0, L_0x27415f0;  1 drivers
S_0x255dc70 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2574f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2741750/d .functor XOR 1, L_0x2743750, L_0x2794ae0, C4<0>, C4<0>;
L_0x2741750 .delay 1 (40,40,40) L_0x2741750/d;
L_0x2741810/d .functor XOR 1, L_0x27435f0, L_0x2741750, C4<0>, C4<0>;
L_0x2741810 .delay 1 (40,40,40) L_0x2741810/d;
L_0x2741970/d .functor XOR 1, L_0x2741810, L_0x2741460, C4<0>, C4<0>;
L_0x2741970 .delay 1 (40,40,40) L_0x2741970/d;
L_0x2741b70/d .functor AND 1, L_0x27435f0, L_0x2741750, C4<1>, C4<1>;
L_0x2741b70 .delay 1 (40,40,40) L_0x2741b70/d;
L_0x2741de0/d .functor AND 1, L_0x2741810, L_0x2741460, C4<1>, C4<1>;
L_0x2741de0 .delay 1 (40,40,40) L_0x2741de0/d;
L_0x2741e50/d .functor OR 1, L_0x2741b70, L_0x2741de0, C4<0>, C4<0>;
L_0x2741e50 .delay 1 (40,40,40) L_0x2741e50/d;
v0x242acc0_0 .net "AandB", 0 0, L_0x2741b70;  1 drivers
v0x2424e20_0 .net "BxorSub", 0 0, L_0x2741750;  1 drivers
v0x241fed0_0 .net "a", 0 0, L_0x27435f0;  alias, 1 drivers
v0x241ff70_0 .net "b", 0 0, L_0x2743750;  alias, 1 drivers
v0x240d880_0 .net "carryin", 0 0, L_0x2741460;  alias, 1 drivers
v0x2407a80_0 .net "carryout", 0 0, L_0x2741e50;  alias, 1 drivers
v0x2401c80_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2401d20_0 .net "res", 0 0, L_0x2741970;  alias, 1 drivers
v0x23eae50_0 .net "xAorB", 0 0, L_0x2741810;  1 drivers
v0x23eaef0_0 .net "xAorBandCin", 0 0, L_0x2741de0;  1 drivers
S_0x255d890 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x23a1fe0 .param/l "i" 0 3 165, +C4<011>;
S_0x2557f50 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x255d890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2740bc0/d .functor AND 1, L_0x2746100, L_0x2746260, C4<1>, C4<1>;
L_0x2740bc0 .delay 1 (40,40,40) L_0x2740bc0/d;
L_0x2743db0/d .functor NAND 1, L_0x2746100, L_0x2746260, C4<1>, C4<1>;
L_0x2743db0 .delay 1 (20,20,20) L_0x2743db0/d;
L_0x2743e70/d .functor OR 1, L_0x2746100, L_0x2746260, C4<0>, C4<0>;
L_0x2743e70 .delay 1 (40,40,40) L_0x2743e70/d;
L_0x2744060/d .functor NOR 1, L_0x2746100, L_0x2746260, C4<0>, C4<0>;
L_0x2744060 .delay 1 (20,20,20) L_0x2744060/d;
L_0x2744120/d .functor XOR 1, L_0x2746100, L_0x2746260, C4<0>, C4<0>;
L_0x2744120 .delay 1 (40,40,40) L_0x2744120/d;
L_0x2744b60/d .functor NOT 1, L_0x27465d0, C4<0>, C4<0>, C4<0>;
L_0x2744b60 .delay 1 (10,10,10) L_0x2744b60/d;
L_0x2744cc0/d .functor NOT 1, L_0x2746520, C4<0>, C4<0>, C4<0>;
L_0x2744cc0 .delay 1 (10,10,10) L_0x2744cc0/d;
L_0x2744d80/d .functor NOT 1, L_0x2746730, C4<0>, C4<0>, C4<0>;
L_0x2744d80 .delay 1 (10,10,10) L_0x2744d80/d;
L_0x2744f30/d .functor AND 1, L_0x27444a0, L_0x2744b60, L_0x2744cc0, L_0x2744d80;
L_0x2744f30 .delay 1 (80,80,80) L_0x2744f30/d;
L_0x27450e0/d .functor AND 1, L_0x27444a0, L_0x27465d0, L_0x2744cc0, L_0x2744d80;
L_0x27450e0 .delay 1 (80,80,80) L_0x27450e0/d;
L_0x2745290/d .functor AND 1, L_0x2744120, L_0x2744b60, L_0x2746520, L_0x2744d80;
L_0x2745290 .delay 1 (80,80,80) L_0x2745290/d;
L_0x2745480/d .functor AND 1, L_0x27444a0, L_0x27465d0, L_0x2746520, L_0x2744d80;
L_0x2745480 .delay 1 (80,80,80) L_0x2745480/d;
L_0x27455b0/d .functor AND 1, L_0x2740bc0, L_0x2744b60, L_0x2744cc0, L_0x2746730;
L_0x27455b0 .delay 1 (80,80,80) L_0x27455b0/d;
L_0x2745810/d .functor AND 1, L_0x2743db0, L_0x27465d0, L_0x2744cc0, L_0x2746730;
L_0x2745810 .delay 1 (80,80,80) L_0x2745810/d;
L_0x2745540/d .functor AND 1, L_0x2744060, L_0x2744b60, L_0x2746520, L_0x2746730;
L_0x2745540 .delay 1 (80,80,80) L_0x2745540/d;
L_0x2745b70/d .functor AND 1, L_0x2743e70, L_0x27465d0, L_0x2746520, L_0x2746730;
L_0x2745b70 .delay 1 (80,80,80) L_0x2745b70/d;
L_0x2745d10/0/0 .functor OR 1, L_0x2744f30, L_0x27450e0, L_0x2745290, L_0x27455b0;
L_0x2745d10/0/4 .functor OR 1, L_0x2745810, L_0x2745540, L_0x2745b70, L_0x2745480;
L_0x2745d10/d .functor OR 1, L_0x2745d10/0/0, L_0x2745d10/0/4, C4<0>, C4<0>;
L_0x2745d10 .delay 1 (160,160,160) L_0x2745d10/d;
v0x2517390_0 .net "a", 0 0, L_0x2746100;  1 drivers
v0x24ffd60_0 .net "addSub", 0 0, L_0x27444a0;  1 drivers
v0x24fa040_0 .net "andRes", 0 0, L_0x2740bc0;  1 drivers
v0x24f42c0_0 .net "b", 0 0, L_0x2746260;  1 drivers
v0x24f3c30_0 .net "carryIn", 0 0, L_0x2743d10;  1 drivers
v0x24f3cd0_0 .net "carryOut", 0 0, L_0x2744960;  1 drivers
v0x23b3c10_0 .net "initialResult", 0 0, L_0x2745d10;  1 drivers
v0x23b3cb0_0 .net "isAdd", 0 0, L_0x2744f30;  1 drivers
v0x239c5a0_0 .net "isAnd", 0 0, L_0x27455b0;  1 drivers
v0x239c640_0 .net "isNand", 0 0, L_0x2745810;  1 drivers
v0x2396880_0 .net "isNor", 0 0, L_0x2745540;  1 drivers
v0x2396920_0 .net "isOr", 0 0, L_0x2745b70;  1 drivers
v0x2379560_0 .net "isSLT", 0 0, L_0x2745480;  1 drivers
v0x2379600_0 .net "isSub", 0 0, L_0x27450e0;  1 drivers
v0x2373840_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23738e0_0 .net "isXor", 0 0, L_0x2745290;  1 drivers
v0x235c200_0 .net "nandRes", 0 0, L_0x2743db0;  1 drivers
v0x235c2a0_0 .net "norRes", 0 0, L_0x2744060;  1 drivers
v0x23507c0_0 .net "orRes", 0 0, L_0x2743e70;  1 drivers
v0x2350860_0 .net "s0", 0 0, L_0x27465d0;  1 drivers
v0x23390b0_0 .net "s0inv", 0 0, L_0x2744b60;  1 drivers
v0x2339170_0 .net "s1", 0 0, L_0x2746520;  1 drivers
v0x2333390_0 .net "s1inv", 0 0, L_0x2744cc0;  1 drivers
v0x2333450_0 .net "s2", 0 0, L_0x2746730;  1 drivers
v0x231bcc0_0 .net "s2inv", 0 0, L_0x2744d80;  1 drivers
v0x231bd80_0 .net "xorRes", 0 0, L_0x2744120;  1 drivers
S_0x2557b70 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2557f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2744280/d .functor XOR 1, L_0x2746260, L_0x2794ae0, C4<0>, C4<0>;
L_0x2744280 .delay 1 (40,40,40) L_0x2744280/d;
L_0x2744340/d .functor XOR 1, L_0x2746100, L_0x2744280, C4<0>, C4<0>;
L_0x2744340 .delay 1 (40,40,40) L_0x2744340/d;
L_0x27444a0/d .functor XOR 1, L_0x2744340, L_0x2743d10, C4<0>, C4<0>;
L_0x27444a0 .delay 1 (40,40,40) L_0x27444a0/d;
L_0x27446a0/d .functor AND 1, L_0x2746100, L_0x2744280, C4<1>, C4<1>;
L_0x27446a0 .delay 1 (40,40,40) L_0x27446a0/d;
L_0x2743ee0/d .functor AND 1, L_0x2744340, L_0x2743d10, C4<1>, C4<1>;
L_0x2743ee0 .delay 1 (40,40,40) L_0x2743ee0/d;
L_0x2744960/d .functor OR 1, L_0x27446a0, L_0x2743ee0, C4<0>, C4<0>;
L_0x2744960 .delay 1 (40,40,40) L_0x2744960/d;
v0x2574c10_0 .net "AandB", 0 0, L_0x27446a0;  1 drivers
v0x255d500_0 .net "BxorSub", 0 0, L_0x2744280;  1 drivers
v0x255d5c0_0 .net "a", 0 0, L_0x2746100;  alias, 1 drivers
v0x25577e0_0 .net "b", 0 0, L_0x2746260;  alias, 1 drivers
v0x25578a0_0 .net "carryin", 0 0, L_0x2743d10;  alias, 1 drivers
v0x253a480_0 .net "carryout", 0 0, L_0x2744960;  alias, 1 drivers
v0x253a520_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2534760_0 .net "res", 0 0, L_0x27444a0;  alias, 1 drivers
v0x2534800_0 .net "xAorB", 0 0, L_0x2744340;  1 drivers
v0x251d0b0_0 .net "xAorBandCin", 0 0, L_0x2743ee0;  1 drivers
S_0x2552230 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2482660 .param/l "i" 0 3 165, +C4<0100>;
S_0x2551e50 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2552230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27461a0/d .functor AND 1, L_0x2748bf0, L_0x2748d50, C4<1>, C4<1>;
L_0x27461a0 .delay 1 (40,40,40) L_0x27461a0/d;
L_0x27468a0/d .functor NAND 1, L_0x2748bf0, L_0x2748d50, C4<1>, C4<1>;
L_0x27468a0 .delay 1 (20,20,20) L_0x27468a0/d;
L_0x2746960/d .functor OR 1, L_0x2748bf0, L_0x2748d50, C4<0>, C4<0>;
L_0x2746960 .delay 1 (40,40,40) L_0x2746960/d;
L_0x2746b50/d .functor NOR 1, L_0x2748bf0, L_0x2748d50, C4<0>, C4<0>;
L_0x2746b50 .delay 1 (20,20,20) L_0x2746b50/d;
L_0x2746c10/d .functor XOR 1, L_0x2748bf0, L_0x2748d50, C4<0>, C4<0>;
L_0x2746c10 .delay 1 (40,40,40) L_0x2746c10/d;
L_0x2747650/d .functor NOT 1, L_0x2748fe0, C4<0>, C4<0>, C4<0>;
L_0x2747650 .delay 1 (10,10,10) L_0x2747650/d;
L_0x27477b0/d .functor NOT 1, L_0x2748f00, C4<0>, C4<0>, C4<0>;
L_0x27477b0 .delay 1 (10,10,10) L_0x27477b0/d;
L_0x2747870/d .functor NOT 1, L_0x2749170, C4<0>, C4<0>, C4<0>;
L_0x2747870 .delay 1 (10,10,10) L_0x2747870/d;
L_0x2747a20/d .functor AND 1, L_0x2746f90, L_0x2747650, L_0x27477b0, L_0x2747870;
L_0x2747a20 .delay 1 (80,80,80) L_0x2747a20/d;
L_0x2747bd0/d .functor AND 1, L_0x2746f90, L_0x2748fe0, L_0x27477b0, L_0x2747870;
L_0x2747bd0 .delay 1 (80,80,80) L_0x2747bd0/d;
L_0x2747d80/d .functor AND 1, L_0x2746c10, L_0x2747650, L_0x2748f00, L_0x2747870;
L_0x2747d80 .delay 1 (80,80,80) L_0x2747d80/d;
L_0x2747f70/d .functor AND 1, L_0x2746f90, L_0x2748fe0, L_0x2748f00, L_0x2747870;
L_0x2747f70 .delay 1 (80,80,80) L_0x2747f70/d;
L_0x27480a0/d .functor AND 1, L_0x27461a0, L_0x2747650, L_0x27477b0, L_0x2749170;
L_0x27480a0 .delay 1 (80,80,80) L_0x27480a0/d;
L_0x2748300/d .functor AND 1, L_0x27468a0, L_0x2748fe0, L_0x27477b0, L_0x2749170;
L_0x2748300 .delay 1 (80,80,80) L_0x2748300/d;
L_0x2748030/d .functor AND 1, L_0x2746b50, L_0x2747650, L_0x2748f00, L_0x2749170;
L_0x2748030 .delay 1 (80,80,80) L_0x2748030/d;
L_0x2748660/d .functor AND 1, L_0x2746960, L_0x2748fe0, L_0x2748f00, L_0x2749170;
L_0x2748660 .delay 1 (80,80,80) L_0x2748660/d;
L_0x2748800/0/0 .functor OR 1, L_0x2747a20, L_0x2747bd0, L_0x2747d80, L_0x27480a0;
L_0x2748800/0/4 .functor OR 1, L_0x2748300, L_0x2748030, L_0x2748660, L_0x2747f70;
L_0x2748800/d .functor OR 1, L_0x2748800/0/0, L_0x2748800/0/4, C4<0>, C4<0>;
L_0x2748800 .delay 1 (160,160,160) L_0x2748800/d;
v0x243cb30_0 .net "a", 0 0, L_0x2748bf0;  1 drivers
v0x243cbd0_0 .net "addSub", 0 0, L_0x2746f90;  1 drivers
v0x2436e10_0 .net "andRes", 0 0, L_0x27461a0;  1 drivers
v0x24310f0_0 .net "b", 0 0, L_0x2748d50;  1 drivers
v0x241f760_0 .net "carryIn", 0 0, L_0x27467d0;  1 drivers
v0x241f800_0 .net "carryOut", 0 0, L_0x2747450;  1 drivers
v0x2419a40_0 .net "initialResult", 0 0, L_0x2748800;  1 drivers
v0x2419ae0_0 .net "isAdd", 0 0, L_0x2747a20;  1 drivers
v0x2413d20_0 .net "isAnd", 0 0, L_0x27480a0;  1 drivers
v0x2413dc0_0 .net "isNand", 0 0, L_0x2748300;  1 drivers
v0x23fc610_0 .net "isNor", 0 0, L_0x2748030;  1 drivers
v0x23fc6b0_0 .net "isOr", 0 0, L_0x2748660;  1 drivers
v0x23f68f0_0 .net "isSLT", 0 0, L_0x2747f70;  1 drivers
v0x23f6990_0 .net "isSub", 0 0, L_0x2747bd0;  1 drivers
v0x23d7a00_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23d7aa0_0 .net "isXor", 0 0, L_0x2747d80;  1 drivers
v0x22ff110_0 .net "nandRes", 0 0, L_0x27468a0;  1 drivers
v0x22ff1b0_0 .net "norRes", 0 0, L_0x2746b50;  1 drivers
v0x24ddad0_0 .net "orRes", 0 0, L_0x2746960;  1 drivers
v0x24ddb70_0 .net "s0", 0 0, L_0x2748fe0;  1 drivers
v0x24dd690_0 .net "s0inv", 0 0, L_0x2747650;  1 drivers
v0x24dd730_0 .net "s1", 0 0, L_0x2748f00;  1 drivers
v0x24dd360_0 .net "s1inv", 0 0, L_0x27477b0;  1 drivers
v0x24dd420_0 .net "s2", 0 0, L_0x2749170;  1 drivers
v0x24dd030_0 .net "s2inv", 0 0, L_0x2747870;  1 drivers
v0x24dd0f0_0 .net "xorRes", 0 0, L_0x2746c10;  1 drivers
S_0x253abf0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2551e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2746d70/d .functor XOR 1, L_0x2748d50, L_0x2794ae0, C4<0>, C4<0>;
L_0x2746d70 .delay 1 (40,40,40) L_0x2746d70/d;
L_0x2746e30/d .functor XOR 1, L_0x2748bf0, L_0x2746d70, C4<0>, C4<0>;
L_0x2746e30 .delay 1 (40,40,40) L_0x2746e30/d;
L_0x2746f90/d .functor XOR 1, L_0x2746e30, L_0x27467d0, C4<0>, C4<0>;
L_0x2746f90 .delay 1 (40,40,40) L_0x2746f90/d;
L_0x2747190/d .functor AND 1, L_0x2748bf0, L_0x2746d70, C4<1>, C4<1>;
L_0x2747190 .delay 1 (40,40,40) L_0x2747190/d;
L_0x27469d0/d .functor AND 1, L_0x2746e30, L_0x27467d0, C4<1>, C4<1>;
L_0x27469d0 .delay 1 (40,40,40) L_0x27469d0/d;
L_0x2747450/d .functor OR 1, L_0x2747190, L_0x27469d0, C4<0>, C4<0>;
L_0x2747450 .delay 1 (40,40,40) L_0x2747450/d;
v0x2310320_0 .net "AandB", 0 0, L_0x2747190;  1 drivers
v0x247cf60_0 .net "BxorSub", 0 0, L_0x2746d70;  1 drivers
v0x247d020_0 .net "a", 0 0, L_0x2748bf0;  alias, 1 drivers
v0x2477240_0 .net "b", 0 0, L_0x2748d50;  alias, 1 drivers
v0x2477300_0 .net "carryin", 0 0, L_0x27467d0;  alias, 1 drivers
v0x2471520_0 .net "carryout", 0 0, L_0x2747450;  alias, 1 drivers
v0x24715c0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2459eb0_0 .net "res", 0 0, L_0x2746f90;  alias, 1 drivers
v0x2459f50_0 .net "xAorB", 0 0, L_0x2746e30;  1 drivers
v0x2454190_0 .net "xAorBandCin", 0 0, L_0x27469d0;  1 drivers
S_0x253a810 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x24ffe50 .param/l "i" 0 3 165, +C4<0101>;
S_0x2534ed0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x253a810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2748c90/d .functor AND 1, L_0x274b640, L_0x274b7a0, C4<1>, C4<1>;
L_0x2748c90 .delay 1 (40,40,40) L_0x2748c90/d;
L_0x27490d0/d .functor NAND 1, L_0x274b640, L_0x274b7a0, C4<1>, C4<1>;
L_0x27490d0 .delay 1 (20,20,20) L_0x27490d0/d;
L_0x2749360/d .functor OR 1, L_0x274b640, L_0x274b7a0, C4<0>, C4<0>;
L_0x2749360 .delay 1 (40,40,40) L_0x2749360/d;
L_0x2749550/d .functor NOR 1, L_0x274b640, L_0x274b7a0, C4<0>, C4<0>;
L_0x2749550 .delay 1 (20,20,20) L_0x2749550/d;
L_0x27496b0/d .functor XOR 1, L_0x274b640, L_0x274b7a0, C4<0>, C4<0>;
L_0x27496b0 .delay 1 (40,40,40) L_0x27496b0/d;
L_0x274a050/d .functor NOT 1, L_0x274ba60, C4<0>, C4<0>, C4<0>;
L_0x274a050 .delay 1 (10,10,10) L_0x274a050/d;
L_0x274a1b0/d .functor NOT 1, L_0x2743b60, C4<0>, C4<0>, C4<0>;
L_0x274a1b0 .delay 1 (10,10,10) L_0x274a1b0/d;
L_0x274a220/d .functor NOT 1, L_0x274b950, C4<0>, C4<0>, C4<0>;
L_0x274a220 .delay 1 (10,10,10) L_0x274a220/d;
L_0x274a3d0/d .functor AND 1, L_0x2749990, L_0x274a050, L_0x274a1b0, L_0x274a220;
L_0x274a3d0 .delay 1 (80,80,80) L_0x274a3d0/d;
L_0x274a580/d .functor AND 1, L_0x2749990, L_0x274ba60, L_0x274a1b0, L_0x274a220;
L_0x274a580 .delay 1 (80,80,80) L_0x274a580/d;
L_0x274a790/d .functor AND 1, L_0x27496b0, L_0x274a050, L_0x2743b60, L_0x274a220;
L_0x274a790 .delay 1 (80,80,80) L_0x274a790/d;
L_0x274a970/d .functor AND 1, L_0x2749990, L_0x274ba60, L_0x2743b60, L_0x274a220;
L_0x274a970 .delay 1 (80,80,80) L_0x274a970/d;
L_0x274ab40/d .functor AND 1, L_0x2748c90, L_0x274a050, L_0x274a1b0, L_0x274b950;
L_0x274ab40 .delay 1 (80,80,80) L_0x274ab40/d;
L_0x274ad20/d .functor AND 1, L_0x27490d0, L_0x274ba60, L_0x274a1b0, L_0x274b950;
L_0x274ad20 .delay 1 (80,80,80) L_0x274ad20/d;
L_0x274aad0/d .functor AND 1, L_0x2749550, L_0x274a050, L_0x2743b60, L_0x274b950;
L_0x274aad0 .delay 1 (80,80,80) L_0x274aad0/d;
L_0x274b0b0/d .functor AND 1, L_0x2749360, L_0x274ba60, L_0x2743b60, L_0x274b950;
L_0x274b0b0 .delay 1 (80,80,80) L_0x274b0b0/d;
L_0x274b250/0/0 .functor OR 1, L_0x274a3d0, L_0x274a580, L_0x274a790, L_0x274ab40;
L_0x274b250/0/4 .functor OR 1, L_0x274ad20, L_0x274aad0, L_0x274b0b0, L_0x274a970;
L_0x274b250/d .functor OR 1, L_0x274b250/0/0, L_0x274b250/0/4, C4<0>, C4<0>;
L_0x274b250 .delay 1 (160,160,160) L_0x274b250/d;
v0x24db6b0_0 .net "a", 0 0, L_0x274b640;  1 drivers
v0x24db750_0 .net "addSub", 0 0, L_0x2749990;  1 drivers
v0x24db380_0 .net "andRes", 0 0, L_0x2748c90;  1 drivers
v0x24db050_0 .net "b", 0 0, L_0x274b7a0;  1 drivers
v0x24dad20_0 .net "carryIn", 0 0, L_0x2749210;  1 drivers
v0x24dadc0_0 .net "carryOut", 0 0, L_0x2749e50;  1 drivers
v0x24da9f0_0 .net "initialResult", 0 0, L_0x274b250;  1 drivers
v0x24daa90_0 .net "isAdd", 0 0, L_0x274a3d0;  1 drivers
v0x24da6f0_0 .net "isAnd", 0 0, L_0x274ab40;  1 drivers
v0x24da790_0 .net "isNand", 0 0, L_0x274ad20;  1 drivers
v0x24da320_0 .net "isNor", 0 0, L_0x274aad0;  1 drivers
v0x24da3c0_0 .net "isOr", 0 0, L_0x274b0b0;  1 drivers
v0x24d9ff0_0 .net "isSLT", 0 0, L_0x274a970;  1 drivers
v0x24da090_0 .net "isSub", 0 0, L_0x274a580;  1 drivers
v0x24d9cc0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24d9d60_0 .net "isXor", 0 0, L_0x274a790;  1 drivers
v0x24d9990_0 .net "nandRes", 0 0, L_0x27490d0;  1 drivers
v0x24d9a30_0 .net "norRes", 0 0, L_0x2749550;  1 drivers
v0x24d9330_0 .net "orRes", 0 0, L_0x2749360;  1 drivers
v0x24d93d0_0 .net "s0", 0 0, L_0x274ba60;  1 drivers
v0x24d9000_0 .net "s0inv", 0 0, L_0x274a050;  1 drivers
v0x24d90a0_0 .net "s1", 0 0, L_0x2743b60;  1 drivers
v0x24d8cd0_0 .net "s1inv", 0 0, L_0x274a1b0;  1 drivers
v0x24d8d90_0 .net "s2", 0 0, L_0x274b950;  1 drivers
v0x24d8910_0 .net "s2inv", 0 0, L_0x274a220;  1 drivers
v0x24d89d0_0 .net "xorRes", 0 0, L_0x27496b0;  1 drivers
S_0x2534af0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2534ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2749720/d .functor XOR 1, L_0x274b7a0, L_0x2794ae0, C4<0>, C4<0>;
L_0x2749720 .delay 1 (40,40,40) L_0x2749720/d;
L_0x2749880/d .functor XOR 1, L_0x274b640, L_0x2749720, C4<0>, C4<0>;
L_0x2749880 .delay 1 (40,40,40) L_0x2749880/d;
L_0x2749990/d .functor XOR 1, L_0x2749880, L_0x2749210, C4<0>, C4<0>;
L_0x2749990 .delay 1 (40,40,40) L_0x2749990/d;
L_0x2749b90/d .functor AND 1, L_0x274b640, L_0x2749720, C4<1>, C4<1>;
L_0x2749b90 .delay 1 (40,40,40) L_0x2749b90/d;
L_0x27493d0/d .functor AND 1, L_0x2749880, L_0x2749210, C4<1>, C4<1>;
L_0x27493d0 .delay 1 (40,40,40) L_0x27493d0/d;
L_0x2749e50/d .functor OR 1, L_0x2749b90, L_0x27493d0, C4<0>, C4<0>;
L_0x2749e50 .delay 1 (40,40,40) L_0x2749e50/d;
v0x24dca70_0 .net "AandB", 0 0, L_0x2749b90;  1 drivers
v0x24dc6a0_0 .net "BxorSub", 0 0, L_0x2749720;  1 drivers
v0x24dc760_0 .net "a", 0 0, L_0x274b640;  alias, 1 drivers
v0x24dc370_0 .net "b", 0 0, L_0x274b7a0;  alias, 1 drivers
v0x24dc430_0 .net "carryin", 0 0, L_0x2749210;  alias, 1 drivers
v0x24dc040_0 .net "carryout", 0 0, L_0x2749e50;  alias, 1 drivers
v0x24dc0e0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24dbd10_0 .net "res", 0 0, L_0x2749990;  alias, 1 drivers
v0x24dbdb0_0 .net "xAorB", 0 0, L_0x2749880;  1 drivers
v0x24db9e0_0 .net "xAorBandCin", 0 0, L_0x27493d0;  1 drivers
S_0x251d820 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x23eac20 .param/l "i" 0 3 165, +C4<0110>;
S_0x251d440 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x251d820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x274b6e0/d .functor AND 1, L_0x274e170, L_0x274e2d0, C4<1>, C4<1>;
L_0x274b6e0 .delay 1 (40,40,40) L_0x274b6e0/d;
L_0x274af10/d .functor NAND 1, L_0x274e170, L_0x274e2d0, C4<1>, C4<1>;
L_0x274af10 .delay 1 (20,20,20) L_0x274af10/d;
L_0x274be90/d .functor OR 1, L_0x274e170, L_0x274e2d0, C4<0>, C4<0>;
L_0x274be90 .delay 1 (40,40,40) L_0x274be90/d;
L_0x274c080/d .functor NOR 1, L_0x274e170, L_0x274e2d0, C4<0>, C4<0>;
L_0x274c080 .delay 1 (20,20,20) L_0x274c080/d;
L_0x274c1e0/d .functor XOR 1, L_0x274e170, L_0x274e2d0, C4<0>, C4<0>;
L_0x274c1e0 .delay 1 (40,40,40) L_0x274c1e0/d;
L_0x274cb80/d .functor NOT 1, L_0x274e5c0, C4<0>, C4<0>, C4<0>;
L_0x274cb80 .delay 1 (10,10,10) L_0x274cb80/d;
L_0x274cce0/d .functor NOT 1, L_0x274e480, C4<0>, C4<0>, C4<0>;
L_0x274cce0 .delay 1 (10,10,10) L_0x274cce0/d;
L_0x274cd50/d .functor NOT 1, L_0x274e520, C4<0>, C4<0>, C4<0>;
L_0x274cd50 .delay 1 (10,10,10) L_0x274cd50/d;
L_0x274cf00/d .functor AND 1, L_0x274c4c0, L_0x274cb80, L_0x274cce0, L_0x274cd50;
L_0x274cf00 .delay 1 (80,80,80) L_0x274cf00/d;
L_0x274d0b0/d .functor AND 1, L_0x274c4c0, L_0x274e5c0, L_0x274cce0, L_0x274cd50;
L_0x274d0b0 .delay 1 (80,80,80) L_0x274d0b0/d;
L_0x274d2c0/d .functor AND 1, L_0x274c1e0, L_0x274cb80, L_0x274e480, L_0x274cd50;
L_0x274d2c0 .delay 1 (80,80,80) L_0x274d2c0/d;
L_0x274d4a0/d .functor AND 1, L_0x274c4c0, L_0x274e5c0, L_0x274e480, L_0x274cd50;
L_0x274d4a0 .delay 1 (80,80,80) L_0x274d4a0/d;
L_0x274d670/d .functor AND 1, L_0x274b6e0, L_0x274cb80, L_0x274cce0, L_0x274e520;
L_0x274d670 .delay 1 (80,80,80) L_0x274d670/d;
L_0x274d850/d .functor AND 1, L_0x274af10, L_0x274e5c0, L_0x274cce0, L_0x274e520;
L_0x274d850 .delay 1 (80,80,80) L_0x274d850/d;
L_0x274d600/d .functor AND 1, L_0x274c080, L_0x274cb80, L_0x274e480, L_0x274e520;
L_0x274d600 .delay 1 (80,80,80) L_0x274d600/d;
L_0x274dbe0/d .functor AND 1, L_0x274be90, L_0x274e5c0, L_0x274e480, L_0x274e520;
L_0x274dbe0 .delay 1 (80,80,80) L_0x274dbe0/d;
L_0x274dd80/0/0 .functor OR 1, L_0x274cf00, L_0x274d0b0, L_0x274d2c0, L_0x274d670;
L_0x274dd80/0/4 .functor OR 1, L_0x274d850, L_0x274d600, L_0x274dbe0, L_0x274d4a0;
L_0x274dd80/d .functor OR 1, L_0x274dd80/0/0, L_0x274dd80/0/4, C4<0>, C4<0>;
L_0x274dd80 .delay 1 (160,160,160) L_0x274dd80/d;
v0x2598830_0 .net "a", 0 0, L_0x274e170;  1 drivers
v0x2592b10_0 .net "addSub", 0 0, L_0x274c4c0;  1 drivers
v0x258bda0_0 .net "andRes", 0 0, L_0x274b6e0;  1 drivers
v0x2585fd0_0 .net "b", 0 0, L_0x274e2d0;  1 drivers
v0x257b470_0 .net "carryIn", 0 0, L_0x274bd10;  1 drivers
v0x257b510_0 .net "carryOut", 0 0, L_0x274c980;  1 drivers
v0x2575750_0 .net "initialResult", 0 0, L_0x274dd80;  1 drivers
v0x25757f0_0 .net "isAdd", 0 0, L_0x274cf00;  1 drivers
v0x256ea30_0 .net "isAnd", 0 0, L_0x274d670;  1 drivers
v0x256ead0_0 .net "isNand", 0 0, L_0x274d850;  1 drivers
v0x2568c60_0 .net "isNor", 0 0, L_0x274d600;  1 drivers
v0x2568d00_0 .net "isOr", 0 0, L_0x274dbe0;  1 drivers
v0x255e0e0_0 .net "isSLT", 0 0, L_0x274d4a0;  1 drivers
v0x255e180_0 .net "isSub", 0 0, L_0x274d0b0;  1 drivers
v0x25583c0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2558460_0 .net "isXor", 0 0, L_0x274d2c0;  1 drivers
v0x25526a0_0 .net "nandRes", 0 0, L_0x274af10;  1 drivers
v0x2552740_0 .net "norRes", 0 0, L_0x274c080;  1 drivers
v0x2535340_0 .net "orRes", 0 0, L_0x274be90;  1 drivers
v0x25353e0_0 .net "s0", 0 0, L_0x274e5c0;  1 drivers
v0x25226a0_0 .net "s0inv", 0 0, L_0x274cb80;  1 drivers
v0x2522760_0 .net "s1", 0 0, L_0x274e480;  1 drivers
v0x251dc90_0 .net "s1inv", 0 0, L_0x274cce0;  1 drivers
v0x251dd30_0 .net "s2", 0 0, L_0x274e520;  1 drivers
v0x2517f70_0 .net "s2inv", 0 0, L_0x274cd50;  1 drivers
v0x2518030_0 .net "xorRes", 0 0, L_0x274c1e0;  1 drivers
S_0x2517b00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x251d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x274c250/d .functor XOR 1, L_0x274e2d0, L_0x2794ae0, C4<0>, C4<0>;
L_0x274c250 .delay 1 (40,40,40) L_0x274c250/d;
L_0x274c3b0/d .functor XOR 1, L_0x274e170, L_0x274c250, C4<0>, C4<0>;
L_0x274c3b0 .delay 1 (40,40,40) L_0x274c3b0/d;
L_0x274c4c0/d .functor XOR 1, L_0x274c3b0, L_0x274bd10, C4<0>, C4<0>;
L_0x274c4c0 .delay 1 (40,40,40) L_0x274c4c0/d;
L_0x274c6c0/d .functor AND 1, L_0x274e170, L_0x274c250, C4<1>, C4<1>;
L_0x274c6c0 .delay 1 (40,40,40) L_0x274c6c0/d;
L_0x274bf00/d .functor AND 1, L_0x274c3b0, L_0x274bd10, C4<1>, C4<1>;
L_0x274bf00 .delay 1 (40,40,40) L_0x274bf00/d;
L_0x274c980/d .functor OR 1, L_0x274c6c0, L_0x274bf00, C4<0>, C4<0>;
L_0x274c980 .delay 1 (40,40,40) L_0x274c980/d;
v0x24d8020_0 .net "AandB", 0 0, L_0x274c6c0;  1 drivers
v0x24d7c30_0 .net "BxorSub", 0 0, L_0x274c250;  1 drivers
v0x24d7cf0_0 .net "a", 0 0, L_0x274e170;  alias, 1 drivers
v0x24d7930_0 .net "b", 0 0, L_0x274e2d0;  alias, 1 drivers
v0x24d79f0_0 .net "carryin", 0 0, L_0x274bd10;  alias, 1 drivers
v0x24cbe10_0 .net "carryout", 0 0, L_0x274c980;  alias, 1 drivers
v0x212fd70_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x212fe10_0 .net "res", 0 0, L_0x274c4c0;  alias, 1 drivers
v0x25740f0_0 .net "xAorB", 0 0, L_0x274c3b0;  1 drivers
v0x259e550_0 .net "xAorBandCin", 0 0, L_0x274bf00;  1 drivers
S_0x2517720 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2592c20 .param/l "i" 0 3 165, +C4<0111>;
S_0x2511de0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2517720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x274e210/d .functor AND 1, L_0x2750ba0, L_0x2750d00, C4<1>, C4<1>;
L_0x274e210 .delay 1 (40,40,40) L_0x274e210/d;
L_0x274e810/d .functor NAND 1, L_0x2750ba0, L_0x2750d00, C4<1>, C4<1>;
L_0x274e810 .delay 1 (20,20,20) L_0x274e810/d;
L_0x274da40/d .functor OR 1, L_0x2750ba0, L_0x2750d00, C4<0>, C4<0>;
L_0x274da40 .delay 1 (40,40,40) L_0x274da40/d;
L_0x274ea90/d .functor NOR 1, L_0x2750ba0, L_0x2750d00, C4<0>, C4<0>;
L_0x274ea90 .delay 1 (20,20,20) L_0x274ea90/d;
L_0x274eb50/d .functor XOR 1, L_0x2750ba0, L_0x2750d00, C4<0>, C4<0>;
L_0x274eb50 .delay 1 (40,40,40) L_0x274eb50/d;
L_0x274f5b0/d .functor NOT 1, L_0x274e6f0, C4<0>, C4<0>, C4<0>;
L_0x274f5b0 .delay 1 (10,10,10) L_0x274f5b0/d;
L_0x274f710/d .functor NOT 1, L_0x2750eb0, C4<0>, C4<0>, C4<0>;
L_0x274f710 .delay 1 (10,10,10) L_0x274f710/d;
L_0x274f780/d .functor NOT 1, L_0x2750f50, C4<0>, C4<0>, C4<0>;
L_0x274f780 .delay 1 (10,10,10) L_0x274f780/d;
L_0x274f930/d .functor AND 1, L_0x274eed0, L_0x274f5b0, L_0x274f710, L_0x274f780;
L_0x274f930 .delay 1 (80,80,80) L_0x274f930/d;
L_0x274fae0/d .functor AND 1, L_0x274eed0, L_0x274e6f0, L_0x274f710, L_0x274f780;
L_0x274fae0 .delay 1 (80,80,80) L_0x274fae0/d;
L_0x274fcf0/d .functor AND 1, L_0x274eb50, L_0x274f5b0, L_0x2750eb0, L_0x274f780;
L_0x274fcf0 .delay 1 (80,80,80) L_0x274fcf0/d;
L_0x274fed0/d .functor AND 1, L_0x274eed0, L_0x274e6f0, L_0x2750eb0, L_0x274f780;
L_0x274fed0 .delay 1 (80,80,80) L_0x274fed0/d;
L_0x27500a0/d .functor AND 1, L_0x274e210, L_0x274f5b0, L_0x274f710, L_0x2750f50;
L_0x27500a0 .delay 1 (80,80,80) L_0x27500a0/d;
L_0x2750280/d .functor AND 1, L_0x274e810, L_0x274e6f0, L_0x274f710, L_0x2750f50;
L_0x2750280 .delay 1 (80,80,80) L_0x2750280/d;
L_0x2750030/d .functor AND 1, L_0x274ea90, L_0x274f5b0, L_0x2750eb0, L_0x2750f50;
L_0x2750030 .delay 1 (80,80,80) L_0x2750030/d;
L_0x2750610/d .functor AND 1, L_0x274da40, L_0x274e6f0, L_0x2750eb0, L_0x2750f50;
L_0x2750610 .delay 1 (80,80,80) L_0x2750610/d;
L_0x27507b0/0/0 .functor OR 1, L_0x274f930, L_0x274fae0, L_0x274fcf0, L_0x27500a0;
L_0x27507b0/0/4 .functor OR 1, L_0x2750280, L_0x2750030, L_0x2750610, L_0x274fed0;
L_0x27507b0/d .functor OR 1, L_0x27507b0/0/0, L_0x27507b0/0/4, C4<0>, C4<0>;
L_0x27507b0 .delay 1 (160,160,160) L_0x27507b0/d;
v0x2391740_0 .net "a", 0 0, L_0x2750ba0;  1 drivers
v0x237a140_0 .net "addSub", 0 0, L_0x274eed0;  1 drivers
v0x2374420_0 .net "andRes", 0 0, L_0x274e210;  1 drivers
v0x236d700_0 .net "b", 0 0, L_0x2750d00;  1 drivers
v0x2367930_0 .net "carryIn", 0 0, L_0x274e9c0;  1 drivers
v0x23679d0_0 .net "carryOut", 0 0, L_0x274f3b0;  1 drivers
v0x235cde0_0 .net "initialResult", 0 0, L_0x27507b0;  1 drivers
v0x235ce80_0 .net "isAdd", 0 0, L_0x274f930;  1 drivers
v0x23570c0_0 .net "isAnd", 0 0, L_0x27500a0;  1 drivers
v0x2357160_0 .net "isNand", 0 0, L_0x2750280;  1 drivers
v0x23513a0_0 .net "isNor", 0 0, L_0x2750030;  1 drivers
v0x2351440_0 .net "isOr", 0 0, L_0x2750610;  1 drivers
v0x2339c90_0 .net "isSLT", 0 0, L_0x274fed0;  1 drivers
v0x2339d30_0 .net "isSub", 0 0, L_0x274fae0;  1 drivers
v0x2333f70_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2334010_0 .net "isXor", 0 0, L_0x274fcf0;  1 drivers
v0x232e220_0 .net "nandRes", 0 0, L_0x274e810;  1 drivers
v0x232e2c0_0 .net "norRes", 0 0, L_0x274ea90;  1 drivers
v0x2316b80_0 .net "orRes", 0 0, L_0x274da40;  1 drivers
v0x2316c20_0 .net "s0", 0 0, L_0x274e6f0;  1 drivers
v0x2310e60_0 .net "s0inv", 0 0, L_0x274f5b0;  1 drivers
v0x2310f20_0 .net "s1", 0 0, L_0x2750eb0;  1 drivers
v0x248e480_0 .net "s1inv", 0 0, L_0x274f710;  1 drivers
v0x248e520_0 .net "s2", 0 0, L_0x2750f50;  1 drivers
v0x24886b0_0 .net "s2inv", 0 0, L_0x274f780;  1 drivers
v0x2488770_0 .net "xorRes", 0 0, L_0x274eb50;  1 drivers
S_0x24fa7b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2511de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x274ecb0/d .functor XOR 1, L_0x2750d00, L_0x2794ae0, C4<0>, C4<0>;
L_0x274ecb0 .delay 1 (40,40,40) L_0x274ecb0/d;
L_0x274ed70/d .functor XOR 1, L_0x2750ba0, L_0x274ecb0, C4<0>, C4<0>;
L_0x274ed70 .delay 1 (40,40,40) L_0x274ed70/d;
L_0x274eed0/d .functor XOR 1, L_0x274ed70, L_0x274e9c0, C4<0>, C4<0>;
L_0x274eed0 .delay 1 (40,40,40) L_0x274eed0/d;
L_0x274f0d0/d .functor AND 1, L_0x2750ba0, L_0x274ecb0, C4<1>, C4<1>;
L_0x274f0d0 .delay 1 (40,40,40) L_0x274f0d0/d;
L_0x274f340/d .functor AND 1, L_0x274ed70, L_0x274e9c0, C4<1>, C4<1>;
L_0x274f340 .delay 1 (40,40,40) L_0x274f340/d;
L_0x274f3b0/d .functor OR 1, L_0x274f0d0, L_0x274f340, C4<0>, C4<0>;
L_0x274f3b0 .delay 1 (40,40,40) L_0x274f3b0/d;
v0x24facc0_0 .net "AandB", 0 0, L_0x274f0d0;  1 drivers
v0x24f4f00_0 .net "BxorSub", 0 0, L_0x274ecb0;  1 drivers
v0x24f4fc0_0 .net "a", 0 0, L_0x2750ba0;  alias, 1 drivers
v0x23b47f0_0 .net "b", 0 0, L_0x2750d00;  alias, 1 drivers
v0x23b48b0_0 .net "carryin", 0 0, L_0x274e9c0;  alias, 1 drivers
v0x23adb40_0 .net "carryout", 0 0, L_0x274f3b0;  alias, 1 drivers
v0x23a7d00_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23a7da0_0 .net "res", 0 0, L_0x274eed0;  alias, 1 drivers
v0x239d180_0 .net "xAorB", 0 0, L_0x274ed70;  1 drivers
v0x2397460_0 .net "xAorBandCin", 0 0, L_0x274f340;  1 drivers
S_0x24fa3d0 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2488480 .param/l "i" 0 3 165, +C4<01000>;
S_0x24f4a90 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x24fa3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2750c40/d .functor AND 1, L_0x27536a0, L_0x2753800, C4<1>, C4<1>;
L_0x2750c40 .delay 1 (40,40,40) L_0x2750c40/d;
L_0x2751310/d .functor NAND 1, L_0x27536a0, L_0x2753800, C4<1>, C4<1>;
L_0x2751310 .delay 1 (20,20,20) L_0x2751310/d;
L_0x2750470/d .functor OR 1, L_0x27536a0, L_0x2753800, C4<0>, C4<0>;
L_0x2750470 .delay 1 (40,40,40) L_0x2750470/d;
L_0x2751590/d .functor NOR 1, L_0x27536a0, L_0x2753800, C4<0>, C4<0>;
L_0x2751590 .delay 1 (20,20,20) L_0x2751590/d;
L_0x2751650/d .functor XOR 1, L_0x27536a0, L_0x2753800, C4<0>, C4<0>;
L_0x2751650 .delay 1 (40,40,40) L_0x2751650/d;
L_0x2752060/d .functor NOT 1, L_0x27511c0, C4<0>, C4<0>, C4<0>;
L_0x2752060 .delay 1 (10,10,10) L_0x2752060/d;
L_0x27521c0/d .functor NOT 1, L_0x2753b60, C4<0>, C4<0>, C4<0>;
L_0x27521c0 .delay 1 (10,10,10) L_0x27521c0/d;
L_0x2752280/d .functor NOT 1, L_0x2753c00, C4<0>, C4<0>, C4<0>;
L_0x2752280 .delay 1 (10,10,10) L_0x2752280/d;
L_0x2752430/d .functor AND 1, L_0x27519d0, L_0x2752060, L_0x27521c0, L_0x2752280;
L_0x2752430 .delay 1 (80,80,80) L_0x2752430/d;
L_0x27525e0/d .functor AND 1, L_0x27519d0, L_0x27511c0, L_0x27521c0, L_0x2752280;
L_0x27525e0 .delay 1 (80,80,80) L_0x27525e0/d;
L_0x27527f0/d .functor AND 1, L_0x2751650, L_0x2752060, L_0x2753b60, L_0x2752280;
L_0x27527f0 .delay 1 (80,80,80) L_0x27527f0/d;
L_0x27529d0/d .functor AND 1, L_0x27519d0, L_0x27511c0, L_0x2753b60, L_0x2752280;
L_0x27529d0 .delay 1 (80,80,80) L_0x27529d0/d;
L_0x2752ba0/d .functor AND 1, L_0x2750c40, L_0x2752060, L_0x27521c0, L_0x2753c00;
L_0x2752ba0 .delay 1 (80,80,80) L_0x2752ba0/d;
L_0x2752d80/d .functor AND 1, L_0x2751310, L_0x27511c0, L_0x27521c0, L_0x2753c00;
L_0x2752d80 .delay 1 (80,80,80) L_0x2752d80/d;
L_0x2752b30/d .functor AND 1, L_0x2751590, L_0x2752060, L_0x2753b60, L_0x2753c00;
L_0x2752b30 .delay 1 (80,80,80) L_0x2752b30/d;
L_0x2753110/d .functor AND 1, L_0x2750470, L_0x27511c0, L_0x2753b60, L_0x2753c00;
L_0x2753110 .delay 1 (80,80,80) L_0x2753110/d;
L_0x27532b0/0/0 .functor OR 1, L_0x2752430, L_0x27525e0, L_0x27527f0, L_0x2752ba0;
L_0x27532b0/0/4 .functor OR 1, L_0x2752d80, L_0x2752b30, L_0x2753110, L_0x27529d0;
L_0x27532b0/d .functor OR 1, L_0x27532b0/0/0, L_0x27532b0/0/4, C4<0>, C4<0>;
L_0x27532b0 .delay 1 (160,160,160) L_0x27532b0/d;
v0x2448280_0 .net "a", 0 0, L_0x27536a0;  1 drivers
v0x2448340_0 .net "addSub", 0 0, L_0x27519d0;  1 drivers
v0x243d710_0 .net "andRes", 0 0, L_0x2750c40;  1 drivers
v0x24379f0_0 .net "b", 0 0, L_0x2753800;  1 drivers
v0x2431cd0_0 .net "carryIn", 0 0, L_0x27514c0;  1 drivers
v0x2431d70_0 .net "carryOut", 0 0, L_0x2751eb0;  1 drivers
v0x241a620_0 .net "initialResult", 0 0, L_0x27532b0;  1 drivers
v0x241a6c0_0 .net "isAdd", 0 0, L_0x2752430;  1 drivers
v0x2414900_0 .net "isAnd", 0 0, L_0x2752ba0;  1 drivers
v0x24149a0_0 .net "isNand", 0 0, L_0x2752d80;  1 drivers
v0x23fd1f0_0 .net "isNor", 0 0, L_0x2752b30;  1 drivers
v0x23fd290_0 .net "isOr", 0 0, L_0x2753110;  1 drivers
v0x23f74d0_0 .net "isSLT", 0 0, L_0x27529d0;  1 drivers
v0x23f7570_0 .net "isSub", 0 0, L_0x27525e0;  1 drivers
v0x23f17b0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23f1850_0 .net "isXor", 0 0, L_0x27527f0;  1 drivers
v0x206c7a0_0 .net "nandRes", 0 0, L_0x2751310;  1 drivers
v0x206c840_0 .net "norRes", 0 0, L_0x2751590;  1 drivers
v0x24dece0_0 .net "orRes", 0 0, L_0x2750470;  1 drivers
v0x24deda0_0 .net "s0", 0 0, L_0x27511c0;  1 drivers
v0x24de810_0 .net "s0inv", 0 0, L_0x2752060;  1 drivers
v0x24de8d0_0 .net "s1", 0 0, L_0x2753b60;  1 drivers
v0x24de390_0 .net "s1inv", 0 0, L_0x27521c0;  1 drivers
v0x24de430_0 .net "s2", 0 0, L_0x2753c00;  1 drivers
v0x24dfb50_0 .net "s2inv", 0 0, L_0x2752280;  1 drivers
v0x24dfc10_0 .net "xorRes", 0 0, L_0x2751650;  1 drivers
S_0x24f4680 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x24f4a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27517b0/d .functor XOR 1, L_0x2753800, L_0x2794ae0, C4<0>, C4<0>;
L_0x27517b0 .delay 1 (40,40,40) L_0x27517b0/d;
L_0x2751870/d .functor XOR 1, L_0x27536a0, L_0x27517b0, C4<0>, C4<0>;
L_0x2751870 .delay 1 (40,40,40) L_0x2751870/d;
L_0x27519d0/d .functor XOR 1, L_0x2751870, L_0x27514c0, C4<0>, C4<0>;
L_0x27519d0 .delay 1 (40,40,40) L_0x27519d0/d;
L_0x2751bd0/d .functor AND 1, L_0x27536a0, L_0x27517b0, C4<1>, C4<1>;
L_0x2751bd0 .delay 1 (40,40,40) L_0x2751bd0/d;
L_0x2751e40/d .functor AND 1, L_0x2751870, L_0x27514c0, C4<1>, C4<1>;
L_0x2751e40 .delay 1 (40,40,40) L_0x2751e40/d;
L_0x2751eb0/d .functor OR 1, L_0x2751bd0, L_0x2751e40, C4<0>, C4<0>;
L_0x2751eb0 .delay 1 (40,40,40) L_0x2751eb0/d;
v0x24721a0_0 .net "AandB", 0 0, L_0x2751bd0;  1 drivers
v0x246b3b0_0 .net "BxorSub", 0 0, L_0x27517b0;  1 drivers
v0x24655c0_0 .net "a", 0 0, L_0x27536a0;  alias, 1 drivers
v0x245ff60_0 .net "b", 0 0, L_0x2753800;  alias, 1 drivers
v0x2460020_0 .net "carryin", 0 0, L_0x27514c0;  alias, 1 drivers
v0x245aa90_0 .net "carryout", 0 0, L_0x2751eb0;  alias, 1 drivers
v0x245ab50_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x245fbd0_0 .net "res", 0 0, L_0x27519d0;  alias, 1 drivers
v0x2454d70_0 .net "xAorB", 0 0, L_0x2751870;  1 drivers
v0x2454e30_0 .net "xAorBandCin", 0 0, L_0x2751e40;  1 drivers
S_0x23b4380 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x24df6f0 .param/l "i" 0 3 165, +C4<01001>;
S_0x23b3fa0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x23b4380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2753740/d .functor AND 1, L_0x2756090, L_0x27561f0, C4<1>, C4<1>;
L_0x2753740 .delay 1 (40,40,40) L_0x2753740/d;
L_0x2753a00/d .functor NAND 1, L_0x2756090, L_0x27561f0, C4<1>, C4<1>;
L_0x2753a00 .delay 1 (20,20,20) L_0x2753a00/d;
L_0x2752f70/d .functor OR 1, L_0x2756090, L_0x27561f0, C4<0>, C4<0>;
L_0x2752f70 .delay 1 (40,40,40) L_0x2752f70/d;
L_0x2753f80/d .functor NOR 1, L_0x2756090, L_0x27561f0, C4<0>, C4<0>;
L_0x2753f80 .delay 1 (20,20,20) L_0x2753f80/d;
L_0x27540e0/d .functor XOR 1, L_0x2756090, L_0x27561f0, C4<0>, C4<0>;
L_0x27540e0 .delay 1 (40,40,40) L_0x27540e0/d;
L_0x2754aa0/d .functor NOT 1, L_0x2753d30, C4<0>, C4<0>, C4<0>;
L_0x2754aa0 .delay 1 (10,10,10) L_0x2754aa0/d;
L_0x2754c00/d .functor NOT 1, L_0x2756580, C4<0>, C4<0>, C4<0>;
L_0x2754c00 .delay 1 (10,10,10) L_0x2754c00/d;
L_0x2754cc0/d .functor NOT 1, L_0x2756620, C4<0>, C4<0>, C4<0>;
L_0x2754cc0 .delay 1 (10,10,10) L_0x2754cc0/d;
L_0x2754e70/d .functor AND 1, L_0x27543c0, L_0x2754aa0, L_0x2754c00, L_0x2754cc0;
L_0x2754e70 .delay 1 (80,80,80) L_0x2754e70/d;
L_0x2755020/d .functor AND 1, L_0x27543c0, L_0x2753d30, L_0x2754c00, L_0x2754cc0;
L_0x2755020 .delay 1 (80,80,80) L_0x2755020/d;
L_0x2755230/d .functor AND 1, L_0x27540e0, L_0x2754aa0, L_0x2756580, L_0x2754cc0;
L_0x2755230 .delay 1 (80,80,80) L_0x2755230/d;
L_0x2755410/d .functor AND 1, L_0x27543c0, L_0x2753d30, L_0x2756580, L_0x2754cc0;
L_0x2755410 .delay 1 (80,80,80) L_0x2755410/d;
L_0x27555e0/d .functor AND 1, L_0x2753740, L_0x2754aa0, L_0x2754c00, L_0x2756620;
L_0x27555e0 .delay 1 (80,80,80) L_0x27555e0/d;
L_0x27557c0/d .functor AND 1, L_0x2753a00, L_0x2753d30, L_0x2754c00, L_0x2756620;
L_0x27557c0 .delay 1 (80,80,80) L_0x27557c0/d;
L_0x2755570/d .functor AND 1, L_0x2753f80, L_0x2754aa0, L_0x2756580, L_0x2756620;
L_0x2755570 .delay 1 (80,80,80) L_0x2755570/d;
L_0x2755b50/d .functor AND 1, L_0x2752f70, L_0x2753d30, L_0x2756580, L_0x2756620;
L_0x2755b50 .delay 1 (80,80,80) L_0x2755b50/d;
L_0x2755ca0/0/0 .functor OR 1, L_0x2754e70, L_0x2755020, L_0x2755230, L_0x27555e0;
L_0x2755ca0/0/4 .functor OR 1, L_0x27557c0, L_0x2755570, L_0x2755b50, L_0x2755410;
L_0x2755ca0/d .functor OR 1, L_0x2755ca0/0/0, L_0x2755ca0/0/4, C4<0>, C4<0>;
L_0x2755ca0 .delay 1 (160,160,160) L_0x2755ca0/d;
v0x24d4410_0 .net "a", 0 0, L_0x2756090;  1 drivers
v0x24d3ec0_0 .net "addSub", 0 0, L_0x27543c0;  1 drivers
v0x24d3f60_0 .net "andRes", 0 0, L_0x2753740;  1 drivers
v0x24d39f0_0 .net "b", 0 0, L_0x27561f0;  1 drivers
v0x24d3ac0_0 .net "carryIn", 0 0, L_0x2753eb0;  1 drivers
v0x24d3520_0 .net "carryOut", 0 0, L_0x27548a0;  1 drivers
v0x24d35c0_0 .net "initialResult", 0 0, L_0x2755ca0;  1 drivers
v0x24d3050_0 .net "isAdd", 0 0, L_0x2754e70;  1 drivers
v0x24d30f0_0 .net "isAnd", 0 0, L_0x27555e0;  1 drivers
v0x24d2c10_0 .net "isNand", 0 0, L_0x27557c0;  1 drivers
v0x24d26b0_0 .net "isNor", 0 0, L_0x2755570;  1 drivers
v0x24d2770_0 .net "isOr", 0 0, L_0x2755b50;  1 drivers
v0x24d21e0_0 .net "isSLT", 0 0, L_0x2755410;  1 drivers
v0x24d22a0_0 .net "isSub", 0 0, L_0x2755020;  1 drivers
v0x24d1d10_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24d1db0_0 .net "isXor", 0 0, L_0x2755230;  1 drivers
v0x24d1840_0 .net "nandRes", 0 0, L_0x2753a00;  1 drivers
v0x24d18e0_0 .net "norRes", 0 0, L_0x2753f80;  1 drivers
v0x24d0ea0_0 .net "orRes", 0 0, L_0x2752f70;  1 drivers
v0x24d0f60_0 .net "s0", 0 0, L_0x2753d30;  1 drivers
v0x24d09d0_0 .net "s0inv", 0 0, L_0x2754aa0;  1 drivers
v0x24d0a90_0 .net "s1", 0 0, L_0x2756580;  1 drivers
v0x239c930_0 .net "s1inv", 0 0, L_0x2754c00;  1 drivers
v0x239c9f0_0 .net "s2", 0 0, L_0x2756620;  1 drivers
v0x2396ff0_0 .net "s2inv", 0 0, L_0x2754cc0;  1 drivers
v0x23970b0_0 .net "xorRes", 0 0, L_0x27540e0;  1 drivers
S_0x239cd10 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x23b3fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2754150/d .functor XOR 1, L_0x27561f0, L_0x2794ae0, C4<0>, C4<0>;
L_0x2754150 .delay 1 (40,40,40) L_0x2754150/d;
L_0x27542b0/d .functor XOR 1, L_0x2756090, L_0x2754150, C4<0>, C4<0>;
L_0x27542b0 .delay 1 (40,40,40) L_0x27542b0/d;
L_0x27543c0/d .functor XOR 1, L_0x27542b0, L_0x2753eb0, C4<0>, C4<0>;
L_0x27543c0 .delay 1 (40,40,40) L_0x27543c0/d;
L_0x27545c0/d .functor AND 1, L_0x2756090, L_0x2754150, C4<1>, C4<1>;
L_0x27545c0 .delay 1 (40,40,40) L_0x27545c0/d;
L_0x2754830/d .functor AND 1, L_0x27542b0, L_0x2753eb0, C4<1>, C4<1>;
L_0x2754830 .delay 1 (40,40,40) L_0x2754830/d;
L_0x27548a0/d .functor OR 1, L_0x27545c0, L_0x2754830, C4<0>, C4<0>;
L_0x27548a0 .delay 1 (40,40,40) L_0x27548a0/d;
v0x24d6070_0 .net "AandB", 0 0, L_0x27545c0;  1 drivers
v0x24d5ba0_0 .net "BxorSub", 0 0, L_0x2754150;  1 drivers
v0x24d5c60_0 .net "a", 0 0, L_0x2756090;  alias, 1 drivers
v0x24d56d0_0 .net "b", 0 0, L_0x27561f0;  alias, 1 drivers
v0x24d5790_0 .net "carryin", 0 0, L_0x2753eb0;  alias, 1 drivers
v0x24d5200_0 .net "carryout", 0 0, L_0x27548a0;  alias, 1 drivers
v0x24d52c0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24d4d30_0 .net "res", 0 0, L_0x27543c0;  alias, 1 drivers
v0x24d4df0_0 .net "xAorB", 0 0, L_0x27542b0;  1 drivers
v0x24d4910_0 .net "xAorBandCin", 0 0, L_0x2754830;  1 drivers
S_0x23912d0 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2396cb0 .param/l "i" 0 3 165, +C4<01010>;
S_0x2390ef0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x23912d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2756130/d .functor AND 1, L_0x2758b30, L_0x2758c90, C4<1>, C4<1>;
L_0x2756130 .delay 1 (40,40,40) L_0x2756130/d;
L_0x27563f0/d .functor NAND 1, L_0x2758b30, L_0x2758c90, C4<1>, C4<1>;
L_0x27563f0 .delay 1 (20,20,20) L_0x27563f0/d;
L_0x27559b0/d .functor OR 1, L_0x2758b30, L_0x2758c90, C4<0>, C4<0>;
L_0x27559b0 .delay 1 (40,40,40) L_0x27559b0/d;
L_0x27569d0/d .functor NOR 1, L_0x2758b30, L_0x2758c90, C4<0>, C4<0>;
L_0x27569d0 .delay 1 (20,20,20) L_0x27569d0/d;
L_0x2756a90/d .functor XOR 1, L_0x2758b30, L_0x2758c90, C4<0>, C4<0>;
L_0x2756a90 .delay 1 (40,40,40) L_0x2756a90/d;
L_0x27574f0/d .functor NOT 1, L_0x2756750, C4<0>, C4<0>, C4<0>;
L_0x27574f0 .delay 1 (10,10,10) L_0x27574f0/d;
L_0x2757650/d .functor NOT 1, L_0x27567f0, C4<0>, C4<0>, C4<0>;
L_0x2757650 .delay 1 (10,10,10) L_0x2757650/d;
L_0x2757710/d .functor NOT 1, L_0x274bb00, C4<0>, C4<0>, C4<0>;
L_0x2757710 .delay 1 (10,10,10) L_0x2757710/d;
L_0x27578c0/d .functor AND 1, L_0x2756e10, L_0x27574f0, L_0x2757650, L_0x2757710;
L_0x27578c0 .delay 1 (80,80,80) L_0x27578c0/d;
L_0x2757a70/d .functor AND 1, L_0x2756e10, L_0x2756750, L_0x2757650, L_0x2757710;
L_0x2757a70 .delay 1 (80,80,80) L_0x2757a70/d;
L_0x2757c80/d .functor AND 1, L_0x2756a90, L_0x27574f0, L_0x27567f0, L_0x2757710;
L_0x2757c80 .delay 1 (80,80,80) L_0x2757c80/d;
L_0x2757e60/d .functor AND 1, L_0x2756e10, L_0x2756750, L_0x27567f0, L_0x2757710;
L_0x2757e60 .delay 1 (80,80,80) L_0x2757e60/d;
L_0x2758030/d .functor AND 1, L_0x2756130, L_0x27574f0, L_0x2757650, L_0x274bb00;
L_0x2758030 .delay 1 (80,80,80) L_0x2758030/d;
L_0x2758210/d .functor AND 1, L_0x27563f0, L_0x2756750, L_0x2757650, L_0x274bb00;
L_0x2758210 .delay 1 (80,80,80) L_0x2758210/d;
L_0x2757fc0/d .functor AND 1, L_0x27569d0, L_0x27574f0, L_0x27567f0, L_0x274bb00;
L_0x2757fc0 .delay 1 (80,80,80) L_0x2757fc0/d;
L_0x27585a0/d .functor AND 1, L_0x27559b0, L_0x2756750, L_0x27567f0, L_0x274bb00;
L_0x27585a0 .delay 1 (80,80,80) L_0x27585a0/d;
L_0x2758740/0/0 .functor OR 1, L_0x27578c0, L_0x2757a70, L_0x2757c80, L_0x2758030;
L_0x2758740/0/4 .functor OR 1, L_0x2758210, L_0x2757fc0, L_0x27585a0, L_0x2757e60;
L_0x2758740/d .functor OR 1, L_0x2758740/0/0, L_0x2758740/0/4, C4<0>, C4<0>;
L_0x2758740 .delay 1 (160,160,160) L_0x2758740/d;
v0x2350b50_0 .net "a", 0 0, L_0x2758b30;  1 drivers
v0x2350c10_0 .net "addSub", 0 0, L_0x2756e10;  1 drivers
v0x2339850_0 .net "andRes", 0 0, L_0x2756130;  1 drivers
v0x2339440_0 .net "b", 0 0, L_0x2758c90;  1 drivers
v0x2339510_0 .net "carryIn", 0 0, L_0x2756900;  1 drivers
v0x2333b00_0 .net "carryOut", 0 0, L_0x27572f0;  1 drivers
v0x2333bd0_0 .net "initialResult", 0 0, L_0x2758740;  1 drivers
v0x2333720_0 .net "isAdd", 0 0, L_0x27578c0;  1 drivers
v0x23337c0_0 .net "isAnd", 0 0, L_0x2758030;  1 drivers
v0x231c4c0_0 .net "isNand", 0 0, L_0x2758210;  1 drivers
v0x231c050_0 .net "isNor", 0 0, L_0x2757fc0;  1 drivers
v0x231c0f0_0 .net "isOr", 0 0, L_0x27585a0;  1 drivers
v0x2316710_0 .net "isSLT", 0 0, L_0x2757e60;  1 drivers
v0x23167d0_0 .net "isSub", 0 0, L_0x2757a70;  1 drivers
v0x2316330_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23163d0_0 .net "isXor", 0 0, L_0x2757c80;  1 drivers
v0x23109f0_0 .net "nandRes", 0 0, L_0x27563f0;  1 drivers
v0x2310a90_0 .net "norRes", 0 0, L_0x27569d0;  1 drivers
v0x247d6d0_0 .net "orRes", 0 0, L_0x27559b0;  1 drivers
v0x247d770_0 .net "s0", 0 0, L_0x2756750;  1 drivers
v0x247d2f0_0 .net "s0inv", 0 0, L_0x27574f0;  1 drivers
v0x247d390_0 .net "s1", 0 0, L_0x27567f0;  1 drivers
v0x24779b0_0 .net "s1inv", 0 0, L_0x2757650;  1 drivers
v0x2477a50_0 .net "s2", 0 0, L_0x274bb00;  1 drivers
v0x24775d0_0 .net "s2inv", 0 0, L_0x2757710;  1 drivers
v0x2477670_0 .net "xorRes", 0 0, L_0x2756a90;  1 drivers
S_0x23798f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2390ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2756bf0/d .functor XOR 1, L_0x2758c90, L_0x2794ae0, C4<0>, C4<0>;
L_0x2756bf0 .delay 1 (40,40,40) L_0x2756bf0/d;
L_0x2756cb0/d .functor XOR 1, L_0x2758b30, L_0x2756bf0, C4<0>, C4<0>;
L_0x2756cb0 .delay 1 (40,40,40) L_0x2756cb0/d;
L_0x2756e10/d .functor XOR 1, L_0x2756cb0, L_0x2756900, C4<0>, C4<0>;
L_0x2756e10 .delay 1 (40,40,40) L_0x2756e10/d;
L_0x2757010/d .functor AND 1, L_0x2758b30, L_0x2756bf0, C4<1>, C4<1>;
L_0x2757010 .delay 1 (40,40,40) L_0x2757010/d;
L_0x2757280/d .functor AND 1, L_0x2756cb0, L_0x2756900, C4<1>, C4<1>;
L_0x2757280 .delay 1 (40,40,40) L_0x2757280/d;
L_0x27572f0/d .functor OR 1, L_0x2757010, L_0x2757280, C4<0>, C4<0>;
L_0x27572f0 .delay 1 (40,40,40) L_0x27572f0/d;
v0x2373bd0_0 .net "AandB", 0 0, L_0x2757010;  1 drivers
v0x2373cb0_0 .net "BxorSub", 0 0, L_0x2756bf0;  1 drivers
v0x235c970_0 .net "a", 0 0, L_0x2758b30;  alias, 1 drivers
v0x235ca40_0 .net "b", 0 0, L_0x2758c90;  alias, 1 drivers
v0x235c590_0 .net "carryin", 0 0, L_0x2756900;  alias, 1 drivers
v0x235c650_0 .net "carryout", 0 0, L_0x27572f0;  alias, 1 drivers
v0x2356c50_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2356cf0_0 .net "res", 0 0, L_0x2756e10;  alias, 1 drivers
v0x2356870_0 .net "xAorB", 0 0, L_0x2756cb0;  1 drivers
v0x2350f30_0 .net "xAorBandCin", 0 0, L_0x2757280;  1 drivers
S_0x2471c90 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2339940 .param/l "i" 0 3 165, +C4<01011>;
S_0x24718b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2471c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2758bd0/d .functor AND 1, L_0x275b800, L_0x275b960, C4<1>, C4<1>;
L_0x2758bd0 .delay 1 (40,40,40) L_0x2758bd0/d;
L_0x274bbf0/d .functor NAND 1, L_0x275b800, L_0x275b960, C4<1>, C4<1>;
L_0x274bbf0 .delay 1 (20,20,20) L_0x274bbf0/d;
L_0x2758e90/d .functor OR 1, L_0x275b800, L_0x275b960, C4<0>, C4<0>;
L_0x2758e90 .delay 1 (40,40,40) L_0x2758e90/d;
L_0x2759710/d .functor NOR 1, L_0x275b800, L_0x275b960, C4<0>, C4<0>;
L_0x2759710 .delay 1 (20,20,20) L_0x2759710/d;
L_0x2759780/d .functor XOR 1, L_0x275b800, L_0x275b960, C4<0>, C4<0>;
L_0x2759780 .delay 1 (40,40,40) L_0x2759780/d;
L_0x275a170/d .functor NOT 1, L_0x275bdb0, C4<0>, C4<0>, C4<0>;
L_0x275a170 .delay 1 (10,10,10) L_0x275a170/d;
L_0x275a2d0/d .functor NOT 1, L_0x2759460, C4<0>, C4<0>, C4<0>;
L_0x275a2d0 .delay 1 (10,10,10) L_0x275a2d0/d;
L_0x275a390/d .functor NOT 1, L_0x2759500, C4<0>, C4<0>, C4<0>;
L_0x275a390 .delay 1 (10,10,10) L_0x275a390/d;
L_0x275a540/d .functor AND 1, L_0x2759ab0, L_0x275a170, L_0x275a2d0, L_0x275a390;
L_0x275a540 .delay 1 (80,80,80) L_0x275a540/d;
L_0x275a6f0/d .functor AND 1, L_0x2759ab0, L_0x275bdb0, L_0x275a2d0, L_0x275a390;
L_0x275a6f0 .delay 1 (80,80,80) L_0x275a6f0/d;
L_0x275a900/d .functor AND 1, L_0x2759780, L_0x275a170, L_0x2759460, L_0x275a390;
L_0x275a900 .delay 1 (80,80,80) L_0x275a900/d;
L_0x275aae0/d .functor AND 1, L_0x2759ab0, L_0x275bdb0, L_0x2759460, L_0x275a390;
L_0x275aae0 .delay 1 (80,80,80) L_0x275aae0/d;
L_0x275acb0/d .functor AND 1, L_0x2758bd0, L_0x275a170, L_0x275a2d0, L_0x2759500;
L_0x275acb0 .delay 1 (80,80,80) L_0x275acb0/d;
L_0x275ae90/d .functor AND 1, L_0x274bbf0, L_0x275bdb0, L_0x275a2d0, L_0x2759500;
L_0x275ae90 .delay 1 (80,80,80) L_0x275ae90/d;
L_0x275ac40/d .functor AND 1, L_0x2759710, L_0x275a170, L_0x2759460, L_0x2759500;
L_0x275ac40 .delay 1 (80,80,80) L_0x275ac40/d;
L_0x275b270/d .functor AND 1, L_0x2758e90, L_0x275bdb0, L_0x2759460, L_0x2759500;
L_0x275b270 .delay 1 (80,80,80) L_0x275b270/d;
L_0x275b410/0/0 .functor OR 1, L_0x275a540, L_0x275a6f0, L_0x275a900, L_0x275acb0;
L_0x275b410/0/4 .functor OR 1, L_0x275ae90, L_0x275ac40, L_0x275b270, L_0x275aae0;
L_0x275b410/d .functor OR 1, L_0x275b410/0/0, L_0x275b410/0/4, C4<0>, C4<0>;
L_0x275b410 .delay 1 (160,160,160) L_0x275b410/d;
v0x2431480_0 .net "a", 0 0, L_0x275b800;  1 drivers
v0x2431520_0 .net "addSub", 0 0, L_0x2759ab0;  1 drivers
v0x241faf0_0 .net "andRes", 0 0, L_0x2758bd0;  1 drivers
v0x241fbc0_0 .net "b", 0 0, L_0x275b960;  1 drivers
v0x241a1e0_0 .net "carryIn", 0 0, L_0x2746410;  1 drivers
v0x241a280_0 .net "carryOut", 0 0, L_0x2759f70;  1 drivers
v0x2419e00_0 .net "initialResult", 0 0, L_0x275b410;  1 drivers
v0x2419ea0_0 .net "isAdd", 0 0, L_0x275a540;  1 drivers
v0x2414490_0 .net "isAnd", 0 0, L_0x275acb0;  1 drivers
v0x24140b0_0 .net "isNand", 0 0, L_0x275ae90;  1 drivers
v0x2414150_0 .net "isNor", 0 0, L_0x275ac40;  1 drivers
v0x23fcd80_0 .net "isOr", 0 0, L_0x275b270;  1 drivers
v0x23fce40_0 .net "isSLT", 0 0, L_0x275aae0;  1 drivers
v0x23fc9a0_0 .net "isSub", 0 0, L_0x275a6f0;  1 drivers
v0x23fca60_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23f7060_0 .net "isXor", 0 0, L_0x275a900;  1 drivers
v0x23f7100_0 .net "nandRes", 0 0, L_0x274bbf0;  1 drivers
v0x2414530_0 .net "norRes", 0 0, L_0x2759710;  1 drivers
v0x23f1340_0 .net "orRes", 0 0, L_0x2758e90;  1 drivers
v0x23f1400_0 .net "s0", 0 0, L_0x275bdb0;  1 drivers
v0x23f0f60_0 .net "s0inv", 0 0, L_0x275a170;  1 drivers
v0x23f1020_0 .net "s1", 0 0, L_0x2759460;  1 drivers
v0x22f4250_0 .net "s1inv", 0 0, L_0x275a2d0;  1 drivers
v0x22f4310_0 .net "s2", 0 0, L_0x2759500;  1 drivers
v0x22f1470_0 .net "s2inv", 0 0, L_0x275a390;  1 drivers
v0x22f1530_0 .net "xorRes", 0 0, L_0x2759780;  1 drivers
S_0x245a240 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x24718b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2759840/d .functor XOR 1, L_0x275b960, L_0x2794ae0, C4<0>, C4<0>;
L_0x2759840 .delay 1 (40,40,40) L_0x2759840/d;
L_0x27599a0/d .functor XOR 1, L_0x275b800, L_0x2759840, C4<0>, C4<0>;
L_0x27599a0 .delay 1 (40,40,40) L_0x27599a0/d;
L_0x2759ab0/d .functor XOR 1, L_0x27599a0, L_0x2746410, C4<0>, C4<0>;
L_0x2759ab0 .delay 1 (40,40,40) L_0x2759ab0/d;
L_0x2759cb0/d .functor AND 1, L_0x275b800, L_0x2759840, C4<1>, C4<1>;
L_0x2759cb0 .delay 1 (40,40,40) L_0x2759cb0/d;
L_0x2758f00/d .functor AND 1, L_0x27599a0, L_0x2746410, C4<1>, C4<1>;
L_0x2758f00 .delay 1 (40,40,40) L_0x2758f00/d;
L_0x2759f70/d .functor OR 1, L_0x2759cb0, L_0x2758f00, C4<0>, C4<0>;
L_0x2759f70 .delay 1 (40,40,40) L_0x2759f70/d;
v0x2454520_0 .net "AandB", 0 0, L_0x2759cb0;  1 drivers
v0x2454600_0 .net "BxorSub", 0 0, L_0x2759840;  1 drivers
v0x243d2a0_0 .net "a", 0 0, L_0x275b800;  alias, 1 drivers
v0x243d340_0 .net "b", 0 0, L_0x275b960;  alias, 1 drivers
v0x243cec0_0 .net "carryin", 0 0, L_0x2746410;  alias, 1 drivers
v0x243cf60_0 .net "carryout", 0 0, L_0x2759f70;  alias, 1 drivers
v0x2437580_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2437620_0 .net "res", 0 0, L_0x2759ab0;  alias, 1 drivers
v0x24371a0_0 .net "xAorB", 0 0, L_0x27599a0;  1 drivers
v0x2431860_0 .net "xAorBandCin", 0 0, L_0x2758f00;  1 drivers
S_0x24eed50 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x24ef100 .param/l "i" 0 3 165, +C4<01100>;
S_0x24ee920 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x24eed50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x275b8a0/d .functor AND 1, L_0x275e380, L_0x275e4e0, C4<1>, C4<1>;
L_0x275b8a0 .delay 1 (40,40,40) L_0x275b8a0/d;
L_0x27464b0/d .functor NAND 1, L_0x275e380, L_0x275e4e0, C4<1>, C4<1>;
L_0x27464b0 .delay 1 (20,20,20) L_0x27464b0/d;
L_0x275c0f0/d .functor OR 1, L_0x275e380, L_0x275e4e0, C4<0>, C4<0>;
L_0x275c0f0 .delay 1 (40,40,40) L_0x275c0f0/d;
L_0x275c2e0/d .functor NOR 1, L_0x275e380, L_0x275e4e0, C4<0>, C4<0>;
L_0x275c2e0 .delay 1 (20,20,20) L_0x275c2e0/d;
L_0x275c3a0/d .functor XOR 1, L_0x275e380, L_0x275e4e0, C4<0>, C4<0>;
L_0x275c3a0 .delay 1 (40,40,40) L_0x275c3a0/d;
L_0x275cde0/d .functor NOT 1, L_0x275bef0, C4<0>, C4<0>, C4<0>;
L_0x275cde0 .delay 1 (10,10,10) L_0x275cde0/d;
L_0x275cf40/d .functor NOT 1, L_0x275bf90, C4<0>, C4<0>, C4<0>;
L_0x275cf40 .delay 1 (10,10,10) L_0x275cf40/d;
L_0x275d000/d .functor NOT 1, L_0x275e900, C4<0>, C4<0>, C4<0>;
L_0x275d000 .delay 1 (10,10,10) L_0x275d000/d;
L_0x275d1b0/d .functor AND 1, L_0x275c720, L_0x275cde0, L_0x275cf40, L_0x275d000;
L_0x275d1b0 .delay 1 (80,80,80) L_0x275d1b0/d;
L_0x275d360/d .functor AND 1, L_0x275c720, L_0x275bef0, L_0x275cf40, L_0x275d000;
L_0x275d360 .delay 1 (80,80,80) L_0x275d360/d;
L_0x275d510/d .functor AND 1, L_0x275c3a0, L_0x275cde0, L_0x275bf90, L_0x275d000;
L_0x275d510 .delay 1 (80,80,80) L_0x275d510/d;
L_0x275d700/d .functor AND 1, L_0x275c720, L_0x275bef0, L_0x275bf90, L_0x275d000;
L_0x275d700 .delay 1 (80,80,80) L_0x275d700/d;
L_0x275d830/d .functor AND 1, L_0x275b8a0, L_0x275cde0, L_0x275cf40, L_0x275e900;
L_0x275d830 .delay 1 (80,80,80) L_0x275d830/d;
L_0x275da90/d .functor AND 1, L_0x27464b0, L_0x275bef0, L_0x275cf40, L_0x275e900;
L_0x275da90 .delay 1 (80,80,80) L_0x275da90/d;
L_0x275d7c0/d .functor AND 1, L_0x275c2e0, L_0x275cde0, L_0x275bf90, L_0x275e900;
L_0x275d7c0 .delay 1 (80,80,80) L_0x275d7c0/d;
L_0x275ddf0/d .functor AND 1, L_0x275c0f0, L_0x275bef0, L_0x275bf90, L_0x275e900;
L_0x275ddf0 .delay 1 (80,80,80) L_0x275ddf0/d;
L_0x275df90/0/0 .functor OR 1, L_0x275d1b0, L_0x275d360, L_0x275d510, L_0x275d830;
L_0x275df90/0/4 .functor OR 1, L_0x275da90, L_0x275d7c0, L_0x275ddf0, L_0x275d700;
L_0x275df90/d .functor OR 1, L_0x275df90/0/0, L_0x275df90/0/4, C4<0>, C4<0>;
L_0x275df90 .delay 1 (160,160,160) L_0x275df90/d;
v0x24ec940_0 .net "a", 0 0, L_0x275e380;  1 drivers
v0x24eca00_0 .net "addSub", 0 0, L_0x275c720;  1 drivers
v0x24ec610_0 .net "andRes", 0 0, L_0x275b8a0;  1 drivers
v0x24ec6e0_0 .net "b", 0 0, L_0x275e4e0;  1 drivers
v0x24ec2e0_0 .net "carryIn", 0 0, L_0x275be50;  1 drivers
v0x24ec380_0 .net "carryOut", 0 0, L_0x275cbe0;  1 drivers
v0x24ebfb0_0 .net "initialResult", 0 0, L_0x275df90;  1 drivers
v0x24ec050_0 .net "isAdd", 0 0, L_0x275d1b0;  1 drivers
v0x24ebc80_0 .net "isAnd", 0 0, L_0x275d830;  1 drivers
v0x24eb950_0 .net "isNand", 0 0, L_0x275da90;  1 drivers
v0x24eb9f0_0 .net "isNor", 0 0, L_0x275d7c0;  1 drivers
v0x24eb270_0 .net "isOr", 0 0, L_0x275ddf0;  1 drivers
v0x24eb310_0 .net "isSLT", 0 0, L_0x275d700;  1 drivers
v0x24eaf40_0 .net "isSub", 0 0, L_0x275d360;  1 drivers
v0x24eb000_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24eac10_0 .net "isXor", 0 0, L_0x275d510;  1 drivers
v0x24eacd0_0 .net "nandRes", 0 0, L_0x27464b0;  1 drivers
v0x24ebd20_0 .net "norRes", 0 0, L_0x275c2e0;  1 drivers
v0x24ea5b0_0 .net "orRes", 0 0, L_0x275c0f0;  1 drivers
v0x24ea670_0 .net "s0", 0 0, L_0x275bef0;  1 drivers
v0x24ea280_0 .net "s0inv", 0 0, L_0x275cde0;  1 drivers
v0x24ea340_0 .net "s1", 0 0, L_0x275bf90;  1 drivers
v0x24e9f50_0 .net "s1inv", 0 0, L_0x275cf40;  1 drivers
v0x24ea010_0 .net "s2", 0 0, L_0x275e900;  1 drivers
v0x24e9bd0_0 .net "s2inv", 0 0, L_0x275d000;  1 drivers
v0x24e9c90_0 .net "xorRes", 0 0, L_0x275c3a0;  1 drivers
S_0x24ee2c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x24ee920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x275c500/d .functor XOR 1, L_0x275e4e0, L_0x2794ae0, C4<0>, C4<0>;
L_0x275c500 .delay 1 (40,40,40) L_0x275c500/d;
L_0x275c5c0/d .functor XOR 1, L_0x275e380, L_0x275c500, C4<0>, C4<0>;
L_0x275c5c0 .delay 1 (40,40,40) L_0x275c5c0/d;
L_0x275c720/d .functor XOR 1, L_0x275c5c0, L_0x275be50, C4<0>, C4<0>;
L_0x275c720 .delay 1 (40,40,40) L_0x275c720/d;
L_0x275c920/d .functor AND 1, L_0x275e380, L_0x275c500, C4<1>, C4<1>;
L_0x275c920 .delay 1 (40,40,40) L_0x275c920/d;
L_0x275c160/d .functor AND 1, L_0x275c5c0, L_0x275be50, C4<1>, C4<1>;
L_0x275c160 .delay 1 (40,40,40) L_0x275c160/d;
L_0x275cbe0/d .functor OR 1, L_0x275c920, L_0x275c160, C4<0>, C4<0>;
L_0x275cbe0 .delay 1 (40,40,40) L_0x275cbe0/d;
v0x24ee050_0 .net "AandB", 0 0, L_0x275c920;  1 drivers
v0x24edc80_0 .net "BxorSub", 0 0, L_0x275c500;  1 drivers
v0x24ed930_0 .net "a", 0 0, L_0x275e380;  alias, 1 drivers
v0x24ed9d0_0 .net "b", 0 0, L_0x275e4e0;  alias, 1 drivers
v0x24ed600_0 .net "carryin", 0 0, L_0x275be50;  alias, 1 drivers
v0x24ed2d0_0 .net "carryout", 0 0, L_0x275cbe0;  alias, 1 drivers
v0x24ed390_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24ecfa0_0 .net "res", 0 0, L_0x275c720;  alias, 1 drivers
v0x24ed060_0 .net "xAorB", 0 0, L_0x275c5c0;  1 drivers
v0x24ecc70_0 .net "xAorBandCin", 0 0, L_0x275c160;  1 drivers
S_0x24e98a0 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x24eaa10 .param/l "i" 0 3 165, +C4<01101>;
S_0x24e9240 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x24e98a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x275e420/d .functor AND 1, L_0x2760da0, L_0x2760f00, C4<1>, C4<1>;
L_0x275e420 .delay 1 (40,40,40) L_0x275e420/d;
L_0x275e840/d .functor NAND 1, L_0x2760da0, L_0x2760f00, C4<1>, C4<1>;
L_0x275e840 .delay 1 (20,20,20) L_0x275e840/d;
L_0x275e6e0/d .functor OR 1, L_0x2760da0, L_0x2760f00, C4<0>, C4<0>;
L_0x275e6e0 .delay 1 (40,40,40) L_0x275e6e0/d;
L_0x275ed00/d .functor NOR 1, L_0x2760da0, L_0x2760f00, C4<0>, C4<0>;
L_0x275ed00 .delay 1 (20,20,20) L_0x275ed00/d;
L_0x275edc0/d .functor XOR 1, L_0x2760da0, L_0x2760f00, C4<0>, C4<0>;
L_0x275edc0 .delay 1 (40,40,40) L_0x275edc0/d;
L_0x275f800/d .functor NOT 1, L_0x275ea40, C4<0>, C4<0>, C4<0>;
L_0x275f800 .delay 1 (10,10,10) L_0x275f800/d;
L_0x275f960/d .functor NOT 1, L_0x275eae0, C4<0>, C4<0>, C4<0>;
L_0x275f960 .delay 1 (10,10,10) L_0x275f960/d;
L_0x275fa20/d .functor NOT 1, L_0x275eb80, C4<0>, C4<0>, C4<0>;
L_0x275fa20 .delay 1 (10,10,10) L_0x275fa20/d;
L_0x275fbd0/d .functor AND 1, L_0x275f140, L_0x275f800, L_0x275f960, L_0x275fa20;
L_0x275fbd0 .delay 1 (80,80,80) L_0x275fbd0/d;
L_0x275fd80/d .functor AND 1, L_0x275f140, L_0x275ea40, L_0x275f960, L_0x275fa20;
L_0x275fd80 .delay 1 (80,80,80) L_0x275fd80/d;
L_0x275ff30/d .functor AND 1, L_0x275edc0, L_0x275f800, L_0x275eae0, L_0x275fa20;
L_0x275ff30 .delay 1 (80,80,80) L_0x275ff30/d;
L_0x2760120/d .functor AND 1, L_0x275f140, L_0x275ea40, L_0x275eae0, L_0x275fa20;
L_0x2760120 .delay 1 (80,80,80) L_0x2760120/d;
L_0x2760250/d .functor AND 1, L_0x275e420, L_0x275f800, L_0x275f960, L_0x275eb80;
L_0x2760250 .delay 1 (80,80,80) L_0x2760250/d;
L_0x27604b0/d .functor AND 1, L_0x275e840, L_0x275ea40, L_0x275f960, L_0x275eb80;
L_0x27604b0 .delay 1 (80,80,80) L_0x27604b0/d;
L_0x27601e0/d .functor AND 1, L_0x275ed00, L_0x275f800, L_0x275eae0, L_0x275eb80;
L_0x27601e0 .delay 1 (80,80,80) L_0x27601e0/d;
L_0x2760810/d .functor AND 1, L_0x275e6e0, L_0x275ea40, L_0x275eae0, L_0x275eb80;
L_0x2760810 .delay 1 (80,80,80) L_0x2760810/d;
L_0x27609b0/0/0 .functor OR 1, L_0x275fbd0, L_0x275fd80, L_0x275ff30, L_0x2760250;
L_0x27609b0/0/4 .functor OR 1, L_0x27604b0, L_0x27601e0, L_0x2760810, L_0x2760120;
L_0x27609b0/d .functor OR 1, L_0x27609b0/0/0, L_0x27609b0/0/4, C4<0>, C4<0>;
L_0x27609b0 .delay 1 (160,160,160) L_0x27609b0/d;
v0x234a640_0 .net "a", 0 0, L_0x2760da0;  1 drivers
v0x2344800_0 .net "addSub", 0 0, L_0x275f140;  1 drivers
v0x23448d0_0 .net "andRes", 0 0, L_0x275e420;  1 drivers
v0x232d240_0 .net "b", 0 0, L_0x2760f00;  1 drivers
v0x232d310_0 .net "carryIn", 0 0, L_0x275e9a0;  1 drivers
v0x2327440_0 .net "carryOut", 0 0, L_0x275f600;  1 drivers
v0x23274e0_0 .net "initialResult", 0 0, L_0x27609b0;  1 drivers
v0x230a0c0_0 .net "isAdd", 0 0, L_0x275fbd0;  1 drivers
v0x230a160_0 .net "isAnd", 0 0, L_0x2760250;  1 drivers
v0x2303f90_0 .net "isNand", 0 0, L_0x27604b0;  1 drivers
v0x24828b0_0 .net "isNor", 0 0, L_0x27601e0;  1 drivers
v0x2482950_0 .net "isOr", 0 0, L_0x2760810;  1 drivers
v0x242af30_0 .net "isSLT", 0 0, L_0x2760120;  1 drivers
v0x242aff0_0 .net "isSub", 0 0, L_0x275fd80;  1 drivers
v0x2425130_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24251d0_0 .net "isXor", 0 0, L_0x275ff30;  1 drivers
v0x240db90_0 .net "nandRes", 0 0, L_0x275e840;  1 drivers
v0x240dc30_0 .net "norRes", 0 0, L_0x275ed00;  1 drivers
v0x2401f90_0 .net "orRes", 0 0, L_0x275e6e0;  1 drivers
v0x2402050_0 .net "s0", 0 0, L_0x275ea40;  1 drivers
v0x23f08d0_0 .net "s0inv", 0 0, L_0x275f800;  1 drivers
v0x23f0990_0 .net "s1", 0 0, L_0x275eae0;  1 drivers
v0x24becb0_0 .net "s1inv", 0 0, L_0x275f960;  1 drivers
v0x24bed70_0 .net "s2", 0 0, L_0x275eb80;  1 drivers
v0x25c7c90_0 .net "s2inv", 0 0, L_0x275fa20;  1 drivers
v0x25c7d50_0 .net "xorRes", 0 0, L_0x275edc0;  1 drivers
S_0x25a3310 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x24e9240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x275ef20/d .functor XOR 1, L_0x2760f00, L_0x2794ae0, C4<0>, C4<0>;
L_0x275ef20 .delay 1 (40,40,40) L_0x275ef20/d;
L_0x275efe0/d .functor XOR 1, L_0x2760da0, L_0x275ef20, C4<0>, C4<0>;
L_0x275efe0 .delay 1 (40,40,40) L_0x275efe0/d;
L_0x275f140/d .functor XOR 1, L_0x275efe0, L_0x275e9a0, C4<0>, C4<0>;
L_0x275f140 .delay 1 (40,40,40) L_0x275f140/d;
L_0x275f340/d .functor AND 1, L_0x2760da0, L_0x275ef20, C4<1>, C4<1>;
L_0x275f340 .delay 1 (40,40,40) L_0x275f340/d;
L_0x275e750/d .functor AND 1, L_0x275efe0, L_0x275e9a0, C4<1>, C4<1>;
L_0x275e750 .delay 1 (40,40,40) L_0x275e750/d;
L_0x275f600/d .functor OR 1, L_0x275f340, L_0x275e750, C4<0>, C4<0>;
L_0x275f600 .delay 1 (40,40,40) L_0x275f600/d;
v0x2580270_0 .net "AandB", 0 0, L_0x275f340;  1 drivers
v0x25517c0_0 .net "BxorSub", 0 0, L_0x275ef20;  1 drivers
v0x2551880_0 .net "a", 0 0, L_0x2760da0;  alias, 1 drivers
v0x252e5f0_0 .net "b", 0 0, L_0x2760f00;  alias, 1 drivers
v0x252e6b0_0 .net "carryin", 0 0, L_0x275e9a0;  alias, 1 drivers
v0x25287f0_0 .net "carryout", 0 0, L_0x275f600;  alias, 1 drivers
v0x25288b0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x25113b0_0 .net "res", 0 0, L_0x275f140;  alias, 1 drivers
v0x2511470_0 .net "xAorB", 0 0, L_0x275efe0;  1 drivers
v0x2390910_0 .net "xAorBandCin", 0 0, L_0x275e750;  1 drivers
S_0x23d9730 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2304030 .param/l "i" 0 3 165, +C4<01110>;
S_0x23d8440 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x23d9730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2760e40/d .functor AND 1, L_0x27637b0, L_0x2763910, C4<1>, C4<1>;
L_0x2760e40 .delay 1 (40,40,40) L_0x2760e40/d;
L_0x2761400/d .functor NAND 1, L_0x27637b0, L_0x2763910, C4<1>, C4<1>;
L_0x2761400 .delay 1 (20,20,20) L_0x2761400/d;
L_0x2761560/d .functor OR 1, L_0x27637b0, L_0x2763910, C4<0>, C4<0>;
L_0x2761560 .delay 1 (40,40,40) L_0x2761560/d;
L_0x27616f0/d .functor NOR 1, L_0x27637b0, L_0x2763910, C4<0>, C4<0>;
L_0x27616f0 .delay 1 (20,20,20) L_0x27616f0/d;
L_0x27617b0/d .functor XOR 1, L_0x27637b0, L_0x2763910, C4<0>, C4<0>;
L_0x27617b0 .delay 1 (40,40,40) L_0x27617b0/d;
L_0x2762210/d .functor NOT 1, L_0x2761140, C4<0>, C4<0>, C4<0>;
L_0x2762210 .delay 1 (10,10,10) L_0x2762210/d;
L_0x2762370/d .functor NOT 1, L_0x27611e0, C4<0>, C4<0>, C4<0>;
L_0x2762370 .delay 1 (10,10,10) L_0x2762370/d;
L_0x2762430/d .functor NOT 1, L_0x2761280, C4<0>, C4<0>, C4<0>;
L_0x2762430 .delay 1 (10,10,10) L_0x2762430/d;
L_0x27625e0/d .functor AND 1, L_0x2761b30, L_0x2762210, L_0x2762370, L_0x2762430;
L_0x27625e0 .delay 1 (80,80,80) L_0x27625e0/d;
L_0x2762790/d .functor AND 1, L_0x2761b30, L_0x2761140, L_0x2762370, L_0x2762430;
L_0x2762790 .delay 1 (80,80,80) L_0x2762790/d;
L_0x2762940/d .functor AND 1, L_0x27617b0, L_0x2762210, L_0x27611e0, L_0x2762430;
L_0x2762940 .delay 1 (80,80,80) L_0x2762940/d;
L_0x2762b30/d .functor AND 1, L_0x2761b30, L_0x2761140, L_0x27611e0, L_0x2762430;
L_0x2762b30 .delay 1 (80,80,80) L_0x2762b30/d;
L_0x2762c60/d .functor AND 1, L_0x2760e40, L_0x2762210, L_0x2762370, L_0x2761280;
L_0x2762c60 .delay 1 (80,80,80) L_0x2762c60/d;
L_0x2762ec0/d .functor AND 1, L_0x2761400, L_0x2761140, L_0x2762370, L_0x2761280;
L_0x2762ec0 .delay 1 (80,80,80) L_0x2762ec0/d;
L_0x2762bf0/d .functor AND 1, L_0x27616f0, L_0x2762210, L_0x27611e0, L_0x2761280;
L_0x2762bf0 .delay 1 (80,80,80) L_0x2762bf0/d;
L_0x2763220/d .functor AND 1, L_0x2761560, L_0x2761140, L_0x27611e0, L_0x2761280;
L_0x2763220 .delay 1 (80,80,80) L_0x2763220/d;
L_0x27633c0/0/0 .functor OR 1, L_0x27625e0, L_0x2762790, L_0x2762940, L_0x2762c60;
L_0x27633c0/0/4 .functor OR 1, L_0x2762ec0, L_0x2762bf0, L_0x2763220, L_0x2762b30;
L_0x27633c0/d .functor OR 1, L_0x27633c0/0/0, L_0x27633c0/0/4, C4<0>, C4<0>;
L_0x27633c0 .delay 1 (160,160,160) L_0x27633c0/d;
v0x24b8fb0_0 .net "a", 0 0, L_0x27637b0;  1 drivers
v0x24b9080_0 .net "addSub", 0 0, L_0x2761b30;  1 drivers
v0x24b8410_0 .net "andRes", 0 0, L_0x2760e40;  1 drivers
v0x24b84e0_0 .net "b", 0 0, L_0x2763910;  1 drivers
v0x24b7870_0 .net "carryIn", 0 0, L_0x2761620;  1 drivers
v0x24b7960_0 .net "carryOut", 0 0, L_0x2762010;  1 drivers
v0x24b6cd0_0 .net "initialResult", 0 0, L_0x27633c0;  1 drivers
v0x24b6d70_0 .net "isAdd", 0 0, L_0x27625e0;  1 drivers
v0x24b6130_0 .net "isAnd", 0 0, L_0x2762c60;  1 drivers
v0x25c8180_0 .net "isNand", 0 0, L_0x2762ec0;  1 drivers
v0x25c8220_0 .net "isNor", 0 0, L_0x2762bf0;  1 drivers
v0x22f3f10_0 .net "isOr", 0 0, L_0x2763220;  1 drivers
v0x22f3fd0_0 .net "isSLT", 0 0, L_0x2762b30;  1 drivers
v0x257a010_0 .net "isSub", 0 0, L_0x2762790;  1 drivers
v0x257a0d0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x25973d0_0 .net "isXor", 0 0, L_0x2762940;  1 drivers
v0x2597490_0 .net "nandRes", 0 0, L_0x2761400;  1 drivers
v0x24b61d0_0 .net "norRes", 0 0, L_0x27616f0;  1 drivers
v0x258c100_0 .net "orRes", 0 0, L_0x2761560;  1 drivers
v0x258c1c0_0 .net "s0", 0 0, L_0x2761140;  1 drivers
v0x2586330_0 .net "s0inv", 0 0, L_0x2762210;  1 drivers
v0x25863d0_0 .net "s1", 0 0, L_0x27611e0;  1 drivers
v0x2580560_0 .net "s1inv", 0 0, L_0x2762370;  1 drivers
v0x2580620_0 .net "s2", 0 0, L_0x2761280;  1 drivers
v0x256ed90_0 .net "s2inv", 0 0, L_0x2762430;  1 drivers
v0x256ee30_0 .net "xorRes", 0 0, L_0x27617b0;  1 drivers
S_0x24be110 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x23d8440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2761910/d .functor XOR 1, L_0x2763910, L_0x2794ae0, C4<0>, C4<0>;
L_0x2761910 .delay 1 (40,40,40) L_0x2761910/d;
L_0x27619d0/d .functor XOR 1, L_0x27637b0, L_0x2761910, C4<0>, C4<0>;
L_0x27619d0 .delay 1 (40,40,40) L_0x27619d0/d;
L_0x2761b30/d .functor XOR 1, L_0x27619d0, L_0x2761620, C4<0>, C4<0>;
L_0x2761b30 .delay 1 (40,40,40) L_0x2761b30/d;
L_0x2761d30/d .functor AND 1, L_0x27637b0, L_0x2761910, C4<1>, C4<1>;
L_0x2761d30 .delay 1 (40,40,40) L_0x2761d30/d;
L_0x2761fa0/d .functor AND 1, L_0x27619d0, L_0x2761620, C4<1>, C4<1>;
L_0x2761fa0 .delay 1 (40,40,40) L_0x2761fa0/d;
L_0x2762010/d .functor OR 1, L_0x2761d30, L_0x2761fa0, C4<0>, C4<0>;
L_0x2762010 .delay 1 (40,40,40) L_0x2762010/d;
v0x24bd610_0 .net "AandB", 0 0, L_0x2761d30;  1 drivers
v0x24bc9d0_0 .net "BxorSub", 0 0, L_0x2761910;  1 drivers
v0x24bca90_0 .net "a", 0 0, L_0x27637b0;  alias, 1 drivers
v0x24bbe30_0 .net "b", 0 0, L_0x2763910;  alias, 1 drivers
v0x24bbef0_0 .net "carryin", 0 0, L_0x2761620;  alias, 1 drivers
v0x24bb290_0 .net "carryout", 0 0, L_0x2762010;  alias, 1 drivers
v0x24bb330_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24ba6f0_0 .net "res", 0 0, L_0x2761b30;  alias, 1 drivers
v0x24ba7b0_0 .net "xAorB", 0 0, L_0x27619d0;  1 drivers
v0x24b9c00_0 .net "xAorBandCin", 0 0, L_0x2761fa0;  1 drivers
S_0x2568fc0 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x25c82c0 .param/l "i" 0 3 165, +C4<01111>;
S_0x25631f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2568fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2763850/d .functor AND 1, L_0x27661f0, L_0x2766350, C4<1>, C4<1>;
L_0x2763850 .delay 1 (40,40,40) L_0x2763850/d;
L_0x2763e40/d .functor NAND 1, L_0x27661f0, L_0x2766350, C4<1>, C4<1>;
L_0x2763e40 .delay 1 (20,20,20) L_0x2763e40/d;
L_0x2763fa0/d .functor OR 1, L_0x27661f0, L_0x2766350, C4<0>, C4<0>;
L_0x2763fa0 .delay 1 (40,40,40) L_0x2763fa0/d;
L_0x2764130/d .functor NOR 1, L_0x27661f0, L_0x2766350, C4<0>, C4<0>;
L_0x2764130 .delay 1 (20,20,20) L_0x2764130/d;
L_0x27641f0/d .functor XOR 1, L_0x27661f0, L_0x2766350, C4<0>, C4<0>;
L_0x27641f0 .delay 1 (40,40,40) L_0x27641f0/d;
L_0x2764c50/d .functor NOT 1, L_0x2751020, C4<0>, C4<0>, C4<0>;
L_0x2764c50 .delay 1 (10,10,10) L_0x2764c50/d;
L_0x2764db0/d .functor NOT 1, L_0x2766800, C4<0>, C4<0>, C4<0>;
L_0x2764db0 .delay 1 (10,10,10) L_0x2764db0/d;
L_0x2764e70/d .functor NOT 1, L_0x27668a0, C4<0>, C4<0>, C4<0>;
L_0x2764e70 .delay 1 (10,10,10) L_0x2764e70/d;
L_0x2765020/d .functor AND 1, L_0x2764570, L_0x2764c50, L_0x2764db0, L_0x2764e70;
L_0x2765020 .delay 1 (80,80,80) L_0x2765020/d;
L_0x27651d0/d .functor AND 1, L_0x2764570, L_0x2751020, L_0x2764db0, L_0x2764e70;
L_0x27651d0 .delay 1 (80,80,80) L_0x27651d0/d;
L_0x2765380/d .functor AND 1, L_0x27641f0, L_0x2764c50, L_0x2766800, L_0x2764e70;
L_0x2765380 .delay 1 (80,80,80) L_0x2765380/d;
L_0x2765570/d .functor AND 1, L_0x2764570, L_0x2751020, L_0x2766800, L_0x2764e70;
L_0x2765570 .delay 1 (80,80,80) L_0x2765570/d;
L_0x27656a0/d .functor AND 1, L_0x2763850, L_0x2764c50, L_0x2764db0, L_0x27668a0;
L_0x27656a0 .delay 1 (80,80,80) L_0x27656a0/d;
L_0x2765900/d .functor AND 1, L_0x2763e40, L_0x2751020, L_0x2764db0, L_0x27668a0;
L_0x2765900 .delay 1 (80,80,80) L_0x2765900/d;
L_0x2765630/d .functor AND 1, L_0x2764130, L_0x2764c50, L_0x2766800, L_0x27668a0;
L_0x2765630 .delay 1 (80,80,80) L_0x2765630/d;
L_0x2765c60/d .functor AND 1, L_0x2763fa0, L_0x2751020, L_0x2766800, L_0x27668a0;
L_0x2765c60 .delay 1 (80,80,80) L_0x2765c60/d;
L_0x2765e00/0/0 .functor OR 1, L_0x2765020, L_0x27651d0, L_0x2765380, L_0x27656a0;
L_0x2765e00/0/4 .functor OR 1, L_0x2765900, L_0x2765630, L_0x2765c60, L_0x2765570;
L_0x2765e00/d .functor OR 1, L_0x2765e00/0/0, L_0x2765e00/0/4, C4<0>, C4<0>;
L_0x2765e00 .delay 1 (160,160,160) L_0x2765e00/d;
v0x23ade30_0 .net "a", 0 0, L_0x27661f0;  1 drivers
v0x23adf20_0 .net "addSub", 0 0, L_0x2764570;  1 drivers
v0x23a8060_0 .net "andRes", 0 0, L_0x2763850;  1 drivers
v0x23a8130_0 .net "b", 0 0, L_0x2766350;  1 drivers
v0x23a2290_0 .net "carryIn", 0 0, L_0x2764060;  1 drivers
v0x23a2380_0 .net "carryOut", 0 0, L_0x2764a50;  1 drivers
v0x237f240_0 .net "initialResult", 0 0, L_0x2765e00;  1 drivers
v0x237f2e0_0 .net "isAdd", 0 0, L_0x2765020;  1 drivers
v0x237ec90_0 .net "isAnd", 0 0, L_0x27656a0;  1 drivers
v0x236da60_0 .net "isNand", 0 0, L_0x2765900;  1 drivers
v0x236db00_0 .net "isNor", 0 0, L_0x2765630;  1 drivers
v0x2367c90_0 .net "isOr", 0 0, L_0x2765c60;  1 drivers
v0x2367d50_0 .net "isSLT", 0 0, L_0x2765570;  1 drivers
v0x2361ec0_0 .net "isSub", 0 0, L_0x27651d0;  1 drivers
v0x2361f80_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2361b20_0 .net "isXor", 0 0, L_0x2765380;  1 drivers
v0x2361be0_0 .net "nandRes", 0 0, L_0x2763e40;  1 drivers
v0x237ed30_0 .net "norRes", 0 0, L_0x2764130;  1 drivers
v0x234a990_0 .net "orRes", 0 0, L_0x2763fa0;  1 drivers
v0x234aa50_0 .net "s0", 0 0, L_0x2751020;  1 drivers
v0x2344b90_0 .net "s0inv", 0 0, L_0x2764c50;  1 drivers
v0x2344c30_0 .net "s1", 0 0, L_0x2766800;  1 drivers
v0x233ed90_0 .net "s1inv", 0 0, L_0x2764db0;  1 drivers
v0x233ee50_0 .net "s2", 0 0, L_0x27668a0;  1 drivers
v0x232d5d0_0 .net "s2inv", 0 0, L_0x2764e70;  1 drivers
v0x232d670_0 .net "xorRes", 0 0, L_0x27641f0;  1 drivers
S_0x252e980 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25631f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2764350/d .functor XOR 1, L_0x2766350, L_0x2794ae0, C4<0>, C4<0>;
L_0x2764350 .delay 1 (40,40,40) L_0x2764350/d;
L_0x2764410/d .functor XOR 1, L_0x27661f0, L_0x2764350, C4<0>, C4<0>;
L_0x2764410 .delay 1 (40,40,40) L_0x2764410/d;
L_0x2764570/d .functor XOR 1, L_0x2764410, L_0x2764060, C4<0>, C4<0>;
L_0x2764570 .delay 1 (40,40,40) L_0x2764570/d;
L_0x2764770/d .functor AND 1, L_0x27661f0, L_0x2764350, C4<1>, C4<1>;
L_0x2764770 .delay 1 (40,40,40) L_0x2764770/d;
L_0x27649e0/d .functor AND 1, L_0x2764410, L_0x2764060, C4<1>, C4<1>;
L_0x27649e0 .delay 1 (40,40,40) L_0x27649e0/d;
L_0x2764a50/d .functor OR 1, L_0x2764770, L_0x27649e0, C4<0>, C4<0>;
L_0x2764a50 .delay 1 (40,40,40) L_0x2764a50/d;
v0x2528c20_0 .net "AandB", 0 0, L_0x2764770;  1 drivers
v0x2522d80_0 .net "BxorSub", 0 0, L_0x2764350;  1 drivers
v0x2522e40_0 .net "a", 0 0, L_0x27661f0;  alias, 1 drivers
v0x25229e0_0 .net "b", 0 0, L_0x2766350;  alias, 1 drivers
v0x2522aa0_0 .net "carryin", 0 0, L_0x2764060;  alias, 1 drivers
v0x2505ab0_0 .net "carryout", 0 0, L_0x2764a50;  alias, 1 drivers
v0x2505b50_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24ffa10_0 .net "res", 0 0, L_0x2764570;  alias, 1 drivers
v0x24ffad0_0 .net "xAorB", 0 0, L_0x2764410;  1 drivers
v0x2373070_0 .net "xAorBandCin", 0 0, L_0x27649e0;  1 drivers
S_0x23277d0 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x237edd0 .param/l "i" 0 3 165, +C4<010000>;
S_0x2321630 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x23277d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2766290/d .functor AND 1, L_0x2768d50, L_0x2768eb0, C4<1>, C4<1>;
L_0x2766290 .delay 1 (40,40,40) L_0x2766290/d;
L_0x2766550/d .functor NAND 1, L_0x2768d50, L_0x2768eb0, C4<1>, C4<1>;
L_0x2766550 .delay 1 (20,20,20) L_0x2766550/d;
L_0x27666b0/d .functor OR 1, L_0x2768d50, L_0x2768eb0, C4<0>, C4<0>;
L_0x27666b0 .delay 1 (40,40,40) L_0x27666b0/d;
L_0x2766ce0/d .functor NOR 1, L_0x2768d50, L_0x2768eb0, C4<0>, C4<0>;
L_0x2766ce0 .delay 1 (20,20,20) L_0x2766ce0/d;
L_0x2766d50/d .functor XOR 1, L_0x2768d50, L_0x2768eb0, C4<0>, C4<0>;
L_0x2766d50 .delay 1 (40,40,40) L_0x2766d50/d;
L_0x27677b0/d .functor NOT 1, L_0x2769190, C4<0>, C4<0>, C4<0>;
L_0x27677b0 .delay 1 (10,10,10) L_0x27677b0/d;
L_0x2767910/d .functor NOT 1, L_0x2766940, C4<0>, C4<0>, C4<0>;
L_0x2767910 .delay 1 (10,10,10) L_0x2767910/d;
L_0x27679d0/d .functor NOT 1, L_0x27669e0, C4<0>, C4<0>, C4<0>;
L_0x27679d0 .delay 1 (10,10,10) L_0x27679d0/d;
L_0x2767b80/d .functor AND 1, L_0x27670d0, L_0x27677b0, L_0x2767910, L_0x27679d0;
L_0x2767b80 .delay 1 (80,80,80) L_0x2767b80/d;
L_0x2767d30/d .functor AND 1, L_0x27670d0, L_0x2769190, L_0x2767910, L_0x27679d0;
L_0x2767d30 .delay 1 (80,80,80) L_0x2767d30/d;
L_0x2767ee0/d .functor AND 1, L_0x2766d50, L_0x27677b0, L_0x2766940, L_0x27679d0;
L_0x2767ee0 .delay 1 (80,80,80) L_0x2767ee0/d;
L_0x27680d0/d .functor AND 1, L_0x27670d0, L_0x2769190, L_0x2766940, L_0x27679d0;
L_0x27680d0 .delay 1 (80,80,80) L_0x27680d0/d;
L_0x2768200/d .functor AND 1, L_0x2766290, L_0x27677b0, L_0x2767910, L_0x27669e0;
L_0x2768200 .delay 1 (80,80,80) L_0x2768200/d;
L_0x2768460/d .functor AND 1, L_0x2766550, L_0x2769190, L_0x2767910, L_0x27669e0;
L_0x2768460 .delay 1 (80,80,80) L_0x2768460/d;
L_0x2768190/d .functor AND 1, L_0x2766ce0, L_0x27677b0, L_0x2766940, L_0x27669e0;
L_0x2768190 .delay 1 (80,80,80) L_0x2768190/d;
L_0x27687c0/d .functor AND 1, L_0x27666b0, L_0x2769190, L_0x2766940, L_0x27669e0;
L_0x27687c0 .delay 1 (80,80,80) L_0x27687c0/d;
L_0x2768960/0/0 .functor OR 1, L_0x2767b80, L_0x2767d30, L_0x2767ee0, L_0x2768200;
L_0x2768960/0/4 .functor OR 1, L_0x2768460, L_0x2768190, L_0x27687c0, L_0x27680d0;
L_0x2768960/d .functor OR 1, L_0x2768960/0/0, L_0x2768960/0/4, C4<0>, C4<0>;
L_0x2768960 .delay 1 (160,160,160) L_0x2768960/d;
v0x244e3b0_0 .net "a", 0 0, L_0x2768d50;  1 drivers
v0x244e480_0 .net "addSub", 0 0, L_0x27670d0;  1 drivers
v0x24485e0_0 .net "andRes", 0 0, L_0x2766290;  1 drivers
v0x24486b0_0 .net "b", 0 0, L_0x2768eb0;  1 drivers
v0x2442810_0 .net "carryIn", 0 0, L_0x2769060;  1 drivers
v0x24428b0_0 .net "carryOut", 0 0, L_0x27675b0;  1 drivers
v0x242b2c0_0 .net "initialResult", 0 0, L_0x2768960;  1 drivers
v0x242b360_0 .net "isAdd", 0 0, L_0x2767b80;  1 drivers
v0x24254c0_0 .net "isAnd", 0 0, L_0x2768200;  1 drivers
v0x240df20_0 .net "isNand", 0 0, L_0x2768460;  1 drivers
v0x240dfc0_0 .net "isNor", 0 0, L_0x2768190;  1 drivers
v0x2408120_0 .net "isOr", 0 0, L_0x27687c0;  1 drivers
v0x24081e0_0 .net "isSLT", 0 0, L_0x27680d0;  1 drivers
v0x2402320_0 .net "isSub", 0 0, L_0x2767d30;  1 drivers
v0x24023e0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23df1f0_0 .net "isXor", 0 0, L_0x2767ee0;  1 drivers
v0x23df2b0_0 .net "nandRes", 0 0, L_0x2766550;  1 drivers
v0x24e00c0_0 .net "norRes", 0 0, L_0x2766ce0;  1 drivers
v0x2425560_0 .net "orRes", 0 0, L_0x27666b0;  1 drivers
v0x24cd450_0 .net "s0", 0 0, L_0x2769190;  1 drivers
v0x24cd510_0 .net "s0inv", 0 0, L_0x27677b0;  1 drivers
v0x24cb4b0_0 .net "s1", 0 0, L_0x2766940;  1 drivers
v0x24cb570_0 .net "s1inv", 0 0, L_0x2767910;  1 drivers
v0x238b130_0 .net "s2", 0 0, L_0x27669e0;  1 drivers
v0x238b1f0_0 .net "s2inv", 0 0, L_0x27679d0;  1 drivers
v0x2385380_0 .net "xorRes", 0 0, L_0x2766d50;  1 drivers
S_0x2304600 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2321630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2766eb0/d .functor XOR 1, L_0x2768eb0, L_0x2794ae0, C4<0>, C4<0>;
L_0x2766eb0 .delay 1 (40,40,40) L_0x2766eb0/d;
L_0x2766f70/d .functor XOR 1, L_0x2768d50, L_0x2766eb0, C4<0>, C4<0>;
L_0x2766f70 .delay 1 (40,40,40) L_0x2766f70/d;
L_0x27670d0/d .functor XOR 1, L_0x2766f70, L_0x2769060, C4<0>, C4<0>;
L_0x27670d0 .delay 1 (40,40,40) L_0x27670d0/d;
L_0x27672d0/d .functor AND 1, L_0x2768d50, L_0x2766eb0, C4<1>, C4<1>;
L_0x27672d0 .delay 1 (40,40,40) L_0x27672d0/d;
L_0x2767540/d .functor AND 1, L_0x2766f70, L_0x2769060, C4<1>, C4<1>;
L_0x2767540 .delay 1 (40,40,40) L_0x2767540/d;
L_0x27675b0/d .functor OR 1, L_0x27672d0, L_0x2767540, C4<0>, C4<0>;
L_0x27675b0 .delay 1 (40,40,40) L_0x27675b0/d;
v0x247c780_0 .net "AandB", 0 0, L_0x27672d0;  1 drivers
v0x248e7e0_0 .net "BxorSub", 0 0, L_0x2766eb0;  1 drivers
v0x248e8a0_0 .net "a", 0 0, L_0x2768d50;  alias, 1 drivers
v0x2488a10_0 .net "b", 0 0, L_0x2768eb0;  alias, 1 drivers
v0x2488ad0_0 .net "carryin", 0 0, L_0x2769060;  alias, 1 drivers
v0x2482c40_0 .net "carryout", 0 0, L_0x27675b0;  alias, 1 drivers
v0x2482d00_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x246b6f0_0 .net "res", 0 0, L_0x27670d0;  alias, 1 drivers
v0x246b7b0_0 .net "xAorB", 0 0, L_0x2766f70;  1 drivers
v0x24659d0_0 .net "xAorBandCin", 0 0, L_0x2767540;  1 drivers
S_0x2304250 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2528cc0 .param/l "i" 0 3 165, +C4<010001>;
S_0x2430d70 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2304250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2768df0/d .functor AND 1, L_0x276b730, L_0x276b890, C4<1>, C4<1>;
L_0x2768df0 .delay 1 (40,40,40) L_0x2768df0/d;
L_0x2766b20/d .functor NAND 1, L_0x276b730, L_0x276b890, C4<1>, C4<1>;
L_0x2766b20 .delay 1 (20,20,20) L_0x2766b20/d;
L_0x27695c0/d .functor OR 1, L_0x276b730, L_0x276b890, C4<0>, C4<0>;
L_0x27695c0 .delay 1 (40,40,40) L_0x27695c0/d;
L_0x2769750/d .functor NOR 1, L_0x276b730, L_0x276b890, C4<0>, C4<0>;
L_0x2769750 .delay 1 (20,20,20) L_0x2769750/d;
L_0x2769810/d .functor XOR 1, L_0x276b730, L_0x276b890, C4<0>, C4<0>;
L_0x2769810 .delay 1 (40,40,40) L_0x2769810/d;
L_0x276a0f0/d .functor NOT 1, L_0x27692c0, C4<0>, C4<0>, C4<0>;
L_0x276a0f0 .delay 1 (10,10,10) L_0x276a0f0/d;
L_0x276a250/d .functor NOT 1, L_0x2769360, C4<0>, C4<0>, C4<0>;
L_0x276a250 .delay 1 (10,10,10) L_0x276a250/d;
L_0x276a310/d .functor NOT 1, L_0x2769400, C4<0>, C4<0>, C4<0>;
L_0x276a310 .delay 1 (10,10,10) L_0x276a310/d;
L_0x276a4c0/d .functor AND 1, L_0x2769b90, L_0x276a0f0, L_0x276a250, L_0x276a310;
L_0x276a4c0 .delay 1 (80,80,80) L_0x276a4c0/d;
L_0x276a670/d .functor AND 1, L_0x2769b90, L_0x27692c0, L_0x276a250, L_0x276a310;
L_0x276a670 .delay 1 (80,80,80) L_0x276a670/d;
L_0x276a880/d .functor AND 1, L_0x2769810, L_0x276a0f0, L_0x2769360, L_0x276a310;
L_0x276a880 .delay 1 (80,80,80) L_0x276a880/d;
L_0x276aa60/d .functor AND 1, L_0x2769b90, L_0x27692c0, L_0x2769360, L_0x276a310;
L_0x276aa60 .delay 1 (80,80,80) L_0x276aa60/d;
L_0x276ac30/d .functor AND 1, L_0x2768df0, L_0x276a0f0, L_0x276a250, L_0x2769400;
L_0x276ac30 .delay 1 (80,80,80) L_0x276ac30/d;
L_0x276ae10/d .functor AND 1, L_0x2766b20, L_0x27692c0, L_0x276a250, L_0x2769400;
L_0x276ae10 .delay 1 (80,80,80) L_0x276ae10/d;
L_0x276abc0/d .functor AND 1, L_0x2769750, L_0x276a0f0, L_0x2769360, L_0x2769400;
L_0x276abc0 .delay 1 (80,80,80) L_0x276abc0/d;
L_0x276b1a0/d .functor AND 1, L_0x27695c0, L_0x27692c0, L_0x2769360, L_0x2769400;
L_0x276b1a0 .delay 1 (80,80,80) L_0x276b1a0/d;
L_0x276b340/0/0 .functor OR 1, L_0x276a4c0, L_0x276a670, L_0x276a880, L_0x276ac30;
L_0x276b340/0/4 .functor OR 1, L_0x276ae10, L_0x276abc0, L_0x276b1a0, L_0x276aa60;
L_0x276b340/d .functor OR 1, L_0x276b340/0/0, L_0x276b340/0/4, C4<0>, C4<0>;
L_0x276b340 .delay 1 (160,160,160) L_0x276b340/d;
v0x253fbb0_0 .net "a", 0 0, L_0x276b730;  1 drivers
v0x253fc70_0 .net "addSub", 0 0, L_0x2769b90;  1 drivers
v0x2539e90_0 .net "andRes", 0 0, L_0x2768df0;  1 drivers
v0x2539f30_0 .net "b", 0 0, L_0x276b890;  1 drivers
v0x2534170_0 .net "carryIn", 0 0, L_0x2769680;  1 drivers
v0x2534210_0 .net "carryOut", 0 0, L_0x2766c30;  1 drivers
v0x251cac0_0 .net "initialResult", 0 0, L_0x276b340;  1 drivers
v0x251cb60_0 .net "isAdd", 0 0, L_0x276a4c0;  1 drivers
v0x2516da0_0 .net "isAnd", 0 0, L_0x276ac30;  1 drivers
v0x25110b0_0 .net "isNand", 0 0, L_0x276ae10;  1 drivers
v0x2511150_0 .net "isNor", 0 0, L_0x276abc0;  1 drivers
v0x24ff770_0 .net "isOr", 0 0, L_0x276b1a0;  1 drivers
v0x24ff830_0 .net "isSLT", 0 0, L_0x276aa60;  1 drivers
v0x24f9a50_0 .net "isSub", 0 0, L_0x276a670;  1 drivers
v0x24f9b10_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x239bfb0_0 .net "isXor", 0 0, L_0x276a880;  1 drivers
v0x239c070_0 .net "nandRes", 0 0, L_0x2766b20;  1 drivers
v0x23963a0_0 .net "norRes", 0 0, L_0x2769750;  1 drivers
v0x2516e40_0 .net "orRes", 0 0, L_0x27695c0;  1 drivers
v0x2390560_0 .net "s0", 0 0, L_0x27692c0;  1 drivers
v0x2390620_0 .net "s0inv", 0 0, L_0x276a0f0;  1 drivers
v0x2378f70_0 .net "s1", 0 0, L_0x2769360;  1 drivers
v0x2379030_0 .net "s1inv", 0 0, L_0x276a250;  1 drivers
v0x2373250_0 .net "s2", 0 0, L_0x2769400;  1 drivers
v0x2373310_0 .net "s2inv", 0 0, L_0x276a310;  1 drivers
v0x235bc10_0 .net "xorRes", 0 0, L_0x2769810;  1 drivers
S_0x24e8ec0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2430d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2769970/d .functor XOR 1, L_0x276b890, L_0x2794ae0, C4<0>, C4<0>;
L_0x2769970 .delay 1 (40,40,40) L_0x2769970/d;
L_0x2769a30/d .functor XOR 1, L_0x276b730, L_0x2769970, C4<0>, C4<0>;
L_0x2769a30 .delay 1 (40,40,40) L_0x2769a30/d;
L_0x2769b90/d .functor XOR 1, L_0x2769a30, L_0x2769680, C4<0>, C4<0>;
L_0x2769b90 .delay 1 (40,40,40) L_0x2769b90/d;
L_0x2769d90/d .functor AND 1, L_0x276b730, L_0x2769970, C4<1>, C4<1>;
L_0x2769d90 .delay 1 (40,40,40) L_0x2769d90/d;
L_0x275b080/d .functor AND 1, L_0x2769a30, L_0x2769680, C4<1>, C4<1>;
L_0x275b080 .delay 1 (40,40,40) L_0x275b080/d;
L_0x2766c30/d .functor OR 1, L_0x2769d90, L_0x275b080, C4<0>, C4<0>;
L_0x2766c30 .delay 1 (40,40,40) L_0x2766c30/d;
v0x259d380_0 .net "AandB", 0 0, L_0x2769d90;  1 drivers
v0x259d460_0 .net "BxorSub", 0 0, L_0x2769970;  1 drivers
v0x2597660_0 .net "a", 0 0, L_0x276b730;  alias, 1 drivers
v0x2597700_0 .net "b", 0 0, L_0x276b890;  alias, 1 drivers
v0x257a2a0_0 .net "carryin", 0 0, L_0x2769680;  alias, 1 drivers
v0x257a3b0_0 .net "carryout", 0 0, L_0x2766c30;  alias, 1 drivers
v0x255cf10_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x255cfb0_0 .net "res", 0 0, L_0x2769b90;  alias, 1 drivers
v0x25571f0_0 .net "xAorB", 0 0, L_0x2769a30;  1 drivers
v0x25514c0_0 .net "xAorBandCin", 0 0, L_0x275b080;  1 drivers
S_0x2355ef0 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x25342e0 .param/l "i" 0 3 165, +C4<010010>;
S_0x2350120 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2355ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x276b7d0/d .functor AND 1, L_0x276e190, L_0x276e2f0, C4<1>, C4<1>;
L_0x276b7d0 .delay 1 (40,40,40) L_0x276b7d0/d;
L_0x276bdb0/d .functor NAND 1, L_0x276e190, L_0x276e2f0, C4<1>, C4<1>;
L_0x276bdb0 .delay 1 (20,20,20) L_0x276bdb0/d;
L_0x276b000/d .functor OR 1, L_0x276e190, L_0x276e2f0, C4<0>, C4<0>;
L_0x276b000 .delay 1 (40,40,40) L_0x276b000/d;
L_0x276c030/d .functor NOR 1, L_0x276e190, L_0x276e2f0, C4<0>, C4<0>;
L_0x276c030 .delay 1 (20,20,20) L_0x276c030/d;
L_0x276c0f0/d .functor XOR 1, L_0x276e190, L_0x276e2f0, C4<0>, C4<0>;
L_0x276c0f0 .delay 1 (40,40,40) L_0x276c0f0/d;
L_0x276cb50/d .functor NOT 1, L_0x276bad0, C4<0>, C4<0>, C4<0>;
L_0x276cb50 .delay 1 (10,10,10) L_0x276cb50/d;
L_0x276ccb0/d .functor NOT 1, L_0x276bb70, C4<0>, C4<0>, C4<0>;
L_0x276ccb0 .delay 1 (10,10,10) L_0x276ccb0/d;
L_0x276cd70/d .functor NOT 1, L_0x276bc10, C4<0>, C4<0>, C4<0>;
L_0x276cd70 .delay 1 (10,10,10) L_0x276cd70/d;
L_0x276cf20/d .functor AND 1, L_0x276c470, L_0x276cb50, L_0x276ccb0, L_0x276cd70;
L_0x276cf20 .delay 1 (80,80,80) L_0x276cf20/d;
L_0x276d0d0/d .functor AND 1, L_0x276c470, L_0x276bad0, L_0x276ccb0, L_0x276cd70;
L_0x276d0d0 .delay 1 (80,80,80) L_0x276d0d0/d;
L_0x276d2e0/d .functor AND 1, L_0x276c0f0, L_0x276cb50, L_0x276bb70, L_0x276cd70;
L_0x276d2e0 .delay 1 (80,80,80) L_0x276d2e0/d;
L_0x276d4c0/d .functor AND 1, L_0x276c470, L_0x276bad0, L_0x276bb70, L_0x276cd70;
L_0x276d4c0 .delay 1 (80,80,80) L_0x276d4c0/d;
L_0x276d690/d .functor AND 1, L_0x276b7d0, L_0x276cb50, L_0x276ccb0, L_0x276bc10;
L_0x276d690 .delay 1 (80,80,80) L_0x276d690/d;
L_0x276d870/d .functor AND 1, L_0x276bdb0, L_0x276bad0, L_0x276ccb0, L_0x276bc10;
L_0x276d870 .delay 1 (80,80,80) L_0x276d870/d;
L_0x276d620/d .functor AND 1, L_0x276c030, L_0x276cb50, L_0x276bb70, L_0x276bc10;
L_0x276d620 .delay 1 (80,80,80) L_0x276d620/d;
L_0x276dc00/d .functor AND 1, L_0x276b000, L_0x276bad0, L_0x276bb70, L_0x276bc10;
L_0x276dc00 .delay 1 (80,80,80) L_0x276dc00/d;
L_0x276dda0/0/0 .functor OR 1, L_0x276cf20, L_0x276d0d0, L_0x276d2e0, L_0x276d690;
L_0x276dda0/0/4 .functor OR 1, L_0x276d870, L_0x276d620, L_0x276dc00, L_0x276d4c0;
L_0x276dda0/d .functor OR 1, L_0x276dda0/0/0, L_0x276dda0/0/4, C4<0>, C4<0>;
L_0x276dda0 .delay 1 (160,160,160) L_0x276dda0/d;
v0x24598c0_0 .net "a", 0 0, L_0x276e190;  1 drivers
v0x2459980_0 .net "addSub", 0 0, L_0x276c470;  1 drivers
v0x2453ba0_0 .net "andRes", 0 0, L_0x276b7d0;  1 drivers
v0x2453c40_0 .net "b", 0 0, L_0x276e2f0;  1 drivers
v0x243c540_0 .net "carryIn", 0 0, L_0x276bf60;  1 drivers
v0x243c5e0_0 .net "carryOut", 0 0, L_0x276c950;  1 drivers
v0x2436820_0 .net "initialResult", 0 0, L_0x276dda0;  1 drivers
v0x24368c0_0 .net "isAdd", 0 0, L_0x276cf20;  1 drivers
v0x2430a70_0 .net "isAnd", 0 0, L_0x276d690;  1 drivers
v0x241f170_0 .net "isNand", 0 0, L_0x276d870;  1 drivers
v0x241f210_0 .net "isNor", 0 0, L_0x276d620;  1 drivers
v0x2419450_0 .net "isOr", 0 0, L_0x276dc00;  1 drivers
v0x2419510_0 .net "isSLT", 0 0, L_0x276d4c0;  1 drivers
v0x23fc020_0 .net "isSub", 0 0, L_0x276d0d0;  1 drivers
v0x23fc0e0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23f6300_0 .net "isXor", 0 0, L_0x276d2e0;  1 drivers
v0x23f63c0_0 .net "nandRes", 0 0, L_0x276bdb0;  1 drivers
v0x23f06e0_0 .net "norRes", 0 0, L_0x276c030;  1 drivers
v0x2430b10_0 .net "orRes", 0 0, L_0x276b000;  1 drivers
v0x24e77f0_0 .net "s0", 0 0, L_0x276bad0;  1 drivers
v0x24e78b0_0 .net "s0inv", 0 0, L_0x276cb50;  1 drivers
v0x24e7320_0 .net "s1", 0 0, L_0x276bb70;  1 drivers
v0x24e73e0_0 .net "s1inv", 0 0, L_0x276ccb0;  1 drivers
v0x24e6e50_0 .net "s2", 0 0, L_0x276bc10;  1 drivers
v0x24e6f10_0 .net "s2inv", 0 0, L_0x276cd70;  1 drivers
v0x24e6980_0 .net "xorRes", 0 0, L_0x276c0f0;  1 drivers
S_0x2332da0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2350120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x276c250/d .functor XOR 1, L_0x276e2f0, L_0x2794ae0, C4<0>, C4<0>;
L_0x276c250 .delay 1 (40,40,40) L_0x276c250/d;
L_0x276c310/d .functor XOR 1, L_0x276e190, L_0x276c250, C4<0>, C4<0>;
L_0x276c310 .delay 1 (40,40,40) L_0x276c310/d;
L_0x276c470/d .functor XOR 1, L_0x276c310, L_0x276bf60, C4<0>, C4<0>;
L_0x276c470 .delay 1 (40,40,40) L_0x276c470/d;
L_0x276c670/d .functor AND 1, L_0x276e190, L_0x276c250, C4<1>, C4<1>;
L_0x276c670 .delay 1 (40,40,40) L_0x276c670/d;
L_0x276c8e0/d .functor AND 1, L_0x276c310, L_0x276bf60, C4<1>, C4<1>;
L_0x276c8e0 .delay 1 (40,40,40) L_0x276c8e0/d;
L_0x276c950/d .functor OR 1, L_0x276c670, L_0x276c8e0, C4<0>, C4<0>;
L_0x276c950 .delay 1 (40,40,40) L_0x276c950/d;
v0x231b6d0_0 .net "AandB", 0 0, L_0x276c670;  1 drivers
v0x231b7b0_0 .net "BxorSub", 0 0, L_0x276c250;  1 drivers
v0x23159b0_0 .net "a", 0 0, L_0x276e190;  alias, 1 drivers
v0x2315a80_0 .net "b", 0 0, L_0x276e2f0;  alias, 1 drivers
v0x247c970_0 .net "carryin", 0 0, L_0x276bf60;  alias, 1 drivers
v0x247ca30_0 .net "carryout", 0 0, L_0x276c950;  alias, 1 drivers
v0x2476c50_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2476cf0_0 .net "res", 0 0, L_0x276c470;  alias, 1 drivers
v0x2470e80_0 .net "xAorB", 0 0, L_0x276c310;  1 drivers
v0x245f5e0_0 .net "xAorBandCin", 0 0, L_0x276c8e0;  1 drivers
S_0x24e64b0 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x243c6b0 .param/l "i" 0 3 165, +C4<010011>;
S_0x24e5fe0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x24e64b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x276e230/d .functor AND 1, L_0x2770b20, L_0x2770c80, C4<1>, C4<1>;
L_0x276e230 .delay 1 (40,40,40) L_0x276e230/d;
L_0x276da60/d .functor NAND 1, L_0x2770b20, L_0x2770c80, C4<1>, C4<1>;
L_0x276da60 .delay 1 (20,20,20) L_0x276da60/d;
L_0x276e890/d .functor OR 1, L_0x2770b20, L_0x2770c80, C4<0>, C4<0>;
L_0x276e890 .delay 1 (40,40,40) L_0x276e890/d;
L_0x276ea80/d .functor NOR 1, L_0x2770b20, L_0x2770c80, C4<0>, C4<0>;
L_0x276ea80 .delay 1 (20,20,20) L_0x276ea80/d;
L_0x276eb40/d .functor XOR 1, L_0x2770b20, L_0x2770c80, C4<0>, C4<0>;
L_0x276eb40 .delay 1 (40,40,40) L_0x276eb40/d;
L_0x276f530/d .functor NOT 1, L_0x276e540, C4<0>, C4<0>, C4<0>;
L_0x276f530 .delay 1 (10,10,10) L_0x276f530/d;
L_0x276f690/d .functor NOT 1, L_0x276e5e0, C4<0>, C4<0>, C4<0>;
L_0x276f690 .delay 1 (10,10,10) L_0x276f690/d;
L_0x276f700/d .functor NOT 1, L_0x276e680, C4<0>, C4<0>, C4<0>;
L_0x276f700 .delay 1 (10,10,10) L_0x276f700/d;
L_0x276f8b0/d .functor AND 1, L_0x276eec0, L_0x276f530, L_0x276f690, L_0x276f700;
L_0x276f8b0 .delay 1 (80,80,80) L_0x276f8b0/d;
L_0x276fa60/d .functor AND 1, L_0x276eec0, L_0x276e540, L_0x276f690, L_0x276f700;
L_0x276fa60 .delay 1 (80,80,80) L_0x276fa60/d;
L_0x276fc70/d .functor AND 1, L_0x276eb40, L_0x276f530, L_0x276e5e0, L_0x276f700;
L_0x276fc70 .delay 1 (80,80,80) L_0x276fc70/d;
L_0x276fe50/d .functor AND 1, L_0x276eec0, L_0x276e540, L_0x276e5e0, L_0x276f700;
L_0x276fe50 .delay 1 (80,80,80) L_0x276fe50/d;
L_0x2770020/d .functor AND 1, L_0x276e230, L_0x276f530, L_0x276f690, L_0x276e680;
L_0x2770020 .delay 1 (80,80,80) L_0x2770020/d;
L_0x2770200/d .functor AND 1, L_0x276da60, L_0x276e540, L_0x276f690, L_0x276e680;
L_0x2770200 .delay 1 (80,80,80) L_0x2770200/d;
L_0x276ffb0/d .functor AND 1, L_0x276ea80, L_0x276f530, L_0x276e5e0, L_0x276e680;
L_0x276ffb0 .delay 1 (80,80,80) L_0x276ffb0/d;
L_0x2770590/d .functor AND 1, L_0x276e890, L_0x276e540, L_0x276e5e0, L_0x276e680;
L_0x2770590 .delay 1 (80,80,80) L_0x2770590/d;
L_0x2770730/0/0 .functor OR 1, L_0x276f8b0, L_0x276fa60, L_0x276fc70, L_0x2770020;
L_0x2770730/0/4 .functor OR 1, L_0x2770200, L_0x276ffb0, L_0x2770590, L_0x276fe50;
L_0x2770730/d .functor OR 1, L_0x2770730/0/0, L_0x2770730/0/4, C4<0>, C4<0>;
L_0x2770730 .delay 1 (160,160,160) L_0x2770730/d;
v0x24e3490_0 .net "a", 0 0, L_0x2770b20;  1 drivers
v0x24e3550_0 .net "addSub", 0 0, L_0x276eec0;  1 drivers
v0x24e2fc0_0 .net "andRes", 0 0, L_0x276e230;  1 drivers
v0x24e3090_0 .net "b", 0 0, L_0x2770c80;  1 drivers
v0x24e2af0_0 .net "carryIn", 0 0, L_0x276e4a0;  1 drivers
v0x24e2b90_0 .net "carryOut", 0 0, L_0x276f330;  1 drivers
v0x24e2620_0 .net "initialResult", 0 0, L_0x2770730;  1 drivers
v0x24e26c0_0 .net "isAdd", 0 0, L_0x276f8b0;  1 drivers
v0x24e2150_0 .net "isAnd", 0 0, L_0x2770020;  1 drivers
v0x24e21f0_0 .net "isNand", 0 0, L_0x2770200;  1 drivers
v0x24e1c80_0 .net "isNor", 0 0, L_0x276ffb0;  1 drivers
v0x24e1d20_0 .net "isOr", 0 0, L_0x2770590;  1 drivers
v0x24e17b0_0 .net "isSLT", 0 0, L_0x276fe50;  1 drivers
v0x24e1870_0 .net "isSub", 0 0, L_0x276fa60;  1 drivers
v0x24e12e0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24e1380_0 .net "isXor", 0 0, L_0x276fc70;  1 drivers
v0x24e0e10_0 .net "nandRes", 0 0, L_0x276da60;  1 drivers
v0x24e0940_0 .net "norRes", 0 0, L_0x276ea80;  1 drivers
v0x24e0a00_0 .net "orRes", 0 0, L_0x276e890;  1 drivers
v0x24e0460_0 .net "s0", 0 0, L_0x276e540;  1 drivers
v0x24e0520_0 .net "s0inv", 0 0, L_0x276f530;  1 drivers
v0x24e8400_0 .net "s1", 0 0, L_0x276e5e0;  1 drivers
v0x24e84c0_0 .net "s1inv", 0 0, L_0x276f690;  1 drivers
v0x24cd910_0 .net "s2", 0 0, L_0x276e680;  1 drivers
v0x24cd9d0_0 .net "s2inv", 0 0, L_0x276f700;  1 drivers
v0x24cffa0_0 .net "xorRes", 0 0, L_0x276eb40;  1 drivers
S_0x24e5640 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x24e5fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x276eca0/d .functor XOR 1, L_0x2770c80, L_0x2794ae0, C4<0>, C4<0>;
L_0x276eca0 .delay 1 (40,40,40) L_0x276eca0/d;
L_0x276ed60/d .functor XOR 1, L_0x2770b20, L_0x276eca0, C4<0>, C4<0>;
L_0x276ed60 .delay 1 (40,40,40) L_0x276ed60/d;
L_0x276eec0/d .functor XOR 1, L_0x276ed60, L_0x276e4a0, C4<0>, C4<0>;
L_0x276eec0 .delay 1 (40,40,40) L_0x276eec0/d;
L_0x276f0c0/d .functor AND 1, L_0x2770b20, L_0x276eca0, C4<1>, C4<1>;
L_0x276f0c0 .delay 1 (40,40,40) L_0x276f0c0/d;
L_0x276e900/d .functor AND 1, L_0x276ed60, L_0x276e4a0, C4<1>, C4<1>;
L_0x276e900 .delay 1 (40,40,40) L_0x276e900/d;
L_0x276f330/d .functor OR 1, L_0x276f0c0, L_0x276e900, C4<0>, C4<0>;
L_0x276f330 .delay 1 (40,40,40) L_0x276f330/d;
v0x24e5170_0 .net "AandB", 0 0, L_0x276f0c0;  1 drivers
v0x24e5250_0 .net "BxorSub", 0 0, L_0x276eca0;  1 drivers
v0x24e4ca0_0 .net "a", 0 0, L_0x2770b20;  alias, 1 drivers
v0x24e4d40_0 .net "b", 0 0, L_0x2770c80;  alias, 1 drivers
v0x24e47d0_0 .net "carryin", 0 0, L_0x276e4a0;  alias, 1 drivers
v0x24e4890_0 .net "carryout", 0 0, L_0x276f330;  alias, 1 drivers
v0x24e4300_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24e43a0_0 .net "res", 0 0, L_0x276eec0;  alias, 1 drivers
v0x24e3e30_0 .net "xAorB", 0 0, L_0x276ed60;  1 drivers
v0x24e3960_0 .net "xAorBandCin", 0 0, L_0x276e900;  1 drivers
S_0x24cfad0 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x24e4950 .param/l "i" 0 3 165, +C4<010100>;
S_0x24cf600 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x24cfad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2770bc0/d .functor AND 1, L_0x2773530, L_0x2773690, C4<1>, C4<1>;
L_0x2770bc0 .delay 1 (40,40,40) L_0x2770bc0/d;
L_0x27703f0/d .functor NAND 1, L_0x2773530, L_0x2773690, C4<1>, C4<1>;
L_0x27703f0 .delay 1 (20,20,20) L_0x27703f0/d;
L_0x2771250/d .functor OR 1, L_0x2773530, L_0x2773690, C4<0>, C4<0>;
L_0x2771250 .delay 1 (40,40,40) L_0x2771250/d;
L_0x2771440/d .functor NOR 1, L_0x2773530, L_0x2773690, C4<0>, C4<0>;
L_0x2771440 .delay 1 (20,20,20) L_0x2771440/d;
L_0x2771500/d .functor XOR 1, L_0x2773530, L_0x2773690, C4<0>, C4<0>;
L_0x2771500 .delay 1 (40,40,40) L_0x2771500/d;
L_0x2771f40/d .functor NOT 1, L_0x2770ed0, C4<0>, C4<0>, C4<0>;
L_0x2771f40 .delay 1 (10,10,10) L_0x2771f40/d;
L_0x27720a0/d .functor NOT 1, L_0x2770f70, C4<0>, C4<0>, C4<0>;
L_0x27720a0 .delay 1 (10,10,10) L_0x27720a0/d;
L_0x2772110/d .functor NOT 1, L_0x2771010, C4<0>, C4<0>, C4<0>;
L_0x2772110 .delay 1 (10,10,10) L_0x2772110/d;
L_0x27722c0/d .functor AND 1, L_0x2771880, L_0x2771f40, L_0x27720a0, L_0x2772110;
L_0x27722c0 .delay 1 (80,80,80) L_0x27722c0/d;
L_0x2772470/d .functor AND 1, L_0x2771880, L_0x2770ed0, L_0x27720a0, L_0x2772110;
L_0x2772470 .delay 1 (80,80,80) L_0x2772470/d;
L_0x2772680/d .functor AND 1, L_0x2771500, L_0x2771f40, L_0x2770f70, L_0x2772110;
L_0x2772680 .delay 1 (80,80,80) L_0x2772680/d;
L_0x2772860/d .functor AND 1, L_0x2771880, L_0x2770ed0, L_0x2770f70, L_0x2772110;
L_0x2772860 .delay 1 (80,80,80) L_0x2772860/d;
L_0x2772a30/d .functor AND 1, L_0x2770bc0, L_0x2771f40, L_0x27720a0, L_0x2771010;
L_0x2772a30 .delay 1 (80,80,80) L_0x2772a30/d;
L_0x2772c10/d .functor AND 1, L_0x27703f0, L_0x2770ed0, L_0x27720a0, L_0x2771010;
L_0x2772c10 .delay 1 (80,80,80) L_0x2772c10/d;
L_0x27729c0/d .functor AND 1, L_0x2771440, L_0x2771f40, L_0x2770f70, L_0x2771010;
L_0x27729c0 .delay 1 (80,80,80) L_0x27729c0/d;
L_0x2772fa0/d .functor AND 1, L_0x2771250, L_0x2770ed0, L_0x2770f70, L_0x2771010;
L_0x2772fa0 .delay 1 (80,80,80) L_0x2772fa0/d;
L_0x2773140/0/0 .functor OR 1, L_0x27722c0, L_0x2772470, L_0x2772680, L_0x2772a30;
L_0x2773140/0/4 .functor OR 1, L_0x2772c10, L_0x27729c0, L_0x2772fa0, L_0x2772860;
L_0x2773140/d .functor OR 1, L_0x2773140/0/0, L_0x2773140/0/4, C4<0>, C4<0>;
L_0x2773140 .delay 1 (160,160,160) L_0x2773140/d;
v0x24b5530_0 .net "a", 0 0, L_0x2773530;  1 drivers
v0x24b55d0_0 .net "addSub", 0 0, L_0x2771880;  1 drivers
v0x25a4280_0 .net "andRes", 0 0, L_0x2770bc0;  1 drivers
v0x25a4350_0 .net "b", 0 0, L_0x2773690;  1 drivers
v0x25a3e30_0 .net "carryIn", 0 0, L_0x2770e30;  1 drivers
v0x25a3ed0_0 .net "carryOut", 0 0, L_0x2771d40;  1 drivers
v0x25a3a40_0 .net "initialResult", 0 0, L_0x2773140;  1 drivers
v0x25a3ae0_0 .net "isAdd", 0 0, L_0x27722c0;  1 drivers
v0x259d620_0 .net "isAnd", 0 0, L_0x2772a30;  1 drivers
v0x259d6c0_0 .net "isNand", 0 0, L_0x2772c10;  1 drivers
v0x2591b90_0 .net "isNor", 0 0, L_0x27729c0;  1 drivers
v0x2591c30_0 .net "isOr", 0 0, L_0x2772fa0;  1 drivers
v0x258cce0_0 .net "isSLT", 0 0, L_0x2772860;  1 drivers
v0x258cda0_0 .net "isSub", 0 0, L_0x2772470;  1 drivers
v0x258c890_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x258c930_0 .net "isXor", 0 0, L_0x2772680;  1 drivers
v0x258c4a0_0 .net "nandRes", 0 0, L_0x27703f0;  1 drivers
v0x2586f10_0 .net "norRes", 0 0, L_0x2771440;  1 drivers
v0x2586fd0_0 .net "orRes", 0 0, L_0x2771250;  1 drivers
v0x2586ac0_0 .net "s0", 0 0, L_0x2770ed0;  1 drivers
v0x2586b80_0 .net "s0inv", 0 0, L_0x2771f40;  1 drivers
v0x25866d0_0 .net "s1", 0 0, L_0x2770f70;  1 drivers
v0x2586790_0 .net "s1inv", 0 0, L_0x27720a0;  1 drivers
v0x2581140_0 .net "s2", 0 0, L_0x2771010;  1 drivers
v0x2581200_0 .net "s2inv", 0 0, L_0x2772110;  1 drivers
v0x2580cf0_0 .net "xorRes", 0 0, L_0x2771500;  1 drivers
S_0x24cec60 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x24cf600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2771660/d .functor XOR 1, L_0x2773690, L_0x2794ae0, C4<0>, C4<0>;
L_0x2771660 .delay 1 (40,40,40) L_0x2771660/d;
L_0x2771720/d .functor XOR 1, L_0x2773530, L_0x2771660, C4<0>, C4<0>;
L_0x2771720 .delay 1 (40,40,40) L_0x2771720/d;
L_0x2771880/d .functor XOR 1, L_0x2771720, L_0x2770e30, C4<0>, C4<0>;
L_0x2771880 .delay 1 (40,40,40) L_0x2771880/d;
L_0x2771a80/d .functor AND 1, L_0x2773530, L_0x2771660, C4<1>, C4<1>;
L_0x2771a80 .delay 1 (40,40,40) L_0x2771a80/d;
L_0x27712c0/d .functor AND 1, L_0x2771720, L_0x2770e30, C4<1>, C4<1>;
L_0x27712c0 .delay 1 (40,40,40) L_0x27712c0/d;
L_0x2771d40/d .functor OR 1, L_0x2771a80, L_0x27712c0, C4<0>, C4<0>;
L_0x2771d40 .delay 1 (40,40,40) L_0x2771d40/d;
v0x24ccf70_0 .net "AandB", 0 0, L_0x2771a80;  1 drivers
v0x24cd050_0 .net "BxorSub", 0 0, L_0x2771660;  1 drivers
v0x24ce780_0 .net "a", 0 0, L_0x2773530;  alias, 1 drivers
v0x24ce820_0 .net "b", 0 0, L_0x2773690;  alias, 1 drivers
v0x24ce2b0_0 .net "carryin", 0 0, L_0x2770e30;  alias, 1 drivers
v0x24ce370_0 .net "carryout", 0 0, L_0x2771d40;  alias, 1 drivers
v0x24cddd0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24cde70_0 .net "res", 0 0, L_0x2771880;  alias, 1 drivers
v0x24d70c0_0 .net "xAorB", 0 0, L_0x2771720;  1 drivers
v0x24d7180_0 .net "xAorBandCin", 0 0, L_0x27712c0;  1 drivers
S_0x2580900 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x24cda90 .param/l "i" 0 3 165, +C4<010101>;
S_0x256f970 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2580900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27735d0/d .functor AND 1, L_0x2775f20, L_0x2776080, C4<1>, C4<1>;
L_0x27735d0 .delay 1 (40,40,40) L_0x27735d0/d;
L_0x2772e00/d .functor NAND 1, L_0x2775f20, L_0x2776080, C4<1>, C4<1>;
L_0x2772e00 .delay 1 (20,20,20) L_0x2772e00/d;
L_0x2773c40/d .functor OR 1, L_0x2775f20, L_0x2776080, C4<0>, C4<0>;
L_0x2773c40 .delay 1 (40,40,40) L_0x2773c40/d;
L_0x2773e30/d .functor NOR 1, L_0x2775f20, L_0x2776080, C4<0>, C4<0>;
L_0x2773e30 .delay 1 (20,20,20) L_0x2773e30/d;
L_0x2773ef0/d .functor XOR 1, L_0x2775f20, L_0x2776080, C4<0>, C4<0>;
L_0x2773ef0 .delay 1 (40,40,40) L_0x2773ef0/d;
L_0x2774930/d .functor NOT 1, L_0x27738e0, C4<0>, C4<0>, C4<0>;
L_0x2774930 .delay 1 (10,10,10) L_0x2774930/d;
L_0x2774a90/d .functor NOT 1, L_0x2773980, C4<0>, C4<0>, C4<0>;
L_0x2774a90 .delay 1 (10,10,10) L_0x2774a90/d;
L_0x2774b00/d .functor NOT 1, L_0x2773a20, C4<0>, C4<0>, C4<0>;
L_0x2774b00 .delay 1 (10,10,10) L_0x2774b00/d;
L_0x2774cb0/d .functor AND 1, L_0x2774270, L_0x2774930, L_0x2774a90, L_0x2774b00;
L_0x2774cb0 .delay 1 (80,80,80) L_0x2774cb0/d;
L_0x2774e60/d .functor AND 1, L_0x2774270, L_0x27738e0, L_0x2774a90, L_0x2774b00;
L_0x2774e60 .delay 1 (80,80,80) L_0x2774e60/d;
L_0x2775070/d .functor AND 1, L_0x2773ef0, L_0x2774930, L_0x2773980, L_0x2774b00;
L_0x2775070 .delay 1 (80,80,80) L_0x2775070/d;
L_0x2775250/d .functor AND 1, L_0x2774270, L_0x27738e0, L_0x2773980, L_0x2774b00;
L_0x2775250 .delay 1 (80,80,80) L_0x2775250/d;
L_0x2775420/d .functor AND 1, L_0x27735d0, L_0x2774930, L_0x2774a90, L_0x2773a20;
L_0x2775420 .delay 1 (80,80,80) L_0x2775420/d;
L_0x2775600/d .functor AND 1, L_0x2772e00, L_0x27738e0, L_0x2774a90, L_0x2773a20;
L_0x2775600 .delay 1 (80,80,80) L_0x2775600/d;
L_0x27753b0/d .functor AND 1, L_0x2773e30, L_0x2774930, L_0x2773980, L_0x2773a20;
L_0x27753b0 .delay 1 (80,80,80) L_0x27753b0/d;
L_0x2775990/d .functor AND 1, L_0x2773c40, L_0x27738e0, L_0x2773980, L_0x2773a20;
L_0x2775990 .delay 1 (80,80,80) L_0x2775990/d;
L_0x2775b30/0/0 .functor OR 1, L_0x2774cb0, L_0x2774e60, L_0x2775070, L_0x2775420;
L_0x2775b30/0/4 .functor OR 1, L_0x2775600, L_0x27753b0, L_0x2775990, L_0x2775250;
L_0x2775b30/d .functor OR 1, L_0x2775b30/0/0, L_0x2775b30/0/4, C4<0>, C4<0>;
L_0x2775b30 .delay 1 (160,160,160) L_0x2775b30/d;
v0x2563590_0 .net "a", 0 0, L_0x2775f20;  1 drivers
v0x2563630_0 .net "addSub", 0 0, L_0x2774270;  1 drivers
v0x255d1b0_0 .net "andRes", 0 0, L_0x27735d0;  1 drivers
v0x255d280_0 .net "b", 0 0, L_0x2776080;  1 drivers
v0x254c8a0_0 .net "carryIn", 0 0, L_0x2773840;  1 drivers
v0x254c940_0 .net "carryOut", 0 0, L_0x2774730;  1 drivers
v0x254c460_0 .net "initialResult", 0 0, L_0x2775b30;  1 drivers
v0x254c500_0 .net "isAdd", 0 0, L_0x2774cb0;  1 drivers
v0x254c070_0 .net "isAnd", 0 0, L_0x2775420;  1 drivers
v0x254c110_0 .net "isNand", 0 0, L_0x2775600;  1 drivers
v0x2546ad0_0 .net "isNor", 0 0, L_0x27753b0;  1 drivers
v0x2546b70_0 .net "isOr", 0 0, L_0x2775990;  1 drivers
v0x2546690_0 .net "isSLT", 0 0, L_0x2775250;  1 drivers
v0x2546750_0 .net "isSub", 0 0, L_0x2774e60;  1 drivers
v0x25462a0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2546340_0 .net "isXor", 0 0, L_0x2775070;  1 drivers
v0x2540d00_0 .net "nandRes", 0 0, L_0x2772e00;  1 drivers
v0x25408c0_0 .net "norRes", 0 0, L_0x2773e30;  1 drivers
v0x2540980_0 .net "orRes", 0 0, L_0x2773c40;  1 drivers
v0x25404d0_0 .net "s0", 0 0, L_0x27738e0;  1 drivers
v0x2540590_0 .net "s0inv", 0 0, L_0x2774930;  1 drivers
v0x252f560_0 .net "s1", 0 0, L_0x2773980;  1 drivers
v0x252f620_0 .net "s1inv", 0 0, L_0x2774a90;  1 drivers
v0x252f110_0 .net "s2", 0 0, L_0x2773a20;  1 drivers
v0x252f1d0_0 .net "s2inv", 0 0, L_0x2774b00;  1 drivers
v0x252ed20_0 .net "xorRes", 0 0, L_0x2773ef0;  1 drivers
S_0x256f130 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x256f970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2774050/d .functor XOR 1, L_0x2776080, L_0x2794ae0, C4<0>, C4<0>;
L_0x2774050 .delay 1 (40,40,40) L_0x2774050/d;
L_0x2774110/d .functor XOR 1, L_0x2775f20, L_0x2774050, C4<0>, C4<0>;
L_0x2774110 .delay 1 (40,40,40) L_0x2774110/d;
L_0x2774270/d .functor XOR 1, L_0x2774110, L_0x2773840, C4<0>, C4<0>;
L_0x2774270 .delay 1 (40,40,40) L_0x2774270/d;
L_0x2774470/d .functor AND 1, L_0x2775f20, L_0x2774050, C4<1>, C4<1>;
L_0x2774470 .delay 1 (40,40,40) L_0x2774470/d;
L_0x2773cb0/d .functor AND 1, L_0x2774110, L_0x2773840, C4<1>, C4<1>;
L_0x2773cb0 .delay 1 (40,40,40) L_0x2773cb0/d;
L_0x2774730/d .functor OR 1, L_0x2774470, L_0x2773cb0, C4<0>, C4<0>;
L_0x2774730 .delay 1 (40,40,40) L_0x2774730/d;
v0x2569ba0_0 .net "AandB", 0 0, L_0x2774470;  1 drivers
v0x2569c80_0 .net "BxorSub", 0 0, L_0x2774050;  1 drivers
v0x2569750_0 .net "a", 0 0, L_0x2775f20;  alias, 1 drivers
v0x25697f0_0 .net "b", 0 0, L_0x2776080;  alias, 1 drivers
v0x2569360_0 .net "carryin", 0 0, L_0x2773840;  alias, 1 drivers
v0x2569420_0 .net "carryout", 0 0, L_0x2774730;  alias, 1 drivers
v0x2563dd0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2563e70_0 .net "res", 0 0, L_0x2774270;  alias, 1 drivers
v0x2563980_0 .net "xAorB", 0 0, L_0x2774110;  1 drivers
v0x2563a40_0 .net "xAorBandCin", 0 0, L_0x2773cb0;  1 drivers
S_0x2529760 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2586c40 .param/l "i" 0 3 165, +C4<010110>;
S_0x2529310 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2529760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2775fc0/d .functor AND 1, L_0x2778d80, L_0x2778ee0, C4<1>, C4<1>;
L_0x2775fc0 .delay 1 (40,40,40) L_0x2775fc0/d;
L_0x27757f0/d .functor NAND 1, L_0x2778d80, L_0x2778ee0, C4<1>, C4<1>;
L_0x27757f0 .delay 1 (20,20,20) L_0x27757f0/d;
L_0x2776230/d .functor OR 1, L_0x2778d80, L_0x2778ee0, C4<0>, C4<0>;
L_0x2776230 .delay 1 (40,40,40) L_0x2776230/d;
L_0x2776420/d .functor NOR 1, L_0x2778d80, L_0x2778ee0, C4<0>, C4<0>;
L_0x2776420 .delay 1 (20,20,20) L_0x2776420/d;
L_0x27764e0/d .functor XOR 1, L_0x2778d80, L_0x2778ee0, C4<0>, C4<0>;
L_0x27764e0 .delay 1 (40,40,40) L_0x27764e0/d;
L_0x2777790/d .functor NOT 1, L_0x2776ef0, C4<0>, C4<0>, C4<0>;
L_0x2777790 .delay 1 (10,10,10) L_0x2777790/d;
L_0x27778f0/d .functor NOT 1, L_0x2776f90, C4<0>, C4<0>, C4<0>;
L_0x27778f0 .delay 1 (10,10,10) L_0x27778f0/d;
L_0x27779b0/d .functor NOT 1, L_0x2777030, C4<0>, C4<0>, C4<0>;
L_0x27779b0 .delay 1 (10,10,10) L_0x27779b0/d;
L_0x2777b60/d .functor AND 1, L_0x27593d0, L_0x2777790, L_0x27778f0, L_0x27779b0;
L_0x2777b60 .delay 1 (80,80,80) L_0x2777b60/d;
L_0x2777d10/d .functor AND 1, L_0x27593d0, L_0x2776ef0, L_0x27778f0, L_0x27779b0;
L_0x2777d10 .delay 1 (80,80,80) L_0x2777d10/d;
L_0x2777f20/d .functor AND 1, L_0x27764e0, L_0x2777790, L_0x2776f90, L_0x27779b0;
L_0x2777f20 .delay 1 (80,80,80) L_0x2777f20/d;
L_0x2778100/d .functor AND 1, L_0x27593d0, L_0x2776ef0, L_0x2776f90, L_0x27779b0;
L_0x2778100 .delay 1 (80,80,80) L_0x2778100/d;
L_0x27782d0/d .functor AND 1, L_0x2775fc0, L_0x2777790, L_0x27778f0, L_0x2777030;
L_0x27782d0 .delay 1 (80,80,80) L_0x27782d0/d;
L_0x27784b0/d .functor AND 1, L_0x27757f0, L_0x2776ef0, L_0x27778f0, L_0x2777030;
L_0x27784b0 .delay 1 (80,80,80) L_0x27784b0/d;
L_0x2778260/d .functor AND 1, L_0x2776420, L_0x2777790, L_0x2776f90, L_0x2777030;
L_0x2778260 .delay 1 (80,80,80) L_0x2778260/d;
L_0x2778840/d .functor AND 1, L_0x2776230, L_0x2776ef0, L_0x2776f90, L_0x2777030;
L_0x2778840 .delay 1 (80,80,80) L_0x2778840/d;
L_0x2778990/0/0 .functor OR 1, L_0x2777b60, L_0x2777d10, L_0x2777f20, L_0x27782d0;
L_0x2778990/0/4 .functor OR 1, L_0x27784b0, L_0x2778260, L_0x2778840, L_0x2778100;
L_0x2778990/d .functor OR 1, L_0x2778990/0/0, L_0x2778990/0/4, C4<0>, C4<0>;
L_0x2778990 .delay 1 (160,160,160) L_0x2778990/d;
v0x250bc20_0 .net "a", 0 0, L_0x2778d80;  1 drivers
v0x250bce0_0 .net "addSub", 0 0, L_0x27593d0;  1 drivers
v0x2506680_0 .net "andRes", 0 0, L_0x2775fc0;  1 drivers
v0x2506750_0 .net "b", 0 0, L_0x2778ee0;  1 drivers
v0x2506240_0 .net "carryIn", 0 0, L_0x2776e50;  1 drivers
v0x25062e0_0 .net "carryOut", 0 0, L_0x2777590;  1 drivers
v0x2505e50_0 .net "initialResult", 0 0, L_0x2778990;  1 drivers
v0x2505ef0_0 .net "isAdd", 0 0, L_0x2777b60;  1 drivers
v0x25008d0_0 .net "isAnd", 0 0, L_0x27782d0;  1 drivers
v0x2500970_0 .net "isNand", 0 0, L_0x27784b0;  1 drivers
v0x2500460_0 .net "isNor", 0 0, L_0x2778260;  1 drivers
v0x2500500_0 .net "isOr", 0 0, L_0x2778840;  1 drivers
v0x25000a0_0 .net "isSLT", 0 0, L_0x2778100;  1 drivers
v0x2500160_0 .net "isSub", 0 0, L_0x2777d10;  1 drivers
v0x24f3f40_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24f3fe0_0 .net "isXor", 0 0, L_0x2777f20;  1 drivers
v0x23aea10_0 .net "nandRes", 0 0, L_0x27757f0;  1 drivers
v0x23ae5c0_0 .net "norRes", 0 0, L_0x2776420;  1 drivers
v0x23ae680_0 .net "orRes", 0 0, L_0x2776230;  1 drivers
v0x23ae1d0_0 .net "s0", 0 0, L_0x2776ef0;  1 drivers
v0x23ae290_0 .net "s0inv", 0 0, L_0x2777790;  1 drivers
v0x23a8c40_0 .net "s1", 0 0, L_0x2776f90;  1 drivers
v0x23a8d00_0 .net "s1inv", 0 0, L_0x27778f0;  1 drivers
v0x23a87f0_0 .net "s2", 0 0, L_0x2777030;  1 drivers
v0x23a88b0_0 .net "s2inv", 0 0, L_0x27779b0;  1 drivers
v0x23a8400_0 .net "xorRes", 0 0, L_0x27764e0;  1 drivers
S_0x2523960 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2529310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2759050/d .functor XOR 1, L_0x2778ee0, L_0x2794ae0, C4<0>, C4<0>;
L_0x2759050 .delay 1 (40,40,40) L_0x2759050/d;
L_0x2759110/d .functor XOR 1, L_0x2778d80, L_0x2759050, C4<0>, C4<0>;
L_0x2759110 .delay 1 (40,40,40) L_0x2759110/d;
L_0x27593d0/d .functor XOR 1, L_0x2759110, L_0x2776e50, C4<0>, C4<0>;
L_0x27593d0 .delay 1 (40,40,40) L_0x27593d0/d;
L_0x27772d0/d .functor AND 1, L_0x2778d80, L_0x2759050, C4<1>, C4<1>;
L_0x27772d0 .delay 1 (40,40,40) L_0x27772d0/d;
L_0x27762a0/d .functor AND 1, L_0x2759110, L_0x2776e50, C4<1>, C4<1>;
L_0x27762a0 .delay 1 (40,40,40) L_0x27762a0/d;
L_0x2777590/d .functor OR 1, L_0x27772d0, L_0x27762a0, C4<0>, C4<0>;
L_0x2777590 .delay 1 (40,40,40) L_0x2777590/d;
v0x2523510_0 .net "AandB", 0 0, L_0x27772d0;  1 drivers
v0x25235f0_0 .net "BxorSub", 0 0, L_0x2759050;  1 drivers
v0x2523120_0 .net "a", 0 0, L_0x2778d80;  alias, 1 drivers
v0x25231c0_0 .net "b", 0 0, L_0x2778ee0;  alias, 1 drivers
v0x251cd60_0 .net "carryin", 0 0, L_0x2776e50;  alias, 1 drivers
v0x251ce20_0 .net "carryout", 0 0, L_0x2777590;  alias, 1 drivers
v0x250c450_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x250c4f0_0 .net "res", 0 0, L_0x27593d0;  alias, 1 drivers
v0x250c010_0 .net "xAorB", 0 0, L_0x2759110;  1 drivers
v0x250c0d0_0 .net "xAorBandCin", 0 0, L_0x27762a0;  1 drivers
S_0x23a2e70 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2540650 .param/l "i" 0 3 165, +C4<010111>;
S_0x23a2a20 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x23a2e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2778e20/d .functor AND 1, L_0x277b830, L_0x272aa20, C4<1>, C4<1>;
L_0x2778e20 .delay 1 (40,40,40) L_0x2778e20/d;
L_0x2777170/d .functor NAND 1, L_0x277b830, L_0x272aa20, C4<1>, C4<1>;
L_0x2777170 .delay 1 (20,20,20) L_0x2777170/d;
L_0x27794f0/d .functor OR 1, L_0x277b830, L_0x272aa20, C4<0>, C4<0>;
L_0x27794f0 .delay 1 (40,40,40) L_0x27794f0/d;
L_0x2779680/d .functor NOR 1, L_0x277b830, L_0x272aa20, C4<0>, C4<0>;
L_0x2779680 .delay 1 (20,20,20) L_0x2779680/d;
L_0x2779740/d .functor XOR 1, L_0x277b830, L_0x272aa20, C4<0>, C4<0>;
L_0x2779740 .delay 1 (40,40,40) L_0x2779740/d;
L_0x277a1a0/d .functor NOT 1, L_0x272ac60, C4<0>, C4<0>, C4<0>;
L_0x277a1a0 .delay 1 (10,10,10) L_0x277a1a0/d;
L_0x277a300/d .functor NOT 1, L_0x272ad00, C4<0>, C4<0>, C4<0>;
L_0x277a300 .delay 1 (10,10,10) L_0x277a300/d;
L_0x277a3c0/d .functor NOT 1, L_0x2779090, C4<0>, C4<0>, C4<0>;
L_0x277a3c0 .delay 1 (10,10,10) L_0x277a3c0/d;
L_0x277a570/d .functor AND 1, L_0x2779ac0, L_0x277a1a0, L_0x277a300, L_0x277a3c0;
L_0x277a570 .delay 1 (80,80,80) L_0x277a570/d;
L_0x277a720/d .functor AND 1, L_0x2779ac0, L_0x272ac60, L_0x277a300, L_0x277a3c0;
L_0x277a720 .delay 1 (80,80,80) L_0x277a720/d;
L_0x277a930/d .functor AND 1, L_0x2779740, L_0x277a1a0, L_0x272ad00, L_0x277a3c0;
L_0x277a930 .delay 1 (80,80,80) L_0x277a930/d;
L_0x277ab10/d .functor AND 1, L_0x2779ac0, L_0x272ac60, L_0x272ad00, L_0x277a3c0;
L_0x277ab10 .delay 1 (80,80,80) L_0x277ab10/d;
L_0x277ace0/d .functor AND 1, L_0x2778e20, L_0x277a1a0, L_0x277a300, L_0x2779090;
L_0x277ace0 .delay 1 (80,80,80) L_0x277ace0/d;
L_0x277aec0/d .functor AND 1, L_0x2777170, L_0x272ac60, L_0x277a300, L_0x2779090;
L_0x277aec0 .delay 1 (80,80,80) L_0x277aec0/d;
L_0x277ac70/d .functor AND 1, L_0x2779680, L_0x277a1a0, L_0x272ad00, L_0x2779090;
L_0x277ac70 .delay 1 (80,80,80) L_0x277ac70/d;
L_0x277b2a0/d .functor AND 1, L_0x27794f0, L_0x272ac60, L_0x272ad00, L_0x2779090;
L_0x277b2a0 .delay 1 (80,80,80) L_0x277b2a0/d;
L_0x277b440/0/0 .functor OR 1, L_0x277a570, L_0x277a720, L_0x277a930, L_0x277ace0;
L_0x277b440/0/4 .functor OR 1, L_0x277aec0, L_0x277ac70, L_0x277b2a0, L_0x277ab10;
L_0x277b440/d .functor OR 1, L_0x277b440/0/0, L_0x277b440/0/4, C4<0>, C4<0>;
L_0x277b440 .delay 1 (160,160,160) L_0x277b440/d;
v0x237f9a0_0 .net "a", 0 0, L_0x277b830;  1 drivers
v0x237fa60_0 .net "addSub", 0 0, L_0x2779ac0;  1 drivers
v0x237f5b0_0 .net "andRes", 0 0, L_0x2778e20;  1 drivers
v0x237f680_0 .net "b", 0 0, L_0x272aa20;  1 drivers
v0x236e640_0 .net "carryIn", 0 0, L_0x27795b0;  1 drivers
v0x236e6e0_0 .net "carryOut", 0 0, L_0x2779fa0;  1 drivers
v0x236e1f0_0 .net "initialResult", 0 0, L_0x277b440;  1 drivers
v0x236e290_0 .net "isAdd", 0 0, L_0x277a570;  1 drivers
v0x236de00_0 .net "isAnd", 0 0, L_0x277ace0;  1 drivers
v0x236dea0_0 .net "isNand", 0 0, L_0x277aec0;  1 drivers
v0x2368870_0 .net "isNor", 0 0, L_0x277ac70;  1 drivers
v0x2368910_0 .net "isOr", 0 0, L_0x277b2a0;  1 drivers
v0x2368420_0 .net "isSLT", 0 0, L_0x277ab10;  1 drivers
v0x23684e0_0 .net "isSub", 0 0, L_0x277a720;  1 drivers
v0x2368030_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23680d0_0 .net "isXor", 0 0, L_0x277a930;  1 drivers
v0x2362aa0_0 .net "nandRes", 0 0, L_0x2777170;  1 drivers
v0x2362650_0 .net "norRes", 0 0, L_0x2779680;  1 drivers
v0x2362710_0 .net "orRes", 0 0, L_0x27794f0;  1 drivers
v0x2362260_0 .net "s0", 0 0, L_0x272ac60;  1 drivers
v0x2362320_0 .net "s0inv", 0 0, L_0x277a1a0;  1 drivers
v0x235beb0_0 .net "s1", 0 0, L_0x272ad00;  1 drivers
v0x235bf70_0 .net "s1inv", 0 0, L_0x277a300;  1 drivers
v0x2350420_0 .net "s2", 0 0, L_0x2779090;  1 drivers
v0x23504e0_0 .net "s2inv", 0 0, L_0x277a3c0;  1 drivers
v0x234b570_0 .net "xorRes", 0 0, L_0x2779740;  1 drivers
S_0x239c250 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x23a2a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27798a0/d .functor XOR 1, L_0x272aa20, L_0x2794ae0, C4<0>, C4<0>;
L_0x27798a0 .delay 1 (40,40,40) L_0x27798a0/d;
L_0x2779960/d .functor XOR 1, L_0x277b830, L_0x27798a0, C4<0>, C4<0>;
L_0x2779960 .delay 1 (40,40,40) L_0x2779960/d;
L_0x2779ac0/d .functor XOR 1, L_0x2779960, L_0x27795b0, C4<0>, C4<0>;
L_0x2779ac0 .delay 1 (40,40,40) L_0x2779ac0/d;
L_0x2779cc0/d .functor AND 1, L_0x277b830, L_0x27798a0, C4<1>, C4<1>;
L_0x2779cc0 .delay 1 (40,40,40) L_0x2779cc0/d;
L_0x2779f30/d .functor AND 1, L_0x2779960, L_0x27795b0, C4<1>, C4<1>;
L_0x2779f30 .delay 1 (40,40,40) L_0x2779f30/d;
L_0x2779fa0/d .functor OR 1, L_0x2779cc0, L_0x2779f30, C4<0>, C4<0>;
L_0x2779fa0 .delay 1 (40,40,40) L_0x2779fa0/d;
v0x238b940_0 .net "AandB", 0 0, L_0x2779cc0;  1 drivers
v0x238ba20_0 .net "BxorSub", 0 0, L_0x27798a0;  1 drivers
v0x238b500_0 .net "a", 0 0, L_0x277b830;  alias, 1 drivers
v0x238b5a0_0 .net "b", 0 0, L_0x272aa20;  alias, 1 drivers
v0x2385b90_0 .net "carryin", 0 0, L_0x27795b0;  alias, 1 drivers
v0x2385c50_0 .net "carryout", 0 0, L_0x2779fa0;  alias, 1 drivers
v0x2385750_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23857f0_0 .net "res", 0 0, L_0x2779ac0;  alias, 1 drivers
v0x237fde0_0 .net "xAorB", 0 0, L_0x2779960;  1 drivers
v0x237fea0_0 .net "xAorBandCin", 0 0, L_0x2779f30;  1 drivers
S_0x234b120 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x23a2ba0 .param/l "i" 0 3 165, +C4<011000>;
S_0x234ad30 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x234b120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x277b8d0/d .functor AND 1, L_0x277e6b0, L_0x277e810, C4<1>, C4<1>;
L_0x277b8d0 .delay 1 (40,40,40) L_0x277b8d0/d;
L_0x277b0b0/d .functor NAND 1, L_0x277e6b0, L_0x277e810, C4<1>, C4<1>;
L_0x277b0b0 .delay 1 (20,20,20) L_0x277b0b0/d;
L_0x27791d0/d .functor OR 1, L_0x277e6b0, L_0x277e810, C4<0>, C4<0>;
L_0x27791d0 .delay 1 (40,40,40) L_0x27791d0/d;
L_0x27793c0/d .functor NOR 1, L_0x277e6b0, L_0x277e810, C4<0>, C4<0>;
L_0x27793c0 .delay 1 (20,20,20) L_0x27793c0/d;
L_0x277c630/d .functor XOR 1, L_0x277e6b0, L_0x277e810, C4<0>, C4<0>;
L_0x277c630 .delay 1 (40,40,40) L_0x277c630/d;
L_0x277d020/d .functor NOT 1, L_0x277c240, C4<0>, C4<0>, C4<0>;
L_0x277d020 .delay 1 (10,10,10) L_0x277d020/d;
L_0x277d180/d .functor NOT 1, L_0x277c2e0, C4<0>, C4<0>, C4<0>;
L_0x277d180 .delay 1 (10,10,10) L_0x277d180/d;
L_0x277d240/d .functor NOT 1, L_0x277c380, C4<0>, C4<0>, C4<0>;
L_0x277d240 .delay 1 (10,10,10) L_0x277d240/d;
L_0x277d3f0/d .functor AND 1, L_0x277c960, L_0x277d020, L_0x277d180, L_0x277d240;
L_0x277d3f0 .delay 1 (80,80,80) L_0x277d3f0/d;
L_0x277d5a0/d .functor AND 1, L_0x277c960, L_0x277c240, L_0x277d180, L_0x277d240;
L_0x277d5a0 .delay 1 (80,80,80) L_0x277d5a0/d;
L_0x277d7b0/d .functor AND 1, L_0x277c630, L_0x277d020, L_0x277c2e0, L_0x277d240;
L_0x277d7b0 .delay 1 (80,80,80) L_0x277d7b0/d;
L_0x277d990/d .functor AND 1, L_0x277c960, L_0x277c240, L_0x277c2e0, L_0x277d240;
L_0x277d990 .delay 1 (80,80,80) L_0x277d990/d;
L_0x277db60/d .functor AND 1, L_0x277b8d0, L_0x277d020, L_0x277d180, L_0x277c380;
L_0x277db60 .delay 1 (80,80,80) L_0x277db60/d;
L_0x277dd40/d .functor AND 1, L_0x277b0b0, L_0x277c240, L_0x277d180, L_0x277c380;
L_0x277dd40 .delay 1 (80,80,80) L_0x277dd40/d;
L_0x277daf0/d .functor AND 1, L_0x27793c0, L_0x277d020, L_0x277c2e0, L_0x277c380;
L_0x277daf0 .delay 1 (80,80,80) L_0x277daf0/d;
L_0x277e120/d .functor AND 1, L_0x27791d0, L_0x277c240, L_0x277c2e0, L_0x277c380;
L_0x277e120 .delay 1 (80,80,80) L_0x277e120/d;
L_0x277e2c0/0/0 .functor OR 1, L_0x277d3f0, L_0x277d5a0, L_0x277d7b0, L_0x277db60;
L_0x277e2c0/0/4 .functor OR 1, L_0x277dd40, L_0x277daf0, L_0x277e120, L_0x277d990;
L_0x277e2c0/d .functor OR 1, L_0x277e2c0/0/0, L_0x277e2c0/0/4, C4<0>, C4<0>;
L_0x277e2c0 .delay 1 (160,160,160) L_0x277e2c0/d;
v0x232d970_0 .net "a", 0 0, L_0x277e6b0;  1 drivers
v0x232da30_0 .net "addSub", 0 0, L_0x277c960;  1 drivers
v0x23283b0_0 .net "andRes", 0 0, L_0x277b8d0;  1 drivers
v0x2328480_0 .net "b", 0 0, L_0x277e810;  1 drivers
v0x2327f60_0 .net "carryIn", 0 0, L_0x277c1a0;  1 drivers
v0x2328000_0 .net "carryOut", 0 0, L_0x277ce20;  1 drivers
v0x2327b70_0 .net "initialResult", 0 0, L_0x277e2c0;  1 drivers
v0x2327c10_0 .net "isAdd", 0 0, L_0x277d3f0;  1 drivers
v0x23225b0_0 .net "isAnd", 0 0, L_0x277db60;  1 drivers
v0x2322650_0 .net "isNand", 0 0, L_0x277dd40;  1 drivers
v0x2322160_0 .net "isNor", 0 0, L_0x277daf0;  1 drivers
v0x2322200_0 .net "isOr", 0 0, L_0x277e120;  1 drivers
v0x2321d70_0 .net "isSLT", 0 0, L_0x277d990;  1 drivers
v0x2321e30_0 .net "isSub", 0 0, L_0x277d5a0;  1 drivers
v0x231b970_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x231ba10_0 .net "isXor", 0 0, L_0x277d7b0;  1 drivers
v0x230fee0_0 .net "nandRes", 0 0, L_0x277b0b0;  1 drivers
v0x230b030_0 .net "norRes", 0 0, L_0x27793c0;  1 drivers
v0x230b0f0_0 .net "orRes", 0 0, L_0x27791d0;  1 drivers
v0x230abe0_0 .net "s0", 0 0, L_0x277c240;  1 drivers
v0x230aca0_0 .net "s0inv", 0 0, L_0x277d020;  1 drivers
v0x230a7f0_0 .net "s1", 0 0, L_0x277c2e0;  1 drivers
v0x230a8b0_0 .net "s1inv", 0 0, L_0x277d180;  1 drivers
v0x2305230_0 .net "s2", 0 0, L_0x277c380;  1 drivers
v0x23052f0_0 .net "s2inv", 0 0, L_0x277d240;  1 drivers
v0x2304de0_0 .net "xorRes", 0 0, L_0x277c630;  1 drivers
S_0x2345320 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x234ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x277c6f0/d .functor XOR 1, L_0x277e810, L_0x2794ae0, C4<0>, C4<0>;
L_0x277c6f0 .delay 1 (40,40,40) L_0x277c6f0/d;
L_0x277c850/d .functor XOR 1, L_0x277e6b0, L_0x277c6f0, C4<0>, C4<0>;
L_0x277c850 .delay 1 (40,40,40) L_0x277c850/d;
L_0x277c960/d .functor XOR 1, L_0x277c850, L_0x277c1a0, C4<0>, C4<0>;
L_0x277c960 .delay 1 (40,40,40) L_0x277c960/d;
L_0x277cb60/d .functor AND 1, L_0x277e6b0, L_0x277c6f0, C4<1>, C4<1>;
L_0x277cb60 .delay 1 (40,40,40) L_0x277cb60/d;
L_0x2779240/d .functor AND 1, L_0x277c850, L_0x277c1a0, C4<1>, C4<1>;
L_0x2779240 .delay 1 (40,40,40) L_0x2779240/d;
L_0x277ce20/d .functor OR 1, L_0x277cb60, L_0x2779240, C4<0>, C4<0>;
L_0x277ce20 .delay 1 (40,40,40) L_0x277ce20/d;
v0x2344f30_0 .net "AandB", 0 0, L_0x277cb60;  1 drivers
v0x2345010_0 .net "BxorSub", 0 0, L_0x277c6f0;  1 drivers
v0x233f970_0 .net "a", 0 0, L_0x277e6b0;  alias, 1 drivers
v0x233fa10_0 .net "b", 0 0, L_0x277e810;  alias, 1 drivers
v0x233f520_0 .net "carryin", 0 0, L_0x277c1a0;  alias, 1 drivers
v0x233f5e0_0 .net "carryout", 0 0, L_0x277ce20;  alias, 1 drivers
v0x233f130_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x233f1d0_0 .net "res", 0 0, L_0x277c960;  alias, 1 drivers
v0x232dd60_0 .net "xAorB", 0 0, L_0x277c850;  1 drivers
v0x232de20_0 .net "xAorBandCin", 0 0, L_0x2779240;  1 drivers
S_0x23049f0 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x233f6a0 .param/l "i" 0 3 165, +C4<011001>;
S_0x248f3c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x23049f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x277e750/d .functor AND 1, L_0x27810f0, L_0x2781250, C4<1>, C4<1>;
L_0x277e750 .delay 1 (40,40,40) L_0x277e750/d;
L_0x277df30/d .functor NAND 1, L_0x27810f0, L_0x2781250, C4<1>, C4<1>;
L_0x277df30 .delay 1 (20,20,20) L_0x277df30/d;
L_0x277c510/d .functor OR 1, L_0x27810f0, L_0x2781250, C4<0>, C4<0>;
L_0x277c510 .delay 1 (40,40,40) L_0x277c510/d;
L_0x277ef60/d .functor NOR 1, L_0x27810f0, L_0x2781250, C4<0>, C4<0>;
L_0x277ef60 .delay 1 (20,20,20) L_0x277ef60/d;
L_0x277f020/d .functor XOR 1, L_0x27810f0, L_0x2781250, C4<0>, C4<0>;
L_0x277f020 .delay 1 (40,40,40) L_0x277f020/d;
L_0x277fa60/d .functor NOT 1, L_0x277ea60, C4<0>, C4<0>, C4<0>;
L_0x277fa60 .delay 1 (10,10,10) L_0x277fa60/d;
L_0x277fbc0/d .functor NOT 1, L_0x277eb00, C4<0>, C4<0>, C4<0>;
L_0x277fbc0 .delay 1 (10,10,10) L_0x277fbc0/d;
L_0x277fc80/d .functor NOT 1, L_0x277eba0, C4<0>, C4<0>, C4<0>;
L_0x277fc80 .delay 1 (10,10,10) L_0x277fc80/d;
L_0x277fe30/d .functor AND 1, L_0x277f3a0, L_0x277fa60, L_0x277fbc0, L_0x277fc80;
L_0x277fe30 .delay 1 (80,80,80) L_0x277fe30/d;
L_0x277ffe0/d .functor AND 1, L_0x277f3a0, L_0x277ea60, L_0x277fbc0, L_0x277fc80;
L_0x277ffe0 .delay 1 (80,80,80) L_0x277ffe0/d;
L_0x27801f0/d .functor AND 1, L_0x277f020, L_0x277fa60, L_0x277eb00, L_0x277fc80;
L_0x27801f0 .delay 1 (80,80,80) L_0x27801f0/d;
L_0x27803d0/d .functor AND 1, L_0x277f3a0, L_0x277ea60, L_0x277eb00, L_0x277fc80;
L_0x27803d0 .delay 1 (80,80,80) L_0x27803d0/d;
L_0x27805a0/d .functor AND 1, L_0x277e750, L_0x277fa60, L_0x277fbc0, L_0x277eba0;
L_0x27805a0 .delay 1 (80,80,80) L_0x27805a0/d;
L_0x2780780/d .functor AND 1, L_0x277df30, L_0x277ea60, L_0x277fbc0, L_0x277eba0;
L_0x2780780 .delay 1 (80,80,80) L_0x2780780/d;
L_0x2780530/d .functor AND 1, L_0x277ef60, L_0x277fa60, L_0x277eb00, L_0x277eba0;
L_0x2780530 .delay 1 (80,80,80) L_0x2780530/d;
L_0x2780b60/d .functor AND 1, L_0x277c510, L_0x277ea60, L_0x277eb00, L_0x277eba0;
L_0x2780b60 .delay 1 (80,80,80) L_0x2780b60/d;
L_0x2780d00/0/0 .functor OR 1, L_0x277fe30, L_0x277ffe0, L_0x27801f0, L_0x27805a0;
L_0x2780d00/0/4 .functor OR 1, L_0x2780780, L_0x2780530, L_0x2780b60, L_0x27803d0;
L_0x2780d00/d .functor OR 1, L_0x2780d00/0/0, L_0x2780d00/0/4, C4<0>, C4<0>;
L_0x2780d00 .delay 1 (160,160,160) L_0x2780d00/d;
v0x2482fe0_0 .net "a", 0 0, L_0x27810f0;  1 drivers
v0x24830a0_0 .net "addSub", 0 0, L_0x277f3a0;  1 drivers
v0x247cc10_0 .net "andRes", 0 0, L_0x277e750;  1 drivers
v0x247cce0_0 .net "b", 0 0, L_0x2781250;  1 drivers
v0x2471180_0 .net "carryIn", 0 0, L_0x277e9c0;  1 drivers
v0x2471220_0 .net "carryOut", 0 0, L_0x277f860;  1 drivers
v0x246c2d0_0 .net "initialResult", 0 0, L_0x2780d00;  1 drivers
v0x246c370_0 .net "isAdd", 0 0, L_0x277fe30;  1 drivers
v0x246be80_0 .net "isAnd", 0 0, L_0x27805a0;  1 drivers
v0x246bf20_0 .net "isNand", 0 0, L_0x2780780;  1 drivers
v0x246ba90_0 .net "isNor", 0 0, L_0x2780530;  1 drivers
v0x246bb30_0 .net "isOr", 0 0, L_0x2780b60;  1 drivers
v0x2466500_0 .net "isSLT", 0 0, L_0x27803d0;  1 drivers
v0x24665c0_0 .net "isSub", 0 0, L_0x277ffe0;  1 drivers
v0x24660b0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2466150_0 .net "isXor", 0 0, L_0x27801f0;  1 drivers
v0x2465cc0_0 .net "nandRes", 0 0, L_0x277df30;  1 drivers
v0x2460730_0 .net "norRes", 0 0, L_0x277ef60;  1 drivers
v0x24607f0_0 .net "orRes", 0 0, L_0x277c510;  1 drivers
v0x24602e0_0 .net "s0", 0 0, L_0x277ea60;  1 drivers
v0x24603a0_0 .net "s0inv", 0 0, L_0x277fa60;  1 drivers
v0x245f880_0 .net "s1", 0 0, L_0x277eb00;  1 drivers
v0x245f940_0 .net "s1inv", 0 0, L_0x277fbc0;  1 drivers
v0x244ef90_0 .net "s2", 0 0, L_0x277eba0;  1 drivers
v0x244f050_0 .net "s2inv", 0 0, L_0x277fc80;  1 drivers
v0x244eb40_0 .net "xorRes", 0 0, L_0x277f020;  1 drivers
S_0x248eb80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x248f3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x277f180/d .functor XOR 1, L_0x2781250, L_0x2794ae0, C4<0>, C4<0>;
L_0x277f180 .delay 1 (40,40,40) L_0x277f180/d;
L_0x277f240/d .functor XOR 1, L_0x27810f0, L_0x277f180, C4<0>, C4<0>;
L_0x277f240 .delay 1 (40,40,40) L_0x277f240/d;
L_0x277f3a0/d .functor XOR 1, L_0x277f240, L_0x277e9c0, C4<0>, C4<0>;
L_0x277f3a0 .delay 1 (40,40,40) L_0x277f3a0/d;
L_0x277f5a0/d .functor AND 1, L_0x27810f0, L_0x277f180, C4<1>, C4<1>;
L_0x277f5a0 .delay 1 (40,40,40) L_0x277f5a0/d;
L_0x277c580/d .functor AND 1, L_0x277f240, L_0x277e9c0, C4<1>, C4<1>;
L_0x277c580 .delay 1 (40,40,40) L_0x277c580/d;
L_0x277f860/d .functor OR 1, L_0x277f5a0, L_0x277c580, C4<0>, C4<0>;
L_0x277f860 .delay 1 (40,40,40) L_0x277f860/d;
v0x24895f0_0 .net "AandB", 0 0, L_0x277f5a0;  1 drivers
v0x24896d0_0 .net "BxorSub", 0 0, L_0x277f180;  1 drivers
v0x24891a0_0 .net "a", 0 0, L_0x27810f0;  alias, 1 drivers
v0x2489240_0 .net "b", 0 0, L_0x2781250;  alias, 1 drivers
v0x2488db0_0 .net "carryin", 0 0, L_0x277e9c0;  alias, 1 drivers
v0x2488e70_0 .net "carryout", 0 0, L_0x277f860;  alias, 1 drivers
v0x2483820_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24838c0_0 .net "res", 0 0, L_0x277f3a0;  alias, 1 drivers
v0x24833d0_0 .net "xAorB", 0 0, L_0x277f240;  1 drivers
v0x2483490_0 .net "xAorBandCin", 0 0, L_0x277c580;  1 drivers
S_0x244e750 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2466680 .param/l "i" 0 3 165, +C4<011010>;
S_0x24491c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x244e750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2781190/d .functor AND 1, L_0x2783bb0, L_0x2783d10, C4<1>, C4<1>;
L_0x2781190 .delay 1 (40,40,40) L_0x2781190/d;
L_0x2780970/d .functor NAND 1, L_0x2783bb0, L_0x2783d10, C4<1>, C4<1>;
L_0x2780970 .delay 1 (20,20,20) L_0x2780970/d;
L_0x277ece0/d .functor OR 1, L_0x2783bb0, L_0x2783d10, C4<0>, C4<0>;
L_0x277ece0 .delay 1 (40,40,40) L_0x277ece0/d;
L_0x27819d0/d .functor NOR 1, L_0x2783bb0, L_0x2783d10, C4<0>, C4<0>;
L_0x27819d0 .delay 1 (20,20,20) L_0x27819d0/d;
L_0x2781a90/d .functor XOR 1, L_0x2783bb0, L_0x2783d10, C4<0>, C4<0>;
L_0x2781a90 .delay 1 (40,40,40) L_0x2781a90/d;
L_0x2782520/d .functor NOT 1, L_0x27814a0, C4<0>, C4<0>, C4<0>;
L_0x2782520 .delay 1 (10,10,10) L_0x2782520/d;
L_0x2782680/d .functor NOT 1, L_0x2781540, C4<0>, C4<0>, C4<0>;
L_0x2782680 .delay 1 (10,10,10) L_0x2782680/d;
L_0x2782740/d .functor NOT 1, L_0x27815e0, C4<0>, C4<0>, C4<0>;
L_0x2782740 .delay 1 (10,10,10) L_0x2782740/d;
L_0x27828f0/d .functor AND 1, L_0x2781e60, L_0x2782520, L_0x2782680, L_0x2782740;
L_0x27828f0 .delay 1 (80,80,80) L_0x27828f0/d;
L_0x2782aa0/d .functor AND 1, L_0x2781e60, L_0x27814a0, L_0x2782680, L_0x2782740;
L_0x2782aa0 .delay 1 (80,80,80) L_0x2782aa0/d;
L_0x2782cb0/d .functor AND 1, L_0x2781a90, L_0x2782520, L_0x2781540, L_0x2782740;
L_0x2782cb0 .delay 1 (80,80,80) L_0x2782cb0/d;
L_0x2782e90/d .functor AND 1, L_0x2781e60, L_0x27814a0, L_0x2781540, L_0x2782740;
L_0x2782e90 .delay 1 (80,80,80) L_0x2782e90/d;
L_0x2783060/d .functor AND 1, L_0x2781190, L_0x2782520, L_0x2782680, L_0x27815e0;
L_0x2783060 .delay 1 (80,80,80) L_0x2783060/d;
L_0x2783240/d .functor AND 1, L_0x2780970, L_0x27814a0, L_0x2782680, L_0x27815e0;
L_0x2783240 .delay 1 (80,80,80) L_0x2783240/d;
L_0x2782ff0/d .functor AND 1, L_0x27819d0, L_0x2782520, L_0x2781540, L_0x27815e0;
L_0x2782ff0 .delay 1 (80,80,80) L_0x2782ff0/d;
L_0x2783620/d .functor AND 1, L_0x277ece0, L_0x27814a0, L_0x2781540, L_0x27815e0;
L_0x2783620 .delay 1 (80,80,80) L_0x2783620/d;
L_0x27837c0/0/0 .functor OR 1, L_0x27828f0, L_0x2782aa0, L_0x2782cb0, L_0x2783060;
L_0x27837c0/0/4 .functor OR 1, L_0x2783240, L_0x2782ff0, L_0x2783620, L_0x2782e90;
L_0x27837c0/d .functor OR 1, L_0x27837c0/0/0, L_0x27837c0/0/4, C4<0>, C4<0>;
L_0x27837c0 .delay 1 (160,160,160) L_0x27837c0/d;
v0x242ba50_0 .net "a", 0 0, L_0x2783bb0;  1 drivers
v0x242bb10_0 .net "addSub", 0 0, L_0x2781e60;  1 drivers
v0x242b660_0 .net "andRes", 0 0, L_0x2781190;  1 drivers
v0x242b730_0 .net "b", 0 0, L_0x2783d10;  1 drivers
v0x24260a0_0 .net "carryIn", 0 0, L_0x2781400;  1 drivers
v0x2426140_0 .net "carryOut", 0 0, L_0x2782320;  1 drivers
v0x2425c50_0 .net "initialResult", 0 0, L_0x27837c0;  1 drivers
v0x2425cf0_0 .net "isAdd", 0 0, L_0x27828f0;  1 drivers
v0x2425860_0 .net "isAnd", 0 0, L_0x2783060;  1 drivers
v0x2425900_0 .net "isNand", 0 0, L_0x2783240;  1 drivers
v0x24202a0_0 .net "isNor", 0 0, L_0x2782ff0;  1 drivers
v0x2420340_0 .net "isOr", 0 0, L_0x2783620;  1 drivers
v0x241f410_0 .net "isSLT", 0 0, L_0x2782e90;  1 drivers
v0x241f4d0_0 .net "isSub", 0 0, L_0x2782aa0;  1 drivers
v0x240eb00_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x240eba0_0 .net "isXor", 0 0, L_0x2782cb0;  1 drivers
v0x240e6b0_0 .net "nandRes", 0 0, L_0x2780970;  1 drivers
v0x240e2c0_0 .net "norRes", 0 0, L_0x27819d0;  1 drivers
v0x240e380_0 .net "orRes", 0 0, L_0x277ece0;  1 drivers
v0x2408d00_0 .net "s0", 0 0, L_0x27814a0;  1 drivers
v0x2408dc0_0 .net "s0inv", 0 0, L_0x2782520;  1 drivers
v0x24088b0_0 .net "s1", 0 0, L_0x2781540;  1 drivers
v0x2408970_0 .net "s1inv", 0 0, L_0x2782680;  1 drivers
v0x24084c0_0 .net "s2", 0 0, L_0x27815e0;  1 drivers
v0x2408580_0 .net "s2inv", 0 0, L_0x2782740;  1 drivers
v0x2402f00_0 .net "xorRes", 0 0, L_0x2781a90;  1 drivers
S_0x2448980 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x24491c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2781bf0/d .functor XOR 1, L_0x2783d10, L_0x2794ae0, C4<0>, C4<0>;
L_0x2781bf0 .delay 1 (40,40,40) L_0x2781bf0/d;
L_0x2781cb0/d .functor XOR 1, L_0x2783bb0, L_0x2781bf0, C4<0>, C4<0>;
L_0x2781cb0 .delay 1 (40,40,40) L_0x2781cb0/d;
L_0x2781e60/d .functor XOR 1, L_0x2781cb0, L_0x2781400, C4<0>, C4<0>;
L_0x2781e60 .delay 1 (40,40,40) L_0x2781e60/d;
L_0x2782060/d .functor AND 1, L_0x2783bb0, L_0x2781bf0, C4<1>, C4<1>;
L_0x2782060 .delay 1 (40,40,40) L_0x2782060/d;
L_0x277ed50/d .functor AND 1, L_0x2781cb0, L_0x2781400, C4<1>, C4<1>;
L_0x277ed50 .delay 1 (40,40,40) L_0x277ed50/d;
L_0x2782320/d .functor OR 1, L_0x2782060, L_0x277ed50, C4<0>, C4<0>;
L_0x2782320 .delay 1 (40,40,40) L_0x2782320/d;
v0x24433f0_0 .net "AandB", 0 0, L_0x2782060;  1 drivers
v0x24434d0_0 .net "BxorSub", 0 0, L_0x2781bf0;  1 drivers
v0x2442fa0_0 .net "a", 0 0, L_0x2783bb0;  alias, 1 drivers
v0x2443040_0 .net "b", 0 0, L_0x2783d10;  alias, 1 drivers
v0x2442bb0_0 .net "carryin", 0 0, L_0x2781400;  alias, 1 drivers
v0x2442c70_0 .net "carryout", 0 0, L_0x2782320;  alias, 1 drivers
v0x243c7e0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x243c880_0 .net "res", 0 0, L_0x2781e60;  alias, 1 drivers
v0x242bea0_0 .net "xAorB", 0 0, L_0x2781cb0;  1 drivers
v0x242bf60_0 .net "xAorBandCin", 0 0, L_0x277ed50;  1 drivers
S_0x2402ab0 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x241f590 .param/l "i" 0 3 165, +C4<011011>;
S_0x24026c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2402ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2783c50/d .functor AND 1, L_0x2786650, L_0x27867b0, C4<1>, C4<1>;
L_0x2783c50 .delay 1 (40,40,40) L_0x2783c50/d;
L_0x2781880/d .functor NAND 1, L_0x2786650, L_0x27867b0, C4<1>, C4<1>;
L_0x2781880 .delay 1 (20,20,20) L_0x2781880/d;
L_0x2781720/d .functor OR 1, L_0x2786650, L_0x27867b0, C4<0>, C4<0>;
L_0x2781720 .delay 1 (40,40,40) L_0x2781720/d;
L_0x2784470/d .functor NOR 1, L_0x2786650, L_0x27867b0, C4<0>, C4<0>;
L_0x2784470 .delay 1 (20,20,20) L_0x2784470/d;
L_0x2784530/d .functor XOR 1, L_0x2786650, L_0x27867b0, C4<0>, C4<0>;
L_0x2784530 .delay 1 (40,40,40) L_0x2784530/d;
L_0x2784fc0/d .functor NOT 1, L_0x275bc40, C4<0>, C4<0>, C4<0>;
L_0x2784fc0 .delay 1 (10,10,10) L_0x2784fc0/d;
L_0x2785120/d .functor NOT 1, L_0x2783ec0, C4<0>, C4<0>, C4<0>;
L_0x2785120 .delay 1 (10,10,10) L_0x2785120/d;
L_0x27851e0/d .functor NOT 1, L_0x2783f60, C4<0>, C4<0>, C4<0>;
L_0x27851e0 .delay 1 (10,10,10) L_0x27851e0/d;
L_0x2785390/d .functor AND 1, L_0x2784900, L_0x2784fc0, L_0x2785120, L_0x27851e0;
L_0x2785390 .delay 1 (80,80,80) L_0x2785390/d;
L_0x2785540/d .functor AND 1, L_0x2784900, L_0x275bc40, L_0x2785120, L_0x27851e0;
L_0x2785540 .delay 1 (80,80,80) L_0x2785540/d;
L_0x2785750/d .functor AND 1, L_0x2784530, L_0x2784fc0, L_0x2783ec0, L_0x27851e0;
L_0x2785750 .delay 1 (80,80,80) L_0x2785750/d;
L_0x2785930/d .functor AND 1, L_0x2784900, L_0x275bc40, L_0x2783ec0, L_0x27851e0;
L_0x2785930 .delay 1 (80,80,80) L_0x2785930/d;
L_0x2785b00/d .functor AND 1, L_0x2783c50, L_0x2784fc0, L_0x2785120, L_0x2783f60;
L_0x2785b00 .delay 1 (80,80,80) L_0x2785b00/d;
L_0x2785ce0/d .functor AND 1, L_0x2781880, L_0x275bc40, L_0x2785120, L_0x2783f60;
L_0x2785ce0 .delay 1 (80,80,80) L_0x2785ce0/d;
L_0x2785a90/d .functor AND 1, L_0x2784470, L_0x2784fc0, L_0x2783ec0, L_0x2783f60;
L_0x2785a90 .delay 1 (80,80,80) L_0x2785a90/d;
L_0x27860c0/d .functor AND 1, L_0x2781720, L_0x275bc40, L_0x2783ec0, L_0x2783f60;
L_0x27860c0 .delay 1 (80,80,80) L_0x27860c0/d;
L_0x2786260/0/0 .functor OR 1, L_0x2785390, L_0x2785540, L_0x2785750, L_0x2785b00;
L_0x2786260/0/4 .functor OR 1, L_0x2785ce0, L_0x2785a90, L_0x27860c0, L_0x2785930;
L_0x2786260/d .functor OR 1, L_0x2786260/0/0, L_0x2786260/0/4, C4<0>, C4<0>;
L_0x2786260 .delay 1 (160,160,160) L_0x2786260/d;
v0x23dfe10_0 .net "a", 0 0, L_0x2786650;  1 drivers
v0x23dfed0_0 .net "addSub", 0 0, L_0x2784900;  1 drivers
v0x23df9d0_0 .net "andRes", 0 0, L_0x2783c50;  1 drivers
v0x23dfaa0_0 .net "b", 0 0, L_0x27867b0;  1 drivers
v0x23df5e0_0 .net "carryIn", 0 0, L_0x275bb10;  1 drivers
v0x23df680_0 .net "carryOut", 0 0, L_0x2784dc0;  1 drivers
v0x2591830_0 .net "initialResult", 0 0, L_0x2786260;  1 drivers
v0x25918d0_0 .net "isAdd", 0 0, L_0x2785390;  1 drivers
v0x2591970_0 .net "isAnd", 0 0, L_0x2785b00;  1 drivers
v0x2597900_0 .net "isNand", 0 0, L_0x2785ce0;  1 drivers
v0x25979a0_0 .net "isNor", 0 0, L_0x2785a90;  1 drivers
v0x2597a40_0 .net "isOr", 0 0, L_0x27860c0;  1 drivers
v0x257a540_0 .net "isSLT", 0 0, L_0x2785930;  1 drivers
v0x257a600_0 .net "isSub", 0 0, L_0x2785540;  1 drivers
v0x2574820_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x25748c0_0 .net "isXor", 0 0, L_0x2785750;  1 drivers
v0x2557490_0 .net "nandRes", 0 0, L_0x2781880;  1 drivers
v0x253a130_0 .net "norRes", 0 0, L_0x2784470;  1 drivers
v0x253a1d0_0 .net "orRes", 0 0, L_0x2781720;  1 drivers
v0x2534410_0 .net "s0", 0 0, L_0x275bc40;  1 drivers
v0x25344d0_0 .net "s0inv", 0 0, L_0x2784fc0;  1 drivers
v0x2517040_0 .net "s1", 0 0, L_0x2783ec0;  1 drivers
v0x2517100_0 .net "s1inv", 0 0, L_0x2785120;  1 drivers
v0x24f9cf0_0 .net "s2", 0 0, L_0x2783f60;  1 drivers
v0x24f9db0_0 .net "s2inv", 0 0, L_0x27851e0;  1 drivers
v0x23b38c0_0 .net "xorRes", 0 0, L_0x2784530;  1 drivers
S_0x23eb9b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x24026c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2784690/d .functor XOR 1, L_0x27867b0, L_0x2794ae0, C4<0>, C4<0>;
L_0x2784690 .delay 1 (40,40,40) L_0x2784690/d;
L_0x2784750/d .functor XOR 1, L_0x2786650, L_0x2784690, C4<0>, C4<0>;
L_0x2784750 .delay 1 (40,40,40) L_0x2784750/d;
L_0x2784900/d .functor XOR 1, L_0x2784750, L_0x275bb10, C4<0>, C4<0>;
L_0x2784900 .delay 1 (40,40,40) L_0x2784900/d;
L_0x2784b00/d .functor AND 1, L_0x2786650, L_0x2784690, C4<1>, C4<1>;
L_0x2784b00 .delay 1 (40,40,40) L_0x2784b00/d;
L_0x2781790/d .functor AND 1, L_0x2784750, L_0x275bb10, C4<1>, C4<1>;
L_0x2781790 .delay 1 (40,40,40) L_0x2781790/d;
L_0x2784dc0/d .functor OR 1, L_0x2784b00, L_0x2781790, C4<0>, C4<0>;
L_0x2784dc0 .delay 1 (40,40,40) L_0x2784dc0/d;
v0x23eb570_0 .net "AandB", 0 0, L_0x2784b00;  1 drivers
v0x23eb650_0 .net "BxorSub", 0 0, L_0x2784690;  1 drivers
v0x23eb180_0 .net "a", 0 0, L_0x2786650;  alias, 1 drivers
v0x23eb220_0 .net "b", 0 0, L_0x27867b0;  alias, 1 drivers
v0x23e5be0_0 .net "carryin", 0 0, L_0x275bb10;  alias, 1 drivers
v0x23e5ca0_0 .net "carryout", 0 0, L_0x2784dc0;  alias, 1 drivers
v0x23e57a0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23e5840_0 .net "res", 0 0, L_0x2784900;  alias, 1 drivers
v0x23e53b0_0 .net "xAorB", 0 0, L_0x2784750;  1 drivers
v0x23e5470_0 .net "xAorBandCin", 0 0, L_0x2781790;  1 drivers
S_0x2396530 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x23f6460 .param/l "i" 0 3 165, +C4<011100>;
S_0x2379210 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2396530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27866f0/d .functor AND 1, L_0x27892d0, L_0x2789430, C4<1>, C4<1>;
L_0x27866f0 .delay 1 (40,40,40) L_0x27866f0/d;
L_0x2785ed0/d .functor NAND 1, L_0x27892d0, L_0x2789430, C4<1>, C4<1>;
L_0x2785ed0 .delay 1 (20,20,20) L_0x2785ed0/d;
L_0x27840a0/d .functor OR 1, L_0x27892d0, L_0x2789430, C4<0>, C4<0>;
L_0x27840a0 .delay 1 (40,40,40) L_0x27840a0/d;
L_0x27842e0/d .functor NOR 1, L_0x27892d0, L_0x2789430, C4<0>, C4<0>;
L_0x27842e0 .delay 1 (20,20,20) L_0x27842e0/d;
L_0x27843f0/d .functor XOR 1, L_0x27892d0, L_0x2789430, C4<0>, C4<0>;
L_0x27843f0 .delay 1 (40,40,40) L_0x27843f0/d;
L_0x2787c40/d .functor NOT 1, L_0x2786e10, C4<0>, C4<0>, C4<0>;
L_0x2787c40 .delay 1 (10,10,10) L_0x2787c40/d;
L_0x2787da0/d .functor NOT 1, L_0x2786eb0, C4<0>, C4<0>, C4<0>;
L_0x2787da0 .delay 1 (10,10,10) L_0x2787da0/d;
L_0x2787e60/d .functor NOT 1, L_0x2786f50, C4<0>, C4<0>, C4<0>;
L_0x2787e60 .delay 1 (10,10,10) L_0x2787e60/d;
L_0x2788010/d .functor AND 1, L_0x2787580, L_0x2787c40, L_0x2787da0, L_0x2787e60;
L_0x2788010 .delay 1 (80,80,80) L_0x2788010/d;
L_0x27881c0/d .functor AND 1, L_0x2787580, L_0x2786e10, L_0x2787da0, L_0x2787e60;
L_0x27881c0 .delay 1 (80,80,80) L_0x27881c0/d;
L_0x27883d0/d .functor AND 1, L_0x27843f0, L_0x2787c40, L_0x2786eb0, L_0x2787e60;
L_0x27883d0 .delay 1 (80,80,80) L_0x27883d0/d;
L_0x27885b0/d .functor AND 1, L_0x2787580, L_0x2786e10, L_0x2786eb0, L_0x2787e60;
L_0x27885b0 .delay 1 (80,80,80) L_0x27885b0/d;
L_0x2788780/d .functor AND 1, L_0x27866f0, L_0x2787c40, L_0x2787da0, L_0x2786f50;
L_0x2788780 .delay 1 (80,80,80) L_0x2788780/d;
L_0x2788960/d .functor AND 1, L_0x2785ed0, L_0x2786e10, L_0x2787da0, L_0x2786f50;
L_0x2788960 .delay 1 (80,80,80) L_0x2788960/d;
L_0x2788710/d .functor AND 1, L_0x27842e0, L_0x2787c40, L_0x2786eb0, L_0x2786f50;
L_0x2788710 .delay 1 (80,80,80) L_0x2788710/d;
L_0x2788d40/d .functor AND 1, L_0x27840a0, L_0x2786e10, L_0x2786eb0, L_0x2786f50;
L_0x2788d40 .delay 1 (80,80,80) L_0x2788d40/d;
L_0x2788ee0/0/0 .functor OR 1, L_0x2788010, L_0x27881c0, L_0x27883d0, L_0x2788780;
L_0x2788ee0/0/4 .functor OR 1, L_0x2788960, L_0x2788710, L_0x2788d40, L_0x27885b0;
L_0x2788ee0/d .functor OR 1, L_0x2788ee0/0/0, L_0x2788ee0/0/4, C4<0>, C4<0>;
L_0x2788ee0 .delay 1 (160,160,160) L_0x2788ee0/d;
v0x2453e40_0 .net "a", 0 0, L_0x27892d0;  1 drivers
v0x2453f00_0 .net "addSub", 0 0, L_0x2787580;  1 drivers
v0x2436ac0_0 .net "andRes", 0 0, L_0x27866f0;  1 drivers
v0x2436b90_0 .net "b", 0 0, L_0x2789430;  1 drivers
v0x24196f0_0 .net "carryIn", 0 0, L_0x2786d70;  1 drivers
v0x2419790_0 .net "carryOut", 0 0, L_0x2787a40;  1 drivers
v0x24139d0_0 .net "initialResult", 0 0, L_0x2788ee0;  1 drivers
v0x2413a70_0 .net "isAdd", 0 0, L_0x2788010;  1 drivers
v0x2413b10_0 .net "isAnd", 0 0, L_0x2788780;  1 drivers
v0x23f65a0_0 .net "isNand", 0 0, L_0x2788960;  1 drivers
v0x23f6640_0 .net "isNor", 0 0, L_0x2788710;  1 drivers
v0x23f66e0_0 .net "isOr", 0 0, L_0x2788d40;  1 drivers
v0x2574540_0 .net "isSLT", 0 0, L_0x27885b0;  1 drivers
v0x2574600_0 .net "isSub", 0 0, L_0x27881c0;  1 drivers
v0x23b35e0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23b3680_0 .net "isXor", 0 0, L_0x27883d0;  1 drivers
v0x23b3740_0 .net "nandRes", 0 0, L_0x2785ed0;  1 drivers
v0x230fc70_0 .net "norRes", 0 0, L_0x27842e0;  1 drivers
v0x24136f0_0 .net "orRes", 0 0, L_0x27840a0;  1 drivers
v0x24137b0_0 .net "s0", 0 0, L_0x2786e10;  1 drivers
v0x23dec50_0 .net "s0inv", 0 0, L_0x2787c40;  1 drivers
v0x23ded10_0 .net "s1", 0 0, L_0x2786eb0;  1 drivers
v0x24ca8e0_0 .net "s1inv", 0 0, L_0x2787da0;  1 drivers
v0x24ca9a0_0 .net "s2", 0 0, L_0x2786f50;  1 drivers
v0x24caa60_0 .net "s2inv", 0 0, L_0x2787e60;  1 drivers
v0x24c9d10_0 .net "xorRes", 0 0, L_0x27843f0;  1 drivers
S_0x2356190 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2379210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2787310/d .functor XOR 1, L_0x2789430, L_0x2794ae0, C4<0>, C4<0>;
L_0x2787310 .delay 1 (40,40,40) L_0x2787310/d;
L_0x2787470/d .functor XOR 1, L_0x27892d0, L_0x2787310, C4<0>, C4<0>;
L_0x2787470 .delay 1 (40,40,40) L_0x2787470/d;
L_0x2787580/d .functor XOR 1, L_0x2787470, L_0x2786d70, C4<0>, C4<0>;
L_0x2787580 .delay 1 (40,40,40) L_0x2787580/d;
L_0x2787780/d .functor AND 1, L_0x27892d0, L_0x2787310, C4<1>, C4<1>;
L_0x2787780 .delay 1 (40,40,40) L_0x2787780/d;
L_0x2784110/d .functor AND 1, L_0x2787470, L_0x2786d70, C4<1>, C4<1>;
L_0x2784110 .delay 1 (40,40,40) L_0x2784110/d;
L_0x2787a40/d .functor OR 1, L_0x2787780, L_0x2784110, C4<0>, C4<0>;
L_0x2787a40 .delay 1 (40,40,40) L_0x2787a40/d;
v0x2338d60_0 .net "AandB", 0 0, L_0x2787780;  1 drivers
v0x2338e40_0 .net "BxorSub", 0 0, L_0x2787310;  1 drivers
v0x2333040_0 .net "a", 0 0, L_0x27892d0;  alias, 1 drivers
v0x2333110_0 .net "b", 0 0, L_0x2789430;  alias, 1 drivers
v0x2315c50_0 .net "carryin", 0 0, L_0x2786d70;  alias, 1 drivers
v0x2315d10_0 .net "carryout", 0 0, L_0x2787a40;  alias, 1 drivers
v0x2476ef0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2476f90_0 .net "res", 0 0, L_0x2787580;  alias, 1 drivers
v0x2459b60_0 .net "xAorB", 0 0, L_0x2787470;  1 drivers
v0x2459c20_0 .net "xAorBandCin", 0 0, L_0x2784110;  1 drivers
S_0x24c9140 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2453fd0 .param/l "i" 0 3 165, +C4<011101>;
S_0x24c8570 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x24c9140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2789370/d .functor AND 1, L_0x278bd80, L_0x278bee0, C4<1>, C4<1>;
L_0x2789370 .delay 1 (40,40,40) L_0x2789370/d;
L_0x2788b50/d .functor NAND 1, L_0x278bd80, L_0x278bee0, C4<1>, C4<1>;
L_0x2788b50 .delay 1 (20,20,20) L_0x2788b50/d;
L_0x2787240/d .functor OR 1, L_0x278bd80, L_0x278bee0, C4<0>, C4<0>;
L_0x2787240 .delay 1 (40,40,40) L_0x2787240/d;
L_0x2787120/d .functor NOR 1, L_0x278bd80, L_0x278bee0, C4<0>, C4<0>;
L_0x2787120 .delay 1 (20,20,20) L_0x2787120/d;
L_0x2789c40/d .functor XOR 1, L_0x278bd80, L_0x278bee0, C4<0>, C4<0>;
L_0x2789c40 .delay 1 (40,40,40) L_0x2789c40/d;
L_0x278a6f0/d .functor NOT 1, L_0x278c1c0, C4<0>, C4<0>, C4<0>;
L_0x278a6f0 .delay 1 (10,10,10) L_0x278a6f0/d;
L_0x278a850/d .functor NOT 1, L_0x27895e0, C4<0>, C4<0>, C4<0>;
L_0x278a850 .delay 1 (10,10,10) L_0x278a850/d;
L_0x278a910/d .functor NOT 1, L_0x2789680, C4<0>, C4<0>, C4<0>;
L_0x278a910 .delay 1 (10,10,10) L_0x278a910/d;
L_0x278aac0/d .functor AND 1, L_0x278a010, L_0x278a6f0, L_0x278a850, L_0x278a910;
L_0x278aac0 .delay 1 (80,80,80) L_0x278aac0/d;
L_0x278acc0/d .functor AND 1, L_0x278a010, L_0x278c1c0, L_0x278a850, L_0x278a910;
L_0x278acc0 .delay 1 (80,80,80) L_0x278acc0/d;
L_0x278aed0/d .functor AND 1, L_0x2789c40, L_0x278a6f0, L_0x27895e0, L_0x278a910;
L_0x278aed0 .delay 1 (80,80,80) L_0x278aed0/d;
L_0x278b0b0/d .functor AND 1, L_0x278a010, L_0x278c1c0, L_0x27895e0, L_0x278a910;
L_0x278b0b0 .delay 1 (80,80,80) L_0x278b0b0/d;
L_0x278b280/d .functor AND 1, L_0x2789370, L_0x278a6f0, L_0x278a850, L_0x2789680;
L_0x278b280 .delay 1 (80,80,80) L_0x278b280/d;
L_0x278b460/d .functor AND 1, L_0x2788b50, L_0x278c1c0, L_0x278a850, L_0x2789680;
L_0x278b460 .delay 1 (80,80,80) L_0x278b460/d;
L_0x278b210/d .functor AND 1, L_0x2787120, L_0x278a6f0, L_0x27895e0, L_0x2789680;
L_0x278b210 .delay 1 (80,80,80) L_0x278b210/d;
L_0x278b7f0/d .functor AND 1, L_0x2787240, L_0x278c1c0, L_0x27895e0, L_0x2789680;
L_0x278b7f0 .delay 1 (80,80,80) L_0x278b7f0/d;
L_0x278b990/0/0 .functor OR 1, L_0x278aac0, L_0x278acc0, L_0x278aed0, L_0x278b280;
L_0x278b990/0/4 .functor OR 1, L_0x278b460, L_0x278b210, L_0x278b7f0, L_0x278b0b0;
L_0x278b990/d .functor OR 1, L_0x278b990/0/0, L_0x278b990/0/4, C4<0>, C4<0>;
L_0x278b990 .delay 1 (160,160,160) L_0x278b990/d;
v0x24c32c0_0 .net "a", 0 0, L_0x278bd80;  1 drivers
v0x24c3380_0 .net "addSub", 0 0, L_0x278a010;  1 drivers
v0x24c26f0_0 .net "andRes", 0 0, L_0x2789370;  1 drivers
v0x24c27c0_0 .net "b", 0 0, L_0x278bee0;  1 drivers
v0x24c1b20_0 .net "carryIn", 0 0, L_0x278c090;  1 drivers
v0x24c1bc0_0 .net "carryOut", 0 0, L_0x278a4f0;  1 drivers
v0x24c1c90_0 .net "initialResult", 0 0, L_0x278b990;  1 drivers
v0x24c0f50_0 .net "isAdd", 0 0, L_0x278aac0;  1 drivers
v0x24c0ff0_0 .net "isAnd", 0 0, L_0x278b280;  1 drivers
v0x24c1090_0 .net "isNand", 0 0, L_0x278b460;  1 drivers
v0x24c0380_0 .net "isNor", 0 0, L_0x278b210;  1 drivers
v0x24c0420_0 .net "isOr", 0 0, L_0x278b7f0;  1 drivers
v0x24c04e0_0 .net "isSLT", 0 0, L_0x278b0b0;  1 drivers
v0x2419000_0 .net "isSub", 0 0, L_0x278acc0;  1 drivers
v0x24190c0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x2419160_0 .net "isXor", 0 0, L_0x278aed0;  1 drivers
v0x241ed20_0 .net "nandRes", 0 0, L_0x2788b50;  1 drivers
v0x242a620_0 .net "norRes", 0 0, L_0x2787120;  1 drivers
v0x242a6e0_0 .net "orRes", 0 0, L_0x2787240;  1 drivers
v0x242a7a0_0 .net "s0", 0 0, L_0x278c1c0;  1 drivers
v0x24363d0_0 .net "s0inv", 0 0, L_0x278a6f0;  1 drivers
v0x2436490_0 .net "s1", 0 0, L_0x27895e0;  1 drivers
v0x2436550_0 .net "s1inv", 0 0, L_0x278a850;  1 drivers
v0x2441bb0_0 .net "s2", 0 0, L_0x2789680;  1 drivers
v0x2441c70_0 .net "s2inv", 0 0, L_0x278a910;  1 drivers
v0x2441d30_0 .net "xorRes", 0 0, L_0x2789c40;  1 drivers
S_0x24c6dd0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x24c8570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2789da0/d .functor XOR 1, L_0x278bee0, L_0x2794ae0, C4<0>, C4<0>;
L_0x2789da0 .delay 1 (40,40,40) L_0x2789da0/d;
L_0x2789e60/d .functor XOR 1, L_0x278bd80, L_0x2789da0, C4<0>, C4<0>;
L_0x2789e60 .delay 1 (40,40,40) L_0x2789e60/d;
L_0x278a010/d .functor XOR 1, L_0x2789e60, L_0x278c090, C4<0>, C4<0>;
L_0x278a010 .delay 1 (40,40,40) L_0x278a010/d;
L_0x278a210/d .functor AND 1, L_0x278bd80, L_0x2789da0, C4<1>, C4<1>;
L_0x278a210 .delay 1 (40,40,40) L_0x278a210/d;
L_0x278a480/d .functor AND 1, L_0x2789e60, L_0x278c090, C4<1>, C4<1>;
L_0x278a480 .delay 1 (40,40,40) L_0x278a480/d;
L_0x278a4f0/d .functor OR 1, L_0x278a210, L_0x278a480, C4<0>, C4<0>;
L_0x278a4f0 .delay 1 (40,40,40) L_0x278a4f0/d;
v0x24c7b20_0 .net "AandB", 0 0, L_0x278a210;  1 drivers
v0x24c6200_0 .net "BxorSub", 0 0, L_0x2789da0;  1 drivers
v0x24c62c0_0 .net "a", 0 0, L_0x278bd80;  alias, 1 drivers
v0x24c6360_0 .net "b", 0 0, L_0x278bee0;  alias, 1 drivers
v0x24c5630_0 .net "carryin", 0 0, L_0x278c090;  alias, 1 drivers
v0x24c5740_0 .net "carryout", 0 0, L_0x278a4f0;  alias, 1 drivers
v0x24c4a60_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x24c4b00_0 .net "res", 0 0, L_0x278a010;  alias, 1 drivers
v0x24c4bc0_0 .net "xAorB", 0 0, L_0x2789e60;  1 drivers
v0x24c3e90_0 .net "xAorBandCin", 0 0, L_0x278a480;  1 drivers
S_0x2447970 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x2447b30 .param/l "i" 0 3 165, +C4<011110>;
S_0x23ea210 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2447970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x278be20/d .functor AND 1, L_0x278e890, L_0x278e9f0, C4<1>, C4<1>;
L_0x278be20 .delay 1 (40,40,40) L_0x278be20/d;
L_0x278b650/d .functor NAND 1, L_0x278e890, L_0x278e9f0, C4<1>, C4<1>;
L_0x278b650 .delay 1 (20,20,20) L_0x278b650/d;
L_0x2789810/d .functor OR 1, L_0x278e890, L_0x278e9f0, C4<0>, C4<0>;
L_0x2789810 .delay 1 (40,40,40) L_0x2789810/d;
L_0x27899b0/d .functor NOR 1, L_0x278e890, L_0x278e9f0, C4<0>, C4<0>;
L_0x27899b0 .delay 1 (20,20,20) L_0x27899b0/d;
L_0x2789b60/d .functor XOR 1, L_0x278e890, L_0x278e9f0, C4<0>, C4<0>;
L_0x2789b60 .delay 1 (40,40,40) L_0x2789b60/d;
L_0x278d250/d .functor NOT 1, L_0x278c300, C4<0>, C4<0>, C4<0>;
L_0x278d250 .delay 1 (10,10,10) L_0x278d250/d;
L_0x278d3b0/d .functor NOT 1, L_0x278c3a0, C4<0>, C4<0>, C4<0>;
L_0x278d3b0 .delay 1 (10,10,10) L_0x278d3b0/d;
L_0x278d470/d .functor NOT 1, L_0x278c440, C4<0>, C4<0>, C4<0>;
L_0x278d470 .delay 1 (10,10,10) L_0x278d470/d;
L_0x278d620/d .functor AND 1, L_0x278cb70, L_0x278d250, L_0x278d3b0, L_0x278d470;
L_0x278d620 .delay 1 (80,80,80) L_0x278d620/d;
L_0x278d7d0/d .functor AND 1, L_0x278cb70, L_0x278c300, L_0x278d3b0, L_0x278d470;
L_0x278d7d0 .delay 1 (80,80,80) L_0x278d7d0/d;
L_0x278d9e0/d .functor AND 1, L_0x2789b60, L_0x278d250, L_0x278c3a0, L_0x278d470;
L_0x278d9e0 .delay 1 (80,80,80) L_0x278d9e0/d;
L_0x278dbc0/d .functor AND 1, L_0x278cb70, L_0x278c300, L_0x278c3a0, L_0x278d470;
L_0x278dbc0 .delay 1 (80,80,80) L_0x278dbc0/d;
L_0x278dd90/d .functor AND 1, L_0x278be20, L_0x278d250, L_0x278d3b0, L_0x278c440;
L_0x278dd90 .delay 1 (80,80,80) L_0x278dd90/d;
L_0x278df70/d .functor AND 1, L_0x278b650, L_0x278c300, L_0x278d3b0, L_0x278c440;
L_0x278df70 .delay 1 (80,80,80) L_0x278df70/d;
L_0x278dd20/d .functor AND 1, L_0x27899b0, L_0x278d250, L_0x278c3a0, L_0x278c440;
L_0x278dd20 .delay 1 (80,80,80) L_0x278dd20/d;
L_0x278e300/d .functor AND 1, L_0x2789810, L_0x278c300, L_0x278c3a0, L_0x278c440;
L_0x278e300 .delay 1 (80,80,80) L_0x278e300/d;
L_0x278e4a0/0/0 .functor OR 1, L_0x278d620, L_0x278d7d0, L_0x278d9e0, L_0x278dd90;
L_0x278e4a0/0/4 .functor OR 1, L_0x278df70, L_0x278dd20, L_0x278e300, L_0x278dbc0;
L_0x278e4a0/d .functor OR 1, L_0x278e4a0/0/0, L_0x278e4a0/0/4, C4<0>, C4<0>;
L_0x278e4a0 .delay 1 (160,160,160) L_0x278e4a0/d;
v0x23fbd70_0 .net "a", 0 0, L_0x278e890;  1 drivers
v0x2401680_0 .net "addSub", 0 0, L_0x278cb70;  1 drivers
v0x2401750_0 .net "andRes", 0 0, L_0x278be20;  1 drivers
v0x2401820_0 .net "b", 0 0, L_0x278e9f0;  1 drivers
v0x2407480_0 .net "carryIn", 0 0, L_0x278c260;  1 drivers
v0x2407520_0 .net "carryOut", 0 0, L_0x278d050;  1 drivers
v0x24075f0_0 .net "initialResult", 0 0, L_0x278e4a0;  1 drivers
v0x240d280_0 .net "isAdd", 0 0, L_0x278d620;  1 drivers
v0x240d320_0 .net "isAnd", 0 0, L_0x278dd90;  1 drivers
v0x240d3c0_0 .net "isNand", 0 0, L_0x278df70;  1 drivers
v0x2343ef0_0 .net "isNor", 0 0, L_0x278dd20;  1 drivers
v0x2343f90_0 .net "isOr", 0 0, L_0x278e300;  1 drivers
v0x2344030_0 .net "isSLT", 0 0, L_0x278dbc0;  1 drivers
v0x234fb90_0 .net "isSub", 0 0, L_0x278d7d0;  1 drivers
v0x234fc50_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x234fcf0_0 .net "isXor", 0 0, L_0x278d9e0;  1 drivers
v0x2355aa0_0 .net "nandRes", 0 0, L_0x278b650;  1 drivers
v0x235b7c0_0 .net "norRes", 0 0, L_0x27899b0;  1 drivers
v0x235b860_0 .net "orRes", 0 0, L_0x2789810;  1 drivers
v0x235b920_0 .net "s0", 0 0, L_0x278c300;  1 drivers
v0x23611a0_0 .net "s0inv", 0 0, L_0x278d250;  1 drivers
v0x2361240_0 .net "s1", 0 0, L_0x278c3a0;  1 drivers
v0x2361300_0 .net "s1inv", 0 0, L_0x278d3b0;  1 drivers
v0x2367020_0 .net "s2", 0 0, L_0x278c440;  1 drivers
v0x23670c0_0 .net "s2inv", 0 0, L_0x278d470;  1 drivers
v0x2367180_0 .net "xorRes", 0 0, L_0x2789b60;  1 drivers
S_0x246aa80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x23ea210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x278c860/d .functor XOR 1, L_0x278e9f0, L_0x2794ae0, C4<0>, C4<0>;
L_0x278c860 .delay 1 (40,40,40) L_0x278c860/d;
L_0x278c9c0/d .functor XOR 1, L_0x278e890, L_0x278c860, C4<0>, C4<0>;
L_0x278c9c0 .delay 1 (40,40,40) L_0x278c9c0/d;
L_0x278cb70/d .functor XOR 1, L_0x278c9c0, L_0x278c260, C4<0>, C4<0>;
L_0x278cb70 .delay 1 (40,40,40) L_0x278cb70/d;
L_0x278cd70/d .functor AND 1, L_0x278e890, L_0x278c860, C4<1>, C4<1>;
L_0x278cd70 .delay 1 (40,40,40) L_0x278cd70/d;
L_0x278cfe0/d .functor AND 1, L_0x278c9c0, L_0x278c260, C4<1>, C4<1>;
L_0x278cfe0 .delay 1 (40,40,40) L_0x278cfe0/d;
L_0x278d050/d .functor OR 1, L_0x278cd70, L_0x278cfe0, C4<0>, C4<0>;
L_0x278d050 .delay 1 (40,40,40) L_0x278d050/d;
v0x2464e30_0 .net "AandB", 0 0, L_0x278cd70;  1 drivers
v0x2481fa0_0 .net "BxorSub", 0 0, L_0x278c860;  1 drivers
v0x2482060_0 .net "a", 0 0, L_0x278e890;  alias, 1 drivers
v0x2482100_0 .net "b", 0 0, L_0x278e9f0;  alias, 1 drivers
v0x2487da0_0 .net "carryin", 0 0, L_0x278c260;  alias, 1 drivers
v0x2487e90_0 .net "carryout", 0 0, L_0x278d050;  alias, 1 drivers
v0x248db70_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x248dc10_0 .net "res", 0 0, L_0x278cb70;  alias, 1 drivers
v0x248dcd0_0 .net "xAorB", 0 0, L_0x278c9c0;  1 drivers
v0x23fbbd0_0 .net "xAorBandCin", 0 0, L_0x278cfe0;  1 drivers
S_0x236cdf0 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x259dd00;
 .timescale 0 0;
P_0x236cfb0 .param/l "i" 0 3 165, +C4<011111>;
S_0x23038a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x236cdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x278e930/d .functor AND 1, L_0x2791f50, L_0x278eba0, C4<1>, C4<1>;
L_0x278e930 .delay 1 (40,40,40) L_0x278e930/d;
L_0x278e160/d .functor NAND 1, L_0x2791f50, L_0x278eba0, C4<1>, C4<1>;
L_0x278e160 .delay 1 (20,20,20) L_0x278e160/d;
L_0x278c620/d .functor OR 1, L_0x2791f50, L_0x278eba0, C4<0>, C4<0>;
L_0x278c620 .delay 1 (40,40,40) L_0x278c620/d;
L_0x278f180/d .functor NOR 1, L_0x2791f50, L_0x278eba0, C4<0>, C4<0>;
L_0x278f180 .delay 1 (20,20,20) L_0x278f180/d;
L_0x278f240/d .functor XOR 1, L_0x2791f50, L_0x278eba0, C4<0>, C4<0>;
L_0x278f240 .delay 1 (40,40,40) L_0x278f240/d;
L_0x278fcf0/d .functor NOT 1, L_0x2763b50, C4<0>, C4<0>, C4<0>;
L_0x278fcf0 .delay 1 (10,10,10) L_0x278fcf0/d;
L_0x278fe50/d .functor NOT 1, L_0x2763bf0, C4<0>, C4<0>, C4<0>;
L_0x278fe50 .delay 1 (10,10,10) L_0x278fe50/d;
L_0x278ff10/d .functor NOT 1, L_0x2763c90, C4<0>, C4<0>, C4<0>;
L_0x278ff10 .delay 1 (10,10,10) L_0x278ff10/d;
L_0x27900c0/d .functor AND 1, L_0x278f610, L_0x278fcf0, L_0x278fe50, L_0x278ff10;
L_0x27900c0 .delay 1 (80,80,80) L_0x27900c0/d;
L_0x2790270/d .functor AND 1, L_0x278f610, L_0x2763b50, L_0x278fe50, L_0x278ff10;
L_0x2790270 .delay 1 (80,80,80) L_0x2790270/d;
L_0x2790480/d .functor AND 1, L_0x278f240, L_0x278fcf0, L_0x2763bf0, L_0x278ff10;
L_0x2790480 .delay 1 (80,80,80) L_0x2790480/d;
L_0x2790660/d .functor AND 1, L_0x278f610, L_0x2763b50, L_0x2763bf0, L_0x278ff10;
L_0x2790660 .delay 1 (80,80,80) L_0x2790660/d;
L_0x2790830/d .functor AND 1, L_0x278e930, L_0x278fcf0, L_0x278fe50, L_0x2763c90;
L_0x2790830 .delay 1 (80,80,80) L_0x2790830/d;
L_0x2790a10/d .functor AND 1, L_0x278e160, L_0x2763b50, L_0x278fe50, L_0x2763c90;
L_0x2790a10 .delay 1 (80,80,80) L_0x2790a10/d;
L_0x27907c0/d .functor AND 1, L_0x278f180, L_0x278fcf0, L_0x2763bf0, L_0x2763c90;
L_0x27907c0 .delay 1 (80,80,80) L_0x27907c0/d;
L_0x2790da0/d .functor AND 1, L_0x278c620, L_0x2763b50, L_0x2763bf0, L_0x2763c90;
L_0x2790da0 .delay 1 (80,80,80) L_0x2790da0/d;
L_0x2790f40/0/0 .functor OR 1, L_0x27900c0, L_0x2790270, L_0x2790480, L_0x2790830;
L_0x2790f40/0/4 .functor OR 1, L_0x2790a10, L_0x27907c0, L_0x2790da0, L_0x2790660;
L_0x2790f40/d .functor OR 1, L_0x2790f40/0/0, L_0x2790f40/0/4, C4<0>, C4<0>;
L_0x2790f40 .delay 1 (160,160,160) L_0x2790f40/d;
v0x2320d20_0 .net "a", 0 0, L_0x2791f50;  1 drivers
v0x2320de0_0 .net "addSub", 0 0, L_0x278f610;  1 drivers
v0x2320eb0_0 .net "andRes", 0 0, L_0x278e930;  1 drivers
v0x2326b30_0 .net "b", 0 0, L_0x278eba0;  1 drivers
v0x2326c00_0 .net "carryIn", 0 0, L_0x278c730;  1 drivers
v0x2326ca0_0 .net "carryOut", 0 0, L_0x278faf0;  1 drivers
v0x232c930_0 .net "initialResult", 0 0, L_0x2790f40;  1 drivers
v0x232c9d0_0 .net "isAdd", 0 0, L_0x27900c0;  1 drivers
v0x232ca70_0 .net "isAnd", 0 0, L_0x2790830;  1 drivers
v0x2332950_0 .net "isNand", 0 0, L_0x2790a10;  1 drivers
v0x23329f0_0 .net "isNor", 0 0, L_0x27907c0;  1 drivers
v0x2332a90_0 .net "isOr", 0 0, L_0x2790da0;  1 drivers
v0x2338670_0 .net "isSLT", 0 0, L_0x2790660;  1 drivers
v0x2338730_0 .net "isSub", 0 0, L_0x2790270;  1 drivers
v0x23387f0_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x252dce0_0 .net "isXor", 0 0, L_0x2790480;  1 drivers
v0x252dd80_0 .net "nandRes", 0 0, L_0x278e160;  1 drivers
v0x252de20_0 .net "norRes", 0 0, L_0x278f180;  1 drivers
v0x2533e30_0 .net "orRes", 0 0, L_0x278c620;  1 drivers
v0x24f9600_0 .net "s0", 0 0, L_0x2763b50;  1 drivers
v0x24f96c0_0 .net "s0inv", 0 0, L_0x278fcf0;  1 drivers
v0x24f9780_0 .net "s1", 0 0, L_0x2763bf0;  1 drivers
v0x2539a40_0 .net "s1inv", 0 0, L_0x278fe50;  1 drivers
v0x2539b00_0 .net "s2", 0 0, L_0x2763c90;  1 drivers
v0x2539bc0_0 .net "s2inv", 0 0, L_0x278ff10;  1 drivers
v0x253f760_0 .net "xorRes", 0 0, L_0x278f240;  1 drivers
S_0x2384410 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x23038a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x278f3a0/d .functor XOR 1, L_0x278eba0, L_0x2794ae0, C4<0>, C4<0>;
L_0x278f3a0 .delay 1 (40,40,40) L_0x278f3a0/d;
L_0x278f460/d .functor XOR 1, L_0x2791f50, L_0x278f3a0, C4<0>, C4<0>;
L_0x278f460 .delay 1 (40,40,40) L_0x278f460/d;
L_0x278f610/d .functor XOR 1, L_0x278f460, L_0x278c730, C4<0>, C4<0>;
L_0x278f610 .delay 1 (40,40,40) L_0x278f610/d;
L_0x278f810/d .functor AND 1, L_0x2791f50, L_0x278f3a0, C4<1>, C4<1>;
L_0x278f810 .delay 1 (40,40,40) L_0x278f810/d;
L_0x278fa80/d .functor AND 1, L_0x278f460, L_0x278c730, C4<1>, C4<1>;
L_0x278fa80 .delay 1 (40,40,40) L_0x278fa80/d;
L_0x278faf0/d .functor OR 1, L_0x278f810, L_0x278fa80, C4<0>, C4<0>;
L_0x278faf0 .delay 1 (40,40,40) L_0x278faf0/d;
v0x230f890_0 .net "AandB", 0 0, L_0x278f810;  1 drivers
v0x238a1c0_0 .net "BxorSub", 0 0, L_0x278f3a0;  1 drivers
v0x238a280_0 .net "a", 0 0, L_0x2791f50;  alias, 1 drivers
v0x238a350_0 .net "b", 0 0, L_0x278eba0;  alias, 1 drivers
v0x23a73f0_0 .net "carryin", 0 0, L_0x278c730;  alias, 1 drivers
v0x23a74b0_0 .net "carryout", 0 0, L_0x278faf0;  alias, 1 drivers
v0x23a7570_0 .net "isSubtract", 0 0, L_0x2794ae0;  alias, 1 drivers
v0x23ad1c0_0 .net "res", 0 0, L_0x278f610;  alias, 1 drivers
v0x23ad260_0 .net "xAorB", 0 0, L_0x278f460;  1 drivers
v0x23ad320_0 .net "xAorBandCin", 0 0, L_0x278fa80;  1 drivers
S_0x2545330 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2332b30 .param/l "j" 0 3 207, +C4<00>;
L_0x2763d30/d .functor AND 1, L_0x278ede0, L_0x2799ec0, C4<1>, C4<1>;
L_0x2763d30 .delay 1 (40,40,40) L_0x2763d30/d;
v0x23219d0_0 .net *"_s1", 0 0, L_0x278ede0;  1 drivers
S_0x2562590 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2546400 .param/l "j" 0 3 207, +C4<01>;
L_0x278eed0/d .functor AND 1, L_0x278efe0, L_0x2799ec0, C4<1>, C4<1>;
L_0x278eed0 .delay 1 (40,40,40) L_0x278eed0/d;
v0x2568350_0 .net *"_s1", 0 0, L_0x278efe0;  1 drivers
S_0x2568410 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x250bd80 .param/l "j" 0 3 207, +C4<010>;
L_0x278f080/d .functor AND 1, L_0x2791ff0, L_0x2799ec0, C4<1>, C4<1>;
L_0x278f080 .delay 1 (40,40,40) L_0x278f080/d;
v0x256e120_0 .net *"_s1", 0 0, L_0x2791ff0;  1 drivers
S_0x24ff320 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x24f40a0 .param/l "j" 0 3 207, +C4<011>;
L_0x27921e0/d .functor AND 1, L_0x27922e0, L_0x2799ec0, C4<1>, C4<1>;
L_0x27921e0 .delay 1 (40,40,40) L_0x27921e0/d;
v0x256e200_0 .net *"_s1", 0 0, L_0x27922e0;  1 drivers
S_0x25856c0 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x23858b0 .param/l "j" 0 3 207, +C4<0100>;
L_0x27923d0/d .functor AND 1, L_0x2792490, L_0x2799ec0, C4<1>, C4<1>;
L_0x27923d0 .delay 1 (40,40,40) L_0x27923d0/d;
v0x256e2c0_0 .net *"_s1", 0 0, L_0x2792490;  1 drivers
S_0x258b490 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x23689d0 .param/l "j" 0 3 207, +C4<0101>;
L_0x27929f0/d .functor AND 1, L_0x2792ab0, L_0x2799ec0, C4<1>, C4<1>;
L_0x27929f0 .delay 1 (40,40,40) L_0x27929f0/d;
v0x25a2a00_0 .net *"_s1", 0 0, L_0x2792ab0;  1 drivers
S_0x25a2ac0 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x233f290 .param/l "j" 0 3 207, +C4<0110>;
L_0x2792b50/d .functor AND 1, L_0x2792c60, L_0x2799ec0, C4<1>, C4<1>;
L_0x2792b50 .delay 1 (40,40,40) L_0x2792b50/d;
v0x2504e70_0 .net *"_s1", 0 0, L_0x2792c60;  1 drivers
S_0x250acb0 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x23222c0 .param/l "j" 0 3 207, +C4<0111>;
L_0x2792150/d .functor AND 1, L_0x27936c0, L_0x2799ec0, C4<1>, C4<1>;
L_0x2792150 .delay 1 (40,40,40) L_0x2792150/d;
v0x2504f50_0 .net *"_s1", 0 0, L_0x27936c0;  1 drivers
S_0x2510b20 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2489300 .param/l "j" 0 3 207, +C4<01000>;
L_0x2793820/d .functor AND 1, L_0x27938e0, L_0x2799ec0, C4<1>, C4<1>;
L_0x2793820 .delay 1 (40,40,40) L_0x2793820/d;
v0x2505010_0 .net *"_s1", 0 0, L_0x27938e0;  1 drivers
S_0x2516950 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2483140 .param/l "j" 0 3 207, +C4<01001>;
L_0x2793070/d .functor AND 1, L_0x2793130, L_0x2799ec0, C4<1>, C4<1>;
L_0x2793070 .delay 1 (40,40,40) L_0x2793070/d;
v0x25220a0_0 .net *"_s1", 0 0, L_0x2793130;  1 drivers
S_0x2522160 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2443100 .param/l "j" 0 3 207, +C4<01010>;
L_0x2793290/d .functor AND 1, L_0x2793350, L_0x2799ec0, C4<1>, C4<1>;
L_0x2793290 .delay 1 (40,40,40) L_0x2793290/d;
v0x2527ee0_0 .net *"_s1", 0 0, L_0x2793350;  1 drivers
S_0x251c670 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x251c880 .param/l "j" 0 3 207, +C4<01011>;
L_0x27934b0/d .functor AND 1, L_0x2793570, L_0x2799ec0, C4<1>, C4<1>;
L_0x27934b0 .delay 1 (40,40,40) L_0x27934b0/d;
v0x2527fc0_0 .net *"_s1", 0 0, L_0x2793570;  1 drivers
S_0x231b280 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x231b490 .param/l "j" 0 3 207, +C4<01100>;
L_0x2794100/d .functor AND 1, L_0x2794170, L_0x2799ec0, C4<1>, C4<1>;
L_0x2794100 .delay 1 (40,40,40) L_0x2794100/d;
v0x2413260_0 .net *"_s1", 0 0, L_0x2794170;  1 drivers
S_0x2413340 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x23e5900 .param/l "j" 0 3 207, +C4<01101>;
L_0x2793a40/d .functor AND 1, L_0x2793b00, L_0x2799ec0, C4<1>, C4<1>;
L_0x2793a40 .delay 1 (40,40,40) L_0x2793a40/d;
v0x23f5eb0_0 .net *"_s1", 0 0, L_0x2793b00;  1 drivers
S_0x23f5f90 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2534590 .param/l "j" 0 3 207, +C4<01110>;
L_0x2793c60/d .functor AND 1, L_0x2793d20, L_0x2799ec0, C4<1>, C4<1>;
L_0x2793c60 .delay 1 (40,40,40) L_0x2793c60/d;
v0x23b90b0_0 .net *"_s1", 0 0, L_0x2793d20;  1 drivers
S_0x23b9190 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2379390 .param/l "j" 0 3 207, +C4<01111>;
L_0x2792dc0/d .functor AND 1, L_0x2792e80, L_0x2799ec0, C4<1>, C4<1>;
L_0x2792dc0 .delay 1 (40,40,40) L_0x2792dc0/d;
v0x2493d40_0 .net *"_s1", 0 0, L_0x2792e80;  1 drivers
S_0x2493e00 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2315dd0 .param/l "j" 0 3 207, +C4<010000>;
L_0x2794b70/d .functor AND 1, L_0x2794c30, L_0x2799ec0, C4<1>, C4<1>;
L_0x2794b70 .delay 1 (40,40,40) L_0x2794b70/d;
v0x23a1630_0 .net *"_s1", 0 0, L_0x2794c30;  1 drivers
S_0x23a1710 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2303a70 .param/l "j" 0 3 207, +C4<010001>;
L_0x27942d0/d .functor AND 1, L_0x2794390, L_0x2799ec0, C4<1>, C4<1>;
L_0x27942d0 .delay 1 (40,40,40) L_0x27942d0/d;
v0x2349cf0_0 .net *"_s1", 0 0, L_0x2794390;  1 drivers
S_0x2349db0 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2533ef0 .param/l "j" 0 3 207, +C4<010010>;
L_0x27944f0/d .functor AND 1, L_0x27945b0, L_0x2799ec0, C4<1>, C4<1>;
L_0x27944f0 .delay 1 (40,40,40) L_0x27944f0/d;
v0x2315560_0 .net *"_s1", 0 0, L_0x27945b0;  1 drivers
S_0x2315620 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x255d050 .param/l "j" 0 3 207, +C4<010011>;
L_0x2794710/d .functor AND 1, L_0x27947d0, L_0x2799ec0, C4<1>, C4<1>;
L_0x2794710 .delay 1 (40,40,40) L_0x2794710/d;
v0x244d740_0 .net *"_s1", 0 0, L_0x27947d0;  1 drivers
S_0x244d820 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2436960 .param/l "j" 0 3 207, +C4<010100>;
L_0x2795440/d .functor AND 1, L_0x2795500, L_0x2799ec0, C4<1>, C4<1>;
L_0x2795440 .delay 1 (40,40,40) L_0x2795440/d;
v0x2424820_0 .net *"_s1", 0 0, L_0x2795500;  1 drivers
S_0x2424900 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2419860 .param/l "j" 0 3 207, +C4<010101>;
L_0x2794d90/d .functor AND 1, L_0x2794e50, L_0x2799ec0, C4<1>, C4<1>;
L_0x2794d90 .delay 1 (40,40,40) L_0x2794d90/d;
v0x23f00e0_0 .net *"_s1", 0 0, L_0x2794e50;  1 drivers
S_0x23f01c0 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x24c2890 .param/l "j" 0 3 207, +C4<010110>;
L_0x2794fb0/d .functor AND 1, L_0x2795070, L_0x2799ec0, C4<1>, C4<1>;
L_0x2794fb0 .delay 1 (40,40,40) L_0x2794fb0/d;
v0x23097b0_0 .net *"_s1", 0 0, L_0x2795070;  1 drivers
S_0x2309890 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x25280a0 .param/l "j" 0 3 207, +C4<010111>;
L_0x27951d0/d .functor AND 1, L_0x2795290, L_0x2799ec0, C4<1>, C4<1>;
L_0x27951d0 .delay 1 (40,40,40) L_0x27951d0/d;
v0x23e4440_0 .net *"_s1", 0 0, L_0x2795290;  1 drivers
S_0x23e4520 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x246bfc0 .param/l "j" 0 3 207, +C4<011000>;
L_0x2795330/d .functor AND 1, L_0x2795d80, L_0x2799ec0, C4<1>, C4<1>;
L_0x2795330 .delay 1 (40,40,40) L_0x2795330/d;
v0x24a7bb0_0 .net *"_s1", 0 0, L_0x2795d80;  1 drivers
S_0x24a7c90 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x24a7ea0 .param/l "j" 0 3 207, +C4<011001>;
L_0x2795660/d .functor AND 1, L_0x2795720, L_0x2799ec0, C4<1>, C4<1>;
L_0x2795660 .delay 1 (40,40,40) L_0x2795660/d;
v0x23ccfe0_0 .net *"_s1", 0 0, L_0x2795720;  1 drivers
S_0x23cd0c0 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x23cd2d0 .param/l "j" 0 3 207, +C4<011010>;
L_0x2795880/d .functor AND 1, L_0x2795940, L_0x2799ec0, C4<1>, C4<1>;
L_0x2795880 .delay 1 (40,40,40) L_0x2795880/d;
v0x25bcbc0_0 .net *"_s1", 0 0, L_0x2795940;  1 drivers
S_0x25bcca0 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x25bceb0 .param/l "j" 0 3 207, +C4<011011>;
L_0x2795aa0/d .functor AND 1, L_0x2795b60, L_0x2799ec0, C4<1>, C4<1>;
L_0x2795aa0 .delay 1 (40,40,40) L_0x2795aa0/d;
v0x25a8800_0 .net *"_s1", 0 0, L_0x2795b60;  1 drivers
S_0x25a88e0 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x25a8af0 .param/l "j" 0 3 207, +C4<011100>;
L_0x2795c00/d .functor AND 1, L_0x2796620, L_0x2799ec0, C4<1>, C4<1>;
L_0x2795c00 .delay 1 (40,40,40) L_0x2795c00/d;
v0x208b190_0 .net *"_s1", 0 0, L_0x2796620;  1 drivers
S_0x208b270 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x208b480 .param/l "j" 0 3 207, +C4<011101>;
L_0x2795ee0/d .functor AND 1, L_0x2795fa0, L_0x2799ec0, C4<1>, C4<1>;
L_0x2795ee0 .delay 1 (40,40,40) L_0x2795ee0/d;
v0x207f6e0_0 .net *"_s1", 0 0, L_0x2795fa0;  1 drivers
S_0x207f7c0 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x207f9d0 .param/l "j" 0 3 207, +C4<011110>;
L_0x2796100/d .functor AND 1, L_0x27961c0, L_0x2799ec0, C4<1>, C4<1>;
L_0x2796100 .delay 1 (40,40,40) L_0x2796100/d;
v0x2072d30_0 .net *"_s1", 0 0, L_0x27961c0;  1 drivers
S_0x2072e10 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x259dd00;
 .timescale 0 0;
P_0x2073020 .param/l "j" 0 3 207, +C4<011111>;
L_0x27979f0/d .functor AND 1, L_0x2794980, L_0x2799ec0, C4<1>, C4<1>;
L_0x27979f0 .delay 1 (40,40,40) L_0x27979f0/d;
v0x2065da0_0 .net *"_s1", 0 0, L_0x2794980;  1 drivers
S_0x2065e80 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x259dd00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2797fb0/d .functor XOR 1, L_0x2798750, L_0x2794ae0, C4<0>, C4<0>;
L_0x2797fb0 .delay 1 (40,40,40) L_0x2797fb0/d;
L_0x2798070/d .functor NOT 1, L_0x2799500, C4<0>, C4<0>, C4<0>;
L_0x2798070 .delay 1 (10,10,10) L_0x2798070/d;
L_0x27981d0/d .functor NOT 1, L_0x2797fb0, C4<0>, C4<0>, C4<0>;
L_0x27981d0 .delay 1 (10,10,10) L_0x27981d0/d;
L_0x27982e0/d .functor NOT 1, L_0x2798840, C4<0>, C4<0>, C4<0>;
L_0x27982e0 .delay 1 (10,10,10) L_0x27982e0/d;
L_0x2798440/d .functor AND 1, L_0x2799500, L_0x2797fb0, C4<1>, C4<1>;
L_0x2798440 .delay 1 (40,40,40) L_0x2798440/d;
L_0x2798e90/d .functor AND 1, L_0x2798070, L_0x27981d0, C4<1>, C4<1>;
L_0x2798e90 .delay 1 (40,40,40) L_0x2798e90/d;
L_0x2798fa0/d .functor AND 1, L_0x2798440, L_0x27982e0, C4<1>, C4<1>;
L_0x2798fa0 .delay 1 (40,40,40) L_0x2798fa0/d;
L_0x2799150/d .functor AND 1, L_0x2798e90, L_0x2798840, C4<1>, C4<1>;
L_0x2799150 .delay 1 (40,40,40) L_0x2799150/d;
L_0x2799350/d .functor OR 1, L_0x2798fa0, L_0x2799150, C4<0>, C4<0>;
L_0x2799350 .delay 1 (40,40,40) L_0x2799350/d;
v0x2066050_0 .net "BxorSub", 0 0, L_0x2797fb0;  1 drivers
v0x254b100_0 .net "a", 0 0, L_0x2799500;  1 drivers
v0x254b1c0_0 .net "aAndB", 0 0, L_0x2798440;  1 drivers
v0x254b260_0 .net "b", 0 0, L_0x2798750;  1 drivers
v0x20759e0_0 .net "negToPos", 0 0, L_0x2798fa0;  1 drivers
v0x2075af0_0 .net "notA", 0 0, L_0x2798070;  1 drivers
v0x2075bb0_0 .net "notB", 0 0, L_0x27981d0;  1 drivers
v0x2075c70_0 .net "notS", 0 0, L_0x27982e0;  1 drivers
v0x2075d30_0 .net "notaAndNotb", 0 0, L_0x2798e90;  1 drivers
v0x20790c0_0 .net "overflow", 0 0, L_0x2799350;  alias, 1 drivers
v0x2079180_0 .net "posToNeg", 0 0, L_0x2799150;  1 drivers
v0x2079240_0 .net "s", 0 0, L_0x2798840;  1 drivers
v0x2079300_0 .net "sub", 0 0, L_0x2794ae0;  alias, 1 drivers
S_0x20aeaa0 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x259dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2799950/0/0 .functor OR 1, L_0x2799b20, L_0x2799c80, L_0x279aa70, L_0x279ac20;
L_0x2799950/0/4 .functor OR 1, L_0x279acc0, L_0x279adb0, L_0x279aea0, L_0x279af90;
L_0x2799950/0/8 .functor OR 1, L_0x279b0d0, L_0x279b1c0, L_0x279b310, L_0x279ab10;
L_0x2799950/0/12 .functor OR 1, L_0x279b630, L_0x279b720, L_0x279b890, L_0x279b980;
L_0x2799950/0/16 .functor OR 1, L_0x279bb00, L_0x279bbf0, L_0x279bd80, L_0x279be20;
L_0x2799950/0/20 .functor OR 1, L_0x279bce0, L_0x279c010, L_0x279bf10, L_0x279c210;
L_0x2799950/0/24 .functor OR 1, L_0x279c100, L_0x279c420, L_0x279c300, L_0x279b3b0;
L_0x2799950/0/28 .functor OR 1, L_0x279b590, L_0x279c510, L_0x279b4a0, L_0x279cb50;
L_0x2799950/1/0 .functor OR 1, L_0x2799950/0/0, L_0x2799950/0/4, L_0x2799950/0/8, L_0x2799950/0/12;
L_0x2799950/1/4 .functor OR 1, L_0x2799950/0/16, L_0x2799950/0/20, L_0x2799950/0/24, L_0x2799950/0/28;
L_0x2799950/d .functor NOR 1, L_0x2799950/1/0, L_0x2799950/1/4, C4<0>, C4<0>;
L_0x2799950 .delay 1 (320,320,320) L_0x2799950/d;
v0x20aec40_0 .net *"_s10", 0 0, L_0x279acc0;  1 drivers
v0x20aed40_0 .net *"_s12", 0 0, L_0x279adb0;  1 drivers
v0x20aee20_0 .net *"_s14", 0 0, L_0x279aea0;  1 drivers
v0x20793a0_0 .net *"_s16", 0 0, L_0x279af90;  1 drivers
v0x209b180_0 .net *"_s18", 0 0, L_0x279b0d0;  1 drivers
v0x209b2b0_0 .net *"_s2", 0 0, L_0x2799b20;  1 drivers
v0x209b390_0 .net *"_s20", 0 0, L_0x279b1c0;  1 drivers
v0x209b470_0 .net *"_s22", 0 0, L_0x279b310;  1 drivers
v0x2095770_0 .net *"_s24", 0 0, L_0x279ab10;  1 drivers
v0x2095850_0 .net *"_s26", 0 0, L_0x279b630;  1 drivers
v0x2095930_0 .net *"_s28", 0 0, L_0x279b720;  1 drivers
v0x2095a10_0 .net *"_s30", 0 0, L_0x279b890;  1 drivers
v0x2095af0_0 .net *"_s32", 0 0, L_0x279b980;  1 drivers
v0x20876a0_0 .net *"_s34", 0 0, L_0x279bb00;  1 drivers
v0x2087780_0 .net *"_s36", 0 0, L_0x279bbf0;  1 drivers
v0x2087860_0 .net *"_s38", 0 0, L_0x279bd80;  1 drivers
v0x2087940_0 .net *"_s4", 0 0, L_0x2799c80;  1 drivers
v0x20879e0_0 .net *"_s40", 0 0, L_0x279be20;  1 drivers
v0x2092d20_0 .net *"_s42", 0 0, L_0x279bce0;  1 drivers
v0x2092e00_0 .net *"_s44", 0 0, L_0x279c010;  1 drivers
v0x2092ee0_0 .net *"_s46", 0 0, L_0x279bf10;  1 drivers
v0x2077670_0 .net *"_s48", 0 0, L_0x279c210;  1 drivers
v0x2077750_0 .net *"_s50", 0 0, L_0x279c100;  1 drivers
v0x2077830_0 .net *"_s52", 0 0, L_0x279c420;  1 drivers
v0x2077910_0 .net *"_s54", 0 0, L_0x279c300;  1 drivers
v0x20779f0_0 .net *"_s56", 0 0, L_0x279b3b0;  1 drivers
v0x2066f00_0 .net *"_s58", 0 0, L_0x279b590;  1 drivers
v0x2066fe0_0 .net *"_s6", 0 0, L_0x279aa70;  1 drivers
v0x20670c0_0 .net *"_s60", 0 0, L_0x279c510;  1 drivers
v0x20671a0_0 .net *"_s62", 0 0, L_0x279b4a0;  1 drivers
v0x2067280_0 .net *"_s64", 0 0, L_0x279cb50;  1 drivers
v0x2024cf0_0 .net *"_s8", 0 0, L_0x279ac20;  1 drivers
v0x2024dd0_0 .net8 "bitt", 31 0, RS_0x7f139aed9778;  alias, 2 drivers
v0x2092c10_0 .net "out", 0 0, L_0x2799950;  alias, 1 drivers
L_0x2799b20 .part RS_0x7f139aed9778, 0, 1;
L_0x2799c80 .part RS_0x7f139aed9778, 1, 1;
L_0x279aa70 .part RS_0x7f139aed9778, 2, 1;
L_0x279ac20 .part RS_0x7f139aed9778, 3, 1;
L_0x279acc0 .part RS_0x7f139aed9778, 4, 1;
L_0x279adb0 .part RS_0x7f139aed9778, 5, 1;
L_0x279aea0 .part RS_0x7f139aed9778, 6, 1;
L_0x279af90 .part RS_0x7f139aed9778, 7, 1;
L_0x279b0d0 .part RS_0x7f139aed9778, 8, 1;
L_0x279b1c0 .part RS_0x7f139aed9778, 9, 1;
L_0x279b310 .part RS_0x7f139aed9778, 10, 1;
L_0x279ab10 .part RS_0x7f139aed9778, 11, 1;
L_0x279b630 .part RS_0x7f139aed9778, 12, 1;
L_0x279b720 .part RS_0x7f139aed9778, 13, 1;
L_0x279b890 .part RS_0x7f139aed9778, 14, 1;
L_0x279b980 .part RS_0x7f139aed9778, 15, 1;
L_0x279bb00 .part RS_0x7f139aed9778, 16, 1;
L_0x279bbf0 .part RS_0x7f139aed9778, 17, 1;
L_0x279bd80 .part RS_0x7f139aed9778, 18, 1;
L_0x279be20 .part RS_0x7f139aed9778, 19, 1;
L_0x279bce0 .part RS_0x7f139aed9778, 20, 1;
L_0x279c010 .part RS_0x7f139aed9778, 21, 1;
L_0x279bf10 .part RS_0x7f139aed9778, 22, 1;
L_0x279c210 .part RS_0x7f139aed9778, 23, 1;
L_0x279c100 .part RS_0x7f139aed9778, 24, 1;
L_0x279c420 .part RS_0x7f139aed9778, 25, 1;
L_0x279c300 .part RS_0x7f139aed9778, 26, 1;
L_0x279b3b0 .part RS_0x7f139aed9778, 27, 1;
L_0x279b590 .part RS_0x7f139aed9778, 28, 1;
L_0x279c510 .part RS_0x7f139aed9778, 29, 1;
L_0x279b4a0 .part RS_0x7f139aed9778, 30, 1;
L_0x279cb50 .part RS_0x7f139aed9778, 31, 1;
S_0x25cb5d0 .scope module, "aluadd4" "alu" 2 73, 3 145 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2723090/d .functor OR 1, L_0x2725890, L_0x27259f0, C4<0>, C4<0>;
L_0x2723090 .delay 1 (40,40,40) L_0x2723090/d;
L_0x2725ca0/d .functor OR 1, L_0x2723090, L_0x2723090, C4<0>, C4<0>;
L_0x2725ca0 .delay 1 (40,40,40) L_0x2725ca0/d;
L_0x2725db0/d .functor OR 1, L_0x2726b50, L_0x2726420, C4<0>, C4<0>;
L_0x2725db0 .delay 1 (40,40,40) L_0x2725db0/d;
L_0x2727b00/d .functor NOT 1, L_0x2726e90, C4<0>, C4<0>, C4<0>;
L_0x2727b00 .delay 1 (10,10,10) L_0x2727b00/d;
L_0x2726ff0/d .functor NOT 1, L_0x27278b0, C4<0>, C4<0>, C4<0>;
L_0x2726ff0 .delay 1 (10,10,10) L_0x2726ff0/d;
L_0x27270f0/d .functor AND 1, L_0x2727b00, L_0x2727250, L_0x2728330, C4<1>;
L_0x27270f0 .delay 1 (60,60,60) L_0x27270f0/d;
L_0x2728420/d .functor NOT 1, L_0x27270f0, C4<0>, C4<0>, C4<0>;
L_0x2728420 .delay 1 (10,10,10) L_0x2728420/d;
L_0x2728530/d .functor AND 1, L_0x27286e0, L_0x2726ff0, L_0x27270f0, C4<1>;
L_0x2728530 .delay 1 (60,60,60) L_0x2728530/d;
L_0x2727c60/d .functor OR 1, L_0x2727dc0, L_0x2728530, C4<0>, C4<0>;
L_0x2727c60 .delay 1 (40,40,40) L_0x2727c60/d;
v0x2623a10_0 .net "SLTval", 0 0, L_0x2728530;  1 drivers
v0x2623ad0_0 .net *"_s321", 0 0, L_0x26f2130;  1 drivers
v0x2623bb0_0 .net *"_s324", 0 0, L_0x271eea0;  1 drivers
v0x2623ca0_0 .net *"_s327", 0 0, L_0x27204e0;  1 drivers
v0x2623d80_0 .net *"_s330", 0 0, L_0x2720790;  1 drivers
v0x2623e60_0 .net *"_s333", 0 0, L_0x2721470;  1 drivers
v0x2623f40_0 .net *"_s336", 0 0, L_0x2720ce0;  1 drivers
v0x2624020_0 .net *"_s339", 0 0, L_0x2720e40;  1 drivers
v0x2624100_0 .net *"_s342", 0 0, L_0x2720700;  1 drivers
v0x2624270_0 .net *"_s345", 0 0, L_0x2721dd0;  1 drivers
v0x2624350_0 .net *"_s348", 0 0, L_0x2721690;  1 drivers
v0x2624430_0 .net *"_s351", 0 0, L_0x27218b0;  1 drivers
v0x2624510_0 .net *"_s354", 0 0, L_0x2721ad0;  1 drivers
v0x26245f0_0 .net *"_s357", 0 0, L_0x27226b0;  1 drivers
v0x26246d0_0 .net *"_s360", 0 0, L_0x2721ff0;  1 drivers
v0x26247b0_0 .net *"_s363", 0 0, L_0x2722210;  1 drivers
v0x2624890_0 .net *"_s366", 0 0, L_0x27210b0;  1 drivers
v0x2624a40_0 .net *"_s369", 0 0, L_0x2723120;  1 drivers
v0x2624ae0_0 .net *"_s372", 0 0, L_0x2722880;  1 drivers
v0x2624bc0_0 .net *"_s375", 0 0, L_0x2722aa0;  1 drivers
v0x2624ca0_0 .net *"_s378", 0 0, L_0x2722cc0;  1 drivers
v0x2624d80_0 .net *"_s381", 0 0, L_0x27239f0;  1 drivers
v0x2624e60_0 .net *"_s384", 0 0, L_0x2723340;  1 drivers
v0x2624f40_0 .net *"_s387", 0 0, L_0x2723560;  1 drivers
v0x2625020_0 .net *"_s390", 0 0, L_0x2723780;  1 drivers
v0x2625100_0 .net *"_s393", 0 0, L_0x27238e0;  1 drivers
v0x26251e0_0 .net *"_s396", 0 0, L_0x2723c10;  1 drivers
v0x26252c0_0 .net *"_s399", 0 0, L_0x2723e30;  1 drivers
v0x26253a0_0 .net *"_s402", 0 0, L_0x2724050;  1 drivers
v0x2625480_0 .net *"_s405", 0 0, L_0x27241b0;  1 drivers
v0x2625560_0 .net *"_s408", 0 0, L_0x2724490;  1 drivers
v0x2625640_0 .net *"_s411", 0 0, L_0x27246b0;  1 drivers
v0x2625720_0 .net *"_s414", 0 0, L_0x2725f50;  1 drivers
v0x2624970_0 .net *"_s420", 0 0, L_0x2725890;  1 drivers
v0x26259f0_0 .net *"_s422", 0 0, L_0x27259f0;  1 drivers
v0x2625ad0_0 .net *"_s424", 0 0, L_0x2725ca0;  1 drivers
v0x2625bb0_0 .net *"_s429", 0 0, L_0x2726b50;  1 drivers
v0x2625c90_0 .net *"_s431", 0 0, L_0x2726420;  1 drivers
v0x2625d70_0 .net *"_s440", 0 0, L_0x2726e90;  1 drivers
v0x2625e50_0 .net *"_s444", 0 0, L_0x2727250;  1 drivers
v0x2625f30_0 .net *"_s446", 0 0, L_0x2728330;  1 drivers
v0x2626010_0 .net *"_s450", 0 0, L_0x27286e0;  1 drivers
v0x26260f0_0 .net *"_s452", 0 0, L_0x2727c60;  1 drivers
v0x26261d0_0 .net *"_s455", 0 0, L_0x2727dc0;  1 drivers
v0x26262b0_0 .net "carryOut", 32 0, L_0x2725ae0;  1 drivers
v0x2626390_0 .net "carryout", 0 0, L_0x2725db0;  alias, 1 drivers
L_0x7f139ae4e0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x2626450_0 .net "command", 2 0, L_0x7f139ae4e0a8;  1 drivers
v0x2626530_0 .net "initialResult", 31 0, L_0x271f620;  1 drivers
v0x2626610_0 .net "isSLT", 0 0, L_0x27270f0;  1 drivers
v0x26266d0_0 .net "isSLTinv", 0 0, L_0x2728420;  1 drivers
v0x2626790_0 .net "isSubtract", 0 0, L_0x2723090;  1 drivers
v0x2626830_0 .net "operandA", 31 0, v0x26aa860_0;  alias, 1 drivers
L_0x7f139ae4e060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2626910_0 .net "operandB", 31 0, L_0x7f139ae4e060;  1 drivers
v0x26269f0_0 .net "overflow", 0 0, L_0x27278b0;  alias, 1 drivers
v0x2626a90_0 .net "overflowInv", 0 0, L_0x2726ff0;  1 drivers
v0x2626b30_0 .net8 "result", 31 0, RS_0x7f139aeda198;  alias, 2 drivers
v0x2626bf0_0 .net "s2inv", 0 0, L_0x2727b00;  1 drivers
v0x2626cb0_0 .net "zero", 0 0, L_0x2727f20;  alias, 1 drivers
L_0x26cc380 .part v0x26aa860_0, 0, 1;
L_0x26cc4e0 .part L_0x7f139ae4e060, 0, 1;
L_0x26cc690 .part L_0x2725ae0, 0, 1;
L_0x26cc730 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26cc7d0 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26cc870 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26cedc0 .part v0x26aa860_0, 1, 1;
L_0x26cef20 .part L_0x7f139ae4e060, 1, 1;
L_0x26cf0d0 .part L_0x2725ae0, 1, 1;
L_0x26cf200 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26cf330 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26cf3d0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26d1930 .part v0x26aa860_0, 2, 1;
L_0x26d1ba0 .part L_0x7f139ae4e060, 2, 1;
L_0x26cf7a0 .part L_0x2725ae0, 2, 1;
L_0x26d1d50 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26d1e80 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26d2030 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26d4480 .part v0x26aa860_0, 3, 1;
L_0x26d45e0 .part L_0x7f139ae4e060, 3, 1;
L_0x26d20d0 .part L_0x2725ae0, 3, 1;
L_0x26d4960 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26d4790 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26d4ac0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26d6ef0 .part v0x26aa860_0, 4, 1;
L_0x26d7050 .part L_0x7f139ae4e060, 4, 1;
L_0x26d4b60 .part L_0x2725ae0, 4, 1;
L_0x26d72e0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26d7200 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26d7470 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26d9a30 .part v0x26aa860_0, 5, 1;
L_0x26d9b90 .part L_0x7f139ae4e060, 5, 1;
L_0x26d7510 .part L_0x2725ae0, 5, 1;
L_0x26d9e50 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26d1f20 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26d9d40 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26dc630 .part v0x26aa860_0, 6, 1;
L_0x26dc790 .part L_0x7f139ae4e060, 6, 1;
L_0x26da100 .part L_0x2725ae0, 6, 1;
L_0x26dca80 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26dc940 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26dc9e0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26df0e0 .part v0x26aa860_0, 7, 1;
L_0x26df240 .part L_0x7f139ae4e060, 7, 1;
L_0x26dcb20 .part L_0x2725ae0, 7, 1;
L_0x26dcbc0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26df500 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26df5a0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26e1cc0 .part v0x26aa860_0, 8, 1;
L_0x26e1e20 .part L_0x7f139ae4e060, 8, 1;
L_0x26df780 .part L_0x2725ae0, 8, 1;
L_0x26df820 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26e2180 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26e2220 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26e47b0 .part v0x26aa860_0, 9, 1;
L_0x26e4910 .part L_0x7f139ae4e060, 9, 1;
L_0x26e22c0 .part L_0x2725ae0, 9, 1;
L_0x26e2360 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26e4ca0 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26e4d40 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26e7220 .part v0x26aa860_0, 10, 1;
L_0x26d1a90 .part L_0x7f139ae4e060, 10, 1;
L_0x26e4de0 .part L_0x2725ae0, 10, 1;
L_0x26e4e80 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26e4f20 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26d9ef0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26e9ef0 .part v0x26aa860_0, 11, 1;
L_0x26ea050 .part L_0x7f139ae4e060, 11, 1;
L_0x26e7cc0 .part L_0x2725ae0, 11, 1;
L_0x26e7d60 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26e7e00 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26ea440 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26ec960 .part v0x26aa860_0, 12, 1;
L_0x26ecac0 .part L_0x7f139ae4e060, 12, 1;
L_0x26ea780 .part L_0x2725ae0, 12, 1;
L_0x26ea570 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26ea610 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26ecee0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26ef340 .part v0x26aa860_0, 13, 1;
L_0x26ef4a0 .part L_0x7f139ae4e060, 13, 1;
L_0x26ecf80 .part L_0x2725ae0, 13, 1;
L_0x26ed020 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26ed0c0 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26ed160 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26f1d80 .part v0x26aa860_0, 14, 1;
L_0x26f1ee0 .part L_0x7f139ae4e060, 14, 1;
L_0x26efb50 .part L_0x2725ae0, 14, 1;
L_0x26ef6e0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26ef780 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26ef820 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26f47f0 .part v0x26aa860_0, 15, 1;
L_0x26f4950 .part L_0x7f139ae4e060, 15, 1;
L_0x26f25c0 .part L_0x2725ae0, 15, 1;
L_0x26f22a0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26df670 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26f5010 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26f7440 .part v0x26aa860_0, 16, 1;
L_0x26f75a0 .part L_0x7f139ae4e060, 16, 1;
L_0x26f4f30 .part L_0x2725ae0, 16, 1;
L_0x26f5140 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26f51e0 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26f5280 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26f9ec0 .part v0x26aa860_0, 17, 1;
L_0x26fa020 .part L_0x7f139ae4e060, 17, 1;
L_0x26f7c40 .part L_0x2725ae0, 17, 1;
L_0x26f77e0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26f7880 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26f7920 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26fc8f0 .part v0x26aa860_0, 18, 1;
L_0x26fca50 .part L_0x7f139ae4e060, 18, 1;
L_0x26fa760 .part L_0x2725ae0, 18, 1;
L_0x26fa260 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26fa300 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26fa3a0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26ff340 .part v0x26aa860_0, 19, 1;
L_0x26ff4a0 .part L_0x7f139ae4e060, 19, 1;
L_0x26fcc00 .part L_0x2725ae0, 19, 1;
L_0x26fcca0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26fcd40 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26fcde0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x2701dd0 .part v0x26aa860_0, 20, 1;
L_0x2701f30 .part L_0x7f139ae4e060, 20, 1;
L_0x26ff650 .part L_0x2725ae0, 20, 1;
L_0x26ff6f0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26ff790 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26ff830 .part L_0x7f139ae4e0a8, 2, 1;
L_0x2704840 .part v0x26aa860_0, 21, 1;
L_0x27049a0 .part L_0x7f139ae4e060, 21, 1;
L_0x27020e0 .part L_0x2725ae0, 21, 1;
L_0x2702180 .part L_0x7f139ae4e0a8, 0, 1;
L_0x2702220 .part L_0x7f139ae4e0a8, 1, 1;
L_0x27022c0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x2707710 .part v0x26aa860_0, 22, 1;
L_0x2707870 .part L_0x7f139ae4e060, 22, 1;
L_0x2705770 .part L_0x2725ae0, 22, 1;
L_0x2705810 .part L_0x7f139ae4e0a8, 0, 1;
L_0x27058b0 .part L_0x7f139ae4e0a8, 1, 1;
L_0x2705950 .part L_0x7f139ae4e0a8, 2, 1;
L_0x270a0e0 .part v0x26aa860_0, 23, 1;
L_0x270a240 .part L_0x7f139ae4e060, 23, 1;
L_0x2707ed0 .part L_0x2725ae0, 23, 1;
L_0x2707ab0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x2707b50 .part L_0x7f139ae4e0a8, 1, 1;
L_0x2707bf0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x270cb20 .part v0x26aa860_0, 24, 1;
L_0x270cc80 .part L_0x7f139ae4e060, 24, 1;
L_0x270a940 .part L_0x2725ae0, 24, 1;
L_0x270a480 .part L_0x7f139ae4e0a8, 0, 1;
L_0x270a520 .part L_0x7f139ae4e0a8, 1, 1;
L_0x270a5c0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x270f570 .part v0x26aa860_0, 25, 1;
L_0x270f6d0 .part L_0x7f139ae4e060, 25, 1;
L_0x270d340 .part L_0x2725ae0, 25, 1;
L_0x270cec0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x270cf60 .part L_0x7f139ae4e0a8, 1, 1;
L_0x270d000 .part L_0x7f139ae4e0a8, 2, 1;
L_0x2711f70 .part v0x26aa860_0, 26, 1;
L_0x26e7380 .part L_0x7f139ae4e060, 26, 1;
L_0x270f880 .part L_0x2725ae0, 26, 1;
L_0x270f920 .part L_0x7f139ae4e0a8, 0, 1;
L_0x270f9c0 .part L_0x7f139ae4e0a8, 1, 1;
L_0x270fa60 .part L_0x7f139ae4e0a8, 2, 1;
L_0x2714bb0 .part v0x26aa860_0, 27, 1;
L_0x2714d10 .part L_0x7f139ae4e060, 27, 1;
L_0x2714ec0 .part L_0x2725ae0, 27, 1;
L_0x2714ff0 .part L_0x7f139ae4e0a8, 0, 1;
L_0x27124e0 .part L_0x7f139ae4e0a8, 1, 1;
L_0x2712580 .part L_0x7f139ae4e0a8, 2, 1;
L_0x2717610 .part v0x26aa860_0, 28, 1;
L_0x2717770 .part L_0x7f139ae4e060, 28, 1;
L_0x2715090 .part L_0x2725ae0, 28, 1;
L_0x2715130 .part L_0x7f139ae4e0a8, 0, 1;
L_0x27151d0 .part L_0x7f139ae4e0a8, 1, 1;
L_0x2715270 .part L_0x7f139ae4e0a8, 2, 1;
L_0x271a110 .part v0x26aa860_0, 29, 1;
L_0x271a270 .part L_0x7f139ae4e060, 29, 1;
L_0x271a420 .part L_0x2725ae0, 29, 1;
L_0x271a550 .part L_0x7f139ae4e0a8, 0, 1;
L_0x2717920 .part L_0x7f139ae4e0a8, 1, 1;
L_0x27179c0 .part L_0x7f139ae4e0a8, 2, 1;
L_0x271cbb0 .part v0x26aa860_0, 30, 1;
L_0x271cd10 .part L_0x7f139ae4e060, 30, 1;
L_0x271a5f0 .part L_0x2725ae0, 30, 1;
L_0x271a690 .part L_0x7f139ae4e0a8, 0, 1;
L_0x271a730 .part L_0x7f139ae4e0a8, 1, 1;
L_0x271a7d0 .part L_0x7f139ae4e0a8, 2, 1;
LS_0x271f620_0_0 .concat8 [ 1 1 1 1], L_0x26cbf90, L_0x26ce9d0, L_0x26d1540, L_0x26d4090;
LS_0x271f620_0_4 .concat8 [ 1 1 1 1], L_0x26d6b00, L_0x26d9640, L_0x26dc240, L_0x26decf0;
LS_0x271f620_0_8 .concat8 [ 1 1 1 1], L_0x26e18d0, L_0x26e43c0, L_0x26e6e30, L_0x26e9b00;
LS_0x271f620_0_12 .concat8 [ 1 1 1 1], L_0x26ec570, L_0x26eef50, L_0x26f1990, L_0x26f4400;
LS_0x271f620_0_16 .concat8 [ 1 1 1 1], L_0x26f7050, L_0x26f9ad0, L_0x26fc500, L_0x26fef50;
LS_0x271f620_0_20 .concat8 [ 1 1 1 1], L_0x27019e0, L_0x2704450, L_0x2707320, L_0x2709cf0;
LS_0x271f620_0_24 .concat8 [ 1 1 1 1], L_0x270c730, L_0x270f180, L_0x2711b80, L_0x27147c0;
LS_0x271f620_0_28 .concat8 [ 1 1 1 1], L_0x2717220, L_0x2719d20, L_0x271c7c0, L_0x271f230;
LS_0x271f620_1_0 .concat8 [ 4 4 4 4], LS_0x271f620_0_0, LS_0x271f620_0_4, LS_0x271f620_0_8, LS_0x271f620_0_12;
LS_0x271f620_1_4 .concat8 [ 4 4 4 4], LS_0x271f620_0_16, LS_0x271f620_0_20, LS_0x271f620_0_24, LS_0x271f620_0_28;
L_0x271f620 .concat8 [ 16 16 0 0], LS_0x271f620_1_0, LS_0x271f620_1_4;
L_0x2720240 .part v0x26aa860_0, 31, 1;
L_0x271cec0 .part L_0x7f139ae4e060, 31, 1;
L_0x271d480 .part L_0x2725ae0, 31, 1;
L_0x26f4b90 .part L_0x7f139ae4e0a8, 0, 1;
L_0x26f4c30 .part L_0x7f139ae4e0a8, 1, 1;
L_0x26f2090 .part L_0x7f139ae4e0a8, 2, 1;
L_0x26f21a0 .part L_0x271f620, 0, 1;
L_0x2720380 .part L_0x271f620, 1, 1;
L_0x27205a0 .part L_0x271f620, 2, 1;
L_0x2721310 .part L_0x271f620, 3, 1;
L_0x2721530 .part L_0x271f620, 4, 1;
L_0x2720da0 .part L_0x271f620, 5, 1;
L_0x2720f50 .part L_0x271f620, 6, 1;
L_0x2721ce0 .part L_0x271f620, 7, 1;
L_0x2721e90 .part L_0x271f620, 8, 1;
L_0x2721750 .part L_0x271f620, 9, 1;
L_0x2721970 .part L_0x271f620, 10, 1;
L_0x2721b90 .part L_0x271f620, 11, 1;
L_0x2722720 .part L_0x271f620, 12, 1;
L_0x27220b0 .part L_0x271f620, 13, 1;
L_0x27222d0 .part L_0x271f620, 14, 1;
L_0x2721170 .part L_0x271f620, 15, 1;
L_0x27231e0 .part L_0x271f620, 16, 1;
L_0x2722940 .part L_0x271f620, 17, 1;
L_0x2722b60 .part L_0x271f620, 18, 1;
L_0x2722d80 .part L_0x271f620, 19, 1;
L_0x2723ab0 .part L_0x271f620, 20, 1;
L_0x2723400 .part L_0x271f620, 21, 1;
L_0x2723620 .part L_0x271f620, 22, 1;
L_0x2723840 .part L_0x271f620, 23, 1;
L_0x2724330 .part L_0x271f620, 24, 1;
L_0x2723cd0 .part L_0x271f620, 25, 1;
L_0x2723ef0 .part L_0x271f620, 26, 1;
L_0x2724110 .part L_0x271f620, 27, 1;
L_0x2724bd0 .part L_0x271f620, 28, 1;
L_0x2724550 .part L_0x271f620, 29, 1;
L_0x2724770 .part L_0x271f620, 30, 1;
LS_0x2722430_0_0 .concat8 [ 1 1 1 1], L_0x26f2130, L_0x271eea0, L_0x27204e0, L_0x2720790;
LS_0x2722430_0_4 .concat8 [ 1 1 1 1], L_0x2721470, L_0x2720ce0, L_0x2720e40, L_0x2720700;
LS_0x2722430_0_8 .concat8 [ 1 1 1 1], L_0x2721dd0, L_0x2721690, L_0x27218b0, L_0x2721ad0;
LS_0x2722430_0_12 .concat8 [ 1 1 1 1], L_0x27226b0, L_0x2721ff0, L_0x2722210, L_0x27210b0;
LS_0x2722430_0_16 .concat8 [ 1 1 1 1], L_0x2723120, L_0x2722880, L_0x2722aa0, L_0x2722cc0;
LS_0x2722430_0_20 .concat8 [ 1 1 1 1], L_0x27239f0, L_0x2723340, L_0x2723560, L_0x2723780;
LS_0x2722430_0_24 .concat8 [ 1 1 1 1], L_0x27238e0, L_0x2723c10, L_0x2723e30, L_0x2724050;
LS_0x2722430_0_28 .concat8 [ 1 1 1 1], L_0x27241b0, L_0x2724490, L_0x27246b0, L_0x2725f50;
LS_0x2722430_1_0 .concat8 [ 4 4 4 4], LS_0x2722430_0_0, LS_0x2722430_0_4, LS_0x2722430_0_8, LS_0x2722430_0_12;
LS_0x2722430_1_4 .concat8 [ 4 4 4 4], LS_0x2722430_0_16, LS_0x2722430_0_20, LS_0x2722430_0_24, LS_0x2722430_0_28;
L_0x2722430 .concat8 [ 16 16 0 0], LS_0x2722430_1_0, LS_0x2722430_1_4;
L_0x2722f30 .part L_0x271f620, 31, 1;
L_0x2725890 .part L_0x7f139ae4e0a8, 0, 1;
L_0x27259f0 .part L_0x7f139ae4e0a8, 0, 1;
LS_0x2725ae0_0_0 .concat8 [ 1 1 1 1], L_0x2725ca0, L_0x26cab70, L_0x26cd550, L_0x26d00f0;
LS_0x2725ae0_0_4 .concat8 [ 1 1 1 1], L_0x26d2cb0, L_0x26d5720, L_0x26d81a0, L_0x26dae30;
LS_0x2725ae0_0_8 .concat8 [ 1 1 1 1], L_0x26dd8e0, L_0x26e0520, L_0x26e2f80, L_0x26e5a80;
LS_0x2725ae0_0_12 .concat8 [ 1 1 1 1], L_0x26e86b0, L_0x26eb120, L_0x26edb70, L_0x26f0540;
LS_0x2725ae0_0_16 .concat8 [ 1 1 1 1], L_0x26f2fb0, L_0x26f5c70, L_0x26f8630, L_0x26fb150;
LS_0x2725ae0_0_20 .concat8 [ 1 1 1 1], L_0x26fdba0, L_0x27005d0, L_0x2703040, L_0x2705e80;
LS_0x2725ae0_0_24 .concat8 [ 1 1 1 1], L_0x2708910, L_0x270b2e0, L_0x270dd30, L_0x27107a0;
LS_0x2725ae0_0_28 .concat8 [ 1 1 1 1], L_0x27133e0, L_0x2715df0, L_0x2718880, L_0x271b320;
LS_0x2725ae0_0_32 .concat8 [ 1 0 0 0], L_0x271dd90;
LS_0x2725ae0_1_0 .concat8 [ 4 4 4 4], LS_0x2725ae0_0_0, LS_0x2725ae0_0_4, LS_0x2725ae0_0_8, LS_0x2725ae0_0_12;
LS_0x2725ae0_1_4 .concat8 [ 4 4 4 4], LS_0x2725ae0_0_16, LS_0x2725ae0_0_20, LS_0x2725ae0_0_24, LS_0x2725ae0_0_28;
LS_0x2725ae0_1_8 .concat8 [ 1 0 0 0], LS_0x2725ae0_0_32;
L_0x2725ae0 .concat8 [ 16 16 1 0], LS_0x2725ae0_1_0, LS_0x2725ae0_1_4, LS_0x2725ae0_1_8;
L_0x2726b50 .part L_0x2725ae0, 32, 1;
L_0x2726420 .part L_0x2725ae0, 32, 1;
L_0x2727a60 .part v0x26aa860_0, 31, 1;
L_0x2726cb0 .part L_0x7f139ae4e060, 31, 1;
L_0x2726da0 .part L_0x271f620, 31, 1;
L_0x2726e90 .part L_0x7f139ae4e0a8, 2, 1;
L_0x2727250 .part L_0x7f139ae4e0a8, 0, 1;
L_0x2728330 .part L_0x7f139ae4e0a8, 1, 1;
L_0x27286e0 .part L_0x271f620, 31, 1;
L_0x2727bc0 .part/pv L_0x2727c60, 0, 1, 32;
L_0x2727dc0 .part L_0x271f620, 0, 1;
S_0x25cb800 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x2355c50 .param/l "i" 0 3 165, +C4<00>;
S_0x25cb980 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25cb800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26c9da0/d .functor AND 1, L_0x26cc380, L_0x26cc4e0, C4<1>, C4<1>;
L_0x26c9da0 .delay 1 (40,40,40) L_0x26c9da0/d;
L_0x26c9eb0/d .functor NAND 1, L_0x26cc380, L_0x26cc4e0, C4<1>, C4<1>;
L_0x26c9eb0 .delay 1 (20,20,20) L_0x26c9eb0/d;
L_0x26ca010/d .functor OR 1, L_0x26cc380, L_0x26cc4e0, C4<0>, C4<0>;
L_0x26ca010 .delay 1 (40,40,40) L_0x26ca010/d;
L_0x26ca200/d .functor NOR 1, L_0x26cc380, L_0x26cc4e0, C4<0>, C4<0>;
L_0x26ca200 .delay 1 (20,20,20) L_0x26ca200/d;
L_0x26ca360/d .functor XOR 1, L_0x26cc380, L_0x26cc4e0, C4<0>, C4<0>;
L_0x26ca360 .delay 1 (40,40,40) L_0x26ca360/d;
L_0x26cad70/d .functor NOT 1, L_0x26cc730, C4<0>, C4<0>, C4<0>;
L_0x26cad70 .delay 1 (10,10,10) L_0x26cad70/d;
L_0x26caf10/d .functor NOT 1, L_0x26cc7d0, C4<0>, C4<0>, C4<0>;
L_0x26caf10 .delay 1 (10,10,10) L_0x26caf10/d;
L_0x26cafd0/d .functor NOT 1, L_0x26cc870, C4<0>, C4<0>, C4<0>;
L_0x26cafd0 .delay 1 (10,10,10) L_0x26cafd0/d;
L_0x26cb180/d .functor AND 1, L_0x26ca640, L_0x26cad70, L_0x26caf10, L_0x26cafd0;
L_0x26cb180 .delay 1 (80,80,80) L_0x26cb180/d;
L_0x26cb330/d .functor AND 1, L_0x26ca640, L_0x26cc730, L_0x26caf10, L_0x26cafd0;
L_0x26cb330 .delay 1 (80,80,80) L_0x26cb330/d;
L_0x26cb540/d .functor AND 1, L_0x26ca360, L_0x26cad70, L_0x26cc7d0, L_0x26cafd0;
L_0x26cb540 .delay 1 (80,80,80) L_0x26cb540/d;
L_0x26cb720/d .functor AND 1, L_0x26ca640, L_0x26cc730, L_0x26cc7d0, L_0x26cafd0;
L_0x26cb720 .delay 1 (80,80,80) L_0x26cb720/d;
L_0x26cb8f0/d .functor AND 1, L_0x26c9da0, L_0x26cad70, L_0x26caf10, L_0x26cc870;
L_0x26cb8f0 .delay 1 (80,80,80) L_0x26cb8f0/d;
L_0x26cbad0/d .functor AND 1, L_0x26c9eb0, L_0x26cc730, L_0x26caf10, L_0x26cc870;
L_0x26cbad0 .delay 1 (80,80,80) L_0x26cbad0/d;
L_0x26cb880/d .functor AND 1, L_0x26ca200, L_0x26cad70, L_0x26cc7d0, L_0x26cc870;
L_0x26cb880 .delay 1 (80,80,80) L_0x26cb880/d;
L_0x236e7a0/d .functor AND 1, L_0x26ca010, L_0x26cc730, L_0x26cc7d0, L_0x26cc870;
L_0x236e7a0 .delay 1 (80,80,80) L_0x236e7a0/d;
L_0x26cbf90/0/0 .functor OR 1, L_0x26cb180, L_0x26cb330, L_0x26cb540, L_0x26cb8f0;
L_0x26cbf90/0/4 .functor OR 1, L_0x26cbad0, L_0x26cb880, L_0x236e7a0, L_0x26cb720;
L_0x26cbf90/d .functor OR 1, L_0x26cbf90/0/0, L_0x26cbf90/0/4, C4<0>, C4<0>;
L_0x26cbf90 .delay 1 (160,160,160) L_0x26cbf90/d;
v0x25cc5b0_0 .net "a", 0 0, L_0x26cc380;  1 drivers
v0x25cc6a0_0 .net "addSub", 0 0, L_0x26ca640;  1 drivers
v0x25cc770_0 .net "andRes", 0 0, L_0x26c9da0;  1 drivers
v0x25cc840_0 .net "b", 0 0, L_0x26cc4e0;  1 drivers
v0x25cc910_0 .net "carryIn", 0 0, L_0x26cc690;  1 drivers
v0x25cc9b0_0 .net "carryOut", 0 0, L_0x26cab70;  1 drivers
v0x25cca80_0 .net "initialResult", 0 0, L_0x26cbf90;  1 drivers
v0x25ccb20_0 .net "isAdd", 0 0, L_0x26cb180;  1 drivers
v0x25ccbc0_0 .net "isAnd", 0 0, L_0x26cb8f0;  1 drivers
v0x25cccf0_0 .net "isNand", 0 0, L_0x26cbad0;  1 drivers
v0x25ccd90_0 .net "isNor", 0 0, L_0x26cb880;  1 drivers
v0x25cce30_0 .net "isOr", 0 0, L_0x236e7a0;  1 drivers
v0x25ccef0_0 .net "isSLT", 0 0, L_0x26cb720;  1 drivers
v0x25ccfb0_0 .net "isSub", 0 0, L_0x26cb330;  1 drivers
v0x25cd070_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25cd140_0 .net "isXor", 0 0, L_0x26cb540;  1 drivers
v0x25cd1e0_0 .net "nandRes", 0 0, L_0x26c9eb0;  1 drivers
v0x25cd390_0 .net "norRes", 0 0, L_0x26ca200;  1 drivers
v0x25cd430_0 .net "orRes", 0 0, L_0x26ca010;  1 drivers
v0x25cd4d0_0 .net "s0", 0 0, L_0x26cc730;  1 drivers
v0x25cd570_0 .net "s0inv", 0 0, L_0x26cad70;  1 drivers
v0x25cd630_0 .net "s1", 0 0, L_0x26cc7d0;  1 drivers
v0x25cd6f0_0 .net "s1inv", 0 0, L_0x26caf10;  1 drivers
v0x25cd7b0_0 .net "s2", 0 0, L_0x26cc870;  1 drivers
v0x25cd870_0 .net "s2inv", 0 0, L_0x26cafd0;  1 drivers
v0x25cd930_0 .net "xorRes", 0 0, L_0x26ca360;  1 drivers
S_0x25cbbe0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25cb980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26ca3d0/d .functor XOR 1, L_0x26cc4e0, L_0x2723090, C4<0>, C4<0>;
L_0x26ca3d0 .delay 1 (40,40,40) L_0x26ca3d0/d;
L_0x26ca530/d .functor XOR 1, L_0x26cc380, L_0x26ca3d0, C4<0>, C4<0>;
L_0x26ca530 .delay 1 (40,40,40) L_0x26ca530/d;
L_0x26ca640/d .functor XOR 1, L_0x26ca530, L_0x26cc690, C4<0>, C4<0>;
L_0x26ca640 .delay 1 (40,40,40) L_0x26ca640/d;
L_0x26ca890/d .functor AND 1, L_0x26cc380, L_0x26ca3d0, C4<1>, C4<1>;
L_0x26ca890 .delay 1 (40,40,40) L_0x26ca890/d;
L_0x26cab00/d .functor AND 1, L_0x26ca530, L_0x26cc690, C4<1>, C4<1>;
L_0x26cab00 .delay 1 (40,40,40) L_0x26cab00/d;
L_0x26cab70/d .functor OR 1, L_0x26ca890, L_0x26cab00, C4<0>, C4<0>;
L_0x26cab70 .delay 1 (40,40,40) L_0x26cab70/d;
v0x25cbe00_0 .net "AandB", 0 0, L_0x26ca890;  1 drivers
v0x25cbea0_0 .net "BxorSub", 0 0, L_0x26ca3d0;  1 drivers
v0x25cbf40_0 .net "a", 0 0, L_0x26cc380;  alias, 1 drivers
v0x25cbfe0_0 .net "b", 0 0, L_0x26cc4e0;  alias, 1 drivers
v0x25cc080_0 .net "carryin", 0 0, L_0x26cc690;  alias, 1 drivers
v0x25cc120_0 .net "carryout", 0 0, L_0x26cab70;  alias, 1 drivers
v0x25cc1c0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25cc260_0 .net "res", 0 0, L_0x26ca640;  alias, 1 drivers
v0x25cc300_0 .net "xAorB", 0 0, L_0x26ca530;  1 drivers
v0x25cc430_0 .net "xAorBandCin", 0 0, L_0x26cab00;  1 drivers
S_0x25cdb10 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25cdcd0 .param/l "i" 0 3 165, +C4<01>;
S_0x25cdd90 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25cdb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26cc420/d .functor AND 1, L_0x26cedc0, L_0x26cef20, C4<1>, C4<1>;
L_0x26cc420 .delay 1 (40,40,40) L_0x26cc420/d;
L_0x26cca00/d .functor NAND 1, L_0x26cedc0, L_0x26cef20, C4<1>, C4<1>;
L_0x26cca00 .delay 1 (20,20,20) L_0x26cca00/d;
L_0x26cbcc0/d .functor OR 1, L_0x26cedc0, L_0x26cef20, C4<0>, C4<0>;
L_0x26cbcc0 .delay 1 (40,40,40) L_0x26cbcc0/d;
L_0x26ccc80/d .functor NOR 1, L_0x26cedc0, L_0x26cef20, C4<0>, C4<0>;
L_0x26ccc80 .delay 1 (20,20,20) L_0x26ccc80/d;
L_0x26ccd40/d .functor XOR 1, L_0x26cedc0, L_0x26cef20, C4<0>, C4<0>;
L_0x26ccd40 .delay 1 (40,40,40) L_0x26ccd40/d;
L_0x26cd750/d .functor NOT 1, L_0x26cf200, C4<0>, C4<0>, C4<0>;
L_0x26cd750 .delay 1 (10,10,10) L_0x26cd750/d;
L_0x26cd8b0/d .functor NOT 1, L_0x26cf330, C4<0>, C4<0>, C4<0>;
L_0x26cd8b0 .delay 1 (10,10,10) L_0x26cd8b0/d;
L_0x26cd970/d .functor NOT 1, L_0x26cf3d0, C4<0>, C4<0>, C4<0>;
L_0x26cd970 .delay 1 (10,10,10) L_0x26cd970/d;
L_0x26cdb20/d .functor AND 1, L_0x26cd070, L_0x26cd750, L_0x26cd8b0, L_0x26cd970;
L_0x26cdb20 .delay 1 (80,80,80) L_0x26cdb20/d;
L_0x26cdcd0/d .functor AND 1, L_0x26cd070, L_0x26cf200, L_0x26cd8b0, L_0x26cd970;
L_0x26cdcd0 .delay 1 (80,80,80) L_0x26cdcd0/d;
L_0x26cdee0/d .functor AND 1, L_0x26ccd40, L_0x26cd750, L_0x26cf330, L_0x26cd970;
L_0x26cdee0 .delay 1 (80,80,80) L_0x26cdee0/d;
L_0x26ce0c0/d .functor AND 1, L_0x26cd070, L_0x26cf200, L_0x26cf330, L_0x26cd970;
L_0x26ce0c0 .delay 1 (80,80,80) L_0x26ce0c0/d;
L_0x26ce290/d .functor AND 1, L_0x26cc420, L_0x26cd750, L_0x26cd8b0, L_0x26cf3d0;
L_0x26ce290 .delay 1 (80,80,80) L_0x26ce290/d;
L_0x26ce470/d .functor AND 1, L_0x26cca00, L_0x26cf200, L_0x26cd8b0, L_0x26cf3d0;
L_0x26ce470 .delay 1 (80,80,80) L_0x26ce470/d;
L_0x26ce220/d .functor AND 1, L_0x26ccc80, L_0x26cd750, L_0x26cf330, L_0x26cf3d0;
L_0x26ce220 .delay 1 (80,80,80) L_0x26ce220/d;
L_0x26ce800/d .functor AND 1, L_0x26cbcc0, L_0x26cf200, L_0x26cf330, L_0x26cf3d0;
L_0x26ce800 .delay 1 (80,80,80) L_0x26ce800/d;
L_0x26ce9d0/0/0 .functor OR 1, L_0x26cdb20, L_0x26cdcd0, L_0x26cdee0, L_0x26ce290;
L_0x26ce9d0/0/4 .functor OR 1, L_0x26ce470, L_0x26ce220, L_0x26ce800, L_0x26ce0c0;
L_0x26ce9d0/d .functor OR 1, L_0x26ce9d0/0/0, L_0x26ce9d0/0/4, C4<0>, C4<0>;
L_0x26ce9d0 .delay 1 (160,160,160) L_0x26ce9d0/d;
v0x25cece0_0 .net "a", 0 0, L_0x26cedc0;  1 drivers
v0x25ceda0_0 .net "addSub", 0 0, L_0x26cd070;  1 drivers
v0x25cee40_0 .net "andRes", 0 0, L_0x26cc420;  1 drivers
v0x25cef10_0 .net "b", 0 0, L_0x26cef20;  1 drivers
v0x25cefe0_0 .net "carryIn", 0 0, L_0x26cf0d0;  1 drivers
v0x25cf080_0 .net "carryOut", 0 0, L_0x26cd550;  1 drivers
v0x25cf150_0 .net "initialResult", 0 0, L_0x26ce9d0;  1 drivers
v0x25cf1f0_0 .net "isAdd", 0 0, L_0x26cdb20;  1 drivers
v0x25cf290_0 .net "isAnd", 0 0, L_0x26ce290;  1 drivers
v0x25cf3c0_0 .net "isNand", 0 0, L_0x26ce470;  1 drivers
v0x25cf460_0 .net "isNor", 0 0, L_0x26ce220;  1 drivers
v0x25cf500_0 .net "isOr", 0 0, L_0x26ce800;  1 drivers
v0x25cf5c0_0 .net "isSLT", 0 0, L_0x26ce0c0;  1 drivers
v0x25cf680_0 .net "isSub", 0 0, L_0x26cdcd0;  1 drivers
v0x25cf740_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25cf7e0_0 .net "isXor", 0 0, L_0x26cdee0;  1 drivers
v0x25cf8a0_0 .net "nandRes", 0 0, L_0x26cca00;  1 drivers
v0x25cfa50_0 .net "norRes", 0 0, L_0x26ccc80;  1 drivers
v0x25cfaf0_0 .net "orRes", 0 0, L_0x26cbcc0;  1 drivers
v0x25cfb90_0 .net "s0", 0 0, L_0x26cf200;  1 drivers
v0x25cfc30_0 .net "s0inv", 0 0, L_0x26cd750;  1 drivers
v0x25cfcf0_0 .net "s1", 0 0, L_0x26cf330;  1 drivers
v0x25cfdb0_0 .net "s1inv", 0 0, L_0x26cd8b0;  1 drivers
v0x25cfe70_0 .net "s2", 0 0, L_0x26cf3d0;  1 drivers
v0x25cff30_0 .net "s2inv", 0 0, L_0x26cd970;  1 drivers
v0x25cfff0_0 .net "xorRes", 0 0, L_0x26ccd40;  1 drivers
S_0x25ce090 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25cdd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26ccea0/d .functor XOR 1, L_0x26cef20, L_0x2723090, C4<0>, C4<0>;
L_0x26ccea0 .delay 1 (40,40,40) L_0x26ccea0/d;
L_0x26ccf10/d .functor XOR 1, L_0x26cedc0, L_0x26ccea0, C4<0>, C4<0>;
L_0x26ccf10 .delay 1 (40,40,40) L_0x26ccf10/d;
L_0x26cd070/d .functor XOR 1, L_0x26ccf10, L_0x26cf0d0, C4<0>, C4<0>;
L_0x26cd070 .delay 1 (40,40,40) L_0x26cd070/d;
L_0x26cd270/d .functor AND 1, L_0x26cedc0, L_0x26ccea0, C4<1>, C4<1>;
L_0x26cd270 .delay 1 (40,40,40) L_0x26cd270/d;
L_0x26cd4e0/d .functor AND 1, L_0x26ccf10, L_0x26cf0d0, C4<1>, C4<1>;
L_0x26cd4e0 .delay 1 (40,40,40) L_0x26cd4e0/d;
L_0x26cd550/d .functor OR 1, L_0x26cd270, L_0x26cd4e0, C4<0>, C4<0>;
L_0x26cd550 .delay 1 (40,40,40) L_0x26cd550/d;
v0x25ce320_0 .net "AandB", 0 0, L_0x26cd270;  1 drivers
v0x25ce400_0 .net "BxorSub", 0 0, L_0x26ccea0;  1 drivers
v0x25ce4c0_0 .net "a", 0 0, L_0x26cedc0;  alias, 1 drivers
v0x25ce590_0 .net "b", 0 0, L_0x26cef20;  alias, 1 drivers
v0x25ce650_0 .net "carryin", 0 0, L_0x26cf0d0;  alias, 1 drivers
v0x25ce760_0 .net "carryout", 0 0, L_0x26cd550;  alias, 1 drivers
v0x25ce820_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25ce910_0 .net "res", 0 0, L_0x26cd070;  alias, 1 drivers
v0x25ce9d0_0 .net "xAorB", 0 0, L_0x26ccf10;  1 drivers
v0x25ceb20_0 .net "xAorBandCin", 0 0, L_0x26cd4e0;  1 drivers
S_0x25d01d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25d03c0 .param/l "i" 0 3 165, +C4<010>;
S_0x25d0460 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25d01d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26cf4e0/d .functor AND 1, L_0x26d1930, L_0x26d1ba0, C4<1>, C4<1>;
L_0x26cf4e0 .delay 1 (40,40,40) L_0x26cf4e0/d;
L_0x26cf5f0/d .functor NAND 1, L_0x26d1930, L_0x26d1ba0, C4<1>, C4<1>;
L_0x26cf5f0 .delay 1 (20,20,20) L_0x26cf5f0/d;
L_0x26ce660/d .functor OR 1, L_0x26d1930, L_0x26d1ba0, C4<0>, C4<0>;
L_0x26ce660 .delay 1 (40,40,40) L_0x26ce660/d;
L_0x26cf870/d .functor NOR 1, L_0x26d1930, L_0x26d1ba0, C4<0>, C4<0>;
L_0x26cf870 .delay 1 (20,20,20) L_0x26cf870/d;
L_0x26cf8e0/d .functor XOR 1, L_0x26d1930, L_0x26d1ba0, C4<0>, C4<0>;
L_0x26cf8e0 .delay 1 (40,40,40) L_0x26cf8e0/d;
L_0x26d02f0/d .functor NOT 1, L_0x26d1d50, C4<0>, C4<0>, C4<0>;
L_0x26d02f0 .delay 1 (10,10,10) L_0x26d02f0/d;
L_0x26d0450/d .functor NOT 1, L_0x26d1e80, C4<0>, C4<0>, C4<0>;
L_0x26d0450 .delay 1 (10,10,10) L_0x26d0450/d;
L_0x26d0510/d .functor NOT 1, L_0x26d2030, C4<0>, C4<0>, C4<0>;
L_0x26d0510 .delay 1 (10,10,10) L_0x26d0510/d;
L_0x26d06c0/d .functor AND 1, L_0x26cfc10, L_0x26d02f0, L_0x26d0450, L_0x26d0510;
L_0x26d06c0 .delay 1 (80,80,80) L_0x26d06c0/d;
L_0x26d0870/d .functor AND 1, L_0x26cfc10, L_0x26d1d50, L_0x26d0450, L_0x26d0510;
L_0x26d0870 .delay 1 (80,80,80) L_0x26d0870/d;
L_0x26d0a80/d .functor AND 1, L_0x26cf8e0, L_0x26d02f0, L_0x26d1e80, L_0x26d0510;
L_0x26d0a80 .delay 1 (80,80,80) L_0x26d0a80/d;
L_0x26d0c60/d .functor AND 1, L_0x26cfc10, L_0x26d1d50, L_0x26d1e80, L_0x26d0510;
L_0x26d0c60 .delay 1 (80,80,80) L_0x26d0c60/d;
L_0x26d0e30/d .functor AND 1, L_0x26cf4e0, L_0x26d02f0, L_0x26d0450, L_0x26d2030;
L_0x26d0e30 .delay 1 (80,80,80) L_0x26d0e30/d;
L_0x26d1010/d .functor AND 1, L_0x26cf5f0, L_0x26d1d50, L_0x26d0450, L_0x26d2030;
L_0x26d1010 .delay 1 (80,80,80) L_0x26d1010/d;
L_0x26d0dc0/d .functor AND 1, L_0x26cf870, L_0x26d02f0, L_0x26d1e80, L_0x26d2030;
L_0x26d0dc0 .delay 1 (80,80,80) L_0x26d0dc0/d;
L_0x26d13a0/d .functor AND 1, L_0x26ce660, L_0x26d1d50, L_0x26d1e80, L_0x26d2030;
L_0x26d13a0 .delay 1 (80,80,80) L_0x26d13a0/d;
L_0x26d1540/0/0 .functor OR 1, L_0x26d06c0, L_0x26d0870, L_0x26d0a80, L_0x26d0e30;
L_0x26d1540/0/4 .functor OR 1, L_0x26d1010, L_0x26d0dc0, L_0x26d13a0, L_0x26d0c60;
L_0x26d1540/d .functor OR 1, L_0x26d1540/0/0, L_0x26d1540/0/4, C4<0>, C4<0>;
L_0x26d1540 .delay 1 (160,160,160) L_0x26d1540/d;
v0x25d13f0_0 .net "a", 0 0, L_0x26d1930;  1 drivers
v0x25d14b0_0 .net "addSub", 0 0, L_0x26cfc10;  1 drivers
v0x25d1580_0 .net "andRes", 0 0, L_0x26cf4e0;  1 drivers
v0x25d1650_0 .net "b", 0 0, L_0x26d1ba0;  1 drivers
v0x25d1720_0 .net "carryIn", 0 0, L_0x26cf7a0;  1 drivers
v0x25d17c0_0 .net "carryOut", 0 0, L_0x26d00f0;  1 drivers
v0x25d1890_0 .net "initialResult", 0 0, L_0x26d1540;  1 drivers
v0x25d1930_0 .net "isAdd", 0 0, L_0x26d06c0;  1 drivers
v0x25d19d0_0 .net "isAnd", 0 0, L_0x26d0e30;  1 drivers
v0x25d1b00_0 .net "isNand", 0 0, L_0x26d1010;  1 drivers
v0x25d1ba0_0 .net "isNor", 0 0, L_0x26d0dc0;  1 drivers
v0x25d1c40_0 .net "isOr", 0 0, L_0x26d13a0;  1 drivers
v0x25d1d00_0 .net "isSLT", 0 0, L_0x26d0c60;  1 drivers
v0x25d1dc0_0 .net "isSub", 0 0, L_0x26d0870;  1 drivers
v0x25d1e80_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25d1f20_0 .net "isXor", 0 0, L_0x26d0a80;  1 drivers
v0x25d1fe0_0 .net "nandRes", 0 0, L_0x26cf5f0;  1 drivers
v0x25d2190_0 .net "norRes", 0 0, L_0x26cf870;  1 drivers
v0x25d2230_0 .net "orRes", 0 0, L_0x26ce660;  1 drivers
v0x25d22d0_0 .net "s0", 0 0, L_0x26d1d50;  1 drivers
v0x25d2370_0 .net "s0inv", 0 0, L_0x26d02f0;  1 drivers
v0x25d2430_0 .net "s1", 0 0, L_0x26d1e80;  1 drivers
v0x25d24f0_0 .net "s1inv", 0 0, L_0x26d0450;  1 drivers
v0x25d25b0_0 .net "s2", 0 0, L_0x26d2030;  1 drivers
v0x25d2670_0 .net "s2inv", 0 0, L_0x26d0510;  1 drivers
v0x25d2730_0 .net "xorRes", 0 0, L_0x26cf8e0;  1 drivers
S_0x25d0760 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25d0460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26cfa40/d .functor XOR 1, L_0x26d1ba0, L_0x2723090, C4<0>, C4<0>;
L_0x26cfa40 .delay 1 (40,40,40) L_0x26cfa40/d;
L_0x26cfab0/d .functor XOR 1, L_0x26d1930, L_0x26cfa40, C4<0>, C4<0>;
L_0x26cfab0 .delay 1 (40,40,40) L_0x26cfab0/d;
L_0x26cfc10/d .functor XOR 1, L_0x26cfab0, L_0x26cf7a0, C4<0>, C4<0>;
L_0x26cfc10 .delay 1 (40,40,40) L_0x26cfc10/d;
L_0x26cfe10/d .functor AND 1, L_0x26d1930, L_0x26cfa40, C4<1>, C4<1>;
L_0x26cfe10 .delay 1 (40,40,40) L_0x26cfe10/d;
L_0x26d0080/d .functor AND 1, L_0x26cfab0, L_0x26cf7a0, C4<1>, C4<1>;
L_0x26d0080 .delay 1 (40,40,40) L_0x26d0080/d;
L_0x26d00f0/d .functor OR 1, L_0x26cfe10, L_0x26d0080, C4<0>, C4<0>;
L_0x26d00f0 .delay 1 (40,40,40) L_0x26d00f0/d;
v0x25d09f0_0 .net "AandB", 0 0, L_0x26cfe10;  1 drivers
v0x25d0ad0_0 .net "BxorSub", 0 0, L_0x26cfa40;  1 drivers
v0x25d0b90_0 .net "a", 0 0, L_0x26d1930;  alias, 1 drivers
v0x25d0c60_0 .net "b", 0 0, L_0x26d1ba0;  alias, 1 drivers
v0x25d0d20_0 .net "carryin", 0 0, L_0x26cf7a0;  alias, 1 drivers
v0x25d0e30_0 .net "carryout", 0 0, L_0x26d00f0;  alias, 1 drivers
v0x25d0ef0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25d1020_0 .net "res", 0 0, L_0x26cfc10;  alias, 1 drivers
v0x25d10e0_0 .net "xAorB", 0 0, L_0x26cfab0;  1 drivers
v0x25d1230_0 .net "xAorBandCin", 0 0, L_0x26d0080;  1 drivers
S_0x25d2910 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25ce8c0 .param/l "i" 0 3 165, +C4<011>;
S_0x25d2b40 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25d2910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26cf470/d .functor AND 1, L_0x26d4480, L_0x26d45e0, C4<1>, C4<1>;
L_0x26cf470 .delay 1 (40,40,40) L_0x26cf470/d;
L_0x26d1200/d .functor NAND 1, L_0x26d4480, L_0x26d45e0, C4<1>, C4<1>;
L_0x26d1200 .delay 1 (20,20,20) L_0x26d1200/d;
L_0x26d21c0/d .functor OR 1, L_0x26d4480, L_0x26d45e0, C4<0>, C4<0>;
L_0x26d21c0 .delay 1 (40,40,40) L_0x26d21c0/d;
L_0x26d23b0/d .functor NOR 1, L_0x26d4480, L_0x26d45e0, C4<0>, C4<0>;
L_0x26d23b0 .delay 1 (20,20,20) L_0x26d23b0/d;
L_0x26d2470/d .functor XOR 1, L_0x26d4480, L_0x26d45e0, C4<0>, C4<0>;
L_0x26d2470 .delay 1 (40,40,40) L_0x26d2470/d;
L_0x26d2eb0/d .functor NOT 1, L_0x26d4960, C4<0>, C4<0>, C4<0>;
L_0x26d2eb0 .delay 1 (10,10,10) L_0x26d2eb0/d;
L_0x25d40e0/d .functor NOT 1, L_0x26d4790, C4<0>, C4<0>, C4<0>;
L_0x25d40e0 .delay 1 (10,10,10) L_0x25d40e0/d;
L_0x26d3060/d .functor NOT 1, L_0x26d4ac0, C4<0>, C4<0>, C4<0>;
L_0x26d3060 .delay 1 (10,10,10) L_0x26d3060/d;
L_0x26d3210/d .functor AND 1, L_0x26d27f0, L_0x26d2eb0, L_0x25d40e0, L_0x26d3060;
L_0x26d3210 .delay 1 (80,80,80) L_0x26d3210/d;
L_0x26d33c0/d .functor AND 1, L_0x26d27f0, L_0x26d4960, L_0x25d40e0, L_0x26d3060;
L_0x26d33c0 .delay 1 (80,80,80) L_0x26d33c0/d;
L_0x26d35d0/d .functor AND 1, L_0x26d2470, L_0x26d2eb0, L_0x26d4790, L_0x26d3060;
L_0x26d35d0 .delay 1 (80,80,80) L_0x26d35d0/d;
L_0x26d37b0/d .functor AND 1, L_0x26d27f0, L_0x26d4960, L_0x26d4790, L_0x26d3060;
L_0x26d37b0 .delay 1 (80,80,80) L_0x26d37b0/d;
L_0x26d3980/d .functor AND 1, L_0x26cf470, L_0x26d2eb0, L_0x25d40e0, L_0x26d4ac0;
L_0x26d3980 .delay 1 (80,80,80) L_0x26d3980/d;
L_0x26d3b60/d .functor AND 1, L_0x26d1200, L_0x26d4960, L_0x25d40e0, L_0x26d4ac0;
L_0x26d3b60 .delay 1 (80,80,80) L_0x26d3b60/d;
L_0x26d3910/d .functor AND 1, L_0x26d23b0, L_0x26d2eb0, L_0x26d4790, L_0x26d4ac0;
L_0x26d3910 .delay 1 (80,80,80) L_0x26d3910/d;
L_0x26d3ef0/d .functor AND 1, L_0x26d21c0, L_0x26d4960, L_0x26d4790, L_0x26d4ac0;
L_0x26d3ef0 .delay 1 (80,80,80) L_0x26d3ef0/d;
L_0x26d4090/0/0 .functor OR 1, L_0x26d3210, L_0x26d33c0, L_0x26d35d0, L_0x26d3980;
L_0x26d4090/0/4 .functor OR 1, L_0x26d3b60, L_0x26d3910, L_0x26d3ef0, L_0x26d37b0;
L_0x26d4090/d .functor OR 1, L_0x26d4090/0/0, L_0x26d4090/0/4, C4<0>, C4<0>;
L_0x26d4090 .delay 1 (160,160,160) L_0x26d4090/d;
v0x25d3a40_0 .net "a", 0 0, L_0x26d4480;  1 drivers
v0x25d3b00_0 .net "addSub", 0 0, L_0x26d27f0;  1 drivers
v0x25d3bd0_0 .net "andRes", 0 0, L_0x26cf470;  1 drivers
v0x25d3ca0_0 .net "b", 0 0, L_0x26d45e0;  1 drivers
v0x25d3d70_0 .net "carryIn", 0 0, L_0x26d20d0;  1 drivers
v0x25d3e10_0 .net "carryOut", 0 0, L_0x26d2cb0;  1 drivers
v0x25d3ee0_0 .net "initialResult", 0 0, L_0x26d4090;  1 drivers
v0x25d3f80_0 .net "isAdd", 0 0, L_0x26d3210;  1 drivers
v0x25d4020_0 .net "isAnd", 0 0, L_0x26d3980;  1 drivers
v0x25d4150_0 .net "isNand", 0 0, L_0x26d3b60;  1 drivers
v0x25d41f0_0 .net "isNor", 0 0, L_0x26d3910;  1 drivers
v0x25d4290_0 .net "isOr", 0 0, L_0x26d3ef0;  1 drivers
v0x25d4350_0 .net "isSLT", 0 0, L_0x26d37b0;  1 drivers
v0x25d4410_0 .net "isSub", 0 0, L_0x26d33c0;  1 drivers
v0x25d44d0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25d4570_0 .net "isXor", 0 0, L_0x26d35d0;  1 drivers
v0x25d4630_0 .net "nandRes", 0 0, L_0x26d1200;  1 drivers
v0x25d47e0_0 .net "norRes", 0 0, L_0x26d23b0;  1 drivers
v0x25d4880_0 .net "orRes", 0 0, L_0x26d21c0;  1 drivers
v0x25d4920_0 .net "s0", 0 0, L_0x26d4960;  1 drivers
v0x25d49c0_0 .net "s0inv", 0 0, L_0x26d2eb0;  1 drivers
v0x25d4a80_0 .net "s1", 0 0, L_0x26d4790;  1 drivers
v0x25d4b40_0 .net "s1inv", 0 0, L_0x25d40e0;  1 drivers
v0x25d4c00_0 .net "s2", 0 0, L_0x26d4ac0;  1 drivers
v0x25d4cc0_0 .net "s2inv", 0 0, L_0x26d3060;  1 drivers
v0x25d4d80_0 .net "xorRes", 0 0, L_0x26d2470;  1 drivers
S_0x25d2e40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25d2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26d25d0/d .functor XOR 1, L_0x26d45e0, L_0x2723090, C4<0>, C4<0>;
L_0x26d25d0 .delay 1 (40,40,40) L_0x26d25d0/d;
L_0x26d2690/d .functor XOR 1, L_0x26d4480, L_0x26d25d0, C4<0>, C4<0>;
L_0x26d2690 .delay 1 (40,40,40) L_0x26d2690/d;
L_0x26d27f0/d .functor XOR 1, L_0x26d2690, L_0x26d20d0, C4<0>, C4<0>;
L_0x26d27f0 .delay 1 (40,40,40) L_0x26d27f0/d;
L_0x26d29f0/d .functor AND 1, L_0x26d4480, L_0x26d25d0, C4<1>, C4<1>;
L_0x26d29f0 .delay 1 (40,40,40) L_0x26d29f0/d;
L_0x26d2230/d .functor AND 1, L_0x26d2690, L_0x26d20d0, C4<1>, C4<1>;
L_0x26d2230 .delay 1 (40,40,40) L_0x26d2230/d;
L_0x26d2cb0/d .functor OR 1, L_0x26d29f0, L_0x26d2230, C4<0>, C4<0>;
L_0x26d2cb0 .delay 1 (40,40,40) L_0x26d2cb0/d;
v0x25d30d0_0 .net "AandB", 0 0, L_0x26d29f0;  1 drivers
v0x25d31b0_0 .net "BxorSub", 0 0, L_0x26d25d0;  1 drivers
v0x25d3270_0 .net "a", 0 0, L_0x26d4480;  alias, 1 drivers
v0x25d3340_0 .net "b", 0 0, L_0x26d45e0;  alias, 1 drivers
v0x25d3400_0 .net "carryin", 0 0, L_0x26d20d0;  alias, 1 drivers
v0x25d3510_0 .net "carryout", 0 0, L_0x26d2cb0;  alias, 1 drivers
v0x25d35d0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25d3670_0 .net "res", 0 0, L_0x26d27f0;  alias, 1 drivers
v0x25d3730_0 .net "xAorB", 0 0, L_0x26d2690;  1 drivers
v0x25d3880_0 .net "xAorBandCin", 0 0, L_0x26d2230;  1 drivers
S_0x25d4f60 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25d5170 .param/l "i" 0 3 165, +C4<0100>;
S_0x25d5230 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25d4f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26d4520/d .functor AND 1, L_0x26d6ef0, L_0x26d7050, C4<1>, C4<1>;
L_0x26d4520 .delay 1 (40,40,40) L_0x26d4520/d;
L_0x26d4a50/d .functor NAND 1, L_0x26d6ef0, L_0x26d7050, C4<1>, C4<1>;
L_0x26d4a50 .delay 1 (20,20,20) L_0x26d4a50/d;
L_0x26d4c30/d .functor OR 1, L_0x26d6ef0, L_0x26d7050, C4<0>, C4<0>;
L_0x26d4c30 .delay 1 (40,40,40) L_0x26d4c30/d;
L_0x26d4e20/d .functor NOR 1, L_0x26d6ef0, L_0x26d7050, C4<0>, C4<0>;
L_0x26d4e20 .delay 1 (20,20,20) L_0x26d4e20/d;
L_0x26d4ee0/d .functor XOR 1, L_0x26d6ef0, L_0x26d7050, C4<0>, C4<0>;
L_0x26d4ee0 .delay 1 (40,40,40) L_0x26d4ee0/d;
L_0x26d5920/d .functor NOT 1, L_0x26d72e0, C4<0>, C4<0>, C4<0>;
L_0x26d5920 .delay 1 (10,10,10) L_0x26d5920/d;
L_0x25d6830/d .functor NOT 1, L_0x26d7200, C4<0>, C4<0>, C4<0>;
L_0x25d6830 .delay 1 (10,10,10) L_0x25d6830/d;
L_0x26d5ad0/d .functor NOT 1, L_0x26d7470, C4<0>, C4<0>, C4<0>;
L_0x26d5ad0 .delay 1 (10,10,10) L_0x26d5ad0/d;
L_0x26d5c80/d .functor AND 1, L_0x26d5260, L_0x26d5920, L_0x25d6830, L_0x26d5ad0;
L_0x26d5c80 .delay 1 (80,80,80) L_0x26d5c80/d;
L_0x26d5e30/d .functor AND 1, L_0x26d5260, L_0x26d72e0, L_0x25d6830, L_0x26d5ad0;
L_0x26d5e30 .delay 1 (80,80,80) L_0x26d5e30/d;
L_0x26d6040/d .functor AND 1, L_0x26d4ee0, L_0x26d5920, L_0x26d7200, L_0x26d5ad0;
L_0x26d6040 .delay 1 (80,80,80) L_0x26d6040/d;
L_0x26d6220/d .functor AND 1, L_0x26d5260, L_0x26d72e0, L_0x26d7200, L_0x26d5ad0;
L_0x26d6220 .delay 1 (80,80,80) L_0x26d6220/d;
L_0x26d63f0/d .functor AND 1, L_0x26d4520, L_0x26d5920, L_0x25d6830, L_0x26d7470;
L_0x26d63f0 .delay 1 (80,80,80) L_0x26d63f0/d;
L_0x26d65d0/d .functor AND 1, L_0x26d4a50, L_0x26d72e0, L_0x25d6830, L_0x26d7470;
L_0x26d65d0 .delay 1 (80,80,80) L_0x26d65d0/d;
L_0x26d6380/d .functor AND 1, L_0x26d4e20, L_0x26d5920, L_0x26d7200, L_0x26d7470;
L_0x26d6380 .delay 1 (80,80,80) L_0x26d6380/d;
L_0x26d6960/d .functor AND 1, L_0x26d4c30, L_0x26d72e0, L_0x26d7200, L_0x26d7470;
L_0x26d6960 .delay 1 (80,80,80) L_0x26d6960/d;
L_0x26d6b00/0/0 .functor OR 1, L_0x26d5c80, L_0x26d5e30, L_0x26d6040, L_0x26d63f0;
L_0x26d6b00/0/4 .functor OR 1, L_0x26d65d0, L_0x26d6380, L_0x26d6960, L_0x26d6220;
L_0x26d6b00/d .functor OR 1, L_0x26d6b00/0/0, L_0x26d6b00/0/4, C4<0>, C4<0>;
L_0x26d6b00 .delay 1 (160,160,160) L_0x26d6b00/d;
v0x25d6190_0 .net "a", 0 0, L_0x26d6ef0;  1 drivers
v0x25d6250_0 .net "addSub", 0 0, L_0x26d5260;  1 drivers
v0x25d6320_0 .net "andRes", 0 0, L_0x26d4520;  1 drivers
v0x25d63f0_0 .net "b", 0 0, L_0x26d7050;  1 drivers
v0x25d64c0_0 .net "carryIn", 0 0, L_0x26d4b60;  1 drivers
v0x25d6560_0 .net "carryOut", 0 0, L_0x26d5720;  1 drivers
v0x25d6630_0 .net "initialResult", 0 0, L_0x26d6b00;  1 drivers
v0x25d66d0_0 .net "isAdd", 0 0, L_0x26d5c80;  1 drivers
v0x25d6770_0 .net "isAnd", 0 0, L_0x26d63f0;  1 drivers
v0x25d68a0_0 .net "isNand", 0 0, L_0x26d65d0;  1 drivers
v0x25d6940_0 .net "isNor", 0 0, L_0x26d6380;  1 drivers
v0x25d69e0_0 .net "isOr", 0 0, L_0x26d6960;  1 drivers
v0x25d6aa0_0 .net "isSLT", 0 0, L_0x26d6220;  1 drivers
v0x25d6b60_0 .net "isSub", 0 0, L_0x26d5e30;  1 drivers
v0x25d6c20_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25d6cc0_0 .net "isXor", 0 0, L_0x26d6040;  1 drivers
v0x25d6d80_0 .net "nandRes", 0 0, L_0x26d4a50;  1 drivers
v0x25d6f30_0 .net "norRes", 0 0, L_0x26d4e20;  1 drivers
v0x25d6fd0_0 .net "orRes", 0 0, L_0x26d4c30;  1 drivers
v0x25d7070_0 .net "s0", 0 0, L_0x26d72e0;  1 drivers
v0x25d7110_0 .net "s0inv", 0 0, L_0x26d5920;  1 drivers
v0x25d71d0_0 .net "s1", 0 0, L_0x26d7200;  1 drivers
v0x25d7290_0 .net "s1inv", 0 0, L_0x25d6830;  1 drivers
v0x25d7350_0 .net "s2", 0 0, L_0x26d7470;  1 drivers
v0x25d7410_0 .net "s2inv", 0 0, L_0x26d5ad0;  1 drivers
v0x25d74d0_0 .net "xorRes", 0 0, L_0x26d4ee0;  1 drivers
S_0x25d5530 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25d5230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26d5040/d .functor XOR 1, L_0x26d7050, L_0x2723090, C4<0>, C4<0>;
L_0x26d5040 .delay 1 (40,40,40) L_0x26d5040/d;
L_0x26d5100/d .functor XOR 1, L_0x26d6ef0, L_0x26d5040, C4<0>, C4<0>;
L_0x26d5100 .delay 1 (40,40,40) L_0x26d5100/d;
L_0x26d5260/d .functor XOR 1, L_0x26d5100, L_0x26d4b60, C4<0>, C4<0>;
L_0x26d5260 .delay 1 (40,40,40) L_0x26d5260/d;
L_0x26d5460/d .functor AND 1, L_0x26d6ef0, L_0x26d5040, C4<1>, C4<1>;
L_0x26d5460 .delay 1 (40,40,40) L_0x26d5460/d;
L_0x26d4ca0/d .functor AND 1, L_0x26d5100, L_0x26d4b60, C4<1>, C4<1>;
L_0x26d4ca0 .delay 1 (40,40,40) L_0x26d4ca0/d;
L_0x26d5720/d .functor OR 1, L_0x26d5460, L_0x26d4ca0, C4<0>, C4<0>;
L_0x26d5720 .delay 1 (40,40,40) L_0x26d5720/d;
v0x25d57c0_0 .net "AandB", 0 0, L_0x26d5460;  1 drivers
v0x25d58a0_0 .net "BxorSub", 0 0, L_0x26d5040;  1 drivers
v0x25d5960_0 .net "a", 0 0, L_0x26d6ef0;  alias, 1 drivers
v0x25d5a00_0 .net "b", 0 0, L_0x26d7050;  alias, 1 drivers
v0x25d5ac0_0 .net "carryin", 0 0, L_0x26d4b60;  alias, 1 drivers
v0x25d5bd0_0 .net "carryout", 0 0, L_0x26d5720;  alias, 1 drivers
v0x25d5c90_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25d5e40_0 .net "res", 0 0, L_0x26d5260;  alias, 1 drivers
v0x25d5ee0_0 .net "xAorB", 0 0, L_0x26d5100;  1 drivers
v0x25d6010_0 .net "xAorBandCin", 0 0, L_0x26d4ca0;  1 drivers
S_0x25d76b0 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25d7870 .param/l "i" 0 3 165, +C4<0101>;
S_0x25d7930 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25d76b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26d6f90/d .functor AND 1, L_0x26d9a30, L_0x26d9b90, C4<1>, C4<1>;
L_0x26d6f90 .delay 1 (40,40,40) L_0x26d6f90/d;
L_0x26d67c0/d .functor NAND 1, L_0x26d9a30, L_0x26d9b90, C4<1>, C4<1>;
L_0x26d67c0 .delay 1 (20,20,20) L_0x26d67c0/d;
L_0x26d7660/d .functor OR 1, L_0x26d9a30, L_0x26d9b90, C4<0>, C4<0>;
L_0x26d7660 .delay 1 (40,40,40) L_0x26d7660/d;
L_0x26d7850/d .functor NOR 1, L_0x26d9a30, L_0x26d9b90, C4<0>, C4<0>;
L_0x26d7850 .delay 1 (20,20,20) L_0x26d7850/d;
L_0x26d7910/d .functor XOR 1, L_0x26d9a30, L_0x26d9b90, C4<0>, C4<0>;
L_0x26d7910 .delay 1 (40,40,40) L_0x26d7910/d;
L_0x26d83a0/d .functor NOT 1, L_0x26d9e50, C4<0>, C4<0>, C4<0>;
L_0x26d83a0 .delay 1 (10,10,10) L_0x26d83a0/d;
L_0x26d8500/d .functor NOT 1, L_0x26d1f20, C4<0>, C4<0>, C4<0>;
L_0x26d8500 .delay 1 (10,10,10) L_0x26d8500/d;
L_0x26d85c0/d .functor NOT 1, L_0x26d9d40, C4<0>, C4<0>, C4<0>;
L_0x26d85c0 .delay 1 (10,10,10) L_0x26d85c0/d;
L_0x26d8770/d .functor AND 1, L_0x26d7ce0, L_0x26d83a0, L_0x26d8500, L_0x26d85c0;
L_0x26d8770 .delay 1 (80,80,80) L_0x26d8770/d;
L_0x26d8920/d .functor AND 1, L_0x26d7ce0, L_0x26d9e50, L_0x26d8500, L_0x26d85c0;
L_0x26d8920 .delay 1 (80,80,80) L_0x26d8920/d;
L_0x26d8b30/d .functor AND 1, L_0x26d7910, L_0x26d83a0, L_0x26d1f20, L_0x26d85c0;
L_0x26d8b30 .delay 1 (80,80,80) L_0x26d8b30/d;
L_0x26d8d10/d .functor AND 1, L_0x26d7ce0, L_0x26d9e50, L_0x26d1f20, L_0x26d85c0;
L_0x26d8d10 .delay 1 (80,80,80) L_0x26d8d10/d;
L_0x26d8ee0/d .functor AND 1, L_0x26d6f90, L_0x26d83a0, L_0x26d8500, L_0x26d9d40;
L_0x26d8ee0 .delay 1 (80,80,80) L_0x26d8ee0/d;
L_0x26d90c0/d .functor AND 1, L_0x26d67c0, L_0x26d9e50, L_0x26d8500, L_0x26d9d40;
L_0x26d90c0 .delay 1 (80,80,80) L_0x26d90c0/d;
L_0x26d8e70/d .functor AND 1, L_0x26d7850, L_0x26d83a0, L_0x26d1f20, L_0x26d9d40;
L_0x26d8e70 .delay 1 (80,80,80) L_0x26d8e70/d;
L_0x26d94a0/d .functor AND 1, L_0x26d7660, L_0x26d9e50, L_0x26d1f20, L_0x26d9d40;
L_0x26d94a0 .delay 1 (80,80,80) L_0x26d94a0/d;
L_0x26d9640/0/0 .functor OR 1, L_0x26d8770, L_0x26d8920, L_0x26d8b30, L_0x26d8ee0;
L_0x26d9640/0/4 .functor OR 1, L_0x26d90c0, L_0x26d8e70, L_0x26d94a0, L_0x26d8d10;
L_0x26d9640/d .functor OR 1, L_0x26d9640/0/0, L_0x26d9640/0/4, C4<0>, C4<0>;
L_0x26d9640 .delay 1 (160,160,160) L_0x26d9640/d;
v0x25d8830_0 .net "a", 0 0, L_0x26d9a30;  1 drivers
v0x25d88f0_0 .net "addSub", 0 0, L_0x26d7ce0;  1 drivers
v0x25d89c0_0 .net "andRes", 0 0, L_0x26d6f90;  1 drivers
v0x25d8a90_0 .net "b", 0 0, L_0x26d9b90;  1 drivers
v0x25d8b60_0 .net "carryIn", 0 0, L_0x26d7510;  1 drivers
v0x25d8c00_0 .net "carryOut", 0 0, L_0x26d81a0;  1 drivers
v0x25d8cd0_0 .net "initialResult", 0 0, L_0x26d9640;  1 drivers
v0x25d8d70_0 .net "isAdd", 0 0, L_0x26d8770;  1 drivers
v0x25d8e10_0 .net "isAnd", 0 0, L_0x26d8ee0;  1 drivers
v0x25d8f40_0 .net "isNand", 0 0, L_0x26d90c0;  1 drivers
v0x25d8fe0_0 .net "isNor", 0 0, L_0x26d8e70;  1 drivers
v0x25d9080_0 .net "isOr", 0 0, L_0x26d94a0;  1 drivers
v0x25d9140_0 .net "isSLT", 0 0, L_0x26d8d10;  1 drivers
v0x25d9200_0 .net "isSub", 0 0, L_0x26d8920;  1 drivers
v0x25d92c0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25d9360_0 .net "isXor", 0 0, L_0x26d8b30;  1 drivers
v0x25d9420_0 .net "nandRes", 0 0, L_0x26d67c0;  1 drivers
v0x25d95d0_0 .net "norRes", 0 0, L_0x26d7850;  1 drivers
v0x25d9670_0 .net "orRes", 0 0, L_0x26d7660;  1 drivers
v0x25d9710_0 .net "s0", 0 0, L_0x26d9e50;  1 drivers
v0x25d97b0_0 .net "s0inv", 0 0, L_0x26d83a0;  1 drivers
v0x25d9870_0 .net "s1", 0 0, L_0x26d1f20;  1 drivers
v0x25d9930_0 .net "s1inv", 0 0, L_0x26d8500;  1 drivers
v0x25d99f0_0 .net "s2", 0 0, L_0x26d9d40;  1 drivers
v0x25d9ab0_0 .net "s2inv", 0 0, L_0x26d85c0;  1 drivers
v0x25d9b70_0 .net "xorRes", 0 0, L_0x26d7910;  1 drivers
S_0x25d7c30 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25d7930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26d7a70/d .functor XOR 1, L_0x26d9b90, L_0x2723090, C4<0>, C4<0>;
L_0x26d7a70 .delay 1 (40,40,40) L_0x26d7a70/d;
L_0x26d7b30/d .functor XOR 1, L_0x26d9a30, L_0x26d7a70, C4<0>, C4<0>;
L_0x26d7b30 .delay 1 (40,40,40) L_0x26d7b30/d;
L_0x26d7ce0/d .functor XOR 1, L_0x26d7b30, L_0x26d7510, C4<0>, C4<0>;
L_0x26d7ce0 .delay 1 (40,40,40) L_0x26d7ce0/d;
L_0x26d7ee0/d .functor AND 1, L_0x26d9a30, L_0x26d7a70, C4<1>, C4<1>;
L_0x26d7ee0 .delay 1 (40,40,40) L_0x26d7ee0/d;
L_0x26d76d0/d .functor AND 1, L_0x26d7b30, L_0x26d7510, C4<1>, C4<1>;
L_0x26d76d0 .delay 1 (40,40,40) L_0x26d76d0/d;
L_0x26d81a0/d .functor OR 1, L_0x26d7ee0, L_0x26d76d0, C4<0>, C4<0>;
L_0x26d81a0 .delay 1 (40,40,40) L_0x26d81a0/d;
v0x25d7ec0_0 .net "AandB", 0 0, L_0x26d7ee0;  1 drivers
v0x25d7fa0_0 .net "BxorSub", 0 0, L_0x26d7a70;  1 drivers
v0x25d8060_0 .net "a", 0 0, L_0x26d9a30;  alias, 1 drivers
v0x25d8130_0 .net "b", 0 0, L_0x26d9b90;  alias, 1 drivers
v0x25d81f0_0 .net "carryin", 0 0, L_0x26d7510;  alias, 1 drivers
v0x25d8300_0 .net "carryout", 0 0, L_0x26d81a0;  alias, 1 drivers
v0x25d83c0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25d8460_0 .net "res", 0 0, L_0x26d7ce0;  alias, 1 drivers
v0x25d8520_0 .net "xAorB", 0 0, L_0x26d7b30;  1 drivers
v0x25d8670_0 .net "xAorBandCin", 0 0, L_0x26d76d0;  1 drivers
S_0x25d9d50 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25d9f10 .param/l "i" 0 3 165, +C4<0110>;
S_0x25d9fd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25d9d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26d9ad0/d .functor AND 1, L_0x26dc630, L_0x26dc790, C4<1>, C4<1>;
L_0x26d9ad0 .delay 1 (40,40,40) L_0x26d9ad0/d;
L_0x26da230/d .functor NAND 1, L_0x26dc630, L_0x26dc790, C4<1>, C4<1>;
L_0x26da230 .delay 1 (20,20,20) L_0x26da230/d;
L_0x26da2f0/d .functor OR 1, L_0x26dc630, L_0x26dc790, C4<0>, C4<0>;
L_0x26da2f0 .delay 1 (40,40,40) L_0x26da2f0/d;
L_0x26da4e0/d .functor NOR 1, L_0x26dc630, L_0x26dc790, C4<0>, C4<0>;
L_0x26da4e0 .delay 1 (20,20,20) L_0x26da4e0/d;
L_0x26da640/d .functor XOR 1, L_0x26dc630, L_0x26dc790, C4<0>, C4<0>;
L_0x26da640 .delay 1 (40,40,40) L_0x26da640/d;
L_0x26db030/d .functor NOT 1, L_0x26dca80, C4<0>, C4<0>, C4<0>;
L_0x26db030 .delay 1 (10,10,10) L_0x26db030/d;
L_0x26db190/d .functor NOT 1, L_0x26dc940, C4<0>, C4<0>, C4<0>;
L_0x26db190 .delay 1 (10,10,10) L_0x26db190/d;
L_0x26db250/d .functor NOT 1, L_0x26dc9e0, C4<0>, C4<0>, C4<0>;
L_0x26db250 .delay 1 (10,10,10) L_0x26db250/d;
L_0x26db400/d .functor AND 1, L_0x26da970, L_0x26db030, L_0x26db190, L_0x26db250;
L_0x26db400 .delay 1 (80,80,80) L_0x26db400/d;
L_0x26db5b0/d .functor AND 1, L_0x26da970, L_0x26dca80, L_0x26db190, L_0x26db250;
L_0x26db5b0 .delay 1 (80,80,80) L_0x26db5b0/d;
L_0x26db760/d .functor AND 1, L_0x26da640, L_0x26db030, L_0x26dc940, L_0x26db250;
L_0x26db760 .delay 1 (80,80,80) L_0x26db760/d;
L_0x26db950/d .functor AND 1, L_0x26da970, L_0x26dca80, L_0x26dc940, L_0x26db250;
L_0x26db950 .delay 1 (80,80,80) L_0x26db950/d;
L_0x26dba80/d .functor AND 1, L_0x26d9ad0, L_0x26db030, L_0x26db190, L_0x26dc9e0;
L_0x26dba80 .delay 1 (80,80,80) L_0x26dba80/d;
L_0x26dbce0/d .functor AND 1, L_0x26da230, L_0x26dca80, L_0x26db190, L_0x26dc9e0;
L_0x26dbce0 .delay 1 (80,80,80) L_0x26dbce0/d;
L_0x26dba10/d .functor AND 1, L_0x26da4e0, L_0x26db030, L_0x26dc940, L_0x26dc9e0;
L_0x26dba10 .delay 1 (80,80,80) L_0x26dba10/d;
L_0x26dc070/d .functor AND 1, L_0x26da2f0, L_0x26dca80, L_0x26dc940, L_0x26dc9e0;
L_0x26dc070 .delay 1 (80,80,80) L_0x26dc070/d;
L_0x26dc240/0/0 .functor OR 1, L_0x26db400, L_0x26db5b0, L_0x26db760, L_0x26dba80;
L_0x26dc240/0/4 .functor OR 1, L_0x26dbce0, L_0x26dba10, L_0x26dc070, L_0x26db950;
L_0x26dc240/d .functor OR 1, L_0x26dc240/0/0, L_0x26dc240/0/4, C4<0>, C4<0>;
L_0x26dc240 .delay 1 (160,160,160) L_0x26dc240/d;
v0x25daed0_0 .net "a", 0 0, L_0x26dc630;  1 drivers
v0x25daf90_0 .net "addSub", 0 0, L_0x26da970;  1 drivers
v0x25db060_0 .net "andRes", 0 0, L_0x26d9ad0;  1 drivers
v0x25db130_0 .net "b", 0 0, L_0x26dc790;  1 drivers
v0x25db200_0 .net "carryIn", 0 0, L_0x26da100;  1 drivers
v0x25db2a0_0 .net "carryOut", 0 0, L_0x26dae30;  1 drivers
v0x25db370_0 .net "initialResult", 0 0, L_0x26dc240;  1 drivers
v0x25db410_0 .net "isAdd", 0 0, L_0x26db400;  1 drivers
v0x25db4b0_0 .net "isAnd", 0 0, L_0x26dba80;  1 drivers
v0x25db5e0_0 .net "isNand", 0 0, L_0x26dbce0;  1 drivers
v0x25db680_0 .net "isNor", 0 0, L_0x26dba10;  1 drivers
v0x25db720_0 .net "isOr", 0 0, L_0x26dc070;  1 drivers
v0x25db7e0_0 .net "isSLT", 0 0, L_0x26db950;  1 drivers
v0x25db8a0_0 .net "isSub", 0 0, L_0x26db5b0;  1 drivers
v0x25db960_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25dba00_0 .net "isXor", 0 0, L_0x26db760;  1 drivers
v0x25dbac0_0 .net "nandRes", 0 0, L_0x26da230;  1 drivers
v0x25dbc70_0 .net "norRes", 0 0, L_0x26da4e0;  1 drivers
v0x25dbd10_0 .net "orRes", 0 0, L_0x26da2f0;  1 drivers
v0x25dbdb0_0 .net "s0", 0 0, L_0x26dca80;  1 drivers
v0x25dbe50_0 .net "s0inv", 0 0, L_0x26db030;  1 drivers
v0x25dbf10_0 .net "s1", 0 0, L_0x26dc940;  1 drivers
v0x25dbfd0_0 .net "s1inv", 0 0, L_0x26db190;  1 drivers
v0x25dc090_0 .net "s2", 0 0, L_0x26dc9e0;  1 drivers
v0x25dc150_0 .net "s2inv", 0 0, L_0x26db250;  1 drivers
v0x25dc210_0 .net "xorRes", 0 0, L_0x26da640;  1 drivers
S_0x25da2d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25d9fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26da700/d .functor XOR 1, L_0x26dc790, L_0x2723090, C4<0>, C4<0>;
L_0x26da700 .delay 1 (40,40,40) L_0x26da700/d;
L_0x26da860/d .functor XOR 1, L_0x26dc630, L_0x26da700, C4<0>, C4<0>;
L_0x26da860 .delay 1 (40,40,40) L_0x26da860/d;
L_0x26da970/d .functor XOR 1, L_0x26da860, L_0x26da100, C4<0>, C4<0>;
L_0x26da970 .delay 1 (40,40,40) L_0x26da970/d;
L_0x26dab70/d .functor AND 1, L_0x26dc630, L_0x26da700, C4<1>, C4<1>;
L_0x26dab70 .delay 1 (40,40,40) L_0x26dab70/d;
L_0x26da360/d .functor AND 1, L_0x26da860, L_0x26da100, C4<1>, C4<1>;
L_0x26da360 .delay 1 (40,40,40) L_0x26da360/d;
L_0x26dae30/d .functor OR 1, L_0x26dab70, L_0x26da360, C4<0>, C4<0>;
L_0x26dae30 .delay 1 (40,40,40) L_0x26dae30/d;
v0x25da560_0 .net "AandB", 0 0, L_0x26dab70;  1 drivers
v0x25da640_0 .net "BxorSub", 0 0, L_0x26da700;  1 drivers
v0x25da700_0 .net "a", 0 0, L_0x26dc630;  alias, 1 drivers
v0x25da7d0_0 .net "b", 0 0, L_0x26dc790;  alias, 1 drivers
v0x25da890_0 .net "carryin", 0 0, L_0x26da100;  alias, 1 drivers
v0x25da9a0_0 .net "carryout", 0 0, L_0x26dae30;  alias, 1 drivers
v0x25daa60_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25dab00_0 .net "res", 0 0, L_0x26da970;  alias, 1 drivers
v0x25dabc0_0 .net "xAorB", 0 0, L_0x26da860;  1 drivers
v0x25dad10_0 .net "xAorBandCin", 0 0, L_0x26da360;  1 drivers
S_0x25dc3f0 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25dc5b0 .param/l "i" 0 3 165, +C4<0111>;
S_0x25dc670 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25dc3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26dc6d0/d .functor AND 1, L_0x26df0e0, L_0x26df240, C4<1>, C4<1>;
L_0x26dc6d0 .delay 1 (40,40,40) L_0x26dc6d0/d;
L_0x26dccd0/d .functor NAND 1, L_0x26df0e0, L_0x26df240, C4<1>, C4<1>;
L_0x26dccd0 .delay 1 (20,20,20) L_0x26dccd0/d;
L_0x26dce30/d .functor OR 1, L_0x26df0e0, L_0x26df240, C4<0>, C4<0>;
L_0x26dce30 .delay 1 (40,40,40) L_0x26dce30/d;
L_0x26dcfc0/d .functor NOR 1, L_0x26df0e0, L_0x26df240, C4<0>, C4<0>;
L_0x26dcfc0 .delay 1 (20,20,20) L_0x26dcfc0/d;
L_0x26dd080/d .functor XOR 1, L_0x26df0e0, L_0x26df240, C4<0>, C4<0>;
L_0x26dd080 .delay 1 (40,40,40) L_0x26dd080/d;
L_0x26ddae0/d .functor NOT 1, L_0x26dcbc0, C4<0>, C4<0>, C4<0>;
L_0x26ddae0 .delay 1 (10,10,10) L_0x26ddae0/d;
L_0x26ddc40/d .functor NOT 1, L_0x26df500, C4<0>, C4<0>, C4<0>;
L_0x26ddc40 .delay 1 (10,10,10) L_0x26ddc40/d;
L_0x26ddd00/d .functor NOT 1, L_0x26df5a0, C4<0>, C4<0>, C4<0>;
L_0x26ddd00 .delay 1 (10,10,10) L_0x26ddd00/d;
L_0x26ddeb0/d .functor AND 1, L_0x26dd400, L_0x26ddae0, L_0x26ddc40, L_0x26ddd00;
L_0x26ddeb0 .delay 1 (80,80,80) L_0x26ddeb0/d;
L_0x26de060/d .functor AND 1, L_0x26dd400, L_0x26dcbc0, L_0x26ddc40, L_0x26ddd00;
L_0x26de060 .delay 1 (80,80,80) L_0x26de060/d;
L_0x26de210/d .functor AND 1, L_0x26dd080, L_0x26ddae0, L_0x26df500, L_0x26ddd00;
L_0x26de210 .delay 1 (80,80,80) L_0x26de210/d;
L_0x26de400/d .functor AND 1, L_0x26dd400, L_0x26dcbc0, L_0x26df500, L_0x26ddd00;
L_0x26de400 .delay 1 (80,80,80) L_0x26de400/d;
L_0x26de530/d .functor AND 1, L_0x26dc6d0, L_0x26ddae0, L_0x26ddc40, L_0x26df5a0;
L_0x26de530 .delay 1 (80,80,80) L_0x26de530/d;
L_0x26de790/d .functor AND 1, L_0x26dccd0, L_0x26dcbc0, L_0x26ddc40, L_0x26df5a0;
L_0x26de790 .delay 1 (80,80,80) L_0x26de790/d;
L_0x26de4c0/d .functor AND 1, L_0x26dcfc0, L_0x26ddae0, L_0x26df500, L_0x26df5a0;
L_0x26de4c0 .delay 1 (80,80,80) L_0x26de4c0/d;
L_0x26deb20/d .functor AND 1, L_0x26dce30, L_0x26dcbc0, L_0x26df500, L_0x26df5a0;
L_0x26deb20 .delay 1 (80,80,80) L_0x26deb20/d;
L_0x26decf0/0/0 .functor OR 1, L_0x26ddeb0, L_0x26de060, L_0x26de210, L_0x26de530;
L_0x26decf0/0/4 .functor OR 1, L_0x26de790, L_0x26de4c0, L_0x26deb20, L_0x26de400;
L_0x26decf0/d .functor OR 1, L_0x26decf0/0/0, L_0x26decf0/0/4, C4<0>, C4<0>;
L_0x26decf0 .delay 1 (160,160,160) L_0x26decf0/d;
v0x25dd570_0 .net "a", 0 0, L_0x26df0e0;  1 drivers
v0x25dd630_0 .net "addSub", 0 0, L_0x26dd400;  1 drivers
v0x25dd700_0 .net "andRes", 0 0, L_0x26dc6d0;  1 drivers
v0x25dd7d0_0 .net "b", 0 0, L_0x26df240;  1 drivers
v0x25dd8a0_0 .net "carryIn", 0 0, L_0x26dcb20;  1 drivers
v0x25dd940_0 .net "carryOut", 0 0, L_0x26dd8e0;  1 drivers
v0x25dda10_0 .net "initialResult", 0 0, L_0x26decf0;  1 drivers
v0x25ddab0_0 .net "isAdd", 0 0, L_0x26ddeb0;  1 drivers
v0x25ddb50_0 .net "isAnd", 0 0, L_0x26de530;  1 drivers
v0x25ddc80_0 .net "isNand", 0 0, L_0x26de790;  1 drivers
v0x25ddd20_0 .net "isNor", 0 0, L_0x26de4c0;  1 drivers
v0x25dddc0_0 .net "isOr", 0 0, L_0x26deb20;  1 drivers
v0x25dde80_0 .net "isSLT", 0 0, L_0x26de400;  1 drivers
v0x25ddf40_0 .net "isSub", 0 0, L_0x26de060;  1 drivers
v0x25de000_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25de0a0_0 .net "isXor", 0 0, L_0x26de210;  1 drivers
v0x25de160_0 .net "nandRes", 0 0, L_0x26dccd0;  1 drivers
v0x25de310_0 .net "norRes", 0 0, L_0x26dcfc0;  1 drivers
v0x25de3b0_0 .net "orRes", 0 0, L_0x26dce30;  1 drivers
v0x25de450_0 .net "s0", 0 0, L_0x26dcbc0;  1 drivers
v0x25de4f0_0 .net "s0inv", 0 0, L_0x26ddae0;  1 drivers
v0x25de5b0_0 .net "s1", 0 0, L_0x26df500;  1 drivers
v0x25de670_0 .net "s1inv", 0 0, L_0x26ddc40;  1 drivers
v0x25de730_0 .net "s2", 0 0, L_0x26df5a0;  1 drivers
v0x25de7f0_0 .net "s2inv", 0 0, L_0x26ddd00;  1 drivers
v0x25de8b0_0 .net "xorRes", 0 0, L_0x26dd080;  1 drivers
S_0x25dc970 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25dc670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26dd1e0/d .functor XOR 1, L_0x26df240, L_0x2723090, C4<0>, C4<0>;
L_0x26dd1e0 .delay 1 (40,40,40) L_0x26dd1e0/d;
L_0x26dd2a0/d .functor XOR 1, L_0x26df0e0, L_0x26dd1e0, C4<0>, C4<0>;
L_0x26dd2a0 .delay 1 (40,40,40) L_0x26dd2a0/d;
L_0x26dd400/d .functor XOR 1, L_0x26dd2a0, L_0x26dcb20, C4<0>, C4<0>;
L_0x26dd400 .delay 1 (40,40,40) L_0x26dd400/d;
L_0x26dd600/d .functor AND 1, L_0x26df0e0, L_0x26dd1e0, C4<1>, C4<1>;
L_0x26dd600 .delay 1 (40,40,40) L_0x26dd600/d;
L_0x26dd870/d .functor AND 1, L_0x26dd2a0, L_0x26dcb20, C4<1>, C4<1>;
L_0x26dd870 .delay 1 (40,40,40) L_0x26dd870/d;
L_0x26dd8e0/d .functor OR 1, L_0x26dd600, L_0x26dd870, C4<0>, C4<0>;
L_0x26dd8e0 .delay 1 (40,40,40) L_0x26dd8e0/d;
v0x25dcc00_0 .net "AandB", 0 0, L_0x26dd600;  1 drivers
v0x25dcce0_0 .net "BxorSub", 0 0, L_0x26dd1e0;  1 drivers
v0x25dcda0_0 .net "a", 0 0, L_0x26df0e0;  alias, 1 drivers
v0x25dce70_0 .net "b", 0 0, L_0x26df240;  alias, 1 drivers
v0x25dcf30_0 .net "carryin", 0 0, L_0x26dcb20;  alias, 1 drivers
v0x25dd040_0 .net "carryout", 0 0, L_0x26dd8e0;  alias, 1 drivers
v0x25dd100_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25dd1a0_0 .net "res", 0 0, L_0x26dd400;  alias, 1 drivers
v0x25dd260_0 .net "xAorB", 0 0, L_0x26dd2a0;  1 drivers
v0x25dd3b0_0 .net "xAorBandCin", 0 0, L_0x26dd870;  1 drivers
S_0x25dea90 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25d5120 .param/l "i" 0 3 165, +C4<01000>;
S_0x25ded50 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25dea90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26df180/d .functor AND 1, L_0x26e1cc0, L_0x26e1e20, C4<1>, C4<1>;
L_0x26df180 .delay 1 (40,40,40) L_0x26df180/d;
L_0x26df910/d .functor NAND 1, L_0x26e1cc0, L_0x26e1e20, C4<1>, C4<1>;
L_0x26df910 .delay 1 (20,20,20) L_0x26df910/d;
L_0x26dfa70/d .functor OR 1, L_0x26e1cc0, L_0x26e1e20, C4<0>, C4<0>;
L_0x26dfa70 .delay 1 (40,40,40) L_0x26dfa70/d;
L_0x26dfc00/d .functor NOR 1, L_0x26e1cc0, L_0x26e1e20, C4<0>, C4<0>;
L_0x26dfc00 .delay 1 (20,20,20) L_0x26dfc00/d;
L_0x26dfcc0/d .functor XOR 1, L_0x26e1cc0, L_0x26e1e20, C4<0>, C4<0>;
L_0x26dfcc0 .delay 1 (40,40,40) L_0x26dfcc0/d;
L_0x26e0720/d .functor NOT 1, L_0x26df820, C4<0>, C4<0>, C4<0>;
L_0x26e0720 .delay 1 (10,10,10) L_0x26e0720/d;
L_0x26e0880/d .functor NOT 1, L_0x26e2180, C4<0>, C4<0>, C4<0>;
L_0x26e0880 .delay 1 (10,10,10) L_0x26e0880/d;
L_0x26e0940/d .functor NOT 1, L_0x26e2220, C4<0>, C4<0>, C4<0>;
L_0x26e0940 .delay 1 (10,10,10) L_0x26e0940/d;
L_0x26e0af0/d .functor AND 1, L_0x26e0040, L_0x26e0720, L_0x26e0880, L_0x26e0940;
L_0x26e0af0 .delay 1 (80,80,80) L_0x26e0af0/d;
L_0x26e0ca0/d .functor AND 1, L_0x26e0040, L_0x26df820, L_0x26e0880, L_0x26e0940;
L_0x26e0ca0 .delay 1 (80,80,80) L_0x26e0ca0/d;
L_0x26e0e50/d .functor AND 1, L_0x26dfcc0, L_0x26e0720, L_0x26e2180, L_0x26e0940;
L_0x26e0e50 .delay 1 (80,80,80) L_0x26e0e50/d;
L_0x26e1040/d .functor AND 1, L_0x26e0040, L_0x26df820, L_0x26e2180, L_0x26e0940;
L_0x26e1040 .delay 1 (80,80,80) L_0x26e1040/d;
L_0x26e1170/d .functor AND 1, L_0x26df180, L_0x26e0720, L_0x26e0880, L_0x26e2220;
L_0x26e1170 .delay 1 (80,80,80) L_0x26e1170/d;
L_0x26e13d0/d .functor AND 1, L_0x26df910, L_0x26df820, L_0x26e0880, L_0x26e2220;
L_0x26e13d0 .delay 1 (80,80,80) L_0x26e13d0/d;
L_0x26e1100/d .functor AND 1, L_0x26dfc00, L_0x26e0720, L_0x26e2180, L_0x26e2220;
L_0x26e1100 .delay 1 (80,80,80) L_0x26e1100/d;
L_0x26e1730/d .functor AND 1, L_0x26dfa70, L_0x26df820, L_0x26e2180, L_0x26e2220;
L_0x26e1730 .delay 1 (80,80,80) L_0x26e1730/d;
L_0x26e18d0/0/0 .functor OR 1, L_0x26e0af0, L_0x26e0ca0, L_0x26e0e50, L_0x26e1170;
L_0x26e18d0/0/4 .functor OR 1, L_0x26e13d0, L_0x26e1100, L_0x26e1730, L_0x26e1040;
L_0x26e18d0/d .functor OR 1, L_0x26e18d0/0/0, L_0x26e18d0/0/4, C4<0>, C4<0>;
L_0x26e18d0 .delay 1 (160,160,160) L_0x26e18d0/d;
v0x25dfd60_0 .net "a", 0 0, L_0x26e1cc0;  1 drivers
v0x25dfe20_0 .net "addSub", 0 0, L_0x26e0040;  1 drivers
v0x25dfef0_0 .net "andRes", 0 0, L_0x26df180;  1 drivers
v0x25dffc0_0 .net "b", 0 0, L_0x26e1e20;  1 drivers
v0x25e0060_0 .net "carryIn", 0 0, L_0x26df780;  1 drivers
v0x25e0100_0 .net "carryOut", 0 0, L_0x26e0520;  1 drivers
v0x25e01d0_0 .net "initialResult", 0 0, L_0x26e18d0;  1 drivers
v0x25e0270_0 .net "isAdd", 0 0, L_0x26e0af0;  1 drivers
v0x25e0310_0 .net "isAnd", 0 0, L_0x26e1170;  1 drivers
v0x25e0440_0 .net "isNand", 0 0, L_0x26e13d0;  1 drivers
v0x25e04e0_0 .net "isNor", 0 0, L_0x26e1100;  1 drivers
v0x25e0580_0 .net "isOr", 0 0, L_0x26e1730;  1 drivers
v0x25e0640_0 .net "isSLT", 0 0, L_0x26e1040;  1 drivers
v0x25e0700_0 .net "isSub", 0 0, L_0x26e0ca0;  1 drivers
v0x25e07c0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25e0860_0 .net "isXor", 0 0, L_0x26e0e50;  1 drivers
v0x25e0920_0 .net "nandRes", 0 0, L_0x26df910;  1 drivers
v0x25e0ad0_0 .net "norRes", 0 0, L_0x26dfc00;  1 drivers
v0x25e0b70_0 .net "orRes", 0 0, L_0x26dfa70;  1 drivers
v0x25e0c10_0 .net "s0", 0 0, L_0x26df820;  1 drivers
v0x25e0cb0_0 .net "s0inv", 0 0, L_0x26e0720;  1 drivers
v0x25e0d70_0 .net "s1", 0 0, L_0x26e2180;  1 drivers
v0x25e0e30_0 .net "s1inv", 0 0, L_0x26e0880;  1 drivers
v0x25e0ef0_0 .net "s2", 0 0, L_0x26e2220;  1 drivers
v0x25e0fb0_0 .net "s2inv", 0 0, L_0x26e0940;  1 drivers
v0x25e1070_0 .net "xorRes", 0 0, L_0x26dfcc0;  1 drivers
S_0x25df050 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25ded50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26dfe20/d .functor XOR 1, L_0x26e1e20, L_0x2723090, C4<0>, C4<0>;
L_0x26dfe20 .delay 1 (40,40,40) L_0x26dfe20/d;
L_0x26dfee0/d .functor XOR 1, L_0x26e1cc0, L_0x26dfe20, C4<0>, C4<0>;
L_0x26dfee0 .delay 1 (40,40,40) L_0x26dfee0/d;
L_0x26e0040/d .functor XOR 1, L_0x26dfee0, L_0x26df780, C4<0>, C4<0>;
L_0x26e0040 .delay 1 (40,40,40) L_0x26e0040/d;
L_0x26e0240/d .functor AND 1, L_0x26e1cc0, L_0x26dfe20, C4<1>, C4<1>;
L_0x26e0240 .delay 1 (40,40,40) L_0x26e0240/d;
L_0x26e04b0/d .functor AND 1, L_0x26dfee0, L_0x26df780, C4<1>, C4<1>;
L_0x26e04b0 .delay 1 (40,40,40) L_0x26e04b0/d;
L_0x26e0520/d .functor OR 1, L_0x26e0240, L_0x26e04b0, C4<0>, C4<0>;
L_0x26e0520 .delay 1 (40,40,40) L_0x26e0520/d;
v0x25df2e0_0 .net "AandB", 0 0, L_0x26e0240;  1 drivers
v0x25df3c0_0 .net "BxorSub", 0 0, L_0x26dfe20;  1 drivers
v0x25df480_0 .net "a", 0 0, L_0x26e1cc0;  alias, 1 drivers
v0x25df550_0 .net "b", 0 0, L_0x26e1e20;  alias, 1 drivers
v0x25df610_0 .net "carryin", 0 0, L_0x26df780;  alias, 1 drivers
v0x25df720_0 .net "carryout", 0 0, L_0x26e0520;  alias, 1 drivers
v0x25df7e0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25d5d30_0 .net "res", 0 0, L_0x26e0040;  alias, 1 drivers
v0x25dfa90_0 .net "xAorB", 0 0, L_0x26dfee0;  1 drivers
v0x25dfbc0_0 .net "xAorBandCin", 0 0, L_0x26e04b0;  1 drivers
S_0x25e1250 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25e1410 .param/l "i" 0 3 165, +C4<01001>;
S_0x25e14d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25e1250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26e1d60/d .functor AND 1, L_0x26e47b0, L_0x26e4910, C4<1>, C4<1>;
L_0x26e1d60 .delay 1 (40,40,40) L_0x26e1d60/d;
L_0x26e2020/d .functor NAND 1, L_0x26e47b0, L_0x26e4910, C4<1>, C4<1>;
L_0x26e2020 .delay 1 (20,20,20) L_0x26e2020/d;
L_0x26e2480/d .functor OR 1, L_0x26e47b0, L_0x26e4910, C4<0>, C4<0>;
L_0x26e2480 .delay 1 (40,40,40) L_0x26e2480/d;
L_0x26e2610/d .functor NOR 1, L_0x26e47b0, L_0x26e4910, C4<0>, C4<0>;
L_0x26e2610 .delay 1 (20,20,20) L_0x26e2610/d;
L_0x26e26d0/d .functor XOR 1, L_0x26e47b0, L_0x26e4910, C4<0>, C4<0>;
L_0x26e26d0 .delay 1 (40,40,40) L_0x26e26d0/d;
L_0x26e3180/d .functor NOT 1, L_0x26e2360, C4<0>, C4<0>, C4<0>;
L_0x26e3180 .delay 1 (10,10,10) L_0x26e3180/d;
L_0x26e32e0/d .functor NOT 1, L_0x26e4ca0, C4<0>, C4<0>, C4<0>;
L_0x26e32e0 .delay 1 (10,10,10) L_0x26e32e0/d;
L_0x26e33a0/d .functor NOT 1, L_0x26e4d40, C4<0>, C4<0>, C4<0>;
L_0x26e33a0 .delay 1 (10,10,10) L_0x26e33a0/d;
L_0x26e3550/d .functor AND 1, L_0x26e2aa0, L_0x26e3180, L_0x26e32e0, L_0x26e33a0;
L_0x26e3550 .delay 1 (80,80,80) L_0x26e3550/d;
L_0x26e3700/d .functor AND 1, L_0x26e2aa0, L_0x26e2360, L_0x26e32e0, L_0x26e33a0;
L_0x26e3700 .delay 1 (80,80,80) L_0x26e3700/d;
L_0x26e38b0/d .functor AND 1, L_0x26e26d0, L_0x26e3180, L_0x26e4ca0, L_0x26e33a0;
L_0x26e38b0 .delay 1 (80,80,80) L_0x26e38b0/d;
L_0x26e3aa0/d .functor AND 1, L_0x26e2aa0, L_0x26e2360, L_0x26e4ca0, L_0x26e33a0;
L_0x26e3aa0 .delay 1 (80,80,80) L_0x26e3aa0/d;
L_0x26e3bd0/d .functor AND 1, L_0x26e1d60, L_0x26e3180, L_0x26e32e0, L_0x26e4d40;
L_0x26e3bd0 .delay 1 (80,80,80) L_0x26e3bd0/d;
L_0x26e3e60/d .functor AND 1, L_0x26e2020, L_0x26e2360, L_0x26e32e0, L_0x26e4d40;
L_0x26e3e60 .delay 1 (80,80,80) L_0x26e3e60/d;
L_0x26e3b60/d .functor AND 1, L_0x26e2610, L_0x26e3180, L_0x26e4ca0, L_0x26e4d40;
L_0x26e3b60 .delay 1 (80,80,80) L_0x26e3b60/d;
L_0x26e41f0/d .functor AND 1, L_0x26e2480, L_0x26e2360, L_0x26e4ca0, L_0x26e4d40;
L_0x26e41f0 .delay 1 (80,80,80) L_0x26e41f0/d;
L_0x26e43c0/0/0 .functor OR 1, L_0x26e3550, L_0x26e3700, L_0x26e38b0, L_0x26e3bd0;
L_0x26e43c0/0/4 .functor OR 1, L_0x26e3e60, L_0x26e3b60, L_0x26e41f0, L_0x26e3aa0;
L_0x26e43c0/d .functor OR 1, L_0x26e43c0/0/0, L_0x26e43c0/0/4, C4<0>, C4<0>;
L_0x26e43c0 .delay 1 (160,160,160) L_0x26e43c0/d;
v0x25e2410_0 .net "a", 0 0, L_0x26e47b0;  1 drivers
v0x25e24d0_0 .net "addSub", 0 0, L_0x26e2aa0;  1 drivers
v0x25e25a0_0 .net "andRes", 0 0, L_0x26e1d60;  1 drivers
v0x25e2670_0 .net "b", 0 0, L_0x26e4910;  1 drivers
v0x25e2740_0 .net "carryIn", 0 0, L_0x26e22c0;  1 drivers
v0x25e27e0_0 .net "carryOut", 0 0, L_0x26e2f80;  1 drivers
v0x25e28b0_0 .net "initialResult", 0 0, L_0x26e43c0;  1 drivers
v0x25e2950_0 .net "isAdd", 0 0, L_0x26e3550;  1 drivers
v0x25e29f0_0 .net "isAnd", 0 0, L_0x26e3bd0;  1 drivers
v0x25e2b20_0 .net "isNand", 0 0, L_0x26e3e60;  1 drivers
v0x25e2bc0_0 .net "isNor", 0 0, L_0x26e3b60;  1 drivers
v0x25e2c60_0 .net "isOr", 0 0, L_0x26e41f0;  1 drivers
v0x25e2d20_0 .net "isSLT", 0 0, L_0x26e3aa0;  1 drivers
v0x25e2de0_0 .net "isSub", 0 0, L_0x26e3700;  1 drivers
v0x25e2ea0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25e2f40_0 .net "isXor", 0 0, L_0x26e38b0;  1 drivers
v0x25e3000_0 .net "nandRes", 0 0, L_0x26e2020;  1 drivers
v0x25e31b0_0 .net "norRes", 0 0, L_0x26e2610;  1 drivers
v0x25e3250_0 .net "orRes", 0 0, L_0x26e2480;  1 drivers
v0x25e32f0_0 .net "s0", 0 0, L_0x26e2360;  1 drivers
v0x25e3390_0 .net "s0inv", 0 0, L_0x26e3180;  1 drivers
v0x25e3450_0 .net "s1", 0 0, L_0x26e4ca0;  1 drivers
v0x25e3510_0 .net "s1inv", 0 0, L_0x26e32e0;  1 drivers
v0x25e35d0_0 .net "s2", 0 0, L_0x26e4d40;  1 drivers
v0x25e3690_0 .net "s2inv", 0 0, L_0x26e33a0;  1 drivers
v0x25e3750_0 .net "xorRes", 0 0, L_0x26e26d0;  1 drivers
S_0x25e17d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25e14d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26e2830/d .functor XOR 1, L_0x26e4910, L_0x2723090, C4<0>, C4<0>;
L_0x26e2830 .delay 1 (40,40,40) L_0x26e2830/d;
L_0x26e28f0/d .functor XOR 1, L_0x26e47b0, L_0x26e2830, C4<0>, C4<0>;
L_0x26e28f0 .delay 1 (40,40,40) L_0x26e28f0/d;
L_0x26e2aa0/d .functor XOR 1, L_0x26e28f0, L_0x26e22c0, C4<0>, C4<0>;
L_0x26e2aa0 .delay 1 (40,40,40) L_0x26e2aa0/d;
L_0x26e2ca0/d .functor AND 1, L_0x26e47b0, L_0x26e2830, C4<1>, C4<1>;
L_0x26e2ca0 .delay 1 (40,40,40) L_0x26e2ca0/d;
L_0x26e2f10/d .functor AND 1, L_0x26e28f0, L_0x26e22c0, C4<1>, C4<1>;
L_0x26e2f10 .delay 1 (40,40,40) L_0x26e2f10/d;
L_0x26e2f80/d .functor OR 1, L_0x26e2ca0, L_0x26e2f10, C4<0>, C4<0>;
L_0x26e2f80 .delay 1 (40,40,40) L_0x26e2f80/d;
v0x25e1aa0_0 .net "AandB", 0 0, L_0x26e2ca0;  1 drivers
v0x25e1b80_0 .net "BxorSub", 0 0, L_0x26e2830;  1 drivers
v0x25e1c40_0 .net "a", 0 0, L_0x26e47b0;  alias, 1 drivers
v0x25e1d10_0 .net "b", 0 0, L_0x26e4910;  alias, 1 drivers
v0x25e1dd0_0 .net "carryin", 0 0, L_0x26e22c0;  alias, 1 drivers
v0x25e1ee0_0 .net "carryout", 0 0, L_0x26e2f80;  alias, 1 drivers
v0x25e1fa0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25e2040_0 .net "res", 0 0, L_0x26e2aa0;  alias, 1 drivers
v0x25e2100_0 .net "xAorB", 0 0, L_0x26e28f0;  1 drivers
v0x25e2250_0 .net "xAorBandCin", 0 0, L_0x26e2f10;  1 drivers
S_0x25e3930 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25e3af0 .param/l "i" 0 3 165, +C4<01010>;
S_0x25e3bb0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25e3930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26e4850/d .functor AND 1, L_0x26e7220, L_0x26d1a90, C4<1>, C4<1>;
L_0x26e4850 .delay 1 (40,40,40) L_0x26e4850/d;
L_0x26e4b10/d .functor NAND 1, L_0x26e7220, L_0x26d1a90, C4<1>, C4<1>;
L_0x26e4b10 .delay 1 (20,20,20) L_0x26e4b10/d;
L_0x26e4fd0/d .functor OR 1, L_0x26e7220, L_0x26d1a90, C4<0>, C4<0>;
L_0x26e4fd0 .delay 1 (40,40,40) L_0x26e4fd0/d;
L_0x26e5160/d .functor NOR 1, L_0x26e7220, L_0x26d1a90, C4<0>, C4<0>;
L_0x26e5160 .delay 1 (20,20,20) L_0x26e5160/d;
L_0x26e5220/d .functor XOR 1, L_0x26e7220, L_0x26d1a90, C4<0>, C4<0>;
L_0x26e5220 .delay 1 (40,40,40) L_0x26e5220/d;
L_0x26e5c80/d .functor NOT 1, L_0x26e4e80, C4<0>, C4<0>, C4<0>;
L_0x26e5c80 .delay 1 (10,10,10) L_0x26e5c80/d;
L_0x26e5de0/d .functor NOT 1, L_0x26e4f20, C4<0>, C4<0>, C4<0>;
L_0x26e5de0 .delay 1 (10,10,10) L_0x26e5de0/d;
L_0x26e5ea0/d .functor NOT 1, L_0x26d9ef0, C4<0>, C4<0>, C4<0>;
L_0x26e5ea0 .delay 1 (10,10,10) L_0x26e5ea0/d;
L_0x26e6050/d .functor AND 1, L_0x26e55a0, L_0x26e5c80, L_0x26e5de0, L_0x26e5ea0;
L_0x26e6050 .delay 1 (80,80,80) L_0x26e6050/d;
L_0x26e6200/d .functor AND 1, L_0x26e55a0, L_0x26e4e80, L_0x26e5de0, L_0x26e5ea0;
L_0x26e6200 .delay 1 (80,80,80) L_0x26e6200/d;
L_0x26e63b0/d .functor AND 1, L_0x26e5220, L_0x26e5c80, L_0x26e4f20, L_0x26e5ea0;
L_0x26e63b0 .delay 1 (80,80,80) L_0x26e63b0/d;
L_0x26e65a0/d .functor AND 1, L_0x26e55a0, L_0x26e4e80, L_0x26e4f20, L_0x26e5ea0;
L_0x26e65a0 .delay 1 (80,80,80) L_0x26e65a0/d;
L_0x26e66d0/d .functor AND 1, L_0x26e4850, L_0x26e5c80, L_0x26e5de0, L_0x26d9ef0;
L_0x26e66d0 .delay 1 (80,80,80) L_0x26e66d0/d;
L_0x26e6930/d .functor AND 1, L_0x26e4b10, L_0x26e4e80, L_0x26e5de0, L_0x26d9ef0;
L_0x26e6930 .delay 1 (80,80,80) L_0x26e6930/d;
L_0x26e6660/d .functor AND 1, L_0x26e5160, L_0x26e5c80, L_0x26e4f20, L_0x26d9ef0;
L_0x26e6660 .delay 1 (80,80,80) L_0x26e6660/d;
L_0x26e6c90/d .functor AND 1, L_0x26e4fd0, L_0x26e4e80, L_0x26e4f20, L_0x26d9ef0;
L_0x26e6c90 .delay 1 (80,80,80) L_0x26e6c90/d;
L_0x26e6e30/0/0 .functor OR 1, L_0x26e6050, L_0x26e6200, L_0x26e63b0, L_0x26e66d0;
L_0x26e6e30/0/4 .functor OR 1, L_0x26e6930, L_0x26e6660, L_0x26e6c90, L_0x26e65a0;
L_0x26e6e30/d .functor OR 1, L_0x26e6e30/0/0, L_0x26e6e30/0/4, C4<0>, C4<0>;
L_0x26e6e30 .delay 1 (160,160,160) L_0x26e6e30/d;
v0x25e4ab0_0 .net "a", 0 0, L_0x26e7220;  1 drivers
v0x25e4b70_0 .net "addSub", 0 0, L_0x26e55a0;  1 drivers
v0x25e4c40_0 .net "andRes", 0 0, L_0x26e4850;  1 drivers
v0x25e4d10_0 .net "b", 0 0, L_0x26d1a90;  1 drivers
v0x25e4de0_0 .net "carryIn", 0 0, L_0x26e4de0;  1 drivers
v0x25e4e80_0 .net "carryOut", 0 0, L_0x26e5a80;  1 drivers
v0x25e4f50_0 .net "initialResult", 0 0, L_0x26e6e30;  1 drivers
v0x25e4ff0_0 .net "isAdd", 0 0, L_0x26e6050;  1 drivers
v0x25e5090_0 .net "isAnd", 0 0, L_0x26e66d0;  1 drivers
v0x25e51c0_0 .net "isNand", 0 0, L_0x26e6930;  1 drivers
v0x25e5260_0 .net "isNor", 0 0, L_0x26e6660;  1 drivers
v0x25e5300_0 .net "isOr", 0 0, L_0x26e6c90;  1 drivers
v0x25e53c0_0 .net "isSLT", 0 0, L_0x26e65a0;  1 drivers
v0x25e5480_0 .net "isSub", 0 0, L_0x26e6200;  1 drivers
v0x25e5540_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25e55e0_0 .net "isXor", 0 0, L_0x26e63b0;  1 drivers
v0x25e56a0_0 .net "nandRes", 0 0, L_0x26e4b10;  1 drivers
v0x25e5850_0 .net "norRes", 0 0, L_0x26e5160;  1 drivers
v0x25e58f0_0 .net "orRes", 0 0, L_0x26e4fd0;  1 drivers
v0x25e5990_0 .net "s0", 0 0, L_0x26e4e80;  1 drivers
v0x25e5a30_0 .net "s0inv", 0 0, L_0x26e5c80;  1 drivers
v0x25e5af0_0 .net "s1", 0 0, L_0x26e4f20;  1 drivers
v0x25e5bb0_0 .net "s1inv", 0 0, L_0x26e5de0;  1 drivers
v0x25e5c70_0 .net "s2", 0 0, L_0x26d9ef0;  1 drivers
v0x25e5d30_0 .net "s2inv", 0 0, L_0x26e5ea0;  1 drivers
v0x25e5df0_0 .net "xorRes", 0 0, L_0x26e5220;  1 drivers
S_0x25e3eb0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25e3bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26e5380/d .functor XOR 1, L_0x26d1a90, L_0x2723090, C4<0>, C4<0>;
L_0x26e5380 .delay 1 (40,40,40) L_0x26e5380/d;
L_0x26e5440/d .functor XOR 1, L_0x26e7220, L_0x26e5380, C4<0>, C4<0>;
L_0x26e5440 .delay 1 (40,40,40) L_0x26e5440/d;
L_0x26e55a0/d .functor XOR 1, L_0x26e5440, L_0x26e4de0, C4<0>, C4<0>;
L_0x26e55a0 .delay 1 (40,40,40) L_0x26e55a0/d;
L_0x26e57a0/d .functor AND 1, L_0x26e7220, L_0x26e5380, C4<1>, C4<1>;
L_0x26e57a0 .delay 1 (40,40,40) L_0x26e57a0/d;
L_0x26e5a10/d .functor AND 1, L_0x26e5440, L_0x26e4de0, C4<1>, C4<1>;
L_0x26e5a10 .delay 1 (40,40,40) L_0x26e5a10/d;
L_0x26e5a80/d .functor OR 1, L_0x26e57a0, L_0x26e5a10, C4<0>, C4<0>;
L_0x26e5a80 .delay 1 (40,40,40) L_0x26e5a80/d;
v0x25e4140_0 .net "AandB", 0 0, L_0x26e57a0;  1 drivers
v0x25e4220_0 .net "BxorSub", 0 0, L_0x26e5380;  1 drivers
v0x25e42e0_0 .net "a", 0 0, L_0x26e7220;  alias, 1 drivers
v0x25e43b0_0 .net "b", 0 0, L_0x26d1a90;  alias, 1 drivers
v0x25e4470_0 .net "carryin", 0 0, L_0x26e4de0;  alias, 1 drivers
v0x25e4580_0 .net "carryout", 0 0, L_0x26e5a80;  alias, 1 drivers
v0x25e4640_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25e46e0_0 .net "res", 0 0, L_0x26e55a0;  alias, 1 drivers
v0x25e47a0_0 .net "xAorB", 0 0, L_0x26e5440;  1 drivers
v0x25e48f0_0 .net "xAorBandCin", 0 0, L_0x26e5a10;  1 drivers
S_0x25e5fd0 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25e6190 .param/l "i" 0 3 165, +C4<01011>;
S_0x25e6250 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25e5fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26e72c0/d .functor AND 1, L_0x26e9ef0, L_0x26ea050, C4<1>, C4<1>;
L_0x26e72c0 .delay 1 (40,40,40) L_0x26e72c0/d;
L_0x26d1b30/d .functor NAND 1, L_0x26e9ef0, L_0x26ea050, C4<1>, C4<1>;
L_0x26d1b30 .delay 1 (20,20,20) L_0x26d1b30/d;
L_0x26d9f90/d .functor OR 1, L_0x26e9ef0, L_0x26ea050, C4<0>, C4<0>;
L_0x26d9f90 .delay 1 (40,40,40) L_0x26d9f90/d;
L_0x26e7780/d .functor NOR 1, L_0x26e9ef0, L_0x26ea050, C4<0>, C4<0>;
L_0x26e7780 .delay 1 (20,20,20) L_0x26e7780/d;
L_0x26e7840/d .functor XOR 1, L_0x26e9ef0, L_0x26ea050, C4<0>, C4<0>;
L_0x26e7840 .delay 1 (40,40,40) L_0x26e7840/d;
L_0x26e88b0/d .functor NOT 1, L_0x26e7d60, C4<0>, C4<0>, C4<0>;
L_0x26e88b0 .delay 1 (10,10,10) L_0x26e88b0/d;
L_0x26e8a10/d .functor NOT 1, L_0x26e7e00, C4<0>, C4<0>, C4<0>;
L_0x26e8a10 .delay 1 (10,10,10) L_0x26e8a10/d;
L_0x26e8ad0/d .functor NOT 1, L_0x26ea440, C4<0>, C4<0>, C4<0>;
L_0x26e8ad0 .delay 1 (10,10,10) L_0x26e8ad0/d;
L_0x26e8c80/d .functor AND 1, L_0x26e81f0, L_0x26e88b0, L_0x26e8a10, L_0x26e8ad0;
L_0x26e8c80 .delay 1 (80,80,80) L_0x26e8c80/d;
L_0x26e8e30/d .functor AND 1, L_0x26e81f0, L_0x26e7d60, L_0x26e8a10, L_0x26e8ad0;
L_0x26e8e30 .delay 1 (80,80,80) L_0x26e8e30/d;
L_0x26e9040/d .functor AND 1, L_0x26e7840, L_0x26e88b0, L_0x26e7e00, L_0x26e8ad0;
L_0x26e9040 .delay 1 (80,80,80) L_0x26e9040/d;
L_0x26e9220/d .functor AND 1, L_0x26e81f0, L_0x26e7d60, L_0x26e7e00, L_0x26e8ad0;
L_0x26e9220 .delay 1 (80,80,80) L_0x26e9220/d;
L_0x26e93f0/d .functor AND 1, L_0x26e72c0, L_0x26e88b0, L_0x26e8a10, L_0x26ea440;
L_0x26e93f0 .delay 1 (80,80,80) L_0x26e93f0/d;
L_0x26e95d0/d .functor AND 1, L_0x26d1b30, L_0x26e7d60, L_0x26e8a10, L_0x26ea440;
L_0x26e95d0 .delay 1 (80,80,80) L_0x26e95d0/d;
L_0x26e9380/d .functor AND 1, L_0x26e7780, L_0x26e88b0, L_0x26e7e00, L_0x26ea440;
L_0x26e9380 .delay 1 (80,80,80) L_0x26e9380/d;
L_0x26e9960/d .functor AND 1, L_0x26d9f90, L_0x26e7d60, L_0x26e7e00, L_0x26ea440;
L_0x26e9960 .delay 1 (80,80,80) L_0x26e9960/d;
L_0x26e9b00/0/0 .functor OR 1, L_0x26e8c80, L_0x26e8e30, L_0x26e9040, L_0x26e93f0;
L_0x26e9b00/0/4 .functor OR 1, L_0x26e95d0, L_0x26e9380, L_0x26e9960, L_0x26e9220;
L_0x26e9b00/d .functor OR 1, L_0x26e9b00/0/0, L_0x26e9b00/0/4, C4<0>, C4<0>;
L_0x26e9b00 .delay 1 (160,160,160) L_0x26e9b00/d;
v0x25e7150_0 .net "a", 0 0, L_0x26e9ef0;  1 drivers
v0x25e7210_0 .net "addSub", 0 0, L_0x26e81f0;  1 drivers
v0x25e72e0_0 .net "andRes", 0 0, L_0x26e72c0;  1 drivers
v0x25e73b0_0 .net "b", 0 0, L_0x26ea050;  1 drivers
v0x25e7480_0 .net "carryIn", 0 0, L_0x26e7cc0;  1 drivers
v0x25e7520_0 .net "carryOut", 0 0, L_0x26e86b0;  1 drivers
v0x25e75f0_0 .net "initialResult", 0 0, L_0x26e9b00;  1 drivers
v0x25e7690_0 .net "isAdd", 0 0, L_0x26e8c80;  1 drivers
v0x25e7730_0 .net "isAnd", 0 0, L_0x26e93f0;  1 drivers
v0x25e7860_0 .net "isNand", 0 0, L_0x26e95d0;  1 drivers
v0x25e7900_0 .net "isNor", 0 0, L_0x26e9380;  1 drivers
v0x25e79a0_0 .net "isOr", 0 0, L_0x26e9960;  1 drivers
v0x25e7a60_0 .net "isSLT", 0 0, L_0x26e9220;  1 drivers
v0x25e7b20_0 .net "isSub", 0 0, L_0x26e8e30;  1 drivers
v0x25e7be0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25e7c80_0 .net "isXor", 0 0, L_0x26e9040;  1 drivers
v0x25e7d40_0 .net "nandRes", 0 0, L_0x26d1b30;  1 drivers
v0x25e7ef0_0 .net "norRes", 0 0, L_0x26e7780;  1 drivers
v0x25e7f90_0 .net "orRes", 0 0, L_0x26d9f90;  1 drivers
v0x25e8030_0 .net "s0", 0 0, L_0x26e7d60;  1 drivers
v0x25e80d0_0 .net "s0inv", 0 0, L_0x26e88b0;  1 drivers
v0x25e8190_0 .net "s1", 0 0, L_0x26e7e00;  1 drivers
v0x25e8250_0 .net "s1inv", 0 0, L_0x26e8a10;  1 drivers
v0x25e8310_0 .net "s2", 0 0, L_0x26ea440;  1 drivers
v0x25e83d0_0 .net "s2inv", 0 0, L_0x26e8ad0;  1 drivers
v0x25e8490_0 .net "xorRes", 0 0, L_0x26e7840;  1 drivers
S_0x25e6550 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25e6250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26e7f80/d .functor XOR 1, L_0x26ea050, L_0x2723090, C4<0>, C4<0>;
L_0x26e7f80 .delay 1 (40,40,40) L_0x26e7f80/d;
L_0x26e80e0/d .functor XOR 1, L_0x26e9ef0, L_0x26e7f80, C4<0>, C4<0>;
L_0x26e80e0 .delay 1 (40,40,40) L_0x26e80e0/d;
L_0x26e81f0/d .functor XOR 1, L_0x26e80e0, L_0x26e7cc0, C4<0>, C4<0>;
L_0x26e81f0 .delay 1 (40,40,40) L_0x26e81f0/d;
L_0x26e83f0/d .functor AND 1, L_0x26e9ef0, L_0x26e7f80, C4<1>, C4<1>;
L_0x26e83f0 .delay 1 (40,40,40) L_0x26e83f0/d;
L_0x26da000/d .functor AND 1, L_0x26e80e0, L_0x26e7cc0, C4<1>, C4<1>;
L_0x26da000 .delay 1 (40,40,40) L_0x26da000/d;
L_0x26e86b0/d .functor OR 1, L_0x26e83f0, L_0x26da000, C4<0>, C4<0>;
L_0x26e86b0 .delay 1 (40,40,40) L_0x26e86b0/d;
v0x25e67e0_0 .net "AandB", 0 0, L_0x26e83f0;  1 drivers
v0x25e68c0_0 .net "BxorSub", 0 0, L_0x26e7f80;  1 drivers
v0x25e6980_0 .net "a", 0 0, L_0x26e9ef0;  alias, 1 drivers
v0x25e6a50_0 .net "b", 0 0, L_0x26ea050;  alias, 1 drivers
v0x25e6b10_0 .net "carryin", 0 0, L_0x26e7cc0;  alias, 1 drivers
v0x25e6c20_0 .net "carryout", 0 0, L_0x26e86b0;  alias, 1 drivers
v0x25e6ce0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25e6d80_0 .net "res", 0 0, L_0x26e81f0;  alias, 1 drivers
v0x25e6e40_0 .net "xAorB", 0 0, L_0x26e80e0;  1 drivers
v0x25e6f90_0 .net "xAorBandCin", 0 0, L_0x26da000;  1 drivers
S_0x25e8670 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25e8830 .param/l "i" 0 3 165, +C4<01100>;
S_0x25e88f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25e8670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26e9f90/d .functor AND 1, L_0x26ec960, L_0x26ecac0, C4<1>, C4<1>;
L_0x26e9f90 .delay 1 (40,40,40) L_0x26e9f90/d;
L_0x26ea2a0/d .functor NAND 1, L_0x26ec960, L_0x26ecac0, C4<1>, C4<1>;
L_0x26ea2a0 .delay 1 (20,20,20) L_0x26ea2a0/d;
L_0x26e97c0/d .functor OR 1, L_0x26ec960, L_0x26ecac0, C4<0>, C4<0>;
L_0x26e97c0 .delay 1 (40,40,40) L_0x26e97c0/d;
L_0x26ea850/d .functor NOR 1, L_0x26ec960, L_0x26ecac0, C4<0>, C4<0>;
L_0x26ea850 .delay 1 (20,20,20) L_0x26ea850/d;
L_0x26ea910/d .functor XOR 1, L_0x26ec960, L_0x26ecac0, C4<0>, C4<0>;
L_0x26ea910 .delay 1 (40,40,40) L_0x26ea910/d;
L_0x26eb320/d .functor NOT 1, L_0x26ea570, C4<0>, C4<0>, C4<0>;
L_0x26eb320 .delay 1 (10,10,10) L_0x26eb320/d;
L_0x26eb480/d .functor NOT 1, L_0x26ea610, C4<0>, C4<0>, C4<0>;
L_0x26eb480 .delay 1 (10,10,10) L_0x26eb480/d;
L_0x26eb540/d .functor NOT 1, L_0x26ecee0, C4<0>, C4<0>, C4<0>;
L_0x26eb540 .delay 1 (10,10,10) L_0x26eb540/d;
L_0x26eb6f0/d .functor AND 1, L_0x26eac40, L_0x26eb320, L_0x26eb480, L_0x26eb540;
L_0x26eb6f0 .delay 1 (80,80,80) L_0x26eb6f0/d;
L_0x26eb8a0/d .functor AND 1, L_0x26eac40, L_0x26ea570, L_0x26eb480, L_0x26eb540;
L_0x26eb8a0 .delay 1 (80,80,80) L_0x26eb8a0/d;
L_0x26ebab0/d .functor AND 1, L_0x26ea910, L_0x26eb320, L_0x26ea610, L_0x26eb540;
L_0x26ebab0 .delay 1 (80,80,80) L_0x26ebab0/d;
L_0x26ebc90/d .functor AND 1, L_0x26eac40, L_0x26ea570, L_0x26ea610, L_0x26eb540;
L_0x26ebc90 .delay 1 (80,80,80) L_0x26ebc90/d;
L_0x26ebe60/d .functor AND 1, L_0x26e9f90, L_0x26eb320, L_0x26eb480, L_0x26ecee0;
L_0x26ebe60 .delay 1 (80,80,80) L_0x26ebe60/d;
L_0x26ec040/d .functor AND 1, L_0x26ea2a0, L_0x26ea570, L_0x26eb480, L_0x26ecee0;
L_0x26ec040 .delay 1 (80,80,80) L_0x26ec040/d;
L_0x26ebdf0/d .functor AND 1, L_0x26ea850, L_0x26eb320, L_0x26ea610, L_0x26ecee0;
L_0x26ebdf0 .delay 1 (80,80,80) L_0x26ebdf0/d;
L_0x26ec3d0/d .functor AND 1, L_0x26e97c0, L_0x26ea570, L_0x26ea610, L_0x26ecee0;
L_0x26ec3d0 .delay 1 (80,80,80) L_0x26ec3d0/d;
L_0x26ec570/0/0 .functor OR 1, L_0x26eb6f0, L_0x26eb8a0, L_0x26ebab0, L_0x26ebe60;
L_0x26ec570/0/4 .functor OR 1, L_0x26ec040, L_0x26ebdf0, L_0x26ec3d0, L_0x26ebc90;
L_0x26ec570/d .functor OR 1, L_0x26ec570/0/0, L_0x26ec570/0/4, C4<0>, C4<0>;
L_0x26ec570 .delay 1 (160,160,160) L_0x26ec570/d;
v0x25e97f0_0 .net "a", 0 0, L_0x26ec960;  1 drivers
v0x25e98b0_0 .net "addSub", 0 0, L_0x26eac40;  1 drivers
v0x25e9980_0 .net "andRes", 0 0, L_0x26e9f90;  1 drivers
v0x25e9a50_0 .net "b", 0 0, L_0x26ecac0;  1 drivers
v0x25e9b20_0 .net "carryIn", 0 0, L_0x26ea780;  1 drivers
v0x25e9bc0_0 .net "carryOut", 0 0, L_0x26eb120;  1 drivers
v0x25e9c90_0 .net "initialResult", 0 0, L_0x26ec570;  1 drivers
v0x25e9d30_0 .net "isAdd", 0 0, L_0x26eb6f0;  1 drivers
v0x25e9dd0_0 .net "isAnd", 0 0, L_0x26ebe60;  1 drivers
v0x25e9f00_0 .net "isNand", 0 0, L_0x26ec040;  1 drivers
v0x25e9fa0_0 .net "isNor", 0 0, L_0x26ebdf0;  1 drivers
v0x25ea040_0 .net "isOr", 0 0, L_0x26ec3d0;  1 drivers
v0x25ea100_0 .net "isSLT", 0 0, L_0x26ebc90;  1 drivers
v0x25ea1c0_0 .net "isSub", 0 0, L_0x26eb8a0;  1 drivers
v0x25ea280_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25ea320_0 .net "isXor", 0 0, L_0x26ebab0;  1 drivers
v0x25ea3e0_0 .net "nandRes", 0 0, L_0x26ea2a0;  1 drivers
v0x25ea590_0 .net "norRes", 0 0, L_0x26ea850;  1 drivers
v0x25ea630_0 .net "orRes", 0 0, L_0x26e97c0;  1 drivers
v0x25ea6d0_0 .net "s0", 0 0, L_0x26ea570;  1 drivers
v0x25ea770_0 .net "s0inv", 0 0, L_0x26eb320;  1 drivers
v0x25ea830_0 .net "s1", 0 0, L_0x26ea610;  1 drivers
v0x25ea8f0_0 .net "s1inv", 0 0, L_0x26eb480;  1 drivers
v0x25ea9b0_0 .net "s2", 0 0, L_0x26ecee0;  1 drivers
v0x25eaa70_0 .net "s2inv", 0 0, L_0x26eb540;  1 drivers
v0x25eab30_0 .net "xorRes", 0 0, L_0x26ea910;  1 drivers
S_0x25e8bf0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25e88f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26eaa70/d .functor XOR 1, L_0x26ecac0, L_0x2723090, C4<0>, C4<0>;
L_0x26eaa70 .delay 1 (40,40,40) L_0x26eaa70/d;
L_0x26eaae0/d .functor XOR 1, L_0x26ec960, L_0x26eaa70, C4<0>, C4<0>;
L_0x26eaae0 .delay 1 (40,40,40) L_0x26eaae0/d;
L_0x26eac40/d .functor XOR 1, L_0x26eaae0, L_0x26ea780, C4<0>, C4<0>;
L_0x26eac40 .delay 1 (40,40,40) L_0x26eac40/d;
L_0x26eae40/d .functor AND 1, L_0x26ec960, L_0x26eaa70, C4<1>, C4<1>;
L_0x26eae40 .delay 1 (40,40,40) L_0x26eae40/d;
L_0x26eb0b0/d .functor AND 1, L_0x26eaae0, L_0x26ea780, C4<1>, C4<1>;
L_0x26eb0b0 .delay 1 (40,40,40) L_0x26eb0b0/d;
L_0x26eb120/d .functor OR 1, L_0x26eae40, L_0x26eb0b0, C4<0>, C4<0>;
L_0x26eb120 .delay 1 (40,40,40) L_0x26eb120/d;
v0x25e8e80_0 .net "AandB", 0 0, L_0x26eae40;  1 drivers
v0x25e8f60_0 .net "BxorSub", 0 0, L_0x26eaa70;  1 drivers
v0x25e9020_0 .net "a", 0 0, L_0x26ec960;  alias, 1 drivers
v0x25e90f0_0 .net "b", 0 0, L_0x26ecac0;  alias, 1 drivers
v0x25e91b0_0 .net "carryin", 0 0, L_0x26ea780;  alias, 1 drivers
v0x25e92c0_0 .net "carryout", 0 0, L_0x26eb120;  alias, 1 drivers
v0x25e9380_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25e9420_0 .net "res", 0 0, L_0x26eac40;  alias, 1 drivers
v0x25e94e0_0 .net "xAorB", 0 0, L_0x26eaae0;  1 drivers
v0x25e9630_0 .net "xAorBandCin", 0 0, L_0x26eb0b0;  1 drivers
S_0x25ead10 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25eaed0 .param/l "i" 0 3 165, +C4<01101>;
S_0x25eaf90 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25ead10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26eca00/d .functor AND 1, L_0x26ef340, L_0x26ef4a0, C4<1>, C4<1>;
L_0x26eca00 .delay 1 (40,40,40) L_0x26eca00/d;
L_0x26ece20/d .functor NAND 1, L_0x26ef340, L_0x26ef4a0, C4<1>, C4<1>;
L_0x26ece20 .delay 1 (20,20,20) L_0x26ece20/d;
L_0x26eccc0/d .functor OR 1, L_0x26ef340, L_0x26ef4a0, C4<0>, C4<0>;
L_0x26eccc0 .delay 1 (40,40,40) L_0x26eccc0/d;
L_0x26ec230/d .functor NOR 1, L_0x26ef340, L_0x26ef4a0, C4<0>, C4<0>;
L_0x26ec230 .delay 1 (20,20,20) L_0x26ec230/d;
L_0x26ed330/d .functor XOR 1, L_0x26ef340, L_0x26ef4a0, C4<0>, C4<0>;
L_0x26ed330 .delay 1 (40,40,40) L_0x26ed330/d;
L_0x26edd70/d .functor NOT 1, L_0x26ed020, C4<0>, C4<0>, C4<0>;
L_0x26edd70 .delay 1 (10,10,10) L_0x26edd70/d;
L_0x25ec530/d .functor NOT 1, L_0x26ed0c0, C4<0>, C4<0>, C4<0>;
L_0x25ec530 .delay 1 (10,10,10) L_0x25ec530/d;
L_0x26edf20/d .functor NOT 1, L_0x26ed160, C4<0>, C4<0>, C4<0>;
L_0x26edf20 .delay 1 (10,10,10) L_0x26edf20/d;
L_0x26ee0d0/d .functor AND 1, L_0x26ed6b0, L_0x26edd70, L_0x25ec530, L_0x26edf20;
L_0x26ee0d0 .delay 1 (80,80,80) L_0x26ee0d0/d;
L_0x26ee280/d .functor AND 1, L_0x26ed6b0, L_0x26ed020, L_0x25ec530, L_0x26edf20;
L_0x26ee280 .delay 1 (80,80,80) L_0x26ee280/d;
L_0x26ee490/d .functor AND 1, L_0x26ed330, L_0x26edd70, L_0x26ed0c0, L_0x26edf20;
L_0x26ee490 .delay 1 (80,80,80) L_0x26ee490/d;
L_0x26ee670/d .functor AND 1, L_0x26ed6b0, L_0x26ed020, L_0x26ed0c0, L_0x26edf20;
L_0x26ee670 .delay 1 (80,80,80) L_0x26ee670/d;
L_0x26ee840/d .functor AND 1, L_0x26eca00, L_0x26edd70, L_0x25ec530, L_0x26ed160;
L_0x26ee840 .delay 1 (80,80,80) L_0x26ee840/d;
L_0x26eea20/d .functor AND 1, L_0x26ece20, L_0x26ed020, L_0x25ec530, L_0x26ed160;
L_0x26eea20 .delay 1 (80,80,80) L_0x26eea20/d;
L_0x26ee7d0/d .functor AND 1, L_0x26ec230, L_0x26edd70, L_0x26ed0c0, L_0x26ed160;
L_0x26ee7d0 .delay 1 (80,80,80) L_0x26ee7d0/d;
L_0x26eedb0/d .functor AND 1, L_0x26eccc0, L_0x26ed020, L_0x26ed0c0, L_0x26ed160;
L_0x26eedb0 .delay 1 (80,80,80) L_0x26eedb0/d;
L_0x26eef50/0/0 .functor OR 1, L_0x26ee0d0, L_0x26ee280, L_0x26ee490, L_0x26ee840;
L_0x26eef50/0/4 .functor OR 1, L_0x26eea20, L_0x26ee7d0, L_0x26eedb0, L_0x26ee670;
L_0x26eef50/d .functor OR 1, L_0x26eef50/0/0, L_0x26eef50/0/4, C4<0>, C4<0>;
L_0x26eef50 .delay 1 (160,160,160) L_0x26eef50/d;
v0x25ebe90_0 .net "a", 0 0, L_0x26ef340;  1 drivers
v0x25ebf50_0 .net "addSub", 0 0, L_0x26ed6b0;  1 drivers
v0x25ec020_0 .net "andRes", 0 0, L_0x26eca00;  1 drivers
v0x25ec0f0_0 .net "b", 0 0, L_0x26ef4a0;  1 drivers
v0x25ec1c0_0 .net "carryIn", 0 0, L_0x26ecf80;  1 drivers
v0x25ec260_0 .net "carryOut", 0 0, L_0x26edb70;  1 drivers
v0x25ec330_0 .net "initialResult", 0 0, L_0x26eef50;  1 drivers
v0x25ec3d0_0 .net "isAdd", 0 0, L_0x26ee0d0;  1 drivers
v0x25ec470_0 .net "isAnd", 0 0, L_0x26ee840;  1 drivers
v0x25ec5a0_0 .net "isNand", 0 0, L_0x26eea20;  1 drivers
v0x25ec640_0 .net "isNor", 0 0, L_0x26ee7d0;  1 drivers
v0x25ec6e0_0 .net "isOr", 0 0, L_0x26eedb0;  1 drivers
v0x25ec7a0_0 .net "isSLT", 0 0, L_0x26ee670;  1 drivers
v0x25ec860_0 .net "isSub", 0 0, L_0x26ee280;  1 drivers
v0x25ec920_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25ec9c0_0 .net "isXor", 0 0, L_0x26ee490;  1 drivers
v0x25eca80_0 .net "nandRes", 0 0, L_0x26ece20;  1 drivers
v0x25ecc30_0 .net "norRes", 0 0, L_0x26ec230;  1 drivers
v0x25eccd0_0 .net "orRes", 0 0, L_0x26eccc0;  1 drivers
v0x25ecd70_0 .net "s0", 0 0, L_0x26ed020;  1 drivers
v0x25ece10_0 .net "s0inv", 0 0, L_0x26edd70;  1 drivers
v0x25eced0_0 .net "s1", 0 0, L_0x26ed0c0;  1 drivers
v0x25ecf90_0 .net "s1inv", 0 0, L_0x25ec530;  1 drivers
v0x25ed050_0 .net "s2", 0 0, L_0x26ed160;  1 drivers
v0x25ed110_0 .net "s2inv", 0 0, L_0x26edf20;  1 drivers
v0x25ed1d0_0 .net "xorRes", 0 0, L_0x26ed330;  1 drivers
S_0x25eb290 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25eaf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26ed490/d .functor XOR 1, L_0x26ef4a0, L_0x2723090, C4<0>, C4<0>;
L_0x26ed490 .delay 1 (40,40,40) L_0x26ed490/d;
L_0x26ed550/d .functor XOR 1, L_0x26ef340, L_0x26ed490, C4<0>, C4<0>;
L_0x26ed550 .delay 1 (40,40,40) L_0x26ed550/d;
L_0x26ed6b0/d .functor XOR 1, L_0x26ed550, L_0x26ecf80, C4<0>, C4<0>;
L_0x26ed6b0 .delay 1 (40,40,40) L_0x26ed6b0/d;
L_0x26ed8b0/d .functor AND 1, L_0x26ef340, L_0x26ed490, C4<1>, C4<1>;
L_0x26ed8b0 .delay 1 (40,40,40) L_0x26ed8b0/d;
L_0x26ecd30/d .functor AND 1, L_0x26ed550, L_0x26ecf80, C4<1>, C4<1>;
L_0x26ecd30 .delay 1 (40,40,40) L_0x26ecd30/d;
L_0x26edb70/d .functor OR 1, L_0x26ed8b0, L_0x26ecd30, C4<0>, C4<0>;
L_0x26edb70 .delay 1 (40,40,40) L_0x26edb70/d;
v0x25eb520_0 .net "AandB", 0 0, L_0x26ed8b0;  1 drivers
v0x25eb600_0 .net "BxorSub", 0 0, L_0x26ed490;  1 drivers
v0x25eb6c0_0 .net "a", 0 0, L_0x26ef340;  alias, 1 drivers
v0x25eb790_0 .net "b", 0 0, L_0x26ef4a0;  alias, 1 drivers
v0x25eb850_0 .net "carryin", 0 0, L_0x26ecf80;  alias, 1 drivers
v0x25eb960_0 .net "carryout", 0 0, L_0x26edb70;  alias, 1 drivers
v0x25eba20_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25ebac0_0 .net "res", 0 0, L_0x26ed6b0;  alias, 1 drivers
v0x25ebb80_0 .net "xAorB", 0 0, L_0x26ed550;  1 drivers
v0x25ebcd0_0 .net "xAorBandCin", 0 0, L_0x26ecd30;  1 drivers
S_0x25ed3b0 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25ed570 .param/l "i" 0 3 165, +C4<01110>;
S_0x25ed630 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25ed3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26ef3e0/d .functor AND 1, L_0x26f1d80, L_0x26f1ee0, C4<1>, C4<1>;
L_0x26ef3e0 .delay 1 (40,40,40) L_0x26ef3e0/d;
L_0x26ef9a0/d .functor NAND 1, L_0x26f1d80, L_0x26f1ee0, C4<1>, C4<1>;
L_0x26ef9a0 .delay 1 (20,20,20) L_0x26ef9a0/d;
L_0x26eec10/d .functor OR 1, L_0x26f1d80, L_0x26f1ee0, C4<0>, C4<0>;
L_0x26eec10 .delay 1 (40,40,40) L_0x26eec10/d;
L_0x26efc20/d .functor NOR 1, L_0x26f1d80, L_0x26f1ee0, C4<0>, C4<0>;
L_0x26efc20 .delay 1 (20,20,20) L_0x26efc20/d;
L_0x26efce0/d .functor XOR 1, L_0x26f1d80, L_0x26f1ee0, C4<0>, C4<0>;
L_0x26efce0 .delay 1 (40,40,40) L_0x26efce0/d;
L_0x26f0740/d .functor NOT 1, L_0x26ef6e0, C4<0>, C4<0>, C4<0>;
L_0x26f0740 .delay 1 (10,10,10) L_0x26f0740/d;
L_0x26f08a0/d .functor NOT 1, L_0x26ef780, C4<0>, C4<0>, C4<0>;
L_0x26f08a0 .delay 1 (10,10,10) L_0x26f08a0/d;
L_0x26f0960/d .functor NOT 1, L_0x26ef820, C4<0>, C4<0>, C4<0>;
L_0x26f0960 .delay 1 (10,10,10) L_0x26f0960/d;
L_0x26f0b10/d .functor AND 1, L_0x26f0060, L_0x26f0740, L_0x26f08a0, L_0x26f0960;
L_0x26f0b10 .delay 1 (80,80,80) L_0x26f0b10/d;
L_0x26f0cc0/d .functor AND 1, L_0x26f0060, L_0x26ef6e0, L_0x26f08a0, L_0x26f0960;
L_0x26f0cc0 .delay 1 (80,80,80) L_0x26f0cc0/d;
L_0x26f0ed0/d .functor AND 1, L_0x26efce0, L_0x26f0740, L_0x26ef780, L_0x26f0960;
L_0x26f0ed0 .delay 1 (80,80,80) L_0x26f0ed0/d;
L_0x26f10b0/d .functor AND 1, L_0x26f0060, L_0x26ef6e0, L_0x26ef780, L_0x26f0960;
L_0x26f10b0 .delay 1 (80,80,80) L_0x26f10b0/d;
L_0x26f1280/d .functor AND 1, L_0x26ef3e0, L_0x26f0740, L_0x26f08a0, L_0x26ef820;
L_0x26f1280 .delay 1 (80,80,80) L_0x26f1280/d;
L_0x26f1460/d .functor AND 1, L_0x26ef9a0, L_0x26ef6e0, L_0x26f08a0, L_0x26ef820;
L_0x26f1460 .delay 1 (80,80,80) L_0x26f1460/d;
L_0x26f1210/d .functor AND 1, L_0x26efc20, L_0x26f0740, L_0x26ef780, L_0x26ef820;
L_0x26f1210 .delay 1 (80,80,80) L_0x26f1210/d;
L_0x26f17f0/d .functor AND 1, L_0x26eec10, L_0x26ef6e0, L_0x26ef780, L_0x26ef820;
L_0x26f17f0 .delay 1 (80,80,80) L_0x26f17f0/d;
L_0x26f1990/0/0 .functor OR 1, L_0x26f0b10, L_0x26f0cc0, L_0x26f0ed0, L_0x26f1280;
L_0x26f1990/0/4 .functor OR 1, L_0x26f1460, L_0x26f1210, L_0x26f17f0, L_0x26f10b0;
L_0x26f1990/d .functor OR 1, L_0x26f1990/0/0, L_0x26f1990/0/4, C4<0>, C4<0>;
L_0x26f1990 .delay 1 (160,160,160) L_0x26f1990/d;
v0x25ee530_0 .net "a", 0 0, L_0x26f1d80;  1 drivers
v0x25ee5f0_0 .net "addSub", 0 0, L_0x26f0060;  1 drivers
v0x25ee6c0_0 .net "andRes", 0 0, L_0x26ef3e0;  1 drivers
v0x25ee790_0 .net "b", 0 0, L_0x26f1ee0;  1 drivers
v0x25ee860_0 .net "carryIn", 0 0, L_0x26efb50;  1 drivers
v0x25ee900_0 .net "carryOut", 0 0, L_0x26f0540;  1 drivers
v0x25ee9d0_0 .net "initialResult", 0 0, L_0x26f1990;  1 drivers
v0x25eea70_0 .net "isAdd", 0 0, L_0x26f0b10;  1 drivers
v0x25eeb10_0 .net "isAnd", 0 0, L_0x26f1280;  1 drivers
v0x25eec40_0 .net "isNand", 0 0, L_0x26f1460;  1 drivers
v0x25eece0_0 .net "isNor", 0 0, L_0x26f1210;  1 drivers
v0x25eed80_0 .net "isOr", 0 0, L_0x26f17f0;  1 drivers
v0x25eee40_0 .net "isSLT", 0 0, L_0x26f10b0;  1 drivers
v0x25eef00_0 .net "isSub", 0 0, L_0x26f0cc0;  1 drivers
v0x25eefc0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25ef060_0 .net "isXor", 0 0, L_0x26f0ed0;  1 drivers
v0x25ef120_0 .net "nandRes", 0 0, L_0x26ef9a0;  1 drivers
v0x25ef2d0_0 .net "norRes", 0 0, L_0x26efc20;  1 drivers
v0x25ef370_0 .net "orRes", 0 0, L_0x26eec10;  1 drivers
v0x25ef410_0 .net "s0", 0 0, L_0x26ef6e0;  1 drivers
v0x25ef4b0_0 .net "s0inv", 0 0, L_0x26f0740;  1 drivers
v0x25ef570_0 .net "s1", 0 0, L_0x26ef780;  1 drivers
v0x25ef630_0 .net "s1inv", 0 0, L_0x26f08a0;  1 drivers
v0x25ef6f0_0 .net "s2", 0 0, L_0x26ef820;  1 drivers
v0x25ef7b0_0 .net "s2inv", 0 0, L_0x26f0960;  1 drivers
v0x25ef870_0 .net "xorRes", 0 0, L_0x26efce0;  1 drivers
S_0x25ed930 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25ed630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26efe40/d .functor XOR 1, L_0x26f1ee0, L_0x2723090, C4<0>, C4<0>;
L_0x26efe40 .delay 1 (40,40,40) L_0x26efe40/d;
L_0x26efeb0/d .functor XOR 1, L_0x26f1d80, L_0x26efe40, C4<0>, C4<0>;
L_0x26efeb0 .delay 1 (40,40,40) L_0x26efeb0/d;
L_0x26f0060/d .functor XOR 1, L_0x26efeb0, L_0x26efb50, C4<0>, C4<0>;
L_0x26f0060 .delay 1 (40,40,40) L_0x26f0060/d;
L_0x26f0260/d .functor AND 1, L_0x26f1d80, L_0x26efe40, C4<1>, C4<1>;
L_0x26f0260 .delay 1 (40,40,40) L_0x26f0260/d;
L_0x26f04d0/d .functor AND 1, L_0x26efeb0, L_0x26efb50, C4<1>, C4<1>;
L_0x26f04d0 .delay 1 (40,40,40) L_0x26f04d0/d;
L_0x26f0540/d .functor OR 1, L_0x26f0260, L_0x26f04d0, C4<0>, C4<0>;
L_0x26f0540 .delay 1 (40,40,40) L_0x26f0540/d;
v0x25edbc0_0 .net "AandB", 0 0, L_0x26f0260;  1 drivers
v0x25edca0_0 .net "BxorSub", 0 0, L_0x26efe40;  1 drivers
v0x25edd60_0 .net "a", 0 0, L_0x26f1d80;  alias, 1 drivers
v0x25ede30_0 .net "b", 0 0, L_0x26f1ee0;  alias, 1 drivers
v0x25edef0_0 .net "carryin", 0 0, L_0x26efb50;  alias, 1 drivers
v0x25ee000_0 .net "carryout", 0 0, L_0x26f0540;  alias, 1 drivers
v0x25ee0c0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25ee160_0 .net "res", 0 0, L_0x26f0060;  alias, 1 drivers
v0x25ee220_0 .net "xAorB", 0 0, L_0x26efeb0;  1 drivers
v0x25ee370_0 .net "xAorBandCin", 0 0, L_0x26f04d0;  1 drivers
S_0x25efa50 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25efc10 .param/l "i" 0 3 165, +C4<01111>;
S_0x25efcd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25efa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26f1e20/d .functor AND 1, L_0x26f47f0, L_0x26f4950, C4<1>, C4<1>;
L_0x26f1e20 .delay 1 (40,40,40) L_0x26f1e20/d;
L_0x26f2410/d .functor NAND 1, L_0x26f47f0, L_0x26f4950, C4<1>, C4<1>;
L_0x26f2410 .delay 1 (20,20,20) L_0x26f2410/d;
L_0x26f1650/d .functor OR 1, L_0x26f47f0, L_0x26f4950, C4<0>, C4<0>;
L_0x26f1650 .delay 1 (40,40,40) L_0x26f1650/d;
L_0x26f2690/d .functor NOR 1, L_0x26f47f0, L_0x26f4950, C4<0>, C4<0>;
L_0x26f2690 .delay 1 (20,20,20) L_0x26f2690/d;
L_0x26f2750/d .functor XOR 1, L_0x26f47f0, L_0x26f4950, C4<0>, C4<0>;
L_0x26f2750 .delay 1 (40,40,40) L_0x26f2750/d;
L_0x26f31b0/d .functor NOT 1, L_0x26f22a0, C4<0>, C4<0>, C4<0>;
L_0x26f31b0 .delay 1 (10,10,10) L_0x26f31b0/d;
L_0x26f3310/d .functor NOT 1, L_0x26df670, C4<0>, C4<0>, C4<0>;
L_0x26f3310 .delay 1 (10,10,10) L_0x26f3310/d;
L_0x26f33d0/d .functor NOT 1, L_0x26f5010, C4<0>, C4<0>, C4<0>;
L_0x26f33d0 .delay 1 (10,10,10) L_0x26f33d0/d;
L_0x26f3580/d .functor AND 1, L_0x26f2ad0, L_0x26f31b0, L_0x26f3310, L_0x26f33d0;
L_0x26f3580 .delay 1 (80,80,80) L_0x26f3580/d;
L_0x26f3730/d .functor AND 1, L_0x26f2ad0, L_0x26f22a0, L_0x26f3310, L_0x26f33d0;
L_0x26f3730 .delay 1 (80,80,80) L_0x26f3730/d;
L_0x26f3940/d .functor AND 1, L_0x26f2750, L_0x26f31b0, L_0x26df670, L_0x26f33d0;
L_0x26f3940 .delay 1 (80,80,80) L_0x26f3940/d;
L_0x26f3b20/d .functor AND 1, L_0x26f2ad0, L_0x26f22a0, L_0x26df670, L_0x26f33d0;
L_0x26f3b20 .delay 1 (80,80,80) L_0x26f3b20/d;
L_0x26f3cf0/d .functor AND 1, L_0x26f1e20, L_0x26f31b0, L_0x26f3310, L_0x26f5010;
L_0x26f3cf0 .delay 1 (80,80,80) L_0x26f3cf0/d;
L_0x26f3ed0/d .functor AND 1, L_0x26f2410, L_0x26f22a0, L_0x26f3310, L_0x26f5010;
L_0x26f3ed0 .delay 1 (80,80,80) L_0x26f3ed0/d;
L_0x26f3c80/d .functor AND 1, L_0x26f2690, L_0x26f31b0, L_0x26df670, L_0x26f5010;
L_0x26f3c80 .delay 1 (80,80,80) L_0x26f3c80/d;
L_0x26f4260/d .functor AND 1, L_0x26f1650, L_0x26f22a0, L_0x26df670, L_0x26f5010;
L_0x26f4260 .delay 1 (80,80,80) L_0x26f4260/d;
L_0x26f4400/0/0 .functor OR 1, L_0x26f3580, L_0x26f3730, L_0x26f3940, L_0x26f3cf0;
L_0x26f4400/0/4 .functor OR 1, L_0x26f3ed0, L_0x26f3c80, L_0x26f4260, L_0x26f3b20;
L_0x26f4400/d .functor OR 1, L_0x26f4400/0/0, L_0x26f4400/0/4, C4<0>, C4<0>;
L_0x26f4400 .delay 1 (160,160,160) L_0x26f4400/d;
v0x25f0bd0_0 .net "a", 0 0, L_0x26f47f0;  1 drivers
v0x25f0c90_0 .net "addSub", 0 0, L_0x26f2ad0;  1 drivers
v0x25f0d60_0 .net "andRes", 0 0, L_0x26f1e20;  1 drivers
v0x25f0e30_0 .net "b", 0 0, L_0x26f4950;  1 drivers
v0x25f0f00_0 .net "carryIn", 0 0, L_0x26f25c0;  1 drivers
v0x25f0fa0_0 .net "carryOut", 0 0, L_0x26f2fb0;  1 drivers
v0x25f1070_0 .net "initialResult", 0 0, L_0x26f4400;  1 drivers
v0x25f1110_0 .net "isAdd", 0 0, L_0x26f3580;  1 drivers
v0x25f11b0_0 .net "isAnd", 0 0, L_0x26f3cf0;  1 drivers
v0x25f12e0_0 .net "isNand", 0 0, L_0x26f3ed0;  1 drivers
v0x25f1380_0 .net "isNor", 0 0, L_0x26f3c80;  1 drivers
v0x25f1420_0 .net "isOr", 0 0, L_0x26f4260;  1 drivers
v0x25f14e0_0 .net "isSLT", 0 0, L_0x26f3b20;  1 drivers
v0x25f15a0_0 .net "isSub", 0 0, L_0x26f3730;  1 drivers
v0x25f1660_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25f1700_0 .net "isXor", 0 0, L_0x26f3940;  1 drivers
v0x25f17c0_0 .net "nandRes", 0 0, L_0x26f2410;  1 drivers
v0x25f1970_0 .net "norRes", 0 0, L_0x26f2690;  1 drivers
v0x25f1a10_0 .net "orRes", 0 0, L_0x26f1650;  1 drivers
v0x25f1ab0_0 .net "s0", 0 0, L_0x26f22a0;  1 drivers
v0x25f1b50_0 .net "s0inv", 0 0, L_0x26f31b0;  1 drivers
v0x25f1c10_0 .net "s1", 0 0, L_0x26df670;  1 drivers
v0x25f1cd0_0 .net "s1inv", 0 0, L_0x26f3310;  1 drivers
v0x25f1d90_0 .net "s2", 0 0, L_0x26f5010;  1 drivers
v0x25f1e50_0 .net "s2inv", 0 0, L_0x26f33d0;  1 drivers
v0x25f1f10_0 .net "xorRes", 0 0, L_0x26f2750;  1 drivers
S_0x25effd0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25efcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26f28b0/d .functor XOR 1, L_0x26f4950, L_0x2723090, C4<0>, C4<0>;
L_0x26f28b0 .delay 1 (40,40,40) L_0x26f28b0/d;
L_0x26f2920/d .functor XOR 1, L_0x26f47f0, L_0x26f28b0, C4<0>, C4<0>;
L_0x26f2920 .delay 1 (40,40,40) L_0x26f2920/d;
L_0x26f2ad0/d .functor XOR 1, L_0x26f2920, L_0x26f25c0, C4<0>, C4<0>;
L_0x26f2ad0 .delay 1 (40,40,40) L_0x26f2ad0/d;
L_0x26f2cd0/d .functor AND 1, L_0x26f47f0, L_0x26f28b0, C4<1>, C4<1>;
L_0x26f2cd0 .delay 1 (40,40,40) L_0x26f2cd0/d;
L_0x26f2f40/d .functor AND 1, L_0x26f2920, L_0x26f25c0, C4<1>, C4<1>;
L_0x26f2f40 .delay 1 (40,40,40) L_0x26f2f40/d;
L_0x26f2fb0/d .functor OR 1, L_0x26f2cd0, L_0x26f2f40, C4<0>, C4<0>;
L_0x26f2fb0 .delay 1 (40,40,40) L_0x26f2fb0/d;
v0x25f0260_0 .net "AandB", 0 0, L_0x26f2cd0;  1 drivers
v0x25f0340_0 .net "BxorSub", 0 0, L_0x26f28b0;  1 drivers
v0x25f0400_0 .net "a", 0 0, L_0x26f47f0;  alias, 1 drivers
v0x25f04d0_0 .net "b", 0 0, L_0x26f4950;  alias, 1 drivers
v0x25f0590_0 .net "carryin", 0 0, L_0x26f25c0;  alias, 1 drivers
v0x25f06a0_0 .net "carryout", 0 0, L_0x26f2fb0;  alias, 1 drivers
v0x25f0760_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25f0800_0 .net "res", 0 0, L_0x26f2ad0;  alias, 1 drivers
v0x25f08c0_0 .net "xAorB", 0 0, L_0x26f2920;  1 drivers
v0x25f0a10_0 .net "xAorBandCin", 0 0, L_0x26f2f40;  1 drivers
S_0x25f20f0 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25dec50 .param/l "i" 0 3 165, +C4<010000>;
S_0x25f2410 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25f20f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26f4890/d .functor AND 1, L_0x26f7440, L_0x26f75a0, C4<1>, C4<1>;
L_0x26f4890 .delay 1 (40,40,40) L_0x26f4890/d;
L_0x26f4d10/d .functor NAND 1, L_0x26f7440, L_0x26f75a0, C4<1>, C4<1>;
L_0x26f4d10 .delay 1 (20,20,20) L_0x26f4d10/d;
L_0x26f4e70/d .functor OR 1, L_0x26f7440, L_0x26f75a0, C4<0>, C4<0>;
L_0x26f4e70 .delay 1 (40,40,40) L_0x26f4e70/d;
L_0x26f40c0/d .functor NOR 1, L_0x26f7440, L_0x26f75a0, C4<0>, C4<0>;
L_0x26f40c0 .delay 1 (20,20,20) L_0x26f40c0/d;
L_0x26f5410/d .functor XOR 1, L_0x26f7440, L_0x26f75a0, C4<0>, C4<0>;
L_0x26f5410 .delay 1 (40,40,40) L_0x26f5410/d;
L_0x26f5e70/d .functor NOT 1, L_0x26f5140, C4<0>, C4<0>, C4<0>;
L_0x26f5e70 .delay 1 (10,10,10) L_0x26f5e70/d;
L_0x25f3ba0/d .functor NOT 1, L_0x26f51e0, C4<0>, C4<0>, C4<0>;
L_0x25f3ba0 .delay 1 (10,10,10) L_0x25f3ba0/d;
L_0x26f6020/d .functor NOT 1, L_0x26f5280, C4<0>, C4<0>, C4<0>;
L_0x26f6020 .delay 1 (10,10,10) L_0x26f6020/d;
L_0x26f61d0/d .functor AND 1, L_0x26f5790, L_0x26f5e70, L_0x25f3ba0, L_0x26f6020;
L_0x26f61d0 .delay 1 (80,80,80) L_0x26f61d0/d;
L_0x26f6380/d .functor AND 1, L_0x26f5790, L_0x26f5140, L_0x25f3ba0, L_0x26f6020;
L_0x26f6380 .delay 1 (80,80,80) L_0x26f6380/d;
L_0x26f6590/d .functor AND 1, L_0x26f5410, L_0x26f5e70, L_0x26f51e0, L_0x26f6020;
L_0x26f6590 .delay 1 (80,80,80) L_0x26f6590/d;
L_0x26f6770/d .functor AND 1, L_0x26f5790, L_0x26f5140, L_0x26f51e0, L_0x26f6020;
L_0x26f6770 .delay 1 (80,80,80) L_0x26f6770/d;
L_0x26f6940/d .functor AND 1, L_0x26f4890, L_0x26f5e70, L_0x25f3ba0, L_0x26f5280;
L_0x26f6940 .delay 1 (80,80,80) L_0x26f6940/d;
L_0x26f6b20/d .functor AND 1, L_0x26f4d10, L_0x26f5140, L_0x25f3ba0, L_0x26f5280;
L_0x26f6b20 .delay 1 (80,80,80) L_0x26f6b20/d;
L_0x26f68d0/d .functor AND 1, L_0x26f40c0, L_0x26f5e70, L_0x26f51e0, L_0x26f5280;
L_0x26f68d0 .delay 1 (80,80,80) L_0x26f68d0/d;
L_0x26f6eb0/d .functor AND 1, L_0x26f4e70, L_0x26f5140, L_0x26f51e0, L_0x26f5280;
L_0x26f6eb0 .delay 1 (80,80,80) L_0x26f6eb0/d;
L_0x26f7050/0/0 .functor OR 1, L_0x26f61d0, L_0x26f6380, L_0x26f6590, L_0x26f6940;
L_0x26f7050/0/4 .functor OR 1, L_0x26f6b20, L_0x26f68d0, L_0x26f6eb0, L_0x26f6770;
L_0x26f7050/d .functor OR 1, L_0x26f7050/0/0, L_0x26f7050/0/4, C4<0>, C4<0>;
L_0x26f7050 .delay 1 (160,160,160) L_0x26f7050/d;
v0x25f34d0_0 .net "a", 0 0, L_0x26f7440;  1 drivers
v0x25f35c0_0 .net "addSub", 0 0, L_0x26f5790;  1 drivers
v0x25f3690_0 .net "andRes", 0 0, L_0x26f4890;  1 drivers
v0x25f3760_0 .net "b", 0 0, L_0x26f75a0;  1 drivers
v0x25f3830_0 .net "carryIn", 0 0, L_0x26f4f30;  1 drivers
v0x25f38d0_0 .net "carryOut", 0 0, L_0x26f5c70;  1 drivers
v0x25f39a0_0 .net "initialResult", 0 0, L_0x26f7050;  1 drivers
v0x25f3a40_0 .net "isAdd", 0 0, L_0x26f61d0;  1 drivers
v0x25f3ae0_0 .net "isAnd", 0 0, L_0x26f6940;  1 drivers
v0x25f3c10_0 .net "isNand", 0 0, L_0x26f6b20;  1 drivers
v0x25f3cb0_0 .net "isNor", 0 0, L_0x26f68d0;  1 drivers
v0x25f3d50_0 .net "isOr", 0 0, L_0x26f6eb0;  1 drivers
v0x25f3e10_0 .net "isSLT", 0 0, L_0x26f6770;  1 drivers
v0x25f3ed0_0 .net "isSub", 0 0, L_0x26f6380;  1 drivers
v0x25f3f90_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25f4030_0 .net "isXor", 0 0, L_0x26f6590;  1 drivers
v0x25f40f0_0 .net "nandRes", 0 0, L_0x26f4d10;  1 drivers
v0x25f42a0_0 .net "norRes", 0 0, L_0x26f40c0;  1 drivers
v0x25f4340_0 .net "orRes", 0 0, L_0x26f4e70;  1 drivers
v0x25f43e0_0 .net "s0", 0 0, L_0x26f5140;  1 drivers
v0x25f4480_0 .net "s0inv", 0 0, L_0x26f5e70;  1 drivers
v0x25f4540_0 .net "s1", 0 0, L_0x26f51e0;  1 drivers
v0x25f4600_0 .net "s1inv", 0 0, L_0x25f3ba0;  1 drivers
v0x25f46c0_0 .net "s2", 0 0, L_0x26f5280;  1 drivers
v0x25f4780_0 .net "s2inv", 0 0, L_0x26f6020;  1 drivers
v0x25f4840_0 .net "xorRes", 0 0, L_0x26f5410;  1 drivers
S_0x25f2710 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25f2410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26f5570/d .functor XOR 1, L_0x26f75a0, L_0x2723090, C4<0>, C4<0>;
L_0x26f5570 .delay 1 (40,40,40) L_0x26f5570/d;
L_0x26f5630/d .functor XOR 1, L_0x26f7440, L_0x26f5570, C4<0>, C4<0>;
L_0x26f5630 .delay 1 (40,40,40) L_0x26f5630/d;
L_0x26f5790/d .functor XOR 1, L_0x26f5630, L_0x26f4f30, C4<0>, C4<0>;
L_0x26f5790 .delay 1 (40,40,40) L_0x26f5790/d;
L_0x26f5990/d .functor AND 1, L_0x26f7440, L_0x26f5570, C4<1>, C4<1>;
L_0x26f5990 .delay 1 (40,40,40) L_0x26f5990/d;
L_0x26f5c00/d .functor AND 1, L_0x26f5630, L_0x26f4f30, C4<1>, C4<1>;
L_0x26f5c00 .delay 1 (40,40,40) L_0x26f5c00/d;
L_0x26f5c70/d .functor OR 1, L_0x26f5990, L_0x26f5c00, C4<0>, C4<0>;
L_0x26f5c70 .delay 1 (40,40,40) L_0x26f5c70/d;
v0x25f2980_0 .net "AandB", 0 0, L_0x26f5990;  1 drivers
v0x25f2a60_0 .net "BxorSub", 0 0, L_0x26f5570;  1 drivers
v0x25f2b20_0 .net "a", 0 0, L_0x26f7440;  alias, 1 drivers
v0x25f2bf0_0 .net "b", 0 0, L_0x26f75a0;  alias, 1 drivers
v0x25f2cb0_0 .net "carryin", 0 0, L_0x26f4f30;  alias, 1 drivers
v0x25f2dc0_0 .net "carryout", 0 0, L_0x26f5c70;  alias, 1 drivers
v0x25f2e80_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25df880_0 .net "res", 0 0, L_0x26f5790;  alias, 1 drivers
v0x25df940_0 .net "xAorB", 0 0, L_0x26f5630;  1 drivers
v0x25f3330_0 .net "xAorBandCin", 0 0, L_0x26f5c00;  1 drivers
S_0x25f4a20 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25f4be0 .param/l "i" 0 3 165, +C4<010001>;
S_0x25f4ca0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25f4a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26f74e0/d .functor AND 1, L_0x26f9ec0, L_0x26fa020, C4<1>, C4<1>;
L_0x26f74e0 .delay 1 (40,40,40) L_0x26f74e0/d;
L_0x26f7a90/d .functor NAND 1, L_0x26f9ec0, L_0x26fa020, C4<1>, C4<1>;
L_0x26f7a90 .delay 1 (20,20,20) L_0x26f7a90/d;
L_0x26f6d10/d .functor OR 1, L_0x26f9ec0, L_0x26fa020, C4<0>, C4<0>;
L_0x26f6d10 .delay 1 (40,40,40) L_0x26f6d10/d;
L_0x26f7d10/d .functor NOR 1, L_0x26f9ec0, L_0x26fa020, C4<0>, C4<0>;
L_0x26f7d10 .delay 1 (20,20,20) L_0x26f7d10/d;
L_0x26f7dd0/d .functor XOR 1, L_0x26f9ec0, L_0x26fa020, C4<0>, C4<0>;
L_0x26f7dd0 .delay 1 (40,40,40) L_0x26f7dd0/d;
L_0x26f8830/d .functor NOT 1, L_0x26f77e0, C4<0>, C4<0>, C4<0>;
L_0x26f8830 .delay 1 (10,10,10) L_0x26f8830/d;
L_0x26f8990/d .functor NOT 1, L_0x26f7880, C4<0>, C4<0>, C4<0>;
L_0x26f8990 .delay 1 (10,10,10) L_0x26f8990/d;
L_0x26f8a50/d .functor NOT 1, L_0x26f7920, C4<0>, C4<0>, C4<0>;
L_0x26f8a50 .delay 1 (10,10,10) L_0x26f8a50/d;
L_0x26f8c00/d .functor AND 1, L_0x26f8150, L_0x26f8830, L_0x26f8990, L_0x26f8a50;
L_0x26f8c00 .delay 1 (80,80,80) L_0x26f8c00/d;
L_0x26f8db0/d .functor AND 1, L_0x26f8150, L_0x26f77e0, L_0x26f8990, L_0x26f8a50;
L_0x26f8db0 .delay 1 (80,80,80) L_0x26f8db0/d;
L_0x26f8fc0/d .functor AND 1, L_0x26f7dd0, L_0x26f8830, L_0x26f7880, L_0x26f8a50;
L_0x26f8fc0 .delay 1 (80,80,80) L_0x26f8fc0/d;
L_0x26f91a0/d .functor AND 1, L_0x26f8150, L_0x26f77e0, L_0x26f7880, L_0x26f8a50;
L_0x26f91a0 .delay 1 (80,80,80) L_0x26f91a0/d;
L_0x26f9370/d .functor AND 1, L_0x26f74e0, L_0x26f8830, L_0x26f8990, L_0x26f7920;
L_0x26f9370 .delay 1 (80,80,80) L_0x26f9370/d;
L_0x26f9550/d .functor AND 1, L_0x26f7a90, L_0x26f77e0, L_0x26f8990, L_0x26f7920;
L_0x26f9550 .delay 1 (80,80,80) L_0x26f9550/d;
L_0x26f9300/d .functor AND 1, L_0x26f7d10, L_0x26f8830, L_0x26f7880, L_0x26f7920;
L_0x26f9300 .delay 1 (80,80,80) L_0x26f9300/d;
L_0x26f9930/d .functor AND 1, L_0x26f6d10, L_0x26f77e0, L_0x26f7880, L_0x26f7920;
L_0x26f9930 .delay 1 (80,80,80) L_0x26f9930/d;
L_0x26f9ad0/0/0 .functor OR 1, L_0x26f8c00, L_0x26f8db0, L_0x26f8fc0, L_0x26f9370;
L_0x26f9ad0/0/4 .functor OR 1, L_0x26f9550, L_0x26f9300, L_0x26f9930, L_0x26f91a0;
L_0x26f9ad0/d .functor OR 1, L_0x26f9ad0/0/0, L_0x26f9ad0/0/4, C4<0>, C4<0>;
L_0x26f9ad0 .delay 1 (160,160,160) L_0x26f9ad0/d;
v0x25f5ba0_0 .net "a", 0 0, L_0x26f9ec0;  1 drivers
v0x25f5c60_0 .net "addSub", 0 0, L_0x26f8150;  1 drivers
v0x25f5d30_0 .net "andRes", 0 0, L_0x26f74e0;  1 drivers
v0x25f5e00_0 .net "b", 0 0, L_0x26fa020;  1 drivers
v0x25f5ed0_0 .net "carryIn", 0 0, L_0x26f7c40;  1 drivers
v0x25f5f70_0 .net "carryOut", 0 0, L_0x26f8630;  1 drivers
v0x25f6040_0 .net "initialResult", 0 0, L_0x26f9ad0;  1 drivers
v0x25f60e0_0 .net "isAdd", 0 0, L_0x26f8c00;  1 drivers
v0x25f6180_0 .net "isAnd", 0 0, L_0x26f9370;  1 drivers
v0x25f62b0_0 .net "isNand", 0 0, L_0x26f9550;  1 drivers
v0x25f6350_0 .net "isNor", 0 0, L_0x26f9300;  1 drivers
v0x25f63f0_0 .net "isOr", 0 0, L_0x26f9930;  1 drivers
v0x25f64b0_0 .net "isSLT", 0 0, L_0x26f91a0;  1 drivers
v0x25f6570_0 .net "isSub", 0 0, L_0x26f8db0;  1 drivers
v0x25f6630_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25f66d0_0 .net "isXor", 0 0, L_0x26f8fc0;  1 drivers
v0x25f6790_0 .net "nandRes", 0 0, L_0x26f7a90;  1 drivers
v0x25f6940_0 .net "norRes", 0 0, L_0x26f7d10;  1 drivers
v0x25f69e0_0 .net "orRes", 0 0, L_0x26f6d10;  1 drivers
v0x25f6a80_0 .net "s0", 0 0, L_0x26f77e0;  1 drivers
v0x25f6b20_0 .net "s0inv", 0 0, L_0x26f8830;  1 drivers
v0x25f6be0_0 .net "s1", 0 0, L_0x26f7880;  1 drivers
v0x25f6ca0_0 .net "s1inv", 0 0, L_0x26f8990;  1 drivers
v0x25f6d60_0 .net "s2", 0 0, L_0x26f7920;  1 drivers
v0x25f6e20_0 .net "s2inv", 0 0, L_0x26f8a50;  1 drivers
v0x25f6ee0_0 .net "xorRes", 0 0, L_0x26f7dd0;  1 drivers
S_0x25f4fa0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25f4ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26f7f30/d .functor XOR 1, L_0x26fa020, L_0x2723090, C4<0>, C4<0>;
L_0x26f7f30 .delay 1 (40,40,40) L_0x26f7f30/d;
L_0x26f7fa0/d .functor XOR 1, L_0x26f9ec0, L_0x26f7f30, C4<0>, C4<0>;
L_0x26f7fa0 .delay 1 (40,40,40) L_0x26f7fa0/d;
L_0x26f8150/d .functor XOR 1, L_0x26f7fa0, L_0x26f7c40, C4<0>, C4<0>;
L_0x26f8150 .delay 1 (40,40,40) L_0x26f8150/d;
L_0x26f8350/d .functor AND 1, L_0x26f9ec0, L_0x26f7f30, C4<1>, C4<1>;
L_0x26f8350 .delay 1 (40,40,40) L_0x26f8350/d;
L_0x26f85c0/d .functor AND 1, L_0x26f7fa0, L_0x26f7c40, C4<1>, C4<1>;
L_0x26f85c0 .delay 1 (40,40,40) L_0x26f85c0/d;
L_0x26f8630/d .functor OR 1, L_0x26f8350, L_0x26f85c0, C4<0>, C4<0>;
L_0x26f8630 .delay 1 (40,40,40) L_0x26f8630/d;
v0x25f5230_0 .net "AandB", 0 0, L_0x26f8350;  1 drivers
v0x25f5310_0 .net "BxorSub", 0 0, L_0x26f7f30;  1 drivers
v0x25f53d0_0 .net "a", 0 0, L_0x26f9ec0;  alias, 1 drivers
v0x25f54a0_0 .net "b", 0 0, L_0x26fa020;  alias, 1 drivers
v0x25f5560_0 .net "carryin", 0 0, L_0x26f7c40;  alias, 1 drivers
v0x25f5670_0 .net "carryout", 0 0, L_0x26f8630;  alias, 1 drivers
v0x25f5730_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25f57d0_0 .net "res", 0 0, L_0x26f8150;  alias, 1 drivers
v0x25f5890_0 .net "xAorB", 0 0, L_0x26f7fa0;  1 drivers
v0x25f59e0_0 .net "xAorBandCin", 0 0, L_0x26f85c0;  1 drivers
S_0x25f70c0 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25f7280 .param/l "i" 0 3 165, +C4<010010>;
S_0x25f7340 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25f70c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26f9f60/d .functor AND 1, L_0x26fc8f0, L_0x26fca50, C4<1>, C4<1>;
L_0x26f9f60 .delay 1 (40,40,40) L_0x26f9f60/d;
L_0x26fa540/d .functor NAND 1, L_0x26fc8f0, L_0x26fca50, C4<1>, C4<1>;
L_0x26fa540 .delay 1 (20,20,20) L_0x26fa540/d;
L_0x26fa6a0/d .functor OR 1, L_0x26fc8f0, L_0x26fca50, C4<0>, C4<0>;
L_0x26fa6a0 .delay 1 (40,40,40) L_0x26fa6a0/d;
L_0x26fa830/d .functor NOR 1, L_0x26fc8f0, L_0x26fca50, C4<0>, C4<0>;
L_0x26fa830 .delay 1 (20,20,20) L_0x26fa830/d;
L_0x26fa8f0/d .functor XOR 1, L_0x26fc8f0, L_0x26fca50, C4<0>, C4<0>;
L_0x26fa8f0 .delay 1 (40,40,40) L_0x26fa8f0/d;
L_0x26fb350/d .functor NOT 1, L_0x26fa260, C4<0>, C4<0>, C4<0>;
L_0x26fb350 .delay 1 (10,10,10) L_0x26fb350/d;
L_0x26fb4b0/d .functor NOT 1, L_0x26fa300, C4<0>, C4<0>, C4<0>;
L_0x26fb4b0 .delay 1 (10,10,10) L_0x26fb4b0/d;
L_0x26fb570/d .functor NOT 1, L_0x26fa3a0, C4<0>, C4<0>, C4<0>;
L_0x26fb570 .delay 1 (10,10,10) L_0x26fb570/d;
L_0x26fb720/d .functor AND 1, L_0x26fac70, L_0x26fb350, L_0x26fb4b0, L_0x26fb570;
L_0x26fb720 .delay 1 (80,80,80) L_0x26fb720/d;
L_0x26fb8d0/d .functor AND 1, L_0x26fac70, L_0x26fa260, L_0x26fb4b0, L_0x26fb570;
L_0x26fb8d0 .delay 1 (80,80,80) L_0x26fb8d0/d;
L_0x26fba80/d .functor AND 1, L_0x26fa8f0, L_0x26fb350, L_0x26fa300, L_0x26fb570;
L_0x26fba80 .delay 1 (80,80,80) L_0x26fba80/d;
L_0x26fbc70/d .functor AND 1, L_0x26fac70, L_0x26fa260, L_0x26fa300, L_0x26fb570;
L_0x26fbc70 .delay 1 (80,80,80) L_0x26fbc70/d;
L_0x26fbda0/d .functor AND 1, L_0x26f9f60, L_0x26fb350, L_0x26fb4b0, L_0x26fa3a0;
L_0x26fbda0 .delay 1 (80,80,80) L_0x26fbda0/d;
L_0x26fc000/d .functor AND 1, L_0x26fa540, L_0x26fa260, L_0x26fb4b0, L_0x26fa3a0;
L_0x26fc000 .delay 1 (80,80,80) L_0x26fc000/d;
L_0x26fbd30/d .functor AND 1, L_0x26fa830, L_0x26fb350, L_0x26fa300, L_0x26fa3a0;
L_0x26fbd30 .delay 1 (80,80,80) L_0x26fbd30/d;
L_0x26fc360/d .functor AND 1, L_0x26fa6a0, L_0x26fa260, L_0x26fa300, L_0x26fa3a0;
L_0x26fc360 .delay 1 (80,80,80) L_0x26fc360/d;
L_0x26fc500/0/0 .functor OR 1, L_0x26fb720, L_0x26fb8d0, L_0x26fba80, L_0x26fbda0;
L_0x26fc500/0/4 .functor OR 1, L_0x26fc000, L_0x26fbd30, L_0x26fc360, L_0x26fbc70;
L_0x26fc500/d .functor OR 1, L_0x26fc500/0/0, L_0x26fc500/0/4, C4<0>, C4<0>;
L_0x26fc500 .delay 1 (160,160,160) L_0x26fc500/d;
v0x25f8240_0 .net "a", 0 0, L_0x26fc8f0;  1 drivers
v0x25f8300_0 .net "addSub", 0 0, L_0x26fac70;  1 drivers
v0x25f83d0_0 .net "andRes", 0 0, L_0x26f9f60;  1 drivers
v0x25f84a0_0 .net "b", 0 0, L_0x26fca50;  1 drivers
v0x25f8570_0 .net "carryIn", 0 0, L_0x26fa760;  1 drivers
v0x25f8610_0 .net "carryOut", 0 0, L_0x26fb150;  1 drivers
v0x25f86e0_0 .net "initialResult", 0 0, L_0x26fc500;  1 drivers
v0x25f8780_0 .net "isAdd", 0 0, L_0x26fb720;  1 drivers
v0x25f8820_0 .net "isAnd", 0 0, L_0x26fbda0;  1 drivers
v0x25f8950_0 .net "isNand", 0 0, L_0x26fc000;  1 drivers
v0x25f89f0_0 .net "isNor", 0 0, L_0x26fbd30;  1 drivers
v0x25f8a90_0 .net "isOr", 0 0, L_0x26fc360;  1 drivers
v0x25f8b50_0 .net "isSLT", 0 0, L_0x26fbc70;  1 drivers
v0x25f8c10_0 .net "isSub", 0 0, L_0x26fb8d0;  1 drivers
v0x25f8cd0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25f8d70_0 .net "isXor", 0 0, L_0x26fba80;  1 drivers
v0x25f8e30_0 .net "nandRes", 0 0, L_0x26fa540;  1 drivers
v0x25f8fe0_0 .net "norRes", 0 0, L_0x26fa830;  1 drivers
v0x25f9080_0 .net "orRes", 0 0, L_0x26fa6a0;  1 drivers
v0x25f9120_0 .net "s0", 0 0, L_0x26fa260;  1 drivers
v0x25f91c0_0 .net "s0inv", 0 0, L_0x26fb350;  1 drivers
v0x25f9280_0 .net "s1", 0 0, L_0x26fa300;  1 drivers
v0x25f9340_0 .net "s1inv", 0 0, L_0x26fb4b0;  1 drivers
v0x25f9400_0 .net "s2", 0 0, L_0x26fa3a0;  1 drivers
v0x25f94c0_0 .net "s2inv", 0 0, L_0x26fb570;  1 drivers
v0x25f9580_0 .net "xorRes", 0 0, L_0x26fa8f0;  1 drivers
S_0x25f7640 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25f7340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26faa50/d .functor XOR 1, L_0x26fca50, L_0x2723090, C4<0>, C4<0>;
L_0x26faa50 .delay 1 (40,40,40) L_0x26faa50/d;
L_0x26fab10/d .functor XOR 1, L_0x26fc8f0, L_0x26faa50, C4<0>, C4<0>;
L_0x26fab10 .delay 1 (40,40,40) L_0x26fab10/d;
L_0x26fac70/d .functor XOR 1, L_0x26fab10, L_0x26fa760, C4<0>, C4<0>;
L_0x26fac70 .delay 1 (40,40,40) L_0x26fac70/d;
L_0x26fae70/d .functor AND 1, L_0x26fc8f0, L_0x26faa50, C4<1>, C4<1>;
L_0x26fae70 .delay 1 (40,40,40) L_0x26fae70/d;
L_0x26fb0e0/d .functor AND 1, L_0x26fab10, L_0x26fa760, C4<1>, C4<1>;
L_0x26fb0e0 .delay 1 (40,40,40) L_0x26fb0e0/d;
L_0x26fb150/d .functor OR 1, L_0x26fae70, L_0x26fb0e0, C4<0>, C4<0>;
L_0x26fb150 .delay 1 (40,40,40) L_0x26fb150/d;
v0x25f78d0_0 .net "AandB", 0 0, L_0x26fae70;  1 drivers
v0x25f79b0_0 .net "BxorSub", 0 0, L_0x26faa50;  1 drivers
v0x25f7a70_0 .net "a", 0 0, L_0x26fc8f0;  alias, 1 drivers
v0x25f7b40_0 .net "b", 0 0, L_0x26fca50;  alias, 1 drivers
v0x25f7c00_0 .net "carryin", 0 0, L_0x26fa760;  alias, 1 drivers
v0x25f7d10_0 .net "carryout", 0 0, L_0x26fb150;  alias, 1 drivers
v0x25f7dd0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25f7e70_0 .net "res", 0 0, L_0x26fac70;  alias, 1 drivers
v0x25f7f30_0 .net "xAorB", 0 0, L_0x26fab10;  1 drivers
v0x25f8080_0 .net "xAorBandCin", 0 0, L_0x26fb0e0;  1 drivers
S_0x25f9760 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25f9920 .param/l "i" 0 3 165, +C4<010011>;
S_0x25f99e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25f9760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26fc990/d .functor AND 1, L_0x26ff340, L_0x26ff4a0, C4<1>, C4<1>;
L_0x26fc990 .delay 1 (40,40,40) L_0x26fc990/d;
L_0x26fcfa0/d .functor NAND 1, L_0x26ff340, L_0x26ff4a0, C4<1>, C4<1>;
L_0x26fcfa0 .delay 1 (20,20,20) L_0x26fcfa0/d;
L_0x26fd060/d .functor OR 1, L_0x26ff340, L_0x26ff4a0, C4<0>, C4<0>;
L_0x26fd060 .delay 1 (40,40,40) L_0x26fd060/d;
L_0x26fd250/d .functor NOR 1, L_0x26ff340, L_0x26ff4a0, C4<0>, C4<0>;
L_0x26fd250 .delay 1 (20,20,20) L_0x26fd250/d;
L_0x26fd310/d .functor XOR 1, L_0x26ff340, L_0x26ff4a0, C4<0>, C4<0>;
L_0x26fd310 .delay 1 (40,40,40) L_0x26fd310/d;
L_0x26fdda0/d .functor NOT 1, L_0x26fcca0, C4<0>, C4<0>, C4<0>;
L_0x26fdda0 .delay 1 (10,10,10) L_0x26fdda0/d;
L_0x26fdf00/d .functor NOT 1, L_0x26fcd40, C4<0>, C4<0>, C4<0>;
L_0x26fdf00 .delay 1 (10,10,10) L_0x26fdf00/d;
L_0x26fdfc0/d .functor NOT 1, L_0x26fcde0, C4<0>, C4<0>, C4<0>;
L_0x26fdfc0 .delay 1 (10,10,10) L_0x26fdfc0/d;
L_0x26fe170/d .functor AND 1, L_0x26fd6e0, L_0x26fdda0, L_0x26fdf00, L_0x26fdfc0;
L_0x26fe170 .delay 1 (80,80,80) L_0x26fe170/d;
L_0x26fe320/d .functor AND 1, L_0x26fd6e0, L_0x26fcca0, L_0x26fdf00, L_0x26fdfc0;
L_0x26fe320 .delay 1 (80,80,80) L_0x26fe320/d;
L_0x26fe4d0/d .functor AND 1, L_0x26fd310, L_0x26fdda0, L_0x26fcd40, L_0x26fdfc0;
L_0x26fe4d0 .delay 1 (80,80,80) L_0x26fe4d0/d;
L_0x26fe6c0/d .functor AND 1, L_0x26fd6e0, L_0x26fcca0, L_0x26fcd40, L_0x26fdfc0;
L_0x26fe6c0 .delay 1 (80,80,80) L_0x26fe6c0/d;
L_0x26fe7f0/d .functor AND 1, L_0x26fc990, L_0x26fdda0, L_0x26fdf00, L_0x26fcde0;
L_0x26fe7f0 .delay 1 (80,80,80) L_0x26fe7f0/d;
L_0x26fea50/d .functor AND 1, L_0x26fcfa0, L_0x26fcca0, L_0x26fdf00, L_0x26fcde0;
L_0x26fea50 .delay 1 (80,80,80) L_0x26fea50/d;
L_0x26fe780/d .functor AND 1, L_0x26fd250, L_0x26fdda0, L_0x26fcd40, L_0x26fcde0;
L_0x26fe780 .delay 1 (80,80,80) L_0x26fe780/d;
L_0x26fedb0/d .functor AND 1, L_0x26fd060, L_0x26fcca0, L_0x26fcd40, L_0x26fcde0;
L_0x26fedb0 .delay 1 (80,80,80) L_0x26fedb0/d;
L_0x26fef50/0/0 .functor OR 1, L_0x26fe170, L_0x26fe320, L_0x26fe4d0, L_0x26fe7f0;
L_0x26fef50/0/4 .functor OR 1, L_0x26fea50, L_0x26fe780, L_0x26fedb0, L_0x26fe6c0;
L_0x26fef50/d .functor OR 1, L_0x26fef50/0/0, L_0x26fef50/0/4, C4<0>, C4<0>;
L_0x26fef50 .delay 1 (160,160,160) L_0x26fef50/d;
v0x25fa8e0_0 .net "a", 0 0, L_0x26ff340;  1 drivers
v0x25fa9a0_0 .net "addSub", 0 0, L_0x26fd6e0;  1 drivers
v0x25faa70_0 .net "andRes", 0 0, L_0x26fc990;  1 drivers
v0x25fab40_0 .net "b", 0 0, L_0x26ff4a0;  1 drivers
v0x25fac10_0 .net "carryIn", 0 0, L_0x26fcc00;  1 drivers
v0x25facb0_0 .net "carryOut", 0 0, L_0x26fdba0;  1 drivers
v0x25fad80_0 .net "initialResult", 0 0, L_0x26fef50;  1 drivers
v0x25fae20_0 .net "isAdd", 0 0, L_0x26fe170;  1 drivers
v0x25faec0_0 .net "isAnd", 0 0, L_0x26fe7f0;  1 drivers
v0x25faff0_0 .net "isNand", 0 0, L_0x26fea50;  1 drivers
v0x25fb090_0 .net "isNor", 0 0, L_0x26fe780;  1 drivers
v0x25fb130_0 .net "isOr", 0 0, L_0x26fedb0;  1 drivers
v0x25fb1f0_0 .net "isSLT", 0 0, L_0x26fe6c0;  1 drivers
v0x25fb2b0_0 .net "isSub", 0 0, L_0x26fe320;  1 drivers
v0x25fb370_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25fb410_0 .net "isXor", 0 0, L_0x26fe4d0;  1 drivers
v0x25fb4d0_0 .net "nandRes", 0 0, L_0x26fcfa0;  1 drivers
v0x25fb680_0 .net "norRes", 0 0, L_0x26fd250;  1 drivers
v0x25fb720_0 .net "orRes", 0 0, L_0x26fd060;  1 drivers
v0x25fb7c0_0 .net "s0", 0 0, L_0x26fcca0;  1 drivers
v0x25fb860_0 .net "s0inv", 0 0, L_0x26fdda0;  1 drivers
v0x25fb920_0 .net "s1", 0 0, L_0x26fcd40;  1 drivers
v0x25fb9e0_0 .net "s1inv", 0 0, L_0x26fdf00;  1 drivers
v0x25fbaa0_0 .net "s2", 0 0, L_0x26fcde0;  1 drivers
v0x25fbb60_0 .net "s2inv", 0 0, L_0x26fdfc0;  1 drivers
v0x25fbc20_0 .net "xorRes", 0 0, L_0x26fd310;  1 drivers
S_0x25f9ce0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25f99e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26fd470/d .functor XOR 1, L_0x26ff4a0, L_0x2723090, C4<0>, C4<0>;
L_0x26fd470 .delay 1 (40,40,40) L_0x26fd470/d;
L_0x26fd530/d .functor XOR 1, L_0x26ff340, L_0x26fd470, C4<0>, C4<0>;
L_0x26fd530 .delay 1 (40,40,40) L_0x26fd530/d;
L_0x26fd6e0/d .functor XOR 1, L_0x26fd530, L_0x26fcc00, C4<0>, C4<0>;
L_0x26fd6e0 .delay 1 (40,40,40) L_0x26fd6e0/d;
L_0x26fd8e0/d .functor AND 1, L_0x26ff340, L_0x26fd470, C4<1>, C4<1>;
L_0x26fd8e0 .delay 1 (40,40,40) L_0x26fd8e0/d;
L_0x26fd0d0/d .functor AND 1, L_0x26fd530, L_0x26fcc00, C4<1>, C4<1>;
L_0x26fd0d0 .delay 1 (40,40,40) L_0x26fd0d0/d;
L_0x26fdba0/d .functor OR 1, L_0x26fd8e0, L_0x26fd0d0, C4<0>, C4<0>;
L_0x26fdba0 .delay 1 (40,40,40) L_0x26fdba0/d;
v0x25f9f70_0 .net "AandB", 0 0, L_0x26fd8e0;  1 drivers
v0x25fa050_0 .net "BxorSub", 0 0, L_0x26fd470;  1 drivers
v0x25fa110_0 .net "a", 0 0, L_0x26ff340;  alias, 1 drivers
v0x25fa1e0_0 .net "b", 0 0, L_0x26ff4a0;  alias, 1 drivers
v0x25fa2a0_0 .net "carryin", 0 0, L_0x26fcc00;  alias, 1 drivers
v0x25fa3b0_0 .net "carryout", 0 0, L_0x26fdba0;  alias, 1 drivers
v0x25fa470_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25fa510_0 .net "res", 0 0, L_0x26fd6e0;  alias, 1 drivers
v0x25fa5d0_0 .net "xAorB", 0 0, L_0x26fd530;  1 drivers
v0x25fa720_0 .net "xAorBandCin", 0 0, L_0x26fd0d0;  1 drivers
S_0x25fbe00 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25fbfc0 .param/l "i" 0 3 165, +C4<010100>;
S_0x25fc080 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25fbe00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x26ff3e0/d .functor AND 1, L_0x2701dd0, L_0x2701f30, C4<1>, C4<1>;
L_0x26ff3e0 .delay 1 (40,40,40) L_0x26ff3e0/d;
L_0x26ffa20/d .functor NAND 1, L_0x2701dd0, L_0x2701f30, C4<1>, C4<1>;
L_0x26ffa20 .delay 1 (20,20,20) L_0x26ffa20/d;
L_0x26ffae0/d .functor OR 1, L_0x2701dd0, L_0x2701f30, C4<0>, C4<0>;
L_0x26ffae0 .delay 1 (40,40,40) L_0x26ffae0/d;
L_0x26ffcd0/d .functor NOR 1, L_0x2701dd0, L_0x2701f30, C4<0>, C4<0>;
L_0x26ffcd0 .delay 1 (20,20,20) L_0x26ffcd0/d;
L_0x26ffd90/d .functor XOR 1, L_0x2701dd0, L_0x2701f30, C4<0>, C4<0>;
L_0x26ffd90 .delay 1 (40,40,40) L_0x26ffd90/d;
L_0x27007d0/d .functor NOT 1, L_0x26ff6f0, C4<0>, C4<0>, C4<0>;
L_0x27007d0 .delay 1 (10,10,10) L_0x27007d0/d;
L_0x2700930/d .functor NOT 1, L_0x26ff790, C4<0>, C4<0>, C4<0>;
L_0x2700930 .delay 1 (10,10,10) L_0x2700930/d;
L_0x27009f0/d .functor NOT 1, L_0x26ff830, C4<0>, C4<0>, C4<0>;
L_0x27009f0 .delay 1 (10,10,10) L_0x27009f0/d;
L_0x2700ba0/d .functor AND 1, L_0x2700110, L_0x27007d0, L_0x2700930, L_0x27009f0;
L_0x2700ba0 .delay 1 (80,80,80) L_0x2700ba0/d;
L_0x2700d50/d .functor AND 1, L_0x2700110, L_0x26ff6f0, L_0x2700930, L_0x27009f0;
L_0x2700d50 .delay 1 (80,80,80) L_0x2700d50/d;
L_0x2700f00/d .functor AND 1, L_0x26ffd90, L_0x27007d0, L_0x26ff790, L_0x27009f0;
L_0x2700f00 .delay 1 (80,80,80) L_0x2700f00/d;
L_0x27010f0/d .functor AND 1, L_0x2700110, L_0x26ff6f0, L_0x26ff790, L_0x27009f0;
L_0x27010f0 .delay 1 (80,80,80) L_0x27010f0/d;
L_0x2701220/d .functor AND 1, L_0x26ff3e0, L_0x27007d0, L_0x2700930, L_0x26ff830;
L_0x2701220 .delay 1 (80,80,80) L_0x2701220/d;
L_0x2701480/d .functor AND 1, L_0x26ffa20, L_0x26ff6f0, L_0x2700930, L_0x26ff830;
L_0x2701480 .delay 1 (80,80,80) L_0x2701480/d;
L_0x27011b0/d .functor AND 1, L_0x26ffcd0, L_0x27007d0, L_0x26ff790, L_0x26ff830;
L_0x27011b0 .delay 1 (80,80,80) L_0x27011b0/d;
L_0x2701810/d .functor AND 1, L_0x26ffae0, L_0x26ff6f0, L_0x26ff790, L_0x26ff830;
L_0x2701810 .delay 1 (80,80,80) L_0x2701810/d;
L_0x27019e0/0/0 .functor OR 1, L_0x2700ba0, L_0x2700d50, L_0x2700f00, L_0x2701220;
L_0x27019e0/0/4 .functor OR 1, L_0x2701480, L_0x27011b0, L_0x2701810, L_0x27010f0;
L_0x27019e0/d .functor OR 1, L_0x27019e0/0/0, L_0x27019e0/0/4, C4<0>, C4<0>;
L_0x27019e0 .delay 1 (160,160,160) L_0x27019e0/d;
v0x25fcf80_0 .net "a", 0 0, L_0x2701dd0;  1 drivers
v0x25fd040_0 .net "addSub", 0 0, L_0x2700110;  1 drivers
v0x25fd110_0 .net "andRes", 0 0, L_0x26ff3e0;  1 drivers
v0x25fd1e0_0 .net "b", 0 0, L_0x2701f30;  1 drivers
v0x25fd2b0_0 .net "carryIn", 0 0, L_0x26ff650;  1 drivers
v0x25fd350_0 .net "carryOut", 0 0, L_0x27005d0;  1 drivers
v0x25fd420_0 .net "initialResult", 0 0, L_0x27019e0;  1 drivers
v0x25fd4c0_0 .net "isAdd", 0 0, L_0x2700ba0;  1 drivers
v0x25fd560_0 .net "isAnd", 0 0, L_0x2701220;  1 drivers
v0x25fd690_0 .net "isNand", 0 0, L_0x2701480;  1 drivers
v0x25fd730_0 .net "isNor", 0 0, L_0x27011b0;  1 drivers
v0x25fd7d0_0 .net "isOr", 0 0, L_0x2701810;  1 drivers
v0x25fd890_0 .net "isSLT", 0 0, L_0x27010f0;  1 drivers
v0x25fd950_0 .net "isSub", 0 0, L_0x2700d50;  1 drivers
v0x25fda10_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25fdab0_0 .net "isXor", 0 0, L_0x2700f00;  1 drivers
v0x25fdb70_0 .net "nandRes", 0 0, L_0x26ffa20;  1 drivers
v0x25fdd20_0 .net "norRes", 0 0, L_0x26ffcd0;  1 drivers
v0x25fddc0_0 .net "orRes", 0 0, L_0x26ffae0;  1 drivers
v0x25fde60_0 .net "s0", 0 0, L_0x26ff6f0;  1 drivers
v0x25fdf00_0 .net "s0inv", 0 0, L_0x27007d0;  1 drivers
v0x25fdfc0_0 .net "s1", 0 0, L_0x26ff790;  1 drivers
v0x25fe080_0 .net "s1inv", 0 0, L_0x2700930;  1 drivers
v0x25fe140_0 .net "s2", 0 0, L_0x26ff830;  1 drivers
v0x25fe200_0 .net "s2inv", 0 0, L_0x27009f0;  1 drivers
v0x25fe2c0_0 .net "xorRes", 0 0, L_0x26ffd90;  1 drivers
S_0x25fc380 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25fc080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x26ffef0/d .functor XOR 1, L_0x2701f30, L_0x2723090, C4<0>, C4<0>;
L_0x26ffef0 .delay 1 (40,40,40) L_0x26ffef0/d;
L_0x26fffb0/d .functor XOR 1, L_0x2701dd0, L_0x26ffef0, C4<0>, C4<0>;
L_0x26fffb0 .delay 1 (40,40,40) L_0x26fffb0/d;
L_0x2700110/d .functor XOR 1, L_0x26fffb0, L_0x26ff650, C4<0>, C4<0>;
L_0x2700110 .delay 1 (40,40,40) L_0x2700110/d;
L_0x2700310/d .functor AND 1, L_0x2701dd0, L_0x26ffef0, C4<1>, C4<1>;
L_0x2700310 .delay 1 (40,40,40) L_0x2700310/d;
L_0x26ffb50/d .functor AND 1, L_0x26fffb0, L_0x26ff650, C4<1>, C4<1>;
L_0x26ffb50 .delay 1 (40,40,40) L_0x26ffb50/d;
L_0x27005d0/d .functor OR 1, L_0x2700310, L_0x26ffb50, C4<0>, C4<0>;
L_0x27005d0 .delay 1 (40,40,40) L_0x27005d0/d;
v0x25fc610_0 .net "AandB", 0 0, L_0x2700310;  1 drivers
v0x25fc6f0_0 .net "BxorSub", 0 0, L_0x26ffef0;  1 drivers
v0x25fc7b0_0 .net "a", 0 0, L_0x2701dd0;  alias, 1 drivers
v0x25fc880_0 .net "b", 0 0, L_0x2701f30;  alias, 1 drivers
v0x25fc940_0 .net "carryin", 0 0, L_0x26ff650;  alias, 1 drivers
v0x25fca50_0 .net "carryout", 0 0, L_0x27005d0;  alias, 1 drivers
v0x25fcb10_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25fcbb0_0 .net "res", 0 0, L_0x2700110;  alias, 1 drivers
v0x25fcc70_0 .net "xAorB", 0 0, L_0x26fffb0;  1 drivers
v0x25fcdc0_0 .net "xAorBandCin", 0 0, L_0x26ffb50;  1 drivers
S_0x25fe4a0 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25fe660 .param/l "i" 0 3 165, +C4<010101>;
S_0x25fe720 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25fe4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2701e70/d .functor AND 1, L_0x2704840, L_0x27049a0, C4<1>, C4<1>;
L_0x2701e70 .delay 1 (40,40,40) L_0x2701e70/d;
L_0x27024e0/d .functor NAND 1, L_0x2704840, L_0x27049a0, C4<1>, C4<1>;
L_0x27024e0 .delay 1 (20,20,20) L_0x27024e0/d;
L_0x2702550/d .functor OR 1, L_0x2704840, L_0x27049a0, C4<0>, C4<0>;
L_0x2702550 .delay 1 (40,40,40) L_0x2702550/d;
L_0x2702740/d .functor NOR 1, L_0x2704840, L_0x27049a0, C4<0>, C4<0>;
L_0x2702740 .delay 1 (20,20,20) L_0x2702740/d;
L_0x2702800/d .functor XOR 1, L_0x2704840, L_0x27049a0, C4<0>, C4<0>;
L_0x2702800 .delay 1 (40,40,40) L_0x2702800/d;
L_0x2703240/d .functor NOT 1, L_0x2702180, C4<0>, C4<0>, C4<0>;
L_0x2703240 .delay 1 (10,10,10) L_0x2703240/d;
L_0x27033a0/d .functor NOT 1, L_0x2702220, C4<0>, C4<0>, C4<0>;
L_0x27033a0 .delay 1 (10,10,10) L_0x27033a0/d;
L_0x2703460/d .functor NOT 1, L_0x27022c0, C4<0>, C4<0>, C4<0>;
L_0x2703460 .delay 1 (10,10,10) L_0x2703460/d;
L_0x2703610/d .functor AND 1, L_0x2702b80, L_0x2703240, L_0x27033a0, L_0x2703460;
L_0x2703610 .delay 1 (80,80,80) L_0x2703610/d;
L_0x27037c0/d .functor AND 1, L_0x2702b80, L_0x2702180, L_0x27033a0, L_0x2703460;
L_0x27037c0 .delay 1 (80,80,80) L_0x27037c0/d;
L_0x2703970/d .functor AND 1, L_0x2702800, L_0x2703240, L_0x2702220, L_0x2703460;
L_0x2703970 .delay 1 (80,80,80) L_0x2703970/d;
L_0x2703b60/d .functor AND 1, L_0x2702b80, L_0x2702180, L_0x2702220, L_0x2703460;
L_0x2703b60 .delay 1 (80,80,80) L_0x2703b60/d;
L_0x2703c90/d .functor AND 1, L_0x2701e70, L_0x2703240, L_0x27033a0, L_0x27022c0;
L_0x2703c90 .delay 1 (80,80,80) L_0x2703c90/d;
L_0x2703ef0/d .functor AND 1, L_0x27024e0, L_0x2702180, L_0x27033a0, L_0x27022c0;
L_0x2703ef0 .delay 1 (80,80,80) L_0x2703ef0/d;
L_0x2703c20/d .functor AND 1, L_0x2702740, L_0x2703240, L_0x2702220, L_0x27022c0;
L_0x2703c20 .delay 1 (80,80,80) L_0x2703c20/d;
L_0x2704280/d .functor AND 1, L_0x2702550, L_0x2702180, L_0x2702220, L_0x27022c0;
L_0x2704280 .delay 1 (80,80,80) L_0x2704280/d;
L_0x2704450/0/0 .functor OR 1, L_0x2703610, L_0x27037c0, L_0x2703970, L_0x2703c90;
L_0x2704450/0/4 .functor OR 1, L_0x2703ef0, L_0x2703c20, L_0x2704280, L_0x2703b60;
L_0x2704450/d .functor OR 1, L_0x2704450/0/0, L_0x2704450/0/4, C4<0>, C4<0>;
L_0x2704450 .delay 1 (160,160,160) L_0x2704450/d;
v0x25ff620_0 .net "a", 0 0, L_0x2704840;  1 drivers
v0x25ff6e0_0 .net "addSub", 0 0, L_0x2702b80;  1 drivers
v0x25ff7b0_0 .net "andRes", 0 0, L_0x2701e70;  1 drivers
v0x25ff880_0 .net "b", 0 0, L_0x27049a0;  1 drivers
v0x25ff950_0 .net "carryIn", 0 0, L_0x27020e0;  1 drivers
v0x25ff9f0_0 .net "carryOut", 0 0, L_0x2703040;  1 drivers
v0x25ffac0_0 .net "initialResult", 0 0, L_0x2704450;  1 drivers
v0x25ffb60_0 .net "isAdd", 0 0, L_0x2703610;  1 drivers
v0x25ffc00_0 .net "isAnd", 0 0, L_0x2703c90;  1 drivers
v0x25ffd30_0 .net "isNand", 0 0, L_0x2703ef0;  1 drivers
v0x25ffdd0_0 .net "isNor", 0 0, L_0x2703c20;  1 drivers
v0x25ffe70_0 .net "isOr", 0 0, L_0x2704280;  1 drivers
v0x25fff30_0 .net "isSLT", 0 0, L_0x2703b60;  1 drivers
v0x25ffff0_0 .net "isSub", 0 0, L_0x27037c0;  1 drivers
v0x26000b0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2600150_0 .net "isXor", 0 0, L_0x2703970;  1 drivers
v0x2600210_0 .net "nandRes", 0 0, L_0x27024e0;  1 drivers
v0x26003c0_0 .net "norRes", 0 0, L_0x2702740;  1 drivers
v0x2600460_0 .net "orRes", 0 0, L_0x2702550;  1 drivers
v0x2600500_0 .net "s0", 0 0, L_0x2702180;  1 drivers
v0x26005a0_0 .net "s0inv", 0 0, L_0x2703240;  1 drivers
v0x2600660_0 .net "s1", 0 0, L_0x2702220;  1 drivers
v0x2600720_0 .net "s1inv", 0 0, L_0x27033a0;  1 drivers
v0x26007e0_0 .net "s2", 0 0, L_0x27022c0;  1 drivers
v0x26008a0_0 .net "s2inv", 0 0, L_0x2703460;  1 drivers
v0x2600960_0 .net "xorRes", 0 0, L_0x2702800;  1 drivers
S_0x25fea20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25fe720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2702960/d .functor XOR 1, L_0x27049a0, L_0x2723090, C4<0>, C4<0>;
L_0x2702960 .delay 1 (40,40,40) L_0x2702960/d;
L_0x2702a20/d .functor XOR 1, L_0x2704840, L_0x2702960, C4<0>, C4<0>;
L_0x2702a20 .delay 1 (40,40,40) L_0x2702a20/d;
L_0x2702b80/d .functor XOR 1, L_0x2702a20, L_0x27020e0, C4<0>, C4<0>;
L_0x2702b80 .delay 1 (40,40,40) L_0x2702b80/d;
L_0x2702d80/d .functor AND 1, L_0x2704840, L_0x2702960, C4<1>, C4<1>;
L_0x2702d80 .delay 1 (40,40,40) L_0x2702d80/d;
L_0x27025c0/d .functor AND 1, L_0x2702a20, L_0x27020e0, C4<1>, C4<1>;
L_0x27025c0 .delay 1 (40,40,40) L_0x27025c0/d;
L_0x2703040/d .functor OR 1, L_0x2702d80, L_0x27025c0, C4<0>, C4<0>;
L_0x2703040 .delay 1 (40,40,40) L_0x2703040/d;
v0x25fecb0_0 .net "AandB", 0 0, L_0x2702d80;  1 drivers
v0x25fed90_0 .net "BxorSub", 0 0, L_0x2702960;  1 drivers
v0x25fee50_0 .net "a", 0 0, L_0x2704840;  alias, 1 drivers
v0x25fef20_0 .net "b", 0 0, L_0x27049a0;  alias, 1 drivers
v0x25fefe0_0 .net "carryin", 0 0, L_0x27020e0;  alias, 1 drivers
v0x25ff0f0_0 .net "carryout", 0 0, L_0x2703040;  alias, 1 drivers
v0x25ff1b0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x25ff250_0 .net "res", 0 0, L_0x2702b80;  alias, 1 drivers
v0x25ff310_0 .net "xAorB", 0 0, L_0x2702a20;  1 drivers
v0x25ff460_0 .net "xAorBandCin", 0 0, L_0x27025c0;  1 drivers
S_0x2600b40 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x2600d00 .param/l "i" 0 3 165, +C4<010110>;
S_0x2600dc0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2600b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27048e0/d .functor AND 1, L_0x2707710, L_0x2707870, C4<1>, C4<1>;
L_0x27048e0 .delay 1 (40,40,40) L_0x27048e0/d;
L_0x26f9740/d .functor NAND 1, L_0x2707710, L_0x2707870, C4<1>, C4<1>;
L_0x26f9740 .delay 1 (20,20,20) L_0x26f9740/d;
L_0x2702450/d .functor OR 1, L_0x2707710, L_0x2707870, C4<0>, C4<0>;
L_0x2702450 .delay 1 (40,40,40) L_0x2702450/d;
L_0x2704be0/d .functor NOR 1, L_0x2707710, L_0x2707870, C4<0>, C4<0>;
L_0x2704be0 .delay 1 (20,20,20) L_0x2704be0/d;
L_0x2704ef0/d .functor XOR 1, L_0x2707710, L_0x2707870, C4<0>, C4<0>;
L_0x2704ef0 .delay 1 (40,40,40) L_0x2704ef0/d;
L_0x2706080/d .functor NOT 1, L_0x2705810, C4<0>, C4<0>, C4<0>;
L_0x2706080 .delay 1 (10,10,10) L_0x2706080/d;
L_0x27061e0/d .functor NOT 1, L_0x27058b0, C4<0>, C4<0>, C4<0>;
L_0x27061e0 .delay 1 (10,10,10) L_0x27061e0/d;
L_0x27062a0/d .functor NOT 1, L_0x2705950, C4<0>, C4<0>, C4<0>;
L_0x27062a0 .delay 1 (10,10,10) L_0x27062a0/d;
L_0x2706450/d .functor AND 1, L_0x26e7bc0, L_0x2706080, L_0x27061e0, L_0x27062a0;
L_0x2706450 .delay 1 (80,80,80) L_0x2706450/d;
L_0x2706600/d .functor AND 1, L_0x26e7bc0, L_0x2705810, L_0x27061e0, L_0x27062a0;
L_0x2706600 .delay 1 (80,80,80) L_0x2706600/d;
L_0x2706810/d .functor AND 1, L_0x2704ef0, L_0x2706080, L_0x27058b0, L_0x27062a0;
L_0x2706810 .delay 1 (80,80,80) L_0x2706810/d;
L_0x27069f0/d .functor AND 1, L_0x26e7bc0, L_0x2705810, L_0x27058b0, L_0x27062a0;
L_0x27069f0 .delay 1 (80,80,80) L_0x27069f0/d;
L_0x2706bc0/d .functor AND 1, L_0x27048e0, L_0x2706080, L_0x27061e0, L_0x2705950;
L_0x2706bc0 .delay 1 (80,80,80) L_0x2706bc0/d;
L_0x2706da0/d .functor AND 1, L_0x26f9740, L_0x2705810, L_0x27061e0, L_0x2705950;
L_0x2706da0 .delay 1 (80,80,80) L_0x2706da0/d;
L_0x2706b50/d .functor AND 1, L_0x2704be0, L_0x2706080, L_0x27058b0, L_0x2705950;
L_0x2706b50 .delay 1 (80,80,80) L_0x2706b50/d;
L_0x2707180/d .functor AND 1, L_0x2702450, L_0x2705810, L_0x27058b0, L_0x2705950;
L_0x2707180 .delay 1 (80,80,80) L_0x2707180/d;
L_0x2707320/0/0 .functor OR 1, L_0x2706450, L_0x2706600, L_0x2706810, L_0x2706bc0;
L_0x2707320/0/4 .functor OR 1, L_0x2706da0, L_0x2706b50, L_0x2707180, L_0x27069f0;
L_0x2707320/d .functor OR 1, L_0x2707320/0/0, L_0x2707320/0/4, C4<0>, C4<0>;
L_0x2707320 .delay 1 (160,160,160) L_0x2707320/d;
v0x2601cc0_0 .net "a", 0 0, L_0x2707710;  1 drivers
v0x2601d80_0 .net "addSub", 0 0, L_0x26e7bc0;  1 drivers
v0x2601e50_0 .net "andRes", 0 0, L_0x27048e0;  1 drivers
v0x2601f20_0 .net "b", 0 0, L_0x2707870;  1 drivers
v0x2601ff0_0 .net "carryIn", 0 0, L_0x2705770;  1 drivers
v0x2602090_0 .net "carryOut", 0 0, L_0x2705e80;  1 drivers
v0x2602160_0 .net "initialResult", 0 0, L_0x2707320;  1 drivers
v0x2602200_0 .net "isAdd", 0 0, L_0x2706450;  1 drivers
v0x26022a0_0 .net "isAnd", 0 0, L_0x2706bc0;  1 drivers
v0x26023d0_0 .net "isNand", 0 0, L_0x2706da0;  1 drivers
v0x2602470_0 .net "isNor", 0 0, L_0x2706b50;  1 drivers
v0x2602510_0 .net "isOr", 0 0, L_0x2707180;  1 drivers
v0x26025d0_0 .net "isSLT", 0 0, L_0x27069f0;  1 drivers
v0x2602690_0 .net "isSub", 0 0, L_0x2706600;  1 drivers
v0x2602750_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x26027f0_0 .net "isXor", 0 0, L_0x2706810;  1 drivers
v0x26028b0_0 .net "nandRes", 0 0, L_0x26f9740;  1 drivers
v0x2602a60_0 .net "norRes", 0 0, L_0x2704be0;  1 drivers
v0x2602b00_0 .net "orRes", 0 0, L_0x2702450;  1 drivers
v0x2602ba0_0 .net "s0", 0 0, L_0x2705810;  1 drivers
v0x2602c40_0 .net "s0inv", 0 0, L_0x2706080;  1 drivers
v0x2602d00_0 .net "s1", 0 0, L_0x27058b0;  1 drivers
v0x2602dc0_0 .net "s1inv", 0 0, L_0x27061e0;  1 drivers
v0x2602e80_0 .net "s2", 0 0, L_0x2705950;  1 drivers
v0x2602f40_0 .net "s2inv", 0 0, L_0x27062a0;  1 drivers
v0x2603000_0 .net "xorRes", 0 0, L_0x2704ef0;  1 drivers
S_0x26010c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2600dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2704de0/d .functor XOR 1, L_0x2707870, L_0x2723090, C4<0>, C4<0>;
L_0x2704de0 .delay 1 (40,40,40) L_0x2704de0/d;
L_0x26e78b0/d .functor XOR 1, L_0x2707710, L_0x2704de0, C4<0>, C4<0>;
L_0x26e78b0 .delay 1 (40,40,40) L_0x26e78b0/d;
L_0x26e7bc0/d .functor XOR 1, L_0x26e78b0, L_0x2705770, C4<0>, C4<0>;
L_0x26e7bc0 .delay 1 (40,40,40) L_0x26e7bc0/d;
L_0x2705ba0/d .functor AND 1, L_0x2707710, L_0x2704de0, C4<1>, C4<1>;
L_0x2705ba0 .delay 1 (40,40,40) L_0x2705ba0/d;
L_0x2705e10/d .functor AND 1, L_0x26e78b0, L_0x2705770, C4<1>, C4<1>;
L_0x2705e10 .delay 1 (40,40,40) L_0x2705e10/d;
L_0x2705e80/d .functor OR 1, L_0x2705ba0, L_0x2705e10, C4<0>, C4<0>;
L_0x2705e80 .delay 1 (40,40,40) L_0x2705e80/d;
v0x2601370_0 .net "AandB", 0 0, L_0x2705ba0;  1 drivers
v0x2601430_0 .net "BxorSub", 0 0, L_0x2704de0;  1 drivers
v0x26014f0_0 .net "a", 0 0, L_0x2707710;  alias, 1 drivers
v0x26015c0_0 .net "b", 0 0, L_0x2707870;  alias, 1 drivers
v0x2601680_0 .net "carryin", 0 0, L_0x2705770;  alias, 1 drivers
v0x2601790_0 .net "carryout", 0 0, L_0x2705e80;  alias, 1 drivers
v0x2601850_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x26018f0_0 .net "res", 0 0, L_0x26e7bc0;  alias, 1 drivers
v0x26019b0_0 .net "xAorB", 0 0, L_0x26e78b0;  1 drivers
v0x2601b00_0 .net "xAorBandCin", 0 0, L_0x2705e10;  1 drivers
S_0x26031e0 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x26033a0 .param/l "i" 0 3 165, +C4<010111>;
S_0x2603460 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26031e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27077b0/d .functor AND 1, L_0x270a0e0, L_0x270a240, C4<1>, C4<1>;
L_0x27077b0 .delay 1 (40,40,40) L_0x27077b0/d;
L_0x2705a90/d .functor NAND 1, L_0x270a0e0, L_0x270a240, C4<1>, C4<1>;
L_0x2705a90 .delay 1 (20,20,20) L_0x2705a90/d;
L_0x2706f90/d .functor OR 1, L_0x270a0e0, L_0x270a240, C4<0>, C4<0>;
L_0x2706f90 .delay 1 (40,40,40) L_0x2706f90/d;
L_0x2707fa0/d .functor NOR 1, L_0x270a0e0, L_0x270a240, C4<0>, C4<0>;
L_0x2707fa0 .delay 1 (20,20,20) L_0x2707fa0/d;
L_0x2708060/d .functor XOR 1, L_0x270a0e0, L_0x270a240, C4<0>, C4<0>;
L_0x2708060 .delay 1 (40,40,40) L_0x2708060/d;
L_0x2708b10/d .functor NOT 1, L_0x2707ab0, C4<0>, C4<0>, C4<0>;
L_0x2708b10 .delay 1 (10,10,10) L_0x2708b10/d;
L_0x2604a00/d .functor NOT 1, L_0x2707b50, C4<0>, C4<0>, C4<0>;
L_0x2604a00 .delay 1 (10,10,10) L_0x2604a00/d;
L_0x2708cc0/d .functor NOT 1, L_0x2707bf0, C4<0>, C4<0>, C4<0>;
L_0x2708cc0 .delay 1 (10,10,10) L_0x2708cc0/d;
L_0x2708e70/d .functor AND 1, L_0x2708430, L_0x2708b10, L_0x2604a00, L_0x2708cc0;
L_0x2708e70 .delay 1 (80,80,80) L_0x2708e70/d;
L_0x2709020/d .functor AND 1, L_0x2708430, L_0x2707ab0, L_0x2604a00, L_0x2708cc0;
L_0x2709020 .delay 1 (80,80,80) L_0x2709020/d;
L_0x2709230/d .functor AND 1, L_0x2708060, L_0x2708b10, L_0x2707b50, L_0x2708cc0;
L_0x2709230 .delay 1 (80,80,80) L_0x2709230/d;
L_0x2709410/d .functor AND 1, L_0x2708430, L_0x2707ab0, L_0x2707b50, L_0x2708cc0;
L_0x2709410 .delay 1 (80,80,80) L_0x2709410/d;
L_0x27095e0/d .functor AND 1, L_0x27077b0, L_0x2708b10, L_0x2604a00, L_0x2707bf0;
L_0x27095e0 .delay 1 (80,80,80) L_0x27095e0/d;
L_0x27097c0/d .functor AND 1, L_0x2705a90, L_0x2707ab0, L_0x2604a00, L_0x2707bf0;
L_0x27097c0 .delay 1 (80,80,80) L_0x27097c0/d;
L_0x2709570/d .functor AND 1, L_0x2707fa0, L_0x2708b10, L_0x2707b50, L_0x2707bf0;
L_0x2709570 .delay 1 (80,80,80) L_0x2709570/d;
L_0x2709b50/d .functor AND 1, L_0x2706f90, L_0x2707ab0, L_0x2707b50, L_0x2707bf0;
L_0x2709b50 .delay 1 (80,80,80) L_0x2709b50/d;
L_0x2709cf0/0/0 .functor OR 1, L_0x2708e70, L_0x2709020, L_0x2709230, L_0x27095e0;
L_0x2709cf0/0/4 .functor OR 1, L_0x27097c0, L_0x2709570, L_0x2709b50, L_0x2709410;
L_0x2709cf0/d .functor OR 1, L_0x2709cf0/0/0, L_0x2709cf0/0/4, C4<0>, C4<0>;
L_0x2709cf0 .delay 1 (160,160,160) L_0x2709cf0/d;
v0x2604360_0 .net "a", 0 0, L_0x270a0e0;  1 drivers
v0x2604420_0 .net "addSub", 0 0, L_0x2708430;  1 drivers
v0x26044f0_0 .net "andRes", 0 0, L_0x27077b0;  1 drivers
v0x26045c0_0 .net "b", 0 0, L_0x270a240;  1 drivers
v0x2604690_0 .net "carryIn", 0 0, L_0x2707ed0;  1 drivers
v0x2604730_0 .net "carryOut", 0 0, L_0x2708910;  1 drivers
v0x2604800_0 .net "initialResult", 0 0, L_0x2709cf0;  1 drivers
v0x26048a0_0 .net "isAdd", 0 0, L_0x2708e70;  1 drivers
v0x2604940_0 .net "isAnd", 0 0, L_0x27095e0;  1 drivers
v0x2604a70_0 .net "isNand", 0 0, L_0x27097c0;  1 drivers
v0x2604b10_0 .net "isNor", 0 0, L_0x2709570;  1 drivers
v0x2604bb0_0 .net "isOr", 0 0, L_0x2709b50;  1 drivers
v0x2604c70_0 .net "isSLT", 0 0, L_0x2709410;  1 drivers
v0x2604d30_0 .net "isSub", 0 0, L_0x2709020;  1 drivers
v0x2604df0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2604e90_0 .net "isXor", 0 0, L_0x2709230;  1 drivers
v0x2604f50_0 .net "nandRes", 0 0, L_0x2705a90;  1 drivers
v0x2605100_0 .net "norRes", 0 0, L_0x2707fa0;  1 drivers
v0x26051a0_0 .net "orRes", 0 0, L_0x2706f90;  1 drivers
v0x2605240_0 .net "s0", 0 0, L_0x2707ab0;  1 drivers
v0x26052e0_0 .net "s0inv", 0 0, L_0x2708b10;  1 drivers
v0x26053a0_0 .net "s1", 0 0, L_0x2707b50;  1 drivers
v0x2605460_0 .net "s1inv", 0 0, L_0x2604a00;  1 drivers
v0x2605520_0 .net "s2", 0 0, L_0x2707bf0;  1 drivers
v0x26055e0_0 .net "s2inv", 0 0, L_0x2708cc0;  1 drivers
v0x26056a0_0 .net "xorRes", 0 0, L_0x2708060;  1 drivers
S_0x2603760 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2603460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27081c0/d .functor XOR 1, L_0x270a240, L_0x2723090, C4<0>, C4<0>;
L_0x27081c0 .delay 1 (40,40,40) L_0x27081c0/d;
L_0x2708280/d .functor XOR 1, L_0x270a0e0, L_0x27081c0, C4<0>, C4<0>;
L_0x2708280 .delay 1 (40,40,40) L_0x2708280/d;
L_0x2708430/d .functor XOR 1, L_0x2708280, L_0x2707ed0, C4<0>, C4<0>;
L_0x2708430 .delay 1 (40,40,40) L_0x2708430/d;
L_0x2708630/d .functor AND 1, L_0x270a0e0, L_0x27081c0, C4<1>, C4<1>;
L_0x2708630 .delay 1 (40,40,40) L_0x2708630/d;
L_0x27088a0/d .functor AND 1, L_0x2708280, L_0x2707ed0, C4<1>, C4<1>;
L_0x27088a0 .delay 1 (40,40,40) L_0x27088a0/d;
L_0x2708910/d .functor OR 1, L_0x2708630, L_0x27088a0, C4<0>, C4<0>;
L_0x2708910 .delay 1 (40,40,40) L_0x2708910/d;
v0x26039f0_0 .net "AandB", 0 0, L_0x2708630;  1 drivers
v0x2603ad0_0 .net "BxorSub", 0 0, L_0x27081c0;  1 drivers
v0x2603b90_0 .net "a", 0 0, L_0x270a0e0;  alias, 1 drivers
v0x2603c60_0 .net "b", 0 0, L_0x270a240;  alias, 1 drivers
v0x2603d20_0 .net "carryin", 0 0, L_0x2707ed0;  alias, 1 drivers
v0x2603e30_0 .net "carryout", 0 0, L_0x2708910;  alias, 1 drivers
v0x2603ef0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2603f90_0 .net "res", 0 0, L_0x2708430;  alias, 1 drivers
v0x2604050_0 .net "xAorB", 0 0, L_0x2708280;  1 drivers
v0x26041a0_0 .net "xAorBandCin", 0 0, L_0x27088a0;  1 drivers
S_0x2605880 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x2605a40 .param/l "i" 0 3 165, +C4<011000>;
S_0x2605b00 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2605880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x270a180/d .functor AND 1, L_0x270cb20, L_0x270cc80, C4<1>, C4<1>;
L_0x270a180 .delay 1 (40,40,40) L_0x270a180/d;
L_0x2707d30/d .functor NAND 1, L_0x270cb20, L_0x270cc80, C4<1>, C4<1>;
L_0x2707d30 .delay 1 (20,20,20) L_0x2707d30/d;
L_0x270a880/d .functor OR 1, L_0x270cb20, L_0x270cc80, C4<0>, C4<0>;
L_0x270a880 .delay 1 (40,40,40) L_0x270a880/d;
L_0x270aa10/d .functor NOR 1, L_0x270cb20, L_0x270cc80, C4<0>, C4<0>;
L_0x270aa10 .delay 1 (20,20,20) L_0x270aa10/d;
L_0x270aad0/d .functor XOR 1, L_0x270cb20, L_0x270cc80, C4<0>, C4<0>;
L_0x270aad0 .delay 1 (40,40,40) L_0x270aad0/d;
L_0x270b4e0/d .functor NOT 1, L_0x270a480, C4<0>, C4<0>, C4<0>;
L_0x270b4e0 .delay 1 (10,10,10) L_0x270b4e0/d;
L_0x270b640/d .functor NOT 1, L_0x270a520, C4<0>, C4<0>, C4<0>;
L_0x270b640 .delay 1 (10,10,10) L_0x270b640/d;
L_0x270b700/d .functor NOT 1, L_0x270a5c0, C4<0>, C4<0>, C4<0>;
L_0x270b700 .delay 1 (10,10,10) L_0x270b700/d;
L_0x270b8b0/d .functor AND 1, L_0x270ae00, L_0x270b4e0, L_0x270b640, L_0x270b700;
L_0x270b8b0 .delay 1 (80,80,80) L_0x270b8b0/d;
L_0x270ba60/d .functor AND 1, L_0x270ae00, L_0x270a480, L_0x270b640, L_0x270b700;
L_0x270ba60 .delay 1 (80,80,80) L_0x270ba60/d;
L_0x270bc70/d .functor AND 1, L_0x270aad0, L_0x270b4e0, L_0x270a520, L_0x270b700;
L_0x270bc70 .delay 1 (80,80,80) L_0x270bc70/d;
L_0x270be50/d .functor AND 1, L_0x270ae00, L_0x270a480, L_0x270a520, L_0x270b700;
L_0x270be50 .delay 1 (80,80,80) L_0x270be50/d;
L_0x270c020/d .functor AND 1, L_0x270a180, L_0x270b4e0, L_0x270b640, L_0x270a5c0;
L_0x270c020 .delay 1 (80,80,80) L_0x270c020/d;
L_0x270c200/d .functor AND 1, L_0x2707d30, L_0x270a480, L_0x270b640, L_0x270a5c0;
L_0x270c200 .delay 1 (80,80,80) L_0x270c200/d;
L_0x270bfb0/d .functor AND 1, L_0x270aa10, L_0x270b4e0, L_0x270a520, L_0x270a5c0;
L_0x270bfb0 .delay 1 (80,80,80) L_0x270bfb0/d;
L_0x270c590/d .functor AND 1, L_0x270a880, L_0x270a480, L_0x270a520, L_0x270a5c0;
L_0x270c590 .delay 1 (80,80,80) L_0x270c590/d;
L_0x270c730/0/0 .functor OR 1, L_0x270b8b0, L_0x270ba60, L_0x270bc70, L_0x270c020;
L_0x270c730/0/4 .functor OR 1, L_0x270c200, L_0x270bfb0, L_0x270c590, L_0x270be50;
L_0x270c730/d .functor OR 1, L_0x270c730/0/0, L_0x270c730/0/4, C4<0>, C4<0>;
L_0x270c730 .delay 1 (160,160,160) L_0x270c730/d;
v0x2606a00_0 .net "a", 0 0, L_0x270cb20;  1 drivers
v0x2606ac0_0 .net "addSub", 0 0, L_0x270ae00;  1 drivers
v0x2606b90_0 .net "andRes", 0 0, L_0x270a180;  1 drivers
v0x2606c60_0 .net "b", 0 0, L_0x270cc80;  1 drivers
v0x2606d30_0 .net "carryIn", 0 0, L_0x270a940;  1 drivers
v0x2606dd0_0 .net "carryOut", 0 0, L_0x270b2e0;  1 drivers
v0x2606ea0_0 .net "initialResult", 0 0, L_0x270c730;  1 drivers
v0x2606f40_0 .net "isAdd", 0 0, L_0x270b8b0;  1 drivers
v0x2606fe0_0 .net "isAnd", 0 0, L_0x270c020;  1 drivers
v0x2607110_0 .net "isNand", 0 0, L_0x270c200;  1 drivers
v0x26071b0_0 .net "isNor", 0 0, L_0x270bfb0;  1 drivers
v0x2607250_0 .net "isOr", 0 0, L_0x270c590;  1 drivers
v0x2607310_0 .net "isSLT", 0 0, L_0x270be50;  1 drivers
v0x26073d0_0 .net "isSub", 0 0, L_0x270ba60;  1 drivers
v0x2607490_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2607530_0 .net "isXor", 0 0, L_0x270bc70;  1 drivers
v0x26075f0_0 .net "nandRes", 0 0, L_0x2707d30;  1 drivers
v0x26077a0_0 .net "norRes", 0 0, L_0x270aa10;  1 drivers
v0x2607840_0 .net "orRes", 0 0, L_0x270a880;  1 drivers
v0x26078e0_0 .net "s0", 0 0, L_0x270a480;  1 drivers
v0x2607980_0 .net "s0inv", 0 0, L_0x270b4e0;  1 drivers
v0x2607a40_0 .net "s1", 0 0, L_0x270a520;  1 drivers
v0x2607b00_0 .net "s1inv", 0 0, L_0x270b640;  1 drivers
v0x2607bc0_0 .net "s2", 0 0, L_0x270a5c0;  1 drivers
v0x2607c80_0 .net "s2inv", 0 0, L_0x270b700;  1 drivers
v0x2607d40_0 .net "xorRes", 0 0, L_0x270aad0;  1 drivers
S_0x2605e00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2605b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x270ac30/d .functor XOR 1, L_0x270cc80, L_0x2723090, C4<0>, C4<0>;
L_0x270ac30 .delay 1 (40,40,40) L_0x270ac30/d;
L_0x270aca0/d .functor XOR 1, L_0x270cb20, L_0x270ac30, C4<0>, C4<0>;
L_0x270aca0 .delay 1 (40,40,40) L_0x270aca0/d;
L_0x270ae00/d .functor XOR 1, L_0x270aca0, L_0x270a940, C4<0>, C4<0>;
L_0x270ae00 .delay 1 (40,40,40) L_0x270ae00/d;
L_0x270b000/d .functor AND 1, L_0x270cb20, L_0x270ac30, C4<1>, C4<1>;
L_0x270b000 .delay 1 (40,40,40) L_0x270b000/d;
L_0x270b270/d .functor AND 1, L_0x270aca0, L_0x270a940, C4<1>, C4<1>;
L_0x270b270 .delay 1 (40,40,40) L_0x270b270/d;
L_0x270b2e0/d .functor OR 1, L_0x270b000, L_0x270b270, C4<0>, C4<0>;
L_0x270b2e0 .delay 1 (40,40,40) L_0x270b2e0/d;
v0x2606090_0 .net "AandB", 0 0, L_0x270b000;  1 drivers
v0x2606170_0 .net "BxorSub", 0 0, L_0x270ac30;  1 drivers
v0x2606230_0 .net "a", 0 0, L_0x270cb20;  alias, 1 drivers
v0x2606300_0 .net "b", 0 0, L_0x270cc80;  alias, 1 drivers
v0x26063c0_0 .net "carryin", 0 0, L_0x270a940;  alias, 1 drivers
v0x26064d0_0 .net "carryout", 0 0, L_0x270b2e0;  alias, 1 drivers
v0x2606590_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2606630_0 .net "res", 0 0, L_0x270ae00;  alias, 1 drivers
v0x26066f0_0 .net "xAorB", 0 0, L_0x270aca0;  1 drivers
v0x2606840_0 .net "xAorBandCin", 0 0, L_0x270b270;  1 drivers
S_0x2607f20 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x26080e0 .param/l "i" 0 3 165, +C4<011001>;
S_0x26081a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2607f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x270cbc0/d .functor AND 1, L_0x270f570, L_0x270f6d0, C4<1>, C4<1>;
L_0x270cbc0 .delay 1 (40,40,40) L_0x270cbc0/d;
L_0x270c3f0/d .functor NAND 1, L_0x270f570, L_0x270f6d0, C4<1>, C4<1>;
L_0x270c3f0 .delay 1 (20,20,20) L_0x270c3f0/d;
L_0x270a7a0/d .functor OR 1, L_0x270f570, L_0x270f6d0, C4<0>, C4<0>;
L_0x270a7a0 .delay 1 (40,40,40) L_0x270a7a0/d;
L_0x270d410/d .functor NOR 1, L_0x270f570, L_0x270f6d0, C4<0>, C4<0>;
L_0x270d410 .delay 1 (20,20,20) L_0x270d410/d;
L_0x270d4d0/d .functor XOR 1, L_0x270f570, L_0x270f6d0, C4<0>, C4<0>;
L_0x270d4d0 .delay 1 (40,40,40) L_0x270d4d0/d;
L_0x270df30/d .functor NOT 1, L_0x270cec0, C4<0>, C4<0>, C4<0>;
L_0x270df30 .delay 1 (10,10,10) L_0x270df30/d;
L_0x270e090/d .functor NOT 1, L_0x270cf60, C4<0>, C4<0>, C4<0>;
L_0x270e090 .delay 1 (10,10,10) L_0x270e090/d;
L_0x270e150/d .functor NOT 1, L_0x270d000, C4<0>, C4<0>, C4<0>;
L_0x270e150 .delay 1 (10,10,10) L_0x270e150/d;
L_0x270e300/d .functor AND 1, L_0x270d850, L_0x270df30, L_0x270e090, L_0x270e150;
L_0x270e300 .delay 1 (80,80,80) L_0x270e300/d;
L_0x270e4b0/d .functor AND 1, L_0x270d850, L_0x270cec0, L_0x270e090, L_0x270e150;
L_0x270e4b0 .delay 1 (80,80,80) L_0x270e4b0/d;
L_0x270e6c0/d .functor AND 1, L_0x270d4d0, L_0x270df30, L_0x270cf60, L_0x270e150;
L_0x270e6c0 .delay 1 (80,80,80) L_0x270e6c0/d;
L_0x270e8a0/d .functor AND 1, L_0x270d850, L_0x270cec0, L_0x270cf60, L_0x270e150;
L_0x270e8a0 .delay 1 (80,80,80) L_0x270e8a0/d;
L_0x270ea70/d .functor AND 1, L_0x270cbc0, L_0x270df30, L_0x270e090, L_0x270d000;
L_0x270ea70 .delay 1 (80,80,80) L_0x270ea70/d;
L_0x270ec50/d .functor AND 1, L_0x270c3f0, L_0x270cec0, L_0x270e090, L_0x270d000;
L_0x270ec50 .delay 1 (80,80,80) L_0x270ec50/d;
L_0x270ea00/d .functor AND 1, L_0x270d410, L_0x270df30, L_0x270cf60, L_0x270d000;
L_0x270ea00 .delay 1 (80,80,80) L_0x270ea00/d;
L_0x270efe0/d .functor AND 1, L_0x270a7a0, L_0x270cec0, L_0x270cf60, L_0x270d000;
L_0x270efe0 .delay 1 (80,80,80) L_0x270efe0/d;
L_0x270f180/0/0 .functor OR 1, L_0x270e300, L_0x270e4b0, L_0x270e6c0, L_0x270ea70;
L_0x270f180/0/4 .functor OR 1, L_0x270ec50, L_0x270ea00, L_0x270efe0, L_0x270e8a0;
L_0x270f180/d .functor OR 1, L_0x270f180/0/0, L_0x270f180/0/4, C4<0>, C4<0>;
L_0x270f180 .delay 1 (160,160,160) L_0x270f180/d;
v0x26090a0_0 .net "a", 0 0, L_0x270f570;  1 drivers
v0x2609160_0 .net "addSub", 0 0, L_0x270d850;  1 drivers
v0x2609230_0 .net "andRes", 0 0, L_0x270cbc0;  1 drivers
v0x2609300_0 .net "b", 0 0, L_0x270f6d0;  1 drivers
v0x26093d0_0 .net "carryIn", 0 0, L_0x270d340;  1 drivers
v0x2609470_0 .net "carryOut", 0 0, L_0x270dd30;  1 drivers
v0x2609540_0 .net "initialResult", 0 0, L_0x270f180;  1 drivers
v0x26095e0_0 .net "isAdd", 0 0, L_0x270e300;  1 drivers
v0x2609680_0 .net "isAnd", 0 0, L_0x270ea70;  1 drivers
v0x26097b0_0 .net "isNand", 0 0, L_0x270ec50;  1 drivers
v0x2609850_0 .net "isNor", 0 0, L_0x270ea00;  1 drivers
v0x26098f0_0 .net "isOr", 0 0, L_0x270efe0;  1 drivers
v0x26099b0_0 .net "isSLT", 0 0, L_0x270e8a0;  1 drivers
v0x2609a70_0 .net "isSub", 0 0, L_0x270e4b0;  1 drivers
v0x2609b30_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2609bd0_0 .net "isXor", 0 0, L_0x270e6c0;  1 drivers
v0x2609c90_0 .net "nandRes", 0 0, L_0x270c3f0;  1 drivers
v0x2609e40_0 .net "norRes", 0 0, L_0x270d410;  1 drivers
v0x2609ee0_0 .net "orRes", 0 0, L_0x270a7a0;  1 drivers
v0x2609f80_0 .net "s0", 0 0, L_0x270cec0;  1 drivers
v0x260a020_0 .net "s0inv", 0 0, L_0x270df30;  1 drivers
v0x260a0e0_0 .net "s1", 0 0, L_0x270cf60;  1 drivers
v0x260a1a0_0 .net "s1inv", 0 0, L_0x270e090;  1 drivers
v0x260a260_0 .net "s2", 0 0, L_0x270d000;  1 drivers
v0x260a320_0 .net "s2inv", 0 0, L_0x270e150;  1 drivers
v0x260a3e0_0 .net "xorRes", 0 0, L_0x270d4d0;  1 drivers
S_0x26084a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26081a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x270d630/d .functor XOR 1, L_0x270f6d0, L_0x2723090, C4<0>, C4<0>;
L_0x270d630 .delay 1 (40,40,40) L_0x270d630/d;
L_0x270d6a0/d .functor XOR 1, L_0x270f570, L_0x270d630, C4<0>, C4<0>;
L_0x270d6a0 .delay 1 (40,40,40) L_0x270d6a0/d;
L_0x270d850/d .functor XOR 1, L_0x270d6a0, L_0x270d340, C4<0>, C4<0>;
L_0x270d850 .delay 1 (40,40,40) L_0x270d850/d;
L_0x270da50/d .functor AND 1, L_0x270f570, L_0x270d630, C4<1>, C4<1>;
L_0x270da50 .delay 1 (40,40,40) L_0x270da50/d;
L_0x270dcc0/d .functor AND 1, L_0x270d6a0, L_0x270d340, C4<1>, C4<1>;
L_0x270dcc0 .delay 1 (40,40,40) L_0x270dcc0/d;
L_0x270dd30/d .functor OR 1, L_0x270da50, L_0x270dcc0, C4<0>, C4<0>;
L_0x270dd30 .delay 1 (40,40,40) L_0x270dd30/d;
v0x2608730_0 .net "AandB", 0 0, L_0x270da50;  1 drivers
v0x2608810_0 .net "BxorSub", 0 0, L_0x270d630;  1 drivers
v0x26088d0_0 .net "a", 0 0, L_0x270f570;  alias, 1 drivers
v0x26089a0_0 .net "b", 0 0, L_0x270f6d0;  alias, 1 drivers
v0x2608a60_0 .net "carryin", 0 0, L_0x270d340;  alias, 1 drivers
v0x2608b70_0 .net "carryout", 0 0, L_0x270dd30;  alias, 1 drivers
v0x2608c30_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2608cd0_0 .net "res", 0 0, L_0x270d850;  alias, 1 drivers
v0x2608d90_0 .net "xAorB", 0 0, L_0x270d6a0;  1 drivers
v0x2608ee0_0 .net "xAorBandCin", 0 0, L_0x270dcc0;  1 drivers
S_0x260a5c0 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x260a780 .param/l "i" 0 3 165, +C4<011010>;
S_0x260a840 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x260a5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x270f610/d .functor AND 1, L_0x2711f70, L_0x26e7380, C4<1>, C4<1>;
L_0x270f610 .delay 1 (40,40,40) L_0x270f610/d;
L_0x270ee40/d .functor NAND 1, L_0x2711f70, L_0x26e7380, C4<1>, C4<1>;
L_0x270ee40 .delay 1 (20,20,20) L_0x270ee40/d;
L_0x270d140/d .functor OR 1, L_0x2711f70, L_0x26e7380, C4<0>, C4<0>;
L_0x270d140 .delay 1 (40,40,40) L_0x270d140/d;
L_0x270fe50/d .functor NOR 1, L_0x2711f70, L_0x26e7380, C4<0>, C4<0>;
L_0x270fe50 .delay 1 (20,20,20) L_0x270fe50/d;
L_0x270ff10/d .functor XOR 1, L_0x2711f70, L_0x26e7380, C4<0>, C4<0>;
L_0x270ff10 .delay 1 (40,40,40) L_0x270ff10/d;
L_0x27109a0/d .functor NOT 1, L_0x270f920, C4<0>, C4<0>, C4<0>;
L_0x27109a0 .delay 1 (10,10,10) L_0x27109a0/d;
L_0x260bde0/d .functor NOT 1, L_0x270f9c0, C4<0>, C4<0>, C4<0>;
L_0x260bde0 .delay 1 (10,10,10) L_0x260bde0/d;
L_0x2710b50/d .functor NOT 1, L_0x270fa60, C4<0>, C4<0>, C4<0>;
L_0x2710b50 .delay 1 (10,10,10) L_0x2710b50/d;
L_0x2710d00/d .functor AND 1, L_0x27102e0, L_0x27109a0, L_0x260bde0, L_0x2710b50;
L_0x2710d00 .delay 1 (80,80,80) L_0x2710d00/d;
L_0x2710eb0/d .functor AND 1, L_0x27102e0, L_0x270f920, L_0x260bde0, L_0x2710b50;
L_0x2710eb0 .delay 1 (80,80,80) L_0x2710eb0/d;
L_0x27110c0/d .functor AND 1, L_0x270ff10, L_0x27109a0, L_0x270f9c0, L_0x2710b50;
L_0x27110c0 .delay 1 (80,80,80) L_0x27110c0/d;
L_0x27112a0/d .functor AND 1, L_0x27102e0, L_0x270f920, L_0x270f9c0, L_0x2710b50;
L_0x27112a0 .delay 1 (80,80,80) L_0x27112a0/d;
L_0x2711470/d .functor AND 1, L_0x270f610, L_0x27109a0, L_0x260bde0, L_0x270fa60;
L_0x2711470 .delay 1 (80,80,80) L_0x2711470/d;
L_0x2711650/d .functor AND 1, L_0x270ee40, L_0x270f920, L_0x260bde0, L_0x270fa60;
L_0x2711650 .delay 1 (80,80,80) L_0x2711650/d;
L_0x2711400/d .functor AND 1, L_0x270fe50, L_0x27109a0, L_0x270f9c0, L_0x270fa60;
L_0x2711400 .delay 1 (80,80,80) L_0x2711400/d;
L_0x27119e0/d .functor AND 1, L_0x270d140, L_0x270f920, L_0x270f9c0, L_0x270fa60;
L_0x27119e0 .delay 1 (80,80,80) L_0x27119e0/d;
L_0x2711b80/0/0 .functor OR 1, L_0x2710d00, L_0x2710eb0, L_0x27110c0, L_0x2711470;
L_0x2711b80/0/4 .functor OR 1, L_0x2711650, L_0x2711400, L_0x27119e0, L_0x27112a0;
L_0x2711b80/d .functor OR 1, L_0x2711b80/0/0, L_0x2711b80/0/4, C4<0>, C4<0>;
L_0x2711b80 .delay 1 (160,160,160) L_0x2711b80/d;
v0x260b740_0 .net "a", 0 0, L_0x2711f70;  1 drivers
v0x260b800_0 .net "addSub", 0 0, L_0x27102e0;  1 drivers
v0x260b8d0_0 .net "andRes", 0 0, L_0x270f610;  1 drivers
v0x260b9a0_0 .net "b", 0 0, L_0x26e7380;  1 drivers
v0x260ba70_0 .net "carryIn", 0 0, L_0x270f880;  1 drivers
v0x260bb10_0 .net "carryOut", 0 0, L_0x27107a0;  1 drivers
v0x260bbe0_0 .net "initialResult", 0 0, L_0x2711b80;  1 drivers
v0x260bc80_0 .net "isAdd", 0 0, L_0x2710d00;  1 drivers
v0x260bd20_0 .net "isAnd", 0 0, L_0x2711470;  1 drivers
v0x260be50_0 .net "isNand", 0 0, L_0x2711650;  1 drivers
v0x260bef0_0 .net "isNor", 0 0, L_0x2711400;  1 drivers
v0x260bf90_0 .net "isOr", 0 0, L_0x27119e0;  1 drivers
v0x260c050_0 .net "isSLT", 0 0, L_0x27112a0;  1 drivers
v0x260c110_0 .net "isSub", 0 0, L_0x2710eb0;  1 drivers
v0x260c1d0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x260c270_0 .net "isXor", 0 0, L_0x27110c0;  1 drivers
v0x260c330_0 .net "nandRes", 0 0, L_0x270ee40;  1 drivers
v0x260c4e0_0 .net "norRes", 0 0, L_0x270fe50;  1 drivers
v0x260c580_0 .net "orRes", 0 0, L_0x270d140;  1 drivers
v0x260c620_0 .net "s0", 0 0, L_0x270f920;  1 drivers
v0x260c6c0_0 .net "s0inv", 0 0, L_0x27109a0;  1 drivers
v0x260c780_0 .net "s1", 0 0, L_0x270f9c0;  1 drivers
v0x260c840_0 .net "s1inv", 0 0, L_0x260bde0;  1 drivers
v0x260c900_0 .net "s2", 0 0, L_0x270fa60;  1 drivers
v0x260c9c0_0 .net "s2inv", 0 0, L_0x2710b50;  1 drivers
v0x260ca80_0 .net "xorRes", 0 0, L_0x270ff10;  1 drivers
S_0x260ab40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x260a840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2710070/d .functor XOR 1, L_0x26e7380, L_0x2723090, C4<0>, C4<0>;
L_0x2710070 .delay 1 (40,40,40) L_0x2710070/d;
L_0x2710130/d .functor XOR 1, L_0x2711f70, L_0x2710070, C4<0>, C4<0>;
L_0x2710130 .delay 1 (40,40,40) L_0x2710130/d;
L_0x27102e0/d .functor XOR 1, L_0x2710130, L_0x270f880, C4<0>, C4<0>;
L_0x27102e0 .delay 1 (40,40,40) L_0x27102e0/d;
L_0x27104e0/d .functor AND 1, L_0x2711f70, L_0x2710070, C4<1>, C4<1>;
L_0x27104e0 .delay 1 (40,40,40) L_0x27104e0/d;
L_0x270d1b0/d .functor AND 1, L_0x2710130, L_0x270f880, C4<1>, C4<1>;
L_0x270d1b0 .delay 1 (40,40,40) L_0x270d1b0/d;
L_0x27107a0/d .functor OR 1, L_0x27104e0, L_0x270d1b0, C4<0>, C4<0>;
L_0x27107a0 .delay 1 (40,40,40) L_0x27107a0/d;
v0x260add0_0 .net "AandB", 0 0, L_0x27104e0;  1 drivers
v0x260aeb0_0 .net "BxorSub", 0 0, L_0x2710070;  1 drivers
v0x260af70_0 .net "a", 0 0, L_0x2711f70;  alias, 1 drivers
v0x260b040_0 .net "b", 0 0, L_0x26e7380;  alias, 1 drivers
v0x260b100_0 .net "carryin", 0 0, L_0x270f880;  alias, 1 drivers
v0x260b210_0 .net "carryout", 0 0, L_0x27107a0;  alias, 1 drivers
v0x260b2d0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x260b370_0 .net "res", 0 0, L_0x27102e0;  alias, 1 drivers
v0x260b430_0 .net "xAorB", 0 0, L_0x2710130;  1 drivers
v0x260b580_0 .net "xAorBandCin", 0 0, L_0x270d1b0;  1 drivers
S_0x260cc60 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x260ce20 .param/l "i" 0 3 165, +C4<011011>;
S_0x260cee0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x260cc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2712010/d .functor AND 1, L_0x2714bb0, L_0x2714d10, C4<1>, C4<1>;
L_0x2712010 .delay 1 (40,40,40) L_0x2712010/d;
L_0x270fd00/d .functor NAND 1, L_0x2714bb0, L_0x2714d10, C4<1>, C4<1>;
L_0x270fd00 .delay 1 (20,20,20) L_0x270fd00/d;
L_0x270fba0/d .functor OR 1, L_0x2714bb0, L_0x2714d10, C4<0>, C4<0>;
L_0x270fba0 .delay 1 (40,40,40) L_0x270fba0/d;
L_0x2712a90/d .functor NOR 1, L_0x2714bb0, L_0x2714d10, C4<0>, C4<0>;
L_0x2712a90 .delay 1 (20,20,20) L_0x2712a90/d;
L_0x2712b50/d .functor XOR 1, L_0x2714bb0, L_0x2714d10, C4<0>, C4<0>;
L_0x2712b50 .delay 1 (40,40,40) L_0x2712b50/d;
L_0x27135e0/d .functor NOT 1, L_0x2714ff0, C4<0>, C4<0>, C4<0>;
L_0x27135e0 .delay 1 (10,10,10) L_0x27135e0/d;
L_0x260e480/d .functor NOT 1, L_0x27124e0, C4<0>, C4<0>, C4<0>;
L_0x260e480 .delay 1 (10,10,10) L_0x260e480/d;
L_0x2713790/d .functor NOT 1, L_0x2712580, C4<0>, C4<0>, C4<0>;
L_0x2713790 .delay 1 (10,10,10) L_0x2713790/d;
L_0x2713940/d .functor AND 1, L_0x2712f20, L_0x27135e0, L_0x260e480, L_0x2713790;
L_0x2713940 .delay 1 (80,80,80) L_0x2713940/d;
L_0x2713af0/d .functor AND 1, L_0x2712f20, L_0x2714ff0, L_0x260e480, L_0x2713790;
L_0x2713af0 .delay 1 (80,80,80) L_0x2713af0/d;
L_0x2713d00/d .functor AND 1, L_0x2712b50, L_0x27135e0, L_0x27124e0, L_0x2713790;
L_0x2713d00 .delay 1 (80,80,80) L_0x2713d00/d;
L_0x2713ee0/d .functor AND 1, L_0x2712f20, L_0x2714ff0, L_0x27124e0, L_0x2713790;
L_0x2713ee0 .delay 1 (80,80,80) L_0x2713ee0/d;
L_0x27140b0/d .functor AND 1, L_0x2712010, L_0x27135e0, L_0x260e480, L_0x2712580;
L_0x27140b0 .delay 1 (80,80,80) L_0x27140b0/d;
L_0x2714290/d .functor AND 1, L_0x270fd00, L_0x2714ff0, L_0x260e480, L_0x2712580;
L_0x2714290 .delay 1 (80,80,80) L_0x2714290/d;
L_0x2714040/d .functor AND 1, L_0x2712a90, L_0x27135e0, L_0x27124e0, L_0x2712580;
L_0x2714040 .delay 1 (80,80,80) L_0x2714040/d;
L_0x2714620/d .functor AND 1, L_0x270fba0, L_0x2714ff0, L_0x27124e0, L_0x2712580;
L_0x2714620 .delay 1 (80,80,80) L_0x2714620/d;
L_0x27147c0/0/0 .functor OR 1, L_0x2713940, L_0x2713af0, L_0x2713d00, L_0x27140b0;
L_0x27147c0/0/4 .functor OR 1, L_0x2714290, L_0x2714040, L_0x2714620, L_0x2713ee0;
L_0x27147c0/d .functor OR 1, L_0x27147c0/0/0, L_0x27147c0/0/4, C4<0>, C4<0>;
L_0x27147c0 .delay 1 (160,160,160) L_0x27147c0/d;
v0x260dde0_0 .net "a", 0 0, L_0x2714bb0;  1 drivers
v0x260dea0_0 .net "addSub", 0 0, L_0x2712f20;  1 drivers
v0x260df70_0 .net "andRes", 0 0, L_0x2712010;  1 drivers
v0x260e040_0 .net "b", 0 0, L_0x2714d10;  1 drivers
v0x260e110_0 .net "carryIn", 0 0, L_0x2714ec0;  1 drivers
v0x260e1b0_0 .net "carryOut", 0 0, L_0x27133e0;  1 drivers
v0x260e280_0 .net "initialResult", 0 0, L_0x27147c0;  1 drivers
v0x260e320_0 .net "isAdd", 0 0, L_0x2713940;  1 drivers
v0x260e3c0_0 .net "isAnd", 0 0, L_0x27140b0;  1 drivers
v0x260e4f0_0 .net "isNand", 0 0, L_0x2714290;  1 drivers
v0x260e590_0 .net "isNor", 0 0, L_0x2714040;  1 drivers
v0x260e630_0 .net "isOr", 0 0, L_0x2714620;  1 drivers
v0x260e6f0_0 .net "isSLT", 0 0, L_0x2713ee0;  1 drivers
v0x260e7b0_0 .net "isSub", 0 0, L_0x2713af0;  1 drivers
v0x260e870_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x260e910_0 .net "isXor", 0 0, L_0x2713d00;  1 drivers
v0x260e9d0_0 .net "nandRes", 0 0, L_0x270fd00;  1 drivers
v0x260eb80_0 .net "norRes", 0 0, L_0x2712a90;  1 drivers
v0x260ec20_0 .net "orRes", 0 0, L_0x270fba0;  1 drivers
v0x260ecc0_0 .net "s0", 0 0, L_0x2714ff0;  1 drivers
v0x260ed60_0 .net "s0inv", 0 0, L_0x27135e0;  1 drivers
v0x260ee20_0 .net "s1", 0 0, L_0x27124e0;  1 drivers
v0x260eee0_0 .net "s1inv", 0 0, L_0x260e480;  1 drivers
v0x260efa0_0 .net "s2", 0 0, L_0x2712580;  1 drivers
v0x260f060_0 .net "s2inv", 0 0, L_0x2713790;  1 drivers
v0x260f120_0 .net "xorRes", 0 0, L_0x2712b50;  1 drivers
S_0x260d1e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x260cee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2712cb0/d .functor XOR 1, L_0x2714d10, L_0x2723090, C4<0>, C4<0>;
L_0x2712cb0 .delay 1 (40,40,40) L_0x2712cb0/d;
L_0x2712d70/d .functor XOR 1, L_0x2714bb0, L_0x2712cb0, C4<0>, C4<0>;
L_0x2712d70 .delay 1 (40,40,40) L_0x2712d70/d;
L_0x2712f20/d .functor XOR 1, L_0x2712d70, L_0x2714ec0, C4<0>, C4<0>;
L_0x2712f20 .delay 1 (40,40,40) L_0x2712f20/d;
L_0x2713120/d .functor AND 1, L_0x2714bb0, L_0x2712cb0, C4<1>, C4<1>;
L_0x2713120 .delay 1 (40,40,40) L_0x2713120/d;
L_0x270fc10/d .functor AND 1, L_0x2712d70, L_0x2714ec0, C4<1>, C4<1>;
L_0x270fc10 .delay 1 (40,40,40) L_0x270fc10/d;
L_0x27133e0/d .functor OR 1, L_0x2713120, L_0x270fc10, C4<0>, C4<0>;
L_0x27133e0 .delay 1 (40,40,40) L_0x27133e0/d;
v0x260d470_0 .net "AandB", 0 0, L_0x2713120;  1 drivers
v0x260d550_0 .net "BxorSub", 0 0, L_0x2712cb0;  1 drivers
v0x260d610_0 .net "a", 0 0, L_0x2714bb0;  alias, 1 drivers
v0x260d6e0_0 .net "b", 0 0, L_0x2714d10;  alias, 1 drivers
v0x260d7a0_0 .net "carryin", 0 0, L_0x2714ec0;  alias, 1 drivers
v0x260d8b0_0 .net "carryout", 0 0, L_0x27133e0;  alias, 1 drivers
v0x260d970_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x260da10_0 .net "res", 0 0, L_0x2712f20;  alias, 1 drivers
v0x260dad0_0 .net "xAorB", 0 0, L_0x2712d70;  1 drivers
v0x260dc20_0 .net "xAorBandCin", 0 0, L_0x270fc10;  1 drivers
S_0x260f300 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x260f4c0 .param/l "i" 0 3 165, +C4<011100>;
S_0x260f580 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x260f300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2714c50/d .functor AND 1, L_0x2717610, L_0x2717770, C4<1>, C4<1>;
L_0x2714c50 .delay 1 (40,40,40) L_0x2714c50/d;
L_0x2714480/d .functor NAND 1, L_0x2717610, L_0x2717770, C4<1>, C4<1>;
L_0x2714480 .delay 1 (20,20,20) L_0x2714480/d;
L_0x2712710/d .functor OR 1, L_0x2717610, L_0x2717770, C4<0>, C4<0>;
L_0x2712710 .delay 1 (40,40,40) L_0x2712710/d;
L_0x2712a10/d .functor NOR 1, L_0x2717610, L_0x2717770, C4<0>, C4<0>;
L_0x2712a10 .delay 1 (20,20,20) L_0x2712a10/d;
L_0x27155e0/d .functor XOR 1, L_0x2717610, L_0x2717770, C4<0>, C4<0>;
L_0x27155e0 .delay 1 (40,40,40) L_0x27155e0/d;
L_0x2715ff0/d .functor NOT 1, L_0x2715130, C4<0>, C4<0>, C4<0>;
L_0x2715ff0 .delay 1 (10,10,10) L_0x2715ff0/d;
L_0x2610b20/d .functor NOT 1, L_0x27151d0, C4<0>, C4<0>, C4<0>;
L_0x2610b20 .delay 1 (10,10,10) L_0x2610b20/d;
L_0x27161a0/d .functor NOT 1, L_0x2715270, C4<0>, C4<0>, C4<0>;
L_0x27161a0 .delay 1 (10,10,10) L_0x27161a0/d;
L_0x2716350/d .functor AND 1, L_0x2715910, L_0x2715ff0, L_0x2610b20, L_0x27161a0;
L_0x2716350 .delay 1 (80,80,80) L_0x2716350/d;
L_0x2716550/d .functor AND 1, L_0x2715910, L_0x2715130, L_0x2610b20, L_0x27161a0;
L_0x2716550 .delay 1 (80,80,80) L_0x2716550/d;
L_0x2716760/d .functor AND 1, L_0x27155e0, L_0x2715ff0, L_0x27151d0, L_0x27161a0;
L_0x2716760 .delay 1 (80,80,80) L_0x2716760/d;
L_0x2716940/d .functor AND 1, L_0x2715910, L_0x2715130, L_0x27151d0, L_0x27161a0;
L_0x2716940 .delay 1 (80,80,80) L_0x2716940/d;
L_0x2716b10/d .functor AND 1, L_0x2714c50, L_0x2715ff0, L_0x2610b20, L_0x2715270;
L_0x2716b10 .delay 1 (80,80,80) L_0x2716b10/d;
L_0x2716cf0/d .functor AND 1, L_0x2714480, L_0x2715130, L_0x2610b20, L_0x2715270;
L_0x2716cf0 .delay 1 (80,80,80) L_0x2716cf0/d;
L_0x2716aa0/d .functor AND 1, L_0x2712a10, L_0x2715ff0, L_0x27151d0, L_0x2715270;
L_0x2716aa0 .delay 1 (80,80,80) L_0x2716aa0/d;
L_0x2717080/d .functor AND 1, L_0x2712710, L_0x2715130, L_0x27151d0, L_0x2715270;
L_0x2717080 .delay 1 (80,80,80) L_0x2717080/d;
L_0x2717220/0/0 .functor OR 1, L_0x2716350, L_0x2716550, L_0x2716760, L_0x2716b10;
L_0x2717220/0/4 .functor OR 1, L_0x2716cf0, L_0x2716aa0, L_0x2717080, L_0x2716940;
L_0x2717220/d .functor OR 1, L_0x2717220/0/0, L_0x2717220/0/4, C4<0>, C4<0>;
L_0x2717220 .delay 1 (160,160,160) L_0x2717220/d;
v0x2610480_0 .net "a", 0 0, L_0x2717610;  1 drivers
v0x2610540_0 .net "addSub", 0 0, L_0x2715910;  1 drivers
v0x2610610_0 .net "andRes", 0 0, L_0x2714c50;  1 drivers
v0x26106e0_0 .net "b", 0 0, L_0x2717770;  1 drivers
v0x26107b0_0 .net "carryIn", 0 0, L_0x2715090;  1 drivers
v0x2610850_0 .net "carryOut", 0 0, L_0x2715df0;  1 drivers
v0x2610920_0 .net "initialResult", 0 0, L_0x2717220;  1 drivers
v0x26109c0_0 .net "isAdd", 0 0, L_0x2716350;  1 drivers
v0x2610a60_0 .net "isAnd", 0 0, L_0x2716b10;  1 drivers
v0x2610b90_0 .net "isNand", 0 0, L_0x2716cf0;  1 drivers
v0x2610c30_0 .net "isNor", 0 0, L_0x2716aa0;  1 drivers
v0x2610cd0_0 .net "isOr", 0 0, L_0x2717080;  1 drivers
v0x2610d90_0 .net "isSLT", 0 0, L_0x2716940;  1 drivers
v0x2610e50_0 .net "isSub", 0 0, L_0x2716550;  1 drivers
v0x2610f10_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2610fb0_0 .net "isXor", 0 0, L_0x2716760;  1 drivers
v0x2611070_0 .net "nandRes", 0 0, L_0x2714480;  1 drivers
v0x2611220_0 .net "norRes", 0 0, L_0x2712a10;  1 drivers
v0x26112c0_0 .net "orRes", 0 0, L_0x2712710;  1 drivers
v0x2611360_0 .net "s0", 0 0, L_0x2715130;  1 drivers
v0x2611400_0 .net "s0inv", 0 0, L_0x2715ff0;  1 drivers
v0x26114c0_0 .net "s1", 0 0, L_0x27151d0;  1 drivers
v0x2611580_0 .net "s1inv", 0 0, L_0x2610b20;  1 drivers
v0x2611640_0 .net "s2", 0 0, L_0x2715270;  1 drivers
v0x2611700_0 .net "s2inv", 0 0, L_0x27161a0;  1 drivers
v0x26117c0_0 .net "xorRes", 0 0, L_0x27155e0;  1 drivers
S_0x260f880 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x260f580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27156a0/d .functor XOR 1, L_0x2717770, L_0x2723090, C4<0>, C4<0>;
L_0x27156a0 .delay 1 (40,40,40) L_0x27156a0/d;
L_0x2715800/d .functor XOR 1, L_0x2717610, L_0x27156a0, C4<0>, C4<0>;
L_0x2715800 .delay 1 (40,40,40) L_0x2715800/d;
L_0x2715910/d .functor XOR 1, L_0x2715800, L_0x2715090, C4<0>, C4<0>;
L_0x2715910 .delay 1 (40,40,40) L_0x2715910/d;
L_0x2715b10/d .functor AND 1, L_0x2717610, L_0x27156a0, C4<1>, C4<1>;
L_0x2715b10 .delay 1 (40,40,40) L_0x2715b10/d;
L_0x2715d80/d .functor AND 1, L_0x2715800, L_0x2715090, C4<1>, C4<1>;
L_0x2715d80 .delay 1 (40,40,40) L_0x2715d80/d;
L_0x2715df0/d .functor OR 1, L_0x2715b10, L_0x2715d80, C4<0>, C4<0>;
L_0x2715df0 .delay 1 (40,40,40) L_0x2715df0/d;
v0x260fb10_0 .net "AandB", 0 0, L_0x2715b10;  1 drivers
v0x260fbf0_0 .net "BxorSub", 0 0, L_0x27156a0;  1 drivers
v0x260fcb0_0 .net "a", 0 0, L_0x2717610;  alias, 1 drivers
v0x260fd80_0 .net "b", 0 0, L_0x2717770;  alias, 1 drivers
v0x260fe40_0 .net "carryin", 0 0, L_0x2715090;  alias, 1 drivers
v0x260ff50_0 .net "carryout", 0 0, L_0x2715df0;  alias, 1 drivers
v0x2610010_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x26100b0_0 .net "res", 0 0, L_0x2715910;  alias, 1 drivers
v0x2610170_0 .net "xAorB", 0 0, L_0x2715800;  1 drivers
v0x26102c0_0 .net "xAorBandCin", 0 0, L_0x2715d80;  1 drivers
S_0x26119a0 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x2611b60 .param/l "i" 0 3 165, +C4<011101>;
S_0x2611c20 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26119a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27176b0/d .functor AND 1, L_0x271a110, L_0x271a270, C4<1>, C4<1>;
L_0x27176b0 .delay 1 (40,40,40) L_0x27176b0/d;
L_0x2716ee0/d .functor NAND 1, L_0x271a110, L_0x271a270, C4<1>, C4<1>;
L_0x2716ee0 .delay 1 (20,20,20) L_0x2716ee0/d;
L_0x27153b0/d .functor OR 1, L_0x271a110, L_0x271a270, C4<0>, C4<0>;
L_0x27153b0 .delay 1 (40,40,40) L_0x27153b0/d;
L_0x2717f30/d .functor NOR 1, L_0x271a110, L_0x271a270, C4<0>, C4<0>;
L_0x2717f30 .delay 1 (20,20,20) L_0x2717f30/d;
L_0x2717ff0/d .functor XOR 1, L_0x271a110, L_0x271a270, C4<0>, C4<0>;
L_0x2717ff0 .delay 1 (40,40,40) L_0x2717ff0/d;
L_0x2718a80/d .functor NOT 1, L_0x271a550, C4<0>, C4<0>, C4<0>;
L_0x2718a80 .delay 1 (10,10,10) L_0x2718a80/d;
L_0x2718be0/d .functor NOT 1, L_0x2717920, C4<0>, C4<0>, C4<0>;
L_0x2718be0 .delay 1 (10,10,10) L_0x2718be0/d;
L_0x2718ca0/d .functor NOT 1, L_0x27179c0, C4<0>, C4<0>, C4<0>;
L_0x2718ca0 .delay 1 (10,10,10) L_0x2718ca0/d;
L_0x2718e50/d .functor AND 1, L_0x27183c0, L_0x2718a80, L_0x2718be0, L_0x2718ca0;
L_0x2718e50 .delay 1 (80,80,80) L_0x2718e50/d;
L_0x2719000/d .functor AND 1, L_0x27183c0, L_0x271a550, L_0x2718be0, L_0x2718ca0;
L_0x2719000 .delay 1 (80,80,80) L_0x2719000/d;
L_0x2719210/d .functor AND 1, L_0x2717ff0, L_0x2718a80, L_0x2717920, L_0x2718ca0;
L_0x2719210 .delay 1 (80,80,80) L_0x2719210/d;
L_0x27193f0/d .functor AND 1, L_0x27183c0, L_0x271a550, L_0x2717920, L_0x2718ca0;
L_0x27193f0 .delay 1 (80,80,80) L_0x27193f0/d;
L_0x27195c0/d .functor AND 1, L_0x27176b0, L_0x2718a80, L_0x2718be0, L_0x27179c0;
L_0x27195c0 .delay 1 (80,80,80) L_0x27195c0/d;
L_0x27197a0/d .functor AND 1, L_0x2716ee0, L_0x271a550, L_0x2718be0, L_0x27179c0;
L_0x27197a0 .delay 1 (80,80,80) L_0x27197a0/d;
L_0x2719550/d .functor AND 1, L_0x2717f30, L_0x2718a80, L_0x2717920, L_0x27179c0;
L_0x2719550 .delay 1 (80,80,80) L_0x2719550/d;
L_0x2719b80/d .functor AND 1, L_0x27153b0, L_0x271a550, L_0x2717920, L_0x27179c0;
L_0x2719b80 .delay 1 (80,80,80) L_0x2719b80/d;
L_0x2719d20/0/0 .functor OR 1, L_0x2718e50, L_0x2719000, L_0x2719210, L_0x27195c0;
L_0x2719d20/0/4 .functor OR 1, L_0x27197a0, L_0x2719550, L_0x2719b80, L_0x27193f0;
L_0x2719d20/d .functor OR 1, L_0x2719d20/0/0, L_0x2719d20/0/4, C4<0>, C4<0>;
L_0x2719d20 .delay 1 (160,160,160) L_0x2719d20/d;
v0x2612b20_0 .net "a", 0 0, L_0x271a110;  1 drivers
v0x2612be0_0 .net "addSub", 0 0, L_0x27183c0;  1 drivers
v0x2612cb0_0 .net "andRes", 0 0, L_0x27176b0;  1 drivers
v0x2612d80_0 .net "b", 0 0, L_0x271a270;  1 drivers
v0x2612e50_0 .net "carryIn", 0 0, L_0x271a420;  1 drivers
v0x2612ef0_0 .net "carryOut", 0 0, L_0x2718880;  1 drivers
v0x2612fc0_0 .net "initialResult", 0 0, L_0x2719d20;  1 drivers
v0x2613060_0 .net "isAdd", 0 0, L_0x2718e50;  1 drivers
v0x2613100_0 .net "isAnd", 0 0, L_0x27195c0;  1 drivers
v0x2613230_0 .net "isNand", 0 0, L_0x27197a0;  1 drivers
v0x26132d0_0 .net "isNor", 0 0, L_0x2719550;  1 drivers
v0x2613370_0 .net "isOr", 0 0, L_0x2719b80;  1 drivers
v0x2613430_0 .net "isSLT", 0 0, L_0x27193f0;  1 drivers
v0x26134f0_0 .net "isSub", 0 0, L_0x2719000;  1 drivers
v0x26135b0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2613650_0 .net "isXor", 0 0, L_0x2719210;  1 drivers
v0x2613710_0 .net "nandRes", 0 0, L_0x2716ee0;  1 drivers
v0x26138c0_0 .net "norRes", 0 0, L_0x2717f30;  1 drivers
v0x2613960_0 .net "orRes", 0 0, L_0x27153b0;  1 drivers
v0x2613a00_0 .net "s0", 0 0, L_0x271a550;  1 drivers
v0x2613aa0_0 .net "s0inv", 0 0, L_0x2718a80;  1 drivers
v0x2613b60_0 .net "s1", 0 0, L_0x2717920;  1 drivers
v0x2613c20_0 .net "s1inv", 0 0, L_0x2718be0;  1 drivers
v0x2613ce0_0 .net "s2", 0 0, L_0x27179c0;  1 drivers
v0x2613da0_0 .net "s2inv", 0 0, L_0x2718ca0;  1 drivers
v0x2613e60_0 .net "xorRes", 0 0, L_0x2717ff0;  1 drivers
S_0x2611f20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2611c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2718150/d .functor XOR 1, L_0x271a270, L_0x2723090, C4<0>, C4<0>;
L_0x2718150 .delay 1 (40,40,40) L_0x2718150/d;
L_0x2718210/d .functor XOR 1, L_0x271a110, L_0x2718150, C4<0>, C4<0>;
L_0x2718210 .delay 1 (40,40,40) L_0x2718210/d;
L_0x27183c0/d .functor XOR 1, L_0x2718210, L_0x271a420, C4<0>, C4<0>;
L_0x27183c0 .delay 1 (40,40,40) L_0x27183c0/d;
L_0x27185c0/d .functor AND 1, L_0x271a110, L_0x2718150, C4<1>, C4<1>;
L_0x27185c0 .delay 1 (40,40,40) L_0x27185c0/d;
L_0x2715420/d .functor AND 1, L_0x2718210, L_0x271a420, C4<1>, C4<1>;
L_0x2715420 .delay 1 (40,40,40) L_0x2715420/d;
L_0x2718880/d .functor OR 1, L_0x27185c0, L_0x2715420, C4<0>, C4<0>;
L_0x2718880 .delay 1 (40,40,40) L_0x2718880/d;
v0x26121b0_0 .net "AandB", 0 0, L_0x27185c0;  1 drivers
v0x2612290_0 .net "BxorSub", 0 0, L_0x2718150;  1 drivers
v0x2612350_0 .net "a", 0 0, L_0x271a110;  alias, 1 drivers
v0x2612420_0 .net "b", 0 0, L_0x271a270;  alias, 1 drivers
v0x26124e0_0 .net "carryin", 0 0, L_0x271a420;  alias, 1 drivers
v0x26125f0_0 .net "carryout", 0 0, L_0x2718880;  alias, 1 drivers
v0x26126b0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2612750_0 .net "res", 0 0, L_0x27183c0;  alias, 1 drivers
v0x2612810_0 .net "xAorB", 0 0, L_0x2718210;  1 drivers
v0x2612960_0 .net "xAorBandCin", 0 0, L_0x2715420;  1 drivers
S_0x2614040 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x2614200 .param/l "i" 0 3 165, +C4<011110>;
S_0x26142c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2614040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x271a1b0/d .functor AND 1, L_0x271cbb0, L_0x271cd10, C4<1>, C4<1>;
L_0x271a1b0 .delay 1 (40,40,40) L_0x271a1b0/d;
L_0x2719990/d .functor NAND 1, L_0x271cbb0, L_0x271cd10, C4<1>, C4<1>;
L_0x2719990 .delay 1 (20,20,20) L_0x2719990/d;
L_0x2717b00/d .functor OR 1, L_0x271cbb0, L_0x271cd10, C4<0>, C4<0>;
L_0x2717b00 .delay 1 (40,40,40) L_0x2717b00/d;
L_0x2717d40/d .functor NOR 1, L_0x271cbb0, L_0x271cd10, C4<0>, C4<0>;
L_0x2717d40 .delay 1 (20,20,20) L_0x2717d40/d;
L_0x2717e00/d .functor XOR 1, L_0x271cbb0, L_0x271cd10, C4<0>, C4<0>;
L_0x2717e00 .delay 1 (40,40,40) L_0x2717e00/d;
L_0x271b520/d .functor NOT 1, L_0x271a690, C4<0>, C4<0>, C4<0>;
L_0x271b520 .delay 1 (10,10,10) L_0x271b520/d;
L_0x271b680/d .functor NOT 1, L_0x271a730, C4<0>, C4<0>, C4<0>;
L_0x271b680 .delay 1 (10,10,10) L_0x271b680/d;
L_0x271b740/d .functor NOT 1, L_0x271a7d0, C4<0>, C4<0>, C4<0>;
L_0x271b740 .delay 1 (10,10,10) L_0x271b740/d;
L_0x271b8f0/d .functor AND 1, L_0x271ae60, L_0x271b520, L_0x271b680, L_0x271b740;
L_0x271b8f0 .delay 1 (80,80,80) L_0x271b8f0/d;
L_0x271baa0/d .functor AND 1, L_0x271ae60, L_0x271a690, L_0x271b680, L_0x271b740;
L_0x271baa0 .delay 1 (80,80,80) L_0x271baa0/d;
L_0x271bcb0/d .functor AND 1, L_0x2717e00, L_0x271b520, L_0x271a730, L_0x271b740;
L_0x271bcb0 .delay 1 (80,80,80) L_0x271bcb0/d;
L_0x271be90/d .functor AND 1, L_0x271ae60, L_0x271a690, L_0x271a730, L_0x271b740;
L_0x271be90 .delay 1 (80,80,80) L_0x271be90/d;
L_0x271c060/d .functor AND 1, L_0x271a1b0, L_0x271b520, L_0x271b680, L_0x271a7d0;
L_0x271c060 .delay 1 (80,80,80) L_0x271c060/d;
L_0x271c240/d .functor AND 1, L_0x2719990, L_0x271a690, L_0x271b680, L_0x271a7d0;
L_0x271c240 .delay 1 (80,80,80) L_0x271c240/d;
L_0x271bff0/d .functor AND 1, L_0x2717d40, L_0x271b520, L_0x271a730, L_0x271a7d0;
L_0x271bff0 .delay 1 (80,80,80) L_0x271bff0/d;
L_0x271c620/d .functor AND 1, L_0x2717b00, L_0x271a690, L_0x271a730, L_0x271a7d0;
L_0x271c620 .delay 1 (80,80,80) L_0x271c620/d;
L_0x271c7c0/0/0 .functor OR 1, L_0x271b8f0, L_0x271baa0, L_0x271bcb0, L_0x271c060;
L_0x271c7c0/0/4 .functor OR 1, L_0x271c240, L_0x271bff0, L_0x271c620, L_0x271be90;
L_0x271c7c0/d .functor OR 1, L_0x271c7c0/0/0, L_0x271c7c0/0/4, C4<0>, C4<0>;
L_0x271c7c0 .delay 1 (160,160,160) L_0x271c7c0/d;
v0x26151c0_0 .net "a", 0 0, L_0x271cbb0;  1 drivers
v0x2615280_0 .net "addSub", 0 0, L_0x271ae60;  1 drivers
v0x2615350_0 .net "andRes", 0 0, L_0x271a1b0;  1 drivers
v0x2615420_0 .net "b", 0 0, L_0x271cd10;  1 drivers
v0x26154f0_0 .net "carryIn", 0 0, L_0x271a5f0;  1 drivers
v0x2615590_0 .net "carryOut", 0 0, L_0x271b320;  1 drivers
v0x2615660_0 .net "initialResult", 0 0, L_0x271c7c0;  1 drivers
v0x2615700_0 .net "isAdd", 0 0, L_0x271b8f0;  1 drivers
v0x26157a0_0 .net "isAnd", 0 0, L_0x271c060;  1 drivers
v0x26158d0_0 .net "isNand", 0 0, L_0x271c240;  1 drivers
v0x2615970_0 .net "isNor", 0 0, L_0x271bff0;  1 drivers
v0x2615a10_0 .net "isOr", 0 0, L_0x271c620;  1 drivers
v0x2615ad0_0 .net "isSLT", 0 0, L_0x271be90;  1 drivers
v0x2615b90_0 .net "isSub", 0 0, L_0x271baa0;  1 drivers
v0x2615c50_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2615cf0_0 .net "isXor", 0 0, L_0x271bcb0;  1 drivers
v0x2615db0_0 .net "nandRes", 0 0, L_0x2719990;  1 drivers
v0x2615f60_0 .net "norRes", 0 0, L_0x2717d40;  1 drivers
v0x2616000_0 .net "orRes", 0 0, L_0x2717b00;  1 drivers
v0x26160a0_0 .net "s0", 0 0, L_0x271a690;  1 drivers
v0x2616140_0 .net "s0inv", 0 0, L_0x271b520;  1 drivers
v0x2616200_0 .net "s1", 0 0, L_0x271a730;  1 drivers
v0x26162c0_0 .net "s1inv", 0 0, L_0x271b680;  1 drivers
v0x2616380_0 .net "s2", 0 0, L_0x271a7d0;  1 drivers
v0x2616440_0 .net "s2inv", 0 0, L_0x271b740;  1 drivers
v0x2616500_0 .net "xorRes", 0 0, L_0x2717e00;  1 drivers
S_0x26145c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26142c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x271abf0/d .functor XOR 1, L_0x271cd10, L_0x2723090, C4<0>, C4<0>;
L_0x271abf0 .delay 1 (40,40,40) L_0x271abf0/d;
L_0x271acb0/d .functor XOR 1, L_0x271cbb0, L_0x271abf0, C4<0>, C4<0>;
L_0x271acb0 .delay 1 (40,40,40) L_0x271acb0/d;
L_0x271ae60/d .functor XOR 1, L_0x271acb0, L_0x271a5f0, C4<0>, C4<0>;
L_0x271ae60 .delay 1 (40,40,40) L_0x271ae60/d;
L_0x271b060/d .functor AND 1, L_0x271cbb0, L_0x271abf0, C4<1>, C4<1>;
L_0x271b060 .delay 1 (40,40,40) L_0x271b060/d;
L_0x2717b70/d .functor AND 1, L_0x271acb0, L_0x271a5f0, C4<1>, C4<1>;
L_0x2717b70 .delay 1 (40,40,40) L_0x2717b70/d;
L_0x271b320/d .functor OR 1, L_0x271b060, L_0x2717b70, C4<0>, C4<0>;
L_0x271b320 .delay 1 (40,40,40) L_0x271b320/d;
v0x2614850_0 .net "AandB", 0 0, L_0x271b060;  1 drivers
v0x2614930_0 .net "BxorSub", 0 0, L_0x271abf0;  1 drivers
v0x26149f0_0 .net "a", 0 0, L_0x271cbb0;  alias, 1 drivers
v0x2614ac0_0 .net "b", 0 0, L_0x271cd10;  alias, 1 drivers
v0x2614b80_0 .net "carryin", 0 0, L_0x271a5f0;  alias, 1 drivers
v0x2614c90_0 .net "carryout", 0 0, L_0x271b320;  alias, 1 drivers
v0x2614d50_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2614df0_0 .net "res", 0 0, L_0x271ae60;  alias, 1 drivers
v0x2614eb0_0 .net "xAorB", 0 0, L_0x271acb0;  1 drivers
v0x2615000_0 .net "xAorBandCin", 0 0, L_0x2717b70;  1 drivers
S_0x26166e0 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x26168a0 .param/l "i" 0 3 165, +C4<011111>;
S_0x2616960 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26166e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x271cc50/d .functor AND 1, L_0x2720240, L_0x271cec0, C4<1>, C4<1>;
L_0x271cc50 .delay 1 (40,40,40) L_0x271cc50/d;
L_0x271c430/d .functor NAND 1, L_0x2720240, L_0x271cec0, C4<1>, C4<1>;
L_0x271c430 .delay 1 (20,20,20) L_0x271c430/d;
L_0x271aac0/d .functor OR 1, L_0x2720240, L_0x271cec0, C4<0>, C4<0>;
L_0x271aac0 .delay 1 (40,40,40) L_0x271aac0/d;
L_0x271ab30/d .functor NOR 1, L_0x2720240, L_0x271cec0, C4<0>, C4<0>;
L_0x271ab30 .delay 1 (20,20,20) L_0x271ab30/d;
L_0x271d530/d .functor XOR 1, L_0x2720240, L_0x271cec0, C4<0>, C4<0>;
L_0x271d530 .delay 1 (40,40,40) L_0x271d530/d;
L_0x271df90/d .functor NOT 1, L_0x26f4b90, C4<0>, C4<0>, C4<0>;
L_0x271df90 .delay 1 (10,10,10) L_0x271df90/d;
L_0x271e0f0/d .functor NOT 1, L_0x26f4c30, C4<0>, C4<0>, C4<0>;
L_0x271e0f0 .delay 1 (10,10,10) L_0x271e0f0/d;
L_0x271e1b0/d .functor NOT 1, L_0x26f2090, C4<0>, C4<0>, C4<0>;
L_0x271e1b0 .delay 1 (10,10,10) L_0x271e1b0/d;
L_0x271e360/d .functor AND 1, L_0x271d8b0, L_0x271df90, L_0x271e0f0, L_0x271e1b0;
L_0x271e360 .delay 1 (80,80,80) L_0x271e360/d;
L_0x271e510/d .functor AND 1, L_0x271d8b0, L_0x26f4b90, L_0x271e0f0, L_0x271e1b0;
L_0x271e510 .delay 1 (80,80,80) L_0x271e510/d;
L_0x271e720/d .functor AND 1, L_0x271d530, L_0x271df90, L_0x26f4c30, L_0x271e1b0;
L_0x271e720 .delay 1 (80,80,80) L_0x271e720/d;
L_0x271e900/d .functor AND 1, L_0x271d8b0, L_0x26f4b90, L_0x26f4c30, L_0x271e1b0;
L_0x271e900 .delay 1 (80,80,80) L_0x271e900/d;
L_0x271ead0/d .functor AND 1, L_0x271cc50, L_0x271df90, L_0x271e0f0, L_0x26f2090;
L_0x271ead0 .delay 1 (80,80,80) L_0x271ead0/d;
L_0x271ecb0/d .functor AND 1, L_0x271c430, L_0x26f4b90, L_0x271e0f0, L_0x26f2090;
L_0x271ecb0 .delay 1 (80,80,80) L_0x271ecb0/d;
L_0x271ea60/d .functor AND 1, L_0x271ab30, L_0x271df90, L_0x26f4c30, L_0x26f2090;
L_0x271ea60 .delay 1 (80,80,80) L_0x271ea60/d;
L_0x271f090/d .functor AND 1, L_0x271aac0, L_0x26f4b90, L_0x26f4c30, L_0x26f2090;
L_0x271f090 .delay 1 (80,80,80) L_0x271f090/d;
L_0x271f230/0/0 .functor OR 1, L_0x271e360, L_0x271e510, L_0x271e720, L_0x271ead0;
L_0x271f230/0/4 .functor OR 1, L_0x271ecb0, L_0x271ea60, L_0x271f090, L_0x271e900;
L_0x271f230/d .functor OR 1, L_0x271f230/0/0, L_0x271f230/0/4, C4<0>, C4<0>;
L_0x271f230 .delay 1 (160,160,160) L_0x271f230/d;
v0x2617860_0 .net "a", 0 0, L_0x2720240;  1 drivers
v0x2617920_0 .net "addSub", 0 0, L_0x271d8b0;  1 drivers
v0x26179f0_0 .net "andRes", 0 0, L_0x271cc50;  1 drivers
v0x2617ac0_0 .net "b", 0 0, L_0x271cec0;  1 drivers
v0x2617b90_0 .net "carryIn", 0 0, L_0x271d480;  1 drivers
v0x2617c30_0 .net "carryOut", 0 0, L_0x271dd90;  1 drivers
v0x2617d00_0 .net "initialResult", 0 0, L_0x271f230;  1 drivers
v0x2617da0_0 .net "isAdd", 0 0, L_0x271e360;  1 drivers
v0x2617e40_0 .net "isAnd", 0 0, L_0x271ead0;  1 drivers
v0x2617f70_0 .net "isNand", 0 0, L_0x271ecb0;  1 drivers
v0x2618010_0 .net "isNor", 0 0, L_0x271ea60;  1 drivers
v0x26180b0_0 .net "isOr", 0 0, L_0x271f090;  1 drivers
v0x2618170_0 .net "isSLT", 0 0, L_0x271e900;  1 drivers
v0x2618230_0 .net "isSub", 0 0, L_0x271e510;  1 drivers
v0x26182f0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2618390_0 .net "isXor", 0 0, L_0x271e720;  1 drivers
v0x2618450_0 .net "nandRes", 0 0, L_0x271c430;  1 drivers
v0x2618600_0 .net "norRes", 0 0, L_0x271ab30;  1 drivers
v0x26186a0_0 .net "orRes", 0 0, L_0x271aac0;  1 drivers
v0x2618740_0 .net "s0", 0 0, L_0x26f4b90;  1 drivers
v0x26187e0_0 .net "s0inv", 0 0, L_0x271df90;  1 drivers
v0x26188a0_0 .net "s1", 0 0, L_0x26f4c30;  1 drivers
v0x2618960_0 .net "s1inv", 0 0, L_0x271e0f0;  1 drivers
v0x2618a20_0 .net "s2", 0 0, L_0x26f2090;  1 drivers
v0x2618ae0_0 .net "s2inv", 0 0, L_0x271e1b0;  1 drivers
v0x2618ba0_0 .net "xorRes", 0 0, L_0x271d530;  1 drivers
S_0x2616c60 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2616960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x271d690/d .functor XOR 1, L_0x271cec0, L_0x2723090, C4<0>, C4<0>;
L_0x271d690 .delay 1 (40,40,40) L_0x271d690/d;
L_0x271d750/d .functor XOR 1, L_0x2720240, L_0x271d690, C4<0>, C4<0>;
L_0x271d750 .delay 1 (40,40,40) L_0x271d750/d;
L_0x271d8b0/d .functor XOR 1, L_0x271d750, L_0x271d480, C4<0>, C4<0>;
L_0x271d8b0 .delay 1 (40,40,40) L_0x271d8b0/d;
L_0x271dab0/d .functor AND 1, L_0x2720240, L_0x271d690, C4<1>, C4<1>;
L_0x271dab0 .delay 1 (40,40,40) L_0x271dab0/d;
L_0x271dd20/d .functor AND 1, L_0x271d750, L_0x271d480, C4<1>, C4<1>;
L_0x271dd20 .delay 1 (40,40,40) L_0x271dd20/d;
L_0x271dd90/d .functor OR 1, L_0x271dab0, L_0x271dd20, C4<0>, C4<0>;
L_0x271dd90 .delay 1 (40,40,40) L_0x271dd90/d;
v0x2616ef0_0 .net "AandB", 0 0, L_0x271dab0;  1 drivers
v0x2616fd0_0 .net "BxorSub", 0 0, L_0x271d690;  1 drivers
v0x2617090_0 .net "a", 0 0, L_0x2720240;  alias, 1 drivers
v0x2617160_0 .net "b", 0 0, L_0x271cec0;  alias, 1 drivers
v0x2617220_0 .net "carryin", 0 0, L_0x271d480;  alias, 1 drivers
v0x2617330_0 .net "carryout", 0 0, L_0x271dd90;  alias, 1 drivers
v0x26173f0_0 .net "isSubtract", 0 0, L_0x2723090;  alias, 1 drivers
v0x2617490_0 .net "res", 0 0, L_0x271d8b0;  alias, 1 drivers
v0x2617550_0 .net "xAorB", 0 0, L_0x271d750;  1 drivers
v0x26176a0_0 .net "xAorBandCin", 0 0, L_0x271dd20;  1 drivers
S_0x2618d80 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x25f22b0 .param/l "j" 0 3 207, +C4<00>;
L_0x26f2130/d .functor AND 1, L_0x26f21a0, L_0x2728420, C4<1>, C4<1>;
L_0x26f2130 .delay 1 (40,40,40) L_0x26f2130/d;
v0x2619150_0 .net *"_s1", 0 0, L_0x26f21a0;  1 drivers
S_0x26191f0 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x2619400 .param/l "j" 0 3 207, +C4<01>;
L_0x271eea0/d .functor AND 1, L_0x2720380, L_0x2728420, C4<1>, C4<1>;
L_0x271eea0 .delay 1 (40,40,40) L_0x271eea0/d;
v0x26194c0_0 .net *"_s1", 0 0, L_0x2720380;  1 drivers
S_0x26195a0 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x26197b0 .param/l "j" 0 3 207, +C4<010>;
L_0x27204e0/d .functor AND 1, L_0x27205a0, L_0x2728420, C4<1>, C4<1>;
L_0x27204e0 .delay 1 (40,40,40) L_0x27204e0/d;
v0x2619870_0 .net *"_s1", 0 0, L_0x27205a0;  1 drivers
S_0x2619950 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x2619b60 .param/l "j" 0 3 207, +C4<011>;
L_0x2720790/d .functor AND 1, L_0x2721310, L_0x2728420, C4<1>, C4<1>;
L_0x2720790 .delay 1 (40,40,40) L_0x2720790/d;
v0x2619c20_0 .net *"_s1", 0 0, L_0x2721310;  1 drivers
S_0x2619d00 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x2619f10 .param/l "j" 0 3 207, +C4<0100>;
L_0x2721470/d .functor AND 1, L_0x2721530, L_0x2728420, C4<1>, C4<1>;
L_0x2721470 .delay 1 (40,40,40) L_0x2721470/d;
v0x2619fd0_0 .net *"_s1", 0 0, L_0x2721530;  1 drivers
S_0x261a0b0 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261a2c0 .param/l "j" 0 3 207, +C4<0101>;
L_0x2720ce0/d .functor AND 1, L_0x2720da0, L_0x2728420, C4<1>, C4<1>;
L_0x2720ce0 .delay 1 (40,40,40) L_0x2720ce0/d;
v0x261a380_0 .net *"_s1", 0 0, L_0x2720da0;  1 drivers
S_0x261a460 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261a670 .param/l "j" 0 3 207, +C4<0110>;
L_0x2720e40/d .functor AND 1, L_0x2720f50, L_0x2728420, C4<1>, C4<1>;
L_0x2720e40 .delay 1 (40,40,40) L_0x2720e40/d;
v0x261a730_0 .net *"_s1", 0 0, L_0x2720f50;  1 drivers
S_0x261a810 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261aa20 .param/l "j" 0 3 207, +C4<0111>;
L_0x2720700/d .functor AND 1, L_0x2721ce0, L_0x2728420, C4<1>, C4<1>;
L_0x2720700 .delay 1 (40,40,40) L_0x2720700/d;
v0x261aae0_0 .net *"_s1", 0 0, L_0x2721ce0;  1 drivers
S_0x261abc0 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261add0 .param/l "j" 0 3 207, +C4<01000>;
L_0x2721dd0/d .functor AND 1, L_0x2721e90, L_0x2728420, C4<1>, C4<1>;
L_0x2721dd0 .delay 1 (40,40,40) L_0x2721dd0/d;
v0x261ae90_0 .net *"_s1", 0 0, L_0x2721e90;  1 drivers
S_0x261af70 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261b180 .param/l "j" 0 3 207, +C4<01001>;
L_0x2721690/d .functor AND 1, L_0x2721750, L_0x2728420, C4<1>, C4<1>;
L_0x2721690 .delay 1 (40,40,40) L_0x2721690/d;
v0x261b240_0 .net *"_s1", 0 0, L_0x2721750;  1 drivers
S_0x261b320 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261b530 .param/l "j" 0 3 207, +C4<01010>;
L_0x27218b0/d .functor AND 1, L_0x2721970, L_0x2728420, C4<1>, C4<1>;
L_0x27218b0 .delay 1 (40,40,40) L_0x27218b0/d;
v0x261b5f0_0 .net *"_s1", 0 0, L_0x2721970;  1 drivers
S_0x261b6d0 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261b8e0 .param/l "j" 0 3 207, +C4<01011>;
L_0x2721ad0/d .functor AND 1, L_0x2721b90, L_0x2728420, C4<1>, C4<1>;
L_0x2721ad0 .delay 1 (40,40,40) L_0x2721ad0/d;
v0x261b9a0_0 .net *"_s1", 0 0, L_0x2721b90;  1 drivers
S_0x261ba80 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261bc90 .param/l "j" 0 3 207, +C4<01100>;
L_0x27226b0/d .functor AND 1, L_0x2722720, L_0x2728420, C4<1>, C4<1>;
L_0x27226b0 .delay 1 (40,40,40) L_0x27226b0/d;
v0x261bd50_0 .net *"_s1", 0 0, L_0x2722720;  1 drivers
S_0x261be30 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261c040 .param/l "j" 0 3 207, +C4<01101>;
L_0x2721ff0/d .functor AND 1, L_0x27220b0, L_0x2728420, C4<1>, C4<1>;
L_0x2721ff0 .delay 1 (40,40,40) L_0x2721ff0/d;
v0x261c100_0 .net *"_s1", 0 0, L_0x27220b0;  1 drivers
S_0x261c1e0 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261c3f0 .param/l "j" 0 3 207, +C4<01110>;
L_0x2722210/d .functor AND 1, L_0x27222d0, L_0x2728420, C4<1>, C4<1>;
L_0x2722210 .delay 1 (40,40,40) L_0x2722210/d;
v0x261c4b0_0 .net *"_s1", 0 0, L_0x27222d0;  1 drivers
S_0x261c590 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261c7a0 .param/l "j" 0 3 207, +C4<01111>;
L_0x27210b0/d .functor AND 1, L_0x2721170, L_0x2728420, C4<1>, C4<1>;
L_0x27210b0 .delay 1 (40,40,40) L_0x27210b0/d;
v0x261c860_0 .net *"_s1", 0 0, L_0x2721170;  1 drivers
S_0x261c940 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261cb50 .param/l "j" 0 3 207, +C4<010000>;
L_0x2723120/d .functor AND 1, L_0x27231e0, L_0x2728420, C4<1>, C4<1>;
L_0x2723120 .delay 1 (40,40,40) L_0x2723120/d;
v0x261cc10_0 .net *"_s1", 0 0, L_0x27231e0;  1 drivers
S_0x261ccf0 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261cf00 .param/l "j" 0 3 207, +C4<010001>;
L_0x2722880/d .functor AND 1, L_0x2722940, L_0x2728420, C4<1>, C4<1>;
L_0x2722880 .delay 1 (40,40,40) L_0x2722880/d;
v0x261cfc0_0 .net *"_s1", 0 0, L_0x2722940;  1 drivers
S_0x261d0a0 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261d2b0 .param/l "j" 0 3 207, +C4<010010>;
L_0x2722aa0/d .functor AND 1, L_0x2722b60, L_0x2728420, C4<1>, C4<1>;
L_0x2722aa0 .delay 1 (40,40,40) L_0x2722aa0/d;
v0x261d370_0 .net *"_s1", 0 0, L_0x2722b60;  1 drivers
S_0x261d450 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261d660 .param/l "j" 0 3 207, +C4<010011>;
L_0x2722cc0/d .functor AND 1, L_0x2722d80, L_0x2728420, C4<1>, C4<1>;
L_0x2722cc0 .delay 1 (40,40,40) L_0x2722cc0/d;
v0x261d720_0 .net *"_s1", 0 0, L_0x2722d80;  1 drivers
S_0x261d800 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261da10 .param/l "j" 0 3 207, +C4<010100>;
L_0x27239f0/d .functor AND 1, L_0x2723ab0, L_0x2728420, C4<1>, C4<1>;
L_0x27239f0 .delay 1 (40,40,40) L_0x27239f0/d;
v0x261dad0_0 .net *"_s1", 0 0, L_0x2723ab0;  1 drivers
S_0x261dbb0 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261ddc0 .param/l "j" 0 3 207, +C4<010101>;
L_0x2723340/d .functor AND 1, L_0x2723400, L_0x2728420, C4<1>, C4<1>;
L_0x2723340 .delay 1 (40,40,40) L_0x2723340/d;
v0x261de80_0 .net *"_s1", 0 0, L_0x2723400;  1 drivers
S_0x261df60 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261e170 .param/l "j" 0 3 207, +C4<010110>;
L_0x2723560/d .functor AND 1, L_0x2723620, L_0x2728420, C4<1>, C4<1>;
L_0x2723560 .delay 1 (40,40,40) L_0x2723560/d;
v0x261e230_0 .net *"_s1", 0 0, L_0x2723620;  1 drivers
S_0x261e310 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261e520 .param/l "j" 0 3 207, +C4<010111>;
L_0x2723780/d .functor AND 1, L_0x2723840, L_0x2728420, C4<1>, C4<1>;
L_0x2723780 .delay 1 (40,40,40) L_0x2723780/d;
v0x261e5e0_0 .net *"_s1", 0 0, L_0x2723840;  1 drivers
S_0x261e6c0 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261e8d0 .param/l "j" 0 3 207, +C4<011000>;
L_0x27238e0/d .functor AND 1, L_0x2724330, L_0x2728420, C4<1>, C4<1>;
L_0x27238e0 .delay 1 (40,40,40) L_0x27238e0/d;
v0x261e990_0 .net *"_s1", 0 0, L_0x2724330;  1 drivers
S_0x261ea70 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261ec80 .param/l "j" 0 3 207, +C4<011001>;
L_0x2723c10/d .functor AND 1, L_0x2723cd0, L_0x2728420, C4<1>, C4<1>;
L_0x2723c10 .delay 1 (40,40,40) L_0x2723c10/d;
v0x261ed40_0 .net *"_s1", 0 0, L_0x2723cd0;  1 drivers
S_0x261ee20 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261f030 .param/l "j" 0 3 207, +C4<011010>;
L_0x2723e30/d .functor AND 1, L_0x2723ef0, L_0x2728420, C4<1>, C4<1>;
L_0x2723e30 .delay 1 (40,40,40) L_0x2723e30/d;
v0x261f0f0_0 .net *"_s1", 0 0, L_0x2723ef0;  1 drivers
S_0x261f1d0 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261f3e0 .param/l "j" 0 3 207, +C4<011011>;
L_0x2724050/d .functor AND 1, L_0x2724110, L_0x2728420, C4<1>, C4<1>;
L_0x2724050 .delay 1 (40,40,40) L_0x2724050/d;
v0x261f4a0_0 .net *"_s1", 0 0, L_0x2724110;  1 drivers
S_0x261f580 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261f790 .param/l "j" 0 3 207, +C4<011100>;
L_0x27241b0/d .functor AND 1, L_0x2724bd0, L_0x2728420, C4<1>, C4<1>;
L_0x27241b0 .delay 1 (40,40,40) L_0x27241b0/d;
v0x261f850_0 .net *"_s1", 0 0, L_0x2724bd0;  1 drivers
S_0x261f930 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261fb40 .param/l "j" 0 3 207, +C4<011101>;
L_0x2724490/d .functor AND 1, L_0x2724550, L_0x2728420, C4<1>, C4<1>;
L_0x2724490 .delay 1 (40,40,40) L_0x2724490/d;
v0x261fc00_0 .net *"_s1", 0 0, L_0x2724550;  1 drivers
S_0x261fce0 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x261fef0 .param/l "j" 0 3 207, +C4<011110>;
L_0x27246b0/d .functor AND 1, L_0x2724770, L_0x2728420, C4<1>, C4<1>;
L_0x27246b0 .delay 1 (40,40,40) L_0x27246b0/d;
v0x261ffb0_0 .net *"_s1", 0 0, L_0x2724770;  1 drivers
S_0x2620090 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x25cb5d0;
 .timescale 0 0;
P_0x26202a0 .param/l "j" 0 3 207, +C4<011111>;
L_0x2725f50/d .functor AND 1, L_0x2722f30, L_0x2728420, C4<1>, C4<1>;
L_0x2725f50 .delay 1 (40,40,40) L_0x2725f50/d;
v0x2620360_0 .net *"_s1", 0 0, L_0x2722f30;  1 drivers
S_0x2620440 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x25cb5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2726510/d .functor XOR 1, L_0x2726cb0, L_0x2723090, C4<0>, C4<0>;
L_0x2726510 .delay 1 (40,40,40) L_0x2726510/d;
L_0x27265d0/d .functor NOT 1, L_0x2727a60, C4<0>, C4<0>, C4<0>;
L_0x27265d0 .delay 1 (10,10,10) L_0x27265d0/d;
L_0x2726730/d .functor NOT 1, L_0x2726510, C4<0>, C4<0>, C4<0>;
L_0x2726730 .delay 1 (10,10,10) L_0x2726730/d;
L_0x2726840/d .functor NOT 1, L_0x2726da0, C4<0>, C4<0>, C4<0>;
L_0x2726840 .delay 1 (10,10,10) L_0x2726840/d;
L_0x27269a0/d .functor AND 1, L_0x2727a60, L_0x2726510, C4<1>, C4<1>;
L_0x27269a0 .delay 1 (40,40,40) L_0x27269a0/d;
L_0x27273f0/d .functor AND 1, L_0x27265d0, L_0x2726730, C4<1>, C4<1>;
L_0x27273f0 .delay 1 (40,40,40) L_0x27273f0/d;
L_0x2727500/d .functor AND 1, L_0x27269a0, L_0x2726840, C4<1>, C4<1>;
L_0x2727500 .delay 1 (40,40,40) L_0x2727500/d;
L_0x27276b0/d .functor AND 1, L_0x27273f0, L_0x2726da0, C4<1>, C4<1>;
L_0x27276b0 .delay 1 (40,40,40) L_0x27276b0/d;
L_0x27278b0/d .functor OR 1, L_0x2727500, L_0x27276b0, C4<0>, C4<0>;
L_0x27278b0 .delay 1 (40,40,40) L_0x27278b0/d;
v0x2618fc0_0 .net "BxorSub", 0 0, L_0x2726510;  1 drivers
v0x26190a0_0 .net "a", 0 0, L_0x2727a60;  1 drivers
v0x2620a40_0 .net "aAndB", 0 0, L_0x27269a0;  1 drivers
v0x2620b10_0 .net "b", 0 0, L_0x2726cb0;  1 drivers
v0x2620bd0_0 .net "negToPos", 0 0, L_0x2727500;  1 drivers
v0x2620ce0_0 .net "notA", 0 0, L_0x27265d0;  1 drivers
v0x2620da0_0 .net "notB", 0 0, L_0x2726730;  1 drivers
v0x2620e60_0 .net "notS", 0 0, L_0x2726840;  1 drivers
v0x2620f20_0 .net "notaAndNotb", 0 0, L_0x27273f0;  1 drivers
v0x2621070_0 .net "overflow", 0 0, L_0x27278b0;  alias, 1 drivers
v0x2621130_0 .net "posToNeg", 0 0, L_0x27276b0;  1 drivers
v0x26211f0_0 .net "s", 0 0, L_0x2726da0;  1 drivers
v0x26212b0_0 .net "sub", 0 0, L_0x2723090;  alias, 1 drivers
S_0x25f2f80 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x25cb5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2727f20/0/0 .functor OR 1, L_0x2728250, L_0x2728140, L_0x27290e0, L_0x27291d0;
L_0x2727f20/0/4 .functor OR 1, L_0x27292c0, L_0x27293b0, L_0x27294a0, L_0x2729590;
L_0x2727f20/0/8 .functor OR 1, L_0x27296d0, L_0x2728fd0, L_0x2729a30, L_0x2729ad0;
L_0x2727f20/0/12 .functor OR 1, L_0x2729c30, L_0x2729d20, L_0x2729e90, L_0x2729f80;
L_0x2727f20/0/16 .functor OR 1, L_0x272a100, L_0x272a1f0, L_0x272a380, L_0x272a420;
L_0x2727f20/0/20 .functor OR 1, L_0x272a2e0, L_0x272a610, L_0x272a510, L_0x272a810;
L_0x2727f20/0/24 .functor OR 1, L_0x272a700, L_0x27297c0, L_0x2729990, L_0x272a900;
L_0x2727f20/0/28 .functor OR 1, L_0x27298b0, L_0x272af70, L_0x272ae30, L_0x272b160;
L_0x2727f20/1/0 .functor OR 1, L_0x2727f20/0/0, L_0x2727f20/0/4, L_0x2727f20/0/8, L_0x2727f20/0/12;
L_0x2727f20/1/4 .functor OR 1, L_0x2727f20/0/16, L_0x2727f20/0/20, L_0x2727f20/0/24, L_0x2727f20/0/28;
L_0x2727f20/d .functor NOR 1, L_0x2727f20/1/0, L_0x2727f20/1/4, C4<0>, C4<0>;
L_0x2727f20 .delay 1 (320,320,320) L_0x2727f20/d;
v0x25f3170_0 .net *"_s10", 0 0, L_0x27292c0;  1 drivers
v0x25f3270_0 .net *"_s12", 0 0, L_0x27293b0;  1 drivers
v0x2621b80_0 .net *"_s14", 0 0, L_0x27294a0;  1 drivers
v0x2621c70_0 .net *"_s16", 0 0, L_0x2729590;  1 drivers
v0x2621d50_0 .net *"_s18", 0 0, L_0x27296d0;  1 drivers
v0x2621e80_0 .net *"_s2", 0 0, L_0x2728250;  1 drivers
v0x2621f60_0 .net *"_s20", 0 0, L_0x2728fd0;  1 drivers
v0x2622020_0 .net *"_s22", 0 0, L_0x2729a30;  1 drivers
v0x2622100_0 .net *"_s24", 0 0, L_0x2729ad0;  1 drivers
v0x2622270_0 .net *"_s26", 0 0, L_0x2729c30;  1 drivers
v0x2622350_0 .net *"_s28", 0 0, L_0x2729d20;  1 drivers
v0x2622430_0 .net *"_s30", 0 0, L_0x2729e90;  1 drivers
v0x2622510_0 .net *"_s32", 0 0, L_0x2729f80;  1 drivers
v0x26225f0_0 .net *"_s34", 0 0, L_0x272a100;  1 drivers
v0x26226d0_0 .net *"_s36", 0 0, L_0x272a1f0;  1 drivers
v0x26227b0_0 .net *"_s38", 0 0, L_0x272a380;  1 drivers
v0x2622890_0 .net *"_s4", 0 0, L_0x2728140;  1 drivers
v0x2622a40_0 .net *"_s40", 0 0, L_0x272a420;  1 drivers
v0x2622ae0_0 .net *"_s42", 0 0, L_0x272a2e0;  1 drivers
v0x2622bc0_0 .net *"_s44", 0 0, L_0x272a610;  1 drivers
v0x2622ca0_0 .net *"_s46", 0 0, L_0x272a510;  1 drivers
v0x2622d80_0 .net *"_s48", 0 0, L_0x272a810;  1 drivers
v0x2622e60_0 .net *"_s50", 0 0, L_0x272a700;  1 drivers
v0x2622f40_0 .net *"_s52", 0 0, L_0x27297c0;  1 drivers
v0x2623020_0 .net *"_s54", 0 0, L_0x2729990;  1 drivers
v0x2623100_0 .net *"_s56", 0 0, L_0x272a900;  1 drivers
v0x26231e0_0 .net *"_s58", 0 0, L_0x27298b0;  1 drivers
v0x26232c0_0 .net *"_s6", 0 0, L_0x27290e0;  1 drivers
v0x26233a0_0 .net *"_s60", 0 0, L_0x272af70;  1 drivers
v0x2623480_0 .net *"_s62", 0 0, L_0x272ae30;  1 drivers
v0x2623560_0 .net *"_s64", 0 0, L_0x272b160;  1 drivers
v0x2623640_0 .net *"_s8", 0 0, L_0x27291d0;  1 drivers
v0x2623720_0 .net8 "bitt", 31 0, RS_0x7f139aeda198;  alias, 2 drivers
v0x2622980_0 .net "out", 0 0, L_0x2727f20;  alias, 1 drivers
L_0x2728250 .part RS_0x7f139aeda198, 0, 1;
L_0x2728140 .part RS_0x7f139aeda198, 1, 1;
L_0x27290e0 .part RS_0x7f139aeda198, 2, 1;
L_0x27291d0 .part RS_0x7f139aeda198, 3, 1;
L_0x27292c0 .part RS_0x7f139aeda198, 4, 1;
L_0x27293b0 .part RS_0x7f139aeda198, 5, 1;
L_0x27294a0 .part RS_0x7f139aeda198, 6, 1;
L_0x2729590 .part RS_0x7f139aeda198, 7, 1;
L_0x27296d0 .part RS_0x7f139aeda198, 8, 1;
L_0x2728fd0 .part RS_0x7f139aeda198, 9, 1;
L_0x2729a30 .part RS_0x7f139aeda198, 10, 1;
L_0x2729ad0 .part RS_0x7f139aeda198, 11, 1;
L_0x2729c30 .part RS_0x7f139aeda198, 12, 1;
L_0x2729d20 .part RS_0x7f139aeda198, 13, 1;
L_0x2729e90 .part RS_0x7f139aeda198, 14, 1;
L_0x2729f80 .part RS_0x7f139aeda198, 15, 1;
L_0x272a100 .part RS_0x7f139aeda198, 16, 1;
L_0x272a1f0 .part RS_0x7f139aeda198, 17, 1;
L_0x272a380 .part RS_0x7f139aeda198, 18, 1;
L_0x272a420 .part RS_0x7f139aeda198, 19, 1;
L_0x272a2e0 .part RS_0x7f139aeda198, 20, 1;
L_0x272a610 .part RS_0x7f139aeda198, 21, 1;
L_0x272a510 .part RS_0x7f139aeda198, 22, 1;
L_0x272a810 .part RS_0x7f139aeda198, 23, 1;
L_0x272a700 .part RS_0x7f139aeda198, 24, 1;
L_0x27297c0 .part RS_0x7f139aeda198, 25, 1;
L_0x2729990 .part RS_0x7f139aeda198, 26, 1;
L_0x272a900 .part RS_0x7f139aeda198, 27, 1;
L_0x27298b0 .part RS_0x7f139aeda198, 28, 1;
L_0x272af70 .part RS_0x7f139aeda198, 29, 1;
L_0x272ae30 .part RS_0x7f139aeda198, 30, 1;
L_0x272b160 .part RS_0x7f139aeda198, 31, 1;
S_0x2626e50 .scope module, "alumain" "alu" 2 136, 3 145 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x27fb160/d .functor OR 1, L_0x27fd960, L_0x27fdac0, C4<0>, C4<0>;
L_0x27fb160 .delay 1 (40,40,40) L_0x27fb160/d;
L_0x27fdd70/d .functor OR 1, L_0x27fb160, L_0x27fb160, C4<0>, C4<0>;
L_0x27fdd70 .delay 1 (40,40,40) L_0x27fdd70/d;
L_0x27fde80/d .functor OR 1, L_0x27fec20, L_0x27fe4f0, C4<0>, C4<0>;
L_0x27fde80 .delay 1 (40,40,40) L_0x27fde80/d;
L_0x27ffc10/d .functor NOT 1, L_0x27fef60, C4<0>, C4<0>, C4<0>;
L_0x27ffc10 .delay 1 (10,10,10) L_0x27ffc10/d;
L_0x27ff0c0/d .functor NOT 1, L_0x27ff980, C4<0>, C4<0>, C4<0>;
L_0x27ff0c0 .delay 1 (10,10,10) L_0x27ff0c0/d;
L_0x27ff180/d .functor AND 1, L_0x27ffc10, L_0x27ff2e0, L_0x2800440, C4<1>;
L_0x27ff180 .delay 1 (60,60,60) L_0x27ff180/d;
L_0x28004e0/d .functor NOT 1, L_0x27ff180, C4<0>, C4<0>, C4<0>;
L_0x28004e0 .delay 1 (10,10,10) L_0x28004e0/d;
L_0x28005f0/d .functor AND 1, L_0x28007a0, L_0x27ff0c0, L_0x27ff180, C4<1>;
L_0x28005f0 .delay 1 (60,60,60) L_0x28005f0/d;
L_0x27ffd70/d .functor OR 1, L_0x27ffed0, L_0x28005f0, C4<0>, C4<0>;
L_0x27ffd70 .delay 1 (40,40,40) L_0x27ffd70/d;
v0x269f7b0_0 .net "SLTval", 0 0, L_0x28005f0;  1 drivers
v0x269f870_0 .net *"_s321", 0 0, L_0x27f7230;  1 drivers
v0x269f950_0 .net *"_s324", 0 0, L_0x27f5570;  1 drivers
v0x269fa10_0 .net *"_s327", 0 0, L_0x27f8670;  1 drivers
v0x269faf0_0 .net *"_s330", 0 0, L_0x27f87d0;  1 drivers
v0x269fbd0_0 .net *"_s333", 0 0, L_0x27f8aa0;  1 drivers
v0x269fcb0_0 .net *"_s336", 0 0, L_0x27f9020;  1 drivers
v0x269fd90_0 .net *"_s339", 0 0, L_0x27f9240;  1 drivers
v0x269fe70_0 .net *"_s342", 0 0, L_0x27f8890;  1 drivers
v0x269ffe0_0 .net *"_s345", 0 0, L_0x27f9ea0;  1 drivers
v0x26a00c0_0 .net *"_s348", 0 0, L_0x27f96f0;  1 drivers
v0x26a01a0_0 .net *"_s351", 0 0, L_0x27f9910;  1 drivers
v0x26a0280_0 .net *"_s354", 0 0, L_0x27f9b30;  1 drivers
v0x26a0360_0 .net *"_s357", 0 0, L_0x27fa780;  1 drivers
v0x26a0440_0 .net *"_s360", 0 0, L_0x27fa0c0;  1 drivers
v0x26a0520_0 .net *"_s363", 0 0, L_0x27fa2e0;  1 drivers
v0x26a0600_0 .net *"_s366", 0 0, L_0x27f9460;  1 drivers
v0x26a07b0_0 .net *"_s369", 0 0, L_0x27fb1f0;  1 drivers
v0x26a0850_0 .net *"_s372", 0 0, L_0x27fa950;  1 drivers
v0x26a0930_0 .net *"_s375", 0 0, L_0x27fab70;  1 drivers
v0x26a0a10_0 .net *"_s378", 0 0, L_0x27fad90;  1 drivers
v0x26a0af0_0 .net *"_s381", 0 0, L_0x27fbac0;  1 drivers
v0x26a0bd0_0 .net *"_s384", 0 0, L_0x27fb410;  1 drivers
v0x26a0cb0_0 .net *"_s387", 0 0, L_0x27fb630;  1 drivers
v0x26a0d90_0 .net *"_s390", 0 0, L_0x27fb850;  1 drivers
v0x26a0e70_0 .net *"_s393", 0 0, L_0x27fb9b0;  1 drivers
v0x26a0f50_0 .net *"_s396", 0 0, L_0x27fbce0;  1 drivers
v0x26a1030_0 .net *"_s399", 0 0, L_0x27fbf00;  1 drivers
v0x26a1110_0 .net *"_s402", 0 0, L_0x27fc120;  1 drivers
v0x26a11f0_0 .net *"_s405", 0 0, L_0x27fc280;  1 drivers
v0x26a12d0_0 .net *"_s408", 0 0, L_0x27fc560;  1 drivers
v0x26a13b0_0 .net *"_s411", 0 0, L_0x27fc780;  1 drivers
v0x26a1490_0 .net *"_s414", 0 0, L_0x27fe020;  1 drivers
v0x26a06e0_0 .net *"_s420", 0 0, L_0x27fd960;  1 drivers
v0x26a1760_0 .net *"_s422", 0 0, L_0x27fdac0;  1 drivers
v0x26a1840_0 .net *"_s424", 0 0, L_0x27fdd70;  1 drivers
v0x26a1920_0 .net *"_s429", 0 0, L_0x27fec20;  1 drivers
v0x26a1a00_0 .net *"_s431", 0 0, L_0x27fe4f0;  1 drivers
v0x26a1ae0_0 .net *"_s440", 0 0, L_0x27fef60;  1 drivers
v0x26a1bc0_0 .net *"_s444", 0 0, L_0x27ff2e0;  1 drivers
v0x26a1ca0_0 .net *"_s446", 0 0, L_0x2800440;  1 drivers
v0x26a1d80_0 .net *"_s450", 0 0, L_0x28007a0;  1 drivers
v0x26a1e60_0 .net *"_s452", 0 0, L_0x27ffd70;  1 drivers
v0x26a1f40_0 .net *"_s455", 0 0, L_0x27ffed0;  1 drivers
v0x26a2020_0 .net "carryOut", 32 0, L_0x27fdbb0;  1 drivers
v0x26a2100_0 .net "carryout", 0 0, L_0x27fde80;  alias, 1 drivers
v0x26a21c0_0 .net "command", 2 0, v0x26a5610_0;  alias, 1 drivers
v0x26a22a0_0 .net "initialResult", 31 0, L_0x27f7960;  1 drivers
v0x26a2380_0 .net "isSLT", 0 0, L_0x27ff180;  1 drivers
v0x26a2440_0 .net "isSLTinv", 0 0, L_0x28004e0;  1 drivers
v0x26a2500_0 .net "isSubtract", 0 0, L_0x27fb160;  1 drivers
v0x26a25a0_0 .net "operandA", 31 0, L_0x27a14c0;  alias, 1 drivers
v0x26a2680_0 .net "operandB", 31 0, L_0x2803940;  alias, 1 drivers
v0x26a2760_0 .net "overflow", 0 0, L_0x27ff980;  alias, 1 drivers
v0x26a2800_0 .net "overflowInv", 0 0, L_0x27ff0c0;  1 drivers
v0x26a28a0_0 .net8 "result", 31 0, RS_0x7f139ae9ce68;  alias, 2 drivers
v0x26a2990_0 .net "s2inv", 0 0, L_0x27ffc10;  1 drivers
v0x26a2a30_0 .net "zero", 0 0, L_0x2800030;  alias, 1 drivers
L_0x27a43a0 .part L_0x27a14c0, 0, 1;
L_0x27a4500 .part L_0x2803940, 0, 1;
L_0x27a2a40 .part L_0x27fdbb0, 0, 1;
L_0x27a4740 .part v0x26a5610_0, 0, 1;
L_0x27a47e0 .part v0x26a5610_0, 1, 1;
L_0x27a4910 .part v0x26a5610_0, 2, 1;
L_0x27a6e00 .part L_0x27a14c0, 1, 1;
L_0x27a7070 .part L_0x2803940, 1, 1;
L_0x27a4c20 .part L_0x27fdbb0, 1, 1;
L_0x27a72b0 .part v0x26a5610_0, 0, 1;
L_0x27a7350 .part v0x26a5610_0, 1, 1;
L_0x27a73f0 .part v0x26a5610_0, 2, 1;
L_0x27a9a20 .part L_0x27a14c0, 2, 1;
L_0x27a9b80 .part L_0x2803940, 2, 1;
L_0x27a9d30 .part L_0x27fdbb0, 2, 1;
L_0x27a9dd0 .part v0x26a5610_0, 0, 1;
L_0x27a9f00 .part v0x26a5610_0, 1, 1;
L_0x27a9fa0 .part v0x26a5610_0, 2, 1;
L_0x27ac470 .part L_0x27a14c0, 3, 1;
L_0x27ac5d0 .part L_0x2803940, 3, 1;
L_0x27aa040 .part L_0x27fdbb0, 3, 1;
L_0x27ac8c0 .part v0x26a5610_0, 0, 1;
L_0x27ac780 .part v0x26a5610_0, 1, 1;
L_0x27aca20 .part v0x26a5610_0, 2, 1;
L_0x27aeef0 .part L_0x27a14c0, 4, 1;
L_0x27af050 .part L_0x2803940, 4, 1;
L_0x27acac0 .part L_0x27fdbb0, 4, 1;
L_0x27af2e0 .part v0x26a5610_0, 0, 1;
L_0x27af200 .part v0x26a5610_0, 1, 1;
L_0x27a7490 .part v0x26a5610_0, 2, 1;
L_0x27b1a90 .part L_0x27a14c0, 5, 1;
L_0x27b1bf0 .part L_0x2803940, 5, 1;
L_0x27af680 .part L_0x27fdbb0, 5, 1;
L_0x27b1fc0 .part v0x26a5610_0, 0, 1;
L_0x27b1eb0 .part v0x26a5610_0, 1, 1;
L_0x27b2180 .part v0x26a5610_0, 2, 1;
L_0x27b4670 .part L_0x27a14c0, 6, 1;
L_0x27b47d0 .part L_0x2803940, 6, 1;
L_0x27b23a0 .part L_0x27fdbb0, 6, 1;
L_0x27b22b0 .part v0x26a5610_0, 0, 1;
L_0x27b4ad0 .part v0x26a5610_0, 1, 1;
L_0x27b4b70 .part v0x26a5610_0, 2, 1;
L_0x27b7080 .part L_0x27a14c0, 7, 1;
L_0x27b71e0 .part L_0x2803940, 7, 1;
L_0x27b4c10 .part L_0x27fdbb0, 7, 1;
L_0x27b4cb0 .part v0x26a5610_0, 0, 1;
L_0x27b7390 .part v0x26a5610_0, 1, 1;
L_0x27b7430 .part v0x26a5610_0, 2, 1;
L_0x27b9bd0 .part L_0x27a14c0, 8, 1;
L_0x27b9d30 .part L_0x2803940, 8, 1;
L_0x27b79a0 .part L_0x27fdbb0, 8, 1;
L_0x27b76a0 .part v0x26a5610_0, 0, 1;
L_0x27ba090 .part v0x26a5610_0, 1, 1;
L_0x27ba130 .part v0x26a5610_0, 2, 1;
L_0x27bc610 .part L_0x27a14c0, 9, 1;
L_0x27a6f60 .part L_0x2803940, 9, 1;
L_0x27ba3e0 .part L_0x27fdbb0, 9, 1;
L_0x27ba260 .part v0x26a5610_0, 0, 1;
L_0x27bcc70 .part v0x26a5610_0, 1, 1;
L_0x27bcd10 .part v0x26a5610_0, 2, 1;
L_0x27bf430 .part L_0x27a14c0, 10, 1;
L_0x27bf590 .part L_0x2803940, 10, 1;
L_0x27bf740 .part L_0x27fdbb0, 10, 1;
L_0x27bf7e0 .part v0x26a5610_0, 0, 1;
L_0x27bf880 .part v0x26a5610_0, 1, 1;
L_0x27bf920 .part v0x26a5610_0, 2, 1;
L_0x27c1e80 .part L_0x27a14c0, 11, 1;
L_0x27c1fe0 .part L_0x2803940, 11, 1;
L_0x27bfca0 .part L_0x27fdbb0, 11, 1;
L_0x27bfa50 .part v0x26a5610_0, 0, 1;
L_0x27bfaf0 .part v0x26a5610_0, 1, 1;
L_0x27c23d0 .part v0x26a5610_0, 2, 1;
L_0x27c48f0 .part L_0x27a14c0, 12, 1;
L_0x27c4a50 .part L_0x2803940, 12, 1;
L_0x27c2710 .part L_0x27fdbb0, 12, 1;
L_0x27c2500 .part v0x26a5610_0, 0, 1;
L_0x27c25a0 .part v0x26a5610_0, 1, 1;
L_0x27c4e70 .part v0x26a5610_0, 2, 1;
L_0x27c7310 .part L_0x27a14c0, 13, 1;
L_0x27c7470 .part L_0x2803940, 13, 1;
L_0x27b1da0 .part L_0x27fdbb0, 13, 1;
L_0x27c4f10 .part v0x26a5610_0, 0, 1;
L_0x27c4fb0 .part v0x26a5610_0, 1, 1;
L_0x27c5050 .part v0x26a5610_0, 2, 1;
L_0x27c9e80 .part L_0x27a14c0, 14, 1;
L_0x27c9fe0 .part L_0x2803940, 14, 1;
L_0x27c7830 .part L_0x27fdbb0, 14, 1;
L_0x27c78d0 .part v0x26a5610_0, 0, 1;
L_0x27c7970 .part v0x26a5610_0, 1, 1;
L_0x27c7a10 .part v0x26a5610_0, 2, 1;
L_0x27cc8c0 .part L_0x27a14c0, 15, 1;
L_0x27cca20 .part L_0x2803940, 15, 1;
L_0x27ca730 .part L_0x27fdbb0, 15, 1;
L_0x27b7500 .part v0x26a5610_0, 0, 1;
L_0x27cced0 .part v0x26a5610_0, 1, 1;
L_0x27ccf70 .part v0x26a5610_0, 2, 1;
L_0x27cf430 .part L_0x27a14c0, 16, 1;
L_0x27cf590 .part L_0x2803940, 16, 1;
L_0x27cf740 .part L_0x27fdbb0, 16, 1;
L_0x27cf870 .part v0x26a5610_0, 0, 1;
L_0x27cd010 .part v0x26a5610_0, 1, 1;
L_0x27cd0b0 .part v0x26a5610_0, 2, 1;
L_0x27d1e70 .part L_0x27a14c0, 17, 1;
L_0x27d1fd0 .part L_0x2803940, 17, 1;
L_0x27cf910 .part L_0x27fdbb0, 17, 1;
L_0x27cf9b0 .part v0x26a5610_0, 0, 1;
L_0x27cfa50 .part v0x26a5610_0, 1, 1;
L_0x27cfaf0 .part v0x26a5610_0, 2, 1;
L_0x27d48d0 .part L_0x27a14c0, 18, 1;
L_0x27d4a30 .part L_0x2803940, 18, 1;
L_0x27d26a0 .part L_0x27fdbb0, 18, 1;
L_0x27d2210 .part v0x26a5610_0, 0, 1;
L_0x27d22b0 .part v0x26a5610_0, 1, 1;
L_0x27d2350 .part v0x26a5610_0, 2, 1;
L_0x27d72e0 .part L_0x27a14c0, 19, 1;
L_0x27d7440 .part L_0x2803940, 19, 1;
L_0x27d4be0 .part L_0x27fdbb0, 19, 1;
L_0x27d4c80 .part v0x26a5610_0, 0, 1;
L_0x27d4d20 .part v0x26a5610_0, 1, 1;
L_0x27d4dc0 .part v0x26a5610_0, 2, 1;
L_0x27d9d20 .part L_0x27a14c0, 20, 1;
L_0x27d9e80 .part L_0x2803940, 20, 1;
L_0x27d75f0 .part L_0x27fdbb0, 20, 1;
L_0x27d7690 .part v0x26a5610_0, 0, 1;
L_0x27d7730 .part v0x26a5610_0, 1, 1;
L_0x27d77d0 .part v0x26a5610_0, 2, 1;
L_0x27dcc40 .part L_0x27a14c0, 21, 1;
L_0x27dcda0 .part L_0x2803940, 21, 1;
L_0x27dcf50 .part L_0x27fdbb0, 21, 1;
L_0x27dcff0 .part v0x26a5610_0, 0, 1;
L_0x27bcdb0 .part v0x26a5610_0, 1, 1;
L_0x27bce50 .part v0x26a5610_0, 2, 1;
L_0x27df6e0 .part L_0x27a14c0, 22, 1;
L_0x27df840 .part L_0x2803940, 22, 1;
L_0x27df9f0 .part L_0x27fdbb0, 22, 1;
L_0x27dfb20 .part v0x26a5610_0, 0, 1;
L_0x27dd090 .part v0x26a5610_0, 1, 1;
L_0x27dd130 .part v0x26a5610_0, 2, 1;
L_0x27e2190 .part L_0x27a14c0, 23, 1;
L_0x27e22f0 .part L_0x2803940, 23, 1;
L_0x27dfbc0 .part L_0x27fdbb0, 23, 1;
L_0x27dfc60 .part v0x26a5610_0, 0, 1;
L_0x27dfd00 .part v0x26a5610_0, 1, 1;
L_0x27dfda0 .part v0x26a5610_0, 2, 1;
L_0x27e4c00 .part L_0x27a14c0, 24, 1;
L_0x27e4d60 .part L_0x2803940, 24, 1;
L_0x27e2980 .part L_0x27fdbb0, 24, 1;
L_0x27e2530 .part v0x26a5610_0, 0, 1;
L_0x27e25d0 .part v0x26a5610_0, 1, 1;
L_0x27e2670 .part v0x26a5610_0, 2, 1;
L_0x27e7660 .part L_0x27a14c0, 25, 1;
L_0x27bc770 .part L_0x2803940, 25, 1;
L_0x27e4f10 .part L_0x27fdbb0, 25, 1;
L_0x27e4fb0 .part v0x26a5610_0, 0, 1;
L_0x27e5050 .part v0x26a5610_0, 1, 1;
L_0x27e50f0 .part v0x26a5610_0, 2, 1;
L_0x27ea380 .part L_0x27a14c0, 26, 1;
L_0x27ea4e0 .part L_0x2803940, 26, 1;
L_0x27ea690 .part L_0x27fdbb0, 26, 1;
L_0x27ea7c0 .part v0x26a5610_0, 0, 1;
L_0x27e7bd0 .part v0x26a5610_0, 1, 1;
L_0x27e7c70 .part v0x26a5610_0, 2, 1;
L_0x27ece00 .part L_0x27a14c0, 27, 1;
L_0x27ecf60 .part L_0x2803940, 27, 1;
L_0x27ea860 .part L_0x27fdbb0, 27, 1;
L_0x27ea900 .part v0x26a5610_0, 0, 1;
L_0x27ea9a0 .part v0x26a5610_0, 1, 1;
L_0x27eaa40 .part v0x26a5610_0, 2, 1;
L_0x27ef810 .part L_0x27a14c0, 28, 1;
L_0x27ef970 .part L_0x2803940, 28, 1;
L_0x27efb20 .part L_0x27fdbb0, 28, 1;
L_0x27efc50 .part v0x26a5610_0, 0, 1;
L_0x27ed110 .part v0x26a5610_0, 1, 1;
L_0x27ed1b0 .part v0x26a5610_0, 2, 1;
L_0x27f22a0 .part L_0x27a14c0, 29, 1;
L_0x27f2400 .part L_0x2803940, 29, 1;
L_0x27c7620 .part L_0x27fdbb0, 29, 1;
L_0x27c76c0 .part v0x26a5610_0, 0, 1;
L_0x27c7760 .part v0x26a5610_0, 1, 1;
L_0x27efcf0 .part v0x26a5610_0, 2, 1;
L_0x27f4ee0 .part L_0x27a14c0, 30, 1;
L_0x27f5040 .part L_0x2803940, 30, 1;
L_0x27f29c0 .part L_0x27fdbb0, 30, 1;
L_0x27f2a60 .part v0x26a5610_0, 0, 1;
L_0x27f2b00 .part v0x26a5610_0, 1, 1;
L_0x27f2ba0 .part v0x26a5610_0, 2, 1;
LS_0x27f7960_0_0 .concat8 [ 1 1 1 1], L_0x27a3fb0, L_0x27a6a10, L_0x27a9630, L_0x27ac080;
LS_0x27f7960_0_4 .concat8 [ 1 1 1 1], L_0x27aeb00, L_0x27b16a0, L_0x27b4280, L_0x27b6c90;
LS_0x27f7960_0_8 .concat8 [ 1 1 1 1], L_0x27b97e0, L_0x27bc220, L_0x27bf040, L_0x27c1a90;
LS_0x27f7960_0_12 .concat8 [ 1 1 1 1], L_0x27c4500, L_0x27c6f20, L_0x27c9a90, L_0x27cc4d0;
LS_0x27f7960_0_16 .concat8 [ 1 1 1 1], L_0x27cf040, L_0x27d1a80, L_0x27d44e0, L_0x27d6ef0;
LS_0x27f7960_0_20 .concat8 [ 1 1 1 1], L_0x27d9930, L_0x27dc850, L_0x27df2f0, L_0x27e1da0;
LS_0x27f7960_0_24 .concat8 [ 1 1 1 1], L_0x27e4810, L_0x27e7270, L_0x27e9f90, L_0x27eca10;
LS_0x27f7960_0_28 .concat8 [ 1 1 1 1], L_0x27ef420, L_0x27f1eb0, L_0x27f4af0, L_0x27f7570;
LS_0x27f7960_1_0 .concat8 [ 4 4 4 4], LS_0x27f7960_0_0, LS_0x27f7960_0_4, LS_0x27f7960_0_8, LS_0x27f7960_0_12;
LS_0x27f7960_1_4 .concat8 [ 4 4 4 4], LS_0x27f7960_0_16, LS_0x27f7960_0_20, LS_0x27f7960_0_24, LS_0x27f7960_0_28;
L_0x27f7960 .concat8 [ 16 16 0 0], LS_0x27f7960_1_0, LS_0x27f7960_1_4;
L_0x27f8580 .part L_0x27a14c0, 31, 1;
L_0x27f51f0 .part L_0x2803940, 31, 1;
L_0x27f2e90 .part L_0x27fdbb0, 31, 1;
L_0x27ca220 .part v0x26a5610_0, 0, 1;
L_0x27ca2c0 .part v0x26a5610_0, 1, 1;
L_0x27ca360 .part v0x26a5610_0, 2, 1;
L_0x27f5430 .part L_0x27f7960, 0, 1;
L_0x27f5680 .part L_0x27f7960, 1, 1;
L_0x27f8730 .part L_0x27f7960, 2, 1;
L_0x27f89b0 .part L_0x27f7960, 3, 1;
L_0x27f9650 .part L_0x27f7960, 4, 1;
L_0x27f90e0 .part L_0x27f7960, 5, 1;
L_0x27f9300 .part L_0x27f7960, 6, 1;
L_0x27f9570 .part L_0x27f7960, 7, 1;
L_0x27f9f60 .part L_0x27f7960, 8, 1;
L_0x27f97b0 .part L_0x27f7960, 9, 1;
L_0x27f99d0 .part L_0x27f7960, 10, 1;
L_0x27f9bf0 .part L_0x27f7960, 11, 1;
L_0x27fa7f0 .part L_0x27f7960, 12, 1;
L_0x27fa180 .part L_0x27f7960, 13, 1;
L_0x27fa3a0 .part L_0x27f7960, 14, 1;
L_0x27f9d40 .part L_0x27f7960, 15, 1;
L_0x27fb2b0 .part L_0x27f7960, 16, 1;
L_0x27faa10 .part L_0x27f7960, 17, 1;
L_0x27fac30 .part L_0x27f7960, 18, 1;
L_0x27fae50 .part L_0x27f7960, 19, 1;
L_0x27fbb80 .part L_0x27f7960, 20, 1;
L_0x27fb4d0 .part L_0x27f7960, 21, 1;
L_0x27fb6f0 .part L_0x27f7960, 22, 1;
L_0x27fb910 .part L_0x27f7960, 23, 1;
L_0x27fc400 .part L_0x27f7960, 24, 1;
L_0x27fbda0 .part L_0x27f7960, 25, 1;
L_0x27fbfc0 .part L_0x27f7960, 26, 1;
L_0x27fc1e0 .part L_0x27f7960, 27, 1;
L_0x27fcca0 .part L_0x27f7960, 28, 1;
L_0x27fc620 .part L_0x27f7960, 29, 1;
L_0x27fc840 .part L_0x27f7960, 30, 1;
LS_0x27fa500_0_0 .concat8 [ 1 1 1 1], L_0x27f7230, L_0x27f5570, L_0x27f8670, L_0x27f87d0;
LS_0x27fa500_0_4 .concat8 [ 1 1 1 1], L_0x27f8aa0, L_0x27f9020, L_0x27f9240, L_0x27f8890;
LS_0x27fa500_0_8 .concat8 [ 1 1 1 1], L_0x27f9ea0, L_0x27f96f0, L_0x27f9910, L_0x27f9b30;
LS_0x27fa500_0_12 .concat8 [ 1 1 1 1], L_0x27fa780, L_0x27fa0c0, L_0x27fa2e0, L_0x27f9460;
LS_0x27fa500_0_16 .concat8 [ 1 1 1 1], L_0x27fb1f0, L_0x27fa950, L_0x27fab70, L_0x27fad90;
LS_0x27fa500_0_20 .concat8 [ 1 1 1 1], L_0x27fbac0, L_0x27fb410, L_0x27fb630, L_0x27fb850;
LS_0x27fa500_0_24 .concat8 [ 1 1 1 1], L_0x27fb9b0, L_0x27fbce0, L_0x27fbf00, L_0x27fc120;
LS_0x27fa500_0_28 .concat8 [ 1 1 1 1], L_0x27fc280, L_0x27fc560, L_0x27fc780, L_0x27fe020;
LS_0x27fa500_1_0 .concat8 [ 4 4 4 4], LS_0x27fa500_0_0, LS_0x27fa500_0_4, LS_0x27fa500_0_8, LS_0x27fa500_0_12;
LS_0x27fa500_1_4 .concat8 [ 4 4 4 4], LS_0x27fa500_0_16, LS_0x27fa500_0_20, LS_0x27fa500_0_24, LS_0x27fa500_0_28;
L_0x27fa500 .concat8 [ 16 16 0 0], LS_0x27fa500_1_0, LS_0x27fa500_1_4;
L_0x27fb000 .part L_0x27f7960, 31, 1;
L_0x27fd960 .part v0x26a5610_0, 0, 1;
L_0x27fdac0 .part v0x26a5610_0, 0, 1;
LS_0x27fdbb0_0_0 .concat8 [ 1 1 1 1], L_0x27fdd70, L_0x27a2ea0, L_0x27a5660, L_0x27a8250;
LS_0x27fdbb0_0_4 .concat8 [ 1 1 1 1], L_0x27aad40, L_0x27ad720, L_0x27b02c0, L_0x27b2e30;
LS_0x27fdbb0_0_8 .concat8 [ 1 1 1 1], L_0x27b58b0, L_0x27b8390, L_0x27badd0, L_0x27bdba0;
LS_0x27fdbb0_0_12 .concat8 [ 1 1 1 1], L_0x27c06e0, L_0x27c3150, L_0x27c5b70, L_0x27c86e0;
LS_0x27fdbb0_0_16 .concat8 [ 1 1 1 1], L_0x27cb120, L_0x27cdc60, L_0x27d0630, L_0x27d3090;
LS_0x27fdbb0_0_20 .concat8 [ 1 1 1 1], L_0x27d5b10, L_0x27d8550, L_0x27db3b0, L_0x27dde50;
LS_0x27fdbb0_0_24 .concat8 [ 1 1 1 1], L_0x27e0900, L_0x27e3370, L_0x27e5dd0, L_0x27e8af0;
LS_0x27fdbb0_0_28 .concat8 [ 1 1 1 1], L_0x27eb5c0, L_0x27ee040, L_0x27f0ad0, L_0x27f3710;
LS_0x27fdbb0_0_32 .concat8 [ 1 0 0 0], L_0x27f6140;
LS_0x27fdbb0_1_0 .concat8 [ 4 4 4 4], LS_0x27fdbb0_0_0, LS_0x27fdbb0_0_4, LS_0x27fdbb0_0_8, LS_0x27fdbb0_0_12;
LS_0x27fdbb0_1_4 .concat8 [ 4 4 4 4], LS_0x27fdbb0_0_16, LS_0x27fdbb0_0_20, LS_0x27fdbb0_0_24, LS_0x27fdbb0_0_28;
LS_0x27fdbb0_1_8 .concat8 [ 1 0 0 0], LS_0x27fdbb0_0_32;
L_0x27fdbb0 .concat8 [ 16 16 1 0], LS_0x27fdbb0_1_0, LS_0x27fdbb0_1_4, LS_0x27fdbb0_1_8;
L_0x27fec20 .part L_0x27fdbb0, 32, 1;
L_0x27fe4f0 .part L_0x27fdbb0, 32, 1;
L_0x27ffb70 .part L_0x27a14c0, 31, 1;
L_0x27fed80 .part L_0x2803940, 31, 1;
L_0x27fee70 .part L_0x27f7960, 31, 1;
L_0x27fef60 .part v0x26a5610_0, 2, 1;
L_0x27ff2e0 .part v0x26a5610_0, 0, 1;
L_0x2800440 .part v0x26a5610_0, 1, 1;
L_0x28007a0 .part L_0x27f7960, 31, 1;
L_0x27ffcd0 .part/pv L_0x27ffd70, 0, 1, 32;
L_0x27ffed0 .part L_0x27f7960, 0, 1;
S_0x2627100 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x26272f0 .param/l "i" 0 3 165, +C4<00>;
S_0x26273d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2627100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27a2880/d .functor AND 1, L_0x27a43a0, L_0x27a4500, C4<1>, C4<1>;
L_0x27a2880 .delay 1 (40,40,40) L_0x27a2880/d;
L_0x27a28f0/d .functor NAND 1, L_0x27a43a0, L_0x27a4500, C4<1>, C4<1>;
L_0x27a28f0 .delay 1 (20,20,20) L_0x27a28f0/d;
L_0x27a2960/d .functor OR 1, L_0x27a43a0, L_0x27a4500, C4<0>, C4<0>;
L_0x27a2960 .delay 1 (40,40,40) L_0x27a2960/d;
L_0x27a2af0/d .functor NOR 1, L_0x27a43a0, L_0x27a4500, C4<0>, C4<0>;
L_0x27a2af0 .delay 1 (20,20,20) L_0x27a2af0/d;
L_0x27a2b60/d .functor XOR 1, L_0x27a43a0, L_0x27a4500, C4<0>, C4<0>;
L_0x27a2b60 .delay 1 (40,40,40) L_0x27a2b60/d;
L_0x27a2f10/d .functor NOT 1, L_0x27a4740, C4<0>, C4<0>, C4<0>;
L_0x27a2f10 .delay 1 (10,10,10) L_0x27a2f10/d;
L_0x27a2f80/d .functor NOT 1, L_0x27a47e0, C4<0>, C4<0>, C4<0>;
L_0x27a2f80 .delay 1 (10,10,10) L_0x27a2f80/d;
L_0x27a2ff0/d .functor NOT 1, L_0x27a4910, C4<0>, C4<0>, C4<0>;
L_0x27a2ff0 .delay 1 (10,10,10) L_0x27a2ff0/d;
L_0x27a3060/d .functor AND 1, L_0x27a2cb0, L_0x27a2f10, L_0x27a2f80, L_0x27a2ff0;
L_0x27a3060 .delay 1 (80,80,80) L_0x27a3060/d;
L_0x27a3210/d .functor AND 1, L_0x27a2cb0, L_0x27a4740, L_0x27a2f80, L_0x27a2ff0;
L_0x27a3210 .delay 1 (80,80,80) L_0x27a3210/d;
L_0x27a33c0/d .functor AND 1, L_0x27a2b60, L_0x27a2f10, L_0x27a47e0, L_0x27a2ff0;
L_0x27a33c0 .delay 1 (80,80,80) L_0x27a33c0/d;
L_0x27a3600/d .functor AND 1, L_0x27a2cb0, L_0x27a4740, L_0x27a47e0, L_0x27a2ff0;
L_0x27a3600 .delay 1 (80,80,80) L_0x27a3600/d;
L_0x27a37d0/d .functor AND 1, L_0x27a2880, L_0x27a2f10, L_0x27a2f80, L_0x27a4910;
L_0x27a37d0 .delay 1 (80,80,80) L_0x27a37d0/d;
L_0x27a3a30/d .functor AND 1, L_0x27a28f0, L_0x27a4740, L_0x27a2f80, L_0x27a4910;
L_0x27a3a30 .delay 1 (80,80,80) L_0x27a3a30/d;
L_0x27a3760/d .functor AND 1, L_0x27a2af0, L_0x27a2f10, L_0x27a47e0, L_0x27a4910;
L_0x27a3760 .delay 1 (80,80,80) L_0x27a3760/d;
L_0x27a3e10/d .functor AND 1, L_0x27a2960, L_0x27a4740, L_0x27a47e0, L_0x27a4910;
L_0x27a3e10 .delay 1 (80,80,80) L_0x27a3e10/d;
L_0x27a3fb0/0/0 .functor OR 1, L_0x27a3060, L_0x27a3210, L_0x27a33c0, L_0x27a37d0;
L_0x27a3fb0/0/4 .functor OR 1, L_0x27a3a30, L_0x27a3760, L_0x27a3e10, L_0x27a3600;
L_0x27a3fb0/d .functor OR 1, L_0x27a3fb0/0/0, L_0x27a3fb0/0/4, C4<0>, C4<0>;
L_0x27a3fb0 .delay 1 (160,160,160) L_0x27a3fb0/d;
v0x2628330_0 .net "a", 0 0, L_0x27a43a0;  1 drivers
v0x26283f0_0 .net "addSub", 0 0, L_0x27a2cb0;  1 drivers
v0x26284c0_0 .net "andRes", 0 0, L_0x27a2880;  1 drivers
v0x2628590_0 .net "b", 0 0, L_0x27a4500;  1 drivers
v0x2628660_0 .net "carryIn", 0 0, L_0x27a2a40;  1 drivers
v0x2628700_0 .net "carryOut", 0 0, L_0x27a2ea0;  1 drivers
v0x26287d0_0 .net "initialResult", 0 0, L_0x27a3fb0;  1 drivers
v0x2628870_0 .net "isAdd", 0 0, L_0x27a3060;  1 drivers
v0x2628910_0 .net "isAnd", 0 0, L_0x27a37d0;  1 drivers
v0x2628a40_0 .net "isNand", 0 0, L_0x27a3a30;  1 drivers
v0x2628ae0_0 .net "isNor", 0 0, L_0x27a3760;  1 drivers
v0x2628b80_0 .net "isOr", 0 0, L_0x27a3e10;  1 drivers
v0x2628c40_0 .net "isSLT", 0 0, L_0x27a3600;  1 drivers
v0x2628d00_0 .net "isSub", 0 0, L_0x27a3210;  1 drivers
v0x2628dc0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2628e90_0 .net "isXor", 0 0, L_0x27a33c0;  1 drivers
v0x2628f30_0 .net "nandRes", 0 0, L_0x27a28f0;  1 drivers
v0x26290e0_0 .net "norRes", 0 0, L_0x27a2af0;  1 drivers
v0x2629180_0 .net "orRes", 0 0, L_0x27a2960;  1 drivers
v0x2629220_0 .net "s0", 0 0, L_0x27a4740;  1 drivers
v0x26292c0_0 .net "s0inv", 0 0, L_0x27a2f10;  1 drivers
v0x2629380_0 .net "s1", 0 0, L_0x27a47e0;  1 drivers
v0x2629440_0 .net "s1inv", 0 0, L_0x27a2f80;  1 drivers
v0x2629500_0 .net "s2", 0 0, L_0x27a4910;  1 drivers
v0x26295c0_0 .net "s2inv", 0 0, L_0x27a2ff0;  1 drivers
v0x2629680_0 .net "xorRes", 0 0, L_0x27a2b60;  1 drivers
S_0x26276d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26273d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27a2bd0/d .functor XOR 1, L_0x27a4500, L_0x27fb160, C4<0>, C4<0>;
L_0x27a2bd0 .delay 1 (40,40,40) L_0x27a2bd0/d;
L_0x27a2c40/d .functor XOR 1, L_0x27a43a0, L_0x27a2bd0, C4<0>, C4<0>;
L_0x27a2c40 .delay 1 (40,40,40) L_0x27a2c40/d;
L_0x27a2cb0/d .functor XOR 1, L_0x27a2c40, L_0x27a2a40, C4<0>, C4<0>;
L_0x27a2cb0 .delay 1 (40,40,40) L_0x27a2cb0/d;
L_0x27a2d20/d .functor AND 1, L_0x27a43a0, L_0x27a2bd0, C4<1>, C4<1>;
L_0x27a2d20 .delay 1 (40,40,40) L_0x27a2d20/d;
L_0x27a29d0/d .functor AND 1, L_0x27a2c40, L_0x27a2a40, C4<1>, C4<1>;
L_0x27a29d0 .delay 1 (40,40,40) L_0x27a29d0/d;
L_0x27a2ea0/d .functor OR 1, L_0x27a2d20, L_0x27a29d0, C4<0>, C4<0>;
L_0x27a2ea0 .delay 1 (40,40,40) L_0x27a2ea0/d;
v0x26279a0_0 .net "AandB", 0 0, L_0x27a2d20;  1 drivers
v0x2627a80_0 .net "BxorSub", 0 0, L_0x27a2bd0;  1 drivers
v0x2627b40_0 .net "a", 0 0, L_0x27a43a0;  alias, 1 drivers
v0x2627c10_0 .net "b", 0 0, L_0x27a4500;  alias, 1 drivers
v0x2627cd0_0 .net "carryin", 0 0, L_0x27a2a40;  alias, 1 drivers
v0x2627de0_0 .net "carryout", 0 0, L_0x27a2ea0;  alias, 1 drivers
v0x2627ea0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2627f60_0 .net "res", 0 0, L_0x27a2cb0;  alias, 1 drivers
v0x2628020_0 .net "xAorB", 0 0, L_0x27a2c40;  1 drivers
v0x2628170_0 .net "xAorBandCin", 0 0, L_0x27a29d0;  1 drivers
S_0x2629860 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2629a20 .param/l "i" 0 3 165, +C4<01>;
S_0x2629ae0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2629860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27a4440/d .functor AND 1, L_0x27a6e00, L_0x27a7070, C4<1>, C4<1>;
L_0x27a4440 .delay 1 (40,40,40) L_0x27a4440/d;
L_0x27a4a00/d .functor NAND 1, L_0x27a6e00, L_0x27a7070, C4<1>, C4<1>;
L_0x27a4a00 .delay 1 (20,20,20) L_0x27a4a00/d;
L_0x27a4b60/d .functor OR 1, L_0x27a6e00, L_0x27a7070, C4<0>, C4<0>;
L_0x27a4b60 .delay 1 (40,40,40) L_0x27a4b60/d;
L_0x27a4cf0/d .functor NOR 1, L_0x27a6e00, L_0x27a7070, C4<0>, C4<0>;
L_0x27a4cf0 .delay 1 (20,20,20) L_0x27a4cf0/d;
L_0x27a4db0/d .functor XOR 1, L_0x27a6e00, L_0x27a7070, C4<0>, C4<0>;
L_0x27a4db0 .delay 1 (40,40,40) L_0x27a4db0/d;
L_0x27a5860/d .functor NOT 1, L_0x27a72b0, C4<0>, C4<0>, C4<0>;
L_0x27a5860 .delay 1 (10,10,10) L_0x27a5860/d;
L_0x27a59c0/d .functor NOT 1, L_0x27a7350, C4<0>, C4<0>, C4<0>;
L_0x27a59c0 .delay 1 (10,10,10) L_0x27a59c0/d;
L_0x27a5a80/d .functor NOT 1, L_0x27a73f0, C4<0>, C4<0>, C4<0>;
L_0x27a5a80 .delay 1 (10,10,10) L_0x27a5a80/d;
L_0x27a5c30/d .functor AND 1, L_0x27a5180, L_0x27a5860, L_0x27a59c0, L_0x27a5a80;
L_0x27a5c30 .delay 1 (80,80,80) L_0x27a5c30/d;
L_0x27a5de0/d .functor AND 1, L_0x27a5180, L_0x27a72b0, L_0x27a59c0, L_0x27a5a80;
L_0x27a5de0 .delay 1 (80,80,80) L_0x27a5de0/d;
L_0x27a5f90/d .functor AND 1, L_0x27a4db0, L_0x27a5860, L_0x27a7350, L_0x27a5a80;
L_0x27a5f90 .delay 1 (80,80,80) L_0x27a5f90/d;
L_0x27a6180/d .functor AND 1, L_0x27a5180, L_0x27a72b0, L_0x27a7350, L_0x27a5a80;
L_0x27a6180 .delay 1 (80,80,80) L_0x27a6180/d;
L_0x27a62b0/d .functor AND 1, L_0x27a4440, L_0x27a5860, L_0x27a59c0, L_0x27a73f0;
L_0x27a62b0 .delay 1 (80,80,80) L_0x27a62b0/d;
L_0x27a6510/d .functor AND 1, L_0x27a4a00, L_0x27a72b0, L_0x27a59c0, L_0x27a73f0;
L_0x27a6510 .delay 1 (80,80,80) L_0x27a6510/d;
L_0x27a6240/d .functor AND 1, L_0x27a4cf0, L_0x27a5860, L_0x27a7350, L_0x27a73f0;
L_0x27a6240 .delay 1 (80,80,80) L_0x27a6240/d;
L_0x27a6870/d .functor AND 1, L_0x27a4b60, L_0x27a72b0, L_0x27a7350, L_0x27a73f0;
L_0x27a6870 .delay 1 (80,80,80) L_0x27a6870/d;
L_0x27a6a10/0/0 .functor OR 1, L_0x27a5c30, L_0x27a5de0, L_0x27a5f90, L_0x27a62b0;
L_0x27a6a10/0/4 .functor OR 1, L_0x27a6510, L_0x27a6240, L_0x27a6870, L_0x27a6180;
L_0x27a6a10/d .functor OR 1, L_0x27a6a10/0/0, L_0x27a6a10/0/4, C4<0>, C4<0>;
L_0x27a6a10 .delay 1 (160,160,160) L_0x27a6a10/d;
v0x262aa30_0 .net "a", 0 0, L_0x27a6e00;  1 drivers
v0x262aaf0_0 .net "addSub", 0 0, L_0x27a5180;  1 drivers
v0x262ab90_0 .net "andRes", 0 0, L_0x27a4440;  1 drivers
v0x262ac60_0 .net "b", 0 0, L_0x27a7070;  1 drivers
v0x262ad30_0 .net "carryIn", 0 0, L_0x27a4c20;  1 drivers
v0x262add0_0 .net "carryOut", 0 0, L_0x27a5660;  1 drivers
v0x262aea0_0 .net "initialResult", 0 0, L_0x27a6a10;  1 drivers
v0x262af40_0 .net "isAdd", 0 0, L_0x27a5c30;  1 drivers
v0x262afe0_0 .net "isAnd", 0 0, L_0x27a62b0;  1 drivers
v0x262b110_0 .net "isNand", 0 0, L_0x27a6510;  1 drivers
v0x262b1b0_0 .net "isNor", 0 0, L_0x27a6240;  1 drivers
v0x262b250_0 .net "isOr", 0 0, L_0x27a6870;  1 drivers
v0x262b310_0 .net "isSLT", 0 0, L_0x27a6180;  1 drivers
v0x262b3d0_0 .net "isSub", 0 0, L_0x27a5de0;  1 drivers
v0x262b490_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x262b530_0 .net "isXor", 0 0, L_0x27a5f90;  1 drivers
v0x262b5f0_0 .net "nandRes", 0 0, L_0x27a4a00;  1 drivers
v0x262b7a0_0 .net "norRes", 0 0, L_0x27a4cf0;  1 drivers
v0x262b840_0 .net "orRes", 0 0, L_0x27a4b60;  1 drivers
v0x262b8e0_0 .net "s0", 0 0, L_0x27a72b0;  1 drivers
v0x262b980_0 .net "s0inv", 0 0, L_0x27a5860;  1 drivers
v0x262ba40_0 .net "s1", 0 0, L_0x27a7350;  1 drivers
v0x262bb00_0 .net "s1inv", 0 0, L_0x27a59c0;  1 drivers
v0x262bbc0_0 .net "s2", 0 0, L_0x27a73f0;  1 drivers
v0x262bc80_0 .net "s2inv", 0 0, L_0x27a5a80;  1 drivers
v0x262bd40_0 .net "xorRes", 0 0, L_0x27a4db0;  1 drivers
S_0x2629de0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2629ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27a4f10/d .functor XOR 1, L_0x27a7070, L_0x27fb160, C4<0>, C4<0>;
L_0x27a4f10 .delay 1 (40,40,40) L_0x27a4f10/d;
L_0x27a4fd0/d .functor XOR 1, L_0x27a6e00, L_0x27a4f10, C4<0>, C4<0>;
L_0x27a4fd0 .delay 1 (40,40,40) L_0x27a4fd0/d;
L_0x27a5180/d .functor XOR 1, L_0x27a4fd0, L_0x27a4c20, C4<0>, C4<0>;
L_0x27a5180 .delay 1 (40,40,40) L_0x27a5180/d;
L_0x27a5380/d .functor AND 1, L_0x27a6e00, L_0x27a4f10, C4<1>, C4<1>;
L_0x27a5380 .delay 1 (40,40,40) L_0x27a5380/d;
L_0x27a55f0/d .functor AND 1, L_0x27a4fd0, L_0x27a4c20, C4<1>, C4<1>;
L_0x27a55f0 .delay 1 (40,40,40) L_0x27a55f0/d;
L_0x27a5660/d .functor OR 1, L_0x27a5380, L_0x27a55f0, C4<0>, C4<0>;
L_0x27a5660 .delay 1 (40,40,40) L_0x27a5660/d;
v0x262a070_0 .net "AandB", 0 0, L_0x27a5380;  1 drivers
v0x262a150_0 .net "BxorSub", 0 0, L_0x27a4f10;  1 drivers
v0x262a210_0 .net "a", 0 0, L_0x27a6e00;  alias, 1 drivers
v0x262a2e0_0 .net "b", 0 0, L_0x27a7070;  alias, 1 drivers
v0x262a3a0_0 .net "carryin", 0 0, L_0x27a4c20;  alias, 1 drivers
v0x262a4b0_0 .net "carryout", 0 0, L_0x27a5660;  alias, 1 drivers
v0x262a570_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x262a660_0 .net "res", 0 0, L_0x27a5180;  alias, 1 drivers
v0x262a720_0 .net "xAorB", 0 0, L_0x27a4fd0;  1 drivers
v0x262a870_0 .net "xAorBandCin", 0 0, L_0x27a55f0;  1 drivers
S_0x262bf20 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x262c110 .param/l "i" 0 3 165, +C4<010>;
S_0x262c1b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x262bf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27a4880/d .functor AND 1, L_0x27a9a20, L_0x27a9b80, C4<1>, C4<1>;
L_0x27a4880 .delay 1 (40,40,40) L_0x27a4880/d;
L_0x27a7640/d .functor NAND 1, L_0x27a9a20, L_0x27a9b80, C4<1>, C4<1>;
L_0x27a7640 .delay 1 (20,20,20) L_0x27a7640/d;
L_0x27a77a0/d .functor OR 1, L_0x27a9a20, L_0x27a9b80, C4<0>, C4<0>;
L_0x27a77a0 .delay 1 (40,40,40) L_0x27a77a0/d;
L_0x27a7930/d .functor NOR 1, L_0x27a9a20, L_0x27a9b80, C4<0>, C4<0>;
L_0x27a7930 .delay 1 (20,20,20) L_0x27a7930/d;
L_0x27a79f0/d .functor XOR 1, L_0x27a9a20, L_0x27a9b80, C4<0>, C4<0>;
L_0x27a79f0 .delay 1 (40,40,40) L_0x27a79f0/d;
L_0x27a8450/d .functor NOT 1, L_0x27a9dd0, C4<0>, C4<0>, C4<0>;
L_0x27a8450 .delay 1 (10,10,10) L_0x27a8450/d;
L_0x27a85b0/d .functor NOT 1, L_0x27a9f00, C4<0>, C4<0>, C4<0>;
L_0x27a85b0 .delay 1 (10,10,10) L_0x27a85b0/d;
L_0x27a8670/d .functor NOT 1, L_0x27a9fa0, C4<0>, C4<0>, C4<0>;
L_0x27a8670 .delay 1 (10,10,10) L_0x27a8670/d;
L_0x27a8820/d .functor AND 1, L_0x27a7d70, L_0x27a8450, L_0x27a85b0, L_0x27a8670;
L_0x27a8820 .delay 1 (80,80,80) L_0x27a8820/d;
L_0x27a89d0/d .functor AND 1, L_0x27a7d70, L_0x27a9dd0, L_0x27a85b0, L_0x27a8670;
L_0x27a89d0 .delay 1 (80,80,80) L_0x27a89d0/d;
L_0x27a8b80/d .functor AND 1, L_0x27a79f0, L_0x27a8450, L_0x27a9f00, L_0x27a8670;
L_0x27a8b80 .delay 1 (80,80,80) L_0x27a8b80/d;
L_0x27a8d70/d .functor AND 1, L_0x27a7d70, L_0x27a9dd0, L_0x27a9f00, L_0x27a8670;
L_0x27a8d70 .delay 1 (80,80,80) L_0x27a8d70/d;
L_0x27a8ea0/d .functor AND 1, L_0x27a4880, L_0x27a8450, L_0x27a85b0, L_0x27a9fa0;
L_0x27a8ea0 .delay 1 (80,80,80) L_0x27a8ea0/d;
L_0x27a9100/d .functor AND 1, L_0x27a7640, L_0x27a9dd0, L_0x27a85b0, L_0x27a9fa0;
L_0x27a9100 .delay 1 (80,80,80) L_0x27a9100/d;
L_0x27a8e30/d .functor AND 1, L_0x27a7930, L_0x27a8450, L_0x27a9f00, L_0x27a9fa0;
L_0x27a8e30 .delay 1 (80,80,80) L_0x27a8e30/d;
L_0x27a9460/d .functor AND 1, L_0x27a77a0, L_0x27a9dd0, L_0x27a9f00, L_0x27a9fa0;
L_0x27a9460 .delay 1 (80,80,80) L_0x27a9460/d;
L_0x27a9630/0/0 .functor OR 1, L_0x27a8820, L_0x27a89d0, L_0x27a8b80, L_0x27a8ea0;
L_0x27a9630/0/4 .functor OR 1, L_0x27a9100, L_0x27a8e30, L_0x27a9460, L_0x27a8d70;
L_0x27a9630/d .functor OR 1, L_0x27a9630/0/0, L_0x27a9630/0/4, C4<0>, C4<0>;
L_0x27a9630 .delay 1 (160,160,160) L_0x27a9630/d;
v0x262d140_0 .net "a", 0 0, L_0x27a9a20;  1 drivers
v0x262d200_0 .net "addSub", 0 0, L_0x27a7d70;  1 drivers
v0x262d2d0_0 .net "andRes", 0 0, L_0x27a4880;  1 drivers
v0x262d3a0_0 .net "b", 0 0, L_0x27a9b80;  1 drivers
v0x262d470_0 .net "carryIn", 0 0, L_0x27a9d30;  1 drivers
v0x262d510_0 .net "carryOut", 0 0, L_0x27a8250;  1 drivers
v0x262d5e0_0 .net "initialResult", 0 0, L_0x27a9630;  1 drivers
v0x262d680_0 .net "isAdd", 0 0, L_0x27a8820;  1 drivers
v0x262d720_0 .net "isAnd", 0 0, L_0x27a8ea0;  1 drivers
v0x262d850_0 .net "isNand", 0 0, L_0x27a9100;  1 drivers
v0x262d8f0_0 .net "isNor", 0 0, L_0x27a8e30;  1 drivers
v0x262d990_0 .net "isOr", 0 0, L_0x27a9460;  1 drivers
v0x262da50_0 .net "isSLT", 0 0, L_0x27a8d70;  1 drivers
v0x262db10_0 .net "isSub", 0 0, L_0x27a89d0;  1 drivers
v0x262dbd0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x262dc70_0 .net "isXor", 0 0, L_0x27a8b80;  1 drivers
v0x262dd30_0 .net "nandRes", 0 0, L_0x27a7640;  1 drivers
v0x262dee0_0 .net "norRes", 0 0, L_0x27a7930;  1 drivers
v0x262df80_0 .net "orRes", 0 0, L_0x27a77a0;  1 drivers
v0x262e020_0 .net "s0", 0 0, L_0x27a9dd0;  1 drivers
v0x262e0c0_0 .net "s0inv", 0 0, L_0x27a8450;  1 drivers
v0x262e180_0 .net "s1", 0 0, L_0x27a9f00;  1 drivers
v0x262e240_0 .net "s1inv", 0 0, L_0x27a85b0;  1 drivers
v0x262e300_0 .net "s2", 0 0, L_0x27a9fa0;  1 drivers
v0x262e3c0_0 .net "s2inv", 0 0, L_0x27a8670;  1 drivers
v0x262e480_0 .net "xorRes", 0 0, L_0x27a79f0;  1 drivers
S_0x262c4b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x262c1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27a7b50/d .functor XOR 1, L_0x27a9b80, L_0x27fb160, C4<0>, C4<0>;
L_0x27a7b50 .delay 1 (40,40,40) L_0x27a7b50/d;
L_0x27a7c10/d .functor XOR 1, L_0x27a9a20, L_0x27a7b50, C4<0>, C4<0>;
L_0x27a7c10 .delay 1 (40,40,40) L_0x27a7c10/d;
L_0x27a7d70/d .functor XOR 1, L_0x27a7c10, L_0x27a9d30, C4<0>, C4<0>;
L_0x27a7d70 .delay 1 (40,40,40) L_0x27a7d70/d;
L_0x27a7f70/d .functor AND 1, L_0x27a9a20, L_0x27a7b50, C4<1>, C4<1>;
L_0x27a7f70 .delay 1 (40,40,40) L_0x27a7f70/d;
L_0x27a81e0/d .functor AND 1, L_0x27a7c10, L_0x27a9d30, C4<1>, C4<1>;
L_0x27a81e0 .delay 1 (40,40,40) L_0x27a81e0/d;
L_0x27a8250/d .functor OR 1, L_0x27a7f70, L_0x27a81e0, C4<0>, C4<0>;
L_0x27a8250 .delay 1 (40,40,40) L_0x27a8250/d;
v0x262c740_0 .net "AandB", 0 0, L_0x27a7f70;  1 drivers
v0x262c820_0 .net "BxorSub", 0 0, L_0x27a7b50;  1 drivers
v0x262c8e0_0 .net "a", 0 0, L_0x27a9a20;  alias, 1 drivers
v0x262c9b0_0 .net "b", 0 0, L_0x27a9b80;  alias, 1 drivers
v0x262ca70_0 .net "carryin", 0 0, L_0x27a9d30;  alias, 1 drivers
v0x262cb80_0 .net "carryout", 0 0, L_0x27a8250;  alias, 1 drivers
v0x262cc40_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x262cd70_0 .net "res", 0 0, L_0x27a7d70;  alias, 1 drivers
v0x262ce30_0 .net "xAorB", 0 0, L_0x27a7c10;  1 drivers
v0x262cf80_0 .net "xAorBandCin", 0 0, L_0x27a81e0;  1 drivers
S_0x262e660 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x262a610 .param/l "i" 0 3 165, +C4<011>;
S_0x262e890 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x262e660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27a6ea0/d .functor AND 1, L_0x27ac470, L_0x27ac5d0, C4<1>, C4<1>;
L_0x27a6ea0 .delay 1 (40,40,40) L_0x27a6ea0/d;
L_0x27aa0e0/d .functor NAND 1, L_0x27ac470, L_0x27ac5d0, C4<1>, C4<1>;
L_0x27aa0e0 .delay 1 (20,20,20) L_0x27aa0e0/d;
L_0x27aa240/d .functor OR 1, L_0x27ac470, L_0x27ac5d0, C4<0>, C4<0>;
L_0x27aa240 .delay 1 (40,40,40) L_0x27aa240/d;
L_0x27aa3d0/d .functor NOR 1, L_0x27ac470, L_0x27ac5d0, C4<0>, C4<0>;
L_0x27aa3d0 .delay 1 (20,20,20) L_0x27aa3d0/d;
L_0x27aa490/d .functor XOR 1, L_0x27ac470, L_0x27ac5d0, C4<0>, C4<0>;
L_0x27aa490 .delay 1 (40,40,40) L_0x27aa490/d;
L_0x27aaf40/d .functor NOT 1, L_0x27ac8c0, C4<0>, C4<0>, C4<0>;
L_0x27aaf40 .delay 1 (10,10,10) L_0x27aaf40/d;
L_0x27ab0a0/d .functor NOT 1, L_0x27ac780, C4<0>, C4<0>, C4<0>;
L_0x27ab0a0 .delay 1 (10,10,10) L_0x27ab0a0/d;
L_0x27ab160/d .functor NOT 1, L_0x27aca20, C4<0>, C4<0>, C4<0>;
L_0x27ab160 .delay 1 (10,10,10) L_0x27ab160/d;
L_0x27ab310/d .functor AND 1, L_0x27aa860, L_0x27aaf40, L_0x27ab0a0, L_0x27ab160;
L_0x27ab310 .delay 1 (80,80,80) L_0x27ab310/d;
L_0x27ab4c0/d .functor AND 1, L_0x27aa860, L_0x27ac8c0, L_0x27ab0a0, L_0x27ab160;
L_0x27ab4c0 .delay 1 (80,80,80) L_0x27ab4c0/d;
L_0x27ab670/d .functor AND 1, L_0x27aa490, L_0x27aaf40, L_0x27ac780, L_0x27ab160;
L_0x27ab670 .delay 1 (80,80,80) L_0x27ab670/d;
L_0x27ab860/d .functor AND 1, L_0x27aa860, L_0x27ac8c0, L_0x27ac780, L_0x27ab160;
L_0x27ab860 .delay 1 (80,80,80) L_0x27ab860/d;
L_0x27ab990/d .functor AND 1, L_0x27a6ea0, L_0x27aaf40, L_0x27ab0a0, L_0x27aca20;
L_0x27ab990 .delay 1 (80,80,80) L_0x27ab990/d;
L_0x27abbf0/d .functor AND 1, L_0x27aa0e0, L_0x27ac8c0, L_0x27ab0a0, L_0x27aca20;
L_0x27abbf0 .delay 1 (80,80,80) L_0x27abbf0/d;
L_0x27ab920/d .functor AND 1, L_0x27aa3d0, L_0x27aaf40, L_0x27ac780, L_0x27aca20;
L_0x27ab920 .delay 1 (80,80,80) L_0x27ab920/d;
L_0x27abf80/d .functor AND 1, L_0x27aa240, L_0x27ac8c0, L_0x27ac780, L_0x27aca20;
L_0x27abf80 .delay 1 (80,80,80) L_0x27abf80/d;
L_0x27ac080/0/0 .functor OR 1, L_0x27ab310, L_0x27ab4c0, L_0x27ab670, L_0x27ab990;
L_0x27ac080/0/4 .functor OR 1, L_0x27abbf0, L_0x27ab920, L_0x27abf80, L_0x27ab860;
L_0x27ac080/d .functor OR 1, L_0x27ac080/0/0, L_0x27ac080/0/4, C4<0>, C4<0>;
L_0x27ac080 .delay 1 (160,160,160) L_0x27ac080/d;
v0x262f790_0 .net "a", 0 0, L_0x27ac470;  1 drivers
v0x262f850_0 .net "addSub", 0 0, L_0x27aa860;  1 drivers
v0x262f920_0 .net "andRes", 0 0, L_0x27a6ea0;  1 drivers
v0x262f9f0_0 .net "b", 0 0, L_0x27ac5d0;  1 drivers
v0x262fac0_0 .net "carryIn", 0 0, L_0x27aa040;  1 drivers
v0x262fb60_0 .net "carryOut", 0 0, L_0x27aad40;  1 drivers
v0x262fc30_0 .net "initialResult", 0 0, L_0x27ac080;  1 drivers
v0x262fcd0_0 .net "isAdd", 0 0, L_0x27ab310;  1 drivers
v0x262fd70_0 .net "isAnd", 0 0, L_0x27ab990;  1 drivers
v0x262fea0_0 .net "isNand", 0 0, L_0x27abbf0;  1 drivers
v0x262ff40_0 .net "isNor", 0 0, L_0x27ab920;  1 drivers
v0x262ffe0_0 .net "isOr", 0 0, L_0x27abf80;  1 drivers
v0x26300a0_0 .net "isSLT", 0 0, L_0x27ab860;  1 drivers
v0x2630160_0 .net "isSub", 0 0, L_0x27ab4c0;  1 drivers
v0x2630220_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x26302c0_0 .net "isXor", 0 0, L_0x27ab670;  1 drivers
v0x2630380_0 .net "nandRes", 0 0, L_0x27aa0e0;  1 drivers
v0x2630530_0 .net "norRes", 0 0, L_0x27aa3d0;  1 drivers
v0x26305d0_0 .net "orRes", 0 0, L_0x27aa240;  1 drivers
v0x2630670_0 .net "s0", 0 0, L_0x27ac8c0;  1 drivers
v0x2630710_0 .net "s0inv", 0 0, L_0x27aaf40;  1 drivers
v0x26307d0_0 .net "s1", 0 0, L_0x27ac780;  1 drivers
v0x2630890_0 .net "s1inv", 0 0, L_0x27ab0a0;  1 drivers
v0x2630950_0 .net "s2", 0 0, L_0x27aca20;  1 drivers
v0x2630a10_0 .net "s2inv", 0 0, L_0x27ab160;  1 drivers
v0x2630ad0_0 .net "xorRes", 0 0, L_0x27aa490;  1 drivers
S_0x262eb90 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x262e890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27aa5f0/d .functor XOR 1, L_0x27ac5d0, L_0x27fb160, C4<0>, C4<0>;
L_0x27aa5f0 .delay 1 (40,40,40) L_0x27aa5f0/d;
L_0x27aa6b0/d .functor XOR 1, L_0x27ac470, L_0x27aa5f0, C4<0>, C4<0>;
L_0x27aa6b0 .delay 1 (40,40,40) L_0x27aa6b0/d;
L_0x27aa860/d .functor XOR 1, L_0x27aa6b0, L_0x27aa040, C4<0>, C4<0>;
L_0x27aa860 .delay 1 (40,40,40) L_0x27aa860/d;
L_0x27aaa60/d .functor AND 1, L_0x27ac470, L_0x27aa5f0, C4<1>, C4<1>;
L_0x27aaa60 .delay 1 (40,40,40) L_0x27aaa60/d;
L_0x27aacd0/d .functor AND 1, L_0x27aa6b0, L_0x27aa040, C4<1>, C4<1>;
L_0x27aacd0 .delay 1 (40,40,40) L_0x27aacd0/d;
L_0x27aad40/d .functor OR 1, L_0x27aaa60, L_0x27aacd0, C4<0>, C4<0>;
L_0x27aad40 .delay 1 (40,40,40) L_0x27aad40/d;
v0x262ee20_0 .net "AandB", 0 0, L_0x27aaa60;  1 drivers
v0x262ef00_0 .net "BxorSub", 0 0, L_0x27aa5f0;  1 drivers
v0x262efc0_0 .net "a", 0 0, L_0x27ac470;  alias, 1 drivers
v0x262f090_0 .net "b", 0 0, L_0x27ac5d0;  alias, 1 drivers
v0x262f150_0 .net "carryin", 0 0, L_0x27aa040;  alias, 1 drivers
v0x262f260_0 .net "carryout", 0 0, L_0x27aad40;  alias, 1 drivers
v0x262f320_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x262f3c0_0 .net "res", 0 0, L_0x27aa860;  alias, 1 drivers
v0x262f480_0 .net "xAorB", 0 0, L_0x27aa6b0;  1 drivers
v0x262f5d0_0 .net "xAorBandCin", 0 0, L_0x27aacd0;  1 drivers
S_0x2630cb0 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2630ec0 .param/l "i" 0 3 165, +C4<0100>;
S_0x2630f80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2630cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27ac510/d .functor AND 1, L_0x27aeef0, L_0x27af050, C4<1>, C4<1>;
L_0x27ac510 .delay 1 (40,40,40) L_0x27ac510/d;
L_0x279fd40/d .functor NAND 1, L_0x27aeef0, L_0x27af050, C4<1>, C4<1>;
L_0x279fd40 .delay 1 (20,20,20) L_0x279fd40/d;
L_0x27acbe0/d .functor OR 1, L_0x27aeef0, L_0x27af050, C4<0>, C4<0>;
L_0x27acbe0 .delay 1 (40,40,40) L_0x27acbe0/d;
L_0x27acdd0/d .functor NOR 1, L_0x27aeef0, L_0x27af050, C4<0>, C4<0>;
L_0x27acdd0 .delay 1 (20,20,20) L_0x27acdd0/d;
L_0x27ace90/d .functor XOR 1, L_0x27aeef0, L_0x27af050, C4<0>, C4<0>;
L_0x27ace90 .delay 1 (40,40,40) L_0x27ace90/d;
L_0x27ad920/d .functor NOT 1, L_0x27af2e0, C4<0>, C4<0>, C4<0>;
L_0x27ad920 .delay 1 (10,10,10) L_0x27ad920/d;
L_0x2632580/d .functor NOT 1, L_0x27af200, C4<0>, C4<0>, C4<0>;
L_0x2632580 .delay 1 (10,10,10) L_0x2632580/d;
L_0x27adad0/d .functor NOT 1, L_0x27a7490, C4<0>, C4<0>, C4<0>;
L_0x27adad0 .delay 1 (10,10,10) L_0x27adad0/d;
L_0x27adc80/d .functor AND 1, L_0x27ad260, L_0x27ad920, L_0x2632580, L_0x27adad0;
L_0x27adc80 .delay 1 (80,80,80) L_0x27adc80/d;
L_0x27ade30/d .functor AND 1, L_0x27ad260, L_0x27af2e0, L_0x2632580, L_0x27adad0;
L_0x27ade30 .delay 1 (80,80,80) L_0x27ade30/d;
L_0x27ae040/d .functor AND 1, L_0x27ace90, L_0x27ad920, L_0x27af200, L_0x27adad0;
L_0x27ae040 .delay 1 (80,80,80) L_0x27ae040/d;
L_0x27ae220/d .functor AND 1, L_0x27ad260, L_0x27af2e0, L_0x27af200, L_0x27adad0;
L_0x27ae220 .delay 1 (80,80,80) L_0x27ae220/d;
L_0x27ae3f0/d .functor AND 1, L_0x27ac510, L_0x27ad920, L_0x2632580, L_0x27a7490;
L_0x27ae3f0 .delay 1 (80,80,80) L_0x27ae3f0/d;
L_0x27ae5d0/d .functor AND 1, L_0x279fd40, L_0x27af2e0, L_0x2632580, L_0x27a7490;
L_0x27ae5d0 .delay 1 (80,80,80) L_0x27ae5d0/d;
L_0x27ae380/d .functor AND 1, L_0x27acdd0, L_0x27ad920, L_0x27af200, L_0x27a7490;
L_0x27ae380 .delay 1 (80,80,80) L_0x27ae380/d;
L_0x27ae960/d .functor AND 1, L_0x27acbe0, L_0x27af2e0, L_0x27af200, L_0x27a7490;
L_0x27ae960 .delay 1 (80,80,80) L_0x27ae960/d;
L_0x27aeb00/0/0 .functor OR 1, L_0x27adc80, L_0x27ade30, L_0x27ae040, L_0x27ae3f0;
L_0x27aeb00/0/4 .functor OR 1, L_0x27ae5d0, L_0x27ae380, L_0x27ae960, L_0x27ae220;
L_0x27aeb00/d .functor OR 1, L_0x27aeb00/0/0, L_0x27aeb00/0/4, C4<0>, C4<0>;
L_0x27aeb00 .delay 1 (160,160,160) L_0x27aeb00/d;
v0x2631ee0_0 .net "a", 0 0, L_0x27aeef0;  1 drivers
v0x2631fa0_0 .net "addSub", 0 0, L_0x27ad260;  1 drivers
v0x2632070_0 .net "andRes", 0 0, L_0x27ac510;  1 drivers
v0x2632140_0 .net "b", 0 0, L_0x27af050;  1 drivers
v0x2632210_0 .net "carryIn", 0 0, L_0x27acac0;  1 drivers
v0x26322b0_0 .net "carryOut", 0 0, L_0x27ad720;  1 drivers
v0x2632380_0 .net "initialResult", 0 0, L_0x27aeb00;  1 drivers
v0x2632420_0 .net "isAdd", 0 0, L_0x27adc80;  1 drivers
v0x26324c0_0 .net "isAnd", 0 0, L_0x27ae3f0;  1 drivers
v0x26325f0_0 .net "isNand", 0 0, L_0x27ae5d0;  1 drivers
v0x2632690_0 .net "isNor", 0 0, L_0x27ae380;  1 drivers
v0x2632730_0 .net "isOr", 0 0, L_0x27ae960;  1 drivers
v0x26327f0_0 .net "isSLT", 0 0, L_0x27ae220;  1 drivers
v0x26328b0_0 .net "isSub", 0 0, L_0x27ade30;  1 drivers
v0x2632970_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2632a10_0 .net "isXor", 0 0, L_0x27ae040;  1 drivers
v0x2632ad0_0 .net "nandRes", 0 0, L_0x279fd40;  1 drivers
v0x2632c80_0 .net "norRes", 0 0, L_0x27acdd0;  1 drivers
v0x2632d20_0 .net "orRes", 0 0, L_0x27acbe0;  1 drivers
v0x2632dc0_0 .net "s0", 0 0, L_0x27af2e0;  1 drivers
v0x2632e60_0 .net "s0inv", 0 0, L_0x27ad920;  1 drivers
v0x2632f20_0 .net "s1", 0 0, L_0x27af200;  1 drivers
v0x2632fe0_0 .net "s1inv", 0 0, L_0x2632580;  1 drivers
v0x26330a0_0 .net "s2", 0 0, L_0x27a7490;  1 drivers
v0x2633160_0 .net "s2inv", 0 0, L_0x27adad0;  1 drivers
v0x2633220_0 .net "xorRes", 0 0, L_0x27ace90;  1 drivers
S_0x2631280 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2630f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27acff0/d .functor XOR 1, L_0x27af050, L_0x27fb160, C4<0>, C4<0>;
L_0x27acff0 .delay 1 (40,40,40) L_0x27acff0/d;
L_0x27ad0b0/d .functor XOR 1, L_0x27aeef0, L_0x27acff0, C4<0>, C4<0>;
L_0x27ad0b0 .delay 1 (40,40,40) L_0x27ad0b0/d;
L_0x27ad260/d .functor XOR 1, L_0x27ad0b0, L_0x27acac0, C4<0>, C4<0>;
L_0x27ad260 .delay 1 (40,40,40) L_0x27ad260/d;
L_0x27ad460/d .functor AND 1, L_0x27aeef0, L_0x27acff0, C4<1>, C4<1>;
L_0x27ad460 .delay 1 (40,40,40) L_0x27ad460/d;
L_0x27acc50/d .functor AND 1, L_0x27ad0b0, L_0x27acac0, C4<1>, C4<1>;
L_0x27acc50 .delay 1 (40,40,40) L_0x27acc50/d;
L_0x27ad720/d .functor OR 1, L_0x27ad460, L_0x27acc50, C4<0>, C4<0>;
L_0x27ad720 .delay 1 (40,40,40) L_0x27ad720/d;
v0x2631510_0 .net "AandB", 0 0, L_0x27ad460;  1 drivers
v0x26315f0_0 .net "BxorSub", 0 0, L_0x27acff0;  1 drivers
v0x26316b0_0 .net "a", 0 0, L_0x27aeef0;  alias, 1 drivers
v0x2631750_0 .net "b", 0 0, L_0x27af050;  alias, 1 drivers
v0x2631810_0 .net "carryin", 0 0, L_0x27acac0;  alias, 1 drivers
v0x2631920_0 .net "carryout", 0 0, L_0x27ad720;  alias, 1 drivers
v0x26319e0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2631b90_0 .net "res", 0 0, L_0x27ad260;  alias, 1 drivers
v0x2631c30_0 .net "xAorB", 0 0, L_0x27ad0b0;  1 drivers
v0x2631d60_0 .net "xAorBandCin", 0 0, L_0x27acc50;  1 drivers
S_0x2633400 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x26335c0 .param/l "i" 0 3 165, +C4<0101>;
S_0x2633680 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2633400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27aef90/d .functor AND 1, L_0x27b1a90, L_0x27b1bf0, C4<1>, C4<1>;
L_0x27aef90 .delay 1 (40,40,40) L_0x27aef90/d;
L_0x27ae7c0/d .functor NAND 1, L_0x27b1a90, L_0x27b1bf0, C4<1>, C4<1>;
L_0x27ae7c0 .delay 1 (20,20,20) L_0x27ae7c0/d;
L_0x27af780/d .functor OR 1, L_0x27b1a90, L_0x27b1bf0, C4<0>, C4<0>;
L_0x27af780 .delay 1 (40,40,40) L_0x27af780/d;
L_0x27af970/d .functor NOR 1, L_0x27b1a90, L_0x27b1bf0, C4<0>, C4<0>;
L_0x27af970 .delay 1 (20,20,20) L_0x27af970/d;
L_0x27afa30/d .functor XOR 1, L_0x27b1a90, L_0x27b1bf0, C4<0>, C4<0>;
L_0x27afa30 .delay 1 (40,40,40) L_0x27afa30/d;
L_0x27b04c0/d .functor NOT 1, L_0x27b1fc0, C4<0>, C4<0>, C4<0>;
L_0x27b04c0 .delay 1 (10,10,10) L_0x27b04c0/d;
L_0x2634c20/d .functor NOT 1, L_0x27b1eb0, C4<0>, C4<0>, C4<0>;
L_0x2634c20 .delay 1 (10,10,10) L_0x2634c20/d;
L_0x27b0670/d .functor NOT 1, L_0x27b2180, C4<0>, C4<0>, C4<0>;
L_0x27b0670 .delay 1 (10,10,10) L_0x27b0670/d;
L_0x27b0820/d .functor AND 1, L_0x27afe00, L_0x27b04c0, L_0x2634c20, L_0x27b0670;
L_0x27b0820 .delay 1 (80,80,80) L_0x27b0820/d;
L_0x27b09d0/d .functor AND 1, L_0x27afe00, L_0x27b1fc0, L_0x2634c20, L_0x27b0670;
L_0x27b09d0 .delay 1 (80,80,80) L_0x27b09d0/d;
L_0x27b0be0/d .functor AND 1, L_0x27afa30, L_0x27b04c0, L_0x27b1eb0, L_0x27b0670;
L_0x27b0be0 .delay 1 (80,80,80) L_0x27b0be0/d;
L_0x27b0dc0/d .functor AND 1, L_0x27afe00, L_0x27b1fc0, L_0x27b1eb0, L_0x27b0670;
L_0x27b0dc0 .delay 1 (80,80,80) L_0x27b0dc0/d;
L_0x27b0f90/d .functor AND 1, L_0x27aef90, L_0x27b04c0, L_0x2634c20, L_0x27b2180;
L_0x27b0f90 .delay 1 (80,80,80) L_0x27b0f90/d;
L_0x27b1170/d .functor AND 1, L_0x27ae7c0, L_0x27b1fc0, L_0x2634c20, L_0x27b2180;
L_0x27b1170 .delay 1 (80,80,80) L_0x27b1170/d;
L_0x27b0f20/d .functor AND 1, L_0x27af970, L_0x27b04c0, L_0x27b1eb0, L_0x27b2180;
L_0x27b0f20 .delay 1 (80,80,80) L_0x27b0f20/d;
L_0x27b1500/d .functor AND 1, L_0x27af780, L_0x27b1fc0, L_0x27b1eb0, L_0x27b2180;
L_0x27b1500 .delay 1 (80,80,80) L_0x27b1500/d;
L_0x27b16a0/0/0 .functor OR 1, L_0x27b0820, L_0x27b09d0, L_0x27b0be0, L_0x27b0f90;
L_0x27b16a0/0/4 .functor OR 1, L_0x27b1170, L_0x27b0f20, L_0x27b1500, L_0x27b0dc0;
L_0x27b16a0/d .functor OR 1, L_0x27b16a0/0/0, L_0x27b16a0/0/4, C4<0>, C4<0>;
L_0x27b16a0 .delay 1 (160,160,160) L_0x27b16a0/d;
v0x2634580_0 .net "a", 0 0, L_0x27b1a90;  1 drivers
v0x2634640_0 .net "addSub", 0 0, L_0x27afe00;  1 drivers
v0x2634710_0 .net "andRes", 0 0, L_0x27aef90;  1 drivers
v0x26347e0_0 .net "b", 0 0, L_0x27b1bf0;  1 drivers
v0x26348b0_0 .net "carryIn", 0 0, L_0x27af680;  1 drivers
v0x2634950_0 .net "carryOut", 0 0, L_0x27b02c0;  1 drivers
v0x2634a20_0 .net "initialResult", 0 0, L_0x27b16a0;  1 drivers
v0x2634ac0_0 .net "isAdd", 0 0, L_0x27b0820;  1 drivers
v0x2634b60_0 .net "isAnd", 0 0, L_0x27b0f90;  1 drivers
v0x2634c90_0 .net "isNand", 0 0, L_0x27b1170;  1 drivers
v0x2634d30_0 .net "isNor", 0 0, L_0x27b0f20;  1 drivers
v0x2634dd0_0 .net "isOr", 0 0, L_0x27b1500;  1 drivers
v0x2634e90_0 .net "isSLT", 0 0, L_0x27b0dc0;  1 drivers
v0x2634f50_0 .net "isSub", 0 0, L_0x27b09d0;  1 drivers
v0x2635010_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x26350b0_0 .net "isXor", 0 0, L_0x27b0be0;  1 drivers
v0x2635170_0 .net "nandRes", 0 0, L_0x27ae7c0;  1 drivers
v0x2635320_0 .net "norRes", 0 0, L_0x27af970;  1 drivers
v0x26353c0_0 .net "orRes", 0 0, L_0x27af780;  1 drivers
v0x2635460_0 .net "s0", 0 0, L_0x27b1fc0;  1 drivers
v0x2635500_0 .net "s0inv", 0 0, L_0x27b04c0;  1 drivers
v0x26355c0_0 .net "s1", 0 0, L_0x27b1eb0;  1 drivers
v0x2635680_0 .net "s1inv", 0 0, L_0x2634c20;  1 drivers
v0x2635740_0 .net "s2", 0 0, L_0x27b2180;  1 drivers
v0x2635800_0 .net "s2inv", 0 0, L_0x27b0670;  1 drivers
v0x26358c0_0 .net "xorRes", 0 0, L_0x27afa30;  1 drivers
S_0x2633980 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2633680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27afb90/d .functor XOR 1, L_0x27b1bf0, L_0x27fb160, C4<0>, C4<0>;
L_0x27afb90 .delay 1 (40,40,40) L_0x27afb90/d;
L_0x27afc50/d .functor XOR 1, L_0x27b1a90, L_0x27afb90, C4<0>, C4<0>;
L_0x27afc50 .delay 1 (40,40,40) L_0x27afc50/d;
L_0x27afe00/d .functor XOR 1, L_0x27afc50, L_0x27af680, C4<0>, C4<0>;
L_0x27afe00 .delay 1 (40,40,40) L_0x27afe00/d;
L_0x27b0000/d .functor AND 1, L_0x27b1a90, L_0x27afb90, C4<1>, C4<1>;
L_0x27b0000 .delay 1 (40,40,40) L_0x27b0000/d;
L_0x27af7f0/d .functor AND 1, L_0x27afc50, L_0x27af680, C4<1>, C4<1>;
L_0x27af7f0 .delay 1 (40,40,40) L_0x27af7f0/d;
L_0x27b02c0/d .functor OR 1, L_0x27b0000, L_0x27af7f0, C4<0>, C4<0>;
L_0x27b02c0 .delay 1 (40,40,40) L_0x27b02c0/d;
v0x2633c10_0 .net "AandB", 0 0, L_0x27b0000;  1 drivers
v0x2633cf0_0 .net "BxorSub", 0 0, L_0x27afb90;  1 drivers
v0x2633db0_0 .net "a", 0 0, L_0x27b1a90;  alias, 1 drivers
v0x2633e80_0 .net "b", 0 0, L_0x27b1bf0;  alias, 1 drivers
v0x2633f40_0 .net "carryin", 0 0, L_0x27af680;  alias, 1 drivers
v0x2634050_0 .net "carryout", 0 0, L_0x27b02c0;  alias, 1 drivers
v0x2634110_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x26341b0_0 .net "res", 0 0, L_0x27afe00;  alias, 1 drivers
v0x2634270_0 .net "xAorB", 0 0, L_0x27afc50;  1 drivers
v0x26343c0_0 .net "xAorBandCin", 0 0, L_0x27af7f0;  1 drivers
S_0x2635aa0 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2635c60 .param/l "i" 0 3 165, +C4<0110>;
S_0x2635d20 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2635aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27b1b30/d .functor AND 1, L_0x27b4670, L_0x27b47d0, C4<1>, C4<1>;
L_0x27b1b30 .delay 1 (40,40,40) L_0x27b1b30/d;
L_0x27b2060/d .functor NAND 1, L_0x27b4670, L_0x27b47d0, C4<1>, C4<1>;
L_0x27b2060 .delay 1 (20,20,20) L_0x27b2060/d;
L_0x27b1360/d .functor OR 1, L_0x27b4670, L_0x27b47d0, C4<0>, C4<0>;
L_0x27b1360 .delay 1 (40,40,40) L_0x27b1360/d;
L_0x27b2470/d .functor NOR 1, L_0x27b4670, L_0x27b47d0, C4<0>, C4<0>;
L_0x27b2470 .delay 1 (20,20,20) L_0x27b2470/d;
L_0x27b25d0/d .functor XOR 1, L_0x27b4670, L_0x27b47d0, C4<0>, C4<0>;
L_0x27b25d0 .delay 1 (40,40,40) L_0x27b25d0/d;
L_0x27b3030/d .functor NOT 1, L_0x27b22b0, C4<0>, C4<0>, C4<0>;
L_0x27b3030 .delay 1 (10,10,10) L_0x27b3030/d;
L_0x27b3190/d .functor NOT 1, L_0x27b4ad0, C4<0>, C4<0>, C4<0>;
L_0x27b3190 .delay 1 (10,10,10) L_0x27b3190/d;
L_0x27b3250/d .functor NOT 1, L_0x27b4b70, C4<0>, C4<0>, C4<0>;
L_0x27b3250 .delay 1 (10,10,10) L_0x27b3250/d;
L_0x27b3400/d .functor AND 1, L_0x27b2950, L_0x27b3030, L_0x27b3190, L_0x27b3250;
L_0x27b3400 .delay 1 (80,80,80) L_0x27b3400/d;
L_0x27b35b0/d .functor AND 1, L_0x27b2950, L_0x27b22b0, L_0x27b3190, L_0x27b3250;
L_0x27b35b0 .delay 1 (80,80,80) L_0x27b35b0/d;
L_0x27b37c0/d .functor AND 1, L_0x27b25d0, L_0x27b3030, L_0x27b4ad0, L_0x27b3250;
L_0x27b37c0 .delay 1 (80,80,80) L_0x27b37c0/d;
L_0x27b39a0/d .functor AND 1, L_0x27b2950, L_0x27b22b0, L_0x27b4ad0, L_0x27b3250;
L_0x27b39a0 .delay 1 (80,80,80) L_0x27b39a0/d;
L_0x27b3b70/d .functor AND 1, L_0x27b1b30, L_0x27b3030, L_0x27b3190, L_0x27b4b70;
L_0x27b3b70 .delay 1 (80,80,80) L_0x27b3b70/d;
L_0x27b3d50/d .functor AND 1, L_0x27b2060, L_0x27b22b0, L_0x27b3190, L_0x27b4b70;
L_0x27b3d50 .delay 1 (80,80,80) L_0x27b3d50/d;
L_0x27b3b00/d .functor AND 1, L_0x27b2470, L_0x27b3030, L_0x27b4ad0, L_0x27b4b70;
L_0x27b3b00 .delay 1 (80,80,80) L_0x27b3b00/d;
L_0x27b40e0/d .functor AND 1, L_0x27b1360, L_0x27b22b0, L_0x27b4ad0, L_0x27b4b70;
L_0x27b40e0 .delay 1 (80,80,80) L_0x27b40e0/d;
L_0x27b4280/0/0 .functor OR 1, L_0x27b3400, L_0x27b35b0, L_0x27b37c0, L_0x27b3b70;
L_0x27b4280/0/4 .functor OR 1, L_0x27b3d50, L_0x27b3b00, L_0x27b40e0, L_0x27b39a0;
L_0x27b4280/d .functor OR 1, L_0x27b4280/0/0, L_0x27b4280/0/4, C4<0>, C4<0>;
L_0x27b4280 .delay 1 (160,160,160) L_0x27b4280/d;
v0x2636c20_0 .net "a", 0 0, L_0x27b4670;  1 drivers
v0x2636ce0_0 .net "addSub", 0 0, L_0x27b2950;  1 drivers
v0x2636db0_0 .net "andRes", 0 0, L_0x27b1b30;  1 drivers
v0x2636e80_0 .net "b", 0 0, L_0x27b47d0;  1 drivers
v0x2636f50_0 .net "carryIn", 0 0, L_0x27b23a0;  1 drivers
v0x2636ff0_0 .net "carryOut", 0 0, L_0x27b2e30;  1 drivers
v0x26370c0_0 .net "initialResult", 0 0, L_0x27b4280;  1 drivers
v0x2637160_0 .net "isAdd", 0 0, L_0x27b3400;  1 drivers
v0x2637200_0 .net "isAnd", 0 0, L_0x27b3b70;  1 drivers
v0x2637330_0 .net "isNand", 0 0, L_0x27b3d50;  1 drivers
v0x26373d0_0 .net "isNor", 0 0, L_0x27b3b00;  1 drivers
v0x2637470_0 .net "isOr", 0 0, L_0x27b40e0;  1 drivers
v0x2637530_0 .net "isSLT", 0 0, L_0x27b39a0;  1 drivers
v0x26375f0_0 .net "isSub", 0 0, L_0x27b35b0;  1 drivers
v0x26376b0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2637750_0 .net "isXor", 0 0, L_0x27b37c0;  1 drivers
v0x2637810_0 .net "nandRes", 0 0, L_0x27b2060;  1 drivers
v0x26379c0_0 .net "norRes", 0 0, L_0x27b2470;  1 drivers
v0x2637a60_0 .net "orRes", 0 0, L_0x27b1360;  1 drivers
v0x2637b00_0 .net "s0", 0 0, L_0x27b22b0;  1 drivers
v0x2637ba0_0 .net "s0inv", 0 0, L_0x27b3030;  1 drivers
v0x2637c60_0 .net "s1", 0 0, L_0x27b4ad0;  1 drivers
v0x2637d20_0 .net "s1inv", 0 0, L_0x27b3190;  1 drivers
v0x2637de0_0 .net "s2", 0 0, L_0x27b4b70;  1 drivers
v0x2637ea0_0 .net "s2inv", 0 0, L_0x27b3250;  1 drivers
v0x2637f60_0 .net "xorRes", 0 0, L_0x27b25d0;  1 drivers
S_0x2636020 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2635d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27b2640/d .functor XOR 1, L_0x27b47d0, L_0x27fb160, C4<0>, C4<0>;
L_0x27b2640 .delay 1 (40,40,40) L_0x27b2640/d;
L_0x27b27a0/d .functor XOR 1, L_0x27b4670, L_0x27b2640, C4<0>, C4<0>;
L_0x27b27a0 .delay 1 (40,40,40) L_0x27b27a0/d;
L_0x27b2950/d .functor XOR 1, L_0x27b27a0, L_0x27b23a0, C4<0>, C4<0>;
L_0x27b2950 .delay 1 (40,40,40) L_0x27b2950/d;
L_0x27b2b50/d .functor AND 1, L_0x27b4670, L_0x27b2640, C4<1>, C4<1>;
L_0x27b2b50 .delay 1 (40,40,40) L_0x27b2b50/d;
L_0x27b2dc0/d .functor AND 1, L_0x27b27a0, L_0x27b23a0, C4<1>, C4<1>;
L_0x27b2dc0 .delay 1 (40,40,40) L_0x27b2dc0/d;
L_0x27b2e30/d .functor OR 1, L_0x27b2b50, L_0x27b2dc0, C4<0>, C4<0>;
L_0x27b2e30 .delay 1 (40,40,40) L_0x27b2e30/d;
v0x26362b0_0 .net "AandB", 0 0, L_0x27b2b50;  1 drivers
v0x2636390_0 .net "BxorSub", 0 0, L_0x27b2640;  1 drivers
v0x2636450_0 .net "a", 0 0, L_0x27b4670;  alias, 1 drivers
v0x2636520_0 .net "b", 0 0, L_0x27b47d0;  alias, 1 drivers
v0x26365e0_0 .net "carryin", 0 0, L_0x27b23a0;  alias, 1 drivers
v0x26366f0_0 .net "carryout", 0 0, L_0x27b2e30;  alias, 1 drivers
v0x26367b0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2636850_0 .net "res", 0 0, L_0x27b2950;  alias, 1 drivers
v0x2636910_0 .net "xAorB", 0 0, L_0x27b27a0;  1 drivers
v0x2636a60_0 .net "xAorBandCin", 0 0, L_0x27b2dc0;  1 drivers
S_0x2638140 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2638300 .param/l "i" 0 3 165, +C4<0111>;
S_0x26383c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2638140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27b4710/d .functor AND 1, L_0x27b7080, L_0x27b71e0, C4<1>, C4<1>;
L_0x27b4710 .delay 1 (40,40,40) L_0x27b4710/d;
L_0x27b3f40/d .functor NAND 1, L_0x27b7080, L_0x27b71e0, C4<1>, C4<1>;
L_0x27b3f40 .delay 1 (20,20,20) L_0x27b3f40/d;
L_0x27b4d70/d .functor OR 1, L_0x27b7080, L_0x27b71e0, C4<0>, C4<0>;
L_0x27b4d70 .delay 1 (40,40,40) L_0x27b4d70/d;
L_0x27b4f60/d .functor NOR 1, L_0x27b7080, L_0x27b71e0, C4<0>, C4<0>;
L_0x27b4f60 .delay 1 (20,20,20) L_0x27b4f60/d;
L_0x27b5020/d .functor XOR 1, L_0x27b7080, L_0x27b71e0, C4<0>, C4<0>;
L_0x27b5020 .delay 1 (40,40,40) L_0x27b5020/d;
L_0x27b5ab0/d .functor NOT 1, L_0x27b4cb0, C4<0>, C4<0>, C4<0>;
L_0x27b5ab0 .delay 1 (10,10,10) L_0x27b5ab0/d;
L_0x2639960/d .functor NOT 1, L_0x27b7390, C4<0>, C4<0>, C4<0>;
L_0x2639960 .delay 1 (10,10,10) L_0x2639960/d;
L_0x27b5c60/d .functor NOT 1, L_0x27b7430, C4<0>, C4<0>, C4<0>;
L_0x27b5c60 .delay 1 (10,10,10) L_0x27b5c60/d;
L_0x27b5e10/d .functor AND 1, L_0x27b53f0, L_0x27b5ab0, L_0x2639960, L_0x27b5c60;
L_0x27b5e10 .delay 1 (80,80,80) L_0x27b5e10/d;
L_0x27b5fc0/d .functor AND 1, L_0x27b53f0, L_0x27b4cb0, L_0x2639960, L_0x27b5c60;
L_0x27b5fc0 .delay 1 (80,80,80) L_0x27b5fc0/d;
L_0x27b61d0/d .functor AND 1, L_0x27b5020, L_0x27b5ab0, L_0x27b7390, L_0x27b5c60;
L_0x27b61d0 .delay 1 (80,80,80) L_0x27b61d0/d;
L_0x27b63b0/d .functor AND 1, L_0x27b53f0, L_0x27b4cb0, L_0x27b7390, L_0x27b5c60;
L_0x27b63b0 .delay 1 (80,80,80) L_0x27b63b0/d;
L_0x27b6580/d .functor AND 1, L_0x27b4710, L_0x27b5ab0, L_0x2639960, L_0x27b7430;
L_0x27b6580 .delay 1 (80,80,80) L_0x27b6580/d;
L_0x27b6760/d .functor AND 1, L_0x27b3f40, L_0x27b4cb0, L_0x2639960, L_0x27b7430;
L_0x27b6760 .delay 1 (80,80,80) L_0x27b6760/d;
L_0x27b6510/d .functor AND 1, L_0x27b4f60, L_0x27b5ab0, L_0x27b7390, L_0x27b7430;
L_0x27b6510 .delay 1 (80,80,80) L_0x27b6510/d;
L_0x27b6af0/d .functor AND 1, L_0x27b4d70, L_0x27b4cb0, L_0x27b7390, L_0x27b7430;
L_0x27b6af0 .delay 1 (80,80,80) L_0x27b6af0/d;
L_0x27b6c90/0/0 .functor OR 1, L_0x27b5e10, L_0x27b5fc0, L_0x27b61d0, L_0x27b6580;
L_0x27b6c90/0/4 .functor OR 1, L_0x27b6760, L_0x27b6510, L_0x27b6af0, L_0x27b63b0;
L_0x27b6c90/d .functor OR 1, L_0x27b6c90/0/0, L_0x27b6c90/0/4, C4<0>, C4<0>;
L_0x27b6c90 .delay 1 (160,160,160) L_0x27b6c90/d;
v0x26392c0_0 .net "a", 0 0, L_0x27b7080;  1 drivers
v0x2639380_0 .net "addSub", 0 0, L_0x27b53f0;  1 drivers
v0x2639450_0 .net "andRes", 0 0, L_0x27b4710;  1 drivers
v0x2639520_0 .net "b", 0 0, L_0x27b71e0;  1 drivers
v0x26395f0_0 .net "carryIn", 0 0, L_0x27b4c10;  1 drivers
v0x2639690_0 .net "carryOut", 0 0, L_0x27b58b0;  1 drivers
v0x2639760_0 .net "initialResult", 0 0, L_0x27b6c90;  1 drivers
v0x2639800_0 .net "isAdd", 0 0, L_0x27b5e10;  1 drivers
v0x26398a0_0 .net "isAnd", 0 0, L_0x27b6580;  1 drivers
v0x26399d0_0 .net "isNand", 0 0, L_0x27b6760;  1 drivers
v0x2639a70_0 .net "isNor", 0 0, L_0x27b6510;  1 drivers
v0x2639b10_0 .net "isOr", 0 0, L_0x27b6af0;  1 drivers
v0x2639bd0_0 .net "isSLT", 0 0, L_0x27b63b0;  1 drivers
v0x2639c90_0 .net "isSub", 0 0, L_0x27b5fc0;  1 drivers
v0x2639d50_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2639df0_0 .net "isXor", 0 0, L_0x27b61d0;  1 drivers
v0x2639eb0_0 .net "nandRes", 0 0, L_0x27b3f40;  1 drivers
v0x263a060_0 .net "norRes", 0 0, L_0x27b4f60;  1 drivers
v0x263a100_0 .net "orRes", 0 0, L_0x27b4d70;  1 drivers
v0x263a1a0_0 .net "s0", 0 0, L_0x27b4cb0;  1 drivers
v0x263a240_0 .net "s0inv", 0 0, L_0x27b5ab0;  1 drivers
v0x263a300_0 .net "s1", 0 0, L_0x27b7390;  1 drivers
v0x263a3c0_0 .net "s1inv", 0 0, L_0x2639960;  1 drivers
v0x263a480_0 .net "s2", 0 0, L_0x27b7430;  1 drivers
v0x263a540_0 .net "s2inv", 0 0, L_0x27b5c60;  1 drivers
v0x263a600_0 .net "xorRes", 0 0, L_0x27b5020;  1 drivers
S_0x26386c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26383c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27b5180/d .functor XOR 1, L_0x27b71e0, L_0x27fb160, C4<0>, C4<0>;
L_0x27b5180 .delay 1 (40,40,40) L_0x27b5180/d;
L_0x27b5240/d .functor XOR 1, L_0x27b7080, L_0x27b5180, C4<0>, C4<0>;
L_0x27b5240 .delay 1 (40,40,40) L_0x27b5240/d;
L_0x27b53f0/d .functor XOR 1, L_0x27b5240, L_0x27b4c10, C4<0>, C4<0>;
L_0x27b53f0 .delay 1 (40,40,40) L_0x27b53f0/d;
L_0x27b55f0/d .functor AND 1, L_0x27b7080, L_0x27b5180, C4<1>, C4<1>;
L_0x27b55f0 .delay 1 (40,40,40) L_0x27b55f0/d;
L_0x27b4de0/d .functor AND 1, L_0x27b5240, L_0x27b4c10, C4<1>, C4<1>;
L_0x27b4de0 .delay 1 (40,40,40) L_0x27b4de0/d;
L_0x27b58b0/d .functor OR 1, L_0x27b55f0, L_0x27b4de0, C4<0>, C4<0>;
L_0x27b58b0 .delay 1 (40,40,40) L_0x27b58b0/d;
v0x2638950_0 .net "AandB", 0 0, L_0x27b55f0;  1 drivers
v0x2638a30_0 .net "BxorSub", 0 0, L_0x27b5180;  1 drivers
v0x2638af0_0 .net "a", 0 0, L_0x27b7080;  alias, 1 drivers
v0x2638bc0_0 .net "b", 0 0, L_0x27b71e0;  alias, 1 drivers
v0x2638c80_0 .net "carryin", 0 0, L_0x27b4c10;  alias, 1 drivers
v0x2638d90_0 .net "carryout", 0 0, L_0x27b58b0;  alias, 1 drivers
v0x2638e50_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2638ef0_0 .net "res", 0 0, L_0x27b53f0;  alias, 1 drivers
v0x2638fb0_0 .net "xAorB", 0 0, L_0x27b5240;  1 drivers
v0x2639100_0 .net "xAorBandCin", 0 0, L_0x27b4de0;  1 drivers
S_0x263a7e0 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2630e70 .param/l "i" 0 3 165, +C4<01000>;
S_0x263aaa0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x263a7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27b7120/d .functor AND 1, L_0x27b9bd0, L_0x27b9d30, C4<1>, C4<1>;
L_0x27b7120 .delay 1 (40,40,40) L_0x27b7120/d;
L_0x27b77f0/d .functor NAND 1, L_0x27b9bd0, L_0x27b9d30, C4<1>, C4<1>;
L_0x27b77f0 .delay 1 (20,20,20) L_0x27b77f0/d;
L_0x27b6950/d .functor OR 1, L_0x27b9bd0, L_0x27b9d30, C4<0>, C4<0>;
L_0x27b6950 .delay 1 (40,40,40) L_0x27b6950/d;
L_0x27b7a70/d .functor NOR 1, L_0x27b9bd0, L_0x27b9d30, C4<0>, C4<0>;
L_0x27b7a70 .delay 1 (20,20,20) L_0x27b7a70/d;
L_0x27b7b30/d .functor XOR 1, L_0x27b9bd0, L_0x27b9d30, C4<0>, C4<0>;
L_0x27b7b30 .delay 1 (40,40,40) L_0x27b7b30/d;
L_0x27b8590/d .functor NOT 1, L_0x27b76a0, C4<0>, C4<0>, C4<0>;
L_0x27b8590 .delay 1 (10,10,10) L_0x27b8590/d;
L_0x27b86f0/d .functor NOT 1, L_0x27ba090, C4<0>, C4<0>, C4<0>;
L_0x27b86f0 .delay 1 (10,10,10) L_0x27b86f0/d;
L_0x27b87b0/d .functor NOT 1, L_0x27ba130, C4<0>, C4<0>, C4<0>;
L_0x27b87b0 .delay 1 (10,10,10) L_0x27b87b0/d;
L_0x27b8960/d .functor AND 1, L_0x27b7eb0, L_0x27b8590, L_0x27b86f0, L_0x27b87b0;
L_0x27b8960 .delay 1 (80,80,80) L_0x27b8960/d;
L_0x27b8b10/d .functor AND 1, L_0x27b7eb0, L_0x27b76a0, L_0x27b86f0, L_0x27b87b0;
L_0x27b8b10 .delay 1 (80,80,80) L_0x27b8b10/d;
L_0x27b8d20/d .functor AND 1, L_0x27b7b30, L_0x27b8590, L_0x27ba090, L_0x27b87b0;
L_0x27b8d20 .delay 1 (80,80,80) L_0x27b8d20/d;
L_0x27b8f00/d .functor AND 1, L_0x27b7eb0, L_0x27b76a0, L_0x27ba090, L_0x27b87b0;
L_0x27b8f00 .delay 1 (80,80,80) L_0x27b8f00/d;
L_0x27b90d0/d .functor AND 1, L_0x27b7120, L_0x27b8590, L_0x27b86f0, L_0x27ba130;
L_0x27b90d0 .delay 1 (80,80,80) L_0x27b90d0/d;
L_0x27b92b0/d .functor AND 1, L_0x27b77f0, L_0x27b76a0, L_0x27b86f0, L_0x27ba130;
L_0x27b92b0 .delay 1 (80,80,80) L_0x27b92b0/d;
L_0x27b9060/d .functor AND 1, L_0x27b7a70, L_0x27b8590, L_0x27ba090, L_0x27ba130;
L_0x27b9060 .delay 1 (80,80,80) L_0x27b9060/d;
L_0x27b9640/d .functor AND 1, L_0x27b6950, L_0x27b76a0, L_0x27ba090, L_0x27ba130;
L_0x27b9640 .delay 1 (80,80,80) L_0x27b9640/d;
L_0x27b97e0/0/0 .functor OR 1, L_0x27b8960, L_0x27b8b10, L_0x27b8d20, L_0x27b90d0;
L_0x27b97e0/0/4 .functor OR 1, L_0x27b92b0, L_0x27b9060, L_0x27b9640, L_0x27b8f00;
L_0x27b97e0/d .functor OR 1, L_0x27b97e0/0/0, L_0x27b97e0/0/4, C4<0>, C4<0>;
L_0x27b97e0 .delay 1 (160,160,160) L_0x27b97e0/d;
v0x263bab0_0 .net "a", 0 0, L_0x27b9bd0;  1 drivers
v0x263bb70_0 .net "addSub", 0 0, L_0x27b7eb0;  1 drivers
v0x263bc40_0 .net "andRes", 0 0, L_0x27b7120;  1 drivers
v0x263bd10_0 .net "b", 0 0, L_0x27b9d30;  1 drivers
v0x263bde0_0 .net "carryIn", 0 0, L_0x27b79a0;  1 drivers
v0x263be80_0 .net "carryOut", 0 0, L_0x27b8390;  1 drivers
v0x263bf50_0 .net "initialResult", 0 0, L_0x27b97e0;  1 drivers
v0x263bff0_0 .net "isAdd", 0 0, L_0x27b8960;  1 drivers
v0x263c090_0 .net "isAnd", 0 0, L_0x27b90d0;  1 drivers
v0x263c1c0_0 .net "isNand", 0 0, L_0x27b92b0;  1 drivers
v0x263c260_0 .net "isNor", 0 0, L_0x27b9060;  1 drivers
v0x263c300_0 .net "isOr", 0 0, L_0x27b9640;  1 drivers
v0x263c3c0_0 .net "isSLT", 0 0, L_0x27b8f00;  1 drivers
v0x263c480_0 .net "isSub", 0 0, L_0x27b8b10;  1 drivers
v0x263c540_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x263c5e0_0 .net "isXor", 0 0, L_0x27b8d20;  1 drivers
v0x263c6a0_0 .net "nandRes", 0 0, L_0x27b77f0;  1 drivers
v0x263c850_0 .net "norRes", 0 0, L_0x27b7a70;  1 drivers
v0x263c8f0_0 .net "orRes", 0 0, L_0x27b6950;  1 drivers
v0x263c990_0 .net "s0", 0 0, L_0x27b76a0;  1 drivers
v0x263ca30_0 .net "s0inv", 0 0, L_0x27b8590;  1 drivers
v0x263caf0_0 .net "s1", 0 0, L_0x27ba090;  1 drivers
v0x263cbb0_0 .net "s1inv", 0 0, L_0x27b86f0;  1 drivers
v0x263cc70_0 .net "s2", 0 0, L_0x27ba130;  1 drivers
v0x263cd30_0 .net "s2inv", 0 0, L_0x27b87b0;  1 drivers
v0x263cdf0_0 .net "xorRes", 0 0, L_0x27b7b30;  1 drivers
S_0x263ada0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x263aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27b7c90/d .functor XOR 1, L_0x27b9d30, L_0x27fb160, C4<0>, C4<0>;
L_0x27b7c90 .delay 1 (40,40,40) L_0x27b7c90/d;
L_0x27b7d00/d .functor XOR 1, L_0x27b9bd0, L_0x27b7c90, C4<0>, C4<0>;
L_0x27b7d00 .delay 1 (40,40,40) L_0x27b7d00/d;
L_0x27b7eb0/d .functor XOR 1, L_0x27b7d00, L_0x27b79a0, C4<0>, C4<0>;
L_0x27b7eb0 .delay 1 (40,40,40) L_0x27b7eb0/d;
L_0x27b80b0/d .functor AND 1, L_0x27b9bd0, L_0x27b7c90, C4<1>, C4<1>;
L_0x27b80b0 .delay 1 (40,40,40) L_0x27b80b0/d;
L_0x27b8320/d .functor AND 1, L_0x27b7d00, L_0x27b79a0, C4<1>, C4<1>;
L_0x27b8320 .delay 1 (40,40,40) L_0x27b8320/d;
L_0x27b8390/d .functor OR 1, L_0x27b80b0, L_0x27b8320, C4<0>, C4<0>;
L_0x27b8390 .delay 1 (40,40,40) L_0x27b8390/d;
v0x263b030_0 .net "AandB", 0 0, L_0x27b80b0;  1 drivers
v0x263b110_0 .net "BxorSub", 0 0, L_0x27b7c90;  1 drivers
v0x263b1d0_0 .net "a", 0 0, L_0x27b9bd0;  alias, 1 drivers
v0x263b2a0_0 .net "b", 0 0, L_0x27b9d30;  alias, 1 drivers
v0x263b360_0 .net "carryin", 0 0, L_0x27b79a0;  alias, 1 drivers
v0x263b470_0 .net "carryout", 0 0, L_0x27b8390;  alias, 1 drivers
v0x263b530_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2631a80_0 .net "res", 0 0, L_0x27b7eb0;  alias, 1 drivers
v0x263b7e0_0 .net "xAorB", 0 0, L_0x27b7d00;  1 drivers
v0x263b910_0 .net "xAorBandCin", 0 0, L_0x27b8320;  1 drivers
S_0x263cfd0 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x263d190 .param/l "i" 0 3 165, +C4<01001>;
S_0x263d250 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x263cfd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27b9c70/d .functor AND 1, L_0x27bc610, L_0x27a6f60, C4<1>, C4<1>;
L_0x27b9c70 .delay 1 (40,40,40) L_0x27b9c70/d;
L_0x27b9f30/d .functor NAND 1, L_0x27bc610, L_0x27a6f60, C4<1>, C4<1>;
L_0x27b9f30 .delay 1 (20,20,20) L_0x27b9f30/d;
L_0x27b94a0/d .functor OR 1, L_0x27bc610, L_0x27a6f60, C4<0>, C4<0>;
L_0x27b94a0 .delay 1 (40,40,40) L_0x27b94a0/d;
L_0x27ba4b0/d .functor NOR 1, L_0x27bc610, L_0x27a6f60, C4<0>, C4<0>;
L_0x27ba4b0 .delay 1 (20,20,20) L_0x27ba4b0/d;
L_0x27ba610/d .functor XOR 1, L_0x27bc610, L_0x27a6f60, C4<0>, C4<0>;
L_0x27ba610 .delay 1 (40,40,40) L_0x27ba610/d;
L_0x27bafd0/d .functor NOT 1, L_0x27ba260, C4<0>, C4<0>, C4<0>;
L_0x27bafd0 .delay 1 (10,10,10) L_0x27bafd0/d;
L_0x27bb130/d .functor NOT 1, L_0x27bcc70, C4<0>, C4<0>, C4<0>;
L_0x27bb130 .delay 1 (10,10,10) L_0x27bb130/d;
L_0x27bb1f0/d .functor NOT 1, L_0x27bcd10, C4<0>, C4<0>, C4<0>;
L_0x27bb1f0 .delay 1 (10,10,10) L_0x27bb1f0/d;
L_0x27bb3a0/d .functor AND 1, L_0x27ba8f0, L_0x27bafd0, L_0x27bb130, L_0x27bb1f0;
L_0x27bb3a0 .delay 1 (80,80,80) L_0x27bb3a0/d;
L_0x27bb550/d .functor AND 1, L_0x27ba8f0, L_0x27ba260, L_0x27bb130, L_0x27bb1f0;
L_0x27bb550 .delay 1 (80,80,80) L_0x27bb550/d;
L_0x27bb760/d .functor AND 1, L_0x27ba610, L_0x27bafd0, L_0x27bcc70, L_0x27bb1f0;
L_0x27bb760 .delay 1 (80,80,80) L_0x27bb760/d;
L_0x27bb940/d .functor AND 1, L_0x27ba8f0, L_0x27ba260, L_0x27bcc70, L_0x27bb1f0;
L_0x27bb940 .delay 1 (80,80,80) L_0x27bb940/d;
L_0x27bbb10/d .functor AND 1, L_0x27b9c70, L_0x27bafd0, L_0x27bb130, L_0x27bcd10;
L_0x27bbb10 .delay 1 (80,80,80) L_0x27bbb10/d;
L_0x27bbcf0/d .functor AND 1, L_0x27b9f30, L_0x27ba260, L_0x27bb130, L_0x27bcd10;
L_0x27bbcf0 .delay 1 (80,80,80) L_0x27bbcf0/d;
L_0x27bbaa0/d .functor AND 1, L_0x27ba4b0, L_0x27bafd0, L_0x27bcc70, L_0x27bcd10;
L_0x27bbaa0 .delay 1 (80,80,80) L_0x27bbaa0/d;
L_0x27bc080/d .functor AND 1, L_0x27b94a0, L_0x27ba260, L_0x27bcc70, L_0x27bcd10;
L_0x27bc080 .delay 1 (80,80,80) L_0x27bc080/d;
L_0x27bc220/0/0 .functor OR 1, L_0x27bb3a0, L_0x27bb550, L_0x27bb760, L_0x27bbb10;
L_0x27bc220/0/4 .functor OR 1, L_0x27bbcf0, L_0x27bbaa0, L_0x27bc080, L_0x27bb940;
L_0x27bc220/d .functor OR 1, L_0x27bc220/0/0, L_0x27bc220/0/4, C4<0>, C4<0>;
L_0x27bc220 .delay 1 (160,160,160) L_0x27bc220/d;
v0x263e150_0 .net "a", 0 0, L_0x27bc610;  1 drivers
v0x263e210_0 .net "addSub", 0 0, L_0x27ba8f0;  1 drivers
v0x263e2e0_0 .net "andRes", 0 0, L_0x27b9c70;  1 drivers
v0x263e3b0_0 .net "b", 0 0, L_0x27a6f60;  1 drivers
v0x263e480_0 .net "carryIn", 0 0, L_0x27ba3e0;  1 drivers
v0x263e520_0 .net "carryOut", 0 0, L_0x27badd0;  1 drivers
v0x263e5f0_0 .net "initialResult", 0 0, L_0x27bc220;  1 drivers
v0x263e690_0 .net "isAdd", 0 0, L_0x27bb3a0;  1 drivers
v0x263e730_0 .net "isAnd", 0 0, L_0x27bbb10;  1 drivers
v0x263e860_0 .net "isNand", 0 0, L_0x27bbcf0;  1 drivers
v0x263e900_0 .net "isNor", 0 0, L_0x27bbaa0;  1 drivers
v0x263e9a0_0 .net "isOr", 0 0, L_0x27bc080;  1 drivers
v0x263ea60_0 .net "isSLT", 0 0, L_0x27bb940;  1 drivers
v0x263eb20_0 .net "isSub", 0 0, L_0x27bb550;  1 drivers
v0x263ebe0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x263ec80_0 .net "isXor", 0 0, L_0x27bb760;  1 drivers
v0x263ed40_0 .net "nandRes", 0 0, L_0x27b9f30;  1 drivers
v0x263eef0_0 .net "norRes", 0 0, L_0x27ba4b0;  1 drivers
v0x263ef90_0 .net "orRes", 0 0, L_0x27b94a0;  1 drivers
v0x263f030_0 .net "s0", 0 0, L_0x27ba260;  1 drivers
v0x263f0d0_0 .net "s0inv", 0 0, L_0x27bafd0;  1 drivers
v0x263f190_0 .net "s1", 0 0, L_0x27bcc70;  1 drivers
v0x263f250_0 .net "s1inv", 0 0, L_0x27bb130;  1 drivers
v0x263f310_0 .net "s2", 0 0, L_0x27bcd10;  1 drivers
v0x263f3d0_0 .net "s2inv", 0 0, L_0x27bb1f0;  1 drivers
v0x263f490_0 .net "xorRes", 0 0, L_0x27ba610;  1 drivers
S_0x263d550 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x263d250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27ba680/d .functor XOR 1, L_0x27a6f60, L_0x27fb160, C4<0>, C4<0>;
L_0x27ba680 .delay 1 (40,40,40) L_0x27ba680/d;
L_0x27ba7e0/d .functor XOR 1, L_0x27bc610, L_0x27ba680, C4<0>, C4<0>;
L_0x27ba7e0 .delay 1 (40,40,40) L_0x27ba7e0/d;
L_0x27ba8f0/d .functor XOR 1, L_0x27ba7e0, L_0x27ba3e0, C4<0>, C4<0>;
L_0x27ba8f0 .delay 1 (40,40,40) L_0x27ba8f0/d;
L_0x27baaf0/d .functor AND 1, L_0x27bc610, L_0x27ba680, C4<1>, C4<1>;
L_0x27baaf0 .delay 1 (40,40,40) L_0x27baaf0/d;
L_0x27bad60/d .functor AND 1, L_0x27ba7e0, L_0x27ba3e0, C4<1>, C4<1>;
L_0x27bad60 .delay 1 (40,40,40) L_0x27bad60/d;
L_0x27badd0/d .functor OR 1, L_0x27baaf0, L_0x27bad60, C4<0>, C4<0>;
L_0x27badd0 .delay 1 (40,40,40) L_0x27badd0/d;
v0x263d7e0_0 .net "AandB", 0 0, L_0x27baaf0;  1 drivers
v0x263d8c0_0 .net "BxorSub", 0 0, L_0x27ba680;  1 drivers
v0x263d980_0 .net "a", 0 0, L_0x27bc610;  alias, 1 drivers
v0x263da50_0 .net "b", 0 0, L_0x27a6f60;  alias, 1 drivers
v0x263db10_0 .net "carryin", 0 0, L_0x27ba3e0;  alias, 1 drivers
v0x263dc20_0 .net "carryout", 0 0, L_0x27badd0;  alias, 1 drivers
v0x263dce0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x263dd80_0 .net "res", 0 0, L_0x27ba8f0;  alias, 1 drivers
v0x263de40_0 .net "xAorB", 0 0, L_0x27ba7e0;  1 drivers
v0x263df90_0 .net "xAorBandCin", 0 0, L_0x27bad60;  1 drivers
S_0x263f670 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x263f830 .param/l "i" 0 3 165, +C4<01010>;
S_0x263f8f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x263f670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27bc6b0/d .functor AND 1, L_0x27bf430, L_0x27bf590, C4<1>, C4<1>;
L_0x27bc6b0 .delay 1 (40,40,40) L_0x27bc6b0/d;
L_0x27bcbf0/d .functor NAND 1, L_0x27bf430, L_0x27bf590, C4<1>, C4<1>;
L_0x27bcbf0 .delay 1 (20,20,20) L_0x27bcbf0/d;
L_0x27bca90/d .functor OR 1, L_0x27bf430, L_0x27bf590, C4<0>, C4<0>;
L_0x27bca90 .delay 1 (40,40,40) L_0x27bca90/d;
L_0x27bd2a0/d .functor NOR 1, L_0x27bf430, L_0x27bf590, C4<0>, C4<0>;
L_0x27bd2a0 .delay 1 (20,20,20) L_0x27bd2a0/d;
L_0x27bd360/d .functor XOR 1, L_0x27bf430, L_0x27bf590, C4<0>, C4<0>;
L_0x27bd360 .delay 1 (40,40,40) L_0x27bd360/d;
L_0x27bdda0/d .functor NOT 1, L_0x27bf7e0, C4<0>, C4<0>, C4<0>;
L_0x27bdda0 .delay 1 (10,10,10) L_0x27bdda0/d;
L_0x27bdf00/d .functor NOT 1, L_0x27bf880, C4<0>, C4<0>, C4<0>;
L_0x27bdf00 .delay 1 (10,10,10) L_0x27bdf00/d;
L_0x27bdfc0/d .functor NOT 1, L_0x27bf920, C4<0>, C4<0>, C4<0>;
L_0x27bdfc0 .delay 1 (10,10,10) L_0x27bdfc0/d;
L_0x27be170/d .functor AND 1, L_0x27bd6e0, L_0x27bdda0, L_0x27bdf00, L_0x27bdfc0;
L_0x27be170 .delay 1 (80,80,80) L_0x27be170/d;
L_0x27be320/d .functor AND 1, L_0x27bd6e0, L_0x27bf7e0, L_0x27bdf00, L_0x27bdfc0;
L_0x27be320 .delay 1 (80,80,80) L_0x27be320/d;
L_0x27be530/d .functor AND 1, L_0x27bd360, L_0x27bdda0, L_0x27bf880, L_0x27bdfc0;
L_0x27be530 .delay 1 (80,80,80) L_0x27be530/d;
L_0x27be710/d .functor AND 1, L_0x27bd6e0, L_0x27bf7e0, L_0x27bf880, L_0x27bdfc0;
L_0x27be710 .delay 1 (80,80,80) L_0x27be710/d;
L_0x27be8e0/d .functor AND 1, L_0x27bc6b0, L_0x27bdda0, L_0x27bdf00, L_0x27bf920;
L_0x27be8e0 .delay 1 (80,80,80) L_0x27be8e0/d;
L_0x27beac0/d .functor AND 1, L_0x27bcbf0, L_0x27bf7e0, L_0x27bdf00, L_0x27bf920;
L_0x27beac0 .delay 1 (80,80,80) L_0x27beac0/d;
L_0x27be870/d .functor AND 1, L_0x27bd2a0, L_0x27bdda0, L_0x27bf880, L_0x27bf920;
L_0x27be870 .delay 1 (80,80,80) L_0x27be870/d;
L_0x27beea0/d .functor AND 1, L_0x27bca90, L_0x27bf7e0, L_0x27bf880, L_0x27bf920;
L_0x27beea0 .delay 1 (80,80,80) L_0x27beea0/d;
L_0x27bf040/0/0 .functor OR 1, L_0x27be170, L_0x27be320, L_0x27be530, L_0x27be8e0;
L_0x27bf040/0/4 .functor OR 1, L_0x27beac0, L_0x27be870, L_0x27beea0, L_0x27be710;
L_0x27bf040/d .functor OR 1, L_0x27bf040/0/0, L_0x27bf040/0/4, C4<0>, C4<0>;
L_0x27bf040 .delay 1 (160,160,160) L_0x27bf040/d;
v0x26407f0_0 .net "a", 0 0, L_0x27bf430;  1 drivers
v0x26408b0_0 .net "addSub", 0 0, L_0x27bd6e0;  1 drivers
v0x2640980_0 .net "andRes", 0 0, L_0x27bc6b0;  1 drivers
v0x2640a50_0 .net "b", 0 0, L_0x27bf590;  1 drivers
v0x2640b20_0 .net "carryIn", 0 0, L_0x27bf740;  1 drivers
v0x2640bc0_0 .net "carryOut", 0 0, L_0x27bdba0;  1 drivers
v0x2640c90_0 .net "initialResult", 0 0, L_0x27bf040;  1 drivers
v0x2640d30_0 .net "isAdd", 0 0, L_0x27be170;  1 drivers
v0x2640dd0_0 .net "isAnd", 0 0, L_0x27be8e0;  1 drivers
v0x2640f00_0 .net "isNand", 0 0, L_0x27beac0;  1 drivers
v0x2640fa0_0 .net "isNor", 0 0, L_0x27be870;  1 drivers
v0x2641040_0 .net "isOr", 0 0, L_0x27beea0;  1 drivers
v0x2641100_0 .net "isSLT", 0 0, L_0x27be710;  1 drivers
v0x26411c0_0 .net "isSub", 0 0, L_0x27be320;  1 drivers
v0x2641280_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2641320_0 .net "isXor", 0 0, L_0x27be530;  1 drivers
v0x26413e0_0 .net "nandRes", 0 0, L_0x27bcbf0;  1 drivers
v0x2641590_0 .net "norRes", 0 0, L_0x27bd2a0;  1 drivers
v0x2641630_0 .net "orRes", 0 0, L_0x27bca90;  1 drivers
v0x26416d0_0 .net "s0", 0 0, L_0x27bf7e0;  1 drivers
v0x2641770_0 .net "s0inv", 0 0, L_0x27bdda0;  1 drivers
v0x2641830_0 .net "s1", 0 0, L_0x27bf880;  1 drivers
v0x26418f0_0 .net "s1inv", 0 0, L_0x27bdf00;  1 drivers
v0x26419b0_0 .net "s2", 0 0, L_0x27bf920;  1 drivers
v0x2641a70_0 .net "s2inv", 0 0, L_0x27bdfc0;  1 drivers
v0x2641b30_0 .net "xorRes", 0 0, L_0x27bd360;  1 drivers
S_0x263fbf0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x263f8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27bd4c0/d .functor XOR 1, L_0x27bf590, L_0x27fb160, C4<0>, C4<0>;
L_0x27bd4c0 .delay 1 (40,40,40) L_0x27bd4c0/d;
L_0x27bd580/d .functor XOR 1, L_0x27bf430, L_0x27bd4c0, C4<0>, C4<0>;
L_0x27bd580 .delay 1 (40,40,40) L_0x27bd580/d;
L_0x27bd6e0/d .functor XOR 1, L_0x27bd580, L_0x27bf740, C4<0>, C4<0>;
L_0x27bd6e0 .delay 1 (40,40,40) L_0x27bd6e0/d;
L_0x27bd8e0/d .functor AND 1, L_0x27bf430, L_0x27bd4c0, C4<1>, C4<1>;
L_0x27bd8e0 .delay 1 (40,40,40) L_0x27bd8e0/d;
L_0x27bcb00/d .functor AND 1, L_0x27bd580, L_0x27bf740, C4<1>, C4<1>;
L_0x27bcb00 .delay 1 (40,40,40) L_0x27bcb00/d;
L_0x27bdba0/d .functor OR 1, L_0x27bd8e0, L_0x27bcb00, C4<0>, C4<0>;
L_0x27bdba0 .delay 1 (40,40,40) L_0x27bdba0/d;
v0x263fe80_0 .net "AandB", 0 0, L_0x27bd8e0;  1 drivers
v0x263ff60_0 .net "BxorSub", 0 0, L_0x27bd4c0;  1 drivers
v0x2640020_0 .net "a", 0 0, L_0x27bf430;  alias, 1 drivers
v0x26400f0_0 .net "b", 0 0, L_0x27bf590;  alias, 1 drivers
v0x26401b0_0 .net "carryin", 0 0, L_0x27bf740;  alias, 1 drivers
v0x26402c0_0 .net "carryout", 0 0, L_0x27bdba0;  alias, 1 drivers
v0x2640380_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2640420_0 .net "res", 0 0, L_0x27bd6e0;  alias, 1 drivers
v0x26404e0_0 .net "xAorB", 0 0, L_0x27bd580;  1 drivers
v0x2640630_0 .net "xAorBandCin", 0 0, L_0x27bcb00;  1 drivers
S_0x2641d10 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2641ed0 .param/l "i" 0 3 165, +C4<01011>;
S_0x2641f90 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2641d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27bf4d0/d .functor AND 1, L_0x27c1e80, L_0x27c1fe0, C4<1>, C4<1>;
L_0x27bf4d0 .delay 1 (40,40,40) L_0x27bf4d0/d;
L_0x27af510/d .functor NAND 1, L_0x27c1e80, L_0x27c1fe0, C4<1>, C4<1>;
L_0x27af510 .delay 1 (20,20,20) L_0x27af510/d;
L_0x27bfbe0/d .functor OR 1, L_0x27c1e80, L_0x27c1fe0, C4<0>, C4<0>;
L_0x27bfbe0 .delay 1 (40,40,40) L_0x27bfbe0/d;
L_0x27bfd70/d .functor NOR 1, L_0x27c1e80, L_0x27c1fe0, C4<0>, C4<0>;
L_0x27bfd70 .delay 1 (20,20,20) L_0x27bfd70/d;
L_0x27bfe30/d .functor XOR 1, L_0x27c1e80, L_0x27c1fe0, C4<0>, C4<0>;
L_0x27bfe30 .delay 1 (40,40,40) L_0x27bfe30/d;
L_0x27c08e0/d .functor NOT 1, L_0x27bfa50, C4<0>, C4<0>, C4<0>;
L_0x27c08e0 .delay 1 (10,10,10) L_0x27c08e0/d;
L_0x27c0a40/d .functor NOT 1, L_0x27bfaf0, C4<0>, C4<0>, C4<0>;
L_0x27c0a40 .delay 1 (10,10,10) L_0x27c0a40/d;
L_0x27c0b00/d .functor NOT 1, L_0x27c23d0, C4<0>, C4<0>, C4<0>;
L_0x27c0b00 .delay 1 (10,10,10) L_0x27c0b00/d;
L_0x27c0cb0/d .functor AND 1, L_0x27c0200, L_0x27c08e0, L_0x27c0a40, L_0x27c0b00;
L_0x27c0cb0 .delay 1 (80,80,80) L_0x27c0cb0/d;
L_0x27c0e60/d .functor AND 1, L_0x27c0200, L_0x27bfa50, L_0x27c0a40, L_0x27c0b00;
L_0x27c0e60 .delay 1 (80,80,80) L_0x27c0e60/d;
L_0x27c1010/d .functor AND 1, L_0x27bfe30, L_0x27c08e0, L_0x27bfaf0, L_0x27c0b00;
L_0x27c1010 .delay 1 (80,80,80) L_0x27c1010/d;
L_0x27c1200/d .functor AND 1, L_0x27c0200, L_0x27bfa50, L_0x27bfaf0, L_0x27c0b00;
L_0x27c1200 .delay 1 (80,80,80) L_0x27c1200/d;
L_0x27c1330/d .functor AND 1, L_0x27bf4d0, L_0x27c08e0, L_0x27c0a40, L_0x27c23d0;
L_0x27c1330 .delay 1 (80,80,80) L_0x27c1330/d;
L_0x27c1590/d .functor AND 1, L_0x27af510, L_0x27bfa50, L_0x27c0a40, L_0x27c23d0;
L_0x27c1590 .delay 1 (80,80,80) L_0x27c1590/d;
L_0x27c12c0/d .functor AND 1, L_0x27bfd70, L_0x27c08e0, L_0x27bfaf0, L_0x27c23d0;
L_0x27c12c0 .delay 1 (80,80,80) L_0x27c12c0/d;
L_0x27c18f0/d .functor AND 1, L_0x27bfbe0, L_0x27bfa50, L_0x27bfaf0, L_0x27c23d0;
L_0x27c18f0 .delay 1 (80,80,80) L_0x27c18f0/d;
L_0x27c1a90/0/0 .functor OR 1, L_0x27c0cb0, L_0x27c0e60, L_0x27c1010, L_0x27c1330;
L_0x27c1a90/0/4 .functor OR 1, L_0x27c1590, L_0x27c12c0, L_0x27c18f0, L_0x27c1200;
L_0x27c1a90/d .functor OR 1, L_0x27c1a90/0/0, L_0x27c1a90/0/4, C4<0>, C4<0>;
L_0x27c1a90 .delay 1 (160,160,160) L_0x27c1a90/d;
v0x2642e90_0 .net "a", 0 0, L_0x27c1e80;  1 drivers
v0x2642f50_0 .net "addSub", 0 0, L_0x27c0200;  1 drivers
v0x2642ff0_0 .net "andRes", 0 0, L_0x27bf4d0;  1 drivers
v0x2643090_0 .net "b", 0 0, L_0x27c1fe0;  1 drivers
v0x2643160_0 .net "carryIn", 0 0, L_0x27bfca0;  1 drivers
v0x2643250_0 .net "carryOut", 0 0, L_0x27c06e0;  1 drivers
v0x2643320_0 .net "initialResult", 0 0, L_0x27c1a90;  1 drivers
v0x26433c0_0 .net "isAdd", 0 0, L_0x27c0cb0;  1 drivers
v0x2643460_0 .net "isAnd", 0 0, L_0x27c1330;  1 drivers
v0x2643590_0 .net "isNand", 0 0, L_0x27c1590;  1 drivers
v0x2643630_0 .net "isNor", 0 0, L_0x27c12c0;  1 drivers
v0x26436d0_0 .net "isOr", 0 0, L_0x27c18f0;  1 drivers
v0x2643770_0 .net "isSLT", 0 0, L_0x27c1200;  1 drivers
v0x2643830_0 .net "isSub", 0 0, L_0x27c0e60;  1 drivers
v0x26438f0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2643990_0 .net "isXor", 0 0, L_0x27c1010;  1 drivers
v0x2643a50_0 .net "nandRes", 0 0, L_0x27af510;  1 drivers
v0x2643c00_0 .net "norRes", 0 0, L_0x27bfd70;  1 drivers
v0x2643ca0_0 .net "orRes", 0 0, L_0x27bfbe0;  1 drivers
v0x2643d40_0 .net "s0", 0 0, L_0x27bfa50;  1 drivers
v0x2643de0_0 .net "s0inv", 0 0, L_0x27c08e0;  1 drivers
v0x2643ea0_0 .net "s1", 0 0, L_0x27bfaf0;  1 drivers
v0x2643f60_0 .net "s1inv", 0 0, L_0x27c0a40;  1 drivers
v0x2644020_0 .net "s2", 0 0, L_0x27c23d0;  1 drivers
v0x26440e0_0 .net "s2inv", 0 0, L_0x27c0b00;  1 drivers
v0x26441a0_0 .net "xorRes", 0 0, L_0x27bfe30;  1 drivers
S_0x2642290 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2641f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27bff90/d .functor XOR 1, L_0x27c1fe0, L_0x27fb160, C4<0>, C4<0>;
L_0x27bff90 .delay 1 (40,40,40) L_0x27bff90/d;
L_0x27c0050/d .functor XOR 1, L_0x27c1e80, L_0x27bff90, C4<0>, C4<0>;
L_0x27c0050 .delay 1 (40,40,40) L_0x27c0050/d;
L_0x27c0200/d .functor XOR 1, L_0x27c0050, L_0x27bfca0, C4<0>, C4<0>;
L_0x27c0200 .delay 1 (40,40,40) L_0x27c0200/d;
L_0x27c0400/d .functor AND 1, L_0x27c1e80, L_0x27bff90, C4<1>, C4<1>;
L_0x27c0400 .delay 1 (40,40,40) L_0x27c0400/d;
L_0x27c0670/d .functor AND 1, L_0x27c0050, L_0x27bfca0, C4<1>, C4<1>;
L_0x27c0670 .delay 1 (40,40,40) L_0x27c0670/d;
L_0x27c06e0/d .functor OR 1, L_0x27c0400, L_0x27c0670, C4<0>, C4<0>;
L_0x27c06e0 .delay 1 (40,40,40) L_0x27c06e0/d;
v0x2642520_0 .net "AandB", 0 0, L_0x27c0400;  1 drivers
v0x2642600_0 .net "BxorSub", 0 0, L_0x27bff90;  1 drivers
v0x26426c0_0 .net "a", 0 0, L_0x27c1e80;  alias, 1 drivers
v0x2642790_0 .net "b", 0 0, L_0x27c1fe0;  alias, 1 drivers
v0x2642850_0 .net "carryin", 0 0, L_0x27bfca0;  alias, 1 drivers
v0x2642960_0 .net "carryout", 0 0, L_0x27c06e0;  alias, 1 drivers
v0x2642a20_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2642ac0_0 .net "res", 0 0, L_0x27c0200;  alias, 1 drivers
v0x2642b80_0 .net "xAorB", 0 0, L_0x27c0050;  1 drivers
v0x2642cd0_0 .net "xAorBandCin", 0 0, L_0x27c0670;  1 drivers
S_0x2644380 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2644540 .param/l "i" 0 3 165, +C4<01100>;
S_0x2644600 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2644380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27c1f20/d .functor AND 1, L_0x27c48f0, L_0x27c4a50, C4<1>, C4<1>;
L_0x27c1f20 .delay 1 (40,40,40) L_0x27c1f20/d;
L_0x27c2340/d .functor NAND 1, L_0x27c48f0, L_0x27c4a50, C4<1>, C4<1>;
L_0x27c2340 .delay 1 (20,20,20) L_0x27c2340/d;
L_0x27c2280/d .functor OR 1, L_0x27c48f0, L_0x27c4a50, C4<0>, C4<0>;
L_0x27c2280 .delay 1 (40,40,40) L_0x27c2280/d;
L_0x27c27e0/d .functor NOR 1, L_0x27c48f0, L_0x27c4a50, C4<0>, C4<0>;
L_0x27c27e0 .delay 1 (20,20,20) L_0x27c27e0/d;
L_0x27c28a0/d .functor XOR 1, L_0x27c48f0, L_0x27c4a50, C4<0>, C4<0>;
L_0x27c28a0 .delay 1 (40,40,40) L_0x27c28a0/d;
L_0x27c3350/d .functor NOT 1, L_0x27c2500, C4<0>, C4<0>, C4<0>;
L_0x27c3350 .delay 1 (10,10,10) L_0x27c3350/d;
L_0x27c34b0/d .functor NOT 1, L_0x27c25a0, C4<0>, C4<0>, C4<0>;
L_0x27c34b0 .delay 1 (10,10,10) L_0x27c34b0/d;
L_0x27c3570/d .functor NOT 1, L_0x27c4e70, C4<0>, C4<0>, C4<0>;
L_0x27c3570 .delay 1 (10,10,10) L_0x27c3570/d;
L_0x27c3720/d .functor AND 1, L_0x27c2c70, L_0x27c3350, L_0x27c34b0, L_0x27c3570;
L_0x27c3720 .delay 1 (80,80,80) L_0x27c3720/d;
L_0x27c38d0/d .functor AND 1, L_0x27c2c70, L_0x27c2500, L_0x27c34b0, L_0x27c3570;
L_0x27c38d0 .delay 1 (80,80,80) L_0x27c38d0/d;
L_0x27c3a80/d .functor AND 1, L_0x27c28a0, L_0x27c3350, L_0x27c25a0, L_0x27c3570;
L_0x27c3a80 .delay 1 (80,80,80) L_0x27c3a80/d;
L_0x27c3c70/d .functor AND 1, L_0x27c2c70, L_0x27c2500, L_0x27c25a0, L_0x27c3570;
L_0x27c3c70 .delay 1 (80,80,80) L_0x27c3c70/d;
L_0x27c3da0/d .functor AND 1, L_0x27c1f20, L_0x27c3350, L_0x27c34b0, L_0x27c4e70;
L_0x27c3da0 .delay 1 (80,80,80) L_0x27c3da0/d;
L_0x27c4000/d .functor AND 1, L_0x27c2340, L_0x27c2500, L_0x27c34b0, L_0x27c4e70;
L_0x27c4000 .delay 1 (80,80,80) L_0x27c4000/d;
L_0x27c3d30/d .functor AND 1, L_0x27c27e0, L_0x27c3350, L_0x27c25a0, L_0x27c4e70;
L_0x27c3d30 .delay 1 (80,80,80) L_0x27c3d30/d;
L_0x27c4360/d .functor AND 1, L_0x27c2280, L_0x27c2500, L_0x27c25a0, L_0x27c4e70;
L_0x27c4360 .delay 1 (80,80,80) L_0x27c4360/d;
L_0x27c4500/0/0 .functor OR 1, L_0x27c3720, L_0x27c38d0, L_0x27c3a80, L_0x27c3da0;
L_0x27c4500/0/4 .functor OR 1, L_0x27c4000, L_0x27c3d30, L_0x27c4360, L_0x27c3c70;
L_0x27c4500/d .functor OR 1, L_0x27c4500/0/0, L_0x27c4500/0/4, C4<0>, C4<0>;
L_0x27c4500 .delay 1 (160,160,160) L_0x27c4500/d;
v0x2645540_0 .net "a", 0 0, L_0x27c48f0;  1 drivers
v0x2645600_0 .net "addSub", 0 0, L_0x27c2c70;  1 drivers
v0x26456d0_0 .net "andRes", 0 0, L_0x27c1f20;  1 drivers
v0x26457a0_0 .net "b", 0 0, L_0x27c4a50;  1 drivers
v0x2645870_0 .net "carryIn", 0 0, L_0x27c2710;  1 drivers
v0x2645910_0 .net "carryOut", 0 0, L_0x27c3150;  1 drivers
v0x26459e0_0 .net "initialResult", 0 0, L_0x27c4500;  1 drivers
v0x2645a80_0 .net "isAdd", 0 0, L_0x27c3720;  1 drivers
v0x2645b20_0 .net "isAnd", 0 0, L_0x27c3da0;  1 drivers
v0x2645c50_0 .net "isNand", 0 0, L_0x27c4000;  1 drivers
v0x2645cf0_0 .net "isNor", 0 0, L_0x27c3d30;  1 drivers
v0x2645d90_0 .net "isOr", 0 0, L_0x27c4360;  1 drivers
v0x2645e50_0 .net "isSLT", 0 0, L_0x27c3c70;  1 drivers
v0x2645f10_0 .net "isSub", 0 0, L_0x27c38d0;  1 drivers
v0x2645fd0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2646070_0 .net "isXor", 0 0, L_0x27c3a80;  1 drivers
v0x2646130_0 .net "nandRes", 0 0, L_0x27c2340;  1 drivers
v0x26462e0_0 .net "norRes", 0 0, L_0x27c27e0;  1 drivers
v0x2646380_0 .net "orRes", 0 0, L_0x27c2280;  1 drivers
v0x2646420_0 .net "s0", 0 0, L_0x27c2500;  1 drivers
v0x26464c0_0 .net "s0inv", 0 0, L_0x27c3350;  1 drivers
v0x2646580_0 .net "s1", 0 0, L_0x27c25a0;  1 drivers
v0x2646640_0 .net "s1inv", 0 0, L_0x27c34b0;  1 drivers
v0x2646700_0 .net "s2", 0 0, L_0x27c4e70;  1 drivers
v0x26467c0_0 .net "s2inv", 0 0, L_0x27c3570;  1 drivers
v0x2646880_0 .net "xorRes", 0 0, L_0x27c28a0;  1 drivers
S_0x2644900 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2644600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27c2a00/d .functor XOR 1, L_0x27c4a50, L_0x27fb160, C4<0>, C4<0>;
L_0x27c2a00 .delay 1 (40,40,40) L_0x27c2a00/d;
L_0x27c2ac0/d .functor XOR 1, L_0x27c48f0, L_0x27c2a00, C4<0>, C4<0>;
L_0x27c2ac0 .delay 1 (40,40,40) L_0x27c2ac0/d;
L_0x27c2c70/d .functor XOR 1, L_0x27c2ac0, L_0x27c2710, C4<0>, C4<0>;
L_0x27c2c70 .delay 1 (40,40,40) L_0x27c2c70/d;
L_0x27c2e70/d .functor AND 1, L_0x27c48f0, L_0x27c2a00, C4<1>, C4<1>;
L_0x27c2e70 .delay 1 (40,40,40) L_0x27c2e70/d;
L_0x27c30e0/d .functor AND 1, L_0x27c2ac0, L_0x27c2710, C4<1>, C4<1>;
L_0x27c30e0 .delay 1 (40,40,40) L_0x27c30e0/d;
L_0x27c3150/d .functor OR 1, L_0x27c2e70, L_0x27c30e0, C4<0>, C4<0>;
L_0x27c3150 .delay 1 (40,40,40) L_0x27c3150/d;
v0x2644bd0_0 .net "AandB", 0 0, L_0x27c2e70;  1 drivers
v0x2644cb0_0 .net "BxorSub", 0 0, L_0x27c2a00;  1 drivers
v0x2644d70_0 .net "a", 0 0, L_0x27c48f0;  alias, 1 drivers
v0x2644e40_0 .net "b", 0 0, L_0x27c4a50;  alias, 1 drivers
v0x2644f00_0 .net "carryin", 0 0, L_0x27c2710;  alias, 1 drivers
v0x2645010_0 .net "carryout", 0 0, L_0x27c3150;  alias, 1 drivers
v0x26450d0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2645170_0 .net "res", 0 0, L_0x27c2c70;  alias, 1 drivers
v0x2645230_0 .net "xAorB", 0 0, L_0x27c2ac0;  1 drivers
v0x2645380_0 .net "xAorBandCin", 0 0, L_0x27c30e0;  1 drivers
S_0x2646a60 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2646c20 .param/l "i" 0 3 165, +C4<01101>;
S_0x2646ce0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2646a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27c4990/d .functor AND 1, L_0x27c7310, L_0x27c7470, C4<1>, C4<1>;
L_0x27c4990 .delay 1 (40,40,40) L_0x27c4990/d;
L_0x27c4db0/d .functor NAND 1, L_0x27c7310, L_0x27c7470, C4<1>, C4<1>;
L_0x27c4db0 .delay 1 (20,20,20) L_0x27c4db0/d;
L_0x27c4c50/d .functor OR 1, L_0x27c7310, L_0x27c7470, C4<0>, C4<0>;
L_0x27c4c50 .delay 1 (40,40,40) L_0x27c4c50/d;
L_0x27c5270/d .functor NOR 1, L_0x27c7310, L_0x27c7470, C4<0>, C4<0>;
L_0x27c5270 .delay 1 (20,20,20) L_0x27c5270/d;
L_0x27c5330/d .functor XOR 1, L_0x27c7310, L_0x27c7470, C4<0>, C4<0>;
L_0x27c5330 .delay 1 (40,40,40) L_0x27c5330/d;
L_0x27c5d70/d .functor NOT 1, L_0x27c4f10, C4<0>, C4<0>, C4<0>;
L_0x27c5d70 .delay 1 (10,10,10) L_0x27c5d70/d;
L_0x27c5ed0/d .functor NOT 1, L_0x27c4fb0, C4<0>, C4<0>, C4<0>;
L_0x27c5ed0 .delay 1 (10,10,10) L_0x27c5ed0/d;
L_0x27c5f90/d .functor NOT 1, L_0x27c5050, C4<0>, C4<0>, C4<0>;
L_0x27c5f90 .delay 1 (10,10,10) L_0x27c5f90/d;
L_0x27c6140/d .functor AND 1, L_0x27c56b0, L_0x27c5d70, L_0x27c5ed0, L_0x27c5f90;
L_0x27c6140 .delay 1 (80,80,80) L_0x27c6140/d;
L_0x27c62f0/d .functor AND 1, L_0x27c56b0, L_0x27c4f10, L_0x27c5ed0, L_0x27c5f90;
L_0x27c62f0 .delay 1 (80,80,80) L_0x27c62f0/d;
L_0x27c64a0/d .functor AND 1, L_0x27c5330, L_0x27c5d70, L_0x27c4fb0, L_0x27c5f90;
L_0x27c64a0 .delay 1 (80,80,80) L_0x27c64a0/d;
L_0x27c6690/d .functor AND 1, L_0x27c56b0, L_0x27c4f10, L_0x27c4fb0, L_0x27c5f90;
L_0x27c6690 .delay 1 (80,80,80) L_0x27c6690/d;
L_0x27c67c0/d .functor AND 1, L_0x27c4990, L_0x27c5d70, L_0x27c5ed0, L_0x27c5050;
L_0x27c67c0 .delay 1 (80,80,80) L_0x27c67c0/d;
L_0x27c6a20/d .functor AND 1, L_0x27c4db0, L_0x27c4f10, L_0x27c5ed0, L_0x27c5050;
L_0x27c6a20 .delay 1 (80,80,80) L_0x27c6a20/d;
L_0x27c6750/d .functor AND 1, L_0x27c5270, L_0x27c5d70, L_0x27c4fb0, L_0x27c5050;
L_0x27c6750 .delay 1 (80,80,80) L_0x27c6750/d;
L_0x27c6d80/d .functor AND 1, L_0x27c4c50, L_0x27c4f10, L_0x27c4fb0, L_0x27c5050;
L_0x27c6d80 .delay 1 (80,80,80) L_0x27c6d80/d;
L_0x27c6f20/0/0 .functor OR 1, L_0x27c6140, L_0x27c62f0, L_0x27c64a0, L_0x27c67c0;
L_0x27c6f20/0/4 .functor OR 1, L_0x27c6a20, L_0x27c6750, L_0x27c6d80, L_0x27c6690;
L_0x27c6f20/d .functor OR 1, L_0x27c6f20/0/0, L_0x27c6f20/0/4, C4<0>, C4<0>;
L_0x27c6f20 .delay 1 (160,160,160) L_0x27c6f20/d;
v0x2647be0_0 .net "a", 0 0, L_0x27c7310;  1 drivers
v0x2647ca0_0 .net "addSub", 0 0, L_0x27c56b0;  1 drivers
v0x2647d70_0 .net "andRes", 0 0, L_0x27c4990;  1 drivers
v0x2647e40_0 .net "b", 0 0, L_0x27c7470;  1 drivers
v0x2647f10_0 .net "carryIn", 0 0, L_0x27b1da0;  1 drivers
v0x2647fb0_0 .net "carryOut", 0 0, L_0x27c5b70;  1 drivers
v0x2648080_0 .net "initialResult", 0 0, L_0x27c6f20;  1 drivers
v0x2648120_0 .net "isAdd", 0 0, L_0x27c6140;  1 drivers
v0x26481c0_0 .net "isAnd", 0 0, L_0x27c67c0;  1 drivers
v0x26482f0_0 .net "isNand", 0 0, L_0x27c6a20;  1 drivers
v0x2648390_0 .net "isNor", 0 0, L_0x27c6750;  1 drivers
v0x2648430_0 .net "isOr", 0 0, L_0x27c6d80;  1 drivers
v0x26484f0_0 .net "isSLT", 0 0, L_0x27c6690;  1 drivers
v0x26485b0_0 .net "isSub", 0 0, L_0x27c62f0;  1 drivers
v0x2648670_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2648710_0 .net "isXor", 0 0, L_0x27c64a0;  1 drivers
v0x26487d0_0 .net "nandRes", 0 0, L_0x27c4db0;  1 drivers
v0x2648980_0 .net "norRes", 0 0, L_0x27c5270;  1 drivers
v0x2648a20_0 .net "orRes", 0 0, L_0x27c4c50;  1 drivers
v0x2648ac0_0 .net "s0", 0 0, L_0x27c4f10;  1 drivers
v0x2648b60_0 .net "s0inv", 0 0, L_0x27c5d70;  1 drivers
v0x2648c20_0 .net "s1", 0 0, L_0x27c4fb0;  1 drivers
v0x2648ce0_0 .net "s1inv", 0 0, L_0x27c5ed0;  1 drivers
v0x2648da0_0 .net "s2", 0 0, L_0x27c5050;  1 drivers
v0x2648e60_0 .net "s2inv", 0 0, L_0x27c5f90;  1 drivers
v0x2648f20_0 .net "xorRes", 0 0, L_0x27c5330;  1 drivers
S_0x2646fe0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2646ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27c5490/d .functor XOR 1, L_0x27c7470, L_0x27fb160, C4<0>, C4<0>;
L_0x27c5490 .delay 1 (40,40,40) L_0x27c5490/d;
L_0x27c5550/d .functor XOR 1, L_0x27c7310, L_0x27c5490, C4<0>, C4<0>;
L_0x27c5550 .delay 1 (40,40,40) L_0x27c5550/d;
L_0x27c56b0/d .functor XOR 1, L_0x27c5550, L_0x27b1da0, C4<0>, C4<0>;
L_0x27c56b0 .delay 1 (40,40,40) L_0x27c56b0/d;
L_0x27c58b0/d .functor AND 1, L_0x27c7310, L_0x27c5490, C4<1>, C4<1>;
L_0x27c58b0 .delay 1 (40,40,40) L_0x27c58b0/d;
L_0x27c4cc0/d .functor AND 1, L_0x27c5550, L_0x27b1da0, C4<1>, C4<1>;
L_0x27c4cc0 .delay 1 (40,40,40) L_0x27c4cc0/d;
L_0x27c5b70/d .functor OR 1, L_0x27c58b0, L_0x27c4cc0, C4<0>, C4<0>;
L_0x27c5b70 .delay 1 (40,40,40) L_0x27c5b70/d;
v0x2647270_0 .net "AandB", 0 0, L_0x27c58b0;  1 drivers
v0x2647350_0 .net "BxorSub", 0 0, L_0x27c5490;  1 drivers
v0x2647410_0 .net "a", 0 0, L_0x27c7310;  alias, 1 drivers
v0x26474e0_0 .net "b", 0 0, L_0x27c7470;  alias, 1 drivers
v0x26475a0_0 .net "carryin", 0 0, L_0x27b1da0;  alias, 1 drivers
v0x26476b0_0 .net "carryout", 0 0, L_0x27c5b70;  alias, 1 drivers
v0x2647770_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2647810_0 .net "res", 0 0, L_0x27c56b0;  alias, 1 drivers
v0x26478d0_0 .net "xAorB", 0 0, L_0x27c5550;  1 drivers
v0x2647a20_0 .net "xAorBandCin", 0 0, L_0x27c4cc0;  1 drivers
S_0x2649100 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x26492c0 .param/l "i" 0 3 165, +C4<01110>;
S_0x2649380 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2649100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27c73b0/d .functor AND 1, L_0x27c9e80, L_0x27c9fe0, C4<1>, C4<1>;
L_0x27c73b0 .delay 1 (40,40,40) L_0x27c73b0/d;
L_0x27c7ae0/d .functor NAND 1, L_0x27c9e80, L_0x27c9fe0, C4<1>, C4<1>;
L_0x27c7ae0 .delay 1 (20,20,20) L_0x27c7ae0/d;
L_0x27c7ba0/d .functor OR 1, L_0x27c9e80, L_0x27c9fe0, C4<0>, C4<0>;
L_0x27c7ba0 .delay 1 (40,40,40) L_0x27c7ba0/d;
L_0x27c7d90/d .functor NOR 1, L_0x27c9e80, L_0x27c9fe0, C4<0>, C4<0>;
L_0x27c7d90 .delay 1 (20,20,20) L_0x27c7d90/d;
L_0x27c7e50/d .functor XOR 1, L_0x27c9e80, L_0x27c9fe0, C4<0>, C4<0>;
L_0x27c7e50 .delay 1 (40,40,40) L_0x27c7e50/d;
L_0x27c88e0/d .functor NOT 1, L_0x27c78d0, C4<0>, C4<0>, C4<0>;
L_0x27c88e0 .delay 1 (10,10,10) L_0x27c88e0/d;
L_0x27c8a40/d .functor NOT 1, L_0x27c7970, C4<0>, C4<0>, C4<0>;
L_0x27c8a40 .delay 1 (10,10,10) L_0x27c8a40/d;
L_0x27c8b00/d .functor NOT 1, L_0x27c7a10, C4<0>, C4<0>, C4<0>;
L_0x27c8b00 .delay 1 (10,10,10) L_0x27c8b00/d;
L_0x27c8cb0/d .functor AND 1, L_0x27c8220, L_0x27c88e0, L_0x27c8a40, L_0x27c8b00;
L_0x27c8cb0 .delay 1 (80,80,80) L_0x27c8cb0/d;
L_0x27c8e60/d .functor AND 1, L_0x27c8220, L_0x27c78d0, L_0x27c8a40, L_0x27c8b00;
L_0x27c8e60 .delay 1 (80,80,80) L_0x27c8e60/d;
L_0x27c9010/d .functor AND 1, L_0x27c7e50, L_0x27c88e0, L_0x27c7970, L_0x27c8b00;
L_0x27c9010 .delay 1 (80,80,80) L_0x27c9010/d;
L_0x27c9200/d .functor AND 1, L_0x27c8220, L_0x27c78d0, L_0x27c7970, L_0x27c8b00;
L_0x27c9200 .delay 1 (80,80,80) L_0x27c9200/d;
L_0x27c9330/d .functor AND 1, L_0x27c73b0, L_0x27c88e0, L_0x27c8a40, L_0x27c7a10;
L_0x27c9330 .delay 1 (80,80,80) L_0x27c9330/d;
L_0x27c9590/d .functor AND 1, L_0x27c7ae0, L_0x27c78d0, L_0x27c8a40, L_0x27c7a10;
L_0x27c9590 .delay 1 (80,80,80) L_0x27c9590/d;
L_0x27c92c0/d .functor AND 1, L_0x27c7d90, L_0x27c88e0, L_0x27c7970, L_0x27c7a10;
L_0x27c92c0 .delay 1 (80,80,80) L_0x27c92c0/d;
L_0x27c98f0/d .functor AND 1, L_0x27c7ba0, L_0x27c78d0, L_0x27c7970, L_0x27c7a10;
L_0x27c98f0 .delay 1 (80,80,80) L_0x27c98f0/d;
L_0x27c9a90/0/0 .functor OR 1, L_0x27c8cb0, L_0x27c8e60, L_0x27c9010, L_0x27c9330;
L_0x27c9a90/0/4 .functor OR 1, L_0x27c9590, L_0x27c92c0, L_0x27c98f0, L_0x27c9200;
L_0x27c9a90/d .functor OR 1, L_0x27c9a90/0/0, L_0x27c9a90/0/4, C4<0>, C4<0>;
L_0x27c9a90 .delay 1 (160,160,160) L_0x27c9a90/d;
v0x264a280_0 .net "a", 0 0, L_0x27c9e80;  1 drivers
v0x264a340_0 .net "addSub", 0 0, L_0x27c8220;  1 drivers
v0x264a410_0 .net "andRes", 0 0, L_0x27c73b0;  1 drivers
v0x264a4e0_0 .net "b", 0 0, L_0x27c9fe0;  1 drivers
v0x264a5b0_0 .net "carryIn", 0 0, L_0x27c7830;  1 drivers
v0x264a650_0 .net "carryOut", 0 0, L_0x27c86e0;  1 drivers
v0x264a720_0 .net "initialResult", 0 0, L_0x27c9a90;  1 drivers
v0x264a7c0_0 .net "isAdd", 0 0, L_0x27c8cb0;  1 drivers
v0x264a860_0 .net "isAnd", 0 0, L_0x27c9330;  1 drivers
v0x264a990_0 .net "isNand", 0 0, L_0x27c9590;  1 drivers
v0x264aa30_0 .net "isNor", 0 0, L_0x27c92c0;  1 drivers
v0x264aad0_0 .net "isOr", 0 0, L_0x27c98f0;  1 drivers
v0x264ab90_0 .net "isSLT", 0 0, L_0x27c9200;  1 drivers
v0x264ac50_0 .net "isSub", 0 0, L_0x27c8e60;  1 drivers
v0x264ad10_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x264adb0_0 .net "isXor", 0 0, L_0x27c9010;  1 drivers
v0x264ae70_0 .net "nandRes", 0 0, L_0x27c7ae0;  1 drivers
v0x264b020_0 .net "norRes", 0 0, L_0x27c7d90;  1 drivers
v0x264b0c0_0 .net "orRes", 0 0, L_0x27c7ba0;  1 drivers
v0x264b160_0 .net "s0", 0 0, L_0x27c78d0;  1 drivers
v0x264b200_0 .net "s0inv", 0 0, L_0x27c88e0;  1 drivers
v0x264b2c0_0 .net "s1", 0 0, L_0x27c7970;  1 drivers
v0x264b380_0 .net "s1inv", 0 0, L_0x27c8a40;  1 drivers
v0x264b440_0 .net "s2", 0 0, L_0x27c7a10;  1 drivers
v0x264b500_0 .net "s2inv", 0 0, L_0x27c8b00;  1 drivers
v0x264b5c0_0 .net "xorRes", 0 0, L_0x27c7e50;  1 drivers
S_0x2649680 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2649380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27c7fb0/d .functor XOR 1, L_0x27c9fe0, L_0x27fb160, C4<0>, C4<0>;
L_0x27c7fb0 .delay 1 (40,40,40) L_0x27c7fb0/d;
L_0x27c8070/d .functor XOR 1, L_0x27c9e80, L_0x27c7fb0, C4<0>, C4<0>;
L_0x27c8070 .delay 1 (40,40,40) L_0x27c8070/d;
L_0x27c8220/d .functor XOR 1, L_0x27c8070, L_0x27c7830, C4<0>, C4<0>;
L_0x27c8220 .delay 1 (40,40,40) L_0x27c8220/d;
L_0x27c8420/d .functor AND 1, L_0x27c9e80, L_0x27c7fb0, C4<1>, C4<1>;
L_0x27c8420 .delay 1 (40,40,40) L_0x27c8420/d;
L_0x27c7c10/d .functor AND 1, L_0x27c8070, L_0x27c7830, C4<1>, C4<1>;
L_0x27c7c10 .delay 1 (40,40,40) L_0x27c7c10/d;
L_0x27c86e0/d .functor OR 1, L_0x27c8420, L_0x27c7c10, C4<0>, C4<0>;
L_0x27c86e0 .delay 1 (40,40,40) L_0x27c86e0/d;
v0x2649910_0 .net "AandB", 0 0, L_0x27c8420;  1 drivers
v0x26499f0_0 .net "BxorSub", 0 0, L_0x27c7fb0;  1 drivers
v0x2649ab0_0 .net "a", 0 0, L_0x27c9e80;  alias, 1 drivers
v0x2649b80_0 .net "b", 0 0, L_0x27c9fe0;  alias, 1 drivers
v0x2649c40_0 .net "carryin", 0 0, L_0x27c7830;  alias, 1 drivers
v0x2649d50_0 .net "carryout", 0 0, L_0x27c86e0;  alias, 1 drivers
v0x2649e10_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2649eb0_0 .net "res", 0 0, L_0x27c8220;  alias, 1 drivers
v0x2649f70_0 .net "xAorB", 0 0, L_0x27c8070;  1 drivers
v0x264a0c0_0 .net "xAorBandCin", 0 0, L_0x27c7c10;  1 drivers
S_0x264b7a0 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x264b960 .param/l "i" 0 3 165, +C4<01111>;
S_0x264ba20 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x264b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27c9f20/d .functor AND 1, L_0x27cc8c0, L_0x27cca20, C4<1>, C4<1>;
L_0x27c9f20 .delay 1 (40,40,40) L_0x27c9f20/d;
L_0x27ca510/d .functor NAND 1, L_0x27cc8c0, L_0x27cca20, C4<1>, C4<1>;
L_0x27ca510 .delay 1 (20,20,20) L_0x27ca510/d;
L_0x27ca670/d .functor OR 1, L_0x27cc8c0, L_0x27cca20, C4<0>, C4<0>;
L_0x27ca670 .delay 1 (40,40,40) L_0x27ca670/d;
L_0x27ca800/d .functor NOR 1, L_0x27cc8c0, L_0x27cca20, C4<0>, C4<0>;
L_0x27ca800 .delay 1 (20,20,20) L_0x27ca800/d;
L_0x27ca8c0/d .functor XOR 1, L_0x27cc8c0, L_0x27cca20, C4<0>, C4<0>;
L_0x27ca8c0 .delay 1 (40,40,40) L_0x27ca8c0/d;
L_0x27cb320/d .functor NOT 1, L_0x27b7500, C4<0>, C4<0>, C4<0>;
L_0x27cb320 .delay 1 (10,10,10) L_0x27cb320/d;
L_0x27cb480/d .functor NOT 1, L_0x27cced0, C4<0>, C4<0>, C4<0>;
L_0x27cb480 .delay 1 (10,10,10) L_0x27cb480/d;
L_0x27cb540/d .functor NOT 1, L_0x27ccf70, C4<0>, C4<0>, C4<0>;
L_0x27cb540 .delay 1 (10,10,10) L_0x27cb540/d;
L_0x27cb6f0/d .functor AND 1, L_0x27cac40, L_0x27cb320, L_0x27cb480, L_0x27cb540;
L_0x27cb6f0 .delay 1 (80,80,80) L_0x27cb6f0/d;
L_0x27cb8a0/d .functor AND 1, L_0x27cac40, L_0x27b7500, L_0x27cb480, L_0x27cb540;
L_0x27cb8a0 .delay 1 (80,80,80) L_0x27cb8a0/d;
L_0x27cba50/d .functor AND 1, L_0x27ca8c0, L_0x27cb320, L_0x27cced0, L_0x27cb540;
L_0x27cba50 .delay 1 (80,80,80) L_0x27cba50/d;
L_0x27cbc40/d .functor AND 1, L_0x27cac40, L_0x27b7500, L_0x27cced0, L_0x27cb540;
L_0x27cbc40 .delay 1 (80,80,80) L_0x27cbc40/d;
L_0x27cbd70/d .functor AND 1, L_0x27c9f20, L_0x27cb320, L_0x27cb480, L_0x27ccf70;
L_0x27cbd70 .delay 1 (80,80,80) L_0x27cbd70/d;
L_0x27becb0/d .functor AND 1, L_0x27ca510, L_0x27b7500, L_0x27cb480, L_0x27ccf70;
L_0x27becb0 .delay 1 (80,80,80) L_0x27becb0/d;
L_0x27cbd00/d .functor AND 1, L_0x27ca800, L_0x27cb320, L_0x27cced0, L_0x27ccf70;
L_0x27cbd00 .delay 1 (80,80,80) L_0x27cbd00/d;
L_0x27cc330/d .functor AND 1, L_0x27ca670, L_0x27b7500, L_0x27cced0, L_0x27ccf70;
L_0x27cc330 .delay 1 (80,80,80) L_0x27cc330/d;
L_0x27cc4d0/0/0 .functor OR 1, L_0x27cb6f0, L_0x27cb8a0, L_0x27cba50, L_0x27cbd70;
L_0x27cc4d0/0/4 .functor OR 1, L_0x27becb0, L_0x27cbd00, L_0x27cc330, L_0x27cbc40;
L_0x27cc4d0/d .functor OR 1, L_0x27cc4d0/0/0, L_0x27cc4d0/0/4, C4<0>, C4<0>;
L_0x27cc4d0 .delay 1 (160,160,160) L_0x27cc4d0/d;
v0x264c920_0 .net "a", 0 0, L_0x27cc8c0;  1 drivers
v0x264c9e0_0 .net "addSub", 0 0, L_0x27cac40;  1 drivers
v0x264cab0_0 .net "andRes", 0 0, L_0x27c9f20;  1 drivers
v0x264cb80_0 .net "b", 0 0, L_0x27cca20;  1 drivers
v0x264cc50_0 .net "carryIn", 0 0, L_0x27ca730;  1 drivers
v0x264ccf0_0 .net "carryOut", 0 0, L_0x27cb120;  1 drivers
v0x264cdc0_0 .net "initialResult", 0 0, L_0x27cc4d0;  1 drivers
v0x264ce60_0 .net "isAdd", 0 0, L_0x27cb6f0;  1 drivers
v0x264cf00_0 .net "isAnd", 0 0, L_0x27cbd70;  1 drivers
v0x264d030_0 .net "isNand", 0 0, L_0x27becb0;  1 drivers
v0x264d0d0_0 .net "isNor", 0 0, L_0x27cbd00;  1 drivers
v0x264d170_0 .net "isOr", 0 0, L_0x27cc330;  1 drivers
v0x264d230_0 .net "isSLT", 0 0, L_0x27cbc40;  1 drivers
v0x264d2f0_0 .net "isSub", 0 0, L_0x27cb8a0;  1 drivers
v0x264d3b0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x264d450_0 .net "isXor", 0 0, L_0x27cba50;  1 drivers
v0x264d510_0 .net "nandRes", 0 0, L_0x27ca510;  1 drivers
v0x264d6c0_0 .net "norRes", 0 0, L_0x27ca800;  1 drivers
v0x264d760_0 .net "orRes", 0 0, L_0x27ca670;  1 drivers
v0x264d800_0 .net "s0", 0 0, L_0x27b7500;  1 drivers
v0x264d8a0_0 .net "s0inv", 0 0, L_0x27cb320;  1 drivers
v0x264d960_0 .net "s1", 0 0, L_0x27cced0;  1 drivers
v0x264da20_0 .net "s1inv", 0 0, L_0x27cb480;  1 drivers
v0x264dae0_0 .net "s2", 0 0, L_0x27ccf70;  1 drivers
v0x264dba0_0 .net "s2inv", 0 0, L_0x27cb540;  1 drivers
v0x264dc60_0 .net "xorRes", 0 0, L_0x27ca8c0;  1 drivers
S_0x264bd20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x264ba20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27caa20/d .functor XOR 1, L_0x27cca20, L_0x27fb160, C4<0>, C4<0>;
L_0x27caa20 .delay 1 (40,40,40) L_0x27caa20/d;
L_0x27caae0/d .functor XOR 1, L_0x27cc8c0, L_0x27caa20, C4<0>, C4<0>;
L_0x27caae0 .delay 1 (40,40,40) L_0x27caae0/d;
L_0x27cac40/d .functor XOR 1, L_0x27caae0, L_0x27ca730, C4<0>, C4<0>;
L_0x27cac40 .delay 1 (40,40,40) L_0x27cac40/d;
L_0x27cae40/d .functor AND 1, L_0x27cc8c0, L_0x27caa20, C4<1>, C4<1>;
L_0x27cae40 .delay 1 (40,40,40) L_0x27cae40/d;
L_0x27cb0b0/d .functor AND 1, L_0x27caae0, L_0x27ca730, C4<1>, C4<1>;
L_0x27cb0b0 .delay 1 (40,40,40) L_0x27cb0b0/d;
L_0x27cb120/d .functor OR 1, L_0x27cae40, L_0x27cb0b0, C4<0>, C4<0>;
L_0x27cb120 .delay 1 (40,40,40) L_0x27cb120/d;
v0x264bfb0_0 .net "AandB", 0 0, L_0x27cae40;  1 drivers
v0x264c090_0 .net "BxorSub", 0 0, L_0x27caa20;  1 drivers
v0x264c150_0 .net "a", 0 0, L_0x27cc8c0;  alias, 1 drivers
v0x264c220_0 .net "b", 0 0, L_0x27cca20;  alias, 1 drivers
v0x264c2e0_0 .net "carryin", 0 0, L_0x27ca730;  alias, 1 drivers
v0x264c3f0_0 .net "carryout", 0 0, L_0x27cb120;  alias, 1 drivers
v0x264c4b0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x264c550_0 .net "res", 0 0, L_0x27cac40;  alias, 1 drivers
v0x264c610_0 .net "xAorB", 0 0, L_0x27caae0;  1 drivers
v0x264c760_0 .net "xAorBandCin", 0 0, L_0x27cb0b0;  1 drivers
S_0x264de40 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x263a9a0 .param/l "i" 0 3 165, +C4<010000>;
S_0x264e160 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x264de40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27cc960/d .functor AND 1, L_0x27cf430, L_0x27cf590, C4<1>, C4<1>;
L_0x27cc960 .delay 1 (40,40,40) L_0x27cc960/d;
L_0x27ccc20/d .functor NAND 1, L_0x27cf430, L_0x27cf590, C4<1>, C4<1>;
L_0x27ccc20 .delay 1 (20,20,20) L_0x27ccc20/d;
L_0x27ccd80/d .functor OR 1, L_0x27cf430, L_0x27cf590, C4<0>, C4<0>;
L_0x27ccd80 .delay 1 (40,40,40) L_0x27ccd80/d;
L_0x27cc0b0/d .functor NOR 1, L_0x27cf430, L_0x27cf590, C4<0>, C4<0>;
L_0x27cc0b0 .delay 1 (20,20,20) L_0x27cc0b0/d;
L_0x27cd3b0/d .functor XOR 1, L_0x27cf430, L_0x27cf590, C4<0>, C4<0>;
L_0x27cd3b0 .delay 1 (40,40,40) L_0x27cd3b0/d;
L_0x27cde60/d .functor NOT 1, L_0x27cf870, C4<0>, C4<0>, C4<0>;
L_0x27cde60 .delay 1 (10,10,10) L_0x27cde60/d;
L_0x264f8f0/d .functor NOT 1, L_0x27cd010, C4<0>, C4<0>, C4<0>;
L_0x264f8f0 .delay 1 (10,10,10) L_0x264f8f0/d;
L_0x27ce010/d .functor NOT 1, L_0x27cd0b0, C4<0>, C4<0>, C4<0>;
L_0x27ce010 .delay 1 (10,10,10) L_0x27ce010/d;
L_0x27ce1c0/d .functor AND 1, L_0x27cd780, L_0x27cde60, L_0x264f8f0, L_0x27ce010;
L_0x27ce1c0 .delay 1 (80,80,80) L_0x27ce1c0/d;
L_0x27ce370/d .functor AND 1, L_0x27cd780, L_0x27cf870, L_0x264f8f0, L_0x27ce010;
L_0x27ce370 .delay 1 (80,80,80) L_0x27ce370/d;
L_0x27ce580/d .functor AND 1, L_0x27cd3b0, L_0x27cde60, L_0x27cd010, L_0x27ce010;
L_0x27ce580 .delay 1 (80,80,80) L_0x27ce580/d;
L_0x27ce760/d .functor AND 1, L_0x27cd780, L_0x27cf870, L_0x27cd010, L_0x27ce010;
L_0x27ce760 .delay 1 (80,80,80) L_0x27ce760/d;
L_0x27ce930/d .functor AND 1, L_0x27cc960, L_0x27cde60, L_0x264f8f0, L_0x27cd0b0;
L_0x27ce930 .delay 1 (80,80,80) L_0x27ce930/d;
L_0x27ceb10/d .functor AND 1, L_0x27ccc20, L_0x27cf870, L_0x264f8f0, L_0x27cd0b0;
L_0x27ceb10 .delay 1 (80,80,80) L_0x27ceb10/d;
L_0x27ce8c0/d .functor AND 1, L_0x27cc0b0, L_0x27cde60, L_0x27cd010, L_0x27cd0b0;
L_0x27ce8c0 .delay 1 (80,80,80) L_0x27ce8c0/d;
L_0x27ceea0/d .functor AND 1, L_0x27ccd80, L_0x27cf870, L_0x27cd010, L_0x27cd0b0;
L_0x27ceea0 .delay 1 (80,80,80) L_0x27ceea0/d;
L_0x27cf040/0/0 .functor OR 1, L_0x27ce1c0, L_0x27ce370, L_0x27ce580, L_0x27ce930;
L_0x27cf040/0/4 .functor OR 1, L_0x27ceb10, L_0x27ce8c0, L_0x27ceea0, L_0x27ce760;
L_0x27cf040/d .functor OR 1, L_0x27cf040/0/0, L_0x27cf040/0/4, C4<0>, C4<0>;
L_0x27cf040 .delay 1 (160,160,160) L_0x27cf040/d;
v0x264f220_0 .net "a", 0 0, L_0x27cf430;  1 drivers
v0x264f310_0 .net "addSub", 0 0, L_0x27cd780;  1 drivers
v0x264f3e0_0 .net "andRes", 0 0, L_0x27cc960;  1 drivers
v0x264f4b0_0 .net "b", 0 0, L_0x27cf590;  1 drivers
v0x264f580_0 .net "carryIn", 0 0, L_0x27cf740;  1 drivers
v0x264f620_0 .net "carryOut", 0 0, L_0x27cdc60;  1 drivers
v0x264f6f0_0 .net "initialResult", 0 0, L_0x27cf040;  1 drivers
v0x264f790_0 .net "isAdd", 0 0, L_0x27ce1c0;  1 drivers
v0x264f830_0 .net "isAnd", 0 0, L_0x27ce930;  1 drivers
v0x264f960_0 .net "isNand", 0 0, L_0x27ceb10;  1 drivers
v0x264fa00_0 .net "isNor", 0 0, L_0x27ce8c0;  1 drivers
v0x264faa0_0 .net "isOr", 0 0, L_0x27ceea0;  1 drivers
v0x264fb60_0 .net "isSLT", 0 0, L_0x27ce760;  1 drivers
v0x264fc20_0 .net "isSub", 0 0, L_0x27ce370;  1 drivers
v0x264fce0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x264fd80_0 .net "isXor", 0 0, L_0x27ce580;  1 drivers
v0x264fe40_0 .net "nandRes", 0 0, L_0x27ccc20;  1 drivers
v0x264fff0_0 .net "norRes", 0 0, L_0x27cc0b0;  1 drivers
v0x2650090_0 .net "orRes", 0 0, L_0x27ccd80;  1 drivers
v0x2650130_0 .net "s0", 0 0, L_0x27cf870;  1 drivers
v0x26501d0_0 .net "s0inv", 0 0, L_0x27cde60;  1 drivers
v0x2650290_0 .net "s1", 0 0, L_0x27cd010;  1 drivers
v0x2650350_0 .net "s1inv", 0 0, L_0x264f8f0;  1 drivers
v0x2650410_0 .net "s2", 0 0, L_0x27cd0b0;  1 drivers
v0x26504d0_0 .net "s2inv", 0 0, L_0x27ce010;  1 drivers
v0x2650590_0 .net "xorRes", 0 0, L_0x27cd3b0;  1 drivers
S_0x264e460 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x264e160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27cd510/d .functor XOR 1, L_0x27cf590, L_0x27fb160, C4<0>, C4<0>;
L_0x27cd510 .delay 1 (40,40,40) L_0x27cd510/d;
L_0x27cd5d0/d .functor XOR 1, L_0x27cf430, L_0x27cd510, C4<0>, C4<0>;
L_0x27cd5d0 .delay 1 (40,40,40) L_0x27cd5d0/d;
L_0x27cd780/d .functor XOR 1, L_0x27cd5d0, L_0x27cf740, C4<0>, C4<0>;
L_0x27cd780 .delay 1 (40,40,40) L_0x27cd780/d;
L_0x27cd980/d .functor AND 1, L_0x27cf430, L_0x27cd510, C4<1>, C4<1>;
L_0x27cd980 .delay 1 (40,40,40) L_0x27cd980/d;
L_0x27cdbf0/d .functor AND 1, L_0x27cd5d0, L_0x27cf740, C4<1>, C4<1>;
L_0x27cdbf0 .delay 1 (40,40,40) L_0x27cdbf0/d;
L_0x27cdc60/d .functor OR 1, L_0x27cd980, L_0x27cdbf0, C4<0>, C4<0>;
L_0x27cdc60 .delay 1 (40,40,40) L_0x27cdc60/d;
v0x264e6d0_0 .net "AandB", 0 0, L_0x27cd980;  1 drivers
v0x264e7b0_0 .net "BxorSub", 0 0, L_0x27cd510;  1 drivers
v0x264e870_0 .net "a", 0 0, L_0x27cf430;  alias, 1 drivers
v0x264e940_0 .net "b", 0 0, L_0x27cf590;  alias, 1 drivers
v0x264ea00_0 .net "carryin", 0 0, L_0x27cf740;  alias, 1 drivers
v0x264eb10_0 .net "carryout", 0 0, L_0x27cdc60;  alias, 1 drivers
v0x264ebd0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x263b5d0_0 .net "res", 0 0, L_0x27cd780;  alias, 1 drivers
v0x263b690_0 .net "xAorB", 0 0, L_0x27cd5d0;  1 drivers
v0x264f080_0 .net "xAorBandCin", 0 0, L_0x27cdbf0;  1 drivers
S_0x2650770 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2650930 .param/l "i" 0 3 165, +C4<010001>;
S_0x26509f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2650770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27cf4d0/d .functor AND 1, L_0x27d1e70, L_0x27d1fd0, C4<1>, C4<1>;
L_0x27cf4d0 .delay 1 (40,40,40) L_0x27cf4d0/d;
L_0x27cd1f0/d .functor NAND 1, L_0x27d1e70, L_0x27d1fd0, C4<1>, C4<1>;
L_0x27cd1f0 .delay 1 (20,20,20) L_0x27cd1f0/d;
L_0x27ced00/d .functor OR 1, L_0x27d1e70, L_0x27d1fd0, C4<0>, C4<0>;
L_0x27ced00 .delay 1 (40,40,40) L_0x27ced00/d;
L_0x27cfd30/d .functor NOR 1, L_0x27d1e70, L_0x27d1fd0, C4<0>, C4<0>;
L_0x27cfd30 .delay 1 (20,20,20) L_0x27cfd30/d;
L_0x27cfdf0/d .functor XOR 1, L_0x27d1e70, L_0x27d1fd0, C4<0>, C4<0>;
L_0x27cfdf0 .delay 1 (40,40,40) L_0x27cfdf0/d;
L_0x27d0830/d .functor NOT 1, L_0x27cf9b0, C4<0>, C4<0>, C4<0>;
L_0x27d0830 .delay 1 (10,10,10) L_0x27d0830/d;
L_0x27d0990/d .functor NOT 1, L_0x27cfa50, C4<0>, C4<0>, C4<0>;
L_0x27d0990 .delay 1 (10,10,10) L_0x27d0990/d;
L_0x27d0a50/d .functor NOT 1, L_0x27cfaf0, C4<0>, C4<0>, C4<0>;
L_0x27d0a50 .delay 1 (10,10,10) L_0x27d0a50/d;
L_0x27d0c00/d .functor AND 1, L_0x27d0170, L_0x27d0830, L_0x27d0990, L_0x27d0a50;
L_0x27d0c00 .delay 1 (80,80,80) L_0x27d0c00/d;
L_0x27d0db0/d .functor AND 1, L_0x27d0170, L_0x27cf9b0, L_0x27d0990, L_0x27d0a50;
L_0x27d0db0 .delay 1 (80,80,80) L_0x27d0db0/d;
L_0x27d0fc0/d .functor AND 1, L_0x27cfdf0, L_0x27d0830, L_0x27cfa50, L_0x27d0a50;
L_0x27d0fc0 .delay 1 (80,80,80) L_0x27d0fc0/d;
L_0x27d11a0/d .functor AND 1, L_0x27d0170, L_0x27cf9b0, L_0x27cfa50, L_0x27d0a50;
L_0x27d11a0 .delay 1 (80,80,80) L_0x27d11a0/d;
L_0x27d1370/d .functor AND 1, L_0x27cf4d0, L_0x27d0830, L_0x27d0990, L_0x27cfaf0;
L_0x27d1370 .delay 1 (80,80,80) L_0x27d1370/d;
L_0x27d1550/d .functor AND 1, L_0x27cd1f0, L_0x27cf9b0, L_0x27d0990, L_0x27cfaf0;
L_0x27d1550 .delay 1 (80,80,80) L_0x27d1550/d;
L_0x27d1300/d .functor AND 1, L_0x27cfd30, L_0x27d0830, L_0x27cfa50, L_0x27cfaf0;
L_0x27d1300 .delay 1 (80,80,80) L_0x27d1300/d;
L_0x27d18e0/d .functor AND 1, L_0x27ced00, L_0x27cf9b0, L_0x27cfa50, L_0x27cfaf0;
L_0x27d18e0 .delay 1 (80,80,80) L_0x27d18e0/d;
L_0x27d1a80/0/0 .functor OR 1, L_0x27d0c00, L_0x27d0db0, L_0x27d0fc0, L_0x27d1370;
L_0x27d1a80/0/4 .functor OR 1, L_0x27d1550, L_0x27d1300, L_0x27d18e0, L_0x27d11a0;
L_0x27d1a80/d .functor OR 1, L_0x27d1a80/0/0, L_0x27d1a80/0/4, C4<0>, C4<0>;
L_0x27d1a80 .delay 1 (160,160,160) L_0x27d1a80/d;
v0x26518f0_0 .net "a", 0 0, L_0x27d1e70;  1 drivers
v0x26519b0_0 .net "addSub", 0 0, L_0x27d0170;  1 drivers
v0x2651a80_0 .net "andRes", 0 0, L_0x27cf4d0;  1 drivers
v0x2651b50_0 .net "b", 0 0, L_0x27d1fd0;  1 drivers
v0x2651c20_0 .net "carryIn", 0 0, L_0x27cf910;  1 drivers
v0x2651cc0_0 .net "carryOut", 0 0, L_0x27d0630;  1 drivers
v0x2651d90_0 .net "initialResult", 0 0, L_0x27d1a80;  1 drivers
v0x2651e30_0 .net "isAdd", 0 0, L_0x27d0c00;  1 drivers
v0x2651ed0_0 .net "isAnd", 0 0, L_0x27d1370;  1 drivers
v0x2652000_0 .net "isNand", 0 0, L_0x27d1550;  1 drivers
v0x26520a0_0 .net "isNor", 0 0, L_0x27d1300;  1 drivers
v0x2652140_0 .net "isOr", 0 0, L_0x27d18e0;  1 drivers
v0x2652200_0 .net "isSLT", 0 0, L_0x27d11a0;  1 drivers
v0x26522c0_0 .net "isSub", 0 0, L_0x27d0db0;  1 drivers
v0x2652380_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2652420_0 .net "isXor", 0 0, L_0x27d0fc0;  1 drivers
v0x26524e0_0 .net "nandRes", 0 0, L_0x27cd1f0;  1 drivers
v0x2652690_0 .net "norRes", 0 0, L_0x27cfd30;  1 drivers
v0x2652730_0 .net "orRes", 0 0, L_0x27ced00;  1 drivers
v0x26527d0_0 .net "s0", 0 0, L_0x27cf9b0;  1 drivers
v0x2652870_0 .net "s0inv", 0 0, L_0x27d0830;  1 drivers
v0x2652930_0 .net "s1", 0 0, L_0x27cfa50;  1 drivers
v0x26529f0_0 .net "s1inv", 0 0, L_0x27d0990;  1 drivers
v0x2652ab0_0 .net "s2", 0 0, L_0x27cfaf0;  1 drivers
v0x2652b70_0 .net "s2inv", 0 0, L_0x27d0a50;  1 drivers
v0x2652c30_0 .net "xorRes", 0 0, L_0x27cfdf0;  1 drivers
S_0x2650cf0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26509f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27cff50/d .functor XOR 1, L_0x27d1fd0, L_0x27fb160, C4<0>, C4<0>;
L_0x27cff50 .delay 1 (40,40,40) L_0x27cff50/d;
L_0x27cffc0/d .functor XOR 1, L_0x27d1e70, L_0x27cff50, C4<0>, C4<0>;
L_0x27cffc0 .delay 1 (40,40,40) L_0x27cffc0/d;
L_0x27d0170/d .functor XOR 1, L_0x27cffc0, L_0x27cf910, C4<0>, C4<0>;
L_0x27d0170 .delay 1 (40,40,40) L_0x27d0170/d;
L_0x27d0370/d .functor AND 1, L_0x27d1e70, L_0x27cff50, C4<1>, C4<1>;
L_0x27d0370 .delay 1 (40,40,40) L_0x27d0370/d;
L_0x27cd300/d .functor AND 1, L_0x27cffc0, L_0x27cf910, C4<1>, C4<1>;
L_0x27cd300 .delay 1 (40,40,40) L_0x27cd300/d;
L_0x27d0630/d .functor OR 1, L_0x27d0370, L_0x27cd300, C4<0>, C4<0>;
L_0x27d0630 .delay 1 (40,40,40) L_0x27d0630/d;
v0x2650f80_0 .net "AandB", 0 0, L_0x27d0370;  1 drivers
v0x2651060_0 .net "BxorSub", 0 0, L_0x27cff50;  1 drivers
v0x2651120_0 .net "a", 0 0, L_0x27d1e70;  alias, 1 drivers
v0x26511f0_0 .net "b", 0 0, L_0x27d1fd0;  alias, 1 drivers
v0x26512b0_0 .net "carryin", 0 0, L_0x27cf910;  alias, 1 drivers
v0x26513c0_0 .net "carryout", 0 0, L_0x27d0630;  alias, 1 drivers
v0x2651480_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2651520_0 .net "res", 0 0, L_0x27d0170;  alias, 1 drivers
v0x26515e0_0 .net "xAorB", 0 0, L_0x27cffc0;  1 drivers
v0x2651730_0 .net "xAorBandCin", 0 0, L_0x27cd300;  1 drivers
S_0x2652e10 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2652fd0 .param/l "i" 0 3 165, +C4<010010>;
S_0x2653090 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2652e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27d1f10/d .functor AND 1, L_0x27d48d0, L_0x27d4a30, C4<1>, C4<1>;
L_0x27d1f10 .delay 1 (40,40,40) L_0x27d1f10/d;
L_0x27d24f0/d .functor NAND 1, L_0x27d48d0, L_0x27d4a30, C4<1>, C4<1>;
L_0x27d24f0 .delay 1 (20,20,20) L_0x27d24f0/d;
L_0x27d1740/d .functor OR 1, L_0x27d48d0, L_0x27d4a30, C4<0>, C4<0>;
L_0x27d1740 .delay 1 (40,40,40) L_0x27d1740/d;
L_0x27d2770/d .functor NOR 1, L_0x27d48d0, L_0x27d4a30, C4<0>, C4<0>;
L_0x27d2770 .delay 1 (20,20,20) L_0x27d2770/d;
L_0x27d2830/d .functor XOR 1, L_0x27d48d0, L_0x27d4a30, C4<0>, C4<0>;
L_0x27d2830 .delay 1 (40,40,40) L_0x27d2830/d;
L_0x27d3290/d .functor NOT 1, L_0x27d2210, C4<0>, C4<0>, C4<0>;
L_0x27d3290 .delay 1 (10,10,10) L_0x27d3290/d;
L_0x27d33f0/d .functor NOT 1, L_0x27d22b0, C4<0>, C4<0>, C4<0>;
L_0x27d33f0 .delay 1 (10,10,10) L_0x27d33f0/d;
L_0x27d34b0/d .functor NOT 1, L_0x27d2350, C4<0>, C4<0>, C4<0>;
L_0x27d34b0 .delay 1 (10,10,10) L_0x27d34b0/d;
L_0x27d3660/d .functor AND 1, L_0x27d2bb0, L_0x27d3290, L_0x27d33f0, L_0x27d34b0;
L_0x27d3660 .delay 1 (80,80,80) L_0x27d3660/d;
L_0x27d3810/d .functor AND 1, L_0x27d2bb0, L_0x27d2210, L_0x27d33f0, L_0x27d34b0;
L_0x27d3810 .delay 1 (80,80,80) L_0x27d3810/d;
L_0x27d3a20/d .functor AND 1, L_0x27d2830, L_0x27d3290, L_0x27d22b0, L_0x27d34b0;
L_0x27d3a20 .delay 1 (80,80,80) L_0x27d3a20/d;
L_0x27d3c00/d .functor AND 1, L_0x27d2bb0, L_0x27d2210, L_0x27d22b0, L_0x27d34b0;
L_0x27d3c00 .delay 1 (80,80,80) L_0x27d3c00/d;
L_0x27d3dd0/d .functor AND 1, L_0x27d1f10, L_0x27d3290, L_0x27d33f0, L_0x27d2350;
L_0x27d3dd0 .delay 1 (80,80,80) L_0x27d3dd0/d;
L_0x27d3fb0/d .functor AND 1, L_0x27d24f0, L_0x27d2210, L_0x27d33f0, L_0x27d2350;
L_0x27d3fb0 .delay 1 (80,80,80) L_0x27d3fb0/d;
L_0x27d3d60/d .functor AND 1, L_0x27d2770, L_0x27d3290, L_0x27d22b0, L_0x27d2350;
L_0x27d3d60 .delay 1 (80,80,80) L_0x27d3d60/d;
L_0x27d4340/d .functor AND 1, L_0x27d1740, L_0x27d2210, L_0x27d22b0, L_0x27d2350;
L_0x27d4340 .delay 1 (80,80,80) L_0x27d4340/d;
L_0x27d44e0/0/0 .functor OR 1, L_0x27d3660, L_0x27d3810, L_0x27d3a20, L_0x27d3dd0;
L_0x27d44e0/0/4 .functor OR 1, L_0x27d3fb0, L_0x27d3d60, L_0x27d4340, L_0x27d3c00;
L_0x27d44e0/d .functor OR 1, L_0x27d44e0/0/0, L_0x27d44e0/0/4, C4<0>, C4<0>;
L_0x27d44e0 .delay 1 (160,160,160) L_0x27d44e0/d;
v0x2653f90_0 .net "a", 0 0, L_0x27d48d0;  1 drivers
v0x2654050_0 .net "addSub", 0 0, L_0x27d2bb0;  1 drivers
v0x2654120_0 .net "andRes", 0 0, L_0x27d1f10;  1 drivers
v0x26541f0_0 .net "b", 0 0, L_0x27d4a30;  1 drivers
v0x26542c0_0 .net "carryIn", 0 0, L_0x27d26a0;  1 drivers
v0x2654360_0 .net "carryOut", 0 0, L_0x27d3090;  1 drivers
v0x2654430_0 .net "initialResult", 0 0, L_0x27d44e0;  1 drivers
v0x26544d0_0 .net "isAdd", 0 0, L_0x27d3660;  1 drivers
v0x2654570_0 .net "isAnd", 0 0, L_0x27d3dd0;  1 drivers
v0x26546a0_0 .net "isNand", 0 0, L_0x27d3fb0;  1 drivers
v0x2654740_0 .net "isNor", 0 0, L_0x27d3d60;  1 drivers
v0x26547e0_0 .net "isOr", 0 0, L_0x27d4340;  1 drivers
v0x26548a0_0 .net "isSLT", 0 0, L_0x27d3c00;  1 drivers
v0x2654960_0 .net "isSub", 0 0, L_0x27d3810;  1 drivers
v0x2654a20_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2654ac0_0 .net "isXor", 0 0, L_0x27d3a20;  1 drivers
v0x2654b80_0 .net "nandRes", 0 0, L_0x27d24f0;  1 drivers
v0x2654d30_0 .net "norRes", 0 0, L_0x27d2770;  1 drivers
v0x2654dd0_0 .net "orRes", 0 0, L_0x27d1740;  1 drivers
v0x2654e70_0 .net "s0", 0 0, L_0x27d2210;  1 drivers
v0x2654f10_0 .net "s0inv", 0 0, L_0x27d3290;  1 drivers
v0x2654fd0_0 .net "s1", 0 0, L_0x27d22b0;  1 drivers
v0x2655090_0 .net "s1inv", 0 0, L_0x27d33f0;  1 drivers
v0x2655150_0 .net "s2", 0 0, L_0x27d2350;  1 drivers
v0x2655210_0 .net "s2inv", 0 0, L_0x27d34b0;  1 drivers
v0x26552d0_0 .net "xorRes", 0 0, L_0x27d2830;  1 drivers
S_0x2653390 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2653090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27d2990/d .functor XOR 1, L_0x27d4a30, L_0x27fb160, C4<0>, C4<0>;
L_0x27d2990 .delay 1 (40,40,40) L_0x27d2990/d;
L_0x27d2a00/d .functor XOR 1, L_0x27d48d0, L_0x27d2990, C4<0>, C4<0>;
L_0x27d2a00 .delay 1 (40,40,40) L_0x27d2a00/d;
L_0x27d2bb0/d .functor XOR 1, L_0x27d2a00, L_0x27d26a0, C4<0>, C4<0>;
L_0x27d2bb0 .delay 1 (40,40,40) L_0x27d2bb0/d;
L_0x27d2db0/d .functor AND 1, L_0x27d48d0, L_0x27d2990, C4<1>, C4<1>;
L_0x27d2db0 .delay 1 (40,40,40) L_0x27d2db0/d;
L_0x27d3020/d .functor AND 1, L_0x27d2a00, L_0x27d26a0, C4<1>, C4<1>;
L_0x27d3020 .delay 1 (40,40,40) L_0x27d3020/d;
L_0x27d3090/d .functor OR 1, L_0x27d2db0, L_0x27d3020, C4<0>, C4<0>;
L_0x27d3090 .delay 1 (40,40,40) L_0x27d3090/d;
v0x2653620_0 .net "AandB", 0 0, L_0x27d2db0;  1 drivers
v0x2653700_0 .net "BxorSub", 0 0, L_0x27d2990;  1 drivers
v0x26537c0_0 .net "a", 0 0, L_0x27d48d0;  alias, 1 drivers
v0x2653890_0 .net "b", 0 0, L_0x27d4a30;  alias, 1 drivers
v0x2653950_0 .net "carryin", 0 0, L_0x27d26a0;  alias, 1 drivers
v0x2653a60_0 .net "carryout", 0 0, L_0x27d3090;  alias, 1 drivers
v0x2653b20_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2653bc0_0 .net "res", 0 0, L_0x27d2bb0;  alias, 1 drivers
v0x2653c80_0 .net "xAorB", 0 0, L_0x27d2a00;  1 drivers
v0x2653dd0_0 .net "xAorBandCin", 0 0, L_0x27d3020;  1 drivers
S_0x26554b0 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2655670 .param/l "i" 0 3 165, +C4<010011>;
S_0x2655730 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26554b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27d4970/d .functor AND 1, L_0x27d72e0, L_0x27d7440, C4<1>, C4<1>;
L_0x27d4970 .delay 1 (40,40,40) L_0x27d4970/d;
L_0x27d41a0/d .functor NAND 1, L_0x27d72e0, L_0x27d7440, C4<1>, C4<1>;
L_0x27d41a0 .delay 1 (20,20,20) L_0x27d41a0/d;
L_0x27d4fd0/d .functor OR 1, L_0x27d72e0, L_0x27d7440, C4<0>, C4<0>;
L_0x27d4fd0 .delay 1 (40,40,40) L_0x27d4fd0/d;
L_0x27d51c0/d .functor NOR 1, L_0x27d72e0, L_0x27d7440, C4<0>, C4<0>;
L_0x27d51c0 .delay 1 (20,20,20) L_0x27d51c0/d;
L_0x27d5280/d .functor XOR 1, L_0x27d72e0, L_0x27d7440, C4<0>, C4<0>;
L_0x27d5280 .delay 1 (40,40,40) L_0x27d5280/d;
L_0x27d5d10/d .functor NOT 1, L_0x27d4c80, C4<0>, C4<0>, C4<0>;
L_0x27d5d10 .delay 1 (10,10,10) L_0x27d5d10/d;
L_0x2656cd0/d .functor NOT 1, L_0x27d4d20, C4<0>, C4<0>, C4<0>;
L_0x2656cd0 .delay 1 (10,10,10) L_0x2656cd0/d;
L_0x27d5ec0/d .functor NOT 1, L_0x27d4dc0, C4<0>, C4<0>, C4<0>;
L_0x27d5ec0 .delay 1 (10,10,10) L_0x27d5ec0/d;
L_0x27d6070/d .functor AND 1, L_0x27d5650, L_0x27d5d10, L_0x2656cd0, L_0x27d5ec0;
L_0x27d6070 .delay 1 (80,80,80) L_0x27d6070/d;
L_0x27d6220/d .functor AND 1, L_0x27d5650, L_0x27d4c80, L_0x2656cd0, L_0x27d5ec0;
L_0x27d6220 .delay 1 (80,80,80) L_0x27d6220/d;
L_0x27d6430/d .functor AND 1, L_0x27d5280, L_0x27d5d10, L_0x27d4d20, L_0x27d5ec0;
L_0x27d6430 .delay 1 (80,80,80) L_0x27d6430/d;
L_0x27d6610/d .functor AND 1, L_0x27d5650, L_0x27d4c80, L_0x27d4d20, L_0x27d5ec0;
L_0x27d6610 .delay 1 (80,80,80) L_0x27d6610/d;
L_0x27d67e0/d .functor AND 1, L_0x27d4970, L_0x27d5d10, L_0x2656cd0, L_0x27d4dc0;
L_0x27d67e0 .delay 1 (80,80,80) L_0x27d67e0/d;
L_0x27d69c0/d .functor AND 1, L_0x27d41a0, L_0x27d4c80, L_0x2656cd0, L_0x27d4dc0;
L_0x27d69c0 .delay 1 (80,80,80) L_0x27d69c0/d;
L_0x27d6770/d .functor AND 1, L_0x27d51c0, L_0x27d5d10, L_0x27d4d20, L_0x27d4dc0;
L_0x27d6770 .delay 1 (80,80,80) L_0x27d6770/d;
L_0x27d6d50/d .functor AND 1, L_0x27d4fd0, L_0x27d4c80, L_0x27d4d20, L_0x27d4dc0;
L_0x27d6d50 .delay 1 (80,80,80) L_0x27d6d50/d;
L_0x27d6ef0/0/0 .functor OR 1, L_0x27d6070, L_0x27d6220, L_0x27d6430, L_0x27d67e0;
L_0x27d6ef0/0/4 .functor OR 1, L_0x27d69c0, L_0x27d6770, L_0x27d6d50, L_0x27d6610;
L_0x27d6ef0/d .functor OR 1, L_0x27d6ef0/0/0, L_0x27d6ef0/0/4, C4<0>, C4<0>;
L_0x27d6ef0 .delay 1 (160,160,160) L_0x27d6ef0/d;
v0x2656630_0 .net "a", 0 0, L_0x27d72e0;  1 drivers
v0x26566f0_0 .net "addSub", 0 0, L_0x27d5650;  1 drivers
v0x26567c0_0 .net "andRes", 0 0, L_0x27d4970;  1 drivers
v0x2656890_0 .net "b", 0 0, L_0x27d7440;  1 drivers
v0x2656960_0 .net "carryIn", 0 0, L_0x27d4be0;  1 drivers
v0x2656a00_0 .net "carryOut", 0 0, L_0x27d5b10;  1 drivers
v0x2656ad0_0 .net "initialResult", 0 0, L_0x27d6ef0;  1 drivers
v0x2656b70_0 .net "isAdd", 0 0, L_0x27d6070;  1 drivers
v0x2656c10_0 .net "isAnd", 0 0, L_0x27d67e0;  1 drivers
v0x2656d40_0 .net "isNand", 0 0, L_0x27d69c0;  1 drivers
v0x2656de0_0 .net "isNor", 0 0, L_0x27d6770;  1 drivers
v0x2656e80_0 .net "isOr", 0 0, L_0x27d6d50;  1 drivers
v0x2656f40_0 .net "isSLT", 0 0, L_0x27d6610;  1 drivers
v0x2657000_0 .net "isSub", 0 0, L_0x27d6220;  1 drivers
v0x26570c0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2657160_0 .net "isXor", 0 0, L_0x27d6430;  1 drivers
v0x2657220_0 .net "nandRes", 0 0, L_0x27d41a0;  1 drivers
v0x26573d0_0 .net "norRes", 0 0, L_0x27d51c0;  1 drivers
v0x2657470_0 .net "orRes", 0 0, L_0x27d4fd0;  1 drivers
v0x2657510_0 .net "s0", 0 0, L_0x27d4c80;  1 drivers
v0x26575b0_0 .net "s0inv", 0 0, L_0x27d5d10;  1 drivers
v0x2657670_0 .net "s1", 0 0, L_0x27d4d20;  1 drivers
v0x2657730_0 .net "s1inv", 0 0, L_0x2656cd0;  1 drivers
v0x26577f0_0 .net "s2", 0 0, L_0x27d4dc0;  1 drivers
v0x26578b0_0 .net "s2inv", 0 0, L_0x27d5ec0;  1 drivers
v0x2657970_0 .net "xorRes", 0 0, L_0x27d5280;  1 drivers
S_0x2655a30 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2655730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27d53e0/d .functor XOR 1, L_0x27d7440, L_0x27fb160, C4<0>, C4<0>;
L_0x27d53e0 .delay 1 (40,40,40) L_0x27d53e0/d;
L_0x27d54a0/d .functor XOR 1, L_0x27d72e0, L_0x27d53e0, C4<0>, C4<0>;
L_0x27d54a0 .delay 1 (40,40,40) L_0x27d54a0/d;
L_0x27d5650/d .functor XOR 1, L_0x27d54a0, L_0x27d4be0, C4<0>, C4<0>;
L_0x27d5650 .delay 1 (40,40,40) L_0x27d5650/d;
L_0x27d5850/d .functor AND 1, L_0x27d72e0, L_0x27d53e0, C4<1>, C4<1>;
L_0x27d5850 .delay 1 (40,40,40) L_0x27d5850/d;
L_0x27d5040/d .functor AND 1, L_0x27d54a0, L_0x27d4be0, C4<1>, C4<1>;
L_0x27d5040 .delay 1 (40,40,40) L_0x27d5040/d;
L_0x27d5b10/d .functor OR 1, L_0x27d5850, L_0x27d5040, C4<0>, C4<0>;
L_0x27d5b10 .delay 1 (40,40,40) L_0x27d5b10/d;
v0x2655cc0_0 .net "AandB", 0 0, L_0x27d5850;  1 drivers
v0x2655da0_0 .net "BxorSub", 0 0, L_0x27d53e0;  1 drivers
v0x2655e60_0 .net "a", 0 0, L_0x27d72e0;  alias, 1 drivers
v0x2655f30_0 .net "b", 0 0, L_0x27d7440;  alias, 1 drivers
v0x2655ff0_0 .net "carryin", 0 0, L_0x27d4be0;  alias, 1 drivers
v0x2656100_0 .net "carryout", 0 0, L_0x27d5b10;  alias, 1 drivers
v0x26561c0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2656260_0 .net "res", 0 0, L_0x27d5650;  alias, 1 drivers
v0x2656320_0 .net "xAorB", 0 0, L_0x27d54a0;  1 drivers
v0x2656470_0 .net "xAorBandCin", 0 0, L_0x27d5040;  1 drivers
S_0x2657b50 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2657d10 .param/l "i" 0 3 165, +C4<010100>;
S_0x2657dd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2657b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27d7380/d .functor AND 1, L_0x27d9d20, L_0x27d9e80, C4<1>, C4<1>;
L_0x27d7380 .delay 1 (40,40,40) L_0x27d7380/d;
L_0x27d6bb0/d .functor NAND 1, L_0x27d9d20, L_0x27d9e80, C4<1>, C4<1>;
L_0x27d6bb0 .delay 1 (20,20,20) L_0x27d6bb0/d;
L_0x27d7a10/d .functor OR 1, L_0x27d9d20, L_0x27d9e80, C4<0>, C4<0>;
L_0x27d7a10 .delay 1 (40,40,40) L_0x27d7a10/d;
L_0x27d7c00/d .functor NOR 1, L_0x27d9d20, L_0x27d9e80, C4<0>, C4<0>;
L_0x27d7c00 .delay 1 (20,20,20) L_0x27d7c00/d;
L_0x27d7cc0/d .functor XOR 1, L_0x27d9d20, L_0x27d9e80, C4<0>, C4<0>;
L_0x27d7cc0 .delay 1 (40,40,40) L_0x27d7cc0/d;
L_0x27d8750/d .functor NOT 1, L_0x27d7690, C4<0>, C4<0>, C4<0>;
L_0x27d8750 .delay 1 (10,10,10) L_0x27d8750/d;
L_0x2659370/d .functor NOT 1, L_0x27d7730, C4<0>, C4<0>, C4<0>;
L_0x2659370 .delay 1 (10,10,10) L_0x2659370/d;
L_0x27d8900/d .functor NOT 1, L_0x27d77d0, C4<0>, C4<0>, C4<0>;
L_0x27d8900 .delay 1 (10,10,10) L_0x27d8900/d;
L_0x27d8ab0/d .functor AND 1, L_0x27d8090, L_0x27d8750, L_0x2659370, L_0x27d8900;
L_0x27d8ab0 .delay 1 (80,80,80) L_0x27d8ab0/d;
L_0x27d8c60/d .functor AND 1, L_0x27d8090, L_0x27d7690, L_0x2659370, L_0x27d8900;
L_0x27d8c60 .delay 1 (80,80,80) L_0x27d8c60/d;
L_0x27d8e70/d .functor AND 1, L_0x27d7cc0, L_0x27d8750, L_0x27d7730, L_0x27d8900;
L_0x27d8e70 .delay 1 (80,80,80) L_0x27d8e70/d;
L_0x27d9050/d .functor AND 1, L_0x27d8090, L_0x27d7690, L_0x27d7730, L_0x27d8900;
L_0x27d9050 .delay 1 (80,80,80) L_0x27d9050/d;
L_0x27d9220/d .functor AND 1, L_0x27d7380, L_0x27d8750, L_0x2659370, L_0x27d77d0;
L_0x27d9220 .delay 1 (80,80,80) L_0x27d9220/d;
L_0x27d9400/d .functor AND 1, L_0x27d6bb0, L_0x27d7690, L_0x2659370, L_0x27d77d0;
L_0x27d9400 .delay 1 (80,80,80) L_0x27d9400/d;
L_0x27d91b0/d .functor AND 1, L_0x27d7c00, L_0x27d8750, L_0x27d7730, L_0x27d77d0;
L_0x27d91b0 .delay 1 (80,80,80) L_0x27d91b0/d;
L_0x27d9790/d .functor AND 1, L_0x27d7a10, L_0x27d7690, L_0x27d7730, L_0x27d77d0;
L_0x27d9790 .delay 1 (80,80,80) L_0x27d9790/d;
L_0x27d9930/0/0 .functor OR 1, L_0x27d8ab0, L_0x27d8c60, L_0x27d8e70, L_0x27d9220;
L_0x27d9930/0/4 .functor OR 1, L_0x27d9400, L_0x27d91b0, L_0x27d9790, L_0x27d9050;
L_0x27d9930/d .functor OR 1, L_0x27d9930/0/0, L_0x27d9930/0/4, C4<0>, C4<0>;
L_0x27d9930 .delay 1 (160,160,160) L_0x27d9930/d;
v0x2658cd0_0 .net "a", 0 0, L_0x27d9d20;  1 drivers
v0x2658d90_0 .net "addSub", 0 0, L_0x27d8090;  1 drivers
v0x2658e60_0 .net "andRes", 0 0, L_0x27d7380;  1 drivers
v0x2658f30_0 .net "b", 0 0, L_0x27d9e80;  1 drivers
v0x2659000_0 .net "carryIn", 0 0, L_0x27d75f0;  1 drivers
v0x26590a0_0 .net "carryOut", 0 0, L_0x27d8550;  1 drivers
v0x2659170_0 .net "initialResult", 0 0, L_0x27d9930;  1 drivers
v0x2659210_0 .net "isAdd", 0 0, L_0x27d8ab0;  1 drivers
v0x26592b0_0 .net "isAnd", 0 0, L_0x27d9220;  1 drivers
v0x26593e0_0 .net "isNand", 0 0, L_0x27d9400;  1 drivers
v0x2659480_0 .net "isNor", 0 0, L_0x27d91b0;  1 drivers
v0x2659520_0 .net "isOr", 0 0, L_0x27d9790;  1 drivers
v0x26595e0_0 .net "isSLT", 0 0, L_0x27d9050;  1 drivers
v0x26596a0_0 .net "isSub", 0 0, L_0x27d8c60;  1 drivers
v0x2659760_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2659800_0 .net "isXor", 0 0, L_0x27d8e70;  1 drivers
v0x26598c0_0 .net "nandRes", 0 0, L_0x27d6bb0;  1 drivers
v0x2659a70_0 .net "norRes", 0 0, L_0x27d7c00;  1 drivers
v0x2659b10_0 .net "orRes", 0 0, L_0x27d7a10;  1 drivers
v0x2659bb0_0 .net "s0", 0 0, L_0x27d7690;  1 drivers
v0x2659c50_0 .net "s0inv", 0 0, L_0x27d8750;  1 drivers
v0x2659d10_0 .net "s1", 0 0, L_0x27d7730;  1 drivers
v0x2659dd0_0 .net "s1inv", 0 0, L_0x2659370;  1 drivers
v0x2659e90_0 .net "s2", 0 0, L_0x27d77d0;  1 drivers
v0x2659f50_0 .net "s2inv", 0 0, L_0x27d8900;  1 drivers
v0x265a010_0 .net "xorRes", 0 0, L_0x27d7cc0;  1 drivers
S_0x26580d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2657dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27d7e20/d .functor XOR 1, L_0x27d9e80, L_0x27fb160, C4<0>, C4<0>;
L_0x27d7e20 .delay 1 (40,40,40) L_0x27d7e20/d;
L_0x27d7ee0/d .functor XOR 1, L_0x27d9d20, L_0x27d7e20, C4<0>, C4<0>;
L_0x27d7ee0 .delay 1 (40,40,40) L_0x27d7ee0/d;
L_0x27d8090/d .functor XOR 1, L_0x27d7ee0, L_0x27d75f0, C4<0>, C4<0>;
L_0x27d8090 .delay 1 (40,40,40) L_0x27d8090/d;
L_0x27d8290/d .functor AND 1, L_0x27d9d20, L_0x27d7e20, C4<1>, C4<1>;
L_0x27d8290 .delay 1 (40,40,40) L_0x27d8290/d;
L_0x27d7a80/d .functor AND 1, L_0x27d7ee0, L_0x27d75f0, C4<1>, C4<1>;
L_0x27d7a80 .delay 1 (40,40,40) L_0x27d7a80/d;
L_0x27d8550/d .functor OR 1, L_0x27d8290, L_0x27d7a80, C4<0>, C4<0>;
L_0x27d8550 .delay 1 (40,40,40) L_0x27d8550/d;
v0x2658360_0 .net "AandB", 0 0, L_0x27d8290;  1 drivers
v0x2658440_0 .net "BxorSub", 0 0, L_0x27d7e20;  1 drivers
v0x2658500_0 .net "a", 0 0, L_0x27d9d20;  alias, 1 drivers
v0x26585d0_0 .net "b", 0 0, L_0x27d9e80;  alias, 1 drivers
v0x2658690_0 .net "carryin", 0 0, L_0x27d75f0;  alias, 1 drivers
v0x26587a0_0 .net "carryout", 0 0, L_0x27d8550;  alias, 1 drivers
v0x2658860_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2658900_0 .net "res", 0 0, L_0x27d8090;  alias, 1 drivers
v0x26589c0_0 .net "xAorB", 0 0, L_0x27d7ee0;  1 drivers
v0x2658b10_0 .net "xAorBandCin", 0 0, L_0x27d7a80;  1 drivers
S_0x265a1f0 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x265a3b0 .param/l "i" 0 3 165, +C4<010101>;
S_0x265a470 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x265a1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27d9dc0/d .functor AND 1, L_0x27dcc40, L_0x27dcda0, C4<1>, C4<1>;
L_0x27d9dc0 .delay 1 (40,40,40) L_0x27d9dc0/d;
L_0x27d78c0/d .functor NAND 1, L_0x27dcc40, L_0x27dcda0, C4<1>, C4<1>;
L_0x27d78c0 .delay 1 (20,20,20) L_0x27d78c0/d;
L_0x27da030/d .functor OR 1, L_0x27dcc40, L_0x27dcda0, C4<0>, C4<0>;
L_0x27da030 .delay 1 (40,40,40) L_0x27da030/d;
L_0x27da270/d .functor NOR 1, L_0x27dcc40, L_0x27dcda0, C4<0>, C4<0>;
L_0x27da270 .delay 1 (20,20,20) L_0x27da270/d;
L_0x27da380/d .functor XOR 1, L_0x27dcc40, L_0x27dcda0, C4<0>, C4<0>;
L_0x27da380 .delay 1 (40,40,40) L_0x27da380/d;
L_0x27db5b0/d .functor NOT 1, L_0x27dcff0, C4<0>, C4<0>, C4<0>;
L_0x27db5b0 .delay 1 (10,10,10) L_0x27db5b0/d;
L_0x27db710/d .functor NOT 1, L_0x27bcdb0, C4<0>, C4<0>, C4<0>;
L_0x27db710 .delay 1 (10,10,10) L_0x27db710/d;
L_0x27db7d0/d .functor NOT 1, L_0x27bce50, C4<0>, C4<0>, C4<0>;
L_0x27db7d0 .delay 1 (10,10,10) L_0x27db7d0/d;
L_0x27db980/d .functor AND 1, L_0x27daef0, L_0x27db5b0, L_0x27db710, L_0x27db7d0;
L_0x27db980 .delay 1 (80,80,80) L_0x27db980/d;
L_0x27dbb30/d .functor AND 1, L_0x27daef0, L_0x27dcff0, L_0x27db710, L_0x27db7d0;
L_0x27dbb30 .delay 1 (80,80,80) L_0x27dbb30/d;
L_0x27dbd40/d .functor AND 1, L_0x27da380, L_0x27db5b0, L_0x27bcdb0, L_0x27db7d0;
L_0x27dbd40 .delay 1 (80,80,80) L_0x27dbd40/d;
L_0x27dbf20/d .functor AND 1, L_0x27daef0, L_0x27dcff0, L_0x27bcdb0, L_0x27db7d0;
L_0x27dbf20 .delay 1 (80,80,80) L_0x27dbf20/d;
L_0x27dc0f0/d .functor AND 1, L_0x27d9dc0, L_0x27db5b0, L_0x27db710, L_0x27bce50;
L_0x27dc0f0 .delay 1 (80,80,80) L_0x27dc0f0/d;
L_0x27dc2d0/d .functor AND 1, L_0x27d78c0, L_0x27dcff0, L_0x27db710, L_0x27bce50;
L_0x27dc2d0 .delay 1 (80,80,80) L_0x27dc2d0/d;
L_0x27dc080/d .functor AND 1, L_0x27da270, L_0x27db5b0, L_0x27bcdb0, L_0x27bce50;
L_0x27dc080 .delay 1 (80,80,80) L_0x27dc080/d;
L_0x27dc6b0/d .functor AND 1, L_0x27da030, L_0x27dcff0, L_0x27bcdb0, L_0x27bce50;
L_0x27dc6b0 .delay 1 (80,80,80) L_0x27dc6b0/d;
L_0x27dc850/0/0 .functor OR 1, L_0x27db980, L_0x27dbb30, L_0x27dbd40, L_0x27dc0f0;
L_0x27dc850/0/4 .functor OR 1, L_0x27dc2d0, L_0x27dc080, L_0x27dc6b0, L_0x27dbf20;
L_0x27dc850/d .functor OR 1, L_0x27dc850/0/0, L_0x27dc850/0/4, C4<0>, C4<0>;
L_0x27dc850 .delay 1 (160,160,160) L_0x27dc850/d;
v0x265b370_0 .net "a", 0 0, L_0x27dcc40;  1 drivers
v0x265b430_0 .net "addSub", 0 0, L_0x27daef0;  1 drivers
v0x265b500_0 .net "andRes", 0 0, L_0x27d9dc0;  1 drivers
v0x265b5d0_0 .net "b", 0 0, L_0x27dcda0;  1 drivers
v0x265b6a0_0 .net "carryIn", 0 0, L_0x27dcf50;  1 drivers
v0x265b740_0 .net "carryOut", 0 0, L_0x27db3b0;  1 drivers
v0x265b810_0 .net "initialResult", 0 0, L_0x27dc850;  1 drivers
v0x265b8b0_0 .net "isAdd", 0 0, L_0x27db980;  1 drivers
v0x265b950_0 .net "isAnd", 0 0, L_0x27dc0f0;  1 drivers
v0x265ba80_0 .net "isNand", 0 0, L_0x27dc2d0;  1 drivers
v0x265bb20_0 .net "isNor", 0 0, L_0x27dc080;  1 drivers
v0x265bbc0_0 .net "isOr", 0 0, L_0x27dc6b0;  1 drivers
v0x265bc80_0 .net "isSLT", 0 0, L_0x27dbf20;  1 drivers
v0x265bd40_0 .net "isSub", 0 0, L_0x27dbb30;  1 drivers
v0x265be00_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x265bea0_0 .net "isXor", 0 0, L_0x27dbd40;  1 drivers
v0x265bf60_0 .net "nandRes", 0 0, L_0x27d78c0;  1 drivers
v0x265c110_0 .net "norRes", 0 0, L_0x27da270;  1 drivers
v0x265c1b0_0 .net "orRes", 0 0, L_0x27da030;  1 drivers
v0x265c250_0 .net "s0", 0 0, L_0x27dcff0;  1 drivers
v0x265c2f0_0 .net "s0inv", 0 0, L_0x27db5b0;  1 drivers
v0x265c3b0_0 .net "s1", 0 0, L_0x27bcdb0;  1 drivers
v0x265c470_0 .net "s1inv", 0 0, L_0x27db710;  1 drivers
v0x265c530_0 .net "s2", 0 0, L_0x27bce50;  1 drivers
v0x265c5f0_0 .net "s2inv", 0 0, L_0x27db7d0;  1 drivers
v0x265c6b0_0 .net "xorRes", 0 0, L_0x27da380;  1 drivers
S_0x265a770 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x265a470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27dac80/d .functor XOR 1, L_0x27dcda0, L_0x27fb160, C4<0>, C4<0>;
L_0x27dac80 .delay 1 (40,40,40) L_0x27dac80/d;
L_0x27dade0/d .functor XOR 1, L_0x27dcc40, L_0x27dac80, C4<0>, C4<0>;
L_0x27dade0 .delay 1 (40,40,40) L_0x27dade0/d;
L_0x27daef0/d .functor XOR 1, L_0x27dade0, L_0x27dcf50, C4<0>, C4<0>;
L_0x27daef0 .delay 1 (40,40,40) L_0x27daef0/d;
L_0x27db0f0/d .functor AND 1, L_0x27dcc40, L_0x27dac80, C4<1>, C4<1>;
L_0x27db0f0 .delay 1 (40,40,40) L_0x27db0f0/d;
L_0x27da0a0/d .functor AND 1, L_0x27dade0, L_0x27dcf50, C4<1>, C4<1>;
L_0x27da0a0 .delay 1 (40,40,40) L_0x27da0a0/d;
L_0x27db3b0/d .functor OR 1, L_0x27db0f0, L_0x27da0a0, C4<0>, C4<0>;
L_0x27db3b0 .delay 1 (40,40,40) L_0x27db3b0/d;
v0x265aa00_0 .net "AandB", 0 0, L_0x27db0f0;  1 drivers
v0x265aae0_0 .net "BxorSub", 0 0, L_0x27dac80;  1 drivers
v0x265aba0_0 .net "a", 0 0, L_0x27dcc40;  alias, 1 drivers
v0x265ac70_0 .net "b", 0 0, L_0x27dcda0;  alias, 1 drivers
v0x265ad30_0 .net "carryin", 0 0, L_0x27dcf50;  alias, 1 drivers
v0x265ae40_0 .net "carryout", 0 0, L_0x27db3b0;  alias, 1 drivers
v0x265af00_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x265afa0_0 .net "res", 0 0, L_0x27daef0;  alias, 1 drivers
v0x265b060_0 .net "xAorB", 0 0, L_0x27dade0;  1 drivers
v0x265b1b0_0 .net "xAorBandCin", 0 0, L_0x27da0a0;  1 drivers
S_0x265c890 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x265ca50 .param/l "i" 0 3 165, +C4<010110>;
S_0x265cb10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x265c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27dcce0/d .functor AND 1, L_0x27df6e0, L_0x27df840, C4<1>, C4<1>;
L_0x27dcce0 .delay 1 (40,40,40) L_0x27dcce0/d;
L_0x27dc4c0/d .functor NAND 1, L_0x27df6e0, L_0x27df840, C4<1>, C4<1>;
L_0x27dc4c0 .delay 1 (20,20,20) L_0x27dc4c0/d;
L_0x27bd140/d .functor OR 1, L_0x27df6e0, L_0x27df840, C4<0>, C4<0>;
L_0x27bd140 .delay 1 (40,40,40) L_0x27bd140/d;
L_0x27bd020/d .functor NOR 1, L_0x27df6e0, L_0x27df840, C4<0>, C4<0>;
L_0x27bd020 .delay 1 (20,20,20) L_0x27bd020/d;
L_0x27dd5a0/d .functor XOR 1, L_0x27df6e0, L_0x27df840, C4<0>, C4<0>;
L_0x27dd5a0 .delay 1 (40,40,40) L_0x27dd5a0/d;
L_0x27de050/d .functor NOT 1, L_0x27dfb20, C4<0>, C4<0>, C4<0>;
L_0x27de050 .delay 1 (10,10,10) L_0x27de050/d;
L_0x27de1b0/d .functor NOT 1, L_0x27dd090, C4<0>, C4<0>, C4<0>;
L_0x27de1b0 .delay 1 (10,10,10) L_0x27de1b0/d;
L_0x27de270/d .functor NOT 1, L_0x27dd130, C4<0>, C4<0>, C4<0>;
L_0x27de270 .delay 1 (10,10,10) L_0x27de270/d;
L_0x27de420/d .functor AND 1, L_0x27dd970, L_0x27de050, L_0x27de1b0, L_0x27de270;
L_0x27de420 .delay 1 (80,80,80) L_0x27de420/d;
L_0x27de5d0/d .functor AND 1, L_0x27dd970, L_0x27dfb20, L_0x27de1b0, L_0x27de270;
L_0x27de5d0 .delay 1 (80,80,80) L_0x27de5d0/d;
L_0x27de7e0/d .functor AND 1, L_0x27dd5a0, L_0x27de050, L_0x27dd090, L_0x27de270;
L_0x27de7e0 .delay 1 (80,80,80) L_0x27de7e0/d;
L_0x27de9c0/d .functor AND 1, L_0x27dd970, L_0x27dfb20, L_0x27dd090, L_0x27de270;
L_0x27de9c0 .delay 1 (80,80,80) L_0x27de9c0/d;
L_0x27deb90/d .functor AND 1, L_0x27dcce0, L_0x27de050, L_0x27de1b0, L_0x27dd130;
L_0x27deb90 .delay 1 (80,80,80) L_0x27deb90/d;
L_0x27ded70/d .functor AND 1, L_0x27dc4c0, L_0x27dfb20, L_0x27de1b0, L_0x27dd130;
L_0x27ded70 .delay 1 (80,80,80) L_0x27ded70/d;
L_0x27deb20/d .functor AND 1, L_0x27bd020, L_0x27de050, L_0x27dd090, L_0x27dd130;
L_0x27deb20 .delay 1 (80,80,80) L_0x27deb20/d;
L_0x27df150/d .functor AND 1, L_0x27bd140, L_0x27dfb20, L_0x27dd090, L_0x27dd130;
L_0x27df150 .delay 1 (80,80,80) L_0x27df150/d;
L_0x27df2f0/0/0 .functor OR 1, L_0x27de420, L_0x27de5d0, L_0x27de7e0, L_0x27deb90;
L_0x27df2f0/0/4 .functor OR 1, L_0x27ded70, L_0x27deb20, L_0x27df150, L_0x27de9c0;
L_0x27df2f0/d .functor OR 1, L_0x27df2f0/0/0, L_0x27df2f0/0/4, C4<0>, C4<0>;
L_0x27df2f0 .delay 1 (160,160,160) L_0x27df2f0/d;
v0x265da10_0 .net "a", 0 0, L_0x27df6e0;  1 drivers
v0x265dad0_0 .net "addSub", 0 0, L_0x27dd970;  1 drivers
v0x265dba0_0 .net "andRes", 0 0, L_0x27dcce0;  1 drivers
v0x265dc70_0 .net "b", 0 0, L_0x27df840;  1 drivers
v0x265dd40_0 .net "carryIn", 0 0, L_0x27df9f0;  1 drivers
v0x265dde0_0 .net "carryOut", 0 0, L_0x27dde50;  1 drivers
v0x265deb0_0 .net "initialResult", 0 0, L_0x27df2f0;  1 drivers
v0x265df50_0 .net "isAdd", 0 0, L_0x27de420;  1 drivers
v0x265dff0_0 .net "isAnd", 0 0, L_0x27deb90;  1 drivers
v0x267e060_0 .net "isNand", 0 0, L_0x27ded70;  1 drivers
v0x267e120_0 .net "isNor", 0 0, L_0x27deb20;  1 drivers
v0x267e1e0_0 .net "isOr", 0 0, L_0x27df150;  1 drivers
v0x267e2a0_0 .net "isSLT", 0 0, L_0x27de9c0;  1 drivers
v0x267e360_0 .net "isSub", 0 0, L_0x27de5d0;  1 drivers
v0x267e420_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x267e4c0_0 .net "isXor", 0 0, L_0x27de7e0;  1 drivers
v0x267e580_0 .net "nandRes", 0 0, L_0x27dc4c0;  1 drivers
v0x267e730_0 .net "norRes", 0 0, L_0x27bd020;  1 drivers
v0x267e7d0_0 .net "orRes", 0 0, L_0x27bd140;  1 drivers
v0x267e870_0 .net "s0", 0 0, L_0x27dfb20;  1 drivers
v0x267e910_0 .net "s0inv", 0 0, L_0x27de050;  1 drivers
v0x267e9d0_0 .net "s1", 0 0, L_0x27dd090;  1 drivers
v0x267ea90_0 .net "s1inv", 0 0, L_0x27de1b0;  1 drivers
v0x267eb50_0 .net "s2", 0 0, L_0x27dd130;  1 drivers
v0x267ec10_0 .net "s2inv", 0 0, L_0x27de270;  1 drivers
v0x267ecd0_0 .net "xorRes", 0 0, L_0x27dd5a0;  1 drivers
S_0x265ce10 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x265cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27dd700/d .functor XOR 1, L_0x27df840, L_0x27fb160, C4<0>, C4<0>;
L_0x27dd700 .delay 1 (40,40,40) L_0x27dd700/d;
L_0x27dd7c0/d .functor XOR 1, L_0x27df6e0, L_0x27dd700, C4<0>, C4<0>;
L_0x27dd7c0 .delay 1 (40,40,40) L_0x27dd7c0/d;
L_0x27dd970/d .functor XOR 1, L_0x27dd7c0, L_0x27df9f0, C4<0>, C4<0>;
L_0x27dd970 .delay 1 (40,40,40) L_0x27dd970/d;
L_0x27ddb70/d .functor AND 1, L_0x27df6e0, L_0x27dd700, C4<1>, C4<1>;
L_0x27ddb70 .delay 1 (40,40,40) L_0x27ddb70/d;
L_0x27ddde0/d .functor AND 1, L_0x27dd7c0, L_0x27df9f0, C4<1>, C4<1>;
L_0x27ddde0 .delay 1 (40,40,40) L_0x27ddde0/d;
L_0x27dde50/d .functor OR 1, L_0x27ddb70, L_0x27ddde0, C4<0>, C4<0>;
L_0x27dde50 .delay 1 (40,40,40) L_0x27dde50/d;
v0x265d0a0_0 .net "AandB", 0 0, L_0x27ddb70;  1 drivers
v0x265d180_0 .net "BxorSub", 0 0, L_0x27dd700;  1 drivers
v0x265d240_0 .net "a", 0 0, L_0x27df6e0;  alias, 1 drivers
v0x265d310_0 .net "b", 0 0, L_0x27df840;  alias, 1 drivers
v0x265d3d0_0 .net "carryin", 0 0, L_0x27df9f0;  alias, 1 drivers
v0x265d4e0_0 .net "carryout", 0 0, L_0x27dde50;  alias, 1 drivers
v0x265d5a0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x265d640_0 .net "res", 0 0, L_0x27dd970;  alias, 1 drivers
v0x265d700_0 .net "xAorB", 0 0, L_0x27dd7c0;  1 drivers
v0x265d850_0 .net "xAorBandCin", 0 0, L_0x27ddde0;  1 drivers
S_0x267ef00 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x267f0c0 .param/l "i" 0 3 165, +C4<010111>;
S_0x267f180 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x267ef00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27df780/d .functor AND 1, L_0x27e2190, L_0x27e22f0, C4<1>, C4<1>;
L_0x27df780 .delay 1 (40,40,40) L_0x27df780/d;
L_0x27def60/d .functor NAND 1, L_0x27e2190, L_0x27e22f0, C4<1>, C4<1>;
L_0x27def60 .delay 1 (20,20,20) L_0x27def60/d;
L_0x27dd270/d .functor OR 1, L_0x27e2190, L_0x27e22f0, C4<0>, C4<0>;
L_0x27dd270 .delay 1 (40,40,40) L_0x27dd270/d;
L_0x27dd4b0/d .functor NOR 1, L_0x27e2190, L_0x27e22f0, C4<0>, C4<0>;
L_0x27dd4b0 .delay 1 (20,20,20) L_0x27dd4b0/d;
L_0x27e0070/d .functor XOR 1, L_0x27e2190, L_0x27e22f0, C4<0>, C4<0>;
L_0x27e0070 .delay 1 (40,40,40) L_0x27e0070/d;
L_0x27e0b00/d .functor NOT 1, L_0x27dfc60, C4<0>, C4<0>, C4<0>;
L_0x27e0b00 .delay 1 (10,10,10) L_0x27e0b00/d;
L_0x27e0c60/d .functor NOT 1, L_0x27dfd00, C4<0>, C4<0>, C4<0>;
L_0x27e0c60 .delay 1 (10,10,10) L_0x27e0c60/d;
L_0x27e0d20/d .functor NOT 1, L_0x27dfda0, C4<0>, C4<0>, C4<0>;
L_0x27e0d20 .delay 1 (10,10,10) L_0x27e0d20/d;
L_0x27e0ed0/d .functor AND 1, L_0x27e0440, L_0x27e0b00, L_0x27e0c60, L_0x27e0d20;
L_0x27e0ed0 .delay 1 (80,80,80) L_0x27e0ed0/d;
L_0x27e1080/d .functor AND 1, L_0x27e0440, L_0x27dfc60, L_0x27e0c60, L_0x27e0d20;
L_0x27e1080 .delay 1 (80,80,80) L_0x27e1080/d;
L_0x27e1290/d .functor AND 1, L_0x27e0070, L_0x27e0b00, L_0x27dfd00, L_0x27e0d20;
L_0x27e1290 .delay 1 (80,80,80) L_0x27e1290/d;
L_0x27e1470/d .functor AND 1, L_0x27e0440, L_0x27dfc60, L_0x27dfd00, L_0x27e0d20;
L_0x27e1470 .delay 1 (80,80,80) L_0x27e1470/d;
L_0x27e1640/d .functor AND 1, L_0x27df780, L_0x27e0b00, L_0x27e0c60, L_0x27dfda0;
L_0x27e1640 .delay 1 (80,80,80) L_0x27e1640/d;
L_0x27e1820/d .functor AND 1, L_0x27def60, L_0x27dfc60, L_0x27e0c60, L_0x27dfda0;
L_0x27e1820 .delay 1 (80,80,80) L_0x27e1820/d;
L_0x27e15d0/d .functor AND 1, L_0x27dd4b0, L_0x27e0b00, L_0x27dfd00, L_0x27dfda0;
L_0x27e15d0 .delay 1 (80,80,80) L_0x27e15d0/d;
L_0x27e1c00/d .functor AND 1, L_0x27dd270, L_0x27dfc60, L_0x27dfd00, L_0x27dfda0;
L_0x27e1c00 .delay 1 (80,80,80) L_0x27e1c00/d;
L_0x27e1da0/0/0 .functor OR 1, L_0x27e0ed0, L_0x27e1080, L_0x27e1290, L_0x27e1640;
L_0x27e1da0/0/4 .functor OR 1, L_0x27e1820, L_0x27e15d0, L_0x27e1c00, L_0x27e1470;
L_0x27e1da0/d .functor OR 1, L_0x27e1da0/0/0, L_0x27e1da0/0/4, C4<0>, C4<0>;
L_0x27e1da0 .delay 1 (160,160,160) L_0x27e1da0/d;
v0x26800c0_0 .net "a", 0 0, L_0x27e2190;  1 drivers
v0x2680180_0 .net "addSub", 0 0, L_0x27e0440;  1 drivers
v0x2680250_0 .net "andRes", 0 0, L_0x27df780;  1 drivers
v0x2680320_0 .net "b", 0 0, L_0x27e22f0;  1 drivers
v0x26803f0_0 .net "carryIn", 0 0, L_0x27dfbc0;  1 drivers
v0x2680490_0 .net "carryOut", 0 0, L_0x27e0900;  1 drivers
v0x2680560_0 .net "initialResult", 0 0, L_0x27e1da0;  1 drivers
v0x2680600_0 .net "isAdd", 0 0, L_0x27e0ed0;  1 drivers
v0x26806a0_0 .net "isAnd", 0 0, L_0x27e1640;  1 drivers
v0x26807d0_0 .net "isNand", 0 0, L_0x27e1820;  1 drivers
v0x2680870_0 .net "isNor", 0 0, L_0x27e15d0;  1 drivers
v0x2680910_0 .net "isOr", 0 0, L_0x27e1c00;  1 drivers
v0x26809d0_0 .net "isSLT", 0 0, L_0x27e1470;  1 drivers
v0x2680a90_0 .net "isSub", 0 0, L_0x27e1080;  1 drivers
v0x2680b50_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2680bf0_0 .net "isXor", 0 0, L_0x27e1290;  1 drivers
v0x2680cb0_0 .net "nandRes", 0 0, L_0x27def60;  1 drivers
v0x2680e60_0 .net "norRes", 0 0, L_0x27dd4b0;  1 drivers
v0x2680f00_0 .net "orRes", 0 0, L_0x27dd270;  1 drivers
v0x2680fa0_0 .net "s0", 0 0, L_0x27dfc60;  1 drivers
v0x2681040_0 .net "s0inv", 0 0, L_0x27e0b00;  1 drivers
v0x2681100_0 .net "s1", 0 0, L_0x27dfd00;  1 drivers
v0x26811c0_0 .net "s1inv", 0 0, L_0x27e0c60;  1 drivers
v0x2681280_0 .net "s2", 0 0, L_0x27dfda0;  1 drivers
v0x2681340_0 .net "s2inv", 0 0, L_0x27e0d20;  1 drivers
v0x2681400_0 .net "xorRes", 0 0, L_0x27e0070;  1 drivers
S_0x267f480 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x267f180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27e01d0/d .functor XOR 1, L_0x27e22f0, L_0x27fb160, C4<0>, C4<0>;
L_0x27e01d0 .delay 1 (40,40,40) L_0x27e01d0/d;
L_0x27e0290/d .functor XOR 1, L_0x27e2190, L_0x27e01d0, C4<0>, C4<0>;
L_0x27e0290 .delay 1 (40,40,40) L_0x27e0290/d;
L_0x27e0440/d .functor XOR 1, L_0x27e0290, L_0x27dfbc0, C4<0>, C4<0>;
L_0x27e0440 .delay 1 (40,40,40) L_0x27e0440/d;
L_0x27e0640/d .functor AND 1, L_0x27e2190, L_0x27e01d0, C4<1>, C4<1>;
L_0x27e0640 .delay 1 (40,40,40) L_0x27e0640/d;
L_0x27dd2e0/d .functor AND 1, L_0x27e0290, L_0x27dfbc0, C4<1>, C4<1>;
L_0x27dd2e0 .delay 1 (40,40,40) L_0x27dd2e0/d;
L_0x27e0900/d .functor OR 1, L_0x27e0640, L_0x27dd2e0, C4<0>, C4<0>;
L_0x27e0900 .delay 1 (40,40,40) L_0x27e0900/d;
v0x267f750_0 .net "AandB", 0 0, L_0x27e0640;  1 drivers
v0x267f830_0 .net "BxorSub", 0 0, L_0x27e01d0;  1 drivers
v0x267f8f0_0 .net "a", 0 0, L_0x27e2190;  alias, 1 drivers
v0x267f9c0_0 .net "b", 0 0, L_0x27e22f0;  alias, 1 drivers
v0x267fa80_0 .net "carryin", 0 0, L_0x27dfbc0;  alias, 1 drivers
v0x267fb90_0 .net "carryout", 0 0, L_0x27e0900;  alias, 1 drivers
v0x267fc50_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x267fcf0_0 .net "res", 0 0, L_0x27e0440;  alias, 1 drivers
v0x267fdb0_0 .net "xAorB", 0 0, L_0x27e0290;  1 drivers
v0x267ff00_0 .net "xAorBandCin", 0 0, L_0x27dd2e0;  1 drivers
S_0x26815e0 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x26817a0 .param/l "i" 0 3 165, +C4<011000>;
S_0x2681860 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26815e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27e2230/d .functor AND 1, L_0x27e4c00, L_0x27e4d60, C4<1>, C4<1>;
L_0x27e2230 .delay 1 (40,40,40) L_0x27e2230/d;
L_0x27e1a10/d .functor NAND 1, L_0x27e4c00, L_0x27e4d60, C4<1>, C4<1>;
L_0x27e1a10 .delay 1 (20,20,20) L_0x27e1a10/d;
L_0x27dff80/d .functor OR 1, L_0x27e4c00, L_0x27e4d60, C4<0>, C4<0>;
L_0x27dff80 .delay 1 (40,40,40) L_0x27dff80/d;
L_0x27e2a50/d .functor NOR 1, L_0x27e4c00, L_0x27e4d60, C4<0>, C4<0>;
L_0x27e2a50 .delay 1 (20,20,20) L_0x27e2a50/d;
L_0x27e2b10/d .functor XOR 1, L_0x27e4c00, L_0x27e4d60, C4<0>, C4<0>;
L_0x27e2b10 .delay 1 (40,40,40) L_0x27e2b10/d;
L_0x27e3570/d .functor NOT 1, L_0x27e2530, C4<0>, C4<0>, C4<0>;
L_0x27e3570 .delay 1 (10,10,10) L_0x27e3570/d;
L_0x27e36d0/d .functor NOT 1, L_0x27e25d0, C4<0>, C4<0>, C4<0>;
L_0x27e36d0 .delay 1 (10,10,10) L_0x27e36d0/d;
L_0x27e3790/d .functor NOT 1, L_0x27e2670, C4<0>, C4<0>, C4<0>;
L_0x27e3790 .delay 1 (10,10,10) L_0x27e3790/d;
L_0x27e3940/d .functor AND 1, L_0x27e2e90, L_0x27e3570, L_0x27e36d0, L_0x27e3790;
L_0x27e3940 .delay 1 (80,80,80) L_0x27e3940/d;
L_0x27e3af0/d .functor AND 1, L_0x27e2e90, L_0x27e2530, L_0x27e36d0, L_0x27e3790;
L_0x27e3af0 .delay 1 (80,80,80) L_0x27e3af0/d;
L_0x27e3d00/d .functor AND 1, L_0x27e2b10, L_0x27e3570, L_0x27e25d0, L_0x27e3790;
L_0x27e3d00 .delay 1 (80,80,80) L_0x27e3d00/d;
L_0x27e3ee0/d .functor AND 1, L_0x27e2e90, L_0x27e2530, L_0x27e25d0, L_0x27e3790;
L_0x27e3ee0 .delay 1 (80,80,80) L_0x27e3ee0/d;
L_0x27e40b0/d .functor AND 1, L_0x27e2230, L_0x27e3570, L_0x27e36d0, L_0x27e2670;
L_0x27e40b0 .delay 1 (80,80,80) L_0x27e40b0/d;
L_0x27e4290/d .functor AND 1, L_0x27e1a10, L_0x27e2530, L_0x27e36d0, L_0x27e2670;
L_0x27e4290 .delay 1 (80,80,80) L_0x27e4290/d;
L_0x27e4040/d .functor AND 1, L_0x27e2a50, L_0x27e3570, L_0x27e25d0, L_0x27e2670;
L_0x27e4040 .delay 1 (80,80,80) L_0x27e4040/d;
L_0x27e4670/d .functor AND 1, L_0x27dff80, L_0x27e2530, L_0x27e25d0, L_0x27e2670;
L_0x27e4670 .delay 1 (80,80,80) L_0x27e4670/d;
L_0x27e4810/0/0 .functor OR 1, L_0x27e3940, L_0x27e3af0, L_0x27e3d00, L_0x27e40b0;
L_0x27e4810/0/4 .functor OR 1, L_0x27e4290, L_0x27e4040, L_0x27e4670, L_0x27e3ee0;
L_0x27e4810/d .functor OR 1, L_0x27e4810/0/0, L_0x27e4810/0/4, C4<0>, C4<0>;
L_0x27e4810 .delay 1 (160,160,160) L_0x27e4810/d;
v0x2682760_0 .net "a", 0 0, L_0x27e4c00;  1 drivers
v0x2682820_0 .net "addSub", 0 0, L_0x27e2e90;  1 drivers
v0x26828f0_0 .net "andRes", 0 0, L_0x27e2230;  1 drivers
v0x26829c0_0 .net "b", 0 0, L_0x27e4d60;  1 drivers
v0x2682a90_0 .net "carryIn", 0 0, L_0x27e2980;  1 drivers
v0x2682b30_0 .net "carryOut", 0 0, L_0x27e3370;  1 drivers
v0x2682c00_0 .net "initialResult", 0 0, L_0x27e4810;  1 drivers
v0x2682ca0_0 .net "isAdd", 0 0, L_0x27e3940;  1 drivers
v0x2682d40_0 .net "isAnd", 0 0, L_0x27e40b0;  1 drivers
v0x2682e70_0 .net "isNand", 0 0, L_0x27e4290;  1 drivers
v0x2682f10_0 .net "isNor", 0 0, L_0x27e4040;  1 drivers
v0x2682fb0_0 .net "isOr", 0 0, L_0x27e4670;  1 drivers
v0x2683070_0 .net "isSLT", 0 0, L_0x27e3ee0;  1 drivers
v0x2683130_0 .net "isSub", 0 0, L_0x27e3af0;  1 drivers
v0x26831f0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2683290_0 .net "isXor", 0 0, L_0x27e3d00;  1 drivers
v0x2683350_0 .net "nandRes", 0 0, L_0x27e1a10;  1 drivers
v0x2683500_0 .net "norRes", 0 0, L_0x27e2a50;  1 drivers
v0x26835a0_0 .net "orRes", 0 0, L_0x27dff80;  1 drivers
v0x2683640_0 .net "s0", 0 0, L_0x27e2530;  1 drivers
v0x26836e0_0 .net "s0inv", 0 0, L_0x27e3570;  1 drivers
v0x26837a0_0 .net "s1", 0 0, L_0x27e25d0;  1 drivers
v0x2683860_0 .net "s1inv", 0 0, L_0x27e36d0;  1 drivers
v0x2683920_0 .net "s2", 0 0, L_0x27e2670;  1 drivers
v0x26839e0_0 .net "s2inv", 0 0, L_0x27e3790;  1 drivers
v0x2683aa0_0 .net "xorRes", 0 0, L_0x27e2b10;  1 drivers
S_0x2681b60 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2681860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27e2c70/d .functor XOR 1, L_0x27e4d60, L_0x27fb160, C4<0>, C4<0>;
L_0x27e2c70 .delay 1 (40,40,40) L_0x27e2c70/d;
L_0x27e2d30/d .functor XOR 1, L_0x27e4c00, L_0x27e2c70, C4<0>, C4<0>;
L_0x27e2d30 .delay 1 (40,40,40) L_0x27e2d30/d;
L_0x27e2e90/d .functor XOR 1, L_0x27e2d30, L_0x27e2980, C4<0>, C4<0>;
L_0x27e2e90 .delay 1 (40,40,40) L_0x27e2e90/d;
L_0x27e3090/d .functor AND 1, L_0x27e4c00, L_0x27e2c70, C4<1>, C4<1>;
L_0x27e3090 .delay 1 (40,40,40) L_0x27e3090/d;
L_0x27e3300/d .functor AND 1, L_0x27e2d30, L_0x27e2980, C4<1>, C4<1>;
L_0x27e3300 .delay 1 (40,40,40) L_0x27e3300/d;
L_0x27e3370/d .functor OR 1, L_0x27e3090, L_0x27e3300, C4<0>, C4<0>;
L_0x27e3370 .delay 1 (40,40,40) L_0x27e3370/d;
v0x2681df0_0 .net "AandB", 0 0, L_0x27e3090;  1 drivers
v0x2681ed0_0 .net "BxorSub", 0 0, L_0x27e2c70;  1 drivers
v0x2681f90_0 .net "a", 0 0, L_0x27e4c00;  alias, 1 drivers
v0x2682060_0 .net "b", 0 0, L_0x27e4d60;  alias, 1 drivers
v0x2682120_0 .net "carryin", 0 0, L_0x27e2980;  alias, 1 drivers
v0x2682230_0 .net "carryout", 0 0, L_0x27e3370;  alias, 1 drivers
v0x26822f0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2682390_0 .net "res", 0 0, L_0x27e2e90;  alias, 1 drivers
v0x2682450_0 .net "xAorB", 0 0, L_0x27e2d30;  1 drivers
v0x26825a0_0 .net "xAorBandCin", 0 0, L_0x27e3300;  1 drivers
S_0x2683c80 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2683e40 .param/l "i" 0 3 165, +C4<011001>;
S_0x2683f00 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2683c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27e4ca0/d .functor AND 1, L_0x27e7660, L_0x27bc770, C4<1>, C4<1>;
L_0x27e4ca0 .delay 1 (40,40,40) L_0x27e4ca0/d;
L_0x27e4480/d .functor NAND 1, L_0x27e7660, L_0x27bc770, C4<1>, C4<1>;
L_0x27e4480 .delay 1 (20,20,20) L_0x27e4480/d;
L_0x27e2800/d .functor OR 1, L_0x27e7660, L_0x27bc770, C4<0>, C4<0>;
L_0x27e2800 .delay 1 (40,40,40) L_0x27e2800/d;
L_0x27e54b0/d .functor NOR 1, L_0x27e7660, L_0x27bc770, C4<0>, C4<0>;
L_0x27e54b0 .delay 1 (20,20,20) L_0x27e54b0/d;
L_0x27e5570/d .functor XOR 1, L_0x27e7660, L_0x27bc770, C4<0>, C4<0>;
L_0x27e5570 .delay 1 (40,40,40) L_0x27e5570/d;
L_0x27e5fd0/d .functor NOT 1, L_0x27e4fb0, C4<0>, C4<0>, C4<0>;
L_0x27e5fd0 .delay 1 (10,10,10) L_0x27e5fd0/d;
L_0x27e6130/d .functor NOT 1, L_0x27e5050, C4<0>, C4<0>, C4<0>;
L_0x27e6130 .delay 1 (10,10,10) L_0x27e6130/d;
L_0x27e61f0/d .functor NOT 1, L_0x27e50f0, C4<0>, C4<0>, C4<0>;
L_0x27e61f0 .delay 1 (10,10,10) L_0x27e61f0/d;
L_0x27e63a0/d .functor AND 1, L_0x27e58f0, L_0x27e5fd0, L_0x27e6130, L_0x27e61f0;
L_0x27e63a0 .delay 1 (80,80,80) L_0x27e63a0/d;
L_0x27e6550/d .functor AND 1, L_0x27e58f0, L_0x27e4fb0, L_0x27e6130, L_0x27e61f0;
L_0x27e6550 .delay 1 (80,80,80) L_0x27e6550/d;
L_0x27e6760/d .functor AND 1, L_0x27e5570, L_0x27e5fd0, L_0x27e5050, L_0x27e61f0;
L_0x27e6760 .delay 1 (80,80,80) L_0x27e6760/d;
L_0x27e6940/d .functor AND 1, L_0x27e58f0, L_0x27e4fb0, L_0x27e5050, L_0x27e61f0;
L_0x27e6940 .delay 1 (80,80,80) L_0x27e6940/d;
L_0x27e6b10/d .functor AND 1, L_0x27e4ca0, L_0x27e5fd0, L_0x27e6130, L_0x27e50f0;
L_0x27e6b10 .delay 1 (80,80,80) L_0x27e6b10/d;
L_0x27e6cf0/d .functor AND 1, L_0x27e4480, L_0x27e4fb0, L_0x27e6130, L_0x27e50f0;
L_0x27e6cf0 .delay 1 (80,80,80) L_0x27e6cf0/d;
L_0x27e6aa0/d .functor AND 1, L_0x27e54b0, L_0x27e5fd0, L_0x27e5050, L_0x27e50f0;
L_0x27e6aa0 .delay 1 (80,80,80) L_0x27e6aa0/d;
L_0x27e70d0/d .functor AND 1, L_0x27e2800, L_0x27e4fb0, L_0x27e5050, L_0x27e50f0;
L_0x27e70d0 .delay 1 (80,80,80) L_0x27e70d0/d;
L_0x27e7270/0/0 .functor OR 1, L_0x27e63a0, L_0x27e6550, L_0x27e6760, L_0x27e6b10;
L_0x27e7270/0/4 .functor OR 1, L_0x27e6cf0, L_0x27e6aa0, L_0x27e70d0, L_0x27e6940;
L_0x27e7270/d .functor OR 1, L_0x27e7270/0/0, L_0x27e7270/0/4, C4<0>, C4<0>;
L_0x27e7270 .delay 1 (160,160,160) L_0x27e7270/d;
v0x2684e00_0 .net "a", 0 0, L_0x27e7660;  1 drivers
v0x2684ec0_0 .net "addSub", 0 0, L_0x27e58f0;  1 drivers
v0x2684f90_0 .net "andRes", 0 0, L_0x27e4ca0;  1 drivers
v0x2685030_0 .net "b", 0 0, L_0x27bc770;  1 drivers
v0x26850d0_0 .net "carryIn", 0 0, L_0x27e4f10;  1 drivers
v0x26851f0_0 .net "carryOut", 0 0, L_0x27e5dd0;  1 drivers
v0x26852c0_0 .net "initialResult", 0 0, L_0x27e7270;  1 drivers
v0x2685360_0 .net "isAdd", 0 0, L_0x27e63a0;  1 drivers
v0x2685400_0 .net "isAnd", 0 0, L_0x27e6b10;  1 drivers
v0x2685530_0 .net "isNand", 0 0, L_0x27e6cf0;  1 drivers
v0x26855d0_0 .net "isNor", 0 0, L_0x27e6aa0;  1 drivers
v0x2685670_0 .net "isOr", 0 0, L_0x27e70d0;  1 drivers
v0x2685710_0 .net "isSLT", 0 0, L_0x27e6940;  1 drivers
v0x26857d0_0 .net "isSub", 0 0, L_0x27e6550;  1 drivers
v0x2685890_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2685930_0 .net "isXor", 0 0, L_0x27e6760;  1 drivers
v0x26859f0_0 .net "nandRes", 0 0, L_0x27e4480;  1 drivers
v0x2685ba0_0 .net "norRes", 0 0, L_0x27e54b0;  1 drivers
v0x2685c40_0 .net "orRes", 0 0, L_0x27e2800;  1 drivers
v0x2685ce0_0 .net "s0", 0 0, L_0x27e4fb0;  1 drivers
v0x2685d80_0 .net "s0inv", 0 0, L_0x27e5fd0;  1 drivers
v0x2685e40_0 .net "s1", 0 0, L_0x27e5050;  1 drivers
v0x2685f00_0 .net "s1inv", 0 0, L_0x27e6130;  1 drivers
v0x2685fc0_0 .net "s2", 0 0, L_0x27e50f0;  1 drivers
v0x2686080_0 .net "s2inv", 0 0, L_0x27e61f0;  1 drivers
v0x2686140_0 .net "xorRes", 0 0, L_0x27e5570;  1 drivers
S_0x2684200 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2683f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27e56d0/d .functor XOR 1, L_0x27bc770, L_0x27fb160, C4<0>, C4<0>;
L_0x27e56d0 .delay 1 (40,40,40) L_0x27e56d0/d;
L_0x27e5790/d .functor XOR 1, L_0x27e7660, L_0x27e56d0, C4<0>, C4<0>;
L_0x27e5790 .delay 1 (40,40,40) L_0x27e5790/d;
L_0x27e58f0/d .functor XOR 1, L_0x27e5790, L_0x27e4f10, C4<0>, C4<0>;
L_0x27e58f0 .delay 1 (40,40,40) L_0x27e58f0/d;
L_0x27e5af0/d .functor AND 1, L_0x27e7660, L_0x27e56d0, C4<1>, C4<1>;
L_0x27e5af0 .delay 1 (40,40,40) L_0x27e5af0/d;
L_0x27e5d60/d .functor AND 1, L_0x27e5790, L_0x27e4f10, C4<1>, C4<1>;
L_0x27e5d60 .delay 1 (40,40,40) L_0x27e5d60/d;
L_0x27e5dd0/d .functor OR 1, L_0x27e5af0, L_0x27e5d60, C4<0>, C4<0>;
L_0x27e5dd0 .delay 1 (40,40,40) L_0x27e5dd0/d;
v0x2684490_0 .net "AandB", 0 0, L_0x27e5af0;  1 drivers
v0x2684570_0 .net "BxorSub", 0 0, L_0x27e56d0;  1 drivers
v0x2684630_0 .net "a", 0 0, L_0x27e7660;  alias, 1 drivers
v0x2684700_0 .net "b", 0 0, L_0x27bc770;  alias, 1 drivers
v0x26847c0_0 .net "carryin", 0 0, L_0x27e4f10;  alias, 1 drivers
v0x26848d0_0 .net "carryout", 0 0, L_0x27e5dd0;  alias, 1 drivers
v0x2684990_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2684a30_0 .net "res", 0 0, L_0x27e58f0;  alias, 1 drivers
v0x2684af0_0 .net "xAorB", 0 0, L_0x27e5790;  1 drivers
v0x2684c40_0 .net "xAorBandCin", 0 0, L_0x27e5d60;  1 drivers
S_0x2686320 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x26864e0 .param/l "i" 0 3 165, +C4<011010>;
S_0x26865a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2686320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27e7700/d .functor AND 1, L_0x27ea380, L_0x27ea4e0, C4<1>, C4<1>;
L_0x27e7700 .delay 1 (40,40,40) L_0x27e7700/d;
L_0x27e28c0/d .functor NAND 1, L_0x27ea380, L_0x27ea4e0, C4<1>, C4<1>;
L_0x27e28c0 .delay 1 (20,20,20) L_0x27e28c0/d;
L_0x27e6ee0/d .functor OR 1, L_0x27ea380, L_0x27ea4e0, C4<0>, C4<0>;
L_0x27e6ee0 .delay 1 (40,40,40) L_0x27e6ee0/d;
L_0x27e52c0/d .functor NOR 1, L_0x27ea380, L_0x27ea4e0, C4<0>, C4<0>;
L_0x27e52c0 .delay 1 (20,20,20) L_0x27e52c0/d;
L_0x27e81a0/d .functor XOR 1, L_0x27ea380, L_0x27ea4e0, C4<0>, C4<0>;
L_0x27e81a0 .delay 1 (40,40,40) L_0x27e81a0/d;
L_0x27e8cf0/d .functor NOT 1, L_0x27ea7c0, C4<0>, C4<0>, C4<0>;
L_0x27e8cf0 .delay 1 (10,10,10) L_0x27e8cf0/d;
L_0x27e8e50/d .functor NOT 1, L_0x27e7bd0, C4<0>, C4<0>, C4<0>;
L_0x27e8e50 .delay 1 (10,10,10) L_0x27e8e50/d;
L_0x27e8f10/d .functor NOT 1, L_0x27e7c70, C4<0>, C4<0>, C4<0>;
L_0x27e8f10 .delay 1 (10,10,10) L_0x27e8f10/d;
L_0x27e90c0/d .functor AND 1, L_0x27e8610, L_0x27e8cf0, L_0x27e8e50, L_0x27e8f10;
L_0x27e90c0 .delay 1 (80,80,80) L_0x27e90c0/d;
L_0x27e9270/d .functor AND 1, L_0x27e8610, L_0x27ea7c0, L_0x27e8e50, L_0x27e8f10;
L_0x27e9270 .delay 1 (80,80,80) L_0x27e9270/d;
L_0x27e9480/d .functor AND 1, L_0x27e81a0, L_0x27e8cf0, L_0x27e7bd0, L_0x27e8f10;
L_0x27e9480 .delay 1 (80,80,80) L_0x27e9480/d;
L_0x27e9660/d .functor AND 1, L_0x27e8610, L_0x27ea7c0, L_0x27e7bd0, L_0x27e8f10;
L_0x27e9660 .delay 1 (80,80,80) L_0x27e9660/d;
L_0x27e9830/d .functor AND 1, L_0x27e7700, L_0x27e8cf0, L_0x27e8e50, L_0x27e7c70;
L_0x27e9830 .delay 1 (80,80,80) L_0x27e9830/d;
L_0x27e9a10/d .functor AND 1, L_0x27e28c0, L_0x27ea7c0, L_0x27e8e50, L_0x27e7c70;
L_0x27e9a10 .delay 1 (80,80,80) L_0x27e9a10/d;
L_0x27e97c0/d .functor AND 1, L_0x27e52c0, L_0x27e8cf0, L_0x27e7bd0, L_0x27e7c70;
L_0x27e97c0 .delay 1 (80,80,80) L_0x27e97c0/d;
L_0x27e9df0/d .functor AND 1, L_0x27e6ee0, L_0x27ea7c0, L_0x27e7bd0, L_0x27e7c70;
L_0x27e9df0 .delay 1 (80,80,80) L_0x27e9df0/d;
L_0x27e9f90/0/0 .functor OR 1, L_0x27e90c0, L_0x27e9270, L_0x27e9480, L_0x27e9830;
L_0x27e9f90/0/4 .functor OR 1, L_0x27e9a10, L_0x27e97c0, L_0x27e9df0, L_0x27e9660;
L_0x27e9f90/d .functor OR 1, L_0x27e9f90/0/0, L_0x27e9f90/0/4, C4<0>, C4<0>;
L_0x27e9f90 .delay 1 (160,160,160) L_0x27e9f90/d;
v0x26874a0_0 .net "a", 0 0, L_0x27ea380;  1 drivers
v0x2687560_0 .net "addSub", 0 0, L_0x27e8610;  1 drivers
v0x2687630_0 .net "andRes", 0 0, L_0x27e7700;  1 drivers
v0x2687700_0 .net "b", 0 0, L_0x27ea4e0;  1 drivers
v0x26877d0_0 .net "carryIn", 0 0, L_0x27ea690;  1 drivers
v0x2687870_0 .net "carryOut", 0 0, L_0x27e8af0;  1 drivers
v0x2687940_0 .net "initialResult", 0 0, L_0x27e9f90;  1 drivers
v0x26879e0_0 .net "isAdd", 0 0, L_0x27e90c0;  1 drivers
v0x2687a80_0 .net "isAnd", 0 0, L_0x27e9830;  1 drivers
v0x2687bb0_0 .net "isNand", 0 0, L_0x27e9a10;  1 drivers
v0x2687c50_0 .net "isNor", 0 0, L_0x27e97c0;  1 drivers
v0x2687cf0_0 .net "isOr", 0 0, L_0x27e9df0;  1 drivers
v0x2687db0_0 .net "isSLT", 0 0, L_0x27e9660;  1 drivers
v0x2687e70_0 .net "isSub", 0 0, L_0x27e9270;  1 drivers
v0x2687f30_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2687fd0_0 .net "isXor", 0 0, L_0x27e9480;  1 drivers
v0x2688090_0 .net "nandRes", 0 0, L_0x27e28c0;  1 drivers
v0x2688240_0 .net "norRes", 0 0, L_0x27e52c0;  1 drivers
v0x26882e0_0 .net "orRes", 0 0, L_0x27e6ee0;  1 drivers
v0x2688380_0 .net "s0", 0 0, L_0x27ea7c0;  1 drivers
v0x2688420_0 .net "s0inv", 0 0, L_0x27e8cf0;  1 drivers
v0x26884e0_0 .net "s1", 0 0, L_0x27e7bd0;  1 drivers
v0x26885a0_0 .net "s1inv", 0 0, L_0x27e8e50;  1 drivers
v0x2688660_0 .net "s2", 0 0, L_0x27e7c70;  1 drivers
v0x2688720_0 .net "s2inv", 0 0, L_0x27e8f10;  1 drivers
v0x26887e0_0 .net "xorRes", 0 0, L_0x27e81a0;  1 drivers
S_0x26868a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26865a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27e8300/d .functor XOR 1, L_0x27ea4e0, L_0x27fb160, C4<0>, C4<0>;
L_0x27e8300 .delay 1 (40,40,40) L_0x27e8300/d;
L_0x27e8460/d .functor XOR 1, L_0x27ea380, L_0x27e8300, C4<0>, C4<0>;
L_0x27e8460 .delay 1 (40,40,40) L_0x27e8460/d;
L_0x27e8610/d .functor XOR 1, L_0x27e8460, L_0x27ea690, C4<0>, C4<0>;
L_0x27e8610 .delay 1 (40,40,40) L_0x27e8610/d;
L_0x27e8810/d .functor AND 1, L_0x27ea380, L_0x27e8300, C4<1>, C4<1>;
L_0x27e8810 .delay 1 (40,40,40) L_0x27e8810/d;
L_0x27e8a80/d .functor AND 1, L_0x27e8460, L_0x27ea690, C4<1>, C4<1>;
L_0x27e8a80 .delay 1 (40,40,40) L_0x27e8a80/d;
L_0x27e8af0/d .functor OR 1, L_0x27e8810, L_0x27e8a80, C4<0>, C4<0>;
L_0x27e8af0 .delay 1 (40,40,40) L_0x27e8af0/d;
v0x2686b30_0 .net "AandB", 0 0, L_0x27e8810;  1 drivers
v0x2686c10_0 .net "BxorSub", 0 0, L_0x27e8300;  1 drivers
v0x2686cd0_0 .net "a", 0 0, L_0x27ea380;  alias, 1 drivers
v0x2686da0_0 .net "b", 0 0, L_0x27ea4e0;  alias, 1 drivers
v0x2686e60_0 .net "carryin", 0 0, L_0x27ea690;  alias, 1 drivers
v0x2686f70_0 .net "carryout", 0 0, L_0x27e8af0;  alias, 1 drivers
v0x2687030_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x26870d0_0 .net "res", 0 0, L_0x27e8610;  alias, 1 drivers
v0x2687190_0 .net "xAorB", 0 0, L_0x27e8460;  1 drivers
v0x26872e0_0 .net "xAorBandCin", 0 0, L_0x27e8a80;  1 drivers
S_0x26889c0 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2688b80 .param/l "i" 0 3 165, +C4<011011>;
S_0x2688c40 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26889c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27ea420/d .functor AND 1, L_0x27ece00, L_0x27ecf60, C4<1>, C4<1>;
L_0x27ea420 .delay 1 (40,40,40) L_0x27ea420/d;
L_0x27e9c00/d .functor NAND 1, L_0x27ece00, L_0x27ecf60, C4<1>, C4<1>;
L_0x27e9c00 .delay 1 (20,20,20) L_0x27e9c00/d;
L_0x27e7db0/d .functor OR 1, L_0x27ece00, L_0x27ecf60, C4<0>, C4<0>;
L_0x27e7db0 .delay 1 (40,40,40) L_0x27e7db0/d;
L_0x27e7ff0/d .functor NOR 1, L_0x27ece00, L_0x27ecf60, C4<0>, C4<0>;
L_0x27e7ff0 .delay 1 (20,20,20) L_0x27e7ff0/d;
L_0x27ead80/d .functor XOR 1, L_0x27ece00, L_0x27ecf60, C4<0>, C4<0>;
L_0x27ead80 .delay 1 (40,40,40) L_0x27ead80/d;
L_0x27eb7c0/d .functor NOT 1, L_0x27ea900, C4<0>, C4<0>, C4<0>;
L_0x27eb7c0 .delay 1 (10,10,10) L_0x27eb7c0/d;
L_0x27eb920/d .functor NOT 1, L_0x27ea9a0, C4<0>, C4<0>, C4<0>;
L_0x27eb920 .delay 1 (10,10,10) L_0x27eb920/d;
L_0x27eb9e0/d .functor NOT 1, L_0x27eaa40, C4<0>, C4<0>, C4<0>;
L_0x27eb9e0 .delay 1 (10,10,10) L_0x27eb9e0/d;
L_0x27ebb90/d .functor AND 1, L_0x27eb100, L_0x27eb7c0, L_0x27eb920, L_0x27eb9e0;
L_0x27ebb90 .delay 1 (80,80,80) L_0x27ebb90/d;
L_0x27ebd40/d .functor AND 1, L_0x27eb100, L_0x27ea900, L_0x27eb920, L_0x27eb9e0;
L_0x27ebd40 .delay 1 (80,80,80) L_0x27ebd40/d;
L_0x27ebf50/d .functor AND 1, L_0x27ead80, L_0x27eb7c0, L_0x27ea9a0, L_0x27eb9e0;
L_0x27ebf50 .delay 1 (80,80,80) L_0x27ebf50/d;
L_0x27ec130/d .functor AND 1, L_0x27eb100, L_0x27ea900, L_0x27ea9a0, L_0x27eb9e0;
L_0x27ec130 .delay 1 (80,80,80) L_0x27ec130/d;
L_0x27ec300/d .functor AND 1, L_0x27ea420, L_0x27eb7c0, L_0x27eb920, L_0x27eaa40;
L_0x27ec300 .delay 1 (80,80,80) L_0x27ec300/d;
L_0x27ec4e0/d .functor AND 1, L_0x27e9c00, L_0x27ea900, L_0x27eb920, L_0x27eaa40;
L_0x27ec4e0 .delay 1 (80,80,80) L_0x27ec4e0/d;
L_0x27ec290/d .functor AND 1, L_0x27e7ff0, L_0x27eb7c0, L_0x27ea9a0, L_0x27eaa40;
L_0x27ec290 .delay 1 (80,80,80) L_0x27ec290/d;
L_0x27ec870/d .functor AND 1, L_0x27e7db0, L_0x27ea900, L_0x27ea9a0, L_0x27eaa40;
L_0x27ec870 .delay 1 (80,80,80) L_0x27ec870/d;
L_0x27eca10/0/0 .functor OR 1, L_0x27ebb90, L_0x27ebd40, L_0x27ebf50, L_0x27ec300;
L_0x27eca10/0/4 .functor OR 1, L_0x27ec4e0, L_0x27ec290, L_0x27ec870, L_0x27ec130;
L_0x27eca10/d .functor OR 1, L_0x27eca10/0/0, L_0x27eca10/0/4, C4<0>, C4<0>;
L_0x27eca10 .delay 1 (160,160,160) L_0x27eca10/d;
v0x2689b40_0 .net "a", 0 0, L_0x27ece00;  1 drivers
v0x2689c00_0 .net "addSub", 0 0, L_0x27eb100;  1 drivers
v0x2689cd0_0 .net "andRes", 0 0, L_0x27ea420;  1 drivers
v0x2689da0_0 .net "b", 0 0, L_0x27ecf60;  1 drivers
v0x2689e70_0 .net "carryIn", 0 0, L_0x27ea860;  1 drivers
v0x2689f10_0 .net "carryOut", 0 0, L_0x27eb5c0;  1 drivers
v0x2689fe0_0 .net "initialResult", 0 0, L_0x27eca10;  1 drivers
v0x268a080_0 .net "isAdd", 0 0, L_0x27ebb90;  1 drivers
v0x268a120_0 .net "isAnd", 0 0, L_0x27ec300;  1 drivers
v0x268a250_0 .net "isNand", 0 0, L_0x27ec4e0;  1 drivers
v0x268a2f0_0 .net "isNor", 0 0, L_0x27ec290;  1 drivers
v0x268a390_0 .net "isOr", 0 0, L_0x27ec870;  1 drivers
v0x268a450_0 .net "isSLT", 0 0, L_0x27ec130;  1 drivers
v0x268a510_0 .net "isSub", 0 0, L_0x27ebd40;  1 drivers
v0x268a5d0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x268a670_0 .net "isXor", 0 0, L_0x27ebf50;  1 drivers
v0x268a730_0 .net "nandRes", 0 0, L_0x27e9c00;  1 drivers
v0x268a8e0_0 .net "norRes", 0 0, L_0x27e7ff0;  1 drivers
v0x268a980_0 .net "orRes", 0 0, L_0x27e7db0;  1 drivers
v0x268aa20_0 .net "s0", 0 0, L_0x27ea900;  1 drivers
v0x268aac0_0 .net "s0inv", 0 0, L_0x27eb7c0;  1 drivers
v0x268ab80_0 .net "s1", 0 0, L_0x27ea9a0;  1 drivers
v0x268ac40_0 .net "s1inv", 0 0, L_0x27eb920;  1 drivers
v0x268ad00_0 .net "s2", 0 0, L_0x27eaa40;  1 drivers
v0x268adc0_0 .net "s2inv", 0 0, L_0x27eb9e0;  1 drivers
v0x268ae80_0 .net "xorRes", 0 0, L_0x27ead80;  1 drivers
S_0x2688f40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2688c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27eadf0/d .functor XOR 1, L_0x27ecf60, L_0x27fb160, C4<0>, C4<0>;
L_0x27eadf0 .delay 1 (40,40,40) L_0x27eadf0/d;
L_0x27eaf50/d .functor XOR 1, L_0x27ece00, L_0x27eadf0, C4<0>, C4<0>;
L_0x27eaf50 .delay 1 (40,40,40) L_0x27eaf50/d;
L_0x27eb100/d .functor XOR 1, L_0x27eaf50, L_0x27ea860, C4<0>, C4<0>;
L_0x27eb100 .delay 1 (40,40,40) L_0x27eb100/d;
L_0x27eb300/d .functor AND 1, L_0x27ece00, L_0x27eadf0, C4<1>, C4<1>;
L_0x27eb300 .delay 1 (40,40,40) L_0x27eb300/d;
L_0x27e7e20/d .functor AND 1, L_0x27eaf50, L_0x27ea860, C4<1>, C4<1>;
L_0x27e7e20 .delay 1 (40,40,40) L_0x27e7e20/d;
L_0x27eb5c0/d .functor OR 1, L_0x27eb300, L_0x27e7e20, C4<0>, C4<0>;
L_0x27eb5c0 .delay 1 (40,40,40) L_0x27eb5c0/d;
v0x26891d0_0 .net "AandB", 0 0, L_0x27eb300;  1 drivers
v0x26892b0_0 .net "BxorSub", 0 0, L_0x27eadf0;  1 drivers
v0x2689370_0 .net "a", 0 0, L_0x27ece00;  alias, 1 drivers
v0x2689440_0 .net "b", 0 0, L_0x27ecf60;  alias, 1 drivers
v0x2689500_0 .net "carryin", 0 0, L_0x27ea860;  alias, 1 drivers
v0x2689610_0 .net "carryout", 0 0, L_0x27eb5c0;  alias, 1 drivers
v0x26896d0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2689770_0 .net "res", 0 0, L_0x27eb100;  alias, 1 drivers
v0x2689830_0 .net "xAorB", 0 0, L_0x27eaf50;  1 drivers
v0x2689980_0 .net "xAorBandCin", 0 0, L_0x27e7e20;  1 drivers
S_0x268b060 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x268b220 .param/l "i" 0 3 165, +C4<011100>;
S_0x268b2e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x268b060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27ecea0/d .functor AND 1, L_0x27ef810, L_0x27ef970, C4<1>, C4<1>;
L_0x27ecea0 .delay 1 (40,40,40) L_0x27ecea0/d;
L_0x27ec6d0/d .functor NAND 1, L_0x27ef810, L_0x27ef970, C4<1>, C4<1>;
L_0x27ec6d0 .delay 1 (20,20,20) L_0x27ec6d0/d;
L_0x27eab80/d .functor OR 1, L_0x27ef810, L_0x27ef970, C4<0>, C4<0>;
L_0x27eab80 .delay 1 (40,40,40) L_0x27eab80/d;
L_0x27ed6f0/d .functor NOR 1, L_0x27ef810, L_0x27ef970, C4<0>, C4<0>;
L_0x27ed6f0 .delay 1 (20,20,20) L_0x27ed6f0/d;
L_0x27ed7b0/d .functor XOR 1, L_0x27ef810, L_0x27ef970, C4<0>, C4<0>;
L_0x27ed7b0 .delay 1 (40,40,40) L_0x27ed7b0/d;
L_0x27ee240/d .functor NOT 1, L_0x27efc50, C4<0>, C4<0>, C4<0>;
L_0x27ee240 .delay 1 (10,10,10) L_0x27ee240/d;
L_0x268c880/d .functor NOT 1, L_0x27ed110, C4<0>, C4<0>, C4<0>;
L_0x268c880 .delay 1 (10,10,10) L_0x268c880/d;
L_0x27ee3f0/d .functor NOT 1, L_0x27ed1b0, C4<0>, C4<0>, C4<0>;
L_0x27ee3f0 .delay 1 (10,10,10) L_0x27ee3f0/d;
L_0x27ee5a0/d .functor AND 1, L_0x27edb80, L_0x27ee240, L_0x268c880, L_0x27ee3f0;
L_0x27ee5a0 .delay 1 (80,80,80) L_0x27ee5a0/d;
L_0x27ee750/d .functor AND 1, L_0x27edb80, L_0x27efc50, L_0x268c880, L_0x27ee3f0;
L_0x27ee750 .delay 1 (80,80,80) L_0x27ee750/d;
L_0x27ee960/d .functor AND 1, L_0x27ed7b0, L_0x27ee240, L_0x27ed110, L_0x27ee3f0;
L_0x27ee960 .delay 1 (80,80,80) L_0x27ee960/d;
L_0x27eeb40/d .functor AND 1, L_0x27edb80, L_0x27efc50, L_0x27ed110, L_0x27ee3f0;
L_0x27eeb40 .delay 1 (80,80,80) L_0x27eeb40/d;
L_0x27eed10/d .functor AND 1, L_0x27ecea0, L_0x27ee240, L_0x268c880, L_0x27ed1b0;
L_0x27eed10 .delay 1 (80,80,80) L_0x27eed10/d;
L_0x27eeef0/d .functor AND 1, L_0x27ec6d0, L_0x27efc50, L_0x268c880, L_0x27ed1b0;
L_0x27eeef0 .delay 1 (80,80,80) L_0x27eeef0/d;
L_0x27eeca0/d .functor AND 1, L_0x27ed6f0, L_0x27ee240, L_0x27ed110, L_0x27ed1b0;
L_0x27eeca0 .delay 1 (80,80,80) L_0x27eeca0/d;
L_0x27ef280/d .functor AND 1, L_0x27eab80, L_0x27efc50, L_0x27ed110, L_0x27ed1b0;
L_0x27ef280 .delay 1 (80,80,80) L_0x27ef280/d;
L_0x27ef420/0/0 .functor OR 1, L_0x27ee5a0, L_0x27ee750, L_0x27ee960, L_0x27eed10;
L_0x27ef420/0/4 .functor OR 1, L_0x27eeef0, L_0x27eeca0, L_0x27ef280, L_0x27eeb40;
L_0x27ef420/d .functor OR 1, L_0x27ef420/0/0, L_0x27ef420/0/4, C4<0>, C4<0>;
L_0x27ef420 .delay 1 (160,160,160) L_0x27ef420/d;
v0x268c1e0_0 .net "a", 0 0, L_0x27ef810;  1 drivers
v0x268c2a0_0 .net "addSub", 0 0, L_0x27edb80;  1 drivers
v0x268c370_0 .net "andRes", 0 0, L_0x27ecea0;  1 drivers
v0x268c440_0 .net "b", 0 0, L_0x27ef970;  1 drivers
v0x268c510_0 .net "carryIn", 0 0, L_0x27efb20;  1 drivers
v0x268c5b0_0 .net "carryOut", 0 0, L_0x27ee040;  1 drivers
v0x268c680_0 .net "initialResult", 0 0, L_0x27ef420;  1 drivers
v0x268c720_0 .net "isAdd", 0 0, L_0x27ee5a0;  1 drivers
v0x268c7c0_0 .net "isAnd", 0 0, L_0x27eed10;  1 drivers
v0x268c8f0_0 .net "isNand", 0 0, L_0x27eeef0;  1 drivers
v0x268c990_0 .net "isNor", 0 0, L_0x27eeca0;  1 drivers
v0x268ca30_0 .net "isOr", 0 0, L_0x27ef280;  1 drivers
v0x268caf0_0 .net "isSLT", 0 0, L_0x27eeb40;  1 drivers
v0x268cbb0_0 .net "isSub", 0 0, L_0x27ee750;  1 drivers
v0x268cc70_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x268cd10_0 .net "isXor", 0 0, L_0x27ee960;  1 drivers
v0x268cdd0_0 .net "nandRes", 0 0, L_0x27ec6d0;  1 drivers
v0x268cf80_0 .net "norRes", 0 0, L_0x27ed6f0;  1 drivers
v0x268d020_0 .net "orRes", 0 0, L_0x27eab80;  1 drivers
v0x268d0c0_0 .net "s0", 0 0, L_0x27efc50;  1 drivers
v0x268d160_0 .net "s0inv", 0 0, L_0x27ee240;  1 drivers
v0x268d220_0 .net "s1", 0 0, L_0x27ed110;  1 drivers
v0x268d2e0_0 .net "s1inv", 0 0, L_0x268c880;  1 drivers
v0x268d3a0_0 .net "s2", 0 0, L_0x27ed1b0;  1 drivers
v0x268d460_0 .net "s2inv", 0 0, L_0x27ee3f0;  1 drivers
v0x268d520_0 .net "xorRes", 0 0, L_0x27ed7b0;  1 drivers
S_0x268b5e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x268b2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27ed910/d .functor XOR 1, L_0x27ef970, L_0x27fb160, C4<0>, C4<0>;
L_0x27ed910 .delay 1 (40,40,40) L_0x27ed910/d;
L_0x27ed9d0/d .functor XOR 1, L_0x27ef810, L_0x27ed910, C4<0>, C4<0>;
L_0x27ed9d0 .delay 1 (40,40,40) L_0x27ed9d0/d;
L_0x27edb80/d .functor XOR 1, L_0x27ed9d0, L_0x27efb20, C4<0>, C4<0>;
L_0x27edb80 .delay 1 (40,40,40) L_0x27edb80/d;
L_0x27edd80/d .functor AND 1, L_0x27ef810, L_0x27ed910, C4<1>, C4<1>;
L_0x27edd80 .delay 1 (40,40,40) L_0x27edd80/d;
L_0x27eabf0/d .functor AND 1, L_0x27ed9d0, L_0x27efb20, C4<1>, C4<1>;
L_0x27eabf0 .delay 1 (40,40,40) L_0x27eabf0/d;
L_0x27ee040/d .functor OR 1, L_0x27edd80, L_0x27eabf0, C4<0>, C4<0>;
L_0x27ee040 .delay 1 (40,40,40) L_0x27ee040/d;
v0x268b870_0 .net "AandB", 0 0, L_0x27edd80;  1 drivers
v0x268b950_0 .net "BxorSub", 0 0, L_0x27ed910;  1 drivers
v0x268ba10_0 .net "a", 0 0, L_0x27ef810;  alias, 1 drivers
v0x268bae0_0 .net "b", 0 0, L_0x27ef970;  alias, 1 drivers
v0x268bba0_0 .net "carryin", 0 0, L_0x27efb20;  alias, 1 drivers
v0x268bcb0_0 .net "carryout", 0 0, L_0x27ee040;  alias, 1 drivers
v0x268bd70_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x268be10_0 .net "res", 0 0, L_0x27edb80;  alias, 1 drivers
v0x268bed0_0 .net "xAorB", 0 0, L_0x27ed9d0;  1 drivers
v0x268c020_0 .net "xAorBandCin", 0 0, L_0x27eabf0;  1 drivers
S_0x268d700 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x268d8c0 .param/l "i" 0 3 165, +C4<011101>;
S_0x268d980 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x268d700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27ef8b0/d .functor AND 1, L_0x27f22a0, L_0x27f2400, C4<1>, C4<1>;
L_0x27ef8b0 .delay 1 (40,40,40) L_0x27ef8b0/d;
L_0x27ef0e0/d .functor NAND 1, L_0x27f22a0, L_0x27f2400, C4<1>, C4<1>;
L_0x27ef0e0 .delay 1 (20,20,20) L_0x27ef0e0/d;
L_0x27ed340/d .functor OR 1, L_0x27f22a0, L_0x27f2400, C4<0>, C4<0>;
L_0x27ed340 .delay 1 (40,40,40) L_0x27ed340/d;
L_0x27ed4e0/d .functor NOR 1, L_0x27f22a0, L_0x27f2400, C4<0>, C4<0>;
L_0x27ed4e0 .delay 1 (20,20,20) L_0x27ed4e0/d;
L_0x27f0270/d .functor XOR 1, L_0x27f22a0, L_0x27f2400, C4<0>, C4<0>;
L_0x27f0270 .delay 1 (40,40,40) L_0x27f0270/d;
L_0x27f0cd0/d .functor NOT 1, L_0x27c76c0, C4<0>, C4<0>, C4<0>;
L_0x27f0cd0 .delay 1 (10,10,10) L_0x27f0cd0/d;
L_0x268ef20/d .functor NOT 1, L_0x27c7760, C4<0>, C4<0>, C4<0>;
L_0x268ef20 .delay 1 (10,10,10) L_0x268ef20/d;
L_0x27f0e80/d .functor NOT 1, L_0x27efcf0, C4<0>, C4<0>, C4<0>;
L_0x27f0e80 .delay 1 (10,10,10) L_0x27f0e80/d;
L_0x27f1030/d .functor AND 1, L_0x27f05f0, L_0x27f0cd0, L_0x268ef20, L_0x27f0e80;
L_0x27f1030 .delay 1 (80,80,80) L_0x27f1030/d;
L_0x27f11e0/d .functor AND 1, L_0x27f05f0, L_0x27c76c0, L_0x268ef20, L_0x27f0e80;
L_0x27f11e0 .delay 1 (80,80,80) L_0x27f11e0/d;
L_0x27f13f0/d .functor AND 1, L_0x27f0270, L_0x27f0cd0, L_0x27c7760, L_0x27f0e80;
L_0x27f13f0 .delay 1 (80,80,80) L_0x27f13f0/d;
L_0x27f15d0/d .functor AND 1, L_0x27f05f0, L_0x27c76c0, L_0x27c7760, L_0x27f0e80;
L_0x27f15d0 .delay 1 (80,80,80) L_0x27f15d0/d;
L_0x27f17a0/d .functor AND 1, L_0x27ef8b0, L_0x27f0cd0, L_0x268ef20, L_0x27efcf0;
L_0x27f17a0 .delay 1 (80,80,80) L_0x27f17a0/d;
L_0x27f1980/d .functor AND 1, L_0x27ef0e0, L_0x27c76c0, L_0x268ef20, L_0x27efcf0;
L_0x27f1980 .delay 1 (80,80,80) L_0x27f1980/d;
L_0x27f1730/d .functor AND 1, L_0x27ed4e0, L_0x27f0cd0, L_0x27c7760, L_0x27efcf0;
L_0x27f1730 .delay 1 (80,80,80) L_0x27f1730/d;
L_0x27f1d10/d .functor AND 1, L_0x27ed340, L_0x27c76c0, L_0x27c7760, L_0x27efcf0;
L_0x27f1d10 .delay 1 (80,80,80) L_0x27f1d10/d;
L_0x27f1eb0/0/0 .functor OR 1, L_0x27f1030, L_0x27f11e0, L_0x27f13f0, L_0x27f17a0;
L_0x27f1eb0/0/4 .functor OR 1, L_0x27f1980, L_0x27f1730, L_0x27f1d10, L_0x27f15d0;
L_0x27f1eb0/d .functor OR 1, L_0x27f1eb0/0/0, L_0x27f1eb0/0/4, C4<0>, C4<0>;
L_0x27f1eb0 .delay 1 (160,160,160) L_0x27f1eb0/d;
v0x268e880_0 .net "a", 0 0, L_0x27f22a0;  1 drivers
v0x268e940_0 .net "addSub", 0 0, L_0x27f05f0;  1 drivers
v0x268ea10_0 .net "andRes", 0 0, L_0x27ef8b0;  1 drivers
v0x268eae0_0 .net "b", 0 0, L_0x27f2400;  1 drivers
v0x268ebb0_0 .net "carryIn", 0 0, L_0x27c7620;  1 drivers
v0x268ec50_0 .net "carryOut", 0 0, L_0x27f0ad0;  1 drivers
v0x268ed20_0 .net "initialResult", 0 0, L_0x27f1eb0;  1 drivers
v0x268edc0_0 .net "isAdd", 0 0, L_0x27f1030;  1 drivers
v0x268ee60_0 .net "isAnd", 0 0, L_0x27f17a0;  1 drivers
v0x268ef90_0 .net "isNand", 0 0, L_0x27f1980;  1 drivers
v0x268f030_0 .net "isNor", 0 0, L_0x27f1730;  1 drivers
v0x268f0d0_0 .net "isOr", 0 0, L_0x27f1d10;  1 drivers
v0x268f190_0 .net "isSLT", 0 0, L_0x27f15d0;  1 drivers
v0x268f250_0 .net "isSub", 0 0, L_0x27f11e0;  1 drivers
v0x268f310_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x268f3b0_0 .net "isXor", 0 0, L_0x27f13f0;  1 drivers
v0x268f470_0 .net "nandRes", 0 0, L_0x27ef0e0;  1 drivers
v0x268f620_0 .net "norRes", 0 0, L_0x27ed4e0;  1 drivers
v0x268f6c0_0 .net "orRes", 0 0, L_0x27ed340;  1 drivers
v0x268f760_0 .net "s0", 0 0, L_0x27c76c0;  1 drivers
v0x268f800_0 .net "s0inv", 0 0, L_0x27f0cd0;  1 drivers
v0x268f8c0_0 .net "s1", 0 0, L_0x27c7760;  1 drivers
v0x268f980_0 .net "s1inv", 0 0, L_0x268ef20;  1 drivers
v0x268fa40_0 .net "s2", 0 0, L_0x27efcf0;  1 drivers
v0x268fb00_0 .net "s2inv", 0 0, L_0x27f0e80;  1 drivers
v0x268fbc0_0 .net "xorRes", 0 0, L_0x27f0270;  1 drivers
S_0x268dc80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x268d980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27f02e0/d .functor XOR 1, L_0x27f2400, L_0x27fb160, C4<0>, C4<0>;
L_0x27f02e0 .delay 1 (40,40,40) L_0x27f02e0/d;
L_0x27f0440/d .functor XOR 1, L_0x27f22a0, L_0x27f02e0, C4<0>, C4<0>;
L_0x27f0440 .delay 1 (40,40,40) L_0x27f0440/d;
L_0x27f05f0/d .functor XOR 1, L_0x27f0440, L_0x27c7620, C4<0>, C4<0>;
L_0x27f05f0 .delay 1 (40,40,40) L_0x27f05f0/d;
L_0x27f07f0/d .functor AND 1, L_0x27f22a0, L_0x27f02e0, C4<1>, C4<1>;
L_0x27f07f0 .delay 1 (40,40,40) L_0x27f07f0/d;
L_0x27f0a60/d .functor AND 1, L_0x27f0440, L_0x27c7620, C4<1>, C4<1>;
L_0x27f0a60 .delay 1 (40,40,40) L_0x27f0a60/d;
L_0x27f0ad0/d .functor OR 1, L_0x27f07f0, L_0x27f0a60, C4<0>, C4<0>;
L_0x27f0ad0 .delay 1 (40,40,40) L_0x27f0ad0/d;
v0x268df10_0 .net "AandB", 0 0, L_0x27f07f0;  1 drivers
v0x268dff0_0 .net "BxorSub", 0 0, L_0x27f02e0;  1 drivers
v0x268e0b0_0 .net "a", 0 0, L_0x27f22a0;  alias, 1 drivers
v0x268e180_0 .net "b", 0 0, L_0x27f2400;  alias, 1 drivers
v0x268e240_0 .net "carryin", 0 0, L_0x27c7620;  alias, 1 drivers
v0x268e350_0 .net "carryout", 0 0, L_0x27f0ad0;  alias, 1 drivers
v0x268e410_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x268e4b0_0 .net "res", 0 0, L_0x27f05f0;  alias, 1 drivers
v0x268e570_0 .net "xAorB", 0 0, L_0x27f0440;  1 drivers
v0x268e6c0_0 .net "xAorBandCin", 0 0, L_0x27f0a60;  1 drivers
S_0x268fda0 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x268ff60 .param/l "i" 0 3 165, +C4<011110>;
S_0x2690020 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x268fda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27f2340/d .functor AND 1, L_0x27f4ee0, L_0x27f5040, C4<1>, C4<1>;
L_0x27f2340 .delay 1 (40,40,40) L_0x27f2340/d;
L_0x27f1b70/d .functor NAND 1, L_0x27f4ee0, L_0x27f5040, C4<1>, C4<1>;
L_0x27f1b70 .delay 1 (20,20,20) L_0x27f1b70/d;
L_0x27efe80/d .functor OR 1, L_0x27f4ee0, L_0x27f5040, C4<0>, C4<0>;
L_0x27efe80 .delay 1 (40,40,40) L_0x27efe80/d;
L_0x27f0020/d .functor NOR 1, L_0x27f4ee0, L_0x27f5040, C4<0>, C4<0>;
L_0x27f0020 .delay 1 (20,20,20) L_0x27f0020/d;
L_0x27f01d0/d .functor XOR 1, L_0x27f4ee0, L_0x27f5040, C4<0>, C4<0>;
L_0x27f01d0 .delay 1 (40,40,40) L_0x27f01d0/d;
L_0x27f3910/d .functor NOT 1, L_0x27f2a60, C4<0>, C4<0>, C4<0>;
L_0x27f3910 .delay 1 (10,10,10) L_0x27f3910/d;
L_0x26915c0/d .functor NOT 1, L_0x27f2b00, C4<0>, C4<0>, C4<0>;
L_0x26915c0 .delay 1 (10,10,10) L_0x26915c0/d;
L_0x27f3ac0/d .functor NOT 1, L_0x27f2ba0, C4<0>, C4<0>, C4<0>;
L_0x27f3ac0 .delay 1 (10,10,10) L_0x27f3ac0/d;
L_0x27f3c70/d .functor AND 1, L_0x27f3230, L_0x27f3910, L_0x26915c0, L_0x27f3ac0;
L_0x27f3c70 .delay 1 (80,80,80) L_0x27f3c70/d;
L_0x27f3e20/d .functor AND 1, L_0x27f3230, L_0x27f2a60, L_0x26915c0, L_0x27f3ac0;
L_0x27f3e20 .delay 1 (80,80,80) L_0x27f3e20/d;
L_0x27f4030/d .functor AND 1, L_0x27f01d0, L_0x27f3910, L_0x27f2b00, L_0x27f3ac0;
L_0x27f4030 .delay 1 (80,80,80) L_0x27f4030/d;
L_0x27f4210/d .functor AND 1, L_0x27f3230, L_0x27f2a60, L_0x27f2b00, L_0x27f3ac0;
L_0x27f4210 .delay 1 (80,80,80) L_0x27f4210/d;
L_0x27f43e0/d .functor AND 1, L_0x27f2340, L_0x27f3910, L_0x26915c0, L_0x27f2ba0;
L_0x27f43e0 .delay 1 (80,80,80) L_0x27f43e0/d;
L_0x27f45c0/d .functor AND 1, L_0x27f1b70, L_0x27f2a60, L_0x26915c0, L_0x27f2ba0;
L_0x27f45c0 .delay 1 (80,80,80) L_0x27f45c0/d;
L_0x27f4370/d .functor AND 1, L_0x27f0020, L_0x27f3910, L_0x27f2b00, L_0x27f2ba0;
L_0x27f4370 .delay 1 (80,80,80) L_0x27f4370/d;
L_0x27f4950/d .functor AND 1, L_0x27efe80, L_0x27f2a60, L_0x27f2b00, L_0x27f2ba0;
L_0x27f4950 .delay 1 (80,80,80) L_0x27f4950/d;
L_0x27f4af0/0/0 .functor OR 1, L_0x27f3c70, L_0x27f3e20, L_0x27f4030, L_0x27f43e0;
L_0x27f4af0/0/4 .functor OR 1, L_0x27f45c0, L_0x27f4370, L_0x27f4950, L_0x27f4210;
L_0x27f4af0/d .functor OR 1, L_0x27f4af0/0/0, L_0x27f4af0/0/4, C4<0>, C4<0>;
L_0x27f4af0 .delay 1 (160,160,160) L_0x27f4af0/d;
v0x2690f20_0 .net "a", 0 0, L_0x27f4ee0;  1 drivers
v0x2690fe0_0 .net "addSub", 0 0, L_0x27f3230;  1 drivers
v0x26910b0_0 .net "andRes", 0 0, L_0x27f2340;  1 drivers
v0x2691180_0 .net "b", 0 0, L_0x27f5040;  1 drivers
v0x2691250_0 .net "carryIn", 0 0, L_0x27f29c0;  1 drivers
v0x26912f0_0 .net "carryOut", 0 0, L_0x27f3710;  1 drivers
v0x26913c0_0 .net "initialResult", 0 0, L_0x27f4af0;  1 drivers
v0x2691460_0 .net "isAdd", 0 0, L_0x27f3c70;  1 drivers
v0x2691500_0 .net "isAnd", 0 0, L_0x27f43e0;  1 drivers
v0x2691630_0 .net "isNand", 0 0, L_0x27f45c0;  1 drivers
v0x26916d0_0 .net "isNor", 0 0, L_0x27f4370;  1 drivers
v0x2691770_0 .net "isOr", 0 0, L_0x27f4950;  1 drivers
v0x2691830_0 .net "isSLT", 0 0, L_0x27f4210;  1 drivers
v0x26918f0_0 .net "isSub", 0 0, L_0x27f3e20;  1 drivers
v0x26919b0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2691a50_0 .net "isXor", 0 0, L_0x27f4030;  1 drivers
v0x2691b10_0 .net "nandRes", 0 0, L_0x27f1b70;  1 drivers
v0x2691cc0_0 .net "norRes", 0 0, L_0x27f0020;  1 drivers
v0x2691d60_0 .net "orRes", 0 0, L_0x27efe80;  1 drivers
v0x2691e00_0 .net "s0", 0 0, L_0x27f2a60;  1 drivers
v0x2691ea0_0 .net "s0inv", 0 0, L_0x27f3910;  1 drivers
v0x2691f60_0 .net "s1", 0 0, L_0x27f2b00;  1 drivers
v0x2692020_0 .net "s1inv", 0 0, L_0x26915c0;  1 drivers
v0x26920e0_0 .net "s2", 0 0, L_0x27f2ba0;  1 drivers
v0x26921a0_0 .net "s2inv", 0 0, L_0x27f3ac0;  1 drivers
v0x2692260_0 .net "xorRes", 0 0, L_0x27f01d0;  1 drivers
S_0x2690320 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2690020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27f2fc0/d .functor XOR 1, L_0x27f5040, L_0x27fb160, C4<0>, C4<0>;
L_0x27f2fc0 .delay 1 (40,40,40) L_0x27f2fc0/d;
L_0x27f3120/d .functor XOR 1, L_0x27f4ee0, L_0x27f2fc0, C4<0>, C4<0>;
L_0x27f3120 .delay 1 (40,40,40) L_0x27f3120/d;
L_0x27f3230/d .functor XOR 1, L_0x27f3120, L_0x27f29c0, C4<0>, C4<0>;
L_0x27f3230 .delay 1 (40,40,40) L_0x27f3230/d;
L_0x27f3430/d .functor AND 1, L_0x27f4ee0, L_0x27f2fc0, C4<1>, C4<1>;
L_0x27f3430 .delay 1 (40,40,40) L_0x27f3430/d;
L_0x27f36a0/d .functor AND 1, L_0x27f3120, L_0x27f29c0, C4<1>, C4<1>;
L_0x27f36a0 .delay 1 (40,40,40) L_0x27f36a0/d;
L_0x27f3710/d .functor OR 1, L_0x27f3430, L_0x27f36a0, C4<0>, C4<0>;
L_0x27f3710 .delay 1 (40,40,40) L_0x27f3710/d;
v0x26905b0_0 .net "AandB", 0 0, L_0x27f3430;  1 drivers
v0x2690690_0 .net "BxorSub", 0 0, L_0x27f2fc0;  1 drivers
v0x2690750_0 .net "a", 0 0, L_0x27f4ee0;  alias, 1 drivers
v0x2690820_0 .net "b", 0 0, L_0x27f5040;  alias, 1 drivers
v0x26908e0_0 .net "carryin", 0 0, L_0x27f29c0;  alias, 1 drivers
v0x26909f0_0 .net "carryout", 0 0, L_0x27f3710;  alias, 1 drivers
v0x2690ab0_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x2690b50_0 .net "res", 0 0, L_0x27f3230;  alias, 1 drivers
v0x2690c10_0 .net "xAorB", 0 0, L_0x27f3120;  1 drivers
v0x2690d60_0 .net "xAorBandCin", 0 0, L_0x27f36a0;  1 drivers
S_0x2692440 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x2626e50;
 .timescale 0 0;
P_0x2692600 .param/l "i" 0 3 165, +C4<011111>;
S_0x26926c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2692440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27f4f80/d .functor AND 1, L_0x27f8580, L_0x27f51f0, C4<1>, C4<1>;
L_0x27f4f80 .delay 1 (40,40,40) L_0x27f4f80/d;
L_0x27f47b0/d .functor NAND 1, L_0x27f8580, L_0x27f51f0, C4<1>, C4<1>;
L_0x27f47b0 .delay 1 (20,20,20) L_0x27f47b0/d;
L_0x27f2d80/d .functor OR 1, L_0x27f8580, L_0x27f51f0, C4<0>, C4<0>;
L_0x27f2d80 .delay 1 (40,40,40) L_0x27f2d80/d;
L_0x27f57d0/d .functor NOR 1, L_0x27f8580, L_0x27f51f0, C4<0>, C4<0>;
L_0x27f57d0 .delay 1 (20,20,20) L_0x27f57d0/d;
L_0x27f5890/d .functor XOR 1, L_0x27f8580, L_0x27f51f0, C4<0>, C4<0>;
L_0x27f5890 .delay 1 (40,40,40) L_0x27f5890/d;
L_0x27f6340/d .functor NOT 1, L_0x27ca220, C4<0>, C4<0>, C4<0>;
L_0x27f6340 .delay 1 (10,10,10) L_0x27f6340/d;
L_0x2693c60/d .functor NOT 1, L_0x27ca2c0, C4<0>, C4<0>, C4<0>;
L_0x2693c60 .delay 1 (10,10,10) L_0x2693c60/d;
L_0x27f64f0/d .functor NOT 1, L_0x27ca360, C4<0>, C4<0>, C4<0>;
L_0x27f64f0 .delay 1 (10,10,10) L_0x27f64f0/d;
L_0x27f66a0/d .functor AND 1, L_0x27f5c60, L_0x27f6340, L_0x2693c60, L_0x27f64f0;
L_0x27f66a0 .delay 1 (80,80,80) L_0x27f66a0/d;
L_0x27f68a0/d .functor AND 1, L_0x27f5c60, L_0x27ca220, L_0x2693c60, L_0x27f64f0;
L_0x27f68a0 .delay 1 (80,80,80) L_0x27f68a0/d;
L_0x27f6ab0/d .functor AND 1, L_0x27f5890, L_0x27f6340, L_0x27ca2c0, L_0x27f64f0;
L_0x27f6ab0 .delay 1 (80,80,80) L_0x27f6ab0/d;
L_0x27f6c90/d .functor AND 1, L_0x27f5c60, L_0x27ca220, L_0x27ca2c0, L_0x27f64f0;
L_0x27f6c90 .delay 1 (80,80,80) L_0x27f6c90/d;
L_0x27f6e60/d .functor AND 1, L_0x27f4f80, L_0x27f6340, L_0x2693c60, L_0x27ca360;
L_0x27f6e60 .delay 1 (80,80,80) L_0x27f6e60/d;
L_0x27f7040/d .functor AND 1, L_0x27f47b0, L_0x27ca220, L_0x2693c60, L_0x27ca360;
L_0x27f7040 .delay 1 (80,80,80) L_0x27f7040/d;
L_0x27f6df0/d .functor AND 1, L_0x27f57d0, L_0x27f6340, L_0x27ca2c0, L_0x27ca360;
L_0x27f6df0 .delay 1 (80,80,80) L_0x27f6df0/d;
L_0x27f73d0/d .functor AND 1, L_0x27f2d80, L_0x27ca220, L_0x27ca2c0, L_0x27ca360;
L_0x27f73d0 .delay 1 (80,80,80) L_0x27f73d0/d;
L_0x27f7570/0/0 .functor OR 1, L_0x27f66a0, L_0x27f68a0, L_0x27f6ab0, L_0x27f6e60;
L_0x27f7570/0/4 .functor OR 1, L_0x27f7040, L_0x27f6df0, L_0x27f73d0, L_0x27f6c90;
L_0x27f7570/d .functor OR 1, L_0x27f7570/0/0, L_0x27f7570/0/4, C4<0>, C4<0>;
L_0x27f7570 .delay 1 (160,160,160) L_0x27f7570/d;
v0x26935c0_0 .net "a", 0 0, L_0x27f8580;  1 drivers
v0x2693680_0 .net "addSub", 0 0, L_0x27f5c60;  1 drivers
v0x2693750_0 .net "andRes", 0 0, L_0x27f4f80;  1 drivers
v0x2693820_0 .net "b", 0 0, L_0x27f51f0;  1 drivers
v0x26938f0_0 .net "carryIn", 0 0, L_0x27f2e90;  1 drivers
v0x2693990_0 .net "carryOut", 0 0, L_0x27f6140;  1 drivers
v0x2693a60_0 .net "initialResult", 0 0, L_0x27f7570;  1 drivers
v0x2693b00_0 .net "isAdd", 0 0, L_0x27f66a0;  1 drivers
v0x2693ba0_0 .net "isAnd", 0 0, L_0x27f6e60;  1 drivers
v0x2693cd0_0 .net "isNand", 0 0, L_0x27f7040;  1 drivers
v0x2693d70_0 .net "isNor", 0 0, L_0x27f6df0;  1 drivers
v0x2693e10_0 .net "isOr", 0 0, L_0x27f73d0;  1 drivers
v0x2693ed0_0 .net "isSLT", 0 0, L_0x27f6c90;  1 drivers
v0x2693f90_0 .net "isSub", 0 0, L_0x27f68a0;  1 drivers
v0x2694050_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x26940f0_0 .net "isXor", 0 0, L_0x27f6ab0;  1 drivers
v0x26941b0_0 .net "nandRes", 0 0, L_0x27f47b0;  1 drivers
v0x2694360_0 .net "norRes", 0 0, L_0x27f57d0;  1 drivers
v0x2694400_0 .net "orRes", 0 0, L_0x27f2d80;  1 drivers
v0x26944a0_0 .net "s0", 0 0, L_0x27ca220;  1 drivers
v0x2694540_0 .net "s0inv", 0 0, L_0x27f6340;  1 drivers
v0x2694600_0 .net "s1", 0 0, L_0x27ca2c0;  1 drivers
v0x26946c0_0 .net "s1inv", 0 0, L_0x2693c60;  1 drivers
v0x2694780_0 .net "s2", 0 0, L_0x27ca360;  1 drivers
v0x2694840_0 .net "s2inv", 0 0, L_0x27f64f0;  1 drivers
v0x2694900_0 .net "xorRes", 0 0, L_0x27f5890;  1 drivers
S_0x26929c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26926c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27f59f0/d .functor XOR 1, L_0x27f51f0, L_0x27fb160, C4<0>, C4<0>;
L_0x27f59f0 .delay 1 (40,40,40) L_0x27f59f0/d;
L_0x27f5ab0/d .functor XOR 1, L_0x27f8580, L_0x27f59f0, C4<0>, C4<0>;
L_0x27f5ab0 .delay 1 (40,40,40) L_0x27f5ab0/d;
L_0x27f5c60/d .functor XOR 1, L_0x27f5ab0, L_0x27f2e90, C4<0>, C4<0>;
L_0x27f5c60 .delay 1 (40,40,40) L_0x27f5c60/d;
L_0x27f5e60/d .functor AND 1, L_0x27f8580, L_0x27f59f0, C4<1>, C4<1>;
L_0x27f5e60 .delay 1 (40,40,40) L_0x27f5e60/d;
L_0x27f60d0/d .functor AND 1, L_0x27f5ab0, L_0x27f2e90, C4<1>, C4<1>;
L_0x27f60d0 .delay 1 (40,40,40) L_0x27f60d0/d;
L_0x27f6140/d .functor OR 1, L_0x27f5e60, L_0x27f60d0, C4<0>, C4<0>;
L_0x27f6140 .delay 1 (40,40,40) L_0x27f6140/d;
v0x2692c50_0 .net "AandB", 0 0, L_0x27f5e60;  1 drivers
v0x2692d30_0 .net "BxorSub", 0 0, L_0x27f59f0;  1 drivers
v0x2692df0_0 .net "a", 0 0, L_0x27f8580;  alias, 1 drivers
v0x2692ec0_0 .net "b", 0 0, L_0x27f51f0;  alias, 1 drivers
v0x2692f80_0 .net "carryin", 0 0, L_0x27f2e90;  alias, 1 drivers
v0x2693090_0 .net "carryout", 0 0, L_0x27f6140;  alias, 1 drivers
v0x2693150_0 .net "isSubtract", 0 0, L_0x27fb160;  alias, 1 drivers
v0x26931f0_0 .net "res", 0 0, L_0x27f5c60;  alias, 1 drivers
v0x26932b0_0 .net "xAorB", 0 0, L_0x27f5ab0;  1 drivers
v0x2693400_0 .net "xAorBandCin", 0 0, L_0x27f60d0;  1 drivers
S_0x2694ae0 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x264e000 .param/l "j" 0 3 207, +C4<00>;
L_0x27f7230/d .functor AND 1, L_0x27f5430, L_0x28004e0, C4<1>, C4<1>;
L_0x27f7230 .delay 1 (40,40,40) L_0x27f7230/d;
v0x2694eb0_0 .net *"_s1", 0 0, L_0x27f5430;  1 drivers
S_0x2694f50 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2695160 .param/l "j" 0 3 207, +C4<01>;
L_0x27f5570/d .functor AND 1, L_0x27f5680, L_0x28004e0, C4<1>, C4<1>;
L_0x27f5570 .delay 1 (40,40,40) L_0x27f5570/d;
v0x2695220_0 .net *"_s1", 0 0, L_0x27f5680;  1 drivers
S_0x2695300 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2695510 .param/l "j" 0 3 207, +C4<010>;
L_0x27f8670/d .functor AND 1, L_0x27f8730, L_0x28004e0, C4<1>, C4<1>;
L_0x27f8670 .delay 1 (40,40,40) L_0x27f8670/d;
v0x26955d0_0 .net *"_s1", 0 0, L_0x27f8730;  1 drivers
S_0x26956b0 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x26958c0 .param/l "j" 0 3 207, +C4<011>;
L_0x27f87d0/d .functor AND 1, L_0x27f89b0, L_0x28004e0, C4<1>, C4<1>;
L_0x27f87d0 .delay 1 (40,40,40) L_0x27f87d0/d;
v0x2695980_0 .net *"_s1", 0 0, L_0x27f89b0;  1 drivers
S_0x2695a60 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2695c70 .param/l "j" 0 3 207, +C4<0100>;
L_0x27f8aa0/d .functor AND 1, L_0x27f9650, L_0x28004e0, C4<1>, C4<1>;
L_0x27f8aa0 .delay 1 (40,40,40) L_0x27f8aa0/d;
v0x2695d30_0 .net *"_s1", 0 0, L_0x27f9650;  1 drivers
S_0x2695e10 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2696020 .param/l "j" 0 3 207, +C4<0101>;
L_0x27f9020/d .functor AND 1, L_0x27f90e0, L_0x28004e0, C4<1>, C4<1>;
L_0x27f9020 .delay 1 (40,40,40) L_0x27f9020/d;
v0x26960e0_0 .net *"_s1", 0 0, L_0x27f90e0;  1 drivers
S_0x26961c0 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x26963d0 .param/l "j" 0 3 207, +C4<0110>;
L_0x27f9240/d .functor AND 1, L_0x27f9300, L_0x28004e0, C4<1>, C4<1>;
L_0x27f9240 .delay 1 (40,40,40) L_0x27f9240/d;
v0x2696490_0 .net *"_s1", 0 0, L_0x27f9300;  1 drivers
S_0x2696570 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2696780 .param/l "j" 0 3 207, +C4<0111>;
L_0x27f8890/d .functor AND 1, L_0x27f9570, L_0x28004e0, C4<1>, C4<1>;
L_0x27f8890 .delay 1 (40,40,40) L_0x27f8890/d;
v0x2696840_0 .net *"_s1", 0 0, L_0x27f9570;  1 drivers
S_0x2696920 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2696b30 .param/l "j" 0 3 207, +C4<01000>;
L_0x27f9ea0/d .functor AND 1, L_0x27f9f60, L_0x28004e0, C4<1>, C4<1>;
L_0x27f9ea0 .delay 1 (40,40,40) L_0x27f9ea0/d;
v0x2696bf0_0 .net *"_s1", 0 0, L_0x27f9f60;  1 drivers
S_0x2696cd0 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2696ee0 .param/l "j" 0 3 207, +C4<01001>;
L_0x27f96f0/d .functor AND 1, L_0x27f97b0, L_0x28004e0, C4<1>, C4<1>;
L_0x27f96f0 .delay 1 (40,40,40) L_0x27f96f0/d;
v0x2696fa0_0 .net *"_s1", 0 0, L_0x27f97b0;  1 drivers
S_0x2697080 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2697290 .param/l "j" 0 3 207, +C4<01010>;
L_0x27f9910/d .functor AND 1, L_0x27f99d0, L_0x28004e0, C4<1>, C4<1>;
L_0x27f9910 .delay 1 (40,40,40) L_0x27f9910/d;
v0x2697350_0 .net *"_s1", 0 0, L_0x27f99d0;  1 drivers
S_0x2697430 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2697640 .param/l "j" 0 3 207, +C4<01011>;
L_0x27f9b30/d .functor AND 1, L_0x27f9bf0, L_0x28004e0, C4<1>, C4<1>;
L_0x27f9b30 .delay 1 (40,40,40) L_0x27f9b30/d;
v0x2697700_0 .net *"_s1", 0 0, L_0x27f9bf0;  1 drivers
S_0x26977e0 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x26979f0 .param/l "j" 0 3 207, +C4<01100>;
L_0x27fa780/d .functor AND 1, L_0x27fa7f0, L_0x28004e0, C4<1>, C4<1>;
L_0x27fa780 .delay 1 (40,40,40) L_0x27fa780/d;
v0x2697ab0_0 .net *"_s1", 0 0, L_0x27fa7f0;  1 drivers
S_0x2697b90 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2697da0 .param/l "j" 0 3 207, +C4<01101>;
L_0x27fa0c0/d .functor AND 1, L_0x27fa180, L_0x28004e0, C4<1>, C4<1>;
L_0x27fa0c0 .delay 1 (40,40,40) L_0x27fa0c0/d;
v0x2697e60_0 .net *"_s1", 0 0, L_0x27fa180;  1 drivers
S_0x2697f40 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2698150 .param/l "j" 0 3 207, +C4<01110>;
L_0x27fa2e0/d .functor AND 1, L_0x27fa3a0, L_0x28004e0, C4<1>, C4<1>;
L_0x27fa2e0 .delay 1 (40,40,40) L_0x27fa2e0/d;
v0x2698210_0 .net *"_s1", 0 0, L_0x27fa3a0;  1 drivers
S_0x26982f0 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2698500 .param/l "j" 0 3 207, +C4<01111>;
L_0x27f9460/d .functor AND 1, L_0x27f9d40, L_0x28004e0, C4<1>, C4<1>;
L_0x27f9460 .delay 1 (40,40,40) L_0x27f9460/d;
v0x26985c0_0 .net *"_s1", 0 0, L_0x27f9d40;  1 drivers
S_0x26986a0 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x26988b0 .param/l "j" 0 3 207, +C4<010000>;
L_0x27fb1f0/d .functor AND 1, L_0x27fb2b0, L_0x28004e0, C4<1>, C4<1>;
L_0x27fb1f0 .delay 1 (40,40,40) L_0x27fb1f0/d;
v0x2698970_0 .net *"_s1", 0 0, L_0x27fb2b0;  1 drivers
S_0x2698a50 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2698c60 .param/l "j" 0 3 207, +C4<010001>;
L_0x27fa950/d .functor AND 1, L_0x27faa10, L_0x28004e0, C4<1>, C4<1>;
L_0x27fa950 .delay 1 (40,40,40) L_0x27fa950/d;
v0x2698d20_0 .net *"_s1", 0 0, L_0x27faa10;  1 drivers
S_0x2698e00 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2699010 .param/l "j" 0 3 207, +C4<010010>;
L_0x27fab70/d .functor AND 1, L_0x27fac30, L_0x28004e0, C4<1>, C4<1>;
L_0x27fab70 .delay 1 (40,40,40) L_0x27fab70/d;
v0x26990d0_0 .net *"_s1", 0 0, L_0x27fac30;  1 drivers
S_0x26991b0 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x26993c0 .param/l "j" 0 3 207, +C4<010011>;
L_0x27fad90/d .functor AND 1, L_0x27fae50, L_0x28004e0, C4<1>, C4<1>;
L_0x27fad90 .delay 1 (40,40,40) L_0x27fad90/d;
v0x2699480_0 .net *"_s1", 0 0, L_0x27fae50;  1 drivers
S_0x2699560 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2699770 .param/l "j" 0 3 207, +C4<010100>;
L_0x27fbac0/d .functor AND 1, L_0x27fbb80, L_0x28004e0, C4<1>, C4<1>;
L_0x27fbac0 .delay 1 (40,40,40) L_0x27fbac0/d;
v0x2699830_0 .net *"_s1", 0 0, L_0x27fbb80;  1 drivers
S_0x2699910 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2699b20 .param/l "j" 0 3 207, +C4<010101>;
L_0x27fb410/d .functor AND 1, L_0x27fb4d0, L_0x28004e0, C4<1>, C4<1>;
L_0x27fb410 .delay 1 (40,40,40) L_0x27fb410/d;
v0x2699be0_0 .net *"_s1", 0 0, L_0x27fb4d0;  1 drivers
S_0x2699cc0 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x2699ed0 .param/l "j" 0 3 207, +C4<010110>;
L_0x27fb630/d .functor AND 1, L_0x27fb6f0, L_0x28004e0, C4<1>, C4<1>;
L_0x27fb630 .delay 1 (40,40,40) L_0x27fb630/d;
v0x2699f90_0 .net *"_s1", 0 0, L_0x27fb6f0;  1 drivers
S_0x269a070 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x269a280 .param/l "j" 0 3 207, +C4<010111>;
L_0x27fb850/d .functor AND 1, L_0x27fb910, L_0x28004e0, C4<1>, C4<1>;
L_0x27fb850 .delay 1 (40,40,40) L_0x27fb850/d;
v0x269a340_0 .net *"_s1", 0 0, L_0x27fb910;  1 drivers
S_0x269a420 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x269a630 .param/l "j" 0 3 207, +C4<011000>;
L_0x27fb9b0/d .functor AND 1, L_0x27fc400, L_0x28004e0, C4<1>, C4<1>;
L_0x27fb9b0 .delay 1 (40,40,40) L_0x27fb9b0/d;
v0x269a6f0_0 .net *"_s1", 0 0, L_0x27fc400;  1 drivers
S_0x269a7d0 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x269a9e0 .param/l "j" 0 3 207, +C4<011001>;
L_0x27fbce0/d .functor AND 1, L_0x27fbda0, L_0x28004e0, C4<1>, C4<1>;
L_0x27fbce0 .delay 1 (40,40,40) L_0x27fbce0/d;
v0x269aaa0_0 .net *"_s1", 0 0, L_0x27fbda0;  1 drivers
S_0x269ab80 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x269ad90 .param/l "j" 0 3 207, +C4<011010>;
L_0x27fbf00/d .functor AND 1, L_0x27fbfc0, L_0x28004e0, C4<1>, C4<1>;
L_0x27fbf00 .delay 1 (40,40,40) L_0x27fbf00/d;
v0x269ae50_0 .net *"_s1", 0 0, L_0x27fbfc0;  1 drivers
S_0x269af30 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x269b140 .param/l "j" 0 3 207, +C4<011011>;
L_0x27fc120/d .functor AND 1, L_0x27fc1e0, L_0x28004e0, C4<1>, C4<1>;
L_0x27fc120 .delay 1 (40,40,40) L_0x27fc120/d;
v0x269b200_0 .net *"_s1", 0 0, L_0x27fc1e0;  1 drivers
S_0x269b2e0 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x269b4f0 .param/l "j" 0 3 207, +C4<011100>;
L_0x27fc280/d .functor AND 1, L_0x27fcca0, L_0x28004e0, C4<1>, C4<1>;
L_0x27fc280 .delay 1 (40,40,40) L_0x27fc280/d;
v0x269b5b0_0 .net *"_s1", 0 0, L_0x27fcca0;  1 drivers
S_0x269b690 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x269b8a0 .param/l "j" 0 3 207, +C4<011101>;
L_0x27fc560/d .functor AND 1, L_0x27fc620, L_0x28004e0, C4<1>, C4<1>;
L_0x27fc560 .delay 1 (40,40,40) L_0x27fc560/d;
v0x269b960_0 .net *"_s1", 0 0, L_0x27fc620;  1 drivers
S_0x269ba40 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x269bc50 .param/l "j" 0 3 207, +C4<011110>;
L_0x27fc780/d .functor AND 1, L_0x27fc840, L_0x28004e0, C4<1>, C4<1>;
L_0x27fc780 .delay 1 (40,40,40) L_0x27fc780/d;
v0x269bd10_0 .net *"_s1", 0 0, L_0x27fc840;  1 drivers
S_0x269bdf0 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x2626e50;
 .timescale 0 0;
P_0x269c000 .param/l "j" 0 3 207, +C4<011111>;
L_0x27fe020/d .functor AND 1, L_0x27fb000, L_0x28004e0, C4<1>, C4<1>;
L_0x27fe020 .delay 1 (40,40,40) L_0x27fe020/d;
v0x269c0c0_0 .net *"_s1", 0 0, L_0x27fb000;  1 drivers
S_0x269c1a0 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x2626e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x27fe5e0/d .functor XOR 1, L_0x27fed80, L_0x27fb160, C4<0>, C4<0>;
L_0x27fe5e0 .delay 1 (40,40,40) L_0x27fe5e0/d;
L_0x27fe6a0/d .functor NOT 1, L_0x27ffb70, C4<0>, C4<0>, C4<0>;
L_0x27fe6a0 .delay 1 (10,10,10) L_0x27fe6a0/d;
L_0x27fe800/d .functor NOT 1, L_0x27fe5e0, C4<0>, C4<0>, C4<0>;
L_0x27fe800 .delay 1 (10,10,10) L_0x27fe800/d;
L_0x27fe910/d .functor NOT 1, L_0x27fee70, C4<0>, C4<0>, C4<0>;
L_0x27fe910 .delay 1 (10,10,10) L_0x27fe910/d;
L_0x27fea70/d .functor AND 1, L_0x27ffb70, L_0x27fe5e0, C4<1>, C4<1>;
L_0x27fea70 .delay 1 (40,40,40) L_0x27fea70/d;
L_0x27ff4c0/d .functor AND 1, L_0x27fe6a0, L_0x27fe800, C4<1>, C4<1>;
L_0x27ff4c0 .delay 1 (40,40,40) L_0x27ff4c0/d;
L_0x27ff5d0/d .functor AND 1, L_0x27fea70, L_0x27fe910, C4<1>, C4<1>;
L_0x27ff5d0 .delay 1 (40,40,40) L_0x27ff5d0/d;
L_0x27ff780/d .functor AND 1, L_0x27ff4c0, L_0x27fee70, C4<1>, C4<1>;
L_0x27ff780 .delay 1 (40,40,40) L_0x27ff780/d;
L_0x27ff980/d .functor OR 1, L_0x27ff5d0, L_0x27ff780, C4<0>, C4<0>;
L_0x27ff980 .delay 1 (40,40,40) L_0x27ff980/d;
v0x2694d20_0 .net "BxorSub", 0 0, L_0x27fe5e0;  1 drivers
v0x2694e00_0 .net "a", 0 0, L_0x27ffb70;  1 drivers
v0x269c7a0_0 .net "aAndB", 0 0, L_0x27fea70;  1 drivers
v0x269c870_0 .net "b", 0 0, L_0x27fed80;  1 drivers
v0x269c930_0 .net "negToPos", 0 0, L_0x27ff5d0;  1 drivers
v0x269ca40_0 .net "notA", 0 0, L_0x27fe6a0;  1 drivers
v0x269cb00_0 .net "notB", 0 0, L_0x27fe800;  1 drivers
v0x269cbc0_0 .net "notS", 0 0, L_0x27fe910;  1 drivers
v0x269cc80_0 .net "notaAndNotb", 0 0, L_0x27ff4c0;  1 drivers
v0x269cdd0_0 .net "overflow", 0 0, L_0x27ff980;  alias, 1 drivers
v0x269ce90_0 .net "posToNeg", 0 0, L_0x27ff780;  1 drivers
v0x269cf50_0 .net "s", 0 0, L_0x27fee70;  1 drivers
v0x269d010_0 .net "sub", 0 0, L_0x27fb160;  alias, 1 drivers
S_0x264ecd0 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x2626e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2800030/0/0 .functor OR 1, L_0x28003a0, L_0x2800290, L_0x28011f0, L_0x2801290;
L_0x2800030/0/4 .functor OR 1, L_0x2801380, L_0x2801470, L_0x2801560, L_0x2801650;
L_0x2800030/0/8 .functor OR 1, L_0x2801790, L_0x2801880, L_0x2801140, L_0x2801b80;
L_0x2800030/0/12 .functor OR 1, L_0x2801ce0, L_0x2801dd0, L_0x2801f40, L_0x2802030;
L_0x2800030/0/16 .functor OR 1, L_0x28021b0, L_0x28022a0, L_0x2802430, L_0x28024d0;
L_0x2800030/0/20 .functor OR 1, L_0x2802390, L_0x28026c0, L_0x28025c0, L_0x28028c0;
L_0x2800030/0/24 .functor OR 1, L_0x28027b0, L_0x2802ad0, L_0x28029b0, L_0x2801a50;
L_0x2800030/0/28 .functor OR 1, L_0x2801970, L_0x28030c0, L_0x2802fd0, L_0x2803260;
L_0x2800030/1/0 .functor OR 1, L_0x2800030/0/0, L_0x2800030/0/4, L_0x2800030/0/8, L_0x2800030/0/12;
L_0x2800030/1/4 .functor OR 1, L_0x2800030/0/16, L_0x2800030/0/20, L_0x2800030/0/24, L_0x2800030/0/28;
L_0x2800030/d .functor NOR 1, L_0x2800030/1/0, L_0x2800030/1/4, C4<0>, C4<0>;
L_0x2800030 .delay 1 (320,320,320) L_0x2800030/d;
v0x264eec0_0 .net *"_s10", 0 0, L_0x2801380;  1 drivers
v0x264efc0_0 .net *"_s12", 0 0, L_0x2801470;  1 drivers
v0x269d8e0_0 .net *"_s14", 0 0, L_0x2801560;  1 drivers
v0x269d9d0_0 .net *"_s16", 0 0, L_0x2801650;  1 drivers
v0x269dab0_0 .net *"_s18", 0 0, L_0x2801790;  1 drivers
v0x269dbe0_0 .net *"_s2", 0 0, L_0x28003a0;  1 drivers
v0x269dcc0_0 .net *"_s20", 0 0, L_0x2801880;  1 drivers
v0x269dda0_0 .net *"_s22", 0 0, L_0x2801140;  1 drivers
v0x269de80_0 .net *"_s24", 0 0, L_0x2801b80;  1 drivers
v0x269dff0_0 .net *"_s26", 0 0, L_0x2801ce0;  1 drivers
v0x269e0d0_0 .net *"_s28", 0 0, L_0x2801dd0;  1 drivers
v0x269e1b0_0 .net *"_s30", 0 0, L_0x2801f40;  1 drivers
v0x269e290_0 .net *"_s32", 0 0, L_0x2802030;  1 drivers
v0x269e370_0 .net *"_s34", 0 0, L_0x28021b0;  1 drivers
v0x269e450_0 .net *"_s36", 0 0, L_0x28022a0;  1 drivers
v0x269e530_0 .net *"_s38", 0 0, L_0x2802430;  1 drivers
v0x269e610_0 .net *"_s4", 0 0, L_0x2800290;  1 drivers
v0x269e7c0_0 .net *"_s40", 0 0, L_0x28024d0;  1 drivers
v0x269e860_0 .net *"_s42", 0 0, L_0x2802390;  1 drivers
v0x269e940_0 .net *"_s44", 0 0, L_0x28026c0;  1 drivers
v0x269ea20_0 .net *"_s46", 0 0, L_0x28025c0;  1 drivers
v0x269eb00_0 .net *"_s48", 0 0, L_0x28028c0;  1 drivers
v0x269ebe0_0 .net *"_s50", 0 0, L_0x28027b0;  1 drivers
v0x269ecc0_0 .net *"_s52", 0 0, L_0x2802ad0;  1 drivers
v0x269eda0_0 .net *"_s54", 0 0, L_0x28029b0;  1 drivers
v0x269ee80_0 .net *"_s56", 0 0, L_0x2801a50;  1 drivers
v0x269ef60_0 .net *"_s58", 0 0, L_0x2801970;  1 drivers
v0x269f040_0 .net *"_s6", 0 0, L_0x28011f0;  1 drivers
v0x269f120_0 .net *"_s60", 0 0, L_0x28030c0;  1 drivers
v0x269f200_0 .net *"_s62", 0 0, L_0x2802fd0;  1 drivers
v0x269f2e0_0 .net *"_s64", 0 0, L_0x2803260;  1 drivers
v0x269f3c0_0 .net *"_s8", 0 0, L_0x2801290;  1 drivers
v0x269f4a0_0 .net8 "bitt", 31 0, RS_0x7f139ae9ce68;  alias, 2 drivers
v0x269e6f0_0 .net "out", 0 0, L_0x2800030;  alias, 1 drivers
L_0x28003a0 .part RS_0x7f139ae9ce68, 0, 1;
L_0x2800290 .part RS_0x7f139ae9ce68, 1, 1;
L_0x28011f0 .part RS_0x7f139ae9ce68, 2, 1;
L_0x2801290 .part RS_0x7f139ae9ce68, 3, 1;
L_0x2801380 .part RS_0x7f139ae9ce68, 4, 1;
L_0x2801470 .part RS_0x7f139ae9ce68, 5, 1;
L_0x2801560 .part RS_0x7f139ae9ce68, 6, 1;
L_0x2801650 .part RS_0x7f139ae9ce68, 7, 1;
L_0x2801790 .part RS_0x7f139ae9ce68, 8, 1;
L_0x2801880 .part RS_0x7f139ae9ce68, 9, 1;
L_0x2801140 .part RS_0x7f139ae9ce68, 10, 1;
L_0x2801b80 .part RS_0x7f139ae9ce68, 11, 1;
L_0x2801ce0 .part RS_0x7f139ae9ce68, 12, 1;
L_0x2801dd0 .part RS_0x7f139ae9ce68, 13, 1;
L_0x2801f40 .part RS_0x7f139ae9ce68, 14, 1;
L_0x2802030 .part RS_0x7f139ae9ce68, 15, 1;
L_0x28021b0 .part RS_0x7f139ae9ce68, 16, 1;
L_0x28022a0 .part RS_0x7f139ae9ce68, 17, 1;
L_0x2802430 .part RS_0x7f139ae9ce68, 18, 1;
L_0x28024d0 .part RS_0x7f139ae9ce68, 19, 1;
L_0x2802390 .part RS_0x7f139ae9ce68, 20, 1;
L_0x28026c0 .part RS_0x7f139ae9ce68, 21, 1;
L_0x28025c0 .part RS_0x7f139ae9ce68, 22, 1;
L_0x28028c0 .part RS_0x7f139ae9ce68, 23, 1;
L_0x28027b0 .part RS_0x7f139ae9ce68, 24, 1;
L_0x2802ad0 .part RS_0x7f139ae9ce68, 25, 1;
L_0x28029b0 .part RS_0x7f139ae9ce68, 26, 1;
L_0x2801a50 .part RS_0x7f139ae9ce68, 27, 1;
L_0x2801970 .part RS_0x7f139ae9ce68, 28, 1;
L_0x28030c0 .part RS_0x7f139ae9ce68, 29, 1;
L_0x2802fd0 .part RS_0x7f139ae9ce68, 30, 1;
L_0x2803260 .part RS_0x7f139ae9ce68, 31, 1;
S_0x26a2c20 .scope module, "datamem" "datamemory" 2 151, 4 8 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataOut"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 32 "dataIn"
P_0x26a2da0 .param/l "addresswidth" 0 4 10, +C4<00000000000000000000000000100000>;
P_0x26a2de0 .param/l "depth" 0 4 11, +C4<00000000000000000000000000100000>;
P_0x26a2e20 .param/l "width" 0 4 12, +C4<00000000000000000000000000100000>;
v0x26a30c0_0 .net8 "address", 31 0, RS_0x7f139ae9ce68;  alias, 2 drivers
v0x26a31f0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26a32b0_0 .net "dataIn", 31 0, L_0x27a2810;  alias, 1 drivers
v0x26a3370_0 .var "dataOut", 31 0;
v0x26a3450 .array "memory", 0 31, 31 0;
v0x26a3560_0 .net "writeEnable", 0 0, v0x26a5cb0_0;  alias, 1 drivers
E_0x24ea190 .event posedge, v0x26a31f0_0;
S_0x26a36c0 .scope module, "decoder" "instructiondecoder" 2 39, 5 2 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OP"
    .port_info 1 /OUTPUT 5 "RT"
    .port_info 2 /OUTPUT 5 "RS"
    .port_info 3 /OUTPUT 5 "RD"
    .port_info 4 /OUTPUT 16 "IMM16"
    .port_info 5 /OUTPUT 26 "TA"
    .port_info 6 /OUTPUT 5 "SHAMT"
    .port_info 7 /OUTPUT 6 "FUNCT"
    .port_info 8 /OUTPUT 32 "INSTRUCT"
    .port_info 9 /INPUT 32 "readAddress"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 1 "Clk"
    .port_info 12 /INPUT 32 "DataIn"
L_0x26c9ce0 .functor BUFZ 32, L_0x26c9540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26a4390_0 .net "Clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26a44a0_0 .net "DataIn", 31 0, o0x7f139ae9dc48;  alias, 0 drivers
v0x26a4560_0 .net "FUNCT", 5 0, L_0x26c9c40;  alias, 1 drivers
v0x26a4600_0 .net "IMM16", 15 0, L_0x26c9950;  alias, 1 drivers
v0x26a46e0_0 .net "INSTRUCT", 31 0, L_0x26c9ce0;  alias, 1 drivers
v0x26a4810_0 .net "OP", 5 0, L_0x26c95b0;  alias, 1 drivers
v0x26a48f0_0 .net "RD", 4 0, L_0x26c98b0;  alias, 1 drivers
v0x26a49d0_0 .net "RS", 4 0, L_0x26c9780;  alias, 1 drivers
v0x26a4ab0_0 .net "RT", 4 0, L_0x26c9650;  alias, 1 drivers
v0x26a4c20_0 .net "RegWrite", 0 0, v0x26a5f50_0;  alias, 1 drivers
v0x26a4cc0_0 .net "SHAMT", 4 0, L_0x26c9ba0;  alias, 1 drivers
v0x26a4d80_0 .net "TA", 25 0, L_0x26c99f0;  alias, 1 drivers
v0x26a4e60_0 .net "instructions", 31 0, L_0x26c9540;  1 drivers
v0x26a4f50_0 .net "readAddress", 31 0, v0x26aa860_0;  alias, 1 drivers
L_0x26c95b0 .part L_0x26c9540, 26, 6;
L_0x26c9650 .part L_0x26c9540, 16, 5;
L_0x26c9780 .part L_0x26c9540, 21, 5;
L_0x26c98b0 .part L_0x26c9540, 11, 5;
L_0x26c9950 .part L_0x26c9540, 0, 16;
L_0x26c99f0 .part L_0x26c9540, 0, 26;
L_0x26c9ba0 .part L_0x26c9540, 6, 5;
L_0x26c9c40 .part L_0x26c9540, 0, 6;
S_0x26a3a90 .scope module, "instructionMem" "memory_test" 5 21, 6 1 0, S_0x26a36c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 32 "Addr"
    .port_info 3 /INPUT 32 "DataIn"
    .port_info 4 /OUTPUT 32 "DataOut"
L_0x26c9540 .functor BUFZ 32, L_0x26c94a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26a3d00_0 .net "Addr", 31 0, v0x26aa860_0;  alias, 1 drivers
v0x26a3de0_0 .net "DataIn", 31 0, o0x7f139ae9dc48;  alias, 0 drivers
v0x26a3ea0_0 .net "DataOut", 31 0, L_0x26c9540;  alias, 1 drivers
v0x26a3f90_0 .net *"_s0", 31 0, L_0x26c94a0;  1 drivers
v0x26a4070_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26a4160 .array "mem", 0 1023, 31 0;
v0x26a4200_0 .net "regWE", 0 0, v0x26a5f50_0;  alias, 1 drivers
L_0x26c94a0 .array/port v0x26a4160, v0x26aa860_0;
S_0x26a5200 .scope module, "lut" "instructionLUT" 2 53, 7 19 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "FUNCT"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "RegWr"
    .port_info 6 /OUTPUT 1 "MemWr"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUctrl"
    .port_info 9 /OUTPUT 1 "ALUsrc"
    .port_info 10 /OUTPUT 1 "IsJump"
    .port_info 11 /OUTPUT 1 "IsJAL"
    .port_info 12 /OUTPUT 1 "IsJR"
    .port_info 13 /OUTPUT 1 "IsBranch"
v0x26a5610_0 .var "ALUctrl", 2 0;
v0x26a5720_0 .var "ALUsrc", 0 0;
v0x26a57c0_0 .net "FUNCT", 5 0, L_0x26c9c40;  alias, 1 drivers
v0x26a58c0_0 .var "IsBranch", 0 0;
v0x26a5960_0 .var "IsJAL", 0 0;
v0x26a5a70_0 .var "IsJR", 0 0;
v0x26a5b30_0 .var "IsJump", 0 0;
v0x26a5bf0_0 .var "MemToReg", 0 0;
v0x26a5cb0_0 .var "MemWr", 0 0;
v0x26a5de0_0 .net "OP", 5 0, L_0x26c95b0;  alias, 1 drivers
v0x26a5eb0_0 .var "RegDst", 0 0;
v0x26a5f50_0 .var "RegWr", 0 0;
v0x26a5ff0_0 .net "overflow", 0 0, L_0x27ff980;  alias, 1 drivers
v0x26a6090_0 .net "zero", 0 0, L_0x2800030;  alias, 1 drivers
E_0x26a55b0 .event edge, v0x269cdd0_0, v0x269e6f0_0, v0x26a4560_0, v0x26a4810_0;
S_0x26a6380 .scope module, "muxalusrc" "mux2" 2 146, 8 22 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x26a6550 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x26a65f0_0 .net "in0", 31 0, L_0x27a2810;  alias, 1 drivers
v0x26a6700_0 .net "in1", 31 0, L_0x2803590;  alias, 1 drivers
v0x26a67c0_0 .net "out", 31 0, L_0x2803940;  alias, 1 drivers
v0x26a68c0_0 .net "sel", 0 0, v0x26a5720_0;  alias, 1 drivers
L_0x2803940 .functor MUXZ 32, L_0x27a2810, L_0x2803590, v0x26a5720_0, C4<>;
S_0x26a6a00 .scope module, "muxisbranch" "mux2" 2 97, 8 22 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x26a6bd0 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x26a6d10_0 .net8 "in0", 31 0, RS_0x7f139aeda198;  alias, 2 drivers
v0x26a6df0_0 .net8 "in1", 31 0, RS_0x7f139aed9778;  alias, 2 drivers
v0x26a6f00_0 .net "out", 31 0, L_0x279ca50;  alias, 1 drivers
v0x26a6fc0_0 .net "sel", 0 0, v0x26a58c0_0;  alias, 1 drivers
L_0x279ca50 .functor MUXZ 32, RS_0x7f139aeda198, RS_0x7f139aed9778, v0x26a58c0_0, C4<>;
S_0x26a7120 .scope module, "muxisjaldin" "mux2" 2 122, 8 22 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x26a3890 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x26a7470_0 .net "in0", 31 0, L_0x28039e0;  alias, 1 drivers
v0x26a7570_0 .net8 "in1", 31 0, RS_0x7f139aeda198;  alias, 2 drivers
v0x26a76c0_0 .net "out", 31 0, L_0x279d330;  alias, 1 drivers
v0x26a77b0_0 .net "sel", 0 0, v0x26a5960_0;  alias, 1 drivers
L_0x279d330 .functor MUXZ 32, L_0x28039e0, RS_0x7f139aeda198, v0x26a5960_0, C4<>;
S_0x26a7910 .scope module, "muxisjr" "mux2" 2 107, 8 22 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x26a7a90 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x26a7bd0_0 .net "in0", 31 0, L_0x279cd50;  alias, 1 drivers
v0x26a7cd0_0 .net "in1", 31 0, L_0x27a14c0;  alias, 1 drivers
v0x26a7dc0_0 .net "out", 31 0, L_0x279ce80;  alias, 1 drivers
v0x26a7e90_0 .net "sel", 0 0, v0x26a5a70_0;  alias, 1 drivers
L_0x279ce80 .functor MUXZ 32, L_0x279cd50, L_0x27a14c0, v0x26a5a70_0, C4<>;
S_0x26a7ff0 .scope module, "muxisjump" "mux2" 2 102, 8 22 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x26a81c0 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x26a8300_0 .net "in0", 31 0, L_0x279ca50;  alias, 1 drivers
v0x26a8410_0 .net "in1", 31 0, L_0x273b9e0;  alias, 1 drivers
v0x26a84e0_0 .net "out", 31 0, L_0x279cd50;  alias, 1 drivers
v0x26a85b0_0 .net "sel", 0 0, v0x26a5b30_0;  alias, 1 drivers
L_0x279cd50 .functor MUXZ 32, L_0x279ca50, L_0x273b9e0, v0x26a5b30_0, C4<>;
S_0x26a86f0 .scope module, "muxixjalaw" "mux2" 2 117, 8 22 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x26a88c0 .param/l "W" 0 8 22, +C4<00000000000000000000000000000101>;
v0x26a8a00_0 .net "in0", 4 0, L_0x279cfb0;  alias, 1 drivers
L_0x7f139ae4e1c8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x26a8b00_0 .net "in1", 4 0, L_0x7f139ae4e1c8;  1 drivers
v0x26a8be0_0 .net "out", 4 0, L_0x279d0e0;  alias, 1 drivers
v0x26a8cd0_0 .net "sel", 0 0, v0x26a5960_0;  alias, 1 drivers
L_0x279d0e0 .functor MUXZ 5, L_0x279cfb0, L_0x7f139ae4e1c8, v0x26a5960_0, C4<>;
S_0x26a8e40 .scope module, "muxmem2reg" "mux2" 2 157, 8 22 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x26a9010 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x26a9150_0 .net8 "in0", 31 0, RS_0x7f139ae9ce68;  alias, 2 drivers
v0x26a9230_0 .net "in1", 31 0, v0x26a3370_0;  alias, 1 drivers
v0x26a9320_0 .net "out", 31 0, L_0x28039e0;  alias, 1 drivers
v0x26a9420_0 .net "sel", 0 0, v0x26a5bf0_0;  alias, 1 drivers
L_0x28039e0 .functor MUXZ 32, RS_0x7f139ae9ce68, v0x26a3370_0, v0x26a5bf0_0, C4<>;
S_0x26a9540 .scope module, "muxregdst" "mux2" 2 112, 8 22 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x26a9710 .param/l "W" 0 8 22, +C4<00000000000000000000000000000101>;
v0x26a9850_0 .net "in0", 4 0, L_0x26c9650;  alias, 1 drivers
v0x26a9960_0 .net "in1", 4 0, L_0x26c98b0;  alias, 1 drivers
v0x26a9a30_0 .net "out", 4 0, L_0x279cfb0;  alias, 1 drivers
v0x26a9b30_0 .net "sel", 0 0, v0x26a5eb0_0;  alias, 1 drivers
L_0x279cfb0 .functor MUXZ 5, L_0x26c9650, L_0x26c98b0, v0x26a5eb0_0, C4<>;
S_0x26a9c50 .scope module, "muxshift2" "mux2" 2 84, 8 22 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x26a9e20 .param/l "W" 0 8 22, +C4<00000000000000000000000000100000>;
v0x26a9f60_0 .net "in0", 31 0, L_0x273b370;  alias, 1 drivers
v0x26aa060_0 .net "in1", 31 0, L_0x273b860;  alias, 1 drivers
v0x26aa140_0 .net "out", 31 0, L_0x273b9e0;  alias, 1 drivers
v0x26aa260_0 .net "sel", 0 0, v0x26a58c0_0;  alias, 1 drivers
L_0x273b9e0 .functor MUXZ 32, L_0x273b370, L_0x273b860, v0x26a58c0_0, C4<>;
S_0x26aa3d0 .scope module, "pccounter" "dff" 2 68, 8 7 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x26aa5a0 .param/l "W" 0 8 7, +C4<00000000000000000000000000100000>;
v0x26aa6b0_0 .net "d", 31 0, L_0x279ce80;  alias, 1 drivers
L_0x7f139ae4e018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26aa7c0_0 .net "enable", 0 0, L_0x7f139ae4e018;  1 drivers
v0x26aa860_0 .var "q", 31 0;
v0x26aa930_0 .net "trigger", 0 0, o0x7f139ae9da98;  alias, 0 drivers
S_0x26aaa80 .scope module, "register" "regfile" 2 127, 9 9 0, S_0x259e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x26c5af0_0 .net "Clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26c5bb0_0 .net "DecoderOutput", 31 0, L_0x279df70;  1 drivers
v0x26c5c70_0 .net "ReadData1", 31 0, L_0x27a14c0;  alias, 1 drivers
v0x26c5d10_0 .net "ReadData2", 31 0, L_0x27a2810;  alias, 1 drivers
v0x26c5db0_0 .net "ReadRegister1", 4 0, L_0x26c9780;  alias, 1 drivers
v0x26c5ec0_0 .net "ReadRegister2", 4 0, L_0x26c9650;  alias, 1 drivers
v0x26c5f80_0 .net "RegWrite", 0 0, v0x26a5f50_0;  alias, 1 drivers
v0x26c6020 .array "RegisterOutput", 0 31;
v0x26c6020_0 .net v0x26c6020 0, 31 0, v0x26c5850_0; 1 drivers
v0x26c6020_1 .net v0x26c6020 1, 31 0, v0x26abd30_0; 1 drivers
v0x26c6020_2 .net v0x26c6020 2, 31 0, v0x26ac700_0; 1 drivers
v0x26c6020_3 .net v0x26c6020 3, 31 0, v0x26ad070_0; 1 drivers
v0x26c6020_4 .net v0x26c6020 4, 31 0, v0x26adae0_0; 1 drivers
v0x26c6020_5 .net v0x26c6020 5, 31 0, v0x26ae540_0; 1 drivers
v0x26c6020_6 .net v0x26c6020 6, 31 0, v0x26aee90_0; 1 drivers
v0x26c6020_7 .net v0x26c6020 7, 31 0, v0x26af850_0; 1 drivers
v0x26c6020_8 .net v0x26c6020 8, 31 0, v0x26b0360_0; 1 drivers
v0x26c6020_9 .net v0x26c6020 9, 31 0, v0x26b0c90_0; 1 drivers
v0x26c6020_10 .net v0x26c6020 10, 31 0, v0x26b1650_0; 1 drivers
v0x26c6020_11 .net v0x26c6020 11, 31 0, v0x26b2010_0; 1 drivers
v0x26c6020_12 .net v0x26c6020 12, 31 0, v0x26b29d0_0; 1 drivers
v0x26c6020_13 .net v0x26c6020 13, 31 0, v0x26b34e0_0; 1 drivers
v0x26c6020_14 .net v0x26c6020 14, 31 0, v0x26b3e50_0; 1 drivers
v0x26c6020_15 .net v0x26c6020 15, 31 0, v0x26b4810_0; 1 drivers
v0x26c6020_16 .net v0x26c6020 16, 31 0, v0x26b0250_0; 1 drivers
v0x26c6020_17 .net v0x26c6020 17, 31 0, v0x26b5d10_0; 1 drivers
v0x26c6020_18 .net v0x26c6020 18, 31 0, v0x26b66d0_0; 1 drivers
v0x26c6020_19 .net v0x26c6020 19, 31 0, v0x26b7090_0; 1 drivers
v0x26c6020_20 .net v0x26c6020 20, 31 0, v0x26b7a50_0; 1 drivers
v0x26c6020_21 .net v0x26c6020 21, 31 0, v0x26b8410_0; 1 drivers
v0x26c6020_22 .net v0x26c6020 22, 31 0, v0x26b8dd0_0; 1 drivers
v0x26c6020_23 .net v0x26c6020 23, 31 0, v0x26b9790_0; 1 drivers
v0x26c6020_24 .net v0x26c6020 24, 31 0, v0x26ba150_0; 1 drivers
v0x26c6020_25 .net v0x26c6020 25, 31 0, v0x26bab10_0; 1 drivers
v0x26c6020_26 .net v0x26c6020 26, 31 0, v0x26bb4d0_0; 1 drivers
v0x26c6020_27 .net v0x26c6020 27, 31 0, v0x26bbe90_0; 1 drivers
v0x26c6020_28 .net v0x26c6020 28, 31 0, v0x26bc850_0; 1 drivers
v0x26c6020_29 .net v0x26c6020 29, 31 0, v0x26b3390_0; 1 drivers
v0x26c6020_30 .net v0x26c6020 30, 31 0, v0x26bdde0_0; 1 drivers
v0x26c6020_31 .net v0x26c6020 31, 31 0, v0x26be7a0_0; 1 drivers
v0x26c61f0_0 .net "WriteData", 31 0, L_0x279d330;  alias, 1 drivers
v0x26bf8e0_0 .net "WriteRegister", 4 0, L_0x279d0e0;  alias, 1 drivers
L_0x279d3d0 .part L_0x279df70, 1, 1;
L_0x279d470 .part L_0x279df70, 2, 1;
L_0x279d510 .part L_0x279df70, 3, 1;
L_0x279d640 .part L_0x279df70, 4, 1;
L_0x279d6e0 .part L_0x279df70, 5, 1;
L_0x279d780 .part L_0x279df70, 6, 1;
L_0x279d820 .part L_0x279df70, 7, 1;
L_0x279d9d0 .part L_0x279df70, 8, 1;
L_0x279da70 .part L_0x279df70, 9, 1;
L_0x279db10 .part L_0x279df70, 10, 1;
L_0x279dbb0 .part L_0x279df70, 11, 1;
L_0x279dc50 .part L_0x279df70, 12, 1;
L_0x279dcf0 .part L_0x279df70, 13, 1;
L_0x279dd90 .part L_0x279df70, 14, 1;
L_0x279de30 .part L_0x279df70, 15, 1;
L_0x279d8c0 .part L_0x279df70, 16, 1;
L_0x279e0e0 .part L_0x279df70, 17, 1;
L_0x279e180 .part L_0x279df70, 18, 1;
L_0x279e2c0 .part L_0x279df70, 19, 1;
L_0x279e360 .part L_0x279df70, 20, 1;
L_0x279e220 .part L_0x279df70, 21, 1;
L_0x279e4b0 .part L_0x279df70, 22, 1;
L_0x279e400 .part L_0x279df70, 23, 1;
L_0x279e610 .part L_0x279df70, 24, 1;
L_0x279e550 .part L_0x279df70, 25, 1;
L_0x279e780 .part L_0x279df70, 26, 1;
L_0x279e6b0 .part L_0x279df70, 27, 1;
L_0x279e900 .part L_0x279df70, 28, 1;
L_0x279e820 .part L_0x279df70, 29, 1;
L_0x279ea90 .part L_0x279df70, 30, 1;
L_0x279e9a0 .part L_0x279df70, 31, 1;
S_0x26aae30 .scope module, "decoder" "decoder1to32" 9 24, 9 87 0, S_0x26aaa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x26ab050_0 .net *"_s0", 31 0, L_0x279ded0;  1 drivers
L_0x7f139ae4e210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26ab150_0 .net *"_s3", 30 0, L_0x7f139ae4e210;  1 drivers
v0x26ab230_0 .net "address", 4 0, L_0x279d0e0;  alias, 1 drivers
v0x26ab300_0 .net "enable", 0 0, v0x26a5f50_0;  alias, 1 drivers
v0x26ab3a0_0 .net "out", 31 0, L_0x279df70;  alias, 1 drivers
L_0x279ded0 .concat [ 1 31 0 0], v0x26a5f50_0, L_0x7f139ae4e210;
L_0x279df70 .shift/l 32, L_0x279ded0, L_0x279d0e0;
S_0x26ab530 .scope generate, "genblk1[1]" "genblk1[1]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26ab720 .param/l "i" 0 9 28, +C4<01>;
S_0x26ab7e0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26ab530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26ab9b0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26abaf0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26abc40_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26abd30_0 .var "q", 31 0;
v0x26abe00_0 .net "wrenable", 0 0, L_0x279d3d0;  1 drivers
S_0x26abf70 .scope generate, "genblk1[2]" "genblk1[2]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26ac130 .param/l "i" 0 9 28, +C4<010>;
S_0x26ac1d0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26abf70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26ac3a0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26ac570_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26ac610_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26ac700_0 .var "q", 31 0;
v0x26ac7a0_0 .net "wrenable", 0 0, L_0x279d470;  1 drivers
S_0x26ac910 .scope generate, "genblk1[3]" "genblk1[3]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26acb20 .param/l "i" 0 9 28, +C4<011>;
S_0x26acbe0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26ac910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26acdb0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26acef0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26acfb0_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26ad070_0 .var "q", 31 0;
v0x26ad160_0 .net "wrenable", 0 0, L_0x279d510;  1 drivers
S_0x26ad2d0 .scope generate, "genblk1[4]" "genblk1[4]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26ad530 .param/l "i" 0 9 28, +C4<0100>;
S_0x26ad5f0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26ad2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26ad7c0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26ad8d0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26ad990_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26adae0_0 .var "q", 31 0;
v0x26adbd0_0 .net "wrenable", 0 0, L_0x279d640;  1 drivers
S_0x26add40 .scope generate, "genblk1[5]" "genblk1[5]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26adf00 .param/l "i" 0 9 28, +C4<0101>;
S_0x26adfc0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26add40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26ae190 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26ae2d0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26ae4a0_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26ae540_0 .var "q", 31 0;
v0x26ae5e0_0 .net "wrenable", 0 0, L_0x279d6e0;  1 drivers
S_0x26ae730 .scope generate, "genblk1[6]" "genblk1[6]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26ae940 .param/l "i" 0 9 28, +C4<0110>;
S_0x26aea00 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26ae730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26aebd0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26aed10_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26aedd0_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26aee90_0 .var "q", 31 0;
v0x26aef80_0 .net "wrenable", 0 0, L_0x279d780;  1 drivers
S_0x26af0f0 .scope generate, "genblk1[7]" "genblk1[7]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26af300 .param/l "i" 0 9 28, +C4<0111>;
S_0x26af3c0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26af0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26af590 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26af6d0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26af790_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26af850_0 .var "q", 31 0;
v0x26af940_0 .net "wrenable", 0 0, L_0x279d820;  1 drivers
S_0x26afab0 .scope generate, "genblk1[8]" "genblk1[8]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26ad4e0 .param/l "i" 0 9 28, +C4<01000>;
S_0x26afdc0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26afab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26aff90 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b00d0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b0190_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b0360_0 .var "q", 31 0;
v0x26b0400_0 .net "wrenable", 0 0, L_0x279d9d0;  1 drivers
S_0x26b0530 .scope generate, "genblk1[9]" "genblk1[9]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b0740 .param/l "i" 0 9 28, +C4<01001>;
S_0x26b0800 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b0530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b09d0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b0b10_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b0bd0_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b0c90_0 .var "q", 31 0;
v0x26b0d80_0 .net "wrenable", 0 0, L_0x279da70;  1 drivers
S_0x26b0ef0 .scope generate, "genblk1[10]" "genblk1[10]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b1100 .param/l "i" 0 9 28, +C4<01010>;
S_0x26b11c0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b0ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b1390 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b14d0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b1590_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b1650_0 .var "q", 31 0;
v0x26b1740_0 .net "wrenable", 0 0, L_0x279db10;  1 drivers
S_0x26b18b0 .scope generate, "genblk1[11]" "genblk1[11]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b1ac0 .param/l "i" 0 9 28, +C4<01011>;
S_0x26b1b80 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b18b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b1d50 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b1e90_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b1f50_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b2010_0 .var "q", 31 0;
v0x26b2100_0 .net "wrenable", 0 0, L_0x279dbb0;  1 drivers
S_0x26b2270 .scope generate, "genblk1[12]" "genblk1[12]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b2480 .param/l "i" 0 9 28, +C4<01100>;
S_0x26b2540 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b2270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b2710 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b2850_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b2910_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b29d0_0 .var "q", 31 0;
v0x26b2ac0_0 .net "wrenable", 0 0, L_0x279dc50;  1 drivers
S_0x26b2c30 .scope generate, "genblk1[13]" "genblk1[13]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b2e40 .param/l "i" 0 9 28, +C4<01101>;
S_0x26b2f00 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b2c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b30d0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b3210_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26ae390_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b34e0_0 .var "q", 31 0;
v0x26b3580_0 .net "wrenable", 0 0, L_0x279dcf0;  1 drivers
S_0x26b36f0 .scope generate, "genblk1[14]" "genblk1[14]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b3900 .param/l "i" 0 9 28, +C4<01110>;
S_0x26b39c0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b36f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b3b90 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b3cd0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b3d90_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b3e50_0 .var "q", 31 0;
v0x26b3f40_0 .net "wrenable", 0 0, L_0x279dd90;  1 drivers
S_0x26b40b0 .scope generate, "genblk1[15]" "genblk1[15]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b42c0 .param/l "i" 0 9 28, +C4<01111>;
S_0x26b4380 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b40b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b4550 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b4690_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b4750_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b4810_0 .var "q", 31 0;
v0x26b4900_0 .net "wrenable", 0 0, L_0x279de30;  1 drivers
S_0x26b4a70 .scope generate, "genblk1[16]" "genblk1[16]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26afcc0 .param/l "i" 0 9 28, +C4<010000>;
S_0x26b4de0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b4a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b4fb0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b50f0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b5190_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b0250_0 .var "q", 31 0;
v0x26b5460_0 .net "wrenable", 0 0, L_0x279d8c0;  1 drivers
S_0x26b55b0 .scope generate, "genblk1[17]" "genblk1[17]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b57c0 .param/l "i" 0 9 28, +C4<010001>;
S_0x26b5880 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b55b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b5a50 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b5b90_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b5c50_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b5d10_0 .var "q", 31 0;
v0x26b5e00_0 .net "wrenable", 0 0, L_0x279e0e0;  1 drivers
S_0x26b5f70 .scope generate, "genblk1[18]" "genblk1[18]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b6180 .param/l "i" 0 9 28, +C4<010010>;
S_0x26b6240 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b5f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b6410 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b6550_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b6610_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b66d0_0 .var "q", 31 0;
v0x26b67c0_0 .net "wrenable", 0 0, L_0x279e180;  1 drivers
S_0x26b6930 .scope generate, "genblk1[19]" "genblk1[19]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b6b40 .param/l "i" 0 9 28, +C4<010011>;
S_0x26b6c00 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b6930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b6dd0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b6f10_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b6fd0_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b7090_0 .var "q", 31 0;
v0x26b7180_0 .net "wrenable", 0 0, L_0x279e2c0;  1 drivers
S_0x26b72f0 .scope generate, "genblk1[20]" "genblk1[20]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b7500 .param/l "i" 0 9 28, +C4<010100>;
S_0x26b75c0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b72f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b7790 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b78d0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b7990_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b7a50_0 .var "q", 31 0;
v0x26b7b40_0 .net "wrenable", 0 0, L_0x279e360;  1 drivers
S_0x26b7cb0 .scope generate, "genblk1[21]" "genblk1[21]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b7ec0 .param/l "i" 0 9 28, +C4<010101>;
S_0x26b7f80 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b7cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b8150 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b8290_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b8350_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b8410_0 .var "q", 31 0;
v0x26b8500_0 .net "wrenable", 0 0, L_0x279e220;  1 drivers
S_0x26b8670 .scope generate, "genblk1[22]" "genblk1[22]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b8880 .param/l "i" 0 9 28, +C4<010110>;
S_0x26b8940 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b8670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b8b10 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b8c50_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b8d10_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b8dd0_0 .var "q", 31 0;
v0x26b8ec0_0 .net "wrenable", 0 0, L_0x279e4b0;  1 drivers
S_0x26b9030 .scope generate, "genblk1[23]" "genblk1[23]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b9240 .param/l "i" 0 9 28, +C4<010111>;
S_0x26b9300 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b9030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b94d0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b9610_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b96d0_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b9790_0 .var "q", 31 0;
v0x26b9880_0 .net "wrenable", 0 0, L_0x279e400;  1 drivers
S_0x26b99f0 .scope generate, "genblk1[24]" "genblk1[24]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26b9c00 .param/l "i" 0 9 28, +C4<011000>;
S_0x26b9cc0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26b99f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26b9e90 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26b9fd0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26ba090_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26ba150_0 .var "q", 31 0;
v0x26ba240_0 .net "wrenable", 0 0, L_0x279e610;  1 drivers
S_0x26ba3b0 .scope generate, "genblk1[25]" "genblk1[25]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26ba5c0 .param/l "i" 0 9 28, +C4<011001>;
S_0x26ba680 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26ba3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26ba850 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26ba990_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26baa50_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26bab10_0 .var "q", 31 0;
v0x26bac00_0 .net "wrenable", 0 0, L_0x279e550;  1 drivers
S_0x26bad70 .scope generate, "genblk1[26]" "genblk1[26]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26baf80 .param/l "i" 0 9 28, +C4<011010>;
S_0x26bb040 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26bad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26bb210 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26bb350_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26bb410_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26bb4d0_0 .var "q", 31 0;
v0x26bb5c0_0 .net "wrenable", 0 0, L_0x279e780;  1 drivers
S_0x26bb730 .scope generate, "genblk1[27]" "genblk1[27]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26bb940 .param/l "i" 0 9 28, +C4<011011>;
S_0x26bba00 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26bb730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26bbbd0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26bbd10_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26bbdd0_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26bbe90_0 .var "q", 31 0;
v0x26bbf80_0 .net "wrenable", 0 0, L_0x279e6b0;  1 drivers
S_0x26bc0f0 .scope generate, "genblk1[28]" "genblk1[28]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26bc300 .param/l "i" 0 9 28, +C4<011100>;
S_0x26bc3c0 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26bc0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26bc590 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26bc6d0_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26bc790_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26bc850_0 .var "q", 31 0;
v0x26bc940_0 .net "wrenable", 0 0, L_0x279e900;  1 drivers
S_0x26bcab0 .scope generate, "genblk1[29]" "genblk1[29]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26bccc0 .param/l "i" 0 9 28, +C4<011101>;
S_0x26bcd80 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26bcab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26bcf50 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26bd090_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26b32d0_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26b3390_0 .var "q", 31 0;
v0x26bd560_0 .net "wrenable", 0 0, L_0x279e820;  1 drivers
S_0x26bd680 .scope generate, "genblk1[30]" "genblk1[30]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26bd890 .param/l "i" 0 9 28, +C4<011110>;
S_0x26bd950 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26bd680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26bdb20 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26bdc60_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26bdd20_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26bdde0_0 .var "q", 31 0;
v0x26bded0_0 .net "wrenable", 0 0, L_0x279ea90;  1 drivers
S_0x26be040 .scope generate, "genblk1[31]" "genblk1[31]" 9 28, 9 28 0, S_0x26aaa80;
 .timescale 0 0;
P_0x26be250 .param/l "i" 0 9 28, +C4<011111>;
S_0x26be310 .scope module, "register" "register32" 9 29, 9 51 0, S_0x26be040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x26be4e0 .param/l "W" 0 9 51, +C4<00000000000000000000000000100000>;
v0x26be620_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26be6e0_0 .net "d", 31 0, L_0x279d330;  alias, 1 drivers
v0x26be7a0_0 .var "q", 31 0;
v0x26be890_0 .net "wrenable", 0 0, L_0x279e9a0;  1 drivers
S_0x26bea00 .scope module, "multiplexer1" "mux32to1by32" 9 33, 9 100 0, S_0x26aaa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x279d960 .functor BUFZ 32, v0x26c5850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279e010 .functor BUFZ 32, v0x26abd30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f0d0 .functor BUFZ 32, v0x26ac700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f1d0 .functor BUFZ 32, v0x26ad070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f2d0 .functor BUFZ 32, v0x26adae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f3d0 .functor BUFZ 32, v0x26ae540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f4d0 .functor BUFZ 32, v0x26aee90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f5d0 .functor BUFZ 32, v0x26af850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f6d0 .functor BUFZ 32, v0x26b0360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f7d0 .functor BUFZ 32, v0x26b0c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f8d0 .functor BUFZ 32, v0x26b1650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279f9d0 .functor BUFZ 32, v0x26b2010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279fb40 .functor BUFZ 32, v0x26b29d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279fc40 .functor BUFZ 32, v0x26b34e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279fad0 .functor BUFZ 32, v0x26b3e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279fe50 .functor BUFZ 32, v0x26b4810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279ffe0 .functor BUFZ 32, v0x26b0250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a00e0 .functor BUFZ 32, v0x26b5d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x279ff50 .functor BUFZ 32, v0x26b66d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a0310 .functor BUFZ 32, v0x26b7090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a01e0 .functor BUFZ 32, v0x26b7a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a0550 .functor BUFZ 32, v0x26b8410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a0410 .functor BUFZ 32, v0x26b8dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a07a0 .functor BUFZ 32, v0x26b9790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a0650 .functor BUFZ 32, v0x26ba150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a0a00 .functor BUFZ 32, v0x26bab10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a08a0 .functor BUFZ 32, v0x26bb4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a0c70 .functor BUFZ 32, v0x26bbe90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a0b00 .functor BUFZ 32, v0x26bc850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a0ef0 .functor BUFZ 32, v0x26b3390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a0d70 .functor BUFZ 32, v0x26bdde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1180 .functor BUFZ 32, v0x26be7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a14c0 .functor BUFZ 32, L_0x27a0ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f139ae4e258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26b4c80_0 .net *"_s101", 1 0, L_0x7f139ae4e258;  1 drivers
v0x26bf240_0 .net *"_s96", 31 0, L_0x27a0ff0;  1 drivers
v0x26bf320_0 .net *"_s98", 6 0, L_0x27a1390;  1 drivers
v0x26bf3e0_0 .net "address", 4 0, L_0x26c9780;  alias, 1 drivers
v0x26bf4d0_0 .net "input0", 31 0, v0x26c5850_0;  alias, 1 drivers
v0x26bf5e0_0 .net "input1", 31 0, v0x26abd30_0;  alias, 1 drivers
v0x26bf6a0_0 .net "input10", 31 0, v0x26b1650_0;  alias, 1 drivers
v0x26bf770_0 .net "input11", 31 0, v0x26b2010_0;  alias, 1 drivers
v0x26bf840_0 .net "input12", 31 0, v0x26b29d0_0;  alias, 1 drivers
v0x26bf9a0_0 .net "input13", 31 0, v0x26b34e0_0;  alias, 1 drivers
v0x26bfa70_0 .net "input14", 31 0, v0x26b3e50_0;  alias, 1 drivers
v0x26bfb40_0 .net "input15", 31 0, v0x26b4810_0;  alias, 1 drivers
v0x26bfc10_0 .net "input16", 31 0, v0x26b0250_0;  alias, 1 drivers
v0x26bfce0_0 .net "input17", 31 0, v0x26b5d10_0;  alias, 1 drivers
v0x26bfdb0_0 .net "input18", 31 0, v0x26b66d0_0;  alias, 1 drivers
v0x26bfe80_0 .net "input19", 31 0, v0x26b7090_0;  alias, 1 drivers
v0x26bff50_0 .net "input2", 31 0, v0x26ac700_0;  alias, 1 drivers
v0x26c0100_0 .net "input20", 31 0, v0x26b7a50_0;  alias, 1 drivers
v0x26c01a0_0 .net "input21", 31 0, v0x26b8410_0;  alias, 1 drivers
v0x26c0240_0 .net "input22", 31 0, v0x26b8dd0_0;  alias, 1 drivers
v0x26c0310_0 .net "input23", 31 0, v0x26b9790_0;  alias, 1 drivers
v0x26c03e0_0 .net "input24", 31 0, v0x26ba150_0;  alias, 1 drivers
v0x26c04b0_0 .net "input25", 31 0, v0x26bab10_0;  alias, 1 drivers
v0x26c0580_0 .net "input26", 31 0, v0x26bb4d0_0;  alias, 1 drivers
v0x26c0650_0 .net "input27", 31 0, v0x26bbe90_0;  alias, 1 drivers
v0x26c0720_0 .net "input28", 31 0, v0x26bc850_0;  alias, 1 drivers
v0x26c07f0_0 .net "input29", 31 0, v0x26b3390_0;  alias, 1 drivers
v0x26c08c0_0 .net "input3", 31 0, v0x26ad070_0;  alias, 1 drivers
v0x26c0990_0 .net "input30", 31 0, v0x26bdde0_0;  alias, 1 drivers
v0x26c0a60_0 .net "input31", 31 0, v0x26be7a0_0;  alias, 1 drivers
v0x26c0b30_0 .net "input4", 31 0, v0x26adae0_0;  alias, 1 drivers
v0x26c0c00_0 .net "input5", 31 0, v0x26ae540_0;  alias, 1 drivers
v0x26c0cd0_0 .net "input6", 31 0, v0x26aee90_0;  alias, 1 drivers
v0x26c0020_0 .net "input7", 31 0, v0x26af850_0;  alias, 1 drivers
v0x26c0f80_0 .net "input8", 31 0, v0x26b0360_0;  alias, 1 drivers
v0x26c1050_0 .net "input9", 31 0, v0x26b0c90_0;  alias, 1 drivers
v0x26c1120 .array "mux", 0 31;
v0x26c1120_0 .net v0x26c1120 0, 31 0, L_0x279d960; 1 drivers
v0x26c1120_1 .net v0x26c1120 1, 31 0, L_0x279e010; 1 drivers
v0x26c1120_2 .net v0x26c1120 2, 31 0, L_0x279f0d0; 1 drivers
v0x26c1120_3 .net v0x26c1120 3, 31 0, L_0x279f1d0; 1 drivers
v0x26c1120_4 .net v0x26c1120 4, 31 0, L_0x279f2d0; 1 drivers
v0x26c1120_5 .net v0x26c1120 5, 31 0, L_0x279f3d0; 1 drivers
v0x26c1120_6 .net v0x26c1120 6, 31 0, L_0x279f4d0; 1 drivers
v0x26c1120_7 .net v0x26c1120 7, 31 0, L_0x279f5d0; 1 drivers
v0x26c1120_8 .net v0x26c1120 8, 31 0, L_0x279f6d0; 1 drivers
v0x26c1120_9 .net v0x26c1120 9, 31 0, L_0x279f7d0; 1 drivers
v0x26c1120_10 .net v0x26c1120 10, 31 0, L_0x279f8d0; 1 drivers
v0x26c1120_11 .net v0x26c1120 11, 31 0, L_0x279f9d0; 1 drivers
v0x26c1120_12 .net v0x26c1120 12, 31 0, L_0x279fb40; 1 drivers
v0x26c1120_13 .net v0x26c1120 13, 31 0, L_0x279fc40; 1 drivers
v0x26c1120_14 .net v0x26c1120 14, 31 0, L_0x279fad0; 1 drivers
v0x26c1120_15 .net v0x26c1120 15, 31 0, L_0x279fe50; 1 drivers
v0x26c1120_16 .net v0x26c1120 16, 31 0, L_0x279ffe0; 1 drivers
v0x26c1120_17 .net v0x26c1120 17, 31 0, L_0x27a00e0; 1 drivers
v0x26c1120_18 .net v0x26c1120 18, 31 0, L_0x279ff50; 1 drivers
v0x26c1120_19 .net v0x26c1120 19, 31 0, L_0x27a0310; 1 drivers
v0x26c1120_20 .net v0x26c1120 20, 31 0, L_0x27a01e0; 1 drivers
v0x26c1120_21 .net v0x26c1120 21, 31 0, L_0x27a0550; 1 drivers
v0x26c1120_22 .net v0x26c1120 22, 31 0, L_0x27a0410; 1 drivers
v0x26c1120_23 .net v0x26c1120 23, 31 0, L_0x27a07a0; 1 drivers
v0x26c1120_24 .net v0x26c1120 24, 31 0, L_0x27a0650; 1 drivers
v0x26c1120_25 .net v0x26c1120 25, 31 0, L_0x27a0a00; 1 drivers
v0x26c1120_26 .net v0x26c1120 26, 31 0, L_0x27a08a0; 1 drivers
v0x26c1120_27 .net v0x26c1120 27, 31 0, L_0x27a0c70; 1 drivers
v0x26c1120_28 .net v0x26c1120 28, 31 0, L_0x27a0b00; 1 drivers
v0x26c1120_29 .net v0x26c1120 29, 31 0, L_0x27a0ef0; 1 drivers
v0x26c1120_30 .net v0x26c1120 30, 31 0, L_0x27a0d70; 1 drivers
v0x26c1120_31 .net v0x26c1120 31, 31 0, L_0x27a1180; 1 drivers
v0x26c16d0_0 .net "out", 31 0, L_0x27a14c0;  alias, 1 drivers
L_0x27a0ff0 .array/port v0x26c1120, L_0x27a1390;
L_0x27a1390 .concat [ 5 2 0 0], L_0x26c9780, L_0x7f139ae4e258;
S_0x26c1cf0 .scope module, "multiplexer2" "mux32to1by32" 9 39, 9 100 0, S_0x26aaa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x27a1530 .functor BUFZ 32, v0x26c5850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a15a0 .functor BUFZ 32, v0x26abd30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1610 .functor BUFZ 32, v0x26ac700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1680 .functor BUFZ 32, v0x26ad070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a16f0 .functor BUFZ 32, v0x26adae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1760 .functor BUFZ 32, v0x26ae540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a17d0 .functor BUFZ 32, v0x26aee90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1840 .functor BUFZ 32, v0x26af850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a18b0 .functor BUFZ 32, v0x26b0360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1920 .functor BUFZ 32, v0x26b0c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1990 .functor BUFZ 32, v0x26b1650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1a00 .functor BUFZ 32, v0x26b2010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1ae0 .functor BUFZ 32, v0x26b29d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1b50 .functor BUFZ 32, v0x26b34e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1a70 .functor BUFZ 32, v0x26b3e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1bc0 .functor BUFZ 32, v0x26b4810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1cc0 .functor BUFZ 32, v0x26b0250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1d30 .functor BUFZ 32, v0x26b5d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1c30 .functor BUFZ 32, v0x26b66d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1e40 .functor BUFZ 32, v0x26b7090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1da0 .functor BUFZ 32, v0x26b7a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1f60 .functor BUFZ 32, v0x26b8410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1eb0 .functor BUFZ 32, v0x26b8dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a2090 .functor BUFZ 32, v0x26b9790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a1fd0 .functor BUFZ 32, v0x26ba150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a21d0 .functor BUFZ 32, v0x26bab10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a2100 .functor BUFZ 32, v0x26bb4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a2320 .functor BUFZ 32, v0x26bbe90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a2240 .functor BUFZ 32, v0x26bc850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a2480 .functor BUFZ 32, v0x26b3390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a2390 .functor BUFZ 32, v0x26bdde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a25f0 .functor BUFZ 32, v0x26be7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27a2810 .functor BUFZ 32, L_0x27a24f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f139ae4e2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26bee30_0 .net *"_s101", 1 0, L_0x7f139ae4e2a0;  1 drivers
v0x26c2310_0 .net *"_s96", 31 0, L_0x27a24f0;  1 drivers
v0x26c2410_0 .net *"_s98", 6 0, L_0x27a2770;  1 drivers
v0x26c24d0_0 .net "address", 4 0, L_0x26c9650;  alias, 1 drivers
v0x26c25e0_0 .net "input0", 31 0, v0x26c5850_0;  alias, 1 drivers
v0x26c26f0_0 .net "input1", 31 0, v0x26abd30_0;  alias, 1 drivers
v0x26c27e0_0 .net "input10", 31 0, v0x26b1650_0;  alias, 1 drivers
v0x26c28f0_0 .net "input11", 31 0, v0x26b2010_0;  alias, 1 drivers
v0x26c2a00_0 .net "input12", 31 0, v0x26b29d0_0;  alias, 1 drivers
v0x26c2b50_0 .net "input13", 31 0, v0x26b34e0_0;  alias, 1 drivers
v0x26c2c60_0 .net "input14", 31 0, v0x26b3e50_0;  alias, 1 drivers
v0x26c2d70_0 .net "input15", 31 0, v0x26b4810_0;  alias, 1 drivers
v0x26c2e80_0 .net "input16", 31 0, v0x26b0250_0;  alias, 1 drivers
v0x26c2f90_0 .net "input17", 31 0, v0x26b5d10_0;  alias, 1 drivers
v0x26c30a0_0 .net "input18", 31 0, v0x26b66d0_0;  alias, 1 drivers
v0x26c31b0_0 .net "input19", 31 0, v0x26b7090_0;  alias, 1 drivers
v0x26c32c0_0 .net "input2", 31 0, v0x26ac700_0;  alias, 1 drivers
v0x26c3470_0 .net "input20", 31 0, v0x26b7a50_0;  alias, 1 drivers
v0x26c3560_0 .net "input21", 31 0, v0x26b8410_0;  alias, 1 drivers
v0x26c3670_0 .net "input22", 31 0, v0x26b8dd0_0;  alias, 1 drivers
v0x26c3780_0 .net "input23", 31 0, v0x26b9790_0;  alias, 1 drivers
v0x26c3890_0 .net "input24", 31 0, v0x26ba150_0;  alias, 1 drivers
v0x26c39a0_0 .net "input25", 31 0, v0x26bab10_0;  alias, 1 drivers
v0x26c3ab0_0 .net "input26", 31 0, v0x26bb4d0_0;  alias, 1 drivers
v0x26c3bc0_0 .net "input27", 31 0, v0x26bbe90_0;  alias, 1 drivers
v0x26c3cd0_0 .net "input28", 31 0, v0x26bc850_0;  alias, 1 drivers
v0x26c3de0_0 .net "input29", 31 0, v0x26b3390_0;  alias, 1 drivers
v0x26c3ef0_0 .net "input3", 31 0, v0x26ad070_0;  alias, 1 drivers
v0x26c4000_0 .net "input30", 31 0, v0x26bdde0_0;  alias, 1 drivers
v0x26c4110_0 .net "input31", 31 0, v0x26be7a0_0;  alias, 1 drivers
v0x26c4220_0 .net "input4", 31 0, v0x26adae0_0;  alias, 1 drivers
v0x26c4330_0 .net "input5", 31 0, v0x26ae540_0;  alias, 1 drivers
v0x26c4440_0 .net "input6", 31 0, v0x26aee90_0;  alias, 1 drivers
v0x26c33d0_0 .net "input7", 31 0, v0x26af850_0;  alias, 1 drivers
v0x26c4760_0 .net "input8", 31 0, v0x26b0360_0;  alias, 1 drivers
v0x26c4870_0 .net "input9", 31 0, v0x26b0c90_0;  alias, 1 drivers
v0x26c4980 .array "mux", 0 31;
v0x26c4980_0 .net v0x26c4980 0, 31 0, L_0x27a1530; 1 drivers
v0x26c4980_1 .net v0x26c4980 1, 31 0, L_0x27a15a0; 1 drivers
v0x26c4980_2 .net v0x26c4980 2, 31 0, L_0x27a1610; 1 drivers
v0x26c4980_3 .net v0x26c4980 3, 31 0, L_0x27a1680; 1 drivers
v0x26c4980_4 .net v0x26c4980 4, 31 0, L_0x27a16f0; 1 drivers
v0x26c4980_5 .net v0x26c4980 5, 31 0, L_0x27a1760; 1 drivers
v0x26c4980_6 .net v0x26c4980 6, 31 0, L_0x27a17d0; 1 drivers
v0x26c4980_7 .net v0x26c4980 7, 31 0, L_0x27a1840; 1 drivers
v0x26c4980_8 .net v0x26c4980 8, 31 0, L_0x27a18b0; 1 drivers
v0x26c4980_9 .net v0x26c4980 9, 31 0, L_0x27a1920; 1 drivers
v0x26c4980_10 .net v0x26c4980 10, 31 0, L_0x27a1990; 1 drivers
v0x26c4980_11 .net v0x26c4980 11, 31 0, L_0x27a1a00; 1 drivers
v0x26c4980_12 .net v0x26c4980 12, 31 0, L_0x27a1ae0; 1 drivers
v0x26c4980_13 .net v0x26c4980 13, 31 0, L_0x27a1b50; 1 drivers
v0x26c4980_14 .net v0x26c4980 14, 31 0, L_0x27a1a70; 1 drivers
v0x26c4980_15 .net v0x26c4980 15, 31 0, L_0x27a1bc0; 1 drivers
v0x26c4980_16 .net v0x26c4980 16, 31 0, L_0x27a1cc0; 1 drivers
v0x26c4980_17 .net v0x26c4980 17, 31 0, L_0x27a1d30; 1 drivers
v0x26c4980_18 .net v0x26c4980 18, 31 0, L_0x27a1c30; 1 drivers
v0x26c4980_19 .net v0x26c4980 19, 31 0, L_0x27a1e40; 1 drivers
v0x26c4980_20 .net v0x26c4980 20, 31 0, L_0x27a1da0; 1 drivers
v0x26c4980_21 .net v0x26c4980 21, 31 0, L_0x27a1f60; 1 drivers
v0x26c4980_22 .net v0x26c4980 22, 31 0, L_0x27a1eb0; 1 drivers
v0x26c4980_23 .net v0x26c4980 23, 31 0, L_0x27a2090; 1 drivers
v0x26c4980_24 .net v0x26c4980 24, 31 0, L_0x27a1fd0; 1 drivers
v0x26c4980_25 .net v0x26c4980 25, 31 0, L_0x27a21d0; 1 drivers
v0x26c4980_26 .net v0x26c4980 26, 31 0, L_0x27a2100; 1 drivers
v0x26c4980_27 .net v0x26c4980 27, 31 0, L_0x27a2320; 1 drivers
v0x26c4980_28 .net v0x26c4980 28, 31 0, L_0x27a2240; 1 drivers
v0x26c4980_29 .net v0x26c4980 29, 31 0, L_0x27a2480; 1 drivers
v0x26c4980_30 .net v0x26c4980 30, 31 0, L_0x27a2390; 1 drivers
v0x26c4980_31 .net v0x26c4980 31, 31 0, L_0x27a25f0; 1 drivers
v0x26c4f50_0 .net "out", 31 0, L_0x27a2810;  alias, 1 drivers
L_0x27a24f0 .array/port v0x26c4980, L_0x27a2770;
L_0x27a2770 .concat [ 5 2 0 0], L_0x26c9650, L_0x7f139ae4e2a0;
S_0x26c55c0 .scope module, "register0" "register32zero" 9 25, 9 68 0, S_0x26aaa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 1 "wrenable"
    .port_info 2 /INPUT 1 "clk"
P_0x26c1ec0 .param/l "W" 0 9 68, +C4<00000000000000000000000000100000>;
v0x26c5790_0 .net "clk", 0 0, o0x7f139ae9da98;  alias, 0 drivers
v0x26c5850_0 .var "q", 31 0;
v0x26c5960_0 .net "wrenable", 0 0, v0x26a5f50_0;  alias, 1 drivers
    .scope S_0x26a3a90;
T_0 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26a4200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x26a3de0_0;
    %ix/getv 3, v0x26a3d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26a4160, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x26a3a90;
T_1 ;
    %vpi_call 6 19 "$readmemh", "mem.dat", v0x26a4160 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x26a5200;
T_2 ;
    %wait E_0x26a55b0;
    %load/vec4 v0x26a5de0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %vpi_call 7 197 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %load/vec4 v0x26a6090_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26a5ff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
T_2.12 ;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %load/vec4 v0x26a6090_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26a5ff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
T_2.14 ;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x26a57c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %vpi_call 7 192 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a5f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5bf0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x26a5610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a58c0_0, 0, 1;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x26aa3d0;
T_3 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26aa7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x26aa6b0_0;
    %assign/vec4 v0x26aa860_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x26ab7e0;
T_4 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26abe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x26abc40_0;
    %assign/vec4 v0x26abd30_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26ac1d0;
T_5 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26ac7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x26ac610_0;
    %assign/vec4 v0x26ac700_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x26acbe0;
T_6 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26ad160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x26acfb0_0;
    %assign/vec4 v0x26ad070_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x26ad5f0;
T_7 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26adbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x26ad990_0;
    %assign/vec4 v0x26adae0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x26adfc0;
T_8 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26ae5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26ae4a0_0;
    %assign/vec4 v0x26ae540_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x26aea00;
T_9 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26aef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x26aedd0_0;
    %assign/vec4 v0x26aee90_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x26af3c0;
T_10 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26af940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x26af790_0;
    %assign/vec4 v0x26af850_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x26afdc0;
T_11 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b0400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x26b0190_0;
    %assign/vec4 v0x26b0360_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x26b0800;
T_12 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x26b0bd0_0;
    %assign/vec4 v0x26b0c90_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x26b11c0;
T_13 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b1740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x26b1590_0;
    %assign/vec4 v0x26b1650_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x26b1b80;
T_14 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x26b1f50_0;
    %assign/vec4 v0x26b2010_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x26b2540;
T_15 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b2ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x26b2910_0;
    %assign/vec4 v0x26b29d0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x26b2f00;
T_16 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x26ae390_0;
    %assign/vec4 v0x26b34e0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x26b39c0;
T_17 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b3f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x26b3d90_0;
    %assign/vec4 v0x26b3e50_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x26b4380;
T_18 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x26b4750_0;
    %assign/vec4 v0x26b4810_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x26b4de0;
T_19 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b5460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x26b5190_0;
    %assign/vec4 v0x26b0250_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x26b5880;
T_20 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x26b5c50_0;
    %assign/vec4 v0x26b5d10_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x26b6240;
T_21 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b67c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x26b6610_0;
    %assign/vec4 v0x26b66d0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x26b6c00;
T_22 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x26b6fd0_0;
    %assign/vec4 v0x26b7090_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x26b75c0;
T_23 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x26b7990_0;
    %assign/vec4 v0x26b7a50_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x26b7f80;
T_24 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b8500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x26b8350_0;
    %assign/vec4 v0x26b8410_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x26b8940;
T_25 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b8ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x26b8d10_0;
    %assign/vec4 v0x26b8dd0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x26b9300;
T_26 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26b9880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x26b96d0_0;
    %assign/vec4 v0x26b9790_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x26b9cc0;
T_27 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26ba240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x26ba090_0;
    %assign/vec4 v0x26ba150_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x26ba680;
T_28 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26bac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x26baa50_0;
    %assign/vec4 v0x26bab10_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x26bb040;
T_29 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26bb5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x26bb410_0;
    %assign/vec4 v0x26bb4d0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x26bba00;
T_30 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26bbf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x26bbdd0_0;
    %assign/vec4 v0x26bbe90_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x26bc3c0;
T_31 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26bc940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x26bc790_0;
    %assign/vec4 v0x26bc850_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x26bcd80;
T_32 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26bd560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x26b32d0_0;
    %assign/vec4 v0x26b3390_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x26bd950;
T_33 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26bded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x26bdd20_0;
    %assign/vec4 v0x26bdde0_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x26be310;
T_34 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26be890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x26be6e0_0;
    %assign/vec4 v0x26be7a0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x26c55c0;
T_35 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26c5960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26c5850_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x26a2c20;
T_36 ;
    %wait E_0x24ea190;
    %load/vec4 v0x26a3560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x26a32b0_0;
    %ix/getv 3, v0x26a30c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26a3450, 0, 4;
T_36.0 ;
    %ix/getv 4, v0x26a30c0_0;
    %load/vec4a v0x26a3450, 4;
    %assign/vec4 v0x26a3370_0, 0;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "execution.v";
    "./alu.v";
    "./datamemory.v";
    "./instructiondecoder.v";
    "./memory.v";
    "./lut.v";
    "./basicbuildingblocks.v";
    "./regfile.v";
