
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008470  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08008630  08008630  00018630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008718  08008718  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008718  08008718  00018718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008720  08008720  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008720  08008720  00018720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008724  08008724  00018724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008728  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000081c  20000070  08008798  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000088c  08008798  0002088c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a0b2  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034f9  00000000  00000000  0003a152  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017a0  00000000  00000000  0003d650  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001620  00000000  00000000  0003edf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002d6b7  00000000  00000000  00040410  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013188  00000000  00000000  0006dac7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00105323  00000000  00000000  00080c4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00185f72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ac8  00000000  00000000  00185ff0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000070 	.word	0x20000070
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008618 	.word	0x08008618

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000074 	.word	0x20000074
 80001fc:	08008618 	.word	0x08008618

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b972 	b.w	800059c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	4688      	mov	r8, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14b      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4615      	mov	r5, r2
 80002e2:	d967      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0720 	rsb	r7, r2, #32
 80002ee:	fa01 f302 	lsl.w	r3, r1, r2
 80002f2:	fa20 f707 	lsr.w	r7, r0, r7
 80002f6:	4095      	lsls	r5, r2
 80002f8:	ea47 0803 	orr.w	r8, r7, r3
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbb8 f7fe 	udiv	r7, r8, lr
 8000308:	fa1f fc85 	uxth.w	ip, r5
 800030c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000310:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000314:	fb07 f10c 	mul.w	r1, r7, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000322:	f080 811b 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8118 	bls.w	800055c <__udivmoddi4+0x28c>
 800032c:	3f02      	subs	r7, #2
 800032e:	442b      	add	r3, r5
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0fe 	udiv	r0, r3, lr
 8000338:	fb0e 3310 	mls	r3, lr, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fc0c 	mul.w	ip, r0, ip
 8000344:	45a4      	cmp	ip, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	192c      	adds	r4, r5, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8107 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000352:	45a4      	cmp	ip, r4
 8000354:	f240 8104 	bls.w	8000560 <__udivmoddi4+0x290>
 8000358:	3802      	subs	r0, #2
 800035a:	442c      	add	r4, r5
 800035c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	2700      	movs	r7, #0
 8000366:	b11e      	cbz	r6, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c6 4300 	strd	r4, r3, [r6]
 8000370:	4639      	mov	r1, r7
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0xbe>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80eb 	beq.w	8000556 <__udivmoddi4+0x286>
 8000380:	2700      	movs	r7, #0
 8000382:	e9c6 0100 	strd	r0, r1, [r6]
 8000386:	4638      	mov	r0, r7
 8000388:	4639      	mov	r1, r7
 800038a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038e:	fab3 f783 	clz	r7, r3
 8000392:	2f00      	cmp	r7, #0
 8000394:	d147      	bne.n	8000426 <__udivmoddi4+0x156>
 8000396:	428b      	cmp	r3, r1
 8000398:	d302      	bcc.n	80003a0 <__udivmoddi4+0xd0>
 800039a:	4282      	cmp	r2, r0
 800039c:	f200 80fa 	bhi.w	8000594 <__udivmoddi4+0x2c4>
 80003a0:	1a84      	subs	r4, r0, r2
 80003a2:	eb61 0303 	sbc.w	r3, r1, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	4698      	mov	r8, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d0e0      	beq.n	8000370 <__udivmoddi4+0xa0>
 80003ae:	e9c6 4800 	strd	r4, r8, [r6]
 80003b2:	e7dd      	b.n	8000370 <__udivmoddi4+0xa0>
 80003b4:	b902      	cbnz	r2, 80003b8 <__udivmoddi4+0xe8>
 80003b6:	deff      	udf	#255	; 0xff
 80003b8:	fab2 f282 	clz	r2, r2
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f040 808f 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c2:	1b49      	subs	r1, r1, r5
 80003c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003c8:	fa1f f885 	uxth.w	r8, r5
 80003cc:	2701      	movs	r7, #1
 80003ce:	fbb1 fcfe 	udiv	ip, r1, lr
 80003d2:	0c23      	lsrs	r3, r4, #16
 80003d4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003dc:	fb08 f10c 	mul.w	r1, r8, ip
 80003e0:	4299      	cmp	r1, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e4:	18eb      	adds	r3, r5, r3
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4299      	cmp	r1, r3
 80003ee:	f200 80cd 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1a59      	subs	r1, r3, r1
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000400:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x14c>
 800040c:	192c      	adds	r4, r5, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x14a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80b6 	bhi.w	8000586 <__udivmoddi4+0x2b6>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e79f      	b.n	8000366 <__udivmoddi4+0x96>
 8000426:	f1c7 0c20 	rsb	ip, r7, #32
 800042a:	40bb      	lsls	r3, r7
 800042c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000430:	ea4e 0e03 	orr.w	lr, lr, r3
 8000434:	fa01 f407 	lsl.w	r4, r1, r7
 8000438:	fa20 f50c 	lsr.w	r5, r0, ip
 800043c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000440:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000444:	4325      	orrs	r5, r4
 8000446:	fbb3 f9f8 	udiv	r9, r3, r8
 800044a:	0c2c      	lsrs	r4, r5, #16
 800044c:	fb08 3319 	mls	r3, r8, r9, r3
 8000450:	fa1f fa8e 	uxth.w	sl, lr
 8000454:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000458:	fb09 f40a 	mul.w	r4, r9, sl
 800045c:	429c      	cmp	r4, r3
 800045e:	fa02 f207 	lsl.w	r2, r2, r7
 8000462:	fa00 f107 	lsl.w	r1, r0, r7
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1e 0303 	adds.w	r3, lr, r3
 800046c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000470:	f080 8087 	bcs.w	8000582 <__udivmoddi4+0x2b2>
 8000474:	429c      	cmp	r4, r3
 8000476:	f240 8084 	bls.w	8000582 <__udivmoddi4+0x2b2>
 800047a:	f1a9 0902 	sub.w	r9, r9, #2
 800047e:	4473      	add	r3, lr
 8000480:	1b1b      	subs	r3, r3, r4
 8000482:	b2ad      	uxth	r5, r5
 8000484:	fbb3 f0f8 	udiv	r0, r3, r8
 8000488:	fb08 3310 	mls	r3, r8, r0, r3
 800048c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000490:	fb00 fa0a 	mul.w	sl, r0, sl
 8000494:	45a2      	cmp	sl, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1e 0404 	adds.w	r4, lr, r4
 800049c:	f100 33ff 	add.w	r3, r0, #4294967295
 80004a0:	d26b      	bcs.n	800057a <__udivmoddi4+0x2aa>
 80004a2:	45a2      	cmp	sl, r4
 80004a4:	d969      	bls.n	800057a <__udivmoddi4+0x2aa>
 80004a6:	3802      	subs	r0, #2
 80004a8:	4474      	add	r4, lr
 80004aa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ae:	fba0 8902 	umull	r8, r9, r0, r2
 80004b2:	eba4 040a 	sub.w	r4, r4, sl
 80004b6:	454c      	cmp	r4, r9
 80004b8:	46c2      	mov	sl, r8
 80004ba:	464b      	mov	r3, r9
 80004bc:	d354      	bcc.n	8000568 <__udivmoddi4+0x298>
 80004be:	d051      	beq.n	8000564 <__udivmoddi4+0x294>
 80004c0:	2e00      	cmp	r6, #0
 80004c2:	d069      	beq.n	8000598 <__udivmoddi4+0x2c8>
 80004c4:	ebb1 050a 	subs.w	r5, r1, sl
 80004c8:	eb64 0403 	sbc.w	r4, r4, r3
 80004cc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004d0:	40fd      	lsrs	r5, r7
 80004d2:	40fc      	lsrs	r4, r7
 80004d4:	ea4c 0505 	orr.w	r5, ip, r5
 80004d8:	e9c6 5400 	strd	r5, r4, [r6]
 80004dc:	2700      	movs	r7, #0
 80004de:	e747      	b.n	8000370 <__udivmoddi4+0xa0>
 80004e0:	f1c2 0320 	rsb	r3, r2, #32
 80004e4:	fa20 f703 	lsr.w	r7, r0, r3
 80004e8:	4095      	lsls	r5, r2
 80004ea:	fa01 f002 	lsl.w	r0, r1, r2
 80004ee:	fa21 f303 	lsr.w	r3, r1, r3
 80004f2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004f6:	4338      	orrs	r0, r7
 80004f8:	0c01      	lsrs	r1, r0, #16
 80004fa:	fbb3 f7fe 	udiv	r7, r3, lr
 80004fe:	fa1f f885 	uxth.w	r8, r5
 8000502:	fb0e 3317 	mls	r3, lr, r7, r3
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb07 f308 	mul.w	r3, r7, r8
 800050e:	428b      	cmp	r3, r1
 8000510:	fa04 f402 	lsl.w	r4, r4, r2
 8000514:	d907      	bls.n	8000526 <__udivmoddi4+0x256>
 8000516:	1869      	adds	r1, r5, r1
 8000518:	f107 3cff 	add.w	ip, r7, #4294967295
 800051c:	d22f      	bcs.n	800057e <__udivmoddi4+0x2ae>
 800051e:	428b      	cmp	r3, r1
 8000520:	d92d      	bls.n	800057e <__udivmoddi4+0x2ae>
 8000522:	3f02      	subs	r7, #2
 8000524:	4429      	add	r1, r5
 8000526:	1acb      	subs	r3, r1, r3
 8000528:	b281      	uxth	r1, r0
 800052a:	fbb3 f0fe 	udiv	r0, r3, lr
 800052e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000532:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000536:	fb00 f308 	mul.w	r3, r0, r8
 800053a:	428b      	cmp	r3, r1
 800053c:	d907      	bls.n	800054e <__udivmoddi4+0x27e>
 800053e:	1869      	adds	r1, r5, r1
 8000540:	f100 3cff 	add.w	ip, r0, #4294967295
 8000544:	d217      	bcs.n	8000576 <__udivmoddi4+0x2a6>
 8000546:	428b      	cmp	r3, r1
 8000548:	d915      	bls.n	8000576 <__udivmoddi4+0x2a6>
 800054a:	3802      	subs	r0, #2
 800054c:	4429      	add	r1, r5
 800054e:	1ac9      	subs	r1, r1, r3
 8000550:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000554:	e73b      	b.n	80003ce <__udivmoddi4+0xfe>
 8000556:	4637      	mov	r7, r6
 8000558:	4630      	mov	r0, r6
 800055a:	e709      	b.n	8000370 <__udivmoddi4+0xa0>
 800055c:	4607      	mov	r7, r0
 800055e:	e6e7      	b.n	8000330 <__udivmoddi4+0x60>
 8000560:	4618      	mov	r0, r3
 8000562:	e6fb      	b.n	800035c <__udivmoddi4+0x8c>
 8000564:	4541      	cmp	r1, r8
 8000566:	d2ab      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 8000568:	ebb8 0a02 	subs.w	sl, r8, r2
 800056c:	eb69 020e 	sbc.w	r2, r9, lr
 8000570:	3801      	subs	r0, #1
 8000572:	4613      	mov	r3, r2
 8000574:	e7a4      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000576:	4660      	mov	r0, ip
 8000578:	e7e9      	b.n	800054e <__udivmoddi4+0x27e>
 800057a:	4618      	mov	r0, r3
 800057c:	e795      	b.n	80004aa <__udivmoddi4+0x1da>
 800057e:	4667      	mov	r7, ip
 8000580:	e7d1      	b.n	8000526 <__udivmoddi4+0x256>
 8000582:	4681      	mov	r9, r0
 8000584:	e77c      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000586:	3802      	subs	r0, #2
 8000588:	442c      	add	r4, r5
 800058a:	e747      	b.n	800041c <__udivmoddi4+0x14c>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	442b      	add	r3, r5
 8000592:	e72f      	b.n	80003f4 <__udivmoddi4+0x124>
 8000594:	4638      	mov	r0, r7
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xda>
 8000598:	4637      	mov	r7, r6
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0xa0>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ac:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005b0:	f003 0301 	and.w	r3, r3, #1
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d013      	beq.n	80005e0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005bc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005c0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d00b      	beq.n	80005e0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	e000      	b.n	80005cc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ca:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d0f9      	beq.n	80005ca <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	b2d2      	uxtb	r2, r2
 80005de:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005e0:	687b      	ldr	r3, [r7, #4]
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	370c      	adds	r7, #12
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b086      	sub	sp, #24
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	60f8      	str	r0, [r7, #12]
 80005f6:	60b9      	str	r1, [r7, #8]
 80005f8:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 80005fa:	2300      	movs	r3, #0
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	e009      	b.n	8000614 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	1c5a      	adds	r2, r3, #1
 8000604:	60ba      	str	r2, [r7, #8]
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff ffc9 	bl	80005a0 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	3301      	adds	r3, #1
 8000612:	617b      	str	r3, [r7, #20]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	429a      	cmp	r2, r3
 800061a:	dbf1      	blt.n	8000600 <_write+0x12>
  }
  return len;
 800061c:	687b      	ldr	r3, [r7, #4]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3718      	adds	r7, #24
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
	...

08000628 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
   timer++;
 8000630:	4b05      	ldr	r3, [pc, #20]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000632:	881b      	ldrh	r3, [r3, #0]
 8000634:	3301      	adds	r3, #1
 8000636:	b29a      	uxth	r2, r3
 8000638:	4b03      	ldr	r3, [pc, #12]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800063a:	801a      	strh	r2, [r3, #0]
}
 800063c:	bf00      	nop
 800063e:	370c      	adds	r7, #12
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	20000118 	.word	0x20000118

0800064c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000650:	f001 fa44 	bl	8001adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000654:	f000 f88c 	bl	8000770 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000658:	f000 fcca 	bl	8000ff0 <MX_GPIO_Init>
  MX_DMA_Init();
 800065c:	f000 fca8 	bl	8000fb0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000660:	f000 f914 	bl	800088c <MX_ADC1_Init>
  MX_I2C2_Init();
 8000664:	f000 fa1a 	bl	8000a9c <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8000668:	f000 fa46 	bl	8000af8 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 800066c:	f000 fa64 	bl	8000b38 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000670:	f000 fa98 	bl	8000ba4 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000674:	f000 fb4a 	bl	8000d0c <MX_TIM4_Init>
  MX_TIM8_Init();
 8000678:	f000 fc18 	bl	8000eac <MX_TIM8_Init>
  MX_USART2_UART_Init();
 800067c:	f000 fc6e 	bl	8000f5c <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8000680:	f006 feba 	bl	80073f8 <MX_FATFS_Init>
  MX_TIM6_Init();
 8000684:	f000 fba6 	bl	8000dd4 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000688:	f000 fbda 	bl	8000e40 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // ------initialize------//
  //PWMスター?��?
  if (HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3) != HAL_OK){
 800068c:	2108      	movs	r1, #8
 800068e:	482f      	ldr	r0, [pc, #188]	; (800074c <main+0x100>)
 8000690:	f004 ff66 	bl	8005560 <HAL_TIM_PWM_Start>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <main+0x52>
		Error_Handler();
 800069a:	f000 fdb5 	bl	8001208 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4) != HAL_OK){
 800069e:	210c      	movs	r1, #12
 80006a0:	482a      	ldr	r0, [pc, #168]	; (800074c <main+0x100>)
 80006a2:	f004 ff5d 	bl	8005560 <HAL_TIM_PWM_Start>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <main+0x64>
  		Error_Handler();
 80006ac:	f000 fdac 	bl	8001208 <Error_Handler>
  }

  //Timer割り込みスター?��?
  HAL_TIM_Base_Start_IT(&htim6);
 80006b0:	4827      	ldr	r0, [pc, #156]	; (8000750 <main+0x104>)
 80006b2:	f004 ff06 	bl	80054c2 <HAL_TIM_Base_Start_IT>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, 14);
 80006b6:	220e      	movs	r2, #14
 80006b8:	4926      	ldr	r1, [pc, #152]	; (8000754 <main+0x108>)
 80006ba:	4827      	ldr	r0, [pc, #156]	; (8000758 <main+0x10c>)
 80006bc:	f001 fae6 	bl	8001c8c <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Lチカ
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006c6:	4825      	ldr	r0, [pc, #148]	; (800075c <main+0x110>)
 80006c8:	f002 fce2 	bl	8003090 <HAL_GPIO_WritePin>

	  //Motor
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 800);
 80006cc:	4b1f      	ldr	r3, [pc, #124]	; (800074c <main+0x100>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80006d4:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 200);
 80006d6:	4b1d      	ldr	r3, [pc, #116]	; (800074c <main+0x100>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	22c8      	movs	r2, #200	; 0xc8
 80006dc:	641a      	str	r2, [r3, #64]	; 0x40
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 80006de:	2201      	movs	r2, #1
 80006e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006e4:	481e      	ldr	r0, [pc, #120]	; (8000760 <main+0x114>)
 80006e6:	f002 fcd3 	bl	8003090 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006f0:	481b      	ldr	r0, [pc, #108]	; (8000760 <main+0x114>)
 80006f2:	f002 fccd 	bl	8003090 <HAL_GPIO_WritePin>

	  printf("Timer: %d\n", timer);
 80006f6:	4b1b      	ldr	r3, [pc, #108]	; (8000764 <main+0x118>)
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	4619      	mov	r1, r3
 80006fc:	481a      	ldr	r0, [pc, #104]	; (8000768 <main+0x11c>)
 80006fe:	f007 f8a7 	bl	8007850 <iprintf>

	  HAL_Delay(100);
 8000702:	2064      	movs	r0, #100	; 0x64
 8000704:	f001 fa5c 	bl	8001bc0 <HAL_Delay>

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800070e:	4813      	ldr	r0, [pc, #76]	; (800075c <main+0x110>)
 8000710:	f002 fcbe 	bl	8003090 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	f44f 7100 	mov.w	r1, #512	; 0x200
 800071a:	4811      	ldr	r0, [pc, #68]	; (8000760 <main+0x114>)
 800071c:	f002 fcb8 	bl	8003090 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000726:	480e      	ldr	r0, [pc, #56]	; (8000760 <main+0x114>)
 8000728:	f002 fcb2 	bl	8003090 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 800072c:	2064      	movs	r0, #100	; 0x64
 800072e:	f001 fa47 	bl	8001bc0 <HAL_Delay>

	  printf("AD: %d, %d, %d\n", analog[0], analog[1], analog[2]);
 8000732:	4b08      	ldr	r3, [pc, #32]	; (8000754 <main+0x108>)
 8000734:	881b      	ldrh	r3, [r3, #0]
 8000736:	4619      	mov	r1, r3
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <main+0x108>)
 800073a:	885b      	ldrh	r3, [r3, #2]
 800073c:	461a      	mov	r2, r3
 800073e:	4b05      	ldr	r3, [pc, #20]	; (8000754 <main+0x108>)
 8000740:	889b      	ldrh	r3, [r3, #4]
 8000742:	480a      	ldr	r0, [pc, #40]	; (800076c <main+0x120>)
 8000744:	f007 f884 	bl	8007850 <iprintf>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000748:	e7ba      	b.n	80006c0 <main+0x74>
 800074a:	bf00      	nop
 800074c:	2000015c 	.word	0x2000015c
 8000750:	20000298 	.word	0x20000298
 8000754:	200000a4 	.word	0x200000a4
 8000758:	200001f0 	.word	0x200001f0
 800075c:	40020000 	.word	0x40020000
 8000760:	40020c00 	.word	0x40020c00
 8000764:	20000118 	.word	0x20000118
 8000768:	08008630 	.word	0x08008630
 800076c:	0800863c 	.word	0x0800863c

08000770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b0a4      	sub	sp, #144	; 0x90
 8000774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000776:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800077a:	2234      	movs	r2, #52	; 0x34
 800077c:	2100      	movs	r1, #0
 800077e:	4618      	mov	r0, r3
 8000780:	f007 f85e 	bl	8007840 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000784:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
 8000792:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000794:	f107 030c 	add.w	r3, r7, #12
 8000798:	223c      	movs	r2, #60	; 0x3c
 800079a:	2100      	movs	r1, #0
 800079c:	4618      	mov	r0, r3
 800079e:	f007 f84f 	bl	8007840 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	4b37      	ldr	r3, [pc, #220]	; (8000884 <SystemClock_Config+0x114>)
 80007a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007aa:	4a36      	ldr	r2, [pc, #216]	; (8000884 <SystemClock_Config+0x114>)
 80007ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007b0:	6413      	str	r3, [r2, #64]	; 0x40
 80007b2:	4b34      	ldr	r3, [pc, #208]	; (8000884 <SystemClock_Config+0x114>)
 80007b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	4b31      	ldr	r3, [pc, #196]	; (8000888 <SystemClock_Config+0x118>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a30      	ldr	r2, [pc, #192]	; (8000888 <SystemClock_Config+0x118>)
 80007c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007cc:	6013      	str	r3, [r2, #0]
 80007ce:	4b2e      	ldr	r3, [pc, #184]	; (8000888 <SystemClock_Config+0x118>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007da:	2301      	movs	r3, #1
 80007dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007e2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e4:	2302      	movs	r3, #2
 80007e6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007ec:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007ee:	2308      	movs	r3, #8
 80007f0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80007f2:	23b4      	movs	r3, #180	; 0xb4
 80007f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80007fe:	2308      	movs	r3, #8
 8000800:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000804:	2302      	movs	r3, #2
 8000806:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800080e:	4618      	mov	r0, r3
 8000810:	f003 fa0e 	bl	8003c30 <HAL_RCC_OscConfig>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800081a:	f000 fcf5 	bl	8001208 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800081e:	f002 fd89 	bl	8003334 <HAL_PWREx_EnableOverDrive>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000828:	f000 fcee 	bl	8001208 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800082c:	230f      	movs	r3, #15
 800082e:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000830:	2302      	movs	r3, #2
 8000832:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000834:	2300      	movs	r3, #0
 8000836:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000838:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800083c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800083e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000842:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000844:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000848:	2105      	movs	r1, #5
 800084a:	4618      	mov	r0, r3
 800084c:	f002 fdc2 	bl	80033d4 <HAL_RCC_ClockConfig>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000856:	f000 fcd7 	bl	8001208 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800085a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800085e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000860:	2300      	movs	r3, #0
 8000862:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8000864:	2300      	movs	r3, #0
 8000866:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000868:	f107 030c 	add.w	r3, r7, #12
 800086c:	4618      	mov	r0, r3
 800086e:	f002 ffa1 	bl	80037b4 <HAL_RCCEx_PeriphCLKConfig>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8000878:	f000 fcc6 	bl	8001208 <Error_Handler>
  }
}
 800087c:	bf00      	nop
 800087e:	3790      	adds	r7, #144	; 0x90
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40023800 	.word	0x40023800
 8000888:	40007000 	.word	0x40007000

0800088c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000892:	463b      	mov	r3, r7
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800089e:	4b7c      	ldr	r3, [pc, #496]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008a0:	4a7c      	ldr	r2, [pc, #496]	; (8000a94 <MX_ADC1_Init+0x208>)
 80008a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008a4:	4b7a      	ldr	r3, [pc, #488]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80008aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008ac:	4b78      	ldr	r3, [pc, #480]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80008b2:	4b77      	ldr	r3, [pc, #476]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008b8:	4b75      	ldr	r3, [pc, #468]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008be:	4b74      	ldr	r3, [pc, #464]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008c6:	4b72      	ldr	r3, [pc, #456]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008cc:	4b70      	ldr	r3, [pc, #448]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008ce:	4a72      	ldr	r2, [pc, #456]	; (8000a98 <MX_ADC1_Init+0x20c>)
 80008d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008d2:	4b6f      	ldr	r3, [pc, #444]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 14;
 80008d8:	4b6d      	ldr	r3, [pc, #436]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008da:	220e      	movs	r2, #14
 80008dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80008de:	4b6c      	ldr	r3, [pc, #432]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008e0:	2201      	movs	r2, #1
 80008e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008e6:	4b6a      	ldr	r3, [pc, #424]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008ec:	4868      	ldr	r0, [pc, #416]	; (8000a90 <MX_ADC1_Init+0x204>)
 80008ee:	f001 f989 	bl	8001c04 <HAL_ADC_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008f8:	f000 fc86 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000900:	2301      	movs	r3, #1
 8000902:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000904:	2300      	movs	r3, #0
 8000906:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000908:	463b      	mov	r3, r7
 800090a:	4619      	mov	r1, r3
 800090c:	4860      	ldr	r0, [pc, #384]	; (8000a90 <MX_ADC1_Init+0x204>)
 800090e:	f001 facd 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000918:	f000 fc76 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800091c:	2301      	movs	r3, #1
 800091e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000920:	2302      	movs	r3, #2
 8000922:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000924:	463b      	mov	r3, r7
 8000926:	4619      	mov	r1, r3
 8000928:	4859      	ldr	r0, [pc, #356]	; (8000a90 <MX_ADC1_Init+0x204>)
 800092a:	f001 fabf 	bl	8001eac <HAL_ADC_ConfigChannel>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000934:	f000 fc68 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000938:	2302      	movs	r3, #2
 800093a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800093c:	2303      	movs	r3, #3
 800093e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000940:	463b      	mov	r3, r7
 8000942:	4619      	mov	r1, r3
 8000944:	4852      	ldr	r0, [pc, #328]	; (8000a90 <MX_ADC1_Init+0x204>)
 8000946:	f001 fab1 	bl	8001eac <HAL_ADC_ConfigChannel>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000950:	f000 fc5a 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000954:	2303      	movs	r3, #3
 8000956:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000958:	2304      	movs	r3, #4
 800095a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800095c:	463b      	mov	r3, r7
 800095e:	4619      	mov	r1, r3
 8000960:	484b      	ldr	r0, [pc, #300]	; (8000a90 <MX_ADC1_Init+0x204>)
 8000962:	f001 faa3 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800096c:	f000 fc4c 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000970:	2304      	movs	r3, #4
 8000972:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000974:	2305      	movs	r3, #5
 8000976:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000978:	463b      	mov	r3, r7
 800097a:	4619      	mov	r1, r3
 800097c:	4844      	ldr	r0, [pc, #272]	; (8000a90 <MX_ADC1_Init+0x204>)
 800097e:	f001 fa95 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000988:	f000 fc3e 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800098c:	2305      	movs	r3, #5
 800098e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000990:	2306      	movs	r3, #6
 8000992:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000994:	463b      	mov	r3, r7
 8000996:	4619      	mov	r1, r3
 8000998:	483d      	ldr	r0, [pc, #244]	; (8000a90 <MX_ADC1_Init+0x204>)
 800099a:	f001 fa87 	bl	8001eac <HAL_ADC_ConfigChannel>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80009a4:	f000 fc30 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80009a8:	2306      	movs	r3, #6
 80009aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80009ac:	2307      	movs	r3, #7
 80009ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009b0:	463b      	mov	r3, r7
 80009b2:	4619      	mov	r1, r3
 80009b4:	4836      	ldr	r0, [pc, #216]	; (8000a90 <MX_ADC1_Init+0x204>)
 80009b6:	f001 fa79 	bl	8001eac <HAL_ADC_ConfigChannel>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80009c0:	f000 fc22 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80009c4:	2307      	movs	r3, #7
 80009c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80009c8:	2308      	movs	r3, #8
 80009ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009cc:	463b      	mov	r3, r7
 80009ce:	4619      	mov	r1, r3
 80009d0:	482f      	ldr	r0, [pc, #188]	; (8000a90 <MX_ADC1_Init+0x204>)
 80009d2:	f001 fa6b 	bl	8001eac <HAL_ADC_ConfigChannel>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80009dc:	f000 fc14 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80009e0:	2308      	movs	r3, #8
 80009e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80009e4:	2309      	movs	r3, #9
 80009e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e8:	463b      	mov	r3, r7
 80009ea:	4619      	mov	r1, r3
 80009ec:	4828      	ldr	r0, [pc, #160]	; (8000a90 <MX_ADC1_Init+0x204>)
 80009ee:	f001 fa5d 	bl	8001eac <HAL_ADC_ConfigChannel>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80009f8:	f000 fc06 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80009fc:	2309      	movs	r3, #9
 80009fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8000a00:	230a      	movs	r3, #10
 8000a02:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a04:	463b      	mov	r3, r7
 8000a06:	4619      	mov	r1, r3
 8000a08:	4821      	ldr	r0, [pc, #132]	; (8000a90 <MX_ADC1_Init+0x204>)
 8000a0a:	f001 fa4f 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8000a14:	f000 fbf8 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a18:	230a      	movs	r3, #10
 8000a1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8000a1c:	230b      	movs	r3, #11
 8000a1e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a20:	463b      	mov	r3, r7
 8000a22:	4619      	mov	r1, r3
 8000a24:	481a      	ldr	r0, [pc, #104]	; (8000a90 <MX_ADC1_Init+0x204>)
 8000a26:	f001 fa41 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8000a30:	f000 fbea 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000a34:	230b      	movs	r3, #11
 8000a36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8000a38:	230c      	movs	r3, #12
 8000a3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a3c:	463b      	mov	r3, r7
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4813      	ldr	r0, [pc, #76]	; (8000a90 <MX_ADC1_Init+0x204>)
 8000a42:	f001 fa33 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8000a4c:	f000 fbdc 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000a50:	230c      	movs	r3, #12
 8000a52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8000a54:	230d      	movs	r3, #13
 8000a56:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	480c      	ldr	r0, [pc, #48]	; (8000a90 <MX_ADC1_Init+0x204>)
 8000a5e:	f001 fa25 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 8000a68:	f000 fbce 	bl	8001208 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000a6c:	230d      	movs	r3, #13
 8000a6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8000a70:	230e      	movs	r3, #14
 8000a72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a74:	463b      	mov	r3, r7
 8000a76:	4619      	mov	r1, r3
 8000a78:	4805      	ldr	r0, [pc, #20]	; (8000a90 <MX_ADC1_Init+0x204>)
 8000a7a:	f001 fa17 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 8000a84:	f000 fbc0 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a88:	bf00      	nop
 8000a8a:	3710      	adds	r7, #16
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200001f0 	.word	0x200001f0
 8000a94:	40012000 	.word	0x40012000
 8000a98:	0f000001 	.word	0x0f000001

08000a9c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000aa0:	4b12      	ldr	r3, [pc, #72]	; (8000aec <MX_I2C2_Init+0x50>)
 8000aa2:	4a13      	ldr	r2, [pc, #76]	; (8000af0 <MX_I2C2_Init+0x54>)
 8000aa4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000aa6:	4b11      	ldr	r3, [pc, #68]	; (8000aec <MX_I2C2_Init+0x50>)
 8000aa8:	4a12      	ldr	r2, [pc, #72]	; (8000af4 <MX_I2C2_Init+0x58>)
 8000aaa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000aac:	4b0f      	ldr	r3, [pc, #60]	; (8000aec <MX_I2C2_Init+0x50>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <MX_I2C2_Init+0x50>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <MX_I2C2_Init+0x50>)
 8000aba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000abe:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ac0:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <MX_I2C2_Init+0x50>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000ac6:	4b09      	ldr	r3, [pc, #36]	; (8000aec <MX_I2C2_Init+0x50>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000acc:	4b07      	ldr	r3, [pc, #28]	; (8000aec <MX_I2C2_Init+0x50>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ad2:	4b06      	ldr	r3, [pc, #24]	; (8000aec <MX_I2C2_Init+0x50>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000ad8:	4804      	ldr	r0, [pc, #16]	; (8000aec <MX_I2C2_Init+0x50>)
 8000ada:	f002 faf3 	bl	80030c4 <HAL_I2C_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000ae4:	f000 fb90 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ae8:	bf00      	nop
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	2000019c 	.word	0x2000019c
 8000af0:	40005800 	.word	0x40005800
 8000af4:	000186a0 	.word	0x000186a0

08000af8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <MX_SDIO_SD_Init+0x38>)
 8000afe:	4a0d      	ldr	r2, [pc, #52]	; (8000b34 <MX_SDIO_SD_Init+0x3c>)
 8000b00:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <MX_SDIO_SD_Init+0x38>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000b08:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <MX_SDIO_SD_Init+0x38>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <MX_SDIO_SD_Init+0x38>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <MX_SDIO_SD_Init+0x38>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b1a:	4b05      	ldr	r3, [pc, #20]	; (8000b30 <MX_SDIO_SD_Init+0x38>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000b20:	4b03      	ldr	r3, [pc, #12]	; (8000b30 <MX_SDIO_SD_Init+0x38>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000b26:	bf00      	nop
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr
 8000b30:	20000318 	.word	0x20000318
 8000b34:	40012c00 	.word	0x40012c00

08000b38 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b3c:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b3e:	4a18      	ldr	r2, [pc, #96]	; (8000ba0 <MX_SPI2_Init+0x68>)
 8000b40:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b42:	4b16      	ldr	r3, [pc, #88]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b48:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b4a:	4b14      	ldr	r3, [pc, #80]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b50:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b56:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b5c:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b62:	4b0e      	ldr	r3, [pc, #56]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b68:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b70:	4b0a      	ldr	r3, [pc, #40]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b76:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b7c:	4b07      	ldr	r3, [pc, #28]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000b82:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b84:	220a      	movs	r2, #10
 8000b86:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b88:	4804      	ldr	r0, [pc, #16]	; (8000b9c <MX_SPI2_Init+0x64>)
 8000b8a:	f004 fc0b 	bl	80053a4 <HAL_SPI_Init>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000b94:	f000 fb38 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	200000c0 	.word	0x200000c0
 8000ba0:	40003800 	.word	0x40003800

08000ba4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b09a      	sub	sp, #104	; 0x68
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000baa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000bae:	2224      	movs	r2, #36	; 0x24
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f006 fe44 	bl	8007840 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bb8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bc2:	f107 0320 	add.w	r3, r7, #32
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
 8000bce:	60da      	str	r2, [r3, #12]
 8000bd0:	611a      	str	r2, [r3, #16]
 8000bd2:	615a      	str	r2, [r3, #20]
 8000bd4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000bd6:	463b      	mov	r3, r7
 8000bd8:	2220      	movs	r2, #32
 8000bda:	2100      	movs	r1, #0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f006 fe2f 	bl	8007840 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000be2:	4b48      	ldr	r3, [pc, #288]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000be4:	4a48      	ldr	r2, [pc, #288]	; (8000d08 <MX_TIM1_Init+0x164>)
 8000be6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000be8:	4b46      	ldr	r3, [pc, #280]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bee:	4b45      	ldr	r3, [pc, #276]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000bf4:	4b43      	ldr	r3, [pc, #268]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000bf6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bfa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bfc:	4b41      	ldr	r3, [pc, #260]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c02:	4b40      	ldr	r3, [pc, #256]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c08:	4b3e      	ldr	r3, [pc, #248]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c0e:	483d      	ldr	r0, [pc, #244]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000c10:	f004 fc7b 	bl	800550a <HAL_TIM_PWM_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000c1a:	f000 faf5 	bl	8001208 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c22:	2300      	movs	r3, #0
 8000c24:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c26:	2301      	movs	r3, #1
 8000c28:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c32:	2300      	movs	r3, #0
 8000c34:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c36:	2301      	movs	r3, #1
 8000c38:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000c42:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c46:	4619      	mov	r1, r3
 8000c48:	482e      	ldr	r0, [pc, #184]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000c4a:	f004 fcc7 	bl	80055dc <HAL_TIM_Encoder_Init>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8000c54:	f000 fad8 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c60:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c64:	4619      	mov	r1, r3
 8000c66:	4827      	ldr	r0, [pc, #156]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000c68:	f005 f9b6 	bl	8005fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8000c72:	f000 fac9 	bl	8001208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c76:	2360      	movs	r3, #96	; 0x60
 8000c78:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c82:	2300      	movs	r3, #0
 8000c84:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c86:	2300      	movs	r3, #0
 8000c88:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c92:	f107 0320 	add.w	r3, r7, #32
 8000c96:	2208      	movs	r2, #8
 8000c98:	4619      	mov	r1, r3
 8000c9a:	481a      	ldr	r0, [pc, #104]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000c9c:	f004 fe38 	bl	8005910 <HAL_TIM_PWM_ConfigChannel>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8000ca6:	f000 faaf 	bl	8001208 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000caa:	f107 0320 	add.w	r3, r7, #32
 8000cae:	220c      	movs	r2, #12
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4814      	ldr	r0, [pc, #80]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000cb4:	f004 fe2c 	bl	8005910 <HAL_TIM_PWM_ConfigChannel>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 8000cbe:	f000 faa3 	bl	8001208 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000cd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cda:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ce0:	463b      	mov	r3, r7
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4807      	ldr	r0, [pc, #28]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000ce6:	f005 f9f3 	bl	80060d0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 8000cf0:	f000 fa8a 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000cf4:	4803      	ldr	r0, [pc, #12]	; (8000d04 <MX_TIM1_Init+0x160>)
 8000cf6:	f000 fd3f 	bl	8001778 <HAL_TIM_MspPostInit>

}
 8000cfa:	bf00      	nop
 8000cfc:	3768      	adds	r7, #104	; 0x68
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	200002d8 	.word	0x200002d8
 8000d08:	40010000 	.word	0x40010000

08000d0c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08a      	sub	sp, #40	; 0x28
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d12:	f107 0320 	add.w	r3, r7, #32
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d1c:	1d3b      	adds	r3, r7, #4
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
 8000d28:	611a      	str	r2, [r3, #16]
 8000d2a:	615a      	str	r2, [r3, #20]
 8000d2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000d2e:	4b27      	ldr	r3, [pc, #156]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000d30:	4a27      	ldr	r2, [pc, #156]	; (8000dd0 <MX_TIM4_Init+0xc4>)
 8000d32:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000d34:	4b25      	ldr	r3, [pc, #148]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d3a:	4b24      	ldr	r3, [pc, #144]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 8000d40:	4b22      	ldr	r3, [pc, #136]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000d42:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8000d46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d48:	4b20      	ldr	r3, [pc, #128]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d4e:	4b1f      	ldr	r3, [pc, #124]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000d54:	481d      	ldr	r0, [pc, #116]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000d56:	f004 fbd8 	bl	800550a <HAL_TIM_PWM_Init>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000d60:	f000 fa52 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d64:	2300      	movs	r3, #0
 8000d66:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d6c:	f107 0320 	add.w	r3, r7, #32
 8000d70:	4619      	mov	r1, r3
 8000d72:	4816      	ldr	r0, [pc, #88]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000d74:	f005 f930 	bl	8005fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8000d7e:	f000 fa43 	bl	8001208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d82:	2360      	movs	r3, #96	; 0x60
 8000d84:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d86:	2300      	movs	r3, #0
 8000d88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d92:	1d3b      	adds	r3, r7, #4
 8000d94:	2208      	movs	r2, #8
 8000d96:	4619      	mov	r1, r3
 8000d98:	480c      	ldr	r0, [pc, #48]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000d9a:	f004 fdb9 	bl	8005910 <HAL_TIM_PWM_ConfigChannel>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8000da4:	f000 fa30 	bl	8001208 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000da8:	1d3b      	adds	r3, r7, #4
 8000daa:	220c      	movs	r2, #12
 8000dac:	4619      	mov	r1, r3
 8000dae:	4807      	ldr	r0, [pc, #28]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000db0:	f004 fdae 	bl	8005910 <HAL_TIM_PWM_ConfigChannel>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000dba:	f000 fa25 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000dbe:	4803      	ldr	r0, [pc, #12]	; (8000dcc <MX_TIM4_Init+0xc0>)
 8000dc0:	f000 fcda 	bl	8001778 <HAL_TIM_MspPostInit>

}
 8000dc4:	bf00      	nop
 8000dc6:	3728      	adds	r7, #40	; 0x28
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	2000015c 	.word	0x2000015c
 8000dd0:	40000800 	.word	0x40000800

08000dd4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dda:	463b      	mov	r3, r7
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000de2:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <MX_TIM6_Init+0x64>)
 8000de4:	4a15      	ldr	r2, [pc, #84]	; (8000e3c <MX_TIM6_Init+0x68>)
 8000de6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8000de8:	4b13      	ldr	r3, [pc, #76]	; (8000e38 <MX_TIM6_Init+0x64>)
 8000dea:	2259      	movs	r2, #89	; 0x59
 8000dec:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dee:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <MX_TIM6_Init+0x64>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8000df4:	4b10      	ldr	r3, [pc, #64]	; (8000e38 <MX_TIM6_Init+0x64>)
 8000df6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000dfa:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dfc:	4b0e      	ldr	r3, [pc, #56]	; (8000e38 <MX_TIM6_Init+0x64>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000e02:	480d      	ldr	r0, [pc, #52]	; (8000e38 <MX_TIM6_Init+0x64>)
 8000e04:	f004 fb32 	bl	800546c <HAL_TIM_Base_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000e0e:	f000 f9fb 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e12:	2300      	movs	r3, #0
 8000e14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4806      	ldr	r0, [pc, #24]	; (8000e38 <MX_TIM6_Init+0x64>)
 8000e20:	f005 f8da 	bl	8005fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000e2a:	f000 f9ed 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000e2e:	bf00      	nop
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000298 	.word	0x20000298
 8000e3c:	40001000 	.word	0x40001000

08000e40 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e46:	463b      	mov	r3, r7
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000e4e:	4b15      	ldr	r3, [pc, #84]	; (8000ea4 <MX_TIM7_Init+0x64>)
 8000e50:	4a15      	ldr	r2, [pc, #84]	; (8000ea8 <MX_TIM7_Init+0x68>)
 8000e52:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8000e54:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <MX_TIM7_Init+0x64>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e5a:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <MX_TIM7_Init+0x64>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000e60:	4b10      	ldr	r3, [pc, #64]	; (8000ea4 <MX_TIM7_Init+0x64>)
 8000e62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e66:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e68:	4b0e      	ldr	r3, [pc, #56]	; (8000ea4 <MX_TIM7_Init+0x64>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000e6e:	480d      	ldr	r0, [pc, #52]	; (8000ea4 <MX_TIM7_Init+0x64>)
 8000e70:	f004 fafc 	bl	800546c <HAL_TIM_Base_Init>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000e7a:	f000 f9c5 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e82:	2300      	movs	r3, #0
 8000e84:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000e86:	463b      	mov	r3, r7
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4806      	ldr	r0, [pc, #24]	; (8000ea4 <MX_TIM7_Init+0x64>)
 8000e8c:	f005 f8a4 	bl	8005fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000e96:	f000 f9b7 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200003dc 	.word	0x200003dc
 8000ea8:	40001400 	.word	0x40001400

08000eac <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08c      	sub	sp, #48	; 0x30
 8000eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000eb2:	f107 030c 	add.w	r3, r7, #12
 8000eb6:	2224      	movs	r2, #36	; 0x24
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f006 fcc0 	bl	8007840 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ec0:	1d3b      	adds	r3, r7, #4
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000ec8:	4b22      	ldr	r3, [pc, #136]	; (8000f54 <MX_TIM8_Init+0xa8>)
 8000eca:	4a23      	ldr	r2, [pc, #140]	; (8000f58 <MX_TIM8_Init+0xac>)
 8000ecc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000ece:	4b21      	ldr	r3, [pc, #132]	; (8000f54 <MX_TIM8_Init+0xa8>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed4:	4b1f      	ldr	r3, [pc, #124]	; (8000f54 <MX_TIM8_Init+0xa8>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000eda:	4b1e      	ldr	r3, [pc, #120]	; (8000f54 <MX_TIM8_Init+0xa8>)
 8000edc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ee0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee2:	4b1c      	ldr	r3, [pc, #112]	; (8000f54 <MX_TIM8_Init+0xa8>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000ee8:	4b1a      	ldr	r3, [pc, #104]	; (8000f54 <MX_TIM8_Init+0xa8>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eee:	4b19      	ldr	r3, [pc, #100]	; (8000f54 <MX_TIM8_Init+0xa8>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000efc:	2301      	movs	r3, #1
 8000efe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000f00:	2300      	movs	r3, #0
 8000f02:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000f10:	2300      	movs	r3, #0
 8000f12:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000f14:	2300      	movs	r3, #0
 8000f16:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	480d      	ldr	r0, [pc, #52]	; (8000f54 <MX_TIM8_Init+0xa8>)
 8000f20:	f004 fb5c 	bl	80055dc <HAL_TIM_Encoder_Init>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8000f2a:	f000 f96d 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f32:	2300      	movs	r3, #0
 8000f34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4806      	ldr	r0, [pc, #24]	; (8000f54 <MX_TIM8_Init+0xa8>)
 8000f3c:	f005 f84c 	bl	8005fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8000f46:	f000 f95f 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000f4a:	bf00      	nop
 8000f4c:	3730      	adds	r7, #48	; 0x30
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	2000011c 	.word	0x2000011c
 8000f58:	40010400 	.word	0x40010400

08000f5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f60:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <MX_USART2_UART_Init+0x4c>)
 8000f62:	4a12      	ldr	r2, [pc, #72]	; (8000fac <MX_USART2_UART_Init+0x50>)
 8000f64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <MX_USART2_UART_Init+0x4c>)
 8000f68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <MX_USART2_UART_Init+0x4c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f74:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <MX_USART2_UART_Init+0x4c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <MX_USART2_UART_Init+0x4c>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f80:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <MX_USART2_UART_Init+0x4c>)
 8000f82:	220c      	movs	r2, #12
 8000f84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f86:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <MX_USART2_UART_Init+0x4c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <MX_USART2_UART_Init+0x4c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <MX_USART2_UART_Init+0x4c>)
 8000f94:	f005 f902 	bl	800619c <HAL_UART_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f9e:	f000 f933 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	2000039c 	.word	0x2000039c
 8000fac:	40004400 	.word	0x40004400

08000fb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	607b      	str	r3, [r7, #4]
 8000fba:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <MX_DMA_Init+0x3c>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	4a0b      	ldr	r2, [pc, #44]	; (8000fec <MX_DMA_Init+0x3c>)
 8000fc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc6:	4b09      	ldr	r3, [pc, #36]	; (8000fec <MX_DMA_Init+0x3c>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	2038      	movs	r0, #56	; 0x38
 8000fd8:	f001 faf3 	bl	80025c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000fdc:	2038      	movs	r0, #56	; 0x38
 8000fde:	f001 fb0c 	bl	80025fa <HAL_NVIC_EnableIRQ>

}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40023800 	.word	0x40023800

08000ff0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08c      	sub	sp, #48	; 0x30
 8000ff4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	609a      	str	r2, [r3, #8]
 8001002:	60da      	str	r2, [r3, #12]
 8001004:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	61bb      	str	r3, [r7, #24]
 800100a:	4b7a      	ldr	r3, [pc, #488]	; (80011f4 <MX_GPIO_Init+0x204>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	4a79      	ldr	r2, [pc, #484]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001010:	f043 0310 	orr.w	r3, r3, #16
 8001014:	6313      	str	r3, [r2, #48]	; 0x30
 8001016:	4b77      	ldr	r3, [pc, #476]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	f003 0310 	and.w	r3, r3, #16
 800101e:	61bb      	str	r3, [r7, #24]
 8001020:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	4b73      	ldr	r3, [pc, #460]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	4a72      	ldr	r2, [pc, #456]	; (80011f4 <MX_GPIO_Init+0x204>)
 800102c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001030:	6313      	str	r3, [r2, #48]	; 0x30
 8001032:	4b70      	ldr	r3, [pc, #448]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	613b      	str	r3, [r7, #16]
 8001042:	4b6c      	ldr	r3, [pc, #432]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	4a6b      	ldr	r2, [pc, #428]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	6313      	str	r3, [r2, #48]	; 0x30
 800104e:	4b69      	ldr	r3, [pc, #420]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	f003 0304 	and.w	r3, r3, #4
 8001056:	613b      	str	r3, [r7, #16]
 8001058:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	4b65      	ldr	r3, [pc, #404]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	4a64      	ldr	r2, [pc, #400]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6313      	str	r3, [r2, #48]	; 0x30
 800106a:	4b62      	ldr	r3, [pc, #392]	; (80011f4 <MX_GPIO_Init+0x204>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	4b5e      	ldr	r3, [pc, #376]	; (80011f4 <MX_GPIO_Init+0x204>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	4a5d      	ldr	r2, [pc, #372]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001080:	f043 0302 	orr.w	r3, r3, #2
 8001084:	6313      	str	r3, [r2, #48]	; 0x30
 8001086:	4b5b      	ldr	r3, [pc, #364]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	f003 0302 	and.w	r3, r3, #2
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	4b57      	ldr	r3, [pc, #348]	; (80011f4 <MX_GPIO_Init+0x204>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	4a56      	ldr	r2, [pc, #344]	; (80011f4 <MX_GPIO_Init+0x204>)
 800109c:	f043 0308 	orr.w	r3, r3, #8
 80010a0:	6313      	str	r3, [r2, #48]	; 0x30
 80010a2:	4b54      	ldr	r3, [pc, #336]	; (80011f4 <MX_GPIO_Init+0x204>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f003 0308 	and.w	r3, r3, #8
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80010b4:	4850      	ldr	r0, [pc, #320]	; (80011f8 <MX_GPIO_Init+0x208>)
 80010b6:	f001 ffeb 	bl	8003090 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80010c0:	484e      	ldr	r0, [pc, #312]	; (80011fc <MX_GPIO_Init+0x20c>)
 80010c2:	f001 ffe5 	bl	8003090 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 80010c6:	f240 5384 	movw	r3, #1412	; 0x584
 80010ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010cc:	2300      	movs	r3, #0
 80010ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010d4:	f107 031c 	add.w	r3, r7, #28
 80010d8:	4619      	mov	r1, r3
 80010da:	4849      	ldr	r0, [pc, #292]	; (8001200 <MX_GPIO_Init+0x210>)
 80010dc:	f001 fe16 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010e0:	2304      	movs	r3, #4
 80010e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e4:	2300      	movs	r3, #0
 80010e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ec:	f107 031c 	add.w	r3, r7, #28
 80010f0:	4619      	mov	r1, r3
 80010f2:	4844      	ldr	r0, [pc, #272]	; (8001204 <MX_GPIO_Init+0x214>)
 80010f4:	f001 fe0a 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD0 PD1 PD3
                           PD4 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3
 80010f8:	f240 139b 	movw	r3, #411	; 0x19b
 80010fc:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010fe:	2300      	movs	r3, #0
 8001100:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001106:	f107 031c 	add.w	r3, r7, #28
 800110a:	4619      	mov	r1, r3
 800110c:	483a      	ldr	r0, [pc, #232]	; (80011f8 <MX_GPIO_Init+0x208>)
 800110e:	f001 fdfd 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001112:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001116:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001118:	2301      	movs	r3, #1
 800111a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001120:	2300      	movs	r3, #0
 8001122:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001124:	f107 031c 	add.w	r3, r7, #28
 8001128:	4619      	mov	r1, r3
 800112a:	4833      	ldr	r0, [pc, #204]	; (80011f8 <MX_GPIO_Init+0x208>)
 800112c:	f001 fdee 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001130:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001134:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001136:	2301      	movs	r3, #1
 8001138:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	2300      	movs	r3, #0
 8001140:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001142:	f107 031c 	add.w	r3, r7, #28
 8001146:	4619      	mov	r1, r3
 8001148:	482c      	ldr	r0, [pc, #176]	; (80011fc <MX_GPIO_Init+0x20c>)
 800114a:	f001 fddf 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800114e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001152:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001154:	2300      	movs	r3, #0
 8001156:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115c:	f107 031c 	add.w	r3, r7, #28
 8001160:	4619      	mov	r1, r3
 8001162:	4826      	ldr	r0, [pc, #152]	; (80011fc <MX_GPIO_Init+0x20c>)
 8001164:	f001 fdd2 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001168:	2330      	movs	r3, #48	; 0x30
 800116a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116c:	2302      	movs	r3, #2
 800116e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001174:	2300      	movs	r3, #0
 8001176:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001178:	2302      	movs	r3, #2
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	4619      	mov	r1, r3
 8001182:	4820      	ldr	r0, [pc, #128]	; (8001204 <MX_GPIO_Init+0x214>)
 8001184:	f001 fdc2 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001188:	23c0      	movs	r3, #192	; 0xc0
 800118a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800118c:	2312      	movs	r3, #18
 800118e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001190:	2301      	movs	r3, #1
 8001192:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001194:	2303      	movs	r3, #3
 8001196:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001198:	2304      	movs	r3, #4
 800119a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800119c:	f107 031c 	add.w	r3, r7, #28
 80011a0:	4619      	mov	r1, r3
 80011a2:	4818      	ldr	r0, [pc, #96]	; (8001204 <MX_GPIO_Init+0x214>)
 80011a4:	f001 fdb2 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ae:	2302      	movs	r3, #2
 80011b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80011ba:	2303      	movs	r3, #3
 80011bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	4619      	mov	r1, r3
 80011c4:	480f      	ldr	r0, [pc, #60]	; (8001204 <MX_GPIO_Init+0x214>)
 80011c6:	f001 fda1 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d0:	2302      	movs	r3, #2
 80011d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d8:	2300      	movs	r3, #0
 80011da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80011dc:	2303      	movs	r3, #3
 80011de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e0:	f107 031c 	add.w	r3, r7, #28
 80011e4:	4619      	mov	r1, r3
 80011e6:	4807      	ldr	r0, [pc, #28]	; (8001204 <MX_GPIO_Init+0x214>)
 80011e8:	f001 fd90 	bl	8002d0c <HAL_GPIO_Init>

}
 80011ec:	bf00      	nop
 80011ee:	3730      	adds	r7, #48	; 0x30
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40023800 	.word	0x40023800
 80011f8:	40020c00 	.word	0x40020c00
 80011fc:	40020000 	.word	0x40020000
 8001200:	40021000 	.word	0x40021000
 8001204:	40020400 	.word	0x40020400

08001208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800120e:	e7fe      	b.n	800120e <Error_Handler+0x6>

08001210 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]
 800121a:	4b10      	ldr	r3, [pc, #64]	; (800125c <HAL_MspInit+0x4c>)
 800121c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800121e:	4a0f      	ldr	r2, [pc, #60]	; (800125c <HAL_MspInit+0x4c>)
 8001220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001224:	6453      	str	r3, [r2, #68]	; 0x44
 8001226:	4b0d      	ldr	r3, [pc, #52]	; (800125c <HAL_MspInit+0x4c>)
 8001228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	603b      	str	r3, [r7, #0]
 8001236:	4b09      	ldr	r3, [pc, #36]	; (800125c <HAL_MspInit+0x4c>)
 8001238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123a:	4a08      	ldr	r2, [pc, #32]	; (800125c <HAL_MspInit+0x4c>)
 800123c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001240:	6413      	str	r3, [r2, #64]	; 0x40
 8001242:	4b06      	ldr	r3, [pc, #24]	; (800125c <HAL_MspInit+0x4c>)
 8001244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40023800 	.word	0x40023800

08001260 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08c      	sub	sp, #48	; 0x30
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 031c 	add.w	r3, r7, #28
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a49      	ldr	r2, [pc, #292]	; (80013a4 <HAL_ADC_MspInit+0x144>)
 800127e:	4293      	cmp	r3, r2
 8001280:	f040 808c 	bne.w	800139c <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001284:	2300      	movs	r3, #0
 8001286:	61bb      	str	r3, [r7, #24]
 8001288:	4b47      	ldr	r3, [pc, #284]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 800128a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128c:	4a46      	ldr	r2, [pc, #280]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 800128e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001292:	6453      	str	r3, [r2, #68]	; 0x44
 8001294:	4b44      	ldr	r3, [pc, #272]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 8001296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800129c:	61bb      	str	r3, [r7, #24]
 800129e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
 80012a4:	4b40      	ldr	r3, [pc, #256]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 80012a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a8:	4a3f      	ldr	r2, [pc, #252]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 80012aa:	f043 0304 	orr.w	r3, r3, #4
 80012ae:	6313      	str	r3, [r2, #48]	; 0x30
 80012b0:	4b3d      	ldr	r3, [pc, #244]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 80012b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b4:	f003 0304 	and.w	r3, r3, #4
 80012b8:	617b      	str	r3, [r7, #20]
 80012ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
 80012c0:	4b39      	ldr	r3, [pc, #228]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 80012c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c4:	4a38      	ldr	r2, [pc, #224]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	6313      	str	r3, [r2, #48]	; 0x30
 80012cc:	4b36      	ldr	r3, [pc, #216]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 80012ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	4b32      	ldr	r3, [pc, #200]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e0:	4a31      	ldr	r2, [pc, #196]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 80012e2:	f043 0302 	orr.w	r3, r3, #2
 80012e6:	6313      	str	r3, [r2, #48]	; 0x30
 80012e8:	4b2f      	ldr	r3, [pc, #188]	; (80013a8 <HAL_ADC_MspInit+0x148>)
 80012ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ec:	f003 0302 	and.w	r3, r3, #2
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80012f4:	230f      	movs	r3, #15
 80012f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012f8:	2303      	movs	r3, #3
 80012fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001300:	f107 031c 	add.w	r3, r7, #28
 8001304:	4619      	mov	r1, r3
 8001306:	4829      	ldr	r0, [pc, #164]	; (80013ac <HAL_ADC_MspInit+0x14c>)
 8001308:	f001 fd00 	bl	8002d0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800130c:	23ff      	movs	r3, #255	; 0xff
 800130e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001310:	2303      	movs	r3, #3
 8001312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001318:	f107 031c 	add.w	r3, r7, #28
 800131c:	4619      	mov	r1, r3
 800131e:	4824      	ldr	r0, [pc, #144]	; (80013b0 <HAL_ADC_MspInit+0x150>)
 8001320:	f001 fcf4 	bl	8002d0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001324:	2303      	movs	r3, #3
 8001326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001328:	2303      	movs	r3, #3
 800132a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001330:	f107 031c 	add.w	r3, r7, #28
 8001334:	4619      	mov	r1, r3
 8001336:	481f      	ldr	r0, [pc, #124]	; (80013b4 <HAL_ADC_MspInit+0x154>)
 8001338:	f001 fce8 	bl	8002d0c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800133c:	4b1e      	ldr	r3, [pc, #120]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 800133e:	4a1f      	ldr	r2, [pc, #124]	; (80013bc <HAL_ADC_MspInit+0x15c>)
 8001340:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001342:	4b1d      	ldr	r3, [pc, #116]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 8001344:	2200      	movs	r2, #0
 8001346:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001348:	4b1b      	ldr	r3, [pc, #108]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800134e:	4b1a      	ldr	r3, [pc, #104]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 8001350:	2200      	movs	r2, #0
 8001352:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001354:	4b18      	ldr	r3, [pc, #96]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 8001356:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800135a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800135c:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 800135e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001362:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001364:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 8001366:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800136a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 800136e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001372:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001374:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 8001376:	2200      	movs	r2, #0
 8001378:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800137a:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 800137c:	2200      	movs	r2, #0
 800137e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001380:	480d      	ldr	r0, [pc, #52]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 8001382:	f001 f955 	bl	8002630 <HAL_DMA_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 800138c:	f7ff ff3c 	bl	8001208 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4a09      	ldr	r2, [pc, #36]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 8001394:	639a      	str	r2, [r3, #56]	; 0x38
 8001396:	4a08      	ldr	r2, [pc, #32]	; (80013b8 <HAL_ADC_MspInit+0x158>)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800139c:	bf00      	nop
 800139e:	3730      	adds	r7, #48	; 0x30
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40012000 	.word	0x40012000
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40020800 	.word	0x40020800
 80013b0:	40020000 	.word	0x40020000
 80013b4:	40020400 	.word	0x40020400
 80013b8:	20000238 	.word	0x20000238
 80013bc:	40026410 	.word	0x40026410

080013c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a19      	ldr	r2, [pc, #100]	; (8001444 <HAL_I2C_MspInit+0x84>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d12c      	bne.n	800143c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <HAL_I2C_MspInit+0x88>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a17      	ldr	r2, [pc, #92]	; (8001448 <HAL_I2C_MspInit+0x88>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b15      	ldr	r3, [pc, #84]	; (8001448 <HAL_I2C_MspInit+0x88>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013fe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001404:	2312      	movs	r3, #18
 8001406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001408:	2301      	movs	r3, #1
 800140a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140c:	2303      	movs	r3, #3
 800140e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001410:	2304      	movs	r3, #4
 8001412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4619      	mov	r1, r3
 800141a:	480c      	ldr	r0, [pc, #48]	; (800144c <HAL_I2C_MspInit+0x8c>)
 800141c:	f001 fc76 	bl	8002d0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	4b08      	ldr	r3, [pc, #32]	; (8001448 <HAL_I2C_MspInit+0x88>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001428:	4a07      	ldr	r2, [pc, #28]	; (8001448 <HAL_I2C_MspInit+0x88>)
 800142a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800142e:	6413      	str	r3, [r2, #64]	; 0x40
 8001430:	4b05      	ldr	r3, [pc, #20]	; (8001448 <HAL_I2C_MspInit+0x88>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001434:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800143c:	bf00      	nop
 800143e:	3728      	adds	r7, #40	; 0x28
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40005800 	.word	0x40005800
 8001448:	40023800 	.word	0x40023800
 800144c:	40020400 	.word	0x40020400

08001450 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	; 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a28      	ldr	r2, [pc, #160]	; (8001510 <HAL_SD_MspInit+0xc0>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d14a      	bne.n	8001508 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
 8001476:	4b27      	ldr	r3, [pc, #156]	; (8001514 <HAL_SD_MspInit+0xc4>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147a:	4a26      	ldr	r2, [pc, #152]	; (8001514 <HAL_SD_MspInit+0xc4>)
 800147c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001480:	6453      	str	r3, [r2, #68]	; 0x44
 8001482:	4b24      	ldr	r3, [pc, #144]	; (8001514 <HAL_SD_MspInit+0xc4>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	4b20      	ldr	r3, [pc, #128]	; (8001514 <HAL_SD_MspInit+0xc4>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	4a1f      	ldr	r2, [pc, #124]	; (8001514 <HAL_SD_MspInit+0xc4>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	6313      	str	r3, [r2, #48]	; 0x30
 800149e:	4b1d      	ldr	r3, [pc, #116]	; (8001514 <HAL_SD_MspInit+0xc4>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
 80014ae:	4b19      	ldr	r3, [pc, #100]	; (8001514 <HAL_SD_MspInit+0xc4>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	4a18      	ldr	r2, [pc, #96]	; (8001514 <HAL_SD_MspInit+0xc4>)
 80014b4:	f043 0308 	orr.w	r3, r3, #8
 80014b8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ba:	4b16      	ldr	r3, [pc, #88]	; (8001514 <HAL_SD_MspInit+0xc4>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	f003 0308 	and.w	r3, r3, #8
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80014c6:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80014ca:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014cc:	2302      	movs	r3, #2
 80014ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d4:	2303      	movs	r3, #3
 80014d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80014d8:	230c      	movs	r3, #12
 80014da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	4619      	mov	r1, r3
 80014e2:	480d      	ldr	r0, [pc, #52]	; (8001518 <HAL_SD_MspInit+0xc8>)
 80014e4:	f001 fc12 	bl	8002d0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014e8:	2304      	movs	r3, #4
 80014ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2302      	movs	r3, #2
 80014ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f4:	2303      	movs	r3, #3
 80014f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80014f8:	230c      	movs	r3, #12
 80014fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	4806      	ldr	r0, [pc, #24]	; (800151c <HAL_SD_MspInit+0xcc>)
 8001504:	f001 fc02 	bl	8002d0c <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001508:	bf00      	nop
 800150a:	3728      	adds	r7, #40	; 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40012c00 	.word	0x40012c00
 8001514:	40023800 	.word	0x40023800
 8001518:	40020800 	.word	0x40020800
 800151c:	40020c00 	.word	0x40020c00

08001520 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b08a      	sub	sp, #40	; 0x28
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	605a      	str	r2, [r3, #4]
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a19      	ldr	r2, [pc, #100]	; (80015a4 <HAL_SPI_MspInit+0x84>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d12c      	bne.n	800159c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	613b      	str	r3, [r7, #16]
 8001546:	4b18      	ldr	r3, [pc, #96]	; (80015a8 <HAL_SPI_MspInit+0x88>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154a:	4a17      	ldr	r2, [pc, #92]	; (80015a8 <HAL_SPI_MspInit+0x88>)
 800154c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001550:	6413      	str	r3, [r2, #64]	; 0x40
 8001552:	4b15      	ldr	r3, [pc, #84]	; (80015a8 <HAL_SPI_MspInit+0x88>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800155a:	613b      	str	r3, [r7, #16]
 800155c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <HAL_SPI_MspInit+0x88>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	4a10      	ldr	r2, [pc, #64]	; (80015a8 <HAL_SPI_MspInit+0x88>)
 8001568:	f043 0302 	orr.w	r3, r3, #2
 800156c:	6313      	str	r3, [r2, #48]	; 0x30
 800156e:	4b0e      	ldr	r3, [pc, #56]	; (80015a8 <HAL_SPI_MspInit+0x88>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800157a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800157e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001580:	2302      	movs	r3, #2
 8001582:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001588:	2303      	movs	r3, #3
 800158a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800158c:	2305      	movs	r3, #5
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	4619      	mov	r1, r3
 8001596:	4805      	ldr	r0, [pc, #20]	; (80015ac <HAL_SPI_MspInit+0x8c>)
 8001598:	f001 fbb8 	bl	8002d0c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800159c:	bf00      	nop
 800159e:	3728      	adds	r7, #40	; 0x28
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40003800 	.word	0x40003800
 80015a8:	40023800 	.word	0x40023800
 80015ac:	40020400 	.word	0x40020400

080015b0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08a      	sub	sp, #40	; 0x28
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a23      	ldr	r2, [pc, #140]	; (800165c <HAL_TIM_PWM_MspInit+0xac>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d12d      	bne.n	800162e <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	4b22      	ldr	r3, [pc, #136]	; (8001660 <HAL_TIM_PWM_MspInit+0xb0>)
 80015d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015da:	4a21      	ldr	r2, [pc, #132]	; (8001660 <HAL_TIM_PWM_MspInit+0xb0>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6453      	str	r3, [r2, #68]	; 0x44
 80015e2:	4b1f      	ldr	r3, [pc, #124]	; (8001660 <HAL_TIM_PWM_MspInit+0xb0>)
 80015e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	4b1b      	ldr	r3, [pc, #108]	; (8001660 <HAL_TIM_PWM_MspInit+0xb0>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	4a1a      	ldr	r2, [pc, #104]	; (8001660 <HAL_TIM_PWM_MspInit+0xb0>)
 80015f8:	f043 0310 	orr.w	r3, r3, #16
 80015fc:	6313      	str	r3, [r2, #48]	; 0x30
 80015fe:	4b18      	ldr	r3, [pc, #96]	; (8001660 <HAL_TIM_PWM_MspInit+0xb0>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	f003 0310 	and.w	r3, r3, #16
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800160a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800160e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001610:	2302      	movs	r3, #2
 8001612:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001618:	2300      	movs	r3, #0
 800161a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800161c:	2301      	movs	r3, #1
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	480f      	ldr	r0, [pc, #60]	; (8001664 <HAL_TIM_PWM_MspInit+0xb4>)
 8001628:	f001 fb70 	bl	8002d0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800162c:	e012      	b.n	8001654 <HAL_TIM_PWM_MspInit+0xa4>
  else if(htim_pwm->Instance==TIM4)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a0d      	ldr	r2, [pc, #52]	; (8001668 <HAL_TIM_PWM_MspInit+0xb8>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d10d      	bne.n	8001654 <HAL_TIM_PWM_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	4b08      	ldr	r3, [pc, #32]	; (8001660 <HAL_TIM_PWM_MspInit+0xb0>)
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	4a07      	ldr	r2, [pc, #28]	; (8001660 <HAL_TIM_PWM_MspInit+0xb0>)
 8001642:	f043 0304 	orr.w	r3, r3, #4
 8001646:	6413      	str	r3, [r2, #64]	; 0x40
 8001648:	4b05      	ldr	r3, [pc, #20]	; (8001660 <HAL_TIM_PWM_MspInit+0xb0>)
 800164a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
}
 8001654:	bf00      	nop
 8001656:	3728      	adds	r7, #40	; 0x28
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40010000 	.word	0x40010000
 8001660:	40023800 	.word	0x40023800
 8001664:	40021000 	.word	0x40021000
 8001668:	40000800 	.word	0x40000800

0800166c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a18      	ldr	r2, [pc, #96]	; (80016dc <HAL_TIM_Base_MspInit+0x70>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d116      	bne.n	80016ac <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	4b17      	ldr	r3, [pc, #92]	; (80016e0 <HAL_TIM_Base_MspInit+0x74>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	4a16      	ldr	r2, [pc, #88]	; (80016e0 <HAL_TIM_Base_MspInit+0x74>)
 8001688:	f043 0310 	orr.w	r3, r3, #16
 800168c:	6413      	str	r3, [r2, #64]	; 0x40
 800168e:	4b14      	ldr	r3, [pc, #80]	; (80016e0 <HAL_TIM_Base_MspInit+0x74>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	f003 0310 	and.w	r3, r3, #16
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2100      	movs	r1, #0
 800169e:	2036      	movs	r0, #54	; 0x36
 80016a0:	f000 ff8f 	bl	80025c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016a4:	2036      	movs	r0, #54	; 0x36
 80016a6:	f000 ffa8 	bl	80025fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80016aa:	e012      	b.n	80016d2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM7)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a0c      	ldr	r2, [pc, #48]	; (80016e4 <HAL_TIM_Base_MspInit+0x78>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d10d      	bne.n	80016d2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	60bb      	str	r3, [r7, #8]
 80016ba:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <HAL_TIM_Base_MspInit+0x74>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	4a08      	ldr	r2, [pc, #32]	; (80016e0 <HAL_TIM_Base_MspInit+0x74>)
 80016c0:	f043 0320 	orr.w	r3, r3, #32
 80016c4:	6413      	str	r3, [r2, #64]	; 0x40
 80016c6:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <HAL_TIM_Base_MspInit+0x74>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	f003 0320 	and.w	r3, r3, #32
 80016ce:	60bb      	str	r3, [r7, #8]
 80016d0:	68bb      	ldr	r3, [r7, #8]
}
 80016d2:	bf00      	nop
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40001000 	.word	0x40001000
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40001400 	.word	0x40001400

080016e8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	; 0x28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a19      	ldr	r2, [pc, #100]	; (800176c <HAL_TIM_Encoder_MspInit+0x84>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d12b      	bne.n	8001762 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
 800170e:	4b18      	ldr	r3, [pc, #96]	; (8001770 <HAL_TIM_Encoder_MspInit+0x88>)
 8001710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001712:	4a17      	ldr	r2, [pc, #92]	; (8001770 <HAL_TIM_Encoder_MspInit+0x88>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	6453      	str	r3, [r2, #68]	; 0x44
 800171a:	4b15      	ldr	r3, [pc, #84]	; (8001770 <HAL_TIM_Encoder_MspInit+0x88>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	4b11      	ldr	r3, [pc, #68]	; (8001770 <HAL_TIM_Encoder_MspInit+0x88>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a10      	ldr	r2, [pc, #64]	; (8001770 <HAL_TIM_Encoder_MspInit+0x88>)
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <HAL_TIM_Encoder_MspInit+0x88>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001742:	23c0      	movs	r3, #192	; 0xc0
 8001744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	2302      	movs	r3, #2
 8001748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174e:	2300      	movs	r3, #0
 8001750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001752:	2303      	movs	r3, #3
 8001754:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001756:	f107 0314 	add.w	r3, r7, #20
 800175a:	4619      	mov	r1, r3
 800175c:	4805      	ldr	r0, [pc, #20]	; (8001774 <HAL_TIM_Encoder_MspInit+0x8c>)
 800175e:	f001 fad5 	bl	8002d0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001762:	bf00      	nop
 8001764:	3728      	adds	r7, #40	; 0x28
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40010400 	.word	0x40010400
 8001770:	40023800 	.word	0x40023800
 8001774:	40020800 	.word	0x40020800

08001778 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08a      	sub	sp, #40	; 0x28
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a25      	ldr	r2, [pc, #148]	; (800182c <HAL_TIM_MspPostInit+0xb4>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d11f      	bne.n	80017da <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	613b      	str	r3, [r7, #16]
 800179e:	4b24      	ldr	r3, [pc, #144]	; (8001830 <HAL_TIM_MspPostInit+0xb8>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a23      	ldr	r2, [pc, #140]	; (8001830 <HAL_TIM_MspPostInit+0xb8>)
 80017a4:	f043 0310 	orr.w	r3, r3, #16
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b21      	ldr	r3, [pc, #132]	; (8001830 <HAL_TIM_MspPostInit+0xb8>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0310 	and.w	r3, r3, #16
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80017b6:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80017ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c4:	2300      	movs	r3, #0
 80017c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017c8:	2301      	movs	r3, #1
 80017ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	4818      	ldr	r0, [pc, #96]	; (8001834 <HAL_TIM_MspPostInit+0xbc>)
 80017d4:	f001 fa9a 	bl	8002d0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80017d8:	e023      	b.n	8001822 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM4)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a16      	ldr	r2, [pc, #88]	; (8001838 <HAL_TIM_MspPostInit+0xc0>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d11e      	bne.n	8001822 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	4b11      	ldr	r3, [pc, #68]	; (8001830 <HAL_TIM_MspPostInit+0xb8>)
 80017ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ec:	4a10      	ldr	r2, [pc, #64]	; (8001830 <HAL_TIM_MspPostInit+0xb8>)
 80017ee:	f043 0308 	orr.w	r3, r3, #8
 80017f2:	6313      	str	r3, [r2, #48]	; 0x30
 80017f4:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <HAL_TIM_MspPostInit+0xb8>)
 80017f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f8:	f003 0308 	and.w	r3, r3, #8
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001800:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180e:	2300      	movs	r3, #0
 8001810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001812:	2302      	movs	r3, #2
 8001814:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	4619      	mov	r1, r3
 800181c:	4807      	ldr	r0, [pc, #28]	; (800183c <HAL_TIM_MspPostInit+0xc4>)
 800181e:	f001 fa75 	bl	8002d0c <HAL_GPIO_Init>
}
 8001822:	bf00      	nop
 8001824:	3728      	adds	r7, #40	; 0x28
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40010000 	.word	0x40010000
 8001830:	40023800 	.word	0x40023800
 8001834:	40021000 	.word	0x40021000
 8001838:	40000800 	.word	0x40000800
 800183c:	40020c00 	.word	0x40020c00

08001840 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a19      	ldr	r2, [pc, #100]	; (80018c4 <HAL_UART_MspInit+0x84>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d12b      	bne.n	80018ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	4b18      	ldr	r3, [pc, #96]	; (80018c8 <HAL_UART_MspInit+0x88>)
 8001868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186a:	4a17      	ldr	r2, [pc, #92]	; (80018c8 <HAL_UART_MspInit+0x88>)
 800186c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001870:	6413      	str	r3, [r2, #64]	; 0x40
 8001872:	4b15      	ldr	r3, [pc, #84]	; (80018c8 <HAL_UART_MspInit+0x88>)
 8001874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	60fb      	str	r3, [r7, #12]
 8001882:	4b11      	ldr	r3, [pc, #68]	; (80018c8 <HAL_UART_MspInit+0x88>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a10      	ldr	r2, [pc, #64]	; (80018c8 <HAL_UART_MspInit+0x88>)
 8001888:	f043 0308 	orr.w	r3, r3, #8
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b0e      	ldr	r3, [pc, #56]	; (80018c8 <HAL_UART_MspInit+0x88>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0308 	and.w	r3, r3, #8
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800189a:	2360      	movs	r3, #96	; 0x60
 800189c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189e:	2302      	movs	r3, #2
 80018a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a6:	2303      	movs	r3, #3
 80018a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018aa:	2307      	movs	r3, #7
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ae:	f107 0314 	add.w	r3, r7, #20
 80018b2:	4619      	mov	r1, r3
 80018b4:	4805      	ldr	r0, [pc, #20]	; (80018cc <HAL_UART_MspInit+0x8c>)
 80018b6:	f001 fa29 	bl	8002d0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018ba:	bf00      	nop
 80018bc:	3728      	adds	r7, #40	; 0x28
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40004400 	.word	0x40004400
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40020c00 	.word	0x40020c00

080018d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018d4:	e7fe      	b.n	80018d4 <NMI_Handler+0x4>

080018d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d6:	b480      	push	{r7}
 80018d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018da:	e7fe      	b.n	80018da <HardFault_Handler+0x4>

080018dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e0:	e7fe      	b.n	80018e0 <MemManage_Handler+0x4>

080018e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e6:	e7fe      	b.n	80018e6 <BusFault_Handler+0x4>

080018e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ec:	e7fe      	b.n	80018ec <UsageFault_Handler+0x4>

080018ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018ee:	b480      	push	{r7}
 80018f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800191c:	f000 f930 	bl	8001b80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}

08001924 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001928:	4802      	ldr	r0, [pc, #8]	; (8001934 <TIM6_DAC_IRQHandler+0x10>)
 800192a:	f003 fee9 	bl	8005700 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000298 	.word	0x20000298

08001938 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800193c:	4802      	ldr	r0, [pc, #8]	; (8001948 <DMA2_Stream0_IRQHandler+0x10>)
 800193e:	f000 ff7d 	bl	800283c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000238 	.word	0x20000238

0800194c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001958:	2300      	movs	r3, #0
 800195a:	617b      	str	r3, [r7, #20]
 800195c:	e00a      	b.n	8001974 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800195e:	f3af 8000 	nop.w
 8001962:	4601      	mov	r1, r0
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	1c5a      	adds	r2, r3, #1
 8001968:	60ba      	str	r2, [r7, #8]
 800196a:	b2ca      	uxtb	r2, r1
 800196c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	3301      	adds	r3, #1
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	697a      	ldr	r2, [r7, #20]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	429a      	cmp	r2, r3
 800197a:	dbf0      	blt.n	800195e <_read+0x12>
	}

return len;
 800197c:	687b      	ldr	r3, [r7, #4]
}
 800197e:	4618      	mov	r0, r3
 8001980:	3718      	adds	r7, #24
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001986:	b480      	push	{r7}
 8001988:	b083      	sub	sp, #12
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
	return -1;
 800198e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001992:	4618      	mov	r0, r3
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
 80019a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019ae:	605a      	str	r2, [r3, #4]
	return 0;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <_isatty>:

int _isatty(int file)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
	return 1;
 80019c6:	2301      	movs	r3, #1
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
	return 0;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3714      	adds	r7, #20
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
	...

080019f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019f8:	4a14      	ldr	r2, [pc, #80]	; (8001a4c <_sbrk+0x5c>)
 80019fa:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <_sbrk+0x60>)
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a04:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <_sbrk+0x64>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <_sbrk+0x64>)
 8001a0e:	4a12      	ldr	r2, [pc, #72]	; (8001a58 <_sbrk+0x68>)
 8001a10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <_sbrk+0x64>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d207      	bcs.n	8001a30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a20:	f005 fee4 	bl	80077ec <__errno>
 8001a24:	4602      	mov	r2, r0
 8001a26:	230c      	movs	r3, #12
 8001a28:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2e:	e009      	b.n	8001a44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a30:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <_sbrk+0x64>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a36:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <_sbrk+0x64>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	4a05      	ldr	r2, [pc, #20]	; (8001a54 <_sbrk+0x64>)
 8001a40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a42:	68fb      	ldr	r3, [r7, #12]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3718      	adds	r7, #24
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20050000 	.word	0x20050000
 8001a50:	00000400 	.word	0x00000400
 8001a54:	2000008c 	.word	0x2000008c
 8001a58:	20000890 	.word	0x20000890

08001a5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a60:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <SystemInit+0x28>)
 8001a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a66:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <SystemInit+0x28>)
 8001a68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a70:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <SystemInit+0x28>)
 8001a72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a76:	609a      	str	r2, [r3, #8]
#endif
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	e000ed00 	.word	0xe000ed00

08001a88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ac0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a8e:	e003      	b.n	8001a98 <LoopCopyDataInit>

08001a90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a90:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a96:	3104      	adds	r1, #4

08001a98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a98:	480b      	ldr	r0, [pc, #44]	; (8001ac8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a9a:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001aa0:	d3f6      	bcc.n	8001a90 <CopyDataInit>
  ldr  r2, =_sbss
 8001aa2:	4a0b      	ldr	r2, [pc, #44]	; (8001ad0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001aa4:	e002      	b.n	8001aac <LoopFillZerobss>

08001aa6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001aa6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001aa8:	f842 3b04 	str.w	r3, [r2], #4

08001aac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001aae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ab0:	d3f9      	bcc.n	8001aa6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ab2:	f7ff ffd3 	bl	8001a5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ab6:	f005 fe9f 	bl	80077f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aba:	f7fe fdc7 	bl	800064c <main>
  bx  lr    
 8001abe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ac0:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8001ac4:	08008728 	.word	0x08008728
  ldr  r0, =_sdata
 8001ac8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001acc:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001ad0:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001ad4:	2000088c 	.word	0x2000088c

08001ad8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ad8:	e7fe      	b.n	8001ad8 <ADC_IRQHandler>
	...

08001adc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ae0:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <HAL_Init+0x40>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a0d      	ldr	r2, [pc, #52]	; (8001b1c <HAL_Init+0x40>)
 8001ae6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001aec:	4b0b      	ldr	r3, [pc, #44]	; (8001b1c <HAL_Init+0x40>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <HAL_Init+0x40>)
 8001af2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001af6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001af8:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <HAL_Init+0x40>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a07      	ldr	r2, [pc, #28]	; (8001b1c <HAL_Init+0x40>)
 8001afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b04:	2003      	movs	r0, #3
 8001b06:	f000 fd51 	bl	80025ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f000 f808 	bl	8001b20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b10:	f7ff fb7e 	bl	8001210 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40023c00 	.word	0x40023c00

08001b20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b28:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <HAL_InitTick+0x54>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <HAL_InitTick+0x58>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	4619      	mov	r1, r3
 8001b32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 fd69 	bl	8002616 <HAL_SYSTICK_Config>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e00e      	b.n	8001b6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b0f      	cmp	r3, #15
 8001b52:	d80a      	bhi.n	8001b6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b54:	2200      	movs	r2, #0
 8001b56:	6879      	ldr	r1, [r7, #4]
 8001b58:	f04f 30ff 	mov.w	r0, #4294967295
 8001b5c:	f000 fd31 	bl	80025c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b60:	4a06      	ldr	r2, [pc, #24]	; (8001b7c <HAL_InitTick+0x5c>)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b66:	2300      	movs	r3, #0
 8001b68:	e000      	b.n	8001b6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20000000 	.word	0x20000000
 8001b78:	20000008 	.word	0x20000008
 8001b7c:	20000004 	.word	0x20000004

08001b80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b84:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <HAL_IncTick+0x20>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	4b06      	ldr	r3, [pc, #24]	; (8001ba4 <HAL_IncTick+0x24>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4413      	add	r3, r2
 8001b90:	4a04      	ldr	r2, [pc, #16]	; (8001ba4 <HAL_IncTick+0x24>)
 8001b92:	6013      	str	r3, [r2, #0]
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	20000008 	.word	0x20000008
 8001ba4:	2000041c 	.word	0x2000041c

08001ba8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return uwTick;
 8001bac:	4b03      	ldr	r3, [pc, #12]	; (8001bbc <HAL_GetTick+0x14>)
 8001bae:	681b      	ldr	r3, [r3, #0]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	2000041c 	.word	0x2000041c

08001bc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bc8:	f7ff ffee 	bl	8001ba8 <HAL_GetTick>
 8001bcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bd8:	d005      	beq.n	8001be6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bda:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <HAL_Delay+0x40>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	461a      	mov	r2, r3
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4413      	add	r3, r2
 8001be4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001be6:	bf00      	nop
 8001be8:	f7ff ffde 	bl	8001ba8 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	68fa      	ldr	r2, [r7, #12]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d8f7      	bhi.n	8001be8 <HAL_Delay+0x28>
  {
  }
}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000008 	.word	0x20000008

08001c04 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d101      	bne.n	8001c1a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e033      	b.n	8001c82 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d109      	bne.n	8001c36 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff fb1c 	bl	8001260 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d118      	bne.n	8001c74 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c4a:	f023 0302 	bic.w	r3, r3, #2
 8001c4e:	f043 0202 	orr.w	r2, r3, #2
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f000 fa5a 	bl	8002110 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c66:	f023 0303 	bic.w	r3, r3, #3
 8001c6a:	f043 0201 	orr.w	r2, r3, #1
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	641a      	str	r2, [r3, #64]	; 0x40
 8001c72:	e001      	b.n	8001c78 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d101      	bne.n	8001caa <HAL_ADC_Start_DMA+0x1e>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	e0cc      	b.n	8001e44 <HAL_ADC_Start_DMA+0x1b8>
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2201      	movs	r2, #1
 8001cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d018      	beq.n	8001cf2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0201 	orr.w	r2, r2, #1
 8001cce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cd0:	4b5e      	ldr	r3, [pc, #376]	; (8001e4c <HAL_ADC_Start_DMA+0x1c0>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a5e      	ldr	r2, [pc, #376]	; (8001e50 <HAL_ADC_Start_DMA+0x1c4>)
 8001cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cda:	0c9a      	lsrs	r2, r3, #18
 8001cdc:	4613      	mov	r3, r2
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	4413      	add	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001ce4:	e002      	b.n	8001cec <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f9      	bne.n	8001ce6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	f040 80a0 	bne.w	8001e42 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d0a:	f023 0301 	bic.w	r3, r3, #1
 8001d0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d007      	beq.n	8001d34 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d28:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d2c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d40:	d106      	bne.n	8001d50 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d46:	f023 0206 	bic.w	r2, r3, #6
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	645a      	str	r2, [r3, #68]	; 0x44
 8001d4e:	e002      	b.n	8001d56 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2200      	movs	r2, #0
 8001d54:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d5e:	4b3d      	ldr	r3, [pc, #244]	; (8001e54 <HAL_ADC_Start_DMA+0x1c8>)
 8001d60:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d66:	4a3c      	ldr	r2, [pc, #240]	; (8001e58 <HAL_ADC_Start_DMA+0x1cc>)
 8001d68:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d6e:	4a3b      	ldr	r2, [pc, #236]	; (8001e5c <HAL_ADC_Start_DMA+0x1d0>)
 8001d70:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d76:	4a3a      	ldr	r2, [pc, #232]	; (8001e60 <HAL_ADC_Start_DMA+0x1d4>)
 8001d78:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001d82:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	685a      	ldr	r2, [r3, #4]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001d92:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001da2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	334c      	adds	r3, #76	; 0x4c
 8001dae:	4619      	mov	r1, r3
 8001db0:	68ba      	ldr	r2, [r7, #8]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f000 fcea 	bl	800278c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 031f 	and.w	r3, r3, #31
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d12a      	bne.n	8001e1a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a26      	ldr	r2, [pc, #152]	; (8001e64 <HAL_ADC_Start_DMA+0x1d8>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d015      	beq.n	8001dfa <HAL_ADC_Start_DMA+0x16e>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a25      	ldr	r2, [pc, #148]	; (8001e68 <HAL_ADC_Start_DMA+0x1dc>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d105      	bne.n	8001de4 <HAL_ADC_Start_DMA+0x158>
 8001dd8:	4b1e      	ldr	r3, [pc, #120]	; (8001e54 <HAL_ADC_Start_DMA+0x1c8>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f003 031f 	and.w	r3, r3, #31
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00a      	beq.n	8001dfa <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a20      	ldr	r2, [pc, #128]	; (8001e6c <HAL_ADC_Start_DMA+0x1e0>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d129      	bne.n	8001e42 <HAL_ADC_Start_DMA+0x1b6>
 8001dee:	4b19      	ldr	r3, [pc, #100]	; (8001e54 <HAL_ADC_Start_DMA+0x1c8>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 031f 	and.w	r3, r3, #31
 8001df6:	2b0f      	cmp	r3, #15
 8001df8:	d823      	bhi.n	8001e42 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d11c      	bne.n	8001e42 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	e013      	b.n	8001e42 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a11      	ldr	r2, [pc, #68]	; (8001e64 <HAL_ADC_Start_DMA+0x1d8>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d10e      	bne.n	8001e42 <HAL_ADC_Start_DMA+0x1b6>
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d107      	bne.n	8001e42 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e40:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	20000000 	.word	0x20000000
 8001e50:	431bde83 	.word	0x431bde83
 8001e54:	40012300 	.word	0x40012300
 8001e58:	08002309 	.word	0x08002309
 8001e5c:	080023c3 	.word	0x080023c3
 8001e60:	080023df 	.word	0x080023df
 8001e64:	40012000 	.word	0x40012000
 8001e68:	40012100 	.word	0x40012100
 8001e6c:	40012200 	.word	0x40012200

08001e70 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ea0:	bf00      	nop
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d101      	bne.n	8001ec8 <HAL_ADC_ConfigChannel+0x1c>
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e113      	b.n	80020f0 <HAL_ADC_ConfigChannel+0x244>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2b09      	cmp	r3, #9
 8001ed6:	d925      	bls.n	8001f24 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68d9      	ldr	r1, [r3, #12]
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	4413      	add	r3, r2
 8001eec:	3b1e      	subs	r3, #30
 8001eee:	2207      	movs	r2, #7
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43da      	mvns	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	400a      	ands	r2, r1
 8001efc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68d9      	ldr	r1, [r3, #12]
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	4618      	mov	r0, r3
 8001f10:	4603      	mov	r3, r0
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	4403      	add	r3, r0
 8001f16:	3b1e      	subs	r3, #30
 8001f18:	409a      	lsls	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	e022      	b.n	8001f6a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	6919      	ldr	r1, [r3, #16]
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	461a      	mov	r2, r3
 8001f32:	4613      	mov	r3, r2
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	4413      	add	r3, r2
 8001f38:	2207      	movs	r2, #7
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43da      	mvns	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	400a      	ands	r2, r1
 8001f46:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6919      	ldr	r1, [r3, #16]
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	689a      	ldr	r2, [r3, #8]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	4618      	mov	r0, r3
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	4403      	add	r3, r0
 8001f60:	409a      	lsls	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b06      	cmp	r3, #6
 8001f70:	d824      	bhi.n	8001fbc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4413      	add	r3, r2
 8001f82:	3b05      	subs	r3, #5
 8001f84:	221f      	movs	r2, #31
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	400a      	ands	r2, r1
 8001f92:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4413      	add	r3, r2
 8001fac:	3b05      	subs	r3, #5
 8001fae:	fa00 f203 	lsl.w	r2, r0, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	635a      	str	r2, [r3, #52]	; 0x34
 8001fba:	e04c      	b.n	8002056 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	2b0c      	cmp	r3, #12
 8001fc2:	d824      	bhi.n	800200e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685a      	ldr	r2, [r3, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	3b23      	subs	r3, #35	; 0x23
 8001fd6:	221f      	movs	r2, #31
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	43da      	mvns	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	400a      	ands	r2, r1
 8001fe4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	3b23      	subs	r3, #35	; 0x23
 8002000:	fa00 f203 	lsl.w	r2, r0, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	430a      	orrs	r2, r1
 800200a:	631a      	str	r2, [r3, #48]	; 0x30
 800200c:	e023      	b.n	8002056 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	3b41      	subs	r3, #65	; 0x41
 8002020:	221f      	movs	r2, #31
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43da      	mvns	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	400a      	ands	r2, r1
 800202e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	b29b      	uxth	r3, r3
 800203c:	4618      	mov	r0, r3
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	4613      	mov	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	3b41      	subs	r3, #65	; 0x41
 800204a:	fa00 f203 	lsl.w	r2, r0, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002056:	4b29      	ldr	r3, [pc, #164]	; (80020fc <HAL_ADC_ConfigChannel+0x250>)
 8002058:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a28      	ldr	r2, [pc, #160]	; (8002100 <HAL_ADC_ConfigChannel+0x254>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d10f      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1d8>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b12      	cmp	r3, #18
 800206a:	d10b      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a1d      	ldr	r2, [pc, #116]	; (8002100 <HAL_ADC_ConfigChannel+0x254>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d12b      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x23a>
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a1c      	ldr	r2, [pc, #112]	; (8002104 <HAL_ADC_ConfigChannel+0x258>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d003      	beq.n	80020a0 <HAL_ADC_ConfigChannel+0x1f4>
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2b11      	cmp	r3, #17
 800209e:	d122      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a11      	ldr	r2, [pc, #68]	; (8002104 <HAL_ADC_ConfigChannel+0x258>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d111      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020c2:	4b11      	ldr	r3, [pc, #68]	; (8002108 <HAL_ADC_ConfigChannel+0x25c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a11      	ldr	r2, [pc, #68]	; (800210c <HAL_ADC_ConfigChannel+0x260>)
 80020c8:	fba2 2303 	umull	r2, r3, r2, r3
 80020cc:	0c9a      	lsrs	r2, r3, #18
 80020ce:	4613      	mov	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	4413      	add	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80020d8:	e002      	b.n	80020e0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	3b01      	subs	r3, #1
 80020de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f9      	bne.n	80020da <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	40012300 	.word	0x40012300
 8002100:	40012000 	.word	0x40012000
 8002104:	10000012 	.word	0x10000012
 8002108:	20000000 	.word	0x20000000
 800210c:	431bde83 	.word	0x431bde83

08002110 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002118:	4b79      	ldr	r3, [pc, #484]	; (8002300 <ADC_Init+0x1f0>)
 800211a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	431a      	orrs	r2, r3
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002144:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6859      	ldr	r1, [r3, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	021a      	lsls	r2, r3, #8
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	430a      	orrs	r2, r1
 8002158:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002168:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6859      	ldr	r1, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800218a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6899      	ldr	r1, [r3, #8]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	68da      	ldr	r2, [r3, #12]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	430a      	orrs	r2, r1
 800219c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a2:	4a58      	ldr	r2, [pc, #352]	; (8002304 <ADC_Init+0x1f4>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d022      	beq.n	80021ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6899      	ldr	r1, [r3, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	430a      	orrs	r2, r1
 80021c8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6899      	ldr	r1, [r3, #8]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	430a      	orrs	r2, r1
 80021ea:	609a      	str	r2, [r3, #8]
 80021ec:	e00f      	b.n	800220e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	689a      	ldr	r2, [r3, #8]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800220c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f022 0202 	bic.w	r2, r2, #2
 800221c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6899      	ldr	r1, [r3, #8]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	7e1b      	ldrb	r3, [r3, #24]
 8002228:	005a      	lsls	r2, r3, #1
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d01b      	beq.n	8002274 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800224a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	685a      	ldr	r2, [r3, #4]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800225a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6859      	ldr	r1, [r3, #4]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002266:	3b01      	subs	r3, #1
 8002268:	035a      	lsls	r2, r3, #13
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	430a      	orrs	r2, r1
 8002270:	605a      	str	r2, [r3, #4]
 8002272:	e007      	b.n	8002284 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002282:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002292:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	3b01      	subs	r3, #1
 80022a0:	051a      	lsls	r2, r3, #20
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80022b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6899      	ldr	r1, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022c6:	025a      	lsls	r2, r3, #9
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6899      	ldr	r1, [r3, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	029a      	lsls	r2, r3, #10
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	609a      	str	r2, [r3, #8]
}
 80022f4:	bf00      	nop
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	40012300 	.word	0x40012300
 8002304:	0f000001 	.word	0x0f000001

08002308 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002314:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800231e:	2b00      	cmp	r3, #0
 8002320:	d13c      	bne.n	800239c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d12b      	bne.n	8002394 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002340:	2b00      	cmp	r3, #0
 8002342:	d127      	bne.n	8002394 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800234a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800234e:	2b00      	cmp	r3, #0
 8002350:	d006      	beq.n	8002360 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800235c:	2b00      	cmp	r3, #0
 800235e:	d119      	bne.n	8002394 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f022 0220 	bic.w	r2, r2, #32
 800236e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002374:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d105      	bne.n	8002394 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	f043 0201 	orr.w	r2, r3, #1
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f7ff fd6b 	bl	8001e70 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800239a:	e00e      	b.n	80023ba <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a0:	f003 0310 	and.w	r3, r3, #16
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d003      	beq.n	80023b0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f7ff fd75 	bl	8001e98 <HAL_ADC_ErrorCallback>
}
 80023ae:	e004      	b.n	80023ba <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	4798      	blx	r3
}
 80023ba:	bf00      	nop
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b084      	sub	sp, #16
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ce:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f7ff fd57 	bl	8001e84 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023d6:	bf00      	nop
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b084      	sub	sp, #16
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ea:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2240      	movs	r2, #64	; 0x40
 80023f0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f6:	f043 0204 	orr.w	r2, r3, #4
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f7ff fd4a 	bl	8001e98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002404:	bf00      	nop
 8002406:	3710      	adds	r7, #16
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <__NVIC_SetPriorityGrouping>:
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f003 0307 	and.w	r3, r3, #7
 800241a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800241c:	4b0c      	ldr	r3, [pc, #48]	; (8002450 <__NVIC_SetPriorityGrouping+0x44>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002422:	68ba      	ldr	r2, [r7, #8]
 8002424:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002428:	4013      	ands	r3, r2
 800242a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002434:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800243c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800243e:	4a04      	ldr	r2, [pc, #16]	; (8002450 <__NVIC_SetPriorityGrouping+0x44>)
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	60d3      	str	r3, [r2, #12]
}
 8002444:	bf00      	nop
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <__NVIC_GetPriorityGrouping>:
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002458:	4b04      	ldr	r3, [pc, #16]	; (800246c <__NVIC_GetPriorityGrouping+0x18>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	0a1b      	lsrs	r3, r3, #8
 800245e:	f003 0307 	and.w	r3, r3, #7
}
 8002462:	4618      	mov	r0, r3
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <__NVIC_EnableIRQ>:
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	2b00      	cmp	r3, #0
 8002480:	db0b      	blt.n	800249a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	f003 021f 	and.w	r2, r3, #31
 8002488:	4907      	ldr	r1, [pc, #28]	; (80024a8 <__NVIC_EnableIRQ+0x38>)
 800248a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248e:	095b      	lsrs	r3, r3, #5
 8002490:	2001      	movs	r0, #1
 8002492:	fa00 f202 	lsl.w	r2, r0, r2
 8002496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000e100 	.word	0xe000e100

080024ac <__NVIC_SetPriority>:
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	db0a      	blt.n	80024d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	490c      	ldr	r1, [pc, #48]	; (80024f8 <__NVIC_SetPriority+0x4c>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024d4:	e00a      	b.n	80024ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	4908      	ldr	r1, [pc, #32]	; (80024fc <__NVIC_SetPriority+0x50>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3b04      	subs	r3, #4
 80024e4:	0112      	lsls	r2, r2, #4
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	440b      	add	r3, r1
 80024ea:	761a      	strb	r2, [r3, #24]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	e000e100 	.word	0xe000e100
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <NVIC_EncodePriority>:
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	; 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f1c3 0307 	rsb	r3, r3, #7
 800251a:	2b04      	cmp	r3, #4
 800251c:	bf28      	it	cs
 800251e:	2304      	movcs	r3, #4
 8002520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3304      	adds	r3, #4
 8002526:	2b06      	cmp	r3, #6
 8002528:	d902      	bls.n	8002530 <NVIC_EncodePriority+0x30>
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3b03      	subs	r3, #3
 800252e:	e000      	b.n	8002532 <NVIC_EncodePriority+0x32>
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	f04f 32ff 	mov.w	r2, #4294967295
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	401a      	ands	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002548:	f04f 31ff 	mov.w	r1, #4294967295
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43d9      	mvns	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	4313      	orrs	r3, r2
}
 800255a:	4618      	mov	r0, r3
 800255c:	3724      	adds	r7, #36	; 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
	...

08002568 <SysTick_Config>:
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3b01      	subs	r3, #1
 8002574:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002578:	d301      	bcc.n	800257e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800257a:	2301      	movs	r3, #1
 800257c:	e00f      	b.n	800259e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800257e:	4a0a      	ldr	r2, [pc, #40]	; (80025a8 <SysTick_Config+0x40>)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3b01      	subs	r3, #1
 8002584:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002586:	210f      	movs	r1, #15
 8002588:	f04f 30ff 	mov.w	r0, #4294967295
 800258c:	f7ff ff8e 	bl	80024ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002590:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <SysTick_Config+0x40>)
 8002592:	2200      	movs	r2, #0
 8002594:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002596:	4b04      	ldr	r3, [pc, #16]	; (80025a8 <SysTick_Config+0x40>)
 8002598:	2207      	movs	r2, #7
 800259a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	e000e010 	.word	0xe000e010

080025ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7ff ff29 	bl	800240c <__NVIC_SetPriorityGrouping>
}
 80025ba:	bf00      	nop
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b086      	sub	sp, #24
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	4603      	mov	r3, r0
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	607a      	str	r2, [r7, #4]
 80025ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025d4:	f7ff ff3e 	bl	8002454 <__NVIC_GetPriorityGrouping>
 80025d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	68b9      	ldr	r1, [r7, #8]
 80025de:	6978      	ldr	r0, [r7, #20]
 80025e0:	f7ff ff8e 	bl	8002500 <NVIC_EncodePriority>
 80025e4:	4602      	mov	r2, r0
 80025e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ea:	4611      	mov	r1, r2
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff ff5d 	bl	80024ac <__NVIC_SetPriority>
}
 80025f2:	bf00      	nop
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b082      	sub	sp, #8
 80025fe:	af00      	add	r7, sp, #0
 8002600:	4603      	mov	r3, r0
 8002602:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002608:	4618      	mov	r0, r3
 800260a:	f7ff ff31 	bl	8002470 <__NVIC_EnableIRQ>
}
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b082      	sub	sp, #8
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7ff ffa2 	bl	8002568 <SysTick_Config>
 8002624:	4603      	mov	r3, r0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
	...

08002630 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002638:	2300      	movs	r3, #0
 800263a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800263c:	f7ff fab4 	bl	8001ba8 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e099      	b.n	8002780 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2202      	movs	r2, #2
 8002658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0201 	bic.w	r2, r2, #1
 800266a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800266c:	e00f      	b.n	800268e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800266e:	f7ff fa9b 	bl	8001ba8 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b05      	cmp	r3, #5
 800267a:	d908      	bls.n	800268e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2220      	movs	r2, #32
 8002680:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2203      	movs	r2, #3
 8002686:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e078      	b.n	8002780 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	2b00      	cmp	r3, #0
 800269a:	d1e8      	bne.n	800266e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	4b38      	ldr	r3, [pc, #224]	; (8002788 <HAL_DMA_Init+0x158>)
 80026a8:	4013      	ands	r3, r2
 80026aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	4313      	orrs	r3, r2
 80026de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e4:	2b04      	cmp	r3, #4
 80026e6:	d107      	bne.n	80026f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f0:	4313      	orrs	r3, r2
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	f023 0307 	bic.w	r3, r3, #7
 800270e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002714:	697a      	ldr	r2, [r7, #20]
 8002716:	4313      	orrs	r3, r2
 8002718:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	2b04      	cmp	r3, #4
 8002720:	d117      	bne.n	8002752 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002726:	697a      	ldr	r2, [r7, #20]
 8002728:	4313      	orrs	r3, r2
 800272a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00e      	beq.n	8002752 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 fa6f 	bl	8002c18 <DMA_CheckFifoParam>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d008      	beq.n	8002752 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2240      	movs	r2, #64	; 0x40
 8002744:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800274e:	2301      	movs	r3, #1
 8002750:	e016      	b.n	8002780 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 fa26 	bl	8002bac <DMA_CalcBaseAndBitshift>
 8002760:	4603      	mov	r3, r0
 8002762:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002768:	223f      	movs	r2, #63	; 0x3f
 800276a:	409a      	lsls	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	f010803f 	.word	0xf010803f

0800278c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
 8002798:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800279a:	2300      	movs	r3, #0
 800279c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_DMA_Start_IT+0x26>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e040      	b.n	8002834 <HAL_DMA_Start_IT+0xa8>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d12f      	bne.n	8002826 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2202      	movs	r2, #2
 80027ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	68b9      	ldr	r1, [r7, #8]
 80027da:	68f8      	ldr	r0, [r7, #12]
 80027dc:	f000 f9b8 	bl	8002b50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e4:	223f      	movs	r2, #63	; 0x3f
 80027e6:	409a      	lsls	r2, r3
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f042 0216 	orr.w	r2, r2, #22
 80027fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002800:	2b00      	cmp	r3, #0
 8002802:	d007      	beq.n	8002814 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f042 0208 	orr.w	r2, r2, #8
 8002812:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 0201 	orr.w	r2, r2, #1
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	e005      	b.n	8002832 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800282e:	2302      	movs	r3, #2
 8002830:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002832:	7dfb      	ldrb	r3, [r7, #23]
}
 8002834:	4618      	mov	r0, r3
 8002836:	3718      	adds	r7, #24
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002844:	2300      	movs	r3, #0
 8002846:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002848:	4b92      	ldr	r3, [pc, #584]	; (8002a94 <HAL_DMA_IRQHandler+0x258>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a92      	ldr	r2, [pc, #584]	; (8002a98 <HAL_DMA_IRQHandler+0x25c>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	0a9b      	lsrs	r3, r3, #10
 8002854:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800285a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002866:	2208      	movs	r2, #8
 8002868:	409a      	lsls	r2, r3
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	4013      	ands	r3, r2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d01a      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	2b00      	cmp	r3, #0
 800287e:	d013      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0204 	bic.w	r2, r2, #4
 800288e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002894:	2208      	movs	r2, #8
 8002896:	409a      	lsls	r2, r3
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028a0:	f043 0201 	orr.w	r2, r3, #1
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ac:	2201      	movs	r2, #1
 80028ae:	409a      	lsls	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	4013      	ands	r3, r2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d012      	beq.n	80028de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00b      	beq.n	80028de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ca:	2201      	movs	r2, #1
 80028cc:	409a      	lsls	r2, r3
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028d6:	f043 0202 	orr.w	r2, r3, #2
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028e2:	2204      	movs	r2, #4
 80028e4:	409a      	lsls	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4013      	ands	r3, r2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d012      	beq.n	8002914 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00b      	beq.n	8002914 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002900:	2204      	movs	r2, #4
 8002902:	409a      	lsls	r2, r3
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800290c:	f043 0204 	orr.w	r2, r3, #4
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002918:	2210      	movs	r2, #16
 800291a:	409a      	lsls	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4013      	ands	r3, r2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d043      	beq.n	80029ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0308 	and.w	r3, r3, #8
 800292e:	2b00      	cmp	r3, #0
 8002930:	d03c      	beq.n	80029ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002936:	2210      	movs	r2, #16
 8002938:	409a      	lsls	r2, r3
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d018      	beq.n	800297e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d108      	bne.n	800296c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	2b00      	cmp	r3, #0
 8002960:	d024      	beq.n	80029ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	4798      	blx	r3
 800296a:	e01f      	b.n	80029ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002970:	2b00      	cmp	r3, #0
 8002972:	d01b      	beq.n	80029ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	4798      	blx	r3
 800297c:	e016      	b.n	80029ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002988:	2b00      	cmp	r3, #0
 800298a:	d107      	bne.n	800299c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0208 	bic.w	r2, r2, #8
 800299a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d003      	beq.n	80029ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b0:	2220      	movs	r2, #32
 80029b2:	409a      	lsls	r2, r3
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	4013      	ands	r3, r2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 808e 	beq.w	8002ada <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0310 	and.w	r3, r3, #16
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	f000 8086 	beq.w	8002ada <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d2:	2220      	movs	r2, #32
 80029d4:	409a      	lsls	r2, r3
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b05      	cmp	r3, #5
 80029e4:	d136      	bne.n	8002a54 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0216 	bic.w	r2, r2, #22
 80029f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	695a      	ldr	r2, [r3, #20]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a04:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d103      	bne.n	8002a16 <HAL_DMA_IRQHandler+0x1da>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d007      	beq.n	8002a26 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0208 	bic.w	r2, r2, #8
 8002a24:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a2a:	223f      	movs	r2, #63	; 0x3f
 8002a2c:	409a      	lsls	r2, r3
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d07d      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	4798      	blx	r3
        }
        return;
 8002a52:	e078      	b.n	8002b46 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d01c      	beq.n	8002a9c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d108      	bne.n	8002a82 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d030      	beq.n	8002ada <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	4798      	blx	r3
 8002a80:	e02b      	b.n	8002ada <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d027      	beq.n	8002ada <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	4798      	blx	r3
 8002a92:	e022      	b.n	8002ada <HAL_DMA_IRQHandler+0x29e>
 8002a94:	20000000 	.word	0x20000000
 8002a98:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10f      	bne.n	8002aca <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0210 	bic.w	r2, r2, #16
 8002ab8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d032      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d022      	beq.n	8002b34 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2205      	movs	r2, #5
 8002af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f022 0201 	bic.w	r2, r2, #1
 8002b04:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	60bb      	str	r3, [r7, #8]
 8002b0c:	697a      	ldr	r2, [r7, #20]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d307      	bcc.n	8002b22 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d1f2      	bne.n	8002b06 <HAL_DMA_IRQHandler+0x2ca>
 8002b20:	e000      	b.n	8002b24 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002b22:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d005      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	4798      	blx	r3
 8002b44:	e000      	b.n	8002b48 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002b46:	bf00      	nop
    }
  }
}
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop

08002b50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
 8002b5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002b6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	2b40      	cmp	r3, #64	; 0x40
 8002b7c:	d108      	bne.n	8002b90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002b8e:	e007      	b.n	8002ba0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	60da      	str	r2, [r3, #12]
}
 8002ba0:	bf00      	nop
 8002ba2:	3714      	adds	r7, #20
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	3b10      	subs	r3, #16
 8002bbc:	4a14      	ldr	r2, [pc, #80]	; (8002c10 <DMA_CalcBaseAndBitshift+0x64>)
 8002bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc2:	091b      	lsrs	r3, r3, #4
 8002bc4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002bc6:	4a13      	ldr	r2, [pc, #76]	; (8002c14 <DMA_CalcBaseAndBitshift+0x68>)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4413      	add	r3, r2
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	461a      	mov	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2b03      	cmp	r3, #3
 8002bd8:	d909      	bls.n	8002bee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002be2:	f023 0303 	bic.w	r3, r3, #3
 8002be6:	1d1a      	adds	r2, r3, #4
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	659a      	str	r2, [r3, #88]	; 0x58
 8002bec:	e007      	b.n	8002bfe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002bf6:	f023 0303 	bic.w	r3, r3, #3
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	aaaaaaab 	.word	0xaaaaaaab
 8002c14:	08008664 	.word	0x08008664

08002c18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c20:	2300      	movs	r3, #0
 8002c22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d11f      	bne.n	8002c72 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	d855      	bhi.n	8002ce4 <DMA_CheckFifoParam+0xcc>
 8002c38:	a201      	add	r2, pc, #4	; (adr r2, 8002c40 <DMA_CheckFifoParam+0x28>)
 8002c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3e:	bf00      	nop
 8002c40:	08002c51 	.word	0x08002c51
 8002c44:	08002c63 	.word	0x08002c63
 8002c48:	08002c51 	.word	0x08002c51
 8002c4c:	08002ce5 	.word	0x08002ce5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d045      	beq.n	8002ce8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c60:	e042      	b.n	8002ce8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c66:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002c6a:	d13f      	bne.n	8002cec <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c70:	e03c      	b.n	8002cec <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c7a:	d121      	bne.n	8002cc0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2b03      	cmp	r3, #3
 8002c80:	d836      	bhi.n	8002cf0 <DMA_CheckFifoParam+0xd8>
 8002c82:	a201      	add	r2, pc, #4	; (adr r2, 8002c88 <DMA_CheckFifoParam+0x70>)
 8002c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c88:	08002c99 	.word	0x08002c99
 8002c8c:	08002c9f 	.word	0x08002c9f
 8002c90:	08002c99 	.word	0x08002c99
 8002c94:	08002cb1 	.word	0x08002cb1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c9c:	e02f      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d024      	beq.n	8002cf4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cae:	e021      	b.n	8002cf4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002cb8:	d11e      	bne.n	8002cf8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002cbe:	e01b      	b.n	8002cf8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d902      	bls.n	8002ccc <DMA_CheckFifoParam+0xb4>
 8002cc6:	2b03      	cmp	r3, #3
 8002cc8:	d003      	beq.n	8002cd2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002cca:	e018      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	73fb      	strb	r3, [r7, #15]
      break;
 8002cd0:	e015      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00e      	beq.n	8002cfc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	73fb      	strb	r3, [r7, #15]
      break;
 8002ce2:	e00b      	b.n	8002cfc <DMA_CheckFifoParam+0xe4>
      break;
 8002ce4:	bf00      	nop
 8002ce6:	e00a      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
      break;
 8002ce8:	bf00      	nop
 8002cea:	e008      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
      break;
 8002cec:	bf00      	nop
 8002cee:	e006      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
      break;
 8002cf0:	bf00      	nop
 8002cf2:	e004      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
      break;
 8002cf4:	bf00      	nop
 8002cf6:	e002      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
      break;   
 8002cf8:	bf00      	nop
 8002cfa:	e000      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
      break;
 8002cfc:	bf00      	nop
    }
  } 
  
  return status; 
 8002cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b089      	sub	sp, #36	; 0x24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d16:	2300      	movs	r3, #0
 8002d18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d22:	2300      	movs	r3, #0
 8002d24:	61fb      	str	r3, [r7, #28]
 8002d26:	e177      	b.n	8003018 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d28:	2201      	movs	r2, #1
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	f040 8166 	bne.w	8003012 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d00b      	beq.n	8002d66 <HAL_GPIO_Init+0x5a>
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d007      	beq.n	8002d66 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d5a:	2b11      	cmp	r3, #17
 8002d5c:	d003      	beq.n	8002d66 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b12      	cmp	r3, #18
 8002d64:	d130      	bne.n	8002dc8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	2203      	movs	r2, #3
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43db      	mvns	r3, r3
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	4013      	ands	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	091b      	lsrs	r3, r3, #4
 8002db2:	f003 0201 	and.w	r2, r3, #1
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	2203      	movs	r2, #3
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d003      	beq.n	8002e08 <HAL_GPIO_Init+0xfc>
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b12      	cmp	r3, #18
 8002e06:	d123      	bne.n	8002e50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	08da      	lsrs	r2, r3, #3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3208      	adds	r2, #8
 8002e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	220f      	movs	r2, #15
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	691a      	ldr	r2, [r3, #16]
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	08da      	lsrs	r2, r3, #3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	3208      	adds	r2, #8
 8002e4a:	69b9      	ldr	r1, [r7, #24]
 8002e4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	2203      	movs	r2, #3
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f003 0203 	and.w	r2, r3, #3
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 80c0 	beq.w	8003012 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
 8002e96:	4b65      	ldr	r3, [pc, #404]	; (800302c <HAL_GPIO_Init+0x320>)
 8002e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9a:	4a64      	ldr	r2, [pc, #400]	; (800302c <HAL_GPIO_Init+0x320>)
 8002e9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ea2:	4b62      	ldr	r3, [pc, #392]	; (800302c <HAL_GPIO_Init+0x320>)
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002eae:	4a60      	ldr	r2, [pc, #384]	; (8003030 <HAL_GPIO_Init+0x324>)
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	089b      	lsrs	r3, r3, #2
 8002eb4:	3302      	adds	r3, #2
 8002eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	220f      	movs	r2, #15
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a57      	ldr	r2, [pc, #348]	; (8003034 <HAL_GPIO_Init+0x328>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d037      	beq.n	8002f4a <HAL_GPIO_Init+0x23e>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a56      	ldr	r2, [pc, #344]	; (8003038 <HAL_GPIO_Init+0x32c>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d031      	beq.n	8002f46 <HAL_GPIO_Init+0x23a>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a55      	ldr	r2, [pc, #340]	; (800303c <HAL_GPIO_Init+0x330>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d02b      	beq.n	8002f42 <HAL_GPIO_Init+0x236>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a54      	ldr	r2, [pc, #336]	; (8003040 <HAL_GPIO_Init+0x334>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d025      	beq.n	8002f3e <HAL_GPIO_Init+0x232>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a53      	ldr	r2, [pc, #332]	; (8003044 <HAL_GPIO_Init+0x338>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d01f      	beq.n	8002f3a <HAL_GPIO_Init+0x22e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a52      	ldr	r2, [pc, #328]	; (8003048 <HAL_GPIO_Init+0x33c>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d019      	beq.n	8002f36 <HAL_GPIO_Init+0x22a>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a51      	ldr	r2, [pc, #324]	; (800304c <HAL_GPIO_Init+0x340>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d013      	beq.n	8002f32 <HAL_GPIO_Init+0x226>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a50      	ldr	r2, [pc, #320]	; (8003050 <HAL_GPIO_Init+0x344>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d00d      	beq.n	8002f2e <HAL_GPIO_Init+0x222>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a4f      	ldr	r2, [pc, #316]	; (8003054 <HAL_GPIO_Init+0x348>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d007      	beq.n	8002f2a <HAL_GPIO_Init+0x21e>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a4e      	ldr	r2, [pc, #312]	; (8003058 <HAL_GPIO_Init+0x34c>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d101      	bne.n	8002f26 <HAL_GPIO_Init+0x21a>
 8002f22:	2309      	movs	r3, #9
 8002f24:	e012      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f26:	230a      	movs	r3, #10
 8002f28:	e010      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f2a:	2308      	movs	r3, #8
 8002f2c:	e00e      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f2e:	2307      	movs	r3, #7
 8002f30:	e00c      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f32:	2306      	movs	r3, #6
 8002f34:	e00a      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f36:	2305      	movs	r3, #5
 8002f38:	e008      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f3a:	2304      	movs	r3, #4
 8002f3c:	e006      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e004      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f42:	2302      	movs	r3, #2
 8002f44:	e002      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f46:	2301      	movs	r3, #1
 8002f48:	e000      	b.n	8002f4c <HAL_GPIO_Init+0x240>
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	69fa      	ldr	r2, [r7, #28]
 8002f4e:	f002 0203 	and.w	r2, r2, #3
 8002f52:	0092      	lsls	r2, r2, #2
 8002f54:	4093      	lsls	r3, r2
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f5c:	4934      	ldr	r1, [pc, #208]	; (8003030 <HAL_GPIO_Init+0x324>)
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	089b      	lsrs	r3, r3, #2
 8002f62:	3302      	adds	r3, #2
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f6a:	4b3c      	ldr	r3, [pc, #240]	; (800305c <HAL_GPIO_Init+0x350>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	43db      	mvns	r3, r3
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	4013      	ands	r3, r2
 8002f78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d003      	beq.n	8002f8e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f8e:	4a33      	ldr	r2, [pc, #204]	; (800305c <HAL_GPIO_Init+0x350>)
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002f94:	4b31      	ldr	r3, [pc, #196]	; (800305c <HAL_GPIO_Init+0x350>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	69ba      	ldr	r2, [r7, #24]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d003      	beq.n	8002fb8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fb8:	4a28      	ldr	r2, [pc, #160]	; (800305c <HAL_GPIO_Init+0x350>)
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fbe:	4b27      	ldr	r3, [pc, #156]	; (800305c <HAL_GPIO_Init+0x350>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4013      	ands	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d003      	beq.n	8002fe2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fe2:	4a1e      	ldr	r2, [pc, #120]	; (800305c <HAL_GPIO_Init+0x350>)
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fe8:	4b1c      	ldr	r3, [pc, #112]	; (800305c <HAL_GPIO_Init+0x350>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	43db      	mvns	r3, r3
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d003      	beq.n	800300c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	4313      	orrs	r3, r2
 800300a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800300c:	4a13      	ldr	r2, [pc, #76]	; (800305c <HAL_GPIO_Init+0x350>)
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	3301      	adds	r3, #1
 8003016:	61fb      	str	r3, [r7, #28]
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	2b0f      	cmp	r3, #15
 800301c:	f67f ae84 	bls.w	8002d28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003020:	bf00      	nop
 8003022:	3724      	adds	r7, #36	; 0x24
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	40023800 	.word	0x40023800
 8003030:	40013800 	.word	0x40013800
 8003034:	40020000 	.word	0x40020000
 8003038:	40020400 	.word	0x40020400
 800303c:	40020800 	.word	0x40020800
 8003040:	40020c00 	.word	0x40020c00
 8003044:	40021000 	.word	0x40021000
 8003048:	40021400 	.word	0x40021400
 800304c:	40021800 	.word	0x40021800
 8003050:	40021c00 	.word	0x40021c00
 8003054:	40022000 	.word	0x40022000
 8003058:	40022400 	.word	0x40022400
 800305c:	40013c00 	.word	0x40013c00

08003060 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003060:	b480      	push	{r7}
 8003062:	b085      	sub	sp, #20
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	460b      	mov	r3, r1
 800306a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691a      	ldr	r2, [r3, #16]
 8003070:	887b      	ldrh	r3, [r7, #2]
 8003072:	4013      	ands	r3, r2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d002      	beq.n	800307e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003078:	2301      	movs	r3, #1
 800307a:	73fb      	strb	r3, [r7, #15]
 800307c:	e001      	b.n	8003082 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800307e:	2300      	movs	r3, #0
 8003080:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003082:	7bfb      	ldrb	r3, [r7, #15]
}
 8003084:	4618      	mov	r0, r3
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	807b      	strh	r3, [r7, #2]
 800309c:	4613      	mov	r3, r2
 800309e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030a0:	787b      	ldrb	r3, [r7, #1]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030a6:	887a      	ldrh	r2, [r7, #2]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030ac:	e003      	b.n	80030b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030ae:	887b      	ldrh	r3, [r7, #2]
 80030b0:	041a      	lsls	r2, r3, #16
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	619a      	str	r2, [r3, #24]
}
 80030b6:	bf00      	nop
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
	...

080030c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e11f      	b.n	8003316 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d106      	bne.n	80030f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7fe f968 	bl	80013c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2224      	movs	r2, #36	; 0x24
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f022 0201 	bic.w	r2, r2, #1
 8003106:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003116:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003126:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003128:	f000 fb1c 	bl	8003764 <HAL_RCC_GetPCLK1Freq>
 800312c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	4a7b      	ldr	r2, [pc, #492]	; (8003320 <HAL_I2C_Init+0x25c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d807      	bhi.n	8003148 <HAL_I2C_Init+0x84>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4a7a      	ldr	r2, [pc, #488]	; (8003324 <HAL_I2C_Init+0x260>)
 800313c:	4293      	cmp	r3, r2
 800313e:	bf94      	ite	ls
 8003140:	2301      	movls	r3, #1
 8003142:	2300      	movhi	r3, #0
 8003144:	b2db      	uxtb	r3, r3
 8003146:	e006      	b.n	8003156 <HAL_I2C_Init+0x92>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	4a77      	ldr	r2, [pc, #476]	; (8003328 <HAL_I2C_Init+0x264>)
 800314c:	4293      	cmp	r3, r2
 800314e:	bf94      	ite	ls
 8003150:	2301      	movls	r3, #1
 8003152:	2300      	movhi	r3, #0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e0db      	b.n	8003316 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4a72      	ldr	r2, [pc, #456]	; (800332c <HAL_I2C_Init+0x268>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	0c9b      	lsrs	r3, r3, #18
 8003168:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	68ba      	ldr	r2, [r7, #8]
 800317a:	430a      	orrs	r2, r1
 800317c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	4a64      	ldr	r2, [pc, #400]	; (8003320 <HAL_I2C_Init+0x25c>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d802      	bhi.n	8003198 <HAL_I2C_Init+0xd4>
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	3301      	adds	r3, #1
 8003196:	e009      	b.n	80031ac <HAL_I2C_Init+0xe8>
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800319e:	fb02 f303 	mul.w	r3, r2, r3
 80031a2:	4a63      	ldr	r2, [pc, #396]	; (8003330 <HAL_I2C_Init+0x26c>)
 80031a4:	fba2 2303 	umull	r2, r3, r2, r3
 80031a8:	099b      	lsrs	r3, r3, #6
 80031aa:	3301      	adds	r3, #1
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6812      	ldr	r2, [r2, #0]
 80031b0:	430b      	orrs	r3, r1
 80031b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80031be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	4956      	ldr	r1, [pc, #344]	; (8003320 <HAL_I2C_Init+0x25c>)
 80031c8:	428b      	cmp	r3, r1
 80031ca:	d80d      	bhi.n	80031e8 <HAL_I2C_Init+0x124>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	1e59      	subs	r1, r3, #1
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80031da:	3301      	adds	r3, #1
 80031dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e0:	2b04      	cmp	r3, #4
 80031e2:	bf38      	it	cc
 80031e4:	2304      	movcc	r3, #4
 80031e6:	e04f      	b.n	8003288 <HAL_I2C_Init+0x1c4>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d111      	bne.n	8003214 <HAL_I2C_Init+0x150>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	1e58      	subs	r0, r3, #1
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6859      	ldr	r1, [r3, #4]
 80031f8:	460b      	mov	r3, r1
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	440b      	add	r3, r1
 80031fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003202:	3301      	adds	r3, #1
 8003204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003208:	2b00      	cmp	r3, #0
 800320a:	bf0c      	ite	eq
 800320c:	2301      	moveq	r3, #1
 800320e:	2300      	movne	r3, #0
 8003210:	b2db      	uxtb	r3, r3
 8003212:	e012      	b.n	800323a <HAL_I2C_Init+0x176>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	1e58      	subs	r0, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6859      	ldr	r1, [r3, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	440b      	add	r3, r1
 8003222:	0099      	lsls	r1, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	fbb0 f3f3 	udiv	r3, r0, r3
 800322a:	3301      	adds	r3, #1
 800322c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003230:	2b00      	cmp	r3, #0
 8003232:	bf0c      	ite	eq
 8003234:	2301      	moveq	r3, #1
 8003236:	2300      	movne	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <HAL_I2C_Init+0x17e>
 800323e:	2301      	movs	r3, #1
 8003240:	e022      	b.n	8003288 <HAL_I2C_Init+0x1c4>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10e      	bne.n	8003268 <HAL_I2C_Init+0x1a4>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1e58      	subs	r0, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6859      	ldr	r1, [r3, #4]
 8003252:	460b      	mov	r3, r1
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	440b      	add	r3, r1
 8003258:	fbb0 f3f3 	udiv	r3, r0, r3
 800325c:	3301      	adds	r3, #1
 800325e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003262:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003266:	e00f      	b.n	8003288 <HAL_I2C_Init+0x1c4>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	1e58      	subs	r0, r3, #1
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6859      	ldr	r1, [r3, #4]
 8003270:	460b      	mov	r3, r1
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	0099      	lsls	r1, r3, #2
 8003278:	440b      	add	r3, r1
 800327a:	fbb0 f3f3 	udiv	r3, r0, r3
 800327e:	3301      	adds	r3, #1
 8003280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003284:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	6809      	ldr	r1, [r1, #0]
 800328c:	4313      	orrs	r3, r2
 800328e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69da      	ldr	r2, [r3, #28]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80032b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6911      	ldr	r1, [r2, #16]
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	68d2      	ldr	r2, [r2, #12]
 80032c2:	4311      	orrs	r1, r2
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	430b      	orrs	r3, r1
 80032ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	695a      	ldr	r2, [r3, #20]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	431a      	orrs	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0201 	orr.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2220      	movs	r2, #32
 8003302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	000186a0 	.word	0x000186a0
 8003324:	001e847f 	.word	0x001e847f
 8003328:	003d08ff 	.word	0x003d08ff
 800332c:	431bde83 	.word	0x431bde83
 8003330:	10624dd3 	.word	0x10624dd3

08003334 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800333a:	2300      	movs	r3, #0
 800333c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800333e:	2300      	movs	r3, #0
 8003340:	603b      	str	r3, [r7, #0]
 8003342:	4b20      	ldr	r3, [pc, #128]	; (80033c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003346:	4a1f      	ldr	r2, [pc, #124]	; (80033c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800334c:	6413      	str	r3, [r2, #64]	; 0x40
 800334e:	4b1d      	ldr	r3, [pc, #116]	; (80033c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003356:	603b      	str	r3, [r7, #0]
 8003358:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800335a:	4b1b      	ldr	r3, [pc, #108]	; (80033c8 <HAL_PWREx_EnableOverDrive+0x94>)
 800335c:	2201      	movs	r2, #1
 800335e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003360:	f7fe fc22 	bl	8001ba8 <HAL_GetTick>
 8003364:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003366:	e009      	b.n	800337c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003368:	f7fe fc1e 	bl	8001ba8 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003376:	d901      	bls.n	800337c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e01f      	b.n	80033bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800337c:	4b13      	ldr	r3, [pc, #76]	; (80033cc <HAL_PWREx_EnableOverDrive+0x98>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003388:	d1ee      	bne.n	8003368 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800338a:	4b11      	ldr	r3, [pc, #68]	; (80033d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800338c:	2201      	movs	r2, #1
 800338e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003390:	f7fe fc0a 	bl	8001ba8 <HAL_GetTick>
 8003394:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003396:	e009      	b.n	80033ac <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003398:	f7fe fc06 	bl	8001ba8 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033a6:	d901      	bls.n	80033ac <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e007      	b.n	80033bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80033ac:	4b07      	ldr	r3, [pc, #28]	; (80033cc <HAL_PWREx_EnableOverDrive+0x98>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80033b8:	d1ee      	bne.n	8003398 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	40023800 	.word	0x40023800
 80033c8:	420e0040 	.word	0x420e0040
 80033cc:	40007000 	.word	0x40007000
 80033d0:	420e0044 	.word	0x420e0044

080033d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e0cc      	b.n	8003582 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033e8:	4b68      	ldr	r3, [pc, #416]	; (800358c <HAL_RCC_ClockConfig+0x1b8>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 030f 	and.w	r3, r3, #15
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d90c      	bls.n	8003410 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f6:	4b65      	ldr	r3, [pc, #404]	; (800358c <HAL_RCC_ClockConfig+0x1b8>)
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	b2d2      	uxtb	r2, r2
 80033fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033fe:	4b63      	ldr	r3, [pc, #396]	; (800358c <HAL_RCC_ClockConfig+0x1b8>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	683a      	ldr	r2, [r7, #0]
 8003408:	429a      	cmp	r2, r3
 800340a:	d001      	beq.n	8003410 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e0b8      	b.n	8003582 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d020      	beq.n	800345e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0304 	and.w	r3, r3, #4
 8003424:	2b00      	cmp	r3, #0
 8003426:	d005      	beq.n	8003434 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003428:	4b59      	ldr	r3, [pc, #356]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	4a58      	ldr	r2, [pc, #352]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 800342e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003432:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0308 	and.w	r3, r3, #8
 800343c:	2b00      	cmp	r3, #0
 800343e:	d005      	beq.n	800344c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003440:	4b53      	ldr	r3, [pc, #332]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	4a52      	ldr	r2, [pc, #328]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 8003446:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800344a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800344c:	4b50      	ldr	r3, [pc, #320]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	494d      	ldr	r1, [pc, #308]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 800345a:	4313      	orrs	r3, r2
 800345c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b00      	cmp	r3, #0
 8003468:	d044      	beq.n	80034f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d107      	bne.n	8003482 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003472:	4b47      	ldr	r3, [pc, #284]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d119      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e07f      	b.n	8003582 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b02      	cmp	r3, #2
 8003488:	d003      	beq.n	8003492 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800348e:	2b03      	cmp	r3, #3
 8003490:	d107      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003492:	4b3f      	ldr	r3, [pc, #252]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d109      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e06f      	b.n	8003582 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a2:	4b3b      	ldr	r3, [pc, #236]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e067      	b.n	8003582 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034b2:	4b37      	ldr	r3, [pc, #220]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f023 0203 	bic.w	r2, r3, #3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	4934      	ldr	r1, [pc, #208]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034c4:	f7fe fb70 	bl	8001ba8 <HAL_GetTick>
 80034c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ca:	e00a      	b.n	80034e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034cc:	f7fe fb6c 	bl	8001ba8 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034da:	4293      	cmp	r3, r2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e04f      	b.n	8003582 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e2:	4b2b      	ldr	r3, [pc, #172]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 020c 	and.w	r2, r3, #12
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d1eb      	bne.n	80034cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034f4:	4b25      	ldr	r3, [pc, #148]	; (800358c <HAL_RCC_ClockConfig+0x1b8>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 030f 	and.w	r3, r3, #15
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d20c      	bcs.n	800351c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003502:	4b22      	ldr	r3, [pc, #136]	; (800358c <HAL_RCC_ClockConfig+0x1b8>)
 8003504:	683a      	ldr	r2, [r7, #0]
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800350a:	4b20      	ldr	r3, [pc, #128]	; (800358c <HAL_RCC_ClockConfig+0x1b8>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	429a      	cmp	r2, r3
 8003516:	d001      	beq.n	800351c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e032      	b.n	8003582 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0304 	and.w	r3, r3, #4
 8003524:	2b00      	cmp	r3, #0
 8003526:	d008      	beq.n	800353a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003528:	4b19      	ldr	r3, [pc, #100]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	4916      	ldr	r1, [pc, #88]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 8003536:	4313      	orrs	r3, r2
 8003538:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0308 	and.w	r3, r3, #8
 8003542:	2b00      	cmp	r3, #0
 8003544:	d009      	beq.n	800355a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003546:	4b12      	ldr	r3, [pc, #72]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	490e      	ldr	r1, [pc, #56]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 8003556:	4313      	orrs	r3, r2
 8003558:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800355a:	f000 f821 	bl	80035a0 <HAL_RCC_GetSysClockFreq>
 800355e:	4601      	mov	r1, r0
 8003560:	4b0b      	ldr	r3, [pc, #44]	; (8003590 <HAL_RCC_ClockConfig+0x1bc>)
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	091b      	lsrs	r3, r3, #4
 8003566:	f003 030f 	and.w	r3, r3, #15
 800356a:	4a0a      	ldr	r2, [pc, #40]	; (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 800356c:	5cd3      	ldrb	r3, [r2, r3]
 800356e:	fa21 f303 	lsr.w	r3, r1, r3
 8003572:	4a09      	ldr	r2, [pc, #36]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003574:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003576:	4b09      	ldr	r3, [pc, #36]	; (800359c <HAL_RCC_ClockConfig+0x1c8>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7fe fad0 	bl	8001b20 <HAL_InitTick>

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	40023c00 	.word	0x40023c00
 8003590:	40023800 	.word	0x40023800
 8003594:	0800864c 	.word	0x0800864c
 8003598:	20000000 	.word	0x20000000
 800359c:	20000004 	.word	0x20000004

080035a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035a2:	b085      	sub	sp, #20
 80035a4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	607b      	str	r3, [r7, #4]
 80035aa:	2300      	movs	r3, #0
 80035ac:	60fb      	str	r3, [r7, #12]
 80035ae:	2300      	movs	r3, #0
 80035b0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80035b2:	2300      	movs	r3, #0
 80035b4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035b6:	4b63      	ldr	r3, [pc, #396]	; (8003744 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 030c 	and.w	r3, r3, #12
 80035be:	2b04      	cmp	r3, #4
 80035c0:	d007      	beq.n	80035d2 <HAL_RCC_GetSysClockFreq+0x32>
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	d008      	beq.n	80035d8 <HAL_RCC_GetSysClockFreq+0x38>
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f040 80b4 	bne.w	8003734 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035cc:	4b5e      	ldr	r3, [pc, #376]	; (8003748 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80035ce:	60bb      	str	r3, [r7, #8]
       break;
 80035d0:	e0b3      	b.n	800373a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035d2:	4b5d      	ldr	r3, [pc, #372]	; (8003748 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80035d4:	60bb      	str	r3, [r7, #8]
      break;
 80035d6:	e0b0      	b.n	800373a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035d8:	4b5a      	ldr	r3, [pc, #360]	; (8003744 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035e0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035e2:	4b58      	ldr	r3, [pc, #352]	; (8003744 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d04a      	beq.n	8003684 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ee:	4b55      	ldr	r3, [pc, #340]	; (8003744 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	099b      	lsrs	r3, r3, #6
 80035f4:	f04f 0400 	mov.w	r4, #0
 80035f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80035fc:	f04f 0200 	mov.w	r2, #0
 8003600:	ea03 0501 	and.w	r5, r3, r1
 8003604:	ea04 0602 	and.w	r6, r4, r2
 8003608:	4629      	mov	r1, r5
 800360a:	4632      	mov	r2, r6
 800360c:	f04f 0300 	mov.w	r3, #0
 8003610:	f04f 0400 	mov.w	r4, #0
 8003614:	0154      	lsls	r4, r2, #5
 8003616:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800361a:	014b      	lsls	r3, r1, #5
 800361c:	4619      	mov	r1, r3
 800361e:	4622      	mov	r2, r4
 8003620:	1b49      	subs	r1, r1, r5
 8003622:	eb62 0206 	sbc.w	r2, r2, r6
 8003626:	f04f 0300 	mov.w	r3, #0
 800362a:	f04f 0400 	mov.w	r4, #0
 800362e:	0194      	lsls	r4, r2, #6
 8003630:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003634:	018b      	lsls	r3, r1, #6
 8003636:	1a5b      	subs	r3, r3, r1
 8003638:	eb64 0402 	sbc.w	r4, r4, r2
 800363c:	f04f 0100 	mov.w	r1, #0
 8003640:	f04f 0200 	mov.w	r2, #0
 8003644:	00e2      	lsls	r2, r4, #3
 8003646:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800364a:	00d9      	lsls	r1, r3, #3
 800364c:	460b      	mov	r3, r1
 800364e:	4614      	mov	r4, r2
 8003650:	195b      	adds	r3, r3, r5
 8003652:	eb44 0406 	adc.w	r4, r4, r6
 8003656:	f04f 0100 	mov.w	r1, #0
 800365a:	f04f 0200 	mov.w	r2, #0
 800365e:	02a2      	lsls	r2, r4, #10
 8003660:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003664:	0299      	lsls	r1, r3, #10
 8003666:	460b      	mov	r3, r1
 8003668:	4614      	mov	r4, r2
 800366a:	4618      	mov	r0, r3
 800366c:	4621      	mov	r1, r4
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f04f 0400 	mov.w	r4, #0
 8003674:	461a      	mov	r2, r3
 8003676:	4623      	mov	r3, r4
 8003678:	f7fc fe12 	bl	80002a0 <__aeabi_uldivmod>
 800367c:	4603      	mov	r3, r0
 800367e:	460c      	mov	r4, r1
 8003680:	60fb      	str	r3, [r7, #12]
 8003682:	e049      	b.n	8003718 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003684:	4b2f      	ldr	r3, [pc, #188]	; (8003744 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	099b      	lsrs	r3, r3, #6
 800368a:	f04f 0400 	mov.w	r4, #0
 800368e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003692:	f04f 0200 	mov.w	r2, #0
 8003696:	ea03 0501 	and.w	r5, r3, r1
 800369a:	ea04 0602 	and.w	r6, r4, r2
 800369e:	4629      	mov	r1, r5
 80036a0:	4632      	mov	r2, r6
 80036a2:	f04f 0300 	mov.w	r3, #0
 80036a6:	f04f 0400 	mov.w	r4, #0
 80036aa:	0154      	lsls	r4, r2, #5
 80036ac:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80036b0:	014b      	lsls	r3, r1, #5
 80036b2:	4619      	mov	r1, r3
 80036b4:	4622      	mov	r2, r4
 80036b6:	1b49      	subs	r1, r1, r5
 80036b8:	eb62 0206 	sbc.w	r2, r2, r6
 80036bc:	f04f 0300 	mov.w	r3, #0
 80036c0:	f04f 0400 	mov.w	r4, #0
 80036c4:	0194      	lsls	r4, r2, #6
 80036c6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80036ca:	018b      	lsls	r3, r1, #6
 80036cc:	1a5b      	subs	r3, r3, r1
 80036ce:	eb64 0402 	sbc.w	r4, r4, r2
 80036d2:	f04f 0100 	mov.w	r1, #0
 80036d6:	f04f 0200 	mov.w	r2, #0
 80036da:	00e2      	lsls	r2, r4, #3
 80036dc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80036e0:	00d9      	lsls	r1, r3, #3
 80036e2:	460b      	mov	r3, r1
 80036e4:	4614      	mov	r4, r2
 80036e6:	195b      	adds	r3, r3, r5
 80036e8:	eb44 0406 	adc.w	r4, r4, r6
 80036ec:	f04f 0100 	mov.w	r1, #0
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	02a2      	lsls	r2, r4, #10
 80036f6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80036fa:	0299      	lsls	r1, r3, #10
 80036fc:	460b      	mov	r3, r1
 80036fe:	4614      	mov	r4, r2
 8003700:	4618      	mov	r0, r3
 8003702:	4621      	mov	r1, r4
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f04f 0400 	mov.w	r4, #0
 800370a:	461a      	mov	r2, r3
 800370c:	4623      	mov	r3, r4
 800370e:	f7fc fdc7 	bl	80002a0 <__aeabi_uldivmod>
 8003712:	4603      	mov	r3, r0
 8003714:	460c      	mov	r4, r1
 8003716:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003718:	4b0a      	ldr	r3, [pc, #40]	; (8003744 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	0c1b      	lsrs	r3, r3, #16
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	3301      	adds	r3, #1
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003730:	60bb      	str	r3, [r7, #8]
      break;
 8003732:	e002      	b.n	800373a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003734:	4b04      	ldr	r3, [pc, #16]	; (8003748 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003736:	60bb      	str	r3, [r7, #8]
      break;
 8003738:	bf00      	nop
    }
  }
  return sysclockfreq;
 800373a:	68bb      	ldr	r3, [r7, #8]
}
 800373c:	4618      	mov	r0, r3
 800373e:	3714      	adds	r7, #20
 8003740:	46bd      	mov	sp, r7
 8003742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003744:	40023800 	.word	0x40023800
 8003748:	00f42400 	.word	0x00f42400

0800374c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003750:	4b03      	ldr	r3, [pc, #12]	; (8003760 <HAL_RCC_GetHCLKFreq+0x14>)
 8003752:	681b      	ldr	r3, [r3, #0]
}
 8003754:	4618      	mov	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	20000000 	.word	0x20000000

08003764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003768:	f7ff fff0 	bl	800374c <HAL_RCC_GetHCLKFreq>
 800376c:	4601      	mov	r1, r0
 800376e:	4b05      	ldr	r3, [pc, #20]	; (8003784 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	0a9b      	lsrs	r3, r3, #10
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	4a03      	ldr	r2, [pc, #12]	; (8003788 <HAL_RCC_GetPCLK1Freq+0x24>)
 800377a:	5cd3      	ldrb	r3, [r2, r3]
 800377c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003780:	4618      	mov	r0, r3
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40023800 	.word	0x40023800
 8003788:	0800865c 	.word	0x0800865c

0800378c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003790:	f7ff ffdc 	bl	800374c <HAL_RCC_GetHCLKFreq>
 8003794:	4601      	mov	r1, r0
 8003796:	4b05      	ldr	r3, [pc, #20]	; (80037ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	0b5b      	lsrs	r3, r3, #13
 800379c:	f003 0307 	and.w	r3, r3, #7
 80037a0:	4a03      	ldr	r2, [pc, #12]	; (80037b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037a2:	5cd3      	ldrb	r3, [r2, r3]
 80037a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40023800 	.word	0x40023800
 80037b0:	0800865c 	.word	0x0800865c

080037b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b088      	sub	sp, #32
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037bc:	2300      	movs	r3, #0
 80037be:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 80037c8:	2300      	movs	r3, #0
 80037ca:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 80037cc:	2300      	movs	r3, #0
 80037ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00a      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80037dc:	4b66      	ldr	r3, [pc, #408]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80037de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037e2:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ea:	4963      	ldr	r1, [pc, #396]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00a      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80037fe:	4b5e      	ldr	r3, [pc, #376]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003800:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003804:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800380c:	495a      	ldr	r1, [pc, #360]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800380e:	4313      	orrs	r3, r2
 8003810:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d10b      	bne.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003828:	2b00      	cmp	r3, #0
 800382a:	d105      	bne.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003834:	2b00      	cmp	r3, #0
 8003836:	d075      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003838:	4b50      	ldr	r3, [pc, #320]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800383a:	2200      	movs	r2, #0
 800383c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800383e:	f7fe f9b3 	bl	8001ba8 <HAL_GetTick>
 8003842:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003844:	e008      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003846:	f7fe f9af 	bl	8001ba8 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e1dc      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003858:	4b47      	ldr	r3, [pc, #284]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d1f0      	bne.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d009      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	019a      	lsls	r2, r3, #6
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	071b      	lsls	r3, r3, #28
 800387c:	493e      	ldr	r1, [pc, #248]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800387e:	4313      	orrs	r3, r2
 8003880:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d01f      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003890:	4b39      	ldr	r3, [pc, #228]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003892:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003896:	0f1b      	lsrs	r3, r3, #28
 8003898:	f003 0307 	and.w	r3, r3, #7
 800389c:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	019a      	lsls	r2, r3, #6
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	061b      	lsls	r3, r3, #24
 80038aa:	431a      	orrs	r2, r3
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	071b      	lsls	r3, r3, #28
 80038b0:	4931      	ldr	r1, [pc, #196]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80038b8:	4b2f      	ldr	r3, [pc, #188]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80038ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038be:	f023 021f 	bic.w	r2, r3, #31
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	3b01      	subs	r3, #1
 80038c8:	492b      	ldr	r1, [pc, #172]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d00d      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	019a      	lsls	r2, r3, #6
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	061b      	lsls	r3, r3, #24
 80038e8:	431a      	orrs	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	071b      	lsls	r3, r3, #28
 80038f0:	4921      	ldr	r1, [pc, #132]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038f8:	4b20      	ldr	r3, [pc, #128]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80038fa:	2201      	movs	r2, #1
 80038fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038fe:	f7fe f953 	bl	8001ba8 <HAL_GetTick>
 8003902:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003904:	e008      	b.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003906:	f7fe f94f 	bl	8001ba8 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d901      	bls.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e17c      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003918:	4b17      	ldr	r3, [pc, #92]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d0f0      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	2b00      	cmp	r3, #0
 800392e:	d112      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10c      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8003944:	2b00      	cmp	r3, #0
 8003946:	f000 80ce 	beq.w	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800394e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003952:	f040 80c8 	bne.w	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003956:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800395c:	f7fe f924 	bl	8001ba8 <HAL_GetTick>
 8003960:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003962:	e00f      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003964:	f7fe f920 	bl	8001ba8 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d908      	bls.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e14d      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8003976:	bf00      	nop
 8003978:	40023800 	.word	0x40023800
 800397c:	42470068 	.word	0x42470068
 8003980:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003984:	4ba5      	ldr	r3, [pc, #660]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800398c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003990:	d0e8      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0304 	and.w	r3, r3, #4
 800399a:	2b00      	cmp	r3, #0
 800399c:	d02e      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800399e:	4b9f      	ldr	r3, [pc, #636]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80039a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a4:	0c1b      	lsrs	r3, r3, #16
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	3301      	adds	r3, #1
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80039b0:	4b9a      	ldr	r3, [pc, #616]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80039b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b6:	0f1b      	lsrs	r3, r3, #28
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	019a      	lsls	r2, r3, #6
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	085b      	lsrs	r3, r3, #1
 80039c8:	3b01      	subs	r3, #1
 80039ca:	041b      	lsls	r3, r3, #16
 80039cc:	431a      	orrs	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	061b      	lsls	r3, r3, #24
 80039d4:	431a      	orrs	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	071b      	lsls	r3, r3, #28
 80039da:	4990      	ldr	r1, [pc, #576]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80039e2:	4b8e      	ldr	r3, [pc, #568]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80039e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039e8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f0:	3b01      	subs	r3, #1
 80039f2:	021b      	lsls	r3, r3, #8
 80039f4:	4989      	ldr	r1, [pc, #548]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0308 	and.w	r3, r3, #8
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d02c      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003a08:	4b84      	ldr	r3, [pc, #528]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0e:	0c1b      	lsrs	r3, r3, #16
 8003a10:	f003 0303 	and.w	r3, r3, #3
 8003a14:	3301      	adds	r3, #1
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a1a:	4b80      	ldr	r3, [pc, #512]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a20:	0e1b      	lsrs	r3, r3, #24
 8003a22:	f003 030f 	and.w	r3, r3, #15
 8003a26:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	019a      	lsls	r2, r3, #6
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	085b      	lsrs	r3, r3, #1
 8003a32:	3b01      	subs	r3, #1
 8003a34:	041b      	lsls	r3, r3, #16
 8003a36:	431a      	orrs	r2, r3
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	061b      	lsls	r3, r3, #24
 8003a3c:	431a      	orrs	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	69db      	ldr	r3, [r3, #28]
 8003a42:	071b      	lsls	r3, r3, #28
 8003a44:	4975      	ldr	r1, [pc, #468]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003a4c:	4b73      	ldr	r3, [pc, #460]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003a4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a52:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a5a:	4970      	ldr	r1, [pc, #448]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d024      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8003a72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a76:	d11f      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a78:	4b68      	ldr	r3, [pc, #416]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7e:	0e1b      	lsrs	r3, r3, #24
 8003a80:	f003 030f 	and.w	r3, r3, #15
 8003a84:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a86:	4b65      	ldr	r3, [pc, #404]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a8c:	0f1b      	lsrs	r3, r3, #28
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	019a      	lsls	r2, r3, #6
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	085b      	lsrs	r3, r3, #1
 8003aa0:	3b01      	subs	r3, #1
 8003aa2:	041b      	lsls	r3, r3, #16
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	061b      	lsls	r3, r3, #24
 8003aaa:	431a      	orrs	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	071b      	lsls	r3, r3, #28
 8003ab0:	495a      	ldr	r1, [pc, #360]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003ab8:	4b59      	ldr	r3, [pc, #356]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003abe:	f7fe f873 	bl	8001ba8 <HAL_GetTick>
 8003ac2:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003ac6:	f7fe f86f 	bl	8001ba8 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e09c      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ad8:	4b50      	ldr	r3, [pc, #320]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ae0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ae4:	d1ef      	bne.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0320 	and.w	r3, r3, #32
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 8083 	beq.w	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003af4:	2300      	movs	r3, #0
 8003af6:	60bb      	str	r3, [r7, #8]
 8003af8:	4b48      	ldr	r3, [pc, #288]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afc:	4a47      	ldr	r2, [pc, #284]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003afe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b02:	6413      	str	r3, [r2, #64]	; 0x40
 8003b04:	4b45      	ldr	r3, [pc, #276]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0c:	60bb      	str	r3, [r7, #8]
 8003b0e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003b10:	4b44      	ldr	r3, [pc, #272]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a43      	ldr	r2, [pc, #268]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8003b16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b1a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b1c:	f7fe f844 	bl	8001ba8 <HAL_GetTick>
 8003b20:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b22:	e008      	b.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003b24:	f7fe f840 	bl	8001ba8 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e06d      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b36:	4b3b      	ldr	r3, [pc, #236]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0f0      	beq.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b42:	4b36      	ldr	r3, [pc, #216]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b4a:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d02f      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d028      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b60:	4b2e      	ldr	r3, [pc, #184]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b68:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b6a:	4b2f      	ldr	r3, [pc, #188]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b70:	4b2d      	ldr	r3, [pc, #180]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003b76:	4a29      	ldr	r2, [pc, #164]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b7c:	4b27      	ldr	r3, [pc, #156]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d114      	bne.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003b88:	f7fe f80e 	bl	8001ba8 <HAL_GetTick>
 8003b8c:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b8e:	e00a      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b90:	f7fe f80a 	bl	8001ba8 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e035      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba6:	4b1d      	ldr	r3, [pc, #116]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0ee      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bbe:	d10d      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003bc0:	4b16      	ldr	r3, [pc, #88]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bcc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003bd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bd4:	4911      	ldr	r1, [pc, #68]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	608b      	str	r3, [r1, #8]
 8003bda:	e005      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003bdc:	4b0f      	ldr	r3, [pc, #60]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	4a0e      	ldr	r2, [pc, #56]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003be2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003be6:	6093      	str	r3, [r2, #8]
 8003be8:	4b0c      	ldr	r3, [pc, #48]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003bea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf4:	4909      	ldr	r1, [pc, #36]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0310 	and.w	r3, r3, #16
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d004      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8003c0c:	4b07      	ldr	r3, [pc, #28]	; (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8003c0e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3720      	adds	r7, #32
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	40023800 	.word	0x40023800
 8003c20:	42470070 	.word	0x42470070
 8003c24:	40007000 	.word	0x40007000
 8003c28:	42470e40 	.word	0x42470e40
 8003c2c:	424711e0 	.word	0x424711e0

08003c30 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d075      	beq.n	8003d34 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c48:	4ba2      	ldr	r3, [pc, #648]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f003 030c 	and.w	r3, r3, #12
 8003c50:	2b04      	cmp	r3, #4
 8003c52:	d00c      	beq.n	8003c6e <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c54:	4b9f      	ldr	r3, [pc, #636]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c5c:	2b08      	cmp	r3, #8
 8003c5e:	d112      	bne.n	8003c86 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c60:	4b9c      	ldr	r3, [pc, #624]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c68:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c6c:	d10b      	bne.n	8003c86 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c6e:	4b99      	ldr	r3, [pc, #612]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d05b      	beq.n	8003d32 <HAL_RCC_OscConfig+0x102>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d157      	bne.n	8003d32 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e20b      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c8e:	d106      	bne.n	8003c9e <HAL_RCC_OscConfig+0x6e>
 8003c90:	4b90      	ldr	r3, [pc, #576]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a8f      	ldr	r2, [pc, #572]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003c96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c9a:	6013      	str	r3, [r2, #0]
 8003c9c:	e01d      	b.n	8003cda <HAL_RCC_OscConfig+0xaa>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ca6:	d10c      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x92>
 8003ca8:	4b8a      	ldr	r3, [pc, #552]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a89      	ldr	r2, [pc, #548]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003cae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	4b87      	ldr	r3, [pc, #540]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a86      	ldr	r2, [pc, #536]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cbe:	6013      	str	r3, [r2, #0]
 8003cc0:	e00b      	b.n	8003cda <HAL_RCC_OscConfig+0xaa>
 8003cc2:	4b84      	ldr	r3, [pc, #528]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a83      	ldr	r2, [pc, #524]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003cc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ccc:	6013      	str	r3, [r2, #0]
 8003cce:	4b81      	ldr	r3, [pc, #516]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a80      	ldr	r2, [pc, #512]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003cd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cd8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d013      	beq.n	8003d0a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce2:	f7fd ff61 	bl	8001ba8 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ce8:	e008      	b.n	8003cfc <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cea:	f7fd ff5d 	bl	8001ba8 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b64      	cmp	r3, #100	; 0x64
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e1d0      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cfc:	4b75      	ldr	r3, [pc, #468]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0f0      	beq.n	8003cea <HAL_RCC_OscConfig+0xba>
 8003d08:	e014      	b.n	8003d34 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0a:	f7fd ff4d 	bl	8001ba8 <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d10:	e008      	b.n	8003d24 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d12:	f7fd ff49 	bl	8001ba8 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	2b64      	cmp	r3, #100	; 0x64
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e1bc      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d24:	4b6b      	ldr	r3, [pc, #428]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1f0      	bne.n	8003d12 <HAL_RCC_OscConfig+0xe2>
 8003d30:	e000      	b.n	8003d34 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d32:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d063      	beq.n	8003e08 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003d40:	4b64      	ldr	r3, [pc, #400]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f003 030c 	and.w	r3, r3, #12
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00b      	beq.n	8003d64 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d4c:	4b61      	ldr	r3, [pc, #388]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	d11c      	bne.n	8003d92 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d58:	4b5e      	ldr	r3, [pc, #376]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d116      	bne.n	8003d92 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d64:	4b5b      	ldr	r3, [pc, #364]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d005      	beq.n	8003d7c <HAL_RCC_OscConfig+0x14c>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d001      	beq.n	8003d7c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e190      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d7c:	4b55      	ldr	r3, [pc, #340]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	00db      	lsls	r3, r3, #3
 8003d8a:	4952      	ldr	r1, [pc, #328]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d90:	e03a      	b.n	8003e08 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d020      	beq.n	8003ddc <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d9a:	4b4f      	ldr	r3, [pc, #316]	; (8003ed8 <HAL_RCC_OscConfig+0x2a8>)
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da0:	f7fd ff02 	bl	8001ba8 <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003da8:	f7fd fefe 	bl	8001ba8 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e171      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dba:	4b46      	ldr	r3, [pc, #280]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d0f0      	beq.n	8003da8 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dc6:	4b43      	ldr	r3, [pc, #268]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	493f      	ldr	r1, [pc, #252]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	600b      	str	r3, [r1, #0]
 8003dda:	e015      	b.n	8003e08 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ddc:	4b3e      	ldr	r3, [pc, #248]	; (8003ed8 <HAL_RCC_OscConfig+0x2a8>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de2:	f7fd fee1 	bl	8001ba8 <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003de8:	e008      	b.n	8003dfc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dea:	f7fd fedd 	bl	8001ba8 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e150      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dfc:	4b35      	ldr	r3, [pc, #212]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1f0      	bne.n	8003dea <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d030      	beq.n	8003e76 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d016      	beq.n	8003e4a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e1c:	4b2f      	ldr	r3, [pc, #188]	; (8003edc <HAL_RCC_OscConfig+0x2ac>)
 8003e1e:	2201      	movs	r2, #1
 8003e20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e22:	f7fd fec1 	bl	8001ba8 <HAL_GetTick>
 8003e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e28:	e008      	b.n	8003e3c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e2a:	f7fd febd 	bl	8001ba8 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e130      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e3c:	4b25      	ldr	r3, [pc, #148]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003e3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d0f0      	beq.n	8003e2a <HAL_RCC_OscConfig+0x1fa>
 8003e48:	e015      	b.n	8003e76 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e4a:	4b24      	ldr	r3, [pc, #144]	; (8003edc <HAL_RCC_OscConfig+0x2ac>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e50:	f7fd feaa 	bl	8001ba8 <HAL_GetTick>
 8003e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e56:	e008      	b.n	8003e6a <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e58:	f7fd fea6 	bl	8001ba8 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e119      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e6a:	4b1a      	ldr	r3, [pc, #104]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003e6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1f0      	bne.n	8003e58 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0304 	and.w	r3, r3, #4
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f000 809f 	beq.w	8003fc2 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e84:	2300      	movs	r3, #0
 8003e86:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e88:	4b12      	ldr	r3, [pc, #72]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10f      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e94:	2300      	movs	r3, #0
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	4b0e      	ldr	r3, [pc, #56]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9c:	4a0d      	ldr	r2, [pc, #52]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003e9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ea2:	6413      	str	r3, [r2, #64]	; 0x40
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <HAL_RCC_OscConfig+0x2a4>)
 8003ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb4:	4b0a      	ldr	r3, [pc, #40]	; (8003ee0 <HAL_RCC_OscConfig+0x2b0>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d120      	bne.n	8003f02 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ec0:	4b07      	ldr	r3, [pc, #28]	; (8003ee0 <HAL_RCC_OscConfig+0x2b0>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a06      	ldr	r2, [pc, #24]	; (8003ee0 <HAL_RCC_OscConfig+0x2b0>)
 8003ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ecc:	f7fd fe6c 	bl	8001ba8 <HAL_GetTick>
 8003ed0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed2:	e010      	b.n	8003ef6 <HAL_RCC_OscConfig+0x2c6>
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	42470000 	.word	0x42470000
 8003edc:	42470e80 	.word	0x42470e80
 8003ee0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ee4:	f7fd fe60 	bl	8001ba8 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e0d3      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef6:	4b6c      	ldr	r3, [pc, #432]	; (80040a8 <HAL_RCC_OscConfig+0x478>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d0f0      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d106      	bne.n	8003f18 <HAL_RCC_OscConfig+0x2e8>
 8003f0a:	4b68      	ldr	r3, [pc, #416]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0e:	4a67      	ldr	r2, [pc, #412]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f10:	f043 0301 	orr.w	r3, r3, #1
 8003f14:	6713      	str	r3, [r2, #112]	; 0x70
 8003f16:	e01c      	b.n	8003f52 <HAL_RCC_OscConfig+0x322>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2b05      	cmp	r3, #5
 8003f1e:	d10c      	bne.n	8003f3a <HAL_RCC_OscConfig+0x30a>
 8003f20:	4b62      	ldr	r3, [pc, #392]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f24:	4a61      	ldr	r2, [pc, #388]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f26:	f043 0304 	orr.w	r3, r3, #4
 8003f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f2c:	4b5f      	ldr	r3, [pc, #380]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f30:	4a5e      	ldr	r2, [pc, #376]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f32:	f043 0301 	orr.w	r3, r3, #1
 8003f36:	6713      	str	r3, [r2, #112]	; 0x70
 8003f38:	e00b      	b.n	8003f52 <HAL_RCC_OscConfig+0x322>
 8003f3a:	4b5c      	ldr	r3, [pc, #368]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3e:	4a5b      	ldr	r2, [pc, #364]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f40:	f023 0301 	bic.w	r3, r3, #1
 8003f44:	6713      	str	r3, [r2, #112]	; 0x70
 8003f46:	4b59      	ldr	r3, [pc, #356]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f4a:	4a58      	ldr	r2, [pc, #352]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f4c:	f023 0304 	bic.w	r3, r3, #4
 8003f50:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d015      	beq.n	8003f86 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5a:	f7fd fe25 	bl	8001ba8 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f60:	e00a      	b.n	8003f78 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f62:	f7fd fe21 	bl	8001ba8 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e092      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f78:	4b4c      	ldr	r3, [pc, #304]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d0ee      	beq.n	8003f62 <HAL_RCC_OscConfig+0x332>
 8003f84:	e014      	b.n	8003fb0 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f86:	f7fd fe0f 	bl	8001ba8 <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f8c:	e00a      	b.n	8003fa4 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f8e:	f7fd fe0b 	bl	8001ba8 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e07c      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa4:	4b41      	ldr	r3, [pc, #260]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003fa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1ee      	bne.n	8003f8e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fb0:	7dfb      	ldrb	r3, [r7, #23]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d105      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fb6:	4b3d      	ldr	r3, [pc, #244]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	4a3c      	ldr	r2, [pc, #240]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003fbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fc0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d068      	beq.n	800409c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fca:	4b38      	ldr	r3, [pc, #224]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	f003 030c 	and.w	r3, r3, #12
 8003fd2:	2b08      	cmp	r3, #8
 8003fd4:	d060      	beq.n	8004098 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d145      	bne.n	800406a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fde:	4b34      	ldr	r3, [pc, #208]	; (80040b0 <HAL_RCC_OscConfig+0x480>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe4:	f7fd fde0 	bl	8001ba8 <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fec:	f7fd fddc 	bl	8001ba8 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e04f      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ffe:	4b2b      	ldr	r3, [pc, #172]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1f0      	bne.n	8003fec <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	69da      	ldr	r2, [r3, #28]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	431a      	orrs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004018:	019b      	lsls	r3, r3, #6
 800401a:	431a      	orrs	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004020:	085b      	lsrs	r3, r3, #1
 8004022:	3b01      	subs	r3, #1
 8004024:	041b      	lsls	r3, r3, #16
 8004026:	431a      	orrs	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402c:	061b      	lsls	r3, r3, #24
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004034:	071b      	lsls	r3, r3, #28
 8004036:	491d      	ldr	r1, [pc, #116]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 8004038:	4313      	orrs	r3, r2
 800403a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800403c:	4b1c      	ldr	r3, [pc, #112]	; (80040b0 <HAL_RCC_OscConfig+0x480>)
 800403e:	2201      	movs	r2, #1
 8004040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004042:	f7fd fdb1 	bl	8001ba8 <HAL_GetTick>
 8004046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004048:	e008      	b.n	800405c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800404a:	f7fd fdad 	bl	8001ba8 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d901      	bls.n	800405c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e020      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800405c:	4b13      	ldr	r3, [pc, #76]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0f0      	beq.n	800404a <HAL_RCC_OscConfig+0x41a>
 8004068:	e018      	b.n	800409c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800406a:	4b11      	ldr	r3, [pc, #68]	; (80040b0 <HAL_RCC_OscConfig+0x480>)
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004070:	f7fd fd9a 	bl	8001ba8 <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004078:	f7fd fd96 	bl	8001ba8 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e009      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800408a:	4b08      	ldr	r3, [pc, #32]	; (80040ac <HAL_RCC_OscConfig+0x47c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1f0      	bne.n	8004078 <HAL_RCC_OscConfig+0x448>
 8004096:	e001      	b.n	800409c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e000      	b.n	800409e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3718      	adds	r7, #24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40007000 	.word	0x40007000
 80040ac:	40023800 	.word	0x40023800
 80040b0:	42470060 	.word	0x42470060

080040b4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e022      	b.n	800410c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d105      	bne.n	80040de <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f7fd f9b9 	bl	8001450 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2203      	movs	r2, #3
 80040e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f814 	bl	8004114 <HAL_SD_InitCard>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e00a      	b.n	800410c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004114:	b5b0      	push	{r4, r5, r7, lr}
 8004116:	b08e      	sub	sp, #56	; 0x38
 8004118:	af04      	add	r7, sp, #16
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800411c:	2300      	movs	r3, #0
 800411e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004120:	2300      	movs	r3, #0
 8004122:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004124:	2300      	movs	r3, #0
 8004126:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004128:	2300      	movs	r3, #0
 800412a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800412c:	2300      	movs	r3, #0
 800412e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004130:	2376      	movs	r3, #118	; 0x76
 8004132:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681d      	ldr	r5, [r3, #0]
 8004138:	466c      	mov	r4, sp
 800413a:	f107 0314 	add.w	r3, r7, #20
 800413e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004142:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004146:	f107 0308 	add.w	r3, r7, #8
 800414a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800414c:	4628      	mov	r0, r5
 800414e:	f002 fbef 	bl	8006930 <SDIO_Init>
 8004152:	4603      	mov	r3, r0
 8004154:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800415c:	2b00      	cmp	r3, #0
 800415e:	d001      	beq.n	8004164 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e031      	b.n	80041c8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004164:	4b1a      	ldr	r3, [pc, #104]	; (80041d0 <HAL_SD_InitCard+0xbc>)
 8004166:	2200      	movs	r2, #0
 8004168:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4618      	mov	r0, r3
 8004170:	f002 fc27 	bl	80069c2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004174:	4b16      	ldr	r3, [pc, #88]	; (80041d0 <HAL_SD_InitCard+0xbc>)
 8004176:	2201      	movs	r2, #1
 8004178:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 fefc 	bl	8004f78 <SD_PowerON>
 8004180:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004182:	6a3b      	ldr	r3, [r7, #32]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00b      	beq.n	80041a0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004194:	6a3b      	ldr	r3, [r7, #32]
 8004196:	431a      	orrs	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e013      	b.n	80041c8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 fe1b 	bl	8004ddc <SD_InitCard>
 80041a6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00b      	beq.n	80041c6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041ba:	6a3b      	ldr	r3, [r7, #32]
 80041bc:	431a      	orrs	r2, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e000      	b.n	80041c8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3728      	adds	r7, #40	; 0x28
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bdb0      	pop	{r4, r5, r7, pc}
 80041d0:	422580a0 	.word	0x422580a0

080041d4 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b092      	sub	sp, #72	; 0x48
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]
 80041e0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80041e2:	f7fd fce1 	bl	8001ba8 <HAL_GetTick>
 80041e6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d107      	bne.n	8004206 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e1d7      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b01      	cmp	r3, #1
 8004210:	f040 81ca 	bne.w	80045a8 <HAL_SD_ReadBlocks+0x3d4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800421a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	441a      	add	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004224:	429a      	cmp	r2, r3
 8004226:	d907      	bls.n	8004238 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800422c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e1be      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2203      	movs	r2, #3
 800423c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2200      	movs	r2, #0
 8004246:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800424c:	2b01      	cmp	r3, #1
 800424e:	d002      	beq.n	8004256 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8004250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004252:	025b      	lsls	r3, r3, #9
 8004254:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800425e:	4618      	mov	r0, r3
 8004260:	f002 fc42 	bl	8006ae8 <SDMMC_CmdBlockLength>
 8004264:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8004266:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00f      	beq.n	800428c <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a9a      	ldr	r2, [pc, #616]	; (80044dc <HAL_SD_ReadBlocks+0x308>)
 8004272:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004278:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800427a:	431a      	orrs	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e194      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800428c:	f04f 33ff 	mov.w	r3, #4294967295
 8004290:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	025b      	lsls	r3, r3, #9
 8004296:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004298:	2390      	movs	r3, #144	; 0x90
 800429a:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800429c:	2302      	movs	r3, #2
 800429e:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80042a0:	2300      	movs	r3, #0
 80042a2:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80042a4:	2301      	movs	r3, #1
 80042a6:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f107 0214 	add.w	r2, r7, #20
 80042b0:	4611      	mov	r1, r2
 80042b2:	4618      	mov	r0, r3
 80042b4:	f002 fbec 	bl	8006a90 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d90a      	bls.n	80042d4 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2202      	movs	r2, #2
 80042c2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042ca:	4618      	mov	r0, r3
 80042cc:	f002 fc50 	bl	8006b70 <SDMMC_CmdReadMultiBlock>
 80042d0:	6478      	str	r0, [r7, #68]	; 0x44
 80042d2:	e009      	b.n	80042e8 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2201      	movs	r2, #1
 80042d8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042e0:	4618      	mov	r0, r3
 80042e2:	f002 fc23 	bl	8006b2c <SDMMC_CmdReadSingleBlock>
 80042e6:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80042e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d012      	beq.n	8004314 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a7a      	ldr	r2, [pc, #488]	; (80044dc <HAL_SD_ReadBlocks+0x308>)
 80042f4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042fc:	431a      	orrs	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e150      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004318:	e061      	b.n	80043de <HAL_SD_ReadBlocks+0x20a>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004320:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d03c      	beq.n	80043a2 <HAL_SD_ReadBlocks+0x1ce>
 8004328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800432a:	2b00      	cmp	r3, #0
 800432c:	d039      	beq.n	80043a2 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800432e:	2300      	movs	r3, #0
 8004330:	643b      	str	r3, [r7, #64]	; 0x40
 8004332:	e033      	b.n	800439c <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4618      	mov	r0, r3
 800433a:	f002 fb24 	bl	8006986 <SDIO_ReadFIFO>
 800433e:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8004340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004342:	b2da      	uxtb	r2, r3
 8004344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004346:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800434a:	3301      	adds	r3, #1
 800434c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800434e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004350:	3b01      	subs	r3, #1
 8004352:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004356:	0a1b      	lsrs	r3, r3, #8
 8004358:	b2da      	uxtb	r2, r3
 800435a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800435c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800435e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004360:	3301      	adds	r3, #1
 8004362:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004364:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004366:	3b01      	subs	r3, #1
 8004368:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800436a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800436c:	0c1b      	lsrs	r3, r3, #16
 800436e:	b2da      	uxtb	r2, r3
 8004370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004372:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004376:	3301      	adds	r3, #1
 8004378:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800437a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800437c:	3b01      	subs	r3, #1
 800437e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004382:	0e1b      	lsrs	r3, r3, #24
 8004384:	b2da      	uxtb	r2, r3
 8004386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004388:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800438a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800438c:	3301      	adds	r3, #1
 800438e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004390:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004392:	3b01      	subs	r3, #1
 8004394:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8004396:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004398:	3301      	adds	r3, #1
 800439a:	643b      	str	r3, [r7, #64]	; 0x40
 800439c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800439e:	2b07      	cmp	r3, #7
 80043a0:	d9c8      	bls.n	8004334 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80043a2:	f7fd fc01 	bl	8001ba8 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d902      	bls.n	80043b8 <HAL_SD_ReadBlocks+0x1e4>
 80043b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d112      	bne.n	80043de <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a47      	ldr	r2, [pc, #284]	; (80044dc <HAL_SD_ReadBlocks+0x308>)
 80043be:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e0eb      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043e4:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d096      	beq.n	800431a <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d022      	beq.n	8004440 <HAL_SD_ReadBlocks+0x26c>
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d91f      	bls.n	8004440 <HAL_SD_ReadBlocks+0x26c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004404:	2b03      	cmp	r3, #3
 8004406:	d01b      	beq.n	8004440 <HAL_SD_ReadBlocks+0x26c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4618      	mov	r0, r3
 800440e:	f002 fc15 	bl	8006c3c <SDMMC_CmdStopTransfer>
 8004412:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004416:	2b00      	cmp	r3, #0
 8004418:	d012      	beq.n	8004440 <HAL_SD_ReadBlocks+0x26c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a2f      	ldr	r2, [pc, #188]	; (80044dc <HAL_SD_ReadBlocks+0x308>)
 8004420:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004426:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004428:	431a      	orrs	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e0ba      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004446:	f003 0308 	and.w	r3, r3, #8
 800444a:	2b00      	cmp	r3, #0
 800444c:	d012      	beq.n	8004474 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a22      	ldr	r2, [pc, #136]	; (80044dc <HAL_SD_ReadBlocks+0x308>)
 8004454:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445a:	f043 0208 	orr.w	r2, r3, #8
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e0a0      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d012      	beq.n	80044a8 <HAL_SD_ReadBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a15      	ldr	r2, [pc, #84]	; (80044dc <HAL_SD_ReadBlocks+0x308>)
 8004488:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800448e:	f043 0202 	orr.w	r2, r3, #2
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e086      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ae:	f003 0320 	and.w	r3, r3, #32
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d063      	beq.n	800457e <HAL_SD_ReadBlocks+0x3aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a08      	ldr	r2, [pc, #32]	; (80044dc <HAL_SD_ReadBlocks+0x308>)
 80044bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c2:	f043 0220 	orr.w	r2, r3, #32
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2201      	movs	r2, #1
 80044ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e06c      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
 80044dc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4618      	mov	r0, r3
 80044e6:	f002 fa4e 	bl	8006986 <SDIO_ReadFIFO>
 80044ea:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80044ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80044f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f6:	3301      	adds	r3, #1
 80044f8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80044fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044fc:	3b01      	subs	r3, #1
 80044fe:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004502:	0a1b      	lsrs	r3, r3, #8
 8004504:	b2da      	uxtb	r2, r3
 8004506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004508:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800450a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800450c:	3301      	adds	r3, #1
 800450e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004510:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004512:	3b01      	subs	r3, #1
 8004514:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004518:	0c1b      	lsrs	r3, r3, #16
 800451a:	b2da      	uxtb	r2, r3
 800451c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800451e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004522:	3301      	adds	r3, #1
 8004524:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004526:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004528:	3b01      	subs	r3, #1
 800452a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800452c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800452e:	0e1b      	lsrs	r3, r3, #24
 8004530:	b2da      	uxtb	r2, r3
 8004532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004534:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004538:	3301      	adds	r3, #1
 800453a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800453c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800453e:	3b01      	subs	r3, #1
 8004540:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004542:	f7fd fb31 	bl	8001ba8 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800454e:	429a      	cmp	r2, r3
 8004550:	d902      	bls.n	8004558 <HAL_SD_ReadBlocks+0x384>
 8004552:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004554:	2b00      	cmp	r3, #0
 8004556:	d112      	bne.n	800457e <HAL_SD_ReadBlocks+0x3aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a18      	ldr	r2, [pc, #96]	; (80045c0 <HAL_SD_ReadBlocks+0x3ec>)
 800455e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004564:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e01b      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <HAL_SD_ReadBlocks+0x3be>
 800458c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1a6      	bne.n	80044e0 <HAL_SD_ReadBlocks+0x30c>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f240 523a 	movw	r2, #1338	; 0x53a
 800459a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80045a4:	2300      	movs	r3, #0
 80045a6:	e006      	b.n	80045b6 <HAL_SD_ReadBlocks+0x3e2>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ac:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
  }
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3748      	adds	r7, #72	; 0x48
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	004005ff 	.word	0x004005ff

080045c4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b092      	sub	sp, #72	; 0x48
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
 80045d0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80045d2:	f7fd fae9 	bl	8001ba8 <HAL_GetTick>
 80045d6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d107      	bne.n	80045f6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e182      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b01      	cmp	r3, #1
 8004600:	f040 8175 	bne.w	80048ee <HAL_SD_WriteBlocks+0x32a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800460a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	441a      	add	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004614:	429a      	cmp	r2, r3
 8004616:	d907      	bls.n	8004628 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800461c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e169      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2203      	movs	r2, #3
 800462c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2200      	movs	r2, #0
 8004636:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800463c:	2b01      	cmp	r3, #1
 800463e:	d002      	beq.n	8004646 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8004640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004642:	025b      	lsls	r3, r3, #9
 8004644:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800464e:	4618      	mov	r0, r3
 8004650:	f002 fa4a 	bl	8006ae8 <SDMMC_CmdBlockLength>
 8004654:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8004656:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00f      	beq.n	800467c <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a9c      	ldr	r2, [pc, #624]	; (80048d4 <HAL_SD_WriteBlocks+0x310>)
 8004662:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004668:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800466a:	431a      	orrs	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e13f      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800467c:	f04f 33ff 	mov.w	r3, #4294967295
 8004680:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	025b      	lsls	r3, r3, #9
 8004686:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004688:	2390      	movs	r3, #144	; 0x90
 800468a:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800468c:	2300      	movs	r3, #0
 800468e:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004690:	2300      	movs	r3, #0
 8004692:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004694:	2301      	movs	r3, #1
 8004696:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f107 0218 	add.w	r2, r7, #24
 80046a0:	4611      	mov	r1, r2
 80046a2:	4618      	mov	r0, r3
 80046a4:	f002 f9f4 	bl	8006a90 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d90a      	bls.n	80046c4 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2220      	movs	r2, #32
 80046b2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80046ba:	4618      	mov	r0, r3
 80046bc:	f002 fa9c 	bl	8006bf8 <SDMMC_CmdWriteMultiBlock>
 80046c0:	6478      	str	r0, [r7, #68]	; 0x44
 80046c2:	e009      	b.n	80046d8 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2210      	movs	r2, #16
 80046c8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80046d0:	4618      	mov	r0, r3
 80046d2:	f002 fa6f 	bl	8006bb4 <SDMMC_CmdWriteSingleBlock>
 80046d6:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80046d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d012      	beq.n	8004704 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a7c      	ldr	r2, [pc, #496]	; (80048d4 <HAL_SD_WriteBlocks+0x310>)
 80046e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046ec:	431a      	orrs	r2, r3
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2201      	movs	r2, #1
 80046f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e0fb      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004708:	e065      	b.n	80047d6 <HAL_SD_WriteBlocks+0x212>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004710:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d040      	beq.n	800479a <HAL_SD_WriteBlocks+0x1d6>
 8004718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800471a:	2b00      	cmp	r3, #0
 800471c:	d03d      	beq.n	800479a <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800471e:	2300      	movs	r3, #0
 8004720:	643b      	str	r3, [r7, #64]	; 0x40
 8004722:	e037      	b.n	8004794 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8004724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800472a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800472c:	3301      	adds	r3, #1
 800472e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004730:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004732:	3b01      	subs	r3, #1
 8004734:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8004736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	021a      	lsls	r2, r3, #8
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	4313      	orrs	r3, r2
 8004740:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004744:	3301      	adds	r3, #1
 8004746:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004748:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800474a:	3b01      	subs	r3, #1
 800474c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800474e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	041a      	lsls	r2, r3, #16
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	4313      	orrs	r3, r2
 8004758:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800475a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800475c:	3301      	adds	r3, #1
 800475e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004760:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004762:	3b01      	subs	r3, #1
 8004764:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	061a      	lsls	r2, r3, #24
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	4313      	orrs	r3, r2
 8004770:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004774:	3301      	adds	r3, #1
 8004776:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800477a:	3b01      	subs	r3, #1
 800477c:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f107 0214 	add.w	r2, r7, #20
 8004786:	4611      	mov	r1, r2
 8004788:	4618      	mov	r0, r3
 800478a:	f002 f909 	bl	80069a0 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800478e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004790:	3301      	adds	r3, #1
 8004792:	643b      	str	r3, [r7, #64]	; 0x40
 8004794:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004796:	2b07      	cmp	r3, #7
 8004798:	d9c4      	bls.n	8004724 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800479a:	f7fd fa05 	bl	8001ba8 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d902      	bls.n	80047b0 <HAL_SD_WriteBlocks+0x1ec>
 80047aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d112      	bne.n	80047d6 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a47      	ldr	r2, [pc, #284]	; (80048d4 <HAL_SD_WriteBlocks+0x310>)
 80047b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047be:	431a      	orrs	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e092      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047dc:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d092      	beq.n	800470a <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d022      	beq.n	8004838 <HAL_SD_WriteBlocks+0x274>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d91f      	bls.n	8004838 <HAL_SD_WriteBlocks+0x274>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fc:	2b03      	cmp	r3, #3
 80047fe:	d01b      	beq.n	8004838 <HAL_SD_WriteBlocks+0x274>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4618      	mov	r0, r3
 8004806:	f002 fa19 	bl	8006c3c <SDMMC_CmdStopTransfer>
 800480a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800480c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800480e:	2b00      	cmp	r3, #0
 8004810:	d012      	beq.n	8004838 <HAL_SD_WriteBlocks+0x274>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a2f      	ldr	r2, [pc, #188]	; (80048d4 <HAL_SD_WriteBlocks+0x310>)
 8004818:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800481e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004820:	431a      	orrs	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e061      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	2b00      	cmp	r3, #0
 8004844:	d012      	beq.n	800486c <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a22      	ldr	r2, [pc, #136]	; (80048d4 <HAL_SD_WriteBlocks+0x310>)
 800484c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004852:	f043 0208 	orr.w	r2, r3, #8
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e047      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	2b00      	cmp	r3, #0
 8004878:	d012      	beq.n	80048a0 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a15      	ldr	r2, [pc, #84]	; (80048d4 <HAL_SD_WriteBlocks+0x310>)
 8004880:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004886:	f043 0202 	orr.w	r2, r3, #2
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e02d      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048a6:	f003 0310 	and.w	r3, r3, #16
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d014      	beq.n	80048d8 <HAL_SD_WriteBlocks+0x314>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a08      	ldr	r2, [pc, #32]	; (80048d4 <HAL_SD_WriteBlocks+0x310>)
 80048b4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ba:	f043 0210 	orr.w	r2, r3, #16
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e013      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
 80048d4:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f240 523a 	movw	r2, #1338	; 0x53a
 80048e0:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80048ea:	2300      	movs	r3, #0
 80048ec:	e006      	b.n	80048fc <HAL_SD_WriteBlocks+0x338>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
  }
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3748      	adds	r7, #72	; 0x48
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004912:	0f9b      	lsrs	r3, r3, #30
 8004914:	b2da      	uxtb	r2, r3
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800491e:	0e9b      	lsrs	r3, r3, #26
 8004920:	b2db      	uxtb	r3, r3
 8004922:	f003 030f 	and.w	r3, r3, #15
 8004926:	b2da      	uxtb	r2, r3
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004930:	0e1b      	lsrs	r3, r3, #24
 8004932:	b2db      	uxtb	r3, r3
 8004934:	f003 0303 	and.w	r3, r3, #3
 8004938:	b2da      	uxtb	r2, r3
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004942:	0c1b      	lsrs	r3, r3, #16
 8004944:	b2da      	uxtb	r2, r3
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800494e:	0a1b      	lsrs	r3, r3, #8
 8004950:	b2da      	uxtb	r2, r3
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800495a:	b2da      	uxtb	r2, r3
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004964:	0d1b      	lsrs	r3, r3, #20
 8004966:	b29a      	uxth	r2, r3
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004970:	0c1b      	lsrs	r3, r3, #16
 8004972:	b2db      	uxtb	r3, r3
 8004974:	f003 030f 	and.w	r3, r3, #15
 8004978:	b2da      	uxtb	r2, r3
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004982:	0bdb      	lsrs	r3, r3, #15
 8004984:	b2db      	uxtb	r3, r3
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	b2da      	uxtb	r2, r3
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004994:	0b9b      	lsrs	r3, r3, #14
 8004996:	b2db      	uxtb	r3, r3
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	b2da      	uxtb	r2, r3
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049a6:	0b5b      	lsrs	r3, r3, #13
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	b2da      	uxtb	r2, r3
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049b8:	0b1b      	lsrs	r3, r3, #12
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	b2da      	uxtb	r2, r3
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2200      	movs	r2, #0
 80049ca:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d163      	bne.n	8004a9c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049d8:	009a      	lsls	r2, r3, #2
 80049da:	f640 73fc 	movw	r3, #4092	; 0xffc
 80049de:	4013      	ands	r3, r2
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80049e4:	0f92      	lsrs	r2, r2, #30
 80049e6:	431a      	orrs	r2, r3
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049f0:	0edb      	lsrs	r3, r3, #27
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	f003 0307 	and.w	r3, r3, #7
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a02:	0e1b      	lsrs	r3, r3, #24
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	b2da      	uxtb	r2, r3
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a14:	0d5b      	lsrs	r3, r3, #21
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	f003 0307 	and.w	r3, r3, #7
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a26:	0c9b      	lsrs	r3, r3, #18
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	f003 0307 	and.w	r3, r3, #7
 8004a2e:	b2da      	uxtb	r2, r3
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a38:	0bdb      	lsrs	r3, r3, #15
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	f003 0307 	and.w	r3, r3, #7
 8004a40:	b2da      	uxtb	r2, r3
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	1c5a      	adds	r2, r3, #1
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	7e1b      	ldrb	r3, [r3, #24]
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	f003 0307 	and.w	r3, r3, #7
 8004a5a:	3302      	adds	r3, #2
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004a66:	fb02 f203 	mul.w	r2, r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	7a1b      	ldrb	r3, [r3, #8]
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	f003 030f 	and.w	r3, r3, #15
 8004a78:	2201      	movs	r2, #1
 8004a7a:	409a      	lsls	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004a88:	0a52      	lsrs	r2, r2, #9
 8004a8a:	fb02 f203 	mul.w	r2, r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a98:	661a      	str	r2, [r3, #96]	; 0x60
 8004a9a:	e031      	b.n	8004b00 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d11d      	bne.n	8004ae0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004aa8:	041b      	lsls	r3, r3, #16
 8004aaa:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ab2:	0c1b      	lsrs	r3, r3, #16
 8004ab4:	431a      	orrs	r2, r3
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	029a      	lsls	r2, r3, #10
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ad4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	661a      	str	r2, [r3, #96]	; 0x60
 8004ade:	e00f      	b.n	8004b00 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a58      	ldr	r2, [pc, #352]	; (8004c48 <HAL_SD_GetCardCSD+0x344>)
 8004ae6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e09d      	b.n	8004c3c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b04:	0b9b      	lsrs	r3, r3, #14
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	b2da      	uxtb	r2, r3
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b16:	09db      	lsrs	r3, r3, #7
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b1e:	b2da      	uxtb	r2, r3
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b2e:	b2da      	uxtb	r2, r3
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b38:	0fdb      	lsrs	r3, r3, #31
 8004b3a:	b2da      	uxtb	r2, r3
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b44:	0f5b      	lsrs	r3, r3, #29
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	f003 0303 	and.w	r3, r3, #3
 8004b4c:	b2da      	uxtb	r2, r3
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b56:	0e9b      	lsrs	r3, r3, #26
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	f003 0307 	and.w	r3, r3, #7
 8004b5e:	b2da      	uxtb	r2, r3
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b68:	0d9b      	lsrs	r3, r3, #22
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	f003 030f 	and.w	r3, r3, #15
 8004b70:	b2da      	uxtb	r2, r3
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b7a:	0d5b      	lsrs	r3, r3, #21
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b96:	0c1b      	lsrs	r3, r3, #16
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	b2da      	uxtb	r2, r3
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004baa:	0bdb      	lsrs	r3, r3, #15
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bbe:	0b9b      	lsrs	r3, r3, #14
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	b2da      	uxtb	r2, r3
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bd2:	0b5b      	lsrs	r3, r3, #13
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004be6:	0b1b      	lsrs	r3, r3, #12
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	b2da      	uxtb	r2, r3
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bfa:	0a9b      	lsrs	r3, r3, #10
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	f003 0303 	and.w	r3, r3, #3
 8004c02:	b2da      	uxtb	r2, r3
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c0e:	0a1b      	lsrs	r3, r3, #8
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	b2da      	uxtb	r2, r3
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c22:	085b      	lsrs	r3, r3, #1
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c2a:	b2da      	uxtb	r2, r3
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr
 8004c48:	004005ff 	.word	0x004005ff

08004c4c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004ca4:	b5b0      	push	{r4, r5, r7, lr}
 8004ca6:	b08e      	sub	sp, #56	; 0x38
 8004ca8:	af04      	add	r7, sp, #16
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2203      	movs	r2, #3
 8004cb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cba:	2b03      	cmp	r3, #3
 8004cbc:	d02e      	beq.n	8004d1c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cc4:	d106      	bne.n	8004cd4 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cca:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	639a      	str	r2, [r3, #56]	; 0x38
 8004cd2:	e029      	b.n	8004d28 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cda:	d10a      	bne.n	8004cf2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f000 fa01 	bl	80050e4 <SD_WideBus_Enable>
 8004ce2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cea:	431a      	orrs	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	639a      	str	r2, [r3, #56]	; 0x38
 8004cf0:	e01a      	b.n	8004d28 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10a      	bne.n	8004d0e <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 fa3e 	bl	800517a <SD_WideBus_Disable>
 8004cfe:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	639a      	str	r2, [r3, #56]	; 0x38
 8004d0c:	e00c      	b.n	8004d28 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d12:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	639a      	str	r2, [r3, #56]	; 0x38
 8004d1a:	e005      	b.n	8004d28 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d20:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d009      	beq.n	8004d44 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a18      	ldr	r2, [pc, #96]	; (8004d98 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8004d36:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e024      	b.n	8004d8e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681d      	ldr	r5, [r3, #0]
 8004d6a:	466c      	mov	r4, sp
 8004d6c:	f107 0318 	add.w	r3, r7, #24
 8004d70:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004d74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004d78:	f107 030c 	add.w	r3, r7, #12
 8004d7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d7e:	4628      	mov	r0, r5
 8004d80:	f001 fdd6 	bl	8006930 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3728      	adds	r7, #40	; 0x28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bdb0      	pop	{r4, r5, r7, pc}
 8004d96:	bf00      	nop
 8004d98:	004005ff 	.word	0x004005ff

08004d9c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b086      	sub	sp, #24
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004da4:	2300      	movs	r3, #0
 8004da6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004da8:	f107 030c 	add.w	r3, r7, #12
 8004dac:	4619      	mov	r1, r3
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f970 	bl	8005094 <SD_SendStatus>
 8004db4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d005      	beq.n	8004dc8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	431a      	orrs	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	0a5b      	lsrs	r3, r3, #9
 8004dcc:	f003 030f 	and.w	r3, r3, #15
 8004dd0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004dd2:	693b      	ldr	r3, [r7, #16]
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3718      	adds	r7, #24
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004ddc:	b5b0      	push	{r4, r5, r7, lr}
 8004dde:	b094      	sub	sp, #80	; 0x50
 8004de0:	af04      	add	r7, sp, #16
 8004de2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004de4:	2301      	movs	r3, #1
 8004de6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f001 fdf7 	bl	80069e0 <SDIO_GetPowerState>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d102      	bne.n	8004dfe <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004df8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004dfc:	e0b7      	b.n	8004f6e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e02:	2b03      	cmp	r3, #3
 8004e04:	d02f      	beq.n	8004e66 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f002 f820 	bl	8006e50 <SDMMC_CmdSendCID>
 8004e10:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d001      	beq.n	8004e1c <SD_InitCard+0x40>
    {
      return errorstate;
 8004e18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e1a:	e0a8      	b.n	8004f6e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2100      	movs	r1, #0
 8004e22:	4618      	mov	r0, r3
 8004e24:	f001 fe21 	bl	8006a6a <SDIO_GetResponse>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2104      	movs	r1, #4
 8004e34:	4618      	mov	r0, r3
 8004e36:	f001 fe18 	bl	8006a6a <SDIO_GetResponse>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2108      	movs	r1, #8
 8004e46:	4618      	mov	r0, r3
 8004e48:	f001 fe0f 	bl	8006a6a <SDIO_GetResponse>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	210c      	movs	r1, #12
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f001 fe06 	bl	8006a6a <SDIO_GetResponse>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e6a:	2b03      	cmp	r3, #3
 8004e6c:	d00d      	beq.n	8004e8a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f107 020e 	add.w	r2, r7, #14
 8004e76:	4611      	mov	r1, r2
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f002 f826 	bl	8006eca <SDMMC_CmdSetRelAdd>
 8004e7e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <SD_InitCard+0xae>
    {
      return errorstate;
 8004e86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e88:	e071      	b.n	8004f6e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e8e:	2b03      	cmp	r3, #3
 8004e90:	d036      	beq.n	8004f00 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004e92:	89fb      	ldrh	r3, [r7, #14]
 8004e94:	461a      	mov	r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ea2:	041b      	lsls	r3, r3, #16
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	4610      	mov	r0, r2
 8004ea8:	f001 fff0 	bl	8006e8c <SDMMC_CmdSendCSD>
 8004eac:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004eae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004eb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eb6:	e05a      	b.n	8004f6e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f001 fdd3 	bl	8006a6a <SDIO_GetResponse>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2104      	movs	r1, #4
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f001 fdca 	bl	8006a6a <SDIO_GetResponse>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2108      	movs	r1, #8
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f001 fdc1 	bl	8006a6a <SDIO_GetResponse>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	210c      	movs	r1, #12
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f001 fdb8 	bl	8006a6a <SDIO_GetResponse>
 8004efa:	4602      	mov	r2, r0
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2104      	movs	r1, #4
 8004f06:	4618      	mov	r0, r3
 8004f08:	f001 fdaf 	bl	8006a6a <SDIO_GetResponse>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	0d1a      	lsrs	r2, r3, #20
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004f14:	f107 0310 	add.w	r3, r7, #16
 8004f18:	4619      	mov	r1, r3
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7ff fcf2 	bl	8004904 <HAL_SD_GetCardCSD>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d002      	beq.n	8004f2c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004f26:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004f2a:	e020      	b.n	8004f6e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6819      	ldr	r1, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f34:	041b      	lsls	r3, r3, #16
 8004f36:	f04f 0400 	mov.w	r4, #0
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	4623      	mov	r3, r4
 8004f3e:	4608      	mov	r0, r1
 8004f40:	f001 fe9e 	bl	8006c80 <SDMMC_CmdSelDesel>
 8004f44:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <SD_InitCard+0x174>
  {
    return errorstate;
 8004f4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f4e:	e00e      	b.n	8004f6e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681d      	ldr	r5, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	466c      	mov	r4, sp
 8004f58:	f103 0210 	add.w	r2, r3, #16
 8004f5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004f5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004f62:	3304      	adds	r3, #4
 8004f64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f66:	4628      	mov	r0, r5
 8004f68:	f001 fce2 	bl	8006930 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3740      	adds	r7, #64	; 0x40
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004f78 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004f84:	2300      	movs	r3, #0
 8004f86:	617b      	str	r3, [r7, #20]
 8004f88:	2300      	movs	r3, #0
 8004f8a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4618      	mov	r0, r3
 8004f92:	f001 fe98 	bl	8006cc6 <SDMMC_CmdGoIdleState>
 8004f96:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <SD_PowerON+0x2a>
  {
    return errorstate;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	e072      	b.n	8005088 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f001 feab 	bl	8006d02 <SDMMC_CmdOperCond>
 8004fac:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00d      	beq.n	8004fd0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f001 fe81 	bl	8006cc6 <SDMMC_CmdGoIdleState>
 8004fc4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d004      	beq.n	8004fd6 <SD_PowerON+0x5e>
    {
      return errorstate;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	e05b      	b.n	8005088 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d137      	bne.n	800504e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2100      	movs	r1, #0
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f001 feab 	bl	8006d40 <SDMMC_CmdAppCommand>
 8004fea:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d02d      	beq.n	800504e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ff2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004ff6:	e047      	b.n	8005088 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	4618      	mov	r0, r3
 8005000:	f001 fe9e 	bl	8006d40 <SDMMC_CmdAppCommand>
 8005004:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d001      	beq.n	8005010 <SD_PowerON+0x98>
    {
      return errorstate;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	e03b      	b.n	8005088 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	491e      	ldr	r1, [pc, #120]	; (8005090 <SD_PowerON+0x118>)
 8005016:	4618      	mov	r0, r3
 8005018:	f001 feb4 	bl	8006d84 <SDMMC_CmdAppOperCommand>
 800501c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d002      	beq.n	800502a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005024:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005028:	e02e      	b.n	8005088 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2100      	movs	r1, #0
 8005030:	4618      	mov	r0, r3
 8005032:	f001 fd1a 	bl	8006a6a <SDIO_GetResponse>
 8005036:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	0fdb      	lsrs	r3, r3, #31
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <SD_PowerON+0xcc>
 8005040:	2301      	movs	r3, #1
 8005042:	e000      	b.n	8005046 <SD_PowerON+0xce>
 8005044:	2300      	movs	r3, #0
 8005046:	613b      	str	r3, [r7, #16]

    count++;
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	3301      	adds	r3, #1
 800504c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005054:	4293      	cmp	r3, r2
 8005056:	d802      	bhi.n	800505e <SD_PowerON+0xe6>
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d0cc      	beq.n	8004ff8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005064:	4293      	cmp	r3, r2
 8005066:	d902      	bls.n	800506e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005068:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800506c:	e00c      	b.n	8005088 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	645a      	str	r2, [r3, #68]	; 0x44
 800507e:	e002      	b.n	8005086 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3718      	adds	r7, #24
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	c1100000 	.word	0xc1100000

08005094 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d102      	bne.n	80050aa <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80050a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80050a8:	e018      	b.n	80050dc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050b2:	041b      	lsls	r3, r3, #16
 80050b4:	4619      	mov	r1, r3
 80050b6:	4610      	mov	r0, r2
 80050b8:	f001 ff28 	bl	8006f0c <SDMMC_CmdSendStatus>
 80050bc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	e009      	b.n	80050dc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2100      	movs	r1, #0
 80050ce:	4618      	mov	r0, r3
 80050d0:	f001 fccb 	bl	8006a6a <SDIO_GetResponse>
 80050d4:	4602      	mov	r2, r0
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80050ec:	2300      	movs	r3, #0
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	2300      	movs	r3, #0
 80050f2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2100      	movs	r1, #0
 80050fa:	4618      	mov	r0, r3
 80050fc:	f001 fcb5 	bl	8006a6a <SDIO_GetResponse>
 8005100:	4603      	mov	r3, r0
 8005102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005106:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800510a:	d102      	bne.n	8005112 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800510c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005110:	e02f      	b.n	8005172 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005112:	f107 030c 	add.w	r3, r7, #12
 8005116:	4619      	mov	r1, r3
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 f879 	bl	8005210 <SD_FindSCR>
 800511e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	e023      	b.n	8005172 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005130:	2b00      	cmp	r3, #0
 8005132:	d01c      	beq.n	800516e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800513c:	041b      	lsls	r3, r3, #16
 800513e:	4619      	mov	r1, r3
 8005140:	4610      	mov	r0, r2
 8005142:	f001 fdfd 	bl	8006d40 <SDMMC_CmdAppCommand>
 8005146:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	e00f      	b.n	8005172 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2102      	movs	r1, #2
 8005158:	4618      	mov	r0, r3
 800515a:	f001 fe36 	bl	8006dca <SDMMC_CmdBusWidth>
 800515e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	e003      	b.n	8005172 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800516a:	2300      	movs	r3, #0
 800516c:	e001      	b.n	8005172 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800516e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005172:	4618      	mov	r0, r3
 8005174:	3718      	adds	r7, #24
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b086      	sub	sp, #24
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005182:	2300      	movs	r3, #0
 8005184:	60fb      	str	r3, [r7, #12]
 8005186:	2300      	movs	r3, #0
 8005188:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2100      	movs	r1, #0
 8005190:	4618      	mov	r0, r3
 8005192:	f001 fc6a 	bl	8006a6a <SDIO_GetResponse>
 8005196:	4603      	mov	r3, r0
 8005198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800519c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80051a0:	d102      	bne.n	80051a8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80051a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051a6:	e02f      	b.n	8005208 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80051a8:	f107 030c 	add.w	r3, r7, #12
 80051ac:	4619      	mov	r1, r3
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 f82e 	bl	8005210 <SD_FindSCR>
 80051b4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	e023      	b.n	8005208 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d01c      	beq.n	8005204 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051d2:	041b      	lsls	r3, r3, #16
 80051d4:	4619      	mov	r1, r3
 80051d6:	4610      	mov	r0, r2
 80051d8:	f001 fdb2 	bl	8006d40 <SDMMC_CmdAppCommand>
 80051dc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d001      	beq.n	80051e8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	e00f      	b.n	8005208 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2100      	movs	r1, #0
 80051ee:	4618      	mov	r0, r3
 80051f0:	f001 fdeb 	bl	8006dca <SDMMC_CmdBusWidth>
 80051f4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	e003      	b.n	8005208 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005200:	2300      	movs	r3, #0
 8005202:	e001      	b.n	8005208 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005204:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005208:	4618      	mov	r0, r3
 800520a:	3718      	adds	r7, #24
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005210:	b590      	push	{r4, r7, lr}
 8005212:	b08f      	sub	sp, #60	; 0x3c
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800521a:	f7fc fcc5 	bl	8001ba8 <HAL_GetTick>
 800521e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8005220:	2300      	movs	r3, #0
 8005222:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005224:	2300      	movs	r3, #0
 8005226:	60bb      	str	r3, [r7, #8]
 8005228:	2300      	movs	r3, #0
 800522a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2108      	movs	r1, #8
 8005236:	4618      	mov	r0, r3
 8005238:	f001 fc56 	bl	8006ae8 <SDMMC_CmdBlockLength>
 800523c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800523e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005240:	2b00      	cmp	r3, #0
 8005242:	d001      	beq.n	8005248 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005246:	e0a9      	b.n	800539c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005250:	041b      	lsls	r3, r3, #16
 8005252:	4619      	mov	r1, r3
 8005254:	4610      	mov	r0, r2
 8005256:	f001 fd73 	bl	8006d40 <SDMMC_CmdAppCommand>
 800525a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800525c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <SD_FindSCR+0x56>
  {
    return errorstate;
 8005262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005264:	e09a      	b.n	800539c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005266:	f04f 33ff 	mov.w	r3, #4294967295
 800526a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800526c:	2308      	movs	r3, #8
 800526e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8005270:	2330      	movs	r3, #48	; 0x30
 8005272:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005274:	2302      	movs	r3, #2
 8005276:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005278:	2300      	movs	r3, #0
 800527a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800527c:	2301      	movs	r3, #1
 800527e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f107 0210 	add.w	r2, r7, #16
 8005288:	4611      	mov	r1, r2
 800528a:	4618      	mov	r0, r3
 800528c:	f001 fc00 	bl	8006a90 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4618      	mov	r0, r3
 8005296:	f001 fdba 	bl	8006e0e <SDMMC_CmdSendSCR>
 800529a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800529c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d022      	beq.n	80052e8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80052a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a4:	e07a      	b.n	800539c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00e      	beq.n	80052d2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6819      	ldr	r1, [r3, #0]
 80052b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	f107 0208 	add.w	r2, r7, #8
 80052c0:	18d4      	adds	r4, r2, r3
 80052c2:	4608      	mov	r0, r1
 80052c4:	f001 fb5f 	bl	8006986 <SDIO_ReadFIFO>
 80052c8:	4603      	mov	r3, r0
 80052ca:	6023      	str	r3, [r4, #0]
      index++;
 80052cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ce:	3301      	adds	r3, #1
 80052d0:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80052d2:	f7fc fc69 	bl	8001ba8 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e0:	d102      	bne.n	80052e8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80052e2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80052e6:	e059      	b.n	800539c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052ee:	f240 432a 	movw	r3, #1066	; 0x42a
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d0d6      	beq.n	80052a6 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b00      	cmp	r3, #0
 8005304:	d005      	beq.n	8005312 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2208      	movs	r2, #8
 800530c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800530e:	2308      	movs	r3, #8
 8005310:	e044      	b.n	800539c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d005      	beq.n	800532c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2202      	movs	r2, #2
 8005326:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005328:	2302      	movs	r3, #2
 800532a:	e037      	b.n	800539c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005332:	f003 0320 	and.w	r3, r3, #32
 8005336:	2b00      	cmp	r3, #0
 8005338:	d005      	beq.n	8005346 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2220      	movs	r2, #32
 8005340:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8005342:	2320      	movs	r3, #32
 8005344:	e02a      	b.n	800539c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f240 523a 	movw	r2, #1338	; 0x53a
 800534e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	061a      	lsls	r2, r3, #24
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	021b      	lsls	r3, r3, #8
 8005358:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800535c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	0a1b      	lsrs	r3, r3, #8
 8005362:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005366:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	0e1b      	lsrs	r3, r3, #24
 800536c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800536e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005370:	601a      	str	r2, [r3, #0]
    scr++;
 8005372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005374:	3304      	adds	r3, #4
 8005376:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	061a      	lsls	r2, r3, #24
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	021b      	lsls	r3, r3, #8
 8005380:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005384:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	0a1b      	lsrs	r3, r3, #8
 800538a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800538e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	0e1b      	lsrs	r3, r3, #24
 8005394:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005398:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	373c      	adds	r7, #60	; 0x3c
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd90      	pop	{r4, r7, pc}

080053a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e056      	b.n	8005464 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d106      	bne.n	80053d6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f7fc f8a5 	bl	8001520 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2202      	movs	r2, #2
 80053da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053ec:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685a      	ldr	r2, [r3, #4]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	431a      	orrs	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	431a      	orrs	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	431a      	orrs	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005412:	431a      	orrs	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	69db      	ldr	r3, [r3, #28]
 8005418:	431a      	orrs	r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a1b      	ldr	r3, [r3, #32]
 800541e:	ea42 0103 	orr.w	r1, r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	0c1b      	lsrs	r3, r3, #16
 8005434:	f003 0104 	and.w	r1, r3, #4
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	430a      	orrs	r2, r1
 8005442:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	69da      	ldr	r2, [r3, #28]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005452:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d101      	bne.n	800547e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e01d      	b.n	80054ba <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d106      	bne.n	8005498 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f7fc f8ea 	bl	800166c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	3304      	adds	r3, #4
 80054a8:	4619      	mov	r1, r3
 80054aa:	4610      	mov	r0, r2
 80054ac:	f000 fb1e 	bl	8005aec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3708      	adds	r7, #8
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054c2:	b480      	push	{r7}
 80054c4:	b085      	sub	sp, #20
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68da      	ldr	r2, [r3, #12]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f042 0201 	orr.w	r2, r2, #1
 80054d8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	f003 0307 	and.w	r3, r3, #7
 80054e4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2b06      	cmp	r3, #6
 80054ea:	d007      	beq.n	80054fc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f042 0201 	orr.w	r2, r2, #1
 80054fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3714      	adds	r7, #20
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr

0800550a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b082      	sub	sp, #8
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d101      	bne.n	800551c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e01d      	b.n	8005558 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b00      	cmp	r3, #0
 8005526:	d106      	bne.n	8005536 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7fc f83d 	bl	80015b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2202      	movs	r2, #2
 800553a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	3304      	adds	r3, #4
 8005546:	4619      	mov	r1, r3
 8005548:	4610      	mov	r0, r2
 800554a:	f000 facf 	bl	8005aec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005556:	2300      	movs	r3, #0
}
 8005558:	4618      	mov	r0, r3
 800555a:	3708      	adds	r7, #8
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}

08005560 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2201      	movs	r2, #1
 8005570:	6839      	ldr	r1, [r7, #0]
 8005572:	4618      	mov	r0, r3
 8005574:	f000 fd0a 	bl	8005f8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a15      	ldr	r2, [pc, #84]	; (80055d4 <HAL_TIM_PWM_Start+0x74>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d004      	beq.n	800558c <HAL_TIM_PWM_Start+0x2c>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a14      	ldr	r2, [pc, #80]	; (80055d8 <HAL_TIM_PWM_Start+0x78>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d101      	bne.n	8005590 <HAL_TIM_PWM_Start+0x30>
 800558c:	2301      	movs	r3, #1
 800558e:	e000      	b.n	8005592 <HAL_TIM_PWM_Start+0x32>
 8005590:	2300      	movs	r3, #0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d007      	beq.n	80055a6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80055a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f003 0307 	and.w	r3, r3, #7
 80055b0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2b06      	cmp	r3, #6
 80055b6:	d007      	beq.n	80055c8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0201 	orr.w	r2, r2, #1
 80055c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	40010000 	.word	0x40010000
 80055d8:	40010400 	.word	0x40010400

080055dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b086      	sub	sp, #24
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d101      	bne.n	80055f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e083      	b.n	80056f8 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d106      	bne.n	800560a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f7fc f86f 	bl	80016e8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2202      	movs	r2, #2
 800560e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	6812      	ldr	r2, [r2, #0]
 800561c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005620:	f023 0307 	bic.w	r3, r3, #7
 8005624:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	3304      	adds	r3, #4
 800562e:	4619      	mov	r1, r3
 8005630:	4610      	mov	r0, r2
 8005632:	f000 fa5b 	bl	8005aec <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	6a1b      	ldr	r3, [r3, #32]
 800564c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	4313      	orrs	r3, r2
 8005656:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800565e:	f023 0303 	bic.w	r3, r3, #3
 8005662:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	689a      	ldr	r2, [r3, #8]
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	021b      	lsls	r3, r3, #8
 800566e:	4313      	orrs	r3, r2
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	4313      	orrs	r3, r2
 8005674:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800567c:	f023 030c 	bic.w	r3, r3, #12
 8005680:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005688:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800568c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	68da      	ldr	r2, [r3, #12]
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	021b      	lsls	r3, r3, #8
 8005698:	4313      	orrs	r3, r2
 800569a:	693a      	ldr	r2, [r7, #16]
 800569c:	4313      	orrs	r3, r2
 800569e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	011a      	lsls	r2, r3, #4
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	031b      	lsls	r3, r3, #12
 80056ac:	4313      	orrs	r3, r2
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80056ba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80056c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	695b      	ldr	r3, [r3, #20]
 80056cc:	011b      	lsls	r3, r3, #4
 80056ce:	4313      	orrs	r3, r2
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056f6:	2300      	movs	r3, #0
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3718      	adds	r7, #24
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b02      	cmp	r3, #2
 8005714:	d122      	bne.n	800575c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b02      	cmp	r3, #2
 8005722:	d11b      	bne.n	800575c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f06f 0202 	mvn.w	r2, #2
 800572c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	f003 0303 	and.w	r3, r3, #3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d003      	beq.n	800574a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 f9b4 	bl	8005ab0 <HAL_TIM_IC_CaptureCallback>
 8005748:	e005      	b.n	8005756 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 f9a6 	bl	8005a9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 f9b7 	bl	8005ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b04      	cmp	r3, #4
 8005768:	d122      	bne.n	80057b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f003 0304 	and.w	r3, r3, #4
 8005774:	2b04      	cmp	r3, #4
 8005776:	d11b      	bne.n	80057b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f06f 0204 	mvn.w	r2, #4
 8005780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2202      	movs	r2, #2
 8005786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f98a 	bl	8005ab0 <HAL_TIM_IC_CaptureCallback>
 800579c:	e005      	b.n	80057aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f97c 	bl	8005a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 f98d 	bl	8005ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	f003 0308 	and.w	r3, r3, #8
 80057ba:	2b08      	cmp	r3, #8
 80057bc:	d122      	bne.n	8005804 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f003 0308 	and.w	r3, r3, #8
 80057c8:	2b08      	cmp	r3, #8
 80057ca:	d11b      	bne.n	8005804 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f06f 0208 	mvn.w	r2, #8
 80057d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2204      	movs	r2, #4
 80057da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	69db      	ldr	r3, [r3, #28]
 80057e2:	f003 0303 	and.w	r3, r3, #3
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f960 	bl	8005ab0 <HAL_TIM_IC_CaptureCallback>
 80057f0:	e005      	b.n	80057fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f952 	bl	8005a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 f963 	bl	8005ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	f003 0310 	and.w	r3, r3, #16
 800580e:	2b10      	cmp	r3, #16
 8005810:	d122      	bne.n	8005858 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f003 0310 	and.w	r3, r3, #16
 800581c:	2b10      	cmp	r3, #16
 800581e:	d11b      	bne.n	8005858 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f06f 0210 	mvn.w	r2, #16
 8005828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2208      	movs	r2, #8
 800582e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	69db      	ldr	r3, [r3, #28]
 8005836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800583a:	2b00      	cmp	r3, #0
 800583c:	d003      	beq.n	8005846 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 f936 	bl	8005ab0 <HAL_TIM_IC_CaptureCallback>
 8005844:	e005      	b.n	8005852 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 f928 	bl	8005a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 f939 	bl	8005ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b01      	cmp	r3, #1
 8005864:	d10e      	bne.n	8005884 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	2b01      	cmp	r3, #1
 8005872:	d107      	bne.n	8005884 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f06f 0201 	mvn.w	r2, #1
 800587c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f7fa fed2 	bl	8000628 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800588e:	2b80      	cmp	r3, #128	; 0x80
 8005890:	d10e      	bne.n	80058b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800589c:	2b80      	cmp	r3, #128	; 0x80
 800589e:	d107      	bne.n	80058b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 fc6c 	bl	8006188 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ba:	2b40      	cmp	r3, #64	; 0x40
 80058bc:	d10e      	bne.n	80058dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c8:	2b40      	cmp	r3, #64	; 0x40
 80058ca:	d107      	bne.n	80058dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 f8fe 	bl	8005ad8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	f003 0320 	and.w	r3, r3, #32
 80058e6:	2b20      	cmp	r3, #32
 80058e8:	d10e      	bne.n	8005908 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	f003 0320 	and.w	r3, r3, #32
 80058f4:	2b20      	cmp	r3, #32
 80058f6:	d107      	bne.n	8005908 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f06f 0220 	mvn.w	r2, #32
 8005900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 fc36 	bl	8006174 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005908:	bf00      	nop
 800590a:	3708      	adds	r7, #8
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005922:	2b01      	cmp	r3, #1
 8005924:	d101      	bne.n	800592a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005926:	2302      	movs	r3, #2
 8005928:	e0b4      	b.n	8005a94 <HAL_TIM_PWM_ConfigChannel+0x184>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2202      	movs	r2, #2
 8005936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2b0c      	cmp	r3, #12
 800593e:	f200 809f 	bhi.w	8005a80 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005942:	a201      	add	r2, pc, #4	; (adr r2, 8005948 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005948:	0800597d 	.word	0x0800597d
 800594c:	08005a81 	.word	0x08005a81
 8005950:	08005a81 	.word	0x08005a81
 8005954:	08005a81 	.word	0x08005a81
 8005958:	080059bd 	.word	0x080059bd
 800595c:	08005a81 	.word	0x08005a81
 8005960:	08005a81 	.word	0x08005a81
 8005964:	08005a81 	.word	0x08005a81
 8005968:	080059ff 	.word	0x080059ff
 800596c:	08005a81 	.word	0x08005a81
 8005970:	08005a81 	.word	0x08005a81
 8005974:	08005a81 	.word	0x08005a81
 8005978:	08005a3f 	.word	0x08005a3f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68b9      	ldr	r1, [r7, #8]
 8005982:	4618      	mov	r0, r3
 8005984:	f000 f952 	bl	8005c2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	699a      	ldr	r2, [r3, #24]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f042 0208 	orr.w	r2, r2, #8
 8005996:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	699a      	ldr	r2, [r3, #24]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f022 0204 	bic.w	r2, r2, #4
 80059a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6999      	ldr	r1, [r3, #24]
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	691a      	ldr	r2, [r3, #16]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	619a      	str	r2, [r3, #24]
      break;
 80059ba:	e062      	b.n	8005a82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68b9      	ldr	r1, [r7, #8]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f000 f9a2 	bl	8005d0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699a      	ldr	r2, [r3, #24]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699a      	ldr	r2, [r3, #24]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6999      	ldr	r1, [r3, #24]
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	021a      	lsls	r2, r3, #8
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	430a      	orrs	r2, r1
 80059fa:	619a      	str	r2, [r3, #24]
      break;
 80059fc:	e041      	b.n	8005a82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68b9      	ldr	r1, [r7, #8]
 8005a04:	4618      	mov	r0, r3
 8005a06:	f000 f9f7 	bl	8005df8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	69da      	ldr	r2, [r3, #28]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f042 0208 	orr.w	r2, r2, #8
 8005a18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	69da      	ldr	r2, [r3, #28]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f022 0204 	bic.w	r2, r2, #4
 8005a28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	69d9      	ldr	r1, [r3, #28]
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	691a      	ldr	r2, [r3, #16]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	61da      	str	r2, [r3, #28]
      break;
 8005a3c:	e021      	b.n	8005a82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	68b9      	ldr	r1, [r7, #8]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f000 fa4b 	bl	8005ee0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	69da      	ldr	r2, [r3, #28]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	69da      	ldr	r2, [r3, #28]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	69d9      	ldr	r1, [r3, #28]
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	021a      	lsls	r2, r3, #8
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	61da      	str	r2, [r3, #28]
      break;
 8005a7e:	e000      	b.n	8005a82 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005a80:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b085      	sub	sp, #20
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a40      	ldr	r2, [pc, #256]	; (8005c00 <TIM_Base_SetConfig+0x114>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d013      	beq.n	8005b2c <TIM_Base_SetConfig+0x40>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b0a:	d00f      	beq.n	8005b2c <TIM_Base_SetConfig+0x40>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a3d      	ldr	r2, [pc, #244]	; (8005c04 <TIM_Base_SetConfig+0x118>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d00b      	beq.n	8005b2c <TIM_Base_SetConfig+0x40>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a3c      	ldr	r2, [pc, #240]	; (8005c08 <TIM_Base_SetConfig+0x11c>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d007      	beq.n	8005b2c <TIM_Base_SetConfig+0x40>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a3b      	ldr	r2, [pc, #236]	; (8005c0c <TIM_Base_SetConfig+0x120>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d003      	beq.n	8005b2c <TIM_Base_SetConfig+0x40>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a3a      	ldr	r2, [pc, #232]	; (8005c10 <TIM_Base_SetConfig+0x124>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d108      	bne.n	8005b3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a2f      	ldr	r2, [pc, #188]	; (8005c00 <TIM_Base_SetConfig+0x114>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d02b      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b4c:	d027      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a2c      	ldr	r2, [pc, #176]	; (8005c04 <TIM_Base_SetConfig+0x118>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d023      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a2b      	ldr	r2, [pc, #172]	; (8005c08 <TIM_Base_SetConfig+0x11c>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d01f      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a2a      	ldr	r2, [pc, #168]	; (8005c0c <TIM_Base_SetConfig+0x120>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d01b      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a29      	ldr	r2, [pc, #164]	; (8005c10 <TIM_Base_SetConfig+0x124>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d017      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a28      	ldr	r2, [pc, #160]	; (8005c14 <TIM_Base_SetConfig+0x128>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d013      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a27      	ldr	r2, [pc, #156]	; (8005c18 <TIM_Base_SetConfig+0x12c>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d00f      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a26      	ldr	r2, [pc, #152]	; (8005c1c <TIM_Base_SetConfig+0x130>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d00b      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a25      	ldr	r2, [pc, #148]	; (8005c20 <TIM_Base_SetConfig+0x134>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d007      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a24      	ldr	r2, [pc, #144]	; (8005c24 <TIM_Base_SetConfig+0x138>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d003      	beq.n	8005b9e <TIM_Base_SetConfig+0xb2>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a23      	ldr	r2, [pc, #140]	; (8005c28 <TIM_Base_SetConfig+0x13c>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d108      	bne.n	8005bb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ba4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	689a      	ldr	r2, [r3, #8]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a0a      	ldr	r2, [pc, #40]	; (8005c00 <TIM_Base_SetConfig+0x114>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d003      	beq.n	8005be4 <TIM_Base_SetConfig+0xf8>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a0c      	ldr	r2, [pc, #48]	; (8005c10 <TIM_Base_SetConfig+0x124>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d103      	bne.n	8005bec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	691a      	ldr	r2, [r3, #16]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	615a      	str	r2, [r3, #20]
}
 8005bf2:	bf00      	nop
 8005bf4:	3714      	adds	r7, #20
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	40010000 	.word	0x40010000
 8005c04:	40000400 	.word	0x40000400
 8005c08:	40000800 	.word	0x40000800
 8005c0c:	40000c00 	.word	0x40000c00
 8005c10:	40010400 	.word	0x40010400
 8005c14:	40014000 	.word	0x40014000
 8005c18:	40014400 	.word	0x40014400
 8005c1c:	40014800 	.word	0x40014800
 8005c20:	40001800 	.word	0x40001800
 8005c24:	40001c00 	.word	0x40001c00
 8005c28:	40002000 	.word	0x40002000

08005c2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	f023 0201 	bic.w	r2, r3, #1
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0303 	bic.w	r3, r3, #3
 8005c62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f023 0302 	bic.w	r3, r3, #2
 8005c74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a20      	ldr	r2, [pc, #128]	; (8005d04 <TIM_OC1_SetConfig+0xd8>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d003      	beq.n	8005c90 <TIM_OC1_SetConfig+0x64>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a1f      	ldr	r2, [pc, #124]	; (8005d08 <TIM_OC1_SetConfig+0xdc>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d10c      	bne.n	8005caa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	f023 0308 	bic.w	r3, r3, #8
 8005c96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	f023 0304 	bic.w	r3, r3, #4
 8005ca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a15      	ldr	r2, [pc, #84]	; (8005d04 <TIM_OC1_SetConfig+0xd8>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d003      	beq.n	8005cba <TIM_OC1_SetConfig+0x8e>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a14      	ldr	r2, [pc, #80]	; (8005d08 <TIM_OC1_SetConfig+0xdc>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d111      	bne.n	8005cde <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	693a      	ldr	r2, [r7, #16]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	699b      	ldr	r3, [r3, #24]
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	621a      	str	r2, [r3, #32]
}
 8005cf8:	bf00      	nop
 8005cfa:	371c      	adds	r7, #28
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr
 8005d04:	40010000 	.word	0x40010000
 8005d08:	40010400 	.word	0x40010400

08005d0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b087      	sub	sp, #28
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	f023 0210 	bic.w	r2, r3, #16
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	021b      	lsls	r3, r3, #8
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	f023 0320 	bic.w	r3, r3, #32
 8005d56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	011b      	lsls	r3, r3, #4
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a22      	ldr	r2, [pc, #136]	; (8005df0 <TIM_OC2_SetConfig+0xe4>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d003      	beq.n	8005d74 <TIM_OC2_SetConfig+0x68>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a21      	ldr	r2, [pc, #132]	; (8005df4 <TIM_OC2_SetConfig+0xe8>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d10d      	bne.n	8005d90 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	011b      	lsls	r3, r3, #4
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d8e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a17      	ldr	r2, [pc, #92]	; (8005df0 <TIM_OC2_SetConfig+0xe4>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d003      	beq.n	8005da0 <TIM_OC2_SetConfig+0x94>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a16      	ldr	r2, [pc, #88]	; (8005df4 <TIM_OC2_SetConfig+0xe8>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d113      	bne.n	8005dc8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005da6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005dae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	699b      	ldr	r3, [r3, #24]
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	693a      	ldr	r2, [r7, #16]
 8005dcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685a      	ldr	r2, [r3, #4]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	621a      	str	r2, [r3, #32]
}
 8005de2:	bf00      	nop
 8005de4:	371c      	adds	r7, #28
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop
 8005df0:	40010000 	.word	0x40010000
 8005df4:	40010400 	.word	0x40010400

08005df8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b087      	sub	sp, #28
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f023 0303 	bic.w	r3, r3, #3
 8005e2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	021b      	lsls	r3, r3, #8
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a21      	ldr	r2, [pc, #132]	; (8005ed8 <TIM_OC3_SetConfig+0xe0>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d003      	beq.n	8005e5e <TIM_OC3_SetConfig+0x66>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a20      	ldr	r2, [pc, #128]	; (8005edc <TIM_OC3_SetConfig+0xe4>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d10d      	bne.n	8005e7a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	021b      	lsls	r3, r3, #8
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a16      	ldr	r2, [pc, #88]	; (8005ed8 <TIM_OC3_SetConfig+0xe0>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d003      	beq.n	8005e8a <TIM_OC3_SetConfig+0x92>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a15      	ldr	r2, [pc, #84]	; (8005edc <TIM_OC3_SetConfig+0xe4>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d113      	bne.n	8005eb2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	011b      	lsls	r3, r3, #4
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	011b      	lsls	r3, r3, #4
 8005eac:	693a      	ldr	r2, [r7, #16]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	685a      	ldr	r2, [r3, #4]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	621a      	str	r2, [r3, #32]
}
 8005ecc:	bf00      	nop
 8005ece:	371c      	adds	r7, #28
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr
 8005ed8:	40010000 	.word	0x40010000
 8005edc:	40010400 	.word	0x40010400

08005ee0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b087      	sub	sp, #28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6a1b      	ldr	r3, [r3, #32]
 8005eee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	69db      	ldr	r3, [r3, #28]
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	021b      	lsls	r3, r3, #8
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	031b      	lsls	r3, r3, #12
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a12      	ldr	r2, [pc, #72]	; (8005f84 <TIM_OC4_SetConfig+0xa4>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d003      	beq.n	8005f48 <TIM_OC4_SetConfig+0x68>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a11      	ldr	r2, [pc, #68]	; (8005f88 <TIM_OC4_SetConfig+0xa8>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d109      	bne.n	8005f5c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	695b      	ldr	r3, [r3, #20]
 8005f54:	019b      	lsls	r3, r3, #6
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	697a      	ldr	r2, [r7, #20]
 8005f60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685a      	ldr	r2, [r3, #4]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	693a      	ldr	r2, [r7, #16]
 8005f74:	621a      	str	r2, [r3, #32]
}
 8005f76:	bf00      	nop
 8005f78:	371c      	adds	r7, #28
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop
 8005f84:	40010000 	.word	0x40010000
 8005f88:	40010400 	.word	0x40010400

08005f8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b087      	sub	sp, #28
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	f003 031f 	and.w	r3, r3, #31
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a1a      	ldr	r2, [r3, #32]
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	43db      	mvns	r3, r3
 8005fae:	401a      	ands	r2, r3
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6a1a      	ldr	r2, [r3, #32]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	f003 031f 	and.w	r3, r3, #31
 8005fbe:	6879      	ldr	r1, [r7, #4]
 8005fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fc4:	431a      	orrs	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	621a      	str	r2, [r3, #32]
}
 8005fca:	bf00      	nop
 8005fcc:	371c      	adds	r7, #28
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
	...

08005fd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b085      	sub	sp, #20
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d101      	bne.n	8005ff0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fec:	2302      	movs	r3, #2
 8005fee:	e05a      	b.n	80060a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006016:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a21      	ldr	r2, [pc, #132]	; (80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d022      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800603c:	d01d      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a1d      	ldr	r2, [pc, #116]	; (80060b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d018      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a1b      	ldr	r2, [pc, #108]	; (80060bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d013      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a1a      	ldr	r2, [pc, #104]	; (80060c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d00e      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a18      	ldr	r2, [pc, #96]	; (80060c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d009      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a17      	ldr	r2, [pc, #92]	; (80060c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d004      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a15      	ldr	r2, [pc, #84]	; (80060cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d10c      	bne.n	8006094 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006080:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	4313      	orrs	r3, r2
 800608a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3714      	adds	r7, #20
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	40010000 	.word	0x40010000
 80060b8:	40000400 	.word	0x40000400
 80060bc:	40000800 	.word	0x40000800
 80060c0:	40000c00 	.word	0x40000c00
 80060c4:	40010400 	.word	0x40010400
 80060c8:	40014000 	.word	0x40014000
 80060cc:	40001800 	.word	0x40001800

080060d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80060da:	2300      	movs	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d101      	bne.n	80060ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80060e8:	2302      	movs	r3, #2
 80060ea:	e03d      	b.n	8006168 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	4313      	orrs	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	4313      	orrs	r3, r2
 800610e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	4313      	orrs	r3, r2
 800611c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4313      	orrs	r3, r2
 800612a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	4313      	orrs	r3, r2
 8006138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	4313      	orrs	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	4313      	orrs	r3, r2
 8006154:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800617c:	bf00      	nop
 800617e:	370c      	adds	r7, #12
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006190:	bf00      	nop
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr

0800619c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b082      	sub	sp, #8
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d101      	bne.n	80061ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e03f      	b.n	800622e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d106      	bne.n	80061c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7fb fb3c 	bl	8001840 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2224      	movs	r2, #36	; 0x24
 80061cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68da      	ldr	r2, [r3, #12]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 f829 	bl	8006238 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	691a      	ldr	r2, [r3, #16]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	695a      	ldr	r2, [r3, #20]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006204:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68da      	ldr	r2, [r3, #12]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006214:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2220      	movs	r2, #32
 8006220:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2220      	movs	r2, #32
 8006228:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	3708      	adds	r7, #8
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
	...

08006238 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800623c:	b085      	sub	sp, #20
 800623e:	af00      	add	r7, sp, #0
 8006240:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	68da      	ldr	r2, [r3, #12]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	430a      	orrs	r2, r1
 8006256:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	431a      	orrs	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	695b      	ldr	r3, [r3, #20]
 8006266:	431a      	orrs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	4313      	orrs	r3, r2
 800626e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800627a:	f023 030c 	bic.w	r3, r3, #12
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	6812      	ldr	r2, [r2, #0]
 8006282:	68f9      	ldr	r1, [r7, #12]
 8006284:	430b      	orrs	r3, r1
 8006286:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	699a      	ldr	r2, [r3, #24]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	430a      	orrs	r2, r1
 800629c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	69db      	ldr	r3, [r3, #28]
 80062a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062a6:	f040 818b 	bne.w	80065c0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4ac1      	ldr	r2, [pc, #772]	; (80065b4 <UART_SetConfig+0x37c>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d005      	beq.n	80062c0 <UART_SetConfig+0x88>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4abf      	ldr	r2, [pc, #764]	; (80065b8 <UART_SetConfig+0x380>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	f040 80bd 	bne.w	800643a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80062c0:	f7fd fa64 	bl	800378c <HAL_RCC_GetPCLK2Freq>
 80062c4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	461d      	mov	r5, r3
 80062ca:	f04f 0600 	mov.w	r6, #0
 80062ce:	46a8      	mov	r8, r5
 80062d0:	46b1      	mov	r9, r6
 80062d2:	eb18 0308 	adds.w	r3, r8, r8
 80062d6:	eb49 0409 	adc.w	r4, r9, r9
 80062da:	4698      	mov	r8, r3
 80062dc:	46a1      	mov	r9, r4
 80062de:	eb18 0805 	adds.w	r8, r8, r5
 80062e2:	eb49 0906 	adc.w	r9, r9, r6
 80062e6:	f04f 0100 	mov.w	r1, #0
 80062ea:	f04f 0200 	mov.w	r2, #0
 80062ee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80062f2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80062f6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80062fa:	4688      	mov	r8, r1
 80062fc:	4691      	mov	r9, r2
 80062fe:	eb18 0005 	adds.w	r0, r8, r5
 8006302:	eb49 0106 	adc.w	r1, r9, r6
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	461d      	mov	r5, r3
 800630c:	f04f 0600 	mov.w	r6, #0
 8006310:	196b      	adds	r3, r5, r5
 8006312:	eb46 0406 	adc.w	r4, r6, r6
 8006316:	461a      	mov	r2, r3
 8006318:	4623      	mov	r3, r4
 800631a:	f7f9 ffc1 	bl	80002a0 <__aeabi_uldivmod>
 800631e:	4603      	mov	r3, r0
 8006320:	460c      	mov	r4, r1
 8006322:	461a      	mov	r2, r3
 8006324:	4ba5      	ldr	r3, [pc, #660]	; (80065bc <UART_SetConfig+0x384>)
 8006326:	fba3 2302 	umull	r2, r3, r3, r2
 800632a:	095b      	lsrs	r3, r3, #5
 800632c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	461d      	mov	r5, r3
 8006334:	f04f 0600 	mov.w	r6, #0
 8006338:	46a9      	mov	r9, r5
 800633a:	46b2      	mov	sl, r6
 800633c:	eb19 0309 	adds.w	r3, r9, r9
 8006340:	eb4a 040a 	adc.w	r4, sl, sl
 8006344:	4699      	mov	r9, r3
 8006346:	46a2      	mov	sl, r4
 8006348:	eb19 0905 	adds.w	r9, r9, r5
 800634c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006350:	f04f 0100 	mov.w	r1, #0
 8006354:	f04f 0200 	mov.w	r2, #0
 8006358:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800635c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006360:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006364:	4689      	mov	r9, r1
 8006366:	4692      	mov	sl, r2
 8006368:	eb19 0005 	adds.w	r0, r9, r5
 800636c:	eb4a 0106 	adc.w	r1, sl, r6
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	461d      	mov	r5, r3
 8006376:	f04f 0600 	mov.w	r6, #0
 800637a:	196b      	adds	r3, r5, r5
 800637c:	eb46 0406 	adc.w	r4, r6, r6
 8006380:	461a      	mov	r2, r3
 8006382:	4623      	mov	r3, r4
 8006384:	f7f9 ff8c 	bl	80002a0 <__aeabi_uldivmod>
 8006388:	4603      	mov	r3, r0
 800638a:	460c      	mov	r4, r1
 800638c:	461a      	mov	r2, r3
 800638e:	4b8b      	ldr	r3, [pc, #556]	; (80065bc <UART_SetConfig+0x384>)
 8006390:	fba3 1302 	umull	r1, r3, r3, r2
 8006394:	095b      	lsrs	r3, r3, #5
 8006396:	2164      	movs	r1, #100	; 0x64
 8006398:	fb01 f303 	mul.w	r3, r1, r3
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	00db      	lsls	r3, r3, #3
 80063a0:	3332      	adds	r3, #50	; 0x32
 80063a2:	4a86      	ldr	r2, [pc, #536]	; (80065bc <UART_SetConfig+0x384>)
 80063a4:	fba2 2303 	umull	r2, r3, r2, r3
 80063a8:	095b      	lsrs	r3, r3, #5
 80063aa:	005b      	lsls	r3, r3, #1
 80063ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80063b0:	4498      	add	r8, r3
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	461d      	mov	r5, r3
 80063b6:	f04f 0600 	mov.w	r6, #0
 80063ba:	46a9      	mov	r9, r5
 80063bc:	46b2      	mov	sl, r6
 80063be:	eb19 0309 	adds.w	r3, r9, r9
 80063c2:	eb4a 040a 	adc.w	r4, sl, sl
 80063c6:	4699      	mov	r9, r3
 80063c8:	46a2      	mov	sl, r4
 80063ca:	eb19 0905 	adds.w	r9, r9, r5
 80063ce:	eb4a 0a06 	adc.w	sl, sl, r6
 80063d2:	f04f 0100 	mov.w	r1, #0
 80063d6:	f04f 0200 	mov.w	r2, #0
 80063da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80063e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80063e6:	4689      	mov	r9, r1
 80063e8:	4692      	mov	sl, r2
 80063ea:	eb19 0005 	adds.w	r0, r9, r5
 80063ee:	eb4a 0106 	adc.w	r1, sl, r6
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	461d      	mov	r5, r3
 80063f8:	f04f 0600 	mov.w	r6, #0
 80063fc:	196b      	adds	r3, r5, r5
 80063fe:	eb46 0406 	adc.w	r4, r6, r6
 8006402:	461a      	mov	r2, r3
 8006404:	4623      	mov	r3, r4
 8006406:	f7f9 ff4b 	bl	80002a0 <__aeabi_uldivmod>
 800640a:	4603      	mov	r3, r0
 800640c:	460c      	mov	r4, r1
 800640e:	461a      	mov	r2, r3
 8006410:	4b6a      	ldr	r3, [pc, #424]	; (80065bc <UART_SetConfig+0x384>)
 8006412:	fba3 1302 	umull	r1, r3, r3, r2
 8006416:	095b      	lsrs	r3, r3, #5
 8006418:	2164      	movs	r1, #100	; 0x64
 800641a:	fb01 f303 	mul.w	r3, r1, r3
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	00db      	lsls	r3, r3, #3
 8006422:	3332      	adds	r3, #50	; 0x32
 8006424:	4a65      	ldr	r2, [pc, #404]	; (80065bc <UART_SetConfig+0x384>)
 8006426:	fba2 2303 	umull	r2, r3, r2, r3
 800642a:	095b      	lsrs	r3, r3, #5
 800642c:	f003 0207 	and.w	r2, r3, #7
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4442      	add	r2, r8
 8006436:	609a      	str	r2, [r3, #8]
 8006438:	e26f      	b.n	800691a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800643a:	f7fd f993 	bl	8003764 <HAL_RCC_GetPCLK1Freq>
 800643e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	461d      	mov	r5, r3
 8006444:	f04f 0600 	mov.w	r6, #0
 8006448:	46a8      	mov	r8, r5
 800644a:	46b1      	mov	r9, r6
 800644c:	eb18 0308 	adds.w	r3, r8, r8
 8006450:	eb49 0409 	adc.w	r4, r9, r9
 8006454:	4698      	mov	r8, r3
 8006456:	46a1      	mov	r9, r4
 8006458:	eb18 0805 	adds.w	r8, r8, r5
 800645c:	eb49 0906 	adc.w	r9, r9, r6
 8006460:	f04f 0100 	mov.w	r1, #0
 8006464:	f04f 0200 	mov.w	r2, #0
 8006468:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800646c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006470:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006474:	4688      	mov	r8, r1
 8006476:	4691      	mov	r9, r2
 8006478:	eb18 0005 	adds.w	r0, r8, r5
 800647c:	eb49 0106 	adc.w	r1, r9, r6
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	461d      	mov	r5, r3
 8006486:	f04f 0600 	mov.w	r6, #0
 800648a:	196b      	adds	r3, r5, r5
 800648c:	eb46 0406 	adc.w	r4, r6, r6
 8006490:	461a      	mov	r2, r3
 8006492:	4623      	mov	r3, r4
 8006494:	f7f9 ff04 	bl	80002a0 <__aeabi_uldivmod>
 8006498:	4603      	mov	r3, r0
 800649a:	460c      	mov	r4, r1
 800649c:	461a      	mov	r2, r3
 800649e:	4b47      	ldr	r3, [pc, #284]	; (80065bc <UART_SetConfig+0x384>)
 80064a0:	fba3 2302 	umull	r2, r3, r3, r2
 80064a4:	095b      	lsrs	r3, r3, #5
 80064a6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	461d      	mov	r5, r3
 80064ae:	f04f 0600 	mov.w	r6, #0
 80064b2:	46a9      	mov	r9, r5
 80064b4:	46b2      	mov	sl, r6
 80064b6:	eb19 0309 	adds.w	r3, r9, r9
 80064ba:	eb4a 040a 	adc.w	r4, sl, sl
 80064be:	4699      	mov	r9, r3
 80064c0:	46a2      	mov	sl, r4
 80064c2:	eb19 0905 	adds.w	r9, r9, r5
 80064c6:	eb4a 0a06 	adc.w	sl, sl, r6
 80064ca:	f04f 0100 	mov.w	r1, #0
 80064ce:	f04f 0200 	mov.w	r2, #0
 80064d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80064da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80064de:	4689      	mov	r9, r1
 80064e0:	4692      	mov	sl, r2
 80064e2:	eb19 0005 	adds.w	r0, r9, r5
 80064e6:	eb4a 0106 	adc.w	r1, sl, r6
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	461d      	mov	r5, r3
 80064f0:	f04f 0600 	mov.w	r6, #0
 80064f4:	196b      	adds	r3, r5, r5
 80064f6:	eb46 0406 	adc.w	r4, r6, r6
 80064fa:	461a      	mov	r2, r3
 80064fc:	4623      	mov	r3, r4
 80064fe:	f7f9 fecf 	bl	80002a0 <__aeabi_uldivmod>
 8006502:	4603      	mov	r3, r0
 8006504:	460c      	mov	r4, r1
 8006506:	461a      	mov	r2, r3
 8006508:	4b2c      	ldr	r3, [pc, #176]	; (80065bc <UART_SetConfig+0x384>)
 800650a:	fba3 1302 	umull	r1, r3, r3, r2
 800650e:	095b      	lsrs	r3, r3, #5
 8006510:	2164      	movs	r1, #100	; 0x64
 8006512:	fb01 f303 	mul.w	r3, r1, r3
 8006516:	1ad3      	subs	r3, r2, r3
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	3332      	adds	r3, #50	; 0x32
 800651c:	4a27      	ldr	r2, [pc, #156]	; (80065bc <UART_SetConfig+0x384>)
 800651e:	fba2 2303 	umull	r2, r3, r2, r3
 8006522:	095b      	lsrs	r3, r3, #5
 8006524:	005b      	lsls	r3, r3, #1
 8006526:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800652a:	4498      	add	r8, r3
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	461d      	mov	r5, r3
 8006530:	f04f 0600 	mov.w	r6, #0
 8006534:	46a9      	mov	r9, r5
 8006536:	46b2      	mov	sl, r6
 8006538:	eb19 0309 	adds.w	r3, r9, r9
 800653c:	eb4a 040a 	adc.w	r4, sl, sl
 8006540:	4699      	mov	r9, r3
 8006542:	46a2      	mov	sl, r4
 8006544:	eb19 0905 	adds.w	r9, r9, r5
 8006548:	eb4a 0a06 	adc.w	sl, sl, r6
 800654c:	f04f 0100 	mov.w	r1, #0
 8006550:	f04f 0200 	mov.w	r2, #0
 8006554:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006558:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800655c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006560:	4689      	mov	r9, r1
 8006562:	4692      	mov	sl, r2
 8006564:	eb19 0005 	adds.w	r0, r9, r5
 8006568:	eb4a 0106 	adc.w	r1, sl, r6
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	461d      	mov	r5, r3
 8006572:	f04f 0600 	mov.w	r6, #0
 8006576:	196b      	adds	r3, r5, r5
 8006578:	eb46 0406 	adc.w	r4, r6, r6
 800657c:	461a      	mov	r2, r3
 800657e:	4623      	mov	r3, r4
 8006580:	f7f9 fe8e 	bl	80002a0 <__aeabi_uldivmod>
 8006584:	4603      	mov	r3, r0
 8006586:	460c      	mov	r4, r1
 8006588:	461a      	mov	r2, r3
 800658a:	4b0c      	ldr	r3, [pc, #48]	; (80065bc <UART_SetConfig+0x384>)
 800658c:	fba3 1302 	umull	r1, r3, r3, r2
 8006590:	095b      	lsrs	r3, r3, #5
 8006592:	2164      	movs	r1, #100	; 0x64
 8006594:	fb01 f303 	mul.w	r3, r1, r3
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	00db      	lsls	r3, r3, #3
 800659c:	3332      	adds	r3, #50	; 0x32
 800659e:	4a07      	ldr	r2, [pc, #28]	; (80065bc <UART_SetConfig+0x384>)
 80065a0:	fba2 2303 	umull	r2, r3, r2, r3
 80065a4:	095b      	lsrs	r3, r3, #5
 80065a6:	f003 0207 	and.w	r2, r3, #7
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4442      	add	r2, r8
 80065b0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80065b2:	e1b2      	b.n	800691a <UART_SetConfig+0x6e2>
 80065b4:	40011000 	.word	0x40011000
 80065b8:	40011400 	.word	0x40011400
 80065bc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4ad7      	ldr	r2, [pc, #860]	; (8006924 <UART_SetConfig+0x6ec>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d005      	beq.n	80065d6 <UART_SetConfig+0x39e>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4ad6      	ldr	r2, [pc, #856]	; (8006928 <UART_SetConfig+0x6f0>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	f040 80d1 	bne.w	8006778 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80065d6:	f7fd f8d9 	bl	800378c <HAL_RCC_GetPCLK2Freq>
 80065da:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	469a      	mov	sl, r3
 80065e0:	f04f 0b00 	mov.w	fp, #0
 80065e4:	46d0      	mov	r8, sl
 80065e6:	46d9      	mov	r9, fp
 80065e8:	eb18 0308 	adds.w	r3, r8, r8
 80065ec:	eb49 0409 	adc.w	r4, r9, r9
 80065f0:	4698      	mov	r8, r3
 80065f2:	46a1      	mov	r9, r4
 80065f4:	eb18 080a 	adds.w	r8, r8, sl
 80065f8:	eb49 090b 	adc.w	r9, r9, fp
 80065fc:	f04f 0100 	mov.w	r1, #0
 8006600:	f04f 0200 	mov.w	r2, #0
 8006604:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006608:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800660c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006610:	4688      	mov	r8, r1
 8006612:	4691      	mov	r9, r2
 8006614:	eb1a 0508 	adds.w	r5, sl, r8
 8006618:	eb4b 0609 	adc.w	r6, fp, r9
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	4619      	mov	r1, r3
 8006622:	f04f 0200 	mov.w	r2, #0
 8006626:	f04f 0300 	mov.w	r3, #0
 800662a:	f04f 0400 	mov.w	r4, #0
 800662e:	0094      	lsls	r4, r2, #2
 8006630:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006634:	008b      	lsls	r3, r1, #2
 8006636:	461a      	mov	r2, r3
 8006638:	4623      	mov	r3, r4
 800663a:	4628      	mov	r0, r5
 800663c:	4631      	mov	r1, r6
 800663e:	f7f9 fe2f 	bl	80002a0 <__aeabi_uldivmod>
 8006642:	4603      	mov	r3, r0
 8006644:	460c      	mov	r4, r1
 8006646:	461a      	mov	r2, r3
 8006648:	4bb8      	ldr	r3, [pc, #736]	; (800692c <UART_SetConfig+0x6f4>)
 800664a:	fba3 2302 	umull	r2, r3, r3, r2
 800664e:	095b      	lsrs	r3, r3, #5
 8006650:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	469b      	mov	fp, r3
 8006658:	f04f 0c00 	mov.w	ip, #0
 800665c:	46d9      	mov	r9, fp
 800665e:	46e2      	mov	sl, ip
 8006660:	eb19 0309 	adds.w	r3, r9, r9
 8006664:	eb4a 040a 	adc.w	r4, sl, sl
 8006668:	4699      	mov	r9, r3
 800666a:	46a2      	mov	sl, r4
 800666c:	eb19 090b 	adds.w	r9, r9, fp
 8006670:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006674:	f04f 0100 	mov.w	r1, #0
 8006678:	f04f 0200 	mov.w	r2, #0
 800667c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006680:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006684:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006688:	4689      	mov	r9, r1
 800668a:	4692      	mov	sl, r2
 800668c:	eb1b 0509 	adds.w	r5, fp, r9
 8006690:	eb4c 060a 	adc.w	r6, ip, sl
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	4619      	mov	r1, r3
 800669a:	f04f 0200 	mov.w	r2, #0
 800669e:	f04f 0300 	mov.w	r3, #0
 80066a2:	f04f 0400 	mov.w	r4, #0
 80066a6:	0094      	lsls	r4, r2, #2
 80066a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80066ac:	008b      	lsls	r3, r1, #2
 80066ae:	461a      	mov	r2, r3
 80066b0:	4623      	mov	r3, r4
 80066b2:	4628      	mov	r0, r5
 80066b4:	4631      	mov	r1, r6
 80066b6:	f7f9 fdf3 	bl	80002a0 <__aeabi_uldivmod>
 80066ba:	4603      	mov	r3, r0
 80066bc:	460c      	mov	r4, r1
 80066be:	461a      	mov	r2, r3
 80066c0:	4b9a      	ldr	r3, [pc, #616]	; (800692c <UART_SetConfig+0x6f4>)
 80066c2:	fba3 1302 	umull	r1, r3, r3, r2
 80066c6:	095b      	lsrs	r3, r3, #5
 80066c8:	2164      	movs	r1, #100	; 0x64
 80066ca:	fb01 f303 	mul.w	r3, r1, r3
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	011b      	lsls	r3, r3, #4
 80066d2:	3332      	adds	r3, #50	; 0x32
 80066d4:	4a95      	ldr	r2, [pc, #596]	; (800692c <UART_SetConfig+0x6f4>)
 80066d6:	fba2 2303 	umull	r2, r3, r2, r3
 80066da:	095b      	lsrs	r3, r3, #5
 80066dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066e0:	4498      	add	r8, r3
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	469b      	mov	fp, r3
 80066e6:	f04f 0c00 	mov.w	ip, #0
 80066ea:	46d9      	mov	r9, fp
 80066ec:	46e2      	mov	sl, ip
 80066ee:	eb19 0309 	adds.w	r3, r9, r9
 80066f2:	eb4a 040a 	adc.w	r4, sl, sl
 80066f6:	4699      	mov	r9, r3
 80066f8:	46a2      	mov	sl, r4
 80066fa:	eb19 090b 	adds.w	r9, r9, fp
 80066fe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006702:	f04f 0100 	mov.w	r1, #0
 8006706:	f04f 0200 	mov.w	r2, #0
 800670a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800670e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006712:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006716:	4689      	mov	r9, r1
 8006718:	4692      	mov	sl, r2
 800671a:	eb1b 0509 	adds.w	r5, fp, r9
 800671e:	eb4c 060a 	adc.w	r6, ip, sl
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	4619      	mov	r1, r3
 8006728:	f04f 0200 	mov.w	r2, #0
 800672c:	f04f 0300 	mov.w	r3, #0
 8006730:	f04f 0400 	mov.w	r4, #0
 8006734:	0094      	lsls	r4, r2, #2
 8006736:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800673a:	008b      	lsls	r3, r1, #2
 800673c:	461a      	mov	r2, r3
 800673e:	4623      	mov	r3, r4
 8006740:	4628      	mov	r0, r5
 8006742:	4631      	mov	r1, r6
 8006744:	f7f9 fdac 	bl	80002a0 <__aeabi_uldivmod>
 8006748:	4603      	mov	r3, r0
 800674a:	460c      	mov	r4, r1
 800674c:	461a      	mov	r2, r3
 800674e:	4b77      	ldr	r3, [pc, #476]	; (800692c <UART_SetConfig+0x6f4>)
 8006750:	fba3 1302 	umull	r1, r3, r3, r2
 8006754:	095b      	lsrs	r3, r3, #5
 8006756:	2164      	movs	r1, #100	; 0x64
 8006758:	fb01 f303 	mul.w	r3, r1, r3
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	011b      	lsls	r3, r3, #4
 8006760:	3332      	adds	r3, #50	; 0x32
 8006762:	4a72      	ldr	r2, [pc, #456]	; (800692c <UART_SetConfig+0x6f4>)
 8006764:	fba2 2303 	umull	r2, r3, r2, r3
 8006768:	095b      	lsrs	r3, r3, #5
 800676a:	f003 020f 	and.w	r2, r3, #15
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4442      	add	r2, r8
 8006774:	609a      	str	r2, [r3, #8]
 8006776:	e0d0      	b.n	800691a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006778:	f7fc fff4 	bl	8003764 <HAL_RCC_GetPCLK1Freq>
 800677c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	469a      	mov	sl, r3
 8006782:	f04f 0b00 	mov.w	fp, #0
 8006786:	46d0      	mov	r8, sl
 8006788:	46d9      	mov	r9, fp
 800678a:	eb18 0308 	adds.w	r3, r8, r8
 800678e:	eb49 0409 	adc.w	r4, r9, r9
 8006792:	4698      	mov	r8, r3
 8006794:	46a1      	mov	r9, r4
 8006796:	eb18 080a 	adds.w	r8, r8, sl
 800679a:	eb49 090b 	adc.w	r9, r9, fp
 800679e:	f04f 0100 	mov.w	r1, #0
 80067a2:	f04f 0200 	mov.w	r2, #0
 80067a6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80067aa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80067ae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80067b2:	4688      	mov	r8, r1
 80067b4:	4691      	mov	r9, r2
 80067b6:	eb1a 0508 	adds.w	r5, sl, r8
 80067ba:	eb4b 0609 	adc.w	r6, fp, r9
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	4619      	mov	r1, r3
 80067c4:	f04f 0200 	mov.w	r2, #0
 80067c8:	f04f 0300 	mov.w	r3, #0
 80067cc:	f04f 0400 	mov.w	r4, #0
 80067d0:	0094      	lsls	r4, r2, #2
 80067d2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80067d6:	008b      	lsls	r3, r1, #2
 80067d8:	461a      	mov	r2, r3
 80067da:	4623      	mov	r3, r4
 80067dc:	4628      	mov	r0, r5
 80067de:	4631      	mov	r1, r6
 80067e0:	f7f9 fd5e 	bl	80002a0 <__aeabi_uldivmod>
 80067e4:	4603      	mov	r3, r0
 80067e6:	460c      	mov	r4, r1
 80067e8:	461a      	mov	r2, r3
 80067ea:	4b50      	ldr	r3, [pc, #320]	; (800692c <UART_SetConfig+0x6f4>)
 80067ec:	fba3 2302 	umull	r2, r3, r3, r2
 80067f0:	095b      	lsrs	r3, r3, #5
 80067f2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	469b      	mov	fp, r3
 80067fa:	f04f 0c00 	mov.w	ip, #0
 80067fe:	46d9      	mov	r9, fp
 8006800:	46e2      	mov	sl, ip
 8006802:	eb19 0309 	adds.w	r3, r9, r9
 8006806:	eb4a 040a 	adc.w	r4, sl, sl
 800680a:	4699      	mov	r9, r3
 800680c:	46a2      	mov	sl, r4
 800680e:	eb19 090b 	adds.w	r9, r9, fp
 8006812:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006816:	f04f 0100 	mov.w	r1, #0
 800681a:	f04f 0200 	mov.w	r2, #0
 800681e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006822:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006826:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800682a:	4689      	mov	r9, r1
 800682c:	4692      	mov	sl, r2
 800682e:	eb1b 0509 	adds.w	r5, fp, r9
 8006832:	eb4c 060a 	adc.w	r6, ip, sl
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	4619      	mov	r1, r3
 800683c:	f04f 0200 	mov.w	r2, #0
 8006840:	f04f 0300 	mov.w	r3, #0
 8006844:	f04f 0400 	mov.w	r4, #0
 8006848:	0094      	lsls	r4, r2, #2
 800684a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800684e:	008b      	lsls	r3, r1, #2
 8006850:	461a      	mov	r2, r3
 8006852:	4623      	mov	r3, r4
 8006854:	4628      	mov	r0, r5
 8006856:	4631      	mov	r1, r6
 8006858:	f7f9 fd22 	bl	80002a0 <__aeabi_uldivmod>
 800685c:	4603      	mov	r3, r0
 800685e:	460c      	mov	r4, r1
 8006860:	461a      	mov	r2, r3
 8006862:	4b32      	ldr	r3, [pc, #200]	; (800692c <UART_SetConfig+0x6f4>)
 8006864:	fba3 1302 	umull	r1, r3, r3, r2
 8006868:	095b      	lsrs	r3, r3, #5
 800686a:	2164      	movs	r1, #100	; 0x64
 800686c:	fb01 f303 	mul.w	r3, r1, r3
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	011b      	lsls	r3, r3, #4
 8006874:	3332      	adds	r3, #50	; 0x32
 8006876:	4a2d      	ldr	r2, [pc, #180]	; (800692c <UART_SetConfig+0x6f4>)
 8006878:	fba2 2303 	umull	r2, r3, r2, r3
 800687c:	095b      	lsrs	r3, r3, #5
 800687e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006882:	4498      	add	r8, r3
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	469b      	mov	fp, r3
 8006888:	f04f 0c00 	mov.w	ip, #0
 800688c:	46d9      	mov	r9, fp
 800688e:	46e2      	mov	sl, ip
 8006890:	eb19 0309 	adds.w	r3, r9, r9
 8006894:	eb4a 040a 	adc.w	r4, sl, sl
 8006898:	4699      	mov	r9, r3
 800689a:	46a2      	mov	sl, r4
 800689c:	eb19 090b 	adds.w	r9, r9, fp
 80068a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80068a4:	f04f 0100 	mov.w	r1, #0
 80068a8:	f04f 0200 	mov.w	r2, #0
 80068ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80068b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80068b8:	4689      	mov	r9, r1
 80068ba:	4692      	mov	sl, r2
 80068bc:	eb1b 0509 	adds.w	r5, fp, r9
 80068c0:	eb4c 060a 	adc.w	r6, ip, sl
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	4619      	mov	r1, r3
 80068ca:	f04f 0200 	mov.w	r2, #0
 80068ce:	f04f 0300 	mov.w	r3, #0
 80068d2:	f04f 0400 	mov.w	r4, #0
 80068d6:	0094      	lsls	r4, r2, #2
 80068d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80068dc:	008b      	lsls	r3, r1, #2
 80068de:	461a      	mov	r2, r3
 80068e0:	4623      	mov	r3, r4
 80068e2:	4628      	mov	r0, r5
 80068e4:	4631      	mov	r1, r6
 80068e6:	f7f9 fcdb 	bl	80002a0 <__aeabi_uldivmod>
 80068ea:	4603      	mov	r3, r0
 80068ec:	460c      	mov	r4, r1
 80068ee:	461a      	mov	r2, r3
 80068f0:	4b0e      	ldr	r3, [pc, #56]	; (800692c <UART_SetConfig+0x6f4>)
 80068f2:	fba3 1302 	umull	r1, r3, r3, r2
 80068f6:	095b      	lsrs	r3, r3, #5
 80068f8:	2164      	movs	r1, #100	; 0x64
 80068fa:	fb01 f303 	mul.w	r3, r1, r3
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	011b      	lsls	r3, r3, #4
 8006902:	3332      	adds	r3, #50	; 0x32
 8006904:	4a09      	ldr	r2, [pc, #36]	; (800692c <UART_SetConfig+0x6f4>)
 8006906:	fba2 2303 	umull	r2, r3, r2, r3
 800690a:	095b      	lsrs	r3, r3, #5
 800690c:	f003 020f 	and.w	r2, r3, #15
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4442      	add	r2, r8
 8006916:	609a      	str	r2, [r3, #8]
}
 8006918:	e7ff      	b.n	800691a <UART_SetConfig+0x6e2>
 800691a:	bf00      	nop
 800691c:	3714      	adds	r7, #20
 800691e:	46bd      	mov	sp, r7
 8006920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006924:	40011000 	.word	0x40011000
 8006928:	40011400 	.word	0x40011400
 800692c:	51eb851f 	.word	0x51eb851f

08006930 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006930:	b084      	sub	sp, #16
 8006932:	b480      	push	{r7}
 8006934:	b085      	sub	sp, #20
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
 800693a:	f107 001c 	add.w	r0, r7, #28
 800693e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006942:	2300      	movs	r3, #0
 8006944:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006946:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006948:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800694a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800694c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800694e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006950:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8006952:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8006956:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800695a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800695c:	68fa      	ldr	r2, [r7, #12]
 800695e:	4313      	orrs	r3, r2
 8006960:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800696a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	431a      	orrs	r2, r3
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3714      	adds	r7, #20
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	b004      	add	sp, #16
 8006984:	4770      	bx	lr

08006986 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8006986:	b480      	push	{r7}
 8006988:	b083      	sub	sp, #12
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006994:	4618      	mov	r0, r3
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	370c      	adds	r7, #12
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr

080069c2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80069c2:	b580      	push	{r7, lr}
 80069c4:	b082      	sub	sp, #8
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2203      	movs	r2, #3
 80069ce:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80069d0:	2002      	movs	r0, #2
 80069d2:	f7fb f8f5 	bl	8001bc0 <HAL_Delay>
  
  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3708      	adds	r7, #8
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 0303 	and.w	r3, r3, #3
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b085      	sub	sp, #20
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006a06:	2300      	movs	r3, #0
 8006a08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	681a      	ldr	r2, [r3, #0]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006a1a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006a20:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006a26:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006a28:	68fa      	ldr	r2, [r7, #12]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006a36:	f023 030f 	bic.w	r3, r3, #15
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	431a      	orrs	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3714      	adds	r7, #20
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	691b      	ldr	r3, [r3, #16]
 8006a5c:	b2db      	uxtb	r3, r3
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006a6a:	b480      	push	{r7}
 8006a6c:	b085      	sub	sp, #20
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
 8006a72:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	3314      	adds	r3, #20
 8006a78:	461a      	mov	r2, r3
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
}  
 8006a84:	4618      	mov	r0, r3
 8006a86:	3714      	adds	r7, #20
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b085      	sub	sp, #20
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	685a      	ldr	r2, [r3, #4]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006ab6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006abc:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006ac2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ace:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	431a      	orrs	r2, r3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006ada:	2300      	movs	r3, #0

}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b088      	sub	sp, #32
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006af6:	2310      	movs	r3, #16
 8006af8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006afa:	2340      	movs	r3, #64	; 0x40
 8006afc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006afe:	2300      	movs	r3, #0
 8006b00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b06:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b08:	f107 0308 	add.w	r3, r7, #8
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f7ff ff74 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b18:	2110      	movs	r1, #16
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 fa40 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006b20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b22:	69fb      	ldr	r3, [r7, #28]
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3720      	adds	r7, #32
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b088      	sub	sp, #32
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006b3a:	2311      	movs	r3, #17
 8006b3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b3e:	2340      	movs	r3, #64	; 0x40
 8006b40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b42:	2300      	movs	r3, #0
 8006b44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b4c:	f107 0308 	add.w	r3, r7, #8
 8006b50:	4619      	mov	r1, r3
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f7ff ff52 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b5c:	2111      	movs	r1, #17
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 fa1e 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006b64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b66:	69fb      	ldr	r3, [r7, #28]
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3720      	adds	r7, #32
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b088      	sub	sp, #32
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006b7e:	2312      	movs	r3, #18
 8006b80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b82:	2340      	movs	r3, #64	; 0x40
 8006b84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b86:	2300      	movs	r3, #0
 8006b88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b90:	f107 0308 	add.w	r3, r7, #8
 8006b94:	4619      	mov	r1, r3
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f7ff ff30 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006b9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ba0:	2112      	movs	r1, #18
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 f9fc 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006ba8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006baa:	69fb      	ldr	r3, [r7, #28]
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3720      	adds	r7, #32
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b088      	sub	sp, #32
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006bc2:	2318      	movs	r3, #24
 8006bc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006bc6:	2340      	movs	r3, #64	; 0x40
 8006bc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006bce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bd2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006bd4:	f107 0308 	add.w	r3, r7, #8
 8006bd8:	4619      	mov	r1, r3
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f7ff ff0e 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006be0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006be4:	2118      	movs	r1, #24
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 f9da 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006bec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006bee:	69fb      	ldr	r3, [r7, #28]
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3720      	adds	r7, #32
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b088      	sub	sp, #32
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006c06:	2319      	movs	r3, #25
 8006c08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c0a:	2340      	movs	r3, #64	; 0x40
 8006c0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c16:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c18:	f107 0308 	add.w	r3, r7, #8
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f7ff feec 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006c24:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c28:	2119      	movs	r1, #25
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 f9b8 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006c30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c32:	69fb      	ldr	r3, [r7, #28]
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3720      	adds	r7, #32
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b088      	sub	sp, #32
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006c44:	2300      	movs	r3, #0
 8006c46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006c48:	230c      	movs	r3, #12
 8006c4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c4c:	2340      	movs	r3, #64	; 0x40
 8006c4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c50:	2300      	movs	r3, #0
 8006c52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c58:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c5a:	f107 0308 	add.w	r3, r7, #8
 8006c5e:	4619      	mov	r1, r3
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f7ff fecb 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8006c66:	4a05      	ldr	r2, [pc, #20]	; (8006c7c <SDMMC_CmdStopTransfer+0x40>)
 8006c68:	210c      	movs	r1, #12
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 f998 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006c70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c72:	69fb      	ldr	r3, [r7, #28]
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3720      	adds	r7, #32
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}
 8006c7c:	05f5e100 	.word	0x05f5e100

08006c80 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b08a      	sub	sp, #40	; 0x28
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60f8      	str	r0, [r7, #12]
 8006c88:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006c90:	2307      	movs	r3, #7
 8006c92:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c94:	2340      	movs	r3, #64	; 0x40
 8006c96:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ca0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ca2:	f107 0310 	add.w	r3, r7, #16
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f7ff fea7 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006cae:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cb2:	2107      	movs	r1, #7
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f000 f973 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006cba:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3728      	adds	r7, #40	; 0x28
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b088      	sub	sp, #32
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006cde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ce2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ce4:	f107 0308 	add.w	r3, r7, #8
 8006ce8:	4619      	mov	r1, r3
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f7ff fe86 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 f92d 	bl	8006f50 <SDMMC_GetCmdError>
 8006cf6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cf8:	69fb      	ldr	r3, [r7, #28]
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3720      	adds	r7, #32
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}

08006d02 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006d02:	b580      	push	{r7, lr}
 8006d04:	b088      	sub	sp, #32
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006d0a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006d0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006d10:	2308      	movs	r3, #8
 8006d12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d14:	2340      	movs	r3, #64	; 0x40
 8006d16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d20:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d22:	f107 0308 	add.w	r3, r7, #8
 8006d26:	4619      	mov	r1, r3
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f7ff fe67 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f000 fb16 	bl	8007360 <SDMMC_GetCmdResp7>
 8006d34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d36:	69fb      	ldr	r3, [r7, #28]
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3720      	adds	r7, #32
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b088      	sub	sp, #32
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006d4e:	2337      	movs	r3, #55	; 0x37
 8006d50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d52:	2340      	movs	r3, #64	; 0x40
 8006d54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d56:	2300      	movs	r3, #0
 8006d58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d5e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d60:	f107 0308 	add.w	r3, r7, #8
 8006d64:	4619      	mov	r1, r3
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7ff fe48 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d70:	2137      	movs	r1, #55	; 0x37
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 f914 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006d78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d7a:	69fb      	ldr	r3, [r7, #28]
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3720      	adds	r7, #32
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b088      	sub	sp, #32
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006d94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006d9a:	2329      	movs	r3, #41	; 0x29
 8006d9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d9e:	2340      	movs	r3, #64	; 0x40
 8006da0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006da2:	2300      	movs	r3, #0
 8006da4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006da6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006daa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006dac:	f107 0308 	add.w	r3, r7, #8
 8006db0:	4619      	mov	r1, r3
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f7ff fe22 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f000 fa23 	bl	8007204 <SDMMC_GetCmdResp3>
 8006dbe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dc0:	69fb      	ldr	r3, [r7, #28]
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3720      	adds	r7, #32
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b088      	sub	sp, #32
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
 8006dd2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006dd8:	2306      	movs	r3, #6
 8006dda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ddc:	2340      	movs	r3, #64	; 0x40
 8006dde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006de0:	2300      	movs	r3, #0
 8006de2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006de4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006de8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006dea:	f107 0308 	add.w	r3, r7, #8
 8006dee:	4619      	mov	r1, r3
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f7ff fe03 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dfa:	2106      	movs	r1, #6
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 f8cf 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006e02:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e04:	69fb      	ldr	r3, [r7, #28]
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3720      	adds	r7, #32
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}

08006e0e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006e0e:	b580      	push	{r7, lr}
 8006e10:	b088      	sub	sp, #32
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006e1a:	2333      	movs	r3, #51	; 0x33
 8006e1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e1e:	2340      	movs	r3, #64	; 0x40
 8006e20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e22:	2300      	movs	r3, #0
 8006e24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e2c:	f107 0308 	add.w	r3, r7, #8
 8006e30:	4619      	mov	r1, r3
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f7ff fde2 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e3c:	2133      	movs	r1, #51	; 0x33
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 f8ae 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006e44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e46:	69fb      	ldr	r3, [r7, #28]
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3720      	adds	r7, #32
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b088      	sub	sp, #32
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006e5c:	2302      	movs	r3, #2
 8006e5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006e60:	23c0      	movs	r3, #192	; 0xc0
 8006e62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e64:	2300      	movs	r3, #0
 8006e66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e6c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e6e:	f107 0308 	add.w	r3, r7, #8
 8006e72:	4619      	mov	r1, r3
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7ff fdc1 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 f97c 	bl	8007178 <SDMMC_GetCmdResp2>
 8006e80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e82:	69fb      	ldr	r3, [r7, #28]
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3720      	adds	r7, #32
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b088      	sub	sp, #32
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006e9a:	2309      	movs	r3, #9
 8006e9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006e9e:	23c0      	movs	r3, #192	; 0xc0
 8006ea0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006eaa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006eac:	f107 0308 	add.w	r3, r7, #8
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f7ff fda2 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 f95d 	bl	8007178 <SDMMC_GetCmdResp2>
 8006ebe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ec0:	69fb      	ldr	r3, [r7, #28]
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3720      	adds	r7, #32
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b088      	sub	sp, #32
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
 8006ed2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006edc:	2340      	movs	r3, #64	; 0x40
 8006ede:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ee4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ee8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006eea:	f107 0308 	add.w	r3, r7, #8
 8006eee:	4619      	mov	r1, r3
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f7ff fd83 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006ef6:	683a      	ldr	r2, [r7, #0]
 8006ef8:	2103      	movs	r1, #3
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f9bc 	bl	8007278 <SDMMC_GetCmdResp6>
 8006f00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f02:	69fb      	ldr	r3, [r7, #28]
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3720      	adds	r7, #32
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b088      	sub	sp, #32
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006f1a:	230d      	movs	r3, #13
 8006f1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f1e:	2340      	movs	r3, #64	; 0x40
 8006f20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f22:	2300      	movs	r3, #0
 8006f24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f2c:	f107 0308 	add.w	r3, r7, #8
 8006f30:	4619      	mov	r1, r3
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f7ff fd62 	bl	80069fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8006f38:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f3c:	210d      	movs	r1, #13
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f82e 	bl	8006fa0 <SDMMC_GetCmdResp1>
 8006f44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f46:	69fb      	ldr	r3, [r7, #28]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3720      	adds	r7, #32
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006f50:	b490      	push	{r4, r7}
 8006f52:	b082      	sub	sp, #8
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006f58:	4b0f      	ldr	r3, [pc, #60]	; (8006f98 <SDMMC_GetCmdError+0x48>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a0f      	ldr	r2, [pc, #60]	; (8006f9c <SDMMC_GetCmdError+0x4c>)
 8006f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f62:	0a5b      	lsrs	r3, r3, #9
 8006f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f68:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006f6c:	4623      	mov	r3, r4
 8006f6e:	1e5c      	subs	r4, r3, #1
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d102      	bne.n	8006f7a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006f74:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006f78:	e009      	b.n	8006f8e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d0f2      	beq.n	8006f6c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	22c5      	movs	r2, #197	; 0xc5
 8006f8a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3708      	adds	r7, #8
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bc90      	pop	{r4, r7}
 8006f96:	4770      	bx	lr
 8006f98:	20000000 	.word	0x20000000
 8006f9c:	10624dd3 	.word	0x10624dd3

08006fa0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006fa0:	b590      	push	{r4, r7, lr}
 8006fa2:	b087      	sub	sp, #28
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	460b      	mov	r3, r1
 8006faa:	607a      	str	r2, [r7, #4]
 8006fac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006fae:	4b6f      	ldr	r3, [pc, #444]	; (800716c <SDMMC_GetCmdResp1+0x1cc>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a6f      	ldr	r2, [pc, #444]	; (8007170 <SDMMC_GetCmdResp1+0x1d0>)
 8006fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb8:	0a5b      	lsrs	r3, r3, #9
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006fc0:	4623      	mov	r3, r4
 8006fc2:	1e5c      	subs	r4, r3, #1
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d102      	bne.n	8006fce <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006fc8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006fcc:	e0c9      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fd2:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d0f0      	beq.n	8006fc0 <SDMMC_GetCmdResp1+0x20>
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d1eb      	bne.n	8006fc0 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fec:	f003 0304 	and.w	r3, r3, #4
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d004      	beq.n	8006ffe <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2204      	movs	r2, #4
 8006ff8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006ffa:	2304      	movs	r3, #4
 8006ffc:	e0b1      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007002:	f003 0301 	and.w	r3, r3, #1
 8007006:	2b00      	cmp	r3, #0
 8007008:	d004      	beq.n	8007014 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2201      	movs	r2, #1
 800700e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007010:	2301      	movs	r3, #1
 8007012:	e0a6      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	22c5      	movs	r2, #197	; 0xc5
 8007018:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800701a:	68f8      	ldr	r0, [r7, #12]
 800701c:	f7ff fd18 	bl	8006a50 <SDIO_GetCommandResponse>
 8007020:	4603      	mov	r3, r0
 8007022:	461a      	mov	r2, r3
 8007024:	7afb      	ldrb	r3, [r7, #11]
 8007026:	4293      	cmp	r3, r2
 8007028:	d001      	beq.n	800702e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800702a:	2301      	movs	r3, #1
 800702c:	e099      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800702e:	2100      	movs	r1, #0
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f7ff fd1a 	bl	8006a6a <SDIO_GetResponse>
 8007036:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007038:	693a      	ldr	r2, [r7, #16]
 800703a:	4b4e      	ldr	r3, [pc, #312]	; (8007174 <SDMMC_GetCmdResp1+0x1d4>)
 800703c:	4013      	ands	r3, r2
 800703e:	2b00      	cmp	r3, #0
 8007040:	d101      	bne.n	8007046 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8007042:	2300      	movs	r3, #0
 8007044:	e08d      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	2b00      	cmp	r3, #0
 800704a:	da02      	bge.n	8007052 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800704c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007050:	e087      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d001      	beq.n	8007060 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800705c:	2340      	movs	r3, #64	; 0x40
 800705e:	e080      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800706a:	2380      	movs	r3, #128	; 0x80
 800706c:	e079      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007074:	2b00      	cmp	r3, #0
 8007076:	d002      	beq.n	800707e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007078:	f44f 7380 	mov.w	r3, #256	; 0x100
 800707c:	e071      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007084:	2b00      	cmp	r3, #0
 8007086:	d002      	beq.n	800708e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007088:	f44f 7300 	mov.w	r3, #512	; 0x200
 800708c:	e069      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007094:	2b00      	cmp	r3, #0
 8007096:	d002      	beq.n	800709e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007098:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800709c:	e061      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d002      	beq.n	80070ae <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80070a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80070ac:	e059      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d002      	beq.n	80070be <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80070b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070bc:	e051      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d002      	beq.n	80070ce <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80070c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80070cc:	e049      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d002      	beq.n	80070de <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80070d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80070dc:	e041      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80070de:	693b      	ldr	r3, [r7, #16]
 80070e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d002      	beq.n	80070ee <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 80070e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070ec:	e039      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d002      	beq.n	80070fe <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80070f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80070fc:	e031      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d002      	beq.n	800710e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007108:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800710c:	e029      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007114:	2b00      	cmp	r3, #0
 8007116:	d002      	beq.n	800711e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007118:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800711c:	e021      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d002      	beq.n	800712e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007128:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800712c:	e019      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007134:	2b00      	cmp	r3, #0
 8007136:	d002      	beq.n	800713e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007138:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800713c:	e011      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007144:	2b00      	cmp	r3, #0
 8007146:	d002      	beq.n	800714e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007148:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800714c:	e009      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	f003 0308 	and.w	r3, r3, #8
 8007154:	2b00      	cmp	r3, #0
 8007156:	d002      	beq.n	800715e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007158:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800715c:	e001      	b.n	8007162 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800715e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007162:	4618      	mov	r0, r3
 8007164:	371c      	adds	r7, #28
 8007166:	46bd      	mov	sp, r7
 8007168:	bd90      	pop	{r4, r7, pc}
 800716a:	bf00      	nop
 800716c:	20000000 	.word	0x20000000
 8007170:	10624dd3 	.word	0x10624dd3
 8007174:	fdffe008 	.word	0xfdffe008

08007178 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007178:	b490      	push	{r4, r7}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007180:	4b1e      	ldr	r3, [pc, #120]	; (80071fc <SDMMC_GetCmdResp2+0x84>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a1e      	ldr	r2, [pc, #120]	; (8007200 <SDMMC_GetCmdResp2+0x88>)
 8007186:	fba2 2303 	umull	r2, r3, r2, r3
 800718a:	0a5b      	lsrs	r3, r3, #9
 800718c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007190:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007194:	4623      	mov	r3, r4
 8007196:	1e5c      	subs	r4, r3, #1
 8007198:	2b00      	cmp	r3, #0
 800719a:	d102      	bne.n	80071a2 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800719c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80071a0:	e026      	b.n	80071f0 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071a6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d0f0      	beq.n	8007194 <SDMMC_GetCmdResp2+0x1c>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d1eb      	bne.n	8007194 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c0:	f003 0304 	and.w	r3, r3, #4
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d004      	beq.n	80071d2 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2204      	movs	r2, #4
 80071cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80071ce:	2304      	movs	r3, #4
 80071d0:	e00e      	b.n	80071f0 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071d6:	f003 0301 	and.w	r3, r3, #1
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d004      	beq.n	80071e8 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2201      	movs	r2, #1
 80071e2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e003      	b.n	80071f0 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	22c5      	movs	r2, #197	; 0xc5
 80071ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80071ee:	2300      	movs	r3, #0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bc90      	pop	{r4, r7}
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	20000000 	.word	0x20000000
 8007200:	10624dd3 	.word	0x10624dd3

08007204 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007204:	b490      	push	{r4, r7}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800720c:	4b18      	ldr	r3, [pc, #96]	; (8007270 <SDMMC_GetCmdResp3+0x6c>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a18      	ldr	r2, [pc, #96]	; (8007274 <SDMMC_GetCmdResp3+0x70>)
 8007212:	fba2 2303 	umull	r2, r3, r2, r3
 8007216:	0a5b      	lsrs	r3, r3, #9
 8007218:	f241 3288 	movw	r2, #5000	; 0x1388
 800721c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007220:	4623      	mov	r3, r4
 8007222:	1e5c      	subs	r4, r3, #1
 8007224:	2b00      	cmp	r3, #0
 8007226:	d102      	bne.n	800722e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007228:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800722c:	e01b      	b.n	8007266 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007232:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800723a:	2b00      	cmp	r3, #0
 800723c:	d0f0      	beq.n	8007220 <SDMMC_GetCmdResp3+0x1c>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1eb      	bne.n	8007220 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800724c:	f003 0304 	and.w	r3, r3, #4
 8007250:	2b00      	cmp	r3, #0
 8007252:	d004      	beq.n	800725e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2204      	movs	r2, #4
 8007258:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800725a:	2304      	movs	r3, #4
 800725c:	e003      	b.n	8007266 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	22c5      	movs	r2, #197	; 0xc5
 8007262:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3710      	adds	r7, #16
 800726a:	46bd      	mov	sp, r7
 800726c:	bc90      	pop	{r4, r7}
 800726e:	4770      	bx	lr
 8007270:	20000000 	.word	0x20000000
 8007274:	10624dd3 	.word	0x10624dd3

08007278 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007278:	b590      	push	{r4, r7, lr}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	460b      	mov	r3, r1
 8007282:	607a      	str	r2, [r7, #4]
 8007284:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007286:	4b34      	ldr	r3, [pc, #208]	; (8007358 <SDMMC_GetCmdResp6+0xe0>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a34      	ldr	r2, [pc, #208]	; (800735c <SDMMC_GetCmdResp6+0xe4>)
 800728c:	fba2 2303 	umull	r2, r3, r2, r3
 8007290:	0a5b      	lsrs	r3, r3, #9
 8007292:	f241 3288 	movw	r2, #5000	; 0x1388
 8007296:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800729a:	4623      	mov	r3, r4
 800729c:	1e5c      	subs	r4, r3, #1
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d102      	bne.n	80072a8 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80072a2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80072a6:	e052      	b.n	800734e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ac:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0f0      	beq.n	800729a <SDMMC_GetCmdResp6+0x22>
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1eb      	bne.n	800729a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c6:	f003 0304 	and.w	r3, r3, #4
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d004      	beq.n	80072d8 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2204      	movs	r2, #4
 80072d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80072d4:	2304      	movs	r3, #4
 80072d6:	e03a      	b.n	800734e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072dc:	f003 0301 	and.w	r3, r3, #1
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d004      	beq.n	80072ee <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2201      	movs	r2, #1
 80072e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e02f      	b.n	800734e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	f7ff fbae 	bl	8006a50 <SDIO_GetCommandResponse>
 80072f4:	4603      	mov	r3, r0
 80072f6:	461a      	mov	r2, r3
 80072f8:	7afb      	ldrb	r3, [r7, #11]
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d001      	beq.n	8007302 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80072fe:	2301      	movs	r3, #1
 8007300:	e025      	b.n	800734e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	22c5      	movs	r2, #197	; 0xc5
 8007306:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007308:	2100      	movs	r1, #0
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	f7ff fbad 	bl	8006a6a <SDIO_GetResponse>
 8007310:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d106      	bne.n	800732a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	0c1b      	lsrs	r3, r3, #16
 8007320:	b29a      	uxth	r2, r3
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007326:	2300      	movs	r3, #0
 8007328:	e011      	b.n	800734e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d002      	beq.n	800733a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007334:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007338:	e009      	b.n	800734e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d002      	beq.n	800734a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007344:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007348:	e001      	b.n	800734e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800734a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800734e:	4618      	mov	r0, r3
 8007350:	371c      	adds	r7, #28
 8007352:	46bd      	mov	sp, r7
 8007354:	bd90      	pop	{r4, r7, pc}
 8007356:	bf00      	nop
 8007358:	20000000 	.word	0x20000000
 800735c:	10624dd3 	.word	0x10624dd3

08007360 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007360:	b490      	push	{r4, r7}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007368:	4b21      	ldr	r3, [pc, #132]	; (80073f0 <SDMMC_GetCmdResp7+0x90>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a21      	ldr	r2, [pc, #132]	; (80073f4 <SDMMC_GetCmdResp7+0x94>)
 800736e:	fba2 2303 	umull	r2, r3, r2, r3
 8007372:	0a5b      	lsrs	r3, r3, #9
 8007374:	f241 3288 	movw	r2, #5000	; 0x1388
 8007378:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800737c:	4623      	mov	r3, r4
 800737e:	1e5c      	subs	r4, r3, #1
 8007380:	2b00      	cmp	r3, #0
 8007382:	d102      	bne.n	800738a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007384:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007388:	e02c      	b.n	80073e4 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800738e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007396:	2b00      	cmp	r3, #0
 8007398:	d0f0      	beq.n	800737c <SDMMC_GetCmdResp7+0x1c>
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1eb      	bne.n	800737c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073a8:	f003 0304 	and.w	r3, r3, #4
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d004      	beq.n	80073ba <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2204      	movs	r2, #4
 80073b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80073b6:	2304      	movs	r3, #4
 80073b8:	e014      	b.n	80073e4 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d004      	beq.n	80073d0 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2201      	movs	r2, #1
 80073ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80073cc:	2301      	movs	r3, #1
 80073ce:	e009      	b.n	80073e4 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d002      	beq.n	80073e2 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2240      	movs	r2, #64	; 0x40
 80073e0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80073e2:	2300      	movs	r3, #0
  
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bc90      	pop	{r4, r7}
 80073ec:	4770      	bx	lr
 80073ee:	bf00      	nop
 80073f0:	20000000 	.word	0x20000000
 80073f4:	10624dd3 	.word	0x10624dd3

080073f8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80073fc:	4904      	ldr	r1, [pc, #16]	; (8007410 <MX_FATFS_Init+0x18>)
 80073fe:	4805      	ldr	r0, [pc, #20]	; (8007414 <MX_FATFS_Init+0x1c>)
 8007400:	f000 f9e4 	bl	80077cc <FATFS_LinkDriver>
 8007404:	4603      	mov	r3, r0
 8007406:	461a      	mov	r2, r3
 8007408:	4b03      	ldr	r3, [pc, #12]	; (8007418 <MX_FATFS_Init+0x20>)
 800740a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800740c:	bf00      	nop
 800740e:	bd80      	pop	{r7, pc}
 8007410:	20000424 	.word	0x20000424
 8007414:	0800866c 	.word	0x0800866c
 8007418:	20000420 	.word	0x20000420

0800741c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b082      	sub	sp, #8
 8007420:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007422:	2300      	movs	r3, #0
 8007424:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007426:	f000 f879 	bl	800751c <BSP_SD_IsDetected>
 800742a:	4603      	mov	r3, r0
 800742c:	2b01      	cmp	r3, #1
 800742e:	d001      	beq.n	8007434 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	e012      	b.n	800745a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007434:	480b      	ldr	r0, [pc, #44]	; (8007464 <BSP_SD_Init+0x48>)
 8007436:	f7fc fe3d 	bl	80040b4 <HAL_SD_Init>
 800743a:	4603      	mov	r3, r0
 800743c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800743e:	79fb      	ldrb	r3, [r7, #7]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d109      	bne.n	8007458 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8007444:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007448:	4806      	ldr	r0, [pc, #24]	; (8007464 <BSP_SD_Init+0x48>)
 800744a:	f7fd fc2b 	bl	8004ca4 <HAL_SD_ConfigWideBusOperation>
 800744e:	4603      	mov	r3, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8007458:	79fb      	ldrb	r3, [r7, #7]
}
 800745a:	4618      	mov	r0, r3
 800745c:	3708      	adds	r7, #8
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	20000318 	.word	0x20000318

08007468 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b088      	sub	sp, #32
 800746c:	af02      	add	r7, sp, #8
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	607a      	str	r2, [r7, #4]
 8007474:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8007476:	2300      	movs	r3, #0
 8007478:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	68f9      	ldr	r1, [r7, #12]
 8007484:	4806      	ldr	r0, [pc, #24]	; (80074a0 <BSP_SD_ReadBlocks+0x38>)
 8007486:	f7fc fea5 	bl	80041d4 <HAL_SD_ReadBlocks>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007494:	7dfb      	ldrb	r3, [r7, #23]
}
 8007496:	4618      	mov	r0, r3
 8007498:	3718      	adds	r7, #24
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	20000318 	.word	0x20000318

080074a4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b088      	sub	sp, #32
 80074a8:	af02      	add	r7, sp, #8
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
 80074b0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80074b2:	2300      	movs	r3, #0
 80074b4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	9300      	str	r3, [sp, #0]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	68ba      	ldr	r2, [r7, #8]
 80074be:	68f9      	ldr	r1, [r7, #12]
 80074c0:	4806      	ldr	r0, [pc, #24]	; (80074dc <BSP_SD_WriteBlocks+0x38>)
 80074c2:	f7fd f87f 	bl	80045c4 <HAL_SD_WriteBlocks>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d001      	beq.n	80074d0 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80074d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3718      	adds	r7, #24
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	20000318 	.word	0x20000318

080074e0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80074e4:	4805      	ldr	r0, [pc, #20]	; (80074fc <BSP_SD_GetCardState+0x1c>)
 80074e6:	f7fd fc59 	bl	8004d9c <HAL_SD_GetCardState>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b04      	cmp	r3, #4
 80074ee:	bf14      	ite	ne
 80074f0:	2301      	movne	r3, #1
 80074f2:	2300      	moveq	r3, #0
 80074f4:	b2db      	uxtb	r3, r3
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	20000318 	.word	0x20000318

08007500 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	4803      	ldr	r0, [pc, #12]	; (8007518 <BSP_SD_GetCardInfo+0x18>)
 800750c:	f7fd fb9e 	bl	8004c4c <HAL_SD_GetCardInfo>
}
 8007510:	bf00      	nop
 8007512:	3708      	adds	r7, #8
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	20000318 	.word	0x20000318

0800751c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b082      	sub	sp, #8
 8007520:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8007522:	2301      	movs	r3, #1
 8007524:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8007526:	f000 f80b 	bl	8007540 <BSP_PlatformIsDetected>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d101      	bne.n	8007534 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8007530:	2300      	movs	r3, #0
 8007532:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8007534:	79fb      	ldrb	r3, [r7, #7]
 8007536:	b2db      	uxtb	r3, r3
}
 8007538:	4618      	mov	r0, r3
 800753a:	3708      	adds	r7, #8
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8007540:	b580      	push	{r7, lr}
 8007542:	b082      	sub	sp, #8
 8007544:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8007546:	2301      	movs	r3, #1
 8007548:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800754a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800754e:	4806      	ldr	r0, [pc, #24]	; (8007568 <BSP_PlatformIsDetected+0x28>)
 8007550:	f7fb fd86 	bl	8003060 <HAL_GPIO_ReadPin>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	d001      	beq.n	800755e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800755a:	2300      	movs	r3, #0
 800755c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800755e:	79fb      	ldrb	r3, [r7, #7]
}
 8007560:	4618      	mov	r0, r3
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	40020000 	.word	0x40020000

0800756c <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b082      	sub	sp, #8
 8007570:	af00      	add	r7, sp, #0
 8007572:	4603      	mov	r3, r0
 8007574:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8007576:	4b0b      	ldr	r3, [pc, #44]	; (80075a4 <SD_CheckStatus+0x38>)
 8007578:	2201      	movs	r2, #1
 800757a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800757c:	f7ff ffb0 	bl	80074e0 <BSP_SD_GetCardState>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d107      	bne.n	8007596 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8007586:	4b07      	ldr	r3, [pc, #28]	; (80075a4 <SD_CheckStatus+0x38>)
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	b2db      	uxtb	r3, r3
 800758c:	f023 0301 	bic.w	r3, r3, #1
 8007590:	b2da      	uxtb	r2, r3
 8007592:	4b04      	ldr	r3, [pc, #16]	; (80075a4 <SD_CheckStatus+0x38>)
 8007594:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8007596:	4b03      	ldr	r3, [pc, #12]	; (80075a4 <SD_CheckStatus+0x38>)
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	b2db      	uxtb	r3, r3
}
 800759c:	4618      	mov	r0, r3
 800759e:	3708      	adds	r7, #8
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	20000009 	.word	0x20000009

080075a8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	4603      	mov	r3, r0
 80075b0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80075b2:	4b0b      	ldr	r3, [pc, #44]	; (80075e0 <SD_initialize+0x38>)
 80075b4:	2201      	movs	r2, #1
 80075b6:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80075b8:	f7ff ff30 	bl	800741c <BSP_SD_Init>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d107      	bne.n	80075d2 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80075c2:	79fb      	ldrb	r3, [r7, #7]
 80075c4:	4618      	mov	r0, r3
 80075c6:	f7ff ffd1 	bl	800756c <SD_CheckStatus>
 80075ca:	4603      	mov	r3, r0
 80075cc:	461a      	mov	r2, r3
 80075ce:	4b04      	ldr	r3, [pc, #16]	; (80075e0 <SD_initialize+0x38>)
 80075d0:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80075d2:	4b03      	ldr	r3, [pc, #12]	; (80075e0 <SD_initialize+0x38>)
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	b2db      	uxtb	r3, r3
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3708      	adds	r7, #8
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	20000009 	.word	0x20000009

080075e4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b082      	sub	sp, #8
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	4603      	mov	r3, r0
 80075ec:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80075ee:	79fb      	ldrb	r3, [r7, #7]
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7ff ffbb 	bl	800756c <SD_CheckStatus>
 80075f6:	4603      	mov	r3, r0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3708      	adds	r7, #8
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b086      	sub	sp, #24
 8007604:	af00      	add	r7, sp, #0
 8007606:	60b9      	str	r1, [r7, #8]
 8007608:	607a      	str	r2, [r7, #4]
 800760a:	603b      	str	r3, [r7, #0]
 800760c:	4603      	mov	r3, r0
 800760e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8007614:	f04f 33ff 	mov.w	r3, #4294967295
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	6879      	ldr	r1, [r7, #4]
 800761c:	68b8      	ldr	r0, [r7, #8]
 800761e:	f7ff ff23 	bl	8007468 <BSP_SD_ReadBlocks>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	d107      	bne.n	8007638 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8007628:	bf00      	nop
 800762a:	f7ff ff59 	bl	80074e0 <BSP_SD_GetCardState>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1fa      	bne.n	800762a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8007634:	2300      	movs	r3, #0
 8007636:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8007638:	7dfb      	ldrb	r3, [r7, #23]
}
 800763a:	4618      	mov	r0, r3
 800763c:	3718      	adds	r7, #24
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}

08007642 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b086      	sub	sp, #24
 8007646:	af00      	add	r7, sp, #0
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	607a      	str	r2, [r7, #4]
 800764c:	603b      	str	r3, [r7, #0]
 800764e:	4603      	mov	r3, r0
 8007650:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8007656:	f04f 33ff 	mov.w	r3, #4294967295
 800765a:	683a      	ldr	r2, [r7, #0]
 800765c:	6879      	ldr	r1, [r7, #4]
 800765e:	68b8      	ldr	r0, [r7, #8]
 8007660:	f7ff ff20 	bl	80074a4 <BSP_SD_WriteBlocks>
 8007664:	4603      	mov	r3, r0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d107      	bne.n	800767a <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800766a:	bf00      	nop
 800766c:	f7ff ff38 	bl	80074e0 <BSP_SD_GetCardState>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d1fa      	bne.n	800766c <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8007676:	2300      	movs	r3, #0
 8007678:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800767a:	7dfb      	ldrb	r3, [r7, #23]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3718      	adds	r7, #24
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b08c      	sub	sp, #48	; 0x30
 8007688:	af00      	add	r7, sp, #0
 800768a:	4603      	mov	r3, r0
 800768c:	603a      	str	r2, [r7, #0]
 800768e:	71fb      	strb	r3, [r7, #7]
 8007690:	460b      	mov	r3, r1
 8007692:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800769a:	4b25      	ldr	r3, [pc, #148]	; (8007730 <SD_ioctl+0xac>)
 800769c:	781b      	ldrb	r3, [r3, #0]
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	f003 0301 	and.w	r3, r3, #1
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d001      	beq.n	80076ac <SD_ioctl+0x28>
 80076a8:	2303      	movs	r3, #3
 80076aa:	e03c      	b.n	8007726 <SD_ioctl+0xa2>

  switch (cmd)
 80076ac:	79bb      	ldrb	r3, [r7, #6]
 80076ae:	2b03      	cmp	r3, #3
 80076b0:	d834      	bhi.n	800771c <SD_ioctl+0x98>
 80076b2:	a201      	add	r2, pc, #4	; (adr r2, 80076b8 <SD_ioctl+0x34>)
 80076b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b8:	080076c9 	.word	0x080076c9
 80076bc:	080076d1 	.word	0x080076d1
 80076c0:	080076e9 	.word	0x080076e9
 80076c4:	08007703 	.word	0x08007703
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80076c8:	2300      	movs	r3, #0
 80076ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80076ce:	e028      	b.n	8007722 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80076d0:	f107 030c 	add.w	r3, r7, #12
 80076d4:	4618      	mov	r0, r3
 80076d6:	f7ff ff13 	bl	8007500 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80076da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80076e0:	2300      	movs	r3, #0
 80076e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80076e6:	e01c      	b.n	8007722 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80076e8:	f107 030c 	add.w	r3, r7, #12
 80076ec:	4618      	mov	r0, r3
 80076ee:	f7ff ff07 	bl	8007500 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80076f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076f4:	b29a      	uxth	r2, r3
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80076fa:	2300      	movs	r3, #0
 80076fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007700:	e00f      	b.n	8007722 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007702:	f107 030c 	add.w	r3, r7, #12
 8007706:	4618      	mov	r0, r3
 8007708:	f7ff fefa 	bl	8007500 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800770c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800770e:	0a5a      	lsrs	r2, r3, #9
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007714:	2300      	movs	r3, #0
 8007716:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800771a:	e002      	b.n	8007722 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800771c:	2304      	movs	r3, #4
 800771e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8007722:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007726:	4618      	mov	r0, r3
 8007728:	3730      	adds	r7, #48	; 0x30
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
 800772e:	bf00      	nop
 8007730:	20000009 	.word	0x20000009

08007734 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007734:	b480      	push	{r7}
 8007736:	b087      	sub	sp, #28
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	4613      	mov	r3, r2
 8007740:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007742:	2301      	movs	r3, #1
 8007744:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007746:	2300      	movs	r3, #0
 8007748:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800774a:	4b1f      	ldr	r3, [pc, #124]	; (80077c8 <FATFS_LinkDriverEx+0x94>)
 800774c:	7a5b      	ldrb	r3, [r3, #9]
 800774e:	b2db      	uxtb	r3, r3
 8007750:	2b00      	cmp	r3, #0
 8007752:	d131      	bne.n	80077b8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007754:	4b1c      	ldr	r3, [pc, #112]	; (80077c8 <FATFS_LinkDriverEx+0x94>)
 8007756:	7a5b      	ldrb	r3, [r3, #9]
 8007758:	b2db      	uxtb	r3, r3
 800775a:	461a      	mov	r2, r3
 800775c:	4b1a      	ldr	r3, [pc, #104]	; (80077c8 <FATFS_LinkDriverEx+0x94>)
 800775e:	2100      	movs	r1, #0
 8007760:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007762:	4b19      	ldr	r3, [pc, #100]	; (80077c8 <FATFS_LinkDriverEx+0x94>)
 8007764:	7a5b      	ldrb	r3, [r3, #9]
 8007766:	b2db      	uxtb	r3, r3
 8007768:	4a17      	ldr	r2, [pc, #92]	; (80077c8 <FATFS_LinkDriverEx+0x94>)
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	4413      	add	r3, r2
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007772:	4b15      	ldr	r3, [pc, #84]	; (80077c8 <FATFS_LinkDriverEx+0x94>)
 8007774:	7a5b      	ldrb	r3, [r3, #9]
 8007776:	b2db      	uxtb	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	4b13      	ldr	r3, [pc, #76]	; (80077c8 <FATFS_LinkDriverEx+0x94>)
 800777c:	4413      	add	r3, r2
 800777e:	79fa      	ldrb	r2, [r7, #7]
 8007780:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007782:	4b11      	ldr	r3, [pc, #68]	; (80077c8 <FATFS_LinkDriverEx+0x94>)
 8007784:	7a5b      	ldrb	r3, [r3, #9]
 8007786:	b2db      	uxtb	r3, r3
 8007788:	1c5a      	adds	r2, r3, #1
 800778a:	b2d1      	uxtb	r1, r2
 800778c:	4a0e      	ldr	r2, [pc, #56]	; (80077c8 <FATFS_LinkDriverEx+0x94>)
 800778e:	7251      	strb	r1, [r2, #9]
 8007790:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007792:	7dbb      	ldrb	r3, [r7, #22]
 8007794:	3330      	adds	r3, #48	; 0x30
 8007796:	b2da      	uxtb	r2, r3
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	3301      	adds	r3, #1
 80077a0:	223a      	movs	r2, #58	; 0x3a
 80077a2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	3302      	adds	r3, #2
 80077a8:	222f      	movs	r2, #47	; 0x2f
 80077aa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	3303      	adds	r3, #3
 80077b0:	2200      	movs	r2, #0
 80077b2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80077b4:	2300      	movs	r3, #0
 80077b6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80077b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	371c      	adds	r7, #28
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr
 80077c6:	bf00      	nop
 80077c8:	20000090 	.word	0x20000090

080077cc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80077d6:	2200      	movs	r2, #0
 80077d8:	6839      	ldr	r1, [r7, #0]
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f7ff ffaa 	bl	8007734 <FATFS_LinkDriverEx>
 80077e0:	4603      	mov	r3, r0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3708      	adds	r7, #8
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
	...

080077ec <__errno>:
 80077ec:	4b01      	ldr	r3, [pc, #4]	; (80077f4 <__errno+0x8>)
 80077ee:	6818      	ldr	r0, [r3, #0]
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	2000000c 	.word	0x2000000c

080077f8 <__libc_init_array>:
 80077f8:	b570      	push	{r4, r5, r6, lr}
 80077fa:	4e0d      	ldr	r6, [pc, #52]	; (8007830 <__libc_init_array+0x38>)
 80077fc:	4c0d      	ldr	r4, [pc, #52]	; (8007834 <__libc_init_array+0x3c>)
 80077fe:	1ba4      	subs	r4, r4, r6
 8007800:	10a4      	asrs	r4, r4, #2
 8007802:	2500      	movs	r5, #0
 8007804:	42a5      	cmp	r5, r4
 8007806:	d109      	bne.n	800781c <__libc_init_array+0x24>
 8007808:	4e0b      	ldr	r6, [pc, #44]	; (8007838 <__libc_init_array+0x40>)
 800780a:	4c0c      	ldr	r4, [pc, #48]	; (800783c <__libc_init_array+0x44>)
 800780c:	f000 ff04 	bl	8008618 <_init>
 8007810:	1ba4      	subs	r4, r4, r6
 8007812:	10a4      	asrs	r4, r4, #2
 8007814:	2500      	movs	r5, #0
 8007816:	42a5      	cmp	r5, r4
 8007818:	d105      	bne.n	8007826 <__libc_init_array+0x2e>
 800781a:	bd70      	pop	{r4, r5, r6, pc}
 800781c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007820:	4798      	blx	r3
 8007822:	3501      	adds	r5, #1
 8007824:	e7ee      	b.n	8007804 <__libc_init_array+0xc>
 8007826:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800782a:	4798      	blx	r3
 800782c:	3501      	adds	r5, #1
 800782e:	e7f2      	b.n	8007816 <__libc_init_array+0x1e>
 8007830:	08008720 	.word	0x08008720
 8007834:	08008720 	.word	0x08008720
 8007838:	08008720 	.word	0x08008720
 800783c:	08008724 	.word	0x08008724

08007840 <memset>:
 8007840:	4402      	add	r2, r0
 8007842:	4603      	mov	r3, r0
 8007844:	4293      	cmp	r3, r2
 8007846:	d100      	bne.n	800784a <memset+0xa>
 8007848:	4770      	bx	lr
 800784a:	f803 1b01 	strb.w	r1, [r3], #1
 800784e:	e7f9      	b.n	8007844 <memset+0x4>

08007850 <iprintf>:
 8007850:	b40f      	push	{r0, r1, r2, r3}
 8007852:	4b0a      	ldr	r3, [pc, #40]	; (800787c <iprintf+0x2c>)
 8007854:	b513      	push	{r0, r1, r4, lr}
 8007856:	681c      	ldr	r4, [r3, #0]
 8007858:	b124      	cbz	r4, 8007864 <iprintf+0x14>
 800785a:	69a3      	ldr	r3, [r4, #24]
 800785c:	b913      	cbnz	r3, 8007864 <iprintf+0x14>
 800785e:	4620      	mov	r0, r4
 8007860:	f000 f84e 	bl	8007900 <__sinit>
 8007864:	ab05      	add	r3, sp, #20
 8007866:	9a04      	ldr	r2, [sp, #16]
 8007868:	68a1      	ldr	r1, [r4, #8]
 800786a:	9301      	str	r3, [sp, #4]
 800786c:	4620      	mov	r0, r4
 800786e:	f000 f955 	bl	8007b1c <_vfiprintf_r>
 8007872:	b002      	add	sp, #8
 8007874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007878:	b004      	add	sp, #16
 800787a:	4770      	bx	lr
 800787c:	2000000c 	.word	0x2000000c

08007880 <std>:
 8007880:	2300      	movs	r3, #0
 8007882:	b510      	push	{r4, lr}
 8007884:	4604      	mov	r4, r0
 8007886:	e9c0 3300 	strd	r3, r3, [r0]
 800788a:	6083      	str	r3, [r0, #8]
 800788c:	8181      	strh	r1, [r0, #12]
 800788e:	6643      	str	r3, [r0, #100]	; 0x64
 8007890:	81c2      	strh	r2, [r0, #14]
 8007892:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007896:	6183      	str	r3, [r0, #24]
 8007898:	4619      	mov	r1, r3
 800789a:	2208      	movs	r2, #8
 800789c:	305c      	adds	r0, #92	; 0x5c
 800789e:	f7ff ffcf 	bl	8007840 <memset>
 80078a2:	4b05      	ldr	r3, [pc, #20]	; (80078b8 <std+0x38>)
 80078a4:	6263      	str	r3, [r4, #36]	; 0x24
 80078a6:	4b05      	ldr	r3, [pc, #20]	; (80078bc <std+0x3c>)
 80078a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80078aa:	4b05      	ldr	r3, [pc, #20]	; (80078c0 <std+0x40>)
 80078ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80078ae:	4b05      	ldr	r3, [pc, #20]	; (80078c4 <std+0x44>)
 80078b0:	6224      	str	r4, [r4, #32]
 80078b2:	6323      	str	r3, [r4, #48]	; 0x30
 80078b4:	bd10      	pop	{r4, pc}
 80078b6:	bf00      	nop
 80078b8:	08008079 	.word	0x08008079
 80078bc:	0800809b 	.word	0x0800809b
 80078c0:	080080d3 	.word	0x080080d3
 80078c4:	080080f7 	.word	0x080080f7

080078c8 <_cleanup_r>:
 80078c8:	4901      	ldr	r1, [pc, #4]	; (80078d0 <_cleanup_r+0x8>)
 80078ca:	f000 b885 	b.w	80079d8 <_fwalk_reent>
 80078ce:	bf00      	nop
 80078d0:	080083d1 	.word	0x080083d1

080078d4 <__sfmoreglue>:
 80078d4:	b570      	push	{r4, r5, r6, lr}
 80078d6:	1e4a      	subs	r2, r1, #1
 80078d8:	2568      	movs	r5, #104	; 0x68
 80078da:	4355      	muls	r5, r2
 80078dc:	460e      	mov	r6, r1
 80078de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80078e2:	f000 f897 	bl	8007a14 <_malloc_r>
 80078e6:	4604      	mov	r4, r0
 80078e8:	b140      	cbz	r0, 80078fc <__sfmoreglue+0x28>
 80078ea:	2100      	movs	r1, #0
 80078ec:	e9c0 1600 	strd	r1, r6, [r0]
 80078f0:	300c      	adds	r0, #12
 80078f2:	60a0      	str	r0, [r4, #8]
 80078f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80078f8:	f7ff ffa2 	bl	8007840 <memset>
 80078fc:	4620      	mov	r0, r4
 80078fe:	bd70      	pop	{r4, r5, r6, pc}

08007900 <__sinit>:
 8007900:	6983      	ldr	r3, [r0, #24]
 8007902:	b510      	push	{r4, lr}
 8007904:	4604      	mov	r4, r0
 8007906:	bb33      	cbnz	r3, 8007956 <__sinit+0x56>
 8007908:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800790c:	6503      	str	r3, [r0, #80]	; 0x50
 800790e:	4b12      	ldr	r3, [pc, #72]	; (8007958 <__sinit+0x58>)
 8007910:	4a12      	ldr	r2, [pc, #72]	; (800795c <__sinit+0x5c>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	6282      	str	r2, [r0, #40]	; 0x28
 8007916:	4298      	cmp	r0, r3
 8007918:	bf04      	itt	eq
 800791a:	2301      	moveq	r3, #1
 800791c:	6183      	streq	r3, [r0, #24]
 800791e:	f000 f81f 	bl	8007960 <__sfp>
 8007922:	6060      	str	r0, [r4, #4]
 8007924:	4620      	mov	r0, r4
 8007926:	f000 f81b 	bl	8007960 <__sfp>
 800792a:	60a0      	str	r0, [r4, #8]
 800792c:	4620      	mov	r0, r4
 800792e:	f000 f817 	bl	8007960 <__sfp>
 8007932:	2200      	movs	r2, #0
 8007934:	60e0      	str	r0, [r4, #12]
 8007936:	2104      	movs	r1, #4
 8007938:	6860      	ldr	r0, [r4, #4]
 800793a:	f7ff ffa1 	bl	8007880 <std>
 800793e:	2201      	movs	r2, #1
 8007940:	2109      	movs	r1, #9
 8007942:	68a0      	ldr	r0, [r4, #8]
 8007944:	f7ff ff9c 	bl	8007880 <std>
 8007948:	2202      	movs	r2, #2
 800794a:	2112      	movs	r1, #18
 800794c:	68e0      	ldr	r0, [r4, #12]
 800794e:	f7ff ff97 	bl	8007880 <std>
 8007952:	2301      	movs	r3, #1
 8007954:	61a3      	str	r3, [r4, #24]
 8007956:	bd10      	pop	{r4, pc}
 8007958:	08008680 	.word	0x08008680
 800795c:	080078c9 	.word	0x080078c9

08007960 <__sfp>:
 8007960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007962:	4b1b      	ldr	r3, [pc, #108]	; (80079d0 <__sfp+0x70>)
 8007964:	681e      	ldr	r6, [r3, #0]
 8007966:	69b3      	ldr	r3, [r6, #24]
 8007968:	4607      	mov	r7, r0
 800796a:	b913      	cbnz	r3, 8007972 <__sfp+0x12>
 800796c:	4630      	mov	r0, r6
 800796e:	f7ff ffc7 	bl	8007900 <__sinit>
 8007972:	3648      	adds	r6, #72	; 0x48
 8007974:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007978:	3b01      	subs	r3, #1
 800797a:	d503      	bpl.n	8007984 <__sfp+0x24>
 800797c:	6833      	ldr	r3, [r6, #0]
 800797e:	b133      	cbz	r3, 800798e <__sfp+0x2e>
 8007980:	6836      	ldr	r6, [r6, #0]
 8007982:	e7f7      	b.n	8007974 <__sfp+0x14>
 8007984:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007988:	b16d      	cbz	r5, 80079a6 <__sfp+0x46>
 800798a:	3468      	adds	r4, #104	; 0x68
 800798c:	e7f4      	b.n	8007978 <__sfp+0x18>
 800798e:	2104      	movs	r1, #4
 8007990:	4638      	mov	r0, r7
 8007992:	f7ff ff9f 	bl	80078d4 <__sfmoreglue>
 8007996:	6030      	str	r0, [r6, #0]
 8007998:	2800      	cmp	r0, #0
 800799a:	d1f1      	bne.n	8007980 <__sfp+0x20>
 800799c:	230c      	movs	r3, #12
 800799e:	603b      	str	r3, [r7, #0]
 80079a0:	4604      	mov	r4, r0
 80079a2:	4620      	mov	r0, r4
 80079a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079a6:	4b0b      	ldr	r3, [pc, #44]	; (80079d4 <__sfp+0x74>)
 80079a8:	6665      	str	r5, [r4, #100]	; 0x64
 80079aa:	e9c4 5500 	strd	r5, r5, [r4]
 80079ae:	60a5      	str	r5, [r4, #8]
 80079b0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80079b4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80079b8:	2208      	movs	r2, #8
 80079ba:	4629      	mov	r1, r5
 80079bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80079c0:	f7ff ff3e 	bl	8007840 <memset>
 80079c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80079c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80079cc:	e7e9      	b.n	80079a2 <__sfp+0x42>
 80079ce:	bf00      	nop
 80079d0:	08008680 	.word	0x08008680
 80079d4:	ffff0001 	.word	0xffff0001

080079d8 <_fwalk_reent>:
 80079d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079dc:	4680      	mov	r8, r0
 80079de:	4689      	mov	r9, r1
 80079e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80079e4:	2600      	movs	r6, #0
 80079e6:	b914      	cbnz	r4, 80079ee <_fwalk_reent+0x16>
 80079e8:	4630      	mov	r0, r6
 80079ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ee:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80079f2:	3f01      	subs	r7, #1
 80079f4:	d501      	bpl.n	80079fa <_fwalk_reent+0x22>
 80079f6:	6824      	ldr	r4, [r4, #0]
 80079f8:	e7f5      	b.n	80079e6 <_fwalk_reent+0xe>
 80079fa:	89ab      	ldrh	r3, [r5, #12]
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d907      	bls.n	8007a10 <_fwalk_reent+0x38>
 8007a00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a04:	3301      	adds	r3, #1
 8007a06:	d003      	beq.n	8007a10 <_fwalk_reent+0x38>
 8007a08:	4629      	mov	r1, r5
 8007a0a:	4640      	mov	r0, r8
 8007a0c:	47c8      	blx	r9
 8007a0e:	4306      	orrs	r6, r0
 8007a10:	3568      	adds	r5, #104	; 0x68
 8007a12:	e7ee      	b.n	80079f2 <_fwalk_reent+0x1a>

08007a14 <_malloc_r>:
 8007a14:	b570      	push	{r4, r5, r6, lr}
 8007a16:	1ccd      	adds	r5, r1, #3
 8007a18:	f025 0503 	bic.w	r5, r5, #3
 8007a1c:	3508      	adds	r5, #8
 8007a1e:	2d0c      	cmp	r5, #12
 8007a20:	bf38      	it	cc
 8007a22:	250c      	movcc	r5, #12
 8007a24:	2d00      	cmp	r5, #0
 8007a26:	4606      	mov	r6, r0
 8007a28:	db01      	blt.n	8007a2e <_malloc_r+0x1a>
 8007a2a:	42a9      	cmp	r1, r5
 8007a2c:	d903      	bls.n	8007a36 <_malloc_r+0x22>
 8007a2e:	230c      	movs	r3, #12
 8007a30:	6033      	str	r3, [r6, #0]
 8007a32:	2000      	movs	r0, #0
 8007a34:	bd70      	pop	{r4, r5, r6, pc}
 8007a36:	f000 fd6b 	bl	8008510 <__malloc_lock>
 8007a3a:	4a21      	ldr	r2, [pc, #132]	; (8007ac0 <_malloc_r+0xac>)
 8007a3c:	6814      	ldr	r4, [r2, #0]
 8007a3e:	4621      	mov	r1, r4
 8007a40:	b991      	cbnz	r1, 8007a68 <_malloc_r+0x54>
 8007a42:	4c20      	ldr	r4, [pc, #128]	; (8007ac4 <_malloc_r+0xb0>)
 8007a44:	6823      	ldr	r3, [r4, #0]
 8007a46:	b91b      	cbnz	r3, 8007a50 <_malloc_r+0x3c>
 8007a48:	4630      	mov	r0, r6
 8007a4a:	f000 fb05 	bl	8008058 <_sbrk_r>
 8007a4e:	6020      	str	r0, [r4, #0]
 8007a50:	4629      	mov	r1, r5
 8007a52:	4630      	mov	r0, r6
 8007a54:	f000 fb00 	bl	8008058 <_sbrk_r>
 8007a58:	1c43      	adds	r3, r0, #1
 8007a5a:	d124      	bne.n	8007aa6 <_malloc_r+0x92>
 8007a5c:	230c      	movs	r3, #12
 8007a5e:	6033      	str	r3, [r6, #0]
 8007a60:	4630      	mov	r0, r6
 8007a62:	f000 fd56 	bl	8008512 <__malloc_unlock>
 8007a66:	e7e4      	b.n	8007a32 <_malloc_r+0x1e>
 8007a68:	680b      	ldr	r3, [r1, #0]
 8007a6a:	1b5b      	subs	r3, r3, r5
 8007a6c:	d418      	bmi.n	8007aa0 <_malloc_r+0x8c>
 8007a6e:	2b0b      	cmp	r3, #11
 8007a70:	d90f      	bls.n	8007a92 <_malloc_r+0x7e>
 8007a72:	600b      	str	r3, [r1, #0]
 8007a74:	50cd      	str	r5, [r1, r3]
 8007a76:	18cc      	adds	r4, r1, r3
 8007a78:	4630      	mov	r0, r6
 8007a7a:	f000 fd4a 	bl	8008512 <__malloc_unlock>
 8007a7e:	f104 000b 	add.w	r0, r4, #11
 8007a82:	1d23      	adds	r3, r4, #4
 8007a84:	f020 0007 	bic.w	r0, r0, #7
 8007a88:	1ac3      	subs	r3, r0, r3
 8007a8a:	d0d3      	beq.n	8007a34 <_malloc_r+0x20>
 8007a8c:	425a      	negs	r2, r3
 8007a8e:	50e2      	str	r2, [r4, r3]
 8007a90:	e7d0      	b.n	8007a34 <_malloc_r+0x20>
 8007a92:	428c      	cmp	r4, r1
 8007a94:	684b      	ldr	r3, [r1, #4]
 8007a96:	bf16      	itet	ne
 8007a98:	6063      	strne	r3, [r4, #4]
 8007a9a:	6013      	streq	r3, [r2, #0]
 8007a9c:	460c      	movne	r4, r1
 8007a9e:	e7eb      	b.n	8007a78 <_malloc_r+0x64>
 8007aa0:	460c      	mov	r4, r1
 8007aa2:	6849      	ldr	r1, [r1, #4]
 8007aa4:	e7cc      	b.n	8007a40 <_malloc_r+0x2c>
 8007aa6:	1cc4      	adds	r4, r0, #3
 8007aa8:	f024 0403 	bic.w	r4, r4, #3
 8007aac:	42a0      	cmp	r0, r4
 8007aae:	d005      	beq.n	8007abc <_malloc_r+0xa8>
 8007ab0:	1a21      	subs	r1, r4, r0
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	f000 fad0 	bl	8008058 <_sbrk_r>
 8007ab8:	3001      	adds	r0, #1
 8007aba:	d0cf      	beq.n	8007a5c <_malloc_r+0x48>
 8007abc:	6025      	str	r5, [r4, #0]
 8007abe:	e7db      	b.n	8007a78 <_malloc_r+0x64>
 8007ac0:	2000009c 	.word	0x2000009c
 8007ac4:	200000a0 	.word	0x200000a0

08007ac8 <__sfputc_r>:
 8007ac8:	6893      	ldr	r3, [r2, #8]
 8007aca:	3b01      	subs	r3, #1
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	b410      	push	{r4}
 8007ad0:	6093      	str	r3, [r2, #8]
 8007ad2:	da08      	bge.n	8007ae6 <__sfputc_r+0x1e>
 8007ad4:	6994      	ldr	r4, [r2, #24]
 8007ad6:	42a3      	cmp	r3, r4
 8007ad8:	db01      	blt.n	8007ade <__sfputc_r+0x16>
 8007ada:	290a      	cmp	r1, #10
 8007adc:	d103      	bne.n	8007ae6 <__sfputc_r+0x1e>
 8007ade:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ae2:	f000 bb0d 	b.w	8008100 <__swbuf_r>
 8007ae6:	6813      	ldr	r3, [r2, #0]
 8007ae8:	1c58      	adds	r0, r3, #1
 8007aea:	6010      	str	r0, [r2, #0]
 8007aec:	7019      	strb	r1, [r3, #0]
 8007aee:	4608      	mov	r0, r1
 8007af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007af4:	4770      	bx	lr

08007af6 <__sfputs_r>:
 8007af6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007af8:	4606      	mov	r6, r0
 8007afa:	460f      	mov	r7, r1
 8007afc:	4614      	mov	r4, r2
 8007afe:	18d5      	adds	r5, r2, r3
 8007b00:	42ac      	cmp	r4, r5
 8007b02:	d101      	bne.n	8007b08 <__sfputs_r+0x12>
 8007b04:	2000      	movs	r0, #0
 8007b06:	e007      	b.n	8007b18 <__sfputs_r+0x22>
 8007b08:	463a      	mov	r2, r7
 8007b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b0e:	4630      	mov	r0, r6
 8007b10:	f7ff ffda 	bl	8007ac8 <__sfputc_r>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d1f3      	bne.n	8007b00 <__sfputs_r+0xa>
 8007b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b1c <_vfiprintf_r>:
 8007b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b20:	460c      	mov	r4, r1
 8007b22:	b09d      	sub	sp, #116	; 0x74
 8007b24:	4617      	mov	r7, r2
 8007b26:	461d      	mov	r5, r3
 8007b28:	4606      	mov	r6, r0
 8007b2a:	b118      	cbz	r0, 8007b34 <_vfiprintf_r+0x18>
 8007b2c:	6983      	ldr	r3, [r0, #24]
 8007b2e:	b90b      	cbnz	r3, 8007b34 <_vfiprintf_r+0x18>
 8007b30:	f7ff fee6 	bl	8007900 <__sinit>
 8007b34:	4b7c      	ldr	r3, [pc, #496]	; (8007d28 <_vfiprintf_r+0x20c>)
 8007b36:	429c      	cmp	r4, r3
 8007b38:	d158      	bne.n	8007bec <_vfiprintf_r+0xd0>
 8007b3a:	6874      	ldr	r4, [r6, #4]
 8007b3c:	89a3      	ldrh	r3, [r4, #12]
 8007b3e:	0718      	lsls	r0, r3, #28
 8007b40:	d55e      	bpl.n	8007c00 <_vfiprintf_r+0xe4>
 8007b42:	6923      	ldr	r3, [r4, #16]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d05b      	beq.n	8007c00 <_vfiprintf_r+0xe4>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	9309      	str	r3, [sp, #36]	; 0x24
 8007b4c:	2320      	movs	r3, #32
 8007b4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b52:	2330      	movs	r3, #48	; 0x30
 8007b54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b58:	9503      	str	r5, [sp, #12]
 8007b5a:	f04f 0b01 	mov.w	fp, #1
 8007b5e:	46b8      	mov	r8, r7
 8007b60:	4645      	mov	r5, r8
 8007b62:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007b66:	b10b      	cbz	r3, 8007b6c <_vfiprintf_r+0x50>
 8007b68:	2b25      	cmp	r3, #37	; 0x25
 8007b6a:	d154      	bne.n	8007c16 <_vfiprintf_r+0xfa>
 8007b6c:	ebb8 0a07 	subs.w	sl, r8, r7
 8007b70:	d00b      	beq.n	8007b8a <_vfiprintf_r+0x6e>
 8007b72:	4653      	mov	r3, sl
 8007b74:	463a      	mov	r2, r7
 8007b76:	4621      	mov	r1, r4
 8007b78:	4630      	mov	r0, r6
 8007b7a:	f7ff ffbc 	bl	8007af6 <__sfputs_r>
 8007b7e:	3001      	adds	r0, #1
 8007b80:	f000 80c2 	beq.w	8007d08 <_vfiprintf_r+0x1ec>
 8007b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b86:	4453      	add	r3, sl
 8007b88:	9309      	str	r3, [sp, #36]	; 0x24
 8007b8a:	f898 3000 	ldrb.w	r3, [r8]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	f000 80ba 	beq.w	8007d08 <_vfiprintf_r+0x1ec>
 8007b94:	2300      	movs	r3, #0
 8007b96:	f04f 32ff 	mov.w	r2, #4294967295
 8007b9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b9e:	9304      	str	r3, [sp, #16]
 8007ba0:	9307      	str	r3, [sp, #28]
 8007ba2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ba6:	931a      	str	r3, [sp, #104]	; 0x68
 8007ba8:	46a8      	mov	r8, r5
 8007baa:	2205      	movs	r2, #5
 8007bac:	f818 1b01 	ldrb.w	r1, [r8], #1
 8007bb0:	485e      	ldr	r0, [pc, #376]	; (8007d2c <_vfiprintf_r+0x210>)
 8007bb2:	f7f8 fb25 	bl	8000200 <memchr>
 8007bb6:	9b04      	ldr	r3, [sp, #16]
 8007bb8:	bb78      	cbnz	r0, 8007c1a <_vfiprintf_r+0xfe>
 8007bba:	06d9      	lsls	r1, r3, #27
 8007bbc:	bf44      	itt	mi
 8007bbe:	2220      	movmi	r2, #32
 8007bc0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007bc4:	071a      	lsls	r2, r3, #28
 8007bc6:	bf44      	itt	mi
 8007bc8:	222b      	movmi	r2, #43	; 0x2b
 8007bca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007bce:	782a      	ldrb	r2, [r5, #0]
 8007bd0:	2a2a      	cmp	r2, #42	; 0x2a
 8007bd2:	d02a      	beq.n	8007c2a <_vfiprintf_r+0x10e>
 8007bd4:	9a07      	ldr	r2, [sp, #28]
 8007bd6:	46a8      	mov	r8, r5
 8007bd8:	2000      	movs	r0, #0
 8007bda:	250a      	movs	r5, #10
 8007bdc:	4641      	mov	r1, r8
 8007bde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007be2:	3b30      	subs	r3, #48	; 0x30
 8007be4:	2b09      	cmp	r3, #9
 8007be6:	d969      	bls.n	8007cbc <_vfiprintf_r+0x1a0>
 8007be8:	b360      	cbz	r0, 8007c44 <_vfiprintf_r+0x128>
 8007bea:	e024      	b.n	8007c36 <_vfiprintf_r+0x11a>
 8007bec:	4b50      	ldr	r3, [pc, #320]	; (8007d30 <_vfiprintf_r+0x214>)
 8007bee:	429c      	cmp	r4, r3
 8007bf0:	d101      	bne.n	8007bf6 <_vfiprintf_r+0xda>
 8007bf2:	68b4      	ldr	r4, [r6, #8]
 8007bf4:	e7a2      	b.n	8007b3c <_vfiprintf_r+0x20>
 8007bf6:	4b4f      	ldr	r3, [pc, #316]	; (8007d34 <_vfiprintf_r+0x218>)
 8007bf8:	429c      	cmp	r4, r3
 8007bfa:	bf08      	it	eq
 8007bfc:	68f4      	ldreq	r4, [r6, #12]
 8007bfe:	e79d      	b.n	8007b3c <_vfiprintf_r+0x20>
 8007c00:	4621      	mov	r1, r4
 8007c02:	4630      	mov	r0, r6
 8007c04:	f000 fae0 	bl	80081c8 <__swsetup_r>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	d09d      	beq.n	8007b48 <_vfiprintf_r+0x2c>
 8007c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c10:	b01d      	add	sp, #116	; 0x74
 8007c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c16:	46a8      	mov	r8, r5
 8007c18:	e7a2      	b.n	8007b60 <_vfiprintf_r+0x44>
 8007c1a:	4a44      	ldr	r2, [pc, #272]	; (8007d2c <_vfiprintf_r+0x210>)
 8007c1c:	1a80      	subs	r0, r0, r2
 8007c1e:	fa0b f000 	lsl.w	r0, fp, r0
 8007c22:	4318      	orrs	r0, r3
 8007c24:	9004      	str	r0, [sp, #16]
 8007c26:	4645      	mov	r5, r8
 8007c28:	e7be      	b.n	8007ba8 <_vfiprintf_r+0x8c>
 8007c2a:	9a03      	ldr	r2, [sp, #12]
 8007c2c:	1d11      	adds	r1, r2, #4
 8007c2e:	6812      	ldr	r2, [r2, #0]
 8007c30:	9103      	str	r1, [sp, #12]
 8007c32:	2a00      	cmp	r2, #0
 8007c34:	db01      	blt.n	8007c3a <_vfiprintf_r+0x11e>
 8007c36:	9207      	str	r2, [sp, #28]
 8007c38:	e004      	b.n	8007c44 <_vfiprintf_r+0x128>
 8007c3a:	4252      	negs	r2, r2
 8007c3c:	f043 0302 	orr.w	r3, r3, #2
 8007c40:	9207      	str	r2, [sp, #28]
 8007c42:	9304      	str	r3, [sp, #16]
 8007c44:	f898 3000 	ldrb.w	r3, [r8]
 8007c48:	2b2e      	cmp	r3, #46	; 0x2e
 8007c4a:	d10e      	bne.n	8007c6a <_vfiprintf_r+0x14e>
 8007c4c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007c50:	2b2a      	cmp	r3, #42	; 0x2a
 8007c52:	d138      	bne.n	8007cc6 <_vfiprintf_r+0x1aa>
 8007c54:	9b03      	ldr	r3, [sp, #12]
 8007c56:	1d1a      	adds	r2, r3, #4
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	9203      	str	r2, [sp, #12]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	bfb8      	it	lt
 8007c60:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c64:	f108 0802 	add.w	r8, r8, #2
 8007c68:	9305      	str	r3, [sp, #20]
 8007c6a:	4d33      	ldr	r5, [pc, #204]	; (8007d38 <_vfiprintf_r+0x21c>)
 8007c6c:	f898 1000 	ldrb.w	r1, [r8]
 8007c70:	2203      	movs	r2, #3
 8007c72:	4628      	mov	r0, r5
 8007c74:	f7f8 fac4 	bl	8000200 <memchr>
 8007c78:	b140      	cbz	r0, 8007c8c <_vfiprintf_r+0x170>
 8007c7a:	2340      	movs	r3, #64	; 0x40
 8007c7c:	1b40      	subs	r0, r0, r5
 8007c7e:	fa03 f000 	lsl.w	r0, r3, r0
 8007c82:	9b04      	ldr	r3, [sp, #16]
 8007c84:	4303      	orrs	r3, r0
 8007c86:	f108 0801 	add.w	r8, r8, #1
 8007c8a:	9304      	str	r3, [sp, #16]
 8007c8c:	f898 1000 	ldrb.w	r1, [r8]
 8007c90:	482a      	ldr	r0, [pc, #168]	; (8007d3c <_vfiprintf_r+0x220>)
 8007c92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c96:	2206      	movs	r2, #6
 8007c98:	f108 0701 	add.w	r7, r8, #1
 8007c9c:	f7f8 fab0 	bl	8000200 <memchr>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	d037      	beq.n	8007d14 <_vfiprintf_r+0x1f8>
 8007ca4:	4b26      	ldr	r3, [pc, #152]	; (8007d40 <_vfiprintf_r+0x224>)
 8007ca6:	bb1b      	cbnz	r3, 8007cf0 <_vfiprintf_r+0x1d4>
 8007ca8:	9b03      	ldr	r3, [sp, #12]
 8007caa:	3307      	adds	r3, #7
 8007cac:	f023 0307 	bic.w	r3, r3, #7
 8007cb0:	3308      	adds	r3, #8
 8007cb2:	9303      	str	r3, [sp, #12]
 8007cb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cb6:	444b      	add	r3, r9
 8007cb8:	9309      	str	r3, [sp, #36]	; 0x24
 8007cba:	e750      	b.n	8007b5e <_vfiprintf_r+0x42>
 8007cbc:	fb05 3202 	mla	r2, r5, r2, r3
 8007cc0:	2001      	movs	r0, #1
 8007cc2:	4688      	mov	r8, r1
 8007cc4:	e78a      	b.n	8007bdc <_vfiprintf_r+0xc0>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	f108 0801 	add.w	r8, r8, #1
 8007ccc:	9305      	str	r3, [sp, #20]
 8007cce:	4619      	mov	r1, r3
 8007cd0:	250a      	movs	r5, #10
 8007cd2:	4640      	mov	r0, r8
 8007cd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cd8:	3a30      	subs	r2, #48	; 0x30
 8007cda:	2a09      	cmp	r2, #9
 8007cdc:	d903      	bls.n	8007ce6 <_vfiprintf_r+0x1ca>
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d0c3      	beq.n	8007c6a <_vfiprintf_r+0x14e>
 8007ce2:	9105      	str	r1, [sp, #20]
 8007ce4:	e7c1      	b.n	8007c6a <_vfiprintf_r+0x14e>
 8007ce6:	fb05 2101 	mla	r1, r5, r1, r2
 8007cea:	2301      	movs	r3, #1
 8007cec:	4680      	mov	r8, r0
 8007cee:	e7f0      	b.n	8007cd2 <_vfiprintf_r+0x1b6>
 8007cf0:	ab03      	add	r3, sp, #12
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	4622      	mov	r2, r4
 8007cf6:	4b13      	ldr	r3, [pc, #76]	; (8007d44 <_vfiprintf_r+0x228>)
 8007cf8:	a904      	add	r1, sp, #16
 8007cfa:	4630      	mov	r0, r6
 8007cfc:	f3af 8000 	nop.w
 8007d00:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007d04:	4681      	mov	r9, r0
 8007d06:	d1d5      	bne.n	8007cb4 <_vfiprintf_r+0x198>
 8007d08:	89a3      	ldrh	r3, [r4, #12]
 8007d0a:	065b      	lsls	r3, r3, #25
 8007d0c:	f53f af7e 	bmi.w	8007c0c <_vfiprintf_r+0xf0>
 8007d10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d12:	e77d      	b.n	8007c10 <_vfiprintf_r+0xf4>
 8007d14:	ab03      	add	r3, sp, #12
 8007d16:	9300      	str	r3, [sp, #0]
 8007d18:	4622      	mov	r2, r4
 8007d1a:	4b0a      	ldr	r3, [pc, #40]	; (8007d44 <_vfiprintf_r+0x228>)
 8007d1c:	a904      	add	r1, sp, #16
 8007d1e:	4630      	mov	r0, r6
 8007d20:	f000 f888 	bl	8007e34 <_printf_i>
 8007d24:	e7ec      	b.n	8007d00 <_vfiprintf_r+0x1e4>
 8007d26:	bf00      	nop
 8007d28:	080086a4 	.word	0x080086a4
 8007d2c:	080086e4 	.word	0x080086e4
 8007d30:	080086c4 	.word	0x080086c4
 8007d34:	08008684 	.word	0x08008684
 8007d38:	080086ea 	.word	0x080086ea
 8007d3c:	080086ee 	.word	0x080086ee
 8007d40:	00000000 	.word	0x00000000
 8007d44:	08007af7 	.word	0x08007af7

08007d48 <_printf_common>:
 8007d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d4c:	4691      	mov	r9, r2
 8007d4e:	461f      	mov	r7, r3
 8007d50:	688a      	ldr	r2, [r1, #8]
 8007d52:	690b      	ldr	r3, [r1, #16]
 8007d54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	bfb8      	it	lt
 8007d5c:	4613      	movlt	r3, r2
 8007d5e:	f8c9 3000 	str.w	r3, [r9]
 8007d62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d66:	4606      	mov	r6, r0
 8007d68:	460c      	mov	r4, r1
 8007d6a:	b112      	cbz	r2, 8007d72 <_printf_common+0x2a>
 8007d6c:	3301      	adds	r3, #1
 8007d6e:	f8c9 3000 	str.w	r3, [r9]
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	0699      	lsls	r1, r3, #26
 8007d76:	bf42      	ittt	mi
 8007d78:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007d7c:	3302      	addmi	r3, #2
 8007d7e:	f8c9 3000 	strmi.w	r3, [r9]
 8007d82:	6825      	ldr	r5, [r4, #0]
 8007d84:	f015 0506 	ands.w	r5, r5, #6
 8007d88:	d107      	bne.n	8007d9a <_printf_common+0x52>
 8007d8a:	f104 0a19 	add.w	sl, r4, #25
 8007d8e:	68e3      	ldr	r3, [r4, #12]
 8007d90:	f8d9 2000 	ldr.w	r2, [r9]
 8007d94:	1a9b      	subs	r3, r3, r2
 8007d96:	42ab      	cmp	r3, r5
 8007d98:	dc28      	bgt.n	8007dec <_printf_common+0xa4>
 8007d9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007d9e:	6822      	ldr	r2, [r4, #0]
 8007da0:	3300      	adds	r3, #0
 8007da2:	bf18      	it	ne
 8007da4:	2301      	movne	r3, #1
 8007da6:	0692      	lsls	r2, r2, #26
 8007da8:	d42d      	bmi.n	8007e06 <_printf_common+0xbe>
 8007daa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007dae:	4639      	mov	r1, r7
 8007db0:	4630      	mov	r0, r6
 8007db2:	47c0      	blx	r8
 8007db4:	3001      	adds	r0, #1
 8007db6:	d020      	beq.n	8007dfa <_printf_common+0xb2>
 8007db8:	6823      	ldr	r3, [r4, #0]
 8007dba:	68e5      	ldr	r5, [r4, #12]
 8007dbc:	f8d9 2000 	ldr.w	r2, [r9]
 8007dc0:	f003 0306 	and.w	r3, r3, #6
 8007dc4:	2b04      	cmp	r3, #4
 8007dc6:	bf08      	it	eq
 8007dc8:	1aad      	subeq	r5, r5, r2
 8007dca:	68a3      	ldr	r3, [r4, #8]
 8007dcc:	6922      	ldr	r2, [r4, #16]
 8007dce:	bf0c      	ite	eq
 8007dd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007dd4:	2500      	movne	r5, #0
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	bfc4      	itt	gt
 8007dda:	1a9b      	subgt	r3, r3, r2
 8007ddc:	18ed      	addgt	r5, r5, r3
 8007dde:	f04f 0900 	mov.w	r9, #0
 8007de2:	341a      	adds	r4, #26
 8007de4:	454d      	cmp	r5, r9
 8007de6:	d11a      	bne.n	8007e1e <_printf_common+0xd6>
 8007de8:	2000      	movs	r0, #0
 8007dea:	e008      	b.n	8007dfe <_printf_common+0xb6>
 8007dec:	2301      	movs	r3, #1
 8007dee:	4652      	mov	r2, sl
 8007df0:	4639      	mov	r1, r7
 8007df2:	4630      	mov	r0, r6
 8007df4:	47c0      	blx	r8
 8007df6:	3001      	adds	r0, #1
 8007df8:	d103      	bne.n	8007e02 <_printf_common+0xba>
 8007dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8007dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e02:	3501      	adds	r5, #1
 8007e04:	e7c3      	b.n	8007d8e <_printf_common+0x46>
 8007e06:	18e1      	adds	r1, r4, r3
 8007e08:	1c5a      	adds	r2, r3, #1
 8007e0a:	2030      	movs	r0, #48	; 0x30
 8007e0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e10:	4422      	add	r2, r4
 8007e12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e16:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e1a:	3302      	adds	r3, #2
 8007e1c:	e7c5      	b.n	8007daa <_printf_common+0x62>
 8007e1e:	2301      	movs	r3, #1
 8007e20:	4622      	mov	r2, r4
 8007e22:	4639      	mov	r1, r7
 8007e24:	4630      	mov	r0, r6
 8007e26:	47c0      	blx	r8
 8007e28:	3001      	adds	r0, #1
 8007e2a:	d0e6      	beq.n	8007dfa <_printf_common+0xb2>
 8007e2c:	f109 0901 	add.w	r9, r9, #1
 8007e30:	e7d8      	b.n	8007de4 <_printf_common+0x9c>
	...

08007e34 <_printf_i>:
 8007e34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e38:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007e3c:	460c      	mov	r4, r1
 8007e3e:	7e09      	ldrb	r1, [r1, #24]
 8007e40:	b085      	sub	sp, #20
 8007e42:	296e      	cmp	r1, #110	; 0x6e
 8007e44:	4617      	mov	r7, r2
 8007e46:	4606      	mov	r6, r0
 8007e48:	4698      	mov	r8, r3
 8007e4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e4c:	f000 80b3 	beq.w	8007fb6 <_printf_i+0x182>
 8007e50:	d822      	bhi.n	8007e98 <_printf_i+0x64>
 8007e52:	2963      	cmp	r1, #99	; 0x63
 8007e54:	d036      	beq.n	8007ec4 <_printf_i+0x90>
 8007e56:	d80a      	bhi.n	8007e6e <_printf_i+0x3a>
 8007e58:	2900      	cmp	r1, #0
 8007e5a:	f000 80b9 	beq.w	8007fd0 <_printf_i+0x19c>
 8007e5e:	2958      	cmp	r1, #88	; 0x58
 8007e60:	f000 8083 	beq.w	8007f6a <_printf_i+0x136>
 8007e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e68:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007e6c:	e032      	b.n	8007ed4 <_printf_i+0xa0>
 8007e6e:	2964      	cmp	r1, #100	; 0x64
 8007e70:	d001      	beq.n	8007e76 <_printf_i+0x42>
 8007e72:	2969      	cmp	r1, #105	; 0x69
 8007e74:	d1f6      	bne.n	8007e64 <_printf_i+0x30>
 8007e76:	6820      	ldr	r0, [r4, #0]
 8007e78:	6813      	ldr	r3, [r2, #0]
 8007e7a:	0605      	lsls	r5, r0, #24
 8007e7c:	f103 0104 	add.w	r1, r3, #4
 8007e80:	d52a      	bpl.n	8007ed8 <_printf_i+0xa4>
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	6011      	str	r1, [r2, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	da03      	bge.n	8007e92 <_printf_i+0x5e>
 8007e8a:	222d      	movs	r2, #45	; 0x2d
 8007e8c:	425b      	negs	r3, r3
 8007e8e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007e92:	486f      	ldr	r0, [pc, #444]	; (8008050 <_printf_i+0x21c>)
 8007e94:	220a      	movs	r2, #10
 8007e96:	e039      	b.n	8007f0c <_printf_i+0xd8>
 8007e98:	2973      	cmp	r1, #115	; 0x73
 8007e9a:	f000 809d 	beq.w	8007fd8 <_printf_i+0x1a4>
 8007e9e:	d808      	bhi.n	8007eb2 <_printf_i+0x7e>
 8007ea0:	296f      	cmp	r1, #111	; 0x6f
 8007ea2:	d020      	beq.n	8007ee6 <_printf_i+0xb2>
 8007ea4:	2970      	cmp	r1, #112	; 0x70
 8007ea6:	d1dd      	bne.n	8007e64 <_printf_i+0x30>
 8007ea8:	6823      	ldr	r3, [r4, #0]
 8007eaa:	f043 0320 	orr.w	r3, r3, #32
 8007eae:	6023      	str	r3, [r4, #0]
 8007eb0:	e003      	b.n	8007eba <_printf_i+0x86>
 8007eb2:	2975      	cmp	r1, #117	; 0x75
 8007eb4:	d017      	beq.n	8007ee6 <_printf_i+0xb2>
 8007eb6:	2978      	cmp	r1, #120	; 0x78
 8007eb8:	d1d4      	bne.n	8007e64 <_printf_i+0x30>
 8007eba:	2378      	movs	r3, #120	; 0x78
 8007ebc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ec0:	4864      	ldr	r0, [pc, #400]	; (8008054 <_printf_i+0x220>)
 8007ec2:	e055      	b.n	8007f70 <_printf_i+0x13c>
 8007ec4:	6813      	ldr	r3, [r2, #0]
 8007ec6:	1d19      	adds	r1, r3, #4
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	6011      	str	r1, [r2, #0]
 8007ecc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ed0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e08c      	b.n	8007ff2 <_printf_i+0x1be>
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	6011      	str	r1, [r2, #0]
 8007edc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007ee0:	bf18      	it	ne
 8007ee2:	b21b      	sxthne	r3, r3
 8007ee4:	e7cf      	b.n	8007e86 <_printf_i+0x52>
 8007ee6:	6813      	ldr	r3, [r2, #0]
 8007ee8:	6825      	ldr	r5, [r4, #0]
 8007eea:	1d18      	adds	r0, r3, #4
 8007eec:	6010      	str	r0, [r2, #0]
 8007eee:	0628      	lsls	r0, r5, #24
 8007ef0:	d501      	bpl.n	8007ef6 <_printf_i+0xc2>
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	e002      	b.n	8007efc <_printf_i+0xc8>
 8007ef6:	0668      	lsls	r0, r5, #25
 8007ef8:	d5fb      	bpl.n	8007ef2 <_printf_i+0xbe>
 8007efa:	881b      	ldrh	r3, [r3, #0]
 8007efc:	4854      	ldr	r0, [pc, #336]	; (8008050 <_printf_i+0x21c>)
 8007efe:	296f      	cmp	r1, #111	; 0x6f
 8007f00:	bf14      	ite	ne
 8007f02:	220a      	movne	r2, #10
 8007f04:	2208      	moveq	r2, #8
 8007f06:	2100      	movs	r1, #0
 8007f08:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f0c:	6865      	ldr	r5, [r4, #4]
 8007f0e:	60a5      	str	r5, [r4, #8]
 8007f10:	2d00      	cmp	r5, #0
 8007f12:	f2c0 8095 	blt.w	8008040 <_printf_i+0x20c>
 8007f16:	6821      	ldr	r1, [r4, #0]
 8007f18:	f021 0104 	bic.w	r1, r1, #4
 8007f1c:	6021      	str	r1, [r4, #0]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d13d      	bne.n	8007f9e <_printf_i+0x16a>
 8007f22:	2d00      	cmp	r5, #0
 8007f24:	f040 808e 	bne.w	8008044 <_printf_i+0x210>
 8007f28:	4665      	mov	r5, ip
 8007f2a:	2a08      	cmp	r2, #8
 8007f2c:	d10b      	bne.n	8007f46 <_printf_i+0x112>
 8007f2e:	6823      	ldr	r3, [r4, #0]
 8007f30:	07db      	lsls	r3, r3, #31
 8007f32:	d508      	bpl.n	8007f46 <_printf_i+0x112>
 8007f34:	6923      	ldr	r3, [r4, #16]
 8007f36:	6862      	ldr	r2, [r4, #4]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	bfde      	ittt	le
 8007f3c:	2330      	movle	r3, #48	; 0x30
 8007f3e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f42:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f46:	ebac 0305 	sub.w	r3, ip, r5
 8007f4a:	6123      	str	r3, [r4, #16]
 8007f4c:	f8cd 8000 	str.w	r8, [sp]
 8007f50:	463b      	mov	r3, r7
 8007f52:	aa03      	add	r2, sp, #12
 8007f54:	4621      	mov	r1, r4
 8007f56:	4630      	mov	r0, r6
 8007f58:	f7ff fef6 	bl	8007d48 <_printf_common>
 8007f5c:	3001      	adds	r0, #1
 8007f5e:	d14d      	bne.n	8007ffc <_printf_i+0x1c8>
 8007f60:	f04f 30ff 	mov.w	r0, #4294967295
 8007f64:	b005      	add	sp, #20
 8007f66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f6a:	4839      	ldr	r0, [pc, #228]	; (8008050 <_printf_i+0x21c>)
 8007f6c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007f70:	6813      	ldr	r3, [r2, #0]
 8007f72:	6821      	ldr	r1, [r4, #0]
 8007f74:	1d1d      	adds	r5, r3, #4
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	6015      	str	r5, [r2, #0]
 8007f7a:	060a      	lsls	r2, r1, #24
 8007f7c:	d50b      	bpl.n	8007f96 <_printf_i+0x162>
 8007f7e:	07ca      	lsls	r2, r1, #31
 8007f80:	bf44      	itt	mi
 8007f82:	f041 0120 	orrmi.w	r1, r1, #32
 8007f86:	6021      	strmi	r1, [r4, #0]
 8007f88:	b91b      	cbnz	r3, 8007f92 <_printf_i+0x15e>
 8007f8a:	6822      	ldr	r2, [r4, #0]
 8007f8c:	f022 0220 	bic.w	r2, r2, #32
 8007f90:	6022      	str	r2, [r4, #0]
 8007f92:	2210      	movs	r2, #16
 8007f94:	e7b7      	b.n	8007f06 <_printf_i+0xd2>
 8007f96:	064d      	lsls	r5, r1, #25
 8007f98:	bf48      	it	mi
 8007f9a:	b29b      	uxthmi	r3, r3
 8007f9c:	e7ef      	b.n	8007f7e <_printf_i+0x14a>
 8007f9e:	4665      	mov	r5, ip
 8007fa0:	fbb3 f1f2 	udiv	r1, r3, r2
 8007fa4:	fb02 3311 	mls	r3, r2, r1, r3
 8007fa8:	5cc3      	ldrb	r3, [r0, r3]
 8007faa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007fae:	460b      	mov	r3, r1
 8007fb0:	2900      	cmp	r1, #0
 8007fb2:	d1f5      	bne.n	8007fa0 <_printf_i+0x16c>
 8007fb4:	e7b9      	b.n	8007f2a <_printf_i+0xf6>
 8007fb6:	6813      	ldr	r3, [r2, #0]
 8007fb8:	6825      	ldr	r5, [r4, #0]
 8007fba:	6961      	ldr	r1, [r4, #20]
 8007fbc:	1d18      	adds	r0, r3, #4
 8007fbe:	6010      	str	r0, [r2, #0]
 8007fc0:	0628      	lsls	r0, r5, #24
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	d501      	bpl.n	8007fca <_printf_i+0x196>
 8007fc6:	6019      	str	r1, [r3, #0]
 8007fc8:	e002      	b.n	8007fd0 <_printf_i+0x19c>
 8007fca:	066a      	lsls	r2, r5, #25
 8007fcc:	d5fb      	bpl.n	8007fc6 <_printf_i+0x192>
 8007fce:	8019      	strh	r1, [r3, #0]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	6123      	str	r3, [r4, #16]
 8007fd4:	4665      	mov	r5, ip
 8007fd6:	e7b9      	b.n	8007f4c <_printf_i+0x118>
 8007fd8:	6813      	ldr	r3, [r2, #0]
 8007fda:	1d19      	adds	r1, r3, #4
 8007fdc:	6011      	str	r1, [r2, #0]
 8007fde:	681d      	ldr	r5, [r3, #0]
 8007fe0:	6862      	ldr	r2, [r4, #4]
 8007fe2:	2100      	movs	r1, #0
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	f7f8 f90b 	bl	8000200 <memchr>
 8007fea:	b108      	cbz	r0, 8007ff0 <_printf_i+0x1bc>
 8007fec:	1b40      	subs	r0, r0, r5
 8007fee:	6060      	str	r0, [r4, #4]
 8007ff0:	6863      	ldr	r3, [r4, #4]
 8007ff2:	6123      	str	r3, [r4, #16]
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ffa:	e7a7      	b.n	8007f4c <_printf_i+0x118>
 8007ffc:	6923      	ldr	r3, [r4, #16]
 8007ffe:	462a      	mov	r2, r5
 8008000:	4639      	mov	r1, r7
 8008002:	4630      	mov	r0, r6
 8008004:	47c0      	blx	r8
 8008006:	3001      	adds	r0, #1
 8008008:	d0aa      	beq.n	8007f60 <_printf_i+0x12c>
 800800a:	6823      	ldr	r3, [r4, #0]
 800800c:	079b      	lsls	r3, r3, #30
 800800e:	d413      	bmi.n	8008038 <_printf_i+0x204>
 8008010:	68e0      	ldr	r0, [r4, #12]
 8008012:	9b03      	ldr	r3, [sp, #12]
 8008014:	4298      	cmp	r0, r3
 8008016:	bfb8      	it	lt
 8008018:	4618      	movlt	r0, r3
 800801a:	e7a3      	b.n	8007f64 <_printf_i+0x130>
 800801c:	2301      	movs	r3, #1
 800801e:	464a      	mov	r2, r9
 8008020:	4639      	mov	r1, r7
 8008022:	4630      	mov	r0, r6
 8008024:	47c0      	blx	r8
 8008026:	3001      	adds	r0, #1
 8008028:	d09a      	beq.n	8007f60 <_printf_i+0x12c>
 800802a:	3501      	adds	r5, #1
 800802c:	68e3      	ldr	r3, [r4, #12]
 800802e:	9a03      	ldr	r2, [sp, #12]
 8008030:	1a9b      	subs	r3, r3, r2
 8008032:	42ab      	cmp	r3, r5
 8008034:	dcf2      	bgt.n	800801c <_printf_i+0x1e8>
 8008036:	e7eb      	b.n	8008010 <_printf_i+0x1dc>
 8008038:	2500      	movs	r5, #0
 800803a:	f104 0919 	add.w	r9, r4, #25
 800803e:	e7f5      	b.n	800802c <_printf_i+0x1f8>
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1ac      	bne.n	8007f9e <_printf_i+0x16a>
 8008044:	7803      	ldrb	r3, [r0, #0]
 8008046:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800804a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800804e:	e76c      	b.n	8007f2a <_printf_i+0xf6>
 8008050:	080086f5 	.word	0x080086f5
 8008054:	08008706 	.word	0x08008706

08008058 <_sbrk_r>:
 8008058:	b538      	push	{r3, r4, r5, lr}
 800805a:	4c06      	ldr	r4, [pc, #24]	; (8008074 <_sbrk_r+0x1c>)
 800805c:	2300      	movs	r3, #0
 800805e:	4605      	mov	r5, r0
 8008060:	4608      	mov	r0, r1
 8008062:	6023      	str	r3, [r4, #0]
 8008064:	f7f9 fcc4 	bl	80019f0 <_sbrk>
 8008068:	1c43      	adds	r3, r0, #1
 800806a:	d102      	bne.n	8008072 <_sbrk_r+0x1a>
 800806c:	6823      	ldr	r3, [r4, #0]
 800806e:	b103      	cbz	r3, 8008072 <_sbrk_r+0x1a>
 8008070:	602b      	str	r3, [r5, #0]
 8008072:	bd38      	pop	{r3, r4, r5, pc}
 8008074:	20000888 	.word	0x20000888

08008078 <__sread>:
 8008078:	b510      	push	{r4, lr}
 800807a:	460c      	mov	r4, r1
 800807c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008080:	f000 fa96 	bl	80085b0 <_read_r>
 8008084:	2800      	cmp	r0, #0
 8008086:	bfab      	itete	ge
 8008088:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800808a:	89a3      	ldrhlt	r3, [r4, #12]
 800808c:	181b      	addge	r3, r3, r0
 800808e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008092:	bfac      	ite	ge
 8008094:	6563      	strge	r3, [r4, #84]	; 0x54
 8008096:	81a3      	strhlt	r3, [r4, #12]
 8008098:	bd10      	pop	{r4, pc}

0800809a <__swrite>:
 800809a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800809e:	461f      	mov	r7, r3
 80080a0:	898b      	ldrh	r3, [r1, #12]
 80080a2:	05db      	lsls	r3, r3, #23
 80080a4:	4605      	mov	r5, r0
 80080a6:	460c      	mov	r4, r1
 80080a8:	4616      	mov	r6, r2
 80080aa:	d505      	bpl.n	80080b8 <__swrite+0x1e>
 80080ac:	2302      	movs	r3, #2
 80080ae:	2200      	movs	r2, #0
 80080b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b4:	f000 f9b6 	bl	8008424 <_lseek_r>
 80080b8:	89a3      	ldrh	r3, [r4, #12]
 80080ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080c2:	81a3      	strh	r3, [r4, #12]
 80080c4:	4632      	mov	r2, r6
 80080c6:	463b      	mov	r3, r7
 80080c8:	4628      	mov	r0, r5
 80080ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080ce:	f000 b869 	b.w	80081a4 <_write_r>

080080d2 <__sseek>:
 80080d2:	b510      	push	{r4, lr}
 80080d4:	460c      	mov	r4, r1
 80080d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080da:	f000 f9a3 	bl	8008424 <_lseek_r>
 80080de:	1c43      	adds	r3, r0, #1
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	bf15      	itete	ne
 80080e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80080e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80080ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80080ee:	81a3      	strheq	r3, [r4, #12]
 80080f0:	bf18      	it	ne
 80080f2:	81a3      	strhne	r3, [r4, #12]
 80080f4:	bd10      	pop	{r4, pc}

080080f6 <__sclose>:
 80080f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080fa:	f000 b8d3 	b.w	80082a4 <_close_r>
	...

08008100 <__swbuf_r>:
 8008100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008102:	460e      	mov	r6, r1
 8008104:	4614      	mov	r4, r2
 8008106:	4605      	mov	r5, r0
 8008108:	b118      	cbz	r0, 8008112 <__swbuf_r+0x12>
 800810a:	6983      	ldr	r3, [r0, #24]
 800810c:	b90b      	cbnz	r3, 8008112 <__swbuf_r+0x12>
 800810e:	f7ff fbf7 	bl	8007900 <__sinit>
 8008112:	4b21      	ldr	r3, [pc, #132]	; (8008198 <__swbuf_r+0x98>)
 8008114:	429c      	cmp	r4, r3
 8008116:	d12a      	bne.n	800816e <__swbuf_r+0x6e>
 8008118:	686c      	ldr	r4, [r5, #4]
 800811a:	69a3      	ldr	r3, [r4, #24]
 800811c:	60a3      	str	r3, [r4, #8]
 800811e:	89a3      	ldrh	r3, [r4, #12]
 8008120:	071a      	lsls	r2, r3, #28
 8008122:	d52e      	bpl.n	8008182 <__swbuf_r+0x82>
 8008124:	6923      	ldr	r3, [r4, #16]
 8008126:	b363      	cbz	r3, 8008182 <__swbuf_r+0x82>
 8008128:	6923      	ldr	r3, [r4, #16]
 800812a:	6820      	ldr	r0, [r4, #0]
 800812c:	1ac0      	subs	r0, r0, r3
 800812e:	6963      	ldr	r3, [r4, #20]
 8008130:	b2f6      	uxtb	r6, r6
 8008132:	4283      	cmp	r3, r0
 8008134:	4637      	mov	r7, r6
 8008136:	dc04      	bgt.n	8008142 <__swbuf_r+0x42>
 8008138:	4621      	mov	r1, r4
 800813a:	4628      	mov	r0, r5
 800813c:	f000 f948 	bl	80083d0 <_fflush_r>
 8008140:	bb28      	cbnz	r0, 800818e <__swbuf_r+0x8e>
 8008142:	68a3      	ldr	r3, [r4, #8]
 8008144:	3b01      	subs	r3, #1
 8008146:	60a3      	str	r3, [r4, #8]
 8008148:	6823      	ldr	r3, [r4, #0]
 800814a:	1c5a      	adds	r2, r3, #1
 800814c:	6022      	str	r2, [r4, #0]
 800814e:	701e      	strb	r6, [r3, #0]
 8008150:	6963      	ldr	r3, [r4, #20]
 8008152:	3001      	adds	r0, #1
 8008154:	4283      	cmp	r3, r0
 8008156:	d004      	beq.n	8008162 <__swbuf_r+0x62>
 8008158:	89a3      	ldrh	r3, [r4, #12]
 800815a:	07db      	lsls	r3, r3, #31
 800815c:	d519      	bpl.n	8008192 <__swbuf_r+0x92>
 800815e:	2e0a      	cmp	r6, #10
 8008160:	d117      	bne.n	8008192 <__swbuf_r+0x92>
 8008162:	4621      	mov	r1, r4
 8008164:	4628      	mov	r0, r5
 8008166:	f000 f933 	bl	80083d0 <_fflush_r>
 800816a:	b190      	cbz	r0, 8008192 <__swbuf_r+0x92>
 800816c:	e00f      	b.n	800818e <__swbuf_r+0x8e>
 800816e:	4b0b      	ldr	r3, [pc, #44]	; (800819c <__swbuf_r+0x9c>)
 8008170:	429c      	cmp	r4, r3
 8008172:	d101      	bne.n	8008178 <__swbuf_r+0x78>
 8008174:	68ac      	ldr	r4, [r5, #8]
 8008176:	e7d0      	b.n	800811a <__swbuf_r+0x1a>
 8008178:	4b09      	ldr	r3, [pc, #36]	; (80081a0 <__swbuf_r+0xa0>)
 800817a:	429c      	cmp	r4, r3
 800817c:	bf08      	it	eq
 800817e:	68ec      	ldreq	r4, [r5, #12]
 8008180:	e7cb      	b.n	800811a <__swbuf_r+0x1a>
 8008182:	4621      	mov	r1, r4
 8008184:	4628      	mov	r0, r5
 8008186:	f000 f81f 	bl	80081c8 <__swsetup_r>
 800818a:	2800      	cmp	r0, #0
 800818c:	d0cc      	beq.n	8008128 <__swbuf_r+0x28>
 800818e:	f04f 37ff 	mov.w	r7, #4294967295
 8008192:	4638      	mov	r0, r7
 8008194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008196:	bf00      	nop
 8008198:	080086a4 	.word	0x080086a4
 800819c:	080086c4 	.word	0x080086c4
 80081a0:	08008684 	.word	0x08008684

080081a4 <_write_r>:
 80081a4:	b538      	push	{r3, r4, r5, lr}
 80081a6:	4c07      	ldr	r4, [pc, #28]	; (80081c4 <_write_r+0x20>)
 80081a8:	4605      	mov	r5, r0
 80081aa:	4608      	mov	r0, r1
 80081ac:	4611      	mov	r1, r2
 80081ae:	2200      	movs	r2, #0
 80081b0:	6022      	str	r2, [r4, #0]
 80081b2:	461a      	mov	r2, r3
 80081b4:	f7f8 fa1b 	bl	80005ee <_write>
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	d102      	bne.n	80081c2 <_write_r+0x1e>
 80081bc:	6823      	ldr	r3, [r4, #0]
 80081be:	b103      	cbz	r3, 80081c2 <_write_r+0x1e>
 80081c0:	602b      	str	r3, [r5, #0]
 80081c2:	bd38      	pop	{r3, r4, r5, pc}
 80081c4:	20000888 	.word	0x20000888

080081c8 <__swsetup_r>:
 80081c8:	4b32      	ldr	r3, [pc, #200]	; (8008294 <__swsetup_r+0xcc>)
 80081ca:	b570      	push	{r4, r5, r6, lr}
 80081cc:	681d      	ldr	r5, [r3, #0]
 80081ce:	4606      	mov	r6, r0
 80081d0:	460c      	mov	r4, r1
 80081d2:	b125      	cbz	r5, 80081de <__swsetup_r+0x16>
 80081d4:	69ab      	ldr	r3, [r5, #24]
 80081d6:	b913      	cbnz	r3, 80081de <__swsetup_r+0x16>
 80081d8:	4628      	mov	r0, r5
 80081da:	f7ff fb91 	bl	8007900 <__sinit>
 80081de:	4b2e      	ldr	r3, [pc, #184]	; (8008298 <__swsetup_r+0xd0>)
 80081e0:	429c      	cmp	r4, r3
 80081e2:	d10f      	bne.n	8008204 <__swsetup_r+0x3c>
 80081e4:	686c      	ldr	r4, [r5, #4]
 80081e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081ea:	b29a      	uxth	r2, r3
 80081ec:	0715      	lsls	r5, r2, #28
 80081ee:	d42c      	bmi.n	800824a <__swsetup_r+0x82>
 80081f0:	06d0      	lsls	r0, r2, #27
 80081f2:	d411      	bmi.n	8008218 <__swsetup_r+0x50>
 80081f4:	2209      	movs	r2, #9
 80081f6:	6032      	str	r2, [r6, #0]
 80081f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081fc:	81a3      	strh	r3, [r4, #12]
 80081fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008202:	e03e      	b.n	8008282 <__swsetup_r+0xba>
 8008204:	4b25      	ldr	r3, [pc, #148]	; (800829c <__swsetup_r+0xd4>)
 8008206:	429c      	cmp	r4, r3
 8008208:	d101      	bne.n	800820e <__swsetup_r+0x46>
 800820a:	68ac      	ldr	r4, [r5, #8]
 800820c:	e7eb      	b.n	80081e6 <__swsetup_r+0x1e>
 800820e:	4b24      	ldr	r3, [pc, #144]	; (80082a0 <__swsetup_r+0xd8>)
 8008210:	429c      	cmp	r4, r3
 8008212:	bf08      	it	eq
 8008214:	68ec      	ldreq	r4, [r5, #12]
 8008216:	e7e6      	b.n	80081e6 <__swsetup_r+0x1e>
 8008218:	0751      	lsls	r1, r2, #29
 800821a:	d512      	bpl.n	8008242 <__swsetup_r+0x7a>
 800821c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800821e:	b141      	cbz	r1, 8008232 <__swsetup_r+0x6a>
 8008220:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008224:	4299      	cmp	r1, r3
 8008226:	d002      	beq.n	800822e <__swsetup_r+0x66>
 8008228:	4630      	mov	r0, r6
 800822a:	f000 f973 	bl	8008514 <_free_r>
 800822e:	2300      	movs	r3, #0
 8008230:	6363      	str	r3, [r4, #52]	; 0x34
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008238:	81a3      	strh	r3, [r4, #12]
 800823a:	2300      	movs	r3, #0
 800823c:	6063      	str	r3, [r4, #4]
 800823e:	6923      	ldr	r3, [r4, #16]
 8008240:	6023      	str	r3, [r4, #0]
 8008242:	89a3      	ldrh	r3, [r4, #12]
 8008244:	f043 0308 	orr.w	r3, r3, #8
 8008248:	81a3      	strh	r3, [r4, #12]
 800824a:	6923      	ldr	r3, [r4, #16]
 800824c:	b94b      	cbnz	r3, 8008262 <__swsetup_r+0x9a>
 800824e:	89a3      	ldrh	r3, [r4, #12]
 8008250:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008254:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008258:	d003      	beq.n	8008262 <__swsetup_r+0x9a>
 800825a:	4621      	mov	r1, r4
 800825c:	4630      	mov	r0, r6
 800825e:	f000 f917 	bl	8008490 <__smakebuf_r>
 8008262:	89a2      	ldrh	r2, [r4, #12]
 8008264:	f012 0301 	ands.w	r3, r2, #1
 8008268:	d00c      	beq.n	8008284 <__swsetup_r+0xbc>
 800826a:	2300      	movs	r3, #0
 800826c:	60a3      	str	r3, [r4, #8]
 800826e:	6963      	ldr	r3, [r4, #20]
 8008270:	425b      	negs	r3, r3
 8008272:	61a3      	str	r3, [r4, #24]
 8008274:	6923      	ldr	r3, [r4, #16]
 8008276:	b953      	cbnz	r3, 800828e <__swsetup_r+0xc6>
 8008278:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800827c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008280:	d1ba      	bne.n	80081f8 <__swsetup_r+0x30>
 8008282:	bd70      	pop	{r4, r5, r6, pc}
 8008284:	0792      	lsls	r2, r2, #30
 8008286:	bf58      	it	pl
 8008288:	6963      	ldrpl	r3, [r4, #20]
 800828a:	60a3      	str	r3, [r4, #8]
 800828c:	e7f2      	b.n	8008274 <__swsetup_r+0xac>
 800828e:	2000      	movs	r0, #0
 8008290:	e7f7      	b.n	8008282 <__swsetup_r+0xba>
 8008292:	bf00      	nop
 8008294:	2000000c 	.word	0x2000000c
 8008298:	080086a4 	.word	0x080086a4
 800829c:	080086c4 	.word	0x080086c4
 80082a0:	08008684 	.word	0x08008684

080082a4 <_close_r>:
 80082a4:	b538      	push	{r3, r4, r5, lr}
 80082a6:	4c06      	ldr	r4, [pc, #24]	; (80082c0 <_close_r+0x1c>)
 80082a8:	2300      	movs	r3, #0
 80082aa:	4605      	mov	r5, r0
 80082ac:	4608      	mov	r0, r1
 80082ae:	6023      	str	r3, [r4, #0]
 80082b0:	f7f9 fb69 	bl	8001986 <_close>
 80082b4:	1c43      	adds	r3, r0, #1
 80082b6:	d102      	bne.n	80082be <_close_r+0x1a>
 80082b8:	6823      	ldr	r3, [r4, #0]
 80082ba:	b103      	cbz	r3, 80082be <_close_r+0x1a>
 80082bc:	602b      	str	r3, [r5, #0]
 80082be:	bd38      	pop	{r3, r4, r5, pc}
 80082c0:	20000888 	.word	0x20000888

080082c4 <__sflush_r>:
 80082c4:	898a      	ldrh	r2, [r1, #12]
 80082c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ca:	4605      	mov	r5, r0
 80082cc:	0710      	lsls	r0, r2, #28
 80082ce:	460c      	mov	r4, r1
 80082d0:	d458      	bmi.n	8008384 <__sflush_r+0xc0>
 80082d2:	684b      	ldr	r3, [r1, #4]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	dc05      	bgt.n	80082e4 <__sflush_r+0x20>
 80082d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80082da:	2b00      	cmp	r3, #0
 80082dc:	dc02      	bgt.n	80082e4 <__sflush_r+0x20>
 80082de:	2000      	movs	r0, #0
 80082e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80082e6:	2e00      	cmp	r6, #0
 80082e8:	d0f9      	beq.n	80082de <__sflush_r+0x1a>
 80082ea:	2300      	movs	r3, #0
 80082ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80082f0:	682f      	ldr	r7, [r5, #0]
 80082f2:	6a21      	ldr	r1, [r4, #32]
 80082f4:	602b      	str	r3, [r5, #0]
 80082f6:	d032      	beq.n	800835e <__sflush_r+0x9a>
 80082f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80082fa:	89a3      	ldrh	r3, [r4, #12]
 80082fc:	075a      	lsls	r2, r3, #29
 80082fe:	d505      	bpl.n	800830c <__sflush_r+0x48>
 8008300:	6863      	ldr	r3, [r4, #4]
 8008302:	1ac0      	subs	r0, r0, r3
 8008304:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008306:	b10b      	cbz	r3, 800830c <__sflush_r+0x48>
 8008308:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800830a:	1ac0      	subs	r0, r0, r3
 800830c:	2300      	movs	r3, #0
 800830e:	4602      	mov	r2, r0
 8008310:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008312:	6a21      	ldr	r1, [r4, #32]
 8008314:	4628      	mov	r0, r5
 8008316:	47b0      	blx	r6
 8008318:	1c43      	adds	r3, r0, #1
 800831a:	89a3      	ldrh	r3, [r4, #12]
 800831c:	d106      	bne.n	800832c <__sflush_r+0x68>
 800831e:	6829      	ldr	r1, [r5, #0]
 8008320:	291d      	cmp	r1, #29
 8008322:	d848      	bhi.n	80083b6 <__sflush_r+0xf2>
 8008324:	4a29      	ldr	r2, [pc, #164]	; (80083cc <__sflush_r+0x108>)
 8008326:	40ca      	lsrs	r2, r1
 8008328:	07d6      	lsls	r6, r2, #31
 800832a:	d544      	bpl.n	80083b6 <__sflush_r+0xf2>
 800832c:	2200      	movs	r2, #0
 800832e:	6062      	str	r2, [r4, #4]
 8008330:	04d9      	lsls	r1, r3, #19
 8008332:	6922      	ldr	r2, [r4, #16]
 8008334:	6022      	str	r2, [r4, #0]
 8008336:	d504      	bpl.n	8008342 <__sflush_r+0x7e>
 8008338:	1c42      	adds	r2, r0, #1
 800833a:	d101      	bne.n	8008340 <__sflush_r+0x7c>
 800833c:	682b      	ldr	r3, [r5, #0]
 800833e:	b903      	cbnz	r3, 8008342 <__sflush_r+0x7e>
 8008340:	6560      	str	r0, [r4, #84]	; 0x54
 8008342:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008344:	602f      	str	r7, [r5, #0]
 8008346:	2900      	cmp	r1, #0
 8008348:	d0c9      	beq.n	80082de <__sflush_r+0x1a>
 800834a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800834e:	4299      	cmp	r1, r3
 8008350:	d002      	beq.n	8008358 <__sflush_r+0x94>
 8008352:	4628      	mov	r0, r5
 8008354:	f000 f8de 	bl	8008514 <_free_r>
 8008358:	2000      	movs	r0, #0
 800835a:	6360      	str	r0, [r4, #52]	; 0x34
 800835c:	e7c0      	b.n	80082e0 <__sflush_r+0x1c>
 800835e:	2301      	movs	r3, #1
 8008360:	4628      	mov	r0, r5
 8008362:	47b0      	blx	r6
 8008364:	1c41      	adds	r1, r0, #1
 8008366:	d1c8      	bne.n	80082fa <__sflush_r+0x36>
 8008368:	682b      	ldr	r3, [r5, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d0c5      	beq.n	80082fa <__sflush_r+0x36>
 800836e:	2b1d      	cmp	r3, #29
 8008370:	d001      	beq.n	8008376 <__sflush_r+0xb2>
 8008372:	2b16      	cmp	r3, #22
 8008374:	d101      	bne.n	800837a <__sflush_r+0xb6>
 8008376:	602f      	str	r7, [r5, #0]
 8008378:	e7b1      	b.n	80082de <__sflush_r+0x1a>
 800837a:	89a3      	ldrh	r3, [r4, #12]
 800837c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008380:	81a3      	strh	r3, [r4, #12]
 8008382:	e7ad      	b.n	80082e0 <__sflush_r+0x1c>
 8008384:	690f      	ldr	r7, [r1, #16]
 8008386:	2f00      	cmp	r7, #0
 8008388:	d0a9      	beq.n	80082de <__sflush_r+0x1a>
 800838a:	0793      	lsls	r3, r2, #30
 800838c:	680e      	ldr	r6, [r1, #0]
 800838e:	bf08      	it	eq
 8008390:	694b      	ldreq	r3, [r1, #20]
 8008392:	600f      	str	r7, [r1, #0]
 8008394:	bf18      	it	ne
 8008396:	2300      	movne	r3, #0
 8008398:	eba6 0807 	sub.w	r8, r6, r7
 800839c:	608b      	str	r3, [r1, #8]
 800839e:	f1b8 0f00 	cmp.w	r8, #0
 80083a2:	dd9c      	ble.n	80082de <__sflush_r+0x1a>
 80083a4:	4643      	mov	r3, r8
 80083a6:	463a      	mov	r2, r7
 80083a8:	6a21      	ldr	r1, [r4, #32]
 80083aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80083ac:	4628      	mov	r0, r5
 80083ae:	47b0      	blx	r6
 80083b0:	2800      	cmp	r0, #0
 80083b2:	dc06      	bgt.n	80083c2 <__sflush_r+0xfe>
 80083b4:	89a3      	ldrh	r3, [r4, #12]
 80083b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083ba:	81a3      	strh	r3, [r4, #12]
 80083bc:	f04f 30ff 	mov.w	r0, #4294967295
 80083c0:	e78e      	b.n	80082e0 <__sflush_r+0x1c>
 80083c2:	4407      	add	r7, r0
 80083c4:	eba8 0800 	sub.w	r8, r8, r0
 80083c8:	e7e9      	b.n	800839e <__sflush_r+0xda>
 80083ca:	bf00      	nop
 80083cc:	20400001 	.word	0x20400001

080083d0 <_fflush_r>:
 80083d0:	b538      	push	{r3, r4, r5, lr}
 80083d2:	690b      	ldr	r3, [r1, #16]
 80083d4:	4605      	mov	r5, r0
 80083d6:	460c      	mov	r4, r1
 80083d8:	b1db      	cbz	r3, 8008412 <_fflush_r+0x42>
 80083da:	b118      	cbz	r0, 80083e4 <_fflush_r+0x14>
 80083dc:	6983      	ldr	r3, [r0, #24]
 80083de:	b90b      	cbnz	r3, 80083e4 <_fflush_r+0x14>
 80083e0:	f7ff fa8e 	bl	8007900 <__sinit>
 80083e4:	4b0c      	ldr	r3, [pc, #48]	; (8008418 <_fflush_r+0x48>)
 80083e6:	429c      	cmp	r4, r3
 80083e8:	d109      	bne.n	80083fe <_fflush_r+0x2e>
 80083ea:	686c      	ldr	r4, [r5, #4]
 80083ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083f0:	b17b      	cbz	r3, 8008412 <_fflush_r+0x42>
 80083f2:	4621      	mov	r1, r4
 80083f4:	4628      	mov	r0, r5
 80083f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083fa:	f7ff bf63 	b.w	80082c4 <__sflush_r>
 80083fe:	4b07      	ldr	r3, [pc, #28]	; (800841c <_fflush_r+0x4c>)
 8008400:	429c      	cmp	r4, r3
 8008402:	d101      	bne.n	8008408 <_fflush_r+0x38>
 8008404:	68ac      	ldr	r4, [r5, #8]
 8008406:	e7f1      	b.n	80083ec <_fflush_r+0x1c>
 8008408:	4b05      	ldr	r3, [pc, #20]	; (8008420 <_fflush_r+0x50>)
 800840a:	429c      	cmp	r4, r3
 800840c:	bf08      	it	eq
 800840e:	68ec      	ldreq	r4, [r5, #12]
 8008410:	e7ec      	b.n	80083ec <_fflush_r+0x1c>
 8008412:	2000      	movs	r0, #0
 8008414:	bd38      	pop	{r3, r4, r5, pc}
 8008416:	bf00      	nop
 8008418:	080086a4 	.word	0x080086a4
 800841c:	080086c4 	.word	0x080086c4
 8008420:	08008684 	.word	0x08008684

08008424 <_lseek_r>:
 8008424:	b538      	push	{r3, r4, r5, lr}
 8008426:	4c07      	ldr	r4, [pc, #28]	; (8008444 <_lseek_r+0x20>)
 8008428:	4605      	mov	r5, r0
 800842a:	4608      	mov	r0, r1
 800842c:	4611      	mov	r1, r2
 800842e:	2200      	movs	r2, #0
 8008430:	6022      	str	r2, [r4, #0]
 8008432:	461a      	mov	r2, r3
 8008434:	f7f9 face 	bl	80019d4 <_lseek>
 8008438:	1c43      	adds	r3, r0, #1
 800843a:	d102      	bne.n	8008442 <_lseek_r+0x1e>
 800843c:	6823      	ldr	r3, [r4, #0]
 800843e:	b103      	cbz	r3, 8008442 <_lseek_r+0x1e>
 8008440:	602b      	str	r3, [r5, #0]
 8008442:	bd38      	pop	{r3, r4, r5, pc}
 8008444:	20000888 	.word	0x20000888

08008448 <__swhatbuf_r>:
 8008448:	b570      	push	{r4, r5, r6, lr}
 800844a:	460e      	mov	r6, r1
 800844c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008450:	2900      	cmp	r1, #0
 8008452:	b096      	sub	sp, #88	; 0x58
 8008454:	4614      	mov	r4, r2
 8008456:	461d      	mov	r5, r3
 8008458:	da07      	bge.n	800846a <__swhatbuf_r+0x22>
 800845a:	2300      	movs	r3, #0
 800845c:	602b      	str	r3, [r5, #0]
 800845e:	89b3      	ldrh	r3, [r6, #12]
 8008460:	061a      	lsls	r2, r3, #24
 8008462:	d410      	bmi.n	8008486 <__swhatbuf_r+0x3e>
 8008464:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008468:	e00e      	b.n	8008488 <__swhatbuf_r+0x40>
 800846a:	466a      	mov	r2, sp
 800846c:	f000 f8b2 	bl	80085d4 <_fstat_r>
 8008470:	2800      	cmp	r0, #0
 8008472:	dbf2      	blt.n	800845a <__swhatbuf_r+0x12>
 8008474:	9a01      	ldr	r2, [sp, #4]
 8008476:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800847a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800847e:	425a      	negs	r2, r3
 8008480:	415a      	adcs	r2, r3
 8008482:	602a      	str	r2, [r5, #0]
 8008484:	e7ee      	b.n	8008464 <__swhatbuf_r+0x1c>
 8008486:	2340      	movs	r3, #64	; 0x40
 8008488:	2000      	movs	r0, #0
 800848a:	6023      	str	r3, [r4, #0]
 800848c:	b016      	add	sp, #88	; 0x58
 800848e:	bd70      	pop	{r4, r5, r6, pc}

08008490 <__smakebuf_r>:
 8008490:	898b      	ldrh	r3, [r1, #12]
 8008492:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008494:	079d      	lsls	r5, r3, #30
 8008496:	4606      	mov	r6, r0
 8008498:	460c      	mov	r4, r1
 800849a:	d507      	bpl.n	80084ac <__smakebuf_r+0x1c>
 800849c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084a0:	6023      	str	r3, [r4, #0]
 80084a2:	6123      	str	r3, [r4, #16]
 80084a4:	2301      	movs	r3, #1
 80084a6:	6163      	str	r3, [r4, #20]
 80084a8:	b002      	add	sp, #8
 80084aa:	bd70      	pop	{r4, r5, r6, pc}
 80084ac:	ab01      	add	r3, sp, #4
 80084ae:	466a      	mov	r2, sp
 80084b0:	f7ff ffca 	bl	8008448 <__swhatbuf_r>
 80084b4:	9900      	ldr	r1, [sp, #0]
 80084b6:	4605      	mov	r5, r0
 80084b8:	4630      	mov	r0, r6
 80084ba:	f7ff faab 	bl	8007a14 <_malloc_r>
 80084be:	b948      	cbnz	r0, 80084d4 <__smakebuf_r+0x44>
 80084c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084c4:	059a      	lsls	r2, r3, #22
 80084c6:	d4ef      	bmi.n	80084a8 <__smakebuf_r+0x18>
 80084c8:	f023 0303 	bic.w	r3, r3, #3
 80084cc:	f043 0302 	orr.w	r3, r3, #2
 80084d0:	81a3      	strh	r3, [r4, #12]
 80084d2:	e7e3      	b.n	800849c <__smakebuf_r+0xc>
 80084d4:	4b0d      	ldr	r3, [pc, #52]	; (800850c <__smakebuf_r+0x7c>)
 80084d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80084d8:	89a3      	ldrh	r3, [r4, #12]
 80084da:	6020      	str	r0, [r4, #0]
 80084dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084e0:	81a3      	strh	r3, [r4, #12]
 80084e2:	9b00      	ldr	r3, [sp, #0]
 80084e4:	6163      	str	r3, [r4, #20]
 80084e6:	9b01      	ldr	r3, [sp, #4]
 80084e8:	6120      	str	r0, [r4, #16]
 80084ea:	b15b      	cbz	r3, 8008504 <__smakebuf_r+0x74>
 80084ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084f0:	4630      	mov	r0, r6
 80084f2:	f000 f881 	bl	80085f8 <_isatty_r>
 80084f6:	b128      	cbz	r0, 8008504 <__smakebuf_r+0x74>
 80084f8:	89a3      	ldrh	r3, [r4, #12]
 80084fa:	f023 0303 	bic.w	r3, r3, #3
 80084fe:	f043 0301 	orr.w	r3, r3, #1
 8008502:	81a3      	strh	r3, [r4, #12]
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	431d      	orrs	r5, r3
 8008508:	81a5      	strh	r5, [r4, #12]
 800850a:	e7cd      	b.n	80084a8 <__smakebuf_r+0x18>
 800850c:	080078c9 	.word	0x080078c9

08008510 <__malloc_lock>:
 8008510:	4770      	bx	lr

08008512 <__malloc_unlock>:
 8008512:	4770      	bx	lr

08008514 <_free_r>:
 8008514:	b538      	push	{r3, r4, r5, lr}
 8008516:	4605      	mov	r5, r0
 8008518:	2900      	cmp	r1, #0
 800851a:	d045      	beq.n	80085a8 <_free_r+0x94>
 800851c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008520:	1f0c      	subs	r4, r1, #4
 8008522:	2b00      	cmp	r3, #0
 8008524:	bfb8      	it	lt
 8008526:	18e4      	addlt	r4, r4, r3
 8008528:	f7ff fff2 	bl	8008510 <__malloc_lock>
 800852c:	4a1f      	ldr	r2, [pc, #124]	; (80085ac <_free_r+0x98>)
 800852e:	6813      	ldr	r3, [r2, #0]
 8008530:	4610      	mov	r0, r2
 8008532:	b933      	cbnz	r3, 8008542 <_free_r+0x2e>
 8008534:	6063      	str	r3, [r4, #4]
 8008536:	6014      	str	r4, [r2, #0]
 8008538:	4628      	mov	r0, r5
 800853a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800853e:	f7ff bfe8 	b.w	8008512 <__malloc_unlock>
 8008542:	42a3      	cmp	r3, r4
 8008544:	d90c      	bls.n	8008560 <_free_r+0x4c>
 8008546:	6821      	ldr	r1, [r4, #0]
 8008548:	1862      	adds	r2, r4, r1
 800854a:	4293      	cmp	r3, r2
 800854c:	bf04      	itt	eq
 800854e:	681a      	ldreq	r2, [r3, #0]
 8008550:	685b      	ldreq	r3, [r3, #4]
 8008552:	6063      	str	r3, [r4, #4]
 8008554:	bf04      	itt	eq
 8008556:	1852      	addeq	r2, r2, r1
 8008558:	6022      	streq	r2, [r4, #0]
 800855a:	6004      	str	r4, [r0, #0]
 800855c:	e7ec      	b.n	8008538 <_free_r+0x24>
 800855e:	4613      	mov	r3, r2
 8008560:	685a      	ldr	r2, [r3, #4]
 8008562:	b10a      	cbz	r2, 8008568 <_free_r+0x54>
 8008564:	42a2      	cmp	r2, r4
 8008566:	d9fa      	bls.n	800855e <_free_r+0x4a>
 8008568:	6819      	ldr	r1, [r3, #0]
 800856a:	1858      	adds	r0, r3, r1
 800856c:	42a0      	cmp	r0, r4
 800856e:	d10b      	bne.n	8008588 <_free_r+0x74>
 8008570:	6820      	ldr	r0, [r4, #0]
 8008572:	4401      	add	r1, r0
 8008574:	1858      	adds	r0, r3, r1
 8008576:	4282      	cmp	r2, r0
 8008578:	6019      	str	r1, [r3, #0]
 800857a:	d1dd      	bne.n	8008538 <_free_r+0x24>
 800857c:	6810      	ldr	r0, [r2, #0]
 800857e:	6852      	ldr	r2, [r2, #4]
 8008580:	605a      	str	r2, [r3, #4]
 8008582:	4401      	add	r1, r0
 8008584:	6019      	str	r1, [r3, #0]
 8008586:	e7d7      	b.n	8008538 <_free_r+0x24>
 8008588:	d902      	bls.n	8008590 <_free_r+0x7c>
 800858a:	230c      	movs	r3, #12
 800858c:	602b      	str	r3, [r5, #0]
 800858e:	e7d3      	b.n	8008538 <_free_r+0x24>
 8008590:	6820      	ldr	r0, [r4, #0]
 8008592:	1821      	adds	r1, r4, r0
 8008594:	428a      	cmp	r2, r1
 8008596:	bf04      	itt	eq
 8008598:	6811      	ldreq	r1, [r2, #0]
 800859a:	6852      	ldreq	r2, [r2, #4]
 800859c:	6062      	str	r2, [r4, #4]
 800859e:	bf04      	itt	eq
 80085a0:	1809      	addeq	r1, r1, r0
 80085a2:	6021      	streq	r1, [r4, #0]
 80085a4:	605c      	str	r4, [r3, #4]
 80085a6:	e7c7      	b.n	8008538 <_free_r+0x24>
 80085a8:	bd38      	pop	{r3, r4, r5, pc}
 80085aa:	bf00      	nop
 80085ac:	2000009c 	.word	0x2000009c

080085b0 <_read_r>:
 80085b0:	b538      	push	{r3, r4, r5, lr}
 80085b2:	4c07      	ldr	r4, [pc, #28]	; (80085d0 <_read_r+0x20>)
 80085b4:	4605      	mov	r5, r0
 80085b6:	4608      	mov	r0, r1
 80085b8:	4611      	mov	r1, r2
 80085ba:	2200      	movs	r2, #0
 80085bc:	6022      	str	r2, [r4, #0]
 80085be:	461a      	mov	r2, r3
 80085c0:	f7f9 f9c4 	bl	800194c <_read>
 80085c4:	1c43      	adds	r3, r0, #1
 80085c6:	d102      	bne.n	80085ce <_read_r+0x1e>
 80085c8:	6823      	ldr	r3, [r4, #0]
 80085ca:	b103      	cbz	r3, 80085ce <_read_r+0x1e>
 80085cc:	602b      	str	r3, [r5, #0]
 80085ce:	bd38      	pop	{r3, r4, r5, pc}
 80085d0:	20000888 	.word	0x20000888

080085d4 <_fstat_r>:
 80085d4:	b538      	push	{r3, r4, r5, lr}
 80085d6:	4c07      	ldr	r4, [pc, #28]	; (80085f4 <_fstat_r+0x20>)
 80085d8:	2300      	movs	r3, #0
 80085da:	4605      	mov	r5, r0
 80085dc:	4608      	mov	r0, r1
 80085de:	4611      	mov	r1, r2
 80085e0:	6023      	str	r3, [r4, #0]
 80085e2:	f7f9 f9dc 	bl	800199e <_fstat>
 80085e6:	1c43      	adds	r3, r0, #1
 80085e8:	d102      	bne.n	80085f0 <_fstat_r+0x1c>
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	b103      	cbz	r3, 80085f0 <_fstat_r+0x1c>
 80085ee:	602b      	str	r3, [r5, #0]
 80085f0:	bd38      	pop	{r3, r4, r5, pc}
 80085f2:	bf00      	nop
 80085f4:	20000888 	.word	0x20000888

080085f8 <_isatty_r>:
 80085f8:	b538      	push	{r3, r4, r5, lr}
 80085fa:	4c06      	ldr	r4, [pc, #24]	; (8008614 <_isatty_r+0x1c>)
 80085fc:	2300      	movs	r3, #0
 80085fe:	4605      	mov	r5, r0
 8008600:	4608      	mov	r0, r1
 8008602:	6023      	str	r3, [r4, #0]
 8008604:	f7f9 f9db 	bl	80019be <_isatty>
 8008608:	1c43      	adds	r3, r0, #1
 800860a:	d102      	bne.n	8008612 <_isatty_r+0x1a>
 800860c:	6823      	ldr	r3, [r4, #0]
 800860e:	b103      	cbz	r3, 8008612 <_isatty_r+0x1a>
 8008610:	602b      	str	r3, [r5, #0]
 8008612:	bd38      	pop	{r3, r4, r5, pc}
 8008614:	20000888 	.word	0x20000888

08008618 <_init>:
 8008618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861a:	bf00      	nop
 800861c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800861e:	bc08      	pop	{r3}
 8008620:	469e      	mov	lr, r3
 8008622:	4770      	bx	lr

08008624 <_fini>:
 8008624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008626:	bf00      	nop
 8008628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862a:	bc08      	pop	{r3}
 800862c:	469e      	mov	lr, r3
 800862e:	4770      	bx	lr
