WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 2431294 cumulative IPC: 2.057 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 2431294 cumulative IPC: 2.057 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 10999640 heartbeat IPC: 0.9091 cumulative IPC: 0.5835 (Simulation time: 00 hr 01 min 25 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 8568349 cumulative IPC: 0.5835 (Simulation time: 00 hr 01 min 25 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 8568349 cumulative IPC: 0.5835 (Simulation time: 00 hr 01 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_56B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5835 instructions: 5000000 cycles: 8568349
CPU 0 Branch Prediction Accuracy: 21.75% MPKI: 130.9 Average ROB Occupancy at Mispredict: 0.7748
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.032
BRANCH_INDIRECT: 0.0626
BRANCH_CONDITIONAL: 131
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1104208 HIT:    1101707 MISS:       2501
LLC LOAD         ACCESS:       9722 HIT:       7729 MISS:       1993
LLC RFO          ACCESS:     545651 HIT:     545175 MISS:        476
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     548757 HIT:     548757 MISS:          0
LLC TRANSLATION  ACCESS:         78 HIT:         46 MISS:         32
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 170.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1278229 HIT:    1252794 MISS:      25435
cpu0_DTLB LOAD         ACCESS:    1278229 HIT:    1252794 MISS:      25435
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.461 cycles
cpu0_ITLB TOTAL        ACCESS:      29268 HIT:      29268 MISS:          0
cpu0_ITLB LOAD         ACCESS:      29268 HIT:      29268 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2400732 HIT:     209371 MISS:    2191361
cpu0_L1D LOAD         ACCESS:     133015 HIT:     120394 MISS:      12621
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2267638 HIT:      88976 MISS:    2178662
cpu0_L1D TRANSLATION  ACCESS:         79 HIT:          1 MISS:         78
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.79 cycles
cpu0_L1I TOTAL        ACCESS:      33056 HIT:      33056 MISS:          0
cpu0_L1I LOAD         ACCESS:      33056 HIT:      33056 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1104327 HIT:     548874 MISS:     555453
cpu0_L2C LOAD         ACCESS:       9735 HIT:         13 MISS:       9722
cpu0_L2C RFO          ACCESS:     545752 HIT:         99 MISS:     545653
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     548762 HIT:     548762 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         78 HIT:          0 MISS:         78
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 20.77 cycles
cpu0_STLB TOTAL        ACCESS:      15721 HIT:      15643 MISS:         78
cpu0_STLB LOAD         ACCESS:      15721 HIT:      15643 MISS:         78
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 326.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        949
  ROW_BUFFER_MISS:       1552
 AVG DBUS CONGESTED CYCLE: 3.679
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
