Layer Pairs Export File for PCB: C:\Users\avishniakov\Documents\workspace\PDoA\HW\Tag_DWM1003\Final PCB database\TAG_V2.PcbDoc
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=tag_v2-roundholes-plated.txt|DrillLayers=gtl,g1,g2,g3,g4,gbl
LayersSetName=Top_Bot_Plated_Slot_Holes|DrillFile=tag_v2-slotholes-plated.txt|DrillLayers=gtl,g1,g2,g3,g4,gbl
LayersSetName=L1_L2_Blind_Vias|DrillFile=|DrillLayers=gtl,g1
LayersSetName=L1_L3_Blind_Vias|DrillFile=|DrillLayers=gtl,g1,g2
LayersSetName=L2_L3_Buried_Vias|DrillFile=|DrillLayers=g1,g2
LayersSetName=L4_L6_Blind_Vias|DrillFile=|DrillLayers=g3,g4,gbl
