// Seed: 3667850514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri0  id_0,
    input wand  id_1,
    input tri0  id_2,
    input uwire id_3,
    input tri   id_4
);
  tri0 id_6 = 1;
  assign id_6 = 1;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6
  );
  wor id_8 = id_6;
endmodule
