--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/PARTIAL_SYSTEM_DATA_PROCESSOR_COMPLETE/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR_preroute.twx
PEAK_DETECTOR_map.ncd -o PEAK_DETECTOR_preroute.twr PEAK_DETECTOR.pcf -ucf
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/uart_rx_tx_stripped/test.ucf

Design file:              PEAK_DETECTOR_map.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8926 paths analyzed, 1459 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.567ns.
--------------------------------------------------------------------------------

Paths for end point tx/txData_5 (SLICE_X22Y42.A3), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.532ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.AMUX    Tshcko                0.461   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X23Y46.B1      net (fanout=18)    e  1.001   cmd/byteCount<0>
    SLICE_X23Y46.B       Tilo                  0.259   cmd/reg_dataResults_3<7>
                                                       cmd/Mmux_n036661
    SLICE_X21Y44.C2      net (fanout=2)     e  0.803   cmd/Mmux_n03666
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)     e  0.563   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X27Y43.C4      net (fanout=3)     e  0.715   cmd/_n0437<6>
    SLICE_X27Y43.C       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux_txData52
    SLICE_X22Y42.A3      net (fanout=1)     e  0.677   cmd/Mmux_txData51
    SLICE_X22Y42.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.532ns (2.099ns logic, 4.433ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.482ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X23Y46.B2      net (fanout=18)    e  1.021   cmd/byteCount<2>
    SLICE_X23Y46.B       Tilo                  0.259   cmd/reg_dataResults_3<7>
                                                       cmd/Mmux_n036661
    SLICE_X21Y44.C2      net (fanout=2)     e  0.803   cmd/Mmux_n03666
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)     e  0.563   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X27Y43.C4      net (fanout=3)     e  0.715   cmd/_n0437<6>
    SLICE_X27Y43.C       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux_txData52
    SLICE_X22Y42.A3      net (fanout=1)     e  0.677   cmd/Mmux_txData51
    SLICE_X22Y42.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.482ns (2.029ns logic, 4.453ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X23Y45.A2      net (fanout=18)    e  1.020   cmd/byteCount<2>
    SLICE_X23Y45.A       Tilo                  0.259   cmd/reg_maxIndex_2<3>
                                                       cmd/Mmux_n036662
    SLICE_X21Y44.C1      net (fanout=2)     e  0.766   cmd/Mmux_n036661
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)     e  0.563   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X27Y43.C4      net (fanout=3)     e  0.715   cmd/_n0437<6>
    SLICE_X27Y43.C       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux_txData52
    SLICE_X22Y42.A3      net (fanout=1)     e  0.677   cmd/Mmux_txData51
    SLICE_X22Y42.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (2.029ns logic, 4.415ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_7 (SLICE_X29Y42.C2), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.065ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.AMUX    Tshcko                0.461   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X23Y46.B1      net (fanout=18)    e  1.001   cmd/byteCount<0>
    SLICE_X23Y46.B       Tilo                  0.259   cmd/reg_dataResults_3<7>
                                                       cmd/Mmux_n036661
    SLICE_X21Y44.C2      net (fanout=2)     e  0.803   cmd/Mmux_n03666
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)     e  0.563   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X27Y43.B6      net (fanout=3)     e  0.119   cmd/_n0437<6>
    SLICE_X27Y43.B       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux_txData71
    SLICE_X29Y42.C2      net (fanout=1)     e  0.773   cmd/Mmux_txData7
    SLICE_X29Y42.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      6.065ns (2.132ns logic, 3.933ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.015ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X23Y46.B2      net (fanout=18)    e  1.021   cmd/byteCount<2>
    SLICE_X23Y46.B       Tilo                  0.259   cmd/reg_dataResults_3<7>
                                                       cmd/Mmux_n036661
    SLICE_X21Y44.C2      net (fanout=2)     e  0.803   cmd/Mmux_n03666
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)     e  0.563   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X27Y43.B6      net (fanout=3)     e  0.119   cmd/_n0437<6>
    SLICE_X27Y43.B       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux_txData71
    SLICE_X29Y42.C2      net (fanout=1)     e  0.773   cmd/Mmux_txData7
    SLICE_X29Y42.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      6.015ns (2.062ns logic, 3.953ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X23Y45.A2      net (fanout=18)    e  1.020   cmd/byteCount<2>
    SLICE_X23Y45.A       Tilo                  0.259   cmd/reg_maxIndex_2<3>
                                                       cmd/Mmux_n036662
    SLICE_X21Y44.C1      net (fanout=2)     e  0.766   cmd/Mmux_n036661
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)     e  0.563   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X27Y43.B6      net (fanout=3)     e  0.119   cmd/_n0437<6>
    SLICE_X27Y43.B       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux_txData71
    SLICE_X29Y42.C2      net (fanout=1)     e  0.773   cmd/Mmux_txData7
    SLICE_X29Y42.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (2.062ns logic, 3.915ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_6 (SLICE_X29Y42.A6), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.AMUX    Tshcko                0.461   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X23Y46.B1      net (fanout=18)    e  1.001   cmd/byteCount<0>
    SLICE_X23Y46.B       Tilo                  0.259   cmd/reg_dataResults_3<7>
                                                       cmd/Mmux_n036661
    SLICE_X21Y44.C2      net (fanout=2)     e  0.803   cmd/Mmux_n03666
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)     e  0.563   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X29Y42.B6      net (fanout=3)     e  0.328   cmd/_n0437<6>
    SLICE_X29Y42.B       Tilo                  0.259   tx/txData<7>
                                                       cmd/Mmux_txData62
    SLICE_X29Y42.A6      net (fanout=1)     e  0.341   cmd/Mmux_txData61
    SLICE_X29Y42.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData63
                                                       tx/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (2.132ns logic, 3.710ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.792ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X23Y46.B2      net (fanout=18)    e  1.021   cmd/byteCount<2>
    SLICE_X23Y46.B       Tilo                  0.259   cmd/reg_dataResults_3<7>
                                                       cmd/Mmux_n036661
    SLICE_X21Y44.C2      net (fanout=2)     e  0.803   cmd/Mmux_n03666
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)     e  0.563   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X29Y42.B6      net (fanout=3)     e  0.328   cmd/_n0437<6>
    SLICE_X29Y42.B       Tilo                  0.259   tx/txData<7>
                                                       cmd/Mmux_txData62
    SLICE_X29Y42.A6      net (fanout=1)     e  0.341   cmd/Mmux_txData61
    SLICE_X29Y42.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData63
                                                       tx/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      5.792ns (2.062ns logic, 3.730ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.754ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X23Y45.A2      net (fanout=18)    e  1.020   cmd/byteCount<2>
    SLICE_X23Y45.A       Tilo                  0.259   cmd/reg_maxIndex_2<3>
                                                       cmd/Mmux_n036662
    SLICE_X21Y44.C1      net (fanout=2)     e  0.766   cmd/Mmux_n036661
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)     e  0.563   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X29Y42.B6      net (fanout=3)     e  0.328   cmd/_n0437<6>
    SLICE_X29Y42.B       Tilo                  0.259   tx/txData<7>
                                                       cmd/Mmux_txData62
    SLICE_X29Y42.A6      net (fanout=1)     e  0.341   cmd/Mmux_txData61
    SLICE_X29Y42.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData63
                                                       tx/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (2.062ns logic, 3.692ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rx/bitCount_3 (SLICE_X28Y28.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitCount_2 (FF)
  Destination:          rx/bitCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitCount_2 to rx/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y28.BMUX    Tshcko                0.238   rx/bitCount<3>
                                                       rx/bitCount_2
    SLICE_X28Y28.C6      net (fanout=4)     e  0.147   rx/bitCount<2>
    SLICE_X28Y28.CLK     Tah         (-Th)    -0.190   rx/bitCount<3>
                                                       rx/Mcount_bitCount_xor<3>11
                                                       rx/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.428ns logic, 0.147ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point tx/txState_FSM_FFd1 (SLICE_X27Y40.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx/txState_FSM_FFd2 (FF)
  Destination:          tx/txState_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tx/txState_FSM_FFd2 to tx/txState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.BMUX    Tshcko                0.244   tx/txState_FSM_FFd1
                                                       tx/txState_FSM_FFd2
    SLICE_X27Y40.C6      net (fanout=3)     e  0.119   tx/txState_FSM_FFd2
    SLICE_X27Y40.CLK     Tah         (-Th)    -0.215   tx/txState_FSM_FFd1
                                                       tx/txState_FSM_FFd1-In1
                                                       tx/txState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.459ns logic, 0.119ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------

Paths for end point cmd/byteNum_2_3 (SLICE_X24Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/byteNum_1_3 (FF)
  Destination:          cmd/byteNum_2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/byteNum_1_3 to cmd/byteNum_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y44.DQ      Tcko                  0.198   cmd/byteNum_1<3>
                                                       cmd/byteNum_1_3
    SLICE_X24Y43.DX      net (fanout=4)     e  0.368   cmd/byteNum_1<3>
    SLICE_X24Y43.CLK     Tckdi       (-Th)    -0.048   cmd/byteNum_2<3>
                                                       cmd/byteNum_2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.246ns logic, 0.368ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_1/CK
  Location pin: SLICE_X20Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_2/CK
  Location pin: SLICE_X20Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.567|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8926 paths, 0 nets, and 2355 connections

Design statistics:
   Minimum period:   6.567ns{1}   (Maximum frequency: 152.277MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 29 13:54:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



