/*
 * T1042D4RDB Device Tree Source
 *
 * Copyright 2015 Freescale Semiconductor Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *	 notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *	 notice, this list of conditions and the following disclaimer in the
 *	 documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *	 names of its contributors may be used to endorse or promote products
 *	 derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor "AS IS" AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/include/ "fsl/t104xsi-pre.dtsi"
/include/ "t104xd4rdb.dtsi"

/ {
	model = "fsl,T1042D4RDB";
	compatible = "fsl,T1042D4RDB";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&mpic>;

	chosen {
	    name = "chosen";

	    dpaa-extended-args {
		fman1-extd-args {
		    cell-index = <0>;
		    compatible = "fsl,fman-extended-args";
		    fman1_rx3-extd-args {
			cell-index = <3>;
			compatible = "fsl,fman-port-1g-rx-extended-args";
			ar-tables-sizes = <10 10 10 10 10 10 20 2000>;
			ar-filters-sizes = <10 20 20>;
		    };
		};
	    };
	};

	aliases {
		phy_sgmii_0 = &phy_sgmii_0;
		phy_sgmii_1 = &phy_sgmii_1;
		phy_sgmii_2 = &phy_sgmii_2;
		phy_rgmii_0 = &phy_rgmii_0;
		phy_rgmii_1 = &phy_rgmii_1;
	};

	ifc: localbus@ffe124000 {
		cpld@3,0 {
			compatible = "fsl,t1040d4rdb-cpld", "fsl,deepsleep-cpld";
		};
	};


	soc: soc@ffe000000 {
		ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
		reg = <0xf 0xfe000000 0 0x00001000>;

	        qman: qman@318000 {
	        };
	        bman: bman@31a000 {
	        };

		fman0: fman@400000 {
			sleep = <&rcpm 0x00000008>;

			enet0: ethernet@e0000 {
				phy-handle = <&phy_sgmii_0>;
				phy-connection-type = "sgmii";
				sleep = <&rcpm 0x80000000>;
			};

			enet1: ethernet@e2000 {
				phy-handle = <&phy_sgmii_1>;
				phy-connection-type = "sgmii";
				sleep = <&rcpm 0x40000000>;
			};

			enet2: ethernet@e4000 {
				phy-handle = <&phy_sgmii_2>;
				phy-connection-type = "sgmii";
				sleep = <&rcpm 0x20000000>;
			};

			enet3: ethernet@e6000 {
				phy-handle = <&phy_rgmii_0>;
				phy-connection-type = "rgmii";
				sleep = <&rcpm 0x10000000>;
			};

			enet4: ethernet@e8000 {
				phy-handle = <&phy_rgmii_1>;
				phy-connection-type = "rgmii";
				sleep = <&rcpm 0x08000000>;
			};

			mdio0: mdio@fc000 {
				phy_sgmii_0: ethernet-phy@02 {
					reg = <0x02>;
				};
				phy_sgmii_1: ethernet-phy@03 {
					reg = <0x03>;
				};
				phy_sgmii_2: ethernet-phy@01 {
					reg = <0x01>;
				};
				phy_rgmii_0: ethernet-phy@04 {
					reg = <0x04>;
				};
				phy_rgmii_1: ethernet-phy@05 {
					reg = <0x05>;
				};
			};
		};

	};

	/* bp dts definition is borrowed from other USDPAA dts */
	bp6: buffer-pool@6 {
		compatible = "fsl,t1040-bpool", "fsl,bpool";
		fsl,bpid = <6>;
		fsl,bpool-ethernet-cfg = <0 0 0 1728 0 0xfeedabba>;
		fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
	};

	fsl,dpaa {
		compatible = "fsl,t1040-dpaa", "fsl,dpaa";
		ethernet@0 {
			compatible = "fsl,t1040-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet0>;
		};
		ethernet@1 {
			compatible = "fsl,t1040-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet1>;
		};
		ethernet@2 {
			compatible = "fsl,t1040-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet2>;
		};
		ethernet@3 {
			compatible = "fsl,t1040-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet3>;
		};
		ethernet@4 {
			compatible = "fsl,t1040-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet4>;
		};
		/* enable one offline port */
		dpa-fman0-oh@2 {
			compatible = "fsl,dpa-oh";
			/* Define frame queues for the OH port*/
			/* <OH Rx error, OH Rx default> */
			fsl,qman-frame-queues-oh = <0x68 1 0x69 1>;
			fsl,bman-buffer-pools = <&bp6>;
			fsl,qman-frame-queues-tx = <0x90 8>;
			fsl,fman-oh-port = <&fman0_oh2>;
		};
	};

	qe: qe@ffe139999 {
		ranges = <0x0 0xf 0xfe140000 0x40000>;
		reg = <0xf 0xfe140000 0 0x480>;
		brg-frequency = <0>;
		bus-frequency = <0>;

		si1: si@700 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,qe-si";
			reg = <0x700 0x80>;
		};

		siram1: siram@1000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,qe-siram";
			reg = <0x1000 0x800>;
		};

		tdma: ucc@2000 {
			compatible = "fsl,ucc-tdm";
			rx-clock-name = "clk8";
			tx-clock-name = "clk9";
			fsl,rx-sync-clock = "rsync_pin";
			fsl,tx-sync-clock = "tsync_pin";
			fsl,tx-timeslot = <0xfffffffe>;
			fsl,rx-timeslot = <0xfffffffe>;
			fsl,tdm-framer-type = "e1";
			fsl,tdm-mode = "normal";
			fsl,tdm-id = <0>;
			fsl,siram-entry-id = <0>;
		};

		ucc@2200 {
			compatible = "fsl,ucc_hdlc";
			rx-clock-name = "clk10";
			tx-clock-name = "clk11";
			fsl,rx-sync-clock = "rsync_pin";
			fsl,tx-sync-clock = "tsync_pin";
			fsl,tx-timeslot = <0xfffffffe>;
			fsl,rx-timeslot = <0xfffffffe>;
			fsl,tdm-framer-type = "e1";
			fsl,tdm-mode = "normal";
			fsl,tdm-id = <1>;
			fsl,siram-entry-id = <2>;
			fsl,tdm-interface;
		};
	};
};
/include/ "fsl/t1040si-post.dtsi"
/include/ "fsl/qoriq-dpaa-res3.dtsi"
