* RX FAMILY ASSEMBLER V3.04.00.01 [10 Sep 2021] *  SOURCE LIST  Thu Jan 05 16:02:40 2023

LOC.     OBJ.              0XMDA SOURCE STATEMENT

                                 ;RX Family C/C++ Compiler (V3.04.00 [24 Nov 2021])  05-Jan-2023 16:02:39
                                 
                                 ;*** CPU TYPE ***
                                 
                                 ;-ISA=RXV2
                                 
                                 ;*** COMMAND PARAMETER ***
                                 
                                 ;-isa=rxv2
                                 ;-fpu
                                 ;-save_acc
                                 ;-MAKEUD=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\HardwareDebug\src
                                 ;-include=C:\Renesas\CS+\CC\CC-RX\V3.04.00\/include
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_config
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_pincfg
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\general
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_bsp
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\Config_RIIC0
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\Config_SCI0
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_riic_rx
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_riic_rx\src
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_sci_iic_rx
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\r_sci_iic_rx\src
                                 ;-include=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\smc_gen\Config_MTU3_MTU4
                                 ;-lang=c99
                                 ;-utf8
                                 ;-message
                                 ;-output=obj
                                 ;-obj_path=src
                                 ;-debug
                                 ;-outcode=utf8
                                 ;-show=source
                                 ;-optimize=max
                                 ;-goptimize
                                 ;-speed
                                 ;-type_size_access_to_volatile
                                 ;-nologo
                                 ;-listfile=src/main.lst
                                 ;../src/main.c
                                 
                                 		.glb	_debug
                                 		.glb	_main
                                 		.glb	__trap0_isr__vect0
                                 		.glb	__trap1_isr__vectXXX
                                 ;LineNo. C-SOURCE STATEMENT
                                 
                                 		.SECTION	P,CODE
00000000                         _main:
                                 		.STACK	_main=4
                                 ;       1 #include "r_smc_entry.h"
                                 ;       2 
                                 ;       3 #if defined(__RXV3) && !defined(BSP_BOARD_GENERIC_RX66T)
                                 ;       4 #define __BANK 1
                                 ;       5 #endif
                                 ;       6 
                                 ;       7 void main(void);
                                 ;       8 #if defined(__RXV3)
                                 ;       9 void Check_Using_DSQRT_FSQRT(void);
                                 ;      10 void Check_Not_Using_DSQRT_FSQRT(void);
                                 ;      11 void (*fp_Check_Using_DSQRT_FSQRT)(void);
                                 ;      12 void (*fp_Check_Not_Using_DSQRT_FSQRT)(void);
                                 ;      13 #endif
                                 ;      14 
                                 ;      15 #define VECT_TRAP_0 0
                                 ;      16 #define VECT_TRAP_1 1
                                 ;      17 #define VECT_TRAP_2 2
                                 ;      18 #if defined(__BANK)
                                 ;      19 #define VECT_TRAP_3 3
                                 ;      20 #define VECT_TRAP_4 4
                                 ;      21 #endif
                                 ;      22 
                                 ;      23 void main(void)
                                 ;      24 {
                                 ;      25     R_BSP_SET_IPL( MY_BSP_CFG_UNNESTED_IPL_MAX - 1 );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",25
00000000 757008                  		MVTIPL #08H
                                 ;      26     R_BSP_INT( VECT( TRAP, 0 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",26
00000003 756000                  		INT #00H
                                 ;      27     R_BSP_INT( VECT( TRAP, 1 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",27
00000006 756001                  		INT #01H
                                 ;      28     R_BSP_INT( VECT( TRAP, 2 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",28
00000009 756002                  		INT #02H
                                 ;      29 #if defined(__BANK)
                                 ;      30     R_BSP_INT( VECT( TRAP, 3 ) );
                                 ;      31     R_BSP_INT( VECT( TRAP, 4 ) );
                                 ;      32 #endif
                                 ;      33 
                                 ;      34     R_BSP_SET_IPL( MY_BSP_CFG_UNNESTED_IPL_MAX );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",34
0000000C 757009                  		MVTIPL #09H
                                 ;      35     R_BSP_INT( VECT( TRAP, 0 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",35
0000000F 756000                  		INT #00H
                                 ;      36     R_BSP_INT( VECT( TRAP, 1 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",36
00000012 756001                  		INT #01H
                                 ;      37     R_BSP_INT( VECT( TRAP, 2 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",37
00000015 756002                  		INT #02H
                                 ;      38 #if defined(__BANK)
                                 ;      39     R_BSP_INT( VECT( TRAP, 3 ) );
                                 ;      40     R_BSP_INT( VECT( TRAP, 4 ) );
                                 ;      41 #endif
                                 ;      42 
                                 ;      43     R_BSP_SET_IPL( MY_BSP_CFG_UNNESTED_IPL_MAX + 1 );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",43
00000018 75700A                  		MVTIPL #0AH
                                 ;      44     R_BSP_INT( VECT( TRAP, 0 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",44
0000001B 756000                  		INT #00H
                                 ;      45     R_BSP_INT( VECT( TRAP, 1 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",45
0000001E 756001                  		INT #01H
                                 ;      46     R_BSP_INT( VECT( TRAP, 2 ) );
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",46
00000021 756002                  		INT #02H
                                 ;      47 #if defined(__BANK)
                                 ;      48     R_BSP_INT( VECT( TRAP, 3 ) );
                                 ;      49     R_BSP_INT( VECT( TRAP, 4 ) );
                                 ;      50 #endif
                                 ;      51 
                                 ;      52 #if 0 /* later */
                                 ;      53     R_BSP_SET_IPL( BSP_CFG_FIT_IPL_MAX - 1 );
                                 ;      54     R_BSP_INT( VECT( TRAP, 0 ) );
                                 ;      55     R_BSP_INT( VECT( TRAP, 1 ) );
                                 ;      56     R_BSP_INT( VECT( TRAP, 2 ) );
                                 ;      57 #if defined(__BANK)
                                 ;      58     R_BSP_INT( VECT( TRAP, 3 ) );
                                 ;      59     R_BSP_INT( VECT( TRAP, 4 ) );
                                 ;      60 #endif
                                 ;      61 
                                 ;      62     R_BSP_SET_IPL( BSP_CFG_FIT_IPL_MAX );
                                 ;      63     R_BSP_INT( VECT( TRAP, 0 ) );
                                 ;      64     R_BSP_INT( VECT( TRAP, 1 ) );
                                 ;      65     R_BSP_INT( VECT( TRAP, 2 ) );
                                 ;      66 #if defined(__BANK)
                                 ;      67     R_BSP_INT( VECT( TRAP, 3 ) );
                                 ;      68     R_BSP_INT( VECT( TRAP, 4 ) );
                                 ;      69 #endif
                                 ;      70 
                                 ;      71     R_BSP_SET_IPL( BSP_CFG_FIT_IPL_MAX + 1 );
                                 ;      72     R_BSP_INT( VECT( TRAP, 0 ) );
                                 ;      73     R_BSP_INT( VECT( TRAP, 1 ) );
                                 ;      74     R_BSP_INT( VECT( TRAP, 2 ) );
                                 ;      75 #if defined(__BANK)
                                 ;      76     R_BSP_INT( VECT( TRAP, 3 ) );
                                 ;      77     R_BSP_INT( VECT( TRAP, 4 ) );
                                 ;      78 #endif
                                 ;      79 #endif
                                 ;      80 
                                 ;      81     R_BSP_NOP();
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",81
00000024 03                      		NOP
00000025                         L11:	; bb1
                                 ;      82 
                                 ;      83 #if defined(__RXV3)
                                 ;      84     fp_Check_Using_DSQRT_FSQRT = &Check_Using_DSQRT_FSQRT;
                                 ;      85     fp_Check_Not_Using_DSQRT_FSQRT = &Check_Not_Using_DSQRT_FSQRT;
                                 ;      86 #endif
                                 ;      87 
                                 ;      88     for(;;);
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",88
00000025 2Err                 B  		BRA L11
00000027                         __$_trap0_isr:
                                 		.STACK	__$_trap0_isr=36
                                 		.RVECTOR	0,__$_trap0_isr
                                 ;      89 }
                                 ;      90 
                                 ;      91 #if defined(__CCRX__)
                                 ;      92 #pragma inline_asm _acc_
                                 ;      93 static void _acc_(void){/* Nothing is enough for debugging with the `-save_acc` compiler option. */}
                                 ;      94 #else
                                 ;      95 #define _acc_() do{}while(0)/* This is enough as of today. */
                                 ;      96 #if 0
                                 ;      97 static void _acc_(void){/* T.B.D. */}
                                 ;      98 #endif
                                 ;      99 #endif
                                 ;     100 
                                 ;     101 uint32_t debug = 0x5a5a5a5a;
                                 ;     102 
                                 ;     103 R_BSP_PRAGMA_STATIC_INTERRUPT(trap0_isr, VECT(TRAP, 0))
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",103
00000027 6EEF                    		PUSHM R14-R15
00000029 6E15                    		PUSHM R1-R5
                                 		._LINE_TOP  inline_asm
0000002B FD6A01                  MVFC PSW, R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
0000002E 6981                    SHLR # (24), R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
00000030 64F1                    AND # (15), R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
                                 		._LINE_END  inline_asm
00000032 6181                    		CMP #08H, R1
00000034 24rr                    		BGTU L14
00000036                         L13:	; if_then_bb
00000036 757009                  		MVTIPL #09H
00000039                         L14:	; if_break_bb
                                 		._LINE_TOP  inline_asm
00000039 7FA8                    SETPSW I 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
0000003B 7EB1                    POP R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
0000003D 710018                  ADD # ((7 - 1) * 4), R0 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
00000040 38rrrr               W  BRA.W __trap0_isr__vect0 
                                 		._LINE_END  inline_asm
00000043 6F15                    		POPM R1-R5
00000045 6FEF                    		POPM R14-R15
00000047 7F95                    		RTE
00000049                         __trap0_isr__vect0:
                                 		.STACK	__trap0_isr__vect0=60
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",103
00000049 6EEF                    		PUSHM R14-R15
0000004B 6E45                    		PUSHM R4-R5
0000004D 7EA3                    		PUSH.L R3
0000004F FD1FB3                  		MVFACGU #00H, A1, R3
00000052 7EA2                    		PUSH.L R2
00000054 FD1F82                  		MVFACHI #00H, A1, R2
00000057 7EA1                    		PUSH.L R1
00000059 FD1F91                  		MVFACLO #00H, A1, R1
0000005C 7EA3                    		PUSH.L R3
0000005E FD1F33                  		MVFACGU #00H, A0, R3
00000061 7EA2                    		PUSH.L R2
00000063 FD1F02                  		MVFACHI #00H, A0, R2
00000066 7EA1                    		PUSH.L R1
00000068 FD1F11                  		MVFACLO #00H, A0, R1
0000006B 6E13                    		PUSHM R1-R3
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",106
0000006D FB12rrrrrrrr            		MOV.L #_debug, R1
00000073 F81600                  		MOV.L #00000000H, [R1]
                                 		._LINE_TOP  inline_asm
                                 		._LINE_END  inline_asm
00000076 7EB1                    		POP R1
00000078 7EB2                    		POP R2
0000007A 7EB3                    		POP R3
0000007C FD1711                  		MVTACLO R1, A0
0000007F FD1702                  		MVTACHI R2, A0
00000082 7EB1                    		POP R1
00000084 FD1733                  		MVTACGU R3, A0
00000087 7EB2                    		POP R2
00000089 7EB3                    		POP R3
0000008B FD1791                  		MVTACLO R1, A1
0000008E FD1782                  		MVTACHI R2, A1
00000091 FD17B3                  		MVTACGU R3, A1
00000094 6F15                    		POPM R1-R5
00000096 6FEF                    		POPM R14-R15
00000098 7F95                    		RTE
0000009A                         __$_trap1_isr:
                                 		.STACK	__$_trap1_isr=36
                                 		.RVECTOR	1,__$_trap1_isr
                                 ;     104 R_BSP_ATTRIB_STATIC_INTERRUPT void trap0_isr(void)
                                 ;     105 {
                                 ;     106     debug = 0; _acc_();
                                 ;     107 }
                                 ;     108 
                                 ;     109 #if defined(__CCRX__) /*----------------------------------------------------*/
                                 ;     110 
                                 ;     111 #define trap1_isr(...) R_CG_ATTRIB_INTERRUPT_EHI(trap1_isr, __VA_ARGS__)
                                 ;     112 /**/
                                 ;     113 #pragma interrupt trap1_isr(vect = VECT(TRAP, 1))
                                 ;     114 static void trap1_isr(void)
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",114
0000009A 6EEF                    		PUSHM R14-R15
0000009C 6E15                    		PUSHM R1-R5
                                 		._LINE_TOP  inline_asm
0000009E FD6A01                  MVFC PSW, R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
000000A1 6981                    SHLR # (24), R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
000000A3 64F1                    AND # (15), R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
                                 		._LINE_END  inline_asm
000000A5 6181                    		CMP #08H, R1
000000A7 24rr                    		BGTU L18
000000A9                         L17:	; if_then_bb
000000A9 757009                  		MVTIPL #09H
000000AC                         L18:	; if_break_bb
                                 		._LINE_TOP  inline_asm
000000AC 7FA8                    SETPSW I 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
000000AE 7EB1                    POP R1 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
000000B0 710018                  ADD # ((7 - 1) * 4), R0 
                                 		._LINE_END  inline_asm
                                 		._LINE_TOP  inline_asm
000000B3 08                   S  BRA.S __trap1_isr__vectXXX 
                                 		._LINE_END  inline_asm
000000B4 6F15                    		POPM R1-R5
000000B6 6FEF                    		POPM R14-R15
000000B8 7F95                    		RTE
000000BA                         __trap1_isr__vectXXX:
                                 		.STACK	__trap1_isr__vectXXX=60
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",114
000000BA 6EEF                    		PUSHM R14-R15
000000BC 6E45                    		PUSHM R4-R5
000000BE 7EA3                    		PUSH.L R3
000000C0 FD1FB3                  		MVFACGU #00H, A1, R3
000000C3 7EA2                    		PUSH.L R2
000000C5 FD1F82                  		MVFACHI #00H, A1, R2
000000C8 7EA1                    		PUSH.L R1
000000CA FD1F91                  		MVFACLO #00H, A1, R1
000000CD 7EA3                    		PUSH.L R3
000000CF FD1F33                  		MVFACGU #00H, A0, R3
000000D2 7EA2                    		PUSH.L R2
000000D4 FD1F02                  		MVFACHI #00H, A0, R2
000000D7 7EA1                    		PUSH.L R1
000000D9 FD1F11                  		MVFACLO #00H, A0, R1
000000DC 6E13                    		PUSHM R1-R3
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",116
000000DE FB12rrrrrrrr            		MOV.L #_debug, R1
000000E4 F81601                  		MOV.L #00000001H, [R1]
                                 		._LINE_TOP  inline_asm
                                 		._LINE_END  inline_asm
000000E7 7EB1                    		POP R1
000000E9 7EB2                    		POP R2
000000EB 7EB3                    		POP R3
000000ED FD1711                  		MVTACLO R1, A0
000000F0 FD1702                  		MVTACHI R2, A0
000000F3 7EB1                    		POP R1
000000F5 FD1733                  		MVTACGU R3, A0
000000F8 7EB2                    		POP R2
000000FA 7EB3                    		POP R3
000000FC FD1791                  		MVTACLO R1, A1
000000FF FD1782                  		MVTACHI R2, A1
00000102 FD17B3                  		MVTACGU R3, A1
00000105 6F15                    		POPM R1-R5
00000107 6FEF                    		POPM R14-R15
00000109 7F95                    		RTE
0000010B                         __$trap2_isr:
                                 		.STACK	__$trap2_isr=60
                                 		.RVECTOR	2,__$trap2_isr
                                 ;     115 {
                                 ;     116     debug = 1; _acc_();
                                 ;     117 }
                                 ;     118 
                                 ;     119 #define trap2_isr(...) R_CG_ATTRIB_INTERRUPT_EI(trap2_isr, __VA_ARGS__)
                                 ;     120 /**/
                                 ;     121 #pragma interrupt trap2_isr(vect = VECT(TRAP, 2))
                                 ;     122 static void trap2_isr(void)
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",122
0000010B 7FA8                    		SETPSW I
0000010D 6EEF                    		PUSHM R14-R15
0000010F 6E45                    		PUSHM R4-R5
00000111 7EA3                    		PUSH.L R3
00000113 FD1FB3                  		MVFACGU #00H, A1, R3
00000116 7EA2                    		PUSH.L R2
00000118 FD1F82                  		MVFACHI #00H, A1, R2
0000011B 7EA1                    		PUSH.L R1
0000011D FD1F91                  		MVFACLO #00H, A1, R1
00000120 7EA3                    		PUSH.L R3
00000122 FD1F33                  		MVFACGU #00H, A0, R3
00000125 7EA2                    		PUSH.L R2
00000127 FD1F02                  		MVFACHI #00H, A0, R2
0000012A 7EA1                    		PUSH.L R1
0000012C FD1F11                  		MVFACLO #00H, A0, R1
0000012F 6E13                    		PUSHM R1-R3
                                 ;     123 {
                                 ;     124     debug = 2; _acc_();
                                 		.LINE  "C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\src\main.c",124
00000131 FB12rrrrrrrr            		MOV.L #_debug, R1
00000137 F81602                  		MOV.L #00000002H, [R1]
                                 		._LINE_TOP  inline_asm
                                 		._LINE_END  inline_asm
0000013A 7EB1                    		POP R1
0000013C 7EB2                    		POP R2
0000013E 7EB3                    		POP R3
00000140 FD1711                  		MVTACLO R1, A0
00000143 FD1702                  		MVTACHI R2, A0
00000146 7EB1                    		POP R1
00000148 FD1733                  		MVTACGU R3, A0
0000014B 7EB2                    		POP R2
0000014D 7EB3                    		POP R3
0000014F FD1791                  		MVTACLO R1, A1
00000152 FD1782                  		MVTACHI R2, A1
00000155 FD17B3                  		MVTACGU R3, A1
00000158 6F15                    		POPM R1-R5
0000015A 6FEF                    		POPM R14-R15
0000015C 7F95                    		RTE
                                 ;     125 }
                                 ;     126 
                                 ;     127 #if defined(__BANK)
                                 ;     128 
                                 ;     129 #define trap3_isr(...) R_CG_ATTRIB_INTERRUPT_BANK(trap3_isr, 15, __VA_ARGS__)
                                 ;     130 /**/
                                 ;     131 #pragma interrupt trap3_isr(vect = VECT(TRAP, 3))
                                 ;     132 static void trap3_isr(void)
                                 ;     133 {
                                 ;     134     debug = 3; _acc_();
                                 ;     135 }
                                 ;     136 
                                 ;     137 #define trap4_isr(...) R_CG_ATTRIB_INTERRUPT_BANK_EI(trap4_isr, 15, __VA_ARGS__)
                                 ;     138 /**/
                                 ;     139 #pragma interrupt trap4_isr(vect = VECT(TRAP, 4))
                                 ;     140 static void trap4_isr(void)
                                 ;     141 {
                                 ;     142     debug = 4; _acc_();
                                 ;     143 }
                                 ;     144 
                                 ;     145 #endif
                                 ;     146 
                                 ;     147 #elif defined(__GNUC__) /*--------------------------------------------------*/
                                 ;     148 
                                 ;     149 void trap1_isr(void) __attribute__ ((interrupt(".rvectors", VECT(TRAP, 1))));
                                 ;     150 /**/
                                 ;     151 #define trap1_isr(...) R_CG_ATTRIB_INTERRUPT_EHI(trap1_isr, __VA_ARGS__)
                                 ;     152 /**/
                                 ;     153 void trap1_isr(void)
                                 ;     154 {
                                 ;     155     debug = 1; _acc_();
                                 ;     156 }
                                 ;     157 
                                 ;     158 void trap2_isr(void) __attribute__ ((interrupt(".rvectors", VECT(TRAP, 2))));
                                 ;     159 /**/
                                 ;     160 #define trap2_isr(...) R_CG_ATTRIB_INTERRUPT_EI(trap2_isr, __VA_ARGS__)
                                 ;     161 /**/
                                 ;     162 void trap2_isr(void)
                                 ;     163 {
                                 ;     164     debug = 2; _acc_();
                                 ;     165 }
                                 ;     166 
                                 ;     167 #if defined(__BANK)
                                 ;     168 
                                 ;     169 void trap3_isr(void) __attribute__ ((interrupt(".rvectors", VECT(TRAP, 3))));
                                 ;     170 /**/
                                 ;     171 #define trap3_isr(...) R_CG_ATTRIB_INTERRUPT_BANK(trap3_isr, 15, __VA_ARGS__)
                                 ;     172 /**/
                                 ;     173 void trap3_isr(void)
                                 ;     174 {
                                 ;     175     debug = 3; _acc_();
                                 ;     176 }
                                 ;     177 
                                 ;     178 void trap4_isr(void) __attribute__ ((interrupt(".rvectors", VECT(TRAP, 4))));
                                 ;     179 /**/
                                 ;     180 #define trap4_isr(...) R_CG_ATTRIB_INTERRUPT_BANK_EI(trap4_isr, 15, __VA_ARGS__)
                                 ;     181 /**/
                                 ;     182 void trap4_isr(void)
                                 ;     183 {
                                 ;     184     debug = 4; _acc_();
                                 ;     185 }
                                 ;     186 
                                 ;     187 #endif
                                 ;     188 
                                 ;     189 #elif defined(__ICCRX__) /*-------------------------------------------------*/
                                 ;     190 
                                 ;     191 #define trap1_isr(...) R_CG_ATTRIB_INTERRUPT_EHI(trap1_isr, __VA_ARGS__)
                                 ;     192 /**/
                                 ;     193 #pragma vector = VECT(TRAP, 1)
                                 ;     194 __interrupt static void trap1_isr(void) // Remark[Pe082]: storage class is not first
                                 ;     195 {
                                 ;     196     debug = 1; _acc_();
                                 ;     197 }
                                 ;     198 
                                 ;     199 #define trap2_isr(...) R_CG_ATTRIB_INTERRUPT_EI(trap2_isr, __VA_ARGS__)
                                 ;     200 /**/
                                 ;     201 #pragma vector = VECT(TRAP, 2)
                                 ;     202 __interrupt static void trap2_isr(void) // Remark[Pe082]: storage class is not first
                                 ;     203 {
                                 ;     204     debug = 2; _acc_();
                                 ;     205 }
                                 ;     206 
                                 ;     207 #if defined(__BANK)
                                 ;     208 
                                 ;     209 #define trap3_isr(...) R_CG_ATTRIB_INTERRUPT_BANK(trap3_isr, 15, __VA_ARGS__)
                                 ;     210 /**/
                                 ;     211 #pragma vector = VECT(TRAP, 3)
                                 ;     212 __interrupt static void trap3_isr(void) // Remark[Pe082]: storage class is not first
                                 ;     213 {
                                 ;     214     debug = 3; _acc_();
                                 ;     215 }
                                 ;     216 
                                 ;     217 #define trap4_isr(...) R_CG_ATTRIB_INTERRUPT_BANK_EI(trap4_isr, 15, __VA_ARGS__)
                                 ;     218 /**/
                                 ;     219 #pragma vector = VECT(TRAP, 4)
                                 ;     220 __interrupt static void trap4_isr(void) // Remark[Pe082]: storage class is not first
                                 ;     221 {
                                 ;     222     debug = 4; _acc_();
                                 ;     223 }
                                 ;     224 
                                 ;     225 #endif
                                 ;     226 
                                 ;     227 #endif /*-------------------------------------------------------------------*/
                                 		.SECTION	D,ROMDATA,ALIGN=4
00000000                         _debug:
00000000 5A5A5A5A                		.lword	5A5A5A5AH
                                 		.END

Information List

TOTAL ERROR(S)    00000
TOTAL WARNING(S)  00000
TOTAL LINE(S)     00499   LINES

Section List

Attr         Size               Name
CODE     0000000350(0000015EH)  P
ROMDATA  0000000004(00000004H)  D

Cpu Type

-ISA=RXV2 -FPU

Command Parameter

-subcommand=C:\Temp\DevTools\$ccrx2AE8F19\$ccrx\main.src.cmd
    -nologo
    -isa=rxv2
    -fpu
    -fint_register=0
    -endian=little
    -goptimize
    -debug
-listfile=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\HardwareDebug\src\main.lst
-output=C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_CCRX\HardwareDebug\src\main.obj
