// Seed: 2136320497
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_11 = 32'd4,
    parameter id_13 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13
);
  input wire _id_13;
  output uwire id_12;
  inout wire _id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  inout tri1 id_1;
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8
  );
  assign id_1 = -1;
  logic [7:0][id_13 : 1 'h0] id_15;
  assign id_12 = 1;
  assign id_12 = ~id_15[id_11];
  assign id_1  = id_3[1 : 1] - -1'b0;
  logic [-1 : 1  <->  id_13] id_16;
  ;
endmodule
