// Seed: 1167438361
module module_0;
  logic [7:0] id_1;
  ;
  assign module_1.id_2 = 0;
  always @(id_1 or negedge -1) begin : LABEL_0
    fork
      logic id_2, id_3;
      #1 id_1[1'b0 : 1'b0] = id_2;
    join
  end
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    output wor id_6,
    output supply0 id_7
);
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
  ;
  wire id_11;
  assign id_1 = -1;
  assign id_1 = id_0;
endmodule
