
G431B_ESC_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000120c4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014c8  080122a8  080122a8  000222a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013770  08013770  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  08013770  08013770  00023770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013778  08013778  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013778  08013778  00023778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801377c  0801377c  0002377c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08013780  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005188  20000200  08013980  00030200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005388  08013980  00035388  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022d58  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e62  00000000  00000000  00052f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c60  00000000  00000000  00057df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a40  00000000  00000000  00059a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002582b  00000000  00000000  0005b490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022cf0  00000000  00000000  00080cbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e49a4  00000000  00000000  000a39ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018834f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008f20  00000000  00000000  001883a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801228c 	.word	0x0801228c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	0801228c 	.word	0x0801228c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08c      	sub	sp, #48	; 0x30
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2220      	movs	r2, #32
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f00c fc91 	bl	800d988 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001066:	4b40      	ldr	r3, [pc, #256]	; (8001168 <MX_ADC1_Init+0x120>)
 8001068:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800106c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800106e:	4b3e      	ldr	r3, [pc, #248]	; (8001168 <MX_ADC1_Init+0x120>)
 8001070:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001074:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001076:	4b3c      	ldr	r3, [pc, #240]	; (8001168 <MX_ADC1_Init+0x120>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107c:	4b3a      	ldr	r3, [pc, #232]	; (8001168 <MX_ADC1_Init+0x120>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001082:	4b39      	ldr	r3, [pc, #228]	; (8001168 <MX_ADC1_Init+0x120>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001088:	4b37      	ldr	r3, [pc, #220]	; (8001168 <MX_ADC1_Init+0x120>)
 800108a:	2201      	movs	r2, #1
 800108c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800108e:	4b36      	ldr	r3, [pc, #216]	; (8001168 <MX_ADC1_Init+0x120>)
 8001090:	2208      	movs	r2, #8
 8001092:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001094:	4b34      	ldr	r3, [pc, #208]	; (8001168 <MX_ADC1_Init+0x120>)
 8001096:	2200      	movs	r2, #0
 8001098:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800109a:	4b33      	ldr	r3, [pc, #204]	; (8001168 <MX_ADC1_Init+0x120>)
 800109c:	2200      	movs	r2, #0
 800109e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 80010a0:	4b31      	ldr	r3, [pc, #196]	; (8001168 <MX_ADC1_Init+0x120>)
 80010a2:	2203      	movs	r2, #3
 80010a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a6:	4b30      	ldr	r3, [pc, #192]	; (8001168 <MX_ADC1_Init+0x120>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ae:	4b2e      	ldr	r3, [pc, #184]	; (8001168 <MX_ADC1_Init+0x120>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010b4:	4b2c      	ldr	r3, [pc, #176]	; (8001168 <MX_ADC1_Init+0x120>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ba:	4b2b      	ldr	r3, [pc, #172]	; (8001168 <MX_ADC1_Init+0x120>)
 80010bc:	2200      	movs	r2, #0
 80010be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80010c2:	4b29      	ldr	r3, [pc, #164]	; (8001168 <MX_ADC1_Init+0x120>)
 80010c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010c8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010ca:	4b27      	ldr	r3, [pc, #156]	; (8001168 <MX_ADC1_Init+0x120>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010d2:	4825      	ldr	r0, [pc, #148]	; (8001168 <MX_ADC1_Init+0x120>)
 80010d4:	f005 f848 	bl	8006168 <HAL_ADC_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 80010de:	f003 fafa 	bl	80046d6 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010e2:	2300      	movs	r3, #0
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ea:	4619      	mov	r1, r3
 80010ec:	481e      	ldr	r0, [pc, #120]	; (8001168 <MX_ADC1_Init+0x120>)
 80010ee:	f005 ffa3 	bl	8007038 <HAL_ADCEx_MultiModeConfigChannel>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80010f8:	f003 faed 	bl	80046d6 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP1;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	; (800116c <MX_ADC1_Init+0x124>)
 80010fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001100:	2306      	movs	r3, #6
 8001102:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001108:	237f      	movs	r3, #127	; 0x7f
 800110a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800110c:	2304      	movs	r3, #4
 800110e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	4619      	mov	r1, r3
 8001118:	4813      	ldr	r0, [pc, #76]	; (8001168 <MX_ADC1_Init+0x120>)
 800111a:	f005 fa81 	bl	8006620 <HAL_ADC_ConfigChannel>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001124:	f003 fad7 	bl	80046d6 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001128:	4b11      	ldr	r3, [pc, #68]	; (8001170 <MX_ADC1_Init+0x128>)
 800112a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800112c:	230c      	movs	r3, #12
 800112e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	4619      	mov	r1, r3
 8001134:	480c      	ldr	r0, [pc, #48]	; (8001168 <MX_ADC1_Init+0x120>)
 8001136:	f005 fa73 	bl	8006620 <HAL_ADC_ConfigChannel>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8001140:	f003 fac9 	bl	80046d6 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001144:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <MX_ADC1_Init+0x12c>)
 8001146:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001148:	2312      	movs	r3, #18
 800114a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_ADC1_Init+0x120>)
 8001152:	f005 fa65 	bl	8006620 <HAL_ADC_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 800115c:	f003 fabb 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	3730      	adds	r7, #48	; 0x30
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	2000021c 	.word	0x2000021c
 800116c:	b6902000 	.word	0xb6902000
 8001170:	04300002 	.word	0x04300002
 8001174:	14f00020 	.word	0x14f00020

08001178 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800117e:	463b      	mov	r3, r7
 8001180:	2220      	movs	r2, #32
 8001182:	2100      	movs	r1, #0
 8001184:	4618      	mov	r0, r3
 8001186:	f00c fbff 	bl	800d988 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800118a:	4b32      	ldr	r3, [pc, #200]	; (8001254 <MX_ADC2_Init+0xdc>)
 800118c:	4a32      	ldr	r2, [pc, #200]	; (8001258 <MX_ADC2_Init+0xe0>)
 800118e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001190:	4b30      	ldr	r3, [pc, #192]	; (8001254 <MX_ADC2_Init+0xdc>)
 8001192:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001196:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001198:	4b2e      	ldr	r3, [pc, #184]	; (8001254 <MX_ADC2_Init+0xdc>)
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800119e:	4b2d      	ldr	r3, [pc, #180]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80011a4:	4b2b      	ldr	r3, [pc, #172]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011aa:	4b2a      	ldr	r3, [pc, #168]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011b0:	4b28      	ldr	r3, [pc, #160]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011b2:	2208      	movs	r2, #8
 80011b4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011b6:	4b27      	ldr	r3, [pc, #156]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011bc:	4b25      	ldr	r3, [pc, #148]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011be:	2200      	movs	r2, #0
 80011c0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 80011c2:	4b24      	ldr	r3, [pc, #144]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011c4:	2202      	movs	r2, #2
 80011c6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011c8:	4b22      	ldr	r3, [pc, #136]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d0:	4b20      	ldr	r3, [pc, #128]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011d6:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011d8:	2200      	movs	r2, #0
 80011da:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80011dc:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80011e4:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011f4:	4817      	ldr	r0, [pc, #92]	; (8001254 <MX_ADC2_Init+0xdc>)
 80011f6:	f004 ffb7 	bl	8006168 <HAL_ADC_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001200:	f003 fa69 	bl	80046d6 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP2;
 8001204:	4b15      	ldr	r3, [pc, #84]	; (800125c <MX_ADC2_Init+0xe4>)
 8001206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001208:	2306      	movs	r3, #6
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001210:	237f      	movs	r3, #127	; 0x7f
 8001212:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001214:	2304      	movs	r3, #4
 8001216:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800121c:	463b      	mov	r3, r7
 800121e:	4619      	mov	r1, r3
 8001220:	480c      	ldr	r0, [pc, #48]	; (8001254 <MX_ADC2_Init+0xdc>)
 8001222:	f005 f9fd 	bl	8006620 <HAL_ADC_ConfigChannel>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 800122c:	f003 fa53 	bl	80046d6 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
 8001230:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <MX_ADC2_Init+0xe8>)
 8001232:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001234:	230c      	movs	r3, #12
 8001236:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	; (8001254 <MX_ADC2_Init+0xdc>)
 800123e:	f005 f9ef 	bl	8006620 <HAL_ADC_ConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 8001248:	f003 fa45 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3720      	adds	r7, #32
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000288 	.word	0x20000288
 8001258:	50000100 	.word	0x50000100
 800125c:	c3290000 	.word	0xc3290000
 8001260:	cb8c0000 	.word	0xcb8c0000

08001264 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b08c      	sub	sp, #48	; 0x30
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 031c 	add.w	r3, r7, #28
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001284:	d172      	bne.n	800136c <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001286:	4b5e      	ldr	r3, [pc, #376]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	3301      	adds	r3, #1
 800128c:	4a5c      	ldr	r2, [pc, #368]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 800128e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001290:	4b5b      	ldr	r3, [pc, #364]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d10b      	bne.n	80012b0 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001298:	4b5a      	ldr	r3, [pc, #360]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800129a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129c:	4a59      	ldr	r2, [pc, #356]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800129e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012a4:	4b57      	ldr	r3, [pc, #348]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012ac:	61bb      	str	r3, [r7, #24]
 80012ae:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b54      	ldr	r3, [pc, #336]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b4:	4a53      	ldr	r2, [pc, #332]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012bc:	4b51      	ldr	r3, [pc, #324]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c0:	f003 0301 	and.w	r3, r3, #1
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c8:	4b4e      	ldr	r3, [pc, #312]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012cc:	4a4d      	ldr	r2, [pc, #308]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012ce:	f043 0302 	orr.w	r3, r3, #2
 80012d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012d4:	4b4b      	ldr	r3, [pc, #300]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 80012d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012e0:	2301      	movs	r3, #1
 80012e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e4:	2303      	movs	r3, #3
 80012e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	f107 031c 	add.w	r3, r7, #28
 80012f0:	4619      	mov	r1, r3
 80012f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f6:	f007 f9f5 	bl	80086e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001300:	2303      	movs	r3, #3
 8001302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001308:	f107 031c 	add.w	r3, r7, #28
 800130c:	4619      	mov	r1, r3
 800130e:	483e      	ldr	r0, [pc, #248]	; (8001408 <HAL_ADC_MspInit+0x1a4>)
 8001310:	f007 f9e8 	bl	80086e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001314:	4b3d      	ldr	r3, [pc, #244]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001316:	4a3e      	ldr	r2, [pc, #248]	; (8001410 <HAL_ADC_MspInit+0x1ac>)
 8001318:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800131a:	4b3c      	ldr	r3, [pc, #240]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800131c:	2205      	movs	r2, #5
 800131e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001320:	4b3a      	ldr	r3, [pc, #232]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001322:	2200      	movs	r2, #0
 8001324:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001326:	4b39      	ldr	r3, [pc, #228]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001328:	2200      	movs	r2, #0
 800132a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800132c:	4b37      	ldr	r3, [pc, #220]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800132e:	2280      	movs	r2, #128	; 0x80
 8001330:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001332:	4b36      	ldr	r3, [pc, #216]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001334:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001338:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800133a:	4b34      	ldr	r3, [pc, #208]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800133c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001340:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001342:	4b32      	ldr	r3, [pc, #200]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001344:	2200      	movs	r2, #0
 8001346:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001348:	4b30      	ldr	r3, [pc, #192]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 800134a:	2200      	movs	r2, #0
 800134c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800134e:	482f      	ldr	r0, [pc, #188]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001350:	f006 f826 	bl	80073a0 <HAL_DMA_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800135a:	f003 f9bc 	bl	80046d6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a2a      	ldr	r2, [pc, #168]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001362:	655a      	str	r2, [r3, #84]	; 0x54
 8001364:	4a29      	ldr	r2, [pc, #164]	; (800140c <HAL_ADC_MspInit+0x1a8>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800136a:	e044      	b.n	80013f6 <HAL_ADC_MspInit+0x192>
  else if(adcHandle->Instance==ADC2)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a28      	ldr	r2, [pc, #160]	; (8001414 <HAL_ADC_MspInit+0x1b0>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d13f      	bne.n	80013f6 <HAL_ADC_MspInit+0x192>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001376:	4b22      	ldr	r3, [pc, #136]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	3301      	adds	r3, #1
 800137c:	4a20      	ldr	r2, [pc, #128]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 800137e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001380:	4b1f      	ldr	r3, [pc, #124]	; (8001400 <HAL_ADC_MspInit+0x19c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d10b      	bne.n	80013a0 <HAL_ADC_MspInit+0x13c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001388:	4b1e      	ldr	r3, [pc, #120]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800138a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138c:	4a1d      	ldr	r2, [pc, #116]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 800138e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001392:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001394:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <HAL_ADC_MspInit+0x1a0>)
 8001396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001398:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]
    hdma_adc2.Instance = DMA1_Channel2;
 80013a0:	4b1d      	ldr	r3, [pc, #116]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013a2:	4a1e      	ldr	r2, [pc, #120]	; (800141c <HAL_ADC_MspInit+0x1b8>)
 80013a4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80013a6:	4b1c      	ldr	r3, [pc, #112]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013a8:	2224      	movs	r2, #36	; 0x24
 80013aa:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ac:	4b1a      	ldr	r3, [pc, #104]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80013b2:	4b19      	ldr	r3, [pc, #100]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80013b8:	4b17      	ldr	r3, [pc, #92]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013ba:	2280      	movs	r2, #128	; 0x80
 80013bc:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013be:	4b16      	ldr	r3, [pc, #88]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013c4:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013c6:	4b14      	ldr	r3, [pc, #80]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013cc:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 80013ce:	4b12      	ldr	r3, [pc, #72]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80013d4:	4b10      	ldr	r3, [pc, #64]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80013da:	480f      	ldr	r0, [pc, #60]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013dc:	f005 ffe0 	bl	80073a0 <HAL_DMA_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <HAL_ADC_MspInit+0x186>
      Error_Handler();
 80013e6:	f003 f976 	bl	80046d6 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a0a      	ldr	r2, [pc, #40]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013ee:	655a      	str	r2, [r3, #84]	; 0x54
 80013f0:	4a09      	ldr	r2, [pc, #36]	; (8001418 <HAL_ADC_MspInit+0x1b4>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6293      	str	r3, [r2, #40]	; 0x28
}
 80013f6:	bf00      	nop
 80013f8:	3730      	adds	r7, #48	; 0x30
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200003b4 	.word	0x200003b4
 8001404:	40021000 	.word	0x40021000
 8001408:	48000400 	.word	0x48000400
 800140c:	200002f4 	.word	0x200002f4
 8001410:	40020008 	.word	0x40020008
 8001414:	50000100 	.word	0x50000100
 8001418:	20000354 	.word	0x20000354
 800141c:	4002001c 	.word	0x4002001c

08001420 <order_phases>:
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"
#include "tim.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001420:	b5b0      	push	{r4, r5, r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af02      	add	r7, sp, #8
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
 800142c:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 800142e:	4b7d      	ldr	r3, [pc, #500]	; (8001624 <order_phases+0x204>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
	if(!cal->started){
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	7c1b      	ldrb	r3, [r3, #16]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d108      	bne.n	800144e <order_phases+0x2e>
		printf("Checking phase sign, pole pairs\r\n");
 800143c:	487a      	ldr	r0, [pc, #488]	; (8001628 <order_phases+0x208>)
 800143e:	f00c ff9b 	bl	800e378 <puts>
		cal->started = 1;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2201      	movs	r2, #1
 8001446:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	683a      	ldr	r2, [r7, #0]
 800144c:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	683a      	ldr	r2, [r7, #0]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	ee07 3a90 	vmov	s15, r3
 800145a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145e:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800162c <order_phases+0x20c>
 8001462:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001472:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800147a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147e:	d529      	bpl.n	80014d4 <order_phases+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8001492:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
        cal->cal_position.elec_velocity = 0;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800149c:	461a      	mov	r2, r3
 800149e:	f04f 0300 	mov.w	r3, #0
 80014a2:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178
        controller->i_d_des = I_CAL;
 80014a6:	4b62      	ldr	r3, [pc, #392]	; (8001630 <order_phases+0x210>)
 80014a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80014c0:	332c      	adds	r3, #44	; 0x2c
 80014c2:	4619      	mov	r1, r3
 80014c4:	68b8      	ldr	r0, [r7, #8]
 80014c6:	f001 fb9b 	bl	8002c00 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	689a      	ldr	r2, [r3, #8]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	619a      	str	r2, [r3, #24]
    	return;
 80014d2:	e0a4      	b.n	800161e <order_phases+0x1fe>
    }
    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	edd3 7a05 	vldr	s15, [r3, #20]
 80014da:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001634 <order_phases+0x214>
 80014de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	d51d      	bpl.n	8001524 <order_phases+0x104>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80014ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014f6:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8001638 <order_phases+0x218>
 80014fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800150e:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
		commutate(controller, &cal->cal_position);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 8001518:	332c      	adds	r3, #44	; 0x2c
 800151a:	4619      	mov	r1, r3
 800151c:	68b8      	ldr	r0, [r7, #8]
 800151e:	f001 fb6f 	bl	8002c00 <commutate>
    	return;
 8001522:	e07c      	b.n	800161e <order_phases+0x1fe>
    }
	reset_foc(controller);
 8001524:	68b8      	ldr	r0, [r7, #8]
 8001526:	f001 faf7 	bl	8002b18 <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	edd3 7a06 	vldr	s15, [r3, #24]
 8001536:	ed97 7a05 	vldr	s14, [r7, #20]
 800153a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153e:	eef0 7ae7 	vabs.f32	s15, s15
 8001542:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800163c <order_phases+0x21c>
 8001546:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800154a:	ee16 0a90 	vmov	r0, s13
 800154e:	f7ff f823 	bl	8000598 <__aeabi_f2d>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	ec43 2b10 	vmov	d0, r2, r3
 800155a:	f010 fb35 	bl	8011bc8 <round>
 800155e:	ec53 2b10 	vmov	r2, r3, d0
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	f7ff fb47 	bl	8000bf8 <__aeabi_d2uiz>
 800156a:	4603      	mov	r3, r0
 800156c:	b2da      	uxtb	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edd3 7a06 	vldr	s15, [r3, #24]
 8001578:	ed97 7a05 	vldr	s14, [r7, #20]
 800157c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001584:	dd07      	ble.n	8001596 <order_phases+0x176>
		cal->phase_order = 0;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 800158e:	482c      	ldr	r0, [pc, #176]	; (8001640 <order_phases+0x220>)
 8001590:	f00c fef2 	bl	800e378 <puts>
 8001594:	e014      	b.n	80015c0 <order_phases+0x1a0>
	}
	else{
		cal->phase_order = 1;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2201      	movs	r2, #1
 800159a:	f883 2020 	strb.w	r2, [r3, #32]
		int offsetATemp = controller->adc_a_offset;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015a4:	613b      	str	r3, [r7, #16]
		controller->adc_a_offset = controller->adc_b_offset;
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		controller->adc_b_offset = offsetATemp;
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		printf("Swapping phase sign\r\n");
 80015ba:	4822      	ldr	r0, [pc, #136]	; (8001644 <order_phases+0x224>)
 80015bc:	f00c fedc 	bl	800e378 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	4820      	ldr	r0, [pc, #128]	; (8001648 <order_phases+0x228>)
 80015c8:	f00c fe50 	bl	800e26c <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe ffe1 	bl	8000598 <__aeabi_f2d>
 80015d6:	4604      	mov	r4, r0
 80015d8:	460d      	mov	r5, r1
 80015da:	6978      	ldr	r0, [r7, #20]
 80015dc:	f7fe ffdc 	bl	8000598 <__aeabi_f2d>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	e9cd 2300 	strd	r2, r3, [sp]
 80015e8:	4622      	mov	r2, r4
 80015ea:	462b      	mov	r3, r5
 80015ec:	4817      	ldr	r0, [pc, #92]	; (800164c <order_phases+0x22c>)
 80015ee:	f00c fe3d 	bl	800e26c <iprintf>
    PHASE_ORDER = cal->phase_order;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <order_phases+0x204>)
 80015fc:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	ee07 3a90 	vmov	s15, r3
 8001606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800160a:	4b09      	ldr	r3, [pc, #36]	; (8001630 <order_phases+0x210>)
 800160c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bdb0      	pop	{r4, r5, r7, pc}
 8001624:	20004d48 	.word	0x20004d48
 8001628:	080122a8 	.word	0x080122a8
 800162c:	388bcf64 	.word	0x388bcf64
 8001630:	20004c48 	.word	0x20004c48
 8001634:	3f8d6775 	.word	0x3f8d6775
 8001638:	42700000 	.word	0x42700000
 800163c:	40c90fdb 	.word	0x40c90fdb
 8001640:	080122cc 	.word	0x080122cc
 8001644:	080122e4 	.word	0x080122e4
 8001648:	080122fc 	.word	0x080122fc
 800164c:	08012310 	.word	0x08012310

08001650 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	b094      	sub	sp, #80	; 0x50
 8001654:	af02      	add	r7, sp, #8
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
 800165c:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	7c1b      	ldrb	r3, [r3, #16]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10f      	bne.n	8001686 <calibrate_encoder+0x36>
		printf("Starting offset cal and linearization\r\n");
 8001666:	489e      	ldr	r0, [pc, #632]	; (80018e0 <calibrate_encoder+0x290>)
 8001668:	f00c fe86 	bl	800e378 <puts>
		cal->started = 1;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	60da      	str	r2, [r3, #12]
		cal->next_sample_time = T1;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800167e:	629a      	str	r2, [r3, #40]	; 0x28
		cal->sample_count = 0;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	849a      	strh	r2, [r3, #36]	; 0x24
	}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001696:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80018e4 <calibrate_encoder+0x294>
 800169a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	edd3 7a05 	vldr	s15, [r3, #20]
 80016aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b6:	d525      	bpl.n	8001704 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80016ca:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
        controller->i_d_des = I_CAL;
 80016ce:	4b86      	ldr	r3, [pc, #536]	; (80018e8 <calibrate_encoder+0x298>)
 80016d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80016e8:	332c      	adds	r3, #44	; 0x2c
 80016ea:	4619      	mov	r1, r3
 80016ec:	68b8      	ldr	r0, [r7, #8]
 80016ee:	f001 fa87 	bl	8002c00 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	689a      	ldr	r2, [r3, #8]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	695a      	ldr	r2, [r3, #20]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001702:	e258      	b.n	8001bb6 <calibrate_encoder+0x566>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	ed93 7a05 	vldr	s14, [r3, #20]
 800170a:	4b77      	ldr	r3, [pc, #476]	; (80018e8 <calibrate_encoder+0x298>)
 800170c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001710:	eddf 6a76 	vldr	s13, [pc, #472]	; 80018ec <calibrate_encoder+0x29c>
 8001714:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001718:	ed9f 6a75 	vldr	s12, [pc, #468]	; 80018f0 <calibrate_encoder+0x2a0>
 800171c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001720:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001724:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001728:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	f140 808f 	bpl.w	8001852 <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	edd3 7a02 	vldr	s15, [r3, #8]
 800173a:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 80018f4 <calibrate_encoder+0x2a4>
 800173e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8001752:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
		commutate(controller, &cal->cal_position);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 800175c:	332c      	adds	r3, #44	; 0x2c
 800175e:	4619      	mov	r1, r3
 8001760:	68b8      	ldr	r0, [r7, #8]
 8001762:	f001 fa4d 	bl	8002c00 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	ed93 7a05 	vldr	s14, [r3, #20]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001772:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177a:	dc00      	bgt.n	800177e <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 800177c:	e21b      	b.n	8001bb6 <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	edd3 7a02 	vldr	s15, [r3, #8]
 8001784:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8001908 <calibrate_encoder+0x2b8>
 8001788:	ee67 6a87 	vmul.f32	s13, s15, s14
 800178c:	4b56      	ldr	r3, [pc, #344]	; (80018e8 <calibrate_encoder+0x298>)
 800178e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001792:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80018ec <calibrate_encoder+0x29c>
 8001796:	ee27 7a87 	vmul.f32	s14, s15, s14
 800179a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800179e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017a2:	ee17 3a90 	vmov	r3, s15
 80017a6:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	14db      	asrs	r3, r3, #19
 80017b6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017be:	4618      	mov	r0, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	441a      	add	r2, r3
 80017c4:	6879      	ldr	r1, [r7, #4]
 80017c6:	f100 030a 	add.w	r3, r0, #10
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017d4:	461d      	mov	r5, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	330a      	adds	r3, #10
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	685c      	ldr	r4, [r3, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fed5 	bl	8000598 <__aeabi_f2d>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	e9cd 2300 	strd	r2, r3, [sp]
 80017f6:	4623      	mov	r3, r4
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	4629      	mov	r1, r5
 80017fc:	483e      	ldr	r0, [pc, #248]	; (80018f8 <calibrate_encoder+0x2a8>)
 80017fe:	f00c fd35 	bl	800e26c <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001808:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80018fc <calibrate_encoder+0x2ac>
 800180c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001822:	4b31      	ldr	r3, [pc, #196]	; (80018e8 <calibrate_encoder+0x298>)
 8001824:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001828:	eddf 6a35 	vldr	s13, [pc, #212]	; 8001900 <calibrate_encoder+0x2b0>
 800182c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001830:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001834:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001838:	eeb4 7a67 	vcmp.f32	s14, s15
 800183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001840:	f000 81b6 	beq.w	8001bb0 <calibrate_encoder+0x560>
			cal->sample_count++;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001848:	3301      	adds	r3, #1
 800184a:	b29a      	uxth	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001850:	e1b1      	b.n	8001bb6 <calibrate_encoder+0x566>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	ed93 7a05 	vldr	s14, [r3, #20]
 8001858:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <calibrate_encoder+0x298>)
 800185a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800185e:	eddf 6a29 	vldr	s13, [pc, #164]	; 8001904 <calibrate_encoder+0x2b4>
 8001862:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001866:	ed9f 6a22 	vldr	s12, [pc, #136]	; 80018f0 <calibrate_encoder+0x2a0>
 800186a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800186e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001876:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800187a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187e:	f140 80ab 	bpl.w	80019d8 <calibrate_encoder+0x388>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	edd3 7a02 	vldr	s15, [r3, #8]
 8001888:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80018f4 <calibrate_encoder+0x2a4>
 800188c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 8001896:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <calibrate_encoder+0x298>)
 8001898:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		controller->i_q_des = 0.0f;
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		cal->cal_position.elec_angle = cal->theta_ref;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80018b4:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
		commutate(controller, &cal->cal_position);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80018be:	332c      	adds	r3, #44	; 0x2c
 80018c0:	4619      	mov	r1, r3
 80018c2:	68b8      	ldr	r0, [r7, #8]
 80018c4:	f001 f99c 	bl	8002c00 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	ed93 7a05 	vldr	s14, [r3, #20]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018dc:	dc16      	bgt.n	800190c <calibrate_encoder+0x2bc>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 80018de:	e169      	b.n	8001bb4 <calibrate_encoder+0x564>
 80018e0:	0801232c 	.word	0x0801232c
 80018e4:	388bcf64 	.word	0x388bcf64
 80018e8:	20004c48 	.word	0x20004c48
 80018ec:	40c90fdb 	.word	0x40c90fdb
 80018f0:	42700000 	.word	0x42700000
 80018f4:	3b83126e 	.word	0x3b83126e
 80018f8:	08012354 	.word	0x08012354
 80018fc:	3ad67750 	.word	0x3ad67750
 8001900:	42800000 	.word	0x42800000
 8001904:	41490fdb 	.word	0x41490fdb
 8001908:	45800000 	.word	0x45800000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001910:	2b00      	cmp	r3, #0
 8001912:	f000 814f 	beq.w	8001bb4 <calibrate_encoder+0x564>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	edd3 7a02 	vldr	s15, [r3, #8]
 800191c:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001908 <calibrate_encoder+0x2b8>
 8001920:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001924:	4ba5      	ldr	r3, [pc, #660]	; (8001bbc <calibrate_encoder+0x56c>)
 8001926:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800192a:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8001bc0 <calibrate_encoder+0x570>
 800192e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001932:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001936:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800193a:	ee17 3a90 	vmov	r3, s15
 800193e:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	14db      	asrs	r3, r3, #19
 800194e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001952:	69fa      	ldr	r2, [r7, #28]
 8001954:	4413      	add	r3, r2
 8001956:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	330a      	adds	r3, #10
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	4413      	add	r3, r2
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	4413      	add	r3, r2
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800196e:	4610      	mov	r0, r2
 8001970:	0fda      	lsrs	r2, r3, #31
 8001972:	4413      	add	r3, r2
 8001974:	105b      	asrs	r3, r3, #1
 8001976:	4619      	mov	r1, r3
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	f100 030a 	add.w	r3, r0, #10
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4413      	add	r3, r2
 8001982:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001988:	461d      	mov	r5, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	330a      	adds	r3, #10
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	685c      	ldr	r4, [r3, #4]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe fdfb 	bl	8000598 <__aeabi_f2d>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	e9cd 2300 	strd	r2, r3, [sp]
 80019aa:	4623      	mov	r3, r4
 80019ac:	6a3a      	ldr	r2, [r7, #32]
 80019ae:	4629      	mov	r1, r5
 80019b0:	4884      	ldr	r0, [pc, #528]	; (8001bc4 <calibrate_encoder+0x574>)
 80019b2:	f00c fc5b 	bl	800e26c <iprintf>
			cal->sample_count--;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80019ba:	3b01      	subs	r3, #1
 80019bc:	b29a      	uxth	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019c8:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001bc8 <calibrate_encoder+0x578>
 80019cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 80019d6:	e0ed      	b.n	8001bb4 <calibrate_encoder+0x564>
    }

    reset_foc(controller);
 80019d8:	68b8      	ldr	r0, [r7, #8]
 80019da:	f001 f89d 	bl	8002b18 <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80019e2:	2300      	movs	r3, #0
 80019e4:	643b      	str	r3, [r7, #64]	; 0x40
 80019e6:	e00b      	b.n	8001a00 <calibrate_encoder+0x3b0>
		ezero_mean += cal->error_arr[i];
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019ec:	330a      	adds	r3, #10
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4413      	add	r3, r2
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019f6:	4413      	add	r3, r2
 80019f8:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80019fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019fc:	3301      	adds	r3, #1
 80019fe:	643b      	str	r3, [r7, #64]	; 0x40
 8001a00:	4b6e      	ldr	r3, [pc, #440]	; (8001bbc <calibrate_encoder+0x56c>)
 8001a02:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a0a:	ee17 3a90 	vmov	r3, s15
 8001a0e:	019b      	lsls	r3, r3, #6
 8001a10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dbe8      	blt.n	80019e8 <calibrate_encoder+0x398>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001a16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a20:	4b66      	ldr	r3, [pc, #408]	; (8001bbc <calibrate_encoder+0x56c>)
 8001a22:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a26:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001bcc <calibrate_encoder+0x57c>
 8001a2a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a36:	ee17 2a90 	vmov	r2, s15
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 8001a3e:	2340      	movs	r3, #64	; 0x40
 8001a40:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (cal->error_arr[0])*N_LUT/ENC_CPR;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	da00      	bge.n	8001a4c <calibrate_encoder+0x3fc>
 8001a4a:	333f      	adds	r3, #63	; 0x3f
 8001a4c:	119b      	asrs	r3, r3, #6
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001a50:	2300      	movs	r3, #0
 8001a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a54:	e0a0      	b.n	8001b98 <calibrate_encoder+0x548>
			int moving_avg = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a5c:	0fda      	lsrs	r2, r3, #31
 8001a5e:	4413      	add	r3, r2
 8001a60:	105b      	asrs	r3, r3, #1
 8001a62:	425b      	negs	r3, r3
 8001a64:	637b      	str	r3, [r7, #52]	; 0x34
 8001a66:	e068      	b.n	8001b3a <calibrate_encoder+0x4ea>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001a68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a6a:	ee07 3a90 	vmov	s15, r3
 8001a6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a72:	4b52      	ldr	r3, [pc, #328]	; (8001bbc <calibrate_encoder+0x56c>)
 8001a74:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7c:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001bcc <calibrate_encoder+0x57c>
 8001a80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a84:	eddf 6a51 	vldr	s13, [pc, #324]	; 8001bcc <calibrate_encoder+0x57c>
 8001a88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8e:	ee07 3a90 	vmov	s15, r3
 8001a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a9e:	ee17 3a90 	vmov	r3, s15
 8001aa2:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	da13      	bge.n	8001ad2 <calibrate_encoder+0x482>
 8001aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ab4:	4b41      	ldr	r3, [pc, #260]	; (8001bbc <calibrate_encoder+0x56c>)
 8001ab6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001aba:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001bcc <calibrate_encoder+0x57c>
 8001abe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aca:	ee17 3a90 	vmov	r3, s15
 8001ace:	633b      	str	r3, [r7, #48]	; 0x30
 8001ad0:	e027      	b.n	8001b22 <calibrate_encoder+0x4d2>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ad4:	ee07 3a90 	vmov	s15, r3
 8001ad8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001adc:	4b37      	ldr	r3, [pc, #220]	; (8001bbc <calibrate_encoder+0x56c>)
 8001ade:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ae2:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001bcc <calibrate_encoder+0x57c>
 8001ae6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001aea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001aee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afa:	dd12      	ble.n	8001b22 <calibrate_encoder+0x4d2>
 8001afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b06:	4b2d      	ldr	r3, [pc, #180]	; (8001bbc <calibrate_encoder+0x56c>)
 8001b08:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b0c:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8001bcc <calibrate_encoder+0x57c>
 8001b10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b1c:	ee17 3a90 	vmov	r3, s15
 8001b20:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b26:	330a      	adds	r3, #10
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b30:	4413      	add	r3, r2
 8001b32:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b36:	3301      	adds	r3, #1
 8001b38:	637b      	str	r3, [r7, #52]	; 0x34
 8001b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b3c:	0fda      	lsrs	r2, r3, #31
 8001b3e:	4413      	add	r3, r2
 8001b40:	105b      	asrs	r3, r3, #1
 8001b42:	461a      	mov	r2, r3
 8001b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b46:	4293      	cmp	r3, r2
 8001b48:	db8e      	blt.n	8001a68 <calibrate_encoder+0x418>
			}
			moving_avg = moving_avg/window;
 8001b4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b4e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b52:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b58:	4413      	add	r3, r2
 8001b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b5e:	2b3f      	cmp	r3, #63	; 0x3f
 8001b60:	dd02      	ble.n	8001b68 <calibrate_encoder+0x518>
 8001b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b64:	3b40      	subs	r3, #64	; 0x40
 8001b66:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b6e:	1ad2      	subs	r2, r2, r3
 8001b70:	6879      	ldr	r1, [r7, #4]
 8001b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b78:	330a      	adds	r3, #10
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	69db      	ldr	r3, [r3, #28]
 8001b84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	461a      	mov	r2, r3
 8001b8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b8c:	4810      	ldr	r0, [pc, #64]	; (8001bd0 <calibrate_encoder+0x580>)
 8001b8e:	f00c fb6d 	bl	800e26c <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001b92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b94:	3301      	adds	r3, #1
 8001b96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b9a:	2b3f      	cmp	r3, #63	; 0x3f
 8001b9c:	f77f af5b 	ble.w	8001a56 <calibrate_encoder+0x406>

		}

	cal->started = 0;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001bae:	e002      	b.n	8001bb6 <calibrate_encoder+0x566>
				return;
 8001bb0:	bf00      	nop
 8001bb2:	e000      	b.n	8001bb6 <calibrate_encoder+0x566>
		return;
 8001bb4:	bf00      	nop
}
 8001bb6:	3748      	adds	r7, #72	; 0x48
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bdb0      	pop	{r4, r5, r7, pc}
 8001bbc:	20004c48 	.word	0x20004c48
 8001bc0:	40c90fdb 	.word	0x40c90fdb
 8001bc4:	08012354 	.word	0x08012354
 8001bc8:	3ad67750 	.word	0x3ad67750
 8001bcc:	42800000 	.word	0x42800000
 8001bd0:	08012364 	.word	0x08012364

08001bd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001bda:	4b16      	ldr	r3, [pc, #88]	; (8001c34 <MX_DMA_Init+0x60>)
 8001bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bde:	4a15      	ldr	r2, [pc, #84]	; (8001c34 <MX_DMA_Init+0x60>)
 8001be0:	f043 0304 	orr.w	r3, r3, #4
 8001be4:	6493      	str	r3, [r2, #72]	; 0x48
 8001be6:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <MX_DMA_Init+0x60>)
 8001be8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bea:	f003 0304 	and.w	r3, r3, #4
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bf2:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <MX_DMA_Init+0x60>)
 8001bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bf6:	4a0f      	ldr	r2, [pc, #60]	; (8001c34 <MX_DMA_Init+0x60>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6493      	str	r3, [r2, #72]	; 0x48
 8001bfe:	4b0d      	ldr	r3, [pc, #52]	; (8001c34 <MX_DMA_Init+0x60>)
 8001c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	603b      	str	r3, [r7, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	200b      	movs	r0, #11
 8001c10:	f005 fb91 	bl	8007336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001c14:	200b      	movs	r0, #11
 8001c16:	f005 fba8 	bl	800736a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	200c      	movs	r0, #12
 8001c20:	f005 fb89 	bl	8007336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001c24:	200c      	movs	r0, #12
 8001c26:	f005 fba0 	bl	800736a <HAL_NVIC_EnableIRQ>

}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40021000 	.word	0x40021000

08001c38 <eeprom_restore>:

static uint32_t const page_nb = 58U; //(uint32_t)FLASH_PAGE_NB-1;
static uint32_t const start_address = 0x08000000UL+58*0x800U; //(FLASH_BASE)+page_nb*(FLASH_PAGE_SIZE);

HAL_StatusTypeDef eeprom_restore(float * float_regs, uint32_t float_size, int * int_regs, uint32_t int_size)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b090      	sub	sp, #64	; 0x40
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
	uint64_t data = 0xDEADBEEF;
 8001c46:	a33b      	add	r3, pc, #236	; (adr r3, 8001d34 <eeprom_restore+0xfc>)
 8001c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 8001c50:	2300      	movs	r3, #0
 8001c52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c54:	e02c      	b.n	8001cb0 <eeprom_restore+0x78>
	{
		memcpy(&data, (uint32_t *)(start_address+32*index), sizeof(uint64_t));
 8001c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c58:	015b      	lsls	r3, r3, #5
 8001c5a:	4a35      	ldr	r2, [pc, #212]	; (8001d30 <eeprom_restore+0xf8>)
 8001c5c:	4413      	add	r3, r2
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c64:	2208      	movs	r2, #8
 8001c66:	4618      	mov	r0, r3
 8001c68:	f00b fe66 	bl	800d938 <memcpy>
		uint32_t temp = data&0xFFFFFFFF;
 8001c6c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c70:	4613      	mov	r3, r2
 8001c72:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t temp2 = data>>32;
 8001c74:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c78:	f04f 0200 	mov.w	r2, #0
 8001c7c:	f04f 0300 	mov.w	r3, #0
 8001c80:	000a      	movs	r2, r1
 8001c82:	2300      	movs	r3, #0
 8001c84:	4613      	mov	r3, r2
 8001c86:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		float value;
		float value2;
		memcpy(&value,&temp,sizeof(uint32_t));
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
		memcpy(&value2,&temp2,sizeof(uint32_t));
 8001c8e:	623b      	str	r3, [r7, #32]
		float_regs[index] = value;
 8001c90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	4413      	add	r3, r2
 8001c98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c9a:	601a      	str	r2, [r3, #0]
		float_regs[index+1] = value2;
 8001c9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	6a3a      	ldr	r2, [r7, #32]
 8001ca8:	601a      	str	r2, [r3, #0]
	for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 8001caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cac:	3302      	adds	r3, #2
 8001cae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cb0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d3ce      	bcc.n	8001c56 <eeprom_restore+0x1e>
	}
	for(uint32_t index=0; index<int_size;index+=2) // 64 bits
 8001cb8:	2300      	movs	r3, #0
 8001cba:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cbc:	e02e      	b.n	8001d1c <eeprom_restore+0xe4>
	{

		memcpy(&data, (uint32_t *)(start_address+32*(index+float_size)), sizeof(uint64_t));
 8001cbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	015b      	lsls	r3, r3, #5
 8001cc6:	4a1a      	ldr	r2, [pc, #104]	; (8001d30 <eeprom_restore+0xf8>)
 8001cc8:	4413      	add	r3, r2
 8001cca:	4619      	mov	r1, r3
 8001ccc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cd0:	2208      	movs	r2, #8
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f00b fe30 	bl	800d938 <memcpy>
		uint32_t temp = data&0xFFFFFFFF;
 8001cd8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cdc:	4613      	mov	r3, r2
 8001cde:	61fb      	str	r3, [r7, #28]
		uint32_t temp2 = data>>32;
 8001ce0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	f04f 0300 	mov.w	r3, #0
 8001cec:	000a      	movs	r2, r1
 8001cee:	2300      	movs	r3, #0
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
 8001cf4:	69fb      	ldr	r3, [r7, #28]
		int value;
		int value2;
		memcpy(&value,&temp,sizeof(uint32_t));
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	69bb      	ldr	r3, [r7, #24]
		memcpy(&value2,&temp2,sizeof(uint32_t));
 8001cfa:	613b      	str	r3, [r7, #16]
		int_regs[index] = value;
 8001cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	4413      	add	r3, r2
 8001d04:	697a      	ldr	r2, [r7, #20]
 8001d06:	601a      	str	r2, [r3, #0]
		int_regs[index+1] = value2;
 8001d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	601a      	str	r2, [r3, #0]
	for(uint32_t index=0; index<int_size;index+=2) // 64 bits
 8001d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d18:	3302      	adds	r3, #2
 8001d1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d3cc      	bcc.n	8001cbe <eeprom_restore+0x86>
	}

	return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3740      	adds	r7, #64	; 0x40
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	0801d000 	.word	0x0801d000
 8001d34:	deadbeef 	.word	0xdeadbeef
	...

08001d40 <eeprom_store>:

HAL_StatusTypeDef eeprom_store(float const * float_regs, uint32_t float_size, int const * int_regs, uint32_t int_size)
{
 8001d40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d44:	b0a2      	sub	sp, #136	; 0x88
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6278      	str	r0, [r7, #36]	; 0x24
 8001d4a:	6239      	str	r1, [r7, #32]
 8001d4c:	61fa      	str	r2, [r7, #28]
 8001d4e:	61bb      	str	r3, [r7, #24]
	HAL_FLASH_Unlock();
 8001d50:	f006 faac 	bl	80082ac <HAL_FLASH_Unlock>
	// erase the last page of bank1 (STM32G43x : 1 bank, 64 pages, 2kB per page, 64-bit data)
	{
		FLASH_EraseInitTypeDef erase ={FLASH_TYPEERASE_PAGES,FLASH_BANK_1,page_nb,5};
 8001d54:	2300      	movs	r3, #0
 8001d56:	643b      	str	r3, [r7, #64]	; 0x40
 8001d58:	2301      	movs	r3, #1
 8001d5a:	647b      	str	r3, [r7, #68]	; 0x44
 8001d5c:	233a      	movs	r3, #58	; 0x3a
 8001d5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001d60:	2305      	movs	r3, #5
 8001d62:	64fb      	str	r3, [r7, #76]	; 0x4c
		uint32_t page_error = 0;
 8001d64:	2300      	movs	r3, #0
 8001d66:	63fb      	str	r3, [r7, #60]	; 0x3c
		HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&erase, &page_error);
 8001d68:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001d6c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d70:	4619      	mov	r1, r3
 8001d72:	4610      	mov	r0, r2
 8001d74:	f006 fb92 	bl	800849c <HAL_FLASHEx_Erase>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if(result!=HAL_OK)
 8001d7e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d004      	beq.n	8001d90 <eeprom_store+0x50>
		{
			HAL_FLASH_Lock();
 8001d86:	f006 fab3 	bl	80082f0 <HAL_FLASH_Lock>
			return result;
 8001d8a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001d8e:	e0bd      	b.n	8001f0c <eeprom_store+0x1cc>
		}
	}
	// write the last page
	{
		uint64_t data = 0xDEADBEEF;
 8001d90:	a362      	add	r3, pc, #392	; (adr r3, 8001f1c <eeprom_store+0x1dc>)
 8001d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d96:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		for(uint32_t index=0; index<float_size;index+=2)
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001da0:	e052      	b.n	8001e48 <eeprom_store+0x108>
		{
			union UN {float a; uint32_t b;};
			union UN un1;
			union UN un2;
			un1.a = float_regs[index];
 8001da2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001daa:	4413      	add	r3, r2
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	63bb      	str	r3, [r7, #56]	; 0x38
			un2.a = float_regs[index+1];
 8001db0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001db4:	3301      	adds	r3, #1
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dba:	4413      	add	r3, r2
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	637b      	str	r3, [r7, #52]	; 0x34
			uint64_t temp = un2.b;
 8001dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	617a      	str	r2, [r7, #20]
 8001dc8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001dcc:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
			data = (temp<<32)|un1.b;
 8001dd0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001dd4:	f04f 0000 	mov.w	r0, #0
 8001dd8:	f04f 0100 	mov.w	r1, #0
 8001ddc:	0011      	movs	r1, r2
 8001dde:	2000      	movs	r0, #0
 8001de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001de2:	2200      	movs	r2, #0
 8001de4:	4698      	mov	r8, r3
 8001de6:	4691      	mov	r9, r2
 8001de8:	ea40 0308 	orr.w	r3, r0, r8
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	ea41 0309 	orr.w	r3, r1, r9
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001df8:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
			HAL_StatusTypeDef result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,start_address+index*32,data);
 8001dfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e00:	015b      	lsls	r3, r3, #5
 8001e02:	4a45      	ldr	r2, [pc, #276]	; (8001f18 <eeprom_store+0x1d8>)
 8001e04:	1899      	adds	r1, r3, r2
 8001e06:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f006 f9f8 	bl	8008200 <HAL_FLASH_Program>
 8001e10:	4603      	mov	r3, r0
 8001e12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if(result!=HAL_OK)
 8001e16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00f      	beq.n	8001e3e <eeprom_store+0xfe>
			{
				uint32_t error = HAL_FLASH_GetError();
 8001e1e:	f006 fa81 	bl	8008324 <HAL_FLASH_GetError>
 8001e22:	6538      	str	r0, [r7, #80]	; 0x50
				if(error)
 8001e24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d004      	beq.n	8001e34 <eeprom_store+0xf4>
				{
					HAL_FLASH_Lock();
 8001e2a:	f006 fa61 	bl	80082f0 <HAL_FLASH_Lock>
					return error;
 8001e2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	e06b      	b.n	8001f0c <eeprom_store+0x1cc>
				}
				HAL_FLASH_Lock();
 8001e34:	f006 fa5c 	bl	80082f0 <HAL_FLASH_Lock>
				return result;
 8001e38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e3c:	e066      	b.n	8001f0c <eeprom_store+0x1cc>
		for(uint32_t index=0; index<float_size;index+=2)
 8001e3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e42:	3302      	adds	r3, #2
 8001e44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001e48:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001e4c:	6a3b      	ldr	r3, [r7, #32]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d3a7      	bcc.n	8001da2 <eeprom_store+0x62>
			}
		}
		for(uint32_t index=0; index<int_size;index+=2)
 8001e52:	2300      	movs	r3, #0
 8001e54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e58:	e050      	b.n	8001efc <eeprom_store+0x1bc>
		{
			union UN {int a; uint32_t b;};
			union UN un1;
			union UN un2;
			un1.a = int_regs[index];
 8001e5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	69fa      	ldr	r2, [r7, #28]
 8001e62:	4413      	add	r3, r2
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	633b      	str	r3, [r7, #48]	; 0x30
			un2.a = int_regs[index+1];
 8001e68:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	69fa      	ldr	r2, [r7, #28]
 8001e72:	4413      	add	r3, r2
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	62fb      	str	r3, [r7, #44]	; 0x2c
			uint64_t temp = un2.b;
 8001e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	603b      	str	r3, [r7, #0]
 8001e7e:	607a      	str	r2, [r7, #4]
 8001e80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e84:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
			data = (temp<<32)|un1.b;
 8001e88:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001e8c:	f04f 0200 	mov.w	r2, #0
 8001e90:	f04f 0300 	mov.w	r3, #0
 8001e94:	0003      	movs	r3, r0
 8001e96:	2200      	movs	r2, #0
 8001e98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001e9a:	2000      	movs	r0, #0
 8001e9c:	460c      	mov	r4, r1
 8001e9e:	4605      	mov	r5, r0
 8001ea0:	ea42 0a04 	orr.w	sl, r2, r4
 8001ea4:	ea43 0b05 	orr.w	fp, r3, r5
 8001ea8:	e9c7 ab1c 	strd	sl, fp, [r7, #112]	; 0x70
			HAL_StatusTypeDef result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,start_address+(float_size+index)*32,data);
 8001eac:	6a3a      	ldr	r2, [r7, #32]
 8001eae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001eb2:	4413      	add	r3, r2
 8001eb4:	015b      	lsls	r3, r3, #5
 8001eb6:	4a18      	ldr	r2, [pc, #96]	; (8001f18 <eeprom_store+0x1d8>)
 8001eb8:	1899      	adds	r1, r3, r2
 8001eba:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001ebe:	2000      	movs	r0, #0
 8001ec0:	f006 f99e 	bl	8008200 <HAL_FLASH_Program>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			if(result!=HAL_OK)
 8001eca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00f      	beq.n	8001ef2 <eeprom_store+0x1b2>
			{
				uint32_t error = HAL_FLASH_GetError();
 8001ed2:	f006 fa27 	bl	8008324 <HAL_FLASH_GetError>
 8001ed6:	6638      	str	r0, [r7, #96]	; 0x60
				if(error)
 8001ed8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d004      	beq.n	8001ee8 <eeprom_store+0x1a8>
				{
					HAL_FLASH_Lock();
 8001ede:	f006 fa07 	bl	80082f0 <HAL_FLASH_Lock>
					return error;
 8001ee2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	e011      	b.n	8001f0c <eeprom_store+0x1cc>
				}
				HAL_FLASH_Lock();
 8001ee8:	f006 fa02 	bl	80082f0 <HAL_FLASH_Lock>
				return result;
 8001eec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001ef0:	e00c      	b.n	8001f0c <eeprom_store+0x1cc>
		for(uint32_t index=0; index<int_size;index+=2)
 8001ef2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ef6:	3302      	adds	r3, #2
 8001ef8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001efc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d3a9      	bcc.n	8001e5a <eeprom_store+0x11a>
			}
		}
	}
	HAL_FLASH_Lock();
 8001f06:	f006 f9f3 	bl	80082f0 <HAL_FLASH_Lock>
	return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3788      	adds	r7, #136	; 0x88
 8001f10:	46bd      	mov	sp, r7
 8001f12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f16:	bf00      	nop
 8001f18:	0801d000 	.word	0x0801d000
 8001f1c:	deadbeef 	.word	0xdeadbeef
 8001f20:	00000000 	.word	0x00000000

08001f24 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001f28:	4b1f      	ldr	r3, [pc, #124]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f2a:	4a20      	ldr	r2, [pc, #128]	; (8001fac <MX_FDCAN1_Init+0x88>)
 8001f2c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV4;
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f30:	2202      	movs	r2, #2
 8001f32:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001f3a:	4b1b      	ldr	r3, [pc, #108]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001f40:	4b19      	ldr	r3, [pc, #100]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8001f46:	4b18      	ldr	r3, [pc, #96]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f48:	2201      	movs	r2, #1
 8001f4a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001f4c:	4b16      	ldr	r3, [pc, #88]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 3;
 8001f52:	4b15      	ldr	r3, [pc, #84]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f54:	2203      	movs	r2, #3
 8001f56:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001f58:	4b13      	ldr	r3, [pc, #76]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 11;
 8001f5e:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f60:	220b      	movs	r2, #11
 8001f62:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001f64:	4b10      	ldr	r3, [pc, #64]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f66:	2202      	movs	r2, #2
 8001f68:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001f6a:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001f70:	4b0d      	ldr	r3, [pc, #52]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001f7c:	4b0a      	ldr	r3, [pc, #40]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8001f82:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001f88:	4b07      	ldr	r3, [pc, #28]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001f94:	4804      	ldr	r0, [pc, #16]	; (8001fa8 <MX_FDCAN1_Init+0x84>)
 8001f96:	f005 fd35 	bl	8007a04 <HAL_FDCAN_Init>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001fa0:	f002 fb99 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001fa4:	bf00      	nop
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	200003b8 	.word	0x200003b8
 8001fac:	40006400 	.word	0x40006400

08001fb0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	; 0x28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a26      	ldr	r2, [pc, #152]	; (8002068 <HAL_FDCAN_MspInit+0xb8>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d146      	bne.n	8002060 <HAL_FDCAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001fd2:	4b26      	ldr	r3, [pc, #152]	; (800206c <HAL_FDCAN_MspInit+0xbc>)
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd6:	4a25      	ldr	r2, [pc, #148]	; (800206c <HAL_FDCAN_MspInit+0xbc>)
 8001fd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fdc:	6593      	str	r3, [r2, #88]	; 0x58
 8001fde:	4b23      	ldr	r3, [pc, #140]	; (800206c <HAL_FDCAN_MspInit+0xbc>)
 8001fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fea:	4b20      	ldr	r3, [pc, #128]	; (800206c <HAL_FDCAN_MspInit+0xbc>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fee:	4a1f      	ldr	r2, [pc, #124]	; (800206c <HAL_FDCAN_MspInit+0xbc>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ff6:	4b1d      	ldr	r3, [pc, #116]	; (800206c <HAL_FDCAN_MspInit+0xbc>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002002:	4b1a      	ldr	r3, [pc, #104]	; (800206c <HAL_FDCAN_MspInit+0xbc>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002006:	4a19      	ldr	r2, [pc, #100]	; (800206c <HAL_FDCAN_MspInit+0xbc>)
 8002008:	f043 0302 	orr.w	r3, r3, #2
 800200c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800200e:	4b17      	ldr	r3, [pc, #92]	; (800206c <HAL_FDCAN_MspInit+0xbc>)
 8002010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800201a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800201e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002020:	2302      	movs	r3, #2
 8002022:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002028:	2300      	movs	r3, #0
 800202a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800202c:	2309      	movs	r3, #9
 800202e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	4619      	mov	r1, r3
 8002036:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800203a:	f006 fb53 	bl	80086e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800203e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002044:	2302      	movs	r3, #2
 8002046:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204c:	2300      	movs	r3, #0
 800204e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002050:	2309      	movs	r3, #9
 8002052:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	4619      	mov	r1, r3
 800205a:	4805      	ldr	r0, [pc, #20]	; (8002070 <HAL_FDCAN_MspInit+0xc0>)
 800205c:	f006 fb42 	bl	80086e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8002060:	bf00      	nop
 8002062:	3728      	adds	r7, #40	; 0x28
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40006400 	.word	0x40006400
 800206c:	40021000 	.word	0x40021000
 8002070:	48000400 	.word	0x48000400

08002074 <can_rx_init>:
  /* USER CODE END FDCAN1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_rx_init(CANRxMessage *msg){
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af02      	add	r7, sp, #8
 800207a:	6078      	str	r0, [r7, #4]
	msg->filter.IdType = FDCAN_STANDARD_ID;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterIndex = 0;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterType = FDCAN_FILTER_RANGE;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	63da      	str	r2, [r3, #60]	; 0x3c
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2201      	movs	r2, #1
 8002092:	641a      	str	r2, [r3, #64]	; 0x40
	msg->filter.FilterID1 = CAN_ID;
 8002094:	4b0d      	ldr	r3, [pc, #52]	; (80020cc <can_rx_init+0x58>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	461a      	mov	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterID2 = CAN_ID;
 800209e:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <can_rx_init+0x58>)
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	461a      	mov	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	649a      	str	r2, [r3, #72]	; 0x48
	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3334      	adds	r3, #52	; 0x34
 80020ac:	4619      	mov	r1, r3
 80020ae:	4808      	ldr	r0, [pc, #32]	; (80020d0 <can_rx_init+0x5c>)
 80020b0:	f005 fe02 	bl	8007cb8 <HAL_FDCAN_ConfigFilter>
	HAL_FDCAN_ConfigGlobalFilter(&CAN_H,3,3,0,1);
 80020b4:	2301      	movs	r3, #1
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	2300      	movs	r3, #0
 80020ba:	2203      	movs	r2, #3
 80020bc:	2103      	movs	r1, #3
 80020be:	4804      	ldr	r0, [pc, #16]	; (80020d0 <can_rx_init+0x5c>)
 80020c0:	f005 fe54 	bl	8007d6c <HAL_FDCAN_ConfigGlobalFilter>
}
 80020c4:	bf00      	nop
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	20004d48 	.word	0x20004d48
 80020d0:	200003b8 	.word	0x200003b8

080020d4 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
	msg->tx_header.Identifier = CAN_MASTER;
 80020dc:	4b11      	ldr	r3, [pc, #68]	; (8002124 <can_tx_init+0x50>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	461a      	mov	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	609a      	str	r2, [r3, #8]
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80020ec:	615a      	str	r2, [r3, #20]
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	60da      	str	r2, [r3, #12]
	msg->tx_header.TxFrameType = FDCAN_DATA_FRAME;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	611a      	str	r2, [r3, #16]
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	619a      	str	r2, [r3, #24]
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	61da      	str	r2, [r3, #28]
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	621a      	str	r2, [r3, #32]
	msg->tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	625a      	str	r2, [r3, #36]	; 0x24
	msg->tx_header.MessageMarker = 0;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr
 8002124:	20004d48 	.word	0x20004d48

08002128 <pack_reply>:
/// 0: [position[15-8]]
/// 1: [position[7-0]]
/// 2: [velocity[11-4]]
/// 3: [velocity[3-0], current[11-8]]
/// 4: [current[7-0]]
void pack_reply(CANTxMessage *msg, uint8_t id, float p, float v, float t){
 8002128:	b580      	push	{r7, lr}
 800212a:	b08a      	sub	sp, #40	; 0x28
 800212c:	af00      	add	r7, sp, #0
 800212e:	6178      	str	r0, [r7, #20]
 8002130:	460b      	mov	r3, r1
 8002132:	ed87 0a03 	vstr	s0, [r7, #12]
 8002136:	edc7 0a02 	vstr	s1, [r7, #8]
 800213a:	ed87 1a01 	vstr	s2, [r7, #4]
 800213e:	74fb      	strb	r3, [r7, #19]
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8002140:	4b2a      	ldr	r3, [pc, #168]	; (80021ec <pack_reply+0xc4>)
 8002142:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002146:	4b29      	ldr	r3, [pc, #164]	; (80021ec <pack_reply+0xc4>)
 8002148:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800214c:	2010      	movs	r0, #16
 800214e:	eeb0 1a47 	vmov.f32	s2, s14
 8002152:	eef0 0a67 	vmov.f32	s1, s15
 8002156:	ed97 0a03 	vldr	s0, [r7, #12]
 800215a:	f002 fbaa 	bl	80048b2 <float_to_uint>
 800215e:	6278      	str	r0, [r7, #36]	; 0x24
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8002160:	4b22      	ldr	r3, [pc, #136]	; (80021ec <pack_reply+0xc4>)
 8002162:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002166:	4b21      	ldr	r3, [pc, #132]	; (80021ec <pack_reply+0xc4>)
 8002168:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800216c:	200c      	movs	r0, #12
 800216e:	eeb0 1a47 	vmov.f32	s2, s14
 8002172:	eef0 0a67 	vmov.f32	s1, s15
 8002176:	ed97 0a02 	vldr	s0, [r7, #8]
 800217a:	f002 fb9a 	bl	80048b2 <float_to_uint>
 800217e:	6238      	str	r0, [r7, #32]
    int t_int = float_to_uint(t, -T_MAX, T_MAX, 12);
 8002180:	4b1a      	ldr	r3, [pc, #104]	; (80021ec <pack_reply+0xc4>)
 8002182:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002186:	eef1 7a67 	vneg.f32	s15, s15
 800218a:	4b18      	ldr	r3, [pc, #96]	; (80021ec <pack_reply+0xc4>)
 800218c:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8002190:	200c      	movs	r0, #12
 8002192:	eeb0 1a47 	vmov.f32	s2, s14
 8002196:	eef0 0a67 	vmov.f32	s1, s15
 800219a:	ed97 0a01 	vldr	s0, [r7, #4]
 800219e:	f002 fb88 	bl	80048b2 <float_to_uint>
 80021a2:	61f8      	str	r0, [r7, #28]
    msg->data[0] = id;
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	7cfa      	ldrb	r2, [r7, #19]
 80021a8:	705a      	strb	r2, [r3, #1]
    msg->data[1] = p_int>>8;
 80021aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ac:	121b      	asrs	r3, r3, #8
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	709a      	strb	r2, [r3, #2]
    msg->data[2] = p_int&0xFF;
 80021b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	70da      	strb	r2, [r3, #3]
    msg->data[3] = v_int>>4;
 80021bc:	6a3b      	ldr	r3, [r7, #32]
 80021be:	111b      	asrs	r3, r3, #4
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	711a      	strb	r2, [r3, #4]
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 80021c6:	6a3b      	ldr	r3, [r7, #32]
 80021c8:	011b      	lsls	r3, r3, #4
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	121b      	asrs	r3, r3, #8
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	4413      	add	r3, r2
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	715a      	strb	r2, [r3, #5]
    msg->data[5] = t_int&0xFF;
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	719a      	strb	r2, [r3, #6]
    }
 80021e2:	bf00      	nop
 80021e4:	3728      	adds	r7, #40	; 0x28
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	20004c48 	.word	0x20004c48

080021f0 <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 80021f0:	b084      	sub	sp, #16
 80021f2:	b590      	push	{r4, r7, lr}
 80021f4:	b087      	sub	sp, #28
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80021fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8002200:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002204:	021b      	lsls	r3, r3, #8
 8002206:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 800220a:	4313      	orrs	r3, r2
 800220c:	617b      	str	r3, [r7, #20]
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 800220e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002218:	0912      	lsrs	r2, r2, #4
 800221a:	b2d2      	uxtb	r2, r2
 800221c:	4313      	orrs	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8002220:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002224:	021b      	lsls	r3, r3, #8
 8002226:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800222a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800222e:	4313      	orrs	r3, r2
 8002230:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8002232:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002236:	011b      	lsls	r3, r3, #4
 8002238:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800223c:	0912      	lsrs	r2, r2, #4
 800223e:	b2d2      	uxtb	r2, r2
 8002240:	4313      	orrs	r3, r2
 8002242:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8002244:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002248:	021b      	lsls	r3, r3, #8
 800224a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800224e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002252:	4313      	orrs	r3, r2
 8002254:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8002256:	4b34      	ldr	r3, [pc, #208]	; (8002328 <unpack_cmd+0x138>)
 8002258:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800225c:	4b32      	ldr	r3, [pc, #200]	; (8002328 <unpack_cmd+0x138>)
 800225e:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8002262:	2110      	movs	r1, #16
 8002264:	eef0 0a47 	vmov.f32	s1, s14
 8002268:	eeb0 0a67 	vmov.f32	s0, s15
 800226c:	6978      	ldr	r0, [r7, #20]
 800226e:	f002 fb53 	bl	8004918 <uint_to_float>
 8002272:	eef0 7a40 	vmov.f32	s15, s0
 8002276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002278:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 800227c:	4b2a      	ldr	r3, [pc, #168]	; (8002328 <unpack_cmd+0x138>)
 800227e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002282:	4b29      	ldr	r3, [pc, #164]	; (8002328 <unpack_cmd+0x138>)
 8002284:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002288:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800228a:	1d1c      	adds	r4, r3, #4
 800228c:	210c      	movs	r1, #12
 800228e:	eef0 0a47 	vmov.f32	s1, s14
 8002292:	eeb0 0a67 	vmov.f32	s0, s15
 8002296:	6938      	ldr	r0, [r7, #16]
 8002298:	f002 fb3e 	bl	8004918 <uint_to_float>
 800229c:	eef0 7a40 	vmov.f32	s15, s0
 80022a0:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 80022a4:	4b20      	ldr	r3, [pc, #128]	; (8002328 <unpack_cmd+0x138>)
 80022a6:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80022aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022ac:	f103 0408 	add.w	r4, r3, #8
 80022b0:	210c      	movs	r1, #12
 80022b2:	eef0 0a67 	vmov.f32	s1, s15
 80022b6:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800232c <unpack_cmd+0x13c>
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f002 fb2c 	bl	8004918 <uint_to_float>
 80022c0:	eef0 7a40 	vmov.f32	s15, s0
 80022c4:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 80022c8:	4b17      	ldr	r3, [pc, #92]	; (8002328 <unpack_cmd+0x138>)
 80022ca:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80022ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022d0:	f103 040c 	add.w	r4, r3, #12
 80022d4:	210c      	movs	r1, #12
 80022d6:	eef0 0a67 	vmov.f32	s1, s15
 80022da:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800232c <unpack_cmd+0x13c>
 80022de:	68b8      	ldr	r0, [r7, #8]
 80022e0:	f002 fb1a 	bl	8004918 <uint_to_float>
 80022e4:	eef0 7a40 	vmov.f32	s15, s0
 80022e8:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, -T_MAX, T_MAX, 12);
 80022ec:	4b0e      	ldr	r3, [pc, #56]	; (8002328 <unpack_cmd+0x138>)
 80022ee:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80022f2:	eef1 7a67 	vneg.f32	s15, s15
 80022f6:	4b0c      	ldr	r3, [pc, #48]	; (8002328 <unpack_cmd+0x138>)
 80022f8:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80022fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022fe:	f103 0410 	add.w	r4, r3, #16
 8002302:	210c      	movs	r1, #12
 8002304:	eef0 0a47 	vmov.f32	s1, s14
 8002308:	eeb0 0a67 	vmov.f32	s0, s15
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f002 fb03 	bl	8004918 <uint_to_float>
 8002312:	eef0 7a40 	vmov.f32	s15, s0
 8002316:	edc4 7a00 	vstr	s15, [r4]

//    printf("Received   ");
//    printf("%.3f  %.3f  %.3f  %.3f  %.3f",commands[0], commands[1], commands[2], commands[3], commands[4]);
//    printf("\n\r");
    }
 800231a:	bf00      	nop
 800231c:	371c      	adds	r7, #28
 800231e:	46bd      	mov	sp, r7
 8002320:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002324:	b004      	add	sp, #16
 8002326:	4770      	bx	lr
 8002328:	20004c48 	.word	0x20004c48
 800232c:	00000000 	.word	0x00000000

08002330 <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 8002330:	b480      	push	{r7}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800233c:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002342:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002348:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002350:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002354:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002358:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002362:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002366:	ee77 7a67 	vsub.f32	s15, s14, s15
 800236a:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002374:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002378:	ee77 7a67 	vsub.f32	s15, s14, s15
 800237c:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002380:	4b3b      	ldr	r3, [pc, #236]	; (8002470 <set_dtc+0x140>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d136      	bne.n	80023f6 <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002388:	4b3a      	ldr	r3, [pc, #232]	; (8002474 <set_dtc+0x144>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800238e:	ee07 3a90 	vmov	s15, r3
 8002392:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002396:	edd7 7a05 	vldr	s15, [r7, #20]
 800239a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800239e:	4b35      	ldr	r3, [pc, #212]	; (8002474 <set_dtc+0x144>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023a6:	ee17 2a90 	vmov	r2, s15
 80023aa:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80023ac:	4b31      	ldr	r3, [pc, #196]	; (8002474 <set_dtc+0x144>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b2:	ee07 3a90 	vmov	s15, r3
 80023b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80023be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023c2:	4b2c      	ldr	r3, [pc, #176]	; (8002474 <set_dtc+0x144>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023ca:	ee17 2a90 	vmov	r2, s15
 80023ce:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 80023d0:	4b28      	ldr	r3, [pc, #160]	; (8002474 <set_dtc+0x144>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d6:	ee07 3a90 	vmov	s15, r3
 80023da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023de:	edd7 7a03 	vldr	s15, [r7, #12]
 80023e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023e6:	4b23      	ldr	r3, [pc, #140]	; (8002474 <set_dtc+0x144>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023ee:	ee17 2a90 	vmov	r2, s15
 80023f2:	63da      	str	r2, [r3, #60]	; 0x3c
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 80023f4:	e035      	b.n	8002462 <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 80023f6:	4b1f      	ldr	r3, [pc, #124]	; (8002474 <set_dtc+0x144>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023fc:	ee07 3a90 	vmov	s15, r3
 8002400:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002404:	edd7 7a05 	vldr	s15, [r7, #20]
 8002408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800240c:	4b19      	ldr	r3, [pc, #100]	; (8002474 <set_dtc+0x144>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002414:	ee17 2a90 	vmov	r2, s15
 8002418:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 800241a:	4b16      	ldr	r3, [pc, #88]	; (8002474 <set_dtc+0x144>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002420:	ee07 3a90 	vmov	s15, r3
 8002424:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002428:	edd7 7a04 	vldr	s15, [r7, #16]
 800242c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002430:	4b10      	ldr	r3, [pc, #64]	; (8002474 <set_dtc+0x144>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002438:	ee17 2a90 	vmov	r2, s15
 800243c:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800243e:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <set_dtc+0x144>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002444:	ee07 3a90 	vmov	s15, r3
 8002448:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800244c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002454:	4b07      	ldr	r3, [pc, #28]	; (8002474 <set_dtc+0x144>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800245c:	ee17 2a90 	vmov	r2, s15
 8002460:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002462:	bf00      	nop
 8002464:	371c      	adds	r7, #28
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	20004d48 	.word	0x20004d48
 8002474:	20005200 	.word	0x20005200

08002478 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
	/* Sample ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002480:	4b41      	ldr	r3, [pc, #260]	; (8002588 <analog_sample+0x110>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d112      	bne.n	80024ae <analog_sample+0x36>
		controller->adc_a_raw = controller->ADC1_Val[0];
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f8b3 32f8 	ldrh.w	r3, [r3, #760]	; 0x2f8
 800248e:	461a      	mov	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = controller->ADC2_Val[0];
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	; 0x2fe
 800249a:	461a      	mov	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	609a      	str	r2, [r3, #8]
		controller->adc_c_raw = controller->ADC2_Val[1];
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f8b3 3300 	ldrh.w	r3, [r3, #768]	; 0x300
 80024a6:	461a      	mov	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	60da      	str	r2, [r3, #12]
 80024ac:	e011      	b.n	80024d2 <analog_sample+0x5a>
	}
	else{
		controller->adc_a_raw = controller->ADC2_Val[0];
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	; 0x2fe
 80024b4:	461a      	mov	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = controller->ADC1_Val[0];
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f8b3 32f8 	ldrh.w	r3, [r3, #760]	; 0x2f8
 80024c0:	461a      	mov	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	609a      	str	r2, [r3, #8]
		controller->adc_c_raw = controller->ADC2_Val[1];
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f8b3 3300 	ldrh.w	r3, [r3, #768]	; 0x300
 80024cc:	461a      	mov	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	60da      	str	r2, [r3, #12]
	}
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)controller->ADC1_Val, 3);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 80024d8:	2203      	movs	r2, #3
 80024da:	4619      	mov	r1, r3
 80024dc:	482b      	ldr	r0, [pc, #172]	; (800258c <analog_sample+0x114>)
 80024de:	f003 ffcd 	bl	800647c <HAL_ADC_Start_DMA>
    HAL_ADC_Start_DMA(&hadc2, (uint32_t *)controller->ADC2_Val, 2);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f203 23fe 	addw	r3, r3, #766	; 0x2fe
 80024e8:	2202      	movs	r2, #2
 80024ea:	4619      	mov	r1, r3
 80024ec:	4828      	ldr	r0, [pc, #160]	; (8002590 <analog_sample+0x118>)
 80024ee:	f003 ffc5 	bl	800647c <HAL_ADC_Start_DMA>

	controller->adc_vbus_raw = controller->ADC1_Val[1];
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f8b3 32fa 	ldrh.w	r3, [r3, #762]	; 0x2fa
 80024f8:	461a      	mov	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	ee07 3a90 	vmov	s15, r3
 8002506:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800250a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002594 <analog_sample+0x11c>
 800250e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	edc3 7a08 	vstr	s15, [r3, #32]

	controller->i_a = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	ee07 3a90 	vmov	s15, r3
 8002528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800252c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002598 <analog_sample+0x120>
 8002530:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	edc3 7a05 	vstr	s15, [r3, #20]
	controller->i_b = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689a      	ldr	r2, [r3, #8]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	ee07 3a90 	vmov	s15, r3
 800254a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800254e:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002598 <analog_sample+0x120>
 8002552:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	edc3 7a06 	vstr	s15, [r3, #24]
	controller->i_c = I_SCALE*(float)(controller->adc_c_raw - controller->adc_c_offset);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	68da      	ldr	r2, [r3, #12]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	ee07 3a90 	vmov	s15, r3
 800256c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002570:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002598 <analog_sample+0x120>
 8002574:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	edc3 7a07 	vstr	s15, [r3, #28]

}
 800257e:	bf00      	nop
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20004d48 	.word	0x20004d48
 800258c:	2000021c 	.word	0x2000021c
 8002590:	20000288 	.word	0x20000288
 8002594:	3c092822 	.word	0x3c092822
 8002598:	bcf0aa87 	.word	0xbcf0aa87

0800259c <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	ed87 0a05 	vstr	s0, [r7, #20]
 80025a6:	edc7 0a04 	vstr	s1, [r7, #16]
 80025aa:	ed87 1a03 	vstr	s2, [r7, #12]
 80025ae:	60b8      	str	r0, [r7, #8]
 80025b0:	6079      	str	r1, [r7, #4]
 80025b2:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 80025b4:	ed97 0a05 	vldr	s0, [r7, #20]
 80025b8:	f002 fa1a 	bl	80049f0 <cos_lut>
 80025bc:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80025c0:	ed97 0a05 	vldr	s0, [r7, #20]
 80025c4:	f002 f9da 	bl	800497c <sin_lut>
 80025c8:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 80025cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80025d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80025d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025d8:	edd7 6a06 	vldr	s13, [r7, #24]
 80025dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80025e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 80025ee:	edd7 7a06 	vldr	s15, [r7, #24]
 80025f2:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800269c <abc+0x100>
 80025f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025fa:	edd7 7a07 	vldr	s15, [r7, #28]
 80025fe:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002602:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002606:	ee37 7a67 	vsub.f32	s14, s14, s15
 800260a:	edd7 7a04 	vldr	s15, [r7, #16]
 800260e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002612:	edd7 7a07 	vldr	s15, [r7, #28]
 8002616:	eddf 6a22 	vldr	s13, [pc, #136]	; 80026a0 <abc+0x104>
 800261a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800261e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002622:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002626:	ee67 7a86 	vmul.f32	s15, s15, s12
 800262a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800262e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002632:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002636:	ee77 7a67 	vsub.f32	s15, s14, s15
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002640:	edd7 7a06 	vldr	s15, [r7, #24]
 8002644:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80026a0 <abc+0x104>
 8002648:	ee27 7a87 	vmul.f32	s14, s15, s14
 800264c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002650:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002654:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002658:	ee37 7a67 	vsub.f32	s14, s14, s15
 800265c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002660:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002664:	edd7 7a07 	vldr	s15, [r7, #28]
 8002668:	eddf 6a0c 	vldr	s13, [pc, #48]	; 800269c <abc+0x100>
 800266c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002670:	edd7 7a06 	vldr	s15, [r7, #24]
 8002674:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002678:	ee67 7a86 	vmul.f32	s15, s15, s12
 800267c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002680:	edd7 7a03 	vldr	s15, [r7, #12]
 8002684:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002688:	ee77 7a67 	vsub.f32	s15, s14, s15
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	edc3 7a00 	vstr	s15, [r3]
    }
 8002692:	bf00      	nop
 8002694:	3720      	adds	r7, #32
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	3f5db3d7 	.word	0x3f5db3d7
 80026a0:	bf5db3d7 	.word	0xbf5db3d7

080026a4 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b088      	sub	sp, #32
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	ed87 0a05 	vstr	s0, [r7, #20]
 80026ae:	edc7 0a04 	vstr	s1, [r7, #16]
 80026b2:	ed87 1a03 	vstr	s2, [r7, #12]
 80026b6:	edc7 1a02 	vstr	s3, [r7, #8]
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 80026be:	ed97 0a05 	vldr	s0, [r7, #20]
 80026c2:	f002 f995 	bl	80049f0 <cos_lut>
 80026c6:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80026ca:	ed97 0a05 	vldr	s0, [r7, #20]
 80026ce:	f002 f955 	bl	800497c <sin_lut>
 80026d2:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026d6:	ed97 7a07 	vldr	s14, [r7, #28]
 80026da:	edd7 7a04 	vldr	s15, [r7, #16]
 80026de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80026e6:	eddf 6a34 	vldr	s13, [pc, #208]	; 80027b8 <dq0+0x114>
 80026ea:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80026ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80026f2:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80026f6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80026fa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80026fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8002702:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002706:	ee37 7a27 	vadd.f32	s14, s14, s15
 800270a:	edd7 7a06 	vldr	s15, [r7, #24]
 800270e:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80027bc <dq0+0x118>
 8002712:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002716:	edd7 7a07 	vldr	s15, [r7, #28]
 800271a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800271e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002722:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002726:	edd7 7a02 	vldr	s15, [r7, #8]
 800272a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800272e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002732:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80027c0 <dq0+0x11c>
 8002736:	ee67 7a87 	vmul.f32	s15, s15, s14
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002740:	edd7 7a06 	vldr	s15, [r7, #24]
 8002744:	eeb1 7a67 	vneg.f32	s14, s15
 8002748:	edd7 7a04 	vldr	s15, [r7, #16]
 800274c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002750:	edd7 7a07 	vldr	s15, [r7, #28]
 8002754:	eddf 6a19 	vldr	s13, [pc, #100]	; 80027bc <dq0+0x118>
 8002758:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800275c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002760:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002764:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002768:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800276c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002770:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002774:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002778:	edd7 7a07 	vldr	s15, [r7, #28]
 800277c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80027b8 <dq0+0x114>
 8002780:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002784:	edd7 7a06 	vldr	s15, [r7, #24]
 8002788:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800278c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002790:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002794:	edd7 7a02 	vldr	s15, [r7, #8]
 8002798:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800279c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027a0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80027c0 <dq0+0x11c>
 80027a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	edc3 7a00 	vstr	s15, [r3]

    }
 80027ae:	bf00      	nop
 80027b0:	3720      	adds	r7, #32
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	3f5db3d7 	.word	0x3f5db3d7
 80027bc:	bf5db3d7 	.word	0xbf5db3d7
 80027c0:	3f2aaaab 	.word	0x3f2aaaab

080027c4 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 80027c4:	b580      	push	{r7, lr}
 80027c6:	ed2d 8b02 	vpush	{d8}
 80027ca:	b08a      	sub	sp, #40	; 0x28
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	ed87 0a07 	vstr	s0, [r7, #28]
 80027d2:	edc7 0a06 	vstr	s1, [r7, #24]
 80027d6:	ed87 1a05 	vstr	s2, [r7, #20]
 80027da:	edc7 1a04 	vstr	s3, [r7, #16]
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 80027e4:	ed97 1a04 	vldr	s2, [r7, #16]
 80027e8:	edd7 0a05 	vldr	s1, [r7, #20]
 80027ec:	ed97 0a06 	vldr	s0, [r7, #24]
 80027f0:	f001 ffe2 	bl	80047b8 <fminf3>
 80027f4:	eeb0 8a40 	vmov.f32	s16, s0
 80027f8:	ed97 1a04 	vldr	s2, [r7, #16]
 80027fc:	edd7 0a05 	vldr	s1, [r7, #20]
 8002800:	ed97 0a06 	vldr	s0, [r7, #24]
 8002804:	f001 ffa4 	bl	8004750 <fmaxf3>
 8002808:	eef0 7a40 	vmov.f32	s15, s0
 800280c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002810:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002814:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002818:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 800281c:	4b41      	ldr	r3, [pc, #260]	; (8002924 <svm+0x160>)
 800281e:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002820:	ed97 7a06 	vldr	s14, [r7, #24]
 8002824:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002828:	ee77 7a67 	vsub.f32	s15, s14, s15
 800282c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002830:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002834:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002928 <svm+0x164>
 8002838:	ee67 6a87 	vmul.f32	s13, s15, s14
 800283c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002840:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002844:	edd7 7a08 	vldr	s15, [r7, #32]
 8002848:	ee77 7a27 	vadd.f32	s15, s14, s15
 800284c:	eddf 0a37 	vldr	s1, [pc, #220]	; 800292c <svm+0x168>
 8002850:	eeb0 0a67 	vmov.f32	s0, s15
 8002854:	f001 ff44 	bl	80046e0 <fast_fmaxf>
 8002858:	eef0 7a40 	vmov.f32	s15, s0
 800285c:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002930 <svm+0x16c>
 8002860:	eeb0 0a67 	vmov.f32	s0, s15
 8002864:	f001 ff58 	bl	8004718 <fast_fminf>
 8002868:	eef0 7a40 	vmov.f32	s15, s0
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002872:	ed97 7a05 	vldr	s14, [r7, #20]
 8002876:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800287a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800287e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002882:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002886:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002928 <svm+0x164>
 800288a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800288e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002896:	edd7 7a08 	vldr	s15, [r7, #32]
 800289a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800289e:	eddf 0a23 	vldr	s1, [pc, #140]	; 800292c <svm+0x168>
 80028a2:	eeb0 0a67 	vmov.f32	s0, s15
 80028a6:	f001 ff1b 	bl	80046e0 <fast_fmaxf>
 80028aa:	eef0 7a40 	vmov.f32	s15, s0
 80028ae:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002930 <svm+0x16c>
 80028b2:	eeb0 0a67 	vmov.f32	s0, s15
 80028b6:	f001 ff2f 	bl	8004718 <fast_fminf>
 80028ba:	eef0 7a40 	vmov.f32	s15, s0
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 80028c4:	ed97 7a04 	vldr	s14, [r7, #16]
 80028c8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80028cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028d0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80028d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028d8:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002928 <svm+0x164>
 80028dc:	ee67 6a87 	vmul.f32	s13, s15, s14
 80028e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80028e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028e8:	edd7 7a08 	vldr	s15, [r7, #32]
 80028ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028f0:	eddf 0a0e 	vldr	s1, [pc, #56]	; 800292c <svm+0x168>
 80028f4:	eeb0 0a67 	vmov.f32	s0, s15
 80028f8:	f001 fef2 	bl	80046e0 <fast_fmaxf>
 80028fc:	eef0 7a40 	vmov.f32	s15, s0
 8002900:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002930 <svm+0x16c>
 8002904:	eeb0 0a67 	vmov.f32	s0, s15
 8002908:	f001 ff06 	bl	8004718 <fast_fminf>
 800290c:	eef0 7a40 	vmov.f32	s15, s0
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	edc3 7a00 	vstr	s15, [r3]

    }
 8002916:	bf00      	nop
 8002918:	3728      	adds	r7, #40	; 0x28
 800291a:	46bd      	mov	sp, r7
 800291c:	ecbd 8b02 	vpop	{d8}
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	3ef0a3d7 	.word	0x3ef0a3d7
 8002928:	3f933333 	.word	0x3f933333
 800292c:	00000000 	.word	0x00000000
 8002930:	3f70a3d7 	.word	0x3f70a3d7

08002934 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	61fb      	str	r3, [r7, #28]
    int adc_b_offset = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	61bb      	str	r3, [r7, #24]
    int adc_c_offset = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	617b      	str	r3, [r7, #20]
    int n = 1000;
 8002948:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800294c:	60fb      	str	r3, [r7, #12]
    controller->dtc_u = 0.f;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f04f 0200 	mov.w	r2, #0
 8002954:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f04f 0200 	mov.w	r2, #0
 800295c:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f04f 0200 	mov.w	r2, #0
 8002964:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f7ff fce2 	bl	8002330 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 800296c:	2300      	movs	r3, #0
 800296e:	613b      	str	r3, [r7, #16]
 8002970:	e014      	b.n	800299c <zero_current+0x68>
    	analog_sample(controller);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f7ff fd80 	bl	8002478 <analog_sample>
    	adc_a_offset += controller->adc_a_raw;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	69fa      	ldr	r2, [r7, #28]
 800297e:	4413      	add	r3, r2
 8002980:	61fb      	str	r3, [r7, #28]
    	adc_b_offset += controller->adc_b_raw;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4413      	add	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
    	adc_c_offset += controller->adc_c_raw;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	697a      	ldr	r2, [r7, #20]
 8002992:	4413      	add	r3, r2
 8002994:	617b      	str	r3, [r7, #20]
    for (int i = 0; i<n; i++){               // Average n samples
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	3301      	adds	r3, #1
 800299a:	613b      	str	r3, [r7, #16]
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	dbe6      	blt.n	8002972 <zero_current+0x3e>
     }
    controller->adc_a_offset = adc_a_offset/n;
 80029a4:	69fa      	ldr	r2, [r7, #28]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	fb92 f2f3 	sdiv	r2, r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->adc_b_offset = adc_b_offset/n;
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	fb92 f2f3 	sdiv	r2, r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    controller->adc_c_offset = adc_c_offset/n;
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	fb92 f2f3 	sdiv	r2, r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    }
 80029ce:	bf00      	nop
 80029d0:	3720      	adds	r7, #32
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
	...

080029d8 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4a42      	ldr	r2, [pc, #264]	; (8002aec <init_controller_params+0x114>)
 80029e4:	679a      	str	r2, [r3, #120]	; 0x78
    controller->ki_q = KI_Q;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a40      	ldr	r2, [pc, #256]	; (8002aec <init_controller_params+0x114>)
 80029ea:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->k_d = K_SCALE*I_BW;
 80029ec:	4b40      	ldr	r3, [pc, #256]	; (8002af0 <init_controller_params+0x118>)
 80029ee:	edd3 7a02 	vldr	s15, [r3, #8]
 80029f2:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002af4 <init_controller_params+0x11c>
 80029f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
    controller->k_q = K_SCALE*I_BW;
 8002a00:	4b3b      	ldr	r3, [pc, #236]	; (8002af0 <init_controller_params+0x118>)
 8002a02:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a06:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002af4 <init_controller_params+0x11c>
 8002a0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002a14:	4b36      	ldr	r3, [pc, #216]	; (8002af0 <init_controller_params+0x118>)
 8002a16:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a1a:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8002af8 <init_controller_params+0x120>
 8002a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a22:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002afc <init_controller_params+0x124>
 8002a26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->ki_fw = .1f*controller->ki_d;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002a4e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002b00 <init_controller_params+0x128>
 8002a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
    controller->phase_order = PHASE_ORDER;
 8002a5c:	4b29      	ldr	r3, [pc, #164]	; (8002b04 <init_controller_params+0x12c>)
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002a66:	2300      	movs	r3, #0
 8002a68:	60fb      	str	r3, [r7, #12]
 8002a6a:	e036      	b.n	8002ada <init_controller_params+0x102>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	ee07 3a90 	vmov	s15, r3
 8002a72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a76:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002b08 <init_controller_params+0x130>
 8002a7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a7e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002b0c <init_controller_params+0x134>
 8002a82:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002a86:	ee16 0a90 	vmov	r0, s13
 8002a8a:	f7fd fd85 	bl	8000598 <__aeabi_f2d>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	ec43 2b10 	vmov	d0, r2, r3
 8002a96:	f00f f92f 	bl	8011cf8 <exp>
 8002a9a:	ec51 0b10 	vmov	r0, r1, d0
 8002a9e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002aa2:	4b1b      	ldr	r3, [pc, #108]	; (8002b10 <init_controller_params+0x138>)
 8002aa4:	f7fd fdd0 	bl	8000648 <__aeabi_dmul>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	460b      	mov	r3, r1
 8002aac:	4610      	mov	r0, r2
 8002aae:	4619      	mov	r1, r3
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	4b17      	ldr	r3, [pc, #92]	; (8002b14 <init_controller_params+0x13c>)
 8002ab6:	f7fd fc11 	bl	80002dc <__adddf3>
 8002aba:	4602      	mov	r2, r0
 8002abc:	460b      	mov	r3, r1
 8002abe:	4610      	mov	r0, r2
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	f7fe f8b9 	bl	8000c38 <__aeabi_d2f>
 8002ac6:	4601      	mov	r1, r0
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	333c      	adds	r3, #60	; 0x3c
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	4413      	add	r3, r2
 8002ad2:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	60fb      	str	r3, [r7, #12]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2b7f      	cmp	r3, #127	; 0x7f
 8002ade:	ddc5      	ble.n	8002a6c <init_controller_params+0x94>
    }
}
 8002ae0:	bf00      	nop
 8002ae2:	bf00      	nop
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	3d3851ec 	.word	0x3d3851ec
 8002af0:	20004c48 	.word	0x20004c48
 8002af4:	38d1b717 	.word	0x38d1b717
 8002af8:	388bcf64 	.word	0x388bcf64
 8002afc:	40c90fdb 	.word	0x40c90fdb
 8002b00:	3dcccccd 	.word	0x3dcccccd
 8002b04:	20004d48 	.word	0x20004d48
 8002b08:	bc000000 	.word	0xbc000000
 8002b0c:	3d03126f 	.word	0x3d03126f
 8002b10:	3ff33333 	.word	0x3ff33333
 8002b14:	3ff00000 	.word	0x3ff00000

08002b18 <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002b20:	4b36      	ldr	r3, [pc, #216]	; (8002bfc <reset_foc+0xe4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b26:	ee07 3a90 	vmov	s15, r3
 8002b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b2e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b36:	4b31      	ldr	r3, [pc, #196]	; (8002bfc <reset_foc+0xe4>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b3e:	ee17 2a90 	vmov	r2, s15
 8002b42:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002b44:	4b2d      	ldr	r3, [pc, #180]	; (8002bfc <reset_foc+0xe4>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4a:	ee07 3a90 	vmov	s15, r3
 8002b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b52:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b5a:	4b28      	ldr	r3, [pc, #160]	; (8002bfc <reset_foc+0xe4>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b62:	ee17 2a90 	vmov	r2, s15
 8002b66:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002b68:	4b24      	ldr	r3, [pc, #144]	; (8002bfc <reset_foc+0xe4>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6e:	ee07 3a90 	vmov	s15, r3
 8002b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b76:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7e:	4b1f      	ldr	r3, [pc, #124]	; (8002bfc <reset_foc+0xe4>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b86:	ee17 2a90 	vmov	r2, s15
 8002b8a:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f04f 0200 	mov.w	r2, #0
 8002b92:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    controller->i_q_des = 0;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f04f 0200 	mov.w	r2, #0
 8002b9c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_d = 0;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f04f 0200 	mov.w	r2, #0
 8002ba6:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f04f 0200 	mov.w	r2, #0
 8002bae:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f04f 0200 	mov.w	r2, #0
 8002bbe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->d_int = 0;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f04f 0200 	mov.w	r2, #0
 8002bc8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    controller->v_q = 0;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f04f 0200 	mov.w	r2, #0
 8002bd2:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f04f 0200 	mov.w	r2, #0
 8002bda:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    controller->otw_flag = 0;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

    }
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	20005200 	.word	0x20005200

08002c00 <commutate>:


}

void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity/GR;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 8002c20:	4bd7      	ldr	r3, [pc, #860]	; (8002f80 <commutate+0x380>)
 8002c22:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002c26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	edd3 6a02 	vldr	s13, [r3, #8]
 8002c36:	4bd2      	ldr	r3, [pc, #840]	; (8002f80 <commutate+0x380>)
 8002c38:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002c3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	edd3 6a06 	vldr	s13, [r3, #24]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	ed93 6a07 	vldr	s12, [r3, #28]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3340      	adds	r3, #64	; 0x40
 8002c68:	4619      	mov	r1, r3
 8002c6a:	4610      	mov	r0, r2
 8002c6c:	eef0 1a46 	vmov.f32	s3, s12
 8002c70:	eeb0 1a66 	vmov.f32	s2, s13
 8002c74:	eef0 0a47 	vmov.f32	s1, s14
 8002c78:	eeb0 0a67 	vmov.f32	s0, s15
 8002c7c:	f7ff fd12 	bl	80026a4 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002c86:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8002f84 <commutate+0x384>
 8002c8a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002c94:	eddf 6abc 	vldr	s13, [pc, #752]	; 8002f88 <commutate+0x388>
 8002c98:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002cac:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8002f84 <commutate+0x384>
 8002cb0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002cba:	eddf 6ab3 	vldr	s13, [pc, #716]	; 8002f88 <commutate+0x388>
 8002cbe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002cd2:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8002f8c <commutate+0x38c>
 8002cd6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ce0:	eddf 6aab 	vldr	s13, [pc, #684]	; 8002f90 <commutate+0x390>
 8002ce4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002cf8:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002f94 <commutate+0x394>
 8002cfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d00:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002f98 <commutate+0x398>
 8002d04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d08:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8002f9c <commutate+0x39c>
 8002d0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 8002d16:	4b9a      	ldr	r3, [pc, #616]	; (8002f80 <commutate+0x380>)
 8002d18:	68da      	ldr	r2, [r3, #12]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f103 01a4 	add.w	r1, r3, #164	; 0xa4
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 8002d32:	eeb0 0a67 	vmov.f32	s0, s15
 8002d36:	4610      	mov	r0, r2
 8002d38:	f001 fd72 	bl	8004820 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002d48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d4c:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002d5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d60:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 8002d6a:	f04f 0300 	mov.w	r3, #0
 8002d6e:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8002d76:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002d84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d88:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002da2:	eef0 0a47 	vmov.f32	s1, s14
 8002da6:	eeb0 0a67 	vmov.f32	s0, s15
 8002daa:	f001 fcb5 	bl	8004718 <fast_fminf>
 8002dae:	eeb0 7a40 	vmov.f32	s14, s0
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002db8:	eef1 7a67 	vneg.f32	s15, s15
 8002dbc:	eef0 0a67 	vmov.f32	s1, s15
 8002dc0:	eeb0 0a47 	vmov.f32	s0, s14
 8002dc4:	f001 fc8c 	bl	80046e0 <fast_fmaxf>
 8002dc8:	eef0 7a40 	vmov.f32	s15, s0
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002de4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002de8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002df0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002e06:	eef0 0a47 	vmov.f32	s1, s14
 8002e0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e0e:	f001 fc83 	bl	8004718 <fast_fminf>
 8002e12:	eeb0 7a40 	vmov.f32	s14, s0
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002e1c:	eef1 7a67 	vneg.f32	s15, s15
 8002e20:	eef0 0a67 	vmov.f32	s1, s15
 8002e24:	eeb0 0a47 	vmov.f32	s0, s14
 8002e28:	f001 fc5a 	bl	80046e0 <fast_fmaxf>
 8002e2c:	eef0 7a40 	vmov.f32	s15, s0
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002e42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002e52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e5a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e5e:	f00e ffb3 	bl	8011dc8 <sqrtf>
 8002e62:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002e6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002e7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e7e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8002e9e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ea2:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ea6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002ec0:	eef0 0a47 	vmov.f32	s1, s14
 8002ec4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ec8:	f001 fc26 	bl	8004718 <fast_fminf>
 8002ecc:	eeb0 7a40 	vmov.f32	s14, s0
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002ed6:	eef1 7a67 	vneg.f32	s15, s15
 8002eda:	eef0 0a67 	vmov.f32	s1, s15
 8002ede:	eeb0 0a47 	vmov.f32	s0, s14
 8002ee2:	f001 fbfd 	bl	80046e0 <fast_fmaxf>
 8002ee6:	eef0 7a40 	vmov.f32	s15, s0
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002efc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002f0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f14:	eeb0 0a67 	vmov.f32	s0, s15
 8002f18:	f00e ff56 	bl	8011dc8 <sqrtf>
 8002f1c:	eef0 7a40 	vmov.f32	s15, s0
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002f2c:	edd7 0a03 	vldr	s1, [r7, #12]
 8002f30:	eeb0 0a67 	vmov.f32	s0, s15
 8002f34:	f001 fbf0 	bl	8004718 <fast_fminf>
 8002f38:	eeb0 7a40 	vmov.f32	s14, s0
 8002f3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f40:	eef1 7a67 	vneg.f32	s15, s15
 8002f44:	eef0 0a67 	vmov.f32	s1, s15
 8002f48:	eeb0 0a47 	vmov.f32	s0, s14
 8002f4c:	f001 fbc8 	bl	80046e0 <fast_fmaxf>
 8002f50:	eef0 7a40 	vmov.f32	s15, s0
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002f6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f70:	4610      	mov	r0, r2
 8002f72:	f001 fc55 	bl	8004820 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	e011      	b.n	8002fa4 <commutate+0x3a4>
 8002f80:	20004c48 	.word	0x20004c48
 8002f84:	3f7d70a4 	.word	0x3f7d70a4
 8002f88:	3c23d70a 	.word	0x3c23d70a
 8002f8c:	3f666666 	.word	0x3f666666
 8002f90:	3dcccccd 	.word	0x3dcccccd
 8002f94:	3f933333 	.word	0x3f933333
 8002f98:	3f70a3d7 	.word	0x3f70a3d7
 8002f9c:	3f13cd3a 	.word	0x3f13cd3a
 8002fa0:	38d1b716 	.word	0x38d1b716
 8002fa4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002fa8:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8002fa0 <commutate+0x3a0>
 8002fac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002fb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f103 0064 	add.w	r0, r3, #100	; 0x64
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	336c      	adds	r3, #108	; 0x6c
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	eeb0 1a66 	vmov.f32	s2, s13
 8002fd6:	eef0 0a47 	vmov.f32	s1, s14
 8002fda:	eeb0 0a67 	vmov.f32	s0, s15
 8002fde:	f7ff fadd 	bl	800259c <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f103 0058 	add.w	r0, r3, #88	; 0x58
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	3360      	adds	r3, #96	; 0x60
 800300a:	461a      	mov	r2, r3
 800300c:	eef0 1a46 	vmov.f32	s3, s12
 8003010:	eeb0 1a66 	vmov.f32	s2, s13
 8003014:	eef0 0a47 	vmov.f32	s1, s14
 8003018:	eeb0 0a67 	vmov.f32	s0, s15
 800301c:	f7ff fbd2 	bl	80027c4 <svm>
       set_dtc(controller);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f7ff f985 	bl	8002330 <set_dtc>

    }
 8003026:	bf00      	nop
 8003028:	3720      	adds	r7, #32
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop

08003030 <torque_control>:
void torque_control(ControllerStruct *controller){
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	edd3 6a32 	vldr	s13, [r3, #200]	; 0xc8
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800304a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800304e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003058:	ee37 7a27 	vadd.f32	s14, s14, s15
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	ed93 6a33 	vldr	s12, [r3, #204]	; 0xcc
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800306e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003072:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003076:	ee77 7a27 	vadd.f32	s15, s14, s15
 800307a:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = torque_des/(KT*GR);
 800307e:	4b0d      	ldr	r3, [pc, #52]	; (80030b4 <torque_control+0x84>)
 8003080:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8003084:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <torque_control+0x84>)
 8003086:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800308a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800308e:	edd7 6a03 	vldr	s13, [r7, #12]
 8003092:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
    controller->i_d_des = 0.0f;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f04f 0200 	mov.w	r2, #0
 80030a2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

}
 80030a6:	bf00      	nop
 80030a8:	3714      	adds	r7, #20
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	20004c48 	.word	0x20004c48

080030b8 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f04f 0200 	mov.w	r2, #0
 80030c6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->kp = 0;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->kd = 0;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f04f 0200 	mov.w	r2, #0
 80030da:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->p_des = 0;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f04f 0200 	mov.w	r2, #0
 80030e4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	controller->v_des = 0;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f04f 0200 	mov.w	r2, #0
 80030ee:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->i_q_des = 0;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "gatedrive.h"

 void run_fsm(FSMStruct * fsmstate){
 8003108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800310a:	b085      	sub	sp, #20
 800310c:	af02      	add	r7, sp, #8
 800310e:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */
	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	785a      	ldrb	r2, [r3, #1]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	429a      	cmp	r2, r3
 800311a:	d00d      	beq.n	8003138 <run_fsm+0x30>
//		 printf("trans %i %i \r\n",fsmstate->state, fsmstate->next_state);
		 fsm_exit_state(fsmstate);		// safely exit the old state
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 f927 	bl	8003370 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	78db      	ldrb	r3, [r3, #3]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d006      	beq.n	8003138 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	785a      	ldrb	r2, [r3, #1]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f8c2 	bl	80032bc <fsm_enter_state>
		 }

	 }

	 switch(fsmstate->state){
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	2b06      	cmp	r3, #6
 800313e:	f200 80a9 	bhi.w	8003294 <run_fsm+0x18c>
 8003142:	a201      	add	r2, pc, #4	; (adr r2, 8003148 <run_fsm+0x40>)
 8003144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003148:	08003293 	.word	0x08003293
 800314c:	08003165 	.word	0x08003165
 8003150:	0800324d 	.word	0x0800324d
 8003154:	08003295 	.word	0x08003295
 8003158:	08003293 	.word	0x08003293
 800315c:	08003289 	.word	0x08003289
 8003160:	08003293 	.word	0x08003293
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 8003164:	4b4d      	ldr	r3, [pc, #308]	; (800329c <run_fsm+0x194>)
 8003166:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800316a:	2b00      	cmp	r3, #0
 800316c:	d108      	bne.n	8003180 <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800316e:	4b4c      	ldr	r3, [pc, #304]	; (80032a0 <run_fsm+0x198>)
 8003170:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003174:	4a49      	ldr	r2, [pc, #292]	; (800329c <run_fsm+0x194>)
 8003176:	494a      	ldr	r1, [pc, #296]	; (80032a0 <run_fsm+0x198>)
 8003178:	484a      	ldr	r0, [pc, #296]	; (80032a4 <run_fsm+0x19c>)
 800317a:	f7fe f951 	bl	8001420 <order_phases>
//				HAL_Delay(10);
//				zero_current(&controller);
//				HAL_Delay(100);
			 }

			 break;
 800317e:	e089      	b.n	8003294 <run_fsm+0x18c>
			 else if(!comm_encoder_cal.done_cal){
 8003180:	4b46      	ldr	r3, [pc, #280]	; (800329c <run_fsm+0x194>)
 8003182:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003186:	2b00      	cmp	r3, #0
 8003188:	d108      	bne.n	800319c <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800318a:	4b45      	ldr	r3, [pc, #276]	; (80032a0 <run_fsm+0x198>)
 800318c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003190:	4a42      	ldr	r2, [pc, #264]	; (800329c <run_fsm+0x194>)
 8003192:	4943      	ldr	r1, [pc, #268]	; (80032a0 <run_fsm+0x198>)
 8003194:	4843      	ldr	r0, [pc, #268]	; (80032a4 <run_fsm+0x19c>)
 8003196:	f7fe fa5b 	bl	8001650 <calibrate_encoder>
			 break;
 800319a:	e07b      	b.n	8003294 <run_fsm+0x18c>
				 E_ZERO = comm_encoder_cal.ezero;
 800319c:	4b3f      	ldr	r3, [pc, #252]	; (800329c <run_fsm+0x194>)
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	4a41      	ldr	r2, [pc, #260]	; (80032a8 <run_fsm+0x1a0>)
 80031a2:	6113      	str	r3, [r2, #16]
				 printf("E_ZERO: %d  PP: %.3f %f\r\n", E_ZERO, PPAIRS, TWO_PI_F*fmodf((PPAIRS*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80031a4:	4b40      	ldr	r3, [pc, #256]	; (80032a8 <run_fsm+0x1a0>)
 80031a6:	691e      	ldr	r6, [r3, #16]
 80031a8:	4b40      	ldr	r3, [pc, #256]	; (80032ac <run_fsm+0x1a4>)
 80031aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7fd f9f3 	bl	8000598 <__aeabi_f2d>
 80031b2:	4604      	mov	r4, r0
 80031b4:	460d      	mov	r5, r1
 80031b6:	4b3d      	ldr	r3, [pc, #244]	; (80032ac <run_fsm+0x1a4>)
 80031b8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80031bc:	4b3a      	ldr	r3, [pc, #232]	; (80032a8 <run_fsm+0x1a0>)
 80031be:	691b      	ldr	r3, [r3, #16]
 80031c0:	425b      	negs	r3, r3
 80031c2:	ee07 3a90 	vmov	s15, r3
 80031c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ce:	eddf 6a38 	vldr	s13, [pc, #224]	; 80032b0 <run_fsm+0x1a8>
 80031d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80031d6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80031da:	eeb0 0a47 	vmov.f32	s0, s14
 80031de:	f00e fdd3 	bl	8011d88 <fmodf>
 80031e2:	eef0 7a40 	vmov.f32	s15, s0
 80031e6:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80032b4 <run_fsm+0x1ac>
 80031ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031ee:	ee17 0a90 	vmov	r0, s15
 80031f2:	f7fd f9d1 	bl	8000598 <__aeabi_f2d>
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	e9cd 2300 	strd	r2, r3, [sp]
 80031fe:	4622      	mov	r2, r4
 8003200:	462b      	mov	r3, r5
 8003202:	4631      	mov	r1, r6
 8003204:	482c      	ldr	r0, [pc, #176]	; (80032b8 <run_fsm+0x1b0>)
 8003206:	f00b f831 	bl	800e26c <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 800320a:	4b26      	ldr	r3, [pc, #152]	; (80032a4 <run_fsm+0x19c>)
 800320c:	4a23      	ldr	r2, [pc, #140]	; (800329c <run_fsm+0x194>)
 800320e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8003212:	33ac      	adds	r3, #172	; 0xac
 8003214:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8003218:	f44f 7280 	mov.w	r2, #256	; 0x100
 800321c:	4618      	mov	r0, r3
 800321e:	f00a fb8b 	bl	800d938 <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 8003222:	4b21      	ldr	r3, [pc, #132]	; (80032a8 <run_fsm+0x1a0>)
 8003224:	4a1d      	ldr	r2, [pc, #116]	; (800329c <run_fsm+0x194>)
 8003226:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800322a:	3318      	adds	r3, #24
 800322c:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8003230:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003234:	4618      	mov	r0, r3
 8003236:	f00a fb7f 	bl	800d938 <memcpy>
				 store_eeprom_regs();
 800323a:	f002 fc9b 	bl	8005b74 <store_eeprom_regs>
				 load_eeprom_regs();
 800323e:	f002 fca9 	bl	8005b94 <load_eeprom_regs>
				 update_fsm(fsmstate, 27);
 8003242:	211b      	movs	r1, #27
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f8d9 	bl	80033fc <update_fsm>
			 break;
 800324a:	e023      	b.n	8003294 <run_fsm+0x18c>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 800324c:	4b16      	ldr	r3, [pc, #88]	; (80032a8 <run_fsm+0x1a0>)
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	2b00      	cmp	r3, #0
 8003252:	dd0a      	ble.n	800326a <run_fsm+0x162>
 8003254:	4b12      	ldr	r3, [pc, #72]	; (80032a0 <run_fsm+0x198>)
 8003256:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800325a:	4b13      	ldr	r3, [pc, #76]	; (80032a8 <run_fsm+0x1a0>)
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	429a      	cmp	r2, r3
 8003260:	dd03      	ble.n	800326a <run_fsm+0x162>
				 zero_commands(&controller);
 8003262:	480f      	ldr	r0, [pc, #60]	; (80032a0 <run_fsm+0x198>)
 8003264:	f7ff ff28 	bl	80030b8 <zero_commands>
 8003268:	e002      	b.n	8003270 <run_fsm+0x168>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 800326a:	480d      	ldr	r0, [pc, #52]	; (80032a0 <run_fsm+0x198>)
 800326c:	f7ff fee0 	bl	8003030 <torque_control>
//				 field_weaken(&controller);
			 }
			 commutate(&controller, &comm_encoder);
 8003270:	490c      	ldr	r1, [pc, #48]	; (80032a4 <run_fsm+0x19c>)
 8003272:	480b      	ldr	r0, [pc, #44]	; (80032a0 <run_fsm+0x198>)
 8003274:	f7ff fcc4 	bl	8002c00 <commutate>
			 controller.timeout ++;
 8003278:	4b09      	ldr	r3, [pc, #36]	; (80032a0 <run_fsm+0x198>)
 800327a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800327e:	3301      	adds	r3, #1
 8003280:	4a07      	ldr	r2, [pc, #28]	; (80032a0 <run_fsm+0x198>)
 8003282:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
			 break;
 8003286:	e005      	b.n	8003294 <run_fsm+0x18c>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 ps_print(&comm_encoder, 100);
 8003288:	2164      	movs	r1, #100	; 0x64
 800328a:	4806      	ldr	r0, [pc, #24]	; (80032a4 <run_fsm+0x19c>)
 800328c:	f001 fe02 	bl	8004e94 <ps_print>
			 break;
 8003290:	e000      	b.n	8003294 <run_fsm+0x18c>
			 break;
 8003292:	bf00      	nop

		 case INIT_TEMP_MODE:
			 break;
	 }

 }
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800329c:	200008e8 	.word	0x200008e8
 80032a0:	2000041c 	.word	0x2000041c
 80032a4:	20000734 	.word	0x20000734
 80032a8:	20004d48 	.word	0x20004d48
 80032ac:	20004c48 	.word	0x20004c48
 80032b0:	45800000 	.word	0x45800000
 80032b4:	40c90fdb 	.word	0x40c90fdb
 80032b8:	08012370 	.word	0x08012370

080032bc <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	2b05      	cmp	r3, #5
 80032ca:	d841      	bhi.n	8003350 <fsm_enter_state+0x94>
 80032cc:	a201      	add	r2, pc, #4	; (adr r2, 80032d4 <fsm_enter_state+0x18>)
 80032ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032d2:	bf00      	nop
 80032d4:	080032ed 	.word	0x080032ed
 80032d8:	08003311 	.word	0x08003311
 80032dc:	080032f9 	.word	0x080032f9
 80032e0:	08003351 	.word	0x08003351
 80032e4:	080032f3 	.word	0x080032f3
 80032e8:	0800334f 	.word	0x0800334f
				case MENU_MODE:
//				printf("Entering Main Menu\r\n");
				enter_menu_state();
 80032ec:	f000 f94c 	bl	8003588 <enter_menu_state>
				break;
 80032f0:	e02e      	b.n	8003350 <fsm_enter_state+0x94>
			case SETUP_MODE:
//				printf("Entering Setup\r\n");
				enter_setup_state();
 80032f2:	f000 f975 	bl	80035e0 <enter_setup_state>
				break;
 80032f6:	e02b      	b.n	8003350 <fsm_enter_state+0x94>
			case ENCODER_MODE:
//				printf("Entering Encoder Mode\r\n");
				break;
			case MOTOR_MODE:
//				printf("Entering Motor Mode\r\n");
				HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 80032f8:	2201      	movs	r2, #1
 80032fa:	2140      	movs	r1, #64	; 0x40
 80032fc:	4816      	ldr	r0, [pc, #88]	; (8003358 <fsm_enter_state+0x9c>)
 80032fe:	f005 fb73 	bl	80089e8 <HAL_GPIO_WritePin>
				reset_foc(&controller);
 8003302:	4816      	ldr	r0, [pc, #88]	; (800335c <fsm_enter_state+0xa0>)
 8003304:	f7ff fc08 	bl	8002b18 <reset_foc>
//				drv_enable_gd(drv);
				enable_gd(&controller);
 8003308:	4814      	ldr	r0, [pc, #80]	; (800335c <fsm_enter_state+0xa0>)
 800330a:	f000 fd9d 	bl	8003e48 <enable_gd>

				break;
 800330e:	e01f      	b.n	8003350 <fsm_enter_state+0x94>
			case CALIBRATION_MODE:
//				printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 8003310:	4b13      	ldr	r3, [pc, #76]	; (8003360 <fsm_enter_state+0xa4>)
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8003318:	4b11      	ldr	r3, [pc, #68]	; (8003360 <fsm_enter_state+0xa4>)
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 8003320:	4b0f      	ldr	r3, [pc, #60]	; (8003360 <fsm_enter_state+0xa4>)
 8003322:	2200      	movs	r2, #0
 8003324:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 8003326:	4b0f      	ldr	r3, [pc, #60]	; (8003364 <fsm_enter_state+0xa8>)
 8003328:	2200      	movs	r2, #0
 800332a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 800332e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003332:	2100      	movs	r1, #0
 8003334:	480c      	ldr	r0, [pc, #48]	; (8003368 <fsm_enter_state+0xac>)
 8003336:	f00a fb27 	bl	800d988 <memset>
				PHASE_ORDER = 0;
 800333a:	4b0c      	ldr	r3, [pc, #48]	; (800336c <fsm_enter_state+0xb0>)
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]
//			   disable_gd(&controller);
//			   HAL_Delay(10);
			   zero_current(&controller);
 8003340:	4806      	ldr	r0, [pc, #24]	; (800335c <fsm_enter_state+0xa0>)
 8003342:	f7ff faf7 	bl	8002934 <zero_current>
//			   HAL_Delay(100);

//				drv_enable_gd(drv);
				enable_gd(&controller);
 8003346:	4805      	ldr	r0, [pc, #20]	; (800335c <fsm_enter_state+0xa0>)
 8003348:	f000 fd7e 	bl	8003e48 <enable_gd>
				break;
 800334c:	e000      	b.n	8003350 <fsm_enter_state+0x94>
				break;
 800334e:	bf00      	nop

		}
 }
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	48000800 	.word	0x48000800
 800335c:	2000041c 	.word	0x2000041c
 8003360:	200008e8 	.word	0x200008e8
 8003364:	20000734 	.word	0x20000734
 8003368:	200007e0 	.word	0x200007e0
 800336c:	20004d48 	.word	0x20004d48

08003370 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	2b05      	cmp	r3, #5
 800337e:	d834      	bhi.n	80033ea <fsm_exit_state+0x7a>
 8003380:	a201      	add	r2, pc, #4	; (adr r2, 8003388 <fsm_exit_state+0x18>)
 8003382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003386:	bf00      	nop
 8003388:	080033a1 	.word	0x080033a1
 800338c:	080033dd 	.word	0x080033dd
 8003390:	080033b9 	.word	0x080033b9
 8003394:	080033eb 	.word	0x080033eb
 8003398:	080033a9 	.word	0x080033a9
 800339c:	080033b1 	.word	0x080033b1
			case MENU_MODE:
//				printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	70da      	strb	r2, [r3, #3]
				break;
 80033a6:	e020      	b.n	80033ea <fsm_exit_state+0x7a>
			case SETUP_MODE:
//				printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	70da      	strb	r2, [r3, #3]
				break;
 80033ae:	e01c      	b.n	80033ea <fsm_exit_state+0x7a>
			case ENCODER_MODE:
//				printf("Leaving Encoder Mode\r\n");
				fsmstate->ready = 1;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	70da      	strb	r2, [r3, #3]
				break;
 80033b6:	e018      	b.n	80033ea <fsm_exit_state+0x7a>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
//				if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
					fsmstate->ready = 1;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	70da      	strb	r2, [r3, #3]
//					drv_disable_gd(drv);
					reset_foc(&controller);
 80033be:	480d      	ldr	r0, [pc, #52]	; (80033f4 <fsm_exit_state+0x84>)
 80033c0:	f7ff fbaa 	bl	8002b18 <reset_foc>
					disable_gd(&controller);
 80033c4:	480b      	ldr	r0, [pc, #44]	; (80033f4 <fsm_exit_state+0x84>)
 80033c6:	f000 fd65 	bl	8003e94 <disable_gd>
					HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 80033ca:	2200      	movs	r2, #0
 80033cc:	2140      	movs	r1, #64	; 0x40
 80033ce:	480a      	ldr	r0, [pc, #40]	; (80033f8 <fsm_exit_state+0x88>)
 80033d0:	f005 fb0a 	bl	80089e8 <HAL_GPIO_WritePin>
//				}
				zero_commands(&controller);		// Set commands to zero
 80033d4:	4807      	ldr	r0, [pc, #28]	; (80033f4 <fsm_exit_state+0x84>)
 80033d6:	f7ff fe6f 	bl	80030b8 <zero_commands>
//				printf("Exiting Motor Mode\r\n");

				break;
 80033da:	e006      	b.n	80033ea <fsm_exit_state+0x7a>
			case CALIBRATION_MODE:
//				printf("Exiting Calibration Mode\r\n");
//				drv_disable_gd(drv);
				disable_gd(&controller);
 80033dc:	4805      	ldr	r0, [pc, #20]	; (80033f4 <fsm_exit_state+0x84>)
 80033de:	f000 fd59 	bl	8003e94 <disable_gd>
				//free(error_array);
				//free(lut_array);
				fsmstate->ready = 1;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	70da      	strb	r2, [r3, #3]
				break;
 80033e8:	bf00      	nop
		}

 }
 80033ea:	bf00      	nop
 80033ec:	3708      	adds	r7, #8
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	2000041c 	.word	0x2000041c
 80033f8:	48000800 	.word	0x48000800

080033fc <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	460b      	mov	r3, r1
 8003406:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
//	 printf("%i %i %i\r\n",fsmstate->state, fsm_input, fsmstate->next_state);
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 8003408:	78fb      	ldrb	r3, [r7, #3]
 800340a:	2b1b      	cmp	r3, #27
 800340c:	d106      	bne.n	800341c <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	70da      	strb	r2, [r3, #3]
		return;
 800341a:	e0a9      	b.n	8003570 <update_fsm+0x174>
	}
	switch(fsmstate->state){
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	2b05      	cmp	r3, #5
 8003422:	f200 80a5 	bhi.w	8003570 <update_fsm+0x174>
 8003426:	a201      	add	r2, pc, #4	; (adr r2, 800342c <update_fsm+0x30>)
 8003428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800342c:	08003445 	.word	0x08003445
 8003430:	08003571 	.word	0x08003571
 8003434:	08003571 	.word	0x08003571
 8003438:	08003571 	.word	0x08003571
 800343c:	08003535 	.word	0x08003535
 8003440:	08003571 	.word	0x08003571
		case MENU_MODE:
			switch (fsm_input){
 8003444:	78fb      	ldrb	r3, [r7, #3]
 8003446:	3b63      	subs	r3, #99	; 0x63
 8003448:	2b17      	cmp	r3, #23
 800344a:	f200 8090 	bhi.w	800356e <update_fsm+0x172>
 800344e:	a201      	add	r2, pc, #4	; (adr r2, 8003454 <update_fsm+0x58>)
 8003450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003454:	080034b5 	.word	0x080034b5
 8003458:	0800356f 	.word	0x0800356f
 800345c:	080034d1 	.word	0x080034d1
 8003460:	0800356f 	.word	0x0800356f
 8003464:	0800356f 	.word	0x0800356f
 8003468:	0800356f 	.word	0x0800356f
 800346c:	0800356f 	.word	0x0800356f
 8003470:	0800356f 	.word	0x0800356f
 8003474:	0800356f 	.word	0x0800356f
 8003478:	0800356f 	.word	0x0800356f
 800347c:	080034c3 	.word	0x080034c3
 8003480:	0800356f 	.word	0x0800356f
 8003484:	0800356f 	.word	0x0800356f
 8003488:	0800356f 	.word	0x0800356f
 800348c:	0800356f 	.word	0x0800356f
 8003490:	0800356f 	.word	0x0800356f
 8003494:	080034df 	.word	0x080034df
 8003498:	0800356f 	.word	0x0800356f
 800349c:	0800356f 	.word	0x0800356f
 80034a0:	0800356f 	.word	0x0800356f
 80034a4:	0800356f 	.word	0x0800356f
 80034a8:	0800356f 	.word	0x0800356f
 80034ac:	0800356f 	.word	0x0800356f
 80034b0:	080034ed 	.word	0x080034ed
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	70da      	strb	r2, [r3, #3]
					break;
 80034c0:	e037      	b.n	8003532 <update_fsm+0x136>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2202      	movs	r2, #2
 80034c6:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	70da      	strb	r2, [r3, #3]
					break;
 80034ce:	e030      	b.n	8003532 <update_fsm+0x136>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2205      	movs	r2, #5
 80034d4:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	70da      	strb	r2, [r3, #3]
					break;
 80034dc:	e029      	b.n	8003532 <update_fsm+0x136>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2204      	movs	r2, #4
 80034e2:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	70da      	strb	r2, [r3, #3]
					break;
 80034ea:	e022      	b.n	8003532 <update_fsm+0x136>
				case ZERO_CMD:
					comm_encoder.mech_zero = 0.0f;
 80034ec:	4b22      	ldr	r3, [pc, #136]	; (8003578 <update_fsm+0x17c>)
 80034ee:	f04f 0200 	mov.w	r2, #0
 80034f2:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
					ps_sample(&comm_encoder, DT);
 80034f6:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800357c <update_fsm+0x180>
 80034fa:	481f      	ldr	r0, [pc, #124]	; (8003578 <update_fsm+0x17c>)
 80034fc:	f001 fb90 	bl	8004c20 <ps_sample>
					MECH_ZERO = comm_encoder.angle_multiturn[0];
 8003500:	4b1d      	ldr	r3, [pc, #116]	; (8003578 <update_fsm+0x17c>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	4a1e      	ldr	r2, [pc, #120]	; (8003580 <update_fsm+0x184>)
 8003506:	65d3      	str	r3, [r2, #92]	; 0x5c
					comm_encoder.mech_zero = MECH_ZERO;
 8003508:	4b1d      	ldr	r3, [pc, #116]	; (8003580 <update_fsm+0x184>)
 800350a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800350c:	4a1a      	ldr	r2, [pc, #104]	; (8003578 <update_fsm+0x17c>)
 800350e:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
					store_eeprom_regs();
 8003512:	f002 fb2f 	bl	8005b74 <store_eeprom_regs>
					load_eeprom_regs();
 8003516:	f002 fb3d 	bl	8005b94 <load_eeprom_regs>
					printf("\n\r  Saved new zero position:  %.3f\n\r\n\r", comm_encoder.mech_zero);
 800351a:	4b17      	ldr	r3, [pc, #92]	; (8003578 <update_fsm+0x17c>)
 800351c:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8003520:	4618      	mov	r0, r3
 8003522:	f7fd f839 	bl	8000598 <__aeabi_f2d>
 8003526:	4602      	mov	r2, r0
 8003528:	460b      	mov	r3, r1
 800352a:	4816      	ldr	r0, [pc, #88]	; (8003584 <update_fsm+0x188>)
 800352c:	f00a fe9e 	bl	800e26c <iprintf>
					break;
 8003530:	bf00      	nop
				}
			break;
 8003532:	e01c      	b.n	800356e <update_fsm+0x172>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003534:	78fb      	ldrb	r3, [r7, #3]
 8003536:	2b0d      	cmp	r3, #13
 8003538:	d103      	bne.n	8003542 <update_fsm+0x146>
				process_user_input(fsmstate);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f9c4 	bl	80038c8 <process_user_input>
				break;
 8003540:	e016      	b.n	8003570 <update_fsm+0x174>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	7b1b      	ldrb	r3, [r3, #12]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d103      	bne.n	8003552 <update_fsm+0x156>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	78fa      	ldrb	r2, [r7, #3]
 800354e:	735a      	strb	r2, [r3, #13]
 8003550:	e006      	b.n	8003560 <update_fsm+0x164>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	7b1b      	ldrb	r3, [r3, #12]
 8003556:	3b01      	subs	r3, #1
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	4413      	add	r3, r2
 800355c:	78fa      	ldrb	r2, [r7, #3]
 800355e:	711a      	strb	r2, [r3, #4]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	7b1b      	ldrb	r3, [r3, #12]
 8003564:	3301      	adds	r3, #1
 8003566:	b2da      	uxtb	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	731a      	strb	r2, [r3, #12]
			/* If enter is typed, process user input */

			break;
 800356c:	e000      	b.n	8003570 <update_fsm+0x174>
			break;
 800356e:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000734 	.word	0x20000734
 800357c:	388bcf64 	.word	0x388bcf64
 8003580:	20004c48 	.word	0x20004c48
 8003584:	0801238c 	.word	0x0801238c

08003588 <enter_menu_state>:


 void enter_menu_state(void){
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 800358c:	480c      	ldr	r0, [pc, #48]	; (80035c0 <enter_menu_state+0x38>)
 800358e:	f00a fe6d 	bl	800e26c <iprintf>
	    printf(" Commands:\n\r");
 8003592:	480c      	ldr	r0, [pc, #48]	; (80035c4 <enter_menu_state+0x3c>)
 8003594:	f00a fe6a 	bl	800e26c <iprintf>
	    printf(" m - Motor Mode\n\r");
 8003598:	480b      	ldr	r0, [pc, #44]	; (80035c8 <enter_menu_state+0x40>)
 800359a:	f00a fe67 	bl	800e26c <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 800359e:	480b      	ldr	r0, [pc, #44]	; (80035cc <enter_menu_state+0x44>)
 80035a0:	f00a fe64 	bl	800e26c <iprintf>
	    printf(" s - Setup\n\r");
 80035a4:	480a      	ldr	r0, [pc, #40]	; (80035d0 <enter_menu_state+0x48>)
 80035a6:	f00a fe61 	bl	800e26c <iprintf>
	    printf(" e - Display Encoder\n\r");
 80035aa:	480a      	ldr	r0, [pc, #40]	; (80035d4 <enter_menu_state+0x4c>)
 80035ac:	f00a fe5e 	bl	800e26c <iprintf>
	    printf(" z - Set Zero Position\n\r");
 80035b0:	4809      	ldr	r0, [pc, #36]	; (80035d8 <enter_menu_state+0x50>)
 80035b2:	f00a fe5b 	bl	800e26c <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 80035b6:	4809      	ldr	r0, [pc, #36]	; (80035dc <enter_menu_state+0x54>)
 80035b8:	f00a fe58 	bl	800e26c <iprintf>

	    //gpio.led->write(0);
 }
 80035bc:	bf00      	nop
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	080123b4 	.word	0x080123b4
 80035c4:	080123bc 	.word	0x080123bc
 80035c8:	080123cc 	.word	0x080123cc
 80035cc:	080123e0 	.word	0x080123e0
 80035d0:	080123fc 	.word	0x080123fc
 80035d4:	0801240c 	.word	0x0801240c
 80035d8:	08012424 	.word	0x08012424
 80035dc:	08012440 	.word	0x08012440

080035e0 <enter_setup_state>:

 void enter_setup_state(void){
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 80035e6:	487d      	ldr	r0, [pc, #500]	; (80037dc <enter_setup_state+0x1fc>)
 80035e8:	f00a fe40 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 80035ec:	4b7c      	ldr	r3, [pc, #496]	; (80037e0 <enter_setup_state+0x200>)
 80035ee:	9301      	str	r3, [sp, #4]
 80035f0:	4b7c      	ldr	r3, [pc, #496]	; (80037e4 <enter_setup_state+0x204>)
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	4b7c      	ldr	r3, [pc, #496]	; (80037e8 <enter_setup_state+0x208>)
 80035f6:	4a7d      	ldr	r2, [pc, #500]	; (80037ec <enter_setup_state+0x20c>)
 80035f8:	497d      	ldr	r1, [pc, #500]	; (80037f0 <enter_setup_state+0x210>)
 80035fa:	487e      	ldr	r0, [pc, #504]	; (80037f4 <enter_setup_state+0x214>)
 80035fc:	f00a fe36 	bl	800e26c <iprintf>
	    printf("\r\n Motor:\r\n");
 8003600:	487d      	ldr	r0, [pc, #500]	; (80037f8 <enter_setup_state+0x218>)
 8003602:	f00a feb9 	bl	800e378 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8003606:	4b7d      	ldr	r3, [pc, #500]	; (80037fc <enter_setup_state+0x21c>)
 8003608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360a:	4618      	mov	r0, r3
 800360c:	f7fc ffc4 	bl	8000598 <__aeabi_f2d>
 8003610:	4602      	mov	r2, r0
 8003612:	460b      	mov	r3, r1
 8003614:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003618:	4b79      	ldr	r3, [pc, #484]	; (8003800 <enter_setup_state+0x220>)
 800361a:	9300      	str	r3, [sp, #0]
 800361c:	4b79      	ldr	r3, [pc, #484]	; (8003804 <enter_setup_state+0x224>)
 800361e:	4a7a      	ldr	r2, [pc, #488]	; (8003808 <enter_setup_state+0x228>)
 8003620:	497a      	ldr	r1, [pc, #488]	; (800380c <enter_setup_state+0x22c>)
 8003622:	487b      	ldr	r0, [pc, #492]	; (8003810 <enter_setup_state+0x230>)
 8003624:	f00a fe22 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8003628:	4b74      	ldr	r3, [pc, #464]	; (80037fc <enter_setup_state+0x21c>)
 800362a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362c:	4618      	mov	r0, r3
 800362e:	f7fc ffb3 	bl	8000598 <__aeabi_f2d>
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800363a:	4b71      	ldr	r3, [pc, #452]	; (8003800 <enter_setup_state+0x220>)
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	4b71      	ldr	r3, [pc, #452]	; (8003804 <enter_setup_state+0x224>)
 8003640:	4a74      	ldr	r2, [pc, #464]	; (8003814 <enter_setup_state+0x234>)
 8003642:	4975      	ldr	r1, [pc, #468]	; (8003818 <enter_setup_state+0x238>)
 8003644:	4875      	ldr	r0, [pc, #468]	; (800381c <enter_setup_state+0x23c>)
 8003646:	f00a fe11 	bl	800e26c <iprintf>
	    printf("\r\n Control:\r\n");
 800364a:	4875      	ldr	r0, [pc, #468]	; (8003820 <enter_setup_state+0x240>)
 800364c:	f00a fe94 	bl	800e378 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8003650:	4b6a      	ldr	r3, [pc, #424]	; (80037fc <enter_setup_state+0x21c>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	4618      	mov	r0, r3
 8003656:	f7fc ff9f 	bl	8000598 <__aeabi_f2d>
 800365a:	4602      	mov	r2, r0
 800365c:	460b      	mov	r3, r1
 800365e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003662:	4b70      	ldr	r3, [pc, #448]	; (8003824 <enter_setup_state+0x244>)
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	4b70      	ldr	r3, [pc, #448]	; (8003828 <enter_setup_state+0x248>)
 8003668:	4a70      	ldr	r2, [pc, #448]	; (800382c <enter_setup_state+0x24c>)
 800366a:	4971      	ldr	r1, [pc, #452]	; (8003830 <enter_setup_state+0x250>)
 800366c:	4871      	ldr	r0, [pc, #452]	; (8003834 <enter_setup_state+0x254>)
 800366e:	f00a fdfd 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "60.0", I_MAX);
 8003672:	4b62      	ldr	r3, [pc, #392]	; (80037fc <enter_setup_state+0x21c>)
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	4618      	mov	r0, r3
 8003678:	f7fc ff8e 	bl	8000598 <__aeabi_f2d>
 800367c:	4602      	mov	r2, r0
 800367e:	460b      	mov	r3, r1
 8003680:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003684:	4b6c      	ldr	r3, [pc, #432]	; (8003838 <enter_setup_state+0x258>)
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	4b6c      	ldr	r3, [pc, #432]	; (800383c <enter_setup_state+0x25c>)
 800368a:	4a6d      	ldr	r2, [pc, #436]	; (8003840 <enter_setup_state+0x260>)
 800368c:	496d      	ldr	r1, [pc, #436]	; (8003844 <enter_setup_state+0x264>)
 800368e:	4869      	ldr	r0, [pc, #420]	; (8003834 <enter_setup_state+0x254>)
 8003690:	f00a fdec 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 8003694:	4b59      	ldr	r3, [pc, #356]	; (80037fc <enter_setup_state+0x21c>)
 8003696:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003698:	4618      	mov	r0, r3
 800369a:	f7fc ff7d 	bl	8000598 <__aeabi_f2d>
 800369e:	4602      	mov	r2, r0
 80036a0:	460b      	mov	r3, r1
 80036a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036a6:	4b56      	ldr	r3, [pc, #344]	; (8003800 <enter_setup_state+0x220>)
 80036a8:	9300      	str	r3, [sp, #0]
 80036aa:	4b55      	ldr	r3, [pc, #340]	; (8003800 <enter_setup_state+0x220>)
 80036ac:	4a66      	ldr	r2, [pc, #408]	; (8003848 <enter_setup_state+0x268>)
 80036ae:	4967      	ldr	r1, [pc, #412]	; (800384c <enter_setup_state+0x26c>)
 80036b0:	4860      	ldr	r0, [pc, #384]	; (8003834 <enter_setup_state+0x254>)
 80036b2:	f00a fddb 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 80036b6:	4b51      	ldr	r3, [pc, #324]	; (80037fc <enter_setup_state+0x21c>)
 80036b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fc ff6c 	bl	8000598 <__aeabi_f2d>
 80036c0:	4602      	mov	r2, r0
 80036c2:	460b      	mov	r3, r1
 80036c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036c8:	4b4d      	ldr	r3, [pc, #308]	; (8003800 <enter_setup_state+0x220>)
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	4b4c      	ldr	r3, [pc, #304]	; (8003800 <enter_setup_state+0x220>)
 80036ce:	4a60      	ldr	r2, [pc, #384]	; (8003850 <enter_setup_state+0x270>)
 80036d0:	4960      	ldr	r1, [pc, #384]	; (8003854 <enter_setup_state+0x274>)
 80036d2:	4858      	ldr	r0, [pc, #352]	; (8003834 <enter_setup_state+0x254>)
 80036d4:	f00a fdca 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 80036d8:	4b48      	ldr	r3, [pc, #288]	; (80037fc <enter_setup_state+0x21c>)
 80036da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fc ff5b 	bl	8000598 <__aeabi_f2d>
 80036e2:	4602      	mov	r2, r0
 80036e4:	460b      	mov	r3, r1
 80036e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036ea:	4b5b      	ldr	r3, [pc, #364]	; (8003858 <enter_setup_state+0x278>)
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	4b53      	ldr	r3, [pc, #332]	; (800383c <enter_setup_state+0x25c>)
 80036f0:	4a5a      	ldr	r2, [pc, #360]	; (800385c <enter_setup_state+0x27c>)
 80036f2:	495b      	ldr	r1, [pc, #364]	; (8003860 <enter_setup_state+0x280>)
 80036f4:	484f      	ldr	r0, [pc, #316]	; (8003834 <enter_setup_state+0x254>)
 80036f6:	f00a fdb9 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 80036fa:	4b40      	ldr	r3, [pc, #256]	; (80037fc <enter_setup_state+0x21c>)
 80036fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036fe:	4618      	mov	r0, r3
 8003700:	f7fc ff4a 	bl	8000598 <__aeabi_f2d>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800370c:	4b55      	ldr	r3, [pc, #340]	; (8003864 <enter_setup_state+0x284>)
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	4b4a      	ldr	r3, [pc, #296]	; (800383c <enter_setup_state+0x25c>)
 8003712:	4a55      	ldr	r2, [pc, #340]	; (8003868 <enter_setup_state+0x288>)
 8003714:	4955      	ldr	r1, [pc, #340]	; (800386c <enter_setup_state+0x28c>)
 8003716:	4847      	ldr	r0, [pc, #284]	; (8003834 <enter_setup_state+0x254>)
 8003718:	f00a fda8 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 800371c:	4b37      	ldr	r3, [pc, #220]	; (80037fc <enter_setup_state+0x21c>)
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	4618      	mov	r0, r3
 8003722:	f7fc ff39 	bl	8000598 <__aeabi_f2d>
 8003726:	4602      	mov	r2, r0
 8003728:	460b      	mov	r3, r1
 800372a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800372e:	4b50      	ldr	r3, [pc, #320]	; (8003870 <enter_setup_state+0x290>)
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	4b42      	ldr	r3, [pc, #264]	; (800383c <enter_setup_state+0x25c>)
 8003734:	4a4f      	ldr	r2, [pc, #316]	; (8003874 <enter_setup_state+0x294>)
 8003736:	4950      	ldr	r1, [pc, #320]	; (8003878 <enter_setup_state+0x298>)
 8003738:	483e      	ldr	r0, [pc, #248]	; (8003834 <enter_setup_state+0x254>)
 800373a:	f00a fd97 	bl	800e26c <iprintf>
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
//	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 800373e:	4b2f      	ldr	r3, [pc, #188]	; (80037fc <enter_setup_state+0x21c>)
 8003740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003742:	4618      	mov	r0, r3
 8003744:	f7fc ff28 	bl	8000598 <__aeabi_f2d>
 8003748:	4602      	mov	r2, r0
 800374a:	460b      	mov	r3, r1
 800374c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003750:	4b4a      	ldr	r3, [pc, #296]	; (800387c <enter_setup_state+0x29c>)
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	4b39      	ldr	r3, [pc, #228]	; (800383c <enter_setup_state+0x25c>)
 8003756:	4a4a      	ldr	r2, [pc, #296]	; (8003880 <enter_setup_state+0x2a0>)
 8003758:	494a      	ldr	r1, [pc, #296]	; (8003884 <enter_setup_state+0x2a4>)
 800375a:	4836      	ldr	r0, [pc, #216]	; (8003834 <enter_setup_state+0x254>)
 800375c:	f00a fd86 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "o", "Max Torque Setpoint (N-m)", "0.0", "-", T_MAX);
 8003760:	4b26      	ldr	r3, [pc, #152]	; (80037fc <enter_setup_state+0x21c>)
 8003762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003764:	4618      	mov	r0, r3
 8003766:	f7fc ff17 	bl	8000598 <__aeabi_f2d>
 800376a:	4602      	mov	r2, r0
 800376c:	460b      	mov	r3, r1
 800376e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003772:	4b23      	ldr	r3, [pc, #140]	; (8003800 <enter_setup_state+0x220>)
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	4b31      	ldr	r3, [pc, #196]	; (800383c <enter_setup_state+0x25c>)
 8003778:	4a43      	ldr	r2, [pc, #268]	; (8003888 <enter_setup_state+0x2a8>)
 800377a:	4944      	ldr	r1, [pc, #272]	; (800388c <enter_setup_state+0x2ac>)
 800377c:	482d      	ldr	r0, [pc, #180]	; (8003834 <enter_setup_state+0x254>)
 800377e:	f00a fd75 	bl	800e26c <iprintf>
	    printf("\r\n CAN:\r\n");
 8003782:	4843      	ldr	r0, [pc, #268]	; (8003890 <enter_setup_state+0x2b0>)
 8003784:	f00a fdf8 	bl	800e378 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8003788:	4b42      	ldr	r3, [pc, #264]	; (8003894 <enter_setup_state+0x2b4>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	9301      	str	r3, [sp, #4]
 800378e:	4b42      	ldr	r3, [pc, #264]	; (8003898 <enter_setup_state+0x2b8>)
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	4b1c      	ldr	r3, [pc, #112]	; (8003804 <enter_setup_state+0x224>)
 8003794:	4a41      	ldr	r2, [pc, #260]	; (800389c <enter_setup_state+0x2bc>)
 8003796:	4942      	ldr	r1, [pc, #264]	; (80038a0 <enter_setup_state+0x2c0>)
 8003798:	4842      	ldr	r0, [pc, #264]	; (80038a4 <enter_setup_state+0x2c4>)
 800379a:	f00a fd67 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN Master ID", "0", "127", CAN_MASTER);
 800379e:	4b3d      	ldr	r3, [pc, #244]	; (8003894 <enter_setup_state+0x2b4>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	9301      	str	r3, [sp, #4]
 80037a4:	4b3c      	ldr	r3, [pc, #240]	; (8003898 <enter_setup_state+0x2b8>)
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	4b16      	ldr	r3, [pc, #88]	; (8003804 <enter_setup_state+0x224>)
 80037aa:	4a3f      	ldr	r2, [pc, #252]	; (80038a8 <enter_setup_state+0x2c8>)
 80037ac:	493f      	ldr	r1, [pc, #252]	; (80038ac <enter_setup_state+0x2cc>)
 80037ae:	483d      	ldr	r0, [pc, #244]	; (80038a4 <enter_setup_state+0x2c4>)
 80037b0:	f00a fd5c 	bl	800e26c <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 80037b4:	4b37      	ldr	r3, [pc, #220]	; (8003894 <enter_setup_state+0x2b4>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	9301      	str	r3, [sp, #4]
 80037ba:	4b3d      	ldr	r3, [pc, #244]	; (80038b0 <enter_setup_state+0x2d0>)
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	4b11      	ldr	r3, [pc, #68]	; (8003804 <enter_setup_state+0x224>)
 80037c0:	4a3c      	ldr	r2, [pc, #240]	; (80038b4 <enter_setup_state+0x2d4>)
 80037c2:	493d      	ldr	r1, [pc, #244]	; (80038b8 <enter_setup_state+0x2d8>)
 80037c4:	483d      	ldr	r0, [pc, #244]	; (80038bc <enter_setup_state+0x2dc>)
 80037c6:	f00a fd51 	bl	800e26c <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 80037ca:	483d      	ldr	r0, [pc, #244]	; (80038c0 <enter_setup_state+0x2e0>)
 80037cc:	f00a fd4e 	bl	800e26c <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 80037d0:	483c      	ldr	r0, [pc, #240]	; (80038c4 <enter_setup_state+0x2e4>)
 80037d2:	f00a fd4b 	bl	800e26c <iprintf>
 }
 80037d6:	bf00      	nop
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	08012458 	.word	0x08012458
 80037e0:	080124ac 	.word	0x080124ac
 80037e4:	080124bc 	.word	0x080124bc
 80037e8:	08012474 	.word	0x08012474
 80037ec:	08012478 	.word	0x08012478
 80037f0:	08012484 	.word	0x08012484
 80037f4:	0801248c 	.word	0x0801248c
 80037f8:	080124c0 	.word	0x080124c0
 80037fc:	20004c48 	.word	0x20004c48
 8003800:	08012500 	.word	0x08012500
 8003804:	080124cc 	.word	0x080124cc
 8003808:	080124d0 	.word	0x080124d0
 800380c:	080124dc 	.word	0x080124dc
 8003810:	080124e0 	.word	0x080124e0
 8003814:	08012504 	.word	0x08012504
 8003818:	0801251c 	.word	0x0801251c
 800381c:	08012520 	.word	0x08012520
 8003820:	08012540 	.word	0x08012540
 8003824:	08012590 	.word	0x08012590
 8003828:	08012550 	.word	0x08012550
 800382c:	08012554 	.word	0x08012554
 8003830:	0801256c 	.word	0x0801256c
 8003834:	08012570 	.word	0x08012570
 8003838:	080125b4 	.word	0x080125b4
 800383c:	08012598 	.word	0x08012598
 8003840:	0801259c 	.word	0x0801259c
 8003844:	080125b0 	.word	0x080125b0
 8003848:	080125bc 	.word	0x080125bc
 800384c:	080125d8 	.word	0x080125d8
 8003850:	080125dc 	.word	0x080125dc
 8003854:	080125fc 	.word	0x080125fc
 8003858:	08012620 	.word	0x08012620
 800385c:	08012600 	.word	0x08012600
 8003860:	0801261c 	.word	0x0801261c
 8003864:	0801264c 	.word	0x0801264c
 8003868:	08012628 	.word	0x08012628
 800386c:	08012648 	.word	0x08012648
 8003870:	0801266c 	.word	0x0801266c
 8003874:	08012650 	.word	0x08012650
 8003878:	08012668 	.word	0x08012668
 800387c:	08012690 	.word	0x08012690
 8003880:	08012674 	.word	0x08012674
 8003884:	0801268c 	.word	0x0801268c
 8003888:	08012698 	.word	0x08012698
 800388c:	080126b4 	.word	0x080126b4
 8003890:	080126b8 	.word	0x080126b8
 8003894:	20004d48 	.word	0x20004d48
 8003898:	080126f0 	.word	0x080126f0
 800389c:	080126c4 	.word	0x080126c4
 80038a0:	080126cc 	.word	0x080126cc
 80038a4:	080126d0 	.word	0x080126d0
 80038a8:	080126f4 	.word	0x080126f4
 80038ac:	08012704 	.word	0x08012704
 80038b0:	08012748 	.word	0x08012748
 80038b4:	08012708 	.word	0x08012708
 80038b8:	08012728 	.word	0x08012728
 80038bc:	0801272c 	.word	0x0801272c
 80038c0:	08012750 	.word	0x08012750
 80038c4:	0801279c 	.word	0x0801279c

080038c8 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	7b5b      	ldrb	r3, [r3, #13]
 80038d4:	3b61      	subs	r3, #97	; 0x61
 80038d6:	2b17      	cmp	r3, #23
 80038d8:	f200 828a 	bhi.w	8003df0 <process_user_input+0x528>
 80038dc:	a201      	add	r2, pc, #4	; (adr r2, 80038e4 <process_user_input+0x1c>)
 80038de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e2:	bf00      	nop
 80038e4:	08003b43 	.word	0x08003b43
 80038e8:	08003945 	.word	0x08003945
 80038ec:	08003aef 	.word	0x08003aef
 80038f0:	08003cc1 	.word	0x08003cc1
 80038f4:	08003df1 	.word	0x08003df1
 80038f8:	08003a29 	.word	0x08003a29
 80038fc:	08003b97 	.word	0x08003b97
 8003900:	08003a9b 	.word	0x08003a9b
 8003904:	08003999 	.word	0x08003999
 8003908:	08003df1 	.word	0x08003df1
 800390c:	08003bdb 	.word	0x08003bdb
 8003910:	080039d5 	.word	0x080039d5
 8003914:	080039b7 	.word	0x080039b7
 8003918:	08003df1 	.word	0x08003df1
 800391c:	08003dad 	.word	0x08003dad
 8003920:	08003d05 	.word	0x08003d05
 8003924:	08003df1 	.word	0x08003df1
 8003928:	08003df1 	.word	0x08003df1
 800392c:	08003df1 	.word	0x08003df1
 8003930:	08003a7d 	.word	0x08003a7d
 8003934:	08003df1 	.word	0x08003df1
 8003938:	08003d59 	.word	0x08003d59
 800393c:	08003df1 	.word	0x08003df1
 8003940:	08003c1f 	.word	0x08003c1f
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3304      	adds	r3, #4
 8003948:	4618      	mov	r0, r3
 800394a:	f009 ffc3 	bl	800d8d4 <atof>
 800394e:	ec53 2b10 	vmov	r2, r3, d0
 8003952:	4610      	mov	r0, r2
 8003954:	4619      	mov	r1, r3
 8003956:	f7fd f96f 	bl	8000c38 <__aeabi_d2f>
 800395a:	4603      	mov	r3, r0
 800395c:	eddf 0ac1 	vldr	s1, [pc, #772]	; 8003c64 <process_user_input+0x39c>
 8003960:	ee00 3a10 	vmov	s0, r3
 8003964:	f00e f991 	bl	8011c8a <fminf>
 8003968:	eef0 7a40 	vmov.f32	s15, s0
 800396c:	eddf 0abe 	vldr	s1, [pc, #760]	; 8003c68 <process_user_input+0x3a0>
 8003970:	eeb0 0a67 	vmov.f32	s0, s15
 8003974:	f00e f96e 	bl	8011c54 <fmaxf>
 8003978:	eef0 7a40 	vmov.f32	s15, s0
 800397c:	4bbb      	ldr	r3, [pc, #748]	; (8003c6c <process_user_input+0x3a4>)
 800397e:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 8003982:	4bba      	ldr	r3, [pc, #744]	; (8003c6c <process_user_input+0x3a4>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	4618      	mov	r0, r3
 8003988:	f7fc fe06 	bl	8000598 <__aeabi_f2d>
 800398c:	4602      	mov	r2, r0
 800398e:	460b      	mov	r3, r1
 8003990:	48b7      	ldr	r0, [pc, #732]	; (8003c70 <process_user_input+0x3a8>)
 8003992:	f00a fc6b 	bl	800e26c <iprintf>
			 break;
 8003996:	e232      	b.n	8003dfe <process_user_input+0x536>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	3304      	adds	r3, #4
 800399c:	4618      	mov	r0, r3
 800399e:	f009 ff9c 	bl	800d8da <atoi>
 80039a2:	4603      	mov	r3, r0
 80039a4:	4ab3      	ldr	r2, [pc, #716]	; (8003c74 <process_user_input+0x3ac>)
 80039a6:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 80039a8:	4bb2      	ldr	r3, [pc, #712]	; (8003c74 <process_user_input+0x3ac>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	4619      	mov	r1, r3
 80039ae:	48b2      	ldr	r0, [pc, #712]	; (8003c78 <process_user_input+0x3b0>)
 80039b0:	f00a fc5c 	bl	800e26c <iprintf>
			 break;
 80039b4:	e223      	b.n	8003dfe <process_user_input+0x536>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	3304      	adds	r3, #4
 80039ba:	4618      	mov	r0, r3
 80039bc:	f009 ff8d 	bl	800d8da <atoi>
 80039c0:	4603      	mov	r3, r0
 80039c2:	4aac      	ldr	r2, [pc, #688]	; (8003c74 <process_user_input+0x3ac>)
 80039c4:	6093      	str	r3, [r2, #8]
			 printf("CAN_MASTER set to %d\r\n", CAN_MASTER);
 80039c6:	4bab      	ldr	r3, [pc, #684]	; (8003c74 <process_user_input+0x3ac>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	4619      	mov	r1, r3
 80039cc:	48ab      	ldr	r0, [pc, #684]	; (8003c7c <process_user_input+0x3b4>)
 80039ce:	f00a fc4d 	bl	800e26c <iprintf>
			 break;
 80039d2:	e214      	b.n	8003dfe <process_user_input+0x536>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 60.0f), 0.0f);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3304      	adds	r3, #4
 80039d8:	4618      	mov	r0, r3
 80039da:	f009 ff7b 	bl	800d8d4 <atof>
 80039de:	ec53 2b10 	vmov	r2, r3, d0
 80039e2:	4610      	mov	r0, r2
 80039e4:	4619      	mov	r1, r3
 80039e6:	f7fd f927 	bl	8000c38 <__aeabi_d2f>
 80039ea:	4603      	mov	r3, r0
 80039ec:	eddf 0aa4 	vldr	s1, [pc, #656]	; 8003c80 <process_user_input+0x3b8>
 80039f0:	ee00 3a10 	vmov	s0, r3
 80039f4:	f00e f949 	bl	8011c8a <fminf>
 80039f8:	eef0 7a40 	vmov.f32	s15, s0
 80039fc:	eddf 0aaf 	vldr	s1, [pc, #700]	; 8003cbc <process_user_input+0x3f4>
 8003a00:	eeb0 0a67 	vmov.f32	s0, s15
 8003a04:	f00e f926 	bl	8011c54 <fmaxf>
 8003a08:	eef0 7a40 	vmov.f32	s15, s0
 8003a0c:	4b97      	ldr	r3, [pc, #604]	; (8003c6c <process_user_input+0x3a4>)
 8003a0e:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8003a12:	4b96      	ldr	r3, [pc, #600]	; (8003c6c <process_user_input+0x3a4>)
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7fc fdbe 	bl	8000598 <__aeabi_f2d>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4898      	ldr	r0, [pc, #608]	; (8003c84 <process_user_input+0x3bc>)
 8003a22:	f00a fc23 	bl	800e26c <iprintf>
			 break;
 8003a26:	e1ea      	b.n	8003dfe <process_user_input+0x536>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3304      	adds	r3, #4
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f009 ff51 	bl	800d8d4 <atof>
 8003a32:	ec53 2b10 	vmov	r2, r3, d0
 8003a36:	4610      	mov	r0, r2
 8003a38:	4619      	mov	r1, r3
 8003a3a:	f7fd f8fd 	bl	8000c38 <__aeabi_d2f>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	eddf 0a91 	vldr	s1, [pc, #580]	; 8003c88 <process_user_input+0x3c0>
 8003a44:	ee00 3a10 	vmov	s0, r3
 8003a48:	f00e f91f 	bl	8011c8a <fminf>
 8003a4c:	eef0 7a40 	vmov.f32	s15, s0
 8003a50:	eddf 0a9a 	vldr	s1, [pc, #616]	; 8003cbc <process_user_input+0x3f4>
 8003a54:	eeb0 0a67 	vmov.f32	s0, s15
 8003a58:	f00e f8fc 	bl	8011c54 <fmaxf>
 8003a5c:	eef0 7a40 	vmov.f32	s15, s0
 8003a60:	4b82      	ldr	r3, [pc, #520]	; (8003c6c <process_user_input+0x3a4>)
 8003a62:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 8003a66:	4b81      	ldr	r3, [pc, #516]	; (8003c6c <process_user_input+0x3a4>)
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fc fd94 	bl	8000598 <__aeabi_f2d>
 8003a70:	4602      	mov	r2, r0
 8003a72:	460b      	mov	r3, r1
 8003a74:	4885      	ldr	r0, [pc, #532]	; (8003c8c <process_user_input+0x3c4>)
 8003a76:	f00a fbf9 	bl	800e26c <iprintf>
			 break;
 8003a7a:	e1c0      	b.n	8003dfe <process_user_input+0x536>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3304      	adds	r3, #4
 8003a80:	4618      	mov	r0, r3
 8003a82:	f009 ff2a 	bl	800d8da <atoi>
 8003a86:	4603      	mov	r3, r0
 8003a88:	4a7a      	ldr	r2, [pc, #488]	; (8003c74 <process_user_input+0x3ac>)
 8003a8a:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 8003a8c:	4b79      	ldr	r3, [pc, #484]	; (8003c74 <process_user_input+0x3ac>)
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	4619      	mov	r1, r3
 8003a92:	487f      	ldr	r0, [pc, #508]	; (8003c90 <process_user_input+0x3c8>)
 8003a94:	f00a fbea 	bl	800e26c <iprintf>
			 break;
 8003a98:	e1b1      	b.n	8003dfe <process_user_input+0x536>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	3304      	adds	r3, #4
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f009 ff18 	bl	800d8d4 <atof>
 8003aa4:	ec53 2b10 	vmov	r2, r3, d0
 8003aa8:	4610      	mov	r0, r2
 8003aaa:	4619      	mov	r1, r3
 8003aac:	f7fd f8c4 	bl	8000c38 <__aeabi_d2f>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	eddf 0a78 	vldr	s1, [pc, #480]	; 8003c94 <process_user_input+0x3cc>
 8003ab6:	ee00 3a10 	vmov	s0, r3
 8003aba:	f00e f8e6 	bl	8011c8a <fminf>
 8003abe:	eef0 7a40 	vmov.f32	s15, s0
 8003ac2:	eddf 0a7e 	vldr	s1, [pc, #504]	; 8003cbc <process_user_input+0x3f4>
 8003ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8003aca:	f00e f8c3 	bl	8011c54 <fmaxf>
 8003ace:	eef0 7a40 	vmov.f32	s15, s0
 8003ad2:	4b66      	ldr	r3, [pc, #408]	; (8003c6c <process_user_input+0x3a4>)
 8003ad4:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8003ad8:	4b64      	ldr	r3, [pc, #400]	; (8003c6c <process_user_input+0x3a4>)
 8003ada:	6a1b      	ldr	r3, [r3, #32]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7fc fd5b 	bl	8000598 <__aeabi_f2d>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	486c      	ldr	r0, [pc, #432]	; (8003c98 <process_user_input+0x3d0>)
 8003ae8:	f00a fbc0 	bl	800e26c <iprintf>
			 break;
 8003aec:	e187      	b.n	8003dfe <process_user_input+0x536>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	3304      	adds	r3, #4
 8003af2:	4618      	mov	r0, r3
 8003af4:	f009 feee 	bl	800d8d4 <atof>
 8003af8:	ec53 2b10 	vmov	r2, r3, d0
 8003afc:	4610      	mov	r0, r2
 8003afe:	4619      	mov	r1, r3
 8003b00:	f7fd f89a 	bl	8000c38 <__aeabi_d2f>
 8003b04:	4603      	mov	r3, r0
 8003b06:	eddf 0a65 	vldr	s1, [pc, #404]	; 8003c9c <process_user_input+0x3d4>
 8003b0a:	ee00 3a10 	vmov	s0, r3
 8003b0e:	f00e f8bc 	bl	8011c8a <fminf>
 8003b12:	eef0 7a40 	vmov.f32	s15, s0
 8003b16:	eddf 0a69 	vldr	s1, [pc, #420]	; 8003cbc <process_user_input+0x3f4>
 8003b1a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b1e:	f00e f899 	bl	8011c54 <fmaxf>
 8003b22:	eef0 7a40 	vmov.f32	s15, s0
 8003b26:	4b51      	ldr	r3, [pc, #324]	; (8003c6c <process_user_input+0x3a4>)
 8003b28:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8003b2c:	4b4f      	ldr	r3, [pc, #316]	; (8003c6c <process_user_input+0x3a4>)
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fc fd31 	bl	8000598 <__aeabi_f2d>
 8003b36:	4602      	mov	r2, r0
 8003b38:	460b      	mov	r3, r1
 8003b3a:	4859      	ldr	r0, [pc, #356]	; (8003ca0 <process_user_input+0x3d8>)
 8003b3c:	f00a fb96 	bl	800e26c <iprintf>
			 break;
 8003b40:	e15d      	b.n	8003dfe <process_user_input+0x536>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	3304      	adds	r3, #4
 8003b46:	4618      	mov	r0, r3
 8003b48:	f009 fec4 	bl	800d8d4 <atof>
 8003b4c:	ec53 2b10 	vmov	r2, r3, d0
 8003b50:	4610      	mov	r0, r2
 8003b52:	4619      	mov	r1, r3
 8003b54:	f7fd f870 	bl	8000c38 <__aeabi_d2f>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 8003b5e:	ee00 3a10 	vmov	s0, r3
 8003b62:	f00e f892 	bl	8011c8a <fminf>
 8003b66:	eef0 7a40 	vmov.f32	s15, s0
 8003b6a:	eddf 0a54 	vldr	s1, [pc, #336]	; 8003cbc <process_user_input+0x3f4>
 8003b6e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b72:	f00e f86f 	bl	8011c54 <fmaxf>
 8003b76:	eef0 7a40 	vmov.f32	s15, s0
 8003b7a:	4b3c      	ldr	r3, [pc, #240]	; (8003c6c <process_user_input+0x3a4>)
 8003b7c:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
			 printf("I_CAL set to %f\r\n", I_CAL);
 8003b80:	4b3a      	ldr	r3, [pc, #232]	; (8003c6c <process_user_input+0x3a4>)
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fc fd07 	bl	8000598 <__aeabi_f2d>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	4845      	ldr	r0, [pc, #276]	; (8003ca4 <process_user_input+0x3dc>)
 8003b90:	f00a fb6c 	bl	800e26c <iprintf>
			 break;
 8003b94:	e133      	b.n	8003dfe <process_user_input+0x536>
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	3304      	adds	r3, #4
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f009 fe9a 	bl	800d8d4 <atof>
 8003ba0:	ec53 2b10 	vmov	r2, r3, d0
 8003ba4:	4610      	mov	r0, r2
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	f7fd f846 	bl	8000c38 <__aeabi_d2f>
 8003bac:	4603      	mov	r3, r0
 8003bae:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8003ca8 <process_user_input+0x3e0>
 8003bb2:	ee00 3a10 	vmov	s0, r3
 8003bb6:	f00e f84d 	bl	8011c54 <fmaxf>
 8003bba:	eef0 7a40 	vmov.f32	s15, s0
 8003bbe:	4b2b      	ldr	r3, [pc, #172]	; (8003c6c <process_user_input+0x3a4>)
 8003bc0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			 printf("GR set to %f\r\n", GR);
 8003bc4:	4b29      	ldr	r3, [pc, #164]	; (8003c6c <process_user_input+0x3a4>)
 8003bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7fc fce5 	bl	8000598 <__aeabi_f2d>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	4836      	ldr	r0, [pc, #216]	; (8003cac <process_user_input+0x3e4>)
 8003bd4:	f00a fb4a 	bl	800e26c <iprintf>
			 break;
 8003bd8:	e111      	b.n	8003dfe <process_user_input+0x536>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	3304      	adds	r3, #4
 8003bde:	4618      	mov	r0, r3
 8003be0:	f009 fe78 	bl	800d8d4 <atof>
 8003be4:	ec53 2b10 	vmov	r2, r3, d0
 8003be8:	4610      	mov	r0, r2
 8003bea:	4619      	mov	r1, r3
 8003bec:	f7fd f824 	bl	8000c38 <__aeabi_d2f>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	eddf 0a2f 	vldr	s1, [pc, #188]	; 8003cb0 <process_user_input+0x3e8>
 8003bf6:	ee00 3a10 	vmov	s0, r3
 8003bfa:	f00e f82b 	bl	8011c54 <fmaxf>
 8003bfe:	eef0 7a40 	vmov.f32	s15, s0
 8003c02:	4b1a      	ldr	r3, [pc, #104]	; (8003c6c <process_user_input+0x3a4>)
 8003c04:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			 printf("KT set to %f\r\n", KT);
 8003c08:	4b18      	ldr	r3, [pc, #96]	; (8003c6c <process_user_input+0x3a4>)
 8003c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7fc fcc3 	bl	8000598 <__aeabi_f2d>
 8003c12:	4602      	mov	r2, r0
 8003c14:	460b      	mov	r3, r1
 8003c16:	4827      	ldr	r0, [pc, #156]	; (8003cb4 <process_user_input+0x3ec>)
 8003c18:	f00a fb28 	bl	800e26c <iprintf>
			 break;
 8003c1c:	e0ef      	b.n	8003dfe <process_user_input+0x536>
		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	3304      	adds	r3, #4
 8003c22:	4618      	mov	r0, r3
 8003c24:	f009 fe56 	bl	800d8d4 <atof>
 8003c28:	ec53 2b10 	vmov	r2, r3, d0
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	4619      	mov	r1, r3
 8003c30:	f7fd f802 	bl	8000c38 <__aeabi_d2f>
 8003c34:	4603      	mov	r3, r0
 8003c36:	eddf 0a21 	vldr	s1, [pc, #132]	; 8003cbc <process_user_input+0x3f4>
 8003c3a:	ee00 3a10 	vmov	s0, r3
 8003c3e:	f00e f809 	bl	8011c54 <fmaxf>
 8003c42:	eef0 7a40 	vmov.f32	s15, s0
 8003c46:	4b09      	ldr	r3, [pc, #36]	; (8003c6c <process_user_input+0x3a4>)
 8003c48:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 8003c4c:	4b07      	ldr	r3, [pc, #28]	; (8003c6c <process_user_input+0x3a4>)
 8003c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fc fca1 	bl	8000598 <__aeabi_f2d>
 8003c56:	4602      	mov	r2, r0
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4817      	ldr	r0, [pc, #92]	; (8003cb8 <process_user_input+0x3f0>)
 8003c5c:	f00a fb06 	bl	800e26c <iprintf>
			 break;
 8003c60:	e0cd      	b.n	8003dfe <process_user_input+0x536>
 8003c62:	bf00      	nop
 8003c64:	44fa0000 	.word	0x44fa0000
 8003c68:	42c80000 	.word	0x42c80000
 8003c6c:	20004c48 	.word	0x20004c48
 8003c70:	080127c8 	.word	0x080127c8
 8003c74:	20004d48 	.word	0x20004d48
 8003c78:	080127dc 	.word	0x080127dc
 8003c7c:	080127f0 	.word	0x080127f0
 8003c80:	42700000 	.word	0x42700000
 8003c84:	08012808 	.word	0x08012808
 8003c88:	42040000 	.word	0x42040000
 8003c8c:	0801281c 	.word	0x0801281c
 8003c90:	08012834 	.word	0x08012834
 8003c94:	43160000 	.word	0x43160000
 8003c98:	0801284c 	.word	0x0801284c
 8003c9c:	42200000 	.word	0x42200000
 8003ca0:	08012864 	.word	0x08012864
 8003ca4:	0801287c 	.word	0x0801287c
 8003ca8:	3a83126f 	.word	0x3a83126f
 8003cac:	08012890 	.word	0x08012890
 8003cb0:	38d1b717 	.word	0x38d1b717
 8003cb4:	080128a0 	.word	0x080128a0
 8003cb8:	080128b0 	.word	0x080128b0
 8003cbc:	00000000 	.word	0x00000000
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f009 fe05 	bl	800d8d4 <atof>
 8003cca:	ec53 2b10 	vmov	r2, r3, d0
 8003cce:	4610      	mov	r0, r2
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	f7fc ffb1 	bl	8000c38 <__aeabi_d2f>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 8003cbc <process_user_input+0x3f4>
 8003cdc:	ee00 3a10 	vmov	s0, r3
 8003ce0:	f00d ffb8 	bl	8011c54 <fmaxf>
 8003ce4:	eef0 7a40 	vmov.f32	s15, s0
 8003ce8:	4b50      	ldr	r3, [pc, #320]	; (8003e2c <process_user_input+0x564>)
 8003cea:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 8003cee:	4b4f      	ldr	r3, [pc, #316]	; (8003e2c <process_user_input+0x564>)
 8003cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fc fc50 	bl	8000598 <__aeabi_f2d>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	484c      	ldr	r0, [pc, #304]	; (8003e30 <process_user_input+0x568>)
 8003cfe:	f00a fab5 	bl	800e26c <iprintf>
			 break;
 8003d02:	e07c      	b.n	8003dfe <process_user_input+0x536>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	3304      	adds	r3, #4
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f009 fde3 	bl	800d8d4 <atof>
 8003d0e:	ec53 2b10 	vmov	r2, r3, d0
 8003d12:	4610      	mov	r0, r2
 8003d14:	4619      	mov	r1, r3
 8003d16:	f7fc ff8f 	bl	8000c38 <__aeabi_d2f>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	eddf 0a45 	vldr	s1, [pc, #276]	; 8003e34 <process_user_input+0x56c>
 8003d20:	ee00 3a10 	vmov	s0, r3
 8003d24:	f00d ff96 	bl	8011c54 <fmaxf>
 8003d28:	eef0 7a40 	vmov.f32	s15, s0
 8003d2c:	4b3f      	ldr	r3, [pc, #252]	; (8003e2c <process_user_input+0x564>)
 8003d2e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 P_MIN = -P_MAX;
 8003d32:	4b3e      	ldr	r3, [pc, #248]	; (8003e2c <process_user_input+0x564>)
 8003d34:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003d38:	eef1 7a67 	vneg.f32	s15, s15
 8003d3c:	4b3b      	ldr	r3, [pc, #236]	; (8003e2c <process_user_input+0x564>)
 8003d3e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("P_MAX set to %f\r\n", P_MAX);
 8003d42:	4b3a      	ldr	r3, [pc, #232]	; (8003e2c <process_user_input+0x564>)
 8003d44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fc fc26 	bl	8000598 <__aeabi_f2d>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	4839      	ldr	r0, [pc, #228]	; (8003e38 <process_user_input+0x570>)
 8003d52:	f00a fa8b 	bl	800e26c <iprintf>
			 break;
 8003d56:	e052      	b.n	8003dfe <process_user_input+0x536>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3304      	adds	r3, #4
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f009 fdb9 	bl	800d8d4 <atof>
 8003d62:	ec53 2b10 	vmov	r2, r3, d0
 8003d66:	4610      	mov	r0, r2
 8003d68:	4619      	mov	r1, r3
 8003d6a:	f7fc ff65 	bl	8000c38 <__aeabi_d2f>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	eddf 0a30 	vldr	s1, [pc, #192]	; 8003e34 <process_user_input+0x56c>
 8003d74:	ee00 3a10 	vmov	s0, r3
 8003d78:	f00d ff6c 	bl	8011c54 <fmaxf>
 8003d7c:	eef0 7a40 	vmov.f32	s15, s0
 8003d80:	4b2a      	ldr	r3, [pc, #168]	; (8003e2c <process_user_input+0x564>)
 8003d82:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 V_MIN = -V_MAX;
 8003d86:	4b29      	ldr	r3, [pc, #164]	; (8003e2c <process_user_input+0x564>)
 8003d88:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003d8c:	eef1 7a67 	vneg.f32	s15, s15
 8003d90:	4b26      	ldr	r3, [pc, #152]	; (8003e2c <process_user_input+0x564>)
 8003d92:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
			 printf("V_MAX set to %f\r\n", V_MAX);
 8003d96:	4b25      	ldr	r3, [pc, #148]	; (8003e2c <process_user_input+0x564>)
 8003d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fc fbfc 	bl	8000598 <__aeabi_f2d>
 8003da0:	4602      	mov	r2, r0
 8003da2:	460b      	mov	r3, r1
 8003da4:	4825      	ldr	r0, [pc, #148]	; (8003e3c <process_user_input+0x574>)
 8003da6:	f00a fa61 	bl	800e26c <iprintf>
			 break;
 8003daa:	e028      	b.n	8003dfe <process_user_input+0x536>
		 case 'o':
			 T_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	3304      	adds	r3, #4
 8003db0:	4618      	mov	r0, r3
 8003db2:	f009 fd8f 	bl	800d8d4 <atof>
 8003db6:	ec53 2b10 	vmov	r2, r3, d0
 8003dba:	4610      	mov	r0, r2
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	f7fc ff3b 	bl	8000c38 <__aeabi_d2f>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8003e34 <process_user_input+0x56c>
 8003dc8:	ee00 3a10 	vmov	s0, r3
 8003dcc:	f00d ff42 	bl	8011c54 <fmaxf>
 8003dd0:	eef0 7a40 	vmov.f32	s15, s0
 8003dd4:	4b15      	ldr	r3, [pc, #84]	; (8003e2c <process_user_input+0x564>)
 8003dd6:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("T_MAX set to %f\r\n", T_MAX);
 8003dda:	4b14      	ldr	r3, [pc, #80]	; (8003e2c <process_user_input+0x564>)
 8003ddc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fc fbda 	bl	8000598 <__aeabi_f2d>
 8003de4:	4602      	mov	r2, r0
 8003de6:	460b      	mov	r3, r1
 8003de8:	4815      	ldr	r0, [pc, #84]	; (8003e40 <process_user_input+0x578>)
 8003dea:	f00a fa3f 	bl	800e26c <iprintf>
			 break;
 8003dee:	e006      	b.n	8003dfe <process_user_input+0x536>
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3304      	adds	r3, #4
 8003df4:	4619      	mov	r1, r3
 8003df6:	4813      	ldr	r0, [pc, #76]	; (8003e44 <process_user_input+0x57c>)
 8003df8:	f00a fa38 	bl	800e26c <iprintf>
			 break;
 8003dfc:	bf00      	nop

		 }

	 /* Write new settings to flash */
	 store_eeprom_regs();
 8003dfe:	f001 feb9 	bl	8005b74 <store_eeprom_regs>
	 load_eeprom_regs();
 8003e02:	f001 fec7 	bl	8005b94 <load_eeprom_regs>

	 enter_setup_state();
 8003e06:	f7ff fbeb 	bl	80035e0 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	731a      	strb	r2, [r3, #12]
	 fsmstate->cmd_id = 0;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	735a      	strb	r2, [r3, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	3304      	adds	r3, #4
 8003e1a:	2208      	movs	r2, #8
 8003e1c:	2100      	movs	r1, #0
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f009 fdb2 	bl	800d988 <memset>
 }
 8003e24:	bf00      	nop
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	20004c48 	.word	0x20004c48
 8003e30:	080128c4 	.word	0x080128c4
 8003e34:	00000000 	.word	0x00000000
 8003e38:	080128d8 	.word	0x080128d8
 8003e3c:	080128ec 	.word	0x080128ec
 8003e40:	08012900 	.word	0x08012900
 8003e44:	08012914 	.word	0x08012914

08003e48 <enable_gd>:
 */
#include "gatedrive.h"
#include <stdio.h>


void enable_gd(ControllerStruct *controller){
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
	//Restart PWM
	controller->isEnabled = 1;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
    HAL_TIM_PWM_Start(&TIM_PWM, TIM_CHANNEL_1);
 8003e58:	2100      	movs	r1, #0
 8003e5a:	480d      	ldr	r0, [pc, #52]	; (8003e90 <enable_gd+0x48>)
 8003e5c:	f005 ffda 	bl	8009e14 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&TIM_PWM, TIM_CHANNEL_2);
 8003e60:	2104      	movs	r1, #4
 8003e62:	480b      	ldr	r0, [pc, #44]	; (8003e90 <enable_gd+0x48>)
 8003e64:	f005 ffd6 	bl	8009e14 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&TIM_PWM, TIM_CHANNEL_3);
 8003e68:	2108      	movs	r1, #8
 8003e6a:	4809      	ldr	r0, [pc, #36]	; (8003e90 <enable_gd+0x48>)
 8003e6c:	f005 ffd2 	bl	8009e14 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&TIM_PWM, TIM_CHANNEL_1);
 8003e70:	2100      	movs	r1, #0
 8003e72:	4807      	ldr	r0, [pc, #28]	; (8003e90 <enable_gd+0x48>)
 8003e74:	f007 fe02 	bl	800ba7c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&TIM_PWM, TIM_CHANNEL_2);
 8003e78:	2104      	movs	r1, #4
 8003e7a:	4805      	ldr	r0, [pc, #20]	; (8003e90 <enable_gd+0x48>)
 8003e7c:	f007 fdfe 	bl	800ba7c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&TIM_PWM, TIM_CHANNEL_3);
 8003e80:	2108      	movs	r1, #8
 8003e82:	4803      	ldr	r0, [pc, #12]	; (8003e90 <enable_gd+0x48>)
 8003e84:	f007 fdfa 	bl	800ba7c <HAL_TIMEx_PWMN_Start>
}
 8003e88:	bf00      	nop
 8003e8a:	3708      	adds	r7, #8
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	20005200 	.word	0x20005200

08003e94 <disable_gd>:
void disable_gd(ControllerStruct *controller){
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
	//Drive all gates low
	controller->isEnabled = 0;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.0f);
 8003ea4:	4b30      	ldr	r3, [pc, #192]	; (8003f68 <disable_gd+0xd4>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eaa:	ee07 3a90 	vmov	s15, r3
 8003eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eb2:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003f6c <disable_gd+0xd8>
 8003eb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eba:	4b2b      	ldr	r3, [pc, #172]	; (8003f68 <disable_gd+0xd4>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ec2:	ee17 2a90 	vmov	r2, s15
 8003ec6:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.0f);
 8003ec8:	4b27      	ldr	r3, [pc, #156]	; (8003f68 <disable_gd+0xd4>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ece:	ee07 3a90 	vmov	s15, r3
 8003ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ed6:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8003f6c <disable_gd+0xd8>
 8003eda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ede:	4b22      	ldr	r3, [pc, #136]	; (8003f68 <disable_gd+0xd4>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ee6:	ee17 2a90 	vmov	r2, s15
 8003eea:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.0f);
 8003eec:	4b1e      	ldr	r3, [pc, #120]	; (8003f68 <disable_gd+0xd4>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef2:	ee07 3a90 	vmov	s15, r3
 8003ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003efa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003f6c <disable_gd+0xd8>
 8003efe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f02:	4b19      	ldr	r3, [pc, #100]	; (8003f68 <disable_gd+0xd4>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f0a:	ee17 2a90 	vmov	r2, s15
 8003f0e:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(DRV_HA, GPIO_PIN_RESET );
 8003f10:	2200      	movs	r2, #0
 8003f12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f1a:	f004 fd65 	bl	80089e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_HB, GPIO_PIN_RESET );
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f28:	f004 fd5e 	bl	80089e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_HC, GPIO_PIN_RESET );
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f36:	f004 fd57 	bl	80089e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_LA, GPIO_PIN_RESET );
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f40:	480b      	ldr	r0, [pc, #44]	; (8003f70 <disable_gd+0xdc>)
 8003f42:	f004 fd51 	bl	80089e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_LB, GPIO_PIN_RESET );
 8003f46:	2200      	movs	r2, #0
 8003f48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f50:	f004 fd4a 	bl	80089e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_LC, GPIO_PIN_RESET );
 8003f54:	2200      	movs	r2, #0
 8003f56:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f5a:	4806      	ldr	r0, [pc, #24]	; (8003f74 <disable_gd+0xe0>)
 8003f5c:	f004 fd44 	bl	80089e8 <HAL_GPIO_WritePin>

}
 8003f60:	bf00      	nop
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	20005200 	.word	0x20005200
 8003f6c:	00000000 	.word	0x00000000
 8003f70:	48000800 	.word	0x48000800
 8003f74:	48000400 	.word	0x48000400

08003f78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b08a      	sub	sp, #40	; 0x28
 8003f7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f7e:	f107 0314 	add.w	r3, r7, #20
 8003f82:	2200      	movs	r2, #0
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	605a      	str	r2, [r3, #4]
 8003f88:	609a      	str	r2, [r3, #8]
 8003f8a:	60da      	str	r2, [r3, #12]
 8003f8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f8e:	4b24      	ldr	r3, [pc, #144]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f92:	4a23      	ldr	r2, [pc, #140]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003f94:	f043 0304 	orr.w	r3, r3, #4
 8003f98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f9a:	4b21      	ldr	r3, [pc, #132]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f9e:	f003 0304 	and.w	r3, r3, #4
 8003fa2:	613b      	str	r3, [r7, #16]
 8003fa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fa6:	4b1e      	ldr	r3, [pc, #120]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003faa:	4a1d      	ldr	r2, [pc, #116]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003fac:	f043 0320 	orr.w	r3, r3, #32
 8003fb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fb2:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fb6:	f003 0320 	and.w	r3, r3, #32
 8003fba:	60fb      	str	r3, [r7, #12]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fbe:	4b18      	ldr	r3, [pc, #96]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fc2:	4a17      	ldr	r2, [pc, #92]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003fc4:	f043 0301 	orr.w	r3, r3, #1
 8003fc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fca:	4b15      	ldr	r3, [pc, #84]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	60bb      	str	r3, [r7, #8]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fd6:	4b12      	ldr	r3, [pc, #72]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fda:	4a11      	ldr	r2, [pc, #68]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003fdc:	f043 0302 	orr.w	r3, r3, #2
 8003fe0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fe2:	4b0f      	ldr	r3, [pc, #60]	; (8004020 <MX_GPIO_Init+0xa8>)
 8003fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	607b      	str	r3, [r7, #4]
 8003fec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_11, GPIO_PIN_RESET);
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f644 0140 	movw	r1, #18496	; 0x4840
 8003ff4:	480b      	ldr	r0, [pc, #44]	; (8004024 <MX_GPIO_Init+0xac>)
 8003ff6:	f004 fcf7 	bl	80089e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC6 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_11;
 8003ffa:	f644 0340 	movw	r3, #18496	; 0x4840
 8003ffe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004000:	2301      	movs	r3, #1
 8004002:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004004:	2300      	movs	r3, #0
 8004006:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004008:	2300      	movs	r3, #0
 800400a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800400c:	f107 0314 	add.w	r3, r7, #20
 8004010:	4619      	mov	r1, r3
 8004012:	4804      	ldr	r0, [pc, #16]	; (8004024 <MX_GPIO_Init+0xac>)
 8004014:	f004 fb66 	bl	80086e4 <HAL_GPIO_Init>

}
 8004018:	bf00      	nop
 800401a:	3728      	adds	r7, #40	; 0x28
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40021000 	.word	0x40021000
 8004024:	48000800 	.word	0x48000800

08004028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	4603      	mov	r3, r0
 8004030:	6039      	str	r1, [r7, #0]
 8004032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004038:	2b00      	cmp	r3, #0
 800403a:	db0a      	blt.n	8004052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	b2da      	uxtb	r2, r3
 8004040:	490c      	ldr	r1, [pc, #48]	; (8004074 <__NVIC_SetPriority+0x4c>)
 8004042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004046:	0112      	lsls	r2, r2, #4
 8004048:	b2d2      	uxtb	r2, r2
 800404a:	440b      	add	r3, r1
 800404c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004050:	e00a      	b.n	8004068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	b2da      	uxtb	r2, r3
 8004056:	4908      	ldr	r1, [pc, #32]	; (8004078 <__NVIC_SetPriority+0x50>)
 8004058:	79fb      	ldrb	r3, [r7, #7]
 800405a:	f003 030f 	and.w	r3, r3, #15
 800405e:	3b04      	subs	r3, #4
 8004060:	0112      	lsls	r2, r2, #4
 8004062:	b2d2      	uxtb	r2, r2
 8004064:	440b      	add	r3, r1
 8004066:	761a      	strb	r2, [r3, #24]
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	e000e100 	.word	0xe000e100
 8004078:	e000ed00 	.word	0xe000ed00

0800407c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004080:	f001 fdc1 	bl	8005c06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004084:	f000 fabe 	bl	8004604 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	HAL_Delay(100);
 8004088:	2064      	movs	r0, #100	; 0x64
 800408a:	f001 fe2d 	bl	8005ce8 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800408e:	f7ff ff73 	bl	8003f78 <MX_GPIO_Init>
  MX_DMA_Init();
 8004092:	f7fd fd9f 	bl	8001bd4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8004096:	f001 fcb1 	bl	80059fc <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800409a:	f001 fa31 	bl	8005500 <MX_TIM1_Init>
  MX_OPAMP1_Init();
 800409e:	f000 fcbf 	bl	8004a20 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 80040a2:	f000 fceb 	bl	8004a7c <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 80040a6:	f000 fd17 	bl	8004ad8 <MX_OPAMP3_Init>
  MX_ADC1_Init();
 80040aa:	f7fc ffcd 	bl	8001048 <MX_ADC1_Init>
  MX_ADC2_Init();
 80040ae:	f7fd f863 	bl	8001178 <MX_ADC2_Init>
  MX_FDCAN1_Init();
 80040b2:	f7fd ff37 	bl	8001f24 <MX_FDCAN1_Init>
  MX_TIM2_Init();
 80040b6:	f001 faf1 	bl	800569c <MX_TIM2_Init>
  MX_TIM6_Init();
 80040ba:	f001 fb6f 	bl	800579c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
	load_eeprom_regs();
 80040be:	f001 fd69 	bl	8005b94 <load_eeprom_regs>
	/* Sanitize configs in case flash is empty*/
	if(E_ZERO==-1){E_ZERO = 0;}
 80040c2:	4baf      	ldr	r3, [pc, #700]	; (8004380 <main+0x304>)
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ca:	d102      	bne.n	80040d2 <main+0x56>
 80040cc:	4bac      	ldr	r3, [pc, #688]	; (8004380 <main+0x304>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	611a      	str	r2, [r3, #16]
	if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 80040d2:	4bac      	ldr	r3, [pc, #688]	; (8004384 <main+0x308>)
 80040d4:	edd3 7a02 	vldr	s15, [r3, #8]
 80040d8:	eef4 7a67 	vcmp.f32	s15, s15
 80040dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040e0:	d609      	bvs.n	80040f6 <main+0x7a>
 80040e2:	4ba8      	ldr	r3, [pc, #672]	; (8004384 <main+0x308>)
 80040e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80040e8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80040ec:	eef4 7a47 	vcmp.f32	s15, s14
 80040f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040f4:	d102      	bne.n	80040fc <main+0x80>
 80040f6:	4ba3      	ldr	r3, [pc, #652]	; (8004384 <main+0x308>)
 80040f8:	4aa3      	ldr	r2, [pc, #652]	; (8004388 <main+0x30c>)
 80040fa:	609a      	str	r2, [r3, #8]
	if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 80040fc:	4ba1      	ldr	r3, [pc, #644]	; (8004384 <main+0x308>)
 80040fe:	edd3 7a03 	vldr	s15, [r3, #12]
 8004102:	eef4 7a67 	vcmp.f32	s15, s15
 8004106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800410a:	d609      	bvs.n	8004120 <main+0xa4>
 800410c:	4b9d      	ldr	r3, [pc, #628]	; (8004384 <main+0x308>)
 800410e:	edd3 7a03 	vldr	s15, [r3, #12]
 8004112:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004116:	eef4 7a47 	vcmp.f32	s15, s14
 800411a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800411e:	d102      	bne.n	8004126 <main+0xaa>
 8004120:	4b98      	ldr	r3, [pc, #608]	; (8004384 <main+0x308>)
 8004122:	4a9a      	ldr	r2, [pc, #616]	; (800438c <main+0x310>)
 8004124:	60da      	str	r2, [r3, #12]
	if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8004126:	4b97      	ldr	r3, [pc, #604]	; (8004384 <main+0x308>)
 8004128:	edd3 7a06 	vldr	s15, [r3, #24]
 800412c:	eef4 7a67 	vcmp.f32	s15, s15
 8004130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004134:	d609      	bvs.n	800414a <main+0xce>
 8004136:	4b93      	ldr	r3, [pc, #588]	; (8004384 <main+0x308>)
 8004138:	edd3 7a06 	vldr	s15, [r3, #24]
 800413c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004140:	eef4 7a47 	vcmp.f32	s15, s14
 8004144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004148:	d103      	bne.n	8004152 <main+0xd6>
 800414a:	4b8e      	ldr	r3, [pc, #568]	; (8004384 <main+0x308>)
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	619a      	str	r2, [r3, #24]
	if(CAN_ID==-1){CAN_ID = 1;}
 8004152:	4b8b      	ldr	r3, [pc, #556]	; (8004380 <main+0x304>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800415a:	d102      	bne.n	8004162 <main+0xe6>
 800415c:	4b88      	ldr	r3, [pc, #544]	; (8004380 <main+0x304>)
 800415e:	2201      	movs	r2, #1
 8004160:	605a      	str	r2, [r3, #4]
	if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8004162:	4b87      	ldr	r3, [pc, #540]	; (8004380 <main+0x304>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416a:	d102      	bne.n	8004172 <main+0xf6>
 800416c:	4b84      	ldr	r3, [pc, #528]	; (8004380 <main+0x304>)
 800416e:	2200      	movs	r2, #0
 8004170:	609a      	str	r2, [r3, #8]
	if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 0;}
 8004172:	4b83      	ldr	r3, [pc, #524]	; (8004380 <main+0x304>)
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417a:	d102      	bne.n	8004182 <main+0x106>
 800417c:	4b80      	ldr	r3, [pc, #512]	; (8004380 <main+0x304>)
 800417e:	2200      	movs	r2, #0
 8004180:	60da      	str	r2, [r3, #12]
	if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8004182:	4b80      	ldr	r3, [pc, #512]	; (8004384 <main+0x308>)
 8004184:	edd3 7a07 	vldr	s15, [r3, #28]
 8004188:	eef4 7a67 	vcmp.f32	s15, s15
 800418c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004190:	d609      	bvs.n	80041a6 <main+0x12a>
 8004192:	4b7c      	ldr	r3, [pc, #496]	; (8004384 <main+0x308>)
 8004194:	edd3 7a07 	vldr	s15, [r3, #28]
 8004198:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800419c:	eef4 7a47 	vcmp.f32	s15, s14
 80041a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041a4:	d103      	bne.n	80041ae <main+0x132>
 80041a6:	4b77      	ldr	r3, [pc, #476]	; (8004384 <main+0x308>)
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	61da      	str	r2, [r3, #28]
	if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 80041ae:	4b75      	ldr	r3, [pc, #468]	; (8004384 <main+0x308>)
 80041b0:	edd3 7a08 	vldr	s15, [r3, #32]
 80041b4:	eef4 7a67 	vcmp.f32	s15, s15
 80041b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041bc:	d609      	bvs.n	80041d2 <main+0x156>
 80041be:	4b71      	ldr	r3, [pc, #452]	; (8004384 <main+0x308>)
 80041c0:	edd3 7a08 	vldr	s15, [r3, #32]
 80041c4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80041c8:	eef4 7a47 	vcmp.f32	s15, s14
 80041cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041d0:	d102      	bne.n	80041d8 <main+0x15c>
 80041d2:	4b6c      	ldr	r3, [pc, #432]	; (8004384 <main+0x308>)
 80041d4:	4a6e      	ldr	r2, [pc, #440]	; (8004390 <main+0x314>)
 80041d6:	621a      	str	r2, [r3, #32]
	if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 80041d8:	4b6a      	ldr	r3, [pc, #424]	; (8004384 <main+0x308>)
 80041da:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80041de:	eef4 7a67 	vcmp.f32	s15, s15
 80041e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e6:	d609      	bvs.n	80041fc <main+0x180>
 80041e8:	4b66      	ldr	r3, [pc, #408]	; (8004384 <main+0x308>)
 80041ea:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80041ee:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80041f2:	eef4 7a47 	vcmp.f32	s15, s14
 80041f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041fa:	d102      	bne.n	8004202 <main+0x186>
 80041fc:	4b61      	ldr	r3, [pc, #388]	; (8004384 <main+0x308>)
 80041fe:	4a65      	ldr	r2, [pc, #404]	; (8004394 <main+0x318>)
 8004200:	625a      	str	r2, [r3, #36]	; 0x24
	if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8004202:	4b60      	ldr	r3, [pc, #384]	; (8004384 <main+0x308>)
 8004204:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004208:	eef4 7a67 	vcmp.f32	s15, s15
 800420c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004210:	d609      	bvs.n	8004226 <main+0x1aa>
 8004212:	4b5c      	ldr	r3, [pc, #368]	; (8004384 <main+0x308>)
 8004214:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004218:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800421c:	eef4 7a47 	vcmp.f32	s15, s14
 8004220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004224:	d102      	bne.n	800422c <main+0x1b0>
 8004226:	4b57      	ldr	r3, [pc, #348]	; (8004384 <main+0x308>)
 8004228:	4a5b      	ldr	r2, [pc, #364]	; (8004398 <main+0x31c>)
 800422a:	641a      	str	r2, [r3, #64]	; 0x40
	if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 800422c:	4b55      	ldr	r3, [pc, #340]	; (8004384 <main+0x308>)
 800422e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004232:	eef4 7a67 	vcmp.f32	s15, s15
 8004236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800423a:	d609      	bvs.n	8004250 <main+0x1d4>
 800423c:	4b51      	ldr	r3, [pc, #324]	; (8004384 <main+0x308>)
 800423e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004242:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004246:	eef4 7a47 	vcmp.f32	s15, s14
 800424a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800424e:	d102      	bne.n	8004256 <main+0x1da>
 8004250:	4b4c      	ldr	r3, [pc, #304]	; (8004384 <main+0x308>)
 8004252:	4a52      	ldr	r2, [pc, #328]	; (800439c <main+0x320>)
 8004254:	629a      	str	r2, [r3, #40]	; 0x28
	if(isnan(GR) || GR==-1){GR = 1.0f;}
 8004256:	4b4b      	ldr	r3, [pc, #300]	; (8004384 <main+0x308>)
 8004258:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800425c:	eef4 7a67 	vcmp.f32	s15, s15
 8004260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004264:	d609      	bvs.n	800427a <main+0x1fe>
 8004266:	4b47      	ldr	r3, [pc, #284]	; (8004384 <main+0x308>)
 8004268:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800426c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004270:	eef4 7a47 	vcmp.f32	s15, s14
 8004274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004278:	d103      	bne.n	8004282 <main+0x206>
 800427a:	4b42      	ldr	r3, [pc, #264]	; (8004384 <main+0x308>)
 800427c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004280:	63da      	str	r2, [r3, #60]	; 0x3c
	if(isnan(KT) || KT==-1){KT = 1.0f;}
 8004282:	4b40      	ldr	r3, [pc, #256]	; (8004384 <main+0x308>)
 8004284:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004288:	eef4 7a67 	vcmp.f32	s15, s15
 800428c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004290:	d609      	bvs.n	80042a6 <main+0x22a>
 8004292:	4b3c      	ldr	r3, [pc, #240]	; (8004384 <main+0x308>)
 8004294:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004298:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800429c:	eef4 7a47 	vcmp.f32	s15, s14
 80042a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a4:	d103      	bne.n	80042ae <main+0x232>
 80042a6:	4b37      	ldr	r3, [pc, #220]	; (8004384 <main+0x308>)
 80042a8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80042ac:	631a      	str	r2, [r3, #48]	; 0x30
	if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 80042ae:	4b35      	ldr	r3, [pc, #212]	; (8004384 <main+0x308>)
 80042b0:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80042b4:	eef4 7a67 	vcmp.f32	s15, s15
 80042b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042bc:	d609      	bvs.n	80042d2 <main+0x256>
 80042be:	4b31      	ldr	r3, [pc, #196]	; (8004384 <main+0x308>)
 80042c0:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80042c4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80042c8:	eef4 7a47 	vcmp.f32	s15, s14
 80042cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042d0:	d102      	bne.n	80042d8 <main+0x25c>
 80042d2:	4b2c      	ldr	r3, [pc, #176]	; (8004384 <main+0x308>)
 80042d4:	4a32      	ldr	r2, [pc, #200]	; (80043a0 <main+0x324>)
 80042d6:	655a      	str	r2, [r3, #84]	; 0x54
	if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 80042d8:	4b2a      	ldr	r3, [pc, #168]	; (8004384 <main+0x308>)
 80042da:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80042de:	eef4 7a67 	vcmp.f32	s15, s15
 80042e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042e6:	d609      	bvs.n	80042fc <main+0x280>
 80042e8:	4b26      	ldr	r3, [pc, #152]	; (8004384 <main+0x308>)
 80042ea:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80042ee:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80042f2:	eef4 7a47 	vcmp.f32	s15, s14
 80042f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042fa:	d102      	bne.n	8004302 <main+0x286>
 80042fc:	4b21      	ldr	r3, [pc, #132]	; (8004384 <main+0x308>)
 80042fe:	4a26      	ldr	r2, [pc, #152]	; (8004398 <main+0x31c>)
 8004300:	659a      	str	r2, [r3, #88]	; 0x58
	if(isnan(P_MAX)){P_MAX = 12.5f;}
 8004302:	4b20      	ldr	r3, [pc, #128]	; (8004384 <main+0x308>)
 8004304:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004308:	eef4 7a67 	vcmp.f32	s15, s15
 800430c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004310:	d702      	bvc.n	8004318 <main+0x29c>
 8004312:	4b1c      	ldr	r3, [pc, #112]	; (8004384 <main+0x308>)
 8004314:	4a23      	ldr	r2, [pc, #140]	; (80043a4 <main+0x328>)
 8004316:	649a      	str	r2, [r3, #72]	; 0x48
	if(isnan(P_MIN)){P_MIN = -12.5f;}
 8004318:	4b1a      	ldr	r3, [pc, #104]	; (8004384 <main+0x308>)
 800431a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800431e:	eef4 7a67 	vcmp.f32	s15, s15
 8004322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004326:	d702      	bvc.n	800432e <main+0x2b2>
 8004328:	4b16      	ldr	r3, [pc, #88]	; (8004384 <main+0x308>)
 800432a:	4a1f      	ldr	r2, [pc, #124]	; (80043a8 <main+0x32c>)
 800432c:	645a      	str	r2, [r3, #68]	; 0x44
	if(isnan(V_MAX)){V_MAX = 200.0f;}
 800432e:	4b15      	ldr	r3, [pc, #84]	; (8004384 <main+0x308>)
 8004330:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004334:	eef4 7a67 	vcmp.f32	s15, s15
 8004338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800433c:	d702      	bvc.n	8004344 <main+0x2c8>
 800433e:	4b11      	ldr	r3, [pc, #68]	; (8004384 <main+0x308>)
 8004340:	4a1a      	ldr	r2, [pc, #104]	; (80043ac <main+0x330>)
 8004342:	651a      	str	r2, [r3, #80]	; 0x50
	if(isnan(V_MIN)){V_MIN = -200.0f;}
 8004344:	4b0f      	ldr	r3, [pc, #60]	; (8004384 <main+0x308>)
 8004346:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800434a:	eef4 7a67 	vcmp.f32	s15, s15
 800434e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004352:	d702      	bvc.n	800435a <main+0x2de>
 8004354:	4b0b      	ldr	r3, [pc, #44]	; (8004384 <main+0x308>)
 8004356:	4a16      	ldr	r2, [pc, #88]	; (80043b0 <main+0x334>)
 8004358:	64da      	str	r2, [r3, #76]	; 0x4c
	if(isnan(MECH_ZERO)){MECH_ZERO = 0.0f;}
 800435a:	4b0a      	ldr	r3, [pc, #40]	; (8004384 <main+0x308>)
 800435c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004360:	eef4 7a67 	vcmp.f32	s15, s15
 8004364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004368:	d703      	bvc.n	8004372 <main+0x2f6>
 800436a:	4b06      	ldr	r3, [pc, #24]	; (8004384 <main+0x308>)
 800436c:	f04f 0200 	mov.w	r2, #0
 8004370:	65da      	str	r2, [r3, #92]	; 0x5c
	if(isnan(T_MAX)){T_MAX = 10.0f;}
 8004372:	4b04      	ldr	r3, [pc, #16]	; (8004384 <main+0x308>)
 8004374:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004378:	eef4 7a67 	vcmp.f32	s15, s15
 800437c:	e01a      	b.n	80043b4 <main+0x338>
 800437e:	bf00      	nop
 8004380:	20004d48 	.word	0x20004d48
 8004384:	20004c48 	.word	0x20004c48
 8004388:	447a0000 	.word	0x447a0000
 800438c:	42200000 	.word	0x42200000
 8004390:	42fa0000 	.word	0x42fa0000
 8004394:	41600000 	.word	0x41600000
 8004398:	40a00000 	.word	0x40a00000
 800439c:	41a80000 	.word	0x41a80000
 80043a0:	43fa0000 	.word	0x43fa0000
 80043a4:	41480000 	.word	0x41480000
 80043a8:	c1480000 	.word	0xc1480000
 80043ac:	43480000 	.word	0x43480000
 80043b0:	c3480000 	.word	0xc3480000
 80043b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043b8:	d702      	bvc.n	80043c0 <main+0x344>
 80043ba:	4b72      	ldr	r3, [pc, #456]	; (8004584 <main+0x508>)
 80043bc:	4a72      	ldr	r2, [pc, #456]	; (8004588 <main+0x50c>)
 80043be:	661a      	str	r2, [r3, #96]	; 0x60

	printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	4b71      	ldr	r3, [pc, #452]	; (800458c <main+0x510>)
 80043c6:	4872      	ldr	r0, [pc, #456]	; (8004590 <main+0x514>)
 80043c8:	f009 ff50 	bl	800e26c <iprintf>
	/* Controller Setup */
	init_controller_params(&controller);
 80043cc:	4871      	ldr	r0, [pc, #452]	; (8004594 <main+0x518>)
 80043ce:	f7fe fb03 	bl	80029d8 <init_controller_params>

	/* calibration "encoder" zeroing */
	memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 80043d2:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 80043d6:	2100      	movs	r1, #0
 80043d8:	486f      	ldr	r0, [pc, #444]	; (8004598 <main+0x51c>)
 80043da:	f009 fad5 	bl	800d988 <memset>

	/* commutation encoder setup */
	comm_encoder.e_zero = E_ZERO;
 80043de:	4b6f      	ldr	r3, [pc, #444]	; (800459c <main+0x520>)
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	4a6f      	ldr	r2, [pc, #444]	; (80045a0 <main+0x524>)
 80043e4:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	comm_encoder.ppairs = PPAIRS;
 80043e8:	4b66      	ldr	r3, [pc, #408]	; (8004584 <main+0x508>)
 80043ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ec:	4a6c      	ldr	r2, [pc, #432]	; (80045a0 <main+0x524>)
 80043ee:	6513      	str	r3, [r2, #80]	; 0x50
	comm_encoder.mech_zero = MECH_ZERO;
 80043f0:	4b64      	ldr	r3, [pc, #400]	; (8004584 <main+0x508>)
 80043f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f4:	4a6a      	ldr	r2, [pc, #424]	; (80045a0 <main+0x524>)
 80043f6:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
//	ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
//	ps_sample(&comm_encoder, DT);
//	ps_sample(&comm_encoder, DT);
//	ps_sample(&comm_encoder, DT);
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80043fa:	2100      	movs	r1, #0
 80043fc:	4869      	ldr	r0, [pc, #420]	; (80045a4 <main+0x528>)
 80043fe:	f005 ff57 	bl	800a2b0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8004402:	2104      	movs	r1, #4
 8004404:	4867      	ldr	r0, [pc, #412]	; (80045a4 <main+0x528>)
 8004406:	f005 fe5d 	bl	800a0c4 <HAL_TIM_IC_Start>
	HAL_Delay(5);
 800440a:	2005      	movs	r0, #5
 800440c:	f001 fc6c 	bl	8005ce8 <HAL_Delay>

	if(comm_encoder.angle_multiturn[0]>PI_F){
 8004410:	4b63      	ldr	r3, [pc, #396]	; (80045a0 <main+0x524>)
 8004412:	edd3 7a02 	vldr	s15, [r3, #8]
 8004416:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80045a8 <main+0x52c>
 800441a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800441e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004422:	dd12      	ble.n	800444a <main+0x3ce>
	comm_encoder.angle_multiturn[0]-=TWO_PI_F;
 8004424:	4b5e      	ldr	r3, [pc, #376]	; (80045a0 <main+0x524>)
 8004426:	edd3 7a02 	vldr	s15, [r3, #8]
 800442a:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80045ac <main+0x530>
 800442e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004432:	4b5b      	ldr	r3, [pc, #364]	; (80045a0 <main+0x524>)
 8004434:	edc3 7a02 	vstr	s15, [r3, #8]
	comm_encoder.turns--;
 8004438:	4b59      	ldr	r3, [pc, #356]	; (80045a0 <main+0x524>)
 800443a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800443c:	3b01      	subs	r3, #1
 800443e:	4a58      	ldr	r2, [pc, #352]	; (80045a0 <main+0x524>)
 8004440:	6693      	str	r3, [r2, #104]	; 0x68
	printf("Added\r\n");
 8004442:	485b      	ldr	r0, [pc, #364]	; (80045b0 <main+0x534>)
 8004444:	f009 ff98 	bl	800e378 <puts>
 8004448:	e01b      	b.n	8004482 <main+0x406>
	}
	else if(comm_encoder.angle_multiturn[0]<-PI_F){
 800444a:	4b55      	ldr	r3, [pc, #340]	; (80045a0 <main+0x524>)
 800444c:	edd3 7a02 	vldr	s15, [r3, #8]
 8004450:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80045b4 <main+0x538>
 8004454:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800445c:	d511      	bpl.n	8004482 <main+0x406>
	comm_encoder.angle_multiturn[0] += TWO_PI_F;
 800445e:	4b50      	ldr	r3, [pc, #320]	; (80045a0 <main+0x524>)
 8004460:	edd3 7a02 	vldr	s15, [r3, #8]
 8004464:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80045ac <main+0x530>
 8004468:	ee77 7a87 	vadd.f32	s15, s15, s14
 800446c:	4b4c      	ldr	r3, [pc, #304]	; (80045a0 <main+0x524>)
 800446e:	edc3 7a02 	vstr	s15, [r3, #8]
	comm_encoder.turns++;
 8004472:	4b4b      	ldr	r3, [pc, #300]	; (80045a0 <main+0x524>)
 8004474:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004476:	3301      	adds	r3, #1
 8004478:	4a49      	ldr	r2, [pc, #292]	; (80045a0 <main+0x524>)
 800447a:	6693      	str	r3, [r2, #104]	; 0x68
	printf("Subtracted\r\n");
 800447c:	484e      	ldr	r0, [pc, #312]	; (80045b8 <main+0x53c>)
 800447e:	f009 ff7b 	bl	800e378 <puts>
	}


	if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
	else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
 8004482:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004486:	2100      	movs	r1, #0
 8004488:	484c      	ldr	r0, [pc, #304]	; (80045bc <main+0x540>)
 800448a:	f009 fa7d 	bl	800d988 <memset>

	/* Turn on ADCs */
	HAL_OPAMP_Start(&hopamp1);
 800448e:	484c      	ldr	r0, [pc, #304]	; (80045c0 <main+0x544>)
 8004490:	f004 fb92 	bl	8008bb8 <HAL_OPAMP_Start>
	HAL_OPAMP_Start(&hopamp2);
 8004494:	484b      	ldr	r0, [pc, #300]	; (80045c4 <main+0x548>)
 8004496:	f004 fb8f 	bl	8008bb8 <HAL_OPAMP_Start>
	HAL_OPAMP_Start(&hopamp3);
 800449a:	484b      	ldr	r0, [pc, #300]	; (80045c8 <main+0x54c>)
 800449c:	f004 fb8c 	bl	8008bb8 <HAL_OPAMP_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)controller.ADC1_Val, 2);
 80044a0:	2202      	movs	r2, #2
 80044a2:	494a      	ldr	r1, [pc, #296]	; (80045cc <main+0x550>)
 80044a4:	484a      	ldr	r0, [pc, #296]	; (80045d0 <main+0x554>)
 80044a6:	f001 ffe9 	bl	800647c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *)controller.ADC2_Val, 2);
 80044aa:	2202      	movs	r2, #2
 80044ac:	4949      	ldr	r1, [pc, #292]	; (80045d4 <main+0x558>)
 80044ae:	484a      	ldr	r0, [pc, #296]	; (80045d8 <main+0x55c>)
 80044b0:	f001 ffe4 	bl	800647c <HAL_ADC_Start_DMA>

	disable_gd(&controller);
 80044b4:	4837      	ldr	r0, [pc, #220]	; (8004594 <main+0x518>)
 80044b6:	f7ff fced 	bl	8003e94 <disable_gd>
	HAL_Delay(10);
 80044ba:	200a      	movs	r0, #10
 80044bc:	f001 fc14 	bl	8005ce8 <HAL_Delay>

	zero_current(&controller);
 80044c0:	4834      	ldr	r0, [pc, #208]	; (8004594 <main+0x518>)
 80044c2:	f7fe fa37 	bl	8002934 <zero_current>
	HAL_Delay(100);
 80044c6:	2064      	movs	r0, #100	; 0x64
 80044c8:	f001 fc0e 	bl	8005ce8 <HAL_Delay>
	printf("ADC A OFFSET: %d     ADC B OFFSET: %d     ADC C OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset, controller.adc_c_offset);
 80044cc:	4b31      	ldr	r3, [pc, #196]	; (8004594 <main+0x518>)
 80044ce:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80044d2:	4b30      	ldr	r3, [pc, #192]	; (8004594 <main+0x518>)
 80044d4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80044d8:	4b2e      	ldr	r3, [pc, #184]	; (8004594 <main+0x518>)
 80044da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044de:	483f      	ldr	r0, [pc, #252]	; (80045dc <main+0x560>)
 80044e0:	f009 fec4 	bl	800e26c <iprintf>
	printf("Vbus: %f\r\n",controller.v_bus);
 80044e4:	4b2b      	ldr	r3, [pc, #172]	; (8004594 <main+0x518>)
 80044e6:	6a1b      	ldr	r3, [r3, #32]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7fc f855 	bl	8000598 <__aeabi_f2d>
 80044ee:	4602      	mov	r2, r0
 80044f0:	460b      	mov	r3, r1
 80044f2:	483b      	ldr	r0, [pc, #236]	; (80045e0 <main+0x564>)
 80044f4:	f009 feba 	bl	800e26c <iprintf>
	/* Turn on PWM */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80044f8:	2100      	movs	r1, #0
 80044fa:	483a      	ldr	r0, [pc, #232]	; (80045e4 <main+0x568>)
 80044fc:	f005 fc8a 	bl	8009e14 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8004500:	2104      	movs	r1, #4
 8004502:	4838      	ldr	r0, [pc, #224]	; (80045e4 <main+0x568>)
 8004504:	f005 fc86 	bl	8009e14 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8004508:	2108      	movs	r1, #8
 800450a:	4836      	ldr	r0, [pc, #216]	; (80045e4 <main+0x568>)
 800450c:	f005 fc82 	bl	8009e14 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8004510:	2100      	movs	r1, #0
 8004512:	4834      	ldr	r0, [pc, #208]	; (80045e4 <main+0x568>)
 8004514:	f007 fab2 	bl	800ba7c <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8004518:	2104      	movs	r1, #4
 800451a:	4832      	ldr	r0, [pc, #200]	; (80045e4 <main+0x568>)
 800451c:	f007 faae 	bl	800ba7c <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8004520:	2108      	movs	r1, #8
 8004522:	4830      	ldr	r0, [pc, #192]	; (80045e4 <main+0x568>)
 8004524:	f007 faaa 	bl	800ba7c <HAL_TIMEx_PWMN_Start>

	disable_gd(&controller);
 8004528:	481a      	ldr	r0, [pc, #104]	; (8004594 <main+0x518>)
 800452a:	f7ff fcb3 	bl	8003e94 <disable_gd>

	/* CAN setup */
	HAL_GPIO_WritePin(CAN_SHDWN, GPIO_PIN_RESET); //Enable CAN
 800452e:	2200      	movs	r2, #0
 8004530:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004534:	482c      	ldr	r0, [pc, #176]	; (80045e8 <main+0x56c>)
 8004536:	f004 fa57 	bl	80089e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CAN_TERM, GPIO_PIN_RESET ); //Disable CAN termination resistor
 800453a:	2200      	movs	r2, #0
 800453c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004540:	4829      	ldr	r0, [pc, #164]	; (80045e8 <main+0x56c>)
 8004542:	f004 fa51 	bl	80089e8 <HAL_GPIO_WritePin>


	can_rx_init(&can_rx);
 8004546:	4829      	ldr	r0, [pc, #164]	; (80045ec <main+0x570>)
 8004548:	f7fd fd94 	bl	8002074 <can_rx_init>
	can_tx_init(&can_tx);
 800454c:	4828      	ldr	r0, [pc, #160]	; (80045f0 <main+0x574>)
 800454e:	f7fd fdc1 	bl	80020d4 <can_tx_init>

	HAL_FDCAN_Start(&CAN_H); //start CAN
 8004552:	4828      	ldr	r0, [pc, #160]	; (80045f4 <main+0x578>)
 8004554:	f003 fc3b 	bl	8007dce <HAL_FDCAN_Start>

	/* Set Interrupt Priorities */
	NVIC_SetPriority(PWM_ISR, 1);
 8004558:	2101      	movs	r1, #1
 800455a:	2019      	movs	r0, #25
 800455c:	f7ff fd64 	bl	8004028 <__NVIC_SetPriority>

	/* Start the FSM */
	state.state = MENU_MODE;
 8004560:	4b25      	ldr	r3, [pc, #148]	; (80045f8 <main+0x57c>)
 8004562:	2200      	movs	r2, #0
 8004564:	701a      	strb	r2, [r3, #0]
	state.next_state = MENU_MODE;
 8004566:	4b24      	ldr	r3, [pc, #144]	; (80045f8 <main+0x57c>)
 8004568:	2200      	movs	r2, #0
 800456a:	705a      	strb	r2, [r3, #1]
	state.ready = 1;
 800456c:	4b22      	ldr	r3, [pc, #136]	; (80045f8 <main+0x57c>)
 800456e:	2201      	movs	r2, #1
 8004570:	70da      	strb	r2, [r3, #3]

	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8004572:	2201      	movs	r2, #1
 8004574:	4921      	ldr	r1, [pc, #132]	; (80045fc <main+0x580>)
 8004576:	4822      	ldr	r0, [pc, #136]	; (8004600 <main+0x584>)
 8004578:	f007 fdba 	bl	800c0f0 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim1);
 800457c:	4819      	ldr	r0, [pc, #100]	; (80045e4 <main+0x568>)
 800457e:	f005 fb7d 	bl	8009c7c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004582:	e7fe      	b.n	8004582 <main+0x506>
 8004584:	20004c48 	.word	0x20004c48
 8004588:	41200000 	.word	0x41200000
 800458c:	3ff00000 	.word	0x3ff00000
 8004590:	0801293c 	.word	0x0801293c
 8004594:	2000041c 	.word	0x2000041c
 8004598:	20004a14 	.word	0x20004a14
 800459c:	20004d48 	.word	0x20004d48
 80045a0:	20000734 	.word	0x20000734
 80045a4:	2000524c 	.word	0x2000524c
 80045a8:	40490fdb 	.word	0x40490fdb
 80045ac:	40c90fdb 	.word	0x40c90fdb
 80045b0:	08012960 	.word	0x08012960
 80045b4:	c0490fdb 	.word	0xc0490fdb
 80045b8:	08012968 	.word	0x08012968
 80045bc:	200007e0 	.word	0x200007e0
 80045c0:	20005148 	.word	0x20005148
 80045c4:	20005184 	.word	0x20005184
 80045c8:	200051c0 	.word	0x200051c0
 80045cc:	20000714 	.word	0x20000714
 80045d0:	2000021c 	.word	0x2000021c
 80045d4:	2000071a 	.word	0x2000071a
 80045d8:	20000288 	.word	0x20000288
 80045dc:	08012974 	.word	0x08012974
 80045e0:	080129b4 	.word	0x080129b4
 80045e4:	20005200 	.word	0x20005200
 80045e8:	48000800 	.word	0x48000800
 80045ec:	20004bf8 	.word	0x20004bf8
 80045f0:	20004bcc 	.word	0x20004bcc
 80045f4:	200003b8 	.word	0x200003b8
 80045f8:	20000724 	.word	0x20000724
 80045fc:	20004c44 	.word	0x20004c44
 8004600:	200052e4 	.word	0x200052e4

08004604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b0a4      	sub	sp, #144	; 0x90
 8004608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800460a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800460e:	2238      	movs	r2, #56	; 0x38
 8004610:	2100      	movs	r1, #0
 8004612:	4618      	mov	r0, r3
 8004614:	f009 f9b8 	bl	800d988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004618:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800461c:	2200      	movs	r2, #0
 800461e:	601a      	str	r2, [r3, #0]
 8004620:	605a      	str	r2, [r3, #4]
 8004622:	609a      	str	r2, [r3, #8]
 8004624:	60da      	str	r2, [r3, #12]
 8004626:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004628:	463b      	mov	r3, r7
 800462a:	2244      	movs	r2, #68	; 0x44
 800462c:	2100      	movs	r1, #0
 800462e:	4618      	mov	r0, r3
 8004630:	f009 f9aa 	bl	800d988 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004634:	2000      	movs	r0, #0
 8004636:	f004 faf1 	bl	8008c1c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800463a:	2301      	movs	r3, #1
 800463c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800463e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004642:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004644:	2302      	movs	r3, #2
 8004646:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004648:	2303      	movs	r3, #3
 800464a:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800464c:	2302      	movs	r3, #2
 800464e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8004650:	2354      	movs	r3, #84	; 0x54
 8004652:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004656:	2302      	movs	r3, #2
 8004658:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800465c:	2302      	movs	r3, #2
 800465e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004662:	2302      	movs	r3, #2
 8004664:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004668:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800466c:	4618      	mov	r0, r3
 800466e:	f004 fb89 	bl	8008d84 <HAL_RCC_OscConfig>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8004678:	f000 f82d 	bl	80046d6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800467c:	230f      	movs	r3, #15
 800467e:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004680:	2303      	movs	r3, #3
 8004682:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004684:	2300      	movs	r3, #0
 8004686:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004688:	2300      	movs	r3, #0
 800468a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800468c:	2300      	movs	r3, #0
 800468e:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004690:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004694:	2104      	movs	r1, #4
 8004696:	4618      	mov	r0, r3
 8004698:	f004 fe8c 	bl	80093b4 <HAL_RCC_ClockConfig>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80046a2:	f000 f818 	bl	80046d6 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 80046a6:	f249 0302 	movw	r3, #36866	; 0x9002
 80046aa:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80046ac:	2300      	movs	r3, #0
 80046ae:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80046b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80046b4:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80046b6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80046ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046bc:	463b      	mov	r3, r7
 80046be:	4618      	mov	r0, r3
 80046c0:	f005 f894 	bl	80097ec <HAL_RCCEx_PeriphCLKConfig>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <SystemClock_Config+0xca>
  {
    Error_Handler();
 80046ca:	f000 f804 	bl	80046d6 <Error_Handler>
  }
}
 80046ce:	bf00      	nop
 80046d0:	3790      	adds	r7, #144	; 0x90
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046d6:	b480      	push	{r7}
 80046d8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046da:	b672      	cpsid	i
}
 80046dc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80046de:	e7fe      	b.n	80046de <Error_Handler+0x8>

080046e0 <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80046ea:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 80046ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80046f2:	edd7 7a00 	vldr	s15, [r7]
 80046f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046fe:	dd01      	ble.n	8004704 <fast_fmaxf+0x24>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	e000      	b.n	8004706 <fast_fmaxf+0x26>
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	ee07 3a90 	vmov	s15, r3
    }
 800470a:	eeb0 0a67 	vmov.f32	s0, s15
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <fast_fminf>:

float fast_fminf(float x, float y){
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004722:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 8004726:	ed97 7a01 	vldr	s14, [r7, #4]
 800472a:	edd7 7a00 	vldr	s15, [r7]
 800472e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004736:	d501      	bpl.n	800473c <fast_fminf+0x24>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	e000      	b.n	800473e <fast_fminf+0x26>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	ee07 3a90 	vmov	s15, r3
    }
 8004742:	eeb0 0a67 	vmov.f32	s0, s15
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <fmaxf3>:

float fmaxf3(float x, float y, float z){
 8004750:	b480      	push	{r7}
 8004752:	b085      	sub	sp, #20
 8004754:	af00      	add	r7, sp, #0
 8004756:	ed87 0a03 	vstr	s0, [r7, #12]
 800475a:	edc7 0a02 	vstr	s1, [r7, #8]
 800475e:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8004762:	ed97 7a03 	vldr	s14, [r7, #12]
 8004766:	edd7 7a02 	vldr	s15, [r7, #8]
 800476a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800476e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004772:	dd0c      	ble.n	800478e <fmaxf3+0x3e>
 8004774:	ed97 7a03 	vldr	s14, [r7, #12]
 8004778:	edd7 7a01 	vldr	s15, [r7, #4]
 800477c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004784:	dd01      	ble.n	800478a <fmaxf3+0x3a>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	e00d      	b.n	80047a6 <fmaxf3+0x56>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	e00b      	b.n	80047a6 <fmaxf3+0x56>
 800478e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004792:	edd7 7a01 	vldr	s15, [r7, #4]
 8004796:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800479a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800479e:	dd01      	ble.n	80047a4 <fmaxf3+0x54>
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	e000      	b.n	80047a6 <fmaxf3+0x56>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	ee07 3a90 	vmov	s15, r3
    }
 80047aa:	eeb0 0a67 	vmov.f32	s0, s15
 80047ae:	3714      	adds	r7, #20
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <fminf3>:

float fminf3(float x, float y, float z){
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	ed87 0a03 	vstr	s0, [r7, #12]
 80047c2:	edc7 0a02 	vstr	s1, [r7, #8]
 80047c6:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 80047ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80047ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80047d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047da:	d50c      	bpl.n	80047f6 <fminf3+0x3e>
 80047dc:	ed97 7a03 	vldr	s14, [r7, #12]
 80047e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80047e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ec:	d501      	bpl.n	80047f2 <fminf3+0x3a>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	e00d      	b.n	800480e <fminf3+0x56>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	e00b      	b.n	800480e <fminf3+0x56>
 80047f6:	ed97 7a02 	vldr	s14, [r7, #8]
 80047fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80047fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004806:	d501      	bpl.n	800480c <fminf3+0x54>
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	e000      	b.n	800480e <fminf3+0x56>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	ee07 3a90 	vmov	s15, r3
    }
 8004812:	eeb0 0a67 	vmov.f32	s0, s15
 8004816:	3714      	adds	r7, #20
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	ed93 7a00 	vldr	s14, [r3]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	edd3 7a00 	vldr	s15, [r3]
 800483a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	edd3 6a00 	vldr	s13, [r3]
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	edd3 7a00 	vldr	s15, [r3]
 800484a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800484e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004852:	eeb0 0a67 	vmov.f32	s0, s15
 8004856:	f00d fab7 	bl	8011dc8 <sqrtf>
 800485a:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 800485e:	ed97 7a05 	vldr	s14, [r7, #20]
 8004862:	edd7 7a01 	vldr	s15, [r7, #4]
 8004866:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800486a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800486e:	dc00      	bgt.n	8004872 <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 8004870:	e01b      	b.n	80048aa <limit_norm+0x8a>
        *x = *x * limit/norm;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	ed93 7a00 	vldr	s14, [r3]
 8004878:	edd7 7a01 	vldr	s15, [r7, #4]
 800487c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004880:	ed97 7a05 	vldr	s14, [r7, #20]
 8004884:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	ed93 7a00 	vldr	s14, [r3]
 8004894:	edd7 7a01 	vldr	s15, [r7, #4]
 8004898:	ee67 6a27 	vmul.f32	s13, s14, s15
 800489c:	ed97 7a05 	vldr	s14, [r7, #20]
 80048a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	edc3 7a00 	vstr	s15, [r3]
    }
 80048aa:	bf00      	nop
 80048ac:	3718      	adds	r7, #24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <float_to_uint>:
    
void limit(float *x, float min, float max){
    *x = fast_fmaxf(fast_fminf(*x, max), min);
    }

int float_to_uint(float x, float x_min, float x_max, int bits){
 80048b2:	b480      	push	{r7}
 80048b4:	b087      	sub	sp, #28
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	ed87 0a03 	vstr	s0, [r7, #12]
 80048bc:	edc7 0a02 	vstr	s1, [r7, #8]
 80048c0:	ed87 1a01 	vstr	s2, [r7, #4]
 80048c4:	6038      	str	r0, [r7, #0]
    /// Converts a float to an unsigned int, given range and number of bits ///
    float span = x_max - x_min;
 80048c6:	ed97 7a01 	vldr	s14, [r7, #4]
 80048ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80048ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048d2:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	613b      	str	r3, [r7, #16]
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 80048da:	ed97 7a03 	vldr	s14, [r7, #12]
 80048de:	edd7 7a04 	vldr	s15, [r7, #16]
 80048e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80048e6:	2201      	movs	r2, #1
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	fa02 f303 	lsl.w	r3, r2, r3
 80048ee:	3b01      	subs	r3, #1
 80048f0:	ee07 3a90 	vmov	s15, r3
 80048f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048f8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80048fc:	ed97 7a05 	vldr	s14, [r7, #20]
 8004900:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004908:	ee17 3a90 	vmov	r3, s15
    }
 800490c:	4618      	mov	r0, r3
 800490e:	371c      	adds	r7, #28
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <uint_to_float>:
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 8004918:	b480      	push	{r7}
 800491a:	b087      	sub	sp, #28
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	ed87 0a02 	vstr	s0, [r7, #8]
 8004924:	edc7 0a01 	vstr	s1, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 800492a:	ed97 7a01 	vldr	s14, [r7, #4]
 800492e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004932:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004936:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	ee07 3a90 	vmov	s15, r3
 8004944:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004948:	edd7 7a05 	vldr	s15, [r7, #20]
 800494c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004950:	2201      	movs	r2, #1
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	fa02 f303 	lsl.w	r3, r2, r3
 8004958:	3b01      	subs	r3, #1
 800495a:	ee07 3a90 	vmov	s15, r3
 800495e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004966:	edd7 7a04 	vldr	s15, [r7, #16]
 800496a:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 800496e:	eeb0 0a67 	vmov.f32	s0, s15
 8004972:	371c      	adds	r7, #28
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <sin_lut>:

float sin_lut(float theta){
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 8004986:	eddf 0a17 	vldr	s1, [pc, #92]	; 80049e4 <sin_lut+0x68>
 800498a:	ed97 0a01 	vldr	s0, [r7, #4]
 800498e:	f00d f9fb 	bl	8011d88 <fmodf>
 8004992:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8004996:	edd7 7a01 	vldr	s15, [r7, #4]
 800499a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800499e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049a2:	d506      	bpl.n	80049b2 <sin_lut+0x36>
 80049a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80049a8:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80049e4 <sin_lut+0x68>
 80049ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80049b0:	e001      	b.n	80049b6 <sin_lut+0x3a>
 80049b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80049b6:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 80049ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80049be:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80049e8 <sin_lut+0x6c>
 80049c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049ca:	ee17 3a90 	vmov	r3, s15
 80049ce:	4a07      	ldr	r2, [pc, #28]	; (80049ec <sin_lut+0x70>)
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	4413      	add	r3, r2
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	ee07 3a90 	vmov	s15, r3
}
 80049da:	eeb0 0a67 	vmov.f32	s0, s15
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40c90fdb 	.word	0x40c90fdb
 80049e8:	42a2f983 	.word	0x42a2f983
 80049ec:	08012a3c 	.word	0x08012a3c

080049f0 <cos_lut>:

float cos_lut(float theta){
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 80049fa:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8004a1c <cos_lut+0x2c>
 80049fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a06:	eeb0 0a67 	vmov.f32	s0, s15
 8004a0a:	f7ff ffb7 	bl	800497c <sin_lut>
 8004a0e:	eef0 7a40 	vmov.f32	s15, s0
}
 8004a12:	eeb0 0a67 	vmov.f32	s0, s15
 8004a16:	3708      	adds	r7, #8
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	3fc90fdb 	.word	0x3fc90fdb

08004a20 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8004a24:	4b13      	ldr	r3, [pc, #76]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a26:	4a14      	ldr	r2, [pc, #80]	; (8004a78 <MX_OPAMP1_Init+0x58>)
 8004a28:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8004a2a:	4b12      	ldr	r3, [pc, #72]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a2c:	2280      	movs	r2, #128	; 0x80
 8004a2e:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8004a30:	4b10      	ldr	r3, [pc, #64]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a32:	2240      	movs	r2, #64	; 0x40
 8004a34:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004a36:	4b0f      	ldr	r3, [pc, #60]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 8004a3c:	4b0d      	ldr	r3, [pc, #52]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a3e:	2201      	movs	r2, #1
 8004a40:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8004a42:	4b0c      	ldr	r3, [pc, #48]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8004a48:	4b0a      	ldr	r3, [pc, #40]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a4a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a4e:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8004a50:	4b08      	ldr	r3, [pc, #32]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a52:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004a56:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004a58:	4b06      	ldr	r3, [pc, #24]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8004a5e:	4805      	ldr	r0, [pc, #20]	; (8004a74 <MX_OPAMP1_Init+0x54>)
 8004a60:	f003 ffda 	bl	8008a18 <HAL_OPAMP_Init>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 8004a6a:	f7ff fe34 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8004a6e:	bf00      	nop
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	20005148 	.word	0x20005148
 8004a78:	40010300 	.word	0x40010300

08004a7c <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8004a80:	4b13      	ldr	r3, [pc, #76]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004a82:	4a14      	ldr	r2, [pc, #80]	; (8004ad4 <MX_OPAMP2_Init+0x58>)
 8004a84:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8004a86:	4b12      	ldr	r3, [pc, #72]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004a88:	2280      	movs	r2, #128	; 0x80
 8004a8a:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8004a8c:	4b10      	ldr	r3, [pc, #64]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004a8e:	2240      	movs	r2, #64	; 0x40
 8004a90:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004a92:	4b0f      	ldr	r3, [pc, #60]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 8004a98:	4b0d      	ldr	r3, [pc, #52]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8004a9e:	4b0c      	ldr	r3, [pc, #48]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8004aa4:	4b0a      	ldr	r3, [pc, #40]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004aa6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004aaa:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8004aac:	4b08      	ldr	r3, [pc, #32]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004aae:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004ab2:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004ab4:	4b06      	ldr	r3, [pc, #24]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8004aba:	4805      	ldr	r0, [pc, #20]	; (8004ad0 <MX_OPAMP2_Init+0x54>)
 8004abc:	f003 ffac 	bl	8008a18 <HAL_OPAMP_Init>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 8004ac6:	f7ff fe06 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8004aca:	bf00      	nop
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	20005184 	.word	0x20005184
 8004ad4:	40010304 	.word	0x40010304

08004ad8 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8004adc:	4b13      	ldr	r3, [pc, #76]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004ade:	4a14      	ldr	r2, [pc, #80]	; (8004b30 <MX_OPAMP3_Init+0x58>)
 8004ae0:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8004ae2:	4b12      	ldr	r3, [pc, #72]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004ae4:	2280      	movs	r2, #128	; 0x80
 8004ae6:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8004ae8:	4b10      	ldr	r3, [pc, #64]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004aea:	2240      	movs	r2, #64	; 0x40
 8004aec:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004aee:	4b0f      	ldr	r3, [pc, #60]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 8004af4:	4b0d      	ldr	r3, [pc, #52]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004af6:	2201      	movs	r2, #1
 8004af8:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8004afa:	4b0c      	ldr	r3, [pc, #48]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8004b00:	4b0a      	ldr	r3, [pc, #40]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004b02:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b06:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8004b08:	4b08      	ldr	r3, [pc, #32]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004b0a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8004b0e:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004b10:	4b06      	ldr	r3, [pc, #24]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8004b16:	4805      	ldr	r0, [pc, #20]	; (8004b2c <MX_OPAMP3_Init+0x54>)
 8004b18:	f003 ff7e 	bl	8008a18 <HAL_OPAMP_Init>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d001      	beq.n	8004b26 <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 8004b22:	f7ff fdd8 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8004b26:	bf00      	nop
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	200051c0 	.word	0x200051c0
 8004b30:	40010308 	.word	0x40010308

08004b34 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b08a      	sub	sp, #40	; 0x28
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b3c:	f107 0314 	add.w	r3, r7, #20
 8004b40:	2200      	movs	r2, #0
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	605a      	str	r2, [r3, #4]
 8004b46:	609a      	str	r2, [r3, #8]
 8004b48:	60da      	str	r2, [r3, #12]
 8004b4a:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a2e      	ldr	r2, [pc, #184]	; (8004c0c <HAL_OPAMP_MspInit+0xd8>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d119      	bne.n	8004b8a <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b56:	4b2e      	ldr	r3, [pc, #184]	; (8004c10 <HAL_OPAMP_MspInit+0xdc>)
 8004b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b5a:	4a2d      	ldr	r2, [pc, #180]	; (8004c10 <HAL_OPAMP_MspInit+0xdc>)
 8004b5c:	f043 0301 	orr.w	r3, r3, #1
 8004b60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b62:	4b2b      	ldr	r3, [pc, #172]	; (8004c10 <HAL_OPAMP_MspInit+0xdc>)
 8004b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b66:	f003 0301 	and.w	r3, r3, #1
 8004b6a:	613b      	str	r3, [r7, #16]
 8004b6c:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8004b6e:	230a      	movs	r3, #10
 8004b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b72:	2303      	movs	r3, #3
 8004b74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b76:	2300      	movs	r3, #0
 8004b78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b7a:	f107 0314 	add.w	r3, r7, #20
 8004b7e:	4619      	mov	r1, r3
 8004b80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b84:	f003 fdae 	bl	80086e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8004b88:	e03b      	b.n	8004c02 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a21      	ldr	r2, [pc, #132]	; (8004c14 <HAL_OPAMP_MspInit+0xe0>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d119      	bne.n	8004bc8 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b94:	4b1e      	ldr	r3, [pc, #120]	; (8004c10 <HAL_OPAMP_MspInit+0xdc>)
 8004b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b98:	4a1d      	ldr	r2, [pc, #116]	; (8004c10 <HAL_OPAMP_MspInit+0xdc>)
 8004b9a:	f043 0301 	orr.w	r3, r3, #1
 8004b9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ba0:	4b1b      	ldr	r3, [pc, #108]	; (8004c10 <HAL_OPAMP_MspInit+0xdc>)
 8004ba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	60fb      	str	r3, [r7, #12]
 8004baa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004bac:	23a0      	movs	r3, #160	; 0xa0
 8004bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bb8:	f107 0314 	add.w	r3, r7, #20
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004bc2:	f003 fd8f 	bl	80086e4 <HAL_GPIO_Init>
}
 8004bc6:	e01c      	b.n	8004c02 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a12      	ldr	r2, [pc, #72]	; (8004c18 <HAL_OPAMP_MspInit+0xe4>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d117      	bne.n	8004c02 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bd2:	4b0f      	ldr	r3, [pc, #60]	; (8004c10 <HAL_OPAMP_MspInit+0xdc>)
 8004bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd6:	4a0e      	ldr	r2, [pc, #56]	; (8004c10 <HAL_OPAMP_MspInit+0xdc>)
 8004bd8:	f043 0302 	orr.w	r3, r3, #2
 8004bdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bde:	4b0c      	ldr	r3, [pc, #48]	; (8004c10 <HAL_OPAMP_MspInit+0xdc>)
 8004be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	60bb      	str	r3, [r7, #8]
 8004be8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8004bea:	2305      	movs	r3, #5
 8004bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bf6:	f107 0314 	add.w	r3, r7, #20
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	4807      	ldr	r0, [pc, #28]	; (8004c1c <HAL_OPAMP_MspInit+0xe8>)
 8004bfe:	f003 fd71 	bl	80086e4 <HAL_GPIO_Init>
}
 8004c02:	bf00      	nop
 8004c04:	3728      	adds	r7, #40	; 0x28
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	40010300 	.word	0x40010300
 8004c10:	40021000 	.word	0x40021000
 8004c14:	40010304 	.word	0x40010304
 8004c18:	40010308 	.word	0x40010308
 8004c1c:	48000400 	.word	0x48000400

08004c20 <ps_sample>:
//		encoder->data.raw = 0;
//		HAL_I2C_Mem_Read(&ENC_I2C, ENC_ADDRESS,0x0C,I2C_MEMADD_SIZE_8BIT,(uint8_t*)&encoder->data.raw, 2,2);
//	}
}

void ps_sample(EncoderStruct * encoder, float dt){
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b088      	sub	sp, #32
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	605a      	str	r2, [r3, #4]
//	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
	memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float));
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f103 000c 	add.w	r0, r3, #12
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	3308      	adds	r3, #8
 8004c3e:	2238      	movs	r2, #56	; 0x38
 8004c40:	4619      	mov	r1, r3
 8004c42:	f008 fe87 	bl	800d954 <memmove>
//		HAL_I2C_Master_Receive_DMA(&ENC_I2C, ENC_ADDRESS,(uint8_t*)&encoder->data.raw, 2);
//	uint16_t angle = ((encoder->data.bit.angle8_12<<8)&0xF00)|encoder->data.bit.angle0_7;
//	encoder->raw = angle;

	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>7];				// lookup table lower entry
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c4a:	11db      	asrs	r3, r3, #7
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	332a      	adds	r3, #42	; 0x2a
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	4413      	add	r3, r2
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	61bb      	str	r3, [r7, #24]
	int off_2 = encoder->offset_lut[((encoder->raw>>7)+1)%128];		// lookup table higher entry
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c5c:	11db      	asrs	r3, r3, #7
 8004c5e:	3301      	adds	r3, #1
 8004c60:	425a      	negs	r2, r3
 8004c62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c66:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004c6a:	bf58      	it	pl
 8004c6c:	4253      	negpl	r3, r2
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	332a      	adds	r3, #42	; 0x2a
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	4413      	add	r3, r2
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	617b      	str	r3, [r7, #20]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>7)<<7))>>7);     // Interpolate between lookup table entries
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004c84:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004c88:	fb02 f303 	mul.w	r3, r2, r3
 8004c8c:	11db      	asrs	r3, r3, #7
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	4413      	add	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]
	encoder->count = encoder->raw - off_interp;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	1ad2      	subs	r2, r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	661a      	str	r2, [r3, #96]	; 0x60


	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count))/((float)ENC_CPR);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ca4:	ee07 3a90 	vmov	s15, r3
 8004ca8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004cac:	eddf 6a74 	vldr	s13, [pc, #464]	; 8004e80 <ps_sample+0x260>
 8004cb0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	edc3 7a00 	vstr	s15, [r3]
	int int_angle = encoder->angle_singleturn;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	edd3 7a00 	vldr	s15, [r3]
 8004cc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004cc4:	ee17 3a90 	vmov	r3, s15
 8004cc8:	60fb      	str	r3, [r7, #12]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	ed93 7a00 	vldr	s14, [r3]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	ee07 3a90 	vmov	s15, r3
 8004cd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cde:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8004e84 <ps_sample+0x264>
 8004ce2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	edc3 7a00 	vstr	s15, [r3]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	edd3 7a00 	vldr	s15, [r3]
 8004cf2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cfa:	d507      	bpl.n	8004d0c <ps_sample+0xec>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	edd3 7a00 	vldr	s15, [r3]
 8004d02:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8004e84 <ps_sample+0x264>
 8004d06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d0a:	e002      	b.n	8004d12 <ps_sample+0xf2>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	edd3 7a00 	vldr	s15, [r3]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	edc3 7a00 	vstr	s15, [r3]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004d22:	4b59      	ldr	r3, [pc, #356]	; (8004e88 <ps_sample+0x268>)
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	ee07 3a90 	vmov	s15, r3
 8004d2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d34:	eddf 6a52 	vldr	s13, [pc, #328]	; 8004e80 <ps_sample+0x260>
 8004d38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	int_angle = (int)encoder->elec_angle;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004d48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d4c:	ee17 3a90 	vmov	r3, s15
 8004d50:	60fb      	str	r3, [r7, #12]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	ee07 3a90 	vmov	s15, r3
 8004d5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d66:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8004e84 <ps_sample+0x264>
 8004d6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004d7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d82:	d507      	bpl.n	8004d94 <ps_sample+0x174>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004d8a:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8004e84 <ps_sample+0x264>
 8004d8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d92:	e002      	b.n	8004d9a <ps_sample+0x17a>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	/* Rollover */
	int rollover = 0;
 8004da0:	2300      	movs	r3, #0
 8004da2:	61fb      	str	r3, [r7, #28]
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	ed93 7a00 	vldr	s14, [r3]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	edd3 7a01 	vldr	s15, [r3, #4]
 8004db0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004db4:	edc7 7a02 	vstr	s15, [r7, #8]
	if(angle_diff > PI_F){rollover = -1;}
 8004db8:	edd7 7a02 	vldr	s15, [r7, #8]
 8004dbc:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8004e8c <ps_sample+0x26c>
 8004dc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc8:	dd03      	ble.n	8004dd2 <ps_sample+0x1b2>
 8004dca:	f04f 33ff 	mov.w	r3, #4294967295
 8004dce:	61fb      	str	r3, [r7, #28]
 8004dd0:	e00a      	b.n	8004de8 <ps_sample+0x1c8>
	else if(angle_diff < -PI_F){rollover = 1;}
 8004dd2:	edd7 7a02 	vldr	s15, [r7, #8]
 8004dd6:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8004e90 <ps_sample+0x270>
 8004dda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004de2:	d501      	bpl.n	8004de8 <ps_sample+0x1c8>
 8004de4:	2301      	movs	r3, #1
 8004de6:	61fb      	str	r3, [r7, #28]
	encoder->turns += rollover;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	441a      	add	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	669a      	str	r2, [r3, #104]	; 0x68
	if(!encoder->first_sample){
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f893 31ac 	ldrb.w	r3, [r3, #428]	; 0x1ac
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d106      	bne.n	8004e0c <ps_sample+0x1ec>
		encoder->turns = 0;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	669a      	str	r2, [r3, #104]	; 0x68
		encoder->first_sample = 1;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 21ac 	strb.w	r2, [r3, #428]	; 0x1ac
	}

	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns-encoder->mech_zero;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	ed93 7a00 	vldr	s14, [r3]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e16:	ee07 3a90 	vmov	s15, r3
 8004e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e1e:	eddf 6a19 	vldr	s13, [pc, #100]	; 8004e84 <ps_sample+0x264>
 8004e22:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	edd3 7a6c 	vldr	s15, [r3, #432]	; 0x1b0
 8004e30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	edc3 7a02 	vstr	s15, [r3, #8]

	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	ed93 7a02 	vldr	s14, [r3, #8]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004e46:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004e4a:	edd7 7a00 	vldr	s15, [r7]
 8004e4e:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 8004e52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004e6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

}
 8004e76:	bf00      	nop
 8004e78:	3720      	adds	r7, #32
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	45800000 	.word	0x45800000
 8004e84:	40c90fdb 	.word	0x40c90fdb
 8004e88:	20004d48 	.word	0x20004d48
 8004e8c:	40490fdb 	.word	0x40490fdb
 8004e90:	c0490fdb 	.word	0xc0490fdb

08004e94 <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
//	printf("Raw: %d\r\n", encoder->raw);
	printf("Raw: %d", encoder->raw);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	481d      	ldr	r0, [pc, #116]	; (8004f1c <ps_print+0x88>)
 8004ea6:	f009 f9e1 	bl	800e26c <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eae:	4619      	mov	r1, r3
 8004eb0:	481b      	ldr	r0, [pc, #108]	; (8004f20 <ps_print+0x8c>)
 8004eb2:	f009 f9db 	bl	800e26c <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7fb fb6c 	bl	8000598 <__aeabi_f2d>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	4817      	ldr	r0, [pc, #92]	; (8004f24 <ps_print+0x90>)
 8004ec6:	f009 f9d1 	bl	800e26c <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7fb fb62 	bl	8000598 <__aeabi_f2d>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	4813      	ldr	r0, [pc, #76]	; (8004f28 <ps_print+0x94>)
 8004eda:	f009 f9c7 	bl	800e26c <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fb fb58 	bl	8000598 <__aeabi_f2d>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	460b      	mov	r3, r1
 8004eec:	480f      	ldr	r0, [pc, #60]	; (8004f2c <ps_print+0x98>)
 8004eee:	f009 f9bd 	bl	800e26c <iprintf>
	printf("   Turns:  %d", encoder->turns);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	480d      	ldr	r0, [pc, #52]	; (8004f30 <ps_print+0x9c>)
 8004efa:	f009 f9b7 	bl	800e26c <iprintf>
	printf("   CAN:   %f\r\n", encoder->angle_multiturn[0]);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7fb fb48 	bl	8000598 <__aeabi_f2d>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4809      	ldr	r0, [pc, #36]	; (8004f34 <ps_print+0xa0>)
 8004f0e:	f009 f9ad 	bl	800e26c <iprintf>
	//HAL_Delay(dt_ms);
}
 8004f12:	bf00      	nop
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	080129c0 	.word	0x080129c0
 8004f20:	080129c8 	.word	0x080129c8
 8004f24:	080129e0 	.word	0x080129e0
 8004f28:	080129f4 	.word	0x080129f4
 8004f2c:	08012a08 	.word	0x08012a08
 8004f30:	08012a1c 	.word	0x08012a1c
 8004f34:	08012a2c 	.word	0x08012a2c

08004f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f3e:	4b0f      	ldr	r3, [pc, #60]	; (8004f7c <HAL_MspInit+0x44>)
 8004f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f42:	4a0e      	ldr	r2, [pc, #56]	; (8004f7c <HAL_MspInit+0x44>)
 8004f44:	f043 0301 	orr.w	r3, r3, #1
 8004f48:	6613      	str	r3, [r2, #96]	; 0x60
 8004f4a:	4b0c      	ldr	r3, [pc, #48]	; (8004f7c <HAL_MspInit+0x44>)
 8004f4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	607b      	str	r3, [r7, #4]
 8004f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f56:	4b09      	ldr	r3, [pc, #36]	; (8004f7c <HAL_MspInit+0x44>)
 8004f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f5a:	4a08      	ldr	r2, [pc, #32]	; (8004f7c <HAL_MspInit+0x44>)
 8004f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f60:	6593      	str	r3, [r2, #88]	; 0x58
 8004f62:	4b06      	ldr	r3, [pc, #24]	; (8004f7c <HAL_MspInit+0x44>)
 8004f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f6a:	603b      	str	r3, [r7, #0]
 8004f6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004f6e:	f003 fef9 	bl	8008d64 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f72:	bf00      	nop
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	40021000 	.word	0x40021000

08004f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004f84:	e7fe      	b.n	8004f84 <NMI_Handler+0x4>

08004f86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f86:	b480      	push	{r7}
 8004f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f8a:	e7fe      	b.n	8004f8a <HardFault_Handler+0x4>

08004f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f90:	e7fe      	b.n	8004f90 <MemManage_Handler+0x4>

08004f92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f92:	b480      	push	{r7}
 8004f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f96:	e7fe      	b.n	8004f96 <BusFault_Handler+0x4>

08004f98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f9c:	e7fe      	b.n	8004f9c <UsageFault_Handler+0x4>

08004f9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004fa2:	bf00      	nop
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004fb0:	bf00      	nop
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004fbe:	bf00      	nop
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004fcc:	f000 fe6e 	bl	8005cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004fd0:	bf00      	nop
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004fd8:	4802      	ldr	r0, [pc, #8]	; (8004fe4 <DMA1_Channel1_IRQHandler+0x10>)
 8004fda:	f002 fbc4 	bl	8007766 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004fde:	bf00      	nop
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	200002f4 	.word	0x200002f4

08004fe8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004fec:	4802      	ldr	r0, [pc, #8]	; (8004ff8 <DMA1_Channel2_IRQHandler+0x10>)
 8004fee:	f002 fbba 	bl	8007766 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004ff2:	bf00      	nop
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20000354 	.word	0x20000354

08004ffc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	HAL_GPIO_WritePin(PWM_PIN, GPIO_PIN_SET );	// Useful for timing
 8005000:	2201      	movs	r2, #1
 8005002:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005006:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800500a:	f003 fced 	bl	80089e8 <HAL_GPIO_WritePin>
	analog_sample(&controller); //19us
 800500e:	480d      	ldr	r0, [pc, #52]	; (8005044 <TIM1_UP_TIM16_IRQHandler+0x48>)
 8005010:	f7fd fa32 	bl	8002478 <analog_sample>
	/* Sample position sensor */
//	ps_sample(&comm_encoder, DT);
	/* Run Finite State Machine */
	run_fsm(&state);
 8005014:	480c      	ldr	r0, [pc, #48]	; (8005048 <TIM1_UP_TIM16_IRQHandler+0x4c>)
 8005016:	f7fe f877 	bl	8003108 <run_fsm>
	can_tx_rx();
 800501a:	f000 f83f 	bl	800509c <can_tx_rx>
	/* increment loop count */
	controller.loop_count++;
 800501e:	4b09      	ldr	r3, [pc, #36]	; (8005044 <TIM1_UP_TIM16_IRQHandler+0x48>)
 8005020:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005024:	3301      	adds	r3, #1
 8005026:	4a07      	ldr	r2, [pc, #28]	; (8005044 <TIM1_UP_TIM16_IRQHandler+0x48>)
 8005028:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800502c:	4807      	ldr	r0, [pc, #28]	; (800504c <TIM1_UP_TIM16_IRQHandler+0x50>)
 800502e:	f005 fa7b 	bl	800a528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
	HAL_GPIO_WritePin(PWM_PIN, GPIO_PIN_RESET );	// Useful for timing
 8005032:	2200      	movs	r2, #0
 8005034:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005038:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800503c:	f003 fcd4 	bl	80089e8 <HAL_GPIO_WritePin>
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005040:	bf00      	nop
 8005042:	bd80      	pop	{r7, pc}
 8005044:	2000041c 	.word	0x2000041c
 8005048:	20000724 	.word	0x20000724
 800504c:	20005200 	.word	0x20005200

08005050 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005054:	4802      	ldr	r0, [pc, #8]	; (8005060 <TIM2_IRQHandler+0x10>)
 8005056:	f005 fa67 	bl	800a528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800505a:	bf00      	nop
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	2000524c 	.word	0x2000524c

08005064 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800506a:	4809      	ldr	r0, [pc, #36]	; (8005090 <USART2_IRQHandler+0x2c>)
 800506c:	f007 f886 	bl	800c17c <HAL_UART_IRQHandler>

  char c = Serial2RxBuffer[0];
 8005070:	4b08      	ldr	r3, [pc, #32]	; (8005094 <USART2_IRQHandler+0x30>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	71fb      	strb	r3, [r7, #7]
  update_fsm(&state, c);
 8005076:	79fb      	ldrb	r3, [r7, #7]
 8005078:	4619      	mov	r1, r3
 800507a:	4807      	ldr	r0, [pc, #28]	; (8005098 <USART2_IRQHandler+0x34>)
 800507c:	f7fe f9be 	bl	80033fc <update_fsm>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005080:	4803      	ldr	r0, [pc, #12]	; (8005090 <USART2_IRQHandler+0x2c>)
 8005082:	f007 f87b 	bl	800c17c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005086:	bf00      	nop
 8005088:	3708      	adds	r7, #8
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	200052e4 	.word	0x200052e4
 8005094:	20004c44 	.word	0x20004c44
 8005098:	20000724 	.word	0x20000724

0800509c <can_tx_rx>:

/* USER CODE BEGIN 1 */
void can_tx_rx(void){
 800509c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800509e:	b093      	sub	sp, #76	; 0x4c
 80050a0:	af10      	add	r7, sp, #64	; 0x40
	int no_message = HAL_FDCAN_GetRxMessage(&CAN_H, FDCAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);
 80050a2:	4b84      	ldr	r3, [pc, #528]	; (80052b4 <can_tx_rx+0x218>)
 80050a4:	4a84      	ldr	r2, [pc, #528]	; (80052b8 <can_tx_rx+0x21c>)
 80050a6:	2140      	movs	r1, #64	; 0x40
 80050a8:	4884      	ldr	r0, [pc, #528]	; (80052bc <can_tx_rx+0x220>)
 80050aa:	f002 fefd 	bl	8007ea8 <HAL_FDCAN_GetRxMessage>
 80050ae:	4603      	mov	r3, r0
 80050b0:	607b      	str	r3, [r7, #4]
	if(!no_message){
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f040 80f8 	bne.w	80052aa <can_tx_rx+0x20e>
//		printf("%d\r\n",can_rx.rx_header.Identifier);
		pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response
 80050ba:	4b81      	ldr	r3, [pc, #516]	; (80052c0 <can_tx_rx+0x224>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	4a80      	ldr	r2, [pc, #512]	; (80052c4 <can_tx_rx+0x228>)
 80050c2:	ed92 7a02 	vldr	s14, [r2, #8]
 80050c6:	4a80      	ldr	r2, [pc, #512]	; (80052c8 <can_tx_rx+0x22c>)
 80050c8:	edd2 7a0f 	vldr	s15, [r2, #60]	; 0x3c
 80050cc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80050d0:	4a7c      	ldr	r2, [pc, #496]	; (80052c4 <can_tx_rx+0x228>)
 80050d2:	ed92 7a12 	vldr	s14, [r2, #72]	; 0x48
 80050d6:	4a7c      	ldr	r2, [pc, #496]	; (80052c8 <can_tx_rx+0x22c>)
 80050d8:	edd2 7a0f 	vldr	s15, [r2, #60]	; 0x3c
 80050dc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80050e0:	4a7a      	ldr	r2, [pc, #488]	; (80052cc <can_tx_rx+0x230>)
 80050e2:	ed92 7a11 	vldr	s14, [r2, #68]	; 0x44
 80050e6:	4a78      	ldr	r2, [pc, #480]	; (80052c8 <can_tx_rx+0x22c>)
 80050e8:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 80050ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80050f0:	4a75      	ldr	r2, [pc, #468]	; (80052c8 <can_tx_rx+0x22c>)
 80050f2:	edd2 7a0f 	vldr	s15, [r2, #60]	; 0x3c
 80050f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050fa:	eeb0 1a67 	vmov.f32	s2, s15
 80050fe:	eef0 0a46 	vmov.f32	s1, s12
 8005102:	eeb0 0a66 	vmov.f32	s0, s13
 8005106:	4619      	mov	r1, r3
 8005108:	4871      	ldr	r0, [pc, #452]	; (80052d0 <can_tx_rx+0x234>)
 800510a:	f7fd f80d 	bl	8002128 <pack_reply>
		HAL_FDCAN_AddMessageToTxFifoQ(&CAN_H, &can_tx.tx_header, can_tx.data);	// Send response
 800510e:	4a71      	ldr	r2, [pc, #452]	; (80052d4 <can_tx_rx+0x238>)
 8005110:	4971      	ldr	r1, [pc, #452]	; (80052d8 <can_tx_rx+0x23c>)
 8005112:	486a      	ldr	r0, [pc, #424]	; (80052bc <can_tx_rx+0x220>)
 8005114:	f002 fe83 	bl	8007e1e <HAL_FDCAN_AddMessageToTxFifoQ>
	  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 8005118:	4b70      	ldr	r3, [pc, #448]	; (80052dc <can_tx_rx+0x240>)
 800511a:	785a      	ldrb	r2, [r3, #1]
 800511c:	4b6f      	ldr	r3, [pc, #444]	; (80052dc <can_tx_rx+0x240>)
 800511e:	789b      	ldrb	r3, [r3, #2]
 8005120:	4013      	ands	r3, r2
 8005122:	b2da      	uxtb	r2, r3
 8005124:	4b6d      	ldr	r3, [pc, #436]	; (80052dc <can_tx_rx+0x240>)
 8005126:	78db      	ldrb	r3, [r3, #3]
 8005128:	4013      	ands	r3, r2
 800512a:	b2da      	uxtb	r2, r3
 800512c:	4b6b      	ldr	r3, [pc, #428]	; (80052dc <can_tx_rx+0x240>)
 800512e:	791b      	ldrb	r3, [r3, #4]
 8005130:	4013      	ands	r3, r2
 8005132:	b2da      	uxtb	r2, r3
 8005134:	4b69      	ldr	r3, [pc, #420]	; (80052dc <can_tx_rx+0x240>)
 8005136:	795b      	ldrb	r3, [r3, #5]
 8005138:	4013      	ands	r3, r2
 800513a:	b2da      	uxtb	r2, r3
 800513c:	4b67      	ldr	r3, [pc, #412]	; (80052dc <can_tx_rx+0x240>)
 800513e:	799b      	ldrb	r3, [r3, #6]
 8005140:	4013      	ands	r3, r2
 8005142:	b2da      	uxtb	r2, r3
 8005144:	4b65      	ldr	r3, [pc, #404]	; (80052dc <can_tx_rx+0x240>)
 8005146:	79db      	ldrb	r3, [r3, #7]
 8005148:	4013      	ands	r3, r2
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2bff      	cmp	r3, #255	; 0xff
 800514e:	bf0c      	ite	eq
 8005150:	2301      	moveq	r3, #1
 8005152:	2300      	movne	r3, #0
 8005154:	b2da      	uxtb	r2, r3
 8005156:	4b61      	ldr	r3, [pc, #388]	; (80052dc <can_tx_rx+0x240>)
 8005158:	7a1b      	ldrb	r3, [r3, #8]
 800515a:	2bfc      	cmp	r3, #252	; 0xfc
 800515c:	bf0c      	ite	eq
 800515e:	2301      	moveq	r3, #1
 8005160:	2300      	movne	r3, #0
 8005162:	b2db      	uxtb	r3, r3
 8005164:	4013      	ands	r3, r2
 8005166:	b2db      	uxtb	r3, r3
 8005168:	2b00      	cmp	r3, #0
 800516a:	d004      	beq.n	8005176 <can_tx_rx+0xda>
		  update_fsm(&state, MOTOR_CMD);
 800516c:	216d      	movs	r1, #109	; 0x6d
 800516e:	485c      	ldr	r0, [pc, #368]	; (80052e0 <can_tx_rx+0x244>)
 8005170:	f7fe f944 	bl	80033fc <update_fsm>
	  else{
		  unpack_cmd(can_rx, controller.commands);	// Unpack commands
		  controller.timeout = 0;					// Reset timeout counter
	  }
	}
}
 8005174:	e099      	b.n	80052aa <can_tx_rx+0x20e>
	  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 8005176:	4b59      	ldr	r3, [pc, #356]	; (80052dc <can_tx_rx+0x240>)
 8005178:	785a      	ldrb	r2, [r3, #1]
 800517a:	4b58      	ldr	r3, [pc, #352]	; (80052dc <can_tx_rx+0x240>)
 800517c:	789b      	ldrb	r3, [r3, #2]
 800517e:	4013      	ands	r3, r2
 8005180:	b2da      	uxtb	r2, r3
 8005182:	4b56      	ldr	r3, [pc, #344]	; (80052dc <can_tx_rx+0x240>)
 8005184:	78db      	ldrb	r3, [r3, #3]
 8005186:	4013      	ands	r3, r2
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2bff      	cmp	r3, #255	; 0xff
 800518c:	bf0c      	ite	eq
 800518e:	2301      	moveq	r3, #1
 8005190:	2300      	movne	r3, #0
 8005192:	b2db      	uxtb	r3, r3
 8005194:	461a      	mov	r2, r3
 8005196:	4b51      	ldr	r3, [pc, #324]	; (80052dc <can_tx_rx+0x240>)
 8005198:	791b      	ldrb	r3, [r3, #4]
 800519a:	2bff      	cmp	r3, #255	; 0xff
 800519c:	bf0c      	ite	eq
 800519e:	2301      	moveq	r3, #1
 80051a0:	2300      	movne	r3, #0
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	4619      	mov	r1, r3
 80051a6:	4b4d      	ldr	r3, [pc, #308]	; (80052dc <can_tx_rx+0x240>)
 80051a8:	795b      	ldrb	r3, [r3, #5]
 80051aa:	2bff      	cmp	r3, #255	; 0xff
 80051ac:	bf0c      	ite	eq
 80051ae:	2301      	moveq	r3, #1
 80051b0:	2300      	movne	r3, #0
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	fb01 f303 	mul.w	r3, r1, r3
 80051b8:	4013      	ands	r3, r2
 80051ba:	4a48      	ldr	r2, [pc, #288]	; (80052dc <can_tx_rx+0x240>)
 80051bc:	7992      	ldrb	r2, [r2, #6]
 80051be:	2aff      	cmp	r2, #255	; 0xff
 80051c0:	bf0c      	ite	eq
 80051c2:	2201      	moveq	r2, #1
 80051c4:	2200      	movne	r2, #0
 80051c6:	b2d2      	uxtb	r2, r2
 80051c8:	4013      	ands	r3, r2
 80051ca:	4a44      	ldr	r2, [pc, #272]	; (80052dc <can_tx_rx+0x240>)
 80051cc:	79d2      	ldrb	r2, [r2, #7]
 80051ce:	2aff      	cmp	r2, #255	; 0xff
 80051d0:	bf0c      	ite	eq
 80051d2:	2201      	moveq	r2, #1
 80051d4:	2200      	movne	r2, #0
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	4013      	ands	r3, r2
 80051da:	4a40      	ldr	r2, [pc, #256]	; (80052dc <can_tx_rx+0x240>)
 80051dc:	7a12      	ldrb	r2, [r2, #8]
 80051de:	2afd      	cmp	r2, #253	; 0xfd
 80051e0:	bf0c      	ite	eq
 80051e2:	2201      	moveq	r2, #1
 80051e4:	2200      	movne	r2, #0
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	4013      	ands	r3, r2
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d004      	beq.n	80051f8 <can_tx_rx+0x15c>
		  update_fsm(&state, MENU_CMD);
 80051ee:	211b      	movs	r1, #27
 80051f0:	483b      	ldr	r0, [pc, #236]	; (80052e0 <can_tx_rx+0x244>)
 80051f2:	f7fe f903 	bl	80033fc <update_fsm>
}
 80051f6:	e058      	b.n	80052aa <can_tx_rx+0x20e>
	  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 80051f8:	4b38      	ldr	r3, [pc, #224]	; (80052dc <can_tx_rx+0x240>)
 80051fa:	785a      	ldrb	r2, [r3, #1]
 80051fc:	4b37      	ldr	r3, [pc, #220]	; (80052dc <can_tx_rx+0x240>)
 80051fe:	789b      	ldrb	r3, [r3, #2]
 8005200:	4013      	ands	r3, r2
 8005202:	b2da      	uxtb	r2, r3
 8005204:	4b35      	ldr	r3, [pc, #212]	; (80052dc <can_tx_rx+0x240>)
 8005206:	78db      	ldrb	r3, [r3, #3]
 8005208:	4013      	ands	r3, r2
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2bff      	cmp	r3, #255	; 0xff
 800520e:	bf0c      	ite	eq
 8005210:	2301      	moveq	r3, #1
 8005212:	2300      	movne	r3, #0
 8005214:	b2db      	uxtb	r3, r3
 8005216:	461a      	mov	r2, r3
 8005218:	4b30      	ldr	r3, [pc, #192]	; (80052dc <can_tx_rx+0x240>)
 800521a:	791b      	ldrb	r3, [r3, #4]
 800521c:	2bff      	cmp	r3, #255	; 0xff
 800521e:	bf0c      	ite	eq
 8005220:	2301      	moveq	r3, #1
 8005222:	2300      	movne	r3, #0
 8005224:	b2db      	uxtb	r3, r3
 8005226:	4619      	mov	r1, r3
 8005228:	4b2c      	ldr	r3, [pc, #176]	; (80052dc <can_tx_rx+0x240>)
 800522a:	795b      	ldrb	r3, [r3, #5]
 800522c:	2bff      	cmp	r3, #255	; 0xff
 800522e:	bf0c      	ite	eq
 8005230:	2301      	moveq	r3, #1
 8005232:	2300      	movne	r3, #0
 8005234:	b2db      	uxtb	r3, r3
 8005236:	fb01 f303 	mul.w	r3, r1, r3
 800523a:	4013      	ands	r3, r2
 800523c:	4a27      	ldr	r2, [pc, #156]	; (80052dc <can_tx_rx+0x240>)
 800523e:	7992      	ldrb	r2, [r2, #6]
 8005240:	2aff      	cmp	r2, #255	; 0xff
 8005242:	bf0c      	ite	eq
 8005244:	2201      	moveq	r2, #1
 8005246:	2200      	movne	r2, #0
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	4013      	ands	r3, r2
 800524c:	4a23      	ldr	r2, [pc, #140]	; (80052dc <can_tx_rx+0x240>)
 800524e:	79d2      	ldrb	r2, [r2, #7]
 8005250:	2aff      	cmp	r2, #255	; 0xff
 8005252:	bf0c      	ite	eq
 8005254:	2201      	moveq	r2, #1
 8005256:	2200      	movne	r2, #0
 8005258:	b2d2      	uxtb	r2, r2
 800525a:	4013      	ands	r3, r2
 800525c:	4a1f      	ldr	r2, [pc, #124]	; (80052dc <can_tx_rx+0x240>)
 800525e:	7a12      	ldrb	r2, [r2, #8]
 8005260:	2afe      	cmp	r2, #254	; 0xfe
 8005262:	bf0c      	ite	eq
 8005264:	2201      	moveq	r2, #1
 8005266:	2200      	movne	r2, #0
 8005268:	b2d2      	uxtb	r2, r2
 800526a:	4013      	ands	r3, r2
 800526c:	2b00      	cmp	r3, #0
 800526e:	d004      	beq.n	800527a <can_tx_rx+0x1de>
		  update_fsm(&state, ZERO_CMD);
 8005270:	217a      	movs	r1, #122	; 0x7a
 8005272:	481b      	ldr	r0, [pc, #108]	; (80052e0 <can_tx_rx+0x244>)
 8005274:	f7fe f8c2 	bl	80033fc <update_fsm>
}
 8005278:	e017      	b.n	80052aa <can_tx_rx+0x20e>
		  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 800527a:	4e18      	ldr	r6, [pc, #96]	; (80052dc <can_tx_rx+0x240>)
 800527c:	4b19      	ldr	r3, [pc, #100]	; (80052e4 <can_tx_rx+0x248>)
 800527e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005280:	466d      	mov	r5, sp
 8005282:	f106 0410 	add.w	r4, r6, #16
 8005286:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005288:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800528a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800528c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800528e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005290:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005292:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8005296:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800529a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800529e:	f7fc ffa7 	bl	80021f0 <unpack_cmd>
		  controller.timeout = 0;					// Reset timeout counter
 80052a2:	4b0a      	ldr	r3, [pc, #40]	; (80052cc <can_tx_rx+0x230>)
 80052a4:	2200      	movs	r2, #0
 80052a6:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 80052aa:	bf00      	nop
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052b2:	bf00      	nop
 80052b4:	20004bf9 	.word	0x20004bf9
 80052b8:	20004c04 	.word	0x20004c04
 80052bc:	200003b8 	.word	0x200003b8
 80052c0:	20004d48 	.word	0x20004d48
 80052c4:	20000734 	.word	0x20000734
 80052c8:	20004c48 	.word	0x20004c48
 80052cc:	2000041c 	.word	0x2000041c
 80052d0:	20004bcc 	.word	0x20004bcc
 80052d4:	20004bcd 	.word	0x20004bcd
 80052d8:	20004bd4 	.word	0x20004bd4
 80052dc:	20004bf8 	.word	0x20004bf8
 80052e0:	20000724 	.word	0x20000724
 80052e4:	200004e4 	.word	0x200004e4

080052e8 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
//	printf("TIMER\r\n");
	float const init_error_data_bits = 4119.0f*(float)__HAL_TIM_GET_COMPARE(&ENC_TIM,TIM_CHANNEL_2)/(float)__HAL_TIM_GET_COMPARE(&ENC_TIM,TIM_CHANNEL_1);
 80052f0:	4b13      	ldr	r3, [pc, #76]	; (8005340 <HAL_TIM_IC_CaptureCallback+0x58>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f6:	ee07 3a90 	vmov	s15, r3
 80052fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052fe:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8005344 <HAL_TIM_IC_CaptureCallback+0x5c>
 8005302:	ee67 6a87 	vmul.f32	s13, s15, s14
 8005306:	4b0e      	ldr	r3, [pc, #56]	; (8005340 <HAL_TIM_IC_CaptureCallback+0x58>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800530c:	ee07 3a90 	vmov	s15, r3
 8005310:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005318:	edc7 7a03 	vstr	s15, [r7, #12]
	comm_encoder.raw = (int)(init_error_data_bits);
 800531c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005320:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005324:	ee17 2a90 	vmov	r2, s15
 8005328:	4b07      	ldr	r3, [pc, #28]	; (8005348 <HAL_TIM_IC_CaptureCallback+0x60>)
 800532a:	65da      	str	r2, [r3, #92]	; 0x5c
	ps_sample(&comm_encoder, 0.001f);
 800532c:	ed9f 0a07 	vldr	s0, [pc, #28]	; 800534c <HAL_TIM_IC_CaptureCallback+0x64>
 8005330:	4805      	ldr	r0, [pc, #20]	; (8005348 <HAL_TIM_IC_CaptureCallback+0x60>)
 8005332:	f7ff fc75 	bl	8004c20 <ps_sample>
}
 8005336:	bf00      	nop
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	2000524c 	.word	0x2000524c
 8005344:	4580b800 	.word	0x4580b800
 8005348:	20000734 	.word	0x20000734
 800534c:	3a83126f 	.word	0x3a83126f

08005350 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
	return 1;
 8005354:	2301      	movs	r3, #1
}
 8005356:	4618      	mov	r0, r3
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <_kill>:

int _kill(int pid, int sig)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800536a:	f008 fabb 	bl	800d8e4 <__errno>
 800536e:	4603      	mov	r3, r0
 8005370:	2216      	movs	r2, #22
 8005372:	601a      	str	r2, [r3, #0]
	return -1;
 8005374:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005378:	4618      	mov	r0, r3
 800537a:	3708      	adds	r7, #8
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <_exit>:

void _exit (int status)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005388:	f04f 31ff 	mov.w	r1, #4294967295
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f7ff ffe7 	bl	8005360 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005392:	e7fe      	b.n	8005392 <_exit+0x12>

08005394 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80053a0:	2300      	movs	r3, #0
 80053a2:	617b      	str	r3, [r7, #20]
 80053a4:	e00a      	b.n	80053bc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80053a6:	f3af 8000 	nop.w
 80053aa:	4601      	mov	r1, r0
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	1c5a      	adds	r2, r3, #1
 80053b0:	60ba      	str	r2, [r7, #8]
 80053b2:	b2ca      	uxtb	r2, r1
 80053b4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	3301      	adds	r3, #1
 80053ba:	617b      	str	r3, [r7, #20]
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	dbf0      	blt.n	80053a6 <_read+0x12>
	}

return len;
 80053c4:	687b      	ldr	r3, [r7, #4]
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3718      	adds	r7, #24
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b086      	sub	sp, #24
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	60f8      	str	r0, [r7, #12]
 80053d6:	60b9      	str	r1, [r7, #8]
 80053d8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80053da:	2300      	movs	r3, #0
 80053dc:	617b      	str	r3, [r7, #20]
 80053de:	e009      	b.n	80053f4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	1c5a      	adds	r2, r3, #1
 80053e4:	60ba      	str	r2, [r7, #8]
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	4618      	mov	r0, r3
 80053ea:	f000 fb9f 	bl	8005b2c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	3301      	adds	r3, #1
 80053f2:	617b      	str	r3, [r7, #20]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	dbf1      	blt.n	80053e0 <_write+0x12>
	}
	return len;
 80053fc:	687b      	ldr	r3, [r7, #4]
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3718      	adds	r7, #24
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}

08005406 <_close>:

int _close(int file)
{
 8005406:	b480      	push	{r7}
 8005408:	b083      	sub	sp, #12
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
	return -1;
 800540e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005412:	4618      	mov	r0, r3
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr

0800541e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800541e:	b480      	push	{r7}
 8005420:	b083      	sub	sp, #12
 8005422:	af00      	add	r7, sp, #0
 8005424:	6078      	str	r0, [r7, #4]
 8005426:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800542e:	605a      	str	r2, [r3, #4]
	return 0;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	370c      	adds	r7, #12
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr

0800543e <_isatty>:

int _isatty(int file)
{
 800543e:	b480      	push	{r7}
 8005440:	b083      	sub	sp, #12
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
	return 1;
 8005446:	2301      	movs	r3, #1
}
 8005448:	4618      	mov	r0, r3
 800544a:	370c      	adds	r7, #12
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	607a      	str	r2, [r7, #4]
	return 0;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
	...

08005470 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005478:	4a14      	ldr	r2, [pc, #80]	; (80054cc <_sbrk+0x5c>)
 800547a:	4b15      	ldr	r3, [pc, #84]	; (80054d0 <_sbrk+0x60>)
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005484:	4b13      	ldr	r3, [pc, #76]	; (80054d4 <_sbrk+0x64>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d102      	bne.n	8005492 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800548c:	4b11      	ldr	r3, [pc, #68]	; (80054d4 <_sbrk+0x64>)
 800548e:	4a12      	ldr	r2, [pc, #72]	; (80054d8 <_sbrk+0x68>)
 8005490:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005492:	4b10      	ldr	r3, [pc, #64]	; (80054d4 <_sbrk+0x64>)
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4413      	add	r3, r2
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	429a      	cmp	r2, r3
 800549e:	d207      	bcs.n	80054b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80054a0:	f008 fa20 	bl	800d8e4 <__errno>
 80054a4:	4603      	mov	r3, r0
 80054a6:	220c      	movs	r2, #12
 80054a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80054aa:	f04f 33ff 	mov.w	r3, #4294967295
 80054ae:	e009      	b.n	80054c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80054b0:	4b08      	ldr	r3, [pc, #32]	; (80054d4 <_sbrk+0x64>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80054b6:	4b07      	ldr	r3, [pc, #28]	; (80054d4 <_sbrk+0x64>)
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4413      	add	r3, r2
 80054be:	4a05      	ldr	r2, [pc, #20]	; (80054d4 <_sbrk+0x64>)
 80054c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80054c2:	68fb      	ldr	r3, [r7, #12]
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3718      	adds	r7, #24
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	20008000 	.word	0x20008000
 80054d0:	00000400 	.word	0x00000400
 80054d4:	200051fc 	.word	0x200051fc
 80054d8:	20005388 	.word	0x20005388

080054dc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80054dc:	b480      	push	{r7}
 80054de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80054e0:	4b06      	ldr	r3, [pc, #24]	; (80054fc <SystemInit+0x20>)
 80054e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e6:	4a05      	ldr	r2, [pc, #20]	; (80054fc <SystemInit+0x20>)
 80054e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80054ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80054f0:	bf00      	nop
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	e000ed00 	.word	0xe000ed00

08005500 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b09c      	sub	sp, #112	; 0x70
 8005504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005506:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]
 800550e:	605a      	str	r2, [r3, #4]
 8005510:	609a      	str	r2, [r3, #8]
 8005512:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005514:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005518:	2200      	movs	r2, #0
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	605a      	str	r2, [r3, #4]
 800551e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005520:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]
 8005528:	605a      	str	r2, [r3, #4]
 800552a:	609a      	str	r2, [r3, #8]
 800552c:	60da      	str	r2, [r3, #12]
 800552e:	611a      	str	r2, [r3, #16]
 8005530:	615a      	str	r2, [r3, #20]
 8005532:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005534:	1d3b      	adds	r3, r7, #4
 8005536:	2234      	movs	r2, #52	; 0x34
 8005538:	2100      	movs	r1, #0
 800553a:	4618      	mov	r0, r3
 800553c:	f008 fa24 	bl	800d988 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005540:	4b54      	ldr	r3, [pc, #336]	; (8005694 <MX_TIM1_Init+0x194>)
 8005542:	4a55      	ldr	r2, [pc, #340]	; (8005698 <MX_TIM1_Init+0x198>)
 8005544:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005546:	4b53      	ldr	r3, [pc, #332]	; (8005694 <MX_TIM1_Init+0x194>)
 8005548:	2200      	movs	r2, #0
 800554a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800554c:	4b51      	ldr	r3, [pc, #324]	; (8005694 <MX_TIM1_Init+0x194>)
 800554e:	2220      	movs	r2, #32
 8005550:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5600;
 8005552:	4b50      	ldr	r3, [pc, #320]	; (8005694 <MX_TIM1_Init+0x194>)
 8005554:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
 8005558:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800555a:	4b4e      	ldr	r3, [pc, #312]	; (8005694 <MX_TIM1_Init+0x194>)
 800555c:	2200      	movs	r2, #0
 800555e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8005560:	4b4c      	ldr	r3, [pc, #304]	; (8005694 <MX_TIM1_Init+0x194>)
 8005562:	2201      	movs	r2, #1
 8005564:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005566:	4b4b      	ldr	r3, [pc, #300]	; (8005694 <MX_TIM1_Init+0x194>)
 8005568:	2280      	movs	r2, #128	; 0x80
 800556a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800556c:	4849      	ldr	r0, [pc, #292]	; (8005694 <MX_TIM1_Init+0x194>)
 800556e:	f004 fb2d 	bl	8009bcc <HAL_TIM_Base_Init>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8005578:	f7ff f8ad 	bl	80046d6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800557c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005580:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005582:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005586:	4619      	mov	r1, r3
 8005588:	4842      	ldr	r0, [pc, #264]	; (8005694 <MX_TIM1_Init+0x194>)
 800558a:	f005 faf1 	bl	800ab70 <HAL_TIM_ConfigClockSource>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d001      	beq.n	8005598 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8005594:	f7ff f89f 	bl	80046d6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005598:	483e      	ldr	r0, [pc, #248]	; (8005694 <MX_TIM1_Init+0x194>)
 800559a:	f004 fbd9 	bl	8009d50 <HAL_TIM_PWM_Init>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d001      	beq.n	80055a8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80055a4:	f7ff f897 	bl	80046d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80055a8:	2300      	movs	r3, #0
 80055aa:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80055ac:	2300      	movs	r3, #0
 80055ae:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055b0:	2300      	movs	r3, #0
 80055b2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80055b4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80055b8:	4619      	mov	r1, r3
 80055ba:	4836      	ldr	r0, [pc, #216]	; (8005694 <MX_TIM1_Init+0x194>)
 80055bc:	f006 fb12 	bl	800bbe4 <HAL_TIMEx_MasterConfigSynchronization>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d001      	beq.n	80055ca <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80055c6:	f7ff f886 	bl	80046d6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80055ca:	2360      	movs	r3, #96	; 0x60
 80055cc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80055ce:	2300      	movs	r3, #0
 80055d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80055d2:	2302      	movs	r3, #2
 80055d4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80055d6:	2308      	movs	r3, #8
 80055d8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80055da:	2304      	movs	r3, #4
 80055dc:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80055de:	2300      	movs	r3, #0
 80055e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80055e2:	2300      	movs	r3, #0
 80055e4:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80055e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80055ea:	2200      	movs	r2, #0
 80055ec:	4619      	mov	r1, r3
 80055ee:	4829      	ldr	r0, [pc, #164]	; (8005694 <MX_TIM1_Init+0x194>)
 80055f0:	f005 f9ae 	bl	800a950 <HAL_TIM_PWM_ConfigChannel>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d001      	beq.n	80055fe <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80055fa:	f7ff f86c 	bl	80046d6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80055fe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005602:	2204      	movs	r2, #4
 8005604:	4619      	mov	r1, r3
 8005606:	4823      	ldr	r0, [pc, #140]	; (8005694 <MX_TIM1_Init+0x194>)
 8005608:	f005 f9a2 	bl	800a950 <HAL_TIM_PWM_ConfigChannel>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8005612:	f7ff f860 	bl	80046d6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005616:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800561a:	2208      	movs	r2, #8
 800561c:	4619      	mov	r1, r3
 800561e:	481d      	ldr	r0, [pc, #116]	; (8005694 <MX_TIM1_Init+0x194>)
 8005620:	f005 f996 	bl	800a950 <HAL_TIM_PWM_ConfigChannel>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800562a:	f7ff f854 	bl	80046d6 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 800562e:	4819      	ldr	r0, [pc, #100]	; (8005694 <MX_TIM1_Init+0x194>)
 8005630:	f006 fbfa 	bl	800be28 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8005634:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005638:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800563a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800563e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005640:	2300      	movs	r3, #0
 8005642:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 100;
 8005644:	2364      	movs	r3, #100	; 0x64
 8005646:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005648:	2300      	movs	r3, #0
 800564a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800564c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005650:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005652:	2300      	movs	r3, #0
 8005654:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005656:	2300      	movs	r3, #0
 8005658:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800565a:	2300      	movs	r3, #0
 800565c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800565e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005662:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005664:	2300      	movs	r3, #0
 8005666:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005668:	2300      	movs	r3, #0
 800566a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800566c:	2300      	movs	r3, #0
 800566e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005670:	1d3b      	adds	r3, r7, #4
 8005672:	4619      	mov	r1, r3
 8005674:	4807      	ldr	r0, [pc, #28]	; (8005694 <MX_TIM1_Init+0x194>)
 8005676:	f006 fb37 	bl	800bce8 <HAL_TIMEx_ConfigBreakDeadTime>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <MX_TIM1_Init+0x184>
  {
    Error_Handler();
 8005680:	f7ff f829 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005684:	4803      	ldr	r0, [pc, #12]	; (8005694 <MX_TIM1_Init+0x194>)
 8005686:	f000 f943 	bl	8005910 <HAL_TIM_MspPostInit>

}
 800568a:	bf00      	nop
 800568c:	3770      	adds	r7, #112	; 0x70
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	20005200 	.word	0x20005200
 8005698:	40012c00 	.word	0x40012c00

0800569c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b08c      	sub	sp, #48	; 0x30
 80056a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80056a2:	f107 031c 	add.w	r3, r7, #28
 80056a6:	2200      	movs	r2, #0
 80056a8:	601a      	str	r2, [r3, #0]
 80056aa:	605a      	str	r2, [r3, #4]
 80056ac:	609a      	str	r2, [r3, #8]
 80056ae:	60da      	str	r2, [r3, #12]
 80056b0:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80056b2:	f107 030c 	add.w	r3, r7, #12
 80056b6:	2200      	movs	r2, #0
 80056b8:	601a      	str	r2, [r3, #0]
 80056ba:	605a      	str	r2, [r3, #4]
 80056bc:	609a      	str	r2, [r3, #8]
 80056be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056c0:	463b      	mov	r3, r7
 80056c2:	2200      	movs	r2, #0
 80056c4:	601a      	str	r2, [r3, #0]
 80056c6:	605a      	str	r2, [r3, #4]
 80056c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80056ca:	4b33      	ldr	r3, [pc, #204]	; (8005798 <MX_TIM2_Init+0xfc>)
 80056cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80056d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2;
 80056d2:	4b31      	ldr	r3, [pc, #196]	; (8005798 <MX_TIM2_Init+0xfc>)
 80056d4:	2202      	movs	r2, #2
 80056d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056d8:	4b2f      	ldr	r3, [pc, #188]	; (8005798 <MX_TIM2_Init+0xfc>)
 80056da:	2200      	movs	r2, #0
 80056dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80056de:	4b2e      	ldr	r3, [pc, #184]	; (8005798 <MX_TIM2_Init+0xfc>)
 80056e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056e6:	4b2c      	ldr	r3, [pc, #176]	; (8005798 <MX_TIM2_Init+0xfc>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056ec:	4b2a      	ldr	r3, [pc, #168]	; (8005798 <MX_TIM2_Init+0xfc>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80056f2:	4829      	ldr	r0, [pc, #164]	; (8005798 <MX_TIM2_Init+0xfc>)
 80056f4:	f004 fc8e 	bl	800a014 <HAL_TIM_IC_Init>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80056fe:	f7fe ffea 	bl	80046d6 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8005702:	2304      	movs	r3, #4
 8005704:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8005706:	2350      	movs	r3, #80	; 0x50
 8005708:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800570a:	2300      	movs	r3, #0
 800570c:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800570e:	2300      	movs	r3, #0
 8005710:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8005712:	2300      	movs	r3, #0
 8005714:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8005716:	f107 031c 	add.w	r3, r7, #28
 800571a:	4619      	mov	r1, r3
 800571c:	481e      	ldr	r0, [pc, #120]	; (8005798 <MX_TIM2_Init+0xfc>)
 800571e:	f005 fb1d 	bl	800ad5c <HAL_TIM_SlaveConfigSynchro>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d001      	beq.n	800572c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8005728:	f7fe ffd5 	bl	80046d6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800572c:	2300      	movs	r3, #0
 800572e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005730:	2301      	movs	r3, #1
 8005732:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005734:	2300      	movs	r3, #0
 8005736:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8005738:	2300      	movs	r3, #0
 800573a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800573c:	f107 030c 	add.w	r3, r7, #12
 8005740:	2200      	movs	r2, #0
 8005742:	4619      	mov	r1, r3
 8005744:	4814      	ldr	r0, [pc, #80]	; (8005798 <MX_TIM2_Init+0xfc>)
 8005746:	f005 f86e 	bl	800a826 <HAL_TIM_IC_ConfigChannel>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d001      	beq.n	8005754 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8005750:	f7fe ffc1 	bl	80046d6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8005754:	2302      	movs	r3, #2
 8005756:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8005758:	2302      	movs	r3, #2
 800575a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800575c:	f107 030c 	add.w	r3, r7, #12
 8005760:	2204      	movs	r2, #4
 8005762:	4619      	mov	r1, r3
 8005764:	480c      	ldr	r0, [pc, #48]	; (8005798 <MX_TIM2_Init+0xfc>)
 8005766:	f005 f85e 	bl	800a826 <HAL_TIM_IC_ConfigChannel>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d001      	beq.n	8005774 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8005770:	f7fe ffb1 	bl	80046d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005774:	2300      	movs	r3, #0
 8005776:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005778:	2300      	movs	r3, #0
 800577a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800577c:	463b      	mov	r3, r7
 800577e:	4619      	mov	r1, r3
 8005780:	4805      	ldr	r0, [pc, #20]	; (8005798 <MX_TIM2_Init+0xfc>)
 8005782:	f006 fa2f 	bl	800bbe4 <HAL_TIMEx_MasterConfigSynchronization>
 8005786:	4603      	mov	r3, r0
 8005788:	2b00      	cmp	r3, #0
 800578a:	d001      	beq.n	8005790 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 800578c:	f7fe ffa3 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005790:	bf00      	nop
 8005792:	3730      	adds	r7, #48	; 0x30
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	2000524c 	.word	0x2000524c

0800579c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057a2:	1d3b      	adds	r3, r7, #4
 80057a4:	2200      	movs	r2, #0
 80057a6:	601a      	str	r2, [r3, #0]
 80057a8:	605a      	str	r2, [r3, #4]
 80057aa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80057ac:	4b14      	ldr	r3, [pc, #80]	; (8005800 <MX_TIM6_Init+0x64>)
 80057ae:	4a15      	ldr	r2, [pc, #84]	; (8005804 <MX_TIM6_Init+0x68>)
 80057b0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 167;
 80057b2:	4b13      	ldr	r3, [pc, #76]	; (8005800 <MX_TIM6_Init+0x64>)
 80057b4:	22a7      	movs	r2, #167	; 0xa7
 80057b6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057b8:	4b11      	ldr	r3, [pc, #68]	; (8005800 <MX_TIM6_Init+0x64>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80057be:	4b10      	ldr	r3, [pc, #64]	; (8005800 <MX_TIM6_Init+0x64>)
 80057c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057c4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80057c6:	4b0e      	ldr	r3, [pc, #56]	; (8005800 <MX_TIM6_Init+0x64>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80057cc:	480c      	ldr	r0, [pc, #48]	; (8005800 <MX_TIM6_Init+0x64>)
 80057ce:	f004 f9fd 	bl	8009bcc <HAL_TIM_Base_Init>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d001      	beq.n	80057dc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80057d8:	f7fe ff7d 	bl	80046d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057dc:	2300      	movs	r3, #0
 80057de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057e0:	2300      	movs	r3, #0
 80057e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80057e4:	1d3b      	adds	r3, r7, #4
 80057e6:	4619      	mov	r1, r3
 80057e8:	4805      	ldr	r0, [pc, #20]	; (8005800 <MX_TIM6_Init+0x64>)
 80057ea:	f006 f9fb 	bl	800bbe4 <HAL_TIMEx_MasterConfigSynchronization>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d001      	beq.n	80057f8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80057f4:	f7fe ff6f 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80057f8:	bf00      	nop
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	20005298 	.word	0x20005298
 8005804:	40001000 	.word	0x40001000

08005808 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a16      	ldr	r2, [pc, #88]	; (8005870 <HAL_TIM_Base_MspInit+0x68>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d114      	bne.n	8005844 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800581a:	4b16      	ldr	r3, [pc, #88]	; (8005874 <HAL_TIM_Base_MspInit+0x6c>)
 800581c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800581e:	4a15      	ldr	r2, [pc, #84]	; (8005874 <HAL_TIM_Base_MspInit+0x6c>)
 8005820:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005824:	6613      	str	r3, [r2, #96]	; 0x60
 8005826:	4b13      	ldr	r3, [pc, #76]	; (8005874 <HAL_TIM_Base_MspInit+0x6c>)
 8005828:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800582a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800582e:	60fb      	str	r3, [r7, #12]
 8005830:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005832:	2200      	movs	r2, #0
 8005834:	2100      	movs	r1, #0
 8005836:	2019      	movs	r0, #25
 8005838:	f001 fd7d 	bl	8007336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800583c:	2019      	movs	r0, #25
 800583e:	f001 fd94 	bl	800736a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8005842:	e010      	b.n	8005866 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM6)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a0b      	ldr	r2, [pc, #44]	; (8005878 <HAL_TIM_Base_MspInit+0x70>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d10b      	bne.n	8005866 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800584e:	4b09      	ldr	r3, [pc, #36]	; (8005874 <HAL_TIM_Base_MspInit+0x6c>)
 8005850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005852:	4a08      	ldr	r2, [pc, #32]	; (8005874 <HAL_TIM_Base_MspInit+0x6c>)
 8005854:	f043 0310 	orr.w	r3, r3, #16
 8005858:	6593      	str	r3, [r2, #88]	; 0x58
 800585a:	4b06      	ldr	r3, [pc, #24]	; (8005874 <HAL_TIM_Base_MspInit+0x6c>)
 800585c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800585e:	f003 0310 	and.w	r3, r3, #16
 8005862:	60bb      	str	r3, [r7, #8]
 8005864:	68bb      	ldr	r3, [r7, #8]
}
 8005866:	bf00      	nop
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	40012c00 	.word	0x40012c00
 8005874:	40021000 	.word	0x40021000
 8005878:	40001000 	.word	0x40001000

0800587c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b08a      	sub	sp, #40	; 0x28
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005884:	f107 0314 	add.w	r3, r7, #20
 8005888:	2200      	movs	r2, #0
 800588a:	601a      	str	r2, [r3, #0]
 800588c:	605a      	str	r2, [r3, #4]
 800588e:	609a      	str	r2, [r3, #8]
 8005890:	60da      	str	r2, [r3, #12]
 8005892:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800589c:	d131      	bne.n	8005902 <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800589e:	4b1b      	ldr	r3, [pc, #108]	; (800590c <HAL_TIM_IC_MspInit+0x90>)
 80058a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058a2:	4a1a      	ldr	r2, [pc, #104]	; (800590c <HAL_TIM_IC_MspInit+0x90>)
 80058a4:	f043 0301 	orr.w	r3, r3, #1
 80058a8:	6593      	str	r3, [r2, #88]	; 0x58
 80058aa:	4b18      	ldr	r3, [pc, #96]	; (800590c <HAL_TIM_IC_MspInit+0x90>)
 80058ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058ae:	f003 0301 	and.w	r3, r3, #1
 80058b2:	613b      	str	r3, [r7, #16]
 80058b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058b6:	4b15      	ldr	r3, [pc, #84]	; (800590c <HAL_TIM_IC_MspInit+0x90>)
 80058b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058ba:	4a14      	ldr	r2, [pc, #80]	; (800590c <HAL_TIM_IC_MspInit+0x90>)
 80058bc:	f043 0301 	orr.w	r3, r3, #1
 80058c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80058c2:	4b12      	ldr	r3, [pc, #72]	; (800590c <HAL_TIM_IC_MspInit+0x90>)
 80058c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	60fb      	str	r3, [r7, #12]
 80058cc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80058ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058d4:	2302      	movs	r3, #2
 80058d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058d8:	2300      	movs	r3, #0
 80058da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058dc:	2300      	movs	r3, #0
 80058de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80058e0:	2301      	movs	r3, #1
 80058e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058e4:	f107 0314 	add.w	r3, r7, #20
 80058e8:	4619      	mov	r1, r3
 80058ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058ee:	f002 fef9 	bl	80086e4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80058f2:	2200      	movs	r2, #0
 80058f4:	2100      	movs	r1, #0
 80058f6:	201c      	movs	r0, #28
 80058f8:	f001 fd1d 	bl	8007336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80058fc:	201c      	movs	r0, #28
 80058fe:	f001 fd34 	bl	800736a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8005902:	bf00      	nop
 8005904:	3728      	adds	r7, #40	; 0x28
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	40021000 	.word	0x40021000

08005910 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b08a      	sub	sp, #40	; 0x28
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005918:	f107 0314 	add.w	r3, r7, #20
 800591c:	2200      	movs	r2, #0
 800591e:	601a      	str	r2, [r3, #0]
 8005920:	605a      	str	r2, [r3, #4]
 8005922:	609a      	str	r2, [r3, #8]
 8005924:	60da      	str	r2, [r3, #12]
 8005926:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a2f      	ldr	r2, [pc, #188]	; (80059ec <HAL_TIM_MspPostInit+0xdc>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d157      	bne.n	80059e2 <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005932:	4b2f      	ldr	r3, [pc, #188]	; (80059f0 <HAL_TIM_MspPostInit+0xe0>)
 8005934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005936:	4a2e      	ldr	r2, [pc, #184]	; (80059f0 <HAL_TIM_MspPostInit+0xe0>)
 8005938:	f043 0304 	orr.w	r3, r3, #4
 800593c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800593e:	4b2c      	ldr	r3, [pc, #176]	; (80059f0 <HAL_TIM_MspPostInit+0xe0>)
 8005940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005942:	f003 0304 	and.w	r3, r3, #4
 8005946:	613b      	str	r3, [r7, #16]
 8005948:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800594a:	4b29      	ldr	r3, [pc, #164]	; (80059f0 <HAL_TIM_MspPostInit+0xe0>)
 800594c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800594e:	4a28      	ldr	r2, [pc, #160]	; (80059f0 <HAL_TIM_MspPostInit+0xe0>)
 8005950:	f043 0302 	orr.w	r3, r3, #2
 8005954:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005956:	4b26      	ldr	r3, [pc, #152]	; (80059f0 <HAL_TIM_MspPostInit+0xe0>)
 8005958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005962:	4b23      	ldr	r3, [pc, #140]	; (80059f0 <HAL_TIM_MspPostInit+0xe0>)
 8005964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005966:	4a22      	ldr	r2, [pc, #136]	; (80059f0 <HAL_TIM_MspPostInit+0xe0>)
 8005968:	f043 0301 	orr.w	r3, r3, #1
 800596c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800596e:	4b20      	ldr	r3, [pc, #128]	; (80059f0 <HAL_TIM_MspPostInit+0xe0>)
 8005970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	60bb      	str	r3, [r7, #8]
 8005978:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800597a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800597e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005980:	2302      	movs	r3, #2
 8005982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005984:	2300      	movs	r3, #0
 8005986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005988:	2300      	movs	r3, #0
 800598a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800598c:	2304      	movs	r3, #4
 800598e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005990:	f107 0314 	add.w	r3, r7, #20
 8005994:	4619      	mov	r1, r3
 8005996:	4817      	ldr	r0, [pc, #92]	; (80059f4 <HAL_TIM_MspPostInit+0xe4>)
 8005998:	f002 fea4 	bl	80086e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800599c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059a2:	2302      	movs	r3, #2
 80059a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059a6:	2300      	movs	r3, #0
 80059a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059aa:	2300      	movs	r3, #0
 80059ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80059ae:	2304      	movs	r3, #4
 80059b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059b2:	f107 0314 	add.w	r3, r7, #20
 80059b6:	4619      	mov	r1, r3
 80059b8:	480f      	ldr	r0, [pc, #60]	; (80059f8 <HAL_TIM_MspPostInit+0xe8>)
 80059ba:	f002 fe93 	bl	80086e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 80059be:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 80059c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059c4:	2302      	movs	r3, #2
 80059c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059c8:	2300      	movs	r3, #0
 80059ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059cc:	2300      	movs	r3, #0
 80059ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80059d0:	2306      	movs	r3, #6
 80059d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059d4:	f107 0314 	add.w	r3, r7, #20
 80059d8:	4619      	mov	r1, r3
 80059da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80059de:	f002 fe81 	bl	80086e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80059e2:	bf00      	nop
 80059e4:	3728      	adds	r7, #40	; 0x28
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	40012c00 	.word	0x40012c00
 80059f0:	40021000 	.word	0x40021000
 80059f4:	48000800 	.word	0x48000800
 80059f8:	48000400 	.word	0x48000400

080059fc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005a00:	4b22      	ldr	r3, [pc, #136]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a02:	4a23      	ldr	r2, [pc, #140]	; (8005a90 <MX_USART2_UART_Init+0x94>)
 8005a04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8005a06:	4b21      	ldr	r3, [pc, #132]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a08:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8005a0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005a0e:	4b1f      	ldr	r3, [pc, #124]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a10:	2200      	movs	r2, #0
 8005a12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005a14:	4b1d      	ldr	r3, [pc, #116]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005a1a:	4b1c      	ldr	r3, [pc, #112]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005a20:	4b1a      	ldr	r3, [pc, #104]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a22:	220c      	movs	r2, #12
 8005a24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a26:	4b19      	ldr	r3, [pc, #100]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a28:	2200      	movs	r2, #0
 8005a2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a2c:	4b17      	ldr	r3, [pc, #92]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a32:	4b16      	ldr	r3, [pc, #88]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005a38:	4b14      	ldr	r3, [pc, #80]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a3e:	4b13      	ldr	r3, [pc, #76]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005a44:	4811      	ldr	r0, [pc, #68]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a46:	f006 fa6d 	bl	800bf24 <HAL_UART_Init>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d001      	beq.n	8005a54 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005a50:	f7fe fe41 	bl	80046d6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a54:	2100      	movs	r1, #0
 8005a56:	480d      	ldr	r0, [pc, #52]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a58:	f007 fe71 	bl	800d73e <HAL_UARTEx_SetTxFifoThreshold>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005a62:	f7fe fe38 	bl	80046d6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a66:	2100      	movs	r1, #0
 8005a68:	4808      	ldr	r0, [pc, #32]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a6a:	f007 fea6 	bl	800d7ba <HAL_UARTEx_SetRxFifoThreshold>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d001      	beq.n	8005a78 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005a74:	f7fe fe2f 	bl	80046d6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005a78:	4804      	ldr	r0, [pc, #16]	; (8005a8c <MX_USART2_UART_Init+0x90>)
 8005a7a:	f007 fe27 	bl	800d6cc <HAL_UARTEx_DisableFifoMode>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d001      	beq.n	8005a88 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005a84:	f7fe fe27 	bl	80046d6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005a88:	bf00      	nop
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	200052e4 	.word	0x200052e4
 8005a90:	40004400 	.word	0x40004400

08005a94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b08a      	sub	sp, #40	; 0x28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a9c:	f107 0314 	add.w	r3, r7, #20
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	601a      	str	r2, [r3, #0]
 8005aa4:	605a      	str	r2, [r3, #4]
 8005aa6:	609a      	str	r2, [r3, #8]
 8005aa8:	60da      	str	r2, [r3, #12]
 8005aaa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a1b      	ldr	r2, [pc, #108]	; (8005b20 <HAL_UART_MspInit+0x8c>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d12f      	bne.n	8005b16 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005ab6:	4b1b      	ldr	r3, [pc, #108]	; (8005b24 <HAL_UART_MspInit+0x90>)
 8005ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aba:	4a1a      	ldr	r2, [pc, #104]	; (8005b24 <HAL_UART_MspInit+0x90>)
 8005abc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ac0:	6593      	str	r3, [r2, #88]	; 0x58
 8005ac2:	4b18      	ldr	r3, [pc, #96]	; (8005b24 <HAL_UART_MspInit+0x90>)
 8005ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aca:	613b      	str	r3, [r7, #16]
 8005acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ace:	4b15      	ldr	r3, [pc, #84]	; (8005b24 <HAL_UART_MspInit+0x90>)
 8005ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ad2:	4a14      	ldr	r2, [pc, #80]	; (8005b24 <HAL_UART_MspInit+0x90>)
 8005ad4:	f043 0302 	orr.w	r3, r3, #2
 8005ad8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005ada:	4b12      	ldr	r3, [pc, #72]	; (8005b24 <HAL_UART_MspInit+0x90>)
 8005adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	60fb      	str	r3, [r7, #12]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8005ae6:	2318      	movs	r3, #24
 8005ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005aea:	2302      	movs	r3, #2
 8005aec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aee:	2300      	movs	r3, #0
 8005af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005af2:	2300      	movs	r3, #0
 8005af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005af6:	2307      	movs	r3, #7
 8005af8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005afa:	f107 0314 	add.w	r3, r7, #20
 8005afe:	4619      	mov	r1, r3
 8005b00:	4809      	ldr	r0, [pc, #36]	; (8005b28 <HAL_UART_MspInit+0x94>)
 8005b02:	f002 fdef 	bl	80086e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005b06:	2200      	movs	r2, #0
 8005b08:	2100      	movs	r1, #0
 8005b0a:	2026      	movs	r0, #38	; 0x26
 8005b0c:	f001 fc13 	bl	8007336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005b10:	2026      	movs	r0, #38	; 0x26
 8005b12:	f001 fc2a 	bl	800736a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005b16:	bf00      	nop
 8005b18:	3728      	adds	r7, #40	; 0x28
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	40004400 	.word	0x40004400
 8005b24:	40021000 	.word	0x40021000
 8005b28:	48000400 	.word	0x48000400

08005b2c <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8005b34:	1d39      	adds	r1, r7, #4
 8005b36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	4803      	ldr	r0, [pc, #12]	; (8005b4c <__io_putchar+0x20>)
 8005b3e:	f006 fa41 	bl	800bfc4 <HAL_UART_Transmit>
return 0;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3708      	adds	r7, #8
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	200052e4 	.word	0x200052e4

08005b50 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8005b58:	2201      	movs	r2, #1
 8005b5a:	4904      	ldr	r1, [pc, #16]	; (8005b6c <HAL_UART_RxCpltCallback+0x1c>)
 8005b5c:	4804      	ldr	r0, [pc, #16]	; (8005b70 <HAL_UART_RxCpltCallback+0x20>)
 8005b5e:	f006 fac7 	bl	800c0f0 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005b62:	bf00      	nop
 8005b64:	3708      	adds	r7, #8
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	20004c44 	.word	0x20004c44
 8005b70:	200052e4 	.word	0x200052e4

08005b74 <store_eeprom_regs>:

#include "user_config.h"
#include "eeprom.h"

void store_eeprom_regs()
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	af00      	add	r7, sp, #0
	eeprom_store(__float_reg, FLOAT_REG_LEN, __int_reg, INT_REG_LEN);
 8005b78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b7c:	4a03      	ldr	r2, [pc, #12]	; (8005b8c <store_eeprom_regs+0x18>)
 8005b7e:	2140      	movs	r1, #64	; 0x40
 8005b80:	4803      	ldr	r0, [pc, #12]	; (8005b90 <store_eeprom_regs+0x1c>)
 8005b82:	f7fc f8dd 	bl	8001d40 <eeprom_store>
}
 8005b86:	bf00      	nop
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	20004d48 	.word	0x20004d48
 8005b90:	20004c48 	.word	0x20004c48

08005b94 <load_eeprom_regs>:

void load_eeprom_regs()
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	af00      	add	r7, sp, #0
	eeprom_restore(__float_reg, FLOAT_REG_LEN, __int_reg, INT_REG_LEN);
 8005b98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b9c:	4a03      	ldr	r2, [pc, #12]	; (8005bac <load_eeprom_regs+0x18>)
 8005b9e:	2140      	movs	r1, #64	; 0x40
 8005ba0:	4803      	ldr	r0, [pc, #12]	; (8005bb0 <load_eeprom_regs+0x1c>)
 8005ba2:	f7fc f849 	bl	8001c38 <eeprom_restore>
}
 8005ba6:	bf00      	nop
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	20004d48 	.word	0x20004d48
 8005bb0:	20004c48 	.word	0x20004c48

08005bb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005bb4:	480d      	ldr	r0, [pc, #52]	; (8005bec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005bb6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005bb8:	480d      	ldr	r0, [pc, #52]	; (8005bf0 <LoopForever+0x6>)
  ldr r1, =_edata
 8005bba:	490e      	ldr	r1, [pc, #56]	; (8005bf4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005bbc:	4a0e      	ldr	r2, [pc, #56]	; (8005bf8 <LoopForever+0xe>)
  movs r3, #0
 8005bbe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005bc0:	e002      	b.n	8005bc8 <LoopCopyDataInit>

08005bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005bc6:	3304      	adds	r3, #4

08005bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005bcc:	d3f9      	bcc.n	8005bc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005bce:	4a0b      	ldr	r2, [pc, #44]	; (8005bfc <LoopForever+0x12>)
  ldr r4, =_ebss
 8005bd0:	4c0b      	ldr	r4, [pc, #44]	; (8005c00 <LoopForever+0x16>)
  movs r3, #0
 8005bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005bd4:	e001      	b.n	8005bda <LoopFillZerobss>

08005bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005bd8:	3204      	adds	r2, #4

08005bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005bdc:	d3fb      	bcc.n	8005bd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005bde:	f7ff fc7d 	bl	80054dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005be2:	f007 fe85 	bl	800d8f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005be6:	f7fe fa49 	bl	800407c <main>

08005bea <LoopForever>:

LoopForever:
    b LoopForever
 8005bea:	e7fe      	b.n	8005bea <LoopForever>
  ldr   r0, =_estack
 8005bec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005bf4:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8005bf8:	08013780 	.word	0x08013780
  ldr r2, =_sbss
 8005bfc:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8005c00:	20005388 	.word	0x20005388

08005c04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005c04:	e7fe      	b.n	8005c04 <ADC1_2_IRQHandler>

08005c06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c06:	b580      	push	{r7, lr}
 8005c08:	b082      	sub	sp, #8
 8005c0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c10:	2003      	movs	r0, #3
 8005c12:	f001 fb85 	bl	8007320 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c16:	2000      	movs	r0, #0
 8005c18:	f000 f80e 	bl	8005c38 <HAL_InitTick>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d002      	beq.n	8005c28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	71fb      	strb	r3, [r7, #7]
 8005c26:	e001      	b.n	8005c2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005c28:	f7ff f986 	bl	8004f38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005c2c:	79fb      	ldrb	r3, [r7, #7]

}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3708      	adds	r7, #8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
	...

08005c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005c40:	2300      	movs	r3, #0
 8005c42:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005c44:	4b16      	ldr	r3, [pc, #88]	; (8005ca0 <HAL_InitTick+0x68>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d022      	beq.n	8005c92 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005c4c:	4b15      	ldr	r3, [pc, #84]	; (8005ca4 <HAL_InitTick+0x6c>)
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	4b13      	ldr	r3, [pc, #76]	; (8005ca0 <HAL_InitTick+0x68>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005c58:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c60:	4618      	mov	r0, r3
 8005c62:	f001 fb90 	bl	8007386 <HAL_SYSTICK_Config>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d10f      	bne.n	8005c8c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b0f      	cmp	r3, #15
 8005c70:	d809      	bhi.n	8005c86 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005c72:	2200      	movs	r2, #0
 8005c74:	6879      	ldr	r1, [r7, #4]
 8005c76:	f04f 30ff 	mov.w	r0, #4294967295
 8005c7a:	f001 fb5c 	bl	8007336 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005c7e:	4a0a      	ldr	r2, [pc, #40]	; (8005ca8 <HAL_InitTick+0x70>)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6013      	str	r3, [r2, #0]
 8005c84:	e007      	b.n	8005c96 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	73fb      	strb	r3, [r7, #15]
 8005c8a:	e004      	b.n	8005c96 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	73fb      	strb	r3, [r7, #15]
 8005c90:	e001      	b.n	8005c96 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3710      	adds	r7, #16
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	20000008 	.word	0x20000008
 8005ca4:	20000000 	.word	0x20000000
 8005ca8:	20000004 	.word	0x20000004

08005cac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005cac:	b480      	push	{r7}
 8005cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005cb0:	4b05      	ldr	r3, [pc, #20]	; (8005cc8 <HAL_IncTick+0x1c>)
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	4b05      	ldr	r3, [pc, #20]	; (8005ccc <HAL_IncTick+0x20>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4413      	add	r3, r2
 8005cba:	4a03      	ldr	r2, [pc, #12]	; (8005cc8 <HAL_IncTick+0x1c>)
 8005cbc:	6013      	str	r3, [r2, #0]
}
 8005cbe:	bf00      	nop
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	20005374 	.word	0x20005374
 8005ccc:	20000008 	.word	0x20000008

08005cd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8005cd4:	4b03      	ldr	r3, [pc, #12]	; (8005ce4 <HAL_GetTick+0x14>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	20005374 	.word	0x20005374

08005ce8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005cf0:	f7ff ffee 	bl	8005cd0 <HAL_GetTick>
 8005cf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d00:	d004      	beq.n	8005d0c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d02:	4b09      	ldr	r3, [pc, #36]	; (8005d28 <HAL_Delay+0x40>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	4413      	add	r3, r2
 8005d0a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005d0c:	bf00      	nop
 8005d0e:	f7ff ffdf 	bl	8005cd0 <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d8f7      	bhi.n	8005d0e <HAL_Delay+0x26>
  {
  }
}
 8005d1e:	bf00      	nop
 8005d20:	bf00      	nop
 8005d22:	3710      	adds	r7, #16
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	20000008 	.word	0x20000008

08005d2c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	431a      	orrs	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	609a      	str	r2, [r3, #8]
}
 8005d46:	bf00      	nop
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005d52:	b480      	push	{r7}
 8005d54:	b083      	sub	sp, #12
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
 8005d5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	431a      	orrs	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	609a      	str	r2, [r3, #8]
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b087      	sub	sp, #28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
 8005da0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	3360      	adds	r3, #96	; 0x60
 8005da6:	461a      	mov	r2, r3
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	4413      	add	r3, r2
 8005dae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	4b08      	ldr	r3, [pc, #32]	; (8005dd8 <LL_ADC_SetOffset+0x44>)
 8005db6:	4013      	ands	r3, r2
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005dcc:	bf00      	nop
 8005dce:	371c      	adds	r7, #28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr
 8005dd8:	03fff000 	.word	0x03fff000

08005ddc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	3360      	adds	r3, #96	; 0x60
 8005dea:	461a      	mov	r2, r3
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b087      	sub	sp, #28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	3360      	adds	r3, #96	; 0x60
 8005e18:	461a      	mov	r2, r3
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	4413      	add	r3, r2
 8005e20:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	431a      	orrs	r2, r3
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005e32:	bf00      	nop
 8005e34:	371c      	adds	r7, #28
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr

08005e3e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005e3e:	b480      	push	{r7}
 8005e40:	b087      	sub	sp, #28
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	60f8      	str	r0, [r7, #12]
 8005e46:	60b9      	str	r1, [r7, #8]
 8005e48:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	3360      	adds	r3, #96	; 0x60
 8005e4e:	461a      	mov	r2, r3
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	4413      	add	r3, r2
 8005e56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	431a      	orrs	r2, r3
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005e68:	bf00      	nop
 8005e6a:	371c      	adds	r7, #28
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b087      	sub	sp, #28
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	3360      	adds	r3, #96	; 0x60
 8005e84:	461a      	mov	r2, r3
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	431a      	orrs	r2, r3
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005e9e:	bf00      	nop
 8005ea0:	371c      	adds	r7, #28
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr

08005eaa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b083      	sub	sp, #12
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	695b      	ldr	r3, [r3, #20]
 8005eb8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	431a      	orrs	r2, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	615a      	str	r2, [r3, #20]
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d101      	bne.n	8005ee8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e000      	b.n	8005eea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	b087      	sub	sp, #28
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	60f8      	str	r0, [r7, #12]
 8005efe:	60b9      	str	r1, [r7, #8]
 8005f00:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	3330      	adds	r3, #48	; 0x30
 8005f06:	461a      	mov	r2, r3
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	0a1b      	lsrs	r3, r3, #8
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	f003 030c 	and.w	r3, r3, #12
 8005f12:	4413      	add	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	f003 031f 	and.w	r3, r3, #31
 8005f20:	211f      	movs	r1, #31
 8005f22:	fa01 f303 	lsl.w	r3, r1, r3
 8005f26:	43db      	mvns	r3, r3
 8005f28:	401a      	ands	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	0e9b      	lsrs	r3, r3, #26
 8005f2e:	f003 011f 	and.w	r1, r3, #31
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f003 031f 	and.w	r3, r3, #31
 8005f38:	fa01 f303 	lsl.w	r3, r1, r3
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005f42:	bf00      	nop
 8005f44:	371c      	adds	r7, #28
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr

08005f4e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b087      	sub	sp, #28
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	60f8      	str	r0, [r7, #12]
 8005f56:	60b9      	str	r1, [r7, #8]
 8005f58:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	3314      	adds	r3, #20
 8005f5e:	461a      	mov	r2, r3
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	0e5b      	lsrs	r3, r3, #25
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	f003 0304 	and.w	r3, r3, #4
 8005f6a:	4413      	add	r3, r2
 8005f6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	0d1b      	lsrs	r3, r3, #20
 8005f76:	f003 031f 	and.w	r3, r3, #31
 8005f7a:	2107      	movs	r1, #7
 8005f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f80:	43db      	mvns	r3, r3
 8005f82:	401a      	ands	r2, r3
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	0d1b      	lsrs	r3, r3, #20
 8005f88:	f003 031f 	and.w	r3, r3, #31
 8005f8c:	6879      	ldr	r1, [r7, #4]
 8005f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f92:	431a      	orrs	r2, r3
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005f98:	bf00      	nop
 8005f9a:	371c      	adds	r7, #28
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fbc:	43db      	mvns	r3, r3
 8005fbe:	401a      	ands	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f003 0318 	and.w	r3, r3, #24
 8005fc6:	4908      	ldr	r1, [pc, #32]	; (8005fe8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005fc8:	40d9      	lsrs	r1, r3
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	400b      	ands	r3, r1
 8005fce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fd2:	431a      	orrs	r2, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005fda:	bf00      	nop
 8005fdc:	3714      	adds	r7, #20
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	0007ffff 	.word	0x0007ffff

08005fec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f003 031f 	and.w	r3, r3, #31
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	370c      	adds	r7, #12
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr

08006008 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006008:	b480      	push	{r7}
 800600a:	b083      	sub	sp, #12
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006018:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800601c:	687a      	ldr	r2, [r7, #4]
 800601e:	6093      	str	r3, [r2, #8]
}
 8006020:	bf00      	nop
 8006022:	370c      	adds	r7, #12
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr

0800602c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800603c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006040:	d101      	bne.n	8006046 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006042:	2301      	movs	r3, #1
 8006044:	e000      	b.n	8006048 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006064:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006068:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800608c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006090:	d101      	bne.n	8006096 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006092:	2301      	movs	r3, #1
 8006094:	e000      	b.n	8006098 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006096:	2300      	movs	r3, #0
}
 8006098:	4618      	mov	r0, r3
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80060b8:	f043 0201 	orr.w	r2, r3, #1
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d101      	bne.n	80060e4 <LL_ADC_IsEnabled+0x18>
 80060e0:	2301      	movs	r3, #1
 80060e2:	e000      	b.n	80060e6 <LL_ADC_IsEnabled+0x1a>
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	370c      	adds	r7, #12
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b083      	sub	sp, #12
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006102:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006106:	f043 0204 	orr.w	r2, r3, #4
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800610e:	bf00      	nop
 8006110:	370c      	adds	r7, #12
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr

0800611a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800611a:	b480      	push	{r7}
 800611c:	b083      	sub	sp, #12
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f003 0304 	and.w	r3, r3, #4
 800612a:	2b04      	cmp	r3, #4
 800612c:	d101      	bne.n	8006132 <LL_ADC_REG_IsConversionOngoing+0x18>
 800612e:	2301      	movs	r3, #1
 8006130:	e000      	b.n	8006134 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f003 0308 	and.w	r3, r3, #8
 8006150:	2b08      	cmp	r3, #8
 8006152:	d101      	bne.n	8006158 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006154:	2301      	movs	r3, #1
 8006156:	e000      	b.n	800615a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	370c      	adds	r7, #12
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
	...

08006168 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006168:	b590      	push	{r4, r7, lr}
 800616a:	b089      	sub	sp, #36	; 0x24
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006170:	2300      	movs	r3, #0
 8006172:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006174:	2300      	movs	r3, #0
 8006176:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e177      	b.n	8006472 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800618c:	2b00      	cmp	r3, #0
 800618e:	d109      	bne.n	80061a4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f7fb f867 	bl	8001264 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7ff ff3f 	bl	800602c <LL_ADC_IsDeepPowerDownEnabled>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d004      	beq.n	80061be <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4618      	mov	r0, r3
 80061ba:	f7ff ff25 	bl	8006008 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4618      	mov	r0, r3
 80061c4:	f7ff ff5a 	bl	800607c <LL_ADC_IsInternalRegulatorEnabled>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d115      	bne.n	80061fa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7ff ff3e 	bl	8006054 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80061d8:	4b9c      	ldr	r3, [pc, #624]	; (800644c <HAL_ADC_Init+0x2e4>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	099b      	lsrs	r3, r3, #6
 80061de:	4a9c      	ldr	r2, [pc, #624]	; (8006450 <HAL_ADC_Init+0x2e8>)
 80061e0:	fba2 2303 	umull	r2, r3, r2, r3
 80061e4:	099b      	lsrs	r3, r3, #6
 80061e6:	3301      	adds	r3, #1
 80061e8:	005b      	lsls	r3, r3, #1
 80061ea:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061ec:	e002      	b.n	80061f4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	3b01      	subs	r3, #1
 80061f2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1f9      	bne.n	80061ee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4618      	mov	r0, r3
 8006200:	f7ff ff3c 	bl	800607c <LL_ADC_IsInternalRegulatorEnabled>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10d      	bne.n	8006226 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800620e:	f043 0210 	orr.w	r2, r3, #16
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800621a:	f043 0201 	orr.w	r2, r3, #1
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4618      	mov	r0, r3
 800622c:	f7ff ff75 	bl	800611a <LL_ADC_REG_IsConversionOngoing>
 8006230:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006236:	f003 0310 	and.w	r3, r3, #16
 800623a:	2b00      	cmp	r3, #0
 800623c:	f040 8110 	bne.w	8006460 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	2b00      	cmp	r3, #0
 8006244:	f040 810c 	bne.w	8006460 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800624c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006250:	f043 0202 	orr.w	r2, r3, #2
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4618      	mov	r0, r3
 800625e:	f7ff ff35 	bl	80060cc <LL_ADC_IsEnabled>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d111      	bne.n	800628c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006268:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800626c:	f7ff ff2e 	bl	80060cc <LL_ADC_IsEnabled>
 8006270:	4604      	mov	r4, r0
 8006272:	4878      	ldr	r0, [pc, #480]	; (8006454 <HAL_ADC_Init+0x2ec>)
 8006274:	f7ff ff2a 	bl	80060cc <LL_ADC_IsEnabled>
 8006278:	4603      	mov	r3, r0
 800627a:	4323      	orrs	r3, r4
 800627c:	2b00      	cmp	r3, #0
 800627e:	d105      	bne.n	800628c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	4619      	mov	r1, r3
 8006286:	4874      	ldr	r0, [pc, #464]	; (8006458 <HAL_ADC_Init+0x2f0>)
 8006288:	f7ff fd50 	bl	8005d2c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	7f5b      	ldrb	r3, [r3, #29]
 8006290:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006296:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800629c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80062a2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80062aa:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80062ac:	4313      	orrs	r3, r2
 80062ae:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d106      	bne.n	80062c8 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062be:	3b01      	subs	r3, #1
 80062c0:	045b      	lsls	r3, r3, #17
 80062c2:	69ba      	ldr	r2, [r7, #24]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d009      	beq.n	80062e4 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062dc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80062de:	69ba      	ldr	r2, [r7, #24]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68da      	ldr	r2, [r3, #12]
 80062ea:	4b5c      	ldr	r3, [pc, #368]	; (800645c <HAL_ADC_Init+0x2f4>)
 80062ec:	4013      	ands	r3, r2
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	69b9      	ldr	r1, [r7, #24]
 80062f4:	430b      	orrs	r3, r1
 80062f6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	430a      	orrs	r2, r1
 800630c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4618      	mov	r0, r3
 8006314:	f7ff ff01 	bl	800611a <LL_ADC_REG_IsConversionOngoing>
 8006318:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4618      	mov	r0, r3
 8006320:	f7ff ff0e 	bl	8006140 <LL_ADC_INJ_IsConversionOngoing>
 8006324:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d16d      	bne.n	8006408 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d16a      	bne.n	8006408 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006336:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800633e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006340:	4313      	orrs	r3, r2
 8006342:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800634e:	f023 0302 	bic.w	r3, r3, #2
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	6812      	ldr	r2, [r2, #0]
 8006356:	69b9      	ldr	r1, [r7, #24]
 8006358:	430b      	orrs	r3, r1
 800635a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	691b      	ldr	r3, [r3, #16]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d017      	beq.n	8006394 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	691a      	ldr	r2, [r3, #16]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006372:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800637c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006380:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	6911      	ldr	r1, [r2, #16]
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	6812      	ldr	r2, [r2, #0]
 800638c:	430b      	orrs	r3, r1
 800638e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8006392:	e013      	b.n	80063bc <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	691a      	ldr	r2, [r3, #16]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80063a2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	6812      	ldr	r2, [r2, #0]
 80063b0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80063b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80063b8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d118      	bne.n	80063f8 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80063d0:	f023 0304 	bic.w	r3, r3, #4
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80063dc:	4311      	orrs	r1, r2
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80063e2:	4311      	orrs	r1, r2
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80063e8:	430a      	orrs	r2, r1
 80063ea:	431a      	orrs	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f042 0201 	orr.w	r2, r2, #1
 80063f4:	611a      	str	r2, [r3, #16]
 80063f6:	e007      	b.n	8006408 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	691a      	ldr	r2, [r3, #16]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f022 0201 	bic.w	r2, r2, #1
 8006406:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	695b      	ldr	r3, [r3, #20]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d10c      	bne.n	800642a <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006416:	f023 010f 	bic.w	r1, r3, #15
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6a1b      	ldr	r3, [r3, #32]
 800641e:	1e5a      	subs	r2, r3, #1
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	430a      	orrs	r2, r1
 8006426:	631a      	str	r2, [r3, #48]	; 0x30
 8006428:	e007      	b.n	800643a <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f022 020f 	bic.w	r2, r2, #15
 8006438:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800643e:	f023 0303 	bic.w	r3, r3, #3
 8006442:	f043 0201 	orr.w	r2, r3, #1
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	65da      	str	r2, [r3, #92]	; 0x5c
 800644a:	e011      	b.n	8006470 <HAL_ADC_Init+0x308>
 800644c:	20000000 	.word	0x20000000
 8006450:	053e2d63 	.word	0x053e2d63
 8006454:	50000100 	.word	0x50000100
 8006458:	50000300 	.word	0x50000300
 800645c:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006464:	f043 0210 	orr.w	r2, r3, #16
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006470:	7ffb      	ldrb	r3, [r7, #31]
}
 8006472:	4618      	mov	r0, r3
 8006474:	3724      	adds	r7, #36	; 0x24
 8006476:	46bd      	mov	sp, r7
 8006478:	bd90      	pop	{r4, r7, pc}
 800647a:	bf00      	nop

0800647c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b086      	sub	sp, #24
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006488:	4851      	ldr	r0, [pc, #324]	; (80065d0 <HAL_ADC_Start_DMA+0x154>)
 800648a:	f7ff fdaf 	bl	8005fec <LL_ADC_GetMultimode>
 800648e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4618      	mov	r0, r3
 8006496:	f7ff fe40 	bl	800611a <LL_ADC_REG_IsConversionOngoing>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	f040 808f 	bne.w	80065c0 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d101      	bne.n	80064b0 <HAL_ADC_Start_DMA+0x34>
 80064ac:	2302      	movs	r3, #2
 80064ae:	e08a      	b.n	80065c6 <HAL_ADC_Start_DMA+0x14a>
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d005      	beq.n	80064ca <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	2b05      	cmp	r3, #5
 80064c2:	d002      	beq.n	80064ca <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	2b09      	cmp	r3, #9
 80064c8:	d173      	bne.n	80065b2 <HAL_ADC_Start_DMA+0x136>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80064ca:	68f8      	ldr	r0, [r7, #12]
 80064cc:	f000 fc98 	bl	8006e00 <ADC_Enable>
 80064d0:	4603      	mov	r3, r0
 80064d2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80064d4:	7dfb      	ldrb	r3, [r7, #23]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d166      	bne.n	80065a8 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80064e2:	f023 0301 	bic.w	r3, r3, #1
 80064e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a38      	ldr	r2, [pc, #224]	; (80065d4 <HAL_ADC_Start_DMA+0x158>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d002      	beq.n	80064fe <HAL_ADC_Start_DMA+0x82>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	e001      	b.n	8006502 <HAL_ADC_Start_DMA+0x86>
 80064fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	6812      	ldr	r2, [r2, #0]
 8006506:	4293      	cmp	r3, r2
 8006508:	d002      	beq.n	8006510 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d105      	bne.n	800651c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006514:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006520:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d006      	beq.n	8006536 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800652c:	f023 0206 	bic.w	r2, r3, #6
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	661a      	str	r2, [r3, #96]	; 0x60
 8006534:	e002      	b.n	800653c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006540:	4a25      	ldr	r2, [pc, #148]	; (80065d8 <HAL_ADC_Start_DMA+0x15c>)
 8006542:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006548:	4a24      	ldr	r2, [pc, #144]	; (80065dc <HAL_ADC_Start_DMA+0x160>)
 800654a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006550:	4a23      	ldr	r2, [pc, #140]	; (80065e0 <HAL_ADC_Start_DMA+0x164>)
 8006552:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	221c      	movs	r2, #28
 800655a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f042 0210 	orr.w	r2, r2, #16
 8006572:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68da      	ldr	r2, [r3, #12]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f042 0201 	orr.w	r2, r2, #1
 8006582:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	3340      	adds	r3, #64	; 0x40
 800658e:	4619      	mov	r1, r3
 8006590:	68ba      	ldr	r2, [r7, #8]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f000 ffac 	bl	80074f0 <HAL_DMA_Start_IT>
 8006598:	4603      	mov	r3, r0
 800659a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7ff fda6 	bl	80060f2 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80065a6:	e00d      	b.n	80065c4 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80065b0:	e008      	b.n	80065c4 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80065be:	e001      	b.n	80065c4 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80065c0:	2302      	movs	r3, #2
 80065c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80065c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3718      	adds	r7, #24
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	50000300 	.word	0x50000300
 80065d4:	50000100 	.word	0x50000100
 80065d8:	08006ec5 	.word	0x08006ec5
 80065dc:	08006f9d 	.word	0x08006f9d
 80065e0:	08006fb9 	.word	0x08006fb9

080065e4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006600:	bf00      	nop
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b0b6      	sub	sp, #216	; 0xd8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800662a:	2300      	movs	r3, #0
 800662c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006630:	2300      	movs	r3, #0
 8006632:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800663a:	2b01      	cmp	r3, #1
 800663c:	d101      	bne.n	8006642 <HAL_ADC_ConfigChannel+0x22>
 800663e:	2302      	movs	r3, #2
 8006640:	e3c8      	b.n	8006dd4 <HAL_ADC_ConfigChannel+0x7b4>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4618      	mov	r0, r3
 8006650:	f7ff fd63 	bl	800611a <LL_ADC_REG_IsConversionOngoing>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	f040 83ad 	bne.w	8006db6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6818      	ldr	r0, [r3, #0]
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	6859      	ldr	r1, [r3, #4]
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	461a      	mov	r2, r3
 800666a:	f7ff fc44 	bl	8005ef6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4618      	mov	r0, r3
 8006674:	f7ff fd51 	bl	800611a <LL_ADC_REG_IsConversionOngoing>
 8006678:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4618      	mov	r0, r3
 8006682:	f7ff fd5d 	bl	8006140 <LL_ADC_INJ_IsConversionOngoing>
 8006686:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800668a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800668e:	2b00      	cmp	r3, #0
 8006690:	f040 81d9 	bne.w	8006a46 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006694:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006698:	2b00      	cmp	r3, #0
 800669a:	f040 81d4 	bne.w	8006a46 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066a6:	d10f      	bne.n	80066c8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6818      	ldr	r0, [r3, #0]
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2200      	movs	r2, #0
 80066b2:	4619      	mov	r1, r3
 80066b4:	f7ff fc4b 	bl	8005f4e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80066c0:	4618      	mov	r0, r3
 80066c2:	f7ff fbf2 	bl	8005eaa <LL_ADC_SetSamplingTimeCommonConfig>
 80066c6:	e00e      	b.n	80066e6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6818      	ldr	r0, [r3, #0]
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	6819      	ldr	r1, [r3, #0]
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	461a      	mov	r2, r3
 80066d6:	f7ff fc3a 	bl	8005f4e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2100      	movs	r1, #0
 80066e0:	4618      	mov	r0, r3
 80066e2:	f7ff fbe2 	bl	8005eaa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	695a      	ldr	r2, [r3, #20]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	08db      	lsrs	r3, r3, #3
 80066f2:	f003 0303 	and.w	r3, r3, #3
 80066f6:	005b      	lsls	r3, r3, #1
 80066f8:	fa02 f303 	lsl.w	r3, r2, r3
 80066fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	691b      	ldr	r3, [r3, #16]
 8006704:	2b04      	cmp	r3, #4
 8006706:	d022      	beq.n	800674e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6818      	ldr	r0, [r3, #0]
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	6919      	ldr	r1, [r3, #16]
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006718:	f7ff fb3c 	bl	8005d94 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6818      	ldr	r0, [r3, #0]
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	6919      	ldr	r1, [r3, #16]
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	461a      	mov	r2, r3
 800672a:	f7ff fb88 	bl	8005e3e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6818      	ldr	r0, [r3, #0]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	6919      	ldr	r1, [r3, #16]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	7f1b      	ldrb	r3, [r3, #28]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d102      	bne.n	8006744 <HAL_ADC_ConfigChannel+0x124>
 800673e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006742:	e000      	b.n	8006746 <HAL_ADC_ConfigChannel+0x126>
 8006744:	2300      	movs	r3, #0
 8006746:	461a      	mov	r2, r3
 8006748:	f7ff fb94 	bl	8005e74 <LL_ADC_SetOffsetSaturation>
 800674c:	e17b      	b.n	8006a46 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2100      	movs	r1, #0
 8006754:	4618      	mov	r0, r3
 8006756:	f7ff fb41 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 800675a:	4603      	mov	r3, r0
 800675c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10a      	bne.n	800677a <HAL_ADC_ConfigChannel+0x15a>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2100      	movs	r1, #0
 800676a:	4618      	mov	r0, r3
 800676c:	f7ff fb36 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 8006770:	4603      	mov	r3, r0
 8006772:	0e9b      	lsrs	r3, r3, #26
 8006774:	f003 021f 	and.w	r2, r3, #31
 8006778:	e01e      	b.n	80067b8 <HAL_ADC_ConfigChannel+0x198>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2100      	movs	r1, #0
 8006780:	4618      	mov	r0, r3
 8006782:	f7ff fb2b 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 8006786:	4603      	mov	r3, r0
 8006788:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800678c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006790:	fa93 f3a3 	rbit	r3, r3
 8006794:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006798:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800679c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80067a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d101      	bne.n	80067ac <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80067a8:	2320      	movs	r3, #32
 80067aa:	e004      	b.n	80067b6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80067ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80067b0:	fab3 f383 	clz	r3, r3
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d105      	bne.n	80067d0 <HAL_ADC_ConfigChannel+0x1b0>
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	0e9b      	lsrs	r3, r3, #26
 80067ca:	f003 031f 	and.w	r3, r3, #31
 80067ce:	e018      	b.n	8006802 <HAL_ADC_ConfigChannel+0x1e2>
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80067dc:	fa93 f3a3 	rbit	r3, r3
 80067e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80067e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80067e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80067ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80067f4:	2320      	movs	r3, #32
 80067f6:	e004      	b.n	8006802 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80067f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80067fc:	fab3 f383 	clz	r3, r3
 8006800:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006802:	429a      	cmp	r2, r3
 8006804:	d106      	bne.n	8006814 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2200      	movs	r2, #0
 800680c:	2100      	movs	r1, #0
 800680e:	4618      	mov	r0, r3
 8006810:	f7ff fafa 	bl	8005e08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2101      	movs	r1, #1
 800681a:	4618      	mov	r0, r3
 800681c:	f7ff fade 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 8006820:	4603      	mov	r3, r0
 8006822:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006826:	2b00      	cmp	r3, #0
 8006828:	d10a      	bne.n	8006840 <HAL_ADC_ConfigChannel+0x220>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2101      	movs	r1, #1
 8006830:	4618      	mov	r0, r3
 8006832:	f7ff fad3 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 8006836:	4603      	mov	r3, r0
 8006838:	0e9b      	lsrs	r3, r3, #26
 800683a:	f003 021f 	and.w	r2, r3, #31
 800683e:	e01e      	b.n	800687e <HAL_ADC_ConfigChannel+0x25e>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2101      	movs	r1, #1
 8006846:	4618      	mov	r0, r3
 8006848:	f7ff fac8 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 800684c:	4603      	mov	r3, r0
 800684e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006852:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006856:	fa93 f3a3 	rbit	r3, r3
 800685a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800685e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006862:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8006866:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800686a:	2b00      	cmp	r3, #0
 800686c:	d101      	bne.n	8006872 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800686e:	2320      	movs	r3, #32
 8006870:	e004      	b.n	800687c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8006872:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006876:	fab3 f383 	clz	r3, r3
 800687a:	b2db      	uxtb	r3, r3
 800687c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006886:	2b00      	cmp	r3, #0
 8006888:	d105      	bne.n	8006896 <HAL_ADC_ConfigChannel+0x276>
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	0e9b      	lsrs	r3, r3, #26
 8006890:	f003 031f 	and.w	r3, r3, #31
 8006894:	e018      	b.n	80068c8 <HAL_ADC_ConfigChannel+0x2a8>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800689e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80068a2:	fa93 f3a3 	rbit	r3, r3
 80068a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80068aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80068ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80068b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d101      	bne.n	80068be <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80068ba:	2320      	movs	r3, #32
 80068bc:	e004      	b.n	80068c8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80068be:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80068c2:	fab3 f383 	clz	r3, r3
 80068c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d106      	bne.n	80068da <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2200      	movs	r2, #0
 80068d2:	2101      	movs	r1, #1
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7ff fa97 	bl	8005e08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2102      	movs	r1, #2
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7ff fa7b 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 80068e6:	4603      	mov	r3, r0
 80068e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d10a      	bne.n	8006906 <HAL_ADC_ConfigChannel+0x2e6>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2102      	movs	r1, #2
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7ff fa70 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 80068fc:	4603      	mov	r3, r0
 80068fe:	0e9b      	lsrs	r3, r3, #26
 8006900:	f003 021f 	and.w	r2, r3, #31
 8006904:	e01e      	b.n	8006944 <HAL_ADC_ConfigChannel+0x324>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	2102      	movs	r1, #2
 800690c:	4618      	mov	r0, r3
 800690e:	f7ff fa65 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 8006912:	4603      	mov	r3, r0
 8006914:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006918:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800691c:	fa93 f3a3 	rbit	r3, r3
 8006920:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006924:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006928:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800692c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006930:	2b00      	cmp	r3, #0
 8006932:	d101      	bne.n	8006938 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8006934:	2320      	movs	r3, #32
 8006936:	e004      	b.n	8006942 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8006938:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800693c:	fab3 f383 	clz	r3, r3
 8006940:	b2db      	uxtb	r3, r3
 8006942:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800694c:	2b00      	cmp	r3, #0
 800694e:	d105      	bne.n	800695c <HAL_ADC_ConfigChannel+0x33c>
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	0e9b      	lsrs	r3, r3, #26
 8006956:	f003 031f 	and.w	r3, r3, #31
 800695a:	e016      	b.n	800698a <HAL_ADC_ConfigChannel+0x36a>
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006964:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006968:	fa93 f3a3 	rbit	r3, r3
 800696c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800696e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006970:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006974:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006978:	2b00      	cmp	r3, #0
 800697a:	d101      	bne.n	8006980 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800697c:	2320      	movs	r3, #32
 800697e:	e004      	b.n	800698a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8006980:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006984:	fab3 f383 	clz	r3, r3
 8006988:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800698a:	429a      	cmp	r2, r3
 800698c:	d106      	bne.n	800699c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2200      	movs	r2, #0
 8006994:	2102      	movs	r1, #2
 8006996:	4618      	mov	r0, r3
 8006998:	f7ff fa36 	bl	8005e08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2103      	movs	r1, #3
 80069a2:	4618      	mov	r0, r3
 80069a4:	f7ff fa1a 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 80069a8:	4603      	mov	r3, r0
 80069aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10a      	bne.n	80069c8 <HAL_ADC_ConfigChannel+0x3a8>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	2103      	movs	r1, #3
 80069b8:	4618      	mov	r0, r3
 80069ba:	f7ff fa0f 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 80069be:	4603      	mov	r3, r0
 80069c0:	0e9b      	lsrs	r3, r3, #26
 80069c2:	f003 021f 	and.w	r2, r3, #31
 80069c6:	e017      	b.n	80069f8 <HAL_ADC_ConfigChannel+0x3d8>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2103      	movs	r1, #3
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7ff fa04 	bl	8005ddc <LL_ADC_GetOffsetChannel>
 80069d4:	4603      	mov	r3, r0
 80069d6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069da:	fa93 f3a3 	rbit	r3, r3
 80069de:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80069e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80069e2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80069e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d101      	bne.n	80069ee <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80069ea:	2320      	movs	r3, #32
 80069ec:	e003      	b.n	80069f6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80069ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80069f0:	fab3 f383 	clz	r3, r3
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d105      	bne.n	8006a10 <HAL_ADC_ConfigChannel+0x3f0>
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	0e9b      	lsrs	r3, r3, #26
 8006a0a:	f003 031f 	and.w	r3, r3, #31
 8006a0e:	e011      	b.n	8006a34 <HAL_ADC_ConfigChannel+0x414>
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a16:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a18:	fa93 f3a3 	rbit	r3, r3
 8006a1c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006a1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a20:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006a22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d101      	bne.n	8006a2c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8006a28:	2320      	movs	r3, #32
 8006a2a:	e003      	b.n	8006a34 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8006a2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a2e:	fab3 f383 	clz	r3, r3
 8006a32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d106      	bne.n	8006a46 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	2103      	movs	r1, #3
 8006a40:	4618      	mov	r0, r3
 8006a42:	f7ff f9e1 	bl	8005e08 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f7ff fb3e 	bl	80060cc <LL_ADC_IsEnabled>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f040 8140 	bne.w	8006cd8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6818      	ldr	r0, [r3, #0]
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	6819      	ldr	r1, [r3, #0]
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	461a      	mov	r2, r3
 8006a66:	f7ff fa9d 	bl	8005fa4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	4a8f      	ldr	r2, [pc, #572]	; (8006cac <HAL_ADC_ConfigChannel+0x68c>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	f040 8131 	bne.w	8006cd8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d10b      	bne.n	8006a9e <HAL_ADC_ConfigChannel+0x47e>
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	0e9b      	lsrs	r3, r3, #26
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	f003 031f 	and.w	r3, r3, #31
 8006a92:	2b09      	cmp	r3, #9
 8006a94:	bf94      	ite	ls
 8006a96:	2301      	movls	r3, #1
 8006a98:	2300      	movhi	r3, #0
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	e019      	b.n	8006ad2 <HAL_ADC_ConfigChannel+0x4b2>
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aa4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006aa6:	fa93 f3a3 	rbit	r3, r3
 8006aaa:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006aac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006aae:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006ab0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d101      	bne.n	8006aba <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8006ab6:	2320      	movs	r3, #32
 8006ab8:	e003      	b.n	8006ac2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8006aba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006abc:	fab3 f383 	clz	r3, r3
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	f003 031f 	and.w	r3, r3, #31
 8006ac8:	2b09      	cmp	r3, #9
 8006aca:	bf94      	ite	ls
 8006acc:	2301      	movls	r3, #1
 8006ace:	2300      	movhi	r3, #0
 8006ad0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d079      	beq.n	8006bca <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d107      	bne.n	8006af2 <HAL_ADC_ConfigChannel+0x4d2>
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	0e9b      	lsrs	r3, r3, #26
 8006ae8:	3301      	adds	r3, #1
 8006aea:	069b      	lsls	r3, r3, #26
 8006aec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006af0:	e015      	b.n	8006b1e <HAL_ADC_ConfigChannel+0x4fe>
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006af8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006afa:	fa93 f3a3 	rbit	r3, r3
 8006afe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006b00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b02:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006b04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8006b0a:	2320      	movs	r3, #32
 8006b0c:	e003      	b.n	8006b16 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006b0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b10:	fab3 f383 	clz	r3, r3
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	3301      	adds	r3, #1
 8006b18:	069b      	lsls	r3, r3, #26
 8006b1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d109      	bne.n	8006b3e <HAL_ADC_ConfigChannel+0x51e>
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	0e9b      	lsrs	r3, r3, #26
 8006b30:	3301      	adds	r3, #1
 8006b32:	f003 031f 	and.w	r3, r3, #31
 8006b36:	2101      	movs	r1, #1
 8006b38:	fa01 f303 	lsl.w	r3, r1, r3
 8006b3c:	e017      	b.n	8006b6e <HAL_ADC_ConfigChannel+0x54e>
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b46:	fa93 f3a3 	rbit	r3, r3
 8006b4a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006b4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b4e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006b50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8006b56:	2320      	movs	r3, #32
 8006b58:	e003      	b.n	8006b62 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8006b5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b5c:	fab3 f383 	clz	r3, r3
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	3301      	adds	r3, #1
 8006b64:	f003 031f 	and.w	r3, r3, #31
 8006b68:	2101      	movs	r1, #1
 8006b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b6e:	ea42 0103 	orr.w	r1, r2, r3
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10a      	bne.n	8006b94 <HAL_ADC_ConfigChannel+0x574>
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	0e9b      	lsrs	r3, r3, #26
 8006b84:	3301      	adds	r3, #1
 8006b86:	f003 021f 	and.w	r2, r3, #31
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	005b      	lsls	r3, r3, #1
 8006b8e:	4413      	add	r3, r2
 8006b90:	051b      	lsls	r3, r3, #20
 8006b92:	e018      	b.n	8006bc6 <HAL_ADC_ConfigChannel+0x5a6>
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b9c:	fa93 f3a3 	rbit	r3, r3
 8006ba0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d101      	bne.n	8006bb0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8006bac:	2320      	movs	r3, #32
 8006bae:	e003      	b.n	8006bb8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8006bb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bb2:	fab3 f383 	clz	r3, r3
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	3301      	adds	r3, #1
 8006bba:	f003 021f 	and.w	r2, r3, #31
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	005b      	lsls	r3, r3, #1
 8006bc2:	4413      	add	r3, r2
 8006bc4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006bc6:	430b      	orrs	r3, r1
 8006bc8:	e081      	b.n	8006cce <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d107      	bne.n	8006be6 <HAL_ADC_ConfigChannel+0x5c6>
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	0e9b      	lsrs	r3, r3, #26
 8006bdc:	3301      	adds	r3, #1
 8006bde:	069b      	lsls	r3, r3, #26
 8006be0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006be4:	e015      	b.n	8006c12 <HAL_ADC_ConfigChannel+0x5f2>
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bee:	fa93 f3a3 	rbit	r3, r3
 8006bf2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8006bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8006bfe:	2320      	movs	r3, #32
 8006c00:	e003      	b.n	8006c0a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8006c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c04:	fab3 f383 	clz	r3, r3
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	069b      	lsls	r3, r3, #26
 8006c0e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d109      	bne.n	8006c32 <HAL_ADC_ConfigChannel+0x612>
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	0e9b      	lsrs	r3, r3, #26
 8006c24:	3301      	adds	r3, #1
 8006c26:	f003 031f 	and.w	r3, r3, #31
 8006c2a:	2101      	movs	r1, #1
 8006c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c30:	e017      	b.n	8006c62 <HAL_ADC_ConfigChannel+0x642>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c38:	6a3b      	ldr	r3, [r7, #32]
 8006c3a:	fa93 f3a3 	rbit	r3, r3
 8006c3e:	61fb      	str	r3, [r7, #28]
  return result;
 8006c40:	69fb      	ldr	r3, [r7, #28]
 8006c42:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d101      	bne.n	8006c4e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8006c4a:	2320      	movs	r3, #32
 8006c4c:	e003      	b.n	8006c56 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c50:	fab3 f383 	clz	r3, r3
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	3301      	adds	r3, #1
 8006c58:	f003 031f 	and.w	r3, r3, #31
 8006c5c:	2101      	movs	r1, #1
 8006c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8006c62:	ea42 0103 	orr.w	r1, r2, r3
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10d      	bne.n	8006c8e <HAL_ADC_ConfigChannel+0x66e>
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	0e9b      	lsrs	r3, r3, #26
 8006c78:	3301      	adds	r3, #1
 8006c7a:	f003 021f 	and.w	r2, r3, #31
 8006c7e:	4613      	mov	r3, r2
 8006c80:	005b      	lsls	r3, r3, #1
 8006c82:	4413      	add	r3, r2
 8006c84:	3b1e      	subs	r3, #30
 8006c86:	051b      	lsls	r3, r3, #20
 8006c88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006c8c:	e01e      	b.n	8006ccc <HAL_ADC_ConfigChannel+0x6ac>
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	fa93 f3a3 	rbit	r3, r3
 8006c9a:	613b      	str	r3, [r7, #16]
  return result;
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d104      	bne.n	8006cb0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8006ca6:	2320      	movs	r3, #32
 8006ca8:	e006      	b.n	8006cb8 <HAL_ADC_ConfigChannel+0x698>
 8006caa:	bf00      	nop
 8006cac:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	fab3 f383 	clz	r3, r3
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	3301      	adds	r3, #1
 8006cba:	f003 021f 	and.w	r2, r3, #31
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	005b      	lsls	r3, r3, #1
 8006cc2:	4413      	add	r3, r2
 8006cc4:	3b1e      	subs	r3, #30
 8006cc6:	051b      	lsls	r3, r3, #20
 8006cc8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ccc:	430b      	orrs	r3, r1
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	6892      	ldr	r2, [r2, #8]
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	f7ff f93b 	bl	8005f4e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	4b3f      	ldr	r3, [pc, #252]	; (8006ddc <HAL_ADC_ConfigChannel+0x7bc>)
 8006cde:	4013      	ands	r3, r2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d071      	beq.n	8006dc8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ce4:	483e      	ldr	r0, [pc, #248]	; (8006de0 <HAL_ADC_ConfigChannel+0x7c0>)
 8006ce6:	f7ff f847 	bl	8005d78 <LL_ADC_GetCommonPathInternalCh>
 8006cea:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a3c      	ldr	r2, [pc, #240]	; (8006de4 <HAL_ADC_ConfigChannel+0x7c4>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d004      	beq.n	8006d02 <HAL_ADC_ConfigChannel+0x6e2>
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a3a      	ldr	r2, [pc, #232]	; (8006de8 <HAL_ADC_ConfigChannel+0x7c8>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d127      	bne.n	8006d52 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006d02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006d06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d121      	bne.n	8006d52 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d16:	d157      	bne.n	8006dc8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006d1c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006d20:	4619      	mov	r1, r3
 8006d22:	482f      	ldr	r0, [pc, #188]	; (8006de0 <HAL_ADC_ConfigChannel+0x7c0>)
 8006d24:	f7ff f815 	bl	8005d52 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d28:	4b30      	ldr	r3, [pc, #192]	; (8006dec <HAL_ADC_ConfigChannel+0x7cc>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	099b      	lsrs	r3, r3, #6
 8006d2e:	4a30      	ldr	r2, [pc, #192]	; (8006df0 <HAL_ADC_ConfigChannel+0x7d0>)
 8006d30:	fba2 2303 	umull	r2, r3, r2, r3
 8006d34:	099b      	lsrs	r3, r3, #6
 8006d36:	1c5a      	adds	r2, r3, #1
 8006d38:	4613      	mov	r3, r2
 8006d3a:	005b      	lsls	r3, r3, #1
 8006d3c:	4413      	add	r3, r2
 8006d3e:	009b      	lsls	r3, r3, #2
 8006d40:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006d42:	e002      	b.n	8006d4a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	3b01      	subs	r3, #1
 8006d48:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d1f9      	bne.n	8006d44 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006d50:	e03a      	b.n	8006dc8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a27      	ldr	r2, [pc, #156]	; (8006df4 <HAL_ADC_ConfigChannel+0x7d4>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d113      	bne.n	8006d84 <HAL_ADC_ConfigChannel+0x764>
 8006d5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006d60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d10d      	bne.n	8006d84 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a22      	ldr	r2, [pc, #136]	; (8006df8 <HAL_ADC_ConfigChannel+0x7d8>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d02a      	beq.n	8006dc8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006d76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	4818      	ldr	r0, [pc, #96]	; (8006de0 <HAL_ADC_ConfigChannel+0x7c0>)
 8006d7e:	f7fe ffe8 	bl	8005d52 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006d82:	e021      	b.n	8006dc8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a1c      	ldr	r2, [pc, #112]	; (8006dfc <HAL_ADC_ConfigChannel+0x7dc>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d11c      	bne.n	8006dc8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006d8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d116      	bne.n	8006dc8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a16      	ldr	r2, [pc, #88]	; (8006df8 <HAL_ADC_ConfigChannel+0x7d8>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d011      	beq.n	8006dc8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006da4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006da8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006dac:	4619      	mov	r1, r3
 8006dae:	480c      	ldr	r0, [pc, #48]	; (8006de0 <HAL_ADC_ConfigChannel+0x7c0>)
 8006db0:	f7fe ffcf 	bl	8005d52 <LL_ADC_SetCommonPathInternalCh>
 8006db4:	e008      	b.n	8006dc8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006dba:	f043 0220 	orr.w	r2, r3, #32
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006dd0:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	37d8      	adds	r7, #216	; 0xd8
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	80080000 	.word	0x80080000
 8006de0:	50000300 	.word	0x50000300
 8006de4:	c3210000 	.word	0xc3210000
 8006de8:	90c00010 	.word	0x90c00010
 8006dec:	20000000 	.word	0x20000000
 8006df0:	053e2d63 	.word	0x053e2d63
 8006df4:	c7520000 	.word	0xc7520000
 8006df8:	50000100 	.word	0x50000100
 8006dfc:	cb840000 	.word	0xcb840000

08006e00 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7ff f95d 	bl	80060cc <LL_ADC_IsEnabled>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d14d      	bne.n	8006eb4 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689a      	ldr	r2, [r3, #8]
 8006e1e:	4b28      	ldr	r3, [pc, #160]	; (8006ec0 <ADC_Enable+0xc0>)
 8006e20:	4013      	ands	r3, r2
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d00d      	beq.n	8006e42 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e2a:	f043 0210 	orr.w	r2, r3, #16
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e36:	f043 0201 	orr.w	r2, r3, #1
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e039      	b.n	8006eb6 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7ff f92c 	bl	80060a4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006e4c:	f7fe ff40 	bl	8005cd0 <HAL_GetTick>
 8006e50:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006e52:	e028      	b.n	8006ea6 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f7ff f937 	bl	80060cc <LL_ADC_IsEnabled>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d104      	bne.n	8006e6e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f7ff f91b 	bl	80060a4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006e6e:	f7fe ff2f 	bl	8005cd0 <HAL_GetTick>
 8006e72:	4602      	mov	r2, r0
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	1ad3      	subs	r3, r2, r3
 8006e78:	2b02      	cmp	r3, #2
 8006e7a:	d914      	bls.n	8006ea6 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d00d      	beq.n	8006ea6 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e8e:	f043 0210 	orr.w	r2, r3, #16
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e9a:	f043 0201 	orr.w	r2, r3, #1
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e007      	b.n	8006eb6 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0301 	and.w	r3, r3, #1
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d1cf      	bne.n	8006e54 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3710      	adds	r7, #16
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	8000003f 	.word	0x8000003f

08006ec4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ed6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d14b      	bne.n	8006f76 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ee2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0308 	and.w	r3, r3, #8
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d021      	beq.n	8006f3c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7fe ffe7 	bl	8005ed0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d032      	beq.n	8006f6e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d12b      	bne.n	8006f6e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d11f      	bne.n	8006f6e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f32:	f043 0201 	orr.w	r2, r3, #1
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	65da      	str	r2, [r3, #92]	; 0x5c
 8006f3a:	e018      	b.n	8006f6e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	f003 0302 	and.w	r3, r3, #2
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d111      	bne.n	8006f6e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d105      	bne.n	8006f6e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f66:	f043 0201 	orr.w	r2, r3, #1
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006f6e:	68f8      	ldr	r0, [r7, #12]
 8006f70:	f7ff fb38 	bl	80065e4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006f74:	e00e      	b.n	8006f94 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f7a:	f003 0310 	and.w	r3, r3, #16
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d003      	beq.n	8006f8a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006f82:	68f8      	ldr	r0, [r7, #12]
 8006f84:	f7ff fb42 	bl	800660c <HAL_ADC_ErrorCallback>
}
 8006f88:	e004      	b.n	8006f94 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	4798      	blx	r3
}
 8006f94:	bf00      	nop
 8006f96:	3710      	adds	r7, #16
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}

08006f9c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fa8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006faa:	68f8      	ldr	r0, [r7, #12]
 8006fac:	f7ff fb24 	bl	80065f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006fb0:	bf00      	nop
 8006fb2:	3710      	adds	r7, #16
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fd6:	f043 0204 	orr.w	r2, r3, #4
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006fde:	68f8      	ldr	r0, [r7, #12]
 8006fe0:	f7ff fb14 	bl	800660c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006fe4:	bf00      	nop
 8006fe6:	3710      	adds	r7, #16
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <LL_ADC_IsEnabled>:
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d101      	bne.n	8007004 <LL_ADC_IsEnabled+0x18>
 8007000:	2301      	movs	r3, #1
 8007002:	e000      	b.n	8007006 <LL_ADC_IsEnabled+0x1a>
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	370c      	adds	r7, #12
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <LL_ADC_REG_IsConversionOngoing>:
{
 8007012:	b480      	push	{r7}
 8007014:	b083      	sub	sp, #12
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	f003 0304 	and.w	r3, r3, #4
 8007022:	2b04      	cmp	r3, #4
 8007024:	d101      	bne.n	800702a <LL_ADC_REG_IsConversionOngoing+0x18>
 8007026:	2301      	movs	r3, #1
 8007028:	e000      	b.n	800702c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800702a:	2300      	movs	r3, #0
}
 800702c:	4618      	mov	r0, r3
 800702e:	370c      	adds	r7, #12
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr

08007038 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007038:	b590      	push	{r4, r7, lr}
 800703a:	b0a1      	sub	sp, #132	; 0x84
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007042:	2300      	movs	r3, #0
 8007044:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800704e:	2b01      	cmp	r3, #1
 8007050:	d101      	bne.n	8007056 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007052:	2302      	movs	r3, #2
 8007054:	e08b      	b.n	800716e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2201      	movs	r2, #1
 800705a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800705e:	2300      	movs	r3, #0
 8007060:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8007062:	2300      	movs	r3, #0
 8007064:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800706e:	d102      	bne.n	8007076 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007070:	4b41      	ldr	r3, [pc, #260]	; (8007178 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007072:	60bb      	str	r3, [r7, #8]
 8007074:	e001      	b.n	800707a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007076:	2300      	movs	r3, #0
 8007078:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d10b      	bne.n	8007098 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007084:	f043 0220 	orr.w	r2, r3, #32
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	e06a      	b.n	800716e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	4618      	mov	r0, r3
 800709c:	f7ff ffb9 	bl	8007012 <LL_ADC_REG_IsConversionOngoing>
 80070a0:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4618      	mov	r0, r3
 80070a8:	f7ff ffb3 	bl	8007012 <LL_ADC_REG_IsConversionOngoing>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d14c      	bne.n	800714c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80070b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d149      	bne.n	800714c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80070b8:	4b30      	ldr	r3, [pc, #192]	; (800717c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80070ba:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d028      	beq.n	8007116 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80070c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	6859      	ldr	r1, [r3, #4]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80070d6:	035b      	lsls	r3, r3, #13
 80070d8:	430b      	orrs	r3, r1
 80070da:	431a      	orrs	r2, r3
 80070dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070de:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80070e0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80070e4:	f7ff ff82 	bl	8006fec <LL_ADC_IsEnabled>
 80070e8:	4604      	mov	r4, r0
 80070ea:	4823      	ldr	r0, [pc, #140]	; (8007178 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80070ec:	f7ff ff7e 	bl	8006fec <LL_ADC_IsEnabled>
 80070f0:	4603      	mov	r3, r0
 80070f2:	4323      	orrs	r3, r4
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d133      	bne.n	8007160 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80070f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007100:	f023 030f 	bic.w	r3, r3, #15
 8007104:	683a      	ldr	r2, [r7, #0]
 8007106:	6811      	ldr	r1, [r2, #0]
 8007108:	683a      	ldr	r2, [r7, #0]
 800710a:	6892      	ldr	r2, [r2, #8]
 800710c:	430a      	orrs	r2, r1
 800710e:	431a      	orrs	r2, r3
 8007110:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007112:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007114:	e024      	b.n	8007160 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007116:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800711e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007120:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007122:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007126:	f7ff ff61 	bl	8006fec <LL_ADC_IsEnabled>
 800712a:	4604      	mov	r4, r0
 800712c:	4812      	ldr	r0, [pc, #72]	; (8007178 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800712e:	f7ff ff5d 	bl	8006fec <LL_ADC_IsEnabled>
 8007132:	4603      	mov	r3, r0
 8007134:	4323      	orrs	r3, r4
 8007136:	2b00      	cmp	r3, #0
 8007138:	d112      	bne.n	8007160 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800713a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007142:	f023 030f 	bic.w	r3, r3, #15
 8007146:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007148:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800714a:	e009      	b.n	8007160 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007150:	f043 0220 	orr.w	r2, r3, #32
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800715e:	e000      	b.n	8007162 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007160:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800716a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800716e:	4618      	mov	r0, r3
 8007170:	3784      	adds	r7, #132	; 0x84
 8007172:	46bd      	mov	sp, r7
 8007174:	bd90      	pop	{r4, r7, pc}
 8007176:	bf00      	nop
 8007178:	50000100 	.word	0x50000100
 800717c:	50000300 	.word	0x50000300

08007180 <__NVIC_SetPriorityGrouping>:
{
 8007180:	b480      	push	{r7}
 8007182:	b085      	sub	sp, #20
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f003 0307 	and.w	r3, r3, #7
 800718e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007190:	4b0c      	ldr	r3, [pc, #48]	; (80071c4 <__NVIC_SetPriorityGrouping+0x44>)
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800719c:	4013      	ands	r3, r2
 800719e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80071a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80071ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80071b2:	4a04      	ldr	r2, [pc, #16]	; (80071c4 <__NVIC_SetPriorityGrouping+0x44>)
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	60d3      	str	r3, [r2, #12]
}
 80071b8:	bf00      	nop
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr
 80071c4:	e000ed00 	.word	0xe000ed00

080071c8 <__NVIC_GetPriorityGrouping>:
{
 80071c8:	b480      	push	{r7}
 80071ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80071cc:	4b04      	ldr	r3, [pc, #16]	; (80071e0 <__NVIC_GetPriorityGrouping+0x18>)
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	0a1b      	lsrs	r3, r3, #8
 80071d2:	f003 0307 	and.w	r3, r3, #7
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr
 80071e0:	e000ed00 	.word	0xe000ed00

080071e4 <__NVIC_EnableIRQ>:
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	4603      	mov	r3, r0
 80071ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	db0b      	blt.n	800720e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071f6:	79fb      	ldrb	r3, [r7, #7]
 80071f8:	f003 021f 	and.w	r2, r3, #31
 80071fc:	4907      	ldr	r1, [pc, #28]	; (800721c <__NVIC_EnableIRQ+0x38>)
 80071fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007202:	095b      	lsrs	r3, r3, #5
 8007204:	2001      	movs	r0, #1
 8007206:	fa00 f202 	lsl.w	r2, r0, r2
 800720a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800720e:	bf00      	nop
 8007210:	370c      	adds	r7, #12
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	e000e100 	.word	0xe000e100

08007220 <__NVIC_SetPriority>:
{
 8007220:	b480      	push	{r7}
 8007222:	b083      	sub	sp, #12
 8007224:	af00      	add	r7, sp, #0
 8007226:	4603      	mov	r3, r0
 8007228:	6039      	str	r1, [r7, #0]
 800722a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800722c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007230:	2b00      	cmp	r3, #0
 8007232:	db0a      	blt.n	800724a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	b2da      	uxtb	r2, r3
 8007238:	490c      	ldr	r1, [pc, #48]	; (800726c <__NVIC_SetPriority+0x4c>)
 800723a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800723e:	0112      	lsls	r2, r2, #4
 8007240:	b2d2      	uxtb	r2, r2
 8007242:	440b      	add	r3, r1
 8007244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007248:	e00a      	b.n	8007260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	b2da      	uxtb	r2, r3
 800724e:	4908      	ldr	r1, [pc, #32]	; (8007270 <__NVIC_SetPriority+0x50>)
 8007250:	79fb      	ldrb	r3, [r7, #7]
 8007252:	f003 030f 	and.w	r3, r3, #15
 8007256:	3b04      	subs	r3, #4
 8007258:	0112      	lsls	r2, r2, #4
 800725a:	b2d2      	uxtb	r2, r2
 800725c:	440b      	add	r3, r1
 800725e:	761a      	strb	r2, [r3, #24]
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr
 800726c:	e000e100 	.word	0xe000e100
 8007270:	e000ed00 	.word	0xe000ed00

08007274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007274:	b480      	push	{r7}
 8007276:	b089      	sub	sp, #36	; 0x24
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f003 0307 	and.w	r3, r3, #7
 8007286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007288:	69fb      	ldr	r3, [r7, #28]
 800728a:	f1c3 0307 	rsb	r3, r3, #7
 800728e:	2b04      	cmp	r3, #4
 8007290:	bf28      	it	cs
 8007292:	2304      	movcs	r3, #4
 8007294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007296:	69fb      	ldr	r3, [r7, #28]
 8007298:	3304      	adds	r3, #4
 800729a:	2b06      	cmp	r3, #6
 800729c:	d902      	bls.n	80072a4 <NVIC_EncodePriority+0x30>
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	3b03      	subs	r3, #3
 80072a2:	e000      	b.n	80072a6 <NVIC_EncodePriority+0x32>
 80072a4:	2300      	movs	r3, #0
 80072a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072a8:	f04f 32ff 	mov.w	r2, #4294967295
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	fa02 f303 	lsl.w	r3, r2, r3
 80072b2:	43da      	mvns	r2, r3
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	401a      	ands	r2, r3
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80072bc:	f04f 31ff 	mov.w	r1, #4294967295
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	fa01 f303 	lsl.w	r3, r1, r3
 80072c6:	43d9      	mvns	r1, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072cc:	4313      	orrs	r3, r2
         );
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3724      	adds	r7, #36	; 0x24
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
	...

080072dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b082      	sub	sp, #8
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	3b01      	subs	r3, #1
 80072e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80072ec:	d301      	bcc.n	80072f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80072ee:	2301      	movs	r3, #1
 80072f0:	e00f      	b.n	8007312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80072f2:	4a0a      	ldr	r2, [pc, #40]	; (800731c <SysTick_Config+0x40>)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	3b01      	subs	r3, #1
 80072f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80072fa:	210f      	movs	r1, #15
 80072fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007300:	f7ff ff8e 	bl	8007220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007304:	4b05      	ldr	r3, [pc, #20]	; (800731c <SysTick_Config+0x40>)
 8007306:	2200      	movs	r2, #0
 8007308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800730a:	4b04      	ldr	r3, [pc, #16]	; (800731c <SysTick_Config+0x40>)
 800730c:	2207      	movs	r2, #7
 800730e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007310:	2300      	movs	r3, #0
}
 8007312:	4618      	mov	r0, r3
 8007314:	3708      	adds	r7, #8
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
 800731a:	bf00      	nop
 800731c:	e000e010 	.word	0xe000e010

08007320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f7ff ff29 	bl	8007180 <__NVIC_SetPriorityGrouping>
}
 800732e:	bf00      	nop
 8007330:	3708      	adds	r7, #8
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}

08007336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007336:	b580      	push	{r7, lr}
 8007338:	b086      	sub	sp, #24
 800733a:	af00      	add	r7, sp, #0
 800733c:	4603      	mov	r3, r0
 800733e:	60b9      	str	r1, [r7, #8]
 8007340:	607a      	str	r2, [r7, #4]
 8007342:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007344:	f7ff ff40 	bl	80071c8 <__NVIC_GetPriorityGrouping>
 8007348:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	68b9      	ldr	r1, [r7, #8]
 800734e:	6978      	ldr	r0, [r7, #20]
 8007350:	f7ff ff90 	bl	8007274 <NVIC_EncodePriority>
 8007354:	4602      	mov	r2, r0
 8007356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800735a:	4611      	mov	r1, r2
 800735c:	4618      	mov	r0, r3
 800735e:	f7ff ff5f 	bl	8007220 <__NVIC_SetPriority>
}
 8007362:	bf00      	nop
 8007364:	3718      	adds	r7, #24
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}

0800736a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b082      	sub	sp, #8
 800736e:	af00      	add	r7, sp, #0
 8007370:	4603      	mov	r3, r0
 8007372:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007378:	4618      	mov	r0, r3
 800737a:	f7ff ff33 	bl	80071e4 <__NVIC_EnableIRQ>
}
 800737e:	bf00      	nop
 8007380:	3708      	adds	r7, #8
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}

08007386 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b082      	sub	sp, #8
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7ff ffa4 	bl	80072dc <SysTick_Config>
 8007394:	4603      	mov	r3, r0
}
 8007396:	4618      	mov	r0, r3
 8007398:	3708      	adds	r7, #8
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
	...

080073a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d101      	bne.n	80073b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	e08d      	b.n	80074ce <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	461a      	mov	r2, r3
 80073b8:	4b47      	ldr	r3, [pc, #284]	; (80074d8 <HAL_DMA_Init+0x138>)
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d80f      	bhi.n	80073de <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	461a      	mov	r2, r3
 80073c4:	4b45      	ldr	r3, [pc, #276]	; (80074dc <HAL_DMA_Init+0x13c>)
 80073c6:	4413      	add	r3, r2
 80073c8:	4a45      	ldr	r2, [pc, #276]	; (80074e0 <HAL_DMA_Init+0x140>)
 80073ca:	fba2 2303 	umull	r2, r3, r2, r3
 80073ce:	091b      	lsrs	r3, r3, #4
 80073d0:	009a      	lsls	r2, r3, #2
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4a42      	ldr	r2, [pc, #264]	; (80074e4 <HAL_DMA_Init+0x144>)
 80073da:	641a      	str	r2, [r3, #64]	; 0x40
 80073dc:	e00e      	b.n	80073fc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	461a      	mov	r2, r3
 80073e4:	4b40      	ldr	r3, [pc, #256]	; (80074e8 <HAL_DMA_Init+0x148>)
 80073e6:	4413      	add	r3, r2
 80073e8:	4a3d      	ldr	r2, [pc, #244]	; (80074e0 <HAL_DMA_Init+0x140>)
 80073ea:	fba2 2303 	umull	r2, r3, r2, r3
 80073ee:	091b      	lsrs	r3, r3, #4
 80073f0:	009a      	lsls	r2, r3, #2
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a3c      	ldr	r2, [pc, #240]	; (80074ec <HAL_DMA_Init+0x14c>)
 80073fa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2202      	movs	r2, #2
 8007400:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007416:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007420:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800742c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	699b      	ldr	r3, [r3, #24]
 8007432:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007438:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a1b      	ldr	r3, [r3, #32]
 800743e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	4313      	orrs	r3, r2
 8007444:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 fa76 	bl	8007940 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800745c:	d102      	bne.n	8007464 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	685a      	ldr	r2, [r3, #4]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800746c:	b2d2      	uxtb	r2, r2
 800746e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007478:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d010      	beq.n	80074a4 <HAL_DMA_Init+0x104>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	2b04      	cmp	r3, #4
 8007488:	d80c      	bhi.n	80074a4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 fa96 	bl	80079bc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007494:	2200      	movs	r2, #0
 8007496:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80074a0:	605a      	str	r2, [r3, #4]
 80074a2:	e008      	b.n	80074b6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	40020407 	.word	0x40020407
 80074dc:	bffdfff8 	.word	0xbffdfff8
 80074e0:	cccccccd 	.word	0xcccccccd
 80074e4:	40020000 	.word	0x40020000
 80074e8:	bffdfbf8 	.word	0xbffdfbf8
 80074ec:	40020400 	.word	0x40020400

080074f0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b086      	sub	sp, #24
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	607a      	str	r2, [r7, #4]
 80074fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074fe:	2300      	movs	r3, #0
 8007500:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007508:	2b01      	cmp	r3, #1
 800750a:	d101      	bne.n	8007510 <HAL_DMA_Start_IT+0x20>
 800750c:	2302      	movs	r3, #2
 800750e:	e066      	b.n	80075de <HAL_DMA_Start_IT+0xee>
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800751e:	b2db      	uxtb	r3, r3
 8007520:	2b01      	cmp	r3, #1
 8007522:	d155      	bne.n	80075d0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2202      	movs	r2, #2
 8007528:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2200      	movs	r2, #0
 8007530:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f022 0201 	bic.w	r2, r2, #1
 8007540:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	68b9      	ldr	r1, [r7, #8]
 8007548:	68f8      	ldr	r0, [r7, #12]
 800754a:	f000 f9bb 	bl	80078c4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007552:	2b00      	cmp	r3, #0
 8007554:	d008      	beq.n	8007568 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f042 020e 	orr.w	r2, r2, #14
 8007564:	601a      	str	r2, [r3, #0]
 8007566:	e00f      	b.n	8007588 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f022 0204 	bic.w	r2, r2, #4
 8007576:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f042 020a 	orr.w	r2, r2, #10
 8007586:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d007      	beq.n	80075a6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075a4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d007      	beq.n	80075be <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075bc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f042 0201 	orr.w	r2, r2, #1
 80075cc:	601a      	str	r2, [r3, #0]
 80075ce:	e005      	b.n	80075dc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2200      	movs	r2, #0
 80075d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80075d8:	2302      	movs	r3, #2
 80075da:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80075dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3718      	adds	r7, #24
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}

080075e6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80075e6:	b480      	push	{r7}
 80075e8:	b085      	sub	sp, #20
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075ee:	2300      	movs	r3, #0
 80075f0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	d005      	beq.n	800760a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2204      	movs	r2, #4
 8007602:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	73fb      	strb	r3, [r7, #15]
 8007608:	e037      	b.n	800767a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 020e 	bic.w	r2, r2, #14
 8007618:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007624:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007628:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0201 	bic.w	r2, r2, #1
 8007638:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800763e:	f003 021f 	and.w	r2, r3, #31
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007646:	2101      	movs	r1, #1
 8007648:	fa01 f202 	lsl.w	r2, r1, r2
 800764c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007656:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00c      	beq.n	800767a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800766a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800766e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007678:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2201      	movs	r2, #1
 800767e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800768a:	7bfb      	ldrb	r3, [r7, #15]
}
 800768c:	4618      	mov	r0, r3
 800768e:	3714      	adds	r7, #20
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076a0:	2300      	movs	r3, #0
 80076a2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d00d      	beq.n	80076cc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2204      	movs	r2, #4
 80076b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2201      	movs	r2, #1
 80076ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	73fb      	strb	r3, [r7, #15]
 80076ca:	e047      	b.n	800775c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f022 020e 	bic.w	r2, r2, #14
 80076da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f022 0201 	bic.w	r2, r2, #1
 80076ea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80076fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007700:	f003 021f 	and.w	r2, r3, #31
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007708:	2101      	movs	r1, #1
 800770a:	fa01 f202 	lsl.w	r2, r1, r2
 800770e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007718:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800771e:	2b00      	cmp	r3, #0
 8007720:	d00c      	beq.n	800773c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800772c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007730:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800773a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007750:	2b00      	cmp	r3, #0
 8007752:	d003      	beq.n	800775c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	4798      	blx	r3
    }
  }
  return status;
 800775c:	7bfb      	ldrb	r3, [r7, #15]
}
 800775e:	4618      	mov	r0, r3
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007766:	b580      	push	{r7, lr}
 8007768:	b084      	sub	sp, #16
 800776a:	af00      	add	r7, sp, #0
 800776c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007782:	f003 031f 	and.w	r3, r3, #31
 8007786:	2204      	movs	r2, #4
 8007788:	409a      	lsls	r2, r3
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	4013      	ands	r3, r2
 800778e:	2b00      	cmp	r3, #0
 8007790:	d026      	beq.n	80077e0 <HAL_DMA_IRQHandler+0x7a>
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	f003 0304 	and.w	r3, r3, #4
 8007798:	2b00      	cmp	r3, #0
 800779a:	d021      	beq.n	80077e0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f003 0320 	and.w	r3, r3, #32
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d107      	bne.n	80077ba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f022 0204 	bic.w	r2, r2, #4
 80077b8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077be:	f003 021f 	and.w	r2, r3, #31
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c6:	2104      	movs	r1, #4
 80077c8:	fa01 f202 	lsl.w	r2, r1, r2
 80077cc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d071      	beq.n	80078ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80077de:	e06c      	b.n	80078ba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077e4:	f003 031f 	and.w	r3, r3, #31
 80077e8:	2202      	movs	r2, #2
 80077ea:	409a      	lsls	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	4013      	ands	r3, r2
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d02e      	beq.n	8007852 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f003 0302 	and.w	r3, r3, #2
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d029      	beq.n	8007852 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f003 0320 	and.w	r3, r3, #32
 8007808:	2b00      	cmp	r3, #0
 800780a:	d10b      	bne.n	8007824 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f022 020a 	bic.w	r2, r2, #10
 800781a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007828:	f003 021f 	and.w	r2, r3, #31
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007830:	2102      	movs	r1, #2
 8007832:	fa01 f202 	lsl.w	r2, r1, r2
 8007836:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2200      	movs	r2, #0
 800783c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007844:	2b00      	cmp	r3, #0
 8007846:	d038      	beq.n	80078ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007850:	e033      	b.n	80078ba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007856:	f003 031f 	and.w	r3, r3, #31
 800785a:	2208      	movs	r2, #8
 800785c:	409a      	lsls	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	4013      	ands	r3, r2
 8007862:	2b00      	cmp	r3, #0
 8007864:	d02a      	beq.n	80078bc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	f003 0308 	and.w	r3, r3, #8
 800786c:	2b00      	cmp	r3, #0
 800786e:	d025      	beq.n	80078bc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f022 020e 	bic.w	r2, r2, #14
 800787e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007884:	f003 021f 	and.w	r2, r3, #31
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788c:	2101      	movs	r1, #1
 800788e:	fa01 f202 	lsl.w	r2, r1, r2
 8007892:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d004      	beq.n	80078bc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80078ba:	bf00      	nop
 80078bc:	bf00      	nop
}
 80078be:	3710      	adds	r7, #16
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b085      	sub	sp, #20
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]
 80078d0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078d6:	68fa      	ldr	r2, [r7, #12]
 80078d8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80078da:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d004      	beq.n	80078ee <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80078ec:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078f2:	f003 021f 	and.w	r2, r3, #31
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fa:	2101      	movs	r1, #1
 80078fc:	fa01 f202 	lsl.w	r2, r1, r2
 8007900:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	683a      	ldr	r2, [r7, #0]
 8007908:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	2b10      	cmp	r3, #16
 8007910:	d108      	bne.n	8007924 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	68ba      	ldr	r2, [r7, #8]
 8007920:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007922:	e007      	b.n	8007934 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68ba      	ldr	r2, [r7, #8]
 800792a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	60da      	str	r2, [r3, #12]
}
 8007934:	bf00      	nop
 8007936:	3714      	adds	r7, #20
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007940:	b480      	push	{r7}
 8007942:	b087      	sub	sp, #28
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	461a      	mov	r2, r3
 800794e:	4b16      	ldr	r3, [pc, #88]	; (80079a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007950:	429a      	cmp	r2, r3
 8007952:	d802      	bhi.n	800795a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007954:	4b15      	ldr	r3, [pc, #84]	; (80079ac <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007956:	617b      	str	r3, [r7, #20]
 8007958:	e001      	b.n	800795e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800795a:	4b15      	ldr	r3, [pc, #84]	; (80079b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800795c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	b2db      	uxtb	r3, r3
 8007968:	3b08      	subs	r3, #8
 800796a:	4a12      	ldr	r2, [pc, #72]	; (80079b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800796c:	fba2 2303 	umull	r2, r3, r2, r3
 8007970:	091b      	lsrs	r3, r3, #4
 8007972:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007978:	089b      	lsrs	r3, r3, #2
 800797a:	009a      	lsls	r2, r3, #2
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	4413      	add	r3, r2
 8007980:	461a      	mov	r2, r3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a0b      	ldr	r2, [pc, #44]	; (80079b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800798a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f003 031f 	and.w	r3, r3, #31
 8007992:	2201      	movs	r2, #1
 8007994:	409a      	lsls	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	651a      	str	r2, [r3, #80]	; 0x50
}
 800799a:	bf00      	nop
 800799c:	371c      	adds	r7, #28
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr
 80079a6:	bf00      	nop
 80079a8:	40020407 	.word	0x40020407
 80079ac:	40020800 	.word	0x40020800
 80079b0:	40020820 	.word	0x40020820
 80079b4:	cccccccd 	.word	0xcccccccd
 80079b8:	40020880 	.word	0x40020880

080079bc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80079bc:	b480      	push	{r7}
 80079be:	b085      	sub	sp, #20
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80079cc:	68fa      	ldr	r2, [r7, #12]
 80079ce:	4b0b      	ldr	r3, [pc, #44]	; (80079fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80079d0:	4413      	add	r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	461a      	mov	r2, r3
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	4a08      	ldr	r2, [pc, #32]	; (8007a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80079de:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	3b01      	subs	r3, #1
 80079e4:	f003 031f 	and.w	r3, r3, #31
 80079e8:	2201      	movs	r2, #1
 80079ea:	409a      	lsls	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80079f0:	bf00      	nop
 80079f2:	3714      	adds	r7, #20
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	1000823f 	.word	0x1000823f
 8007a00:	40020940 	.word	0x40020940

08007a04 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b084      	sub	sp, #16
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d101      	bne.n	8007a16 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e147      	b.n	8007ca6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d106      	bne.n	8007a30 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f7fa fac0 	bl	8001fb0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	699a      	ldr	r2, [r3, #24]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f022 0210 	bic.w	r2, r2, #16
 8007a3e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a40:	f7fe f946 	bl	8005cd0 <HAL_GetTick>
 8007a44:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007a46:	e012      	b.n	8007a6e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007a48:	f7fe f942 	bl	8005cd0 <HAL_GetTick>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	1ad3      	subs	r3, r2, r3
 8007a52:	2b0a      	cmp	r3, #10
 8007a54:	d90b      	bls.n	8007a6e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a5a:	f043 0201 	orr.w	r2, r3, #1
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2203      	movs	r2, #3
 8007a66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e11b      	b.n	8007ca6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	699b      	ldr	r3, [r3, #24]
 8007a74:	f003 0308 	and.w	r3, r3, #8
 8007a78:	2b08      	cmp	r3, #8
 8007a7a:	d0e5      	beq.n	8007a48 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	699a      	ldr	r2, [r3, #24]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f042 0201 	orr.w	r2, r2, #1
 8007a8a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a8c:	f7fe f920 	bl	8005cd0 <HAL_GetTick>
 8007a90:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007a92:	e012      	b.n	8007aba <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007a94:	f7fe f91c 	bl	8005cd0 <HAL_GetTick>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	2b0a      	cmp	r3, #10
 8007aa0:	d90b      	bls.n	8007aba <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007aa6:	f043 0201 	orr.w	r2, r3, #1
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2203      	movs	r2, #3
 8007ab2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e0f5      	b.n	8007ca6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	f003 0301 	and.w	r3, r3, #1
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d0e5      	beq.n	8007a94 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	699a      	ldr	r2, [r3, #24]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f042 0202 	orr.w	r2, r2, #2
 8007ad6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a74      	ldr	r2, [pc, #464]	; (8007cb0 <HAL_FDCAN_Init+0x2ac>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d103      	bne.n	8007aea <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007ae2:	4a74      	ldr	r2, [pc, #464]	; (8007cb4 <HAL_FDCAN_Init+0x2b0>)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	7c1b      	ldrb	r3, [r3, #16]
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d108      	bne.n	8007b04 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	699a      	ldr	r2, [r3, #24]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b00:	619a      	str	r2, [r3, #24]
 8007b02:	e007      	b.n	8007b14 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	699a      	ldr	r2, [r3, #24]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b12:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	7c5b      	ldrb	r3, [r3, #17]
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d108      	bne.n	8007b2e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	699a      	ldr	r2, [r3, #24]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b2a:	619a      	str	r2, [r3, #24]
 8007b2c:	e007      	b.n	8007b3e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	699a      	ldr	r2, [r3, #24]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007b3c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	7c9b      	ldrb	r3, [r3, #18]
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d108      	bne.n	8007b58 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	699a      	ldr	r2, [r3, #24]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007b54:	619a      	str	r2, [r3, #24]
 8007b56:	e007      	b.n	8007b68 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	699a      	ldr	r2, [r3, #24]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b66:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	699b      	ldr	r3, [r3, #24]
 8007b6e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	689a      	ldr	r2, [r3, #8]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	430a      	orrs	r2, r1
 8007b7c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	699a      	ldr	r2, [r3, #24]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007b8c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	691a      	ldr	r2, [r3, #16]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f022 0210 	bic.w	r2, r2, #16
 8007b9c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d108      	bne.n	8007bb8 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	699a      	ldr	r2, [r3, #24]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f042 0204 	orr.w	r2, r2, #4
 8007bb4:	619a      	str	r2, [r3, #24]
 8007bb6:	e02c      	b.n	8007c12 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	68db      	ldr	r3, [r3, #12]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d028      	beq.n	8007c12 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	2b02      	cmp	r3, #2
 8007bc6:	d01c      	beq.n	8007c02 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	699a      	ldr	r2, [r3, #24]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007bd6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	691a      	ldr	r2, [r3, #16]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f042 0210 	orr.w	r2, r2, #16
 8007be6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	2b03      	cmp	r3, #3
 8007bee:	d110      	bne.n	8007c12 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	699a      	ldr	r2, [r3, #24]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f042 0220 	orr.w	r2, r2, #32
 8007bfe:	619a      	str	r2, [r3, #24]
 8007c00:	e007      	b.n	8007c12 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	699a      	ldr	r2, [r3, #24]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f042 0220 	orr.w	r2, r2, #32
 8007c10:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	699b      	ldr	r3, [r3, #24]
 8007c16:	3b01      	subs	r3, #1
 8007c18:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	69db      	ldr	r3, [r3, #28]
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c22:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6a1b      	ldr	r3, [r3, #32]
 8007c28:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007c2a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	695b      	ldr	r3, [r3, #20]
 8007c32:	3b01      	subs	r3, #1
 8007c34:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007c3a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c3c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c46:	d115      	bne.n	8007c74 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c4c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c52:	3b01      	subs	r3, #1
 8007c54:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007c56:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c5c:	3b01      	subs	r3, #1
 8007c5e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007c60:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007c70:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007c72:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	430a      	orrs	r2, r1
 8007c86:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 f9e6 	bl	800805c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3710      	adds	r7, #16
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	40006400 	.word	0x40006400
 8007cb4:	40006500 	.word	0x40006500

08007cb8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b087      	sub	sp, #28
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007cc8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007cca:	7dfb      	ldrb	r3, [r7, #23]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d002      	beq.n	8007cd6 <HAL_FDCAN_ConfigFilter+0x1e>
 8007cd0:	7dfb      	ldrb	r3, [r7, #23]
 8007cd2:	2b02      	cmp	r3, #2
 8007cd4:	d13d      	bne.n	8007d52 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d119      	bne.n	8007d12 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007cea:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8007cf2:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	4413      	add	r3, r2
 8007d08:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	601a      	str	r2, [r3, #0]
 8007d10:	e01d      	b.n	8007d4e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	68db      	ldr	r3, [r3, #12]
 8007d16:	075a      	lsls	r2, r3, #29
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	079a      	lsls	r2, r3, #30
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	695b      	ldr	r3, [r3, #20]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	00db      	lsls	r3, r3, #3
 8007d38:	4413      	add	r3, r2
 8007d3a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	693a      	ldr	r2, [r7, #16]
 8007d40:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	3304      	adds	r3, #4
 8007d46:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e006      	b.n	8007d60 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d56:	f043 0202 	orr.w	r2, r3, #2
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
  }
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	371c      	adds	r7, #28
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	60f8      	str	r0, [r7, #12]
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	607a      	str	r2, [r7, #4]
 8007d78:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	d116      	bne.n	8007db4 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d8e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	011a      	lsls	r2, r3, #4
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	431a      	orrs	r2, r3
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	005b      	lsls	r3, r3, #1
 8007da0:	431a      	orrs	r2, r3
 8007da2:	69bb      	ldr	r3, [r7, #24]
 8007da4:	431a      	orrs	r2, r3
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	430a      	orrs	r2, r1
 8007dac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8007db0:	2300      	movs	r3, #0
 8007db2:	e006      	b.n	8007dc2 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007db8:	f043 0204 	orr.w	r2, r3, #4
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
  }
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3714      	adds	r7, #20
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr

08007dce <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007dce:	b480      	push	{r7}
 8007dd0:	b083      	sub	sp, #12
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d110      	bne.n	8007e04 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2202      	movs	r2, #2
 8007de6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	699a      	ldr	r2, [r3, #24]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f022 0201 	bic.w	r2, r2, #1
 8007df8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8007e00:	2300      	movs	r3, #0
 8007e02:	e006      	b.n	8007e12 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e08:	f043 0204 	orr.w	r2, r3, #4
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
  }
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	370c      	adds	r7, #12
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr

08007e1e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b086      	sub	sp, #24
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	60f8      	str	r0, [r7, #12]
 8007e26:	60b9      	str	r1, [r7, #8]
 8007e28:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	2b02      	cmp	r3, #2
 8007e34:	d12c      	bne.n	8007e90 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8007e3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d007      	beq.n	8007e56 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e4a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	e023      	b.n	8007e9e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8007e5e:	0c1b      	lsrs	r3, r3, #16
 8007e60:	f003 0303 	and.w	r3, r3, #3
 8007e64:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	68b9      	ldr	r1, [r7, #8]
 8007e6c:	68f8      	ldr	r0, [r7, #12]
 8007e6e:	f000 f94b 	bl	8008108 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2101      	movs	r1, #1
 8007e78:	697a      	ldr	r2, [r7, #20]
 8007e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8007e7e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007e82:	2201      	movs	r2, #1
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	409a      	lsls	r2, r3
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	e006      	b.n	8007e9e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e94:	f043 0208 	orr.w	r2, r3, #8
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
  }
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3718      	adds	r7, #24
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
	...

08007ea8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b08b      	sub	sp, #44	; 0x2c
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
 8007eb4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007ebc:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8007ebe:	7efb      	ldrb	r3, [r7, #27]
 8007ec0:	2b02      	cmp	r3, #2
 8007ec2:	f040 80bc 	bne.w	800803e <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	2b40      	cmp	r3, #64	; 0x40
 8007eca:	d121      	bne.n	8007f10 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ed4:	f003 030f 	and.w	r3, r3, #15
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d107      	bne.n	8007eec <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ee0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e0af      	b.n	800804c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ef4:	0a1b      	lsrs	r3, r3, #8
 8007ef6:	f003 0303 	and.w	r3, r3, #3
 8007efa:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8007f00:	69fa      	ldr	r2, [r7, #28]
 8007f02:	4613      	mov	r3, r2
 8007f04:	00db      	lsls	r3, r3, #3
 8007f06:	4413      	add	r3, r2
 8007f08:	00db      	lsls	r3, r3, #3
 8007f0a:	440b      	add	r3, r1
 8007f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8007f0e:	e020      	b.n	8007f52 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007f18:	f003 030f 	and.w	r3, r3, #15
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d107      	bne.n	8007f30 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f24:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e08d      	b.n	800804c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007f38:	0a1b      	lsrs	r3, r3, #8
 8007f3a:	f003 0303 	and.w	r3, r3, #3
 8007f3e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007f44:	69fa      	ldr	r2, [r7, #28]
 8007f46:	4613      	mov	r3, r2
 8007f48:	00db      	lsls	r3, r3, #3
 8007f4a:	4413      	add	r3, r2
 8007f4c:	00db      	lsls	r3, r3, #3
 8007f4e:	440b      	add	r3, r1
 8007f50:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d107      	bne.n	8007f76 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	0c9b      	lsrs	r3, r3, #18
 8007f6c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	601a      	str	r2, [r3, #0]
 8007f74:	e005      	b.n	8007f82 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8007f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9c:	3304      	adds	r3, #4
 8007f9e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	b29a      	uxth	r2, r3
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8007faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	0e1b      	lsrs	r3, r3, #24
 8007fd4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	0fda      	lsrs	r2, r3, #31
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8007fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe8:	3304      	adds	r3, #4
 8007fea:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8007fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fee:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	623b      	str	r3, [r7, #32]
 8007ff4:	e00a      	b.n	800800c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8007ff6:	697a      	ldr	r2, [r7, #20]
 8007ff8:	6a3b      	ldr	r3, [r7, #32]
 8007ffa:	441a      	add	r2, r3
 8007ffc:	6839      	ldr	r1, [r7, #0]
 8007ffe:	6a3b      	ldr	r3, [r7, #32]
 8008000:	440b      	add	r3, r1
 8008002:	7812      	ldrb	r2, [r2, #0]
 8008004:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8008006:	6a3b      	ldr	r3, [r7, #32]
 8008008:	3301      	adds	r3, #1
 800800a:	623b      	str	r3, [r7, #32]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	0c1b      	lsrs	r3, r3, #16
 8008012:	4a11      	ldr	r2, [pc, #68]	; (8008058 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8008014:	5cd3      	ldrb	r3, [r2, r3]
 8008016:	461a      	mov	r2, r3
 8008018:	6a3b      	ldr	r3, [r7, #32]
 800801a:	4293      	cmp	r3, r2
 800801c:	d3eb      	bcc.n	8007ff6 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	2b40      	cmp	r3, #64	; 0x40
 8008022:	d105      	bne.n	8008030 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	69fa      	ldr	r2, [r7, #28]
 800802a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800802e:	e004      	b.n	800803a <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	69fa      	ldr	r2, [r7, #28]
 8008036:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800803a:	2300      	movs	r3, #0
 800803c:	e006      	b.n	800804c <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008042:	f043 0208 	orr.w	r2, r3, #8
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800804a:	2301      	movs	r3, #1
  }
}
 800804c:	4618      	mov	r0, r3
 800804e:	372c      	adds	r7, #44	; 0x2c
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr
 8008058:	08013254 	.word	0x08013254

0800805c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8008064:	4b27      	ldr	r3, [pc, #156]	; (8008104 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8008066:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	68ba      	ldr	r2, [r7, #8]
 800806c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008076:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800807e:	041a      	lsls	r2, r3, #16
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	430a      	orrs	r2, r1
 8008086:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800809c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a4:	061a      	lsls	r2, r3, #24
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	430a      	orrs	r2, r1
 80080ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	f503 7218 	add.w	r2, r3, #608	; 0x260
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	f503 721e 	add.w	r2, r3, #632	; 0x278
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	60fb      	str	r3, [r7, #12]
 80080dc:	e005      	b.n	80080ea <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2200      	movs	r2, #0
 80080e2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	3304      	adds	r3, #4
 80080e8:	60fb      	str	r3, [r7, #12]
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d3f3      	bcc.n	80080de <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80080f6:	bf00      	nop
 80080f8:	bf00      	nop
 80080fa:	3714      	adds	r7, #20
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr
 8008104:	4000a400 	.word	0x4000a400

08008108 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8008108:	b480      	push	{r7}
 800810a:	b089      	sub	sp, #36	; 0x24
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]
 8008114:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d10a      	bne.n	8008134 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8008126:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800812e:	4313      	orrs	r3, r2
 8008130:	61fb      	str	r3, [r7, #28]
 8008132:	e00a      	b.n	800814a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800813c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8008142:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008144:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008148:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	6a1b      	ldr	r3, [r3, #32]
 800814e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008154:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800815a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8008160:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008166:	4313      	orrs	r3, r2
 8008168:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800816e:	683a      	ldr	r2, [r7, #0]
 8008170:	4613      	mov	r3, r2
 8008172:	00db      	lsls	r3, r3, #3
 8008174:	4413      	add	r3, r2
 8008176:	00db      	lsls	r3, r3, #3
 8008178:	440b      	add	r3, r1
 800817a:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	69fa      	ldr	r2, [r7, #28]
 8008180:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8008182:	69bb      	ldr	r3, [r7, #24]
 8008184:	3304      	adds	r3, #4
 8008186:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	693a      	ldr	r2, [r7, #16]
 800818c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800818e:	69bb      	ldr	r3, [r7, #24]
 8008190:	3304      	adds	r3, #4
 8008192:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8008194:	2300      	movs	r3, #0
 8008196:	617b      	str	r3, [r7, #20]
 8008198:	e020      	b.n	80081dc <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	3303      	adds	r3, #3
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	4413      	add	r3, r2
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	3302      	adds	r3, #2
 80081aa:	6879      	ldr	r1, [r7, #4]
 80081ac:	440b      	add	r3, r1
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80081b2:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	3301      	adds	r3, #1
 80081b8:	6879      	ldr	r1, [r7, #4]
 80081ba:	440b      	add	r3, r1
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80081c0:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80081c2:	6879      	ldr	r1, [r7, #4]
 80081c4:	697a      	ldr	r2, [r7, #20]
 80081c6:	440a      	add	r2, r1
 80081c8:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80081ca:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80081cc:	69bb      	ldr	r3, [r7, #24]
 80081ce:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80081d0:	69bb      	ldr	r3, [r7, #24]
 80081d2:	3304      	adds	r3, #4
 80081d4:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	3304      	adds	r3, #4
 80081da:	617b      	str	r3, [r7, #20]
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	0c1b      	lsrs	r3, r3, #16
 80081e2:	4a06      	ldr	r2, [pc, #24]	; (80081fc <FDCAN_CopyMessageToRAM+0xf4>)
 80081e4:	5cd3      	ldrb	r3, [r2, r3]
 80081e6:	461a      	mov	r2, r3
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d3d5      	bcc.n	800819a <FDCAN_CopyMessageToRAM+0x92>
  }
}
 80081ee:	bf00      	nop
 80081f0:	bf00      	nop
 80081f2:	3724      	adds	r7, #36	; 0x24
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr
 80081fc:	08013254 	.word	0x08013254

08008200 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b086      	sub	sp, #24
 8008204:	af00      	add	r7, sp, #0
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	60b9      	str	r1, [r7, #8]
 800820a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800820e:	2300      	movs	r3, #0
 8008210:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008212:	4b24      	ldr	r3, [pc, #144]	; (80082a4 <HAL_FLASH_Program+0xa4>)
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	2b01      	cmp	r3, #1
 8008218:	d101      	bne.n	800821e <HAL_FLASH_Program+0x1e>
 800821a:	2302      	movs	r3, #2
 800821c:	e03e      	b.n	800829c <HAL_FLASH_Program+0x9c>
 800821e:	4b21      	ldr	r3, [pc, #132]	; (80082a4 <HAL_FLASH_Program+0xa4>)
 8008220:	2201      	movs	r2, #1
 8008222:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008224:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008228:	f000 f888 	bl	800833c <FLASH_WaitForLastOperation>
 800822c:	4603      	mov	r3, r0
 800822e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8008230:	7dfb      	ldrb	r3, [r7, #23]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d12e      	bne.n	8008294 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008236:	4b1b      	ldr	r3, [pc, #108]	; (80082a4 <HAL_FLASH_Program+0xa4>)
 8008238:	2200      	movs	r2, #0
 800823a:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d107      	bne.n	8008252 <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8008242:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008246:	68b8      	ldr	r0, [r7, #8]
 8008248:	f000 f8cc 	bl	80083e4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800824c:	2301      	movs	r3, #1
 800824e:	613b      	str	r3, [r7, #16]
 8008250:	e010      	b.n	8008274 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d002      	beq.n	800825e <HAL_FLASH_Program+0x5e>
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2b02      	cmp	r3, #2
 800825c:	d10a      	bne.n	8008274 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	4619      	mov	r1, r3
 8008262:	68b8      	ldr	r0, [r7, #8]
 8008264:	f000 f8e4 	bl	8008430 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2b02      	cmp	r3, #2
 800826c:	d102      	bne.n	8008274 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 800826e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008272:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008274:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008278:	f000 f860 	bl	800833c <FLASH_WaitForLastOperation>
 800827c:	4603      	mov	r3, r0
 800827e:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d006      	beq.n	8008294 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8008286:	4b08      	ldr	r3, [pc, #32]	; (80082a8 <HAL_FLASH_Program+0xa8>)
 8008288:	695a      	ldr	r2, [r3, #20]
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	43db      	mvns	r3, r3
 800828e:	4906      	ldr	r1, [pc, #24]	; (80082a8 <HAL_FLASH_Program+0xa8>)
 8008290:	4013      	ands	r3, r2
 8008292:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008294:	4b03      	ldr	r3, [pc, #12]	; (80082a4 <HAL_FLASH_Program+0xa4>)
 8008296:	2200      	movs	r2, #0
 8008298:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800829a:	7dfb      	ldrb	r3, [r7, #23]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3718      	adds	r7, #24
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	2000000c 	.word	0x2000000c
 80082a8:	40022000 	.word	0x40022000

080082ac <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80082b2:	2300      	movs	r3, #0
 80082b4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80082b6:	4b0b      	ldr	r3, [pc, #44]	; (80082e4 <HAL_FLASH_Unlock+0x38>)
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	da0b      	bge.n	80082d6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80082be:	4b09      	ldr	r3, [pc, #36]	; (80082e4 <HAL_FLASH_Unlock+0x38>)
 80082c0:	4a09      	ldr	r2, [pc, #36]	; (80082e8 <HAL_FLASH_Unlock+0x3c>)
 80082c2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80082c4:	4b07      	ldr	r3, [pc, #28]	; (80082e4 <HAL_FLASH_Unlock+0x38>)
 80082c6:	4a09      	ldr	r2, [pc, #36]	; (80082ec <HAL_FLASH_Unlock+0x40>)
 80082c8:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80082ca:	4b06      	ldr	r3, [pc, #24]	; (80082e4 <HAL_FLASH_Unlock+0x38>)
 80082cc:	695b      	ldr	r3, [r3, #20]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	da01      	bge.n	80082d6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80082d6:	79fb      	ldrb	r3, [r7, #7]
}
 80082d8:	4618      	mov	r0, r3
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr
 80082e4:	40022000 	.word	0x40022000
 80082e8:	45670123 	.word	0x45670123
 80082ec:	cdef89ab 	.word	0xcdef89ab

080082f0 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80082fa:	4b09      	ldr	r3, [pc, #36]	; (8008320 <HAL_FLASH_Lock+0x30>)
 80082fc:	695b      	ldr	r3, [r3, #20]
 80082fe:	4a08      	ldr	r2, [pc, #32]	; (8008320 <HAL_FLASH_Lock+0x30>)
 8008300:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008304:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008306:	4b06      	ldr	r3, [pc, #24]	; (8008320 <HAL_FLASH_Lock+0x30>)
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	2b00      	cmp	r3, #0
 800830c:	da01      	bge.n	8008312 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 800830e:	2300      	movs	r3, #0
 8008310:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008312:	79fb      	ldrb	r3, [r7, #7]
}
 8008314:	4618      	mov	r0, r3
 8008316:	370c      	adds	r7, #12
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr
 8008320:	40022000 	.word	0x40022000

08008324 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  */
uint32_t HAL_FLASH_GetError(void)
{
 8008324:	b480      	push	{r7}
 8008326:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8008328:	4b03      	ldr	r3, [pc, #12]	; (8008338 <HAL_FLASH_GetError+0x14>)
 800832a:	685b      	ldr	r3, [r3, #4]
}
 800832c:	4618      	mov	r0, r3
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr
 8008336:	bf00      	nop
 8008338:	2000000c 	.word	0x2000000c

0800833c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8008344:	f7fd fcc4 	bl	8005cd0 <HAL_GetTick>
 8008348:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800834a:	e009      	b.n	8008360 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 800834c:	f7fd fcc0 	bl	8005cd0 <HAL_GetTick>
 8008350:	4602      	mov	r2, r0
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	1ad3      	subs	r3, r2, r3
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	429a      	cmp	r2, r3
 800835a:	d201      	bcs.n	8008360 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 800835c:	2303      	movs	r3, #3
 800835e:	e038      	b.n	80083d2 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008360:	4b1e      	ldr	r3, [pc, #120]	; (80083dc <FLASH_WaitForLastOperation+0xa0>)
 8008362:	691b      	ldr	r3, [r3, #16]
 8008364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800836c:	d0ee      	beq.n	800834c <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800836e:	4b1b      	ldr	r3, [pc, #108]	; (80083dc <FLASH_WaitForLastOperation+0xa0>)
 8008370:	691a      	ldr	r2, [r3, #16]
 8008372:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8008376:	4013      	ands	r3, r2
 8008378:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d01e      	beq.n	80083be <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8008380:	4b17      	ldr	r3, [pc, #92]	; (80083e0 <FLASH_WaitForLastOperation+0xa4>)
 8008382:	685a      	ldr	r2, [r3, #4]
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	4313      	orrs	r3, r2
 8008388:	4a15      	ldr	r2, [pc, #84]	; (80083e0 <FLASH_WaitForLastOperation+0xa4>)
 800838a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008392:	2b00      	cmp	r3, #0
 8008394:	d007      	beq.n	80083a6 <FLASH_WaitForLastOperation+0x6a>
 8008396:	4b11      	ldr	r3, [pc, #68]	; (80083dc <FLASH_WaitForLastOperation+0xa0>)
 8008398:	699a      	ldr	r2, [r3, #24]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80083a0:	490e      	ldr	r1, [pc, #56]	; (80083dc <FLASH_WaitForLastOperation+0xa0>)
 80083a2:	4313      	orrs	r3, r2
 80083a4:	618b      	str	r3, [r1, #24]
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d004      	beq.n	80083ba <FLASH_WaitForLastOperation+0x7e>
 80083b0:	4a0a      	ldr	r2, [pc, #40]	; (80083dc <FLASH_WaitForLastOperation+0xa0>)
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80083b8:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e009      	b.n	80083d2 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80083be:	4b07      	ldr	r3, [pc, #28]	; (80083dc <FLASH_WaitForLastOperation+0xa0>)
 80083c0:	691b      	ldr	r3, [r3, #16]
 80083c2:	f003 0301 	and.w	r3, r3, #1
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d102      	bne.n	80083d0 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80083ca:	4b04      	ldr	r3, [pc, #16]	; (80083dc <FLASH_WaitForLastOperation+0xa0>)
 80083cc:	2201      	movs	r2, #1
 80083ce:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80083d0:	2300      	movs	r3, #0
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}
 80083da:	bf00      	nop
 80083dc:	40022000 	.word	0x40022000
 80083e0:	2000000c 	.word	0x2000000c

080083e4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b085      	sub	sp, #20
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80083f0:	4b0e      	ldr	r3, [pc, #56]	; (800842c <FLASH_Program_DoubleWord+0x48>)
 80083f2:	695b      	ldr	r3, [r3, #20]
 80083f4:	4a0d      	ldr	r2, [pc, #52]	; (800842c <FLASH_Program_DoubleWord+0x48>)
 80083f6:	f043 0301 	orr.w	r3, r3, #1
 80083fa:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	683a      	ldr	r2, [r7, #0]
 8008400:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8008402:	f3bf 8f6f 	isb	sy
}
 8008406:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8008408:	e9d7 0100 	ldrd	r0, r1, [r7]
 800840c:	f04f 0200 	mov.w	r2, #0
 8008410:	f04f 0300 	mov.w	r3, #0
 8008414:	000a      	movs	r2, r1
 8008416:	2300      	movs	r3, #0
 8008418:	68f9      	ldr	r1, [r7, #12]
 800841a:	3104      	adds	r1, #4
 800841c:	4613      	mov	r3, r2
 800841e:	600b      	str	r3, [r1, #0]
}
 8008420:	bf00      	nop
 8008422:	3714      	adds	r7, #20
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr
 800842c:	40022000 	.word	0x40022000

08008430 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8008430:	b480      	push	{r7}
 8008432:	b089      	sub	sp, #36	; 0x24
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800843a:	2340      	movs	r3, #64	; 0x40
 800843c:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8008446:	4b14      	ldr	r3, [pc, #80]	; (8008498 <FLASH_Program_Fast+0x68>)
 8008448:	695b      	ldr	r3, [r3, #20]
 800844a:	4a13      	ldr	r2, [pc, #76]	; (8008498 <FLASH_Program_Fast+0x68>)
 800844c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008450:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008452:	f3ef 8310 	mrs	r3, PRIMASK
 8008456:	60fb      	str	r3, [r7, #12]
  return(result);
 8008458:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800845a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800845c:	b672      	cpsid	i
}
 800845e:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	681a      	ldr	r2, [r3, #0]
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8008468:	69bb      	ldr	r3, [r7, #24]
 800846a:	3304      	adds	r3, #4
 800846c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	3304      	adds	r3, #4
 8008472:	617b      	str	r3, [r7, #20]
    row_index--;
 8008474:	7ffb      	ldrb	r3, [r7, #31]
 8008476:	3b01      	subs	r3, #1
 8008478:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800847a:	7ffb      	ldrb	r3, [r7, #31]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d1ef      	bne.n	8008460 <FLASH_Program_Fast+0x30>
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	f383 8810 	msr	PRIMASK, r3
}
 800848a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800848c:	bf00      	nop
 800848e:	3724      	adds	r7, #36	; 0x24
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr
 8008498:	40022000 	.word	0x40022000

0800849c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b084      	sub	sp, #16
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80084a6:	4b4a      	ldr	r3, [pc, #296]	; (80085d0 <HAL_FLASHEx_Erase+0x134>)
 80084a8:	781b      	ldrb	r3, [r3, #0]
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d101      	bne.n	80084b2 <HAL_FLASHEx_Erase+0x16>
 80084ae:	2302      	movs	r3, #2
 80084b0:	e089      	b.n	80085c6 <HAL_FLASHEx_Erase+0x12a>
 80084b2:	4b47      	ldr	r3, [pc, #284]	; (80085d0 <HAL_FLASHEx_Erase+0x134>)
 80084b4:	2201      	movs	r2, #1
 80084b6:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80084b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80084bc:	f7ff ff3e 	bl	800833c <FLASH_WaitForLastOperation>
 80084c0:	4603      	mov	r3, r0
 80084c2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80084c4:	7bfb      	ldrb	r3, [r7, #15]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d179      	bne.n	80085be <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80084ca:	4b41      	ldr	r3, [pc, #260]	; (80085d0 <HAL_FLASHEx_Erase+0x134>)
 80084cc:	2200      	movs	r2, #0
 80084ce:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80084d0:	4b40      	ldr	r3, [pc, #256]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d019      	beq.n	8008510 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80084dc:	4b3d      	ldr	r3, [pc, #244]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a3c      	ldr	r2, [pc, #240]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 80084e2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80084e6:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80084e8:	4b3a      	ldr	r3, [pc, #232]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d009      	beq.n	8008508 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80084f4:	4b37      	ldr	r3, [pc, #220]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a36      	ldr	r2, [pc, #216]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 80084fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80084fe:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8008500:	4b33      	ldr	r3, [pc, #204]	; (80085d0 <HAL_FLASHEx_Erase+0x134>)
 8008502:	2203      	movs	r2, #3
 8008504:	771a      	strb	r2, [r3, #28]
 8008506:	e016      	b.n	8008536 <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8008508:	4b31      	ldr	r3, [pc, #196]	; (80085d0 <HAL_FLASHEx_Erase+0x134>)
 800850a:	2201      	movs	r2, #1
 800850c:	771a      	strb	r2, [r3, #28]
 800850e:	e012      	b.n	8008536 <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008510:	4b30      	ldr	r3, [pc, #192]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008518:	2b00      	cmp	r3, #0
 800851a:	d009      	beq.n	8008530 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800851c:	4b2d      	ldr	r3, [pc, #180]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a2c      	ldr	r2, [pc, #176]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 8008522:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008526:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8008528:	4b29      	ldr	r3, [pc, #164]	; (80085d0 <HAL_FLASHEx_Erase+0x134>)
 800852a:	2202      	movs	r2, #2
 800852c:	771a      	strb	r2, [r3, #28]
 800852e:	e002      	b.n	8008536 <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8008530:	4b27      	ldr	r3, [pc, #156]	; (80085d0 <HAL_FLASHEx_Erase+0x134>)
 8008532:	2200      	movs	r2, #0
 8008534:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	2b01      	cmp	r3, #1
 800853c:	d111      	bne.n	8008562 <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	4618      	mov	r0, r3
 8008544:	f000 f848 	bl	80085d8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008548:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800854c:	f7ff fef6 	bl	800833c <FLASH_WaitForLastOperation>
 8008550:	4603      	mov	r3, r0
 8008552:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8008554:	4b1f      	ldr	r3, [pc, #124]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 8008556:	695b      	ldr	r3, [r3, #20]
 8008558:	4a1e      	ldr	r2, [pc, #120]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 800855a:	f023 0304 	bic.w	r3, r3, #4
 800855e:	6153      	str	r3, [r2, #20]
 8008560:	e02b      	b.n	80085ba <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	f04f 32ff 	mov.w	r2, #4294967295
 8008568:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	689b      	ldr	r3, [r3, #8]
 800856e:	60bb      	str	r3, [r7, #8]
 8008570:	e01b      	b.n	80085aa <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	4619      	mov	r1, r3
 8008578:	68b8      	ldr	r0, [r7, #8]
 800857a:	f000 f84b 	bl	8008614 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800857e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008582:	f7ff fedb 	bl	800833c <FLASH_WaitForLastOperation>
 8008586:	4603      	mov	r3, r0
 8008588:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800858a:	4b12      	ldr	r3, [pc, #72]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	4a11      	ldr	r2, [pc, #68]	; (80085d4 <HAL_FLASHEx_Erase+0x138>)
 8008590:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8008594:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8008596:	7bfb      	ldrb	r3, [r7, #15]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d003      	beq.n	80085a4 <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	68ba      	ldr	r2, [r7, #8]
 80085a0:	601a      	str	r2, [r3, #0]
          break;
 80085a2:	e00a      	b.n	80085ba <HAL_FLASHEx_Erase+0x11e>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	3301      	adds	r3, #1
 80085a8:	60bb      	str	r3, [r7, #8]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	689a      	ldr	r2, [r3, #8]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	4413      	add	r3, r2
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d3db      	bcc.n	8008572 <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80085ba:	f000 f84f 	bl	800865c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80085be:	4b04      	ldr	r3, [pc, #16]	; (80085d0 <HAL_FLASHEx_Erase+0x134>)
 80085c0:	2200      	movs	r2, #0
 80085c2:	701a      	strb	r2, [r3, #0]

  return status;
 80085c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3710      	adds	r7, #16
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	bf00      	nop
 80085d0:	2000000c 	.word	0x2000000c
 80085d4:	40022000 	.word	0x40022000

080085d8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f003 0301 	and.w	r3, r3, #1
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d005      	beq.n	80085f6 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80085ea:	4b09      	ldr	r3, [pc, #36]	; (8008610 <FLASH_MassErase+0x38>)
 80085ec:	695b      	ldr	r3, [r3, #20]
 80085ee:	4a08      	ldr	r2, [pc, #32]	; (8008610 <FLASH_MassErase+0x38>)
 80085f0:	f043 0304 	orr.w	r3, r3, #4
 80085f4:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80085f6:	4b06      	ldr	r3, [pc, #24]	; (8008610 <FLASH_MassErase+0x38>)
 80085f8:	695b      	ldr	r3, [r3, #20]
 80085fa:	4a05      	ldr	r2, [pc, #20]	; (8008610 <FLASH_MassErase+0x38>)
 80085fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008600:	6153      	str	r3, [r2, #20]
}
 8008602:	bf00      	nop
 8008604:	370c      	adds	r7, #12
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop
 8008610:	40022000 	.word	0x40022000

08008614 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8008614:	b480      	push	{r7}
 8008616:	b083      	sub	sp, #12
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800861e:	4b0e      	ldr	r3, [pc, #56]	; (8008658 <FLASH_PageErase+0x44>)
 8008620:	695b      	ldr	r3, [r3, #20]
 8008622:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	00db      	lsls	r3, r3, #3
 800862a:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800862e:	490a      	ldr	r1, [pc, #40]	; (8008658 <FLASH_PageErase+0x44>)
 8008630:	4313      	orrs	r3, r2
 8008632:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8008634:	4b08      	ldr	r3, [pc, #32]	; (8008658 <FLASH_PageErase+0x44>)
 8008636:	695b      	ldr	r3, [r3, #20]
 8008638:	4a07      	ldr	r2, [pc, #28]	; (8008658 <FLASH_PageErase+0x44>)
 800863a:	f043 0302 	orr.w	r3, r3, #2
 800863e:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008640:	4b05      	ldr	r3, [pc, #20]	; (8008658 <FLASH_PageErase+0x44>)
 8008642:	695b      	ldr	r3, [r3, #20]
 8008644:	4a04      	ldr	r2, [pc, #16]	; (8008658 <FLASH_PageErase+0x44>)
 8008646:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800864a:	6153      	str	r3, [r2, #20]
}
 800864c:	bf00      	nop
 800864e:	370c      	adds	r7, #12
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr
 8008658:	40022000 	.word	0x40022000

0800865c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8008662:	4b1e      	ldr	r3, [pc, #120]	; (80086dc <FLASH_FlushCaches+0x80>)
 8008664:	7f1b      	ldrb	r3, [r3, #28]
 8008666:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8008668:	79fb      	ldrb	r3, [r7, #7]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d002      	beq.n	8008674 <FLASH_FlushCaches+0x18>
 800866e:	79fb      	ldrb	r3, [r7, #7]
 8008670:	2b03      	cmp	r3, #3
 8008672:	d111      	bne.n	8008698 <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8008674:	4b1a      	ldr	r3, [pc, #104]	; (80086e0 <FLASH_FlushCaches+0x84>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a19      	ldr	r2, [pc, #100]	; (80086e0 <FLASH_FlushCaches+0x84>)
 800867a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800867e:	6013      	str	r3, [r2, #0]
 8008680:	4b17      	ldr	r3, [pc, #92]	; (80086e0 <FLASH_FlushCaches+0x84>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a16      	ldr	r2, [pc, #88]	; (80086e0 <FLASH_FlushCaches+0x84>)
 8008686:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800868a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800868c:	4b14      	ldr	r3, [pc, #80]	; (80086e0 <FLASH_FlushCaches+0x84>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a13      	ldr	r2, [pc, #76]	; (80086e0 <FLASH_FlushCaches+0x84>)
 8008692:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008696:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8008698:	79fb      	ldrb	r3, [r7, #7]
 800869a:	2b02      	cmp	r3, #2
 800869c:	d002      	beq.n	80086a4 <FLASH_FlushCaches+0x48>
 800869e:	79fb      	ldrb	r3, [r7, #7]
 80086a0:	2b03      	cmp	r3, #3
 80086a2:	d111      	bne.n	80086c8 <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80086a4:	4b0e      	ldr	r3, [pc, #56]	; (80086e0 <FLASH_FlushCaches+0x84>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a0d      	ldr	r2, [pc, #52]	; (80086e0 <FLASH_FlushCaches+0x84>)
 80086aa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80086ae:	6013      	str	r3, [r2, #0]
 80086b0:	4b0b      	ldr	r3, [pc, #44]	; (80086e0 <FLASH_FlushCaches+0x84>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a0a      	ldr	r2, [pc, #40]	; (80086e0 <FLASH_FlushCaches+0x84>)
 80086b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086ba:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80086bc:	4b08      	ldr	r3, [pc, #32]	; (80086e0 <FLASH_FlushCaches+0x84>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a07      	ldr	r2, [pc, #28]	; (80086e0 <FLASH_FlushCaches+0x84>)
 80086c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80086c6:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80086c8:	4b04      	ldr	r3, [pc, #16]	; (80086dc <FLASH_FlushCaches+0x80>)
 80086ca:	2200      	movs	r2, #0
 80086cc:	771a      	strb	r2, [r3, #28]
}
 80086ce:	bf00      	nop
 80086d0:	370c      	adds	r7, #12
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	2000000c 	.word	0x2000000c
 80086e0:	40022000 	.word	0x40022000

080086e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b087      	sub	sp, #28
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80086ee:	2300      	movs	r3, #0
 80086f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80086f2:	e15a      	b.n	80089aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	2101      	movs	r1, #1
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008700:	4013      	ands	r3, r2
 8008702:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2b00      	cmp	r3, #0
 8008708:	f000 814c 	beq.w	80089a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	2b01      	cmp	r3, #1
 8008712:	d00b      	beq.n	800872c <HAL_GPIO_Init+0x48>
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	2b02      	cmp	r3, #2
 800871a:	d007      	beq.n	800872c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008720:	2b11      	cmp	r3, #17
 8008722:	d003      	beq.n	800872c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	2b12      	cmp	r3, #18
 800872a:	d130      	bne.n	800878e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	689b      	ldr	r3, [r3, #8]
 8008730:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	005b      	lsls	r3, r3, #1
 8008736:	2203      	movs	r2, #3
 8008738:	fa02 f303 	lsl.w	r3, r2, r3
 800873c:	43db      	mvns	r3, r3
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	4013      	ands	r3, r2
 8008742:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	68da      	ldr	r2, [r3, #12]
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	005b      	lsls	r3, r3, #1
 800874c:	fa02 f303 	lsl.w	r3, r2, r3
 8008750:	693a      	ldr	r2, [r7, #16]
 8008752:	4313      	orrs	r3, r2
 8008754:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	693a      	ldr	r2, [r7, #16]
 800875a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008762:	2201      	movs	r2, #1
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	fa02 f303 	lsl.w	r3, r2, r3
 800876a:	43db      	mvns	r3, r3
 800876c:	693a      	ldr	r2, [r7, #16]
 800876e:	4013      	ands	r3, r2
 8008770:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	091b      	lsrs	r3, r3, #4
 8008778:	f003 0201 	and.w	r2, r3, #1
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	fa02 f303 	lsl.w	r3, r2, r3
 8008782:	693a      	ldr	r2, [r7, #16]
 8008784:	4313      	orrs	r3, r2
 8008786:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	693a      	ldr	r2, [r7, #16]
 800878c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	68db      	ldr	r3, [r3, #12]
 8008792:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	005b      	lsls	r3, r3, #1
 8008798:	2203      	movs	r2, #3
 800879a:	fa02 f303 	lsl.w	r3, r2, r3
 800879e:	43db      	mvns	r3, r3
 80087a0:	693a      	ldr	r2, [r7, #16]
 80087a2:	4013      	ands	r3, r2
 80087a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	689a      	ldr	r2, [r3, #8]
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	005b      	lsls	r3, r3, #1
 80087ae:	fa02 f303 	lsl.w	r3, r2, r3
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	693a      	ldr	r2, [r7, #16]
 80087bc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	2b02      	cmp	r3, #2
 80087c4:	d003      	beq.n	80087ce <HAL_GPIO_Init+0xea>
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	2b12      	cmp	r3, #18
 80087cc:	d123      	bne.n	8008816 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	08da      	lsrs	r2, r3, #3
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	3208      	adds	r2, #8
 80087d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	f003 0307 	and.w	r3, r3, #7
 80087e2:	009b      	lsls	r3, r3, #2
 80087e4:	220f      	movs	r2, #15
 80087e6:	fa02 f303 	lsl.w	r3, r2, r3
 80087ea:	43db      	mvns	r3, r3
 80087ec:	693a      	ldr	r2, [r7, #16]
 80087ee:	4013      	ands	r3, r2
 80087f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	691a      	ldr	r2, [r3, #16]
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	f003 0307 	and.w	r3, r3, #7
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008802:	693a      	ldr	r2, [r7, #16]
 8008804:	4313      	orrs	r3, r2
 8008806:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	08da      	lsrs	r2, r3, #3
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	3208      	adds	r2, #8
 8008810:	6939      	ldr	r1, [r7, #16]
 8008812:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	005b      	lsls	r3, r3, #1
 8008820:	2203      	movs	r2, #3
 8008822:	fa02 f303 	lsl.w	r3, r2, r3
 8008826:	43db      	mvns	r3, r3
 8008828:	693a      	ldr	r2, [r7, #16]
 800882a:	4013      	ands	r3, r2
 800882c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	f003 0203 	and.w	r2, r3, #3
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	005b      	lsls	r3, r3, #1
 800883a:	fa02 f303 	lsl.w	r3, r2, r3
 800883e:	693a      	ldr	r2, [r7, #16]
 8008840:	4313      	orrs	r3, r2
 8008842:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	693a      	ldr	r2, [r7, #16]
 8008848:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008852:	2b00      	cmp	r3, #0
 8008854:	f000 80a6 	beq.w	80089a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008858:	4b5b      	ldr	r3, [pc, #364]	; (80089c8 <HAL_GPIO_Init+0x2e4>)
 800885a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800885c:	4a5a      	ldr	r2, [pc, #360]	; (80089c8 <HAL_GPIO_Init+0x2e4>)
 800885e:	f043 0301 	orr.w	r3, r3, #1
 8008862:	6613      	str	r3, [r2, #96]	; 0x60
 8008864:	4b58      	ldr	r3, [pc, #352]	; (80089c8 <HAL_GPIO_Init+0x2e4>)
 8008866:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008868:	f003 0301 	and.w	r3, r3, #1
 800886c:	60bb      	str	r3, [r7, #8]
 800886e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008870:	4a56      	ldr	r2, [pc, #344]	; (80089cc <HAL_GPIO_Init+0x2e8>)
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	089b      	lsrs	r3, r3, #2
 8008876:	3302      	adds	r3, #2
 8008878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800887c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	f003 0303 	and.w	r3, r3, #3
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	220f      	movs	r2, #15
 8008888:	fa02 f303 	lsl.w	r3, r2, r3
 800888c:	43db      	mvns	r3, r3
 800888e:	693a      	ldr	r2, [r7, #16]
 8008890:	4013      	ands	r3, r2
 8008892:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800889a:	d01f      	beq.n	80088dc <HAL_GPIO_Init+0x1f8>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	4a4c      	ldr	r2, [pc, #304]	; (80089d0 <HAL_GPIO_Init+0x2ec>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d019      	beq.n	80088d8 <HAL_GPIO_Init+0x1f4>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	4a4b      	ldr	r2, [pc, #300]	; (80089d4 <HAL_GPIO_Init+0x2f0>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d013      	beq.n	80088d4 <HAL_GPIO_Init+0x1f0>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	4a4a      	ldr	r2, [pc, #296]	; (80089d8 <HAL_GPIO_Init+0x2f4>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d00d      	beq.n	80088d0 <HAL_GPIO_Init+0x1ec>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a49      	ldr	r2, [pc, #292]	; (80089dc <HAL_GPIO_Init+0x2f8>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d007      	beq.n	80088cc <HAL_GPIO_Init+0x1e8>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a48      	ldr	r2, [pc, #288]	; (80089e0 <HAL_GPIO_Init+0x2fc>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d101      	bne.n	80088c8 <HAL_GPIO_Init+0x1e4>
 80088c4:	2305      	movs	r3, #5
 80088c6:	e00a      	b.n	80088de <HAL_GPIO_Init+0x1fa>
 80088c8:	2306      	movs	r3, #6
 80088ca:	e008      	b.n	80088de <HAL_GPIO_Init+0x1fa>
 80088cc:	2304      	movs	r3, #4
 80088ce:	e006      	b.n	80088de <HAL_GPIO_Init+0x1fa>
 80088d0:	2303      	movs	r3, #3
 80088d2:	e004      	b.n	80088de <HAL_GPIO_Init+0x1fa>
 80088d4:	2302      	movs	r3, #2
 80088d6:	e002      	b.n	80088de <HAL_GPIO_Init+0x1fa>
 80088d8:	2301      	movs	r3, #1
 80088da:	e000      	b.n	80088de <HAL_GPIO_Init+0x1fa>
 80088dc:	2300      	movs	r3, #0
 80088de:	697a      	ldr	r2, [r7, #20]
 80088e0:	f002 0203 	and.w	r2, r2, #3
 80088e4:	0092      	lsls	r2, r2, #2
 80088e6:	4093      	lsls	r3, r2
 80088e8:	693a      	ldr	r2, [r7, #16]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80088ee:	4937      	ldr	r1, [pc, #220]	; (80089cc <HAL_GPIO_Init+0x2e8>)
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	089b      	lsrs	r3, r3, #2
 80088f4:	3302      	adds	r3, #2
 80088f6:	693a      	ldr	r2, [r7, #16]
 80088f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80088fc:	4b39      	ldr	r3, [pc, #228]	; (80089e4 <HAL_GPIO_Init+0x300>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	43db      	mvns	r3, r3
 8008906:	693a      	ldr	r2, [r7, #16]
 8008908:	4013      	ands	r3, r2
 800890a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008914:	2b00      	cmp	r3, #0
 8008916:	d003      	beq.n	8008920 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008918:	693a      	ldr	r2, [r7, #16]
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	4313      	orrs	r3, r2
 800891e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008920:	4a30      	ldr	r2, [pc, #192]	; (80089e4 <HAL_GPIO_Init+0x300>)
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8008926:	4b2f      	ldr	r3, [pc, #188]	; (80089e4 <HAL_GPIO_Init+0x300>)
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	43db      	mvns	r3, r3
 8008930:	693a      	ldr	r2, [r7, #16]
 8008932:	4013      	ands	r3, r2
 8008934:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800893e:	2b00      	cmp	r3, #0
 8008940:	d003      	beq.n	800894a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008942:	693a      	ldr	r2, [r7, #16]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	4313      	orrs	r3, r2
 8008948:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800894a:	4a26      	ldr	r2, [pc, #152]	; (80089e4 <HAL_GPIO_Init+0x300>)
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008950:	4b24      	ldr	r3, [pc, #144]	; (80089e4 <HAL_GPIO_Init+0x300>)
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	43db      	mvns	r3, r3
 800895a:	693a      	ldr	r2, [r7, #16]
 800895c:	4013      	ands	r3, r2
 800895e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008968:	2b00      	cmp	r3, #0
 800896a:	d003      	beq.n	8008974 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800896c:	693a      	ldr	r2, [r7, #16]
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	4313      	orrs	r3, r2
 8008972:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008974:	4a1b      	ldr	r2, [pc, #108]	; (80089e4 <HAL_GPIO_Init+0x300>)
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800897a:	4b1a      	ldr	r3, [pc, #104]	; (80089e4 <HAL_GPIO_Init+0x300>)
 800897c:	68db      	ldr	r3, [r3, #12]
 800897e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	43db      	mvns	r3, r3
 8008984:	693a      	ldr	r2, [r7, #16]
 8008986:	4013      	ands	r3, r2
 8008988:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008992:	2b00      	cmp	r3, #0
 8008994:	d003      	beq.n	800899e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	4313      	orrs	r3, r2
 800899c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800899e:	4a11      	ldr	r2, [pc, #68]	; (80089e4 <HAL_GPIO_Init+0x300>)
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	3301      	adds	r3, #1
 80089a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	681a      	ldr	r2, [r3, #0]
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	fa22 f303 	lsr.w	r3, r2, r3
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	f47f ae9d 	bne.w	80086f4 <HAL_GPIO_Init+0x10>
  }
}
 80089ba:	bf00      	nop
 80089bc:	bf00      	nop
 80089be:	371c      	adds	r7, #28
 80089c0:	46bd      	mov	sp, r7
 80089c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c6:	4770      	bx	lr
 80089c8:	40021000 	.word	0x40021000
 80089cc:	40010000 	.word	0x40010000
 80089d0:	48000400 	.word	0x48000400
 80089d4:	48000800 	.word	0x48000800
 80089d8:	48000c00 	.word	0x48000c00
 80089dc:	48001000 	.word	0x48001000
 80089e0:	48001400 	.word	0x48001400
 80089e4:	40010400 	.word	0x40010400

080089e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	460b      	mov	r3, r1
 80089f2:	807b      	strh	r3, [r7, #2]
 80089f4:	4613      	mov	r3, r2
 80089f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80089f8:	787b      	ldrb	r3, [r7, #1]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d003      	beq.n	8008a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80089fe:	887a      	ldrh	r2, [r7, #2]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008a04:	e002      	b.n	8008a0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a06:	887a      	ldrh	r2, [r7, #2]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008a0c:	bf00      	nop
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b084      	sub	sp, #16
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a20:	2300      	movs	r3, #0
 8008a22:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d101      	bne.n	8008a2e <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e0bb      	b.n	8008ba6 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	2b05      	cmp	r3, #5
 8008a38:	d101      	bne.n	8008a3e <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e0b3      	b.n	8008ba6 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d101      	bne.n	8008a4e <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e0ab      	b.n	8008ba6 <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008a4e:	4b58      	ldr	r3, [pc, #352]	; (8008bb0 <HAL_OPAMP_Init+0x198>)
 8008a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a52:	4a57      	ldr	r2, [pc, #348]	; (8008bb0 <HAL_OPAMP_Init+0x198>)
 8008a54:	f043 0301 	orr.w	r3, r3, #1
 8008a58:	6613      	str	r3, [r2, #96]	; 0x60
 8008a5a:	4b55      	ldr	r3, [pc, #340]	; (8008bb0 <HAL_OPAMP_Init+0x198>)
 8008a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a5e:	f003 0301 	and.w	r3, r3, #1
 8008a62:	60bb      	str	r3, [r7, #8]
 8008a64:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d103      	bne.n	8008a7a <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f7fc f85a 	bl	8004b34 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	2b40      	cmp	r3, #64	; 0x40
 8008a86:	d003      	beq.n	8008a90 <HAL_OPAMP_Init+0x78>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	689b      	ldr	r3, [r3, #8]
 8008a8c:	2b60      	cmp	r3, #96	; 0x60
 8008a8e:	d133      	bne.n	8008af8 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f023 0110 	bic.w	r1, r3, #16
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	430a      	orrs	r2, r1
 8008aa4:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	4b41      	ldr	r3, [pc, #260]	; (8008bb4 <HAL_OPAMP_Init+0x19c>)
 8008aae:	4013      	ands	r3, r2
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	6851      	ldr	r1, [r2, #4]
 8008ab4:	687a      	ldr	r2, [r7, #4]
 8008ab6:	6892      	ldr	r2, [r2, #8]
 8008ab8:	4311      	orrs	r1, r2
 8008aba:	687a      	ldr	r2, [r7, #4]
 8008abc:	6912      	ldr	r2, [r2, #16]
 8008abe:	430a      	orrs	r2, r1
 8008ac0:	6879      	ldr	r1, [r7, #4]
 8008ac2:	7d09      	ldrb	r1, [r1, #20]
 8008ac4:	2901      	cmp	r1, #1
 8008ac6:	d102      	bne.n	8008ace <HAL_OPAMP_Init+0xb6>
 8008ac8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008acc:	e000      	b.n	8008ad0 <HAL_OPAMP_Init+0xb8>
 8008ace:	2100      	movs	r1, #0
 8008ad0:	4311      	orrs	r1, r2
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008ad6:	4311      	orrs	r1, r2
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008adc:	4311      	orrs	r1, r2
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008ae2:	04d2      	lsls	r2, r2, #19
 8008ae4:	4311      	orrs	r1, r2
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008aea:	0612      	lsls	r2, r2, #24
 8008aec:	4311      	orrs	r1, r2
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	6812      	ldr	r2, [r2, #0]
 8008af2:	430b      	orrs	r3, r1
 8008af4:	6013      	str	r3, [r2, #0]
 8008af6:	e035      	b.n	8008b64 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f023 0110 	bic.w	r1, r3, #16
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	430a      	orrs	r2, r1
 8008b0c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	4b27      	ldr	r3, [pc, #156]	; (8008bb4 <HAL_OPAMP_Init+0x19c>)
 8008b16:	4013      	ands	r3, r2
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	6851      	ldr	r1, [r2, #4]
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	6892      	ldr	r2, [r2, #8]
 8008b20:	4311      	orrs	r1, r2
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	68d2      	ldr	r2, [r2, #12]
 8008b26:	4311      	orrs	r1, r2
 8008b28:	687a      	ldr	r2, [r7, #4]
 8008b2a:	6912      	ldr	r2, [r2, #16]
 8008b2c:	430a      	orrs	r2, r1
 8008b2e:	6879      	ldr	r1, [r7, #4]
 8008b30:	7d09      	ldrb	r1, [r1, #20]
 8008b32:	2901      	cmp	r1, #1
 8008b34:	d102      	bne.n	8008b3c <HAL_OPAMP_Init+0x124>
 8008b36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008b3a:	e000      	b.n	8008b3e <HAL_OPAMP_Init+0x126>
 8008b3c:	2100      	movs	r1, #0
 8008b3e:	4311      	orrs	r1, r2
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008b44:	4311      	orrs	r1, r2
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008b4a:	4311      	orrs	r1, r2
 8008b4c:	687a      	ldr	r2, [r7, #4]
 8008b4e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008b50:	04d2      	lsls	r2, r2, #19
 8008b52:	4311      	orrs	r1, r2
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008b58:	0612      	lsls	r2, r2, #24
 8008b5a:	4311      	orrs	r1, r2
 8008b5c:	687a      	ldr	r2, [r7, #4]
 8008b5e:	6812      	ldr	r2, [r2, #0]
 8008b60:	430b      	orrs	r3, r1
 8008b62:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	699b      	ldr	r3, [r3, #24]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	db10      	blt.n	8008b90 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	699b      	ldr	r3, [r3, #24]
 8008b74:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	699a      	ldr	r2, [r3, #24]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	69db      	ldr	r3, [r3, #28]
 8008b80:	431a      	orrs	r2, r3
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a1b      	ldr	r3, [r3, #32]
 8008b86:	431a      	orrs	r2, r3
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d103      	bne.n	8008ba4 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8008ba4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3710      	adds	r7, #16
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	40021000 	.word	0x40021000
 8008bb4:	e0003e11 	.word	0xe0003e11

08008bb8 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b085      	sub	sp, #20
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d102      	bne.n	8008bd0 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	73fb      	strb	r3, [r7, #15]
 8008bce:	e01d      	b.n	8008c0c <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	2b05      	cmp	r3, #5
 8008bda:	d102      	bne.n	8008be2 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	73fb      	strb	r3, [r7, #15]
 8008be0:	e014      	b.n	8008c0c <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d10c      	bne.n	8008c08 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681a      	ldr	r2, [r3, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f042 0201 	orr.w	r2, r2, #1
 8008bfc:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2204      	movs	r2, #4
 8008c02:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8008c06:	e001      	b.n	8008c0c <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8008c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3714      	adds	r7, #20
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr
	...

08008c1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b085      	sub	sp, #20
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d141      	bne.n	8008cae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008c2a:	4b4b      	ldr	r3, [pc, #300]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008c32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c36:	d131      	bne.n	8008c9c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008c38:	4b47      	ldr	r3, [pc, #284]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c3e:	4a46      	ldr	r2, [pc, #280]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c44:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008c48:	4b43      	ldr	r3, [pc, #268]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008c50:	4a41      	ldr	r2, [pc, #260]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008c56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008c58:	4b40      	ldr	r3, [pc, #256]	; (8008d5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	2232      	movs	r2, #50	; 0x32
 8008c5e:	fb02 f303 	mul.w	r3, r2, r3
 8008c62:	4a3f      	ldr	r2, [pc, #252]	; (8008d60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008c64:	fba2 2303 	umull	r2, r3, r2, r3
 8008c68:	0c9b      	lsrs	r3, r3, #18
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008c6e:	e002      	b.n	8008c76 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	3b01      	subs	r3, #1
 8008c74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008c76:	4b38      	ldr	r3, [pc, #224]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c78:	695b      	ldr	r3, [r3, #20]
 8008c7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c82:	d102      	bne.n	8008c8a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d1f2      	bne.n	8008c70 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008c8a:	4b33      	ldr	r3, [pc, #204]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c8c:	695b      	ldr	r3, [r3, #20]
 8008c8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c96:	d158      	bne.n	8008d4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008c98:	2303      	movs	r3, #3
 8008c9a:	e057      	b.n	8008d4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008c9c:	4b2e      	ldr	r3, [pc, #184]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008ca2:	4a2d      	ldr	r2, [pc, #180]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ca4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ca8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008cac:	e04d      	b.n	8008d4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cb4:	d141      	bne.n	8008d3a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008cb6:	4b28      	ldr	r3, [pc, #160]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cc2:	d131      	bne.n	8008d28 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008cc4:	4b24      	ldr	r3, [pc, #144]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008cca:	4a23      	ldr	r2, [pc, #140]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008cd0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008cd4:	4b20      	ldr	r3, [pc, #128]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008cdc:	4a1e      	ldr	r2, [pc, #120]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008ce2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008ce4:	4b1d      	ldr	r3, [pc, #116]	; (8008d5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2232      	movs	r2, #50	; 0x32
 8008cea:	fb02 f303 	mul.w	r3, r2, r3
 8008cee:	4a1c      	ldr	r2, [pc, #112]	; (8008d60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf4:	0c9b      	lsrs	r3, r3, #18
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008cfa:	e002      	b.n	8008d02 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	3b01      	subs	r3, #1
 8008d00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008d02:	4b15      	ldr	r3, [pc, #84]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d04:	695b      	ldr	r3, [r3, #20]
 8008d06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d0e:	d102      	bne.n	8008d16 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1f2      	bne.n	8008cfc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008d16:	4b10      	ldr	r3, [pc, #64]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d18:	695b      	ldr	r3, [r3, #20]
 8008d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d22:	d112      	bne.n	8008d4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008d24:	2303      	movs	r3, #3
 8008d26:	e011      	b.n	8008d4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008d28:	4b0b      	ldr	r3, [pc, #44]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d2e:	4a0a      	ldr	r2, [pc, #40]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008d38:	e007      	b.n	8008d4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008d3a:	4b07      	ldr	r3, [pc, #28]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008d42:	4a05      	ldr	r2, [pc, #20]	; (8008d58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008d48:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3714      	adds	r7, #20
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr
 8008d58:	40007000 	.word	0x40007000
 8008d5c:	20000000 	.word	0x20000000
 8008d60:	431bde83 	.word	0x431bde83

08008d64 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008d64:	b480      	push	{r7}
 8008d66:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008d68:	4b05      	ldr	r3, [pc, #20]	; (8008d80 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	4a04      	ldr	r2, [pc, #16]	; (8008d80 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008d6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008d72:	6093      	str	r3, [r2, #8]
}
 8008d74:	bf00      	nop
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr
 8008d7e:	bf00      	nop
 8008d80:	40007000 	.word	0x40007000

08008d84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b088      	sub	sp, #32
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d101      	bne.n	8008d96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	e306      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f003 0301 	and.w	r3, r3, #1
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d075      	beq.n	8008e8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008da2:	4b97      	ldr	r3, [pc, #604]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008da4:	689b      	ldr	r3, [r3, #8]
 8008da6:	f003 030c 	and.w	r3, r3, #12
 8008daa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008dac:	4b94      	ldr	r3, [pc, #592]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008dae:	68db      	ldr	r3, [r3, #12]
 8008db0:	f003 0303 	and.w	r3, r3, #3
 8008db4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	2b0c      	cmp	r3, #12
 8008dba:	d102      	bne.n	8008dc2 <HAL_RCC_OscConfig+0x3e>
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	2b03      	cmp	r3, #3
 8008dc0:	d002      	beq.n	8008dc8 <HAL_RCC_OscConfig+0x44>
 8008dc2:	69bb      	ldr	r3, [r7, #24]
 8008dc4:	2b08      	cmp	r3, #8
 8008dc6:	d10b      	bne.n	8008de0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008dc8:	4b8d      	ldr	r3, [pc, #564]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d05b      	beq.n	8008e8c <HAL_RCC_OscConfig+0x108>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d157      	bne.n	8008e8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	e2e1      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008de8:	d106      	bne.n	8008df8 <HAL_RCC_OscConfig+0x74>
 8008dea:	4b85      	ldr	r3, [pc, #532]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	4a84      	ldr	r2, [pc, #528]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008df0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008df4:	6013      	str	r3, [r2, #0]
 8008df6:	e01d      	b.n	8008e34 <HAL_RCC_OscConfig+0xb0>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e00:	d10c      	bne.n	8008e1c <HAL_RCC_OscConfig+0x98>
 8008e02:	4b7f      	ldr	r3, [pc, #508]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a7e      	ldr	r2, [pc, #504]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e0c:	6013      	str	r3, [r2, #0]
 8008e0e:	4b7c      	ldr	r3, [pc, #496]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a7b      	ldr	r2, [pc, #492]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e18:	6013      	str	r3, [r2, #0]
 8008e1a:	e00b      	b.n	8008e34 <HAL_RCC_OscConfig+0xb0>
 8008e1c:	4b78      	ldr	r3, [pc, #480]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a77      	ldr	r2, [pc, #476]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e26:	6013      	str	r3, [r2, #0]
 8008e28:	4b75      	ldr	r3, [pc, #468]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a74      	ldr	r2, [pc, #464]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d013      	beq.n	8008e64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e3c:	f7fc ff48 	bl	8005cd0 <HAL_GetTick>
 8008e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e42:	e008      	b.n	8008e56 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e44:	f7fc ff44 	bl	8005cd0 <HAL_GetTick>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	1ad3      	subs	r3, r2, r3
 8008e4e:	2b64      	cmp	r3, #100	; 0x64
 8008e50:	d901      	bls.n	8008e56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008e52:	2303      	movs	r3, #3
 8008e54:	e2a6      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e56:	4b6a      	ldr	r3, [pc, #424]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d0f0      	beq.n	8008e44 <HAL_RCC_OscConfig+0xc0>
 8008e62:	e014      	b.n	8008e8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e64:	f7fc ff34 	bl	8005cd0 <HAL_GetTick>
 8008e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008e6a:	e008      	b.n	8008e7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e6c:	f7fc ff30 	bl	8005cd0 <HAL_GetTick>
 8008e70:	4602      	mov	r2, r0
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	1ad3      	subs	r3, r2, r3
 8008e76:	2b64      	cmp	r3, #100	; 0x64
 8008e78:	d901      	bls.n	8008e7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008e7a:	2303      	movs	r3, #3
 8008e7c:	e292      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008e7e:	4b60      	ldr	r3, [pc, #384]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d1f0      	bne.n	8008e6c <HAL_RCC_OscConfig+0xe8>
 8008e8a:	e000      	b.n	8008e8e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f003 0302 	and.w	r3, r3, #2
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d075      	beq.n	8008f86 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e9a:	4b59      	ldr	r3, [pc, #356]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	f003 030c 	and.w	r3, r3, #12
 8008ea2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008ea4:	4b56      	ldr	r3, [pc, #344]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	f003 0303 	and.w	r3, r3, #3
 8008eac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	2b0c      	cmp	r3, #12
 8008eb2:	d102      	bne.n	8008eba <HAL_RCC_OscConfig+0x136>
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	2b02      	cmp	r3, #2
 8008eb8:	d002      	beq.n	8008ec0 <HAL_RCC_OscConfig+0x13c>
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	2b04      	cmp	r3, #4
 8008ebe:	d11f      	bne.n	8008f00 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008ec0:	4b4f      	ldr	r3, [pc, #316]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d005      	beq.n	8008ed8 <HAL_RCC_OscConfig+0x154>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	68db      	ldr	r3, [r3, #12]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d101      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	e265      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ed8:	4b49      	ldr	r3, [pc, #292]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	691b      	ldr	r3, [r3, #16]
 8008ee4:	061b      	lsls	r3, r3, #24
 8008ee6:	4946      	ldr	r1, [pc, #280]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008eec:	4b45      	ldr	r3, [pc, #276]	; (8009004 <HAL_RCC_OscConfig+0x280>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	f7fc fea1 	bl	8005c38 <HAL_InitTick>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d043      	beq.n	8008f84 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008efc:	2301      	movs	r3, #1
 8008efe:	e251      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d023      	beq.n	8008f50 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f08:	4b3d      	ldr	r3, [pc, #244]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a3c      	ldr	r2, [pc, #240]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f14:	f7fc fedc 	bl	8005cd0 <HAL_GetTick>
 8008f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f1a:	e008      	b.n	8008f2e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f1c:	f7fc fed8 	bl	8005cd0 <HAL_GetTick>
 8008f20:	4602      	mov	r2, r0
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	1ad3      	subs	r3, r2, r3
 8008f26:	2b02      	cmp	r3, #2
 8008f28:	d901      	bls.n	8008f2e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008f2a:	2303      	movs	r3, #3
 8008f2c:	e23a      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f2e:	4b34      	ldr	r3, [pc, #208]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d0f0      	beq.n	8008f1c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f3a:	4b31      	ldr	r3, [pc, #196]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	061b      	lsls	r3, r3, #24
 8008f48:	492d      	ldr	r1, [pc, #180]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	604b      	str	r3, [r1, #4]
 8008f4e:	e01a      	b.n	8008f86 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008f50:	4b2b      	ldr	r3, [pc, #172]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a2a      	ldr	r2, [pc, #168]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008f56:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f5c:	f7fc feb8 	bl	8005cd0 <HAL_GetTick>
 8008f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008f62:	e008      	b.n	8008f76 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f64:	f7fc feb4 	bl	8005cd0 <HAL_GetTick>
 8008f68:	4602      	mov	r2, r0
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	1ad3      	subs	r3, r2, r3
 8008f6e:	2b02      	cmp	r3, #2
 8008f70:	d901      	bls.n	8008f76 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008f72:	2303      	movs	r3, #3
 8008f74:	e216      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008f76:	4b22      	ldr	r3, [pc, #136]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1f0      	bne.n	8008f64 <HAL_RCC_OscConfig+0x1e0>
 8008f82:	e000      	b.n	8008f86 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f84:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f003 0308 	and.w	r3, r3, #8
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d041      	beq.n	8009016 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	695b      	ldr	r3, [r3, #20]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d01c      	beq.n	8008fd4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f9a:	4b19      	ldr	r3, [pc, #100]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008f9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008fa0:	4a17      	ldr	r2, [pc, #92]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008fa2:	f043 0301 	orr.w	r3, r3, #1
 8008fa6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008faa:	f7fc fe91 	bl	8005cd0 <HAL_GetTick>
 8008fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008fb0:	e008      	b.n	8008fc4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008fb2:	f7fc fe8d 	bl	8005cd0 <HAL_GetTick>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	2b02      	cmp	r3, #2
 8008fbe:	d901      	bls.n	8008fc4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	e1ef      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008fc4:	4b0e      	ldr	r3, [pc, #56]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008fca:	f003 0302 	and.w	r3, r3, #2
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d0ef      	beq.n	8008fb2 <HAL_RCC_OscConfig+0x22e>
 8008fd2:	e020      	b.n	8009016 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008fd4:	4b0a      	ldr	r3, [pc, #40]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008fda:	4a09      	ldr	r2, [pc, #36]	; (8009000 <HAL_RCC_OscConfig+0x27c>)
 8008fdc:	f023 0301 	bic.w	r3, r3, #1
 8008fe0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fe4:	f7fc fe74 	bl	8005cd0 <HAL_GetTick>
 8008fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008fea:	e00d      	b.n	8009008 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008fec:	f7fc fe70 	bl	8005cd0 <HAL_GetTick>
 8008ff0:	4602      	mov	r2, r0
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	1ad3      	subs	r3, r2, r3
 8008ff6:	2b02      	cmp	r3, #2
 8008ff8:	d906      	bls.n	8009008 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008ffa:	2303      	movs	r3, #3
 8008ffc:	e1d2      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
 8008ffe:	bf00      	nop
 8009000:	40021000 	.word	0x40021000
 8009004:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009008:	4b8c      	ldr	r3, [pc, #560]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 800900a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800900e:	f003 0302 	and.w	r3, r3, #2
 8009012:	2b00      	cmp	r3, #0
 8009014:	d1ea      	bne.n	8008fec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f003 0304 	and.w	r3, r3, #4
 800901e:	2b00      	cmp	r3, #0
 8009020:	f000 80a6 	beq.w	8009170 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009024:	2300      	movs	r3, #0
 8009026:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009028:	4b84      	ldr	r3, [pc, #528]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 800902a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800902c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009030:	2b00      	cmp	r3, #0
 8009032:	d101      	bne.n	8009038 <HAL_RCC_OscConfig+0x2b4>
 8009034:	2301      	movs	r3, #1
 8009036:	e000      	b.n	800903a <HAL_RCC_OscConfig+0x2b6>
 8009038:	2300      	movs	r3, #0
 800903a:	2b00      	cmp	r3, #0
 800903c:	d00d      	beq.n	800905a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800903e:	4b7f      	ldr	r3, [pc, #508]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 8009040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009042:	4a7e      	ldr	r2, [pc, #504]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 8009044:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009048:	6593      	str	r3, [r2, #88]	; 0x58
 800904a:	4b7c      	ldr	r3, [pc, #496]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 800904c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800904e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009052:	60fb      	str	r3, [r7, #12]
 8009054:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009056:	2301      	movs	r3, #1
 8009058:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800905a:	4b79      	ldr	r3, [pc, #484]	; (8009240 <HAL_RCC_OscConfig+0x4bc>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009062:	2b00      	cmp	r3, #0
 8009064:	d118      	bne.n	8009098 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009066:	4b76      	ldr	r3, [pc, #472]	; (8009240 <HAL_RCC_OscConfig+0x4bc>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a75      	ldr	r2, [pc, #468]	; (8009240 <HAL_RCC_OscConfig+0x4bc>)
 800906c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009070:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009072:	f7fc fe2d 	bl	8005cd0 <HAL_GetTick>
 8009076:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009078:	e008      	b.n	800908c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800907a:	f7fc fe29 	bl	8005cd0 <HAL_GetTick>
 800907e:	4602      	mov	r2, r0
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	1ad3      	subs	r3, r2, r3
 8009084:	2b02      	cmp	r3, #2
 8009086:	d901      	bls.n	800908c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009088:	2303      	movs	r3, #3
 800908a:	e18b      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800908c:	4b6c      	ldr	r3, [pc, #432]	; (8009240 <HAL_RCC_OscConfig+0x4bc>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009094:	2b00      	cmp	r3, #0
 8009096:	d0f0      	beq.n	800907a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	2b01      	cmp	r3, #1
 800909e:	d108      	bne.n	80090b2 <HAL_RCC_OscConfig+0x32e>
 80090a0:	4b66      	ldr	r3, [pc, #408]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090a6:	4a65      	ldr	r2, [pc, #404]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090a8:	f043 0301 	orr.w	r3, r3, #1
 80090ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80090b0:	e024      	b.n	80090fc <HAL_RCC_OscConfig+0x378>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	2b05      	cmp	r3, #5
 80090b8:	d110      	bne.n	80090dc <HAL_RCC_OscConfig+0x358>
 80090ba:	4b60      	ldr	r3, [pc, #384]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090c0:	4a5e      	ldr	r2, [pc, #376]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090c2:	f043 0304 	orr.w	r3, r3, #4
 80090c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80090ca:	4b5c      	ldr	r3, [pc, #368]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090d0:	4a5a      	ldr	r2, [pc, #360]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090d2:	f043 0301 	orr.w	r3, r3, #1
 80090d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80090da:	e00f      	b.n	80090fc <HAL_RCC_OscConfig+0x378>
 80090dc:	4b57      	ldr	r3, [pc, #348]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090e2:	4a56      	ldr	r2, [pc, #344]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090e4:	f023 0301 	bic.w	r3, r3, #1
 80090e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80090ec:	4b53      	ldr	r3, [pc, #332]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090f2:	4a52      	ldr	r2, [pc, #328]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80090f4:	f023 0304 	bic.w	r3, r3, #4
 80090f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	689b      	ldr	r3, [r3, #8]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d016      	beq.n	8009132 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009104:	f7fc fde4 	bl	8005cd0 <HAL_GetTick>
 8009108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800910a:	e00a      	b.n	8009122 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800910c:	f7fc fde0 	bl	8005cd0 <HAL_GetTick>
 8009110:	4602      	mov	r2, r0
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	f241 3288 	movw	r2, #5000	; 0x1388
 800911a:	4293      	cmp	r3, r2
 800911c:	d901      	bls.n	8009122 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800911e:	2303      	movs	r3, #3
 8009120:	e140      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009122:	4b46      	ldr	r3, [pc, #280]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 8009124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009128:	f003 0302 	and.w	r3, r3, #2
 800912c:	2b00      	cmp	r3, #0
 800912e:	d0ed      	beq.n	800910c <HAL_RCC_OscConfig+0x388>
 8009130:	e015      	b.n	800915e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009132:	f7fc fdcd 	bl	8005cd0 <HAL_GetTick>
 8009136:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009138:	e00a      	b.n	8009150 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800913a:	f7fc fdc9 	bl	8005cd0 <HAL_GetTick>
 800913e:	4602      	mov	r2, r0
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	1ad3      	subs	r3, r2, r3
 8009144:	f241 3288 	movw	r2, #5000	; 0x1388
 8009148:	4293      	cmp	r3, r2
 800914a:	d901      	bls.n	8009150 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800914c:	2303      	movs	r3, #3
 800914e:	e129      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009150:	4b3a      	ldr	r3, [pc, #232]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 8009152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009156:	f003 0302 	and.w	r3, r3, #2
 800915a:	2b00      	cmp	r3, #0
 800915c:	d1ed      	bne.n	800913a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800915e:	7ffb      	ldrb	r3, [r7, #31]
 8009160:	2b01      	cmp	r3, #1
 8009162:	d105      	bne.n	8009170 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009164:	4b35      	ldr	r3, [pc, #212]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 8009166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009168:	4a34      	ldr	r2, [pc, #208]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 800916a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800916e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f003 0320 	and.w	r3, r3, #32
 8009178:	2b00      	cmp	r3, #0
 800917a:	d03c      	beq.n	80091f6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d01c      	beq.n	80091be <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009184:	4b2d      	ldr	r3, [pc, #180]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 8009186:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800918a:	4a2c      	ldr	r2, [pc, #176]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 800918c:	f043 0301 	orr.w	r3, r3, #1
 8009190:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009194:	f7fc fd9c 	bl	8005cd0 <HAL_GetTick>
 8009198:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800919a:	e008      	b.n	80091ae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800919c:	f7fc fd98 	bl	8005cd0 <HAL_GetTick>
 80091a0:	4602      	mov	r2, r0
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	1ad3      	subs	r3, r2, r3
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d901      	bls.n	80091ae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80091aa:	2303      	movs	r3, #3
 80091ac:	e0fa      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80091ae:	4b23      	ldr	r3, [pc, #140]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80091b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80091b4:	f003 0302 	and.w	r3, r3, #2
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d0ef      	beq.n	800919c <HAL_RCC_OscConfig+0x418>
 80091bc:	e01b      	b.n	80091f6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80091be:	4b1f      	ldr	r3, [pc, #124]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80091c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80091c4:	4a1d      	ldr	r2, [pc, #116]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80091c6:	f023 0301 	bic.w	r3, r3, #1
 80091ca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091ce:	f7fc fd7f 	bl	8005cd0 <HAL_GetTick>
 80091d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80091d4:	e008      	b.n	80091e8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80091d6:	f7fc fd7b 	bl	8005cd0 <HAL_GetTick>
 80091da:	4602      	mov	r2, r0
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	1ad3      	subs	r3, r2, r3
 80091e0:	2b02      	cmp	r3, #2
 80091e2:	d901      	bls.n	80091e8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80091e4:	2303      	movs	r3, #3
 80091e6:	e0dd      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80091e8:	4b14      	ldr	r3, [pc, #80]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 80091ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80091ee:	f003 0302 	and.w	r3, r3, #2
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d1ef      	bne.n	80091d6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	69db      	ldr	r3, [r3, #28]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	f000 80d1 	beq.w	80093a2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009200:	4b0e      	ldr	r3, [pc, #56]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	f003 030c 	and.w	r3, r3, #12
 8009208:	2b0c      	cmp	r3, #12
 800920a:	f000 808b 	beq.w	8009324 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	69db      	ldr	r3, [r3, #28]
 8009212:	2b02      	cmp	r3, #2
 8009214:	d15e      	bne.n	80092d4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009216:	4b09      	ldr	r3, [pc, #36]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	4a08      	ldr	r2, [pc, #32]	; (800923c <HAL_RCC_OscConfig+0x4b8>)
 800921c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009220:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009222:	f7fc fd55 	bl	8005cd0 <HAL_GetTick>
 8009226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009228:	e00c      	b.n	8009244 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800922a:	f7fc fd51 	bl	8005cd0 <HAL_GetTick>
 800922e:	4602      	mov	r2, r0
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	1ad3      	subs	r3, r2, r3
 8009234:	2b02      	cmp	r3, #2
 8009236:	d905      	bls.n	8009244 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009238:	2303      	movs	r3, #3
 800923a:	e0b3      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
 800923c:	40021000 	.word	0x40021000
 8009240:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009244:	4b59      	ldr	r3, [pc, #356]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800924c:	2b00      	cmp	r3, #0
 800924e:	d1ec      	bne.n	800922a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009250:	4b56      	ldr	r3, [pc, #344]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 8009252:	68da      	ldr	r2, [r3, #12]
 8009254:	4b56      	ldr	r3, [pc, #344]	; (80093b0 <HAL_RCC_OscConfig+0x62c>)
 8009256:	4013      	ands	r3, r2
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	6a11      	ldr	r1, [r2, #32]
 800925c:	687a      	ldr	r2, [r7, #4]
 800925e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009260:	3a01      	subs	r2, #1
 8009262:	0112      	lsls	r2, r2, #4
 8009264:	4311      	orrs	r1, r2
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800926a:	0212      	lsls	r2, r2, #8
 800926c:	4311      	orrs	r1, r2
 800926e:	687a      	ldr	r2, [r7, #4]
 8009270:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009272:	0852      	lsrs	r2, r2, #1
 8009274:	3a01      	subs	r2, #1
 8009276:	0552      	lsls	r2, r2, #21
 8009278:	4311      	orrs	r1, r2
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800927e:	0852      	lsrs	r2, r2, #1
 8009280:	3a01      	subs	r2, #1
 8009282:	0652      	lsls	r2, r2, #25
 8009284:	4311      	orrs	r1, r2
 8009286:	687a      	ldr	r2, [r7, #4]
 8009288:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800928a:	06d2      	lsls	r2, r2, #27
 800928c:	430a      	orrs	r2, r1
 800928e:	4947      	ldr	r1, [pc, #284]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 8009290:	4313      	orrs	r3, r2
 8009292:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009294:	4b45      	ldr	r3, [pc, #276]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4a44      	ldr	r2, [pc, #272]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 800929a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800929e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80092a0:	4b42      	ldr	r3, [pc, #264]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 80092a2:	68db      	ldr	r3, [r3, #12]
 80092a4:	4a41      	ldr	r2, [pc, #260]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 80092a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80092aa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092ac:	f7fc fd10 	bl	8005cd0 <HAL_GetTick>
 80092b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80092b2:	e008      	b.n	80092c6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092b4:	f7fc fd0c 	bl	8005cd0 <HAL_GetTick>
 80092b8:	4602      	mov	r2, r0
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	1ad3      	subs	r3, r2, r3
 80092be:	2b02      	cmp	r3, #2
 80092c0:	d901      	bls.n	80092c6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80092c2:	2303      	movs	r3, #3
 80092c4:	e06e      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80092c6:	4b39      	ldr	r3, [pc, #228]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d0f0      	beq.n	80092b4 <HAL_RCC_OscConfig+0x530>
 80092d2:	e066      	b.n	80093a2 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092d4:	4b35      	ldr	r3, [pc, #212]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a34      	ldr	r2, [pc, #208]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 80092da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80092de:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80092e0:	4b32      	ldr	r3, [pc, #200]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 80092e2:	68db      	ldr	r3, [r3, #12]
 80092e4:	4a31      	ldr	r2, [pc, #196]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 80092e6:	f023 0303 	bic.w	r3, r3, #3
 80092ea:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80092ec:	4b2f      	ldr	r3, [pc, #188]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 80092ee:	68db      	ldr	r3, [r3, #12]
 80092f0:	4a2e      	ldr	r2, [pc, #184]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 80092f2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80092f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80092fa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092fc:	f7fc fce8 	bl	8005cd0 <HAL_GetTick>
 8009300:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009302:	e008      	b.n	8009316 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009304:	f7fc fce4 	bl	8005cd0 <HAL_GetTick>
 8009308:	4602      	mov	r2, r0
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	1ad3      	subs	r3, r2, r3
 800930e:	2b02      	cmp	r3, #2
 8009310:	d901      	bls.n	8009316 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8009312:	2303      	movs	r3, #3
 8009314:	e046      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009316:	4b25      	ldr	r3, [pc, #148]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1f0      	bne.n	8009304 <HAL_RCC_OscConfig+0x580>
 8009322:	e03e      	b.n	80093a2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	69db      	ldr	r3, [r3, #28]
 8009328:	2b01      	cmp	r3, #1
 800932a:	d101      	bne.n	8009330 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	e039      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009330:	4b1e      	ldr	r3, [pc, #120]	; (80093ac <HAL_RCC_OscConfig+0x628>)
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	f003 0203 	and.w	r2, r3, #3
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6a1b      	ldr	r3, [r3, #32]
 8009340:	429a      	cmp	r2, r3
 8009342:	d12c      	bne.n	800939e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800934e:	3b01      	subs	r3, #1
 8009350:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009352:	429a      	cmp	r2, r3
 8009354:	d123      	bne.n	800939e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009360:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009362:	429a      	cmp	r2, r3
 8009364:	d11b      	bne.n	800939e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009370:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009372:	429a      	cmp	r2, r3
 8009374:	d113      	bne.n	800939e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009380:	085b      	lsrs	r3, r3, #1
 8009382:	3b01      	subs	r3, #1
 8009384:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009386:	429a      	cmp	r2, r3
 8009388:	d109      	bne.n	800939e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009394:	085b      	lsrs	r3, r3, #1
 8009396:	3b01      	subs	r3, #1
 8009398:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800939a:	429a      	cmp	r2, r3
 800939c:	d001      	beq.n	80093a2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	e000      	b.n	80093a4 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80093a2:	2300      	movs	r3, #0
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3720      	adds	r7, #32
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}
 80093ac:	40021000 	.word	0x40021000
 80093b0:	019f800c 	.word	0x019f800c

080093b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b086      	sub	sp, #24
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80093be:	2300      	movs	r3, #0
 80093c0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d101      	bne.n	80093cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80093c8:	2301      	movs	r3, #1
 80093ca:	e11e      	b.n	800960a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80093cc:	4b91      	ldr	r3, [pc, #580]	; (8009614 <HAL_RCC_ClockConfig+0x260>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f003 030f 	and.w	r3, r3, #15
 80093d4:	683a      	ldr	r2, [r7, #0]
 80093d6:	429a      	cmp	r2, r3
 80093d8:	d910      	bls.n	80093fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80093da:	4b8e      	ldr	r3, [pc, #568]	; (8009614 <HAL_RCC_ClockConfig+0x260>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f023 020f 	bic.w	r2, r3, #15
 80093e2:	498c      	ldr	r1, [pc, #560]	; (8009614 <HAL_RCC_ClockConfig+0x260>)
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	4313      	orrs	r3, r2
 80093e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80093ea:	4b8a      	ldr	r3, [pc, #552]	; (8009614 <HAL_RCC_ClockConfig+0x260>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f003 030f 	and.w	r3, r3, #15
 80093f2:	683a      	ldr	r2, [r7, #0]
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d001      	beq.n	80093fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80093f8:	2301      	movs	r3, #1
 80093fa:	e106      	b.n	800960a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f003 0301 	and.w	r3, r3, #1
 8009404:	2b00      	cmp	r3, #0
 8009406:	d073      	beq.n	80094f0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	2b03      	cmp	r3, #3
 800940e:	d129      	bne.n	8009464 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009410:	4b81      	ldr	r3, [pc, #516]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009418:	2b00      	cmp	r3, #0
 800941a:	d101      	bne.n	8009420 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800941c:	2301      	movs	r3, #1
 800941e:	e0f4      	b.n	800960a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009420:	f000 f99e 	bl	8009760 <RCC_GetSysClockFreqFromPLLSource>
 8009424:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	4a7c      	ldr	r2, [pc, #496]	; (800961c <HAL_RCC_ClockConfig+0x268>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d93f      	bls.n	80094ae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800942e:	4b7a      	ldr	r3, [pc, #488]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009436:	2b00      	cmp	r3, #0
 8009438:	d009      	beq.n	800944e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009442:	2b00      	cmp	r3, #0
 8009444:	d033      	beq.n	80094ae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800944a:	2b00      	cmp	r3, #0
 800944c:	d12f      	bne.n	80094ae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800944e:	4b72      	ldr	r3, [pc, #456]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009456:	4a70      	ldr	r2, [pc, #448]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 8009458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800945c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800945e:	2380      	movs	r3, #128	; 0x80
 8009460:	617b      	str	r3, [r7, #20]
 8009462:	e024      	b.n	80094ae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	2b02      	cmp	r3, #2
 800946a:	d107      	bne.n	800947c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800946c:	4b6a      	ldr	r3, [pc, #424]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009474:	2b00      	cmp	r3, #0
 8009476:	d109      	bne.n	800948c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009478:	2301      	movs	r3, #1
 800947a:	e0c6      	b.n	800960a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800947c:	4b66      	ldr	r3, [pc, #408]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009484:	2b00      	cmp	r3, #0
 8009486:	d101      	bne.n	800948c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009488:	2301      	movs	r3, #1
 800948a:	e0be      	b.n	800960a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800948c:	f000 f8ce 	bl	800962c <HAL_RCC_GetSysClockFreq>
 8009490:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	4a61      	ldr	r2, [pc, #388]	; (800961c <HAL_RCC_ClockConfig+0x268>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d909      	bls.n	80094ae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800949a:	4b5f      	ldr	r3, [pc, #380]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80094a2:	4a5d      	ldr	r2, [pc, #372]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 80094a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094a8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80094aa:	2380      	movs	r3, #128	; 0x80
 80094ac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80094ae:	4b5a      	ldr	r3, [pc, #360]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	f023 0203 	bic.w	r2, r3, #3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	4957      	ldr	r1, [pc, #348]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 80094bc:	4313      	orrs	r3, r2
 80094be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80094c0:	f7fc fc06 	bl	8005cd0 <HAL_GetTick>
 80094c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094c6:	e00a      	b.n	80094de <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094c8:	f7fc fc02 	bl	8005cd0 <HAL_GetTick>
 80094cc:	4602      	mov	r2, r0
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	1ad3      	subs	r3, r2, r3
 80094d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d901      	bls.n	80094de <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80094da:	2303      	movs	r3, #3
 80094dc:	e095      	b.n	800960a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094de:	4b4e      	ldr	r3, [pc, #312]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 80094e0:	689b      	ldr	r3, [r3, #8]
 80094e2:	f003 020c 	and.w	r2, r3, #12
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	685b      	ldr	r3, [r3, #4]
 80094ea:	009b      	lsls	r3, r3, #2
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d1eb      	bne.n	80094c8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f003 0302 	and.w	r3, r3, #2
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d023      	beq.n	8009544 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f003 0304 	and.w	r3, r3, #4
 8009504:	2b00      	cmp	r3, #0
 8009506:	d005      	beq.n	8009514 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009508:	4b43      	ldr	r3, [pc, #268]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 800950a:	689b      	ldr	r3, [r3, #8]
 800950c:	4a42      	ldr	r2, [pc, #264]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 800950e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009512:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f003 0308 	and.w	r3, r3, #8
 800951c:	2b00      	cmp	r3, #0
 800951e:	d007      	beq.n	8009530 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009520:	4b3d      	ldr	r3, [pc, #244]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009528:	4a3b      	ldr	r2, [pc, #236]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 800952a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800952e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009530:	4b39      	ldr	r3, [pc, #228]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	689b      	ldr	r3, [r3, #8]
 800953c:	4936      	ldr	r1, [pc, #216]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 800953e:	4313      	orrs	r3, r2
 8009540:	608b      	str	r3, [r1, #8]
 8009542:	e008      	b.n	8009556 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	2b80      	cmp	r3, #128	; 0x80
 8009548:	d105      	bne.n	8009556 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800954a:	4b33      	ldr	r3, [pc, #204]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 800954c:	689b      	ldr	r3, [r3, #8]
 800954e:	4a32      	ldr	r2, [pc, #200]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 8009550:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009554:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009556:	4b2f      	ldr	r3, [pc, #188]	; (8009614 <HAL_RCC_ClockConfig+0x260>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f003 030f 	and.w	r3, r3, #15
 800955e:	683a      	ldr	r2, [r7, #0]
 8009560:	429a      	cmp	r2, r3
 8009562:	d21d      	bcs.n	80095a0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009564:	4b2b      	ldr	r3, [pc, #172]	; (8009614 <HAL_RCC_ClockConfig+0x260>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f023 020f 	bic.w	r2, r3, #15
 800956c:	4929      	ldr	r1, [pc, #164]	; (8009614 <HAL_RCC_ClockConfig+0x260>)
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	4313      	orrs	r3, r2
 8009572:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009574:	f7fc fbac 	bl	8005cd0 <HAL_GetTick>
 8009578:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800957a:	e00a      	b.n	8009592 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800957c:	f7fc fba8 	bl	8005cd0 <HAL_GetTick>
 8009580:	4602      	mov	r2, r0
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	1ad3      	subs	r3, r2, r3
 8009586:	f241 3288 	movw	r2, #5000	; 0x1388
 800958a:	4293      	cmp	r3, r2
 800958c:	d901      	bls.n	8009592 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e03b      	b.n	800960a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009592:	4b20      	ldr	r3, [pc, #128]	; (8009614 <HAL_RCC_ClockConfig+0x260>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 030f 	and.w	r3, r3, #15
 800959a:	683a      	ldr	r2, [r7, #0]
 800959c:	429a      	cmp	r2, r3
 800959e:	d1ed      	bne.n	800957c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f003 0304 	and.w	r3, r3, #4
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d008      	beq.n	80095be <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80095ac:	4b1a      	ldr	r3, [pc, #104]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	4917      	ldr	r1, [pc, #92]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 80095ba:	4313      	orrs	r3, r2
 80095bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f003 0308 	and.w	r3, r3, #8
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d009      	beq.n	80095de <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80095ca:	4b13      	ldr	r3, [pc, #76]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	691b      	ldr	r3, [r3, #16]
 80095d6:	00db      	lsls	r3, r3, #3
 80095d8:	490f      	ldr	r1, [pc, #60]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 80095da:	4313      	orrs	r3, r2
 80095dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80095de:	f000 f825 	bl	800962c <HAL_RCC_GetSysClockFreq>
 80095e2:	4602      	mov	r2, r0
 80095e4:	4b0c      	ldr	r3, [pc, #48]	; (8009618 <HAL_RCC_ClockConfig+0x264>)
 80095e6:	689b      	ldr	r3, [r3, #8]
 80095e8:	091b      	lsrs	r3, r3, #4
 80095ea:	f003 030f 	and.w	r3, r3, #15
 80095ee:	490c      	ldr	r1, [pc, #48]	; (8009620 <HAL_RCC_ClockConfig+0x26c>)
 80095f0:	5ccb      	ldrb	r3, [r1, r3]
 80095f2:	f003 031f 	and.w	r3, r3, #31
 80095f6:	fa22 f303 	lsr.w	r3, r2, r3
 80095fa:	4a0a      	ldr	r2, [pc, #40]	; (8009624 <HAL_RCC_ClockConfig+0x270>)
 80095fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80095fe:	4b0a      	ldr	r3, [pc, #40]	; (8009628 <HAL_RCC_ClockConfig+0x274>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4618      	mov	r0, r3
 8009604:	f7fc fb18 	bl	8005c38 <HAL_InitTick>
 8009608:	4603      	mov	r3, r0
}
 800960a:	4618      	mov	r0, r3
 800960c:	3718      	adds	r7, #24
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}
 8009612:	bf00      	nop
 8009614:	40022000 	.word	0x40022000
 8009618:	40021000 	.word	0x40021000
 800961c:	04c4b400 	.word	0x04c4b400
 8009620:	0801323c 	.word	0x0801323c
 8009624:	20000000 	.word	0x20000000
 8009628:	20000004 	.word	0x20000004

0800962c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800962c:	b480      	push	{r7}
 800962e:	b087      	sub	sp, #28
 8009630:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009632:	4b2c      	ldr	r3, [pc, #176]	; (80096e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009634:	689b      	ldr	r3, [r3, #8]
 8009636:	f003 030c 	and.w	r3, r3, #12
 800963a:	2b04      	cmp	r3, #4
 800963c:	d102      	bne.n	8009644 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800963e:	4b2a      	ldr	r3, [pc, #168]	; (80096e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009640:	613b      	str	r3, [r7, #16]
 8009642:	e047      	b.n	80096d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009644:	4b27      	ldr	r3, [pc, #156]	; (80096e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	f003 030c 	and.w	r3, r3, #12
 800964c:	2b08      	cmp	r3, #8
 800964e:	d102      	bne.n	8009656 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009650:	4b26      	ldr	r3, [pc, #152]	; (80096ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8009652:	613b      	str	r3, [r7, #16]
 8009654:	e03e      	b.n	80096d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009656:	4b23      	ldr	r3, [pc, #140]	; (80096e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009658:	689b      	ldr	r3, [r3, #8]
 800965a:	f003 030c 	and.w	r3, r3, #12
 800965e:	2b0c      	cmp	r3, #12
 8009660:	d136      	bne.n	80096d0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009662:	4b20      	ldr	r3, [pc, #128]	; (80096e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009664:	68db      	ldr	r3, [r3, #12]
 8009666:	f003 0303 	and.w	r3, r3, #3
 800966a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800966c:	4b1d      	ldr	r3, [pc, #116]	; (80096e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800966e:	68db      	ldr	r3, [r3, #12]
 8009670:	091b      	lsrs	r3, r3, #4
 8009672:	f003 030f 	and.w	r3, r3, #15
 8009676:	3301      	adds	r3, #1
 8009678:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2b03      	cmp	r3, #3
 800967e:	d10c      	bne.n	800969a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009680:	4a1a      	ldr	r2, [pc, #104]	; (80096ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	fbb2 f3f3 	udiv	r3, r2, r3
 8009688:	4a16      	ldr	r2, [pc, #88]	; (80096e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800968a:	68d2      	ldr	r2, [r2, #12]
 800968c:	0a12      	lsrs	r2, r2, #8
 800968e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009692:	fb02 f303 	mul.w	r3, r2, r3
 8009696:	617b      	str	r3, [r7, #20]
      break;
 8009698:	e00c      	b.n	80096b4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800969a:	4a13      	ldr	r2, [pc, #76]	; (80096e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	fbb2 f3f3 	udiv	r3, r2, r3
 80096a2:	4a10      	ldr	r2, [pc, #64]	; (80096e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096a4:	68d2      	ldr	r2, [r2, #12]
 80096a6:	0a12      	lsrs	r2, r2, #8
 80096a8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80096ac:	fb02 f303 	mul.w	r3, r2, r3
 80096b0:	617b      	str	r3, [r7, #20]
      break;
 80096b2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80096b4:	4b0b      	ldr	r3, [pc, #44]	; (80096e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	0e5b      	lsrs	r3, r3, #25
 80096ba:	f003 0303 	and.w	r3, r3, #3
 80096be:	3301      	adds	r3, #1
 80096c0:	005b      	lsls	r3, r3, #1
 80096c2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80096c4:	697a      	ldr	r2, [r7, #20]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80096cc:	613b      	str	r3, [r7, #16]
 80096ce:	e001      	b.n	80096d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80096d0:	2300      	movs	r3, #0
 80096d2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80096d4:	693b      	ldr	r3, [r7, #16]
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	371c      	adds	r7, #28
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	40021000 	.word	0x40021000
 80096e8:	00f42400 	.word	0x00f42400
 80096ec:	007a1200 	.word	0x007a1200

080096f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80096f0:	b480      	push	{r7}
 80096f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80096f4:	4b03      	ldr	r3, [pc, #12]	; (8009704 <HAL_RCC_GetHCLKFreq+0x14>)
 80096f6:	681b      	ldr	r3, [r3, #0]
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	20000000 	.word	0x20000000

08009708 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800970c:	f7ff fff0 	bl	80096f0 <HAL_RCC_GetHCLKFreq>
 8009710:	4602      	mov	r2, r0
 8009712:	4b06      	ldr	r3, [pc, #24]	; (800972c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	0a1b      	lsrs	r3, r3, #8
 8009718:	f003 0307 	and.w	r3, r3, #7
 800971c:	4904      	ldr	r1, [pc, #16]	; (8009730 <HAL_RCC_GetPCLK1Freq+0x28>)
 800971e:	5ccb      	ldrb	r3, [r1, r3]
 8009720:	f003 031f 	and.w	r3, r3, #31
 8009724:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009728:	4618      	mov	r0, r3
 800972a:	bd80      	pop	{r7, pc}
 800972c:	40021000 	.word	0x40021000
 8009730:	0801324c 	.word	0x0801324c

08009734 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009738:	f7ff ffda 	bl	80096f0 <HAL_RCC_GetHCLKFreq>
 800973c:	4602      	mov	r2, r0
 800973e:	4b06      	ldr	r3, [pc, #24]	; (8009758 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009740:	689b      	ldr	r3, [r3, #8]
 8009742:	0adb      	lsrs	r3, r3, #11
 8009744:	f003 0307 	and.w	r3, r3, #7
 8009748:	4904      	ldr	r1, [pc, #16]	; (800975c <HAL_RCC_GetPCLK2Freq+0x28>)
 800974a:	5ccb      	ldrb	r3, [r1, r3]
 800974c:	f003 031f 	and.w	r3, r3, #31
 8009750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009754:	4618      	mov	r0, r3
 8009756:	bd80      	pop	{r7, pc}
 8009758:	40021000 	.word	0x40021000
 800975c:	0801324c 	.word	0x0801324c

08009760 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009760:	b480      	push	{r7}
 8009762:	b087      	sub	sp, #28
 8009764:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009766:	4b1e      	ldr	r3, [pc, #120]	; (80097e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009768:	68db      	ldr	r3, [r3, #12]
 800976a:	f003 0303 	and.w	r3, r3, #3
 800976e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009770:	4b1b      	ldr	r3, [pc, #108]	; (80097e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	091b      	lsrs	r3, r3, #4
 8009776:	f003 030f 	and.w	r3, r3, #15
 800977a:	3301      	adds	r3, #1
 800977c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	2b03      	cmp	r3, #3
 8009782:	d10c      	bne.n	800979e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009784:	4a17      	ldr	r2, [pc, #92]	; (80097e4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	fbb2 f3f3 	udiv	r3, r2, r3
 800978c:	4a14      	ldr	r2, [pc, #80]	; (80097e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800978e:	68d2      	ldr	r2, [r2, #12]
 8009790:	0a12      	lsrs	r2, r2, #8
 8009792:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009796:	fb02 f303 	mul.w	r3, r2, r3
 800979a:	617b      	str	r3, [r7, #20]
    break;
 800979c:	e00c      	b.n	80097b8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800979e:	4a12      	ldr	r2, [pc, #72]	; (80097e8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80097a6:	4a0e      	ldr	r2, [pc, #56]	; (80097e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097a8:	68d2      	ldr	r2, [r2, #12]
 80097aa:	0a12      	lsrs	r2, r2, #8
 80097ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80097b0:	fb02 f303 	mul.w	r3, r2, r3
 80097b4:	617b      	str	r3, [r7, #20]
    break;
 80097b6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80097b8:	4b09      	ldr	r3, [pc, #36]	; (80097e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097ba:	68db      	ldr	r3, [r3, #12]
 80097bc:	0e5b      	lsrs	r3, r3, #25
 80097be:	f003 0303 	and.w	r3, r3, #3
 80097c2:	3301      	adds	r3, #1
 80097c4:	005b      	lsls	r3, r3, #1
 80097c6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80097c8:	697a      	ldr	r2, [r7, #20]
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80097d0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80097d2:	687b      	ldr	r3, [r7, #4]
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	371c      	adds	r7, #28
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr
 80097e0:	40021000 	.word	0x40021000
 80097e4:	007a1200 	.word	0x007a1200
 80097e8:	00f42400 	.word	0x00f42400

080097ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b086      	sub	sp, #24
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80097f4:	2300      	movs	r3, #0
 80097f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80097f8:	2300      	movs	r3, #0
 80097fa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009804:	2b00      	cmp	r3, #0
 8009806:	f000 8098 	beq.w	800993a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800980a:	2300      	movs	r3, #0
 800980c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800980e:	4b43      	ldr	r3, [pc, #268]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009816:	2b00      	cmp	r3, #0
 8009818:	d10d      	bne.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800981a:	4b40      	ldr	r3, [pc, #256]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800981c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800981e:	4a3f      	ldr	r2, [pc, #252]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009824:	6593      	str	r3, [r2, #88]	; 0x58
 8009826:	4b3d      	ldr	r3, [pc, #244]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800982a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800982e:	60bb      	str	r3, [r7, #8]
 8009830:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009832:	2301      	movs	r3, #1
 8009834:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009836:	4b3a      	ldr	r3, [pc, #232]	; (8009920 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	4a39      	ldr	r2, [pc, #228]	; (8009920 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800983c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009840:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009842:	f7fc fa45 	bl	8005cd0 <HAL_GetTick>
 8009846:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009848:	e009      	b.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800984a:	f7fc fa41 	bl	8005cd0 <HAL_GetTick>
 800984e:	4602      	mov	r2, r0
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	1ad3      	subs	r3, r2, r3
 8009854:	2b02      	cmp	r3, #2
 8009856:	d902      	bls.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009858:	2303      	movs	r3, #3
 800985a:	74fb      	strb	r3, [r7, #19]
        break;
 800985c:	e005      	b.n	800986a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800985e:	4b30      	ldr	r3, [pc, #192]	; (8009920 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009866:	2b00      	cmp	r3, #0
 8009868:	d0ef      	beq.n	800984a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800986a:	7cfb      	ldrb	r3, [r7, #19]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d159      	bne.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009870:	4b2a      	ldr	r3, [pc, #168]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800987a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800987c:	697b      	ldr	r3, [r7, #20]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d01e      	beq.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009886:	697a      	ldr	r2, [r7, #20]
 8009888:	429a      	cmp	r2, r3
 800988a:	d019      	beq.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800988c:	4b23      	ldr	r3, [pc, #140]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800988e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009896:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009898:	4b20      	ldr	r3, [pc, #128]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800989a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800989e:	4a1f      	ldr	r2, [pc, #124]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80098a8:	4b1c      	ldr	r3, [pc, #112]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098ae:	4a1b      	ldr	r2, [pc, #108]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80098b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80098b8:	4a18      	ldr	r2, [pc, #96]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	f003 0301 	and.w	r3, r3, #1
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d016      	beq.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098ca:	f7fc fa01 	bl	8005cd0 <HAL_GetTick>
 80098ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80098d0:	e00b      	b.n	80098ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098d2:	f7fc f9fd 	bl	8005cd0 <HAL_GetTick>
 80098d6:	4602      	mov	r2, r0
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	1ad3      	subs	r3, r2, r3
 80098dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d902      	bls.n	80098ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80098e4:	2303      	movs	r3, #3
 80098e6:	74fb      	strb	r3, [r7, #19]
            break;
 80098e8:	e006      	b.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80098ea:	4b0c      	ldr	r3, [pc, #48]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098f0:	f003 0302 	and.w	r3, r3, #2
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d0ec      	beq.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80098f8:	7cfb      	ldrb	r3, [r7, #19]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d10b      	bne.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80098fe:	4b07      	ldr	r3, [pc, #28]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009904:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800990c:	4903      	ldr	r1, [pc, #12]	; (800991c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800990e:	4313      	orrs	r3, r2
 8009910:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009914:	e008      	b.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009916:	7cfb      	ldrb	r3, [r7, #19]
 8009918:	74bb      	strb	r3, [r7, #18]
 800991a:	e005      	b.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800991c:	40021000 	.word	0x40021000
 8009920:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009924:	7cfb      	ldrb	r3, [r7, #19]
 8009926:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009928:	7c7b      	ldrb	r3, [r7, #17]
 800992a:	2b01      	cmp	r3, #1
 800992c:	d105      	bne.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800992e:	4ba6      	ldr	r3, [pc, #664]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009932:	4aa5      	ldr	r2, [pc, #660]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009934:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009938:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f003 0301 	and.w	r3, r3, #1
 8009942:	2b00      	cmp	r3, #0
 8009944:	d00a      	beq.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009946:	4ba0      	ldr	r3, [pc, #640]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800994c:	f023 0203 	bic.w	r2, r3, #3
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	499c      	ldr	r1, [pc, #624]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009956:	4313      	orrs	r3, r2
 8009958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f003 0302 	and.w	r3, r3, #2
 8009964:	2b00      	cmp	r3, #0
 8009966:	d00a      	beq.n	800997e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009968:	4b97      	ldr	r3, [pc, #604]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800996a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800996e:	f023 020c 	bic.w	r2, r3, #12
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	689b      	ldr	r3, [r3, #8]
 8009976:	4994      	ldr	r1, [pc, #592]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009978:	4313      	orrs	r3, r2
 800997a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f003 0304 	and.w	r3, r3, #4
 8009986:	2b00      	cmp	r3, #0
 8009988:	d00a      	beq.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800998a:	4b8f      	ldr	r3, [pc, #572]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800998c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009990:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	498b      	ldr	r1, [pc, #556]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800999a:	4313      	orrs	r3, r2
 800999c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f003 0308 	and.w	r3, r3, #8
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d00a      	beq.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80099ac:	4b86      	ldr	r3, [pc, #536]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099b2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	691b      	ldr	r3, [r3, #16]
 80099ba:	4983      	ldr	r1, [pc, #524]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099bc:	4313      	orrs	r3, r2
 80099be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f003 0320 	and.w	r3, r3, #32
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d00a      	beq.n	80099e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80099ce:	4b7e      	ldr	r3, [pc, #504]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099d4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	695b      	ldr	r3, [r3, #20]
 80099dc:	497a      	ldr	r1, [pc, #488]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099de:	4313      	orrs	r3, r2
 80099e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00a      	beq.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80099f0:	4b75      	ldr	r3, [pc, #468]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099f6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	699b      	ldr	r3, [r3, #24]
 80099fe:	4972      	ldr	r1, [pc, #456]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a00:	4313      	orrs	r3, r2
 8009a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d00a      	beq.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009a12:	4b6d      	ldr	r3, [pc, #436]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a18:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	69db      	ldr	r3, [r3, #28]
 8009a20:	4969      	ldr	r1, [pc, #420]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a22:	4313      	orrs	r3, r2
 8009a24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d00a      	beq.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009a34:	4b64      	ldr	r3, [pc, #400]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a3a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6a1b      	ldr	r3, [r3, #32]
 8009a42:	4961      	ldr	r1, [pc, #388]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a44:	4313      	orrs	r3, r2
 8009a46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d00a      	beq.n	8009a6c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009a56:	4b5c      	ldr	r3, [pc, #368]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a5c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a64:	4958      	ldr	r1, [pc, #352]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a66:	4313      	orrs	r3, r2
 8009a68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d015      	beq.n	8009aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009a78:	4b53      	ldr	r3, [pc, #332]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a86:	4950      	ldr	r1, [pc, #320]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009a96:	d105      	bne.n	8009aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009a98:	4b4b      	ldr	r3, [pc, #300]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a9a:	68db      	ldr	r3, [r3, #12]
 8009a9c:	4a4a      	ldr	r2, [pc, #296]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009aa2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d015      	beq.n	8009adc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009ab0:	4b45      	ldr	r3, [pc, #276]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ab6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009abe:	4942      	ldr	r1, [pc, #264]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009ace:	d105      	bne.n	8009adc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ad0:	4b3d      	ldr	r3, [pc, #244]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ad2:	68db      	ldr	r3, [r3, #12]
 8009ad4:	4a3c      	ldr	r2, [pc, #240]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ad6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ada:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d015      	beq.n	8009b14 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009ae8:	4b37      	ldr	r3, [pc, #220]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009aee:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009af6:	4934      	ldr	r1, [pc, #208]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009af8:	4313      	orrs	r3, r2
 8009afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b02:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009b06:	d105      	bne.n	8009b14 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b08:	4b2f      	ldr	r3, [pc, #188]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	4a2e      	ldr	r2, [pc, #184]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b12:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d015      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009b20:	4b29      	ldr	r3, [pc, #164]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b26:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b2e:	4926      	ldr	r1, [pc, #152]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b30:	4313      	orrs	r3, r2
 8009b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009b3e:	d105      	bne.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b40:	4b21      	ldr	r3, [pc, #132]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b42:	68db      	ldr	r3, [r3, #12]
 8009b44:	4a20      	ldr	r2, [pc, #128]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b4a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d015      	beq.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009b58:	4b1b      	ldr	r3, [pc, #108]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b5e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b66:	4918      	ldr	r1, [pc, #96]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009b76:	d105      	bne.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b78:	4b13      	ldr	r3, [pc, #76]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b7a:	68db      	ldr	r3, [r3, #12]
 8009b7c:	4a12      	ldr	r2, [pc, #72]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b82:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d015      	beq.n	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009b90:	4b0d      	ldr	r3, [pc, #52]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b96:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b9e:	490a      	ldr	r1, [pc, #40]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009baa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009bae:	d105      	bne.n	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009bb0:	4b05      	ldr	r3, [pc, #20]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009bb2:	68db      	ldr	r3, [r3, #12]
 8009bb4:	4a04      	ldr	r2, [pc, #16]	; (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009bb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009bba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009bbc:	7cbb      	ldrb	r3, [r7, #18]
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3718      	adds	r7, #24
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}
 8009bc6:	bf00      	nop
 8009bc8:	40021000 	.word	0x40021000

08009bcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b082      	sub	sp, #8
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d101      	bne.n	8009bde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e049      	b.n	8009c72 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d106      	bne.n	8009bf8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f7fb fe08 	bl	8005808 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2202      	movs	r2, #2
 8009bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	3304      	adds	r3, #4
 8009c08:	4619      	mov	r1, r3
 8009c0a:	4610      	mov	r0, r2
 8009c0c:	f001 f910 	bl	800ae30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2201      	movs	r2, #1
 8009c14:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2201      	movs	r2, #1
 8009c24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2201      	movs	r2, #1
 8009c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2201      	movs	r2, #1
 8009c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2201      	movs	r2, #1
 8009c44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2201      	movs	r2, #1
 8009c64:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009c70:	2300      	movs	r3, #0
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	3708      	adds	r7, #8
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}
	...

08009c7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b085      	sub	sp, #20
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c8a:	b2db      	uxtb	r3, r3
 8009c8c:	2b01      	cmp	r3, #1
 8009c8e:	d001      	beq.n	8009c94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009c90:	2301      	movs	r3, #1
 8009c92:	e04a      	b.n	8009d2a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2202      	movs	r2, #2
 8009c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68da      	ldr	r2, [r3, #12]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f042 0201 	orr.w	r2, r2, #1
 8009caa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4a21      	ldr	r2, [pc, #132]	; (8009d38 <HAL_TIM_Base_Start_IT+0xbc>)
 8009cb2:	4293      	cmp	r3, r2
 8009cb4:	d018      	beq.n	8009ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cbe:	d013      	beq.n	8009ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4a1d      	ldr	r2, [pc, #116]	; (8009d3c <HAL_TIM_Base_Start_IT+0xc0>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d00e      	beq.n	8009ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4a1c      	ldr	r2, [pc, #112]	; (8009d40 <HAL_TIM_Base_Start_IT+0xc4>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d009      	beq.n	8009ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a1a      	ldr	r2, [pc, #104]	; (8009d44 <HAL_TIM_Base_Start_IT+0xc8>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d004      	beq.n	8009ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a19      	ldr	r2, [pc, #100]	; (8009d48 <HAL_TIM_Base_Start_IT+0xcc>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d115      	bne.n	8009d14 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	689a      	ldr	r2, [r3, #8]
 8009cee:	4b17      	ldr	r3, [pc, #92]	; (8009d4c <HAL_TIM_Base_Start_IT+0xd0>)
 8009cf0:	4013      	ands	r3, r2
 8009cf2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	2b06      	cmp	r3, #6
 8009cf8:	d015      	beq.n	8009d26 <HAL_TIM_Base_Start_IT+0xaa>
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d00:	d011      	beq.n	8009d26 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	681a      	ldr	r2, [r3, #0]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f042 0201 	orr.w	r2, r2, #1
 8009d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d12:	e008      	b.n	8009d26 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	681a      	ldr	r2, [r3, #0]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f042 0201 	orr.w	r2, r2, #1
 8009d22:	601a      	str	r2, [r3, #0]
 8009d24:	e000      	b.n	8009d28 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d26:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009d28:	2300      	movs	r3, #0
}
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	3714      	adds	r7, #20
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr
 8009d36:	bf00      	nop
 8009d38:	40012c00 	.word	0x40012c00
 8009d3c:	40000400 	.word	0x40000400
 8009d40:	40000800 	.word	0x40000800
 8009d44:	40013400 	.word	0x40013400
 8009d48:	40014000 	.word	0x40014000
 8009d4c:	00010007 	.word	0x00010007

08009d50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d101      	bne.n	8009d62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e049      	b.n	8009df6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d106      	bne.n	8009d7c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 f841 	bl	8009dfe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2202      	movs	r2, #2
 8009d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681a      	ldr	r2, [r3, #0]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	3304      	adds	r3, #4
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	4610      	mov	r0, r2
 8009d90:	f001 f84e 	bl	800ae30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2201      	movs	r2, #1
 8009d98:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2201      	movs	r2, #1
 8009da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2201      	movs	r2, #1
 8009da8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2201      	movs	r2, #1
 8009db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2201      	movs	r2, #1
 8009db8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2201      	movs	r2, #1
 8009de0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2201      	movs	r2, #1
 8009de8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2201      	movs	r2, #1
 8009df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009df4:	2300      	movs	r3, #0
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3708      	adds	r7, #8
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}

08009dfe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009dfe:	b480      	push	{r7}
 8009e00:	b083      	sub	sp, #12
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009e06:	bf00      	nop
 8009e08:	370c      	adds	r7, #12
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e10:	4770      	bx	lr
	...

08009e14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b084      	sub	sp, #16
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d109      	bne.n	8009e38 <HAL_TIM_PWM_Start+0x24>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009e2a:	b2db      	uxtb	r3, r3
 8009e2c:	2b01      	cmp	r3, #1
 8009e2e:	bf14      	ite	ne
 8009e30:	2301      	movne	r3, #1
 8009e32:	2300      	moveq	r3, #0
 8009e34:	b2db      	uxtb	r3, r3
 8009e36:	e03c      	b.n	8009eb2 <HAL_TIM_PWM_Start+0x9e>
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	2b04      	cmp	r3, #4
 8009e3c:	d109      	bne.n	8009e52 <HAL_TIM_PWM_Start+0x3e>
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009e44:	b2db      	uxtb	r3, r3
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	bf14      	ite	ne
 8009e4a:	2301      	movne	r3, #1
 8009e4c:	2300      	moveq	r3, #0
 8009e4e:	b2db      	uxtb	r3, r3
 8009e50:	e02f      	b.n	8009eb2 <HAL_TIM_PWM_Start+0x9e>
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	2b08      	cmp	r3, #8
 8009e56:	d109      	bne.n	8009e6c <HAL_TIM_PWM_Start+0x58>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	bf14      	ite	ne
 8009e64:	2301      	movne	r3, #1
 8009e66:	2300      	moveq	r3, #0
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	e022      	b.n	8009eb2 <HAL_TIM_PWM_Start+0x9e>
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	2b0c      	cmp	r3, #12
 8009e70:	d109      	bne.n	8009e86 <HAL_TIM_PWM_Start+0x72>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e78:	b2db      	uxtb	r3, r3
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	bf14      	ite	ne
 8009e7e:	2301      	movne	r3, #1
 8009e80:	2300      	moveq	r3, #0
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	e015      	b.n	8009eb2 <HAL_TIM_PWM_Start+0x9e>
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	2b10      	cmp	r3, #16
 8009e8a:	d109      	bne.n	8009ea0 <HAL_TIM_PWM_Start+0x8c>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009e92:	b2db      	uxtb	r3, r3
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	bf14      	ite	ne
 8009e98:	2301      	movne	r3, #1
 8009e9a:	2300      	moveq	r3, #0
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	e008      	b.n	8009eb2 <HAL_TIM_PWM_Start+0x9e>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009ea6:	b2db      	uxtb	r3, r3
 8009ea8:	2b01      	cmp	r3, #1
 8009eaa:	bf14      	ite	ne
 8009eac:	2301      	movne	r3, #1
 8009eae:	2300      	moveq	r3, #0
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d001      	beq.n	8009eba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e097      	b.n	8009fea <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d104      	bne.n	8009eca <HAL_TIM_PWM_Start+0xb6>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2202      	movs	r2, #2
 8009ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009ec8:	e023      	b.n	8009f12 <HAL_TIM_PWM_Start+0xfe>
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	2b04      	cmp	r3, #4
 8009ece:	d104      	bne.n	8009eda <HAL_TIM_PWM_Start+0xc6>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2202      	movs	r2, #2
 8009ed4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009ed8:	e01b      	b.n	8009f12 <HAL_TIM_PWM_Start+0xfe>
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	2b08      	cmp	r3, #8
 8009ede:	d104      	bne.n	8009eea <HAL_TIM_PWM_Start+0xd6>
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2202      	movs	r2, #2
 8009ee4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ee8:	e013      	b.n	8009f12 <HAL_TIM_PWM_Start+0xfe>
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	2b0c      	cmp	r3, #12
 8009eee:	d104      	bne.n	8009efa <HAL_TIM_PWM_Start+0xe6>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2202      	movs	r2, #2
 8009ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009ef8:	e00b      	b.n	8009f12 <HAL_TIM_PWM_Start+0xfe>
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	2b10      	cmp	r3, #16
 8009efe:	d104      	bne.n	8009f0a <HAL_TIM_PWM_Start+0xf6>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2202      	movs	r2, #2
 8009f04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009f08:	e003      	b.n	8009f12 <HAL_TIM_PWM_Start+0xfe>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2202      	movs	r2, #2
 8009f0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2201      	movs	r2, #1
 8009f18:	6839      	ldr	r1, [r7, #0]
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f001 fd88 	bl	800ba30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4a33      	ldr	r2, [pc, #204]	; (8009ff4 <HAL_TIM_PWM_Start+0x1e0>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d013      	beq.n	8009f52 <HAL_TIM_PWM_Start+0x13e>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a32      	ldr	r2, [pc, #200]	; (8009ff8 <HAL_TIM_PWM_Start+0x1e4>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d00e      	beq.n	8009f52 <HAL_TIM_PWM_Start+0x13e>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4a30      	ldr	r2, [pc, #192]	; (8009ffc <HAL_TIM_PWM_Start+0x1e8>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d009      	beq.n	8009f52 <HAL_TIM_PWM_Start+0x13e>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4a2f      	ldr	r2, [pc, #188]	; (800a000 <HAL_TIM_PWM_Start+0x1ec>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d004      	beq.n	8009f52 <HAL_TIM_PWM_Start+0x13e>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4a2d      	ldr	r2, [pc, #180]	; (800a004 <HAL_TIM_PWM_Start+0x1f0>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d101      	bne.n	8009f56 <HAL_TIM_PWM_Start+0x142>
 8009f52:	2301      	movs	r3, #1
 8009f54:	e000      	b.n	8009f58 <HAL_TIM_PWM_Start+0x144>
 8009f56:	2300      	movs	r3, #0
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d007      	beq.n	8009f6c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009f6a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4a20      	ldr	r2, [pc, #128]	; (8009ff4 <HAL_TIM_PWM_Start+0x1e0>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d018      	beq.n	8009fa8 <HAL_TIM_PWM_Start+0x194>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f7e:	d013      	beq.n	8009fa8 <HAL_TIM_PWM_Start+0x194>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4a20      	ldr	r2, [pc, #128]	; (800a008 <HAL_TIM_PWM_Start+0x1f4>)
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d00e      	beq.n	8009fa8 <HAL_TIM_PWM_Start+0x194>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4a1f      	ldr	r2, [pc, #124]	; (800a00c <HAL_TIM_PWM_Start+0x1f8>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d009      	beq.n	8009fa8 <HAL_TIM_PWM_Start+0x194>
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a17      	ldr	r2, [pc, #92]	; (8009ff8 <HAL_TIM_PWM_Start+0x1e4>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d004      	beq.n	8009fa8 <HAL_TIM_PWM_Start+0x194>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4a16      	ldr	r2, [pc, #88]	; (8009ffc <HAL_TIM_PWM_Start+0x1e8>)
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d115      	bne.n	8009fd4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	689a      	ldr	r2, [r3, #8]
 8009fae:	4b18      	ldr	r3, [pc, #96]	; (800a010 <HAL_TIM_PWM_Start+0x1fc>)
 8009fb0:	4013      	ands	r3, r2
 8009fb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	2b06      	cmp	r3, #6
 8009fb8:	d015      	beq.n	8009fe6 <HAL_TIM_PWM_Start+0x1d2>
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009fc0:	d011      	beq.n	8009fe6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	681a      	ldr	r2, [r3, #0]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f042 0201 	orr.w	r2, r2, #1
 8009fd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fd2:	e008      	b.n	8009fe6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f042 0201 	orr.w	r2, r2, #1
 8009fe2:	601a      	str	r2, [r3, #0]
 8009fe4:	e000      	b.n	8009fe8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fe6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3710      	adds	r7, #16
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	40012c00 	.word	0x40012c00
 8009ff8:	40013400 	.word	0x40013400
 8009ffc:	40014000 	.word	0x40014000
 800a000:	40014400 	.word	0x40014400
 800a004:	40014800 	.word	0x40014800
 800a008:	40000400 	.word	0x40000400
 800a00c:	40000800 	.word	0x40000800
 800a010:	00010007 	.word	0x00010007

0800a014 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b082      	sub	sp, #8
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d101      	bne.n	800a026 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800a022:	2301      	movs	r3, #1
 800a024:	e049      	b.n	800a0ba <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d106      	bne.n	800a040 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2200      	movs	r2, #0
 800a036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f7fb fc1e 	bl	800587c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2202      	movs	r2, #2
 800a044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681a      	ldr	r2, [r3, #0]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	3304      	adds	r3, #4
 800a050:	4619      	mov	r1, r3
 800a052:	4610      	mov	r0, r2
 800a054:	f000 feec 	bl	800ae30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2201      	movs	r2, #1
 800a05c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2201      	movs	r2, #1
 800a064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2201      	movs	r2, #1
 800a06c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2201      	movs	r2, #1
 800a074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2201      	movs	r2, #1
 800a07c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2201      	movs	r2, #1
 800a084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2201      	movs	r2, #1
 800a08c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2201      	movs	r2, #1
 800a09c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a0b8:	2300      	movs	r3, #0
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3708      	adds	r7, #8
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
	...

0800a0c4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b084      	sub	sp, #16
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
 800a0cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d104      	bne.n	800a0de <HAL_TIM_IC_Start+0x1a>
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a0da:	b2db      	uxtb	r3, r3
 800a0dc:	e023      	b.n	800a126 <HAL_TIM_IC_Start+0x62>
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	2b04      	cmp	r3, #4
 800a0e2:	d104      	bne.n	800a0ee <HAL_TIM_IC_Start+0x2a>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	e01b      	b.n	800a126 <HAL_TIM_IC_Start+0x62>
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	2b08      	cmp	r3, #8
 800a0f2:	d104      	bne.n	800a0fe <HAL_TIM_IC_Start+0x3a>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	e013      	b.n	800a126 <HAL_TIM_IC_Start+0x62>
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	2b0c      	cmp	r3, #12
 800a102:	d104      	bne.n	800a10e <HAL_TIM_IC_Start+0x4a>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a10a:	b2db      	uxtb	r3, r3
 800a10c:	e00b      	b.n	800a126 <HAL_TIM_IC_Start+0x62>
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	2b10      	cmp	r3, #16
 800a112:	d104      	bne.n	800a11e <HAL_TIM_IC_Start+0x5a>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a11a:	b2db      	uxtb	r3, r3
 800a11c:	e003      	b.n	800a126 <HAL_TIM_IC_Start+0x62>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a124:	b2db      	uxtb	r3, r3
 800a126:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d104      	bne.n	800a138 <HAL_TIM_IC_Start+0x74>
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a134:	b2db      	uxtb	r3, r3
 800a136:	e013      	b.n	800a160 <HAL_TIM_IC_Start+0x9c>
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	2b04      	cmp	r3, #4
 800a13c:	d104      	bne.n	800a148 <HAL_TIM_IC_Start+0x84>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a144:	b2db      	uxtb	r3, r3
 800a146:	e00b      	b.n	800a160 <HAL_TIM_IC_Start+0x9c>
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	2b08      	cmp	r3, #8
 800a14c:	d104      	bne.n	800a158 <HAL_TIM_IC_Start+0x94>
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a154:	b2db      	uxtb	r3, r3
 800a156:	e003      	b.n	800a160 <HAL_TIM_IC_Start+0x9c>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800a15e:	b2db      	uxtb	r3, r3
 800a160:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a162:	7bfb      	ldrb	r3, [r7, #15]
 800a164:	2b01      	cmp	r3, #1
 800a166:	d102      	bne.n	800a16e <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a168:	7bbb      	ldrb	r3, [r7, #14]
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	d001      	beq.n	800a172 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 800a16e:	2301      	movs	r3, #1
 800a170:	e08d      	b.n	800a28e <HAL_TIM_IC_Start+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d104      	bne.n	800a182 <HAL_TIM_IC_Start+0xbe>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2202      	movs	r2, #2
 800a17c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a180:	e023      	b.n	800a1ca <HAL_TIM_IC_Start+0x106>
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	2b04      	cmp	r3, #4
 800a186:	d104      	bne.n	800a192 <HAL_TIM_IC_Start+0xce>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2202      	movs	r2, #2
 800a18c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a190:	e01b      	b.n	800a1ca <HAL_TIM_IC_Start+0x106>
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	2b08      	cmp	r3, #8
 800a196:	d104      	bne.n	800a1a2 <HAL_TIM_IC_Start+0xde>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2202      	movs	r2, #2
 800a19c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a1a0:	e013      	b.n	800a1ca <HAL_TIM_IC_Start+0x106>
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	2b0c      	cmp	r3, #12
 800a1a6:	d104      	bne.n	800a1b2 <HAL_TIM_IC_Start+0xee>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2202      	movs	r2, #2
 800a1ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a1b0:	e00b      	b.n	800a1ca <HAL_TIM_IC_Start+0x106>
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	2b10      	cmp	r3, #16
 800a1b6:	d104      	bne.n	800a1c2 <HAL_TIM_IC_Start+0xfe>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2202      	movs	r2, #2
 800a1bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a1c0:	e003      	b.n	800a1ca <HAL_TIM_IC_Start+0x106>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2202      	movs	r2, #2
 800a1c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d104      	bne.n	800a1da <HAL_TIM_IC_Start+0x116>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2202      	movs	r2, #2
 800a1d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1d8:	e013      	b.n	800a202 <HAL_TIM_IC_Start+0x13e>
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	2b04      	cmp	r3, #4
 800a1de:	d104      	bne.n	800a1ea <HAL_TIM_IC_Start+0x126>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2202      	movs	r2, #2
 800a1e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1e8:	e00b      	b.n	800a202 <HAL_TIM_IC_Start+0x13e>
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	2b08      	cmp	r3, #8
 800a1ee:	d104      	bne.n	800a1fa <HAL_TIM_IC_Start+0x136>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2202      	movs	r2, #2
 800a1f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a1f8:	e003      	b.n	800a202 <HAL_TIM_IC_Start+0x13e>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2202      	movs	r2, #2
 800a1fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	2201      	movs	r2, #1
 800a208:	6839      	ldr	r1, [r7, #0]
 800a20a:	4618      	mov	r0, r3
 800a20c:	f001 fc10 	bl	800ba30 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	4a20      	ldr	r2, [pc, #128]	; (800a298 <HAL_TIM_IC_Start+0x1d4>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d018      	beq.n	800a24c <HAL_TIM_IC_Start+0x188>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a222:	d013      	beq.n	800a24c <HAL_TIM_IC_Start+0x188>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a1c      	ldr	r2, [pc, #112]	; (800a29c <HAL_TIM_IC_Start+0x1d8>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d00e      	beq.n	800a24c <HAL_TIM_IC_Start+0x188>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4a1b      	ldr	r2, [pc, #108]	; (800a2a0 <HAL_TIM_IC_Start+0x1dc>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d009      	beq.n	800a24c <HAL_TIM_IC_Start+0x188>
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4a19      	ldr	r2, [pc, #100]	; (800a2a4 <HAL_TIM_IC_Start+0x1e0>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d004      	beq.n	800a24c <HAL_TIM_IC_Start+0x188>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4a18      	ldr	r2, [pc, #96]	; (800a2a8 <HAL_TIM_IC_Start+0x1e4>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d115      	bne.n	800a278 <HAL_TIM_IC_Start+0x1b4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	689a      	ldr	r2, [r3, #8]
 800a252:	4b16      	ldr	r3, [pc, #88]	; (800a2ac <HAL_TIM_IC_Start+0x1e8>)
 800a254:	4013      	ands	r3, r2
 800a256:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	2b06      	cmp	r3, #6
 800a25c:	d015      	beq.n	800a28a <HAL_TIM_IC_Start+0x1c6>
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a264:	d011      	beq.n	800a28a <HAL_TIM_IC_Start+0x1c6>
    {
      __HAL_TIM_ENABLE(htim);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	681a      	ldr	r2, [r3, #0]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f042 0201 	orr.w	r2, r2, #1
 800a274:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a276:	e008      	b.n	800a28a <HAL_TIM_IC_Start+0x1c6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	681a      	ldr	r2, [r3, #0]
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f042 0201 	orr.w	r2, r2, #1
 800a286:	601a      	str	r2, [r3, #0]
 800a288:	e000      	b.n	800a28c <HAL_TIM_IC_Start+0x1c8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a28a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3710      	adds	r7, #16
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	40012c00 	.word	0x40012c00
 800a29c:	40000400 	.word	0x40000400
 800a2a0:	40000800 	.word	0x40000800
 800a2a4:	40013400 	.word	0x40013400
 800a2a8:	40014000 	.word	0x40014000
 800a2ac:	00010007 	.word	0x00010007

0800a2b0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d104      	bne.n	800a2ca <HAL_TIM_IC_Start_IT+0x1a>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	e023      	b.n	800a312 <HAL_TIM_IC_Start_IT+0x62>
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	2b04      	cmp	r3, #4
 800a2ce:	d104      	bne.n	800a2da <HAL_TIM_IC_Start_IT+0x2a>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	e01b      	b.n	800a312 <HAL_TIM_IC_Start_IT+0x62>
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	2b08      	cmp	r3, #8
 800a2de:	d104      	bne.n	800a2ea <HAL_TIM_IC_Start_IT+0x3a>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a2e6:	b2db      	uxtb	r3, r3
 800a2e8:	e013      	b.n	800a312 <HAL_TIM_IC_Start_IT+0x62>
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	2b0c      	cmp	r3, #12
 800a2ee:	d104      	bne.n	800a2fa <HAL_TIM_IC_Start_IT+0x4a>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2f6:	b2db      	uxtb	r3, r3
 800a2f8:	e00b      	b.n	800a312 <HAL_TIM_IC_Start_IT+0x62>
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	2b10      	cmp	r3, #16
 800a2fe:	d104      	bne.n	800a30a <HAL_TIM_IC_Start_IT+0x5a>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a306:	b2db      	uxtb	r3, r3
 800a308:	e003      	b.n	800a312 <HAL_TIM_IC_Start_IT+0x62>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a310:	b2db      	uxtb	r3, r3
 800a312:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d104      	bne.n	800a324 <HAL_TIM_IC_Start_IT+0x74>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a320:	b2db      	uxtb	r3, r3
 800a322:	e013      	b.n	800a34c <HAL_TIM_IC_Start_IT+0x9c>
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	2b04      	cmp	r3, #4
 800a328:	d104      	bne.n	800a334 <HAL_TIM_IC_Start_IT+0x84>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a330:	b2db      	uxtb	r3, r3
 800a332:	e00b      	b.n	800a34c <HAL_TIM_IC_Start_IT+0x9c>
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	2b08      	cmp	r3, #8
 800a338:	d104      	bne.n	800a344 <HAL_TIM_IC_Start_IT+0x94>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a340:	b2db      	uxtb	r3, r3
 800a342:	e003      	b.n	800a34c <HAL_TIM_IC_Start_IT+0x9c>
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800a34a:	b2db      	uxtb	r3, r3
 800a34c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a34e:	7bfb      	ldrb	r3, [r7, #15]
 800a350:	2b01      	cmp	r3, #1
 800a352:	d102      	bne.n	800a35a <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a354:	7bbb      	ldrb	r3, [r7, #14]
 800a356:	2b01      	cmp	r3, #1
 800a358:	d001      	beq.n	800a35e <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	e0d3      	b.n	800a506 <HAL_TIM_IC_Start_IT+0x256>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d104      	bne.n	800a36e <HAL_TIM_IC_Start_IT+0xbe>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2202      	movs	r2, #2
 800a368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a36c:	e023      	b.n	800a3b6 <HAL_TIM_IC_Start_IT+0x106>
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	2b04      	cmp	r3, #4
 800a372:	d104      	bne.n	800a37e <HAL_TIM_IC_Start_IT+0xce>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2202      	movs	r2, #2
 800a378:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a37c:	e01b      	b.n	800a3b6 <HAL_TIM_IC_Start_IT+0x106>
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	2b08      	cmp	r3, #8
 800a382:	d104      	bne.n	800a38e <HAL_TIM_IC_Start_IT+0xde>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2202      	movs	r2, #2
 800a388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a38c:	e013      	b.n	800a3b6 <HAL_TIM_IC_Start_IT+0x106>
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	2b0c      	cmp	r3, #12
 800a392:	d104      	bne.n	800a39e <HAL_TIM_IC_Start_IT+0xee>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2202      	movs	r2, #2
 800a398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a39c:	e00b      	b.n	800a3b6 <HAL_TIM_IC_Start_IT+0x106>
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	2b10      	cmp	r3, #16
 800a3a2:	d104      	bne.n	800a3ae <HAL_TIM_IC_Start_IT+0xfe>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2202      	movs	r2, #2
 800a3a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a3ac:	e003      	b.n	800a3b6 <HAL_TIM_IC_Start_IT+0x106>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2202      	movs	r2, #2
 800a3b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d104      	bne.n	800a3c6 <HAL_TIM_IC_Start_IT+0x116>
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2202      	movs	r2, #2
 800a3c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3c4:	e013      	b.n	800a3ee <HAL_TIM_IC_Start_IT+0x13e>
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	2b04      	cmp	r3, #4
 800a3ca:	d104      	bne.n	800a3d6 <HAL_TIM_IC_Start_IT+0x126>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2202      	movs	r2, #2
 800a3d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3d4:	e00b      	b.n	800a3ee <HAL_TIM_IC_Start_IT+0x13e>
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	2b08      	cmp	r3, #8
 800a3da:	d104      	bne.n	800a3e6 <HAL_TIM_IC_Start_IT+0x136>
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2202      	movs	r2, #2
 800a3e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a3e4:	e003      	b.n	800a3ee <HAL_TIM_IC_Start_IT+0x13e>
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2202      	movs	r2, #2
 800a3ea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	2b0c      	cmp	r3, #12
 800a3f2:	d841      	bhi.n	800a478 <HAL_TIM_IC_Start_IT+0x1c8>
 800a3f4:	a201      	add	r2, pc, #4	; (adr r2, 800a3fc <HAL_TIM_IC_Start_IT+0x14c>)
 800a3f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3fa:	bf00      	nop
 800a3fc:	0800a431 	.word	0x0800a431
 800a400:	0800a479 	.word	0x0800a479
 800a404:	0800a479 	.word	0x0800a479
 800a408:	0800a479 	.word	0x0800a479
 800a40c:	0800a443 	.word	0x0800a443
 800a410:	0800a479 	.word	0x0800a479
 800a414:	0800a479 	.word	0x0800a479
 800a418:	0800a479 	.word	0x0800a479
 800a41c:	0800a455 	.word	0x0800a455
 800a420:	0800a479 	.word	0x0800a479
 800a424:	0800a479 	.word	0x0800a479
 800a428:	0800a479 	.word	0x0800a479
 800a42c:	0800a467 	.word	0x0800a467
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	68da      	ldr	r2, [r3, #12]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f042 0202 	orr.w	r2, r2, #2
 800a43e:	60da      	str	r2, [r3, #12]
      break;
 800a440:	e01b      	b.n	800a47a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	68da      	ldr	r2, [r3, #12]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f042 0204 	orr.w	r2, r2, #4
 800a450:	60da      	str	r2, [r3, #12]
      break;
 800a452:	e012      	b.n	800a47a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	68da      	ldr	r2, [r3, #12]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f042 0208 	orr.w	r2, r2, #8
 800a462:	60da      	str	r2, [r3, #12]
      break;
 800a464:	e009      	b.n	800a47a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	68da      	ldr	r2, [r3, #12]
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f042 0210 	orr.w	r2, r2, #16
 800a474:	60da      	str	r2, [r3, #12]
      break;
 800a476:	e000      	b.n	800a47a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 800a478:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	2201      	movs	r2, #1
 800a480:	6839      	ldr	r1, [r7, #0]
 800a482:	4618      	mov	r0, r3
 800a484:	f001 fad4 	bl	800ba30 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	4a20      	ldr	r2, [pc, #128]	; (800a510 <HAL_TIM_IC_Start_IT+0x260>)
 800a48e:	4293      	cmp	r3, r2
 800a490:	d018      	beq.n	800a4c4 <HAL_TIM_IC_Start_IT+0x214>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a49a:	d013      	beq.n	800a4c4 <HAL_TIM_IC_Start_IT+0x214>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4a1c      	ldr	r2, [pc, #112]	; (800a514 <HAL_TIM_IC_Start_IT+0x264>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d00e      	beq.n	800a4c4 <HAL_TIM_IC_Start_IT+0x214>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4a1b      	ldr	r2, [pc, #108]	; (800a518 <HAL_TIM_IC_Start_IT+0x268>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d009      	beq.n	800a4c4 <HAL_TIM_IC_Start_IT+0x214>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a19      	ldr	r2, [pc, #100]	; (800a51c <HAL_TIM_IC_Start_IT+0x26c>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d004      	beq.n	800a4c4 <HAL_TIM_IC_Start_IT+0x214>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a18      	ldr	r2, [pc, #96]	; (800a520 <HAL_TIM_IC_Start_IT+0x270>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d115      	bne.n	800a4f0 <HAL_TIM_IC_Start_IT+0x240>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	689a      	ldr	r2, [r3, #8]
 800a4ca:	4b16      	ldr	r3, [pc, #88]	; (800a524 <HAL_TIM_IC_Start_IT+0x274>)
 800a4cc:	4013      	ands	r3, r2
 800a4ce:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	2b06      	cmp	r3, #6
 800a4d4:	d015      	beq.n	800a502 <HAL_TIM_IC_Start_IT+0x252>
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4dc:	d011      	beq.n	800a502 <HAL_TIM_IC_Start_IT+0x252>
    {
      __HAL_TIM_ENABLE(htim);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	681a      	ldr	r2, [r3, #0]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f042 0201 	orr.w	r2, r2, #1
 800a4ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4ee:	e008      	b.n	800a502 <HAL_TIM_IC_Start_IT+0x252>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	681a      	ldr	r2, [r3, #0]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f042 0201 	orr.w	r2, r2, #1
 800a4fe:	601a      	str	r2, [r3, #0]
 800a500:	e000      	b.n	800a504 <HAL_TIM_IC_Start_IT+0x254>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a502:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a504:	2300      	movs	r3, #0
}
 800a506:	4618      	mov	r0, r3
 800a508:	3710      	adds	r7, #16
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}
 800a50e:	bf00      	nop
 800a510:	40012c00 	.word	0x40012c00
 800a514:	40000400 	.word	0x40000400
 800a518:	40000800 	.word	0x40000800
 800a51c:	40013400 	.word	0x40013400
 800a520:	40014000 	.word	0x40014000
 800a524:	00010007 	.word	0x00010007

0800a528 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b082      	sub	sp, #8
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	691b      	ldr	r3, [r3, #16]
 800a536:	f003 0302 	and.w	r3, r3, #2
 800a53a:	2b02      	cmp	r3, #2
 800a53c:	d122      	bne.n	800a584 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	68db      	ldr	r3, [r3, #12]
 800a544:	f003 0302 	and.w	r3, r3, #2
 800a548:	2b02      	cmp	r3, #2
 800a54a:	d11b      	bne.n	800a584 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f06f 0202 	mvn.w	r2, #2
 800a554:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2201      	movs	r2, #1
 800a55a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	699b      	ldr	r3, [r3, #24]
 800a562:	f003 0303 	and.w	r3, r3, #3
 800a566:	2b00      	cmp	r3, #0
 800a568:	d003      	beq.n	800a572 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f7fa febc 	bl	80052e8 <HAL_TIM_IC_CaptureCallback>
 800a570:	e005      	b.n	800a57e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 fc3e 	bl	800adf4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 fc45 	bl	800ae08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2200      	movs	r2, #0
 800a582:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	691b      	ldr	r3, [r3, #16]
 800a58a:	f003 0304 	and.w	r3, r3, #4
 800a58e:	2b04      	cmp	r3, #4
 800a590:	d122      	bne.n	800a5d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	68db      	ldr	r3, [r3, #12]
 800a598:	f003 0304 	and.w	r3, r3, #4
 800a59c:	2b04      	cmp	r3, #4
 800a59e:	d11b      	bne.n	800a5d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f06f 0204 	mvn.w	r2, #4
 800a5a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2202      	movs	r2, #2
 800a5ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	699b      	ldr	r3, [r3, #24]
 800a5b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d003      	beq.n	800a5c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f7fa fe92 	bl	80052e8 <HAL_TIM_IC_CaptureCallback>
 800a5c4:	e005      	b.n	800a5d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 fc14 	bl	800adf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f000 fc1b 	bl	800ae08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	691b      	ldr	r3, [r3, #16]
 800a5de:	f003 0308 	and.w	r3, r3, #8
 800a5e2:	2b08      	cmp	r3, #8
 800a5e4:	d122      	bne.n	800a62c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	68db      	ldr	r3, [r3, #12]
 800a5ec:	f003 0308 	and.w	r3, r3, #8
 800a5f0:	2b08      	cmp	r3, #8
 800a5f2:	d11b      	bne.n	800a62c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f06f 0208 	mvn.w	r2, #8
 800a5fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2204      	movs	r2, #4
 800a602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	69db      	ldr	r3, [r3, #28]
 800a60a:	f003 0303 	and.w	r3, r3, #3
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d003      	beq.n	800a61a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f7fa fe68 	bl	80052e8 <HAL_TIM_IC_CaptureCallback>
 800a618:	e005      	b.n	800a626 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 fbea 	bl	800adf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f000 fbf1 	bl	800ae08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2200      	movs	r2, #0
 800a62a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	691b      	ldr	r3, [r3, #16]
 800a632:	f003 0310 	and.w	r3, r3, #16
 800a636:	2b10      	cmp	r3, #16
 800a638:	d122      	bne.n	800a680 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	68db      	ldr	r3, [r3, #12]
 800a640:	f003 0310 	and.w	r3, r3, #16
 800a644:	2b10      	cmp	r3, #16
 800a646:	d11b      	bne.n	800a680 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f06f 0210 	mvn.w	r2, #16
 800a650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2208      	movs	r2, #8
 800a656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	69db      	ldr	r3, [r3, #28]
 800a65e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a662:	2b00      	cmp	r3, #0
 800a664:	d003      	beq.n	800a66e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f7fa fe3e 	bl	80052e8 <HAL_TIM_IC_CaptureCallback>
 800a66c:	e005      	b.n	800a67a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 fbc0 	bl	800adf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 fbc7 	bl	800ae08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2200      	movs	r2, #0
 800a67e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	691b      	ldr	r3, [r3, #16]
 800a686:	f003 0301 	and.w	r3, r3, #1
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	d10e      	bne.n	800a6ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	68db      	ldr	r3, [r3, #12]
 800a694:	f003 0301 	and.w	r3, r3, #1
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d107      	bne.n	800a6ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f06f 0201 	mvn.w	r2, #1
 800a6a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f000 fb9a 	bl	800ade0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	691b      	ldr	r3, [r3, #16]
 800a6b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6b6:	2b80      	cmp	r3, #128	; 0x80
 800a6b8:	d10e      	bne.n	800a6d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6c4:	2b80      	cmp	r3, #128	; 0x80
 800a6c6:	d107      	bne.n	800a6d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a6d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f001 fbc5 	bl	800be62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	691b      	ldr	r3, [r3, #16]
 800a6de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a6e6:	d10e      	bne.n	800a706 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	68db      	ldr	r3, [r3, #12]
 800a6ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6f2:	2b80      	cmp	r3, #128	; 0x80
 800a6f4:	d107      	bne.n	800a706 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a6fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f001 fbb8 	bl	800be76 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	691b      	ldr	r3, [r3, #16]
 800a70c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a710:	2b40      	cmp	r3, #64	; 0x40
 800a712:	d10e      	bne.n	800a732 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a71e:	2b40      	cmp	r3, #64	; 0x40
 800a720:	d107      	bne.n	800a732 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a72a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f000 fb75 	bl	800ae1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	691b      	ldr	r3, [r3, #16]
 800a738:	f003 0320 	and.w	r3, r3, #32
 800a73c:	2b20      	cmp	r3, #32
 800a73e:	d10e      	bne.n	800a75e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	68db      	ldr	r3, [r3, #12]
 800a746:	f003 0320 	and.w	r3, r3, #32
 800a74a:	2b20      	cmp	r3, #32
 800a74c:	d107      	bne.n	800a75e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f06f 0220 	mvn.w	r2, #32
 800a756:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f001 fb78 	bl	800be4e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	691b      	ldr	r3, [r3, #16]
 800a764:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a768:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a76c:	d10f      	bne.n	800a78e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	68db      	ldr	r3, [r3, #12]
 800a774:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a778:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a77c:	d107      	bne.n	800a78e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f001 fb7e 	bl	800be8a <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	691b      	ldr	r3, [r3, #16]
 800a794:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a798:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a79c:	d10f      	bne.n	800a7be <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	68db      	ldr	r3, [r3, #12]
 800a7a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a7a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a7ac:	d107      	bne.n	800a7be <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a7b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f001 fb70 	bl	800be9e <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	691b      	ldr	r3, [r3, #16]
 800a7c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a7c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a7cc:	d10f      	bne.n	800a7ee <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	68db      	ldr	r3, [r3, #12]
 800a7d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a7d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a7dc:	d107      	bne.n	800a7ee <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a7e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f001 fb62 	bl	800beb2 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	691b      	ldr	r3, [r3, #16]
 800a7f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a7f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a7fc:	d10f      	bne.n	800a81e <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	68db      	ldr	r3, [r3, #12]
 800a804:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a808:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a80c:	d107      	bne.n	800a81e <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800a816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f001 fb54 	bl	800bec6 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a81e:	bf00      	nop
 800a820:	3708      	adds	r7, #8
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}

0800a826 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a826:	b580      	push	{r7, lr}
 800a828:	b084      	sub	sp, #16
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	60f8      	str	r0, [r7, #12]
 800a82e:	60b9      	str	r1, [r7, #8]
 800a830:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d101      	bne.n	800a840 <HAL_TIM_IC_ConfigChannel+0x1a>
 800a83c:	2302      	movs	r3, #2
 800a83e:	e082      	b.n	800a946 <HAL_TIM_IC_ConfigChannel+0x120>
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	2201      	movs	r2, #1
 800a844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d11b      	bne.n	800a886 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	6818      	ldr	r0, [r3, #0]
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	6819      	ldr	r1, [r3, #0]
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	685a      	ldr	r2, [r3, #4]
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	68db      	ldr	r3, [r3, #12]
 800a85e:	f000 ff2d 	bl	800b6bc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	699a      	ldr	r2, [r3, #24]
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f022 020c 	bic.w	r2, r2, #12
 800a870:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	6999      	ldr	r1, [r3, #24]
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	689a      	ldr	r2, [r3, #8]
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	430a      	orrs	r2, r1
 800a882:	619a      	str	r2, [r3, #24]
 800a884:	e05a      	b.n	800a93c <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2b04      	cmp	r3, #4
 800a88a:	d11c      	bne.n	800a8c6 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	6818      	ldr	r0, [r3, #0]
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	6819      	ldr	r1, [r3, #0]
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	685a      	ldr	r2, [r3, #4]
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	68db      	ldr	r3, [r3, #12]
 800a89c:	f000 ffa5 	bl	800b7ea <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	699a      	ldr	r2, [r3, #24]
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a8ae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	6999      	ldr	r1, [r3, #24]
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	689b      	ldr	r3, [r3, #8]
 800a8ba:	021a      	lsls	r2, r3, #8
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	430a      	orrs	r2, r1
 800a8c2:	619a      	str	r2, [r3, #24]
 800a8c4:	e03a      	b.n	800a93c <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2b08      	cmp	r3, #8
 800a8ca:	d11b      	bne.n	800a904 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	6818      	ldr	r0, [r3, #0]
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	6819      	ldr	r1, [r3, #0]
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	685a      	ldr	r2, [r3, #4]
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	68db      	ldr	r3, [r3, #12]
 800a8dc:	f000 fff2 	bl	800b8c4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	69da      	ldr	r2, [r3, #28]
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f022 020c 	bic.w	r2, r2, #12
 800a8ee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	69d9      	ldr	r1, [r3, #28]
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	689a      	ldr	r2, [r3, #8]
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	430a      	orrs	r2, r1
 800a900:	61da      	str	r2, [r3, #28]
 800a902:	e01b      	b.n	800a93c <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	6818      	ldr	r0, [r3, #0]
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	6819      	ldr	r1, [r3, #0]
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	685a      	ldr	r2, [r3, #4]
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	68db      	ldr	r3, [r3, #12]
 800a914:	f001 f812 	bl	800b93c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	69da      	ldr	r2, [r3, #28]
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a926:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	69d9      	ldr	r1, [r3, #28]
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	021a      	lsls	r2, r3, #8
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	430a      	orrs	r2, r1
 800a93a:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	2200      	movs	r2, #0
 800a940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a944:	2300      	movs	r3, #0
}
 800a946:	4618      	mov	r0, r3
 800a948:	3710      	adds	r7, #16
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
	...

0800a950 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b084      	sub	sp, #16
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a962:	2b01      	cmp	r3, #1
 800a964:	d101      	bne.n	800a96a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a966:	2302      	movs	r3, #2
 800a968:	e0fd      	b.n	800ab66 <HAL_TIM_PWM_ConfigChannel+0x216>
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	2201      	movs	r2, #1
 800a96e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2b14      	cmp	r3, #20
 800a976:	f200 80f0 	bhi.w	800ab5a <HAL_TIM_PWM_ConfigChannel+0x20a>
 800a97a:	a201      	add	r2, pc, #4	; (adr r2, 800a980 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800a97c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a980:	0800a9d5 	.word	0x0800a9d5
 800a984:	0800ab5b 	.word	0x0800ab5b
 800a988:	0800ab5b 	.word	0x0800ab5b
 800a98c:	0800ab5b 	.word	0x0800ab5b
 800a990:	0800aa15 	.word	0x0800aa15
 800a994:	0800ab5b 	.word	0x0800ab5b
 800a998:	0800ab5b 	.word	0x0800ab5b
 800a99c:	0800ab5b 	.word	0x0800ab5b
 800a9a0:	0800aa57 	.word	0x0800aa57
 800a9a4:	0800ab5b 	.word	0x0800ab5b
 800a9a8:	0800ab5b 	.word	0x0800ab5b
 800a9ac:	0800ab5b 	.word	0x0800ab5b
 800a9b0:	0800aa97 	.word	0x0800aa97
 800a9b4:	0800ab5b 	.word	0x0800ab5b
 800a9b8:	0800ab5b 	.word	0x0800ab5b
 800a9bc:	0800ab5b 	.word	0x0800ab5b
 800a9c0:	0800aad9 	.word	0x0800aad9
 800a9c4:	0800ab5b 	.word	0x0800ab5b
 800a9c8:	0800ab5b 	.word	0x0800ab5b
 800a9cc:	0800ab5b 	.word	0x0800ab5b
 800a9d0:	0800ab19 	.word	0x0800ab19
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	68b9      	ldr	r1, [r7, #8]
 800a9da:	4618      	mov	r0, r3
 800a9dc:	f000 fab8 	bl	800af50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	699a      	ldr	r2, [r3, #24]
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f042 0208 	orr.w	r2, r2, #8
 800a9ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	699a      	ldr	r2, [r3, #24]
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f022 0204 	bic.w	r2, r2, #4
 800a9fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	6999      	ldr	r1, [r3, #24]
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	691a      	ldr	r2, [r3, #16]
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	430a      	orrs	r2, r1
 800aa10:	619a      	str	r2, [r3, #24]
      break;
 800aa12:	e0a3      	b.n	800ab5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	68b9      	ldr	r1, [r7, #8]
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f000 fb28 	bl	800b070 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	699a      	ldr	r2, [r3, #24]
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aa2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	699a      	ldr	r2, [r3, #24]
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800aa3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	6999      	ldr	r1, [r3, #24]
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	691b      	ldr	r3, [r3, #16]
 800aa4a:	021a      	lsls	r2, r3, #8
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	430a      	orrs	r2, r1
 800aa52:	619a      	str	r2, [r3, #24]
      break;
 800aa54:	e082      	b.n	800ab5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	68b9      	ldr	r1, [r7, #8]
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f000 fb91 	bl	800b184 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	69da      	ldr	r2, [r3, #28]
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f042 0208 	orr.w	r2, r2, #8
 800aa70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	69da      	ldr	r2, [r3, #28]
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f022 0204 	bic.w	r2, r2, #4
 800aa80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	69d9      	ldr	r1, [r3, #28]
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	691a      	ldr	r2, [r3, #16]
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	430a      	orrs	r2, r1
 800aa92:	61da      	str	r2, [r3, #28]
      break;
 800aa94:	e062      	b.n	800ab5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68b9      	ldr	r1, [r7, #8]
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f000 fbf9 	bl	800b294 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	69da      	ldr	r2, [r3, #28]
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aab0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	69da      	ldr	r2, [r3, #28]
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800aac0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	69d9      	ldr	r1, [r3, #28]
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	691b      	ldr	r3, [r3, #16]
 800aacc:	021a      	lsls	r2, r3, #8
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	430a      	orrs	r2, r1
 800aad4:	61da      	str	r2, [r3, #28]
      break;
 800aad6:	e041      	b.n	800ab5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	68b9      	ldr	r1, [r7, #8]
 800aade:	4618      	mov	r0, r3
 800aae0:	f000 fc62 	bl	800b3a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f042 0208 	orr.w	r2, r2, #8
 800aaf2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f022 0204 	bic.w	r2, r2, #4
 800ab02:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	691a      	ldr	r2, [r3, #16]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	430a      	orrs	r2, r1
 800ab14:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800ab16:	e021      	b.n	800ab5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	68b9      	ldr	r1, [r7, #8]
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f000 fca6 	bl	800b470 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ab32:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ab42:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	691b      	ldr	r3, [r3, #16]
 800ab4e:	021a      	lsls	r2, r3, #8
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	430a      	orrs	r2, r1
 800ab56:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800ab58:	e000      	b.n	800ab5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800ab5a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ab64:	2300      	movs	r3, #0
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3710      	adds	r7, #16
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop

0800ab70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab80:	2b01      	cmp	r3, #1
 800ab82:	d101      	bne.n	800ab88 <HAL_TIM_ConfigClockSource+0x18>
 800ab84:	2302      	movs	r3, #2
 800ab86:	e0dd      	b.n	800ad44 <HAL_TIM_ConfigClockSource+0x1d4>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2202      	movs	r2, #2
 800ab94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	689b      	ldr	r3, [r3, #8]
 800ab9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800aba6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800abaa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800abb2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	68fa      	ldr	r2, [r7, #12]
 800abba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	4a62      	ldr	r2, [pc, #392]	; (800ad4c <HAL_TIM_ConfigClockSource+0x1dc>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	f000 80a9 	beq.w	800ad1a <HAL_TIM_ConfigClockSource+0x1aa>
 800abc8:	4a60      	ldr	r2, [pc, #384]	; (800ad4c <HAL_TIM_ConfigClockSource+0x1dc>)
 800abca:	4293      	cmp	r3, r2
 800abcc:	f200 80ae 	bhi.w	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800abd0:	4a5f      	ldr	r2, [pc, #380]	; (800ad50 <HAL_TIM_ConfigClockSource+0x1e0>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	f000 80a1 	beq.w	800ad1a <HAL_TIM_ConfigClockSource+0x1aa>
 800abd8:	4a5d      	ldr	r2, [pc, #372]	; (800ad50 <HAL_TIM_ConfigClockSource+0x1e0>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	f200 80a6 	bhi.w	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800abe0:	4a5c      	ldr	r2, [pc, #368]	; (800ad54 <HAL_TIM_ConfigClockSource+0x1e4>)
 800abe2:	4293      	cmp	r3, r2
 800abe4:	f000 8099 	beq.w	800ad1a <HAL_TIM_ConfigClockSource+0x1aa>
 800abe8:	4a5a      	ldr	r2, [pc, #360]	; (800ad54 <HAL_TIM_ConfigClockSource+0x1e4>)
 800abea:	4293      	cmp	r3, r2
 800abec:	f200 809e 	bhi.w	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800abf0:	4a59      	ldr	r2, [pc, #356]	; (800ad58 <HAL_TIM_ConfigClockSource+0x1e8>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	f000 8091 	beq.w	800ad1a <HAL_TIM_ConfigClockSource+0x1aa>
 800abf8:	4a57      	ldr	r2, [pc, #348]	; (800ad58 <HAL_TIM_ConfigClockSource+0x1e8>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	f200 8096 	bhi.w	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac00:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ac04:	f000 8089 	beq.w	800ad1a <HAL_TIM_ConfigClockSource+0x1aa>
 800ac08:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ac0c:	f200 808e 	bhi.w	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac14:	d03e      	beq.n	800ac94 <HAL_TIM_ConfigClockSource+0x124>
 800ac16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac1a:	f200 8087 	bhi.w	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac22:	f000 8085 	beq.w	800ad30 <HAL_TIM_ConfigClockSource+0x1c0>
 800ac26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac2a:	d87f      	bhi.n	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac2c:	2b70      	cmp	r3, #112	; 0x70
 800ac2e:	d01a      	beq.n	800ac66 <HAL_TIM_ConfigClockSource+0xf6>
 800ac30:	2b70      	cmp	r3, #112	; 0x70
 800ac32:	d87b      	bhi.n	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac34:	2b60      	cmp	r3, #96	; 0x60
 800ac36:	d050      	beq.n	800acda <HAL_TIM_ConfigClockSource+0x16a>
 800ac38:	2b60      	cmp	r3, #96	; 0x60
 800ac3a:	d877      	bhi.n	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac3c:	2b50      	cmp	r3, #80	; 0x50
 800ac3e:	d03c      	beq.n	800acba <HAL_TIM_ConfigClockSource+0x14a>
 800ac40:	2b50      	cmp	r3, #80	; 0x50
 800ac42:	d873      	bhi.n	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac44:	2b40      	cmp	r3, #64	; 0x40
 800ac46:	d058      	beq.n	800acfa <HAL_TIM_ConfigClockSource+0x18a>
 800ac48:	2b40      	cmp	r3, #64	; 0x40
 800ac4a:	d86f      	bhi.n	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac4c:	2b30      	cmp	r3, #48	; 0x30
 800ac4e:	d064      	beq.n	800ad1a <HAL_TIM_ConfigClockSource+0x1aa>
 800ac50:	2b30      	cmp	r3, #48	; 0x30
 800ac52:	d86b      	bhi.n	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac54:	2b20      	cmp	r3, #32
 800ac56:	d060      	beq.n	800ad1a <HAL_TIM_ConfigClockSource+0x1aa>
 800ac58:	2b20      	cmp	r3, #32
 800ac5a:	d867      	bhi.n	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d05c      	beq.n	800ad1a <HAL_TIM_ConfigClockSource+0x1aa>
 800ac60:	2b10      	cmp	r3, #16
 800ac62:	d05a      	beq.n	800ad1a <HAL_TIM_ConfigClockSource+0x1aa>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800ac64:	e062      	b.n	800ad2c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6818      	ldr	r0, [r3, #0]
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	6899      	ldr	r1, [r3, #8]
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	685a      	ldr	r2, [r3, #4]
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	f000 febb 	bl	800b9f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	689b      	ldr	r3, [r3, #8]
 800ac80:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ac88:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	68fa      	ldr	r2, [r7, #12]
 800ac90:	609a      	str	r2, [r3, #8]
      break;
 800ac92:	e04e      	b.n	800ad32 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_ETR_SetConfig(htim->Instance,
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	6818      	ldr	r0, [r3, #0]
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	6899      	ldr	r1, [r3, #8]
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	685a      	ldr	r2, [r3, #4]
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	68db      	ldr	r3, [r3, #12]
 800aca4:	f000 fea4 	bl	800b9f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	689a      	ldr	r2, [r3, #8]
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800acb6:	609a      	str	r2, [r3, #8]
      break;
 800acb8:	e03b      	b.n	800ad32 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	6818      	ldr	r0, [r3, #0]
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	6859      	ldr	r1, [r3, #4]
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	68db      	ldr	r3, [r3, #12]
 800acc6:	461a      	mov	r2, r3
 800acc8:	f000 fd60 	bl	800b78c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	2150      	movs	r1, #80	; 0x50
 800acd2:	4618      	mov	r0, r3
 800acd4:	f000 fe6f 	bl	800b9b6 <TIM_ITRx_SetConfig>
      break;
 800acd8:	e02b      	b.n	800ad32 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	6818      	ldr	r0, [r3, #0]
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	6859      	ldr	r1, [r3, #4]
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	68db      	ldr	r3, [r3, #12]
 800ace6:	461a      	mov	r2, r3
 800ace8:	f000 fdbc 	bl	800b864 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	2160      	movs	r1, #96	; 0x60
 800acf2:	4618      	mov	r0, r3
 800acf4:	f000 fe5f 	bl	800b9b6 <TIM_ITRx_SetConfig>
      break;
 800acf8:	e01b      	b.n	800ad32 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6818      	ldr	r0, [r3, #0]
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	6859      	ldr	r1, [r3, #4]
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	68db      	ldr	r3, [r3, #12]
 800ad06:	461a      	mov	r2, r3
 800ad08:	f000 fd40 	bl	800b78c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	2140      	movs	r1, #64	; 0x40
 800ad12:	4618      	mov	r0, r3
 800ad14:	f000 fe4f 	bl	800b9b6 <TIM_ITRx_SetConfig>
      break;
 800ad18:	e00b      	b.n	800ad32 <HAL_TIM_ConfigClockSource+0x1c2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681a      	ldr	r2, [r3, #0]
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	4619      	mov	r1, r3
 800ad24:	4610      	mov	r0, r2
 800ad26:	f000 fe46 	bl	800b9b6 <TIM_ITRx_SetConfig>
        break;
 800ad2a:	e002      	b.n	800ad32 <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 800ad2c:	bf00      	nop
 800ad2e:	e000      	b.n	800ad32 <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 800ad30:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	2201      	movs	r2, #1
 800ad36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ad42:	2300      	movs	r3, #0
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3710      	adds	r7, #16
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd80      	pop	{r7, pc}
 800ad4c:	00100070 	.word	0x00100070
 800ad50:	00100040 	.word	0x00100040
 800ad54:	00100030 	.word	0x00100030
 800ad58:	00100020 	.word	0x00100020

0800ad5c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b082      	sub	sp, #8
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
 800ad64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	d101      	bne.n	800ad74 <HAL_TIM_SlaveConfigSynchro+0x18>
 800ad70:	2302      	movs	r3, #2
 800ad72:	e031      	b.n	800add8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2201      	movs	r2, #1
 800ad78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2202      	movs	r2, #2
 800ad80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800ad84:	6839      	ldr	r1, [r7, #0]
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f000 fbd8 	bl	800b53c <TIM_SlaveTimer_SetConfig>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d009      	beq.n	800ada6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	2201      	movs	r2, #1
 800ad96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800ada2:	2301      	movs	r3, #1
 800ada4:	e018      	b.n	800add8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	68da      	ldr	r2, [r3, #12]
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800adb4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	68da      	ldr	r2, [r3, #12]
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800adc4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2201      	movs	r2, #1
 800adca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2200      	movs	r2, #0
 800add2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800add6:	2300      	movs	r3, #0
}
 800add8:	4618      	mov	r0, r3
 800adda:	3708      	adds	r7, #8
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ade0:	b480      	push	{r7}
 800ade2:	b083      	sub	sp, #12
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ade8:	bf00      	nop
 800adea:	370c      	adds	r7, #12
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr

0800adf4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800adf4:	b480      	push	{r7}
 800adf6:	b083      	sub	sp, #12
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800adfc:	bf00      	nop
 800adfe:	370c      	adds	r7, #12
 800ae00:	46bd      	mov	sp, r7
 800ae02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae06:	4770      	bx	lr

0800ae08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b083      	sub	sp, #12
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ae10:	bf00      	nop
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr

0800ae1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b083      	sub	sp, #12
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ae24:	bf00      	nop
 800ae26:	370c      	adds	r7, #12
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2e:	4770      	bx	lr

0800ae30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ae30:	b480      	push	{r7}
 800ae32:	b085      	sub	sp, #20
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
 800ae38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	4a3c      	ldr	r2, [pc, #240]	; (800af34 <TIM_Base_SetConfig+0x104>)
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d00f      	beq.n	800ae68 <TIM_Base_SetConfig+0x38>
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae4e:	d00b      	beq.n	800ae68 <TIM_Base_SetConfig+0x38>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	4a39      	ldr	r2, [pc, #228]	; (800af38 <TIM_Base_SetConfig+0x108>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d007      	beq.n	800ae68 <TIM_Base_SetConfig+0x38>
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	4a38      	ldr	r2, [pc, #224]	; (800af3c <TIM_Base_SetConfig+0x10c>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d003      	beq.n	800ae68 <TIM_Base_SetConfig+0x38>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4a37      	ldr	r2, [pc, #220]	; (800af40 <TIM_Base_SetConfig+0x110>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d108      	bne.n	800ae7a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	68fa      	ldr	r2, [r7, #12]
 800ae76:	4313      	orrs	r3, r2
 800ae78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a2d      	ldr	r2, [pc, #180]	; (800af34 <TIM_Base_SetConfig+0x104>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d01b      	beq.n	800aeba <TIM_Base_SetConfig+0x8a>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae88:	d017      	beq.n	800aeba <TIM_Base_SetConfig+0x8a>
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	4a2a      	ldr	r2, [pc, #168]	; (800af38 <TIM_Base_SetConfig+0x108>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d013      	beq.n	800aeba <TIM_Base_SetConfig+0x8a>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	4a29      	ldr	r2, [pc, #164]	; (800af3c <TIM_Base_SetConfig+0x10c>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d00f      	beq.n	800aeba <TIM_Base_SetConfig+0x8a>
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	4a28      	ldr	r2, [pc, #160]	; (800af40 <TIM_Base_SetConfig+0x110>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d00b      	beq.n	800aeba <TIM_Base_SetConfig+0x8a>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	4a27      	ldr	r2, [pc, #156]	; (800af44 <TIM_Base_SetConfig+0x114>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d007      	beq.n	800aeba <TIM_Base_SetConfig+0x8a>
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	4a26      	ldr	r2, [pc, #152]	; (800af48 <TIM_Base_SetConfig+0x118>)
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d003      	beq.n	800aeba <TIM_Base_SetConfig+0x8a>
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	4a25      	ldr	r2, [pc, #148]	; (800af4c <TIM_Base_SetConfig+0x11c>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d108      	bne.n	800aecc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aec0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	68db      	ldr	r3, [r3, #12]
 800aec6:	68fa      	ldr	r2, [r7, #12]
 800aec8:	4313      	orrs	r3, r2
 800aeca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	695b      	ldr	r3, [r3, #20]
 800aed6:	4313      	orrs	r3, r2
 800aed8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	68fa      	ldr	r2, [r7, #12]
 800aede:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	689a      	ldr	r2, [r3, #8]
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	681a      	ldr	r2, [r3, #0]
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	4a10      	ldr	r2, [pc, #64]	; (800af34 <TIM_Base_SetConfig+0x104>)
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d00f      	beq.n	800af18 <TIM_Base_SetConfig+0xe8>
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	4a11      	ldr	r2, [pc, #68]	; (800af40 <TIM_Base_SetConfig+0x110>)
 800aefc:	4293      	cmp	r3, r2
 800aefe:	d00b      	beq.n	800af18 <TIM_Base_SetConfig+0xe8>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	4a10      	ldr	r2, [pc, #64]	; (800af44 <TIM_Base_SetConfig+0x114>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d007      	beq.n	800af18 <TIM_Base_SetConfig+0xe8>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	4a0f      	ldr	r2, [pc, #60]	; (800af48 <TIM_Base_SetConfig+0x118>)
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d003      	beq.n	800af18 <TIM_Base_SetConfig+0xe8>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	4a0e      	ldr	r2, [pc, #56]	; (800af4c <TIM_Base_SetConfig+0x11c>)
 800af14:	4293      	cmp	r3, r2
 800af16:	d103      	bne.n	800af20 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	691a      	ldr	r2, [r3, #16]
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2201      	movs	r2, #1
 800af24:	615a      	str	r2, [r3, #20]
}
 800af26:	bf00      	nop
 800af28:	3714      	adds	r7, #20
 800af2a:	46bd      	mov	sp, r7
 800af2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af30:	4770      	bx	lr
 800af32:	bf00      	nop
 800af34:	40012c00 	.word	0x40012c00
 800af38:	40000400 	.word	0x40000400
 800af3c:	40000800 	.word	0x40000800
 800af40:	40013400 	.word	0x40013400
 800af44:	40014000 	.word	0x40014000
 800af48:	40014400 	.word	0x40014400
 800af4c:	40014800 	.word	0x40014800

0800af50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800af50:	b480      	push	{r7}
 800af52:	b087      	sub	sp, #28
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6a1b      	ldr	r3, [r3, #32]
 800af5e:	f023 0201 	bic.w	r2, r3, #1
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6a1b      	ldr	r3, [r3, #32]
 800af6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	699b      	ldr	r3, [r3, #24]
 800af76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800af7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f023 0303 	bic.w	r3, r3, #3
 800af8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	68fa      	ldr	r2, [r7, #12]
 800af92:	4313      	orrs	r3, r2
 800af94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800af96:	697b      	ldr	r3, [r7, #20]
 800af98:	f023 0302 	bic.w	r3, r3, #2
 800af9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	689b      	ldr	r3, [r3, #8]
 800afa2:	697a      	ldr	r2, [r7, #20]
 800afa4:	4313      	orrs	r3, r2
 800afa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	4a2c      	ldr	r2, [pc, #176]	; (800b05c <TIM_OC1_SetConfig+0x10c>)
 800afac:	4293      	cmp	r3, r2
 800afae:	d00f      	beq.n	800afd0 <TIM_OC1_SetConfig+0x80>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	4a2b      	ldr	r2, [pc, #172]	; (800b060 <TIM_OC1_SetConfig+0x110>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d00b      	beq.n	800afd0 <TIM_OC1_SetConfig+0x80>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	4a2a      	ldr	r2, [pc, #168]	; (800b064 <TIM_OC1_SetConfig+0x114>)
 800afbc:	4293      	cmp	r3, r2
 800afbe:	d007      	beq.n	800afd0 <TIM_OC1_SetConfig+0x80>
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	4a29      	ldr	r2, [pc, #164]	; (800b068 <TIM_OC1_SetConfig+0x118>)
 800afc4:	4293      	cmp	r3, r2
 800afc6:	d003      	beq.n	800afd0 <TIM_OC1_SetConfig+0x80>
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	4a28      	ldr	r2, [pc, #160]	; (800b06c <TIM_OC1_SetConfig+0x11c>)
 800afcc:	4293      	cmp	r3, r2
 800afce:	d10c      	bne.n	800afea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	f023 0308 	bic.w	r3, r3, #8
 800afd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	68db      	ldr	r3, [r3, #12]
 800afdc:	697a      	ldr	r2, [r7, #20]
 800afde:	4313      	orrs	r3, r2
 800afe0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800afe2:	697b      	ldr	r3, [r7, #20]
 800afe4:	f023 0304 	bic.w	r3, r3, #4
 800afe8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	4a1b      	ldr	r2, [pc, #108]	; (800b05c <TIM_OC1_SetConfig+0x10c>)
 800afee:	4293      	cmp	r3, r2
 800aff0:	d00f      	beq.n	800b012 <TIM_OC1_SetConfig+0xc2>
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	4a1a      	ldr	r2, [pc, #104]	; (800b060 <TIM_OC1_SetConfig+0x110>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d00b      	beq.n	800b012 <TIM_OC1_SetConfig+0xc2>
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	4a19      	ldr	r2, [pc, #100]	; (800b064 <TIM_OC1_SetConfig+0x114>)
 800affe:	4293      	cmp	r3, r2
 800b000:	d007      	beq.n	800b012 <TIM_OC1_SetConfig+0xc2>
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	4a18      	ldr	r2, [pc, #96]	; (800b068 <TIM_OC1_SetConfig+0x118>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d003      	beq.n	800b012 <TIM_OC1_SetConfig+0xc2>
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	4a17      	ldr	r2, [pc, #92]	; (800b06c <TIM_OC1_SetConfig+0x11c>)
 800b00e:	4293      	cmp	r3, r2
 800b010:	d111      	bne.n	800b036 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b018:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b020:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	695b      	ldr	r3, [r3, #20]
 800b026:	693a      	ldr	r2, [r7, #16]
 800b028:	4313      	orrs	r3, r2
 800b02a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	699b      	ldr	r3, [r3, #24]
 800b030:	693a      	ldr	r2, [r7, #16]
 800b032:	4313      	orrs	r3, r2
 800b034:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	693a      	ldr	r2, [r7, #16]
 800b03a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	68fa      	ldr	r2, [r7, #12]
 800b040:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	685a      	ldr	r2, [r3, #4]
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	697a      	ldr	r2, [r7, #20]
 800b04e:	621a      	str	r2, [r3, #32]
}
 800b050:	bf00      	nop
 800b052:	371c      	adds	r7, #28
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr
 800b05c:	40012c00 	.word	0x40012c00
 800b060:	40013400 	.word	0x40013400
 800b064:	40014000 	.word	0x40014000
 800b068:	40014400 	.word	0x40014400
 800b06c:	40014800 	.word	0x40014800

0800b070 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b070:	b480      	push	{r7}
 800b072:	b087      	sub	sp, #28
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6a1b      	ldr	r3, [r3, #32]
 800b07e:	f023 0210 	bic.w	r2, r3, #16
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	6a1b      	ldr	r3, [r3, #32]
 800b08a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	699b      	ldr	r3, [r3, #24]
 800b096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b09e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	021b      	lsls	r3, r3, #8
 800b0b2:	68fa      	ldr	r2, [r7, #12]
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	f023 0320 	bic.w	r3, r3, #32
 800b0be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	689b      	ldr	r3, [r3, #8]
 800b0c4:	011b      	lsls	r3, r3, #4
 800b0c6:	697a      	ldr	r2, [r7, #20]
 800b0c8:	4313      	orrs	r3, r2
 800b0ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	4a28      	ldr	r2, [pc, #160]	; (800b170 <TIM_OC2_SetConfig+0x100>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d003      	beq.n	800b0dc <TIM_OC2_SetConfig+0x6c>
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	4a27      	ldr	r2, [pc, #156]	; (800b174 <TIM_OC2_SetConfig+0x104>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d10d      	bne.n	800b0f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b0dc:	697b      	ldr	r3, [r7, #20]
 800b0de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b0e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	68db      	ldr	r3, [r3, #12]
 800b0e8:	011b      	lsls	r3, r3, #4
 800b0ea:	697a      	ldr	r2, [r7, #20]
 800b0ec:	4313      	orrs	r3, r2
 800b0ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	4a1d      	ldr	r2, [pc, #116]	; (800b170 <TIM_OC2_SetConfig+0x100>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d00f      	beq.n	800b120 <TIM_OC2_SetConfig+0xb0>
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	4a1c      	ldr	r2, [pc, #112]	; (800b174 <TIM_OC2_SetConfig+0x104>)
 800b104:	4293      	cmp	r3, r2
 800b106:	d00b      	beq.n	800b120 <TIM_OC2_SetConfig+0xb0>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4a1b      	ldr	r2, [pc, #108]	; (800b178 <TIM_OC2_SetConfig+0x108>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d007      	beq.n	800b120 <TIM_OC2_SetConfig+0xb0>
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	4a1a      	ldr	r2, [pc, #104]	; (800b17c <TIM_OC2_SetConfig+0x10c>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d003      	beq.n	800b120 <TIM_OC2_SetConfig+0xb0>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	4a19      	ldr	r2, [pc, #100]	; (800b180 <TIM_OC2_SetConfig+0x110>)
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d113      	bne.n	800b148 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b126:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b12e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	695b      	ldr	r3, [r3, #20]
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	693a      	ldr	r2, [r7, #16]
 800b138:	4313      	orrs	r3, r2
 800b13a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	699b      	ldr	r3, [r3, #24]
 800b140:	009b      	lsls	r3, r3, #2
 800b142:	693a      	ldr	r2, [r7, #16]
 800b144:	4313      	orrs	r3, r2
 800b146:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	693a      	ldr	r2, [r7, #16]
 800b14c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	68fa      	ldr	r2, [r7, #12]
 800b152:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	685a      	ldr	r2, [r3, #4]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	697a      	ldr	r2, [r7, #20]
 800b160:	621a      	str	r2, [r3, #32]
}
 800b162:	bf00      	nop
 800b164:	371c      	adds	r7, #28
 800b166:	46bd      	mov	sp, r7
 800b168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16c:	4770      	bx	lr
 800b16e:	bf00      	nop
 800b170:	40012c00 	.word	0x40012c00
 800b174:	40013400 	.word	0x40013400
 800b178:	40014000 	.word	0x40014000
 800b17c:	40014400 	.word	0x40014400
 800b180:	40014800 	.word	0x40014800

0800b184 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b184:	b480      	push	{r7}
 800b186:	b087      	sub	sp, #28
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
 800b18c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6a1b      	ldr	r3, [r3, #32]
 800b192:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6a1b      	ldr	r3, [r3, #32]
 800b19e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	685b      	ldr	r3, [r3, #4]
 800b1a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	69db      	ldr	r3, [r3, #28]
 800b1aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b1b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	f023 0303 	bic.w	r3, r3, #3
 800b1be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	68fa      	ldr	r2, [r7, #12]
 800b1c6:	4313      	orrs	r3, r2
 800b1c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b1d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	689b      	ldr	r3, [r3, #8]
 800b1d6:	021b      	lsls	r3, r3, #8
 800b1d8:	697a      	ldr	r2, [r7, #20]
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	4a27      	ldr	r2, [pc, #156]	; (800b280 <TIM_OC3_SetConfig+0xfc>)
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	d003      	beq.n	800b1ee <TIM_OC3_SetConfig+0x6a>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4a26      	ldr	r2, [pc, #152]	; (800b284 <TIM_OC3_SetConfig+0x100>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	d10d      	bne.n	800b20a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b1f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	68db      	ldr	r3, [r3, #12]
 800b1fa:	021b      	lsls	r3, r3, #8
 800b1fc:	697a      	ldr	r2, [r7, #20]
 800b1fe:	4313      	orrs	r3, r2
 800b200:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b208:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4a1c      	ldr	r2, [pc, #112]	; (800b280 <TIM_OC3_SetConfig+0xfc>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d00f      	beq.n	800b232 <TIM_OC3_SetConfig+0xae>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	4a1b      	ldr	r2, [pc, #108]	; (800b284 <TIM_OC3_SetConfig+0x100>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d00b      	beq.n	800b232 <TIM_OC3_SetConfig+0xae>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	4a1a      	ldr	r2, [pc, #104]	; (800b288 <TIM_OC3_SetConfig+0x104>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d007      	beq.n	800b232 <TIM_OC3_SetConfig+0xae>
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	4a19      	ldr	r2, [pc, #100]	; (800b28c <TIM_OC3_SetConfig+0x108>)
 800b226:	4293      	cmp	r3, r2
 800b228:	d003      	beq.n	800b232 <TIM_OC3_SetConfig+0xae>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	4a18      	ldr	r2, [pc, #96]	; (800b290 <TIM_OC3_SetConfig+0x10c>)
 800b22e:	4293      	cmp	r3, r2
 800b230:	d113      	bne.n	800b25a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b232:	693b      	ldr	r3, [r7, #16]
 800b234:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b238:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b23a:	693b      	ldr	r3, [r7, #16]
 800b23c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b240:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	695b      	ldr	r3, [r3, #20]
 800b246:	011b      	lsls	r3, r3, #4
 800b248:	693a      	ldr	r2, [r7, #16]
 800b24a:	4313      	orrs	r3, r2
 800b24c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	699b      	ldr	r3, [r3, #24]
 800b252:	011b      	lsls	r3, r3, #4
 800b254:	693a      	ldr	r2, [r7, #16]
 800b256:	4313      	orrs	r3, r2
 800b258:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	693a      	ldr	r2, [r7, #16]
 800b25e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	68fa      	ldr	r2, [r7, #12]
 800b264:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	685a      	ldr	r2, [r3, #4]
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	697a      	ldr	r2, [r7, #20]
 800b272:	621a      	str	r2, [r3, #32]
}
 800b274:	bf00      	nop
 800b276:	371c      	adds	r7, #28
 800b278:	46bd      	mov	sp, r7
 800b27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27e:	4770      	bx	lr
 800b280:	40012c00 	.word	0x40012c00
 800b284:	40013400 	.word	0x40013400
 800b288:	40014000 	.word	0x40014000
 800b28c:	40014400 	.word	0x40014400
 800b290:	40014800 	.word	0x40014800

0800b294 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b294:	b480      	push	{r7}
 800b296:	b087      	sub	sp, #28
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
 800b29c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6a1b      	ldr	r3, [r3, #32]
 800b2a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6a1b      	ldr	r3, [r3, #32]
 800b2ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	69db      	ldr	r3, [r3, #28]
 800b2ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b2c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b2c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b2ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	021b      	lsls	r3, r3, #8
 800b2d6:	68fa      	ldr	r2, [r7, #12]
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b2e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	031b      	lsls	r3, r3, #12
 800b2ea:	697a      	ldr	r2, [r7, #20]
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	4a28      	ldr	r2, [pc, #160]	; (800b394 <TIM_OC4_SetConfig+0x100>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d003      	beq.n	800b300 <TIM_OC4_SetConfig+0x6c>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	4a27      	ldr	r2, [pc, #156]	; (800b398 <TIM_OC4_SetConfig+0x104>)
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	d10d      	bne.n	800b31c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b306:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	68db      	ldr	r3, [r3, #12]
 800b30c:	031b      	lsls	r3, r3, #12
 800b30e:	697a      	ldr	r2, [r7, #20]
 800b310:	4313      	orrs	r3, r2
 800b312:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b31a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	4a1d      	ldr	r2, [pc, #116]	; (800b394 <TIM_OC4_SetConfig+0x100>)
 800b320:	4293      	cmp	r3, r2
 800b322:	d00f      	beq.n	800b344 <TIM_OC4_SetConfig+0xb0>
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	4a1c      	ldr	r2, [pc, #112]	; (800b398 <TIM_OC4_SetConfig+0x104>)
 800b328:	4293      	cmp	r3, r2
 800b32a:	d00b      	beq.n	800b344 <TIM_OC4_SetConfig+0xb0>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	4a1b      	ldr	r2, [pc, #108]	; (800b39c <TIM_OC4_SetConfig+0x108>)
 800b330:	4293      	cmp	r3, r2
 800b332:	d007      	beq.n	800b344 <TIM_OC4_SetConfig+0xb0>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	4a1a      	ldr	r2, [pc, #104]	; (800b3a0 <TIM_OC4_SetConfig+0x10c>)
 800b338:	4293      	cmp	r3, r2
 800b33a:	d003      	beq.n	800b344 <TIM_OC4_SetConfig+0xb0>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	4a19      	ldr	r2, [pc, #100]	; (800b3a4 <TIM_OC4_SetConfig+0x110>)
 800b340:	4293      	cmp	r3, r2
 800b342:	d113      	bne.n	800b36c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b34a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b34c:	693b      	ldr	r3, [r7, #16]
 800b34e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b352:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	695b      	ldr	r3, [r3, #20]
 800b358:	019b      	lsls	r3, r3, #6
 800b35a:	693a      	ldr	r2, [r7, #16]
 800b35c:	4313      	orrs	r3, r2
 800b35e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	699b      	ldr	r3, [r3, #24]
 800b364:	019b      	lsls	r3, r3, #6
 800b366:	693a      	ldr	r2, [r7, #16]
 800b368:	4313      	orrs	r3, r2
 800b36a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	693a      	ldr	r2, [r7, #16]
 800b370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	685a      	ldr	r2, [r3, #4]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	697a      	ldr	r2, [r7, #20]
 800b384:	621a      	str	r2, [r3, #32]
}
 800b386:	bf00      	nop
 800b388:	371c      	adds	r7, #28
 800b38a:	46bd      	mov	sp, r7
 800b38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b390:	4770      	bx	lr
 800b392:	bf00      	nop
 800b394:	40012c00 	.word	0x40012c00
 800b398:	40013400 	.word	0x40013400
 800b39c:	40014000 	.word	0x40014000
 800b3a0:	40014400 	.word	0x40014400
 800b3a4:	40014800 	.word	0x40014800

0800b3a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b087      	sub	sp, #28
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
 800b3b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6a1b      	ldr	r3, [r3, #32]
 800b3b6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6a1b      	ldr	r3, [r3, #32]
 800b3c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b3d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	68fa      	ldr	r2, [r7, #12]
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b3ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	689b      	ldr	r3, [r3, #8]
 800b3f2:	041b      	lsls	r3, r3, #16
 800b3f4:	693a      	ldr	r2, [r7, #16]
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	4a17      	ldr	r2, [pc, #92]	; (800b45c <TIM_OC5_SetConfig+0xb4>)
 800b3fe:	4293      	cmp	r3, r2
 800b400:	d00f      	beq.n	800b422 <TIM_OC5_SetConfig+0x7a>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	4a16      	ldr	r2, [pc, #88]	; (800b460 <TIM_OC5_SetConfig+0xb8>)
 800b406:	4293      	cmp	r3, r2
 800b408:	d00b      	beq.n	800b422 <TIM_OC5_SetConfig+0x7a>
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	4a15      	ldr	r2, [pc, #84]	; (800b464 <TIM_OC5_SetConfig+0xbc>)
 800b40e:	4293      	cmp	r3, r2
 800b410:	d007      	beq.n	800b422 <TIM_OC5_SetConfig+0x7a>
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	4a14      	ldr	r2, [pc, #80]	; (800b468 <TIM_OC5_SetConfig+0xc0>)
 800b416:	4293      	cmp	r3, r2
 800b418:	d003      	beq.n	800b422 <TIM_OC5_SetConfig+0x7a>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	4a13      	ldr	r2, [pc, #76]	; (800b46c <TIM_OC5_SetConfig+0xc4>)
 800b41e:	4293      	cmp	r3, r2
 800b420:	d109      	bne.n	800b436 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b428:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	695b      	ldr	r3, [r3, #20]
 800b42e:	021b      	lsls	r3, r3, #8
 800b430:	697a      	ldr	r2, [r7, #20]
 800b432:	4313      	orrs	r3, r2
 800b434:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	697a      	ldr	r2, [r7, #20]
 800b43a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	68fa      	ldr	r2, [r7, #12]
 800b440:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	685a      	ldr	r2, [r3, #4]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	693a      	ldr	r2, [r7, #16]
 800b44e:	621a      	str	r2, [r3, #32]
}
 800b450:	bf00      	nop
 800b452:	371c      	adds	r7, #28
 800b454:	46bd      	mov	sp, r7
 800b456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45a:	4770      	bx	lr
 800b45c:	40012c00 	.word	0x40012c00
 800b460:	40013400 	.word	0x40013400
 800b464:	40014000 	.word	0x40014000
 800b468:	40014400 	.word	0x40014400
 800b46c:	40014800 	.word	0x40014800

0800b470 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b470:	b480      	push	{r7}
 800b472:	b087      	sub	sp, #28
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6a1b      	ldr	r3, [r3, #32]
 800b47e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6a1b      	ldr	r3, [r3, #32]
 800b48a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b49e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b4a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	021b      	lsls	r3, r3, #8
 800b4aa:	68fa      	ldr	r2, [r7, #12]
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b4b0:	693b      	ldr	r3, [r7, #16]
 800b4b2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b4b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	689b      	ldr	r3, [r3, #8]
 800b4bc:	051b      	lsls	r3, r3, #20
 800b4be:	693a      	ldr	r2, [r7, #16]
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	4a18      	ldr	r2, [pc, #96]	; (800b528 <TIM_OC6_SetConfig+0xb8>)
 800b4c8:	4293      	cmp	r3, r2
 800b4ca:	d00f      	beq.n	800b4ec <TIM_OC6_SetConfig+0x7c>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	4a17      	ldr	r2, [pc, #92]	; (800b52c <TIM_OC6_SetConfig+0xbc>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d00b      	beq.n	800b4ec <TIM_OC6_SetConfig+0x7c>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4a16      	ldr	r2, [pc, #88]	; (800b530 <TIM_OC6_SetConfig+0xc0>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d007      	beq.n	800b4ec <TIM_OC6_SetConfig+0x7c>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	4a15      	ldr	r2, [pc, #84]	; (800b534 <TIM_OC6_SetConfig+0xc4>)
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d003      	beq.n	800b4ec <TIM_OC6_SetConfig+0x7c>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	4a14      	ldr	r2, [pc, #80]	; (800b538 <TIM_OC6_SetConfig+0xc8>)
 800b4e8:	4293      	cmp	r3, r2
 800b4ea:	d109      	bne.n	800b500 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b4f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	695b      	ldr	r3, [r3, #20]
 800b4f8:	029b      	lsls	r3, r3, #10
 800b4fa:	697a      	ldr	r2, [r7, #20]
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	697a      	ldr	r2, [r7, #20]
 800b504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	68fa      	ldr	r2, [r7, #12]
 800b50a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	685a      	ldr	r2, [r3, #4]
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	693a      	ldr	r2, [r7, #16]
 800b518:	621a      	str	r2, [r3, #32]
}
 800b51a:	bf00      	nop
 800b51c:	371c      	adds	r7, #28
 800b51e:	46bd      	mov	sp, r7
 800b520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b524:	4770      	bx	lr
 800b526:	bf00      	nop
 800b528:	40012c00 	.word	0x40012c00
 800b52c:	40013400 	.word	0x40013400
 800b530:	40014000 	.word	0x40014000
 800b534:	40014400 	.word	0x40014400
 800b538:	40014800 	.word	0x40014800

0800b53c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b086      	sub	sp, #24
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
 800b544:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	689b      	ldr	r3, [r3, #8]
 800b54c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b54e:	697b      	ldr	r3, [r7, #20]
 800b550:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b558:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	685b      	ldr	r3, [r3, #4]
 800b55e:	697a      	ldr	r2, [r7, #20]
 800b560:	4313      	orrs	r3, r2
 800b562:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b56a:	f023 0307 	bic.w	r3, r3, #7
 800b56e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	697a      	ldr	r2, [r7, #20]
 800b576:	4313      	orrs	r3, r2
 800b578:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	697a      	ldr	r2, [r7, #20]
 800b580:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800b582:	683b      	ldr	r3, [r7, #0]
 800b584:	685b      	ldr	r3, [r3, #4]
 800b586:	4a49      	ldr	r2, [pc, #292]	; (800b6ac <TIM_SlaveTimer_SetConfig+0x170>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	f000 8086 	beq.w	800b69a <TIM_SlaveTimer_SetConfig+0x15e>
 800b58e:	4a47      	ldr	r2, [pc, #284]	; (800b6ac <TIM_SlaveTimer_SetConfig+0x170>)
 800b590:	4293      	cmp	r3, r2
 800b592:	f200 8084 	bhi.w	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b596:	4a46      	ldr	r2, [pc, #280]	; (800b6b0 <TIM_SlaveTimer_SetConfig+0x174>)
 800b598:	4293      	cmp	r3, r2
 800b59a:	d07e      	beq.n	800b69a <TIM_SlaveTimer_SetConfig+0x15e>
 800b59c:	4a44      	ldr	r2, [pc, #272]	; (800b6b0 <TIM_SlaveTimer_SetConfig+0x174>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d87d      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5a2:	4a44      	ldr	r2, [pc, #272]	; (800b6b4 <TIM_SlaveTimer_SetConfig+0x178>)
 800b5a4:	4293      	cmp	r3, r2
 800b5a6:	d078      	beq.n	800b69a <TIM_SlaveTimer_SetConfig+0x15e>
 800b5a8:	4a42      	ldr	r2, [pc, #264]	; (800b6b4 <TIM_SlaveTimer_SetConfig+0x178>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d877      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5ae:	4a42      	ldr	r2, [pc, #264]	; (800b6b8 <TIM_SlaveTimer_SetConfig+0x17c>)
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d072      	beq.n	800b69a <TIM_SlaveTimer_SetConfig+0x15e>
 800b5b4:	4a40      	ldr	r2, [pc, #256]	; (800b6b8 <TIM_SlaveTimer_SetConfig+0x17c>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d871      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5ba:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b5be:	d06c      	beq.n	800b69a <TIM_SlaveTimer_SetConfig+0x15e>
 800b5c0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b5c4:	d86b      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5c6:	2b70      	cmp	r3, #112	; 0x70
 800b5c8:	d01a      	beq.n	800b600 <TIM_SlaveTimer_SetConfig+0xc4>
 800b5ca:	2b70      	cmp	r3, #112	; 0x70
 800b5cc:	d867      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5ce:	2b60      	cmp	r3, #96	; 0x60
 800b5d0:	d059      	beq.n	800b686 <TIM_SlaveTimer_SetConfig+0x14a>
 800b5d2:	2b60      	cmp	r3, #96	; 0x60
 800b5d4:	d863      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5d6:	2b50      	cmp	r3, #80	; 0x50
 800b5d8:	d04b      	beq.n	800b672 <TIM_SlaveTimer_SetConfig+0x136>
 800b5da:	2b50      	cmp	r3, #80	; 0x50
 800b5dc:	d85f      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5de:	2b40      	cmp	r3, #64	; 0x40
 800b5e0:	d019      	beq.n	800b616 <TIM_SlaveTimer_SetConfig+0xda>
 800b5e2:	2b40      	cmp	r3, #64	; 0x40
 800b5e4:	d85b      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5e6:	2b30      	cmp	r3, #48	; 0x30
 800b5e8:	d057      	beq.n	800b69a <TIM_SlaveTimer_SetConfig+0x15e>
 800b5ea:	2b30      	cmp	r3, #48	; 0x30
 800b5ec:	d857      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5ee:	2b20      	cmp	r3, #32
 800b5f0:	d053      	beq.n	800b69a <TIM_SlaveTimer_SetConfig+0x15e>
 800b5f2:	2b20      	cmp	r3, #32
 800b5f4:	d853      	bhi.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d04f      	beq.n	800b69a <TIM_SlaveTimer_SetConfig+0x15e>
 800b5fa:	2b10      	cmp	r3, #16
 800b5fc:	d04d      	beq.n	800b69a <TIM_SlaveTimer_SetConfig+0x15e>
        assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
        break;
      }

    default:
      break;
 800b5fe:	e04e      	b.n	800b69e <TIM_SlaveTimer_SetConfig+0x162>
      TIM_ETR_SetConfig(htim->Instance,
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6818      	ldr	r0, [r3, #0]
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	68d9      	ldr	r1, [r3, #12]
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	689a      	ldr	r2, [r3, #8]
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	691b      	ldr	r3, [r3, #16]
 800b610:	f000 f9ee 	bl	800b9f0 <TIM_ETR_SetConfig>
      break;
 800b614:	e044      	b.n	800b6a0 <TIM_SlaveTimer_SetConfig+0x164>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	2b05      	cmp	r3, #5
 800b61c:	d004      	beq.n	800b628 <TIM_SlaveTimer_SetConfig+0xec>
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800b626:	d101      	bne.n	800b62c <TIM_SlaveTimer_SetConfig+0xf0>
        return HAL_ERROR;
 800b628:	2301      	movs	r3, #1
 800b62a:	e03a      	b.n	800b6a2 <TIM_SlaveTimer_SetConfig+0x166>
      tmpccer = htim->Instance->CCER;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	6a1b      	ldr	r3, [r3, #32]
 800b632:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	6a1a      	ldr	r2, [r3, #32]
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f022 0201 	bic.w	r2, r2, #1
 800b642:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	699b      	ldr	r3, [r3, #24]
 800b64a:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b652:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	691b      	ldr	r3, [r3, #16]
 800b658:	011b      	lsls	r3, r3, #4
 800b65a:	68fa      	ldr	r2, [r7, #12]
 800b65c:	4313      	orrs	r3, r2
 800b65e:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	68fa      	ldr	r2, [r7, #12]
 800b666:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	693a      	ldr	r2, [r7, #16]
 800b66e:	621a      	str	r2, [r3, #32]
      break;
 800b670:	e016      	b.n	800b6a0 <TIM_SlaveTimer_SetConfig+0x164>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	6818      	ldr	r0, [r3, #0]
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	6899      	ldr	r1, [r3, #8]
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	691b      	ldr	r3, [r3, #16]
 800b67e:	461a      	mov	r2, r3
 800b680:	f000 f884 	bl	800b78c <TIM_TI1_ConfigInputStage>
      break;
 800b684:	e00c      	b.n	800b6a0 <TIM_SlaveTimer_SetConfig+0x164>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	6818      	ldr	r0, [r3, #0]
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	6899      	ldr	r1, [r3, #8]
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	691b      	ldr	r3, [r3, #16]
 800b692:	461a      	mov	r2, r3
 800b694:	f000 f8e6 	bl	800b864 <TIM_TI2_ConfigInputStage>
      break;
 800b698:	e002      	b.n	800b6a0 <TIM_SlaveTimer_SetConfig+0x164>
        break;
 800b69a:	bf00      	nop
 800b69c:	e000      	b.n	800b6a0 <TIM_SlaveTimer_SetConfig+0x164>
      break;
 800b69e:	bf00      	nop
  }
  return HAL_OK;
 800b6a0:	2300      	movs	r3, #0
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	3718      	adds	r7, #24
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}
 800b6aa:	bf00      	nop
 800b6ac:	00100070 	.word	0x00100070
 800b6b0:	00100040 	.word	0x00100040
 800b6b4:	00100030 	.word	0x00100030
 800b6b8:	00100020 	.word	0x00100020

0800b6bc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b087      	sub	sp, #28
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	60f8      	str	r0, [r7, #12]
 800b6c4:	60b9      	str	r1, [r7, #8]
 800b6c6:	607a      	str	r2, [r7, #4]
 800b6c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	6a1b      	ldr	r3, [r3, #32]
 800b6ce:	f023 0201 	bic.w	r2, r3, #1
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	699b      	ldr	r3, [r3, #24]
 800b6da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	6a1b      	ldr	r3, [r3, #32]
 800b6e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	4a24      	ldr	r2, [pc, #144]	; (800b778 <TIM_TI1_SetConfig+0xbc>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d013      	beq.n	800b712 <TIM_TI1_SetConfig+0x56>
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b6f0:	d00f      	beq.n	800b712 <TIM_TI1_SetConfig+0x56>
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	4a21      	ldr	r2, [pc, #132]	; (800b77c <TIM_TI1_SetConfig+0xc0>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d00b      	beq.n	800b712 <TIM_TI1_SetConfig+0x56>
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	4a20      	ldr	r2, [pc, #128]	; (800b780 <TIM_TI1_SetConfig+0xc4>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d007      	beq.n	800b712 <TIM_TI1_SetConfig+0x56>
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	4a1f      	ldr	r2, [pc, #124]	; (800b784 <TIM_TI1_SetConfig+0xc8>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d003      	beq.n	800b712 <TIM_TI1_SetConfig+0x56>
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	4a1e      	ldr	r2, [pc, #120]	; (800b788 <TIM_TI1_SetConfig+0xcc>)
 800b70e:	4293      	cmp	r3, r2
 800b710:	d101      	bne.n	800b716 <TIM_TI1_SetConfig+0x5a>
 800b712:	2301      	movs	r3, #1
 800b714:	e000      	b.n	800b718 <TIM_TI1_SetConfig+0x5c>
 800b716:	2300      	movs	r3, #0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d008      	beq.n	800b72e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	f023 0303 	bic.w	r3, r3, #3
 800b722:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b724:	697a      	ldr	r2, [r7, #20]
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	4313      	orrs	r3, r2
 800b72a:	617b      	str	r3, [r7, #20]
 800b72c:	e003      	b.n	800b736 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b72e:	697b      	ldr	r3, [r7, #20]
 800b730:	f043 0301 	orr.w	r3, r3, #1
 800b734:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b73c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	011b      	lsls	r3, r3, #4
 800b742:	b2db      	uxtb	r3, r3
 800b744:	697a      	ldr	r2, [r7, #20]
 800b746:	4313      	orrs	r3, r2
 800b748:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	f023 030a 	bic.w	r3, r3, #10
 800b750:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	f003 030a 	and.w	r3, r3, #10
 800b758:	693a      	ldr	r2, [r7, #16]
 800b75a:	4313      	orrs	r3, r2
 800b75c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	697a      	ldr	r2, [r7, #20]
 800b762:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	693a      	ldr	r2, [r7, #16]
 800b768:	621a      	str	r2, [r3, #32]
}
 800b76a:	bf00      	nop
 800b76c:	371c      	adds	r7, #28
 800b76e:	46bd      	mov	sp, r7
 800b770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b774:	4770      	bx	lr
 800b776:	bf00      	nop
 800b778:	40012c00 	.word	0x40012c00
 800b77c:	40000400 	.word	0x40000400
 800b780:	40000800 	.word	0x40000800
 800b784:	40013400 	.word	0x40013400
 800b788:	40014000 	.word	0x40014000

0800b78c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b087      	sub	sp, #28
 800b790:	af00      	add	r7, sp, #0
 800b792:	60f8      	str	r0, [r7, #12]
 800b794:	60b9      	str	r1, [r7, #8]
 800b796:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	6a1b      	ldr	r3, [r3, #32]
 800b79c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	6a1b      	ldr	r3, [r3, #32]
 800b7a2:	f023 0201 	bic.w	r2, r3, #1
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	699b      	ldr	r3, [r3, #24]
 800b7ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b7b0:	693b      	ldr	r3, [r7, #16]
 800b7b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b7b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	011b      	lsls	r3, r3, #4
 800b7bc:	693a      	ldr	r2, [r7, #16]
 800b7be:	4313      	orrs	r3, r2
 800b7c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b7c2:	697b      	ldr	r3, [r7, #20]
 800b7c4:	f023 030a 	bic.w	r3, r3, #10
 800b7c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b7ca:	697a      	ldr	r2, [r7, #20]
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	693a      	ldr	r2, [r7, #16]
 800b7d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	697a      	ldr	r2, [r7, #20]
 800b7dc:	621a      	str	r2, [r3, #32]
}
 800b7de:	bf00      	nop
 800b7e0:	371c      	adds	r7, #28
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e8:	4770      	bx	lr

0800b7ea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b7ea:	b480      	push	{r7}
 800b7ec:	b087      	sub	sp, #28
 800b7ee:	af00      	add	r7, sp, #0
 800b7f0:	60f8      	str	r0, [r7, #12]
 800b7f2:	60b9      	str	r1, [r7, #8]
 800b7f4:	607a      	str	r2, [r7, #4]
 800b7f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	6a1b      	ldr	r3, [r3, #32]
 800b7fc:	f023 0210 	bic.w	r2, r3, #16
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	699b      	ldr	r3, [r3, #24]
 800b808:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	6a1b      	ldr	r3, [r3, #32]
 800b80e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b816:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	021b      	lsls	r3, r3, #8
 800b81c:	697a      	ldr	r2, [r7, #20]
 800b81e:	4313      	orrs	r3, r2
 800b820:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b828:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	031b      	lsls	r3, r3, #12
 800b82e:	b29b      	uxth	r3, r3
 800b830:	697a      	ldr	r2, [r7, #20]
 800b832:	4313      	orrs	r3, r2
 800b834:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b836:	693b      	ldr	r3, [r7, #16]
 800b838:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b83c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	011b      	lsls	r3, r3, #4
 800b842:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800b846:	693a      	ldr	r2, [r7, #16]
 800b848:	4313      	orrs	r3, r2
 800b84a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	697a      	ldr	r2, [r7, #20]
 800b850:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	693a      	ldr	r2, [r7, #16]
 800b856:	621a      	str	r2, [r3, #32]
}
 800b858:	bf00      	nop
 800b85a:	371c      	adds	r7, #28
 800b85c:	46bd      	mov	sp, r7
 800b85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b862:	4770      	bx	lr

0800b864 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b864:	b480      	push	{r7}
 800b866:	b087      	sub	sp, #28
 800b868:	af00      	add	r7, sp, #0
 800b86a:	60f8      	str	r0, [r7, #12]
 800b86c:	60b9      	str	r1, [r7, #8]
 800b86e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	6a1b      	ldr	r3, [r3, #32]
 800b874:	f023 0210 	bic.w	r2, r3, #16
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	699b      	ldr	r3, [r3, #24]
 800b880:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	6a1b      	ldr	r3, [r3, #32]
 800b886:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b888:	697b      	ldr	r3, [r7, #20]
 800b88a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b88e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	031b      	lsls	r3, r3, #12
 800b894:	697a      	ldr	r2, [r7, #20]
 800b896:	4313      	orrs	r3, r2
 800b898:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b8a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	011b      	lsls	r3, r3, #4
 800b8a6:	693a      	ldr	r2, [r7, #16]
 800b8a8:	4313      	orrs	r3, r2
 800b8aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	697a      	ldr	r2, [r7, #20]
 800b8b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	693a      	ldr	r2, [r7, #16]
 800b8b6:	621a      	str	r2, [r3, #32]
}
 800b8b8:	bf00      	nop
 800b8ba:	371c      	adds	r7, #28
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c2:	4770      	bx	lr

0800b8c4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b087      	sub	sp, #28
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	60f8      	str	r0, [r7, #12]
 800b8cc:	60b9      	str	r1, [r7, #8]
 800b8ce:	607a      	str	r2, [r7, #4]
 800b8d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	6a1b      	ldr	r3, [r3, #32]
 800b8d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	69db      	ldr	r3, [r3, #28]
 800b8e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	6a1b      	ldr	r3, [r3, #32]
 800b8e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b8ea:	697b      	ldr	r3, [r7, #20]
 800b8ec:	f023 0303 	bic.w	r3, r3, #3
 800b8f0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800b8f2:	697a      	ldr	r2, [r7, #20]
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	4313      	orrs	r3, r2
 800b8f8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b900:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	011b      	lsls	r3, r3, #4
 800b906:	b2db      	uxtb	r3, r3
 800b908:	697a      	ldr	r2, [r7, #20]
 800b90a:	4313      	orrs	r3, r2
 800b90c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b90e:	693b      	ldr	r3, [r7, #16]
 800b910:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800b914:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	021b      	lsls	r3, r3, #8
 800b91a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800b91e:	693a      	ldr	r2, [r7, #16]
 800b920:	4313      	orrs	r3, r2
 800b922:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	697a      	ldr	r2, [r7, #20]
 800b928:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	693a      	ldr	r2, [r7, #16]
 800b92e:	621a      	str	r2, [r3, #32]
}
 800b930:	bf00      	nop
 800b932:	371c      	adds	r7, #28
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr

0800b93c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b93c:	b480      	push	{r7}
 800b93e:	b087      	sub	sp, #28
 800b940:	af00      	add	r7, sp, #0
 800b942:	60f8      	str	r0, [r7, #12]
 800b944:	60b9      	str	r1, [r7, #8]
 800b946:	607a      	str	r2, [r7, #4]
 800b948:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	6a1b      	ldr	r3, [r3, #32]
 800b94e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	69db      	ldr	r3, [r3, #28]
 800b95a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	6a1b      	ldr	r3, [r3, #32]
 800b960:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b962:	697b      	ldr	r3, [r7, #20]
 800b964:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b968:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	021b      	lsls	r3, r3, #8
 800b96e:	697a      	ldr	r2, [r7, #20]
 800b970:	4313      	orrs	r3, r2
 800b972:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b974:	697b      	ldr	r3, [r7, #20]
 800b976:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b97a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	031b      	lsls	r3, r3, #12
 800b980:	b29b      	uxth	r3, r3
 800b982:	697a      	ldr	r2, [r7, #20]
 800b984:	4313      	orrs	r3, r2
 800b986:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800b98e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	031b      	lsls	r3, r3, #12
 800b994:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800b998:	693a      	ldr	r2, [r7, #16]
 800b99a:	4313      	orrs	r3, r2
 800b99c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	697a      	ldr	r2, [r7, #20]
 800b9a2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	693a      	ldr	r2, [r7, #16]
 800b9a8:	621a      	str	r2, [r3, #32]
}
 800b9aa:	bf00      	nop
 800b9ac:	371c      	adds	r7, #28
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b4:	4770      	bx	lr

0800b9b6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b9b6:	b480      	push	{r7}
 800b9b8:	b085      	sub	sp, #20
 800b9ba:	af00      	add	r7, sp, #0
 800b9bc:	6078      	str	r0, [r7, #4]
 800b9be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	689b      	ldr	r3, [r3, #8]
 800b9c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b9cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b9d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b9d2:	683a      	ldr	r2, [r7, #0]
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	4313      	orrs	r3, r2
 800b9d8:	f043 0307 	orr.w	r3, r3, #7
 800b9dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	68fa      	ldr	r2, [r7, #12]
 800b9e2:	609a      	str	r2, [r3, #8]
}
 800b9e4:	bf00      	nop
 800b9e6:	3714      	adds	r7, #20
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ee:	4770      	bx	lr

0800b9f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b087      	sub	sp, #28
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	60f8      	str	r0, [r7, #12]
 800b9f8:	60b9      	str	r1, [r7, #8]
 800b9fa:	607a      	str	r2, [r7, #4]
 800b9fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	689b      	ldr	r3, [r3, #8]
 800ba02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ba0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	021a      	lsls	r2, r3, #8
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	431a      	orrs	r2, r3
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	4313      	orrs	r3, r2
 800ba18:	697a      	ldr	r2, [r7, #20]
 800ba1a:	4313      	orrs	r3, r2
 800ba1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	697a      	ldr	r2, [r7, #20]
 800ba22:	609a      	str	r2, [r3, #8]
}
 800ba24:	bf00      	nop
 800ba26:	371c      	adds	r7, #28
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2e:	4770      	bx	lr

0800ba30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ba30:	b480      	push	{r7}
 800ba32:	b087      	sub	sp, #28
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	60f8      	str	r0, [r7, #12]
 800ba38:	60b9      	str	r1, [r7, #8]
 800ba3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	f003 031f 	and.w	r3, r3, #31
 800ba42:	2201      	movs	r2, #1
 800ba44:	fa02 f303 	lsl.w	r3, r2, r3
 800ba48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	6a1a      	ldr	r2, [r3, #32]
 800ba4e:	697b      	ldr	r3, [r7, #20]
 800ba50:	43db      	mvns	r3, r3
 800ba52:	401a      	ands	r2, r3
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	6a1a      	ldr	r2, [r3, #32]
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	f003 031f 	and.w	r3, r3, #31
 800ba62:	6879      	ldr	r1, [r7, #4]
 800ba64:	fa01 f303 	lsl.w	r3, r1, r3
 800ba68:	431a      	orrs	r2, r3
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	621a      	str	r2, [r3, #32]
}
 800ba6e:	bf00      	nop
 800ba70:	371c      	adds	r7, #28
 800ba72:	46bd      	mov	sp, r7
 800ba74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba78:	4770      	bx	lr
	...

0800ba7c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
 800ba84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d109      	bne.n	800baa0 <HAL_TIMEx_PWMN_Start+0x24>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba92:	b2db      	uxtb	r3, r3
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	bf14      	ite	ne
 800ba98:	2301      	movne	r3, #1
 800ba9a:	2300      	moveq	r3, #0
 800ba9c:	b2db      	uxtb	r3, r3
 800ba9e:	e022      	b.n	800bae6 <HAL_TIMEx_PWMN_Start+0x6a>
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	2b04      	cmp	r3, #4
 800baa4:	d109      	bne.n	800baba <HAL_TIMEx_PWMN_Start+0x3e>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800baac:	b2db      	uxtb	r3, r3
 800baae:	2b01      	cmp	r3, #1
 800bab0:	bf14      	ite	ne
 800bab2:	2301      	movne	r3, #1
 800bab4:	2300      	moveq	r3, #0
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	e015      	b.n	800bae6 <HAL_TIMEx_PWMN_Start+0x6a>
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	2b08      	cmp	r3, #8
 800babe:	d109      	bne.n	800bad4 <HAL_TIMEx_PWMN_Start+0x58>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800bac6:	b2db      	uxtb	r3, r3
 800bac8:	2b01      	cmp	r3, #1
 800baca:	bf14      	ite	ne
 800bacc:	2301      	movne	r3, #1
 800bace:	2300      	moveq	r3, #0
 800bad0:	b2db      	uxtb	r3, r3
 800bad2:	e008      	b.n	800bae6 <HAL_TIMEx_PWMN_Start+0x6a>
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800bada:	b2db      	uxtb	r3, r3
 800badc:	2b01      	cmp	r3, #1
 800bade:	bf14      	ite	ne
 800bae0:	2301      	movne	r3, #1
 800bae2:	2300      	moveq	r3, #0
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d001      	beq.n	800baee <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800baea:	2301      	movs	r3, #1
 800baec:	e069      	b.n	800bbc2 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d104      	bne.n	800bafe <HAL_TIMEx_PWMN_Start+0x82>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2202      	movs	r2, #2
 800baf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bafc:	e013      	b.n	800bb26 <HAL_TIMEx_PWMN_Start+0xaa>
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	2b04      	cmp	r3, #4
 800bb02:	d104      	bne.n	800bb0e <HAL_TIMEx_PWMN_Start+0x92>
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2202      	movs	r2, #2
 800bb08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bb0c:	e00b      	b.n	800bb26 <HAL_TIMEx_PWMN_Start+0xaa>
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	2b08      	cmp	r3, #8
 800bb12:	d104      	bne.n	800bb1e <HAL_TIMEx_PWMN_Start+0xa2>
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2202      	movs	r2, #2
 800bb18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bb1c:	e003      	b.n	800bb26 <HAL_TIMEx_PWMN_Start+0xaa>
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2202      	movs	r2, #2
 800bb22:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	2204      	movs	r2, #4
 800bb2c:	6839      	ldr	r1, [r7, #0]
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f000 f9d3 	bl	800beda <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bb42:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	4a20      	ldr	r2, [pc, #128]	; (800bbcc <HAL_TIMEx_PWMN_Start+0x150>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d018      	beq.n	800bb80 <HAL_TIMEx_PWMN_Start+0x104>
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb56:	d013      	beq.n	800bb80 <HAL_TIMEx_PWMN_Start+0x104>
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	4a1c      	ldr	r2, [pc, #112]	; (800bbd0 <HAL_TIMEx_PWMN_Start+0x154>)
 800bb5e:	4293      	cmp	r3, r2
 800bb60:	d00e      	beq.n	800bb80 <HAL_TIMEx_PWMN_Start+0x104>
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	4a1b      	ldr	r2, [pc, #108]	; (800bbd4 <HAL_TIMEx_PWMN_Start+0x158>)
 800bb68:	4293      	cmp	r3, r2
 800bb6a:	d009      	beq.n	800bb80 <HAL_TIMEx_PWMN_Start+0x104>
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	4a19      	ldr	r2, [pc, #100]	; (800bbd8 <HAL_TIMEx_PWMN_Start+0x15c>)
 800bb72:	4293      	cmp	r3, r2
 800bb74:	d004      	beq.n	800bb80 <HAL_TIMEx_PWMN_Start+0x104>
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	4a18      	ldr	r2, [pc, #96]	; (800bbdc <HAL_TIMEx_PWMN_Start+0x160>)
 800bb7c:	4293      	cmp	r3, r2
 800bb7e:	d115      	bne.n	800bbac <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	689a      	ldr	r2, [r3, #8]
 800bb86:	4b16      	ldr	r3, [pc, #88]	; (800bbe0 <HAL_TIMEx_PWMN_Start+0x164>)
 800bb88:	4013      	ands	r3, r2
 800bb8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2b06      	cmp	r3, #6
 800bb90:	d015      	beq.n	800bbbe <HAL_TIMEx_PWMN_Start+0x142>
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bb98:	d011      	beq.n	800bbbe <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	681a      	ldr	r2, [r3, #0]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f042 0201 	orr.w	r2, r2, #1
 800bba8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbaa:	e008      	b.n	800bbbe <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	681a      	ldr	r2, [r3, #0]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f042 0201 	orr.w	r2, r2, #1
 800bbba:	601a      	str	r2, [r3, #0]
 800bbbc:	e000      	b.n	800bbc0 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbbe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bbc0:	2300      	movs	r3, #0
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3710      	adds	r7, #16
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	40012c00 	.word	0x40012c00
 800bbd0:	40000400 	.word	0x40000400
 800bbd4:	40000800 	.word	0x40000800
 800bbd8:	40013400 	.word	0x40013400
 800bbdc:	40014000 	.word	0x40014000
 800bbe0:	00010007 	.word	0x00010007

0800bbe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bbe4:	b480      	push	{r7}
 800bbe6:	b085      	sub	sp, #20
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
 800bbec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bbf4:	2b01      	cmp	r3, #1
 800bbf6:	d101      	bne.n	800bbfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bbf8:	2302      	movs	r3, #2
 800bbfa:	e065      	b.n	800bcc8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2201      	movs	r2, #1
 800bc00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2202      	movs	r2, #2
 800bc08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	685b      	ldr	r3, [r3, #4]
 800bc12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	689b      	ldr	r3, [r3, #8]
 800bc1a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	4a2c      	ldr	r2, [pc, #176]	; (800bcd4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bc22:	4293      	cmp	r3, r2
 800bc24:	d004      	beq.n	800bc30 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	4a2b      	ldr	r2, [pc, #172]	; (800bcd8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bc2c:	4293      	cmp	r3, r2
 800bc2e:	d108      	bne.n	800bc42 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800bc36:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	685b      	ldr	r3, [r3, #4]
 800bc3c:	68fa      	ldr	r2, [r7, #12]
 800bc3e:	4313      	orrs	r3, r2
 800bc40:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800bc48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	68fa      	ldr	r2, [r7, #12]
 800bc54:	4313      	orrs	r3, r2
 800bc56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	68fa      	ldr	r2, [r7, #12]
 800bc5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	4a1b      	ldr	r2, [pc, #108]	; (800bcd4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bc66:	4293      	cmp	r3, r2
 800bc68:	d018      	beq.n	800bc9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc72:	d013      	beq.n	800bc9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	4a18      	ldr	r2, [pc, #96]	; (800bcdc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800bc7a:	4293      	cmp	r3, r2
 800bc7c:	d00e      	beq.n	800bc9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	4a17      	ldr	r2, [pc, #92]	; (800bce0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d009      	beq.n	800bc9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	4a12      	ldr	r2, [pc, #72]	; (800bcd8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d004      	beq.n	800bc9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a13      	ldr	r2, [pc, #76]	; (800bce4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d10c      	bne.n	800bcb6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bca2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	689b      	ldr	r3, [r3, #8]
 800bca8:	68ba      	ldr	r2, [r7, #8]
 800bcaa:	4313      	orrs	r3, r2
 800bcac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	68ba      	ldr	r2, [r7, #8]
 800bcb4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	2201      	movs	r2, #1
 800bcba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bcc6:	2300      	movs	r3, #0
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3714      	adds	r7, #20
 800bccc:	46bd      	mov	sp, r7
 800bcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd2:	4770      	bx	lr
 800bcd4:	40012c00 	.word	0x40012c00
 800bcd8:	40013400 	.word	0x40013400
 800bcdc:	40000400 	.word	0x40000400
 800bce0:	40000800 	.word	0x40000800
 800bce4:	40014000 	.word	0x40014000

0800bce8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bce8:	b480      	push	{r7}
 800bcea:	b085      	sub	sp, #20
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
 800bcf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bcfc:	2b01      	cmp	r3, #1
 800bcfe:	d101      	bne.n	800bd04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bd00:	2302      	movs	r3, #2
 800bd02:	e087      	b.n	800be14 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2201      	movs	r2, #1
 800bd08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	68db      	ldr	r3, [r3, #12]
 800bd16:	4313      	orrs	r3, r2
 800bd18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	689b      	ldr	r3, [r3, #8]
 800bd24:	4313      	orrs	r3, r2
 800bd26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	685b      	ldr	r3, [r3, #4]
 800bd32:	4313      	orrs	r3, r2
 800bd34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	4313      	orrs	r3, r2
 800bd42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	691b      	ldr	r3, [r3, #16]
 800bd4e:	4313      	orrs	r3, r2
 800bd50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	695b      	ldr	r3, [r3, #20]
 800bd5c:	4313      	orrs	r3, r2
 800bd5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd6a:	4313      	orrs	r3, r2
 800bd6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	699b      	ldr	r3, [r3, #24]
 800bd78:	041b      	lsls	r3, r3, #16
 800bd7a:	4313      	orrs	r3, r2
 800bd7c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	4a27      	ldr	r2, [pc, #156]	; (800be20 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800bd84:	4293      	cmp	r3, r2
 800bd86:	d004      	beq.n	800bd92 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	4a25      	ldr	r2, [pc, #148]	; (800be24 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800bd8e:	4293      	cmp	r3, r2
 800bd90:	d106      	bne.n	800bda0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	69db      	ldr	r3, [r3, #28]
 800bd9c:	4313      	orrs	r3, r2
 800bd9e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	4a1e      	ldr	r2, [pc, #120]	; (800be20 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800bda6:	4293      	cmp	r3, r2
 800bda8:	d004      	beq.n	800bdb4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	4a1d      	ldr	r2, [pc, #116]	; (800be24 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d126      	bne.n	800be02 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdbe:	051b      	lsls	r3, r3, #20
 800bdc0:	4313      	orrs	r3, r2
 800bdc2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	6a1b      	ldr	r3, [r3, #32]
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bddc:	4313      	orrs	r3, r2
 800bdde:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4a0e      	ldr	r2, [pc, #56]	; (800be20 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d004      	beq.n	800bdf4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4a0d      	ldr	r2, [pc, #52]	; (800be24 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d106      	bne.n	800be02 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdfe:	4313      	orrs	r3, r2
 800be00:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	68fa      	ldr	r2, [r7, #12]
 800be08:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2200      	movs	r2, #0
 800be0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800be12:	2300      	movs	r3, #0
}
 800be14:	4618      	mov	r0, r3
 800be16:	3714      	adds	r7, #20
 800be18:	46bd      	mov	sp, r7
 800be1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1e:	4770      	bx	lr
 800be20:	40012c00 	.word	0x40012c00
 800be24:	40013400 	.word	0x40013400

0800be28 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 800be28:	b480      	push	{r7}
 800be2a:	b083      	sub	sp, #12
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800be3e:	655a      	str	r2, [r3, #84]	; 0x54
  return HAL_OK;
 800be40:	2300      	movs	r3, #0
}
 800be42:	4618      	mov	r0, r3
 800be44:	370c      	adds	r7, #12
 800be46:	46bd      	mov	sp, r7
 800be48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4c:	4770      	bx	lr

0800be4e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800be4e:	b480      	push	{r7}
 800be50:	b083      	sub	sp, #12
 800be52:	af00      	add	r7, sp, #0
 800be54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800be56:	bf00      	nop
 800be58:	370c      	adds	r7, #12
 800be5a:	46bd      	mov	sp, r7
 800be5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be60:	4770      	bx	lr

0800be62 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800be62:	b480      	push	{r7}
 800be64:	b083      	sub	sp, #12
 800be66:	af00      	add	r7, sp, #0
 800be68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800be6a:	bf00      	nop
 800be6c:	370c      	adds	r7, #12
 800be6e:	46bd      	mov	sp, r7
 800be70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be74:	4770      	bx	lr

0800be76 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800be76:	b480      	push	{r7}
 800be78:	b083      	sub	sp, #12
 800be7a:	af00      	add	r7, sp, #0
 800be7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800be7e:	bf00      	nop
 800be80:	370c      	adds	r7, #12
 800be82:	46bd      	mov	sp, r7
 800be84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be88:	4770      	bx	lr

0800be8a <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800be8a:	b480      	push	{r7}
 800be8c:	b083      	sub	sp, #12
 800be8e:	af00      	add	r7, sp, #0
 800be90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800be92:	bf00      	nop
 800be94:	370c      	adds	r7, #12
 800be96:	46bd      	mov	sp, r7
 800be98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9c:	4770      	bx	lr

0800be9e <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800be9e:	b480      	push	{r7}
 800bea0:	b083      	sub	sp, #12
 800bea2:	af00      	add	r7, sp, #0
 800bea4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800bea6:	bf00      	nop
 800bea8:	370c      	adds	r7, #12
 800beaa:	46bd      	mov	sp, r7
 800beac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb0:	4770      	bx	lr

0800beb2 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800beb2:	b480      	push	{r7}
 800beb4:	b083      	sub	sp, #12
 800beb6:	af00      	add	r7, sp, #0
 800beb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800beba:	bf00      	nop
 800bebc:	370c      	adds	r7, #12
 800bebe:	46bd      	mov	sp, r7
 800bec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec4:	4770      	bx	lr

0800bec6 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800bec6:	b480      	push	{r7}
 800bec8:	b083      	sub	sp, #12
 800beca:	af00      	add	r7, sp, #0
 800becc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800bece:	bf00      	nop
 800bed0:	370c      	adds	r7, #12
 800bed2:	46bd      	mov	sp, r7
 800bed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed8:	4770      	bx	lr

0800beda <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800beda:	b480      	push	{r7}
 800bedc:	b087      	sub	sp, #28
 800bede:	af00      	add	r7, sp, #0
 800bee0:	60f8      	str	r0, [r7, #12]
 800bee2:	60b9      	str	r1, [r7, #8]
 800bee4:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	f003 031f 	and.w	r3, r3, #31
 800beec:	2204      	movs	r2, #4
 800beee:	fa02 f303 	lsl.w	r3, r2, r3
 800bef2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	6a1a      	ldr	r2, [r3, #32]
 800bef8:	697b      	ldr	r3, [r7, #20]
 800befa:	43db      	mvns	r3, r3
 800befc:	401a      	ands	r2, r3
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	6a1a      	ldr	r2, [r3, #32]
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	f003 031f 	and.w	r3, r3, #31
 800bf0c:	6879      	ldr	r1, [r7, #4]
 800bf0e:	fa01 f303 	lsl.w	r3, r1, r3
 800bf12:	431a      	orrs	r2, r3
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	621a      	str	r2, [r3, #32]
}
 800bf18:	bf00      	nop
 800bf1a:	371c      	adds	r7, #28
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf22:	4770      	bx	lr

0800bf24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b082      	sub	sp, #8
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d101      	bne.n	800bf36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bf32:	2301      	movs	r3, #1
 800bf34:	e042      	b.n	800bfbc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d106      	bne.n	800bf4e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2200      	movs	r2, #0
 800bf44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bf48:	6878      	ldr	r0, [r7, #4]
 800bf4a:	f7f9 fda3 	bl	8005a94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2224      	movs	r2, #36	; 0x24
 800bf52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	681a      	ldr	r2, [r3, #0]
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	f022 0201 	bic.w	r2, r2, #1
 800bf64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f000 fb5c 	bl	800c624 <UART_SetConfig>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	2b01      	cmp	r3, #1
 800bf70:	d101      	bne.n	800bf76 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800bf72:	2301      	movs	r3, #1
 800bf74:	e022      	b.n	800bfbc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d002      	beq.n	800bf84 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f000 fe1c 	bl	800cbbc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	685a      	ldr	r2, [r3, #4]
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bf92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	689a      	ldr	r2, [r3, #8]
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bfa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	681a      	ldr	r2, [r3, #0]
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	f042 0201 	orr.w	r2, r2, #1
 800bfb2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f000 fea3 	bl	800cd00 <UART_CheckIdleState>
 800bfba:	4603      	mov	r3, r0
}
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	3708      	adds	r7, #8
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}

0800bfc4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b08a      	sub	sp, #40	; 0x28
 800bfc8:	af02      	add	r7, sp, #8
 800bfca:	60f8      	str	r0, [r7, #12]
 800bfcc:	60b9      	str	r1, [r7, #8]
 800bfce:	603b      	str	r3, [r7, #0]
 800bfd0:	4613      	mov	r3, r2
 800bfd2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bfda:	2b20      	cmp	r3, #32
 800bfdc:	f040 8083 	bne.w	800c0e6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d002      	beq.n	800bfec <HAL_UART_Transmit+0x28>
 800bfe6:	88fb      	ldrh	r3, [r7, #6]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d101      	bne.n	800bff0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800bfec:	2301      	movs	r3, #1
 800bfee:	e07b      	b.n	800c0e8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bff6:	2b01      	cmp	r3, #1
 800bff8:	d101      	bne.n	800bffe <HAL_UART_Transmit+0x3a>
 800bffa:	2302      	movs	r3, #2
 800bffc:	e074      	b.n	800c0e8 <HAL_UART_Transmit+0x124>
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2201      	movs	r2, #1
 800c002:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	2200      	movs	r2, #0
 800c00a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	2221      	movs	r2, #33	; 0x21
 800c012:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c016:	f7f9 fe5b 	bl	8005cd0 <HAL_GetTick>
 800c01a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	88fa      	ldrh	r2, [r7, #6]
 800c020:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	88fa      	ldrh	r2, [r7, #6]
 800c028:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	689b      	ldr	r3, [r3, #8]
 800c030:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c034:	d108      	bne.n	800c048 <HAL_UART_Transmit+0x84>
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	691b      	ldr	r3, [r3, #16]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d104      	bne.n	800c048 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800c03e:	2300      	movs	r3, #0
 800c040:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800c042:	68bb      	ldr	r3, [r7, #8]
 800c044:	61bb      	str	r3, [r7, #24]
 800c046:	e003      	b.n	800c050 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c04c:	2300      	movs	r3, #0
 800c04e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	2200      	movs	r2, #0
 800c054:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800c058:	e02c      	b.n	800c0b4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	9300      	str	r3, [sp, #0]
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	2200      	movs	r2, #0
 800c062:	2180      	movs	r1, #128	; 0x80
 800c064:	68f8      	ldr	r0, [r7, #12]
 800c066:	f000 fe96 	bl	800cd96 <UART_WaitOnFlagUntilTimeout>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d001      	beq.n	800c074 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800c070:	2303      	movs	r3, #3
 800c072:	e039      	b.n	800c0e8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800c074:	69fb      	ldr	r3, [r7, #28]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d10b      	bne.n	800c092 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c07a:	69bb      	ldr	r3, [r7, #24]
 800c07c:	881b      	ldrh	r3, [r3, #0]
 800c07e:	461a      	mov	r2, r3
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c088:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800c08a:	69bb      	ldr	r3, [r7, #24]
 800c08c:	3302      	adds	r3, #2
 800c08e:	61bb      	str	r3, [r7, #24]
 800c090:	e007      	b.n	800c0a2 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c092:	69fb      	ldr	r3, [r7, #28]
 800c094:	781a      	ldrb	r2, [r3, #0]
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800c09c:	69fb      	ldr	r3, [r7, #28]
 800c09e:	3301      	adds	r3, #1
 800c0a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c0a8:	b29b      	uxth	r3, r3
 800c0aa:	3b01      	subs	r3, #1
 800c0ac:	b29a      	uxth	r2, r3
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c0ba:	b29b      	uxth	r3, r3
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d1cc      	bne.n	800c05a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c0c0:	683b      	ldr	r3, [r7, #0]
 800c0c2:	9300      	str	r3, [sp, #0]
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	2140      	movs	r1, #64	; 0x40
 800c0ca:	68f8      	ldr	r0, [r7, #12]
 800c0cc:	f000 fe63 	bl	800cd96 <UART_WaitOnFlagUntilTimeout>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d001      	beq.n	800c0da <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800c0d6:	2303      	movs	r3, #3
 800c0d8:	e006      	b.n	800c0e8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	2220      	movs	r2, #32
 800c0de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	e000      	b.n	800c0e8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800c0e6:	2302      	movs	r3, #2
  }
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	3720      	adds	r7, #32
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd80      	pop	{r7, pc}

0800c0f0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b084      	sub	sp, #16
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	60f8      	str	r0, [r7, #12]
 800c0f8:	60b9      	str	r1, [r7, #8]
 800c0fa:	4613      	mov	r3, r2
 800c0fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c104:	2b20      	cmp	r3, #32
 800c106:	d131      	bne.n	800c16c <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d002      	beq.n	800c114 <HAL_UART_Receive_IT+0x24>
 800c10e:	88fb      	ldrh	r3, [r7, #6]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d101      	bne.n	800c118 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c114:	2301      	movs	r3, #1
 800c116:	e02a      	b.n	800c16e <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c11e:	2b01      	cmp	r3, #1
 800c120:	d101      	bne.n	800c126 <HAL_UART_Receive_IT+0x36>
 800c122:	2302      	movs	r3, #2
 800c124:	e023      	b.n	800c16e <HAL_UART_Receive_IT+0x7e>
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2201      	movs	r2, #1
 800c12a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	2200      	movs	r2, #0
 800c132:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	4a0f      	ldr	r2, [pc, #60]	; (800c178 <HAL_UART_Receive_IT+0x88>)
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d00e      	beq.n	800c15c <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d007      	beq.n	800c15c <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	681a      	ldr	r2, [r3, #0]
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800c15a:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c15c:	88fb      	ldrh	r3, [r7, #6]
 800c15e:	461a      	mov	r2, r3
 800c160:	68b9      	ldr	r1, [r7, #8]
 800c162:	68f8      	ldr	r0, [r7, #12]
 800c164:	f000 fe98 	bl	800ce98 <UART_Start_Receive_IT>
 800c168:	4603      	mov	r3, r0
 800c16a:	e000      	b.n	800c16e <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800c16c:	2302      	movs	r3, #2
  }
}
 800c16e:	4618      	mov	r0, r3
 800c170:	3710      	adds	r7, #16
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}
 800c176:	bf00      	nop
 800c178:	40008000 	.word	0x40008000

0800c17c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b088      	sub	sp, #32
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	69db      	ldr	r3, [r3, #28]
 800c18a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	689b      	ldr	r3, [r3, #8]
 800c19a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c19c:	69fa      	ldr	r2, [r7, #28]
 800c19e:	f640 030f 	movw	r3, #2063	; 0x80f
 800c1a2:	4013      	ands	r3, r2
 800c1a4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d118      	bne.n	800c1de <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c1ac:	69fb      	ldr	r3, [r7, #28]
 800c1ae:	f003 0320 	and.w	r3, r3, #32
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d013      	beq.n	800c1de <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c1b6:	69bb      	ldr	r3, [r7, #24]
 800c1b8:	f003 0320 	and.w	r3, r3, #32
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d104      	bne.n	800c1ca <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d009      	beq.n	800c1de <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	f000 81fb 	beq.w	800c5ca <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	4798      	blx	r3
      }
      return;
 800c1dc:	e1f5      	b.n	800c5ca <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c1de:	693b      	ldr	r3, [r7, #16]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	f000 80ef 	beq.w	800c3c4 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c1e6:	697a      	ldr	r2, [r7, #20]
 800c1e8:	4b73      	ldr	r3, [pc, #460]	; (800c3b8 <HAL_UART_IRQHandler+0x23c>)
 800c1ea:	4013      	ands	r3, r2
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d105      	bne.n	800c1fc <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c1f0:	69ba      	ldr	r2, [r7, #24]
 800c1f2:	4b72      	ldr	r3, [pc, #456]	; (800c3bc <HAL_UART_IRQHandler+0x240>)
 800c1f4:	4013      	ands	r3, r2
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	f000 80e4 	beq.w	800c3c4 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c1fc:	69fb      	ldr	r3, [r7, #28]
 800c1fe:	f003 0301 	and.w	r3, r3, #1
 800c202:	2b00      	cmp	r3, #0
 800c204:	d010      	beq.n	800c228 <HAL_UART_IRQHandler+0xac>
 800c206:	69bb      	ldr	r3, [r7, #24]
 800c208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d00b      	beq.n	800c228 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	2201      	movs	r2, #1
 800c216:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c21e:	f043 0201 	orr.w	r2, r3, #1
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c228:	69fb      	ldr	r3, [r7, #28]
 800c22a:	f003 0302 	and.w	r3, r3, #2
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d010      	beq.n	800c254 <HAL_UART_IRQHandler+0xd8>
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	f003 0301 	and.w	r3, r3, #1
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d00b      	beq.n	800c254 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	2202      	movs	r2, #2
 800c242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c24a:	f043 0204 	orr.w	r2, r3, #4
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c254:	69fb      	ldr	r3, [r7, #28]
 800c256:	f003 0304 	and.w	r3, r3, #4
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d010      	beq.n	800c280 <HAL_UART_IRQHandler+0x104>
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	f003 0301 	and.w	r3, r3, #1
 800c264:	2b00      	cmp	r3, #0
 800c266:	d00b      	beq.n	800c280 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	2204      	movs	r2, #4
 800c26e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c276:	f043 0202 	orr.w	r2, r3, #2
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c280:	69fb      	ldr	r3, [r7, #28]
 800c282:	f003 0308 	and.w	r3, r3, #8
 800c286:	2b00      	cmp	r3, #0
 800c288:	d015      	beq.n	800c2b6 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c28a:	69bb      	ldr	r3, [r7, #24]
 800c28c:	f003 0320 	and.w	r3, r3, #32
 800c290:	2b00      	cmp	r3, #0
 800c292:	d104      	bne.n	800c29e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c294:	697a      	ldr	r2, [r7, #20]
 800c296:	4b48      	ldr	r3, [pc, #288]	; (800c3b8 <HAL_UART_IRQHandler+0x23c>)
 800c298:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d00b      	beq.n	800c2b6 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	2208      	movs	r2, #8
 800c2a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c2ac:	f043 0208 	orr.w	r2, r3, #8
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c2b6:	69fb      	ldr	r3, [r7, #28]
 800c2b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d011      	beq.n	800c2e4 <HAL_UART_IRQHandler+0x168>
 800c2c0:	69bb      	ldr	r3, [r7, #24]
 800c2c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d00c      	beq.n	800c2e4 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c2d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c2da:	f043 0220 	orr.w	r2, r3, #32
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	f000 816f 	beq.w	800c5ce <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c2f0:	69fb      	ldr	r3, [r7, #28]
 800c2f2:	f003 0320 	and.w	r3, r3, #32
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d011      	beq.n	800c31e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c2fa:	69bb      	ldr	r3, [r7, #24]
 800c2fc:	f003 0320 	and.w	r3, r3, #32
 800c300:	2b00      	cmp	r3, #0
 800c302:	d104      	bne.n	800c30e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c304:	697b      	ldr	r3, [r7, #20]
 800c306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d007      	beq.n	800c31e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c312:	2b00      	cmp	r3, #0
 800c314:	d003      	beq.n	800c31e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c324:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	689b      	ldr	r3, [r3, #8]
 800c32c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c330:	2b40      	cmp	r3, #64	; 0x40
 800c332:	d004      	beq.n	800c33e <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d031      	beq.n	800c3a2 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c33e:	6878      	ldr	r0, [r7, #4]
 800c340:	f000 fe68 	bl	800d014 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	689b      	ldr	r3, [r3, #8]
 800c34a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c34e:	2b40      	cmp	r3, #64	; 0x40
 800c350:	d123      	bne.n	800c39a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	689a      	ldr	r2, [r3, #8]
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c360:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c366:	2b00      	cmp	r3, #0
 800c368:	d013      	beq.n	800c392 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c36e:	4a14      	ldr	r2, [pc, #80]	; (800c3c0 <HAL_UART_IRQHandler+0x244>)
 800c370:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c376:	4618      	mov	r0, r3
 800c378:	f7fb f98e 	bl	8007698 <HAL_DMA_Abort_IT>
 800c37c:	4603      	mov	r3, r0
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d017      	beq.n	800c3b2 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c388:	687a      	ldr	r2, [r7, #4]
 800c38a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800c38c:	4610      	mov	r0, r2
 800c38e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c390:	e00f      	b.n	800c3b2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c392:	6878      	ldr	r0, [r7, #4]
 800c394:	f000 f930 	bl	800c5f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c398:	e00b      	b.n	800c3b2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	f000 f92c 	bl	800c5f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3a0:	e007      	b.n	800c3b2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c3a2:	6878      	ldr	r0, [r7, #4]
 800c3a4:	f000 f928 	bl	800c5f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800c3b0:	e10d      	b.n	800c5ce <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3b2:	bf00      	nop
    return;
 800c3b4:	e10b      	b.n	800c5ce <HAL_UART_IRQHandler+0x452>
 800c3b6:	bf00      	nop
 800c3b8:	10000001 	.word	0x10000001
 800c3bc:	04000120 	.word	0x04000120
 800c3c0:	0800d079 	.word	0x0800d079

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	f040 80ab 	bne.w	800c524 <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c3ce:	69fb      	ldr	r3, [r7, #28]
 800c3d0:	f003 0310 	and.w	r3, r3, #16
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	f000 80a5 	beq.w	800c524 <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c3da:	69bb      	ldr	r3, [r7, #24]
 800c3dc:	f003 0310 	and.w	r3, r3, #16
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	f000 809f 	beq.w	800c524 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	2210      	movs	r2, #16
 800c3ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	689b      	ldr	r3, [r3, #8]
 800c3f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3f8:	2b40      	cmp	r3, #64	; 0x40
 800c3fa:	d155      	bne.n	800c4a8 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	685b      	ldr	r3, [r3, #4]
 800c404:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800c406:	893b      	ldrh	r3, [r7, #8]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	f000 80e2 	beq.w	800c5d2 <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c414:	893a      	ldrh	r2, [r7, #8]
 800c416:	429a      	cmp	r2, r3
 800c418:	f080 80db 	bcs.w	800c5d2 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	893a      	ldrh	r2, [r7, #8]
 800c420:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	f003 0320 	and.w	r3, r3, #32
 800c430:	2b00      	cmp	r3, #0
 800c432:	d12b      	bne.n	800c48c <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	681a      	ldr	r2, [r3, #0]
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c442:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	689a      	ldr	r2, [r3, #8]
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	f022 0201 	bic.w	r2, r2, #1
 800c452:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	689a      	ldr	r2, [r3, #8]
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c462:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2220      	movs	r2, #32
 800c468:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2200      	movs	r2, #0
 800c470:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	681a      	ldr	r2, [r3, #0]
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f022 0210 	bic.w	r2, r2, #16
 800c480:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c486:	4618      	mov	r0, r3
 800c488:	f7fb f8ad 	bl	80075e6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c498:	b29b      	uxth	r3, r3
 800c49a:	1ad3      	subs	r3, r2, r3
 800c49c:	b29b      	uxth	r3, r3
 800c49e:	4619      	mov	r1, r3
 800c4a0:	6878      	ldr	r0, [r7, #4]
 800c4a2:	f000 f8b3 	bl	800c60c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c4a6:	e094      	b.n	800c5d2 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c4b4:	b29b      	uxth	r3, r3
 800c4b6:	1ad3      	subs	r3, r2, r3
 800c4b8:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c4c0:	b29b      	uxth	r3, r3
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	f000 8087 	beq.w	800c5d6 <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 800c4c8:	897b      	ldrh	r3, [r7, #10]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	f000 8083 	beq.w	800c5d6 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	681a      	ldr	r2, [r3, #0]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c4de:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	689b      	ldr	r3, [r3, #8]
 800c4e6:	687a      	ldr	r2, [r7, #4]
 800c4e8:	6812      	ldr	r2, [r2, #0]
 800c4ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c4ee:	f023 0301 	bic.w	r3, r3, #1
 800c4f2:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2220      	movs	r2, #32
 800c4f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2200      	movs	r2, #0
 800c500:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2200      	movs	r2, #0
 800c506:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	681a      	ldr	r2, [r3, #0]
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	f022 0210 	bic.w	r2, r2, #16
 800c516:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c518:	897b      	ldrh	r3, [r7, #10]
 800c51a:	4619      	mov	r1, r3
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f000 f875 	bl	800c60c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c522:	e058      	b.n	800c5d6 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c524:	69fb      	ldr	r3, [r7, #28]
 800c526:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d00d      	beq.n	800c54a <HAL_UART_IRQHandler+0x3ce>
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c534:	2b00      	cmp	r3, #0
 800c536:	d008      	beq.n	800c54a <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c540:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	f001 f8a4 	bl	800d690 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c548:	e048      	b.n	800c5dc <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c54a:	69fb      	ldr	r3, [r7, #28]
 800c54c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c550:	2b00      	cmp	r3, #0
 800c552:	d012      	beq.n	800c57a <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d104      	bne.n	800c568 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c55e:	697b      	ldr	r3, [r7, #20]
 800c560:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c564:	2b00      	cmp	r3, #0
 800c566:	d008      	beq.n	800c57a <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d034      	beq.n	800c5da <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	4798      	blx	r3
    }
    return;
 800c578:	e02f      	b.n	800c5da <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c57a:	69fb      	ldr	r3, [r7, #28]
 800c57c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c580:	2b00      	cmp	r3, #0
 800c582:	d008      	beq.n	800c596 <HAL_UART_IRQHandler+0x41a>
 800c584:	69bb      	ldr	r3, [r7, #24]
 800c586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d003      	beq.n	800c596 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	f000 fd88 	bl	800d0a4 <UART_EndTransmit_IT>
    return;
 800c594:	e022      	b.n	800c5dc <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c596:	69fb      	ldr	r3, [r7, #28]
 800c598:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d008      	beq.n	800c5b2 <HAL_UART_IRQHandler+0x436>
 800c5a0:	69bb      	ldr	r3, [r7, #24]
 800c5a2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d003      	beq.n	800c5b2 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f001 f884 	bl	800d6b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c5b0:	e014      	b.n	800c5dc <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c5b2:	69fb      	ldr	r3, [r7, #28]
 800c5b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d00f      	beq.n	800c5dc <HAL_UART_IRQHandler+0x460>
 800c5bc:	69bb      	ldr	r3, [r7, #24]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	da0c      	bge.n	800c5dc <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	f001 f86e 	bl	800d6a4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c5c8:	e008      	b.n	800c5dc <HAL_UART_IRQHandler+0x460>
      return;
 800c5ca:	bf00      	nop
 800c5cc:	e006      	b.n	800c5dc <HAL_UART_IRQHandler+0x460>
    return;
 800c5ce:	bf00      	nop
 800c5d0:	e004      	b.n	800c5dc <HAL_UART_IRQHandler+0x460>
      return;
 800c5d2:	bf00      	nop
 800c5d4:	e002      	b.n	800c5dc <HAL_UART_IRQHandler+0x460>
      return;
 800c5d6:	bf00      	nop
 800c5d8:	e000      	b.n	800c5dc <HAL_UART_IRQHandler+0x460>
    return;
 800c5da:	bf00      	nop
  }
}
 800c5dc:	3720      	adds	r7, #32
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop

0800c5e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b083      	sub	sp, #12
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c5ec:	bf00      	nop
 800c5ee:	370c      	adds	r7, #12
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f6:	4770      	bx	lr

0800c5f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b083      	sub	sp, #12
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c600:	bf00      	nop
 800c602:	370c      	adds	r7, #12
 800c604:	46bd      	mov	sp, r7
 800c606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60a:	4770      	bx	lr

0800c60c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c60c:	b480      	push	{r7}
 800c60e:	b083      	sub	sp, #12
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
 800c614:	460b      	mov	r3, r1
 800c616:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c618:	bf00      	nop
 800c61a:	370c      	adds	r7, #12
 800c61c:	46bd      	mov	sp, r7
 800c61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c622:	4770      	bx	lr

0800c624 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c624:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c628:	b08c      	sub	sp, #48	; 0x30
 800c62a:	af00      	add	r7, sp, #0
 800c62c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c62e:	2300      	movs	r3, #0
 800c630:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	689a      	ldr	r2, [r3, #8]
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	691b      	ldr	r3, [r3, #16]
 800c63c:	431a      	orrs	r2, r3
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	695b      	ldr	r3, [r3, #20]
 800c642:	431a      	orrs	r2, r3
 800c644:	697b      	ldr	r3, [r7, #20]
 800c646:	69db      	ldr	r3, [r3, #28]
 800c648:	4313      	orrs	r3, r2
 800c64a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c64c:	697b      	ldr	r3, [r7, #20]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	681a      	ldr	r2, [r3, #0]
 800c652:	4bab      	ldr	r3, [pc, #684]	; (800c900 <UART_SetConfig+0x2dc>)
 800c654:	4013      	ands	r3, r2
 800c656:	697a      	ldr	r2, [r7, #20]
 800c658:	6812      	ldr	r2, [r2, #0]
 800c65a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c65c:	430b      	orrs	r3, r1
 800c65e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	685b      	ldr	r3, [r3, #4]
 800c666:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	68da      	ldr	r2, [r3, #12]
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	430a      	orrs	r2, r1
 800c674:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	699b      	ldr	r3, [r3, #24]
 800c67a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	4aa0      	ldr	r2, [pc, #640]	; (800c904 <UART_SetConfig+0x2e0>)
 800c682:	4293      	cmp	r3, r2
 800c684:	d004      	beq.n	800c690 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c686:	697b      	ldr	r3, [r7, #20]
 800c688:	6a1b      	ldr	r3, [r3, #32]
 800c68a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c68c:	4313      	orrs	r3, r2
 800c68e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c690:	697b      	ldr	r3, [r7, #20]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	689b      	ldr	r3, [r3, #8]
 800c696:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c69a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c69e:	697a      	ldr	r2, [r7, #20]
 800c6a0:	6812      	ldr	r2, [r2, #0]
 800c6a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c6a4:	430b      	orrs	r3, r1
 800c6a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6ae:	f023 010f 	bic.w	r1, r3, #15
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c6b6:	697b      	ldr	r3, [r7, #20]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	430a      	orrs	r2, r1
 800c6bc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c6be:	697b      	ldr	r3, [r7, #20]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	4a91      	ldr	r2, [pc, #580]	; (800c908 <UART_SetConfig+0x2e4>)
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d125      	bne.n	800c714 <UART_SetConfig+0xf0>
 800c6c8:	4b90      	ldr	r3, [pc, #576]	; (800c90c <UART_SetConfig+0x2e8>)
 800c6ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6ce:	f003 0303 	and.w	r3, r3, #3
 800c6d2:	2b03      	cmp	r3, #3
 800c6d4:	d81a      	bhi.n	800c70c <UART_SetConfig+0xe8>
 800c6d6:	a201      	add	r2, pc, #4	; (adr r2, 800c6dc <UART_SetConfig+0xb8>)
 800c6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6dc:	0800c6ed 	.word	0x0800c6ed
 800c6e0:	0800c6fd 	.word	0x0800c6fd
 800c6e4:	0800c6f5 	.word	0x0800c6f5
 800c6e8:	0800c705 	.word	0x0800c705
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c6f2:	e0d6      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c6f4:	2302      	movs	r3, #2
 800c6f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c6fa:	e0d2      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c6fc:	2304      	movs	r3, #4
 800c6fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c702:	e0ce      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c704:	2308      	movs	r3, #8
 800c706:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c70a:	e0ca      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c70c:	2310      	movs	r3, #16
 800c70e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c712:	e0c6      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c714:	697b      	ldr	r3, [r7, #20]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	4a7d      	ldr	r2, [pc, #500]	; (800c910 <UART_SetConfig+0x2ec>)
 800c71a:	4293      	cmp	r3, r2
 800c71c:	d138      	bne.n	800c790 <UART_SetConfig+0x16c>
 800c71e:	4b7b      	ldr	r3, [pc, #492]	; (800c90c <UART_SetConfig+0x2e8>)
 800c720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c724:	f003 030c 	and.w	r3, r3, #12
 800c728:	2b0c      	cmp	r3, #12
 800c72a:	d82d      	bhi.n	800c788 <UART_SetConfig+0x164>
 800c72c:	a201      	add	r2, pc, #4	; (adr r2, 800c734 <UART_SetConfig+0x110>)
 800c72e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c732:	bf00      	nop
 800c734:	0800c769 	.word	0x0800c769
 800c738:	0800c789 	.word	0x0800c789
 800c73c:	0800c789 	.word	0x0800c789
 800c740:	0800c789 	.word	0x0800c789
 800c744:	0800c779 	.word	0x0800c779
 800c748:	0800c789 	.word	0x0800c789
 800c74c:	0800c789 	.word	0x0800c789
 800c750:	0800c789 	.word	0x0800c789
 800c754:	0800c771 	.word	0x0800c771
 800c758:	0800c789 	.word	0x0800c789
 800c75c:	0800c789 	.word	0x0800c789
 800c760:	0800c789 	.word	0x0800c789
 800c764:	0800c781 	.word	0x0800c781
 800c768:	2300      	movs	r3, #0
 800c76a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c76e:	e098      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c770:	2302      	movs	r3, #2
 800c772:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c776:	e094      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c778:	2304      	movs	r3, #4
 800c77a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c77e:	e090      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c780:	2308      	movs	r3, #8
 800c782:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c786:	e08c      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c788:	2310      	movs	r3, #16
 800c78a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c78e:	e088      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c790:	697b      	ldr	r3, [r7, #20]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	4a5f      	ldr	r2, [pc, #380]	; (800c914 <UART_SetConfig+0x2f0>)
 800c796:	4293      	cmp	r3, r2
 800c798:	d125      	bne.n	800c7e6 <UART_SetConfig+0x1c2>
 800c79a:	4b5c      	ldr	r3, [pc, #368]	; (800c90c <UART_SetConfig+0x2e8>)
 800c79c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7a0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c7a4:	2b30      	cmp	r3, #48	; 0x30
 800c7a6:	d016      	beq.n	800c7d6 <UART_SetConfig+0x1b2>
 800c7a8:	2b30      	cmp	r3, #48	; 0x30
 800c7aa:	d818      	bhi.n	800c7de <UART_SetConfig+0x1ba>
 800c7ac:	2b20      	cmp	r3, #32
 800c7ae:	d00a      	beq.n	800c7c6 <UART_SetConfig+0x1a2>
 800c7b0:	2b20      	cmp	r3, #32
 800c7b2:	d814      	bhi.n	800c7de <UART_SetConfig+0x1ba>
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d002      	beq.n	800c7be <UART_SetConfig+0x19a>
 800c7b8:	2b10      	cmp	r3, #16
 800c7ba:	d008      	beq.n	800c7ce <UART_SetConfig+0x1aa>
 800c7bc:	e00f      	b.n	800c7de <UART_SetConfig+0x1ba>
 800c7be:	2300      	movs	r3, #0
 800c7c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7c4:	e06d      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c7c6:	2302      	movs	r3, #2
 800c7c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7cc:	e069      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c7ce:	2304      	movs	r3, #4
 800c7d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7d4:	e065      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c7d6:	2308      	movs	r3, #8
 800c7d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7dc:	e061      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c7de:	2310      	movs	r3, #16
 800c7e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7e4:	e05d      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	4a4b      	ldr	r2, [pc, #300]	; (800c918 <UART_SetConfig+0x2f4>)
 800c7ec:	4293      	cmp	r3, r2
 800c7ee:	d125      	bne.n	800c83c <UART_SetConfig+0x218>
 800c7f0:	4b46      	ldr	r3, [pc, #280]	; (800c90c <UART_SetConfig+0x2e8>)
 800c7f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c7fa:	2bc0      	cmp	r3, #192	; 0xc0
 800c7fc:	d016      	beq.n	800c82c <UART_SetConfig+0x208>
 800c7fe:	2bc0      	cmp	r3, #192	; 0xc0
 800c800:	d818      	bhi.n	800c834 <UART_SetConfig+0x210>
 800c802:	2b80      	cmp	r3, #128	; 0x80
 800c804:	d00a      	beq.n	800c81c <UART_SetConfig+0x1f8>
 800c806:	2b80      	cmp	r3, #128	; 0x80
 800c808:	d814      	bhi.n	800c834 <UART_SetConfig+0x210>
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d002      	beq.n	800c814 <UART_SetConfig+0x1f0>
 800c80e:	2b40      	cmp	r3, #64	; 0x40
 800c810:	d008      	beq.n	800c824 <UART_SetConfig+0x200>
 800c812:	e00f      	b.n	800c834 <UART_SetConfig+0x210>
 800c814:	2300      	movs	r3, #0
 800c816:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c81a:	e042      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c81c:	2302      	movs	r3, #2
 800c81e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c822:	e03e      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c824:	2304      	movs	r3, #4
 800c826:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c82a:	e03a      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c82c:	2308      	movs	r3, #8
 800c82e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c832:	e036      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c834:	2310      	movs	r3, #16
 800c836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c83a:	e032      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	4a30      	ldr	r2, [pc, #192]	; (800c904 <UART_SetConfig+0x2e0>)
 800c842:	4293      	cmp	r3, r2
 800c844:	d12a      	bne.n	800c89c <UART_SetConfig+0x278>
 800c846:	4b31      	ldr	r3, [pc, #196]	; (800c90c <UART_SetConfig+0x2e8>)
 800c848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c84c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c850:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c854:	d01a      	beq.n	800c88c <UART_SetConfig+0x268>
 800c856:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c85a:	d81b      	bhi.n	800c894 <UART_SetConfig+0x270>
 800c85c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c860:	d00c      	beq.n	800c87c <UART_SetConfig+0x258>
 800c862:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c866:	d815      	bhi.n	800c894 <UART_SetConfig+0x270>
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d003      	beq.n	800c874 <UART_SetConfig+0x250>
 800c86c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c870:	d008      	beq.n	800c884 <UART_SetConfig+0x260>
 800c872:	e00f      	b.n	800c894 <UART_SetConfig+0x270>
 800c874:	2300      	movs	r3, #0
 800c876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c87a:	e012      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c87c:	2302      	movs	r3, #2
 800c87e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c882:	e00e      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c884:	2304      	movs	r3, #4
 800c886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c88a:	e00a      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c88c:	2308      	movs	r3, #8
 800c88e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c892:	e006      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c894:	2310      	movs	r3, #16
 800c896:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c89a:	e002      	b.n	800c8a2 <UART_SetConfig+0x27e>
 800c89c:	2310      	movs	r3, #16
 800c89e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c8a2:	697b      	ldr	r3, [r7, #20]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	4a17      	ldr	r2, [pc, #92]	; (800c904 <UART_SetConfig+0x2e0>)
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	f040 80a8 	bne.w	800c9fe <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c8ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c8b2:	2b08      	cmp	r3, #8
 800c8b4:	d834      	bhi.n	800c920 <UART_SetConfig+0x2fc>
 800c8b6:	a201      	add	r2, pc, #4	; (adr r2, 800c8bc <UART_SetConfig+0x298>)
 800c8b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8bc:	0800c8e1 	.word	0x0800c8e1
 800c8c0:	0800c921 	.word	0x0800c921
 800c8c4:	0800c8e9 	.word	0x0800c8e9
 800c8c8:	0800c921 	.word	0x0800c921
 800c8cc:	0800c8ef 	.word	0x0800c8ef
 800c8d0:	0800c921 	.word	0x0800c921
 800c8d4:	0800c921 	.word	0x0800c921
 800c8d8:	0800c921 	.word	0x0800c921
 800c8dc:	0800c8f7 	.word	0x0800c8f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c8e0:	f7fc ff12 	bl	8009708 <HAL_RCC_GetPCLK1Freq>
 800c8e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c8e6:	e021      	b.n	800c92c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c8e8:	4b0c      	ldr	r3, [pc, #48]	; (800c91c <UART_SetConfig+0x2f8>)
 800c8ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c8ec:	e01e      	b.n	800c92c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c8ee:	f7fc fe9d 	bl	800962c <HAL_RCC_GetSysClockFreq>
 800c8f2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c8f4:	e01a      	b.n	800c92c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c8f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c8fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c8fc:	e016      	b.n	800c92c <UART_SetConfig+0x308>
 800c8fe:	bf00      	nop
 800c900:	cfff69f3 	.word	0xcfff69f3
 800c904:	40008000 	.word	0x40008000
 800c908:	40013800 	.word	0x40013800
 800c90c:	40021000 	.word	0x40021000
 800c910:	40004400 	.word	0x40004400
 800c914:	40004800 	.word	0x40004800
 800c918:	40004c00 	.word	0x40004c00
 800c91c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800c920:	2300      	movs	r3, #0
 800c922:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c924:	2301      	movs	r3, #1
 800c926:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c92a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c92e:	2b00      	cmp	r3, #0
 800c930:	f000 812a 	beq.w	800cb88 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c938:	4a9e      	ldr	r2, [pc, #632]	; (800cbb4 <UART_SetConfig+0x590>)
 800c93a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c93e:	461a      	mov	r2, r3
 800c940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c942:	fbb3 f3f2 	udiv	r3, r3, r2
 800c946:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c948:	697b      	ldr	r3, [r7, #20]
 800c94a:	685a      	ldr	r2, [r3, #4]
 800c94c:	4613      	mov	r3, r2
 800c94e:	005b      	lsls	r3, r3, #1
 800c950:	4413      	add	r3, r2
 800c952:	69ba      	ldr	r2, [r7, #24]
 800c954:	429a      	cmp	r2, r3
 800c956:	d305      	bcc.n	800c964 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c958:	697b      	ldr	r3, [r7, #20]
 800c95a:	685b      	ldr	r3, [r3, #4]
 800c95c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c95e:	69ba      	ldr	r2, [r7, #24]
 800c960:	429a      	cmp	r2, r3
 800c962:	d903      	bls.n	800c96c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800c964:	2301      	movs	r3, #1
 800c966:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c96a:	e10d      	b.n	800cb88 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c96e:	2200      	movs	r2, #0
 800c970:	60bb      	str	r3, [r7, #8]
 800c972:	60fa      	str	r2, [r7, #12]
 800c974:	697b      	ldr	r3, [r7, #20]
 800c976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c978:	4a8e      	ldr	r2, [pc, #568]	; (800cbb4 <UART_SetConfig+0x590>)
 800c97a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c97e:	b29b      	uxth	r3, r3
 800c980:	2200      	movs	r2, #0
 800c982:	603b      	str	r3, [r7, #0]
 800c984:	607a      	str	r2, [r7, #4]
 800c986:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c98a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c98e:	f7f4 f9a3 	bl	8000cd8 <__aeabi_uldivmod>
 800c992:	4602      	mov	r2, r0
 800c994:	460b      	mov	r3, r1
 800c996:	4610      	mov	r0, r2
 800c998:	4619      	mov	r1, r3
 800c99a:	f04f 0200 	mov.w	r2, #0
 800c99e:	f04f 0300 	mov.w	r3, #0
 800c9a2:	020b      	lsls	r3, r1, #8
 800c9a4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c9a8:	0202      	lsls	r2, r0, #8
 800c9aa:	6979      	ldr	r1, [r7, #20]
 800c9ac:	6849      	ldr	r1, [r1, #4]
 800c9ae:	0849      	lsrs	r1, r1, #1
 800c9b0:	2000      	movs	r0, #0
 800c9b2:	460c      	mov	r4, r1
 800c9b4:	4605      	mov	r5, r0
 800c9b6:	eb12 0804 	adds.w	r8, r2, r4
 800c9ba:	eb43 0905 	adc.w	r9, r3, r5
 800c9be:	697b      	ldr	r3, [r7, #20]
 800c9c0:	685b      	ldr	r3, [r3, #4]
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	469a      	mov	sl, r3
 800c9c6:	4693      	mov	fp, r2
 800c9c8:	4652      	mov	r2, sl
 800c9ca:	465b      	mov	r3, fp
 800c9cc:	4640      	mov	r0, r8
 800c9ce:	4649      	mov	r1, r9
 800c9d0:	f7f4 f982 	bl	8000cd8 <__aeabi_uldivmod>
 800c9d4:	4602      	mov	r2, r0
 800c9d6:	460b      	mov	r3, r1
 800c9d8:	4613      	mov	r3, r2
 800c9da:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c9dc:	6a3b      	ldr	r3, [r7, #32]
 800c9de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c9e2:	d308      	bcc.n	800c9f6 <UART_SetConfig+0x3d2>
 800c9e4:	6a3b      	ldr	r3, [r7, #32]
 800c9e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c9ea:	d204      	bcs.n	800c9f6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800c9ec:	697b      	ldr	r3, [r7, #20]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	6a3a      	ldr	r2, [r7, #32]
 800c9f2:	60da      	str	r2, [r3, #12]
 800c9f4:	e0c8      	b.n	800cb88 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800c9f6:	2301      	movs	r3, #1
 800c9f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c9fc:	e0c4      	b.n	800cb88 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c9fe:	697b      	ldr	r3, [r7, #20]
 800ca00:	69db      	ldr	r3, [r3, #28]
 800ca02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca06:	d168      	bne.n	800cada <UART_SetConfig+0x4b6>
  {
    switch (clocksource)
 800ca08:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ca0c:	2b08      	cmp	r3, #8
 800ca0e:	d828      	bhi.n	800ca62 <UART_SetConfig+0x43e>
 800ca10:	a201      	add	r2, pc, #4	; (adr r2, 800ca18 <UART_SetConfig+0x3f4>)
 800ca12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca16:	bf00      	nop
 800ca18:	0800ca3d 	.word	0x0800ca3d
 800ca1c:	0800ca45 	.word	0x0800ca45
 800ca20:	0800ca4d 	.word	0x0800ca4d
 800ca24:	0800ca63 	.word	0x0800ca63
 800ca28:	0800ca53 	.word	0x0800ca53
 800ca2c:	0800ca63 	.word	0x0800ca63
 800ca30:	0800ca63 	.word	0x0800ca63
 800ca34:	0800ca63 	.word	0x0800ca63
 800ca38:	0800ca5b 	.word	0x0800ca5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca3c:	f7fc fe64 	bl	8009708 <HAL_RCC_GetPCLK1Freq>
 800ca40:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ca42:	e014      	b.n	800ca6e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca44:	f7fc fe76 	bl	8009734 <HAL_RCC_GetPCLK2Freq>
 800ca48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ca4a:	e010      	b.n	800ca6e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca4c:	4b5a      	ldr	r3, [pc, #360]	; (800cbb8 <UART_SetConfig+0x594>)
 800ca4e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ca50:	e00d      	b.n	800ca6e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca52:	f7fc fdeb 	bl	800962c <HAL_RCC_GetSysClockFreq>
 800ca56:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ca58:	e009      	b.n	800ca6e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ca5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ca60:	e005      	b.n	800ca6e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800ca62:	2300      	movs	r3, #0
 800ca64:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ca66:	2301      	movs	r3, #1
 800ca68:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ca6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ca6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	f000 8089 	beq.w	800cb88 <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca7a:	4a4e      	ldr	r2, [pc, #312]	; (800cbb4 <UART_SetConfig+0x590>)
 800ca7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ca80:	461a      	mov	r2, r3
 800ca82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca84:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca88:	005a      	lsls	r2, r3, #1
 800ca8a:	697b      	ldr	r3, [r7, #20]
 800ca8c:	685b      	ldr	r3, [r3, #4]
 800ca8e:	085b      	lsrs	r3, r3, #1
 800ca90:	441a      	add	r2, r3
 800ca92:	697b      	ldr	r3, [r7, #20]
 800ca94:	685b      	ldr	r3, [r3, #4]
 800ca96:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca9a:	b29b      	uxth	r3, r3
 800ca9c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca9e:	6a3b      	ldr	r3, [r7, #32]
 800caa0:	2b0f      	cmp	r3, #15
 800caa2:	d916      	bls.n	800cad2 <UART_SetConfig+0x4ae>
 800caa4:	6a3b      	ldr	r3, [r7, #32]
 800caa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800caaa:	d212      	bcs.n	800cad2 <UART_SetConfig+0x4ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800caac:	6a3b      	ldr	r3, [r7, #32]
 800caae:	b29b      	uxth	r3, r3
 800cab0:	f023 030f 	bic.w	r3, r3, #15
 800cab4:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cab6:	6a3b      	ldr	r3, [r7, #32]
 800cab8:	085b      	lsrs	r3, r3, #1
 800caba:	b29b      	uxth	r3, r3
 800cabc:	f003 0307 	and.w	r3, r3, #7
 800cac0:	b29a      	uxth	r2, r3
 800cac2:	8bfb      	ldrh	r3, [r7, #30]
 800cac4:	4313      	orrs	r3, r2
 800cac6:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800cac8:	697b      	ldr	r3, [r7, #20]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	8bfa      	ldrh	r2, [r7, #30]
 800cace:	60da      	str	r2, [r3, #12]
 800cad0:	e05a      	b.n	800cb88 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cad2:	2301      	movs	r3, #1
 800cad4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800cad8:	e056      	b.n	800cb88 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cada:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cade:	2b08      	cmp	r3, #8
 800cae0:	d827      	bhi.n	800cb32 <UART_SetConfig+0x50e>
 800cae2:	a201      	add	r2, pc, #4	; (adr r2, 800cae8 <UART_SetConfig+0x4c4>)
 800cae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cae8:	0800cb0d 	.word	0x0800cb0d
 800caec:	0800cb15 	.word	0x0800cb15
 800caf0:	0800cb1d 	.word	0x0800cb1d
 800caf4:	0800cb33 	.word	0x0800cb33
 800caf8:	0800cb23 	.word	0x0800cb23
 800cafc:	0800cb33 	.word	0x0800cb33
 800cb00:	0800cb33 	.word	0x0800cb33
 800cb04:	0800cb33 	.word	0x0800cb33
 800cb08:	0800cb2b 	.word	0x0800cb2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cb0c:	f7fc fdfc 	bl	8009708 <HAL_RCC_GetPCLK1Freq>
 800cb10:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800cb12:	e014      	b.n	800cb3e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cb14:	f7fc fe0e 	bl	8009734 <HAL_RCC_GetPCLK2Freq>
 800cb18:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800cb1a:	e010      	b.n	800cb3e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cb1c:	4b26      	ldr	r3, [pc, #152]	; (800cbb8 <UART_SetConfig+0x594>)
 800cb1e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800cb20:	e00d      	b.n	800cb3e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cb22:	f7fc fd83 	bl	800962c <HAL_RCC_GetSysClockFreq>
 800cb26:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800cb28:	e009      	b.n	800cb3e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cb2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cb2e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800cb30:	e005      	b.n	800cb3e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800cb32:	2300      	movs	r3, #0
 800cb34:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800cb36:	2301      	movs	r3, #1
 800cb38:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800cb3c:	bf00      	nop
    }

    if (pclk != 0U)
 800cb3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d021      	beq.n	800cb88 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cb44:	697b      	ldr	r3, [r7, #20]
 800cb46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb48:	4a1a      	ldr	r2, [pc, #104]	; (800cbb4 <UART_SetConfig+0x590>)
 800cb4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cb4e:	461a      	mov	r2, r3
 800cb50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb52:	fbb3 f2f2 	udiv	r2, r3, r2
 800cb56:	697b      	ldr	r3, [r7, #20]
 800cb58:	685b      	ldr	r3, [r3, #4]
 800cb5a:	085b      	lsrs	r3, r3, #1
 800cb5c:	441a      	add	r2, r3
 800cb5e:	697b      	ldr	r3, [r7, #20]
 800cb60:	685b      	ldr	r3, [r3, #4]
 800cb62:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb66:	b29b      	uxth	r3, r3
 800cb68:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cb6a:	6a3b      	ldr	r3, [r7, #32]
 800cb6c:	2b0f      	cmp	r3, #15
 800cb6e:	d908      	bls.n	800cb82 <UART_SetConfig+0x55e>
 800cb70:	6a3b      	ldr	r3, [r7, #32]
 800cb72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb76:	d204      	bcs.n	800cb82 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = usartdiv;
 800cb78:	697b      	ldr	r3, [r7, #20]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	6a3a      	ldr	r2, [r7, #32]
 800cb7e:	60da      	str	r2, [r3, #12]
 800cb80:	e002      	b.n	800cb88 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cb82:	2301      	movs	r3, #1
 800cb84:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800cb88:	697b      	ldr	r3, [r7, #20]
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800cb90:	697b      	ldr	r3, [r7, #20]
 800cb92:	2201      	movs	r2, #1
 800cb94:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	2200      	movs	r2, #0
 800cba2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800cba4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800cba8:	4618      	mov	r0, r3
 800cbaa:	3730      	adds	r7, #48	; 0x30
 800cbac:	46bd      	mov	sp, r7
 800cbae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cbb2:	bf00      	nop
 800cbb4:	08013264 	.word	0x08013264
 800cbb8:	00f42400 	.word	0x00f42400

0800cbbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cbbc:	b480      	push	{r7}
 800cbbe:	b083      	sub	sp, #12
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbc8:	f003 0301 	and.w	r3, r3, #1
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d00a      	beq.n	800cbe6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	685b      	ldr	r3, [r3, #4]
 800cbd6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	430a      	orrs	r2, r1
 800cbe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbea:	f003 0302 	and.w	r3, r3, #2
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d00a      	beq.n	800cc08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	685b      	ldr	r3, [r3, #4]
 800cbf8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	430a      	orrs	r2, r1
 800cc06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc0c:	f003 0304 	and.w	r3, r3, #4
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d00a      	beq.n	800cc2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	685b      	ldr	r3, [r3, #4]
 800cc1a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	430a      	orrs	r2, r1
 800cc28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc2e:	f003 0308 	and.w	r3, r3, #8
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d00a      	beq.n	800cc4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	685b      	ldr	r3, [r3, #4]
 800cc3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	430a      	orrs	r2, r1
 800cc4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc50:	f003 0310 	and.w	r3, r3, #16
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d00a      	beq.n	800cc6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	689b      	ldr	r3, [r3, #8]
 800cc5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	430a      	orrs	r2, r1
 800cc6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc72:	f003 0320 	and.w	r3, r3, #32
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d00a      	beq.n	800cc90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	689b      	ldr	r3, [r3, #8]
 800cc80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	430a      	orrs	r2, r1
 800cc8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d01a      	beq.n	800ccd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	685b      	ldr	r3, [r3, #4]
 800cca2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	430a      	orrs	r2, r1
 800ccb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ccba:	d10a      	bne.n	800ccd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	685b      	ldr	r3, [r3, #4]
 800ccc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	430a      	orrs	r2, r1
 800ccd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d00a      	beq.n	800ccf4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	685b      	ldr	r3, [r3, #4]
 800cce4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	430a      	orrs	r2, r1
 800ccf2:	605a      	str	r2, [r3, #4]
  }
}
 800ccf4:	bf00      	nop
 800ccf6:	370c      	adds	r7, #12
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b086      	sub	sp, #24
 800cd04:	af02      	add	r7, sp, #8
 800cd06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cd10:	f7f8 ffde 	bl	8005cd0 <HAL_GetTick>
 800cd14:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	f003 0308 	and.w	r3, r3, #8
 800cd20:	2b08      	cmp	r3, #8
 800cd22:	d10e      	bne.n	800cd42 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cd24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cd28:	9300      	str	r3, [sp, #0]
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f000 f82f 	bl	800cd96 <UART_WaitOnFlagUntilTimeout>
 800cd38:	4603      	mov	r3, r0
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d001      	beq.n	800cd42 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cd3e:	2303      	movs	r3, #3
 800cd40:	e025      	b.n	800cd8e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f003 0304 	and.w	r3, r3, #4
 800cd4c:	2b04      	cmp	r3, #4
 800cd4e:	d10e      	bne.n	800cd6e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cd50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cd54:	9300      	str	r3, [sp, #0]
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	2200      	movs	r2, #0
 800cd5a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800cd5e:	6878      	ldr	r0, [r7, #4]
 800cd60:	f000 f819 	bl	800cd96 <UART_WaitOnFlagUntilTimeout>
 800cd64:	4603      	mov	r3, r0
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d001      	beq.n	800cd6e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cd6a:	2303      	movs	r3, #3
 800cd6c:	e00f      	b.n	800cd8e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2220      	movs	r2, #32
 800cd72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2220      	movs	r2, #32
 800cd7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2200      	movs	r2, #0
 800cd82:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2200      	movs	r2, #0
 800cd88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cd8c:	2300      	movs	r3, #0
}
 800cd8e:	4618      	mov	r0, r3
 800cd90:	3710      	adds	r7, #16
 800cd92:	46bd      	mov	sp, r7
 800cd94:	bd80      	pop	{r7, pc}

0800cd96 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cd96:	b580      	push	{r7, lr}
 800cd98:	b084      	sub	sp, #16
 800cd9a:	af00      	add	r7, sp, #0
 800cd9c:	60f8      	str	r0, [r7, #12]
 800cd9e:	60b9      	str	r1, [r7, #8]
 800cda0:	603b      	str	r3, [r7, #0]
 800cda2:	4613      	mov	r3, r2
 800cda4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cda6:	e062      	b.n	800ce6e <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cda8:	69bb      	ldr	r3, [r7, #24]
 800cdaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdae:	d05e      	beq.n	800ce6e <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cdb0:	f7f8 ff8e 	bl	8005cd0 <HAL_GetTick>
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	683b      	ldr	r3, [r7, #0]
 800cdb8:	1ad3      	subs	r3, r2, r3
 800cdba:	69ba      	ldr	r2, [r7, #24]
 800cdbc:	429a      	cmp	r2, r3
 800cdbe:	d302      	bcc.n	800cdc6 <UART_WaitOnFlagUntilTimeout+0x30>
 800cdc0:	69bb      	ldr	r3, [r7, #24]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d11d      	bne.n	800ce02 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	681a      	ldr	r2, [r3, #0]
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800cdd4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	689a      	ldr	r2, [r3, #8]
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f022 0201 	bic.w	r2, r2, #1
 800cde4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	2220      	movs	r2, #32
 800cdea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	2220      	movs	r2, #32
 800cdf2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800cdfe:	2303      	movs	r3, #3
 800ce00:	e045      	b.n	800ce8e <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f003 0304 	and.w	r3, r3, #4
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d02e      	beq.n	800ce6e <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	69db      	ldr	r3, [r3, #28]
 800ce16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ce1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ce1e:	d126      	bne.n	800ce6e <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ce28:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	681a      	ldr	r2, [r3, #0]
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ce38:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	689a      	ldr	r2, [r3, #8]
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	f022 0201 	bic.w	r2, r2, #1
 800ce48:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	2220      	movs	r2, #32
 800ce4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	2220      	movs	r2, #32
 800ce56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	2220      	movs	r2, #32
 800ce5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	2200      	movs	r2, #0
 800ce66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ce6a:	2303      	movs	r3, #3
 800ce6c:	e00f      	b.n	800ce8e <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	69da      	ldr	r2, [r3, #28]
 800ce74:	68bb      	ldr	r3, [r7, #8]
 800ce76:	4013      	ands	r3, r2
 800ce78:	68ba      	ldr	r2, [r7, #8]
 800ce7a:	429a      	cmp	r2, r3
 800ce7c:	bf0c      	ite	eq
 800ce7e:	2301      	moveq	r3, #1
 800ce80:	2300      	movne	r3, #0
 800ce82:	b2db      	uxtb	r3, r3
 800ce84:	461a      	mov	r2, r3
 800ce86:	79fb      	ldrb	r3, [r7, #7]
 800ce88:	429a      	cmp	r2, r3
 800ce8a:	d08d      	beq.n	800cda8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ce8c:	2300      	movs	r3, #0
}
 800ce8e:	4618      	mov	r0, r3
 800ce90:	3710      	adds	r7, #16
 800ce92:	46bd      	mov	sp, r7
 800ce94:	bd80      	pop	{r7, pc}
	...

0800ce98 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b085      	sub	sp, #20
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	60b9      	str	r1, [r7, #8]
 800cea2:	4613      	mov	r3, r2
 800cea4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	68ba      	ldr	r2, [r7, #8]
 800ceaa:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	88fa      	ldrh	r2, [r7, #6]
 800ceb0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	88fa      	ldrh	r2, [r7, #6]
 800ceb8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	2200      	movs	r2, #0
 800cec0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	689b      	ldr	r3, [r3, #8]
 800cec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ceca:	d10e      	bne.n	800ceea <UART_Start_Receive_IT+0x52>
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	691b      	ldr	r3, [r3, #16]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d105      	bne.n	800cee0 <UART_Start_Receive_IT+0x48>
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ceda:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cede:	e02d      	b.n	800cf3c <UART_Start_Receive_IT+0xa4>
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	22ff      	movs	r2, #255	; 0xff
 800cee4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cee8:	e028      	b.n	800cf3c <UART_Start_Receive_IT+0xa4>
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	689b      	ldr	r3, [r3, #8]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d10d      	bne.n	800cf0e <UART_Start_Receive_IT+0x76>
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	691b      	ldr	r3, [r3, #16]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d104      	bne.n	800cf04 <UART_Start_Receive_IT+0x6c>
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	22ff      	movs	r2, #255	; 0xff
 800cefe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cf02:	e01b      	b.n	800cf3c <UART_Start_Receive_IT+0xa4>
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	227f      	movs	r2, #127	; 0x7f
 800cf08:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cf0c:	e016      	b.n	800cf3c <UART_Start_Receive_IT+0xa4>
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	689b      	ldr	r3, [r3, #8]
 800cf12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cf16:	d10d      	bne.n	800cf34 <UART_Start_Receive_IT+0x9c>
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	691b      	ldr	r3, [r3, #16]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d104      	bne.n	800cf2a <UART_Start_Receive_IT+0x92>
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	227f      	movs	r2, #127	; 0x7f
 800cf24:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cf28:	e008      	b.n	800cf3c <UART_Start_Receive_IT+0xa4>
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	223f      	movs	r2, #63	; 0x3f
 800cf2e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cf32:	e003      	b.n	800cf3c <UART_Start_Receive_IT+0xa4>
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2200      	movs	r2, #0
 800cf38:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	2222      	movs	r2, #34	; 0x22
 800cf48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	689a      	ldr	r2, [r3, #8]
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f042 0201 	orr.w	r2, r2, #1
 800cf5a:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cf60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cf64:	d12a      	bne.n	800cfbc <UART_Start_Receive_IT+0x124>
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800cf6c:	88fa      	ldrh	r2, [r7, #6]
 800cf6e:	429a      	cmp	r2, r3
 800cf70:	d324      	bcc.n	800cfbc <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	689b      	ldr	r3, [r3, #8]
 800cf76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cf7a:	d107      	bne.n	800cf8c <UART_Start_Receive_IT+0xf4>
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	691b      	ldr	r3, [r3, #16]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d103      	bne.n	800cf8c <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	4a1f      	ldr	r2, [pc, #124]	; (800d004 <UART_Start_Receive_IT+0x16c>)
 800cf88:	671a      	str	r2, [r3, #112]	; 0x70
 800cf8a:	e002      	b.n	800cf92 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	4a1e      	ldr	r2, [pc, #120]	; (800d008 <UART_Start_Receive_IT+0x170>)
 800cf90:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	2200      	movs	r2, #0
 800cf96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	681a      	ldr	r2, [r3, #0]
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cfa8:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	689a      	ldr	r2, [r3, #8]
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800cfb8:	609a      	str	r2, [r3, #8]
 800cfba:	e01b      	b.n	800cff4 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	689b      	ldr	r3, [r3, #8]
 800cfc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cfc4:	d107      	bne.n	800cfd6 <UART_Start_Receive_IT+0x13e>
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	691b      	ldr	r3, [r3, #16]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d103      	bne.n	800cfd6 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	4a0e      	ldr	r2, [pc, #56]	; (800d00c <UART_Start_Receive_IT+0x174>)
 800cfd2:	671a      	str	r2, [r3, #112]	; 0x70
 800cfd4:	e002      	b.n	800cfdc <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	4a0d      	ldr	r2, [pc, #52]	; (800d010 <UART_Start_Receive_IT+0x178>)
 800cfda:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	2200      	movs	r2, #0
 800cfe0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	681a      	ldr	r2, [r3, #0]
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800cff2:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800cff4:	2300      	movs	r3, #0
}
 800cff6:	4618      	mov	r0, r3
 800cff8:	3714      	adds	r7, #20
 800cffa:	46bd      	mov	sp, r7
 800cffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d000:	4770      	bx	lr
 800d002:	bf00      	nop
 800d004:	0800d48d 	.word	0x0800d48d
 800d008:	0800d289 	.word	0x0800d289
 800d00c:	0800d1b1 	.word	0x0800d1b1
 800d010:	0800d0d9 	.word	0x0800d0d9

0800d014 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d014:	b480      	push	{r7}
 800d016:	b083      	sub	sp, #12
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	681a      	ldr	r2, [r3, #0]
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d02a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	689b      	ldr	r3, [r3, #8]
 800d032:	687a      	ldr	r2, [r7, #4]
 800d034:	6812      	ldr	r2, [r2, #0]
 800d036:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d03a:	f023 0301 	bic.w	r3, r3, #1
 800d03e:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d044:	2b01      	cmp	r3, #1
 800d046:	d107      	bne.n	800d058 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	681a      	ldr	r2, [r3, #0]
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f022 0210 	bic.w	r2, r2, #16
 800d056:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	2220      	movs	r2, #32
 800d05c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2200      	movs	r2, #0
 800d064:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2200      	movs	r2, #0
 800d06a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800d06c:	bf00      	nop
 800d06e:	370c      	adds	r7, #12
 800d070:	46bd      	mov	sp, r7
 800d072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d076:	4770      	bx	lr

0800d078 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b084      	sub	sp, #16
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d084:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	2200      	movs	r2, #0
 800d08a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	2200      	movs	r2, #0
 800d092:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d096:	68f8      	ldr	r0, [r7, #12]
 800d098:	f7ff faae 	bl	800c5f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d09c:	bf00      	nop
 800d09e:	3710      	adds	r7, #16
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bd80      	pop	{r7, pc}

0800d0a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b082      	sub	sp, #8
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	681a      	ldr	r2, [r3, #0]
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d0ba:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2220      	movs	r2, #32
 800d0c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d0ca:	6878      	ldr	r0, [r7, #4]
 800d0cc:	f7ff fa8a 	bl	800c5e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d0d0:	bf00      	nop
 800d0d2:	3708      	adds	r7, #8
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}

0800d0d8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b084      	sub	sp, #16
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d0e6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d0ee:	2b22      	cmp	r3, #34	; 0x22
 800d0f0:	d152      	bne.n	800d198 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0f8:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d0fa:	89bb      	ldrh	r3, [r7, #12]
 800d0fc:	b2d9      	uxtb	r1, r3
 800d0fe:	89fb      	ldrh	r3, [r7, #14]
 800d100:	b2da      	uxtb	r2, r3
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d106:	400a      	ands	r2, r1
 800d108:	b2d2      	uxtb	r2, r2
 800d10a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d110:	1c5a      	adds	r2, r3, #1
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d11c:	b29b      	uxth	r3, r3
 800d11e:	3b01      	subs	r3, #1
 800d120:	b29a      	uxth	r2, r3
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d12e:	b29b      	uxth	r3, r3
 800d130:	2b00      	cmp	r3, #0
 800d132:	d139      	bne.n	800d1a8 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	681a      	ldr	r2, [r3, #0]
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d142:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	689a      	ldr	r2, [r3, #8]
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	f022 0201 	bic.w	r2, r2, #1
 800d152:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2220      	movs	r2, #32
 800d158:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2200      	movs	r2, #0
 800d160:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d166:	2b01      	cmp	r3, #1
 800d168:	d10f      	bne.n	800d18a <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	681a      	ldr	r2, [r3, #0]
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	f022 0210 	bic.w	r2, r2, #16
 800d178:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d180:	4619      	mov	r1, r3
 800d182:	6878      	ldr	r0, [r7, #4]
 800d184:	f7ff fa42 	bl	800c60c <HAL_UARTEx_RxEventCallback>
 800d188:	e002      	b.n	800d190 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f7f8 fce0 	bl	8005b50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2200      	movs	r2, #0
 800d194:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d196:	e007      	b.n	800d1a8 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	699a      	ldr	r2, [r3, #24]
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f042 0208 	orr.w	r2, r2, #8
 800d1a6:	619a      	str	r2, [r3, #24]
}
 800d1a8:	bf00      	nop
 800d1aa:	3710      	adds	r7, #16
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bd80      	pop	{r7, pc}

0800d1b0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b084      	sub	sp, #16
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d1be:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d1c6:	2b22      	cmp	r3, #34	; 0x22
 800d1c8:	d152      	bne.n	800d270 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1d0:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d1d6:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800d1d8:	89ba      	ldrh	r2, [r7, #12]
 800d1da:	89fb      	ldrh	r3, [r7, #14]
 800d1dc:	4013      	ands	r3, r2
 800d1de:	b29a      	uxth	r2, r3
 800d1e0:	68bb      	ldr	r3, [r7, #8]
 800d1e2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d1e8:	1c9a      	adds	r2, r3, #2
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d1f4:	b29b      	uxth	r3, r3
 800d1f6:	3b01      	subs	r3, #1
 800d1f8:	b29a      	uxth	r2, r3
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d206:	b29b      	uxth	r3, r3
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d139      	bne.n	800d280 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	681a      	ldr	r2, [r3, #0]
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d21a:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	689a      	ldr	r2, [r3, #8]
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f022 0201 	bic.w	r2, r2, #1
 800d22a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	2220      	movs	r2, #32
 800d230:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	2200      	movs	r2, #0
 800d238:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d23e:	2b01      	cmp	r3, #1
 800d240:	d10f      	bne.n	800d262 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	681a      	ldr	r2, [r3, #0]
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	f022 0210 	bic.w	r2, r2, #16
 800d250:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d258:	4619      	mov	r1, r3
 800d25a:	6878      	ldr	r0, [r7, #4]
 800d25c:	f7ff f9d6 	bl	800c60c <HAL_UARTEx_RxEventCallback>
 800d260:	e002      	b.n	800d268 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d262:	6878      	ldr	r0, [r7, #4]
 800d264:	f7f8 fc74 	bl	8005b50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2200      	movs	r2, #0
 800d26c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d26e:	e007      	b.n	800d280 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	699a      	ldr	r2, [r3, #24]
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	f042 0208 	orr.w	r2, r2, #8
 800d27e:	619a      	str	r2, [r3, #24]
}
 800d280:	bf00      	nop
 800d282:	3710      	adds	r7, #16
 800d284:	46bd      	mov	sp, r7
 800d286:	bd80      	pop	{r7, pc}

0800d288 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b088      	sub	sp, #32
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d296:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	69db      	ldr	r3, [r3, #28]
 800d29e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	689b      	ldr	r3, [r3, #8]
 800d2ae:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2b6:	2b22      	cmp	r3, #34	; 0x22
 800d2b8:	f040 80da 	bne.w	800d470 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d2c2:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d2c4:	e0aa      	b.n	800d41c <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2cc:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d2ce:	89bb      	ldrh	r3, [r7, #12]
 800d2d0:	b2d9      	uxtb	r1, r3
 800d2d2:	8b7b      	ldrh	r3, [r7, #26]
 800d2d4:	b2da      	uxtb	r2, r3
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2da:	400a      	ands	r2, r1
 800d2dc:	b2d2      	uxtb	r2, r2
 800d2de:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2e4:	1c5a      	adds	r2, r3, #1
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d2f0:	b29b      	uxth	r3, r3
 800d2f2:	3b01      	subs	r3, #1
 800d2f4:	b29a      	uxth	r2, r3
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	69db      	ldr	r3, [r3, #28]
 800d302:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d304:	69fb      	ldr	r3, [r7, #28]
 800d306:	f003 0307 	and.w	r3, r3, #7
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d04d      	beq.n	800d3aa <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d30e:	69fb      	ldr	r3, [r7, #28]
 800d310:	f003 0301 	and.w	r3, r3, #1
 800d314:	2b00      	cmp	r3, #0
 800d316:	d010      	beq.n	800d33a <UART_RxISR_8BIT_FIFOEN+0xb2>
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d00b      	beq.n	800d33a <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	2201      	movs	r2, #1
 800d328:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d330:	f043 0201 	orr.w	r2, r3, #1
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d33a:	69fb      	ldr	r3, [r7, #28]
 800d33c:	f003 0302 	and.w	r3, r3, #2
 800d340:	2b00      	cmp	r3, #0
 800d342:	d010      	beq.n	800d366 <UART_RxISR_8BIT_FIFOEN+0xde>
 800d344:	693b      	ldr	r3, [r7, #16]
 800d346:	f003 0301 	and.w	r3, r3, #1
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d00b      	beq.n	800d366 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	2202      	movs	r2, #2
 800d354:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d35c:	f043 0204 	orr.w	r2, r3, #4
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d366:	69fb      	ldr	r3, [r7, #28]
 800d368:	f003 0304 	and.w	r3, r3, #4
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d010      	beq.n	800d392 <UART_RxISR_8BIT_FIFOEN+0x10a>
 800d370:	693b      	ldr	r3, [r7, #16]
 800d372:	f003 0301 	and.w	r3, r3, #1
 800d376:	2b00      	cmp	r3, #0
 800d378:	d00b      	beq.n	800d392 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	2204      	movs	r2, #4
 800d380:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d388:	f043 0202 	orr.w	r2, r3, #2
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d006      	beq.n	800d3aa <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d39c:	6878      	ldr	r0, [r7, #4]
 800d39e:	f7ff f92b 	bl	800c5f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d3b0:	b29b      	uxth	r3, r3
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d132      	bne.n	800d41c <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	681a      	ldr	r2, [r3, #0]
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d3c4:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	689b      	ldr	r3, [r3, #8]
 800d3cc:	687a      	ldr	r2, [r7, #4]
 800d3ce:	6812      	ldr	r2, [r2, #0]
 800d3d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d3d4:	f023 0301 	bic.w	r3, r3, #1
 800d3d8:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	2220      	movs	r2, #32
 800d3de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d3ec:	2b01      	cmp	r3, #1
 800d3ee:	d10f      	bne.n	800d410 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	681a      	ldr	r2, [r3, #0]
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f022 0210 	bic.w	r2, r2, #16
 800d3fe:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d406:	4619      	mov	r1, r3
 800d408:	6878      	ldr	r0, [r7, #4]
 800d40a:	f7ff f8ff 	bl	800c60c <HAL_UARTEx_RxEventCallback>
 800d40e:	e002      	b.n	800d416 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d410:	6878      	ldr	r0, [r7, #4]
 800d412:	f7f8 fb9d 	bl	8005b50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	2200      	movs	r2, #0
 800d41a:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d41c:	89fb      	ldrh	r3, [r7, #14]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d005      	beq.n	800d42e <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800d422:	69fb      	ldr	r3, [r7, #28]
 800d424:	f003 0320 	and.w	r3, r3, #32
 800d428:	2b00      	cmp	r3, #0
 800d42a:	f47f af4c 	bne.w	800d2c6 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d434:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d436:	897b      	ldrh	r3, [r7, #10]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d021      	beq.n	800d480 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d442:	897a      	ldrh	r2, [r7, #10]
 800d444:	429a      	cmp	r2, r3
 800d446:	d21b      	bcs.n	800d480 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	689a      	ldr	r2, [r3, #8]
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d456:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	4a0b      	ldr	r2, [pc, #44]	; (800d488 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800d45c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	681a      	ldr	r2, [r3, #0]
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	f042 0220 	orr.w	r2, r2, #32
 800d46c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d46e:	e007      	b.n	800d480 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	699a      	ldr	r2, [r3, #24]
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	f042 0208 	orr.w	r2, r2, #8
 800d47e:	619a      	str	r2, [r3, #24]
}
 800d480:	bf00      	nop
 800d482:	3720      	adds	r7, #32
 800d484:	46bd      	mov	sp, r7
 800d486:	bd80      	pop	{r7, pc}
 800d488:	0800d0d9 	.word	0x0800d0d9

0800d48c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d48c:	b580      	push	{r7, lr}
 800d48e:	b08a      	sub	sp, #40	; 0x28
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d49a:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	69db      	ldr	r3, [r3, #28]
 800d4a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	689b      	ldr	r3, [r3, #8]
 800d4b2:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4ba:	2b22      	cmp	r3, #34	; 0x22
 800d4bc:	f040 80da 	bne.w	800d674 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d4c6:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d4c8:	e0aa      	b.n	800d620 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4d0:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d4d6:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800d4d8:	8aba      	ldrh	r2, [r7, #20]
 800d4da:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d4dc:	4013      	ands	r3, r2
 800d4de:	b29a      	uxth	r2, r3
 800d4e0:	693b      	ldr	r3, [r7, #16]
 800d4e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d4e8:	1c9a      	adds	r2, r3, #2
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d4f4:	b29b      	uxth	r3, r3
 800d4f6:	3b01      	subs	r3, #1
 800d4f8:	b29a      	uxth	r2, r3
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	69db      	ldr	r3, [r3, #28]
 800d506:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d50a:	f003 0307 	and.w	r3, r3, #7
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d04d      	beq.n	800d5ae <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d514:	f003 0301 	and.w	r3, r3, #1
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d010      	beq.n	800d53e <UART_RxISR_16BIT_FIFOEN+0xb2>
 800d51c:	69fb      	ldr	r3, [r7, #28]
 800d51e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d522:	2b00      	cmp	r3, #0
 800d524:	d00b      	beq.n	800d53e <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	2201      	movs	r2, #1
 800d52c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d534:	f043 0201 	orr.w	r2, r3, #1
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d53e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d540:	f003 0302 	and.w	r3, r3, #2
 800d544:	2b00      	cmp	r3, #0
 800d546:	d010      	beq.n	800d56a <UART_RxISR_16BIT_FIFOEN+0xde>
 800d548:	69bb      	ldr	r3, [r7, #24]
 800d54a:	f003 0301 	and.w	r3, r3, #1
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d00b      	beq.n	800d56a <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	2202      	movs	r2, #2
 800d558:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d560:	f043 0204 	orr.w	r2, r3, #4
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d56a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d56c:	f003 0304 	and.w	r3, r3, #4
 800d570:	2b00      	cmp	r3, #0
 800d572:	d010      	beq.n	800d596 <UART_RxISR_16BIT_FIFOEN+0x10a>
 800d574:	69bb      	ldr	r3, [r7, #24]
 800d576:	f003 0301 	and.w	r3, r3, #1
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d00b      	beq.n	800d596 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	2204      	movs	r2, #4
 800d584:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d58c:	f043 0202 	orr.w	r2, r3, #2
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d006      	beq.n	800d5ae <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d5a0:	6878      	ldr	r0, [r7, #4]
 800d5a2:	f7ff f829 	bl	800c5f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d5b4:	b29b      	uxth	r3, r3
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d132      	bne.n	800d620 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	681a      	ldr	r2, [r3, #0]
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d5c8:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	689b      	ldr	r3, [r3, #8]
 800d5d0:	687a      	ldr	r2, [r7, #4]
 800d5d2:	6812      	ldr	r2, [r2, #0]
 800d5d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d5d8:	f023 0301 	bic.w	r3, r3, #1
 800d5dc:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2220      	movs	r2, #32
 800d5e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5f0:	2b01      	cmp	r3, #1
 800d5f2:	d10f      	bne.n	800d614 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	681a      	ldr	r2, [r3, #0]
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	f022 0210 	bic.w	r2, r2, #16
 800d602:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d60a:	4619      	mov	r1, r3
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	f7fe fffd 	bl	800c60c <HAL_UARTEx_RxEventCallback>
 800d612:	e002      	b.n	800d61a <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f7f8 fa9b 	bl	8005b50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	2200      	movs	r2, #0
 800d61e:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d620:	8afb      	ldrh	r3, [r7, #22]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d005      	beq.n	800d632 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800d626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d628:	f003 0320 	and.w	r3, r3, #32
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	f47f af4c 	bne.w	800d4ca <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d638:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d63a:	89fb      	ldrh	r3, [r7, #14]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d021      	beq.n	800d684 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d646:	89fa      	ldrh	r2, [r7, #14]
 800d648:	429a      	cmp	r2, r3
 800d64a:	d21b      	bcs.n	800d684 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	689a      	ldr	r2, [r3, #8]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d65a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	4a0b      	ldr	r2, [pc, #44]	; (800d68c <UART_RxISR_16BIT_FIFOEN+0x200>)
 800d660:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	681a      	ldr	r2, [r3, #0]
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	f042 0220 	orr.w	r2, r2, #32
 800d670:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d672:	e007      	b.n	800d684 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	699a      	ldr	r2, [r3, #24]
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	f042 0208 	orr.w	r2, r2, #8
 800d682:	619a      	str	r2, [r3, #24]
}
 800d684:	bf00      	nop
 800d686:	3728      	adds	r7, #40	; 0x28
 800d688:	46bd      	mov	sp, r7
 800d68a:	bd80      	pop	{r7, pc}
 800d68c:	0800d1b1 	.word	0x0800d1b1

0800d690 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d690:	b480      	push	{r7}
 800d692:	b083      	sub	sp, #12
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d698:	bf00      	nop
 800d69a:	370c      	adds	r7, #12
 800d69c:	46bd      	mov	sp, r7
 800d69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a2:	4770      	bx	lr

0800d6a4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d6a4:	b480      	push	{r7}
 800d6a6:	b083      	sub	sp, #12
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d6ac:	bf00      	nop
 800d6ae:	370c      	adds	r7, #12
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b6:	4770      	bx	lr

0800d6b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	b083      	sub	sp, #12
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d6c0:	bf00      	nop
 800d6c2:	370c      	adds	r7, #12
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ca:	4770      	bx	lr

0800d6cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d6cc:	b480      	push	{r7}
 800d6ce:	b085      	sub	sp, #20
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d6da:	2b01      	cmp	r3, #1
 800d6dc:	d101      	bne.n	800d6e2 <HAL_UARTEx_DisableFifoMode+0x16>
 800d6de:	2302      	movs	r3, #2
 800d6e0:	e027      	b.n	800d732 <HAL_UARTEx_DisableFifoMode+0x66>
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	2201      	movs	r2, #1
 800d6e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	2224      	movs	r2, #36	; 0x24
 800d6ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	681a      	ldr	r2, [r3, #0]
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	f022 0201 	bic.w	r2, r2, #1
 800d708:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800d710:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	2200      	movs	r2, #0
 800d716:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	68fa      	ldr	r2, [r7, #12]
 800d71e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	2220      	movs	r2, #32
 800d724:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	2200      	movs	r2, #0
 800d72c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d730:	2300      	movs	r3, #0
}
 800d732:	4618      	mov	r0, r3
 800d734:	3714      	adds	r7, #20
 800d736:	46bd      	mov	sp, r7
 800d738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73c:	4770      	bx	lr

0800d73e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d73e:	b580      	push	{r7, lr}
 800d740:	b084      	sub	sp, #16
 800d742:	af00      	add	r7, sp, #0
 800d744:	6078      	str	r0, [r7, #4]
 800d746:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d74e:	2b01      	cmp	r3, #1
 800d750:	d101      	bne.n	800d756 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d752:	2302      	movs	r3, #2
 800d754:	e02d      	b.n	800d7b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	2201      	movs	r2, #1
 800d75a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	2224      	movs	r2, #36	; 0x24
 800d762:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	681a      	ldr	r2, [r3, #0]
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	f022 0201 	bic.w	r2, r2, #1
 800d77c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	689b      	ldr	r3, [r3, #8]
 800d784:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	683a      	ldr	r2, [r7, #0]
 800d78e:	430a      	orrs	r2, r1
 800d790:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d792:	6878      	ldr	r0, [r7, #4]
 800d794:	f000 f850 	bl	800d838 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	68fa      	ldr	r2, [r7, #12]
 800d79e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	2220      	movs	r2, #32
 800d7a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	2200      	movs	r2, #0
 800d7ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d7b0:	2300      	movs	r3, #0
}
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	3710      	adds	r7, #16
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	bd80      	pop	{r7, pc}

0800d7ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d7ba:	b580      	push	{r7, lr}
 800d7bc:	b084      	sub	sp, #16
 800d7be:	af00      	add	r7, sp, #0
 800d7c0:	6078      	str	r0, [r7, #4]
 800d7c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d7ca:	2b01      	cmp	r3, #1
 800d7cc:	d101      	bne.n	800d7d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d7ce:	2302      	movs	r3, #2
 800d7d0:	e02d      	b.n	800d82e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	2201      	movs	r2, #1
 800d7d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2224      	movs	r2, #36	; 0x24
 800d7de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	681a      	ldr	r2, [r3, #0]
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	f022 0201 	bic.w	r2, r2, #1
 800d7f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	689b      	ldr	r3, [r3, #8]
 800d800:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	683a      	ldr	r2, [r7, #0]
 800d80a:	430a      	orrs	r2, r1
 800d80c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d80e:	6878      	ldr	r0, [r7, #4]
 800d810:	f000 f812 	bl	800d838 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	68fa      	ldr	r2, [r7, #12]
 800d81a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2220      	movs	r2, #32
 800d820:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2200      	movs	r2, #0
 800d828:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d82c:	2300      	movs	r3, #0
}
 800d82e:	4618      	mov	r0, r3
 800d830:	3710      	adds	r7, #16
 800d832:	46bd      	mov	sp, r7
 800d834:	bd80      	pop	{r7, pc}
	...

0800d838 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d838:	b480      	push	{r7}
 800d83a:	b085      	sub	sp, #20
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d844:	2b00      	cmp	r3, #0
 800d846:	d108      	bne.n	800d85a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	2201      	movs	r2, #1
 800d84c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	2201      	movs	r2, #1
 800d854:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d858:	e031      	b.n	800d8be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d85a:	2308      	movs	r3, #8
 800d85c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d85e:	2308      	movs	r3, #8
 800d860:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	689b      	ldr	r3, [r3, #8]
 800d868:	0e5b      	lsrs	r3, r3, #25
 800d86a:	b2db      	uxtb	r3, r3
 800d86c:	f003 0307 	and.w	r3, r3, #7
 800d870:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	689b      	ldr	r3, [r3, #8]
 800d878:	0f5b      	lsrs	r3, r3, #29
 800d87a:	b2db      	uxtb	r3, r3
 800d87c:	f003 0307 	and.w	r3, r3, #7
 800d880:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d882:	7bbb      	ldrb	r3, [r7, #14]
 800d884:	7b3a      	ldrb	r2, [r7, #12]
 800d886:	4911      	ldr	r1, [pc, #68]	; (800d8cc <UARTEx_SetNbDataToProcess+0x94>)
 800d888:	5c8a      	ldrb	r2, [r1, r2]
 800d88a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d88e:	7b3a      	ldrb	r2, [r7, #12]
 800d890:	490f      	ldr	r1, [pc, #60]	; (800d8d0 <UARTEx_SetNbDataToProcess+0x98>)
 800d892:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d894:	fb93 f3f2 	sdiv	r3, r3, r2
 800d898:	b29a      	uxth	r2, r3
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d8a0:	7bfb      	ldrb	r3, [r7, #15]
 800d8a2:	7b7a      	ldrb	r2, [r7, #13]
 800d8a4:	4909      	ldr	r1, [pc, #36]	; (800d8cc <UARTEx_SetNbDataToProcess+0x94>)
 800d8a6:	5c8a      	ldrb	r2, [r1, r2]
 800d8a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d8ac:	7b7a      	ldrb	r2, [r7, #13]
 800d8ae:	4908      	ldr	r1, [pc, #32]	; (800d8d0 <UARTEx_SetNbDataToProcess+0x98>)
 800d8b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d8b2:	fb93 f3f2 	sdiv	r3, r3, r2
 800d8b6:	b29a      	uxth	r2, r3
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800d8be:	bf00      	nop
 800d8c0:	3714      	adds	r7, #20
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c8:	4770      	bx	lr
 800d8ca:	bf00      	nop
 800d8cc:	0801327c 	.word	0x0801327c
 800d8d0:	08013284 	.word	0x08013284

0800d8d4 <atof>:
 800d8d4:	2100      	movs	r1, #0
 800d8d6:	f001 bb79 	b.w	800efcc <strtod>

0800d8da <atoi>:
 800d8da:	220a      	movs	r2, #10
 800d8dc:	2100      	movs	r1, #0
 800d8de:	f001 bc03 	b.w	800f0e8 <strtol>
	...

0800d8e4 <__errno>:
 800d8e4:	4b01      	ldr	r3, [pc, #4]	; (800d8ec <__errno+0x8>)
 800d8e6:	6818      	ldr	r0, [r3, #0]
 800d8e8:	4770      	bx	lr
 800d8ea:	bf00      	nop
 800d8ec:	2000002c 	.word	0x2000002c

0800d8f0 <__libc_init_array>:
 800d8f0:	b570      	push	{r4, r5, r6, lr}
 800d8f2:	4d0d      	ldr	r5, [pc, #52]	; (800d928 <__libc_init_array+0x38>)
 800d8f4:	4c0d      	ldr	r4, [pc, #52]	; (800d92c <__libc_init_array+0x3c>)
 800d8f6:	1b64      	subs	r4, r4, r5
 800d8f8:	10a4      	asrs	r4, r4, #2
 800d8fa:	2600      	movs	r6, #0
 800d8fc:	42a6      	cmp	r6, r4
 800d8fe:	d109      	bne.n	800d914 <__libc_init_array+0x24>
 800d900:	4d0b      	ldr	r5, [pc, #44]	; (800d930 <__libc_init_array+0x40>)
 800d902:	4c0c      	ldr	r4, [pc, #48]	; (800d934 <__libc_init_array+0x44>)
 800d904:	f004 fcc2 	bl	801228c <_init>
 800d908:	1b64      	subs	r4, r4, r5
 800d90a:	10a4      	asrs	r4, r4, #2
 800d90c:	2600      	movs	r6, #0
 800d90e:	42a6      	cmp	r6, r4
 800d910:	d105      	bne.n	800d91e <__libc_init_array+0x2e>
 800d912:	bd70      	pop	{r4, r5, r6, pc}
 800d914:	f855 3b04 	ldr.w	r3, [r5], #4
 800d918:	4798      	blx	r3
 800d91a:	3601      	adds	r6, #1
 800d91c:	e7ee      	b.n	800d8fc <__libc_init_array+0xc>
 800d91e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d922:	4798      	blx	r3
 800d924:	3601      	adds	r6, #1
 800d926:	e7f2      	b.n	800d90e <__libc_init_array+0x1e>
 800d928:	08013778 	.word	0x08013778
 800d92c:	08013778 	.word	0x08013778
 800d930:	08013778 	.word	0x08013778
 800d934:	0801377c 	.word	0x0801377c

0800d938 <memcpy>:
 800d938:	440a      	add	r2, r1
 800d93a:	4291      	cmp	r1, r2
 800d93c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d940:	d100      	bne.n	800d944 <memcpy+0xc>
 800d942:	4770      	bx	lr
 800d944:	b510      	push	{r4, lr}
 800d946:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d94a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d94e:	4291      	cmp	r1, r2
 800d950:	d1f9      	bne.n	800d946 <memcpy+0xe>
 800d952:	bd10      	pop	{r4, pc}

0800d954 <memmove>:
 800d954:	4288      	cmp	r0, r1
 800d956:	b510      	push	{r4, lr}
 800d958:	eb01 0402 	add.w	r4, r1, r2
 800d95c:	d902      	bls.n	800d964 <memmove+0x10>
 800d95e:	4284      	cmp	r4, r0
 800d960:	4623      	mov	r3, r4
 800d962:	d807      	bhi.n	800d974 <memmove+0x20>
 800d964:	1e43      	subs	r3, r0, #1
 800d966:	42a1      	cmp	r1, r4
 800d968:	d008      	beq.n	800d97c <memmove+0x28>
 800d96a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d96e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d972:	e7f8      	b.n	800d966 <memmove+0x12>
 800d974:	4402      	add	r2, r0
 800d976:	4601      	mov	r1, r0
 800d978:	428a      	cmp	r2, r1
 800d97a:	d100      	bne.n	800d97e <memmove+0x2a>
 800d97c:	bd10      	pop	{r4, pc}
 800d97e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d986:	e7f7      	b.n	800d978 <memmove+0x24>

0800d988 <memset>:
 800d988:	4402      	add	r2, r0
 800d98a:	4603      	mov	r3, r0
 800d98c:	4293      	cmp	r3, r2
 800d98e:	d100      	bne.n	800d992 <memset+0xa>
 800d990:	4770      	bx	lr
 800d992:	f803 1b01 	strb.w	r1, [r3], #1
 800d996:	e7f9      	b.n	800d98c <memset+0x4>

0800d998 <__cvt>:
 800d998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d99c:	ec55 4b10 	vmov	r4, r5, d0
 800d9a0:	2d00      	cmp	r5, #0
 800d9a2:	460e      	mov	r6, r1
 800d9a4:	4619      	mov	r1, r3
 800d9a6:	462b      	mov	r3, r5
 800d9a8:	bfbb      	ittet	lt
 800d9aa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d9ae:	461d      	movlt	r5, r3
 800d9b0:	2300      	movge	r3, #0
 800d9b2:	232d      	movlt	r3, #45	; 0x2d
 800d9b4:	700b      	strb	r3, [r1, #0]
 800d9b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d9b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d9bc:	4691      	mov	r9, r2
 800d9be:	f023 0820 	bic.w	r8, r3, #32
 800d9c2:	bfbc      	itt	lt
 800d9c4:	4622      	movlt	r2, r4
 800d9c6:	4614      	movlt	r4, r2
 800d9c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d9cc:	d005      	beq.n	800d9da <__cvt+0x42>
 800d9ce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d9d2:	d100      	bne.n	800d9d6 <__cvt+0x3e>
 800d9d4:	3601      	adds	r6, #1
 800d9d6:	2102      	movs	r1, #2
 800d9d8:	e000      	b.n	800d9dc <__cvt+0x44>
 800d9da:	2103      	movs	r1, #3
 800d9dc:	ab03      	add	r3, sp, #12
 800d9de:	9301      	str	r3, [sp, #4]
 800d9e0:	ab02      	add	r3, sp, #8
 800d9e2:	9300      	str	r3, [sp, #0]
 800d9e4:	ec45 4b10 	vmov	d0, r4, r5
 800d9e8:	4653      	mov	r3, sl
 800d9ea:	4632      	mov	r2, r6
 800d9ec:	f001 fcd4 	bl	800f398 <_dtoa_r>
 800d9f0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d9f4:	4607      	mov	r7, r0
 800d9f6:	d102      	bne.n	800d9fe <__cvt+0x66>
 800d9f8:	f019 0f01 	tst.w	r9, #1
 800d9fc:	d022      	beq.n	800da44 <__cvt+0xac>
 800d9fe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800da02:	eb07 0906 	add.w	r9, r7, r6
 800da06:	d110      	bne.n	800da2a <__cvt+0x92>
 800da08:	783b      	ldrb	r3, [r7, #0]
 800da0a:	2b30      	cmp	r3, #48	; 0x30
 800da0c:	d10a      	bne.n	800da24 <__cvt+0x8c>
 800da0e:	2200      	movs	r2, #0
 800da10:	2300      	movs	r3, #0
 800da12:	4620      	mov	r0, r4
 800da14:	4629      	mov	r1, r5
 800da16:	f7f3 f87f 	bl	8000b18 <__aeabi_dcmpeq>
 800da1a:	b918      	cbnz	r0, 800da24 <__cvt+0x8c>
 800da1c:	f1c6 0601 	rsb	r6, r6, #1
 800da20:	f8ca 6000 	str.w	r6, [sl]
 800da24:	f8da 3000 	ldr.w	r3, [sl]
 800da28:	4499      	add	r9, r3
 800da2a:	2200      	movs	r2, #0
 800da2c:	2300      	movs	r3, #0
 800da2e:	4620      	mov	r0, r4
 800da30:	4629      	mov	r1, r5
 800da32:	f7f3 f871 	bl	8000b18 <__aeabi_dcmpeq>
 800da36:	b108      	cbz	r0, 800da3c <__cvt+0xa4>
 800da38:	f8cd 900c 	str.w	r9, [sp, #12]
 800da3c:	2230      	movs	r2, #48	; 0x30
 800da3e:	9b03      	ldr	r3, [sp, #12]
 800da40:	454b      	cmp	r3, r9
 800da42:	d307      	bcc.n	800da54 <__cvt+0xbc>
 800da44:	9b03      	ldr	r3, [sp, #12]
 800da46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800da48:	1bdb      	subs	r3, r3, r7
 800da4a:	4638      	mov	r0, r7
 800da4c:	6013      	str	r3, [r2, #0]
 800da4e:	b004      	add	sp, #16
 800da50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da54:	1c59      	adds	r1, r3, #1
 800da56:	9103      	str	r1, [sp, #12]
 800da58:	701a      	strb	r2, [r3, #0]
 800da5a:	e7f0      	b.n	800da3e <__cvt+0xa6>

0800da5c <__exponent>:
 800da5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da5e:	4603      	mov	r3, r0
 800da60:	2900      	cmp	r1, #0
 800da62:	bfb8      	it	lt
 800da64:	4249      	neglt	r1, r1
 800da66:	f803 2b02 	strb.w	r2, [r3], #2
 800da6a:	bfb4      	ite	lt
 800da6c:	222d      	movlt	r2, #45	; 0x2d
 800da6e:	222b      	movge	r2, #43	; 0x2b
 800da70:	2909      	cmp	r1, #9
 800da72:	7042      	strb	r2, [r0, #1]
 800da74:	dd2a      	ble.n	800dacc <__exponent+0x70>
 800da76:	f10d 0407 	add.w	r4, sp, #7
 800da7a:	46a4      	mov	ip, r4
 800da7c:	270a      	movs	r7, #10
 800da7e:	46a6      	mov	lr, r4
 800da80:	460a      	mov	r2, r1
 800da82:	fb91 f6f7 	sdiv	r6, r1, r7
 800da86:	fb07 1516 	mls	r5, r7, r6, r1
 800da8a:	3530      	adds	r5, #48	; 0x30
 800da8c:	2a63      	cmp	r2, #99	; 0x63
 800da8e:	f104 34ff 	add.w	r4, r4, #4294967295
 800da92:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800da96:	4631      	mov	r1, r6
 800da98:	dcf1      	bgt.n	800da7e <__exponent+0x22>
 800da9a:	3130      	adds	r1, #48	; 0x30
 800da9c:	f1ae 0502 	sub.w	r5, lr, #2
 800daa0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800daa4:	1c44      	adds	r4, r0, #1
 800daa6:	4629      	mov	r1, r5
 800daa8:	4561      	cmp	r1, ip
 800daaa:	d30a      	bcc.n	800dac2 <__exponent+0x66>
 800daac:	f10d 0209 	add.w	r2, sp, #9
 800dab0:	eba2 020e 	sub.w	r2, r2, lr
 800dab4:	4565      	cmp	r5, ip
 800dab6:	bf88      	it	hi
 800dab8:	2200      	movhi	r2, #0
 800daba:	4413      	add	r3, r2
 800dabc:	1a18      	subs	r0, r3, r0
 800dabe:	b003      	add	sp, #12
 800dac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dac6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800daca:	e7ed      	b.n	800daa8 <__exponent+0x4c>
 800dacc:	2330      	movs	r3, #48	; 0x30
 800dace:	3130      	adds	r1, #48	; 0x30
 800dad0:	7083      	strb	r3, [r0, #2]
 800dad2:	70c1      	strb	r1, [r0, #3]
 800dad4:	1d03      	adds	r3, r0, #4
 800dad6:	e7f1      	b.n	800dabc <__exponent+0x60>

0800dad8 <_printf_float>:
 800dad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dadc:	ed2d 8b02 	vpush	{d8}
 800dae0:	b08d      	sub	sp, #52	; 0x34
 800dae2:	460c      	mov	r4, r1
 800dae4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800dae8:	4616      	mov	r6, r2
 800daea:	461f      	mov	r7, r3
 800daec:	4605      	mov	r5, r0
 800daee:	f002 ff67 	bl	80109c0 <_localeconv_r>
 800daf2:	f8d0 a000 	ldr.w	sl, [r0]
 800daf6:	4650      	mov	r0, sl
 800daf8:	f7f2 fb92 	bl	8000220 <strlen>
 800dafc:	2300      	movs	r3, #0
 800dafe:	930a      	str	r3, [sp, #40]	; 0x28
 800db00:	6823      	ldr	r3, [r4, #0]
 800db02:	9305      	str	r3, [sp, #20]
 800db04:	f8d8 3000 	ldr.w	r3, [r8]
 800db08:	f894 b018 	ldrb.w	fp, [r4, #24]
 800db0c:	3307      	adds	r3, #7
 800db0e:	f023 0307 	bic.w	r3, r3, #7
 800db12:	f103 0208 	add.w	r2, r3, #8
 800db16:	f8c8 2000 	str.w	r2, [r8]
 800db1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800db22:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800db26:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800db2a:	9307      	str	r3, [sp, #28]
 800db2c:	f8cd 8018 	str.w	r8, [sp, #24]
 800db30:	ee08 0a10 	vmov	s16, r0
 800db34:	4b9f      	ldr	r3, [pc, #636]	; (800ddb4 <_printf_float+0x2dc>)
 800db36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800db3a:	f04f 32ff 	mov.w	r2, #4294967295
 800db3e:	f7f3 f81d 	bl	8000b7c <__aeabi_dcmpun>
 800db42:	bb88      	cbnz	r0, 800dba8 <_printf_float+0xd0>
 800db44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800db48:	4b9a      	ldr	r3, [pc, #616]	; (800ddb4 <_printf_float+0x2dc>)
 800db4a:	f04f 32ff 	mov.w	r2, #4294967295
 800db4e:	f7f2 fff7 	bl	8000b40 <__aeabi_dcmple>
 800db52:	bb48      	cbnz	r0, 800dba8 <_printf_float+0xd0>
 800db54:	2200      	movs	r2, #0
 800db56:	2300      	movs	r3, #0
 800db58:	4640      	mov	r0, r8
 800db5a:	4649      	mov	r1, r9
 800db5c:	f7f2 ffe6 	bl	8000b2c <__aeabi_dcmplt>
 800db60:	b110      	cbz	r0, 800db68 <_printf_float+0x90>
 800db62:	232d      	movs	r3, #45	; 0x2d
 800db64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db68:	4b93      	ldr	r3, [pc, #588]	; (800ddb8 <_printf_float+0x2e0>)
 800db6a:	4894      	ldr	r0, [pc, #592]	; (800ddbc <_printf_float+0x2e4>)
 800db6c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800db70:	bf94      	ite	ls
 800db72:	4698      	movls	r8, r3
 800db74:	4680      	movhi	r8, r0
 800db76:	2303      	movs	r3, #3
 800db78:	6123      	str	r3, [r4, #16]
 800db7a:	9b05      	ldr	r3, [sp, #20]
 800db7c:	f023 0204 	bic.w	r2, r3, #4
 800db80:	6022      	str	r2, [r4, #0]
 800db82:	f04f 0900 	mov.w	r9, #0
 800db86:	9700      	str	r7, [sp, #0]
 800db88:	4633      	mov	r3, r6
 800db8a:	aa0b      	add	r2, sp, #44	; 0x2c
 800db8c:	4621      	mov	r1, r4
 800db8e:	4628      	mov	r0, r5
 800db90:	f000 f9d8 	bl	800df44 <_printf_common>
 800db94:	3001      	adds	r0, #1
 800db96:	f040 8090 	bne.w	800dcba <_printf_float+0x1e2>
 800db9a:	f04f 30ff 	mov.w	r0, #4294967295
 800db9e:	b00d      	add	sp, #52	; 0x34
 800dba0:	ecbd 8b02 	vpop	{d8}
 800dba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dba8:	4642      	mov	r2, r8
 800dbaa:	464b      	mov	r3, r9
 800dbac:	4640      	mov	r0, r8
 800dbae:	4649      	mov	r1, r9
 800dbb0:	f7f2 ffe4 	bl	8000b7c <__aeabi_dcmpun>
 800dbb4:	b140      	cbz	r0, 800dbc8 <_printf_float+0xf0>
 800dbb6:	464b      	mov	r3, r9
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	bfbc      	itt	lt
 800dbbc:	232d      	movlt	r3, #45	; 0x2d
 800dbbe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dbc2:	487f      	ldr	r0, [pc, #508]	; (800ddc0 <_printf_float+0x2e8>)
 800dbc4:	4b7f      	ldr	r3, [pc, #508]	; (800ddc4 <_printf_float+0x2ec>)
 800dbc6:	e7d1      	b.n	800db6c <_printf_float+0x94>
 800dbc8:	6863      	ldr	r3, [r4, #4]
 800dbca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800dbce:	9206      	str	r2, [sp, #24]
 800dbd0:	1c5a      	adds	r2, r3, #1
 800dbd2:	d13f      	bne.n	800dc54 <_printf_float+0x17c>
 800dbd4:	2306      	movs	r3, #6
 800dbd6:	6063      	str	r3, [r4, #4]
 800dbd8:	9b05      	ldr	r3, [sp, #20]
 800dbda:	6861      	ldr	r1, [r4, #4]
 800dbdc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	9303      	str	r3, [sp, #12]
 800dbe4:	ab0a      	add	r3, sp, #40	; 0x28
 800dbe6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800dbea:	ab09      	add	r3, sp, #36	; 0x24
 800dbec:	ec49 8b10 	vmov	d0, r8, r9
 800dbf0:	9300      	str	r3, [sp, #0]
 800dbf2:	6022      	str	r2, [r4, #0]
 800dbf4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800dbf8:	4628      	mov	r0, r5
 800dbfa:	f7ff fecd 	bl	800d998 <__cvt>
 800dbfe:	9b06      	ldr	r3, [sp, #24]
 800dc00:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dc02:	2b47      	cmp	r3, #71	; 0x47
 800dc04:	4680      	mov	r8, r0
 800dc06:	d108      	bne.n	800dc1a <_printf_float+0x142>
 800dc08:	1cc8      	adds	r0, r1, #3
 800dc0a:	db02      	blt.n	800dc12 <_printf_float+0x13a>
 800dc0c:	6863      	ldr	r3, [r4, #4]
 800dc0e:	4299      	cmp	r1, r3
 800dc10:	dd41      	ble.n	800dc96 <_printf_float+0x1be>
 800dc12:	f1ab 0b02 	sub.w	fp, fp, #2
 800dc16:	fa5f fb8b 	uxtb.w	fp, fp
 800dc1a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800dc1e:	d820      	bhi.n	800dc62 <_printf_float+0x18a>
 800dc20:	3901      	subs	r1, #1
 800dc22:	465a      	mov	r2, fp
 800dc24:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800dc28:	9109      	str	r1, [sp, #36]	; 0x24
 800dc2a:	f7ff ff17 	bl	800da5c <__exponent>
 800dc2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dc30:	1813      	adds	r3, r2, r0
 800dc32:	2a01      	cmp	r2, #1
 800dc34:	4681      	mov	r9, r0
 800dc36:	6123      	str	r3, [r4, #16]
 800dc38:	dc02      	bgt.n	800dc40 <_printf_float+0x168>
 800dc3a:	6822      	ldr	r2, [r4, #0]
 800dc3c:	07d2      	lsls	r2, r2, #31
 800dc3e:	d501      	bpl.n	800dc44 <_printf_float+0x16c>
 800dc40:	3301      	adds	r3, #1
 800dc42:	6123      	str	r3, [r4, #16]
 800dc44:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d09c      	beq.n	800db86 <_printf_float+0xae>
 800dc4c:	232d      	movs	r3, #45	; 0x2d
 800dc4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dc52:	e798      	b.n	800db86 <_printf_float+0xae>
 800dc54:	9a06      	ldr	r2, [sp, #24]
 800dc56:	2a47      	cmp	r2, #71	; 0x47
 800dc58:	d1be      	bne.n	800dbd8 <_printf_float+0x100>
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d1bc      	bne.n	800dbd8 <_printf_float+0x100>
 800dc5e:	2301      	movs	r3, #1
 800dc60:	e7b9      	b.n	800dbd6 <_printf_float+0xfe>
 800dc62:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800dc66:	d118      	bne.n	800dc9a <_printf_float+0x1c2>
 800dc68:	2900      	cmp	r1, #0
 800dc6a:	6863      	ldr	r3, [r4, #4]
 800dc6c:	dd0b      	ble.n	800dc86 <_printf_float+0x1ae>
 800dc6e:	6121      	str	r1, [r4, #16]
 800dc70:	b913      	cbnz	r3, 800dc78 <_printf_float+0x1a0>
 800dc72:	6822      	ldr	r2, [r4, #0]
 800dc74:	07d0      	lsls	r0, r2, #31
 800dc76:	d502      	bpl.n	800dc7e <_printf_float+0x1a6>
 800dc78:	3301      	adds	r3, #1
 800dc7a:	440b      	add	r3, r1
 800dc7c:	6123      	str	r3, [r4, #16]
 800dc7e:	65a1      	str	r1, [r4, #88]	; 0x58
 800dc80:	f04f 0900 	mov.w	r9, #0
 800dc84:	e7de      	b.n	800dc44 <_printf_float+0x16c>
 800dc86:	b913      	cbnz	r3, 800dc8e <_printf_float+0x1b6>
 800dc88:	6822      	ldr	r2, [r4, #0]
 800dc8a:	07d2      	lsls	r2, r2, #31
 800dc8c:	d501      	bpl.n	800dc92 <_printf_float+0x1ba>
 800dc8e:	3302      	adds	r3, #2
 800dc90:	e7f4      	b.n	800dc7c <_printf_float+0x1a4>
 800dc92:	2301      	movs	r3, #1
 800dc94:	e7f2      	b.n	800dc7c <_printf_float+0x1a4>
 800dc96:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800dc9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc9c:	4299      	cmp	r1, r3
 800dc9e:	db05      	blt.n	800dcac <_printf_float+0x1d4>
 800dca0:	6823      	ldr	r3, [r4, #0]
 800dca2:	6121      	str	r1, [r4, #16]
 800dca4:	07d8      	lsls	r0, r3, #31
 800dca6:	d5ea      	bpl.n	800dc7e <_printf_float+0x1a6>
 800dca8:	1c4b      	adds	r3, r1, #1
 800dcaa:	e7e7      	b.n	800dc7c <_printf_float+0x1a4>
 800dcac:	2900      	cmp	r1, #0
 800dcae:	bfd4      	ite	le
 800dcb0:	f1c1 0202 	rsble	r2, r1, #2
 800dcb4:	2201      	movgt	r2, #1
 800dcb6:	4413      	add	r3, r2
 800dcb8:	e7e0      	b.n	800dc7c <_printf_float+0x1a4>
 800dcba:	6823      	ldr	r3, [r4, #0]
 800dcbc:	055a      	lsls	r2, r3, #21
 800dcbe:	d407      	bmi.n	800dcd0 <_printf_float+0x1f8>
 800dcc0:	6923      	ldr	r3, [r4, #16]
 800dcc2:	4642      	mov	r2, r8
 800dcc4:	4631      	mov	r1, r6
 800dcc6:	4628      	mov	r0, r5
 800dcc8:	47b8      	blx	r7
 800dcca:	3001      	adds	r0, #1
 800dccc:	d12c      	bne.n	800dd28 <_printf_float+0x250>
 800dcce:	e764      	b.n	800db9a <_printf_float+0xc2>
 800dcd0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800dcd4:	f240 80e0 	bls.w	800de98 <_printf_float+0x3c0>
 800dcd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dcdc:	2200      	movs	r2, #0
 800dcde:	2300      	movs	r3, #0
 800dce0:	f7f2 ff1a 	bl	8000b18 <__aeabi_dcmpeq>
 800dce4:	2800      	cmp	r0, #0
 800dce6:	d034      	beq.n	800dd52 <_printf_float+0x27a>
 800dce8:	4a37      	ldr	r2, [pc, #220]	; (800ddc8 <_printf_float+0x2f0>)
 800dcea:	2301      	movs	r3, #1
 800dcec:	4631      	mov	r1, r6
 800dcee:	4628      	mov	r0, r5
 800dcf0:	47b8      	blx	r7
 800dcf2:	3001      	adds	r0, #1
 800dcf4:	f43f af51 	beq.w	800db9a <_printf_float+0xc2>
 800dcf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dcfc:	429a      	cmp	r2, r3
 800dcfe:	db02      	blt.n	800dd06 <_printf_float+0x22e>
 800dd00:	6823      	ldr	r3, [r4, #0]
 800dd02:	07d8      	lsls	r0, r3, #31
 800dd04:	d510      	bpl.n	800dd28 <_printf_float+0x250>
 800dd06:	ee18 3a10 	vmov	r3, s16
 800dd0a:	4652      	mov	r2, sl
 800dd0c:	4631      	mov	r1, r6
 800dd0e:	4628      	mov	r0, r5
 800dd10:	47b8      	blx	r7
 800dd12:	3001      	adds	r0, #1
 800dd14:	f43f af41 	beq.w	800db9a <_printf_float+0xc2>
 800dd18:	f04f 0800 	mov.w	r8, #0
 800dd1c:	f104 091a 	add.w	r9, r4, #26
 800dd20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd22:	3b01      	subs	r3, #1
 800dd24:	4543      	cmp	r3, r8
 800dd26:	dc09      	bgt.n	800dd3c <_printf_float+0x264>
 800dd28:	6823      	ldr	r3, [r4, #0]
 800dd2a:	079b      	lsls	r3, r3, #30
 800dd2c:	f100 8105 	bmi.w	800df3a <_printf_float+0x462>
 800dd30:	68e0      	ldr	r0, [r4, #12]
 800dd32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd34:	4298      	cmp	r0, r3
 800dd36:	bfb8      	it	lt
 800dd38:	4618      	movlt	r0, r3
 800dd3a:	e730      	b.n	800db9e <_printf_float+0xc6>
 800dd3c:	2301      	movs	r3, #1
 800dd3e:	464a      	mov	r2, r9
 800dd40:	4631      	mov	r1, r6
 800dd42:	4628      	mov	r0, r5
 800dd44:	47b8      	blx	r7
 800dd46:	3001      	adds	r0, #1
 800dd48:	f43f af27 	beq.w	800db9a <_printf_float+0xc2>
 800dd4c:	f108 0801 	add.w	r8, r8, #1
 800dd50:	e7e6      	b.n	800dd20 <_printf_float+0x248>
 800dd52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	dc39      	bgt.n	800ddcc <_printf_float+0x2f4>
 800dd58:	4a1b      	ldr	r2, [pc, #108]	; (800ddc8 <_printf_float+0x2f0>)
 800dd5a:	2301      	movs	r3, #1
 800dd5c:	4631      	mov	r1, r6
 800dd5e:	4628      	mov	r0, r5
 800dd60:	47b8      	blx	r7
 800dd62:	3001      	adds	r0, #1
 800dd64:	f43f af19 	beq.w	800db9a <_printf_float+0xc2>
 800dd68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dd6c:	4313      	orrs	r3, r2
 800dd6e:	d102      	bne.n	800dd76 <_printf_float+0x29e>
 800dd70:	6823      	ldr	r3, [r4, #0]
 800dd72:	07d9      	lsls	r1, r3, #31
 800dd74:	d5d8      	bpl.n	800dd28 <_printf_float+0x250>
 800dd76:	ee18 3a10 	vmov	r3, s16
 800dd7a:	4652      	mov	r2, sl
 800dd7c:	4631      	mov	r1, r6
 800dd7e:	4628      	mov	r0, r5
 800dd80:	47b8      	blx	r7
 800dd82:	3001      	adds	r0, #1
 800dd84:	f43f af09 	beq.w	800db9a <_printf_float+0xc2>
 800dd88:	f04f 0900 	mov.w	r9, #0
 800dd8c:	f104 0a1a 	add.w	sl, r4, #26
 800dd90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd92:	425b      	negs	r3, r3
 800dd94:	454b      	cmp	r3, r9
 800dd96:	dc01      	bgt.n	800dd9c <_printf_float+0x2c4>
 800dd98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd9a:	e792      	b.n	800dcc2 <_printf_float+0x1ea>
 800dd9c:	2301      	movs	r3, #1
 800dd9e:	4652      	mov	r2, sl
 800dda0:	4631      	mov	r1, r6
 800dda2:	4628      	mov	r0, r5
 800dda4:	47b8      	blx	r7
 800dda6:	3001      	adds	r0, #1
 800dda8:	f43f aef7 	beq.w	800db9a <_printf_float+0xc2>
 800ddac:	f109 0901 	add.w	r9, r9, #1
 800ddb0:	e7ee      	b.n	800dd90 <_printf_float+0x2b8>
 800ddb2:	bf00      	nop
 800ddb4:	7fefffff 	.word	0x7fefffff
 800ddb8:	08013290 	.word	0x08013290
 800ddbc:	08013294 	.word	0x08013294
 800ddc0:	0801329c 	.word	0x0801329c
 800ddc4:	08013298 	.word	0x08013298
 800ddc8:	080132a0 	.word	0x080132a0
 800ddcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ddce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ddd0:	429a      	cmp	r2, r3
 800ddd2:	bfa8      	it	ge
 800ddd4:	461a      	movge	r2, r3
 800ddd6:	2a00      	cmp	r2, #0
 800ddd8:	4691      	mov	r9, r2
 800ddda:	dc37      	bgt.n	800de4c <_printf_float+0x374>
 800dddc:	f04f 0b00 	mov.w	fp, #0
 800dde0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dde4:	f104 021a 	add.w	r2, r4, #26
 800dde8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ddea:	9305      	str	r3, [sp, #20]
 800ddec:	eba3 0309 	sub.w	r3, r3, r9
 800ddf0:	455b      	cmp	r3, fp
 800ddf2:	dc33      	bgt.n	800de5c <_printf_float+0x384>
 800ddf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ddf8:	429a      	cmp	r2, r3
 800ddfa:	db3b      	blt.n	800de74 <_printf_float+0x39c>
 800ddfc:	6823      	ldr	r3, [r4, #0]
 800ddfe:	07da      	lsls	r2, r3, #31
 800de00:	d438      	bmi.n	800de74 <_printf_float+0x39c>
 800de02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de04:	9a05      	ldr	r2, [sp, #20]
 800de06:	9909      	ldr	r1, [sp, #36]	; 0x24
 800de08:	1a9a      	subs	r2, r3, r2
 800de0a:	eba3 0901 	sub.w	r9, r3, r1
 800de0e:	4591      	cmp	r9, r2
 800de10:	bfa8      	it	ge
 800de12:	4691      	movge	r9, r2
 800de14:	f1b9 0f00 	cmp.w	r9, #0
 800de18:	dc35      	bgt.n	800de86 <_printf_float+0x3ae>
 800de1a:	f04f 0800 	mov.w	r8, #0
 800de1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800de22:	f104 0a1a 	add.w	sl, r4, #26
 800de26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800de2a:	1a9b      	subs	r3, r3, r2
 800de2c:	eba3 0309 	sub.w	r3, r3, r9
 800de30:	4543      	cmp	r3, r8
 800de32:	f77f af79 	ble.w	800dd28 <_printf_float+0x250>
 800de36:	2301      	movs	r3, #1
 800de38:	4652      	mov	r2, sl
 800de3a:	4631      	mov	r1, r6
 800de3c:	4628      	mov	r0, r5
 800de3e:	47b8      	blx	r7
 800de40:	3001      	adds	r0, #1
 800de42:	f43f aeaa 	beq.w	800db9a <_printf_float+0xc2>
 800de46:	f108 0801 	add.w	r8, r8, #1
 800de4a:	e7ec      	b.n	800de26 <_printf_float+0x34e>
 800de4c:	4613      	mov	r3, r2
 800de4e:	4631      	mov	r1, r6
 800de50:	4642      	mov	r2, r8
 800de52:	4628      	mov	r0, r5
 800de54:	47b8      	blx	r7
 800de56:	3001      	adds	r0, #1
 800de58:	d1c0      	bne.n	800dddc <_printf_float+0x304>
 800de5a:	e69e      	b.n	800db9a <_printf_float+0xc2>
 800de5c:	2301      	movs	r3, #1
 800de5e:	4631      	mov	r1, r6
 800de60:	4628      	mov	r0, r5
 800de62:	9205      	str	r2, [sp, #20]
 800de64:	47b8      	blx	r7
 800de66:	3001      	adds	r0, #1
 800de68:	f43f ae97 	beq.w	800db9a <_printf_float+0xc2>
 800de6c:	9a05      	ldr	r2, [sp, #20]
 800de6e:	f10b 0b01 	add.w	fp, fp, #1
 800de72:	e7b9      	b.n	800dde8 <_printf_float+0x310>
 800de74:	ee18 3a10 	vmov	r3, s16
 800de78:	4652      	mov	r2, sl
 800de7a:	4631      	mov	r1, r6
 800de7c:	4628      	mov	r0, r5
 800de7e:	47b8      	blx	r7
 800de80:	3001      	adds	r0, #1
 800de82:	d1be      	bne.n	800de02 <_printf_float+0x32a>
 800de84:	e689      	b.n	800db9a <_printf_float+0xc2>
 800de86:	9a05      	ldr	r2, [sp, #20]
 800de88:	464b      	mov	r3, r9
 800de8a:	4442      	add	r2, r8
 800de8c:	4631      	mov	r1, r6
 800de8e:	4628      	mov	r0, r5
 800de90:	47b8      	blx	r7
 800de92:	3001      	adds	r0, #1
 800de94:	d1c1      	bne.n	800de1a <_printf_float+0x342>
 800de96:	e680      	b.n	800db9a <_printf_float+0xc2>
 800de98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de9a:	2a01      	cmp	r2, #1
 800de9c:	dc01      	bgt.n	800dea2 <_printf_float+0x3ca>
 800de9e:	07db      	lsls	r3, r3, #31
 800dea0:	d538      	bpl.n	800df14 <_printf_float+0x43c>
 800dea2:	2301      	movs	r3, #1
 800dea4:	4642      	mov	r2, r8
 800dea6:	4631      	mov	r1, r6
 800dea8:	4628      	mov	r0, r5
 800deaa:	47b8      	blx	r7
 800deac:	3001      	adds	r0, #1
 800deae:	f43f ae74 	beq.w	800db9a <_printf_float+0xc2>
 800deb2:	ee18 3a10 	vmov	r3, s16
 800deb6:	4652      	mov	r2, sl
 800deb8:	4631      	mov	r1, r6
 800deba:	4628      	mov	r0, r5
 800debc:	47b8      	blx	r7
 800debe:	3001      	adds	r0, #1
 800dec0:	f43f ae6b 	beq.w	800db9a <_printf_float+0xc2>
 800dec4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dec8:	2200      	movs	r2, #0
 800deca:	2300      	movs	r3, #0
 800decc:	f7f2 fe24 	bl	8000b18 <__aeabi_dcmpeq>
 800ded0:	b9d8      	cbnz	r0, 800df0a <_printf_float+0x432>
 800ded2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ded4:	f108 0201 	add.w	r2, r8, #1
 800ded8:	3b01      	subs	r3, #1
 800deda:	4631      	mov	r1, r6
 800dedc:	4628      	mov	r0, r5
 800dede:	47b8      	blx	r7
 800dee0:	3001      	adds	r0, #1
 800dee2:	d10e      	bne.n	800df02 <_printf_float+0x42a>
 800dee4:	e659      	b.n	800db9a <_printf_float+0xc2>
 800dee6:	2301      	movs	r3, #1
 800dee8:	4652      	mov	r2, sl
 800deea:	4631      	mov	r1, r6
 800deec:	4628      	mov	r0, r5
 800deee:	47b8      	blx	r7
 800def0:	3001      	adds	r0, #1
 800def2:	f43f ae52 	beq.w	800db9a <_printf_float+0xc2>
 800def6:	f108 0801 	add.w	r8, r8, #1
 800defa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800defc:	3b01      	subs	r3, #1
 800defe:	4543      	cmp	r3, r8
 800df00:	dcf1      	bgt.n	800dee6 <_printf_float+0x40e>
 800df02:	464b      	mov	r3, r9
 800df04:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800df08:	e6dc      	b.n	800dcc4 <_printf_float+0x1ec>
 800df0a:	f04f 0800 	mov.w	r8, #0
 800df0e:	f104 0a1a 	add.w	sl, r4, #26
 800df12:	e7f2      	b.n	800defa <_printf_float+0x422>
 800df14:	2301      	movs	r3, #1
 800df16:	4642      	mov	r2, r8
 800df18:	e7df      	b.n	800deda <_printf_float+0x402>
 800df1a:	2301      	movs	r3, #1
 800df1c:	464a      	mov	r2, r9
 800df1e:	4631      	mov	r1, r6
 800df20:	4628      	mov	r0, r5
 800df22:	47b8      	blx	r7
 800df24:	3001      	adds	r0, #1
 800df26:	f43f ae38 	beq.w	800db9a <_printf_float+0xc2>
 800df2a:	f108 0801 	add.w	r8, r8, #1
 800df2e:	68e3      	ldr	r3, [r4, #12]
 800df30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df32:	1a5b      	subs	r3, r3, r1
 800df34:	4543      	cmp	r3, r8
 800df36:	dcf0      	bgt.n	800df1a <_printf_float+0x442>
 800df38:	e6fa      	b.n	800dd30 <_printf_float+0x258>
 800df3a:	f04f 0800 	mov.w	r8, #0
 800df3e:	f104 0919 	add.w	r9, r4, #25
 800df42:	e7f4      	b.n	800df2e <_printf_float+0x456>

0800df44 <_printf_common>:
 800df44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df48:	4616      	mov	r6, r2
 800df4a:	4699      	mov	r9, r3
 800df4c:	688a      	ldr	r2, [r1, #8]
 800df4e:	690b      	ldr	r3, [r1, #16]
 800df50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800df54:	4293      	cmp	r3, r2
 800df56:	bfb8      	it	lt
 800df58:	4613      	movlt	r3, r2
 800df5a:	6033      	str	r3, [r6, #0]
 800df5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800df60:	4607      	mov	r7, r0
 800df62:	460c      	mov	r4, r1
 800df64:	b10a      	cbz	r2, 800df6a <_printf_common+0x26>
 800df66:	3301      	adds	r3, #1
 800df68:	6033      	str	r3, [r6, #0]
 800df6a:	6823      	ldr	r3, [r4, #0]
 800df6c:	0699      	lsls	r1, r3, #26
 800df6e:	bf42      	ittt	mi
 800df70:	6833      	ldrmi	r3, [r6, #0]
 800df72:	3302      	addmi	r3, #2
 800df74:	6033      	strmi	r3, [r6, #0]
 800df76:	6825      	ldr	r5, [r4, #0]
 800df78:	f015 0506 	ands.w	r5, r5, #6
 800df7c:	d106      	bne.n	800df8c <_printf_common+0x48>
 800df7e:	f104 0a19 	add.w	sl, r4, #25
 800df82:	68e3      	ldr	r3, [r4, #12]
 800df84:	6832      	ldr	r2, [r6, #0]
 800df86:	1a9b      	subs	r3, r3, r2
 800df88:	42ab      	cmp	r3, r5
 800df8a:	dc26      	bgt.n	800dfda <_printf_common+0x96>
 800df8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800df90:	1e13      	subs	r3, r2, #0
 800df92:	6822      	ldr	r2, [r4, #0]
 800df94:	bf18      	it	ne
 800df96:	2301      	movne	r3, #1
 800df98:	0692      	lsls	r2, r2, #26
 800df9a:	d42b      	bmi.n	800dff4 <_printf_common+0xb0>
 800df9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dfa0:	4649      	mov	r1, r9
 800dfa2:	4638      	mov	r0, r7
 800dfa4:	47c0      	blx	r8
 800dfa6:	3001      	adds	r0, #1
 800dfa8:	d01e      	beq.n	800dfe8 <_printf_common+0xa4>
 800dfaa:	6823      	ldr	r3, [r4, #0]
 800dfac:	68e5      	ldr	r5, [r4, #12]
 800dfae:	6832      	ldr	r2, [r6, #0]
 800dfb0:	f003 0306 	and.w	r3, r3, #6
 800dfb4:	2b04      	cmp	r3, #4
 800dfb6:	bf08      	it	eq
 800dfb8:	1aad      	subeq	r5, r5, r2
 800dfba:	68a3      	ldr	r3, [r4, #8]
 800dfbc:	6922      	ldr	r2, [r4, #16]
 800dfbe:	bf0c      	ite	eq
 800dfc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dfc4:	2500      	movne	r5, #0
 800dfc6:	4293      	cmp	r3, r2
 800dfc8:	bfc4      	itt	gt
 800dfca:	1a9b      	subgt	r3, r3, r2
 800dfcc:	18ed      	addgt	r5, r5, r3
 800dfce:	2600      	movs	r6, #0
 800dfd0:	341a      	adds	r4, #26
 800dfd2:	42b5      	cmp	r5, r6
 800dfd4:	d11a      	bne.n	800e00c <_printf_common+0xc8>
 800dfd6:	2000      	movs	r0, #0
 800dfd8:	e008      	b.n	800dfec <_printf_common+0xa8>
 800dfda:	2301      	movs	r3, #1
 800dfdc:	4652      	mov	r2, sl
 800dfde:	4649      	mov	r1, r9
 800dfe0:	4638      	mov	r0, r7
 800dfe2:	47c0      	blx	r8
 800dfe4:	3001      	adds	r0, #1
 800dfe6:	d103      	bne.n	800dff0 <_printf_common+0xac>
 800dfe8:	f04f 30ff 	mov.w	r0, #4294967295
 800dfec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dff0:	3501      	adds	r5, #1
 800dff2:	e7c6      	b.n	800df82 <_printf_common+0x3e>
 800dff4:	18e1      	adds	r1, r4, r3
 800dff6:	1c5a      	adds	r2, r3, #1
 800dff8:	2030      	movs	r0, #48	; 0x30
 800dffa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dffe:	4422      	add	r2, r4
 800e000:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e004:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e008:	3302      	adds	r3, #2
 800e00a:	e7c7      	b.n	800df9c <_printf_common+0x58>
 800e00c:	2301      	movs	r3, #1
 800e00e:	4622      	mov	r2, r4
 800e010:	4649      	mov	r1, r9
 800e012:	4638      	mov	r0, r7
 800e014:	47c0      	blx	r8
 800e016:	3001      	adds	r0, #1
 800e018:	d0e6      	beq.n	800dfe8 <_printf_common+0xa4>
 800e01a:	3601      	adds	r6, #1
 800e01c:	e7d9      	b.n	800dfd2 <_printf_common+0x8e>
	...

0800e020 <_printf_i>:
 800e020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e024:	7e0f      	ldrb	r7, [r1, #24]
 800e026:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e028:	2f78      	cmp	r7, #120	; 0x78
 800e02a:	4691      	mov	r9, r2
 800e02c:	4680      	mov	r8, r0
 800e02e:	460c      	mov	r4, r1
 800e030:	469a      	mov	sl, r3
 800e032:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e036:	d807      	bhi.n	800e048 <_printf_i+0x28>
 800e038:	2f62      	cmp	r7, #98	; 0x62
 800e03a:	d80a      	bhi.n	800e052 <_printf_i+0x32>
 800e03c:	2f00      	cmp	r7, #0
 800e03e:	f000 80d8 	beq.w	800e1f2 <_printf_i+0x1d2>
 800e042:	2f58      	cmp	r7, #88	; 0x58
 800e044:	f000 80a3 	beq.w	800e18e <_printf_i+0x16e>
 800e048:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e04c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e050:	e03a      	b.n	800e0c8 <_printf_i+0xa8>
 800e052:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e056:	2b15      	cmp	r3, #21
 800e058:	d8f6      	bhi.n	800e048 <_printf_i+0x28>
 800e05a:	a101      	add	r1, pc, #4	; (adr r1, 800e060 <_printf_i+0x40>)
 800e05c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e060:	0800e0b9 	.word	0x0800e0b9
 800e064:	0800e0cd 	.word	0x0800e0cd
 800e068:	0800e049 	.word	0x0800e049
 800e06c:	0800e049 	.word	0x0800e049
 800e070:	0800e049 	.word	0x0800e049
 800e074:	0800e049 	.word	0x0800e049
 800e078:	0800e0cd 	.word	0x0800e0cd
 800e07c:	0800e049 	.word	0x0800e049
 800e080:	0800e049 	.word	0x0800e049
 800e084:	0800e049 	.word	0x0800e049
 800e088:	0800e049 	.word	0x0800e049
 800e08c:	0800e1d9 	.word	0x0800e1d9
 800e090:	0800e0fd 	.word	0x0800e0fd
 800e094:	0800e1bb 	.word	0x0800e1bb
 800e098:	0800e049 	.word	0x0800e049
 800e09c:	0800e049 	.word	0x0800e049
 800e0a0:	0800e1fb 	.word	0x0800e1fb
 800e0a4:	0800e049 	.word	0x0800e049
 800e0a8:	0800e0fd 	.word	0x0800e0fd
 800e0ac:	0800e049 	.word	0x0800e049
 800e0b0:	0800e049 	.word	0x0800e049
 800e0b4:	0800e1c3 	.word	0x0800e1c3
 800e0b8:	682b      	ldr	r3, [r5, #0]
 800e0ba:	1d1a      	adds	r2, r3, #4
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	602a      	str	r2, [r5, #0]
 800e0c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e0c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e0c8:	2301      	movs	r3, #1
 800e0ca:	e0a3      	b.n	800e214 <_printf_i+0x1f4>
 800e0cc:	6820      	ldr	r0, [r4, #0]
 800e0ce:	6829      	ldr	r1, [r5, #0]
 800e0d0:	0606      	lsls	r6, r0, #24
 800e0d2:	f101 0304 	add.w	r3, r1, #4
 800e0d6:	d50a      	bpl.n	800e0ee <_printf_i+0xce>
 800e0d8:	680e      	ldr	r6, [r1, #0]
 800e0da:	602b      	str	r3, [r5, #0]
 800e0dc:	2e00      	cmp	r6, #0
 800e0de:	da03      	bge.n	800e0e8 <_printf_i+0xc8>
 800e0e0:	232d      	movs	r3, #45	; 0x2d
 800e0e2:	4276      	negs	r6, r6
 800e0e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e0e8:	485e      	ldr	r0, [pc, #376]	; (800e264 <_printf_i+0x244>)
 800e0ea:	230a      	movs	r3, #10
 800e0ec:	e019      	b.n	800e122 <_printf_i+0x102>
 800e0ee:	680e      	ldr	r6, [r1, #0]
 800e0f0:	602b      	str	r3, [r5, #0]
 800e0f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e0f6:	bf18      	it	ne
 800e0f8:	b236      	sxthne	r6, r6
 800e0fa:	e7ef      	b.n	800e0dc <_printf_i+0xbc>
 800e0fc:	682b      	ldr	r3, [r5, #0]
 800e0fe:	6820      	ldr	r0, [r4, #0]
 800e100:	1d19      	adds	r1, r3, #4
 800e102:	6029      	str	r1, [r5, #0]
 800e104:	0601      	lsls	r1, r0, #24
 800e106:	d501      	bpl.n	800e10c <_printf_i+0xec>
 800e108:	681e      	ldr	r6, [r3, #0]
 800e10a:	e002      	b.n	800e112 <_printf_i+0xf2>
 800e10c:	0646      	lsls	r6, r0, #25
 800e10e:	d5fb      	bpl.n	800e108 <_printf_i+0xe8>
 800e110:	881e      	ldrh	r6, [r3, #0]
 800e112:	4854      	ldr	r0, [pc, #336]	; (800e264 <_printf_i+0x244>)
 800e114:	2f6f      	cmp	r7, #111	; 0x6f
 800e116:	bf0c      	ite	eq
 800e118:	2308      	moveq	r3, #8
 800e11a:	230a      	movne	r3, #10
 800e11c:	2100      	movs	r1, #0
 800e11e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e122:	6865      	ldr	r5, [r4, #4]
 800e124:	60a5      	str	r5, [r4, #8]
 800e126:	2d00      	cmp	r5, #0
 800e128:	bfa2      	ittt	ge
 800e12a:	6821      	ldrge	r1, [r4, #0]
 800e12c:	f021 0104 	bicge.w	r1, r1, #4
 800e130:	6021      	strge	r1, [r4, #0]
 800e132:	b90e      	cbnz	r6, 800e138 <_printf_i+0x118>
 800e134:	2d00      	cmp	r5, #0
 800e136:	d04d      	beq.n	800e1d4 <_printf_i+0x1b4>
 800e138:	4615      	mov	r5, r2
 800e13a:	fbb6 f1f3 	udiv	r1, r6, r3
 800e13e:	fb03 6711 	mls	r7, r3, r1, r6
 800e142:	5dc7      	ldrb	r7, [r0, r7]
 800e144:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e148:	4637      	mov	r7, r6
 800e14a:	42bb      	cmp	r3, r7
 800e14c:	460e      	mov	r6, r1
 800e14e:	d9f4      	bls.n	800e13a <_printf_i+0x11a>
 800e150:	2b08      	cmp	r3, #8
 800e152:	d10b      	bne.n	800e16c <_printf_i+0x14c>
 800e154:	6823      	ldr	r3, [r4, #0]
 800e156:	07de      	lsls	r6, r3, #31
 800e158:	d508      	bpl.n	800e16c <_printf_i+0x14c>
 800e15a:	6923      	ldr	r3, [r4, #16]
 800e15c:	6861      	ldr	r1, [r4, #4]
 800e15e:	4299      	cmp	r1, r3
 800e160:	bfde      	ittt	le
 800e162:	2330      	movle	r3, #48	; 0x30
 800e164:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e168:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e16c:	1b52      	subs	r2, r2, r5
 800e16e:	6122      	str	r2, [r4, #16]
 800e170:	f8cd a000 	str.w	sl, [sp]
 800e174:	464b      	mov	r3, r9
 800e176:	aa03      	add	r2, sp, #12
 800e178:	4621      	mov	r1, r4
 800e17a:	4640      	mov	r0, r8
 800e17c:	f7ff fee2 	bl	800df44 <_printf_common>
 800e180:	3001      	adds	r0, #1
 800e182:	d14c      	bne.n	800e21e <_printf_i+0x1fe>
 800e184:	f04f 30ff 	mov.w	r0, #4294967295
 800e188:	b004      	add	sp, #16
 800e18a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e18e:	4835      	ldr	r0, [pc, #212]	; (800e264 <_printf_i+0x244>)
 800e190:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e194:	6829      	ldr	r1, [r5, #0]
 800e196:	6823      	ldr	r3, [r4, #0]
 800e198:	f851 6b04 	ldr.w	r6, [r1], #4
 800e19c:	6029      	str	r1, [r5, #0]
 800e19e:	061d      	lsls	r5, r3, #24
 800e1a0:	d514      	bpl.n	800e1cc <_printf_i+0x1ac>
 800e1a2:	07df      	lsls	r7, r3, #31
 800e1a4:	bf44      	itt	mi
 800e1a6:	f043 0320 	orrmi.w	r3, r3, #32
 800e1aa:	6023      	strmi	r3, [r4, #0]
 800e1ac:	b91e      	cbnz	r6, 800e1b6 <_printf_i+0x196>
 800e1ae:	6823      	ldr	r3, [r4, #0]
 800e1b0:	f023 0320 	bic.w	r3, r3, #32
 800e1b4:	6023      	str	r3, [r4, #0]
 800e1b6:	2310      	movs	r3, #16
 800e1b8:	e7b0      	b.n	800e11c <_printf_i+0xfc>
 800e1ba:	6823      	ldr	r3, [r4, #0]
 800e1bc:	f043 0320 	orr.w	r3, r3, #32
 800e1c0:	6023      	str	r3, [r4, #0]
 800e1c2:	2378      	movs	r3, #120	; 0x78
 800e1c4:	4828      	ldr	r0, [pc, #160]	; (800e268 <_printf_i+0x248>)
 800e1c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e1ca:	e7e3      	b.n	800e194 <_printf_i+0x174>
 800e1cc:	0659      	lsls	r1, r3, #25
 800e1ce:	bf48      	it	mi
 800e1d0:	b2b6      	uxthmi	r6, r6
 800e1d2:	e7e6      	b.n	800e1a2 <_printf_i+0x182>
 800e1d4:	4615      	mov	r5, r2
 800e1d6:	e7bb      	b.n	800e150 <_printf_i+0x130>
 800e1d8:	682b      	ldr	r3, [r5, #0]
 800e1da:	6826      	ldr	r6, [r4, #0]
 800e1dc:	6961      	ldr	r1, [r4, #20]
 800e1de:	1d18      	adds	r0, r3, #4
 800e1e0:	6028      	str	r0, [r5, #0]
 800e1e2:	0635      	lsls	r5, r6, #24
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	d501      	bpl.n	800e1ec <_printf_i+0x1cc>
 800e1e8:	6019      	str	r1, [r3, #0]
 800e1ea:	e002      	b.n	800e1f2 <_printf_i+0x1d2>
 800e1ec:	0670      	lsls	r0, r6, #25
 800e1ee:	d5fb      	bpl.n	800e1e8 <_printf_i+0x1c8>
 800e1f0:	8019      	strh	r1, [r3, #0]
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	6123      	str	r3, [r4, #16]
 800e1f6:	4615      	mov	r5, r2
 800e1f8:	e7ba      	b.n	800e170 <_printf_i+0x150>
 800e1fa:	682b      	ldr	r3, [r5, #0]
 800e1fc:	1d1a      	adds	r2, r3, #4
 800e1fe:	602a      	str	r2, [r5, #0]
 800e200:	681d      	ldr	r5, [r3, #0]
 800e202:	6862      	ldr	r2, [r4, #4]
 800e204:	2100      	movs	r1, #0
 800e206:	4628      	mov	r0, r5
 800e208:	f7f2 f812 	bl	8000230 <memchr>
 800e20c:	b108      	cbz	r0, 800e212 <_printf_i+0x1f2>
 800e20e:	1b40      	subs	r0, r0, r5
 800e210:	6060      	str	r0, [r4, #4]
 800e212:	6863      	ldr	r3, [r4, #4]
 800e214:	6123      	str	r3, [r4, #16]
 800e216:	2300      	movs	r3, #0
 800e218:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e21c:	e7a8      	b.n	800e170 <_printf_i+0x150>
 800e21e:	6923      	ldr	r3, [r4, #16]
 800e220:	462a      	mov	r2, r5
 800e222:	4649      	mov	r1, r9
 800e224:	4640      	mov	r0, r8
 800e226:	47d0      	blx	sl
 800e228:	3001      	adds	r0, #1
 800e22a:	d0ab      	beq.n	800e184 <_printf_i+0x164>
 800e22c:	6823      	ldr	r3, [r4, #0]
 800e22e:	079b      	lsls	r3, r3, #30
 800e230:	d413      	bmi.n	800e25a <_printf_i+0x23a>
 800e232:	68e0      	ldr	r0, [r4, #12]
 800e234:	9b03      	ldr	r3, [sp, #12]
 800e236:	4298      	cmp	r0, r3
 800e238:	bfb8      	it	lt
 800e23a:	4618      	movlt	r0, r3
 800e23c:	e7a4      	b.n	800e188 <_printf_i+0x168>
 800e23e:	2301      	movs	r3, #1
 800e240:	4632      	mov	r2, r6
 800e242:	4649      	mov	r1, r9
 800e244:	4640      	mov	r0, r8
 800e246:	47d0      	blx	sl
 800e248:	3001      	adds	r0, #1
 800e24a:	d09b      	beq.n	800e184 <_printf_i+0x164>
 800e24c:	3501      	adds	r5, #1
 800e24e:	68e3      	ldr	r3, [r4, #12]
 800e250:	9903      	ldr	r1, [sp, #12]
 800e252:	1a5b      	subs	r3, r3, r1
 800e254:	42ab      	cmp	r3, r5
 800e256:	dcf2      	bgt.n	800e23e <_printf_i+0x21e>
 800e258:	e7eb      	b.n	800e232 <_printf_i+0x212>
 800e25a:	2500      	movs	r5, #0
 800e25c:	f104 0619 	add.w	r6, r4, #25
 800e260:	e7f5      	b.n	800e24e <_printf_i+0x22e>
 800e262:	bf00      	nop
 800e264:	080132a2 	.word	0x080132a2
 800e268:	080132b3 	.word	0x080132b3

0800e26c <iprintf>:
 800e26c:	b40f      	push	{r0, r1, r2, r3}
 800e26e:	4b0a      	ldr	r3, [pc, #40]	; (800e298 <iprintf+0x2c>)
 800e270:	b513      	push	{r0, r1, r4, lr}
 800e272:	681c      	ldr	r4, [r3, #0]
 800e274:	b124      	cbz	r4, 800e280 <iprintf+0x14>
 800e276:	69a3      	ldr	r3, [r4, #24]
 800e278:	b913      	cbnz	r3, 800e280 <iprintf+0x14>
 800e27a:	4620      	mov	r0, r4
 800e27c:	f001 ff94 	bl	80101a8 <__sinit>
 800e280:	ab05      	add	r3, sp, #20
 800e282:	9a04      	ldr	r2, [sp, #16]
 800e284:	68a1      	ldr	r1, [r4, #8]
 800e286:	9301      	str	r3, [sp, #4]
 800e288:	4620      	mov	r0, r4
 800e28a:	f003 fa01 	bl	8011690 <_vfiprintf_r>
 800e28e:	b002      	add	sp, #8
 800e290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e294:	b004      	add	sp, #16
 800e296:	4770      	bx	lr
 800e298:	2000002c 	.word	0x2000002c

0800e29c <_puts_r>:
 800e29c:	b570      	push	{r4, r5, r6, lr}
 800e29e:	460e      	mov	r6, r1
 800e2a0:	4605      	mov	r5, r0
 800e2a2:	b118      	cbz	r0, 800e2ac <_puts_r+0x10>
 800e2a4:	6983      	ldr	r3, [r0, #24]
 800e2a6:	b90b      	cbnz	r3, 800e2ac <_puts_r+0x10>
 800e2a8:	f001 ff7e 	bl	80101a8 <__sinit>
 800e2ac:	69ab      	ldr	r3, [r5, #24]
 800e2ae:	68ac      	ldr	r4, [r5, #8]
 800e2b0:	b913      	cbnz	r3, 800e2b8 <_puts_r+0x1c>
 800e2b2:	4628      	mov	r0, r5
 800e2b4:	f001 ff78 	bl	80101a8 <__sinit>
 800e2b8:	4b2c      	ldr	r3, [pc, #176]	; (800e36c <_puts_r+0xd0>)
 800e2ba:	429c      	cmp	r4, r3
 800e2bc:	d120      	bne.n	800e300 <_puts_r+0x64>
 800e2be:	686c      	ldr	r4, [r5, #4]
 800e2c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e2c2:	07db      	lsls	r3, r3, #31
 800e2c4:	d405      	bmi.n	800e2d2 <_puts_r+0x36>
 800e2c6:	89a3      	ldrh	r3, [r4, #12]
 800e2c8:	0598      	lsls	r0, r3, #22
 800e2ca:	d402      	bmi.n	800e2d2 <_puts_r+0x36>
 800e2cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e2ce:	f002 fb7c 	bl	80109ca <__retarget_lock_acquire_recursive>
 800e2d2:	89a3      	ldrh	r3, [r4, #12]
 800e2d4:	0719      	lsls	r1, r3, #28
 800e2d6:	d51d      	bpl.n	800e314 <_puts_r+0x78>
 800e2d8:	6923      	ldr	r3, [r4, #16]
 800e2da:	b1db      	cbz	r3, 800e314 <_puts_r+0x78>
 800e2dc:	3e01      	subs	r6, #1
 800e2de:	68a3      	ldr	r3, [r4, #8]
 800e2e0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e2e4:	3b01      	subs	r3, #1
 800e2e6:	60a3      	str	r3, [r4, #8]
 800e2e8:	bb39      	cbnz	r1, 800e33a <_puts_r+0x9e>
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	da38      	bge.n	800e360 <_puts_r+0xc4>
 800e2ee:	4622      	mov	r2, r4
 800e2f0:	210a      	movs	r1, #10
 800e2f2:	4628      	mov	r0, r5
 800e2f4:	f000 ff02 	bl	800f0fc <__swbuf_r>
 800e2f8:	3001      	adds	r0, #1
 800e2fa:	d011      	beq.n	800e320 <_puts_r+0x84>
 800e2fc:	250a      	movs	r5, #10
 800e2fe:	e011      	b.n	800e324 <_puts_r+0x88>
 800e300:	4b1b      	ldr	r3, [pc, #108]	; (800e370 <_puts_r+0xd4>)
 800e302:	429c      	cmp	r4, r3
 800e304:	d101      	bne.n	800e30a <_puts_r+0x6e>
 800e306:	68ac      	ldr	r4, [r5, #8]
 800e308:	e7da      	b.n	800e2c0 <_puts_r+0x24>
 800e30a:	4b1a      	ldr	r3, [pc, #104]	; (800e374 <_puts_r+0xd8>)
 800e30c:	429c      	cmp	r4, r3
 800e30e:	bf08      	it	eq
 800e310:	68ec      	ldreq	r4, [r5, #12]
 800e312:	e7d5      	b.n	800e2c0 <_puts_r+0x24>
 800e314:	4621      	mov	r1, r4
 800e316:	4628      	mov	r0, r5
 800e318:	f000 ff42 	bl	800f1a0 <__swsetup_r>
 800e31c:	2800      	cmp	r0, #0
 800e31e:	d0dd      	beq.n	800e2dc <_puts_r+0x40>
 800e320:	f04f 35ff 	mov.w	r5, #4294967295
 800e324:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e326:	07da      	lsls	r2, r3, #31
 800e328:	d405      	bmi.n	800e336 <_puts_r+0x9a>
 800e32a:	89a3      	ldrh	r3, [r4, #12]
 800e32c:	059b      	lsls	r3, r3, #22
 800e32e:	d402      	bmi.n	800e336 <_puts_r+0x9a>
 800e330:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e332:	f002 fb4b 	bl	80109cc <__retarget_lock_release_recursive>
 800e336:	4628      	mov	r0, r5
 800e338:	bd70      	pop	{r4, r5, r6, pc}
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	da04      	bge.n	800e348 <_puts_r+0xac>
 800e33e:	69a2      	ldr	r2, [r4, #24]
 800e340:	429a      	cmp	r2, r3
 800e342:	dc06      	bgt.n	800e352 <_puts_r+0xb6>
 800e344:	290a      	cmp	r1, #10
 800e346:	d004      	beq.n	800e352 <_puts_r+0xb6>
 800e348:	6823      	ldr	r3, [r4, #0]
 800e34a:	1c5a      	adds	r2, r3, #1
 800e34c:	6022      	str	r2, [r4, #0]
 800e34e:	7019      	strb	r1, [r3, #0]
 800e350:	e7c5      	b.n	800e2de <_puts_r+0x42>
 800e352:	4622      	mov	r2, r4
 800e354:	4628      	mov	r0, r5
 800e356:	f000 fed1 	bl	800f0fc <__swbuf_r>
 800e35a:	3001      	adds	r0, #1
 800e35c:	d1bf      	bne.n	800e2de <_puts_r+0x42>
 800e35e:	e7df      	b.n	800e320 <_puts_r+0x84>
 800e360:	6823      	ldr	r3, [r4, #0]
 800e362:	250a      	movs	r5, #10
 800e364:	1c5a      	adds	r2, r3, #1
 800e366:	6022      	str	r2, [r4, #0]
 800e368:	701d      	strb	r5, [r3, #0]
 800e36a:	e7db      	b.n	800e324 <_puts_r+0x88>
 800e36c:	080134cc 	.word	0x080134cc
 800e370:	080134ec 	.word	0x080134ec
 800e374:	080134ac 	.word	0x080134ac

0800e378 <puts>:
 800e378:	4b02      	ldr	r3, [pc, #8]	; (800e384 <puts+0xc>)
 800e37a:	4601      	mov	r1, r0
 800e37c:	6818      	ldr	r0, [r3, #0]
 800e37e:	f7ff bf8d 	b.w	800e29c <_puts_r>
 800e382:	bf00      	nop
 800e384:	2000002c 	.word	0x2000002c

0800e388 <sulp>:
 800e388:	b570      	push	{r4, r5, r6, lr}
 800e38a:	4604      	mov	r4, r0
 800e38c:	460d      	mov	r5, r1
 800e38e:	ec45 4b10 	vmov	d0, r4, r5
 800e392:	4616      	mov	r6, r2
 800e394:	f002 ff0c 	bl	80111b0 <__ulp>
 800e398:	ec51 0b10 	vmov	r0, r1, d0
 800e39c:	b17e      	cbz	r6, 800e3be <sulp+0x36>
 800e39e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e3a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	dd09      	ble.n	800e3be <sulp+0x36>
 800e3aa:	051b      	lsls	r3, r3, #20
 800e3ac:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e3b0:	2400      	movs	r4, #0
 800e3b2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e3b6:	4622      	mov	r2, r4
 800e3b8:	462b      	mov	r3, r5
 800e3ba:	f7f2 f945 	bl	8000648 <__aeabi_dmul>
 800e3be:	bd70      	pop	{r4, r5, r6, pc}

0800e3c0 <_strtod_l>:
 800e3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3c4:	ed2d 8b02 	vpush	{d8}
 800e3c8:	b09d      	sub	sp, #116	; 0x74
 800e3ca:	461f      	mov	r7, r3
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	9318      	str	r3, [sp, #96]	; 0x60
 800e3d0:	4ba2      	ldr	r3, [pc, #648]	; (800e65c <_strtod_l+0x29c>)
 800e3d2:	9213      	str	r2, [sp, #76]	; 0x4c
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	9305      	str	r3, [sp, #20]
 800e3d8:	4604      	mov	r4, r0
 800e3da:	4618      	mov	r0, r3
 800e3dc:	4688      	mov	r8, r1
 800e3de:	f7f1 ff1f 	bl	8000220 <strlen>
 800e3e2:	f04f 0a00 	mov.w	sl, #0
 800e3e6:	4605      	mov	r5, r0
 800e3e8:	f04f 0b00 	mov.w	fp, #0
 800e3ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e3f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e3f2:	781a      	ldrb	r2, [r3, #0]
 800e3f4:	2a2b      	cmp	r2, #43	; 0x2b
 800e3f6:	d04e      	beq.n	800e496 <_strtod_l+0xd6>
 800e3f8:	d83b      	bhi.n	800e472 <_strtod_l+0xb2>
 800e3fa:	2a0d      	cmp	r2, #13
 800e3fc:	d834      	bhi.n	800e468 <_strtod_l+0xa8>
 800e3fe:	2a08      	cmp	r2, #8
 800e400:	d834      	bhi.n	800e46c <_strtod_l+0xac>
 800e402:	2a00      	cmp	r2, #0
 800e404:	d03e      	beq.n	800e484 <_strtod_l+0xc4>
 800e406:	2300      	movs	r3, #0
 800e408:	930a      	str	r3, [sp, #40]	; 0x28
 800e40a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e40c:	7833      	ldrb	r3, [r6, #0]
 800e40e:	2b30      	cmp	r3, #48	; 0x30
 800e410:	f040 80b0 	bne.w	800e574 <_strtod_l+0x1b4>
 800e414:	7873      	ldrb	r3, [r6, #1]
 800e416:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e41a:	2b58      	cmp	r3, #88	; 0x58
 800e41c:	d168      	bne.n	800e4f0 <_strtod_l+0x130>
 800e41e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e420:	9301      	str	r3, [sp, #4]
 800e422:	ab18      	add	r3, sp, #96	; 0x60
 800e424:	9702      	str	r7, [sp, #8]
 800e426:	9300      	str	r3, [sp, #0]
 800e428:	4a8d      	ldr	r2, [pc, #564]	; (800e660 <_strtod_l+0x2a0>)
 800e42a:	ab19      	add	r3, sp, #100	; 0x64
 800e42c:	a917      	add	r1, sp, #92	; 0x5c
 800e42e:	4620      	mov	r0, r4
 800e430:	f001 ffbe 	bl	80103b0 <__gethex>
 800e434:	f010 0707 	ands.w	r7, r0, #7
 800e438:	4605      	mov	r5, r0
 800e43a:	d005      	beq.n	800e448 <_strtod_l+0x88>
 800e43c:	2f06      	cmp	r7, #6
 800e43e:	d12c      	bne.n	800e49a <_strtod_l+0xda>
 800e440:	3601      	adds	r6, #1
 800e442:	2300      	movs	r3, #0
 800e444:	9617      	str	r6, [sp, #92]	; 0x5c
 800e446:	930a      	str	r3, [sp, #40]	; 0x28
 800e448:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	f040 8590 	bne.w	800ef70 <_strtod_l+0xbb0>
 800e450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e452:	b1eb      	cbz	r3, 800e490 <_strtod_l+0xd0>
 800e454:	4652      	mov	r2, sl
 800e456:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e45a:	ec43 2b10 	vmov	d0, r2, r3
 800e45e:	b01d      	add	sp, #116	; 0x74
 800e460:	ecbd 8b02 	vpop	{d8}
 800e464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e468:	2a20      	cmp	r2, #32
 800e46a:	d1cc      	bne.n	800e406 <_strtod_l+0x46>
 800e46c:	3301      	adds	r3, #1
 800e46e:	9317      	str	r3, [sp, #92]	; 0x5c
 800e470:	e7be      	b.n	800e3f0 <_strtod_l+0x30>
 800e472:	2a2d      	cmp	r2, #45	; 0x2d
 800e474:	d1c7      	bne.n	800e406 <_strtod_l+0x46>
 800e476:	2201      	movs	r2, #1
 800e478:	920a      	str	r2, [sp, #40]	; 0x28
 800e47a:	1c5a      	adds	r2, r3, #1
 800e47c:	9217      	str	r2, [sp, #92]	; 0x5c
 800e47e:	785b      	ldrb	r3, [r3, #1]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d1c2      	bne.n	800e40a <_strtod_l+0x4a>
 800e484:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e486:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	f040 856e 	bne.w	800ef6c <_strtod_l+0xbac>
 800e490:	4652      	mov	r2, sl
 800e492:	465b      	mov	r3, fp
 800e494:	e7e1      	b.n	800e45a <_strtod_l+0x9a>
 800e496:	2200      	movs	r2, #0
 800e498:	e7ee      	b.n	800e478 <_strtod_l+0xb8>
 800e49a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e49c:	b13a      	cbz	r2, 800e4ae <_strtod_l+0xee>
 800e49e:	2135      	movs	r1, #53	; 0x35
 800e4a0:	a81a      	add	r0, sp, #104	; 0x68
 800e4a2:	f002 ff90 	bl	80113c6 <__copybits>
 800e4a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e4a8:	4620      	mov	r0, r4
 800e4aa:	f002 fb4f 	bl	8010b4c <_Bfree>
 800e4ae:	3f01      	subs	r7, #1
 800e4b0:	2f04      	cmp	r7, #4
 800e4b2:	d806      	bhi.n	800e4c2 <_strtod_l+0x102>
 800e4b4:	e8df f007 	tbb	[pc, r7]
 800e4b8:	1714030a 	.word	0x1714030a
 800e4bc:	0a          	.byte	0x0a
 800e4bd:	00          	.byte	0x00
 800e4be:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800e4c2:	0728      	lsls	r0, r5, #28
 800e4c4:	d5c0      	bpl.n	800e448 <_strtod_l+0x88>
 800e4c6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e4ca:	e7bd      	b.n	800e448 <_strtod_l+0x88>
 800e4cc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800e4d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e4d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e4d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e4da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e4de:	e7f0      	b.n	800e4c2 <_strtod_l+0x102>
 800e4e0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800e664 <_strtod_l+0x2a4>
 800e4e4:	e7ed      	b.n	800e4c2 <_strtod_l+0x102>
 800e4e6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e4ea:	f04f 3aff 	mov.w	sl, #4294967295
 800e4ee:	e7e8      	b.n	800e4c2 <_strtod_l+0x102>
 800e4f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e4f2:	1c5a      	adds	r2, r3, #1
 800e4f4:	9217      	str	r2, [sp, #92]	; 0x5c
 800e4f6:	785b      	ldrb	r3, [r3, #1]
 800e4f8:	2b30      	cmp	r3, #48	; 0x30
 800e4fa:	d0f9      	beq.n	800e4f0 <_strtod_l+0x130>
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d0a3      	beq.n	800e448 <_strtod_l+0x88>
 800e500:	2301      	movs	r3, #1
 800e502:	f04f 0900 	mov.w	r9, #0
 800e506:	9304      	str	r3, [sp, #16]
 800e508:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e50a:	9308      	str	r3, [sp, #32]
 800e50c:	f8cd 901c 	str.w	r9, [sp, #28]
 800e510:	464f      	mov	r7, r9
 800e512:	220a      	movs	r2, #10
 800e514:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800e516:	7806      	ldrb	r6, [r0, #0]
 800e518:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e51c:	b2d9      	uxtb	r1, r3
 800e51e:	2909      	cmp	r1, #9
 800e520:	d92a      	bls.n	800e578 <_strtod_l+0x1b8>
 800e522:	9905      	ldr	r1, [sp, #20]
 800e524:	462a      	mov	r2, r5
 800e526:	f003 fa3e 	bl	80119a6 <strncmp>
 800e52a:	b398      	cbz	r0, 800e594 <_strtod_l+0x1d4>
 800e52c:	2000      	movs	r0, #0
 800e52e:	4632      	mov	r2, r6
 800e530:	463d      	mov	r5, r7
 800e532:	9005      	str	r0, [sp, #20]
 800e534:	4603      	mov	r3, r0
 800e536:	2a65      	cmp	r2, #101	; 0x65
 800e538:	d001      	beq.n	800e53e <_strtod_l+0x17e>
 800e53a:	2a45      	cmp	r2, #69	; 0x45
 800e53c:	d118      	bne.n	800e570 <_strtod_l+0x1b0>
 800e53e:	b91d      	cbnz	r5, 800e548 <_strtod_l+0x188>
 800e540:	9a04      	ldr	r2, [sp, #16]
 800e542:	4302      	orrs	r2, r0
 800e544:	d09e      	beq.n	800e484 <_strtod_l+0xc4>
 800e546:	2500      	movs	r5, #0
 800e548:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800e54c:	f108 0201 	add.w	r2, r8, #1
 800e550:	9217      	str	r2, [sp, #92]	; 0x5c
 800e552:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e556:	2a2b      	cmp	r2, #43	; 0x2b
 800e558:	d075      	beq.n	800e646 <_strtod_l+0x286>
 800e55a:	2a2d      	cmp	r2, #45	; 0x2d
 800e55c:	d07b      	beq.n	800e656 <_strtod_l+0x296>
 800e55e:	f04f 0c00 	mov.w	ip, #0
 800e562:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e566:	2909      	cmp	r1, #9
 800e568:	f240 8082 	bls.w	800e670 <_strtod_l+0x2b0>
 800e56c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e570:	2600      	movs	r6, #0
 800e572:	e09d      	b.n	800e6b0 <_strtod_l+0x2f0>
 800e574:	2300      	movs	r3, #0
 800e576:	e7c4      	b.n	800e502 <_strtod_l+0x142>
 800e578:	2f08      	cmp	r7, #8
 800e57a:	bfd8      	it	le
 800e57c:	9907      	ldrle	r1, [sp, #28]
 800e57e:	f100 0001 	add.w	r0, r0, #1
 800e582:	bfda      	itte	le
 800e584:	fb02 3301 	mlale	r3, r2, r1, r3
 800e588:	9307      	strle	r3, [sp, #28]
 800e58a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e58e:	3701      	adds	r7, #1
 800e590:	9017      	str	r0, [sp, #92]	; 0x5c
 800e592:	e7bf      	b.n	800e514 <_strtod_l+0x154>
 800e594:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e596:	195a      	adds	r2, r3, r5
 800e598:	9217      	str	r2, [sp, #92]	; 0x5c
 800e59a:	5d5a      	ldrb	r2, [r3, r5]
 800e59c:	2f00      	cmp	r7, #0
 800e59e:	d037      	beq.n	800e610 <_strtod_l+0x250>
 800e5a0:	9005      	str	r0, [sp, #20]
 800e5a2:	463d      	mov	r5, r7
 800e5a4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800e5a8:	2b09      	cmp	r3, #9
 800e5aa:	d912      	bls.n	800e5d2 <_strtod_l+0x212>
 800e5ac:	2301      	movs	r3, #1
 800e5ae:	e7c2      	b.n	800e536 <_strtod_l+0x176>
 800e5b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e5b2:	1c5a      	adds	r2, r3, #1
 800e5b4:	9217      	str	r2, [sp, #92]	; 0x5c
 800e5b6:	785a      	ldrb	r2, [r3, #1]
 800e5b8:	3001      	adds	r0, #1
 800e5ba:	2a30      	cmp	r2, #48	; 0x30
 800e5bc:	d0f8      	beq.n	800e5b0 <_strtod_l+0x1f0>
 800e5be:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e5c2:	2b08      	cmp	r3, #8
 800e5c4:	f200 84d9 	bhi.w	800ef7a <_strtod_l+0xbba>
 800e5c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e5ca:	9005      	str	r0, [sp, #20]
 800e5cc:	2000      	movs	r0, #0
 800e5ce:	9308      	str	r3, [sp, #32]
 800e5d0:	4605      	mov	r5, r0
 800e5d2:	3a30      	subs	r2, #48	; 0x30
 800e5d4:	f100 0301 	add.w	r3, r0, #1
 800e5d8:	d014      	beq.n	800e604 <_strtod_l+0x244>
 800e5da:	9905      	ldr	r1, [sp, #20]
 800e5dc:	4419      	add	r1, r3
 800e5de:	9105      	str	r1, [sp, #20]
 800e5e0:	462b      	mov	r3, r5
 800e5e2:	eb00 0e05 	add.w	lr, r0, r5
 800e5e6:	210a      	movs	r1, #10
 800e5e8:	4573      	cmp	r3, lr
 800e5ea:	d113      	bne.n	800e614 <_strtod_l+0x254>
 800e5ec:	182b      	adds	r3, r5, r0
 800e5ee:	2b08      	cmp	r3, #8
 800e5f0:	f105 0501 	add.w	r5, r5, #1
 800e5f4:	4405      	add	r5, r0
 800e5f6:	dc1c      	bgt.n	800e632 <_strtod_l+0x272>
 800e5f8:	9907      	ldr	r1, [sp, #28]
 800e5fa:	230a      	movs	r3, #10
 800e5fc:	fb03 2301 	mla	r3, r3, r1, r2
 800e600:	9307      	str	r3, [sp, #28]
 800e602:	2300      	movs	r3, #0
 800e604:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e606:	1c51      	adds	r1, r2, #1
 800e608:	9117      	str	r1, [sp, #92]	; 0x5c
 800e60a:	7852      	ldrb	r2, [r2, #1]
 800e60c:	4618      	mov	r0, r3
 800e60e:	e7c9      	b.n	800e5a4 <_strtod_l+0x1e4>
 800e610:	4638      	mov	r0, r7
 800e612:	e7d2      	b.n	800e5ba <_strtod_l+0x1fa>
 800e614:	2b08      	cmp	r3, #8
 800e616:	dc04      	bgt.n	800e622 <_strtod_l+0x262>
 800e618:	9e07      	ldr	r6, [sp, #28]
 800e61a:	434e      	muls	r6, r1
 800e61c:	9607      	str	r6, [sp, #28]
 800e61e:	3301      	adds	r3, #1
 800e620:	e7e2      	b.n	800e5e8 <_strtod_l+0x228>
 800e622:	f103 0c01 	add.w	ip, r3, #1
 800e626:	f1bc 0f10 	cmp.w	ip, #16
 800e62a:	bfd8      	it	le
 800e62c:	fb01 f909 	mulle.w	r9, r1, r9
 800e630:	e7f5      	b.n	800e61e <_strtod_l+0x25e>
 800e632:	2d10      	cmp	r5, #16
 800e634:	bfdc      	itt	le
 800e636:	230a      	movle	r3, #10
 800e638:	fb03 2909 	mlale	r9, r3, r9, r2
 800e63c:	e7e1      	b.n	800e602 <_strtod_l+0x242>
 800e63e:	2300      	movs	r3, #0
 800e640:	9305      	str	r3, [sp, #20]
 800e642:	2301      	movs	r3, #1
 800e644:	e77c      	b.n	800e540 <_strtod_l+0x180>
 800e646:	f04f 0c00 	mov.w	ip, #0
 800e64a:	f108 0202 	add.w	r2, r8, #2
 800e64e:	9217      	str	r2, [sp, #92]	; 0x5c
 800e650:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e654:	e785      	b.n	800e562 <_strtod_l+0x1a2>
 800e656:	f04f 0c01 	mov.w	ip, #1
 800e65a:	e7f6      	b.n	800e64a <_strtod_l+0x28a>
 800e65c:	08013574 	.word	0x08013574
 800e660:	080132c4 	.word	0x080132c4
 800e664:	7ff00000 	.word	0x7ff00000
 800e668:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e66a:	1c51      	adds	r1, r2, #1
 800e66c:	9117      	str	r1, [sp, #92]	; 0x5c
 800e66e:	7852      	ldrb	r2, [r2, #1]
 800e670:	2a30      	cmp	r2, #48	; 0x30
 800e672:	d0f9      	beq.n	800e668 <_strtod_l+0x2a8>
 800e674:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800e678:	2908      	cmp	r1, #8
 800e67a:	f63f af79 	bhi.w	800e570 <_strtod_l+0x1b0>
 800e67e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800e682:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e684:	9206      	str	r2, [sp, #24]
 800e686:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e688:	1c51      	adds	r1, r2, #1
 800e68a:	9117      	str	r1, [sp, #92]	; 0x5c
 800e68c:	7852      	ldrb	r2, [r2, #1]
 800e68e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800e692:	2e09      	cmp	r6, #9
 800e694:	d937      	bls.n	800e706 <_strtod_l+0x346>
 800e696:	9e06      	ldr	r6, [sp, #24]
 800e698:	1b89      	subs	r1, r1, r6
 800e69a:	2908      	cmp	r1, #8
 800e69c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e6a0:	dc02      	bgt.n	800e6a8 <_strtod_l+0x2e8>
 800e6a2:	4576      	cmp	r6, lr
 800e6a4:	bfa8      	it	ge
 800e6a6:	4676      	movge	r6, lr
 800e6a8:	f1bc 0f00 	cmp.w	ip, #0
 800e6ac:	d000      	beq.n	800e6b0 <_strtod_l+0x2f0>
 800e6ae:	4276      	negs	r6, r6
 800e6b0:	2d00      	cmp	r5, #0
 800e6b2:	d14d      	bne.n	800e750 <_strtod_l+0x390>
 800e6b4:	9904      	ldr	r1, [sp, #16]
 800e6b6:	4301      	orrs	r1, r0
 800e6b8:	f47f aec6 	bne.w	800e448 <_strtod_l+0x88>
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	f47f aee1 	bne.w	800e484 <_strtod_l+0xc4>
 800e6c2:	2a69      	cmp	r2, #105	; 0x69
 800e6c4:	d027      	beq.n	800e716 <_strtod_l+0x356>
 800e6c6:	dc24      	bgt.n	800e712 <_strtod_l+0x352>
 800e6c8:	2a49      	cmp	r2, #73	; 0x49
 800e6ca:	d024      	beq.n	800e716 <_strtod_l+0x356>
 800e6cc:	2a4e      	cmp	r2, #78	; 0x4e
 800e6ce:	f47f aed9 	bne.w	800e484 <_strtod_l+0xc4>
 800e6d2:	499f      	ldr	r1, [pc, #636]	; (800e950 <_strtod_l+0x590>)
 800e6d4:	a817      	add	r0, sp, #92	; 0x5c
 800e6d6:	f002 f8c3 	bl	8010860 <__match>
 800e6da:	2800      	cmp	r0, #0
 800e6dc:	f43f aed2 	beq.w	800e484 <_strtod_l+0xc4>
 800e6e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e6e2:	781b      	ldrb	r3, [r3, #0]
 800e6e4:	2b28      	cmp	r3, #40	; 0x28
 800e6e6:	d12d      	bne.n	800e744 <_strtod_l+0x384>
 800e6e8:	499a      	ldr	r1, [pc, #616]	; (800e954 <_strtod_l+0x594>)
 800e6ea:	aa1a      	add	r2, sp, #104	; 0x68
 800e6ec:	a817      	add	r0, sp, #92	; 0x5c
 800e6ee:	f002 f8cb 	bl	8010888 <__hexnan>
 800e6f2:	2805      	cmp	r0, #5
 800e6f4:	d126      	bne.n	800e744 <_strtod_l+0x384>
 800e6f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e6f8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800e6fc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e700:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e704:	e6a0      	b.n	800e448 <_strtod_l+0x88>
 800e706:	210a      	movs	r1, #10
 800e708:	fb01 2e0e 	mla	lr, r1, lr, r2
 800e70c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e710:	e7b9      	b.n	800e686 <_strtod_l+0x2c6>
 800e712:	2a6e      	cmp	r2, #110	; 0x6e
 800e714:	e7db      	b.n	800e6ce <_strtod_l+0x30e>
 800e716:	4990      	ldr	r1, [pc, #576]	; (800e958 <_strtod_l+0x598>)
 800e718:	a817      	add	r0, sp, #92	; 0x5c
 800e71a:	f002 f8a1 	bl	8010860 <__match>
 800e71e:	2800      	cmp	r0, #0
 800e720:	f43f aeb0 	beq.w	800e484 <_strtod_l+0xc4>
 800e724:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e726:	498d      	ldr	r1, [pc, #564]	; (800e95c <_strtod_l+0x59c>)
 800e728:	3b01      	subs	r3, #1
 800e72a:	a817      	add	r0, sp, #92	; 0x5c
 800e72c:	9317      	str	r3, [sp, #92]	; 0x5c
 800e72e:	f002 f897 	bl	8010860 <__match>
 800e732:	b910      	cbnz	r0, 800e73a <_strtod_l+0x37a>
 800e734:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e736:	3301      	adds	r3, #1
 800e738:	9317      	str	r3, [sp, #92]	; 0x5c
 800e73a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800e96c <_strtod_l+0x5ac>
 800e73e:	f04f 0a00 	mov.w	sl, #0
 800e742:	e681      	b.n	800e448 <_strtod_l+0x88>
 800e744:	4886      	ldr	r0, [pc, #536]	; (800e960 <_strtod_l+0x5a0>)
 800e746:	f003 f8d3 	bl	80118f0 <nan>
 800e74a:	ec5b ab10 	vmov	sl, fp, d0
 800e74e:	e67b      	b.n	800e448 <_strtod_l+0x88>
 800e750:	9b05      	ldr	r3, [sp, #20]
 800e752:	9807      	ldr	r0, [sp, #28]
 800e754:	1af3      	subs	r3, r6, r3
 800e756:	2f00      	cmp	r7, #0
 800e758:	bf08      	it	eq
 800e75a:	462f      	moveq	r7, r5
 800e75c:	2d10      	cmp	r5, #16
 800e75e:	9306      	str	r3, [sp, #24]
 800e760:	46a8      	mov	r8, r5
 800e762:	bfa8      	it	ge
 800e764:	f04f 0810 	movge.w	r8, #16
 800e768:	f7f1 fef4 	bl	8000554 <__aeabi_ui2d>
 800e76c:	2d09      	cmp	r5, #9
 800e76e:	4682      	mov	sl, r0
 800e770:	468b      	mov	fp, r1
 800e772:	dd13      	ble.n	800e79c <_strtod_l+0x3dc>
 800e774:	4b7b      	ldr	r3, [pc, #492]	; (800e964 <_strtod_l+0x5a4>)
 800e776:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e77a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e77e:	f7f1 ff63 	bl	8000648 <__aeabi_dmul>
 800e782:	4682      	mov	sl, r0
 800e784:	4648      	mov	r0, r9
 800e786:	468b      	mov	fp, r1
 800e788:	f7f1 fee4 	bl	8000554 <__aeabi_ui2d>
 800e78c:	4602      	mov	r2, r0
 800e78e:	460b      	mov	r3, r1
 800e790:	4650      	mov	r0, sl
 800e792:	4659      	mov	r1, fp
 800e794:	f7f1 fda2 	bl	80002dc <__adddf3>
 800e798:	4682      	mov	sl, r0
 800e79a:	468b      	mov	fp, r1
 800e79c:	2d0f      	cmp	r5, #15
 800e79e:	dc38      	bgt.n	800e812 <_strtod_l+0x452>
 800e7a0:	9b06      	ldr	r3, [sp, #24]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	f43f ae50 	beq.w	800e448 <_strtod_l+0x88>
 800e7a8:	dd24      	ble.n	800e7f4 <_strtod_l+0x434>
 800e7aa:	2b16      	cmp	r3, #22
 800e7ac:	dc0b      	bgt.n	800e7c6 <_strtod_l+0x406>
 800e7ae:	496d      	ldr	r1, [pc, #436]	; (800e964 <_strtod_l+0x5a4>)
 800e7b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e7b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7b8:	4652      	mov	r2, sl
 800e7ba:	465b      	mov	r3, fp
 800e7bc:	f7f1 ff44 	bl	8000648 <__aeabi_dmul>
 800e7c0:	4682      	mov	sl, r0
 800e7c2:	468b      	mov	fp, r1
 800e7c4:	e640      	b.n	800e448 <_strtod_l+0x88>
 800e7c6:	9a06      	ldr	r2, [sp, #24]
 800e7c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800e7cc:	4293      	cmp	r3, r2
 800e7ce:	db20      	blt.n	800e812 <_strtod_l+0x452>
 800e7d0:	4c64      	ldr	r4, [pc, #400]	; (800e964 <_strtod_l+0x5a4>)
 800e7d2:	f1c5 050f 	rsb	r5, r5, #15
 800e7d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e7da:	4652      	mov	r2, sl
 800e7dc:	465b      	mov	r3, fp
 800e7de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7e2:	f7f1 ff31 	bl	8000648 <__aeabi_dmul>
 800e7e6:	9b06      	ldr	r3, [sp, #24]
 800e7e8:	1b5d      	subs	r5, r3, r5
 800e7ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e7ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e7f2:	e7e3      	b.n	800e7bc <_strtod_l+0x3fc>
 800e7f4:	9b06      	ldr	r3, [sp, #24]
 800e7f6:	3316      	adds	r3, #22
 800e7f8:	db0b      	blt.n	800e812 <_strtod_l+0x452>
 800e7fa:	9b05      	ldr	r3, [sp, #20]
 800e7fc:	1b9e      	subs	r6, r3, r6
 800e7fe:	4b59      	ldr	r3, [pc, #356]	; (800e964 <_strtod_l+0x5a4>)
 800e800:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800e804:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e808:	4650      	mov	r0, sl
 800e80a:	4659      	mov	r1, fp
 800e80c:	f7f2 f846 	bl	800089c <__aeabi_ddiv>
 800e810:	e7d6      	b.n	800e7c0 <_strtod_l+0x400>
 800e812:	9b06      	ldr	r3, [sp, #24]
 800e814:	eba5 0808 	sub.w	r8, r5, r8
 800e818:	4498      	add	r8, r3
 800e81a:	f1b8 0f00 	cmp.w	r8, #0
 800e81e:	dd74      	ble.n	800e90a <_strtod_l+0x54a>
 800e820:	f018 030f 	ands.w	r3, r8, #15
 800e824:	d00a      	beq.n	800e83c <_strtod_l+0x47c>
 800e826:	494f      	ldr	r1, [pc, #316]	; (800e964 <_strtod_l+0x5a4>)
 800e828:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e82c:	4652      	mov	r2, sl
 800e82e:	465b      	mov	r3, fp
 800e830:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e834:	f7f1 ff08 	bl	8000648 <__aeabi_dmul>
 800e838:	4682      	mov	sl, r0
 800e83a:	468b      	mov	fp, r1
 800e83c:	f038 080f 	bics.w	r8, r8, #15
 800e840:	d04f      	beq.n	800e8e2 <_strtod_l+0x522>
 800e842:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800e846:	dd22      	ble.n	800e88e <_strtod_l+0x4ce>
 800e848:	2500      	movs	r5, #0
 800e84a:	462e      	mov	r6, r5
 800e84c:	9507      	str	r5, [sp, #28]
 800e84e:	9505      	str	r5, [sp, #20]
 800e850:	2322      	movs	r3, #34	; 0x22
 800e852:	f8df b118 	ldr.w	fp, [pc, #280]	; 800e96c <_strtod_l+0x5ac>
 800e856:	6023      	str	r3, [r4, #0]
 800e858:	f04f 0a00 	mov.w	sl, #0
 800e85c:	9b07      	ldr	r3, [sp, #28]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	f43f adf2 	beq.w	800e448 <_strtod_l+0x88>
 800e864:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e866:	4620      	mov	r0, r4
 800e868:	f002 f970 	bl	8010b4c <_Bfree>
 800e86c:	9905      	ldr	r1, [sp, #20]
 800e86e:	4620      	mov	r0, r4
 800e870:	f002 f96c 	bl	8010b4c <_Bfree>
 800e874:	4631      	mov	r1, r6
 800e876:	4620      	mov	r0, r4
 800e878:	f002 f968 	bl	8010b4c <_Bfree>
 800e87c:	9907      	ldr	r1, [sp, #28]
 800e87e:	4620      	mov	r0, r4
 800e880:	f002 f964 	bl	8010b4c <_Bfree>
 800e884:	4629      	mov	r1, r5
 800e886:	4620      	mov	r0, r4
 800e888:	f002 f960 	bl	8010b4c <_Bfree>
 800e88c:	e5dc      	b.n	800e448 <_strtod_l+0x88>
 800e88e:	4b36      	ldr	r3, [pc, #216]	; (800e968 <_strtod_l+0x5a8>)
 800e890:	9304      	str	r3, [sp, #16]
 800e892:	2300      	movs	r3, #0
 800e894:	ea4f 1828 	mov.w	r8, r8, asr #4
 800e898:	4650      	mov	r0, sl
 800e89a:	4659      	mov	r1, fp
 800e89c:	4699      	mov	r9, r3
 800e89e:	f1b8 0f01 	cmp.w	r8, #1
 800e8a2:	dc21      	bgt.n	800e8e8 <_strtod_l+0x528>
 800e8a4:	b10b      	cbz	r3, 800e8aa <_strtod_l+0x4ea>
 800e8a6:	4682      	mov	sl, r0
 800e8a8:	468b      	mov	fp, r1
 800e8aa:	4b2f      	ldr	r3, [pc, #188]	; (800e968 <_strtod_l+0x5a8>)
 800e8ac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800e8b0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e8b4:	4652      	mov	r2, sl
 800e8b6:	465b      	mov	r3, fp
 800e8b8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800e8bc:	f7f1 fec4 	bl	8000648 <__aeabi_dmul>
 800e8c0:	4b2a      	ldr	r3, [pc, #168]	; (800e96c <_strtod_l+0x5ac>)
 800e8c2:	460a      	mov	r2, r1
 800e8c4:	400b      	ands	r3, r1
 800e8c6:	492a      	ldr	r1, [pc, #168]	; (800e970 <_strtod_l+0x5b0>)
 800e8c8:	428b      	cmp	r3, r1
 800e8ca:	4682      	mov	sl, r0
 800e8cc:	d8bc      	bhi.n	800e848 <_strtod_l+0x488>
 800e8ce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e8d2:	428b      	cmp	r3, r1
 800e8d4:	bf86      	itte	hi
 800e8d6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800e974 <_strtod_l+0x5b4>
 800e8da:	f04f 3aff 	movhi.w	sl, #4294967295
 800e8de:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	9304      	str	r3, [sp, #16]
 800e8e6:	e084      	b.n	800e9f2 <_strtod_l+0x632>
 800e8e8:	f018 0f01 	tst.w	r8, #1
 800e8ec:	d005      	beq.n	800e8fa <_strtod_l+0x53a>
 800e8ee:	9b04      	ldr	r3, [sp, #16]
 800e8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f4:	f7f1 fea8 	bl	8000648 <__aeabi_dmul>
 800e8f8:	2301      	movs	r3, #1
 800e8fa:	9a04      	ldr	r2, [sp, #16]
 800e8fc:	3208      	adds	r2, #8
 800e8fe:	f109 0901 	add.w	r9, r9, #1
 800e902:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e906:	9204      	str	r2, [sp, #16]
 800e908:	e7c9      	b.n	800e89e <_strtod_l+0x4de>
 800e90a:	d0ea      	beq.n	800e8e2 <_strtod_l+0x522>
 800e90c:	f1c8 0800 	rsb	r8, r8, #0
 800e910:	f018 020f 	ands.w	r2, r8, #15
 800e914:	d00a      	beq.n	800e92c <_strtod_l+0x56c>
 800e916:	4b13      	ldr	r3, [pc, #76]	; (800e964 <_strtod_l+0x5a4>)
 800e918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e91c:	4650      	mov	r0, sl
 800e91e:	4659      	mov	r1, fp
 800e920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e924:	f7f1 ffba 	bl	800089c <__aeabi_ddiv>
 800e928:	4682      	mov	sl, r0
 800e92a:	468b      	mov	fp, r1
 800e92c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800e930:	d0d7      	beq.n	800e8e2 <_strtod_l+0x522>
 800e932:	f1b8 0f1f 	cmp.w	r8, #31
 800e936:	dd1f      	ble.n	800e978 <_strtod_l+0x5b8>
 800e938:	2500      	movs	r5, #0
 800e93a:	462e      	mov	r6, r5
 800e93c:	9507      	str	r5, [sp, #28]
 800e93e:	9505      	str	r5, [sp, #20]
 800e940:	2322      	movs	r3, #34	; 0x22
 800e942:	f04f 0a00 	mov.w	sl, #0
 800e946:	f04f 0b00 	mov.w	fp, #0
 800e94a:	6023      	str	r3, [r4, #0]
 800e94c:	e786      	b.n	800e85c <_strtod_l+0x49c>
 800e94e:	bf00      	nop
 800e950:	0801329d 	.word	0x0801329d
 800e954:	080132d8 	.word	0x080132d8
 800e958:	08013295 	.word	0x08013295
 800e95c:	0801341c 	.word	0x0801341c
 800e960:	08013730 	.word	0x08013730
 800e964:	08013610 	.word	0x08013610
 800e968:	080135e8 	.word	0x080135e8
 800e96c:	7ff00000 	.word	0x7ff00000
 800e970:	7ca00000 	.word	0x7ca00000
 800e974:	7fefffff 	.word	0x7fefffff
 800e978:	f018 0310 	ands.w	r3, r8, #16
 800e97c:	bf18      	it	ne
 800e97e:	236a      	movne	r3, #106	; 0x6a
 800e980:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800ed30 <_strtod_l+0x970>
 800e984:	9304      	str	r3, [sp, #16]
 800e986:	4650      	mov	r0, sl
 800e988:	4659      	mov	r1, fp
 800e98a:	2300      	movs	r3, #0
 800e98c:	f018 0f01 	tst.w	r8, #1
 800e990:	d004      	beq.n	800e99c <_strtod_l+0x5dc>
 800e992:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e996:	f7f1 fe57 	bl	8000648 <__aeabi_dmul>
 800e99a:	2301      	movs	r3, #1
 800e99c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800e9a0:	f109 0908 	add.w	r9, r9, #8
 800e9a4:	d1f2      	bne.n	800e98c <_strtod_l+0x5cc>
 800e9a6:	b10b      	cbz	r3, 800e9ac <_strtod_l+0x5ec>
 800e9a8:	4682      	mov	sl, r0
 800e9aa:	468b      	mov	fp, r1
 800e9ac:	9b04      	ldr	r3, [sp, #16]
 800e9ae:	b1c3      	cbz	r3, 800e9e2 <_strtod_l+0x622>
 800e9b0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e9b4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	4659      	mov	r1, fp
 800e9bc:	dd11      	ble.n	800e9e2 <_strtod_l+0x622>
 800e9be:	2b1f      	cmp	r3, #31
 800e9c0:	f340 8124 	ble.w	800ec0c <_strtod_l+0x84c>
 800e9c4:	2b34      	cmp	r3, #52	; 0x34
 800e9c6:	bfde      	ittt	le
 800e9c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800e9cc:	f04f 33ff 	movle.w	r3, #4294967295
 800e9d0:	fa03 f202 	lslle.w	r2, r3, r2
 800e9d4:	f04f 0a00 	mov.w	sl, #0
 800e9d8:	bfcc      	ite	gt
 800e9da:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800e9de:	ea02 0b01 	andle.w	fp, r2, r1
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	2300      	movs	r3, #0
 800e9e6:	4650      	mov	r0, sl
 800e9e8:	4659      	mov	r1, fp
 800e9ea:	f7f2 f895 	bl	8000b18 <__aeabi_dcmpeq>
 800e9ee:	2800      	cmp	r0, #0
 800e9f0:	d1a2      	bne.n	800e938 <_strtod_l+0x578>
 800e9f2:	9b07      	ldr	r3, [sp, #28]
 800e9f4:	9300      	str	r3, [sp, #0]
 800e9f6:	9908      	ldr	r1, [sp, #32]
 800e9f8:	462b      	mov	r3, r5
 800e9fa:	463a      	mov	r2, r7
 800e9fc:	4620      	mov	r0, r4
 800e9fe:	f002 f90d 	bl	8010c1c <__s2b>
 800ea02:	9007      	str	r0, [sp, #28]
 800ea04:	2800      	cmp	r0, #0
 800ea06:	f43f af1f 	beq.w	800e848 <_strtod_l+0x488>
 800ea0a:	9b05      	ldr	r3, [sp, #20]
 800ea0c:	1b9e      	subs	r6, r3, r6
 800ea0e:	9b06      	ldr	r3, [sp, #24]
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	bfb4      	ite	lt
 800ea14:	4633      	movlt	r3, r6
 800ea16:	2300      	movge	r3, #0
 800ea18:	930c      	str	r3, [sp, #48]	; 0x30
 800ea1a:	9b06      	ldr	r3, [sp, #24]
 800ea1c:	2500      	movs	r5, #0
 800ea1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ea22:	9312      	str	r3, [sp, #72]	; 0x48
 800ea24:	462e      	mov	r6, r5
 800ea26:	9b07      	ldr	r3, [sp, #28]
 800ea28:	4620      	mov	r0, r4
 800ea2a:	6859      	ldr	r1, [r3, #4]
 800ea2c:	f002 f84e 	bl	8010acc <_Balloc>
 800ea30:	9005      	str	r0, [sp, #20]
 800ea32:	2800      	cmp	r0, #0
 800ea34:	f43f af0c 	beq.w	800e850 <_strtod_l+0x490>
 800ea38:	9b07      	ldr	r3, [sp, #28]
 800ea3a:	691a      	ldr	r2, [r3, #16]
 800ea3c:	3202      	adds	r2, #2
 800ea3e:	f103 010c 	add.w	r1, r3, #12
 800ea42:	0092      	lsls	r2, r2, #2
 800ea44:	300c      	adds	r0, #12
 800ea46:	f7fe ff77 	bl	800d938 <memcpy>
 800ea4a:	ec4b ab10 	vmov	d0, sl, fp
 800ea4e:	aa1a      	add	r2, sp, #104	; 0x68
 800ea50:	a919      	add	r1, sp, #100	; 0x64
 800ea52:	4620      	mov	r0, r4
 800ea54:	f002 fc28 	bl	80112a8 <__d2b>
 800ea58:	ec4b ab18 	vmov	d8, sl, fp
 800ea5c:	9018      	str	r0, [sp, #96]	; 0x60
 800ea5e:	2800      	cmp	r0, #0
 800ea60:	f43f aef6 	beq.w	800e850 <_strtod_l+0x490>
 800ea64:	2101      	movs	r1, #1
 800ea66:	4620      	mov	r0, r4
 800ea68:	f002 f972 	bl	8010d50 <__i2b>
 800ea6c:	4606      	mov	r6, r0
 800ea6e:	2800      	cmp	r0, #0
 800ea70:	f43f aeee 	beq.w	800e850 <_strtod_l+0x490>
 800ea74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ea76:	9904      	ldr	r1, [sp, #16]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	bfab      	itete	ge
 800ea7c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800ea7e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800ea80:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ea82:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800ea86:	bfac      	ite	ge
 800ea88:	eb03 0902 	addge.w	r9, r3, r2
 800ea8c:	1ad7      	sublt	r7, r2, r3
 800ea8e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ea90:	eba3 0801 	sub.w	r8, r3, r1
 800ea94:	4490      	add	r8, r2
 800ea96:	4ba1      	ldr	r3, [pc, #644]	; (800ed1c <_strtod_l+0x95c>)
 800ea98:	f108 38ff 	add.w	r8, r8, #4294967295
 800ea9c:	4598      	cmp	r8, r3
 800ea9e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800eaa2:	f280 80c7 	bge.w	800ec34 <_strtod_l+0x874>
 800eaa6:	eba3 0308 	sub.w	r3, r3, r8
 800eaaa:	2b1f      	cmp	r3, #31
 800eaac:	eba2 0203 	sub.w	r2, r2, r3
 800eab0:	f04f 0101 	mov.w	r1, #1
 800eab4:	f300 80b1 	bgt.w	800ec1a <_strtod_l+0x85a>
 800eab8:	fa01 f303 	lsl.w	r3, r1, r3
 800eabc:	930d      	str	r3, [sp, #52]	; 0x34
 800eabe:	2300      	movs	r3, #0
 800eac0:	9308      	str	r3, [sp, #32]
 800eac2:	eb09 0802 	add.w	r8, r9, r2
 800eac6:	9b04      	ldr	r3, [sp, #16]
 800eac8:	45c1      	cmp	r9, r8
 800eaca:	4417      	add	r7, r2
 800eacc:	441f      	add	r7, r3
 800eace:	464b      	mov	r3, r9
 800ead0:	bfa8      	it	ge
 800ead2:	4643      	movge	r3, r8
 800ead4:	42bb      	cmp	r3, r7
 800ead6:	bfa8      	it	ge
 800ead8:	463b      	movge	r3, r7
 800eada:	2b00      	cmp	r3, #0
 800eadc:	bfc2      	ittt	gt
 800eade:	eba8 0803 	subgt.w	r8, r8, r3
 800eae2:	1aff      	subgt	r7, r7, r3
 800eae4:	eba9 0903 	subgt.w	r9, r9, r3
 800eae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	dd17      	ble.n	800eb1e <_strtod_l+0x75e>
 800eaee:	4631      	mov	r1, r6
 800eaf0:	461a      	mov	r2, r3
 800eaf2:	4620      	mov	r0, r4
 800eaf4:	f002 f9ec 	bl	8010ed0 <__pow5mult>
 800eaf8:	4606      	mov	r6, r0
 800eafa:	2800      	cmp	r0, #0
 800eafc:	f43f aea8 	beq.w	800e850 <_strtod_l+0x490>
 800eb00:	4601      	mov	r1, r0
 800eb02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800eb04:	4620      	mov	r0, r4
 800eb06:	f002 f939 	bl	8010d7c <__multiply>
 800eb0a:	900b      	str	r0, [sp, #44]	; 0x2c
 800eb0c:	2800      	cmp	r0, #0
 800eb0e:	f43f ae9f 	beq.w	800e850 <_strtod_l+0x490>
 800eb12:	9918      	ldr	r1, [sp, #96]	; 0x60
 800eb14:	4620      	mov	r0, r4
 800eb16:	f002 f819 	bl	8010b4c <_Bfree>
 800eb1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb1c:	9318      	str	r3, [sp, #96]	; 0x60
 800eb1e:	f1b8 0f00 	cmp.w	r8, #0
 800eb22:	f300 808c 	bgt.w	800ec3e <_strtod_l+0x87e>
 800eb26:	9b06      	ldr	r3, [sp, #24]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	dd08      	ble.n	800eb3e <_strtod_l+0x77e>
 800eb2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eb2e:	9905      	ldr	r1, [sp, #20]
 800eb30:	4620      	mov	r0, r4
 800eb32:	f002 f9cd 	bl	8010ed0 <__pow5mult>
 800eb36:	9005      	str	r0, [sp, #20]
 800eb38:	2800      	cmp	r0, #0
 800eb3a:	f43f ae89 	beq.w	800e850 <_strtod_l+0x490>
 800eb3e:	2f00      	cmp	r7, #0
 800eb40:	dd08      	ble.n	800eb54 <_strtod_l+0x794>
 800eb42:	9905      	ldr	r1, [sp, #20]
 800eb44:	463a      	mov	r2, r7
 800eb46:	4620      	mov	r0, r4
 800eb48:	f002 fa1c 	bl	8010f84 <__lshift>
 800eb4c:	9005      	str	r0, [sp, #20]
 800eb4e:	2800      	cmp	r0, #0
 800eb50:	f43f ae7e 	beq.w	800e850 <_strtod_l+0x490>
 800eb54:	f1b9 0f00 	cmp.w	r9, #0
 800eb58:	dd08      	ble.n	800eb6c <_strtod_l+0x7ac>
 800eb5a:	4631      	mov	r1, r6
 800eb5c:	464a      	mov	r2, r9
 800eb5e:	4620      	mov	r0, r4
 800eb60:	f002 fa10 	bl	8010f84 <__lshift>
 800eb64:	4606      	mov	r6, r0
 800eb66:	2800      	cmp	r0, #0
 800eb68:	f43f ae72 	beq.w	800e850 <_strtod_l+0x490>
 800eb6c:	9a05      	ldr	r2, [sp, #20]
 800eb6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800eb70:	4620      	mov	r0, r4
 800eb72:	f002 fa93 	bl	801109c <__mdiff>
 800eb76:	4605      	mov	r5, r0
 800eb78:	2800      	cmp	r0, #0
 800eb7a:	f43f ae69 	beq.w	800e850 <_strtod_l+0x490>
 800eb7e:	68c3      	ldr	r3, [r0, #12]
 800eb80:	930b      	str	r3, [sp, #44]	; 0x2c
 800eb82:	2300      	movs	r3, #0
 800eb84:	60c3      	str	r3, [r0, #12]
 800eb86:	4631      	mov	r1, r6
 800eb88:	f002 fa6c 	bl	8011064 <__mcmp>
 800eb8c:	2800      	cmp	r0, #0
 800eb8e:	da60      	bge.n	800ec52 <_strtod_l+0x892>
 800eb90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb92:	ea53 030a 	orrs.w	r3, r3, sl
 800eb96:	f040 8082 	bne.w	800ec9e <_strtod_l+0x8de>
 800eb9a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d17d      	bne.n	800ec9e <_strtod_l+0x8de>
 800eba2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800eba6:	0d1b      	lsrs	r3, r3, #20
 800eba8:	051b      	lsls	r3, r3, #20
 800ebaa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ebae:	d976      	bls.n	800ec9e <_strtod_l+0x8de>
 800ebb0:	696b      	ldr	r3, [r5, #20]
 800ebb2:	b913      	cbnz	r3, 800ebba <_strtod_l+0x7fa>
 800ebb4:	692b      	ldr	r3, [r5, #16]
 800ebb6:	2b01      	cmp	r3, #1
 800ebb8:	dd71      	ble.n	800ec9e <_strtod_l+0x8de>
 800ebba:	4629      	mov	r1, r5
 800ebbc:	2201      	movs	r2, #1
 800ebbe:	4620      	mov	r0, r4
 800ebc0:	f002 f9e0 	bl	8010f84 <__lshift>
 800ebc4:	4631      	mov	r1, r6
 800ebc6:	4605      	mov	r5, r0
 800ebc8:	f002 fa4c 	bl	8011064 <__mcmp>
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	dd66      	ble.n	800ec9e <_strtod_l+0x8de>
 800ebd0:	9904      	ldr	r1, [sp, #16]
 800ebd2:	4a53      	ldr	r2, [pc, #332]	; (800ed20 <_strtod_l+0x960>)
 800ebd4:	465b      	mov	r3, fp
 800ebd6:	2900      	cmp	r1, #0
 800ebd8:	f000 8081 	beq.w	800ecde <_strtod_l+0x91e>
 800ebdc:	ea02 010b 	and.w	r1, r2, fp
 800ebe0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ebe4:	dc7b      	bgt.n	800ecde <_strtod_l+0x91e>
 800ebe6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ebea:	f77f aea9 	ble.w	800e940 <_strtod_l+0x580>
 800ebee:	4b4d      	ldr	r3, [pc, #308]	; (800ed24 <_strtod_l+0x964>)
 800ebf0:	4650      	mov	r0, sl
 800ebf2:	4659      	mov	r1, fp
 800ebf4:	2200      	movs	r2, #0
 800ebf6:	f7f1 fd27 	bl	8000648 <__aeabi_dmul>
 800ebfa:	460b      	mov	r3, r1
 800ebfc:	4303      	orrs	r3, r0
 800ebfe:	bf08      	it	eq
 800ec00:	2322      	moveq	r3, #34	; 0x22
 800ec02:	4682      	mov	sl, r0
 800ec04:	468b      	mov	fp, r1
 800ec06:	bf08      	it	eq
 800ec08:	6023      	streq	r3, [r4, #0]
 800ec0a:	e62b      	b.n	800e864 <_strtod_l+0x4a4>
 800ec0c:	f04f 32ff 	mov.w	r2, #4294967295
 800ec10:	fa02 f303 	lsl.w	r3, r2, r3
 800ec14:	ea03 0a0a 	and.w	sl, r3, sl
 800ec18:	e6e3      	b.n	800e9e2 <_strtod_l+0x622>
 800ec1a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ec1e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ec22:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ec26:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ec2a:	fa01 f308 	lsl.w	r3, r1, r8
 800ec2e:	9308      	str	r3, [sp, #32]
 800ec30:	910d      	str	r1, [sp, #52]	; 0x34
 800ec32:	e746      	b.n	800eac2 <_strtod_l+0x702>
 800ec34:	2300      	movs	r3, #0
 800ec36:	9308      	str	r3, [sp, #32]
 800ec38:	2301      	movs	r3, #1
 800ec3a:	930d      	str	r3, [sp, #52]	; 0x34
 800ec3c:	e741      	b.n	800eac2 <_strtod_l+0x702>
 800ec3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ec40:	4642      	mov	r2, r8
 800ec42:	4620      	mov	r0, r4
 800ec44:	f002 f99e 	bl	8010f84 <__lshift>
 800ec48:	9018      	str	r0, [sp, #96]	; 0x60
 800ec4a:	2800      	cmp	r0, #0
 800ec4c:	f47f af6b 	bne.w	800eb26 <_strtod_l+0x766>
 800ec50:	e5fe      	b.n	800e850 <_strtod_l+0x490>
 800ec52:	465f      	mov	r7, fp
 800ec54:	d16e      	bne.n	800ed34 <_strtod_l+0x974>
 800ec56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ec58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ec5c:	b342      	cbz	r2, 800ecb0 <_strtod_l+0x8f0>
 800ec5e:	4a32      	ldr	r2, [pc, #200]	; (800ed28 <_strtod_l+0x968>)
 800ec60:	4293      	cmp	r3, r2
 800ec62:	d128      	bne.n	800ecb6 <_strtod_l+0x8f6>
 800ec64:	9b04      	ldr	r3, [sp, #16]
 800ec66:	4651      	mov	r1, sl
 800ec68:	b1eb      	cbz	r3, 800eca6 <_strtod_l+0x8e6>
 800ec6a:	4b2d      	ldr	r3, [pc, #180]	; (800ed20 <_strtod_l+0x960>)
 800ec6c:	403b      	ands	r3, r7
 800ec6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ec72:	f04f 32ff 	mov.w	r2, #4294967295
 800ec76:	d819      	bhi.n	800ecac <_strtod_l+0x8ec>
 800ec78:	0d1b      	lsrs	r3, r3, #20
 800ec7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ec7e:	fa02 f303 	lsl.w	r3, r2, r3
 800ec82:	4299      	cmp	r1, r3
 800ec84:	d117      	bne.n	800ecb6 <_strtod_l+0x8f6>
 800ec86:	4b29      	ldr	r3, [pc, #164]	; (800ed2c <_strtod_l+0x96c>)
 800ec88:	429f      	cmp	r7, r3
 800ec8a:	d102      	bne.n	800ec92 <_strtod_l+0x8d2>
 800ec8c:	3101      	adds	r1, #1
 800ec8e:	f43f addf 	beq.w	800e850 <_strtod_l+0x490>
 800ec92:	4b23      	ldr	r3, [pc, #140]	; (800ed20 <_strtod_l+0x960>)
 800ec94:	403b      	ands	r3, r7
 800ec96:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ec9a:	f04f 0a00 	mov.w	sl, #0
 800ec9e:	9b04      	ldr	r3, [sp, #16]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d1a4      	bne.n	800ebee <_strtod_l+0x82e>
 800eca4:	e5de      	b.n	800e864 <_strtod_l+0x4a4>
 800eca6:	f04f 33ff 	mov.w	r3, #4294967295
 800ecaa:	e7ea      	b.n	800ec82 <_strtod_l+0x8c2>
 800ecac:	4613      	mov	r3, r2
 800ecae:	e7e8      	b.n	800ec82 <_strtod_l+0x8c2>
 800ecb0:	ea53 030a 	orrs.w	r3, r3, sl
 800ecb4:	d08c      	beq.n	800ebd0 <_strtod_l+0x810>
 800ecb6:	9b08      	ldr	r3, [sp, #32]
 800ecb8:	b1db      	cbz	r3, 800ecf2 <_strtod_l+0x932>
 800ecba:	423b      	tst	r3, r7
 800ecbc:	d0ef      	beq.n	800ec9e <_strtod_l+0x8de>
 800ecbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ecc0:	9a04      	ldr	r2, [sp, #16]
 800ecc2:	4650      	mov	r0, sl
 800ecc4:	4659      	mov	r1, fp
 800ecc6:	b1c3      	cbz	r3, 800ecfa <_strtod_l+0x93a>
 800ecc8:	f7ff fb5e 	bl	800e388 <sulp>
 800eccc:	4602      	mov	r2, r0
 800ecce:	460b      	mov	r3, r1
 800ecd0:	ec51 0b18 	vmov	r0, r1, d8
 800ecd4:	f7f1 fb02 	bl	80002dc <__adddf3>
 800ecd8:	4682      	mov	sl, r0
 800ecda:	468b      	mov	fp, r1
 800ecdc:	e7df      	b.n	800ec9e <_strtod_l+0x8de>
 800ecde:	4013      	ands	r3, r2
 800ece0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ece4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ece8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ecec:	f04f 3aff 	mov.w	sl, #4294967295
 800ecf0:	e7d5      	b.n	800ec9e <_strtod_l+0x8de>
 800ecf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ecf4:	ea13 0f0a 	tst.w	r3, sl
 800ecf8:	e7e0      	b.n	800ecbc <_strtod_l+0x8fc>
 800ecfa:	f7ff fb45 	bl	800e388 <sulp>
 800ecfe:	4602      	mov	r2, r0
 800ed00:	460b      	mov	r3, r1
 800ed02:	ec51 0b18 	vmov	r0, r1, d8
 800ed06:	f7f1 fae7 	bl	80002d8 <__aeabi_dsub>
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	4682      	mov	sl, r0
 800ed10:	468b      	mov	fp, r1
 800ed12:	f7f1 ff01 	bl	8000b18 <__aeabi_dcmpeq>
 800ed16:	2800      	cmp	r0, #0
 800ed18:	d0c1      	beq.n	800ec9e <_strtod_l+0x8de>
 800ed1a:	e611      	b.n	800e940 <_strtod_l+0x580>
 800ed1c:	fffffc02 	.word	0xfffffc02
 800ed20:	7ff00000 	.word	0x7ff00000
 800ed24:	39500000 	.word	0x39500000
 800ed28:	000fffff 	.word	0x000fffff
 800ed2c:	7fefffff 	.word	0x7fefffff
 800ed30:	080132f0 	.word	0x080132f0
 800ed34:	4631      	mov	r1, r6
 800ed36:	4628      	mov	r0, r5
 800ed38:	f002 fb12 	bl	8011360 <__ratio>
 800ed3c:	ec59 8b10 	vmov	r8, r9, d0
 800ed40:	ee10 0a10 	vmov	r0, s0
 800ed44:	2200      	movs	r2, #0
 800ed46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ed4a:	4649      	mov	r1, r9
 800ed4c:	f7f1 fef8 	bl	8000b40 <__aeabi_dcmple>
 800ed50:	2800      	cmp	r0, #0
 800ed52:	d07a      	beq.n	800ee4a <_strtod_l+0xa8a>
 800ed54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d04a      	beq.n	800edf0 <_strtod_l+0xa30>
 800ed5a:	4b95      	ldr	r3, [pc, #596]	; (800efb0 <_strtod_l+0xbf0>)
 800ed5c:	2200      	movs	r2, #0
 800ed5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ed62:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800efb0 <_strtod_l+0xbf0>
 800ed66:	f04f 0800 	mov.w	r8, #0
 800ed6a:	4b92      	ldr	r3, [pc, #584]	; (800efb4 <_strtod_l+0xbf4>)
 800ed6c:	403b      	ands	r3, r7
 800ed6e:	930d      	str	r3, [sp, #52]	; 0x34
 800ed70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ed72:	4b91      	ldr	r3, [pc, #580]	; (800efb8 <_strtod_l+0xbf8>)
 800ed74:	429a      	cmp	r2, r3
 800ed76:	f040 80b0 	bne.w	800eeda <_strtod_l+0xb1a>
 800ed7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ed7e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800ed82:	ec4b ab10 	vmov	d0, sl, fp
 800ed86:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ed8a:	f002 fa11 	bl	80111b0 <__ulp>
 800ed8e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ed92:	ec53 2b10 	vmov	r2, r3, d0
 800ed96:	f7f1 fc57 	bl	8000648 <__aeabi_dmul>
 800ed9a:	4652      	mov	r2, sl
 800ed9c:	465b      	mov	r3, fp
 800ed9e:	f7f1 fa9d 	bl	80002dc <__adddf3>
 800eda2:	460b      	mov	r3, r1
 800eda4:	4983      	ldr	r1, [pc, #524]	; (800efb4 <_strtod_l+0xbf4>)
 800eda6:	4a85      	ldr	r2, [pc, #532]	; (800efbc <_strtod_l+0xbfc>)
 800eda8:	4019      	ands	r1, r3
 800edaa:	4291      	cmp	r1, r2
 800edac:	4682      	mov	sl, r0
 800edae:	d960      	bls.n	800ee72 <_strtod_l+0xab2>
 800edb0:	ee18 3a90 	vmov	r3, s17
 800edb4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800edb8:	4293      	cmp	r3, r2
 800edba:	d104      	bne.n	800edc6 <_strtod_l+0xa06>
 800edbc:	ee18 3a10 	vmov	r3, s16
 800edc0:	3301      	adds	r3, #1
 800edc2:	f43f ad45 	beq.w	800e850 <_strtod_l+0x490>
 800edc6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800efc8 <_strtod_l+0xc08>
 800edca:	f04f 3aff 	mov.w	sl, #4294967295
 800edce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800edd0:	4620      	mov	r0, r4
 800edd2:	f001 febb 	bl	8010b4c <_Bfree>
 800edd6:	9905      	ldr	r1, [sp, #20]
 800edd8:	4620      	mov	r0, r4
 800edda:	f001 feb7 	bl	8010b4c <_Bfree>
 800edde:	4631      	mov	r1, r6
 800ede0:	4620      	mov	r0, r4
 800ede2:	f001 feb3 	bl	8010b4c <_Bfree>
 800ede6:	4629      	mov	r1, r5
 800ede8:	4620      	mov	r0, r4
 800edea:	f001 feaf 	bl	8010b4c <_Bfree>
 800edee:	e61a      	b.n	800ea26 <_strtod_l+0x666>
 800edf0:	f1ba 0f00 	cmp.w	sl, #0
 800edf4:	d11b      	bne.n	800ee2e <_strtod_l+0xa6e>
 800edf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800edfa:	b9f3      	cbnz	r3, 800ee3a <_strtod_l+0xa7a>
 800edfc:	4b6c      	ldr	r3, [pc, #432]	; (800efb0 <_strtod_l+0xbf0>)
 800edfe:	2200      	movs	r2, #0
 800ee00:	4640      	mov	r0, r8
 800ee02:	4649      	mov	r1, r9
 800ee04:	f7f1 fe92 	bl	8000b2c <__aeabi_dcmplt>
 800ee08:	b9d0      	cbnz	r0, 800ee40 <_strtod_l+0xa80>
 800ee0a:	4640      	mov	r0, r8
 800ee0c:	4649      	mov	r1, r9
 800ee0e:	4b6c      	ldr	r3, [pc, #432]	; (800efc0 <_strtod_l+0xc00>)
 800ee10:	2200      	movs	r2, #0
 800ee12:	f7f1 fc19 	bl	8000648 <__aeabi_dmul>
 800ee16:	4680      	mov	r8, r0
 800ee18:	4689      	mov	r9, r1
 800ee1a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ee1e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ee22:	9315      	str	r3, [sp, #84]	; 0x54
 800ee24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ee28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ee2c:	e79d      	b.n	800ed6a <_strtod_l+0x9aa>
 800ee2e:	f1ba 0f01 	cmp.w	sl, #1
 800ee32:	d102      	bne.n	800ee3a <_strtod_l+0xa7a>
 800ee34:	2f00      	cmp	r7, #0
 800ee36:	f43f ad83 	beq.w	800e940 <_strtod_l+0x580>
 800ee3a:	4b62      	ldr	r3, [pc, #392]	; (800efc4 <_strtod_l+0xc04>)
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	e78e      	b.n	800ed5e <_strtod_l+0x99e>
 800ee40:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800efc0 <_strtod_l+0xc00>
 800ee44:	f04f 0800 	mov.w	r8, #0
 800ee48:	e7e7      	b.n	800ee1a <_strtod_l+0xa5a>
 800ee4a:	4b5d      	ldr	r3, [pc, #372]	; (800efc0 <_strtod_l+0xc00>)
 800ee4c:	4640      	mov	r0, r8
 800ee4e:	4649      	mov	r1, r9
 800ee50:	2200      	movs	r2, #0
 800ee52:	f7f1 fbf9 	bl	8000648 <__aeabi_dmul>
 800ee56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee58:	4680      	mov	r8, r0
 800ee5a:	4689      	mov	r9, r1
 800ee5c:	b933      	cbnz	r3, 800ee6c <_strtod_l+0xaac>
 800ee5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ee62:	900e      	str	r0, [sp, #56]	; 0x38
 800ee64:	930f      	str	r3, [sp, #60]	; 0x3c
 800ee66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ee6a:	e7dd      	b.n	800ee28 <_strtod_l+0xa68>
 800ee6c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800ee70:	e7f9      	b.n	800ee66 <_strtod_l+0xaa6>
 800ee72:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ee76:	9b04      	ldr	r3, [sp, #16]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d1a8      	bne.n	800edce <_strtod_l+0xa0e>
 800ee7c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ee80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ee82:	0d1b      	lsrs	r3, r3, #20
 800ee84:	051b      	lsls	r3, r3, #20
 800ee86:	429a      	cmp	r2, r3
 800ee88:	d1a1      	bne.n	800edce <_strtod_l+0xa0e>
 800ee8a:	4640      	mov	r0, r8
 800ee8c:	4649      	mov	r1, r9
 800ee8e:	f7f1 ff3b 	bl	8000d08 <__aeabi_d2lz>
 800ee92:	f7f1 fbab 	bl	80005ec <__aeabi_l2d>
 800ee96:	4602      	mov	r2, r0
 800ee98:	460b      	mov	r3, r1
 800ee9a:	4640      	mov	r0, r8
 800ee9c:	4649      	mov	r1, r9
 800ee9e:	f7f1 fa1b 	bl	80002d8 <__aeabi_dsub>
 800eea2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800eea4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eea8:	ea43 030a 	orr.w	r3, r3, sl
 800eeac:	4313      	orrs	r3, r2
 800eeae:	4680      	mov	r8, r0
 800eeb0:	4689      	mov	r9, r1
 800eeb2:	d055      	beq.n	800ef60 <_strtod_l+0xba0>
 800eeb4:	a336      	add	r3, pc, #216	; (adr r3, 800ef90 <_strtod_l+0xbd0>)
 800eeb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeba:	f7f1 fe37 	bl	8000b2c <__aeabi_dcmplt>
 800eebe:	2800      	cmp	r0, #0
 800eec0:	f47f acd0 	bne.w	800e864 <_strtod_l+0x4a4>
 800eec4:	a334      	add	r3, pc, #208	; (adr r3, 800ef98 <_strtod_l+0xbd8>)
 800eec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeca:	4640      	mov	r0, r8
 800eecc:	4649      	mov	r1, r9
 800eece:	f7f1 fe4b 	bl	8000b68 <__aeabi_dcmpgt>
 800eed2:	2800      	cmp	r0, #0
 800eed4:	f43f af7b 	beq.w	800edce <_strtod_l+0xa0e>
 800eed8:	e4c4      	b.n	800e864 <_strtod_l+0x4a4>
 800eeda:	9b04      	ldr	r3, [sp, #16]
 800eedc:	b333      	cbz	r3, 800ef2c <_strtod_l+0xb6c>
 800eede:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eee0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800eee4:	d822      	bhi.n	800ef2c <_strtod_l+0xb6c>
 800eee6:	a32e      	add	r3, pc, #184	; (adr r3, 800efa0 <_strtod_l+0xbe0>)
 800eee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeec:	4640      	mov	r0, r8
 800eeee:	4649      	mov	r1, r9
 800eef0:	f7f1 fe26 	bl	8000b40 <__aeabi_dcmple>
 800eef4:	b1a0      	cbz	r0, 800ef20 <_strtod_l+0xb60>
 800eef6:	4649      	mov	r1, r9
 800eef8:	4640      	mov	r0, r8
 800eefa:	f7f1 fe7d 	bl	8000bf8 <__aeabi_d2uiz>
 800eefe:	2801      	cmp	r0, #1
 800ef00:	bf38      	it	cc
 800ef02:	2001      	movcc	r0, #1
 800ef04:	f7f1 fb26 	bl	8000554 <__aeabi_ui2d>
 800ef08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef0a:	4680      	mov	r8, r0
 800ef0c:	4689      	mov	r9, r1
 800ef0e:	bb23      	cbnz	r3, 800ef5a <_strtod_l+0xb9a>
 800ef10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ef14:	9010      	str	r0, [sp, #64]	; 0x40
 800ef16:	9311      	str	r3, [sp, #68]	; 0x44
 800ef18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ef1c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ef20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ef24:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ef28:	1a9b      	subs	r3, r3, r2
 800ef2a:	9309      	str	r3, [sp, #36]	; 0x24
 800ef2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ef30:	eeb0 0a48 	vmov.f32	s0, s16
 800ef34:	eef0 0a68 	vmov.f32	s1, s17
 800ef38:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ef3c:	f002 f938 	bl	80111b0 <__ulp>
 800ef40:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ef44:	ec53 2b10 	vmov	r2, r3, d0
 800ef48:	f7f1 fb7e 	bl	8000648 <__aeabi_dmul>
 800ef4c:	ec53 2b18 	vmov	r2, r3, d8
 800ef50:	f7f1 f9c4 	bl	80002dc <__adddf3>
 800ef54:	4682      	mov	sl, r0
 800ef56:	468b      	mov	fp, r1
 800ef58:	e78d      	b.n	800ee76 <_strtod_l+0xab6>
 800ef5a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ef5e:	e7db      	b.n	800ef18 <_strtod_l+0xb58>
 800ef60:	a311      	add	r3, pc, #68	; (adr r3, 800efa8 <_strtod_l+0xbe8>)
 800ef62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef66:	f7f1 fde1 	bl	8000b2c <__aeabi_dcmplt>
 800ef6a:	e7b2      	b.n	800eed2 <_strtod_l+0xb12>
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	930a      	str	r3, [sp, #40]	; 0x28
 800ef70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ef72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ef74:	6013      	str	r3, [r2, #0]
 800ef76:	f7ff ba6b 	b.w	800e450 <_strtod_l+0x90>
 800ef7a:	2a65      	cmp	r2, #101	; 0x65
 800ef7c:	f43f ab5f 	beq.w	800e63e <_strtod_l+0x27e>
 800ef80:	2a45      	cmp	r2, #69	; 0x45
 800ef82:	f43f ab5c 	beq.w	800e63e <_strtod_l+0x27e>
 800ef86:	2301      	movs	r3, #1
 800ef88:	f7ff bb94 	b.w	800e6b4 <_strtod_l+0x2f4>
 800ef8c:	f3af 8000 	nop.w
 800ef90:	94a03595 	.word	0x94a03595
 800ef94:	3fdfffff 	.word	0x3fdfffff
 800ef98:	35afe535 	.word	0x35afe535
 800ef9c:	3fe00000 	.word	0x3fe00000
 800efa0:	ffc00000 	.word	0xffc00000
 800efa4:	41dfffff 	.word	0x41dfffff
 800efa8:	94a03595 	.word	0x94a03595
 800efac:	3fcfffff 	.word	0x3fcfffff
 800efb0:	3ff00000 	.word	0x3ff00000
 800efb4:	7ff00000 	.word	0x7ff00000
 800efb8:	7fe00000 	.word	0x7fe00000
 800efbc:	7c9fffff 	.word	0x7c9fffff
 800efc0:	3fe00000 	.word	0x3fe00000
 800efc4:	bff00000 	.word	0xbff00000
 800efc8:	7fefffff 	.word	0x7fefffff

0800efcc <strtod>:
 800efcc:	460a      	mov	r2, r1
 800efce:	4601      	mov	r1, r0
 800efd0:	4802      	ldr	r0, [pc, #8]	; (800efdc <strtod+0x10>)
 800efd2:	4b03      	ldr	r3, [pc, #12]	; (800efe0 <strtod+0x14>)
 800efd4:	6800      	ldr	r0, [r0, #0]
 800efd6:	f7ff b9f3 	b.w	800e3c0 <_strtod_l>
 800efda:	bf00      	nop
 800efdc:	2000002c 	.word	0x2000002c
 800efe0:	20000094 	.word	0x20000094

0800efe4 <_strtol_l.constprop.0>:
 800efe4:	2b01      	cmp	r3, #1
 800efe6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efea:	d001      	beq.n	800eff0 <_strtol_l.constprop.0+0xc>
 800efec:	2b24      	cmp	r3, #36	; 0x24
 800efee:	d906      	bls.n	800effe <_strtol_l.constprop.0+0x1a>
 800eff0:	f7fe fc78 	bl	800d8e4 <__errno>
 800eff4:	2316      	movs	r3, #22
 800eff6:	6003      	str	r3, [r0, #0]
 800eff8:	2000      	movs	r0, #0
 800effa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800effe:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f0e4 <_strtol_l.constprop.0+0x100>
 800f002:	460d      	mov	r5, r1
 800f004:	462e      	mov	r6, r5
 800f006:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f00a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f00e:	f017 0708 	ands.w	r7, r7, #8
 800f012:	d1f7      	bne.n	800f004 <_strtol_l.constprop.0+0x20>
 800f014:	2c2d      	cmp	r4, #45	; 0x2d
 800f016:	d132      	bne.n	800f07e <_strtol_l.constprop.0+0x9a>
 800f018:	782c      	ldrb	r4, [r5, #0]
 800f01a:	2701      	movs	r7, #1
 800f01c:	1cb5      	adds	r5, r6, #2
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d05b      	beq.n	800f0da <_strtol_l.constprop.0+0xf6>
 800f022:	2b10      	cmp	r3, #16
 800f024:	d109      	bne.n	800f03a <_strtol_l.constprop.0+0x56>
 800f026:	2c30      	cmp	r4, #48	; 0x30
 800f028:	d107      	bne.n	800f03a <_strtol_l.constprop.0+0x56>
 800f02a:	782c      	ldrb	r4, [r5, #0]
 800f02c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f030:	2c58      	cmp	r4, #88	; 0x58
 800f032:	d14d      	bne.n	800f0d0 <_strtol_l.constprop.0+0xec>
 800f034:	786c      	ldrb	r4, [r5, #1]
 800f036:	2310      	movs	r3, #16
 800f038:	3502      	adds	r5, #2
 800f03a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f03e:	f108 38ff 	add.w	r8, r8, #4294967295
 800f042:	f04f 0c00 	mov.w	ip, #0
 800f046:	fbb8 f9f3 	udiv	r9, r8, r3
 800f04a:	4666      	mov	r6, ip
 800f04c:	fb03 8a19 	mls	sl, r3, r9, r8
 800f050:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f054:	f1be 0f09 	cmp.w	lr, #9
 800f058:	d816      	bhi.n	800f088 <_strtol_l.constprop.0+0xa4>
 800f05a:	4674      	mov	r4, lr
 800f05c:	42a3      	cmp	r3, r4
 800f05e:	dd24      	ble.n	800f0aa <_strtol_l.constprop.0+0xc6>
 800f060:	f1bc 0f00 	cmp.w	ip, #0
 800f064:	db1e      	blt.n	800f0a4 <_strtol_l.constprop.0+0xc0>
 800f066:	45b1      	cmp	r9, r6
 800f068:	d31c      	bcc.n	800f0a4 <_strtol_l.constprop.0+0xc0>
 800f06a:	d101      	bne.n	800f070 <_strtol_l.constprop.0+0x8c>
 800f06c:	45a2      	cmp	sl, r4
 800f06e:	db19      	blt.n	800f0a4 <_strtol_l.constprop.0+0xc0>
 800f070:	fb06 4603 	mla	r6, r6, r3, r4
 800f074:	f04f 0c01 	mov.w	ip, #1
 800f078:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f07c:	e7e8      	b.n	800f050 <_strtol_l.constprop.0+0x6c>
 800f07e:	2c2b      	cmp	r4, #43	; 0x2b
 800f080:	bf04      	itt	eq
 800f082:	782c      	ldrbeq	r4, [r5, #0]
 800f084:	1cb5      	addeq	r5, r6, #2
 800f086:	e7ca      	b.n	800f01e <_strtol_l.constprop.0+0x3a>
 800f088:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f08c:	f1be 0f19 	cmp.w	lr, #25
 800f090:	d801      	bhi.n	800f096 <_strtol_l.constprop.0+0xb2>
 800f092:	3c37      	subs	r4, #55	; 0x37
 800f094:	e7e2      	b.n	800f05c <_strtol_l.constprop.0+0x78>
 800f096:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f09a:	f1be 0f19 	cmp.w	lr, #25
 800f09e:	d804      	bhi.n	800f0aa <_strtol_l.constprop.0+0xc6>
 800f0a0:	3c57      	subs	r4, #87	; 0x57
 800f0a2:	e7db      	b.n	800f05c <_strtol_l.constprop.0+0x78>
 800f0a4:	f04f 3cff 	mov.w	ip, #4294967295
 800f0a8:	e7e6      	b.n	800f078 <_strtol_l.constprop.0+0x94>
 800f0aa:	f1bc 0f00 	cmp.w	ip, #0
 800f0ae:	da05      	bge.n	800f0bc <_strtol_l.constprop.0+0xd8>
 800f0b0:	2322      	movs	r3, #34	; 0x22
 800f0b2:	6003      	str	r3, [r0, #0]
 800f0b4:	4646      	mov	r6, r8
 800f0b6:	b942      	cbnz	r2, 800f0ca <_strtol_l.constprop.0+0xe6>
 800f0b8:	4630      	mov	r0, r6
 800f0ba:	e79e      	b.n	800effa <_strtol_l.constprop.0+0x16>
 800f0bc:	b107      	cbz	r7, 800f0c0 <_strtol_l.constprop.0+0xdc>
 800f0be:	4276      	negs	r6, r6
 800f0c0:	2a00      	cmp	r2, #0
 800f0c2:	d0f9      	beq.n	800f0b8 <_strtol_l.constprop.0+0xd4>
 800f0c4:	f1bc 0f00 	cmp.w	ip, #0
 800f0c8:	d000      	beq.n	800f0cc <_strtol_l.constprop.0+0xe8>
 800f0ca:	1e69      	subs	r1, r5, #1
 800f0cc:	6011      	str	r1, [r2, #0]
 800f0ce:	e7f3      	b.n	800f0b8 <_strtol_l.constprop.0+0xd4>
 800f0d0:	2430      	movs	r4, #48	; 0x30
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d1b1      	bne.n	800f03a <_strtol_l.constprop.0+0x56>
 800f0d6:	2308      	movs	r3, #8
 800f0d8:	e7af      	b.n	800f03a <_strtol_l.constprop.0+0x56>
 800f0da:	2c30      	cmp	r4, #48	; 0x30
 800f0dc:	d0a5      	beq.n	800f02a <_strtol_l.constprop.0+0x46>
 800f0de:	230a      	movs	r3, #10
 800f0e0:	e7ab      	b.n	800f03a <_strtol_l.constprop.0+0x56>
 800f0e2:	bf00      	nop
 800f0e4:	08013319 	.word	0x08013319

0800f0e8 <strtol>:
 800f0e8:	4613      	mov	r3, r2
 800f0ea:	460a      	mov	r2, r1
 800f0ec:	4601      	mov	r1, r0
 800f0ee:	4802      	ldr	r0, [pc, #8]	; (800f0f8 <strtol+0x10>)
 800f0f0:	6800      	ldr	r0, [r0, #0]
 800f0f2:	f7ff bf77 	b.w	800efe4 <_strtol_l.constprop.0>
 800f0f6:	bf00      	nop
 800f0f8:	2000002c 	.word	0x2000002c

0800f0fc <__swbuf_r>:
 800f0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0fe:	460e      	mov	r6, r1
 800f100:	4614      	mov	r4, r2
 800f102:	4605      	mov	r5, r0
 800f104:	b118      	cbz	r0, 800f10e <__swbuf_r+0x12>
 800f106:	6983      	ldr	r3, [r0, #24]
 800f108:	b90b      	cbnz	r3, 800f10e <__swbuf_r+0x12>
 800f10a:	f001 f84d 	bl	80101a8 <__sinit>
 800f10e:	4b21      	ldr	r3, [pc, #132]	; (800f194 <__swbuf_r+0x98>)
 800f110:	429c      	cmp	r4, r3
 800f112:	d12b      	bne.n	800f16c <__swbuf_r+0x70>
 800f114:	686c      	ldr	r4, [r5, #4]
 800f116:	69a3      	ldr	r3, [r4, #24]
 800f118:	60a3      	str	r3, [r4, #8]
 800f11a:	89a3      	ldrh	r3, [r4, #12]
 800f11c:	071a      	lsls	r2, r3, #28
 800f11e:	d52f      	bpl.n	800f180 <__swbuf_r+0x84>
 800f120:	6923      	ldr	r3, [r4, #16]
 800f122:	b36b      	cbz	r3, 800f180 <__swbuf_r+0x84>
 800f124:	6923      	ldr	r3, [r4, #16]
 800f126:	6820      	ldr	r0, [r4, #0]
 800f128:	1ac0      	subs	r0, r0, r3
 800f12a:	6963      	ldr	r3, [r4, #20]
 800f12c:	b2f6      	uxtb	r6, r6
 800f12e:	4283      	cmp	r3, r0
 800f130:	4637      	mov	r7, r6
 800f132:	dc04      	bgt.n	800f13e <__swbuf_r+0x42>
 800f134:	4621      	mov	r1, r4
 800f136:	4628      	mov	r0, r5
 800f138:	f000 ffa2 	bl	8010080 <_fflush_r>
 800f13c:	bb30      	cbnz	r0, 800f18c <__swbuf_r+0x90>
 800f13e:	68a3      	ldr	r3, [r4, #8]
 800f140:	3b01      	subs	r3, #1
 800f142:	60a3      	str	r3, [r4, #8]
 800f144:	6823      	ldr	r3, [r4, #0]
 800f146:	1c5a      	adds	r2, r3, #1
 800f148:	6022      	str	r2, [r4, #0]
 800f14a:	701e      	strb	r6, [r3, #0]
 800f14c:	6963      	ldr	r3, [r4, #20]
 800f14e:	3001      	adds	r0, #1
 800f150:	4283      	cmp	r3, r0
 800f152:	d004      	beq.n	800f15e <__swbuf_r+0x62>
 800f154:	89a3      	ldrh	r3, [r4, #12]
 800f156:	07db      	lsls	r3, r3, #31
 800f158:	d506      	bpl.n	800f168 <__swbuf_r+0x6c>
 800f15a:	2e0a      	cmp	r6, #10
 800f15c:	d104      	bne.n	800f168 <__swbuf_r+0x6c>
 800f15e:	4621      	mov	r1, r4
 800f160:	4628      	mov	r0, r5
 800f162:	f000 ff8d 	bl	8010080 <_fflush_r>
 800f166:	b988      	cbnz	r0, 800f18c <__swbuf_r+0x90>
 800f168:	4638      	mov	r0, r7
 800f16a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f16c:	4b0a      	ldr	r3, [pc, #40]	; (800f198 <__swbuf_r+0x9c>)
 800f16e:	429c      	cmp	r4, r3
 800f170:	d101      	bne.n	800f176 <__swbuf_r+0x7a>
 800f172:	68ac      	ldr	r4, [r5, #8]
 800f174:	e7cf      	b.n	800f116 <__swbuf_r+0x1a>
 800f176:	4b09      	ldr	r3, [pc, #36]	; (800f19c <__swbuf_r+0xa0>)
 800f178:	429c      	cmp	r4, r3
 800f17a:	bf08      	it	eq
 800f17c:	68ec      	ldreq	r4, [r5, #12]
 800f17e:	e7ca      	b.n	800f116 <__swbuf_r+0x1a>
 800f180:	4621      	mov	r1, r4
 800f182:	4628      	mov	r0, r5
 800f184:	f000 f80c 	bl	800f1a0 <__swsetup_r>
 800f188:	2800      	cmp	r0, #0
 800f18a:	d0cb      	beq.n	800f124 <__swbuf_r+0x28>
 800f18c:	f04f 37ff 	mov.w	r7, #4294967295
 800f190:	e7ea      	b.n	800f168 <__swbuf_r+0x6c>
 800f192:	bf00      	nop
 800f194:	080134cc 	.word	0x080134cc
 800f198:	080134ec 	.word	0x080134ec
 800f19c:	080134ac 	.word	0x080134ac

0800f1a0 <__swsetup_r>:
 800f1a0:	4b32      	ldr	r3, [pc, #200]	; (800f26c <__swsetup_r+0xcc>)
 800f1a2:	b570      	push	{r4, r5, r6, lr}
 800f1a4:	681d      	ldr	r5, [r3, #0]
 800f1a6:	4606      	mov	r6, r0
 800f1a8:	460c      	mov	r4, r1
 800f1aa:	b125      	cbz	r5, 800f1b6 <__swsetup_r+0x16>
 800f1ac:	69ab      	ldr	r3, [r5, #24]
 800f1ae:	b913      	cbnz	r3, 800f1b6 <__swsetup_r+0x16>
 800f1b0:	4628      	mov	r0, r5
 800f1b2:	f000 fff9 	bl	80101a8 <__sinit>
 800f1b6:	4b2e      	ldr	r3, [pc, #184]	; (800f270 <__swsetup_r+0xd0>)
 800f1b8:	429c      	cmp	r4, r3
 800f1ba:	d10f      	bne.n	800f1dc <__swsetup_r+0x3c>
 800f1bc:	686c      	ldr	r4, [r5, #4]
 800f1be:	89a3      	ldrh	r3, [r4, #12]
 800f1c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f1c4:	0719      	lsls	r1, r3, #28
 800f1c6:	d42c      	bmi.n	800f222 <__swsetup_r+0x82>
 800f1c8:	06dd      	lsls	r5, r3, #27
 800f1ca:	d411      	bmi.n	800f1f0 <__swsetup_r+0x50>
 800f1cc:	2309      	movs	r3, #9
 800f1ce:	6033      	str	r3, [r6, #0]
 800f1d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f1d4:	81a3      	strh	r3, [r4, #12]
 800f1d6:	f04f 30ff 	mov.w	r0, #4294967295
 800f1da:	e03e      	b.n	800f25a <__swsetup_r+0xba>
 800f1dc:	4b25      	ldr	r3, [pc, #148]	; (800f274 <__swsetup_r+0xd4>)
 800f1de:	429c      	cmp	r4, r3
 800f1e0:	d101      	bne.n	800f1e6 <__swsetup_r+0x46>
 800f1e2:	68ac      	ldr	r4, [r5, #8]
 800f1e4:	e7eb      	b.n	800f1be <__swsetup_r+0x1e>
 800f1e6:	4b24      	ldr	r3, [pc, #144]	; (800f278 <__swsetup_r+0xd8>)
 800f1e8:	429c      	cmp	r4, r3
 800f1ea:	bf08      	it	eq
 800f1ec:	68ec      	ldreq	r4, [r5, #12]
 800f1ee:	e7e6      	b.n	800f1be <__swsetup_r+0x1e>
 800f1f0:	0758      	lsls	r0, r3, #29
 800f1f2:	d512      	bpl.n	800f21a <__swsetup_r+0x7a>
 800f1f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f1f6:	b141      	cbz	r1, 800f20a <__swsetup_r+0x6a>
 800f1f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f1fc:	4299      	cmp	r1, r3
 800f1fe:	d002      	beq.n	800f206 <__swsetup_r+0x66>
 800f200:	4630      	mov	r0, r6
 800f202:	f002 f93b 	bl	801147c <_free_r>
 800f206:	2300      	movs	r3, #0
 800f208:	6363      	str	r3, [r4, #52]	; 0x34
 800f20a:	89a3      	ldrh	r3, [r4, #12]
 800f20c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f210:	81a3      	strh	r3, [r4, #12]
 800f212:	2300      	movs	r3, #0
 800f214:	6063      	str	r3, [r4, #4]
 800f216:	6923      	ldr	r3, [r4, #16]
 800f218:	6023      	str	r3, [r4, #0]
 800f21a:	89a3      	ldrh	r3, [r4, #12]
 800f21c:	f043 0308 	orr.w	r3, r3, #8
 800f220:	81a3      	strh	r3, [r4, #12]
 800f222:	6923      	ldr	r3, [r4, #16]
 800f224:	b94b      	cbnz	r3, 800f23a <__swsetup_r+0x9a>
 800f226:	89a3      	ldrh	r3, [r4, #12]
 800f228:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f22c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f230:	d003      	beq.n	800f23a <__swsetup_r+0x9a>
 800f232:	4621      	mov	r1, r4
 800f234:	4630      	mov	r0, r6
 800f236:	f001 fbef 	bl	8010a18 <__smakebuf_r>
 800f23a:	89a0      	ldrh	r0, [r4, #12]
 800f23c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f240:	f010 0301 	ands.w	r3, r0, #1
 800f244:	d00a      	beq.n	800f25c <__swsetup_r+0xbc>
 800f246:	2300      	movs	r3, #0
 800f248:	60a3      	str	r3, [r4, #8]
 800f24a:	6963      	ldr	r3, [r4, #20]
 800f24c:	425b      	negs	r3, r3
 800f24e:	61a3      	str	r3, [r4, #24]
 800f250:	6923      	ldr	r3, [r4, #16]
 800f252:	b943      	cbnz	r3, 800f266 <__swsetup_r+0xc6>
 800f254:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f258:	d1ba      	bne.n	800f1d0 <__swsetup_r+0x30>
 800f25a:	bd70      	pop	{r4, r5, r6, pc}
 800f25c:	0781      	lsls	r1, r0, #30
 800f25e:	bf58      	it	pl
 800f260:	6963      	ldrpl	r3, [r4, #20]
 800f262:	60a3      	str	r3, [r4, #8]
 800f264:	e7f4      	b.n	800f250 <__swsetup_r+0xb0>
 800f266:	2000      	movs	r0, #0
 800f268:	e7f7      	b.n	800f25a <__swsetup_r+0xba>
 800f26a:	bf00      	nop
 800f26c:	2000002c 	.word	0x2000002c
 800f270:	080134cc 	.word	0x080134cc
 800f274:	080134ec 	.word	0x080134ec
 800f278:	080134ac 	.word	0x080134ac

0800f27c <quorem>:
 800f27c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f280:	6903      	ldr	r3, [r0, #16]
 800f282:	690c      	ldr	r4, [r1, #16]
 800f284:	42a3      	cmp	r3, r4
 800f286:	4607      	mov	r7, r0
 800f288:	f2c0 8081 	blt.w	800f38e <quorem+0x112>
 800f28c:	3c01      	subs	r4, #1
 800f28e:	f101 0814 	add.w	r8, r1, #20
 800f292:	f100 0514 	add.w	r5, r0, #20
 800f296:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f29a:	9301      	str	r3, [sp, #4]
 800f29c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f2a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f2a4:	3301      	adds	r3, #1
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f2ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f2b0:	fbb2 f6f3 	udiv	r6, r2, r3
 800f2b4:	d331      	bcc.n	800f31a <quorem+0x9e>
 800f2b6:	f04f 0e00 	mov.w	lr, #0
 800f2ba:	4640      	mov	r0, r8
 800f2bc:	46ac      	mov	ip, r5
 800f2be:	46f2      	mov	sl, lr
 800f2c0:	f850 2b04 	ldr.w	r2, [r0], #4
 800f2c4:	b293      	uxth	r3, r2
 800f2c6:	fb06 e303 	mla	r3, r6, r3, lr
 800f2ca:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f2ce:	b29b      	uxth	r3, r3
 800f2d0:	ebaa 0303 	sub.w	r3, sl, r3
 800f2d4:	f8dc a000 	ldr.w	sl, [ip]
 800f2d8:	0c12      	lsrs	r2, r2, #16
 800f2da:	fa13 f38a 	uxtah	r3, r3, sl
 800f2de:	fb06 e202 	mla	r2, r6, r2, lr
 800f2e2:	9300      	str	r3, [sp, #0]
 800f2e4:	9b00      	ldr	r3, [sp, #0]
 800f2e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f2ea:	b292      	uxth	r2, r2
 800f2ec:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f2f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f2f4:	f8bd 3000 	ldrh.w	r3, [sp]
 800f2f8:	4581      	cmp	r9, r0
 800f2fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f2fe:	f84c 3b04 	str.w	r3, [ip], #4
 800f302:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f306:	d2db      	bcs.n	800f2c0 <quorem+0x44>
 800f308:	f855 300b 	ldr.w	r3, [r5, fp]
 800f30c:	b92b      	cbnz	r3, 800f31a <quorem+0x9e>
 800f30e:	9b01      	ldr	r3, [sp, #4]
 800f310:	3b04      	subs	r3, #4
 800f312:	429d      	cmp	r5, r3
 800f314:	461a      	mov	r2, r3
 800f316:	d32e      	bcc.n	800f376 <quorem+0xfa>
 800f318:	613c      	str	r4, [r7, #16]
 800f31a:	4638      	mov	r0, r7
 800f31c:	f001 fea2 	bl	8011064 <__mcmp>
 800f320:	2800      	cmp	r0, #0
 800f322:	db24      	blt.n	800f36e <quorem+0xf2>
 800f324:	3601      	adds	r6, #1
 800f326:	4628      	mov	r0, r5
 800f328:	f04f 0c00 	mov.w	ip, #0
 800f32c:	f858 2b04 	ldr.w	r2, [r8], #4
 800f330:	f8d0 e000 	ldr.w	lr, [r0]
 800f334:	b293      	uxth	r3, r2
 800f336:	ebac 0303 	sub.w	r3, ip, r3
 800f33a:	0c12      	lsrs	r2, r2, #16
 800f33c:	fa13 f38e 	uxtah	r3, r3, lr
 800f340:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f344:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f348:	b29b      	uxth	r3, r3
 800f34a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f34e:	45c1      	cmp	r9, r8
 800f350:	f840 3b04 	str.w	r3, [r0], #4
 800f354:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f358:	d2e8      	bcs.n	800f32c <quorem+0xb0>
 800f35a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f35e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f362:	b922      	cbnz	r2, 800f36e <quorem+0xf2>
 800f364:	3b04      	subs	r3, #4
 800f366:	429d      	cmp	r5, r3
 800f368:	461a      	mov	r2, r3
 800f36a:	d30a      	bcc.n	800f382 <quorem+0x106>
 800f36c:	613c      	str	r4, [r7, #16]
 800f36e:	4630      	mov	r0, r6
 800f370:	b003      	add	sp, #12
 800f372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f376:	6812      	ldr	r2, [r2, #0]
 800f378:	3b04      	subs	r3, #4
 800f37a:	2a00      	cmp	r2, #0
 800f37c:	d1cc      	bne.n	800f318 <quorem+0x9c>
 800f37e:	3c01      	subs	r4, #1
 800f380:	e7c7      	b.n	800f312 <quorem+0x96>
 800f382:	6812      	ldr	r2, [r2, #0]
 800f384:	3b04      	subs	r3, #4
 800f386:	2a00      	cmp	r2, #0
 800f388:	d1f0      	bne.n	800f36c <quorem+0xf0>
 800f38a:	3c01      	subs	r4, #1
 800f38c:	e7eb      	b.n	800f366 <quorem+0xea>
 800f38e:	2000      	movs	r0, #0
 800f390:	e7ee      	b.n	800f370 <quorem+0xf4>
 800f392:	0000      	movs	r0, r0
 800f394:	0000      	movs	r0, r0
	...

0800f398 <_dtoa_r>:
 800f398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f39c:	ed2d 8b04 	vpush	{d8-d9}
 800f3a0:	ec57 6b10 	vmov	r6, r7, d0
 800f3a4:	b093      	sub	sp, #76	; 0x4c
 800f3a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f3a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f3ac:	9106      	str	r1, [sp, #24]
 800f3ae:	ee10 aa10 	vmov	sl, s0
 800f3b2:	4604      	mov	r4, r0
 800f3b4:	9209      	str	r2, [sp, #36]	; 0x24
 800f3b6:	930c      	str	r3, [sp, #48]	; 0x30
 800f3b8:	46bb      	mov	fp, r7
 800f3ba:	b975      	cbnz	r5, 800f3da <_dtoa_r+0x42>
 800f3bc:	2010      	movs	r0, #16
 800f3be:	f001 fb6b 	bl	8010a98 <malloc>
 800f3c2:	4602      	mov	r2, r0
 800f3c4:	6260      	str	r0, [r4, #36]	; 0x24
 800f3c6:	b920      	cbnz	r0, 800f3d2 <_dtoa_r+0x3a>
 800f3c8:	4ba7      	ldr	r3, [pc, #668]	; (800f668 <_dtoa_r+0x2d0>)
 800f3ca:	21ea      	movs	r1, #234	; 0xea
 800f3cc:	48a7      	ldr	r0, [pc, #668]	; (800f66c <_dtoa_r+0x2d4>)
 800f3ce:	f002 fb1d 	bl	8011a0c <__assert_func>
 800f3d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f3d6:	6005      	str	r5, [r0, #0]
 800f3d8:	60c5      	str	r5, [r0, #12]
 800f3da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f3dc:	6819      	ldr	r1, [r3, #0]
 800f3de:	b151      	cbz	r1, 800f3f6 <_dtoa_r+0x5e>
 800f3e0:	685a      	ldr	r2, [r3, #4]
 800f3e2:	604a      	str	r2, [r1, #4]
 800f3e4:	2301      	movs	r3, #1
 800f3e6:	4093      	lsls	r3, r2
 800f3e8:	608b      	str	r3, [r1, #8]
 800f3ea:	4620      	mov	r0, r4
 800f3ec:	f001 fbae 	bl	8010b4c <_Bfree>
 800f3f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f3f2:	2200      	movs	r2, #0
 800f3f4:	601a      	str	r2, [r3, #0]
 800f3f6:	1e3b      	subs	r3, r7, #0
 800f3f8:	bfaa      	itet	ge
 800f3fa:	2300      	movge	r3, #0
 800f3fc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f400:	f8c8 3000 	strge.w	r3, [r8]
 800f404:	4b9a      	ldr	r3, [pc, #616]	; (800f670 <_dtoa_r+0x2d8>)
 800f406:	bfbc      	itt	lt
 800f408:	2201      	movlt	r2, #1
 800f40a:	f8c8 2000 	strlt.w	r2, [r8]
 800f40e:	ea33 030b 	bics.w	r3, r3, fp
 800f412:	d11b      	bne.n	800f44c <_dtoa_r+0xb4>
 800f414:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f416:	f242 730f 	movw	r3, #9999	; 0x270f
 800f41a:	6013      	str	r3, [r2, #0]
 800f41c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f420:	4333      	orrs	r3, r6
 800f422:	f000 8592 	beq.w	800ff4a <_dtoa_r+0xbb2>
 800f426:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f428:	b963      	cbnz	r3, 800f444 <_dtoa_r+0xac>
 800f42a:	4b92      	ldr	r3, [pc, #584]	; (800f674 <_dtoa_r+0x2dc>)
 800f42c:	e022      	b.n	800f474 <_dtoa_r+0xdc>
 800f42e:	4b92      	ldr	r3, [pc, #584]	; (800f678 <_dtoa_r+0x2e0>)
 800f430:	9301      	str	r3, [sp, #4]
 800f432:	3308      	adds	r3, #8
 800f434:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f436:	6013      	str	r3, [r2, #0]
 800f438:	9801      	ldr	r0, [sp, #4]
 800f43a:	b013      	add	sp, #76	; 0x4c
 800f43c:	ecbd 8b04 	vpop	{d8-d9}
 800f440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f444:	4b8b      	ldr	r3, [pc, #556]	; (800f674 <_dtoa_r+0x2dc>)
 800f446:	9301      	str	r3, [sp, #4]
 800f448:	3303      	adds	r3, #3
 800f44a:	e7f3      	b.n	800f434 <_dtoa_r+0x9c>
 800f44c:	2200      	movs	r2, #0
 800f44e:	2300      	movs	r3, #0
 800f450:	4650      	mov	r0, sl
 800f452:	4659      	mov	r1, fp
 800f454:	f7f1 fb60 	bl	8000b18 <__aeabi_dcmpeq>
 800f458:	ec4b ab19 	vmov	d9, sl, fp
 800f45c:	4680      	mov	r8, r0
 800f45e:	b158      	cbz	r0, 800f478 <_dtoa_r+0xe0>
 800f460:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f462:	2301      	movs	r3, #1
 800f464:	6013      	str	r3, [r2, #0]
 800f466:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f468:	2b00      	cmp	r3, #0
 800f46a:	f000 856b 	beq.w	800ff44 <_dtoa_r+0xbac>
 800f46e:	4883      	ldr	r0, [pc, #524]	; (800f67c <_dtoa_r+0x2e4>)
 800f470:	6018      	str	r0, [r3, #0]
 800f472:	1e43      	subs	r3, r0, #1
 800f474:	9301      	str	r3, [sp, #4]
 800f476:	e7df      	b.n	800f438 <_dtoa_r+0xa0>
 800f478:	ec4b ab10 	vmov	d0, sl, fp
 800f47c:	aa10      	add	r2, sp, #64	; 0x40
 800f47e:	a911      	add	r1, sp, #68	; 0x44
 800f480:	4620      	mov	r0, r4
 800f482:	f001 ff11 	bl	80112a8 <__d2b>
 800f486:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f48a:	ee08 0a10 	vmov	s16, r0
 800f48e:	2d00      	cmp	r5, #0
 800f490:	f000 8084 	beq.w	800f59c <_dtoa_r+0x204>
 800f494:	ee19 3a90 	vmov	r3, s19
 800f498:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f49c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f4a0:	4656      	mov	r6, sl
 800f4a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f4a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f4aa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f4ae:	4b74      	ldr	r3, [pc, #464]	; (800f680 <_dtoa_r+0x2e8>)
 800f4b0:	2200      	movs	r2, #0
 800f4b2:	4630      	mov	r0, r6
 800f4b4:	4639      	mov	r1, r7
 800f4b6:	f7f0 ff0f 	bl	80002d8 <__aeabi_dsub>
 800f4ba:	a365      	add	r3, pc, #404	; (adr r3, 800f650 <_dtoa_r+0x2b8>)
 800f4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4c0:	f7f1 f8c2 	bl	8000648 <__aeabi_dmul>
 800f4c4:	a364      	add	r3, pc, #400	; (adr r3, 800f658 <_dtoa_r+0x2c0>)
 800f4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ca:	f7f0 ff07 	bl	80002dc <__adddf3>
 800f4ce:	4606      	mov	r6, r0
 800f4d0:	4628      	mov	r0, r5
 800f4d2:	460f      	mov	r7, r1
 800f4d4:	f7f1 f84e 	bl	8000574 <__aeabi_i2d>
 800f4d8:	a361      	add	r3, pc, #388	; (adr r3, 800f660 <_dtoa_r+0x2c8>)
 800f4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4de:	f7f1 f8b3 	bl	8000648 <__aeabi_dmul>
 800f4e2:	4602      	mov	r2, r0
 800f4e4:	460b      	mov	r3, r1
 800f4e6:	4630      	mov	r0, r6
 800f4e8:	4639      	mov	r1, r7
 800f4ea:	f7f0 fef7 	bl	80002dc <__adddf3>
 800f4ee:	4606      	mov	r6, r0
 800f4f0:	460f      	mov	r7, r1
 800f4f2:	f7f1 fb59 	bl	8000ba8 <__aeabi_d2iz>
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	9000      	str	r0, [sp, #0]
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	4630      	mov	r0, r6
 800f4fe:	4639      	mov	r1, r7
 800f500:	f7f1 fb14 	bl	8000b2c <__aeabi_dcmplt>
 800f504:	b150      	cbz	r0, 800f51c <_dtoa_r+0x184>
 800f506:	9800      	ldr	r0, [sp, #0]
 800f508:	f7f1 f834 	bl	8000574 <__aeabi_i2d>
 800f50c:	4632      	mov	r2, r6
 800f50e:	463b      	mov	r3, r7
 800f510:	f7f1 fb02 	bl	8000b18 <__aeabi_dcmpeq>
 800f514:	b910      	cbnz	r0, 800f51c <_dtoa_r+0x184>
 800f516:	9b00      	ldr	r3, [sp, #0]
 800f518:	3b01      	subs	r3, #1
 800f51a:	9300      	str	r3, [sp, #0]
 800f51c:	9b00      	ldr	r3, [sp, #0]
 800f51e:	2b16      	cmp	r3, #22
 800f520:	d85a      	bhi.n	800f5d8 <_dtoa_r+0x240>
 800f522:	9a00      	ldr	r2, [sp, #0]
 800f524:	4b57      	ldr	r3, [pc, #348]	; (800f684 <_dtoa_r+0x2ec>)
 800f526:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f52e:	ec51 0b19 	vmov	r0, r1, d9
 800f532:	f7f1 fafb 	bl	8000b2c <__aeabi_dcmplt>
 800f536:	2800      	cmp	r0, #0
 800f538:	d050      	beq.n	800f5dc <_dtoa_r+0x244>
 800f53a:	9b00      	ldr	r3, [sp, #0]
 800f53c:	3b01      	subs	r3, #1
 800f53e:	9300      	str	r3, [sp, #0]
 800f540:	2300      	movs	r3, #0
 800f542:	930b      	str	r3, [sp, #44]	; 0x2c
 800f544:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f546:	1b5d      	subs	r5, r3, r5
 800f548:	1e6b      	subs	r3, r5, #1
 800f54a:	9305      	str	r3, [sp, #20]
 800f54c:	bf45      	ittet	mi
 800f54e:	f1c5 0301 	rsbmi	r3, r5, #1
 800f552:	9304      	strmi	r3, [sp, #16]
 800f554:	2300      	movpl	r3, #0
 800f556:	2300      	movmi	r3, #0
 800f558:	bf4c      	ite	mi
 800f55a:	9305      	strmi	r3, [sp, #20]
 800f55c:	9304      	strpl	r3, [sp, #16]
 800f55e:	9b00      	ldr	r3, [sp, #0]
 800f560:	2b00      	cmp	r3, #0
 800f562:	db3d      	blt.n	800f5e0 <_dtoa_r+0x248>
 800f564:	9b05      	ldr	r3, [sp, #20]
 800f566:	9a00      	ldr	r2, [sp, #0]
 800f568:	920a      	str	r2, [sp, #40]	; 0x28
 800f56a:	4413      	add	r3, r2
 800f56c:	9305      	str	r3, [sp, #20]
 800f56e:	2300      	movs	r3, #0
 800f570:	9307      	str	r3, [sp, #28]
 800f572:	9b06      	ldr	r3, [sp, #24]
 800f574:	2b09      	cmp	r3, #9
 800f576:	f200 8089 	bhi.w	800f68c <_dtoa_r+0x2f4>
 800f57a:	2b05      	cmp	r3, #5
 800f57c:	bfc4      	itt	gt
 800f57e:	3b04      	subgt	r3, #4
 800f580:	9306      	strgt	r3, [sp, #24]
 800f582:	9b06      	ldr	r3, [sp, #24]
 800f584:	f1a3 0302 	sub.w	r3, r3, #2
 800f588:	bfcc      	ite	gt
 800f58a:	2500      	movgt	r5, #0
 800f58c:	2501      	movle	r5, #1
 800f58e:	2b03      	cmp	r3, #3
 800f590:	f200 8087 	bhi.w	800f6a2 <_dtoa_r+0x30a>
 800f594:	e8df f003 	tbb	[pc, r3]
 800f598:	59383a2d 	.word	0x59383a2d
 800f59c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f5a0:	441d      	add	r5, r3
 800f5a2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f5a6:	2b20      	cmp	r3, #32
 800f5a8:	bfc1      	itttt	gt
 800f5aa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f5ae:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f5b2:	fa0b f303 	lslgt.w	r3, fp, r3
 800f5b6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f5ba:	bfda      	itte	le
 800f5bc:	f1c3 0320 	rsble	r3, r3, #32
 800f5c0:	fa06 f003 	lslle.w	r0, r6, r3
 800f5c4:	4318      	orrgt	r0, r3
 800f5c6:	f7f0 ffc5 	bl	8000554 <__aeabi_ui2d>
 800f5ca:	2301      	movs	r3, #1
 800f5cc:	4606      	mov	r6, r0
 800f5ce:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f5d2:	3d01      	subs	r5, #1
 800f5d4:	930e      	str	r3, [sp, #56]	; 0x38
 800f5d6:	e76a      	b.n	800f4ae <_dtoa_r+0x116>
 800f5d8:	2301      	movs	r3, #1
 800f5da:	e7b2      	b.n	800f542 <_dtoa_r+0x1aa>
 800f5dc:	900b      	str	r0, [sp, #44]	; 0x2c
 800f5de:	e7b1      	b.n	800f544 <_dtoa_r+0x1ac>
 800f5e0:	9b04      	ldr	r3, [sp, #16]
 800f5e2:	9a00      	ldr	r2, [sp, #0]
 800f5e4:	1a9b      	subs	r3, r3, r2
 800f5e6:	9304      	str	r3, [sp, #16]
 800f5e8:	4253      	negs	r3, r2
 800f5ea:	9307      	str	r3, [sp, #28]
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	930a      	str	r3, [sp, #40]	; 0x28
 800f5f0:	e7bf      	b.n	800f572 <_dtoa_r+0x1da>
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	9308      	str	r3, [sp, #32]
 800f5f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	dc55      	bgt.n	800f6a8 <_dtoa_r+0x310>
 800f5fc:	2301      	movs	r3, #1
 800f5fe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f602:	461a      	mov	r2, r3
 800f604:	9209      	str	r2, [sp, #36]	; 0x24
 800f606:	e00c      	b.n	800f622 <_dtoa_r+0x28a>
 800f608:	2301      	movs	r3, #1
 800f60a:	e7f3      	b.n	800f5f4 <_dtoa_r+0x25c>
 800f60c:	2300      	movs	r3, #0
 800f60e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f610:	9308      	str	r3, [sp, #32]
 800f612:	9b00      	ldr	r3, [sp, #0]
 800f614:	4413      	add	r3, r2
 800f616:	9302      	str	r3, [sp, #8]
 800f618:	3301      	adds	r3, #1
 800f61a:	2b01      	cmp	r3, #1
 800f61c:	9303      	str	r3, [sp, #12]
 800f61e:	bfb8      	it	lt
 800f620:	2301      	movlt	r3, #1
 800f622:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f624:	2200      	movs	r2, #0
 800f626:	6042      	str	r2, [r0, #4]
 800f628:	2204      	movs	r2, #4
 800f62a:	f102 0614 	add.w	r6, r2, #20
 800f62e:	429e      	cmp	r6, r3
 800f630:	6841      	ldr	r1, [r0, #4]
 800f632:	d93d      	bls.n	800f6b0 <_dtoa_r+0x318>
 800f634:	4620      	mov	r0, r4
 800f636:	f001 fa49 	bl	8010acc <_Balloc>
 800f63a:	9001      	str	r0, [sp, #4]
 800f63c:	2800      	cmp	r0, #0
 800f63e:	d13b      	bne.n	800f6b8 <_dtoa_r+0x320>
 800f640:	4b11      	ldr	r3, [pc, #68]	; (800f688 <_dtoa_r+0x2f0>)
 800f642:	4602      	mov	r2, r0
 800f644:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f648:	e6c0      	b.n	800f3cc <_dtoa_r+0x34>
 800f64a:	2301      	movs	r3, #1
 800f64c:	e7df      	b.n	800f60e <_dtoa_r+0x276>
 800f64e:	bf00      	nop
 800f650:	636f4361 	.word	0x636f4361
 800f654:	3fd287a7 	.word	0x3fd287a7
 800f658:	8b60c8b3 	.word	0x8b60c8b3
 800f65c:	3fc68a28 	.word	0x3fc68a28
 800f660:	509f79fb 	.word	0x509f79fb
 800f664:	3fd34413 	.word	0x3fd34413
 800f668:	08013426 	.word	0x08013426
 800f66c:	0801343d 	.word	0x0801343d
 800f670:	7ff00000 	.word	0x7ff00000
 800f674:	08013422 	.word	0x08013422
 800f678:	08013419 	.word	0x08013419
 800f67c:	080132a1 	.word	0x080132a1
 800f680:	3ff80000 	.word	0x3ff80000
 800f684:	08013610 	.word	0x08013610
 800f688:	08013498 	.word	0x08013498
 800f68c:	2501      	movs	r5, #1
 800f68e:	2300      	movs	r3, #0
 800f690:	9306      	str	r3, [sp, #24]
 800f692:	9508      	str	r5, [sp, #32]
 800f694:	f04f 33ff 	mov.w	r3, #4294967295
 800f698:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f69c:	2200      	movs	r2, #0
 800f69e:	2312      	movs	r3, #18
 800f6a0:	e7b0      	b.n	800f604 <_dtoa_r+0x26c>
 800f6a2:	2301      	movs	r3, #1
 800f6a4:	9308      	str	r3, [sp, #32]
 800f6a6:	e7f5      	b.n	800f694 <_dtoa_r+0x2fc>
 800f6a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6aa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f6ae:	e7b8      	b.n	800f622 <_dtoa_r+0x28a>
 800f6b0:	3101      	adds	r1, #1
 800f6b2:	6041      	str	r1, [r0, #4]
 800f6b4:	0052      	lsls	r2, r2, #1
 800f6b6:	e7b8      	b.n	800f62a <_dtoa_r+0x292>
 800f6b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f6ba:	9a01      	ldr	r2, [sp, #4]
 800f6bc:	601a      	str	r2, [r3, #0]
 800f6be:	9b03      	ldr	r3, [sp, #12]
 800f6c0:	2b0e      	cmp	r3, #14
 800f6c2:	f200 809d 	bhi.w	800f800 <_dtoa_r+0x468>
 800f6c6:	2d00      	cmp	r5, #0
 800f6c8:	f000 809a 	beq.w	800f800 <_dtoa_r+0x468>
 800f6cc:	9b00      	ldr	r3, [sp, #0]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	dd32      	ble.n	800f738 <_dtoa_r+0x3a0>
 800f6d2:	4ab7      	ldr	r2, [pc, #732]	; (800f9b0 <_dtoa_r+0x618>)
 800f6d4:	f003 030f 	and.w	r3, r3, #15
 800f6d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f6dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f6e0:	9b00      	ldr	r3, [sp, #0]
 800f6e2:	05d8      	lsls	r0, r3, #23
 800f6e4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f6e8:	d516      	bpl.n	800f718 <_dtoa_r+0x380>
 800f6ea:	4bb2      	ldr	r3, [pc, #712]	; (800f9b4 <_dtoa_r+0x61c>)
 800f6ec:	ec51 0b19 	vmov	r0, r1, d9
 800f6f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f6f4:	f7f1 f8d2 	bl	800089c <__aeabi_ddiv>
 800f6f8:	f007 070f 	and.w	r7, r7, #15
 800f6fc:	4682      	mov	sl, r0
 800f6fe:	468b      	mov	fp, r1
 800f700:	2503      	movs	r5, #3
 800f702:	4eac      	ldr	r6, [pc, #688]	; (800f9b4 <_dtoa_r+0x61c>)
 800f704:	b957      	cbnz	r7, 800f71c <_dtoa_r+0x384>
 800f706:	4642      	mov	r2, r8
 800f708:	464b      	mov	r3, r9
 800f70a:	4650      	mov	r0, sl
 800f70c:	4659      	mov	r1, fp
 800f70e:	f7f1 f8c5 	bl	800089c <__aeabi_ddiv>
 800f712:	4682      	mov	sl, r0
 800f714:	468b      	mov	fp, r1
 800f716:	e028      	b.n	800f76a <_dtoa_r+0x3d2>
 800f718:	2502      	movs	r5, #2
 800f71a:	e7f2      	b.n	800f702 <_dtoa_r+0x36a>
 800f71c:	07f9      	lsls	r1, r7, #31
 800f71e:	d508      	bpl.n	800f732 <_dtoa_r+0x39a>
 800f720:	4640      	mov	r0, r8
 800f722:	4649      	mov	r1, r9
 800f724:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f728:	f7f0 ff8e 	bl	8000648 <__aeabi_dmul>
 800f72c:	3501      	adds	r5, #1
 800f72e:	4680      	mov	r8, r0
 800f730:	4689      	mov	r9, r1
 800f732:	107f      	asrs	r7, r7, #1
 800f734:	3608      	adds	r6, #8
 800f736:	e7e5      	b.n	800f704 <_dtoa_r+0x36c>
 800f738:	f000 809b 	beq.w	800f872 <_dtoa_r+0x4da>
 800f73c:	9b00      	ldr	r3, [sp, #0]
 800f73e:	4f9d      	ldr	r7, [pc, #628]	; (800f9b4 <_dtoa_r+0x61c>)
 800f740:	425e      	negs	r6, r3
 800f742:	4b9b      	ldr	r3, [pc, #620]	; (800f9b0 <_dtoa_r+0x618>)
 800f744:	f006 020f 	and.w	r2, r6, #15
 800f748:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f750:	ec51 0b19 	vmov	r0, r1, d9
 800f754:	f7f0 ff78 	bl	8000648 <__aeabi_dmul>
 800f758:	1136      	asrs	r6, r6, #4
 800f75a:	4682      	mov	sl, r0
 800f75c:	468b      	mov	fp, r1
 800f75e:	2300      	movs	r3, #0
 800f760:	2502      	movs	r5, #2
 800f762:	2e00      	cmp	r6, #0
 800f764:	d17a      	bne.n	800f85c <_dtoa_r+0x4c4>
 800f766:	2b00      	cmp	r3, #0
 800f768:	d1d3      	bne.n	800f712 <_dtoa_r+0x37a>
 800f76a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	f000 8082 	beq.w	800f876 <_dtoa_r+0x4de>
 800f772:	4b91      	ldr	r3, [pc, #580]	; (800f9b8 <_dtoa_r+0x620>)
 800f774:	2200      	movs	r2, #0
 800f776:	4650      	mov	r0, sl
 800f778:	4659      	mov	r1, fp
 800f77a:	f7f1 f9d7 	bl	8000b2c <__aeabi_dcmplt>
 800f77e:	2800      	cmp	r0, #0
 800f780:	d079      	beq.n	800f876 <_dtoa_r+0x4de>
 800f782:	9b03      	ldr	r3, [sp, #12]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d076      	beq.n	800f876 <_dtoa_r+0x4de>
 800f788:	9b02      	ldr	r3, [sp, #8]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	dd36      	ble.n	800f7fc <_dtoa_r+0x464>
 800f78e:	9b00      	ldr	r3, [sp, #0]
 800f790:	4650      	mov	r0, sl
 800f792:	4659      	mov	r1, fp
 800f794:	1e5f      	subs	r7, r3, #1
 800f796:	2200      	movs	r2, #0
 800f798:	4b88      	ldr	r3, [pc, #544]	; (800f9bc <_dtoa_r+0x624>)
 800f79a:	f7f0 ff55 	bl	8000648 <__aeabi_dmul>
 800f79e:	9e02      	ldr	r6, [sp, #8]
 800f7a0:	4682      	mov	sl, r0
 800f7a2:	468b      	mov	fp, r1
 800f7a4:	3501      	adds	r5, #1
 800f7a6:	4628      	mov	r0, r5
 800f7a8:	f7f0 fee4 	bl	8000574 <__aeabi_i2d>
 800f7ac:	4652      	mov	r2, sl
 800f7ae:	465b      	mov	r3, fp
 800f7b0:	f7f0 ff4a 	bl	8000648 <__aeabi_dmul>
 800f7b4:	4b82      	ldr	r3, [pc, #520]	; (800f9c0 <_dtoa_r+0x628>)
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	f7f0 fd90 	bl	80002dc <__adddf3>
 800f7bc:	46d0      	mov	r8, sl
 800f7be:	46d9      	mov	r9, fp
 800f7c0:	4682      	mov	sl, r0
 800f7c2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f7c6:	2e00      	cmp	r6, #0
 800f7c8:	d158      	bne.n	800f87c <_dtoa_r+0x4e4>
 800f7ca:	4b7e      	ldr	r3, [pc, #504]	; (800f9c4 <_dtoa_r+0x62c>)
 800f7cc:	2200      	movs	r2, #0
 800f7ce:	4640      	mov	r0, r8
 800f7d0:	4649      	mov	r1, r9
 800f7d2:	f7f0 fd81 	bl	80002d8 <__aeabi_dsub>
 800f7d6:	4652      	mov	r2, sl
 800f7d8:	465b      	mov	r3, fp
 800f7da:	4680      	mov	r8, r0
 800f7dc:	4689      	mov	r9, r1
 800f7de:	f7f1 f9c3 	bl	8000b68 <__aeabi_dcmpgt>
 800f7e2:	2800      	cmp	r0, #0
 800f7e4:	f040 8295 	bne.w	800fd12 <_dtoa_r+0x97a>
 800f7e8:	4652      	mov	r2, sl
 800f7ea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f7ee:	4640      	mov	r0, r8
 800f7f0:	4649      	mov	r1, r9
 800f7f2:	f7f1 f99b 	bl	8000b2c <__aeabi_dcmplt>
 800f7f6:	2800      	cmp	r0, #0
 800f7f8:	f040 8289 	bne.w	800fd0e <_dtoa_r+0x976>
 800f7fc:	ec5b ab19 	vmov	sl, fp, d9
 800f800:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f802:	2b00      	cmp	r3, #0
 800f804:	f2c0 8148 	blt.w	800fa98 <_dtoa_r+0x700>
 800f808:	9a00      	ldr	r2, [sp, #0]
 800f80a:	2a0e      	cmp	r2, #14
 800f80c:	f300 8144 	bgt.w	800fa98 <_dtoa_r+0x700>
 800f810:	4b67      	ldr	r3, [pc, #412]	; (800f9b0 <_dtoa_r+0x618>)
 800f812:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f816:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f81a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	f280 80d5 	bge.w	800f9cc <_dtoa_r+0x634>
 800f822:	9b03      	ldr	r3, [sp, #12]
 800f824:	2b00      	cmp	r3, #0
 800f826:	f300 80d1 	bgt.w	800f9cc <_dtoa_r+0x634>
 800f82a:	f040 826f 	bne.w	800fd0c <_dtoa_r+0x974>
 800f82e:	4b65      	ldr	r3, [pc, #404]	; (800f9c4 <_dtoa_r+0x62c>)
 800f830:	2200      	movs	r2, #0
 800f832:	4640      	mov	r0, r8
 800f834:	4649      	mov	r1, r9
 800f836:	f7f0 ff07 	bl	8000648 <__aeabi_dmul>
 800f83a:	4652      	mov	r2, sl
 800f83c:	465b      	mov	r3, fp
 800f83e:	f7f1 f989 	bl	8000b54 <__aeabi_dcmpge>
 800f842:	9e03      	ldr	r6, [sp, #12]
 800f844:	4637      	mov	r7, r6
 800f846:	2800      	cmp	r0, #0
 800f848:	f040 8245 	bne.w	800fcd6 <_dtoa_r+0x93e>
 800f84c:	9d01      	ldr	r5, [sp, #4]
 800f84e:	2331      	movs	r3, #49	; 0x31
 800f850:	f805 3b01 	strb.w	r3, [r5], #1
 800f854:	9b00      	ldr	r3, [sp, #0]
 800f856:	3301      	adds	r3, #1
 800f858:	9300      	str	r3, [sp, #0]
 800f85a:	e240      	b.n	800fcde <_dtoa_r+0x946>
 800f85c:	07f2      	lsls	r2, r6, #31
 800f85e:	d505      	bpl.n	800f86c <_dtoa_r+0x4d4>
 800f860:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f864:	f7f0 fef0 	bl	8000648 <__aeabi_dmul>
 800f868:	3501      	adds	r5, #1
 800f86a:	2301      	movs	r3, #1
 800f86c:	1076      	asrs	r6, r6, #1
 800f86e:	3708      	adds	r7, #8
 800f870:	e777      	b.n	800f762 <_dtoa_r+0x3ca>
 800f872:	2502      	movs	r5, #2
 800f874:	e779      	b.n	800f76a <_dtoa_r+0x3d2>
 800f876:	9f00      	ldr	r7, [sp, #0]
 800f878:	9e03      	ldr	r6, [sp, #12]
 800f87a:	e794      	b.n	800f7a6 <_dtoa_r+0x40e>
 800f87c:	9901      	ldr	r1, [sp, #4]
 800f87e:	4b4c      	ldr	r3, [pc, #304]	; (800f9b0 <_dtoa_r+0x618>)
 800f880:	4431      	add	r1, r6
 800f882:	910d      	str	r1, [sp, #52]	; 0x34
 800f884:	9908      	ldr	r1, [sp, #32]
 800f886:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f88a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f88e:	2900      	cmp	r1, #0
 800f890:	d043      	beq.n	800f91a <_dtoa_r+0x582>
 800f892:	494d      	ldr	r1, [pc, #308]	; (800f9c8 <_dtoa_r+0x630>)
 800f894:	2000      	movs	r0, #0
 800f896:	f7f1 f801 	bl	800089c <__aeabi_ddiv>
 800f89a:	4652      	mov	r2, sl
 800f89c:	465b      	mov	r3, fp
 800f89e:	f7f0 fd1b 	bl	80002d8 <__aeabi_dsub>
 800f8a2:	9d01      	ldr	r5, [sp, #4]
 800f8a4:	4682      	mov	sl, r0
 800f8a6:	468b      	mov	fp, r1
 800f8a8:	4649      	mov	r1, r9
 800f8aa:	4640      	mov	r0, r8
 800f8ac:	f7f1 f97c 	bl	8000ba8 <__aeabi_d2iz>
 800f8b0:	4606      	mov	r6, r0
 800f8b2:	f7f0 fe5f 	bl	8000574 <__aeabi_i2d>
 800f8b6:	4602      	mov	r2, r0
 800f8b8:	460b      	mov	r3, r1
 800f8ba:	4640      	mov	r0, r8
 800f8bc:	4649      	mov	r1, r9
 800f8be:	f7f0 fd0b 	bl	80002d8 <__aeabi_dsub>
 800f8c2:	3630      	adds	r6, #48	; 0x30
 800f8c4:	f805 6b01 	strb.w	r6, [r5], #1
 800f8c8:	4652      	mov	r2, sl
 800f8ca:	465b      	mov	r3, fp
 800f8cc:	4680      	mov	r8, r0
 800f8ce:	4689      	mov	r9, r1
 800f8d0:	f7f1 f92c 	bl	8000b2c <__aeabi_dcmplt>
 800f8d4:	2800      	cmp	r0, #0
 800f8d6:	d163      	bne.n	800f9a0 <_dtoa_r+0x608>
 800f8d8:	4642      	mov	r2, r8
 800f8da:	464b      	mov	r3, r9
 800f8dc:	4936      	ldr	r1, [pc, #216]	; (800f9b8 <_dtoa_r+0x620>)
 800f8de:	2000      	movs	r0, #0
 800f8e0:	f7f0 fcfa 	bl	80002d8 <__aeabi_dsub>
 800f8e4:	4652      	mov	r2, sl
 800f8e6:	465b      	mov	r3, fp
 800f8e8:	f7f1 f920 	bl	8000b2c <__aeabi_dcmplt>
 800f8ec:	2800      	cmp	r0, #0
 800f8ee:	f040 80b5 	bne.w	800fa5c <_dtoa_r+0x6c4>
 800f8f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f8f4:	429d      	cmp	r5, r3
 800f8f6:	d081      	beq.n	800f7fc <_dtoa_r+0x464>
 800f8f8:	4b30      	ldr	r3, [pc, #192]	; (800f9bc <_dtoa_r+0x624>)
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	4650      	mov	r0, sl
 800f8fe:	4659      	mov	r1, fp
 800f900:	f7f0 fea2 	bl	8000648 <__aeabi_dmul>
 800f904:	4b2d      	ldr	r3, [pc, #180]	; (800f9bc <_dtoa_r+0x624>)
 800f906:	4682      	mov	sl, r0
 800f908:	468b      	mov	fp, r1
 800f90a:	4640      	mov	r0, r8
 800f90c:	4649      	mov	r1, r9
 800f90e:	2200      	movs	r2, #0
 800f910:	f7f0 fe9a 	bl	8000648 <__aeabi_dmul>
 800f914:	4680      	mov	r8, r0
 800f916:	4689      	mov	r9, r1
 800f918:	e7c6      	b.n	800f8a8 <_dtoa_r+0x510>
 800f91a:	4650      	mov	r0, sl
 800f91c:	4659      	mov	r1, fp
 800f91e:	f7f0 fe93 	bl	8000648 <__aeabi_dmul>
 800f922:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f924:	9d01      	ldr	r5, [sp, #4]
 800f926:	930f      	str	r3, [sp, #60]	; 0x3c
 800f928:	4682      	mov	sl, r0
 800f92a:	468b      	mov	fp, r1
 800f92c:	4649      	mov	r1, r9
 800f92e:	4640      	mov	r0, r8
 800f930:	f7f1 f93a 	bl	8000ba8 <__aeabi_d2iz>
 800f934:	4606      	mov	r6, r0
 800f936:	f7f0 fe1d 	bl	8000574 <__aeabi_i2d>
 800f93a:	3630      	adds	r6, #48	; 0x30
 800f93c:	4602      	mov	r2, r0
 800f93e:	460b      	mov	r3, r1
 800f940:	4640      	mov	r0, r8
 800f942:	4649      	mov	r1, r9
 800f944:	f7f0 fcc8 	bl	80002d8 <__aeabi_dsub>
 800f948:	f805 6b01 	strb.w	r6, [r5], #1
 800f94c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f94e:	429d      	cmp	r5, r3
 800f950:	4680      	mov	r8, r0
 800f952:	4689      	mov	r9, r1
 800f954:	f04f 0200 	mov.w	r2, #0
 800f958:	d124      	bne.n	800f9a4 <_dtoa_r+0x60c>
 800f95a:	4b1b      	ldr	r3, [pc, #108]	; (800f9c8 <_dtoa_r+0x630>)
 800f95c:	4650      	mov	r0, sl
 800f95e:	4659      	mov	r1, fp
 800f960:	f7f0 fcbc 	bl	80002dc <__adddf3>
 800f964:	4602      	mov	r2, r0
 800f966:	460b      	mov	r3, r1
 800f968:	4640      	mov	r0, r8
 800f96a:	4649      	mov	r1, r9
 800f96c:	f7f1 f8fc 	bl	8000b68 <__aeabi_dcmpgt>
 800f970:	2800      	cmp	r0, #0
 800f972:	d173      	bne.n	800fa5c <_dtoa_r+0x6c4>
 800f974:	4652      	mov	r2, sl
 800f976:	465b      	mov	r3, fp
 800f978:	4913      	ldr	r1, [pc, #76]	; (800f9c8 <_dtoa_r+0x630>)
 800f97a:	2000      	movs	r0, #0
 800f97c:	f7f0 fcac 	bl	80002d8 <__aeabi_dsub>
 800f980:	4602      	mov	r2, r0
 800f982:	460b      	mov	r3, r1
 800f984:	4640      	mov	r0, r8
 800f986:	4649      	mov	r1, r9
 800f988:	f7f1 f8d0 	bl	8000b2c <__aeabi_dcmplt>
 800f98c:	2800      	cmp	r0, #0
 800f98e:	f43f af35 	beq.w	800f7fc <_dtoa_r+0x464>
 800f992:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f994:	1e6b      	subs	r3, r5, #1
 800f996:	930f      	str	r3, [sp, #60]	; 0x3c
 800f998:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f99c:	2b30      	cmp	r3, #48	; 0x30
 800f99e:	d0f8      	beq.n	800f992 <_dtoa_r+0x5fa>
 800f9a0:	9700      	str	r7, [sp, #0]
 800f9a2:	e049      	b.n	800fa38 <_dtoa_r+0x6a0>
 800f9a4:	4b05      	ldr	r3, [pc, #20]	; (800f9bc <_dtoa_r+0x624>)
 800f9a6:	f7f0 fe4f 	bl	8000648 <__aeabi_dmul>
 800f9aa:	4680      	mov	r8, r0
 800f9ac:	4689      	mov	r9, r1
 800f9ae:	e7bd      	b.n	800f92c <_dtoa_r+0x594>
 800f9b0:	08013610 	.word	0x08013610
 800f9b4:	080135e8 	.word	0x080135e8
 800f9b8:	3ff00000 	.word	0x3ff00000
 800f9bc:	40240000 	.word	0x40240000
 800f9c0:	401c0000 	.word	0x401c0000
 800f9c4:	40140000 	.word	0x40140000
 800f9c8:	3fe00000 	.word	0x3fe00000
 800f9cc:	9d01      	ldr	r5, [sp, #4]
 800f9ce:	4656      	mov	r6, sl
 800f9d0:	465f      	mov	r7, fp
 800f9d2:	4642      	mov	r2, r8
 800f9d4:	464b      	mov	r3, r9
 800f9d6:	4630      	mov	r0, r6
 800f9d8:	4639      	mov	r1, r7
 800f9da:	f7f0 ff5f 	bl	800089c <__aeabi_ddiv>
 800f9de:	f7f1 f8e3 	bl	8000ba8 <__aeabi_d2iz>
 800f9e2:	4682      	mov	sl, r0
 800f9e4:	f7f0 fdc6 	bl	8000574 <__aeabi_i2d>
 800f9e8:	4642      	mov	r2, r8
 800f9ea:	464b      	mov	r3, r9
 800f9ec:	f7f0 fe2c 	bl	8000648 <__aeabi_dmul>
 800f9f0:	4602      	mov	r2, r0
 800f9f2:	460b      	mov	r3, r1
 800f9f4:	4630      	mov	r0, r6
 800f9f6:	4639      	mov	r1, r7
 800f9f8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f9fc:	f7f0 fc6c 	bl	80002d8 <__aeabi_dsub>
 800fa00:	f805 6b01 	strb.w	r6, [r5], #1
 800fa04:	9e01      	ldr	r6, [sp, #4]
 800fa06:	9f03      	ldr	r7, [sp, #12]
 800fa08:	1bae      	subs	r6, r5, r6
 800fa0a:	42b7      	cmp	r7, r6
 800fa0c:	4602      	mov	r2, r0
 800fa0e:	460b      	mov	r3, r1
 800fa10:	d135      	bne.n	800fa7e <_dtoa_r+0x6e6>
 800fa12:	f7f0 fc63 	bl	80002dc <__adddf3>
 800fa16:	4642      	mov	r2, r8
 800fa18:	464b      	mov	r3, r9
 800fa1a:	4606      	mov	r6, r0
 800fa1c:	460f      	mov	r7, r1
 800fa1e:	f7f1 f8a3 	bl	8000b68 <__aeabi_dcmpgt>
 800fa22:	b9d0      	cbnz	r0, 800fa5a <_dtoa_r+0x6c2>
 800fa24:	4642      	mov	r2, r8
 800fa26:	464b      	mov	r3, r9
 800fa28:	4630      	mov	r0, r6
 800fa2a:	4639      	mov	r1, r7
 800fa2c:	f7f1 f874 	bl	8000b18 <__aeabi_dcmpeq>
 800fa30:	b110      	cbz	r0, 800fa38 <_dtoa_r+0x6a0>
 800fa32:	f01a 0f01 	tst.w	sl, #1
 800fa36:	d110      	bne.n	800fa5a <_dtoa_r+0x6c2>
 800fa38:	4620      	mov	r0, r4
 800fa3a:	ee18 1a10 	vmov	r1, s16
 800fa3e:	f001 f885 	bl	8010b4c <_Bfree>
 800fa42:	2300      	movs	r3, #0
 800fa44:	9800      	ldr	r0, [sp, #0]
 800fa46:	702b      	strb	r3, [r5, #0]
 800fa48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fa4a:	3001      	adds	r0, #1
 800fa4c:	6018      	str	r0, [r3, #0]
 800fa4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	f43f acf1 	beq.w	800f438 <_dtoa_r+0xa0>
 800fa56:	601d      	str	r5, [r3, #0]
 800fa58:	e4ee      	b.n	800f438 <_dtoa_r+0xa0>
 800fa5a:	9f00      	ldr	r7, [sp, #0]
 800fa5c:	462b      	mov	r3, r5
 800fa5e:	461d      	mov	r5, r3
 800fa60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fa64:	2a39      	cmp	r2, #57	; 0x39
 800fa66:	d106      	bne.n	800fa76 <_dtoa_r+0x6de>
 800fa68:	9a01      	ldr	r2, [sp, #4]
 800fa6a:	429a      	cmp	r2, r3
 800fa6c:	d1f7      	bne.n	800fa5e <_dtoa_r+0x6c6>
 800fa6e:	9901      	ldr	r1, [sp, #4]
 800fa70:	2230      	movs	r2, #48	; 0x30
 800fa72:	3701      	adds	r7, #1
 800fa74:	700a      	strb	r2, [r1, #0]
 800fa76:	781a      	ldrb	r2, [r3, #0]
 800fa78:	3201      	adds	r2, #1
 800fa7a:	701a      	strb	r2, [r3, #0]
 800fa7c:	e790      	b.n	800f9a0 <_dtoa_r+0x608>
 800fa7e:	4ba6      	ldr	r3, [pc, #664]	; (800fd18 <_dtoa_r+0x980>)
 800fa80:	2200      	movs	r2, #0
 800fa82:	f7f0 fde1 	bl	8000648 <__aeabi_dmul>
 800fa86:	2200      	movs	r2, #0
 800fa88:	2300      	movs	r3, #0
 800fa8a:	4606      	mov	r6, r0
 800fa8c:	460f      	mov	r7, r1
 800fa8e:	f7f1 f843 	bl	8000b18 <__aeabi_dcmpeq>
 800fa92:	2800      	cmp	r0, #0
 800fa94:	d09d      	beq.n	800f9d2 <_dtoa_r+0x63a>
 800fa96:	e7cf      	b.n	800fa38 <_dtoa_r+0x6a0>
 800fa98:	9a08      	ldr	r2, [sp, #32]
 800fa9a:	2a00      	cmp	r2, #0
 800fa9c:	f000 80d7 	beq.w	800fc4e <_dtoa_r+0x8b6>
 800faa0:	9a06      	ldr	r2, [sp, #24]
 800faa2:	2a01      	cmp	r2, #1
 800faa4:	f300 80ba 	bgt.w	800fc1c <_dtoa_r+0x884>
 800faa8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800faaa:	2a00      	cmp	r2, #0
 800faac:	f000 80b2 	beq.w	800fc14 <_dtoa_r+0x87c>
 800fab0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fab4:	9e07      	ldr	r6, [sp, #28]
 800fab6:	9d04      	ldr	r5, [sp, #16]
 800fab8:	9a04      	ldr	r2, [sp, #16]
 800faba:	441a      	add	r2, r3
 800fabc:	9204      	str	r2, [sp, #16]
 800fabe:	9a05      	ldr	r2, [sp, #20]
 800fac0:	2101      	movs	r1, #1
 800fac2:	441a      	add	r2, r3
 800fac4:	4620      	mov	r0, r4
 800fac6:	9205      	str	r2, [sp, #20]
 800fac8:	f001 f942 	bl	8010d50 <__i2b>
 800facc:	4607      	mov	r7, r0
 800face:	2d00      	cmp	r5, #0
 800fad0:	dd0c      	ble.n	800faec <_dtoa_r+0x754>
 800fad2:	9b05      	ldr	r3, [sp, #20]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	dd09      	ble.n	800faec <_dtoa_r+0x754>
 800fad8:	42ab      	cmp	r3, r5
 800fada:	9a04      	ldr	r2, [sp, #16]
 800fadc:	bfa8      	it	ge
 800fade:	462b      	movge	r3, r5
 800fae0:	1ad2      	subs	r2, r2, r3
 800fae2:	9204      	str	r2, [sp, #16]
 800fae4:	9a05      	ldr	r2, [sp, #20]
 800fae6:	1aed      	subs	r5, r5, r3
 800fae8:	1ad3      	subs	r3, r2, r3
 800faea:	9305      	str	r3, [sp, #20]
 800faec:	9b07      	ldr	r3, [sp, #28]
 800faee:	b31b      	cbz	r3, 800fb38 <_dtoa_r+0x7a0>
 800faf0:	9b08      	ldr	r3, [sp, #32]
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	f000 80af 	beq.w	800fc56 <_dtoa_r+0x8be>
 800faf8:	2e00      	cmp	r6, #0
 800fafa:	dd13      	ble.n	800fb24 <_dtoa_r+0x78c>
 800fafc:	4639      	mov	r1, r7
 800fafe:	4632      	mov	r2, r6
 800fb00:	4620      	mov	r0, r4
 800fb02:	f001 f9e5 	bl	8010ed0 <__pow5mult>
 800fb06:	ee18 2a10 	vmov	r2, s16
 800fb0a:	4601      	mov	r1, r0
 800fb0c:	4607      	mov	r7, r0
 800fb0e:	4620      	mov	r0, r4
 800fb10:	f001 f934 	bl	8010d7c <__multiply>
 800fb14:	ee18 1a10 	vmov	r1, s16
 800fb18:	4680      	mov	r8, r0
 800fb1a:	4620      	mov	r0, r4
 800fb1c:	f001 f816 	bl	8010b4c <_Bfree>
 800fb20:	ee08 8a10 	vmov	s16, r8
 800fb24:	9b07      	ldr	r3, [sp, #28]
 800fb26:	1b9a      	subs	r2, r3, r6
 800fb28:	d006      	beq.n	800fb38 <_dtoa_r+0x7a0>
 800fb2a:	ee18 1a10 	vmov	r1, s16
 800fb2e:	4620      	mov	r0, r4
 800fb30:	f001 f9ce 	bl	8010ed0 <__pow5mult>
 800fb34:	ee08 0a10 	vmov	s16, r0
 800fb38:	2101      	movs	r1, #1
 800fb3a:	4620      	mov	r0, r4
 800fb3c:	f001 f908 	bl	8010d50 <__i2b>
 800fb40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	4606      	mov	r6, r0
 800fb46:	f340 8088 	ble.w	800fc5a <_dtoa_r+0x8c2>
 800fb4a:	461a      	mov	r2, r3
 800fb4c:	4601      	mov	r1, r0
 800fb4e:	4620      	mov	r0, r4
 800fb50:	f001 f9be 	bl	8010ed0 <__pow5mult>
 800fb54:	9b06      	ldr	r3, [sp, #24]
 800fb56:	2b01      	cmp	r3, #1
 800fb58:	4606      	mov	r6, r0
 800fb5a:	f340 8081 	ble.w	800fc60 <_dtoa_r+0x8c8>
 800fb5e:	f04f 0800 	mov.w	r8, #0
 800fb62:	6933      	ldr	r3, [r6, #16]
 800fb64:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fb68:	6918      	ldr	r0, [r3, #16]
 800fb6a:	f001 f8a1 	bl	8010cb0 <__hi0bits>
 800fb6e:	f1c0 0020 	rsb	r0, r0, #32
 800fb72:	9b05      	ldr	r3, [sp, #20]
 800fb74:	4418      	add	r0, r3
 800fb76:	f010 001f 	ands.w	r0, r0, #31
 800fb7a:	f000 8092 	beq.w	800fca2 <_dtoa_r+0x90a>
 800fb7e:	f1c0 0320 	rsb	r3, r0, #32
 800fb82:	2b04      	cmp	r3, #4
 800fb84:	f340 808a 	ble.w	800fc9c <_dtoa_r+0x904>
 800fb88:	f1c0 001c 	rsb	r0, r0, #28
 800fb8c:	9b04      	ldr	r3, [sp, #16]
 800fb8e:	4403      	add	r3, r0
 800fb90:	9304      	str	r3, [sp, #16]
 800fb92:	9b05      	ldr	r3, [sp, #20]
 800fb94:	4403      	add	r3, r0
 800fb96:	4405      	add	r5, r0
 800fb98:	9305      	str	r3, [sp, #20]
 800fb9a:	9b04      	ldr	r3, [sp, #16]
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	dd07      	ble.n	800fbb0 <_dtoa_r+0x818>
 800fba0:	ee18 1a10 	vmov	r1, s16
 800fba4:	461a      	mov	r2, r3
 800fba6:	4620      	mov	r0, r4
 800fba8:	f001 f9ec 	bl	8010f84 <__lshift>
 800fbac:	ee08 0a10 	vmov	s16, r0
 800fbb0:	9b05      	ldr	r3, [sp, #20]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	dd05      	ble.n	800fbc2 <_dtoa_r+0x82a>
 800fbb6:	4631      	mov	r1, r6
 800fbb8:	461a      	mov	r2, r3
 800fbba:	4620      	mov	r0, r4
 800fbbc:	f001 f9e2 	bl	8010f84 <__lshift>
 800fbc0:	4606      	mov	r6, r0
 800fbc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d06e      	beq.n	800fca6 <_dtoa_r+0x90e>
 800fbc8:	ee18 0a10 	vmov	r0, s16
 800fbcc:	4631      	mov	r1, r6
 800fbce:	f001 fa49 	bl	8011064 <__mcmp>
 800fbd2:	2800      	cmp	r0, #0
 800fbd4:	da67      	bge.n	800fca6 <_dtoa_r+0x90e>
 800fbd6:	9b00      	ldr	r3, [sp, #0]
 800fbd8:	3b01      	subs	r3, #1
 800fbda:	ee18 1a10 	vmov	r1, s16
 800fbde:	9300      	str	r3, [sp, #0]
 800fbe0:	220a      	movs	r2, #10
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	f000 ffd3 	bl	8010b90 <__multadd>
 800fbea:	9b08      	ldr	r3, [sp, #32]
 800fbec:	ee08 0a10 	vmov	s16, r0
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	f000 81b1 	beq.w	800ff58 <_dtoa_r+0xbc0>
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	4639      	mov	r1, r7
 800fbfa:	220a      	movs	r2, #10
 800fbfc:	4620      	mov	r0, r4
 800fbfe:	f000 ffc7 	bl	8010b90 <__multadd>
 800fc02:	9b02      	ldr	r3, [sp, #8]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	4607      	mov	r7, r0
 800fc08:	f300 808e 	bgt.w	800fd28 <_dtoa_r+0x990>
 800fc0c:	9b06      	ldr	r3, [sp, #24]
 800fc0e:	2b02      	cmp	r3, #2
 800fc10:	dc51      	bgt.n	800fcb6 <_dtoa_r+0x91e>
 800fc12:	e089      	b.n	800fd28 <_dtoa_r+0x990>
 800fc14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fc16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fc1a:	e74b      	b.n	800fab4 <_dtoa_r+0x71c>
 800fc1c:	9b03      	ldr	r3, [sp, #12]
 800fc1e:	1e5e      	subs	r6, r3, #1
 800fc20:	9b07      	ldr	r3, [sp, #28]
 800fc22:	42b3      	cmp	r3, r6
 800fc24:	bfbf      	itttt	lt
 800fc26:	9b07      	ldrlt	r3, [sp, #28]
 800fc28:	9607      	strlt	r6, [sp, #28]
 800fc2a:	1af2      	sublt	r2, r6, r3
 800fc2c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800fc2e:	bfb6      	itet	lt
 800fc30:	189b      	addlt	r3, r3, r2
 800fc32:	1b9e      	subge	r6, r3, r6
 800fc34:	930a      	strlt	r3, [sp, #40]	; 0x28
 800fc36:	9b03      	ldr	r3, [sp, #12]
 800fc38:	bfb8      	it	lt
 800fc3a:	2600      	movlt	r6, #0
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	bfb7      	itett	lt
 800fc40:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800fc44:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800fc48:	1a9d      	sublt	r5, r3, r2
 800fc4a:	2300      	movlt	r3, #0
 800fc4c:	e734      	b.n	800fab8 <_dtoa_r+0x720>
 800fc4e:	9e07      	ldr	r6, [sp, #28]
 800fc50:	9d04      	ldr	r5, [sp, #16]
 800fc52:	9f08      	ldr	r7, [sp, #32]
 800fc54:	e73b      	b.n	800face <_dtoa_r+0x736>
 800fc56:	9a07      	ldr	r2, [sp, #28]
 800fc58:	e767      	b.n	800fb2a <_dtoa_r+0x792>
 800fc5a:	9b06      	ldr	r3, [sp, #24]
 800fc5c:	2b01      	cmp	r3, #1
 800fc5e:	dc18      	bgt.n	800fc92 <_dtoa_r+0x8fa>
 800fc60:	f1ba 0f00 	cmp.w	sl, #0
 800fc64:	d115      	bne.n	800fc92 <_dtoa_r+0x8fa>
 800fc66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fc6a:	b993      	cbnz	r3, 800fc92 <_dtoa_r+0x8fa>
 800fc6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fc70:	0d1b      	lsrs	r3, r3, #20
 800fc72:	051b      	lsls	r3, r3, #20
 800fc74:	b183      	cbz	r3, 800fc98 <_dtoa_r+0x900>
 800fc76:	9b04      	ldr	r3, [sp, #16]
 800fc78:	3301      	adds	r3, #1
 800fc7a:	9304      	str	r3, [sp, #16]
 800fc7c:	9b05      	ldr	r3, [sp, #20]
 800fc7e:	3301      	adds	r3, #1
 800fc80:	9305      	str	r3, [sp, #20]
 800fc82:	f04f 0801 	mov.w	r8, #1
 800fc86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	f47f af6a 	bne.w	800fb62 <_dtoa_r+0x7ca>
 800fc8e:	2001      	movs	r0, #1
 800fc90:	e76f      	b.n	800fb72 <_dtoa_r+0x7da>
 800fc92:	f04f 0800 	mov.w	r8, #0
 800fc96:	e7f6      	b.n	800fc86 <_dtoa_r+0x8ee>
 800fc98:	4698      	mov	r8, r3
 800fc9a:	e7f4      	b.n	800fc86 <_dtoa_r+0x8ee>
 800fc9c:	f43f af7d 	beq.w	800fb9a <_dtoa_r+0x802>
 800fca0:	4618      	mov	r0, r3
 800fca2:	301c      	adds	r0, #28
 800fca4:	e772      	b.n	800fb8c <_dtoa_r+0x7f4>
 800fca6:	9b03      	ldr	r3, [sp, #12]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	dc37      	bgt.n	800fd1c <_dtoa_r+0x984>
 800fcac:	9b06      	ldr	r3, [sp, #24]
 800fcae:	2b02      	cmp	r3, #2
 800fcb0:	dd34      	ble.n	800fd1c <_dtoa_r+0x984>
 800fcb2:	9b03      	ldr	r3, [sp, #12]
 800fcb4:	9302      	str	r3, [sp, #8]
 800fcb6:	9b02      	ldr	r3, [sp, #8]
 800fcb8:	b96b      	cbnz	r3, 800fcd6 <_dtoa_r+0x93e>
 800fcba:	4631      	mov	r1, r6
 800fcbc:	2205      	movs	r2, #5
 800fcbe:	4620      	mov	r0, r4
 800fcc0:	f000 ff66 	bl	8010b90 <__multadd>
 800fcc4:	4601      	mov	r1, r0
 800fcc6:	4606      	mov	r6, r0
 800fcc8:	ee18 0a10 	vmov	r0, s16
 800fccc:	f001 f9ca 	bl	8011064 <__mcmp>
 800fcd0:	2800      	cmp	r0, #0
 800fcd2:	f73f adbb 	bgt.w	800f84c <_dtoa_r+0x4b4>
 800fcd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcd8:	9d01      	ldr	r5, [sp, #4]
 800fcda:	43db      	mvns	r3, r3
 800fcdc:	9300      	str	r3, [sp, #0]
 800fcde:	f04f 0800 	mov.w	r8, #0
 800fce2:	4631      	mov	r1, r6
 800fce4:	4620      	mov	r0, r4
 800fce6:	f000 ff31 	bl	8010b4c <_Bfree>
 800fcea:	2f00      	cmp	r7, #0
 800fcec:	f43f aea4 	beq.w	800fa38 <_dtoa_r+0x6a0>
 800fcf0:	f1b8 0f00 	cmp.w	r8, #0
 800fcf4:	d005      	beq.n	800fd02 <_dtoa_r+0x96a>
 800fcf6:	45b8      	cmp	r8, r7
 800fcf8:	d003      	beq.n	800fd02 <_dtoa_r+0x96a>
 800fcfa:	4641      	mov	r1, r8
 800fcfc:	4620      	mov	r0, r4
 800fcfe:	f000 ff25 	bl	8010b4c <_Bfree>
 800fd02:	4639      	mov	r1, r7
 800fd04:	4620      	mov	r0, r4
 800fd06:	f000 ff21 	bl	8010b4c <_Bfree>
 800fd0a:	e695      	b.n	800fa38 <_dtoa_r+0x6a0>
 800fd0c:	2600      	movs	r6, #0
 800fd0e:	4637      	mov	r7, r6
 800fd10:	e7e1      	b.n	800fcd6 <_dtoa_r+0x93e>
 800fd12:	9700      	str	r7, [sp, #0]
 800fd14:	4637      	mov	r7, r6
 800fd16:	e599      	b.n	800f84c <_dtoa_r+0x4b4>
 800fd18:	40240000 	.word	0x40240000
 800fd1c:	9b08      	ldr	r3, [sp, #32]
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	f000 80ca 	beq.w	800feb8 <_dtoa_r+0xb20>
 800fd24:	9b03      	ldr	r3, [sp, #12]
 800fd26:	9302      	str	r3, [sp, #8]
 800fd28:	2d00      	cmp	r5, #0
 800fd2a:	dd05      	ble.n	800fd38 <_dtoa_r+0x9a0>
 800fd2c:	4639      	mov	r1, r7
 800fd2e:	462a      	mov	r2, r5
 800fd30:	4620      	mov	r0, r4
 800fd32:	f001 f927 	bl	8010f84 <__lshift>
 800fd36:	4607      	mov	r7, r0
 800fd38:	f1b8 0f00 	cmp.w	r8, #0
 800fd3c:	d05b      	beq.n	800fdf6 <_dtoa_r+0xa5e>
 800fd3e:	6879      	ldr	r1, [r7, #4]
 800fd40:	4620      	mov	r0, r4
 800fd42:	f000 fec3 	bl	8010acc <_Balloc>
 800fd46:	4605      	mov	r5, r0
 800fd48:	b928      	cbnz	r0, 800fd56 <_dtoa_r+0x9be>
 800fd4a:	4b87      	ldr	r3, [pc, #540]	; (800ff68 <_dtoa_r+0xbd0>)
 800fd4c:	4602      	mov	r2, r0
 800fd4e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fd52:	f7ff bb3b 	b.w	800f3cc <_dtoa_r+0x34>
 800fd56:	693a      	ldr	r2, [r7, #16]
 800fd58:	3202      	adds	r2, #2
 800fd5a:	0092      	lsls	r2, r2, #2
 800fd5c:	f107 010c 	add.w	r1, r7, #12
 800fd60:	300c      	adds	r0, #12
 800fd62:	f7fd fde9 	bl	800d938 <memcpy>
 800fd66:	2201      	movs	r2, #1
 800fd68:	4629      	mov	r1, r5
 800fd6a:	4620      	mov	r0, r4
 800fd6c:	f001 f90a 	bl	8010f84 <__lshift>
 800fd70:	9b01      	ldr	r3, [sp, #4]
 800fd72:	f103 0901 	add.w	r9, r3, #1
 800fd76:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800fd7a:	4413      	add	r3, r2
 800fd7c:	9305      	str	r3, [sp, #20]
 800fd7e:	f00a 0301 	and.w	r3, sl, #1
 800fd82:	46b8      	mov	r8, r7
 800fd84:	9304      	str	r3, [sp, #16]
 800fd86:	4607      	mov	r7, r0
 800fd88:	4631      	mov	r1, r6
 800fd8a:	ee18 0a10 	vmov	r0, s16
 800fd8e:	f7ff fa75 	bl	800f27c <quorem>
 800fd92:	4641      	mov	r1, r8
 800fd94:	9002      	str	r0, [sp, #8]
 800fd96:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fd9a:	ee18 0a10 	vmov	r0, s16
 800fd9e:	f001 f961 	bl	8011064 <__mcmp>
 800fda2:	463a      	mov	r2, r7
 800fda4:	9003      	str	r0, [sp, #12]
 800fda6:	4631      	mov	r1, r6
 800fda8:	4620      	mov	r0, r4
 800fdaa:	f001 f977 	bl	801109c <__mdiff>
 800fdae:	68c2      	ldr	r2, [r0, #12]
 800fdb0:	f109 3bff 	add.w	fp, r9, #4294967295
 800fdb4:	4605      	mov	r5, r0
 800fdb6:	bb02      	cbnz	r2, 800fdfa <_dtoa_r+0xa62>
 800fdb8:	4601      	mov	r1, r0
 800fdba:	ee18 0a10 	vmov	r0, s16
 800fdbe:	f001 f951 	bl	8011064 <__mcmp>
 800fdc2:	4602      	mov	r2, r0
 800fdc4:	4629      	mov	r1, r5
 800fdc6:	4620      	mov	r0, r4
 800fdc8:	9207      	str	r2, [sp, #28]
 800fdca:	f000 febf 	bl	8010b4c <_Bfree>
 800fdce:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800fdd2:	ea43 0102 	orr.w	r1, r3, r2
 800fdd6:	9b04      	ldr	r3, [sp, #16]
 800fdd8:	430b      	orrs	r3, r1
 800fdda:	464d      	mov	r5, r9
 800fddc:	d10f      	bne.n	800fdfe <_dtoa_r+0xa66>
 800fdde:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fde2:	d02a      	beq.n	800fe3a <_dtoa_r+0xaa2>
 800fde4:	9b03      	ldr	r3, [sp, #12]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	dd02      	ble.n	800fdf0 <_dtoa_r+0xa58>
 800fdea:	9b02      	ldr	r3, [sp, #8]
 800fdec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800fdf0:	f88b a000 	strb.w	sl, [fp]
 800fdf4:	e775      	b.n	800fce2 <_dtoa_r+0x94a>
 800fdf6:	4638      	mov	r0, r7
 800fdf8:	e7ba      	b.n	800fd70 <_dtoa_r+0x9d8>
 800fdfa:	2201      	movs	r2, #1
 800fdfc:	e7e2      	b.n	800fdc4 <_dtoa_r+0xa2c>
 800fdfe:	9b03      	ldr	r3, [sp, #12]
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	db04      	blt.n	800fe0e <_dtoa_r+0xa76>
 800fe04:	9906      	ldr	r1, [sp, #24]
 800fe06:	430b      	orrs	r3, r1
 800fe08:	9904      	ldr	r1, [sp, #16]
 800fe0a:	430b      	orrs	r3, r1
 800fe0c:	d122      	bne.n	800fe54 <_dtoa_r+0xabc>
 800fe0e:	2a00      	cmp	r2, #0
 800fe10:	ddee      	ble.n	800fdf0 <_dtoa_r+0xa58>
 800fe12:	ee18 1a10 	vmov	r1, s16
 800fe16:	2201      	movs	r2, #1
 800fe18:	4620      	mov	r0, r4
 800fe1a:	f001 f8b3 	bl	8010f84 <__lshift>
 800fe1e:	4631      	mov	r1, r6
 800fe20:	ee08 0a10 	vmov	s16, r0
 800fe24:	f001 f91e 	bl	8011064 <__mcmp>
 800fe28:	2800      	cmp	r0, #0
 800fe2a:	dc03      	bgt.n	800fe34 <_dtoa_r+0xa9c>
 800fe2c:	d1e0      	bne.n	800fdf0 <_dtoa_r+0xa58>
 800fe2e:	f01a 0f01 	tst.w	sl, #1
 800fe32:	d0dd      	beq.n	800fdf0 <_dtoa_r+0xa58>
 800fe34:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fe38:	d1d7      	bne.n	800fdea <_dtoa_r+0xa52>
 800fe3a:	2339      	movs	r3, #57	; 0x39
 800fe3c:	f88b 3000 	strb.w	r3, [fp]
 800fe40:	462b      	mov	r3, r5
 800fe42:	461d      	mov	r5, r3
 800fe44:	3b01      	subs	r3, #1
 800fe46:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fe4a:	2a39      	cmp	r2, #57	; 0x39
 800fe4c:	d071      	beq.n	800ff32 <_dtoa_r+0xb9a>
 800fe4e:	3201      	adds	r2, #1
 800fe50:	701a      	strb	r2, [r3, #0]
 800fe52:	e746      	b.n	800fce2 <_dtoa_r+0x94a>
 800fe54:	2a00      	cmp	r2, #0
 800fe56:	dd07      	ble.n	800fe68 <_dtoa_r+0xad0>
 800fe58:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fe5c:	d0ed      	beq.n	800fe3a <_dtoa_r+0xaa2>
 800fe5e:	f10a 0301 	add.w	r3, sl, #1
 800fe62:	f88b 3000 	strb.w	r3, [fp]
 800fe66:	e73c      	b.n	800fce2 <_dtoa_r+0x94a>
 800fe68:	9b05      	ldr	r3, [sp, #20]
 800fe6a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800fe6e:	4599      	cmp	r9, r3
 800fe70:	d047      	beq.n	800ff02 <_dtoa_r+0xb6a>
 800fe72:	ee18 1a10 	vmov	r1, s16
 800fe76:	2300      	movs	r3, #0
 800fe78:	220a      	movs	r2, #10
 800fe7a:	4620      	mov	r0, r4
 800fe7c:	f000 fe88 	bl	8010b90 <__multadd>
 800fe80:	45b8      	cmp	r8, r7
 800fe82:	ee08 0a10 	vmov	s16, r0
 800fe86:	f04f 0300 	mov.w	r3, #0
 800fe8a:	f04f 020a 	mov.w	r2, #10
 800fe8e:	4641      	mov	r1, r8
 800fe90:	4620      	mov	r0, r4
 800fe92:	d106      	bne.n	800fea2 <_dtoa_r+0xb0a>
 800fe94:	f000 fe7c 	bl	8010b90 <__multadd>
 800fe98:	4680      	mov	r8, r0
 800fe9a:	4607      	mov	r7, r0
 800fe9c:	f109 0901 	add.w	r9, r9, #1
 800fea0:	e772      	b.n	800fd88 <_dtoa_r+0x9f0>
 800fea2:	f000 fe75 	bl	8010b90 <__multadd>
 800fea6:	4639      	mov	r1, r7
 800fea8:	4680      	mov	r8, r0
 800feaa:	2300      	movs	r3, #0
 800feac:	220a      	movs	r2, #10
 800feae:	4620      	mov	r0, r4
 800feb0:	f000 fe6e 	bl	8010b90 <__multadd>
 800feb4:	4607      	mov	r7, r0
 800feb6:	e7f1      	b.n	800fe9c <_dtoa_r+0xb04>
 800feb8:	9b03      	ldr	r3, [sp, #12]
 800feba:	9302      	str	r3, [sp, #8]
 800febc:	9d01      	ldr	r5, [sp, #4]
 800febe:	ee18 0a10 	vmov	r0, s16
 800fec2:	4631      	mov	r1, r6
 800fec4:	f7ff f9da 	bl	800f27c <quorem>
 800fec8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fecc:	9b01      	ldr	r3, [sp, #4]
 800fece:	f805 ab01 	strb.w	sl, [r5], #1
 800fed2:	1aea      	subs	r2, r5, r3
 800fed4:	9b02      	ldr	r3, [sp, #8]
 800fed6:	4293      	cmp	r3, r2
 800fed8:	dd09      	ble.n	800feee <_dtoa_r+0xb56>
 800feda:	ee18 1a10 	vmov	r1, s16
 800fede:	2300      	movs	r3, #0
 800fee0:	220a      	movs	r2, #10
 800fee2:	4620      	mov	r0, r4
 800fee4:	f000 fe54 	bl	8010b90 <__multadd>
 800fee8:	ee08 0a10 	vmov	s16, r0
 800feec:	e7e7      	b.n	800febe <_dtoa_r+0xb26>
 800feee:	9b02      	ldr	r3, [sp, #8]
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	bfc8      	it	gt
 800fef4:	461d      	movgt	r5, r3
 800fef6:	9b01      	ldr	r3, [sp, #4]
 800fef8:	bfd8      	it	le
 800fefa:	2501      	movle	r5, #1
 800fefc:	441d      	add	r5, r3
 800fefe:	f04f 0800 	mov.w	r8, #0
 800ff02:	ee18 1a10 	vmov	r1, s16
 800ff06:	2201      	movs	r2, #1
 800ff08:	4620      	mov	r0, r4
 800ff0a:	f001 f83b 	bl	8010f84 <__lshift>
 800ff0e:	4631      	mov	r1, r6
 800ff10:	ee08 0a10 	vmov	s16, r0
 800ff14:	f001 f8a6 	bl	8011064 <__mcmp>
 800ff18:	2800      	cmp	r0, #0
 800ff1a:	dc91      	bgt.n	800fe40 <_dtoa_r+0xaa8>
 800ff1c:	d102      	bne.n	800ff24 <_dtoa_r+0xb8c>
 800ff1e:	f01a 0f01 	tst.w	sl, #1
 800ff22:	d18d      	bne.n	800fe40 <_dtoa_r+0xaa8>
 800ff24:	462b      	mov	r3, r5
 800ff26:	461d      	mov	r5, r3
 800ff28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ff2c:	2a30      	cmp	r2, #48	; 0x30
 800ff2e:	d0fa      	beq.n	800ff26 <_dtoa_r+0xb8e>
 800ff30:	e6d7      	b.n	800fce2 <_dtoa_r+0x94a>
 800ff32:	9a01      	ldr	r2, [sp, #4]
 800ff34:	429a      	cmp	r2, r3
 800ff36:	d184      	bne.n	800fe42 <_dtoa_r+0xaaa>
 800ff38:	9b00      	ldr	r3, [sp, #0]
 800ff3a:	3301      	adds	r3, #1
 800ff3c:	9300      	str	r3, [sp, #0]
 800ff3e:	2331      	movs	r3, #49	; 0x31
 800ff40:	7013      	strb	r3, [r2, #0]
 800ff42:	e6ce      	b.n	800fce2 <_dtoa_r+0x94a>
 800ff44:	4b09      	ldr	r3, [pc, #36]	; (800ff6c <_dtoa_r+0xbd4>)
 800ff46:	f7ff ba95 	b.w	800f474 <_dtoa_r+0xdc>
 800ff4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	f47f aa6e 	bne.w	800f42e <_dtoa_r+0x96>
 800ff52:	4b07      	ldr	r3, [pc, #28]	; (800ff70 <_dtoa_r+0xbd8>)
 800ff54:	f7ff ba8e 	b.w	800f474 <_dtoa_r+0xdc>
 800ff58:	9b02      	ldr	r3, [sp, #8]
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	dcae      	bgt.n	800febc <_dtoa_r+0xb24>
 800ff5e:	9b06      	ldr	r3, [sp, #24]
 800ff60:	2b02      	cmp	r3, #2
 800ff62:	f73f aea8 	bgt.w	800fcb6 <_dtoa_r+0x91e>
 800ff66:	e7a9      	b.n	800febc <_dtoa_r+0xb24>
 800ff68:	08013498 	.word	0x08013498
 800ff6c:	080132a0 	.word	0x080132a0
 800ff70:	08013419 	.word	0x08013419

0800ff74 <__sflush_r>:
 800ff74:	898a      	ldrh	r2, [r1, #12]
 800ff76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff7a:	4605      	mov	r5, r0
 800ff7c:	0710      	lsls	r0, r2, #28
 800ff7e:	460c      	mov	r4, r1
 800ff80:	d458      	bmi.n	8010034 <__sflush_r+0xc0>
 800ff82:	684b      	ldr	r3, [r1, #4]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	dc05      	bgt.n	800ff94 <__sflush_r+0x20>
 800ff88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	dc02      	bgt.n	800ff94 <__sflush_r+0x20>
 800ff8e:	2000      	movs	r0, #0
 800ff90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ff96:	2e00      	cmp	r6, #0
 800ff98:	d0f9      	beq.n	800ff8e <__sflush_r+0x1a>
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ffa0:	682f      	ldr	r7, [r5, #0]
 800ffa2:	602b      	str	r3, [r5, #0]
 800ffa4:	d032      	beq.n	801000c <__sflush_r+0x98>
 800ffa6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ffa8:	89a3      	ldrh	r3, [r4, #12]
 800ffaa:	075a      	lsls	r2, r3, #29
 800ffac:	d505      	bpl.n	800ffba <__sflush_r+0x46>
 800ffae:	6863      	ldr	r3, [r4, #4]
 800ffb0:	1ac0      	subs	r0, r0, r3
 800ffb2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ffb4:	b10b      	cbz	r3, 800ffba <__sflush_r+0x46>
 800ffb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ffb8:	1ac0      	subs	r0, r0, r3
 800ffba:	2300      	movs	r3, #0
 800ffbc:	4602      	mov	r2, r0
 800ffbe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ffc0:	6a21      	ldr	r1, [r4, #32]
 800ffc2:	4628      	mov	r0, r5
 800ffc4:	47b0      	blx	r6
 800ffc6:	1c43      	adds	r3, r0, #1
 800ffc8:	89a3      	ldrh	r3, [r4, #12]
 800ffca:	d106      	bne.n	800ffda <__sflush_r+0x66>
 800ffcc:	6829      	ldr	r1, [r5, #0]
 800ffce:	291d      	cmp	r1, #29
 800ffd0:	d82c      	bhi.n	801002c <__sflush_r+0xb8>
 800ffd2:	4a2a      	ldr	r2, [pc, #168]	; (801007c <__sflush_r+0x108>)
 800ffd4:	40ca      	lsrs	r2, r1
 800ffd6:	07d6      	lsls	r6, r2, #31
 800ffd8:	d528      	bpl.n	801002c <__sflush_r+0xb8>
 800ffda:	2200      	movs	r2, #0
 800ffdc:	6062      	str	r2, [r4, #4]
 800ffde:	04d9      	lsls	r1, r3, #19
 800ffe0:	6922      	ldr	r2, [r4, #16]
 800ffe2:	6022      	str	r2, [r4, #0]
 800ffe4:	d504      	bpl.n	800fff0 <__sflush_r+0x7c>
 800ffe6:	1c42      	adds	r2, r0, #1
 800ffe8:	d101      	bne.n	800ffee <__sflush_r+0x7a>
 800ffea:	682b      	ldr	r3, [r5, #0]
 800ffec:	b903      	cbnz	r3, 800fff0 <__sflush_r+0x7c>
 800ffee:	6560      	str	r0, [r4, #84]	; 0x54
 800fff0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fff2:	602f      	str	r7, [r5, #0]
 800fff4:	2900      	cmp	r1, #0
 800fff6:	d0ca      	beq.n	800ff8e <__sflush_r+0x1a>
 800fff8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fffc:	4299      	cmp	r1, r3
 800fffe:	d002      	beq.n	8010006 <__sflush_r+0x92>
 8010000:	4628      	mov	r0, r5
 8010002:	f001 fa3b 	bl	801147c <_free_r>
 8010006:	2000      	movs	r0, #0
 8010008:	6360      	str	r0, [r4, #52]	; 0x34
 801000a:	e7c1      	b.n	800ff90 <__sflush_r+0x1c>
 801000c:	6a21      	ldr	r1, [r4, #32]
 801000e:	2301      	movs	r3, #1
 8010010:	4628      	mov	r0, r5
 8010012:	47b0      	blx	r6
 8010014:	1c41      	adds	r1, r0, #1
 8010016:	d1c7      	bne.n	800ffa8 <__sflush_r+0x34>
 8010018:	682b      	ldr	r3, [r5, #0]
 801001a:	2b00      	cmp	r3, #0
 801001c:	d0c4      	beq.n	800ffa8 <__sflush_r+0x34>
 801001e:	2b1d      	cmp	r3, #29
 8010020:	d001      	beq.n	8010026 <__sflush_r+0xb2>
 8010022:	2b16      	cmp	r3, #22
 8010024:	d101      	bne.n	801002a <__sflush_r+0xb6>
 8010026:	602f      	str	r7, [r5, #0]
 8010028:	e7b1      	b.n	800ff8e <__sflush_r+0x1a>
 801002a:	89a3      	ldrh	r3, [r4, #12]
 801002c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010030:	81a3      	strh	r3, [r4, #12]
 8010032:	e7ad      	b.n	800ff90 <__sflush_r+0x1c>
 8010034:	690f      	ldr	r7, [r1, #16]
 8010036:	2f00      	cmp	r7, #0
 8010038:	d0a9      	beq.n	800ff8e <__sflush_r+0x1a>
 801003a:	0793      	lsls	r3, r2, #30
 801003c:	680e      	ldr	r6, [r1, #0]
 801003e:	bf08      	it	eq
 8010040:	694b      	ldreq	r3, [r1, #20]
 8010042:	600f      	str	r7, [r1, #0]
 8010044:	bf18      	it	ne
 8010046:	2300      	movne	r3, #0
 8010048:	eba6 0807 	sub.w	r8, r6, r7
 801004c:	608b      	str	r3, [r1, #8]
 801004e:	f1b8 0f00 	cmp.w	r8, #0
 8010052:	dd9c      	ble.n	800ff8e <__sflush_r+0x1a>
 8010054:	6a21      	ldr	r1, [r4, #32]
 8010056:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010058:	4643      	mov	r3, r8
 801005a:	463a      	mov	r2, r7
 801005c:	4628      	mov	r0, r5
 801005e:	47b0      	blx	r6
 8010060:	2800      	cmp	r0, #0
 8010062:	dc06      	bgt.n	8010072 <__sflush_r+0xfe>
 8010064:	89a3      	ldrh	r3, [r4, #12]
 8010066:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801006a:	81a3      	strh	r3, [r4, #12]
 801006c:	f04f 30ff 	mov.w	r0, #4294967295
 8010070:	e78e      	b.n	800ff90 <__sflush_r+0x1c>
 8010072:	4407      	add	r7, r0
 8010074:	eba8 0800 	sub.w	r8, r8, r0
 8010078:	e7e9      	b.n	801004e <__sflush_r+0xda>
 801007a:	bf00      	nop
 801007c:	20400001 	.word	0x20400001

08010080 <_fflush_r>:
 8010080:	b538      	push	{r3, r4, r5, lr}
 8010082:	690b      	ldr	r3, [r1, #16]
 8010084:	4605      	mov	r5, r0
 8010086:	460c      	mov	r4, r1
 8010088:	b913      	cbnz	r3, 8010090 <_fflush_r+0x10>
 801008a:	2500      	movs	r5, #0
 801008c:	4628      	mov	r0, r5
 801008e:	bd38      	pop	{r3, r4, r5, pc}
 8010090:	b118      	cbz	r0, 801009a <_fflush_r+0x1a>
 8010092:	6983      	ldr	r3, [r0, #24]
 8010094:	b90b      	cbnz	r3, 801009a <_fflush_r+0x1a>
 8010096:	f000 f887 	bl	80101a8 <__sinit>
 801009a:	4b14      	ldr	r3, [pc, #80]	; (80100ec <_fflush_r+0x6c>)
 801009c:	429c      	cmp	r4, r3
 801009e:	d11b      	bne.n	80100d8 <_fflush_r+0x58>
 80100a0:	686c      	ldr	r4, [r5, #4]
 80100a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d0ef      	beq.n	801008a <_fflush_r+0xa>
 80100aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80100ac:	07d0      	lsls	r0, r2, #31
 80100ae:	d404      	bmi.n	80100ba <_fflush_r+0x3a>
 80100b0:	0599      	lsls	r1, r3, #22
 80100b2:	d402      	bmi.n	80100ba <_fflush_r+0x3a>
 80100b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80100b6:	f000 fc88 	bl	80109ca <__retarget_lock_acquire_recursive>
 80100ba:	4628      	mov	r0, r5
 80100bc:	4621      	mov	r1, r4
 80100be:	f7ff ff59 	bl	800ff74 <__sflush_r>
 80100c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80100c4:	07da      	lsls	r2, r3, #31
 80100c6:	4605      	mov	r5, r0
 80100c8:	d4e0      	bmi.n	801008c <_fflush_r+0xc>
 80100ca:	89a3      	ldrh	r3, [r4, #12]
 80100cc:	059b      	lsls	r3, r3, #22
 80100ce:	d4dd      	bmi.n	801008c <_fflush_r+0xc>
 80100d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80100d2:	f000 fc7b 	bl	80109cc <__retarget_lock_release_recursive>
 80100d6:	e7d9      	b.n	801008c <_fflush_r+0xc>
 80100d8:	4b05      	ldr	r3, [pc, #20]	; (80100f0 <_fflush_r+0x70>)
 80100da:	429c      	cmp	r4, r3
 80100dc:	d101      	bne.n	80100e2 <_fflush_r+0x62>
 80100de:	68ac      	ldr	r4, [r5, #8]
 80100e0:	e7df      	b.n	80100a2 <_fflush_r+0x22>
 80100e2:	4b04      	ldr	r3, [pc, #16]	; (80100f4 <_fflush_r+0x74>)
 80100e4:	429c      	cmp	r4, r3
 80100e6:	bf08      	it	eq
 80100e8:	68ec      	ldreq	r4, [r5, #12]
 80100ea:	e7da      	b.n	80100a2 <_fflush_r+0x22>
 80100ec:	080134cc 	.word	0x080134cc
 80100f0:	080134ec 	.word	0x080134ec
 80100f4:	080134ac 	.word	0x080134ac

080100f8 <std>:
 80100f8:	2300      	movs	r3, #0
 80100fa:	b510      	push	{r4, lr}
 80100fc:	4604      	mov	r4, r0
 80100fe:	e9c0 3300 	strd	r3, r3, [r0]
 8010102:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010106:	6083      	str	r3, [r0, #8]
 8010108:	8181      	strh	r1, [r0, #12]
 801010a:	6643      	str	r3, [r0, #100]	; 0x64
 801010c:	81c2      	strh	r2, [r0, #14]
 801010e:	6183      	str	r3, [r0, #24]
 8010110:	4619      	mov	r1, r3
 8010112:	2208      	movs	r2, #8
 8010114:	305c      	adds	r0, #92	; 0x5c
 8010116:	f7fd fc37 	bl	800d988 <memset>
 801011a:	4b05      	ldr	r3, [pc, #20]	; (8010130 <std+0x38>)
 801011c:	6263      	str	r3, [r4, #36]	; 0x24
 801011e:	4b05      	ldr	r3, [pc, #20]	; (8010134 <std+0x3c>)
 8010120:	62a3      	str	r3, [r4, #40]	; 0x28
 8010122:	4b05      	ldr	r3, [pc, #20]	; (8010138 <std+0x40>)
 8010124:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010126:	4b05      	ldr	r3, [pc, #20]	; (801013c <std+0x44>)
 8010128:	6224      	str	r4, [r4, #32]
 801012a:	6323      	str	r3, [r4, #48]	; 0x30
 801012c:	bd10      	pop	{r4, pc}
 801012e:	bf00      	nop
 8010130:	08011921 	.word	0x08011921
 8010134:	08011943 	.word	0x08011943
 8010138:	0801197b 	.word	0x0801197b
 801013c:	0801199f 	.word	0x0801199f

08010140 <_cleanup_r>:
 8010140:	4901      	ldr	r1, [pc, #4]	; (8010148 <_cleanup_r+0x8>)
 8010142:	f000 b8af 	b.w	80102a4 <_fwalk_reent>
 8010146:	bf00      	nop
 8010148:	08010081 	.word	0x08010081

0801014c <__sfmoreglue>:
 801014c:	b570      	push	{r4, r5, r6, lr}
 801014e:	2268      	movs	r2, #104	; 0x68
 8010150:	1e4d      	subs	r5, r1, #1
 8010152:	4355      	muls	r5, r2
 8010154:	460e      	mov	r6, r1
 8010156:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801015a:	f001 f9fb 	bl	8011554 <_malloc_r>
 801015e:	4604      	mov	r4, r0
 8010160:	b140      	cbz	r0, 8010174 <__sfmoreglue+0x28>
 8010162:	2100      	movs	r1, #0
 8010164:	e9c0 1600 	strd	r1, r6, [r0]
 8010168:	300c      	adds	r0, #12
 801016a:	60a0      	str	r0, [r4, #8]
 801016c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010170:	f7fd fc0a 	bl	800d988 <memset>
 8010174:	4620      	mov	r0, r4
 8010176:	bd70      	pop	{r4, r5, r6, pc}

08010178 <__sfp_lock_acquire>:
 8010178:	4801      	ldr	r0, [pc, #4]	; (8010180 <__sfp_lock_acquire+0x8>)
 801017a:	f000 bc26 	b.w	80109ca <__retarget_lock_acquire_recursive>
 801017e:	bf00      	nop
 8010180:	20005379 	.word	0x20005379

08010184 <__sfp_lock_release>:
 8010184:	4801      	ldr	r0, [pc, #4]	; (801018c <__sfp_lock_release+0x8>)
 8010186:	f000 bc21 	b.w	80109cc <__retarget_lock_release_recursive>
 801018a:	bf00      	nop
 801018c:	20005379 	.word	0x20005379

08010190 <__sinit_lock_acquire>:
 8010190:	4801      	ldr	r0, [pc, #4]	; (8010198 <__sinit_lock_acquire+0x8>)
 8010192:	f000 bc1a 	b.w	80109ca <__retarget_lock_acquire_recursive>
 8010196:	bf00      	nop
 8010198:	2000537a 	.word	0x2000537a

0801019c <__sinit_lock_release>:
 801019c:	4801      	ldr	r0, [pc, #4]	; (80101a4 <__sinit_lock_release+0x8>)
 801019e:	f000 bc15 	b.w	80109cc <__retarget_lock_release_recursive>
 80101a2:	bf00      	nop
 80101a4:	2000537a 	.word	0x2000537a

080101a8 <__sinit>:
 80101a8:	b510      	push	{r4, lr}
 80101aa:	4604      	mov	r4, r0
 80101ac:	f7ff fff0 	bl	8010190 <__sinit_lock_acquire>
 80101b0:	69a3      	ldr	r3, [r4, #24]
 80101b2:	b11b      	cbz	r3, 80101bc <__sinit+0x14>
 80101b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80101b8:	f7ff bff0 	b.w	801019c <__sinit_lock_release>
 80101bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80101c0:	6523      	str	r3, [r4, #80]	; 0x50
 80101c2:	4b13      	ldr	r3, [pc, #76]	; (8010210 <__sinit+0x68>)
 80101c4:	4a13      	ldr	r2, [pc, #76]	; (8010214 <__sinit+0x6c>)
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80101ca:	42a3      	cmp	r3, r4
 80101cc:	bf04      	itt	eq
 80101ce:	2301      	moveq	r3, #1
 80101d0:	61a3      	streq	r3, [r4, #24]
 80101d2:	4620      	mov	r0, r4
 80101d4:	f000 f820 	bl	8010218 <__sfp>
 80101d8:	6060      	str	r0, [r4, #4]
 80101da:	4620      	mov	r0, r4
 80101dc:	f000 f81c 	bl	8010218 <__sfp>
 80101e0:	60a0      	str	r0, [r4, #8]
 80101e2:	4620      	mov	r0, r4
 80101e4:	f000 f818 	bl	8010218 <__sfp>
 80101e8:	2200      	movs	r2, #0
 80101ea:	60e0      	str	r0, [r4, #12]
 80101ec:	2104      	movs	r1, #4
 80101ee:	6860      	ldr	r0, [r4, #4]
 80101f0:	f7ff ff82 	bl	80100f8 <std>
 80101f4:	68a0      	ldr	r0, [r4, #8]
 80101f6:	2201      	movs	r2, #1
 80101f8:	2109      	movs	r1, #9
 80101fa:	f7ff ff7d 	bl	80100f8 <std>
 80101fe:	68e0      	ldr	r0, [r4, #12]
 8010200:	2202      	movs	r2, #2
 8010202:	2112      	movs	r1, #18
 8010204:	f7ff ff78 	bl	80100f8 <std>
 8010208:	2301      	movs	r3, #1
 801020a:	61a3      	str	r3, [r4, #24]
 801020c:	e7d2      	b.n	80101b4 <__sinit+0xc>
 801020e:	bf00      	nop
 8010210:	0801328c 	.word	0x0801328c
 8010214:	08010141 	.word	0x08010141

08010218 <__sfp>:
 8010218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801021a:	4607      	mov	r7, r0
 801021c:	f7ff ffac 	bl	8010178 <__sfp_lock_acquire>
 8010220:	4b1e      	ldr	r3, [pc, #120]	; (801029c <__sfp+0x84>)
 8010222:	681e      	ldr	r6, [r3, #0]
 8010224:	69b3      	ldr	r3, [r6, #24]
 8010226:	b913      	cbnz	r3, 801022e <__sfp+0x16>
 8010228:	4630      	mov	r0, r6
 801022a:	f7ff ffbd 	bl	80101a8 <__sinit>
 801022e:	3648      	adds	r6, #72	; 0x48
 8010230:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010234:	3b01      	subs	r3, #1
 8010236:	d503      	bpl.n	8010240 <__sfp+0x28>
 8010238:	6833      	ldr	r3, [r6, #0]
 801023a:	b30b      	cbz	r3, 8010280 <__sfp+0x68>
 801023c:	6836      	ldr	r6, [r6, #0]
 801023e:	e7f7      	b.n	8010230 <__sfp+0x18>
 8010240:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010244:	b9d5      	cbnz	r5, 801027c <__sfp+0x64>
 8010246:	4b16      	ldr	r3, [pc, #88]	; (80102a0 <__sfp+0x88>)
 8010248:	60e3      	str	r3, [r4, #12]
 801024a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801024e:	6665      	str	r5, [r4, #100]	; 0x64
 8010250:	f000 fbba 	bl	80109c8 <__retarget_lock_init_recursive>
 8010254:	f7ff ff96 	bl	8010184 <__sfp_lock_release>
 8010258:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801025c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010260:	6025      	str	r5, [r4, #0]
 8010262:	61a5      	str	r5, [r4, #24]
 8010264:	2208      	movs	r2, #8
 8010266:	4629      	mov	r1, r5
 8010268:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801026c:	f7fd fb8c 	bl	800d988 <memset>
 8010270:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010274:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010278:	4620      	mov	r0, r4
 801027a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801027c:	3468      	adds	r4, #104	; 0x68
 801027e:	e7d9      	b.n	8010234 <__sfp+0x1c>
 8010280:	2104      	movs	r1, #4
 8010282:	4638      	mov	r0, r7
 8010284:	f7ff ff62 	bl	801014c <__sfmoreglue>
 8010288:	4604      	mov	r4, r0
 801028a:	6030      	str	r0, [r6, #0]
 801028c:	2800      	cmp	r0, #0
 801028e:	d1d5      	bne.n	801023c <__sfp+0x24>
 8010290:	f7ff ff78 	bl	8010184 <__sfp_lock_release>
 8010294:	230c      	movs	r3, #12
 8010296:	603b      	str	r3, [r7, #0]
 8010298:	e7ee      	b.n	8010278 <__sfp+0x60>
 801029a:	bf00      	nop
 801029c:	0801328c 	.word	0x0801328c
 80102a0:	ffff0001 	.word	0xffff0001

080102a4 <_fwalk_reent>:
 80102a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80102a8:	4606      	mov	r6, r0
 80102aa:	4688      	mov	r8, r1
 80102ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80102b0:	2700      	movs	r7, #0
 80102b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80102b6:	f1b9 0901 	subs.w	r9, r9, #1
 80102ba:	d505      	bpl.n	80102c8 <_fwalk_reent+0x24>
 80102bc:	6824      	ldr	r4, [r4, #0]
 80102be:	2c00      	cmp	r4, #0
 80102c0:	d1f7      	bne.n	80102b2 <_fwalk_reent+0xe>
 80102c2:	4638      	mov	r0, r7
 80102c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102c8:	89ab      	ldrh	r3, [r5, #12]
 80102ca:	2b01      	cmp	r3, #1
 80102cc:	d907      	bls.n	80102de <_fwalk_reent+0x3a>
 80102ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80102d2:	3301      	adds	r3, #1
 80102d4:	d003      	beq.n	80102de <_fwalk_reent+0x3a>
 80102d6:	4629      	mov	r1, r5
 80102d8:	4630      	mov	r0, r6
 80102da:	47c0      	blx	r8
 80102dc:	4307      	orrs	r7, r0
 80102de:	3568      	adds	r5, #104	; 0x68
 80102e0:	e7e9      	b.n	80102b6 <_fwalk_reent+0x12>

080102e2 <rshift>:
 80102e2:	6903      	ldr	r3, [r0, #16]
 80102e4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80102e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80102ec:	ea4f 1261 	mov.w	r2, r1, asr #5
 80102f0:	f100 0414 	add.w	r4, r0, #20
 80102f4:	dd45      	ble.n	8010382 <rshift+0xa0>
 80102f6:	f011 011f 	ands.w	r1, r1, #31
 80102fa:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80102fe:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010302:	d10c      	bne.n	801031e <rshift+0x3c>
 8010304:	f100 0710 	add.w	r7, r0, #16
 8010308:	4629      	mov	r1, r5
 801030a:	42b1      	cmp	r1, r6
 801030c:	d334      	bcc.n	8010378 <rshift+0x96>
 801030e:	1a9b      	subs	r3, r3, r2
 8010310:	009b      	lsls	r3, r3, #2
 8010312:	1eea      	subs	r2, r5, #3
 8010314:	4296      	cmp	r6, r2
 8010316:	bf38      	it	cc
 8010318:	2300      	movcc	r3, #0
 801031a:	4423      	add	r3, r4
 801031c:	e015      	b.n	801034a <rshift+0x68>
 801031e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010322:	f1c1 0820 	rsb	r8, r1, #32
 8010326:	40cf      	lsrs	r7, r1
 8010328:	f105 0e04 	add.w	lr, r5, #4
 801032c:	46a1      	mov	r9, r4
 801032e:	4576      	cmp	r6, lr
 8010330:	46f4      	mov	ip, lr
 8010332:	d815      	bhi.n	8010360 <rshift+0x7e>
 8010334:	1a9a      	subs	r2, r3, r2
 8010336:	0092      	lsls	r2, r2, #2
 8010338:	3a04      	subs	r2, #4
 801033a:	3501      	adds	r5, #1
 801033c:	42ae      	cmp	r6, r5
 801033e:	bf38      	it	cc
 8010340:	2200      	movcc	r2, #0
 8010342:	18a3      	adds	r3, r4, r2
 8010344:	50a7      	str	r7, [r4, r2]
 8010346:	b107      	cbz	r7, 801034a <rshift+0x68>
 8010348:	3304      	adds	r3, #4
 801034a:	1b1a      	subs	r2, r3, r4
 801034c:	42a3      	cmp	r3, r4
 801034e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010352:	bf08      	it	eq
 8010354:	2300      	moveq	r3, #0
 8010356:	6102      	str	r2, [r0, #16]
 8010358:	bf08      	it	eq
 801035a:	6143      	streq	r3, [r0, #20]
 801035c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010360:	f8dc c000 	ldr.w	ip, [ip]
 8010364:	fa0c fc08 	lsl.w	ip, ip, r8
 8010368:	ea4c 0707 	orr.w	r7, ip, r7
 801036c:	f849 7b04 	str.w	r7, [r9], #4
 8010370:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010374:	40cf      	lsrs	r7, r1
 8010376:	e7da      	b.n	801032e <rshift+0x4c>
 8010378:	f851 cb04 	ldr.w	ip, [r1], #4
 801037c:	f847 cf04 	str.w	ip, [r7, #4]!
 8010380:	e7c3      	b.n	801030a <rshift+0x28>
 8010382:	4623      	mov	r3, r4
 8010384:	e7e1      	b.n	801034a <rshift+0x68>

08010386 <__hexdig_fun>:
 8010386:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801038a:	2b09      	cmp	r3, #9
 801038c:	d802      	bhi.n	8010394 <__hexdig_fun+0xe>
 801038e:	3820      	subs	r0, #32
 8010390:	b2c0      	uxtb	r0, r0
 8010392:	4770      	bx	lr
 8010394:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010398:	2b05      	cmp	r3, #5
 801039a:	d801      	bhi.n	80103a0 <__hexdig_fun+0x1a>
 801039c:	3847      	subs	r0, #71	; 0x47
 801039e:	e7f7      	b.n	8010390 <__hexdig_fun+0xa>
 80103a0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80103a4:	2b05      	cmp	r3, #5
 80103a6:	d801      	bhi.n	80103ac <__hexdig_fun+0x26>
 80103a8:	3827      	subs	r0, #39	; 0x27
 80103aa:	e7f1      	b.n	8010390 <__hexdig_fun+0xa>
 80103ac:	2000      	movs	r0, #0
 80103ae:	4770      	bx	lr

080103b0 <__gethex>:
 80103b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103b4:	ed2d 8b02 	vpush	{d8}
 80103b8:	b089      	sub	sp, #36	; 0x24
 80103ba:	ee08 0a10 	vmov	s16, r0
 80103be:	9304      	str	r3, [sp, #16]
 80103c0:	4bb4      	ldr	r3, [pc, #720]	; (8010694 <__gethex+0x2e4>)
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	9301      	str	r3, [sp, #4]
 80103c6:	4618      	mov	r0, r3
 80103c8:	468b      	mov	fp, r1
 80103ca:	4690      	mov	r8, r2
 80103cc:	f7ef ff28 	bl	8000220 <strlen>
 80103d0:	9b01      	ldr	r3, [sp, #4]
 80103d2:	f8db 2000 	ldr.w	r2, [fp]
 80103d6:	4403      	add	r3, r0
 80103d8:	4682      	mov	sl, r0
 80103da:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80103de:	9305      	str	r3, [sp, #20]
 80103e0:	1c93      	adds	r3, r2, #2
 80103e2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80103e6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80103ea:	32fe      	adds	r2, #254	; 0xfe
 80103ec:	18d1      	adds	r1, r2, r3
 80103ee:	461f      	mov	r7, r3
 80103f0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80103f4:	9100      	str	r1, [sp, #0]
 80103f6:	2830      	cmp	r0, #48	; 0x30
 80103f8:	d0f8      	beq.n	80103ec <__gethex+0x3c>
 80103fa:	f7ff ffc4 	bl	8010386 <__hexdig_fun>
 80103fe:	4604      	mov	r4, r0
 8010400:	2800      	cmp	r0, #0
 8010402:	d13a      	bne.n	801047a <__gethex+0xca>
 8010404:	9901      	ldr	r1, [sp, #4]
 8010406:	4652      	mov	r2, sl
 8010408:	4638      	mov	r0, r7
 801040a:	f001 facc 	bl	80119a6 <strncmp>
 801040e:	4605      	mov	r5, r0
 8010410:	2800      	cmp	r0, #0
 8010412:	d168      	bne.n	80104e6 <__gethex+0x136>
 8010414:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010418:	eb07 060a 	add.w	r6, r7, sl
 801041c:	f7ff ffb3 	bl	8010386 <__hexdig_fun>
 8010420:	2800      	cmp	r0, #0
 8010422:	d062      	beq.n	80104ea <__gethex+0x13a>
 8010424:	4633      	mov	r3, r6
 8010426:	7818      	ldrb	r0, [r3, #0]
 8010428:	2830      	cmp	r0, #48	; 0x30
 801042a:	461f      	mov	r7, r3
 801042c:	f103 0301 	add.w	r3, r3, #1
 8010430:	d0f9      	beq.n	8010426 <__gethex+0x76>
 8010432:	f7ff ffa8 	bl	8010386 <__hexdig_fun>
 8010436:	2301      	movs	r3, #1
 8010438:	fab0 f480 	clz	r4, r0
 801043c:	0964      	lsrs	r4, r4, #5
 801043e:	4635      	mov	r5, r6
 8010440:	9300      	str	r3, [sp, #0]
 8010442:	463a      	mov	r2, r7
 8010444:	4616      	mov	r6, r2
 8010446:	3201      	adds	r2, #1
 8010448:	7830      	ldrb	r0, [r6, #0]
 801044a:	f7ff ff9c 	bl	8010386 <__hexdig_fun>
 801044e:	2800      	cmp	r0, #0
 8010450:	d1f8      	bne.n	8010444 <__gethex+0x94>
 8010452:	9901      	ldr	r1, [sp, #4]
 8010454:	4652      	mov	r2, sl
 8010456:	4630      	mov	r0, r6
 8010458:	f001 faa5 	bl	80119a6 <strncmp>
 801045c:	b980      	cbnz	r0, 8010480 <__gethex+0xd0>
 801045e:	b94d      	cbnz	r5, 8010474 <__gethex+0xc4>
 8010460:	eb06 050a 	add.w	r5, r6, sl
 8010464:	462a      	mov	r2, r5
 8010466:	4616      	mov	r6, r2
 8010468:	3201      	adds	r2, #1
 801046a:	7830      	ldrb	r0, [r6, #0]
 801046c:	f7ff ff8b 	bl	8010386 <__hexdig_fun>
 8010470:	2800      	cmp	r0, #0
 8010472:	d1f8      	bne.n	8010466 <__gethex+0xb6>
 8010474:	1bad      	subs	r5, r5, r6
 8010476:	00ad      	lsls	r5, r5, #2
 8010478:	e004      	b.n	8010484 <__gethex+0xd4>
 801047a:	2400      	movs	r4, #0
 801047c:	4625      	mov	r5, r4
 801047e:	e7e0      	b.n	8010442 <__gethex+0x92>
 8010480:	2d00      	cmp	r5, #0
 8010482:	d1f7      	bne.n	8010474 <__gethex+0xc4>
 8010484:	7833      	ldrb	r3, [r6, #0]
 8010486:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801048a:	2b50      	cmp	r3, #80	; 0x50
 801048c:	d13b      	bne.n	8010506 <__gethex+0x156>
 801048e:	7873      	ldrb	r3, [r6, #1]
 8010490:	2b2b      	cmp	r3, #43	; 0x2b
 8010492:	d02c      	beq.n	80104ee <__gethex+0x13e>
 8010494:	2b2d      	cmp	r3, #45	; 0x2d
 8010496:	d02e      	beq.n	80104f6 <__gethex+0x146>
 8010498:	1c71      	adds	r1, r6, #1
 801049a:	f04f 0900 	mov.w	r9, #0
 801049e:	7808      	ldrb	r0, [r1, #0]
 80104a0:	f7ff ff71 	bl	8010386 <__hexdig_fun>
 80104a4:	1e43      	subs	r3, r0, #1
 80104a6:	b2db      	uxtb	r3, r3
 80104a8:	2b18      	cmp	r3, #24
 80104aa:	d82c      	bhi.n	8010506 <__gethex+0x156>
 80104ac:	f1a0 0210 	sub.w	r2, r0, #16
 80104b0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80104b4:	f7ff ff67 	bl	8010386 <__hexdig_fun>
 80104b8:	1e43      	subs	r3, r0, #1
 80104ba:	b2db      	uxtb	r3, r3
 80104bc:	2b18      	cmp	r3, #24
 80104be:	d91d      	bls.n	80104fc <__gethex+0x14c>
 80104c0:	f1b9 0f00 	cmp.w	r9, #0
 80104c4:	d000      	beq.n	80104c8 <__gethex+0x118>
 80104c6:	4252      	negs	r2, r2
 80104c8:	4415      	add	r5, r2
 80104ca:	f8cb 1000 	str.w	r1, [fp]
 80104ce:	b1e4      	cbz	r4, 801050a <__gethex+0x15a>
 80104d0:	9b00      	ldr	r3, [sp, #0]
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	bf14      	ite	ne
 80104d6:	2700      	movne	r7, #0
 80104d8:	2706      	moveq	r7, #6
 80104da:	4638      	mov	r0, r7
 80104dc:	b009      	add	sp, #36	; 0x24
 80104de:	ecbd 8b02 	vpop	{d8}
 80104e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104e6:	463e      	mov	r6, r7
 80104e8:	4625      	mov	r5, r4
 80104ea:	2401      	movs	r4, #1
 80104ec:	e7ca      	b.n	8010484 <__gethex+0xd4>
 80104ee:	f04f 0900 	mov.w	r9, #0
 80104f2:	1cb1      	adds	r1, r6, #2
 80104f4:	e7d3      	b.n	801049e <__gethex+0xee>
 80104f6:	f04f 0901 	mov.w	r9, #1
 80104fa:	e7fa      	b.n	80104f2 <__gethex+0x142>
 80104fc:	230a      	movs	r3, #10
 80104fe:	fb03 0202 	mla	r2, r3, r2, r0
 8010502:	3a10      	subs	r2, #16
 8010504:	e7d4      	b.n	80104b0 <__gethex+0x100>
 8010506:	4631      	mov	r1, r6
 8010508:	e7df      	b.n	80104ca <__gethex+0x11a>
 801050a:	1bf3      	subs	r3, r6, r7
 801050c:	3b01      	subs	r3, #1
 801050e:	4621      	mov	r1, r4
 8010510:	2b07      	cmp	r3, #7
 8010512:	dc0b      	bgt.n	801052c <__gethex+0x17c>
 8010514:	ee18 0a10 	vmov	r0, s16
 8010518:	f000 fad8 	bl	8010acc <_Balloc>
 801051c:	4604      	mov	r4, r0
 801051e:	b940      	cbnz	r0, 8010532 <__gethex+0x182>
 8010520:	4b5d      	ldr	r3, [pc, #372]	; (8010698 <__gethex+0x2e8>)
 8010522:	4602      	mov	r2, r0
 8010524:	21de      	movs	r1, #222	; 0xde
 8010526:	485d      	ldr	r0, [pc, #372]	; (801069c <__gethex+0x2ec>)
 8010528:	f001 fa70 	bl	8011a0c <__assert_func>
 801052c:	3101      	adds	r1, #1
 801052e:	105b      	asrs	r3, r3, #1
 8010530:	e7ee      	b.n	8010510 <__gethex+0x160>
 8010532:	f100 0914 	add.w	r9, r0, #20
 8010536:	f04f 0b00 	mov.w	fp, #0
 801053a:	f1ca 0301 	rsb	r3, sl, #1
 801053e:	f8cd 9008 	str.w	r9, [sp, #8]
 8010542:	f8cd b000 	str.w	fp, [sp]
 8010546:	9306      	str	r3, [sp, #24]
 8010548:	42b7      	cmp	r7, r6
 801054a:	d340      	bcc.n	80105ce <__gethex+0x21e>
 801054c:	9802      	ldr	r0, [sp, #8]
 801054e:	9b00      	ldr	r3, [sp, #0]
 8010550:	f840 3b04 	str.w	r3, [r0], #4
 8010554:	eba0 0009 	sub.w	r0, r0, r9
 8010558:	1080      	asrs	r0, r0, #2
 801055a:	0146      	lsls	r6, r0, #5
 801055c:	6120      	str	r0, [r4, #16]
 801055e:	4618      	mov	r0, r3
 8010560:	f000 fba6 	bl	8010cb0 <__hi0bits>
 8010564:	1a30      	subs	r0, r6, r0
 8010566:	f8d8 6000 	ldr.w	r6, [r8]
 801056a:	42b0      	cmp	r0, r6
 801056c:	dd63      	ble.n	8010636 <__gethex+0x286>
 801056e:	1b87      	subs	r7, r0, r6
 8010570:	4639      	mov	r1, r7
 8010572:	4620      	mov	r0, r4
 8010574:	f000 ff4a 	bl	801140c <__any_on>
 8010578:	4682      	mov	sl, r0
 801057a:	b1a8      	cbz	r0, 80105a8 <__gethex+0x1f8>
 801057c:	1e7b      	subs	r3, r7, #1
 801057e:	1159      	asrs	r1, r3, #5
 8010580:	f003 021f 	and.w	r2, r3, #31
 8010584:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010588:	f04f 0a01 	mov.w	sl, #1
 801058c:	fa0a f202 	lsl.w	r2, sl, r2
 8010590:	420a      	tst	r2, r1
 8010592:	d009      	beq.n	80105a8 <__gethex+0x1f8>
 8010594:	4553      	cmp	r3, sl
 8010596:	dd05      	ble.n	80105a4 <__gethex+0x1f4>
 8010598:	1eb9      	subs	r1, r7, #2
 801059a:	4620      	mov	r0, r4
 801059c:	f000 ff36 	bl	801140c <__any_on>
 80105a0:	2800      	cmp	r0, #0
 80105a2:	d145      	bne.n	8010630 <__gethex+0x280>
 80105a4:	f04f 0a02 	mov.w	sl, #2
 80105a8:	4639      	mov	r1, r7
 80105aa:	4620      	mov	r0, r4
 80105ac:	f7ff fe99 	bl	80102e2 <rshift>
 80105b0:	443d      	add	r5, r7
 80105b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80105b6:	42ab      	cmp	r3, r5
 80105b8:	da4c      	bge.n	8010654 <__gethex+0x2a4>
 80105ba:	ee18 0a10 	vmov	r0, s16
 80105be:	4621      	mov	r1, r4
 80105c0:	f000 fac4 	bl	8010b4c <_Bfree>
 80105c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80105c6:	2300      	movs	r3, #0
 80105c8:	6013      	str	r3, [r2, #0]
 80105ca:	27a3      	movs	r7, #163	; 0xa3
 80105cc:	e785      	b.n	80104da <__gethex+0x12a>
 80105ce:	1e73      	subs	r3, r6, #1
 80105d0:	9a05      	ldr	r2, [sp, #20]
 80105d2:	9303      	str	r3, [sp, #12]
 80105d4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80105d8:	4293      	cmp	r3, r2
 80105da:	d019      	beq.n	8010610 <__gethex+0x260>
 80105dc:	f1bb 0f20 	cmp.w	fp, #32
 80105e0:	d107      	bne.n	80105f2 <__gethex+0x242>
 80105e2:	9b02      	ldr	r3, [sp, #8]
 80105e4:	9a00      	ldr	r2, [sp, #0]
 80105e6:	f843 2b04 	str.w	r2, [r3], #4
 80105ea:	9302      	str	r3, [sp, #8]
 80105ec:	2300      	movs	r3, #0
 80105ee:	9300      	str	r3, [sp, #0]
 80105f0:	469b      	mov	fp, r3
 80105f2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80105f6:	f7ff fec6 	bl	8010386 <__hexdig_fun>
 80105fa:	9b00      	ldr	r3, [sp, #0]
 80105fc:	f000 000f 	and.w	r0, r0, #15
 8010600:	fa00 f00b 	lsl.w	r0, r0, fp
 8010604:	4303      	orrs	r3, r0
 8010606:	9300      	str	r3, [sp, #0]
 8010608:	f10b 0b04 	add.w	fp, fp, #4
 801060c:	9b03      	ldr	r3, [sp, #12]
 801060e:	e00d      	b.n	801062c <__gethex+0x27c>
 8010610:	9b03      	ldr	r3, [sp, #12]
 8010612:	9a06      	ldr	r2, [sp, #24]
 8010614:	4413      	add	r3, r2
 8010616:	42bb      	cmp	r3, r7
 8010618:	d3e0      	bcc.n	80105dc <__gethex+0x22c>
 801061a:	4618      	mov	r0, r3
 801061c:	9901      	ldr	r1, [sp, #4]
 801061e:	9307      	str	r3, [sp, #28]
 8010620:	4652      	mov	r2, sl
 8010622:	f001 f9c0 	bl	80119a6 <strncmp>
 8010626:	9b07      	ldr	r3, [sp, #28]
 8010628:	2800      	cmp	r0, #0
 801062a:	d1d7      	bne.n	80105dc <__gethex+0x22c>
 801062c:	461e      	mov	r6, r3
 801062e:	e78b      	b.n	8010548 <__gethex+0x198>
 8010630:	f04f 0a03 	mov.w	sl, #3
 8010634:	e7b8      	b.n	80105a8 <__gethex+0x1f8>
 8010636:	da0a      	bge.n	801064e <__gethex+0x29e>
 8010638:	1a37      	subs	r7, r6, r0
 801063a:	4621      	mov	r1, r4
 801063c:	ee18 0a10 	vmov	r0, s16
 8010640:	463a      	mov	r2, r7
 8010642:	f000 fc9f 	bl	8010f84 <__lshift>
 8010646:	1bed      	subs	r5, r5, r7
 8010648:	4604      	mov	r4, r0
 801064a:	f100 0914 	add.w	r9, r0, #20
 801064e:	f04f 0a00 	mov.w	sl, #0
 8010652:	e7ae      	b.n	80105b2 <__gethex+0x202>
 8010654:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010658:	42a8      	cmp	r0, r5
 801065a:	dd72      	ble.n	8010742 <__gethex+0x392>
 801065c:	1b45      	subs	r5, r0, r5
 801065e:	42ae      	cmp	r6, r5
 8010660:	dc36      	bgt.n	80106d0 <__gethex+0x320>
 8010662:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010666:	2b02      	cmp	r3, #2
 8010668:	d02a      	beq.n	80106c0 <__gethex+0x310>
 801066a:	2b03      	cmp	r3, #3
 801066c:	d02c      	beq.n	80106c8 <__gethex+0x318>
 801066e:	2b01      	cmp	r3, #1
 8010670:	d11c      	bne.n	80106ac <__gethex+0x2fc>
 8010672:	42ae      	cmp	r6, r5
 8010674:	d11a      	bne.n	80106ac <__gethex+0x2fc>
 8010676:	2e01      	cmp	r6, #1
 8010678:	d112      	bne.n	80106a0 <__gethex+0x2f0>
 801067a:	9a04      	ldr	r2, [sp, #16]
 801067c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010680:	6013      	str	r3, [r2, #0]
 8010682:	2301      	movs	r3, #1
 8010684:	6123      	str	r3, [r4, #16]
 8010686:	f8c9 3000 	str.w	r3, [r9]
 801068a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801068c:	2762      	movs	r7, #98	; 0x62
 801068e:	601c      	str	r4, [r3, #0]
 8010690:	e723      	b.n	80104da <__gethex+0x12a>
 8010692:	bf00      	nop
 8010694:	08013574 	.word	0x08013574
 8010698:	08013498 	.word	0x08013498
 801069c:	0801350c 	.word	0x0801350c
 80106a0:	1e71      	subs	r1, r6, #1
 80106a2:	4620      	mov	r0, r4
 80106a4:	f000 feb2 	bl	801140c <__any_on>
 80106a8:	2800      	cmp	r0, #0
 80106aa:	d1e6      	bne.n	801067a <__gethex+0x2ca>
 80106ac:	ee18 0a10 	vmov	r0, s16
 80106b0:	4621      	mov	r1, r4
 80106b2:	f000 fa4b 	bl	8010b4c <_Bfree>
 80106b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80106b8:	2300      	movs	r3, #0
 80106ba:	6013      	str	r3, [r2, #0]
 80106bc:	2750      	movs	r7, #80	; 0x50
 80106be:	e70c      	b.n	80104da <__gethex+0x12a>
 80106c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d1f2      	bne.n	80106ac <__gethex+0x2fc>
 80106c6:	e7d8      	b.n	801067a <__gethex+0x2ca>
 80106c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d1d5      	bne.n	801067a <__gethex+0x2ca>
 80106ce:	e7ed      	b.n	80106ac <__gethex+0x2fc>
 80106d0:	1e6f      	subs	r7, r5, #1
 80106d2:	f1ba 0f00 	cmp.w	sl, #0
 80106d6:	d131      	bne.n	801073c <__gethex+0x38c>
 80106d8:	b127      	cbz	r7, 80106e4 <__gethex+0x334>
 80106da:	4639      	mov	r1, r7
 80106dc:	4620      	mov	r0, r4
 80106de:	f000 fe95 	bl	801140c <__any_on>
 80106e2:	4682      	mov	sl, r0
 80106e4:	117b      	asrs	r3, r7, #5
 80106e6:	2101      	movs	r1, #1
 80106e8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80106ec:	f007 071f 	and.w	r7, r7, #31
 80106f0:	fa01 f707 	lsl.w	r7, r1, r7
 80106f4:	421f      	tst	r7, r3
 80106f6:	4629      	mov	r1, r5
 80106f8:	4620      	mov	r0, r4
 80106fa:	bf18      	it	ne
 80106fc:	f04a 0a02 	orrne.w	sl, sl, #2
 8010700:	1b76      	subs	r6, r6, r5
 8010702:	f7ff fdee 	bl	80102e2 <rshift>
 8010706:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801070a:	2702      	movs	r7, #2
 801070c:	f1ba 0f00 	cmp.w	sl, #0
 8010710:	d048      	beq.n	80107a4 <__gethex+0x3f4>
 8010712:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010716:	2b02      	cmp	r3, #2
 8010718:	d015      	beq.n	8010746 <__gethex+0x396>
 801071a:	2b03      	cmp	r3, #3
 801071c:	d017      	beq.n	801074e <__gethex+0x39e>
 801071e:	2b01      	cmp	r3, #1
 8010720:	d109      	bne.n	8010736 <__gethex+0x386>
 8010722:	f01a 0f02 	tst.w	sl, #2
 8010726:	d006      	beq.n	8010736 <__gethex+0x386>
 8010728:	f8d9 0000 	ldr.w	r0, [r9]
 801072c:	ea4a 0a00 	orr.w	sl, sl, r0
 8010730:	f01a 0f01 	tst.w	sl, #1
 8010734:	d10e      	bne.n	8010754 <__gethex+0x3a4>
 8010736:	f047 0710 	orr.w	r7, r7, #16
 801073a:	e033      	b.n	80107a4 <__gethex+0x3f4>
 801073c:	f04f 0a01 	mov.w	sl, #1
 8010740:	e7d0      	b.n	80106e4 <__gethex+0x334>
 8010742:	2701      	movs	r7, #1
 8010744:	e7e2      	b.n	801070c <__gethex+0x35c>
 8010746:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010748:	f1c3 0301 	rsb	r3, r3, #1
 801074c:	9315      	str	r3, [sp, #84]	; 0x54
 801074e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010750:	2b00      	cmp	r3, #0
 8010752:	d0f0      	beq.n	8010736 <__gethex+0x386>
 8010754:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010758:	f104 0314 	add.w	r3, r4, #20
 801075c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010760:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010764:	f04f 0c00 	mov.w	ip, #0
 8010768:	4618      	mov	r0, r3
 801076a:	f853 2b04 	ldr.w	r2, [r3], #4
 801076e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010772:	d01c      	beq.n	80107ae <__gethex+0x3fe>
 8010774:	3201      	adds	r2, #1
 8010776:	6002      	str	r2, [r0, #0]
 8010778:	2f02      	cmp	r7, #2
 801077a:	f104 0314 	add.w	r3, r4, #20
 801077e:	d13f      	bne.n	8010800 <__gethex+0x450>
 8010780:	f8d8 2000 	ldr.w	r2, [r8]
 8010784:	3a01      	subs	r2, #1
 8010786:	42b2      	cmp	r2, r6
 8010788:	d10a      	bne.n	80107a0 <__gethex+0x3f0>
 801078a:	1171      	asrs	r1, r6, #5
 801078c:	2201      	movs	r2, #1
 801078e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010792:	f006 061f 	and.w	r6, r6, #31
 8010796:	fa02 f606 	lsl.w	r6, r2, r6
 801079a:	421e      	tst	r6, r3
 801079c:	bf18      	it	ne
 801079e:	4617      	movne	r7, r2
 80107a0:	f047 0720 	orr.w	r7, r7, #32
 80107a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80107a6:	601c      	str	r4, [r3, #0]
 80107a8:	9b04      	ldr	r3, [sp, #16]
 80107aa:	601d      	str	r5, [r3, #0]
 80107ac:	e695      	b.n	80104da <__gethex+0x12a>
 80107ae:	4299      	cmp	r1, r3
 80107b0:	f843 cc04 	str.w	ip, [r3, #-4]
 80107b4:	d8d8      	bhi.n	8010768 <__gethex+0x3b8>
 80107b6:	68a3      	ldr	r3, [r4, #8]
 80107b8:	459b      	cmp	fp, r3
 80107ba:	db19      	blt.n	80107f0 <__gethex+0x440>
 80107bc:	6861      	ldr	r1, [r4, #4]
 80107be:	ee18 0a10 	vmov	r0, s16
 80107c2:	3101      	adds	r1, #1
 80107c4:	f000 f982 	bl	8010acc <_Balloc>
 80107c8:	4681      	mov	r9, r0
 80107ca:	b918      	cbnz	r0, 80107d4 <__gethex+0x424>
 80107cc:	4b1a      	ldr	r3, [pc, #104]	; (8010838 <__gethex+0x488>)
 80107ce:	4602      	mov	r2, r0
 80107d0:	2184      	movs	r1, #132	; 0x84
 80107d2:	e6a8      	b.n	8010526 <__gethex+0x176>
 80107d4:	6922      	ldr	r2, [r4, #16]
 80107d6:	3202      	adds	r2, #2
 80107d8:	f104 010c 	add.w	r1, r4, #12
 80107dc:	0092      	lsls	r2, r2, #2
 80107de:	300c      	adds	r0, #12
 80107e0:	f7fd f8aa 	bl	800d938 <memcpy>
 80107e4:	4621      	mov	r1, r4
 80107e6:	ee18 0a10 	vmov	r0, s16
 80107ea:	f000 f9af 	bl	8010b4c <_Bfree>
 80107ee:	464c      	mov	r4, r9
 80107f0:	6923      	ldr	r3, [r4, #16]
 80107f2:	1c5a      	adds	r2, r3, #1
 80107f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80107f8:	6122      	str	r2, [r4, #16]
 80107fa:	2201      	movs	r2, #1
 80107fc:	615a      	str	r2, [r3, #20]
 80107fe:	e7bb      	b.n	8010778 <__gethex+0x3c8>
 8010800:	6922      	ldr	r2, [r4, #16]
 8010802:	455a      	cmp	r2, fp
 8010804:	dd0b      	ble.n	801081e <__gethex+0x46e>
 8010806:	2101      	movs	r1, #1
 8010808:	4620      	mov	r0, r4
 801080a:	f7ff fd6a 	bl	80102e2 <rshift>
 801080e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010812:	3501      	adds	r5, #1
 8010814:	42ab      	cmp	r3, r5
 8010816:	f6ff aed0 	blt.w	80105ba <__gethex+0x20a>
 801081a:	2701      	movs	r7, #1
 801081c:	e7c0      	b.n	80107a0 <__gethex+0x3f0>
 801081e:	f016 061f 	ands.w	r6, r6, #31
 8010822:	d0fa      	beq.n	801081a <__gethex+0x46a>
 8010824:	4453      	add	r3, sl
 8010826:	f1c6 0620 	rsb	r6, r6, #32
 801082a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801082e:	f000 fa3f 	bl	8010cb0 <__hi0bits>
 8010832:	42b0      	cmp	r0, r6
 8010834:	dbe7      	blt.n	8010806 <__gethex+0x456>
 8010836:	e7f0      	b.n	801081a <__gethex+0x46a>
 8010838:	08013498 	.word	0x08013498

0801083c <L_shift>:
 801083c:	f1c2 0208 	rsb	r2, r2, #8
 8010840:	0092      	lsls	r2, r2, #2
 8010842:	b570      	push	{r4, r5, r6, lr}
 8010844:	f1c2 0620 	rsb	r6, r2, #32
 8010848:	6843      	ldr	r3, [r0, #4]
 801084a:	6804      	ldr	r4, [r0, #0]
 801084c:	fa03 f506 	lsl.w	r5, r3, r6
 8010850:	432c      	orrs	r4, r5
 8010852:	40d3      	lsrs	r3, r2
 8010854:	6004      	str	r4, [r0, #0]
 8010856:	f840 3f04 	str.w	r3, [r0, #4]!
 801085a:	4288      	cmp	r0, r1
 801085c:	d3f4      	bcc.n	8010848 <L_shift+0xc>
 801085e:	bd70      	pop	{r4, r5, r6, pc}

08010860 <__match>:
 8010860:	b530      	push	{r4, r5, lr}
 8010862:	6803      	ldr	r3, [r0, #0]
 8010864:	3301      	adds	r3, #1
 8010866:	f811 4b01 	ldrb.w	r4, [r1], #1
 801086a:	b914      	cbnz	r4, 8010872 <__match+0x12>
 801086c:	6003      	str	r3, [r0, #0]
 801086e:	2001      	movs	r0, #1
 8010870:	bd30      	pop	{r4, r5, pc}
 8010872:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010876:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801087a:	2d19      	cmp	r5, #25
 801087c:	bf98      	it	ls
 801087e:	3220      	addls	r2, #32
 8010880:	42a2      	cmp	r2, r4
 8010882:	d0f0      	beq.n	8010866 <__match+0x6>
 8010884:	2000      	movs	r0, #0
 8010886:	e7f3      	b.n	8010870 <__match+0x10>

08010888 <__hexnan>:
 8010888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801088c:	680b      	ldr	r3, [r1, #0]
 801088e:	115e      	asrs	r6, r3, #5
 8010890:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010894:	f013 031f 	ands.w	r3, r3, #31
 8010898:	b087      	sub	sp, #28
 801089a:	bf18      	it	ne
 801089c:	3604      	addne	r6, #4
 801089e:	2500      	movs	r5, #0
 80108a0:	1f37      	subs	r7, r6, #4
 80108a2:	4690      	mov	r8, r2
 80108a4:	6802      	ldr	r2, [r0, #0]
 80108a6:	9301      	str	r3, [sp, #4]
 80108a8:	4682      	mov	sl, r0
 80108aa:	f846 5c04 	str.w	r5, [r6, #-4]
 80108ae:	46b9      	mov	r9, r7
 80108b0:	463c      	mov	r4, r7
 80108b2:	9502      	str	r5, [sp, #8]
 80108b4:	46ab      	mov	fp, r5
 80108b6:	7851      	ldrb	r1, [r2, #1]
 80108b8:	1c53      	adds	r3, r2, #1
 80108ba:	9303      	str	r3, [sp, #12]
 80108bc:	b341      	cbz	r1, 8010910 <__hexnan+0x88>
 80108be:	4608      	mov	r0, r1
 80108c0:	9205      	str	r2, [sp, #20]
 80108c2:	9104      	str	r1, [sp, #16]
 80108c4:	f7ff fd5f 	bl	8010386 <__hexdig_fun>
 80108c8:	2800      	cmp	r0, #0
 80108ca:	d14f      	bne.n	801096c <__hexnan+0xe4>
 80108cc:	9904      	ldr	r1, [sp, #16]
 80108ce:	9a05      	ldr	r2, [sp, #20]
 80108d0:	2920      	cmp	r1, #32
 80108d2:	d818      	bhi.n	8010906 <__hexnan+0x7e>
 80108d4:	9b02      	ldr	r3, [sp, #8]
 80108d6:	459b      	cmp	fp, r3
 80108d8:	dd13      	ble.n	8010902 <__hexnan+0x7a>
 80108da:	454c      	cmp	r4, r9
 80108dc:	d206      	bcs.n	80108ec <__hexnan+0x64>
 80108de:	2d07      	cmp	r5, #7
 80108e0:	dc04      	bgt.n	80108ec <__hexnan+0x64>
 80108e2:	462a      	mov	r2, r5
 80108e4:	4649      	mov	r1, r9
 80108e6:	4620      	mov	r0, r4
 80108e8:	f7ff ffa8 	bl	801083c <L_shift>
 80108ec:	4544      	cmp	r4, r8
 80108ee:	d950      	bls.n	8010992 <__hexnan+0x10a>
 80108f0:	2300      	movs	r3, #0
 80108f2:	f1a4 0904 	sub.w	r9, r4, #4
 80108f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80108fa:	f8cd b008 	str.w	fp, [sp, #8]
 80108fe:	464c      	mov	r4, r9
 8010900:	461d      	mov	r5, r3
 8010902:	9a03      	ldr	r2, [sp, #12]
 8010904:	e7d7      	b.n	80108b6 <__hexnan+0x2e>
 8010906:	2929      	cmp	r1, #41	; 0x29
 8010908:	d156      	bne.n	80109b8 <__hexnan+0x130>
 801090a:	3202      	adds	r2, #2
 801090c:	f8ca 2000 	str.w	r2, [sl]
 8010910:	f1bb 0f00 	cmp.w	fp, #0
 8010914:	d050      	beq.n	80109b8 <__hexnan+0x130>
 8010916:	454c      	cmp	r4, r9
 8010918:	d206      	bcs.n	8010928 <__hexnan+0xa0>
 801091a:	2d07      	cmp	r5, #7
 801091c:	dc04      	bgt.n	8010928 <__hexnan+0xa0>
 801091e:	462a      	mov	r2, r5
 8010920:	4649      	mov	r1, r9
 8010922:	4620      	mov	r0, r4
 8010924:	f7ff ff8a 	bl	801083c <L_shift>
 8010928:	4544      	cmp	r4, r8
 801092a:	d934      	bls.n	8010996 <__hexnan+0x10e>
 801092c:	f1a8 0204 	sub.w	r2, r8, #4
 8010930:	4623      	mov	r3, r4
 8010932:	f853 1b04 	ldr.w	r1, [r3], #4
 8010936:	f842 1f04 	str.w	r1, [r2, #4]!
 801093a:	429f      	cmp	r7, r3
 801093c:	d2f9      	bcs.n	8010932 <__hexnan+0xaa>
 801093e:	1b3b      	subs	r3, r7, r4
 8010940:	f023 0303 	bic.w	r3, r3, #3
 8010944:	3304      	adds	r3, #4
 8010946:	3401      	adds	r4, #1
 8010948:	3e03      	subs	r6, #3
 801094a:	42b4      	cmp	r4, r6
 801094c:	bf88      	it	hi
 801094e:	2304      	movhi	r3, #4
 8010950:	4443      	add	r3, r8
 8010952:	2200      	movs	r2, #0
 8010954:	f843 2b04 	str.w	r2, [r3], #4
 8010958:	429f      	cmp	r7, r3
 801095a:	d2fb      	bcs.n	8010954 <__hexnan+0xcc>
 801095c:	683b      	ldr	r3, [r7, #0]
 801095e:	b91b      	cbnz	r3, 8010968 <__hexnan+0xe0>
 8010960:	4547      	cmp	r7, r8
 8010962:	d127      	bne.n	80109b4 <__hexnan+0x12c>
 8010964:	2301      	movs	r3, #1
 8010966:	603b      	str	r3, [r7, #0]
 8010968:	2005      	movs	r0, #5
 801096a:	e026      	b.n	80109ba <__hexnan+0x132>
 801096c:	3501      	adds	r5, #1
 801096e:	2d08      	cmp	r5, #8
 8010970:	f10b 0b01 	add.w	fp, fp, #1
 8010974:	dd06      	ble.n	8010984 <__hexnan+0xfc>
 8010976:	4544      	cmp	r4, r8
 8010978:	d9c3      	bls.n	8010902 <__hexnan+0x7a>
 801097a:	2300      	movs	r3, #0
 801097c:	f844 3c04 	str.w	r3, [r4, #-4]
 8010980:	2501      	movs	r5, #1
 8010982:	3c04      	subs	r4, #4
 8010984:	6822      	ldr	r2, [r4, #0]
 8010986:	f000 000f 	and.w	r0, r0, #15
 801098a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801098e:	6022      	str	r2, [r4, #0]
 8010990:	e7b7      	b.n	8010902 <__hexnan+0x7a>
 8010992:	2508      	movs	r5, #8
 8010994:	e7b5      	b.n	8010902 <__hexnan+0x7a>
 8010996:	9b01      	ldr	r3, [sp, #4]
 8010998:	2b00      	cmp	r3, #0
 801099a:	d0df      	beq.n	801095c <__hexnan+0xd4>
 801099c:	f04f 32ff 	mov.w	r2, #4294967295
 80109a0:	f1c3 0320 	rsb	r3, r3, #32
 80109a4:	fa22 f303 	lsr.w	r3, r2, r3
 80109a8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80109ac:	401a      	ands	r2, r3
 80109ae:	f846 2c04 	str.w	r2, [r6, #-4]
 80109b2:	e7d3      	b.n	801095c <__hexnan+0xd4>
 80109b4:	3f04      	subs	r7, #4
 80109b6:	e7d1      	b.n	801095c <__hexnan+0xd4>
 80109b8:	2004      	movs	r0, #4
 80109ba:	b007      	add	sp, #28
 80109bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080109c0 <_localeconv_r>:
 80109c0:	4800      	ldr	r0, [pc, #0]	; (80109c4 <_localeconv_r+0x4>)
 80109c2:	4770      	bx	lr
 80109c4:	20000184 	.word	0x20000184

080109c8 <__retarget_lock_init_recursive>:
 80109c8:	4770      	bx	lr

080109ca <__retarget_lock_acquire_recursive>:
 80109ca:	4770      	bx	lr

080109cc <__retarget_lock_release_recursive>:
 80109cc:	4770      	bx	lr

080109ce <__swhatbuf_r>:
 80109ce:	b570      	push	{r4, r5, r6, lr}
 80109d0:	460e      	mov	r6, r1
 80109d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109d6:	2900      	cmp	r1, #0
 80109d8:	b096      	sub	sp, #88	; 0x58
 80109da:	4614      	mov	r4, r2
 80109dc:	461d      	mov	r5, r3
 80109de:	da08      	bge.n	80109f2 <__swhatbuf_r+0x24>
 80109e0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80109e4:	2200      	movs	r2, #0
 80109e6:	602a      	str	r2, [r5, #0]
 80109e8:	061a      	lsls	r2, r3, #24
 80109ea:	d410      	bmi.n	8010a0e <__swhatbuf_r+0x40>
 80109ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80109f0:	e00e      	b.n	8010a10 <__swhatbuf_r+0x42>
 80109f2:	466a      	mov	r2, sp
 80109f4:	f001 f84a 	bl	8011a8c <_fstat_r>
 80109f8:	2800      	cmp	r0, #0
 80109fa:	dbf1      	blt.n	80109e0 <__swhatbuf_r+0x12>
 80109fc:	9a01      	ldr	r2, [sp, #4]
 80109fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010a02:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010a06:	425a      	negs	r2, r3
 8010a08:	415a      	adcs	r2, r3
 8010a0a:	602a      	str	r2, [r5, #0]
 8010a0c:	e7ee      	b.n	80109ec <__swhatbuf_r+0x1e>
 8010a0e:	2340      	movs	r3, #64	; 0x40
 8010a10:	2000      	movs	r0, #0
 8010a12:	6023      	str	r3, [r4, #0]
 8010a14:	b016      	add	sp, #88	; 0x58
 8010a16:	bd70      	pop	{r4, r5, r6, pc}

08010a18 <__smakebuf_r>:
 8010a18:	898b      	ldrh	r3, [r1, #12]
 8010a1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010a1c:	079d      	lsls	r5, r3, #30
 8010a1e:	4606      	mov	r6, r0
 8010a20:	460c      	mov	r4, r1
 8010a22:	d507      	bpl.n	8010a34 <__smakebuf_r+0x1c>
 8010a24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010a28:	6023      	str	r3, [r4, #0]
 8010a2a:	6123      	str	r3, [r4, #16]
 8010a2c:	2301      	movs	r3, #1
 8010a2e:	6163      	str	r3, [r4, #20]
 8010a30:	b002      	add	sp, #8
 8010a32:	bd70      	pop	{r4, r5, r6, pc}
 8010a34:	ab01      	add	r3, sp, #4
 8010a36:	466a      	mov	r2, sp
 8010a38:	f7ff ffc9 	bl	80109ce <__swhatbuf_r>
 8010a3c:	9900      	ldr	r1, [sp, #0]
 8010a3e:	4605      	mov	r5, r0
 8010a40:	4630      	mov	r0, r6
 8010a42:	f000 fd87 	bl	8011554 <_malloc_r>
 8010a46:	b948      	cbnz	r0, 8010a5c <__smakebuf_r+0x44>
 8010a48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a4c:	059a      	lsls	r2, r3, #22
 8010a4e:	d4ef      	bmi.n	8010a30 <__smakebuf_r+0x18>
 8010a50:	f023 0303 	bic.w	r3, r3, #3
 8010a54:	f043 0302 	orr.w	r3, r3, #2
 8010a58:	81a3      	strh	r3, [r4, #12]
 8010a5a:	e7e3      	b.n	8010a24 <__smakebuf_r+0xc>
 8010a5c:	4b0d      	ldr	r3, [pc, #52]	; (8010a94 <__smakebuf_r+0x7c>)
 8010a5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010a60:	89a3      	ldrh	r3, [r4, #12]
 8010a62:	6020      	str	r0, [r4, #0]
 8010a64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a68:	81a3      	strh	r3, [r4, #12]
 8010a6a:	9b00      	ldr	r3, [sp, #0]
 8010a6c:	6163      	str	r3, [r4, #20]
 8010a6e:	9b01      	ldr	r3, [sp, #4]
 8010a70:	6120      	str	r0, [r4, #16]
 8010a72:	b15b      	cbz	r3, 8010a8c <__smakebuf_r+0x74>
 8010a74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a78:	4630      	mov	r0, r6
 8010a7a:	f001 f819 	bl	8011ab0 <_isatty_r>
 8010a7e:	b128      	cbz	r0, 8010a8c <__smakebuf_r+0x74>
 8010a80:	89a3      	ldrh	r3, [r4, #12]
 8010a82:	f023 0303 	bic.w	r3, r3, #3
 8010a86:	f043 0301 	orr.w	r3, r3, #1
 8010a8a:	81a3      	strh	r3, [r4, #12]
 8010a8c:	89a0      	ldrh	r0, [r4, #12]
 8010a8e:	4305      	orrs	r5, r0
 8010a90:	81a5      	strh	r5, [r4, #12]
 8010a92:	e7cd      	b.n	8010a30 <__smakebuf_r+0x18>
 8010a94:	08010141 	.word	0x08010141

08010a98 <malloc>:
 8010a98:	4b02      	ldr	r3, [pc, #8]	; (8010aa4 <malloc+0xc>)
 8010a9a:	4601      	mov	r1, r0
 8010a9c:	6818      	ldr	r0, [r3, #0]
 8010a9e:	f000 bd59 	b.w	8011554 <_malloc_r>
 8010aa2:	bf00      	nop
 8010aa4:	2000002c 	.word	0x2000002c

08010aa8 <__ascii_mbtowc>:
 8010aa8:	b082      	sub	sp, #8
 8010aaa:	b901      	cbnz	r1, 8010aae <__ascii_mbtowc+0x6>
 8010aac:	a901      	add	r1, sp, #4
 8010aae:	b142      	cbz	r2, 8010ac2 <__ascii_mbtowc+0x1a>
 8010ab0:	b14b      	cbz	r3, 8010ac6 <__ascii_mbtowc+0x1e>
 8010ab2:	7813      	ldrb	r3, [r2, #0]
 8010ab4:	600b      	str	r3, [r1, #0]
 8010ab6:	7812      	ldrb	r2, [r2, #0]
 8010ab8:	1e10      	subs	r0, r2, #0
 8010aba:	bf18      	it	ne
 8010abc:	2001      	movne	r0, #1
 8010abe:	b002      	add	sp, #8
 8010ac0:	4770      	bx	lr
 8010ac2:	4610      	mov	r0, r2
 8010ac4:	e7fb      	b.n	8010abe <__ascii_mbtowc+0x16>
 8010ac6:	f06f 0001 	mvn.w	r0, #1
 8010aca:	e7f8      	b.n	8010abe <__ascii_mbtowc+0x16>

08010acc <_Balloc>:
 8010acc:	b570      	push	{r4, r5, r6, lr}
 8010ace:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010ad0:	4604      	mov	r4, r0
 8010ad2:	460d      	mov	r5, r1
 8010ad4:	b976      	cbnz	r6, 8010af4 <_Balloc+0x28>
 8010ad6:	2010      	movs	r0, #16
 8010ad8:	f7ff ffde 	bl	8010a98 <malloc>
 8010adc:	4602      	mov	r2, r0
 8010ade:	6260      	str	r0, [r4, #36]	; 0x24
 8010ae0:	b920      	cbnz	r0, 8010aec <_Balloc+0x20>
 8010ae2:	4b18      	ldr	r3, [pc, #96]	; (8010b44 <_Balloc+0x78>)
 8010ae4:	4818      	ldr	r0, [pc, #96]	; (8010b48 <_Balloc+0x7c>)
 8010ae6:	2166      	movs	r1, #102	; 0x66
 8010ae8:	f000 ff90 	bl	8011a0c <__assert_func>
 8010aec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010af0:	6006      	str	r6, [r0, #0]
 8010af2:	60c6      	str	r6, [r0, #12]
 8010af4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010af6:	68f3      	ldr	r3, [r6, #12]
 8010af8:	b183      	cbz	r3, 8010b1c <_Balloc+0x50>
 8010afa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010afc:	68db      	ldr	r3, [r3, #12]
 8010afe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010b02:	b9b8      	cbnz	r0, 8010b34 <_Balloc+0x68>
 8010b04:	2101      	movs	r1, #1
 8010b06:	fa01 f605 	lsl.w	r6, r1, r5
 8010b0a:	1d72      	adds	r2, r6, #5
 8010b0c:	0092      	lsls	r2, r2, #2
 8010b0e:	4620      	mov	r0, r4
 8010b10:	f000 fc9d 	bl	801144e <_calloc_r>
 8010b14:	b160      	cbz	r0, 8010b30 <_Balloc+0x64>
 8010b16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010b1a:	e00e      	b.n	8010b3a <_Balloc+0x6e>
 8010b1c:	2221      	movs	r2, #33	; 0x21
 8010b1e:	2104      	movs	r1, #4
 8010b20:	4620      	mov	r0, r4
 8010b22:	f000 fc94 	bl	801144e <_calloc_r>
 8010b26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b28:	60f0      	str	r0, [r6, #12]
 8010b2a:	68db      	ldr	r3, [r3, #12]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d1e4      	bne.n	8010afa <_Balloc+0x2e>
 8010b30:	2000      	movs	r0, #0
 8010b32:	bd70      	pop	{r4, r5, r6, pc}
 8010b34:	6802      	ldr	r2, [r0, #0]
 8010b36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010b3a:	2300      	movs	r3, #0
 8010b3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010b40:	e7f7      	b.n	8010b32 <_Balloc+0x66>
 8010b42:	bf00      	nop
 8010b44:	08013426 	.word	0x08013426
 8010b48:	08013588 	.word	0x08013588

08010b4c <_Bfree>:
 8010b4c:	b570      	push	{r4, r5, r6, lr}
 8010b4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010b50:	4605      	mov	r5, r0
 8010b52:	460c      	mov	r4, r1
 8010b54:	b976      	cbnz	r6, 8010b74 <_Bfree+0x28>
 8010b56:	2010      	movs	r0, #16
 8010b58:	f7ff ff9e 	bl	8010a98 <malloc>
 8010b5c:	4602      	mov	r2, r0
 8010b5e:	6268      	str	r0, [r5, #36]	; 0x24
 8010b60:	b920      	cbnz	r0, 8010b6c <_Bfree+0x20>
 8010b62:	4b09      	ldr	r3, [pc, #36]	; (8010b88 <_Bfree+0x3c>)
 8010b64:	4809      	ldr	r0, [pc, #36]	; (8010b8c <_Bfree+0x40>)
 8010b66:	218a      	movs	r1, #138	; 0x8a
 8010b68:	f000 ff50 	bl	8011a0c <__assert_func>
 8010b6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010b70:	6006      	str	r6, [r0, #0]
 8010b72:	60c6      	str	r6, [r0, #12]
 8010b74:	b13c      	cbz	r4, 8010b86 <_Bfree+0x3a>
 8010b76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010b78:	6862      	ldr	r2, [r4, #4]
 8010b7a:	68db      	ldr	r3, [r3, #12]
 8010b7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010b80:	6021      	str	r1, [r4, #0]
 8010b82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010b86:	bd70      	pop	{r4, r5, r6, pc}
 8010b88:	08013426 	.word	0x08013426
 8010b8c:	08013588 	.word	0x08013588

08010b90 <__multadd>:
 8010b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b94:	690d      	ldr	r5, [r1, #16]
 8010b96:	4607      	mov	r7, r0
 8010b98:	460c      	mov	r4, r1
 8010b9a:	461e      	mov	r6, r3
 8010b9c:	f101 0c14 	add.w	ip, r1, #20
 8010ba0:	2000      	movs	r0, #0
 8010ba2:	f8dc 3000 	ldr.w	r3, [ip]
 8010ba6:	b299      	uxth	r1, r3
 8010ba8:	fb02 6101 	mla	r1, r2, r1, r6
 8010bac:	0c1e      	lsrs	r6, r3, #16
 8010bae:	0c0b      	lsrs	r3, r1, #16
 8010bb0:	fb02 3306 	mla	r3, r2, r6, r3
 8010bb4:	b289      	uxth	r1, r1
 8010bb6:	3001      	adds	r0, #1
 8010bb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010bbc:	4285      	cmp	r5, r0
 8010bbe:	f84c 1b04 	str.w	r1, [ip], #4
 8010bc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010bc6:	dcec      	bgt.n	8010ba2 <__multadd+0x12>
 8010bc8:	b30e      	cbz	r6, 8010c0e <__multadd+0x7e>
 8010bca:	68a3      	ldr	r3, [r4, #8]
 8010bcc:	42ab      	cmp	r3, r5
 8010bce:	dc19      	bgt.n	8010c04 <__multadd+0x74>
 8010bd0:	6861      	ldr	r1, [r4, #4]
 8010bd2:	4638      	mov	r0, r7
 8010bd4:	3101      	adds	r1, #1
 8010bd6:	f7ff ff79 	bl	8010acc <_Balloc>
 8010bda:	4680      	mov	r8, r0
 8010bdc:	b928      	cbnz	r0, 8010bea <__multadd+0x5a>
 8010bde:	4602      	mov	r2, r0
 8010be0:	4b0c      	ldr	r3, [pc, #48]	; (8010c14 <__multadd+0x84>)
 8010be2:	480d      	ldr	r0, [pc, #52]	; (8010c18 <__multadd+0x88>)
 8010be4:	21b5      	movs	r1, #181	; 0xb5
 8010be6:	f000 ff11 	bl	8011a0c <__assert_func>
 8010bea:	6922      	ldr	r2, [r4, #16]
 8010bec:	3202      	adds	r2, #2
 8010bee:	f104 010c 	add.w	r1, r4, #12
 8010bf2:	0092      	lsls	r2, r2, #2
 8010bf4:	300c      	adds	r0, #12
 8010bf6:	f7fc fe9f 	bl	800d938 <memcpy>
 8010bfa:	4621      	mov	r1, r4
 8010bfc:	4638      	mov	r0, r7
 8010bfe:	f7ff ffa5 	bl	8010b4c <_Bfree>
 8010c02:	4644      	mov	r4, r8
 8010c04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010c08:	3501      	adds	r5, #1
 8010c0a:	615e      	str	r6, [r3, #20]
 8010c0c:	6125      	str	r5, [r4, #16]
 8010c0e:	4620      	mov	r0, r4
 8010c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c14:	08013498 	.word	0x08013498
 8010c18:	08013588 	.word	0x08013588

08010c1c <__s2b>:
 8010c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c20:	460c      	mov	r4, r1
 8010c22:	4615      	mov	r5, r2
 8010c24:	461f      	mov	r7, r3
 8010c26:	2209      	movs	r2, #9
 8010c28:	3308      	adds	r3, #8
 8010c2a:	4606      	mov	r6, r0
 8010c2c:	fb93 f3f2 	sdiv	r3, r3, r2
 8010c30:	2100      	movs	r1, #0
 8010c32:	2201      	movs	r2, #1
 8010c34:	429a      	cmp	r2, r3
 8010c36:	db09      	blt.n	8010c4c <__s2b+0x30>
 8010c38:	4630      	mov	r0, r6
 8010c3a:	f7ff ff47 	bl	8010acc <_Balloc>
 8010c3e:	b940      	cbnz	r0, 8010c52 <__s2b+0x36>
 8010c40:	4602      	mov	r2, r0
 8010c42:	4b19      	ldr	r3, [pc, #100]	; (8010ca8 <__s2b+0x8c>)
 8010c44:	4819      	ldr	r0, [pc, #100]	; (8010cac <__s2b+0x90>)
 8010c46:	21ce      	movs	r1, #206	; 0xce
 8010c48:	f000 fee0 	bl	8011a0c <__assert_func>
 8010c4c:	0052      	lsls	r2, r2, #1
 8010c4e:	3101      	adds	r1, #1
 8010c50:	e7f0      	b.n	8010c34 <__s2b+0x18>
 8010c52:	9b08      	ldr	r3, [sp, #32]
 8010c54:	6143      	str	r3, [r0, #20]
 8010c56:	2d09      	cmp	r5, #9
 8010c58:	f04f 0301 	mov.w	r3, #1
 8010c5c:	6103      	str	r3, [r0, #16]
 8010c5e:	dd16      	ble.n	8010c8e <__s2b+0x72>
 8010c60:	f104 0909 	add.w	r9, r4, #9
 8010c64:	46c8      	mov	r8, r9
 8010c66:	442c      	add	r4, r5
 8010c68:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010c6c:	4601      	mov	r1, r0
 8010c6e:	3b30      	subs	r3, #48	; 0x30
 8010c70:	220a      	movs	r2, #10
 8010c72:	4630      	mov	r0, r6
 8010c74:	f7ff ff8c 	bl	8010b90 <__multadd>
 8010c78:	45a0      	cmp	r8, r4
 8010c7a:	d1f5      	bne.n	8010c68 <__s2b+0x4c>
 8010c7c:	f1a5 0408 	sub.w	r4, r5, #8
 8010c80:	444c      	add	r4, r9
 8010c82:	1b2d      	subs	r5, r5, r4
 8010c84:	1963      	adds	r3, r4, r5
 8010c86:	42bb      	cmp	r3, r7
 8010c88:	db04      	blt.n	8010c94 <__s2b+0x78>
 8010c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c8e:	340a      	adds	r4, #10
 8010c90:	2509      	movs	r5, #9
 8010c92:	e7f6      	b.n	8010c82 <__s2b+0x66>
 8010c94:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010c98:	4601      	mov	r1, r0
 8010c9a:	3b30      	subs	r3, #48	; 0x30
 8010c9c:	220a      	movs	r2, #10
 8010c9e:	4630      	mov	r0, r6
 8010ca0:	f7ff ff76 	bl	8010b90 <__multadd>
 8010ca4:	e7ee      	b.n	8010c84 <__s2b+0x68>
 8010ca6:	bf00      	nop
 8010ca8:	08013498 	.word	0x08013498
 8010cac:	08013588 	.word	0x08013588

08010cb0 <__hi0bits>:
 8010cb0:	0c03      	lsrs	r3, r0, #16
 8010cb2:	041b      	lsls	r3, r3, #16
 8010cb4:	b9d3      	cbnz	r3, 8010cec <__hi0bits+0x3c>
 8010cb6:	0400      	lsls	r0, r0, #16
 8010cb8:	2310      	movs	r3, #16
 8010cba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010cbe:	bf04      	itt	eq
 8010cc0:	0200      	lsleq	r0, r0, #8
 8010cc2:	3308      	addeq	r3, #8
 8010cc4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010cc8:	bf04      	itt	eq
 8010cca:	0100      	lsleq	r0, r0, #4
 8010ccc:	3304      	addeq	r3, #4
 8010cce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010cd2:	bf04      	itt	eq
 8010cd4:	0080      	lsleq	r0, r0, #2
 8010cd6:	3302      	addeq	r3, #2
 8010cd8:	2800      	cmp	r0, #0
 8010cda:	db05      	blt.n	8010ce8 <__hi0bits+0x38>
 8010cdc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010ce0:	f103 0301 	add.w	r3, r3, #1
 8010ce4:	bf08      	it	eq
 8010ce6:	2320      	moveq	r3, #32
 8010ce8:	4618      	mov	r0, r3
 8010cea:	4770      	bx	lr
 8010cec:	2300      	movs	r3, #0
 8010cee:	e7e4      	b.n	8010cba <__hi0bits+0xa>

08010cf0 <__lo0bits>:
 8010cf0:	6803      	ldr	r3, [r0, #0]
 8010cf2:	f013 0207 	ands.w	r2, r3, #7
 8010cf6:	4601      	mov	r1, r0
 8010cf8:	d00b      	beq.n	8010d12 <__lo0bits+0x22>
 8010cfa:	07da      	lsls	r2, r3, #31
 8010cfc:	d423      	bmi.n	8010d46 <__lo0bits+0x56>
 8010cfe:	0798      	lsls	r0, r3, #30
 8010d00:	bf49      	itett	mi
 8010d02:	085b      	lsrmi	r3, r3, #1
 8010d04:	089b      	lsrpl	r3, r3, #2
 8010d06:	2001      	movmi	r0, #1
 8010d08:	600b      	strmi	r3, [r1, #0]
 8010d0a:	bf5c      	itt	pl
 8010d0c:	600b      	strpl	r3, [r1, #0]
 8010d0e:	2002      	movpl	r0, #2
 8010d10:	4770      	bx	lr
 8010d12:	b298      	uxth	r0, r3
 8010d14:	b9a8      	cbnz	r0, 8010d42 <__lo0bits+0x52>
 8010d16:	0c1b      	lsrs	r3, r3, #16
 8010d18:	2010      	movs	r0, #16
 8010d1a:	b2da      	uxtb	r2, r3
 8010d1c:	b90a      	cbnz	r2, 8010d22 <__lo0bits+0x32>
 8010d1e:	3008      	adds	r0, #8
 8010d20:	0a1b      	lsrs	r3, r3, #8
 8010d22:	071a      	lsls	r2, r3, #28
 8010d24:	bf04      	itt	eq
 8010d26:	091b      	lsreq	r3, r3, #4
 8010d28:	3004      	addeq	r0, #4
 8010d2a:	079a      	lsls	r2, r3, #30
 8010d2c:	bf04      	itt	eq
 8010d2e:	089b      	lsreq	r3, r3, #2
 8010d30:	3002      	addeq	r0, #2
 8010d32:	07da      	lsls	r2, r3, #31
 8010d34:	d403      	bmi.n	8010d3e <__lo0bits+0x4e>
 8010d36:	085b      	lsrs	r3, r3, #1
 8010d38:	f100 0001 	add.w	r0, r0, #1
 8010d3c:	d005      	beq.n	8010d4a <__lo0bits+0x5a>
 8010d3e:	600b      	str	r3, [r1, #0]
 8010d40:	4770      	bx	lr
 8010d42:	4610      	mov	r0, r2
 8010d44:	e7e9      	b.n	8010d1a <__lo0bits+0x2a>
 8010d46:	2000      	movs	r0, #0
 8010d48:	4770      	bx	lr
 8010d4a:	2020      	movs	r0, #32
 8010d4c:	4770      	bx	lr
	...

08010d50 <__i2b>:
 8010d50:	b510      	push	{r4, lr}
 8010d52:	460c      	mov	r4, r1
 8010d54:	2101      	movs	r1, #1
 8010d56:	f7ff feb9 	bl	8010acc <_Balloc>
 8010d5a:	4602      	mov	r2, r0
 8010d5c:	b928      	cbnz	r0, 8010d6a <__i2b+0x1a>
 8010d5e:	4b05      	ldr	r3, [pc, #20]	; (8010d74 <__i2b+0x24>)
 8010d60:	4805      	ldr	r0, [pc, #20]	; (8010d78 <__i2b+0x28>)
 8010d62:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010d66:	f000 fe51 	bl	8011a0c <__assert_func>
 8010d6a:	2301      	movs	r3, #1
 8010d6c:	6144      	str	r4, [r0, #20]
 8010d6e:	6103      	str	r3, [r0, #16]
 8010d70:	bd10      	pop	{r4, pc}
 8010d72:	bf00      	nop
 8010d74:	08013498 	.word	0x08013498
 8010d78:	08013588 	.word	0x08013588

08010d7c <__multiply>:
 8010d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d80:	4691      	mov	r9, r2
 8010d82:	690a      	ldr	r2, [r1, #16]
 8010d84:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010d88:	429a      	cmp	r2, r3
 8010d8a:	bfb8      	it	lt
 8010d8c:	460b      	movlt	r3, r1
 8010d8e:	460c      	mov	r4, r1
 8010d90:	bfbc      	itt	lt
 8010d92:	464c      	movlt	r4, r9
 8010d94:	4699      	movlt	r9, r3
 8010d96:	6927      	ldr	r7, [r4, #16]
 8010d98:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010d9c:	68a3      	ldr	r3, [r4, #8]
 8010d9e:	6861      	ldr	r1, [r4, #4]
 8010da0:	eb07 060a 	add.w	r6, r7, sl
 8010da4:	42b3      	cmp	r3, r6
 8010da6:	b085      	sub	sp, #20
 8010da8:	bfb8      	it	lt
 8010daa:	3101      	addlt	r1, #1
 8010dac:	f7ff fe8e 	bl	8010acc <_Balloc>
 8010db0:	b930      	cbnz	r0, 8010dc0 <__multiply+0x44>
 8010db2:	4602      	mov	r2, r0
 8010db4:	4b44      	ldr	r3, [pc, #272]	; (8010ec8 <__multiply+0x14c>)
 8010db6:	4845      	ldr	r0, [pc, #276]	; (8010ecc <__multiply+0x150>)
 8010db8:	f240 115d 	movw	r1, #349	; 0x15d
 8010dbc:	f000 fe26 	bl	8011a0c <__assert_func>
 8010dc0:	f100 0514 	add.w	r5, r0, #20
 8010dc4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010dc8:	462b      	mov	r3, r5
 8010dca:	2200      	movs	r2, #0
 8010dcc:	4543      	cmp	r3, r8
 8010dce:	d321      	bcc.n	8010e14 <__multiply+0x98>
 8010dd0:	f104 0314 	add.w	r3, r4, #20
 8010dd4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010dd8:	f109 0314 	add.w	r3, r9, #20
 8010ddc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010de0:	9202      	str	r2, [sp, #8]
 8010de2:	1b3a      	subs	r2, r7, r4
 8010de4:	3a15      	subs	r2, #21
 8010de6:	f022 0203 	bic.w	r2, r2, #3
 8010dea:	3204      	adds	r2, #4
 8010dec:	f104 0115 	add.w	r1, r4, #21
 8010df0:	428f      	cmp	r7, r1
 8010df2:	bf38      	it	cc
 8010df4:	2204      	movcc	r2, #4
 8010df6:	9201      	str	r2, [sp, #4]
 8010df8:	9a02      	ldr	r2, [sp, #8]
 8010dfa:	9303      	str	r3, [sp, #12]
 8010dfc:	429a      	cmp	r2, r3
 8010dfe:	d80c      	bhi.n	8010e1a <__multiply+0x9e>
 8010e00:	2e00      	cmp	r6, #0
 8010e02:	dd03      	ble.n	8010e0c <__multiply+0x90>
 8010e04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d05a      	beq.n	8010ec2 <__multiply+0x146>
 8010e0c:	6106      	str	r6, [r0, #16]
 8010e0e:	b005      	add	sp, #20
 8010e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e14:	f843 2b04 	str.w	r2, [r3], #4
 8010e18:	e7d8      	b.n	8010dcc <__multiply+0x50>
 8010e1a:	f8b3 a000 	ldrh.w	sl, [r3]
 8010e1e:	f1ba 0f00 	cmp.w	sl, #0
 8010e22:	d024      	beq.n	8010e6e <__multiply+0xf2>
 8010e24:	f104 0e14 	add.w	lr, r4, #20
 8010e28:	46a9      	mov	r9, r5
 8010e2a:	f04f 0c00 	mov.w	ip, #0
 8010e2e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010e32:	f8d9 1000 	ldr.w	r1, [r9]
 8010e36:	fa1f fb82 	uxth.w	fp, r2
 8010e3a:	b289      	uxth	r1, r1
 8010e3c:	fb0a 110b 	mla	r1, sl, fp, r1
 8010e40:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010e44:	f8d9 2000 	ldr.w	r2, [r9]
 8010e48:	4461      	add	r1, ip
 8010e4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010e4e:	fb0a c20b 	mla	r2, sl, fp, ip
 8010e52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010e56:	b289      	uxth	r1, r1
 8010e58:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010e5c:	4577      	cmp	r7, lr
 8010e5e:	f849 1b04 	str.w	r1, [r9], #4
 8010e62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010e66:	d8e2      	bhi.n	8010e2e <__multiply+0xb2>
 8010e68:	9a01      	ldr	r2, [sp, #4]
 8010e6a:	f845 c002 	str.w	ip, [r5, r2]
 8010e6e:	9a03      	ldr	r2, [sp, #12]
 8010e70:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010e74:	3304      	adds	r3, #4
 8010e76:	f1b9 0f00 	cmp.w	r9, #0
 8010e7a:	d020      	beq.n	8010ebe <__multiply+0x142>
 8010e7c:	6829      	ldr	r1, [r5, #0]
 8010e7e:	f104 0c14 	add.w	ip, r4, #20
 8010e82:	46ae      	mov	lr, r5
 8010e84:	f04f 0a00 	mov.w	sl, #0
 8010e88:	f8bc b000 	ldrh.w	fp, [ip]
 8010e8c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010e90:	fb09 220b 	mla	r2, r9, fp, r2
 8010e94:	4492      	add	sl, r2
 8010e96:	b289      	uxth	r1, r1
 8010e98:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010e9c:	f84e 1b04 	str.w	r1, [lr], #4
 8010ea0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010ea4:	f8be 1000 	ldrh.w	r1, [lr]
 8010ea8:	0c12      	lsrs	r2, r2, #16
 8010eaa:	fb09 1102 	mla	r1, r9, r2, r1
 8010eae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010eb2:	4567      	cmp	r7, ip
 8010eb4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010eb8:	d8e6      	bhi.n	8010e88 <__multiply+0x10c>
 8010eba:	9a01      	ldr	r2, [sp, #4]
 8010ebc:	50a9      	str	r1, [r5, r2]
 8010ebe:	3504      	adds	r5, #4
 8010ec0:	e79a      	b.n	8010df8 <__multiply+0x7c>
 8010ec2:	3e01      	subs	r6, #1
 8010ec4:	e79c      	b.n	8010e00 <__multiply+0x84>
 8010ec6:	bf00      	nop
 8010ec8:	08013498 	.word	0x08013498
 8010ecc:	08013588 	.word	0x08013588

08010ed0 <__pow5mult>:
 8010ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ed4:	4615      	mov	r5, r2
 8010ed6:	f012 0203 	ands.w	r2, r2, #3
 8010eda:	4606      	mov	r6, r0
 8010edc:	460f      	mov	r7, r1
 8010ede:	d007      	beq.n	8010ef0 <__pow5mult+0x20>
 8010ee0:	4c25      	ldr	r4, [pc, #148]	; (8010f78 <__pow5mult+0xa8>)
 8010ee2:	3a01      	subs	r2, #1
 8010ee4:	2300      	movs	r3, #0
 8010ee6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010eea:	f7ff fe51 	bl	8010b90 <__multadd>
 8010eee:	4607      	mov	r7, r0
 8010ef0:	10ad      	asrs	r5, r5, #2
 8010ef2:	d03d      	beq.n	8010f70 <__pow5mult+0xa0>
 8010ef4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010ef6:	b97c      	cbnz	r4, 8010f18 <__pow5mult+0x48>
 8010ef8:	2010      	movs	r0, #16
 8010efa:	f7ff fdcd 	bl	8010a98 <malloc>
 8010efe:	4602      	mov	r2, r0
 8010f00:	6270      	str	r0, [r6, #36]	; 0x24
 8010f02:	b928      	cbnz	r0, 8010f10 <__pow5mult+0x40>
 8010f04:	4b1d      	ldr	r3, [pc, #116]	; (8010f7c <__pow5mult+0xac>)
 8010f06:	481e      	ldr	r0, [pc, #120]	; (8010f80 <__pow5mult+0xb0>)
 8010f08:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010f0c:	f000 fd7e 	bl	8011a0c <__assert_func>
 8010f10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010f14:	6004      	str	r4, [r0, #0]
 8010f16:	60c4      	str	r4, [r0, #12]
 8010f18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010f1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010f20:	b94c      	cbnz	r4, 8010f36 <__pow5mult+0x66>
 8010f22:	f240 2171 	movw	r1, #625	; 0x271
 8010f26:	4630      	mov	r0, r6
 8010f28:	f7ff ff12 	bl	8010d50 <__i2b>
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010f32:	4604      	mov	r4, r0
 8010f34:	6003      	str	r3, [r0, #0]
 8010f36:	f04f 0900 	mov.w	r9, #0
 8010f3a:	07eb      	lsls	r3, r5, #31
 8010f3c:	d50a      	bpl.n	8010f54 <__pow5mult+0x84>
 8010f3e:	4639      	mov	r1, r7
 8010f40:	4622      	mov	r2, r4
 8010f42:	4630      	mov	r0, r6
 8010f44:	f7ff ff1a 	bl	8010d7c <__multiply>
 8010f48:	4639      	mov	r1, r7
 8010f4a:	4680      	mov	r8, r0
 8010f4c:	4630      	mov	r0, r6
 8010f4e:	f7ff fdfd 	bl	8010b4c <_Bfree>
 8010f52:	4647      	mov	r7, r8
 8010f54:	106d      	asrs	r5, r5, #1
 8010f56:	d00b      	beq.n	8010f70 <__pow5mult+0xa0>
 8010f58:	6820      	ldr	r0, [r4, #0]
 8010f5a:	b938      	cbnz	r0, 8010f6c <__pow5mult+0x9c>
 8010f5c:	4622      	mov	r2, r4
 8010f5e:	4621      	mov	r1, r4
 8010f60:	4630      	mov	r0, r6
 8010f62:	f7ff ff0b 	bl	8010d7c <__multiply>
 8010f66:	6020      	str	r0, [r4, #0]
 8010f68:	f8c0 9000 	str.w	r9, [r0]
 8010f6c:	4604      	mov	r4, r0
 8010f6e:	e7e4      	b.n	8010f3a <__pow5mult+0x6a>
 8010f70:	4638      	mov	r0, r7
 8010f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f76:	bf00      	nop
 8010f78:	080136d8 	.word	0x080136d8
 8010f7c:	08013426 	.word	0x08013426
 8010f80:	08013588 	.word	0x08013588

08010f84 <__lshift>:
 8010f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f88:	460c      	mov	r4, r1
 8010f8a:	6849      	ldr	r1, [r1, #4]
 8010f8c:	6923      	ldr	r3, [r4, #16]
 8010f8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010f92:	68a3      	ldr	r3, [r4, #8]
 8010f94:	4607      	mov	r7, r0
 8010f96:	4691      	mov	r9, r2
 8010f98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010f9c:	f108 0601 	add.w	r6, r8, #1
 8010fa0:	42b3      	cmp	r3, r6
 8010fa2:	db0b      	blt.n	8010fbc <__lshift+0x38>
 8010fa4:	4638      	mov	r0, r7
 8010fa6:	f7ff fd91 	bl	8010acc <_Balloc>
 8010faa:	4605      	mov	r5, r0
 8010fac:	b948      	cbnz	r0, 8010fc2 <__lshift+0x3e>
 8010fae:	4602      	mov	r2, r0
 8010fb0:	4b2a      	ldr	r3, [pc, #168]	; (801105c <__lshift+0xd8>)
 8010fb2:	482b      	ldr	r0, [pc, #172]	; (8011060 <__lshift+0xdc>)
 8010fb4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010fb8:	f000 fd28 	bl	8011a0c <__assert_func>
 8010fbc:	3101      	adds	r1, #1
 8010fbe:	005b      	lsls	r3, r3, #1
 8010fc0:	e7ee      	b.n	8010fa0 <__lshift+0x1c>
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	f100 0114 	add.w	r1, r0, #20
 8010fc8:	f100 0210 	add.w	r2, r0, #16
 8010fcc:	4618      	mov	r0, r3
 8010fce:	4553      	cmp	r3, sl
 8010fd0:	db37      	blt.n	8011042 <__lshift+0xbe>
 8010fd2:	6920      	ldr	r0, [r4, #16]
 8010fd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010fd8:	f104 0314 	add.w	r3, r4, #20
 8010fdc:	f019 091f 	ands.w	r9, r9, #31
 8010fe0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010fe4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010fe8:	d02f      	beq.n	801104a <__lshift+0xc6>
 8010fea:	f1c9 0e20 	rsb	lr, r9, #32
 8010fee:	468a      	mov	sl, r1
 8010ff0:	f04f 0c00 	mov.w	ip, #0
 8010ff4:	681a      	ldr	r2, [r3, #0]
 8010ff6:	fa02 f209 	lsl.w	r2, r2, r9
 8010ffa:	ea42 020c 	orr.w	r2, r2, ip
 8010ffe:	f84a 2b04 	str.w	r2, [sl], #4
 8011002:	f853 2b04 	ldr.w	r2, [r3], #4
 8011006:	4298      	cmp	r0, r3
 8011008:	fa22 fc0e 	lsr.w	ip, r2, lr
 801100c:	d8f2      	bhi.n	8010ff4 <__lshift+0x70>
 801100e:	1b03      	subs	r3, r0, r4
 8011010:	3b15      	subs	r3, #21
 8011012:	f023 0303 	bic.w	r3, r3, #3
 8011016:	3304      	adds	r3, #4
 8011018:	f104 0215 	add.w	r2, r4, #21
 801101c:	4290      	cmp	r0, r2
 801101e:	bf38      	it	cc
 8011020:	2304      	movcc	r3, #4
 8011022:	f841 c003 	str.w	ip, [r1, r3]
 8011026:	f1bc 0f00 	cmp.w	ip, #0
 801102a:	d001      	beq.n	8011030 <__lshift+0xac>
 801102c:	f108 0602 	add.w	r6, r8, #2
 8011030:	3e01      	subs	r6, #1
 8011032:	4638      	mov	r0, r7
 8011034:	612e      	str	r6, [r5, #16]
 8011036:	4621      	mov	r1, r4
 8011038:	f7ff fd88 	bl	8010b4c <_Bfree>
 801103c:	4628      	mov	r0, r5
 801103e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011042:	f842 0f04 	str.w	r0, [r2, #4]!
 8011046:	3301      	adds	r3, #1
 8011048:	e7c1      	b.n	8010fce <__lshift+0x4a>
 801104a:	3904      	subs	r1, #4
 801104c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011050:	f841 2f04 	str.w	r2, [r1, #4]!
 8011054:	4298      	cmp	r0, r3
 8011056:	d8f9      	bhi.n	801104c <__lshift+0xc8>
 8011058:	e7ea      	b.n	8011030 <__lshift+0xac>
 801105a:	bf00      	nop
 801105c:	08013498 	.word	0x08013498
 8011060:	08013588 	.word	0x08013588

08011064 <__mcmp>:
 8011064:	b530      	push	{r4, r5, lr}
 8011066:	6902      	ldr	r2, [r0, #16]
 8011068:	690c      	ldr	r4, [r1, #16]
 801106a:	1b12      	subs	r2, r2, r4
 801106c:	d10e      	bne.n	801108c <__mcmp+0x28>
 801106e:	f100 0314 	add.w	r3, r0, #20
 8011072:	3114      	adds	r1, #20
 8011074:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011078:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801107c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011080:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011084:	42a5      	cmp	r5, r4
 8011086:	d003      	beq.n	8011090 <__mcmp+0x2c>
 8011088:	d305      	bcc.n	8011096 <__mcmp+0x32>
 801108a:	2201      	movs	r2, #1
 801108c:	4610      	mov	r0, r2
 801108e:	bd30      	pop	{r4, r5, pc}
 8011090:	4283      	cmp	r3, r0
 8011092:	d3f3      	bcc.n	801107c <__mcmp+0x18>
 8011094:	e7fa      	b.n	801108c <__mcmp+0x28>
 8011096:	f04f 32ff 	mov.w	r2, #4294967295
 801109a:	e7f7      	b.n	801108c <__mcmp+0x28>

0801109c <__mdiff>:
 801109c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110a0:	460c      	mov	r4, r1
 80110a2:	4606      	mov	r6, r0
 80110a4:	4611      	mov	r1, r2
 80110a6:	4620      	mov	r0, r4
 80110a8:	4690      	mov	r8, r2
 80110aa:	f7ff ffdb 	bl	8011064 <__mcmp>
 80110ae:	1e05      	subs	r5, r0, #0
 80110b0:	d110      	bne.n	80110d4 <__mdiff+0x38>
 80110b2:	4629      	mov	r1, r5
 80110b4:	4630      	mov	r0, r6
 80110b6:	f7ff fd09 	bl	8010acc <_Balloc>
 80110ba:	b930      	cbnz	r0, 80110ca <__mdiff+0x2e>
 80110bc:	4b3a      	ldr	r3, [pc, #232]	; (80111a8 <__mdiff+0x10c>)
 80110be:	4602      	mov	r2, r0
 80110c0:	f240 2132 	movw	r1, #562	; 0x232
 80110c4:	4839      	ldr	r0, [pc, #228]	; (80111ac <__mdiff+0x110>)
 80110c6:	f000 fca1 	bl	8011a0c <__assert_func>
 80110ca:	2301      	movs	r3, #1
 80110cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80110d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110d4:	bfa4      	itt	ge
 80110d6:	4643      	movge	r3, r8
 80110d8:	46a0      	movge	r8, r4
 80110da:	4630      	mov	r0, r6
 80110dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80110e0:	bfa6      	itte	ge
 80110e2:	461c      	movge	r4, r3
 80110e4:	2500      	movge	r5, #0
 80110e6:	2501      	movlt	r5, #1
 80110e8:	f7ff fcf0 	bl	8010acc <_Balloc>
 80110ec:	b920      	cbnz	r0, 80110f8 <__mdiff+0x5c>
 80110ee:	4b2e      	ldr	r3, [pc, #184]	; (80111a8 <__mdiff+0x10c>)
 80110f0:	4602      	mov	r2, r0
 80110f2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80110f6:	e7e5      	b.n	80110c4 <__mdiff+0x28>
 80110f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80110fc:	6926      	ldr	r6, [r4, #16]
 80110fe:	60c5      	str	r5, [r0, #12]
 8011100:	f104 0914 	add.w	r9, r4, #20
 8011104:	f108 0514 	add.w	r5, r8, #20
 8011108:	f100 0e14 	add.w	lr, r0, #20
 801110c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011110:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011114:	f108 0210 	add.w	r2, r8, #16
 8011118:	46f2      	mov	sl, lr
 801111a:	2100      	movs	r1, #0
 801111c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011120:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011124:	fa1f f883 	uxth.w	r8, r3
 8011128:	fa11 f18b 	uxtah	r1, r1, fp
 801112c:	0c1b      	lsrs	r3, r3, #16
 801112e:	eba1 0808 	sub.w	r8, r1, r8
 8011132:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011136:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801113a:	fa1f f888 	uxth.w	r8, r8
 801113e:	1419      	asrs	r1, r3, #16
 8011140:	454e      	cmp	r6, r9
 8011142:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011146:	f84a 3b04 	str.w	r3, [sl], #4
 801114a:	d8e7      	bhi.n	801111c <__mdiff+0x80>
 801114c:	1b33      	subs	r3, r6, r4
 801114e:	3b15      	subs	r3, #21
 8011150:	f023 0303 	bic.w	r3, r3, #3
 8011154:	3304      	adds	r3, #4
 8011156:	3415      	adds	r4, #21
 8011158:	42a6      	cmp	r6, r4
 801115a:	bf38      	it	cc
 801115c:	2304      	movcc	r3, #4
 801115e:	441d      	add	r5, r3
 8011160:	4473      	add	r3, lr
 8011162:	469e      	mov	lr, r3
 8011164:	462e      	mov	r6, r5
 8011166:	4566      	cmp	r6, ip
 8011168:	d30e      	bcc.n	8011188 <__mdiff+0xec>
 801116a:	f10c 0203 	add.w	r2, ip, #3
 801116e:	1b52      	subs	r2, r2, r5
 8011170:	f022 0203 	bic.w	r2, r2, #3
 8011174:	3d03      	subs	r5, #3
 8011176:	45ac      	cmp	ip, r5
 8011178:	bf38      	it	cc
 801117a:	2200      	movcc	r2, #0
 801117c:	441a      	add	r2, r3
 801117e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011182:	b17b      	cbz	r3, 80111a4 <__mdiff+0x108>
 8011184:	6107      	str	r7, [r0, #16]
 8011186:	e7a3      	b.n	80110d0 <__mdiff+0x34>
 8011188:	f856 8b04 	ldr.w	r8, [r6], #4
 801118c:	fa11 f288 	uxtah	r2, r1, r8
 8011190:	1414      	asrs	r4, r2, #16
 8011192:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011196:	b292      	uxth	r2, r2
 8011198:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801119c:	f84e 2b04 	str.w	r2, [lr], #4
 80111a0:	1421      	asrs	r1, r4, #16
 80111a2:	e7e0      	b.n	8011166 <__mdiff+0xca>
 80111a4:	3f01      	subs	r7, #1
 80111a6:	e7ea      	b.n	801117e <__mdiff+0xe2>
 80111a8:	08013498 	.word	0x08013498
 80111ac:	08013588 	.word	0x08013588

080111b0 <__ulp>:
 80111b0:	b082      	sub	sp, #8
 80111b2:	ed8d 0b00 	vstr	d0, [sp]
 80111b6:	9b01      	ldr	r3, [sp, #4]
 80111b8:	4912      	ldr	r1, [pc, #72]	; (8011204 <__ulp+0x54>)
 80111ba:	4019      	ands	r1, r3
 80111bc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80111c0:	2900      	cmp	r1, #0
 80111c2:	dd05      	ble.n	80111d0 <__ulp+0x20>
 80111c4:	2200      	movs	r2, #0
 80111c6:	460b      	mov	r3, r1
 80111c8:	ec43 2b10 	vmov	d0, r2, r3
 80111cc:	b002      	add	sp, #8
 80111ce:	4770      	bx	lr
 80111d0:	4249      	negs	r1, r1
 80111d2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80111d6:	ea4f 5021 	mov.w	r0, r1, asr #20
 80111da:	f04f 0200 	mov.w	r2, #0
 80111de:	f04f 0300 	mov.w	r3, #0
 80111e2:	da04      	bge.n	80111ee <__ulp+0x3e>
 80111e4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80111e8:	fa41 f300 	asr.w	r3, r1, r0
 80111ec:	e7ec      	b.n	80111c8 <__ulp+0x18>
 80111ee:	f1a0 0114 	sub.w	r1, r0, #20
 80111f2:	291e      	cmp	r1, #30
 80111f4:	bfda      	itte	le
 80111f6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80111fa:	fa20 f101 	lsrle.w	r1, r0, r1
 80111fe:	2101      	movgt	r1, #1
 8011200:	460a      	mov	r2, r1
 8011202:	e7e1      	b.n	80111c8 <__ulp+0x18>
 8011204:	7ff00000 	.word	0x7ff00000

08011208 <__b2d>:
 8011208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801120a:	6905      	ldr	r5, [r0, #16]
 801120c:	f100 0714 	add.w	r7, r0, #20
 8011210:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011214:	1f2e      	subs	r6, r5, #4
 8011216:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801121a:	4620      	mov	r0, r4
 801121c:	f7ff fd48 	bl	8010cb0 <__hi0bits>
 8011220:	f1c0 0320 	rsb	r3, r0, #32
 8011224:	280a      	cmp	r0, #10
 8011226:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80112a4 <__b2d+0x9c>
 801122a:	600b      	str	r3, [r1, #0]
 801122c:	dc14      	bgt.n	8011258 <__b2d+0x50>
 801122e:	f1c0 0e0b 	rsb	lr, r0, #11
 8011232:	fa24 f10e 	lsr.w	r1, r4, lr
 8011236:	42b7      	cmp	r7, r6
 8011238:	ea41 030c 	orr.w	r3, r1, ip
 801123c:	bf34      	ite	cc
 801123e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011242:	2100      	movcs	r1, #0
 8011244:	3015      	adds	r0, #21
 8011246:	fa04 f000 	lsl.w	r0, r4, r0
 801124a:	fa21 f10e 	lsr.w	r1, r1, lr
 801124e:	ea40 0201 	orr.w	r2, r0, r1
 8011252:	ec43 2b10 	vmov	d0, r2, r3
 8011256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011258:	42b7      	cmp	r7, r6
 801125a:	bf3a      	itte	cc
 801125c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011260:	f1a5 0608 	subcc.w	r6, r5, #8
 8011264:	2100      	movcs	r1, #0
 8011266:	380b      	subs	r0, #11
 8011268:	d017      	beq.n	801129a <__b2d+0x92>
 801126a:	f1c0 0c20 	rsb	ip, r0, #32
 801126e:	fa04 f500 	lsl.w	r5, r4, r0
 8011272:	42be      	cmp	r6, r7
 8011274:	fa21 f40c 	lsr.w	r4, r1, ip
 8011278:	ea45 0504 	orr.w	r5, r5, r4
 801127c:	bf8c      	ite	hi
 801127e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8011282:	2400      	movls	r4, #0
 8011284:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8011288:	fa01 f000 	lsl.w	r0, r1, r0
 801128c:	fa24 f40c 	lsr.w	r4, r4, ip
 8011290:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011294:	ea40 0204 	orr.w	r2, r0, r4
 8011298:	e7db      	b.n	8011252 <__b2d+0x4a>
 801129a:	ea44 030c 	orr.w	r3, r4, ip
 801129e:	460a      	mov	r2, r1
 80112a0:	e7d7      	b.n	8011252 <__b2d+0x4a>
 80112a2:	bf00      	nop
 80112a4:	3ff00000 	.word	0x3ff00000

080112a8 <__d2b>:
 80112a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80112ac:	4689      	mov	r9, r1
 80112ae:	2101      	movs	r1, #1
 80112b0:	ec57 6b10 	vmov	r6, r7, d0
 80112b4:	4690      	mov	r8, r2
 80112b6:	f7ff fc09 	bl	8010acc <_Balloc>
 80112ba:	4604      	mov	r4, r0
 80112bc:	b930      	cbnz	r0, 80112cc <__d2b+0x24>
 80112be:	4602      	mov	r2, r0
 80112c0:	4b25      	ldr	r3, [pc, #148]	; (8011358 <__d2b+0xb0>)
 80112c2:	4826      	ldr	r0, [pc, #152]	; (801135c <__d2b+0xb4>)
 80112c4:	f240 310a 	movw	r1, #778	; 0x30a
 80112c8:	f000 fba0 	bl	8011a0c <__assert_func>
 80112cc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80112d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80112d4:	bb35      	cbnz	r5, 8011324 <__d2b+0x7c>
 80112d6:	2e00      	cmp	r6, #0
 80112d8:	9301      	str	r3, [sp, #4]
 80112da:	d028      	beq.n	801132e <__d2b+0x86>
 80112dc:	4668      	mov	r0, sp
 80112de:	9600      	str	r6, [sp, #0]
 80112e0:	f7ff fd06 	bl	8010cf0 <__lo0bits>
 80112e4:	9900      	ldr	r1, [sp, #0]
 80112e6:	b300      	cbz	r0, 801132a <__d2b+0x82>
 80112e8:	9a01      	ldr	r2, [sp, #4]
 80112ea:	f1c0 0320 	rsb	r3, r0, #32
 80112ee:	fa02 f303 	lsl.w	r3, r2, r3
 80112f2:	430b      	orrs	r3, r1
 80112f4:	40c2      	lsrs	r2, r0
 80112f6:	6163      	str	r3, [r4, #20]
 80112f8:	9201      	str	r2, [sp, #4]
 80112fa:	9b01      	ldr	r3, [sp, #4]
 80112fc:	61a3      	str	r3, [r4, #24]
 80112fe:	2b00      	cmp	r3, #0
 8011300:	bf14      	ite	ne
 8011302:	2202      	movne	r2, #2
 8011304:	2201      	moveq	r2, #1
 8011306:	6122      	str	r2, [r4, #16]
 8011308:	b1d5      	cbz	r5, 8011340 <__d2b+0x98>
 801130a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801130e:	4405      	add	r5, r0
 8011310:	f8c9 5000 	str.w	r5, [r9]
 8011314:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011318:	f8c8 0000 	str.w	r0, [r8]
 801131c:	4620      	mov	r0, r4
 801131e:	b003      	add	sp, #12
 8011320:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011324:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011328:	e7d5      	b.n	80112d6 <__d2b+0x2e>
 801132a:	6161      	str	r1, [r4, #20]
 801132c:	e7e5      	b.n	80112fa <__d2b+0x52>
 801132e:	a801      	add	r0, sp, #4
 8011330:	f7ff fcde 	bl	8010cf0 <__lo0bits>
 8011334:	9b01      	ldr	r3, [sp, #4]
 8011336:	6163      	str	r3, [r4, #20]
 8011338:	2201      	movs	r2, #1
 801133a:	6122      	str	r2, [r4, #16]
 801133c:	3020      	adds	r0, #32
 801133e:	e7e3      	b.n	8011308 <__d2b+0x60>
 8011340:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011344:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011348:	f8c9 0000 	str.w	r0, [r9]
 801134c:	6918      	ldr	r0, [r3, #16]
 801134e:	f7ff fcaf 	bl	8010cb0 <__hi0bits>
 8011352:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011356:	e7df      	b.n	8011318 <__d2b+0x70>
 8011358:	08013498 	.word	0x08013498
 801135c:	08013588 	.word	0x08013588

08011360 <__ratio>:
 8011360:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011364:	4688      	mov	r8, r1
 8011366:	4669      	mov	r1, sp
 8011368:	4681      	mov	r9, r0
 801136a:	f7ff ff4d 	bl	8011208 <__b2d>
 801136e:	a901      	add	r1, sp, #4
 8011370:	4640      	mov	r0, r8
 8011372:	ec55 4b10 	vmov	r4, r5, d0
 8011376:	f7ff ff47 	bl	8011208 <__b2d>
 801137a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801137e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011382:	eba3 0c02 	sub.w	ip, r3, r2
 8011386:	e9dd 3200 	ldrd	r3, r2, [sp]
 801138a:	1a9b      	subs	r3, r3, r2
 801138c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011390:	ec51 0b10 	vmov	r0, r1, d0
 8011394:	2b00      	cmp	r3, #0
 8011396:	bfd6      	itet	le
 8011398:	460a      	movle	r2, r1
 801139a:	462a      	movgt	r2, r5
 801139c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80113a0:	468b      	mov	fp, r1
 80113a2:	462f      	mov	r7, r5
 80113a4:	bfd4      	ite	le
 80113a6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80113aa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80113ae:	4620      	mov	r0, r4
 80113b0:	ee10 2a10 	vmov	r2, s0
 80113b4:	465b      	mov	r3, fp
 80113b6:	4639      	mov	r1, r7
 80113b8:	f7ef fa70 	bl	800089c <__aeabi_ddiv>
 80113bc:	ec41 0b10 	vmov	d0, r0, r1
 80113c0:	b003      	add	sp, #12
 80113c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080113c6 <__copybits>:
 80113c6:	3901      	subs	r1, #1
 80113c8:	b570      	push	{r4, r5, r6, lr}
 80113ca:	1149      	asrs	r1, r1, #5
 80113cc:	6914      	ldr	r4, [r2, #16]
 80113ce:	3101      	adds	r1, #1
 80113d0:	f102 0314 	add.w	r3, r2, #20
 80113d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80113d8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80113dc:	1f05      	subs	r5, r0, #4
 80113de:	42a3      	cmp	r3, r4
 80113e0:	d30c      	bcc.n	80113fc <__copybits+0x36>
 80113e2:	1aa3      	subs	r3, r4, r2
 80113e4:	3b11      	subs	r3, #17
 80113e6:	f023 0303 	bic.w	r3, r3, #3
 80113ea:	3211      	adds	r2, #17
 80113ec:	42a2      	cmp	r2, r4
 80113ee:	bf88      	it	hi
 80113f0:	2300      	movhi	r3, #0
 80113f2:	4418      	add	r0, r3
 80113f4:	2300      	movs	r3, #0
 80113f6:	4288      	cmp	r0, r1
 80113f8:	d305      	bcc.n	8011406 <__copybits+0x40>
 80113fa:	bd70      	pop	{r4, r5, r6, pc}
 80113fc:	f853 6b04 	ldr.w	r6, [r3], #4
 8011400:	f845 6f04 	str.w	r6, [r5, #4]!
 8011404:	e7eb      	b.n	80113de <__copybits+0x18>
 8011406:	f840 3b04 	str.w	r3, [r0], #4
 801140a:	e7f4      	b.n	80113f6 <__copybits+0x30>

0801140c <__any_on>:
 801140c:	f100 0214 	add.w	r2, r0, #20
 8011410:	6900      	ldr	r0, [r0, #16]
 8011412:	114b      	asrs	r3, r1, #5
 8011414:	4298      	cmp	r0, r3
 8011416:	b510      	push	{r4, lr}
 8011418:	db11      	blt.n	801143e <__any_on+0x32>
 801141a:	dd0a      	ble.n	8011432 <__any_on+0x26>
 801141c:	f011 011f 	ands.w	r1, r1, #31
 8011420:	d007      	beq.n	8011432 <__any_on+0x26>
 8011422:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011426:	fa24 f001 	lsr.w	r0, r4, r1
 801142a:	fa00 f101 	lsl.w	r1, r0, r1
 801142e:	428c      	cmp	r4, r1
 8011430:	d10b      	bne.n	801144a <__any_on+0x3e>
 8011432:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011436:	4293      	cmp	r3, r2
 8011438:	d803      	bhi.n	8011442 <__any_on+0x36>
 801143a:	2000      	movs	r0, #0
 801143c:	bd10      	pop	{r4, pc}
 801143e:	4603      	mov	r3, r0
 8011440:	e7f7      	b.n	8011432 <__any_on+0x26>
 8011442:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011446:	2900      	cmp	r1, #0
 8011448:	d0f5      	beq.n	8011436 <__any_on+0x2a>
 801144a:	2001      	movs	r0, #1
 801144c:	e7f6      	b.n	801143c <__any_on+0x30>

0801144e <_calloc_r>:
 801144e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011450:	fba1 2402 	umull	r2, r4, r1, r2
 8011454:	b94c      	cbnz	r4, 801146a <_calloc_r+0x1c>
 8011456:	4611      	mov	r1, r2
 8011458:	9201      	str	r2, [sp, #4]
 801145a:	f000 f87b 	bl	8011554 <_malloc_r>
 801145e:	9a01      	ldr	r2, [sp, #4]
 8011460:	4605      	mov	r5, r0
 8011462:	b930      	cbnz	r0, 8011472 <_calloc_r+0x24>
 8011464:	4628      	mov	r0, r5
 8011466:	b003      	add	sp, #12
 8011468:	bd30      	pop	{r4, r5, pc}
 801146a:	220c      	movs	r2, #12
 801146c:	6002      	str	r2, [r0, #0]
 801146e:	2500      	movs	r5, #0
 8011470:	e7f8      	b.n	8011464 <_calloc_r+0x16>
 8011472:	4621      	mov	r1, r4
 8011474:	f7fc fa88 	bl	800d988 <memset>
 8011478:	e7f4      	b.n	8011464 <_calloc_r+0x16>
	...

0801147c <_free_r>:
 801147c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801147e:	2900      	cmp	r1, #0
 8011480:	d044      	beq.n	801150c <_free_r+0x90>
 8011482:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011486:	9001      	str	r0, [sp, #4]
 8011488:	2b00      	cmp	r3, #0
 801148a:	f1a1 0404 	sub.w	r4, r1, #4
 801148e:	bfb8      	it	lt
 8011490:	18e4      	addlt	r4, r4, r3
 8011492:	f000 fb2f 	bl	8011af4 <__malloc_lock>
 8011496:	4a1e      	ldr	r2, [pc, #120]	; (8011510 <_free_r+0x94>)
 8011498:	9801      	ldr	r0, [sp, #4]
 801149a:	6813      	ldr	r3, [r2, #0]
 801149c:	b933      	cbnz	r3, 80114ac <_free_r+0x30>
 801149e:	6063      	str	r3, [r4, #4]
 80114a0:	6014      	str	r4, [r2, #0]
 80114a2:	b003      	add	sp, #12
 80114a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80114a8:	f000 bb2a 	b.w	8011b00 <__malloc_unlock>
 80114ac:	42a3      	cmp	r3, r4
 80114ae:	d908      	bls.n	80114c2 <_free_r+0x46>
 80114b0:	6825      	ldr	r5, [r4, #0]
 80114b2:	1961      	adds	r1, r4, r5
 80114b4:	428b      	cmp	r3, r1
 80114b6:	bf01      	itttt	eq
 80114b8:	6819      	ldreq	r1, [r3, #0]
 80114ba:	685b      	ldreq	r3, [r3, #4]
 80114bc:	1949      	addeq	r1, r1, r5
 80114be:	6021      	streq	r1, [r4, #0]
 80114c0:	e7ed      	b.n	801149e <_free_r+0x22>
 80114c2:	461a      	mov	r2, r3
 80114c4:	685b      	ldr	r3, [r3, #4]
 80114c6:	b10b      	cbz	r3, 80114cc <_free_r+0x50>
 80114c8:	42a3      	cmp	r3, r4
 80114ca:	d9fa      	bls.n	80114c2 <_free_r+0x46>
 80114cc:	6811      	ldr	r1, [r2, #0]
 80114ce:	1855      	adds	r5, r2, r1
 80114d0:	42a5      	cmp	r5, r4
 80114d2:	d10b      	bne.n	80114ec <_free_r+0x70>
 80114d4:	6824      	ldr	r4, [r4, #0]
 80114d6:	4421      	add	r1, r4
 80114d8:	1854      	adds	r4, r2, r1
 80114da:	42a3      	cmp	r3, r4
 80114dc:	6011      	str	r1, [r2, #0]
 80114de:	d1e0      	bne.n	80114a2 <_free_r+0x26>
 80114e0:	681c      	ldr	r4, [r3, #0]
 80114e2:	685b      	ldr	r3, [r3, #4]
 80114e4:	6053      	str	r3, [r2, #4]
 80114e6:	4421      	add	r1, r4
 80114e8:	6011      	str	r1, [r2, #0]
 80114ea:	e7da      	b.n	80114a2 <_free_r+0x26>
 80114ec:	d902      	bls.n	80114f4 <_free_r+0x78>
 80114ee:	230c      	movs	r3, #12
 80114f0:	6003      	str	r3, [r0, #0]
 80114f2:	e7d6      	b.n	80114a2 <_free_r+0x26>
 80114f4:	6825      	ldr	r5, [r4, #0]
 80114f6:	1961      	adds	r1, r4, r5
 80114f8:	428b      	cmp	r3, r1
 80114fa:	bf04      	itt	eq
 80114fc:	6819      	ldreq	r1, [r3, #0]
 80114fe:	685b      	ldreq	r3, [r3, #4]
 8011500:	6063      	str	r3, [r4, #4]
 8011502:	bf04      	itt	eq
 8011504:	1949      	addeq	r1, r1, r5
 8011506:	6021      	streq	r1, [r4, #0]
 8011508:	6054      	str	r4, [r2, #4]
 801150a:	e7ca      	b.n	80114a2 <_free_r+0x26>
 801150c:	b003      	add	sp, #12
 801150e:	bd30      	pop	{r4, r5, pc}
 8011510:	2000537c 	.word	0x2000537c

08011514 <sbrk_aligned>:
 8011514:	b570      	push	{r4, r5, r6, lr}
 8011516:	4e0e      	ldr	r6, [pc, #56]	; (8011550 <sbrk_aligned+0x3c>)
 8011518:	460c      	mov	r4, r1
 801151a:	6831      	ldr	r1, [r6, #0]
 801151c:	4605      	mov	r5, r0
 801151e:	b911      	cbnz	r1, 8011526 <sbrk_aligned+0x12>
 8011520:	f000 f9ee 	bl	8011900 <_sbrk_r>
 8011524:	6030      	str	r0, [r6, #0]
 8011526:	4621      	mov	r1, r4
 8011528:	4628      	mov	r0, r5
 801152a:	f000 f9e9 	bl	8011900 <_sbrk_r>
 801152e:	1c43      	adds	r3, r0, #1
 8011530:	d00a      	beq.n	8011548 <sbrk_aligned+0x34>
 8011532:	1cc4      	adds	r4, r0, #3
 8011534:	f024 0403 	bic.w	r4, r4, #3
 8011538:	42a0      	cmp	r0, r4
 801153a:	d007      	beq.n	801154c <sbrk_aligned+0x38>
 801153c:	1a21      	subs	r1, r4, r0
 801153e:	4628      	mov	r0, r5
 8011540:	f000 f9de 	bl	8011900 <_sbrk_r>
 8011544:	3001      	adds	r0, #1
 8011546:	d101      	bne.n	801154c <sbrk_aligned+0x38>
 8011548:	f04f 34ff 	mov.w	r4, #4294967295
 801154c:	4620      	mov	r0, r4
 801154e:	bd70      	pop	{r4, r5, r6, pc}
 8011550:	20005380 	.word	0x20005380

08011554 <_malloc_r>:
 8011554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011558:	1ccd      	adds	r5, r1, #3
 801155a:	f025 0503 	bic.w	r5, r5, #3
 801155e:	3508      	adds	r5, #8
 8011560:	2d0c      	cmp	r5, #12
 8011562:	bf38      	it	cc
 8011564:	250c      	movcc	r5, #12
 8011566:	2d00      	cmp	r5, #0
 8011568:	4607      	mov	r7, r0
 801156a:	db01      	blt.n	8011570 <_malloc_r+0x1c>
 801156c:	42a9      	cmp	r1, r5
 801156e:	d905      	bls.n	801157c <_malloc_r+0x28>
 8011570:	230c      	movs	r3, #12
 8011572:	603b      	str	r3, [r7, #0]
 8011574:	2600      	movs	r6, #0
 8011576:	4630      	mov	r0, r6
 8011578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801157c:	4e2e      	ldr	r6, [pc, #184]	; (8011638 <_malloc_r+0xe4>)
 801157e:	f000 fab9 	bl	8011af4 <__malloc_lock>
 8011582:	6833      	ldr	r3, [r6, #0]
 8011584:	461c      	mov	r4, r3
 8011586:	bb34      	cbnz	r4, 80115d6 <_malloc_r+0x82>
 8011588:	4629      	mov	r1, r5
 801158a:	4638      	mov	r0, r7
 801158c:	f7ff ffc2 	bl	8011514 <sbrk_aligned>
 8011590:	1c43      	adds	r3, r0, #1
 8011592:	4604      	mov	r4, r0
 8011594:	d14d      	bne.n	8011632 <_malloc_r+0xde>
 8011596:	6834      	ldr	r4, [r6, #0]
 8011598:	4626      	mov	r6, r4
 801159a:	2e00      	cmp	r6, #0
 801159c:	d140      	bne.n	8011620 <_malloc_r+0xcc>
 801159e:	6823      	ldr	r3, [r4, #0]
 80115a0:	4631      	mov	r1, r6
 80115a2:	4638      	mov	r0, r7
 80115a4:	eb04 0803 	add.w	r8, r4, r3
 80115a8:	f000 f9aa 	bl	8011900 <_sbrk_r>
 80115ac:	4580      	cmp	r8, r0
 80115ae:	d13a      	bne.n	8011626 <_malloc_r+0xd2>
 80115b0:	6821      	ldr	r1, [r4, #0]
 80115b2:	3503      	adds	r5, #3
 80115b4:	1a6d      	subs	r5, r5, r1
 80115b6:	f025 0503 	bic.w	r5, r5, #3
 80115ba:	3508      	adds	r5, #8
 80115bc:	2d0c      	cmp	r5, #12
 80115be:	bf38      	it	cc
 80115c0:	250c      	movcc	r5, #12
 80115c2:	4629      	mov	r1, r5
 80115c4:	4638      	mov	r0, r7
 80115c6:	f7ff ffa5 	bl	8011514 <sbrk_aligned>
 80115ca:	3001      	adds	r0, #1
 80115cc:	d02b      	beq.n	8011626 <_malloc_r+0xd2>
 80115ce:	6823      	ldr	r3, [r4, #0]
 80115d0:	442b      	add	r3, r5
 80115d2:	6023      	str	r3, [r4, #0]
 80115d4:	e00e      	b.n	80115f4 <_malloc_r+0xa0>
 80115d6:	6822      	ldr	r2, [r4, #0]
 80115d8:	1b52      	subs	r2, r2, r5
 80115da:	d41e      	bmi.n	801161a <_malloc_r+0xc6>
 80115dc:	2a0b      	cmp	r2, #11
 80115de:	d916      	bls.n	801160e <_malloc_r+0xba>
 80115e0:	1961      	adds	r1, r4, r5
 80115e2:	42a3      	cmp	r3, r4
 80115e4:	6025      	str	r5, [r4, #0]
 80115e6:	bf18      	it	ne
 80115e8:	6059      	strne	r1, [r3, #4]
 80115ea:	6863      	ldr	r3, [r4, #4]
 80115ec:	bf08      	it	eq
 80115ee:	6031      	streq	r1, [r6, #0]
 80115f0:	5162      	str	r2, [r4, r5]
 80115f2:	604b      	str	r3, [r1, #4]
 80115f4:	4638      	mov	r0, r7
 80115f6:	f104 060b 	add.w	r6, r4, #11
 80115fa:	f000 fa81 	bl	8011b00 <__malloc_unlock>
 80115fe:	f026 0607 	bic.w	r6, r6, #7
 8011602:	1d23      	adds	r3, r4, #4
 8011604:	1af2      	subs	r2, r6, r3
 8011606:	d0b6      	beq.n	8011576 <_malloc_r+0x22>
 8011608:	1b9b      	subs	r3, r3, r6
 801160a:	50a3      	str	r3, [r4, r2]
 801160c:	e7b3      	b.n	8011576 <_malloc_r+0x22>
 801160e:	6862      	ldr	r2, [r4, #4]
 8011610:	42a3      	cmp	r3, r4
 8011612:	bf0c      	ite	eq
 8011614:	6032      	streq	r2, [r6, #0]
 8011616:	605a      	strne	r2, [r3, #4]
 8011618:	e7ec      	b.n	80115f4 <_malloc_r+0xa0>
 801161a:	4623      	mov	r3, r4
 801161c:	6864      	ldr	r4, [r4, #4]
 801161e:	e7b2      	b.n	8011586 <_malloc_r+0x32>
 8011620:	4634      	mov	r4, r6
 8011622:	6876      	ldr	r6, [r6, #4]
 8011624:	e7b9      	b.n	801159a <_malloc_r+0x46>
 8011626:	230c      	movs	r3, #12
 8011628:	603b      	str	r3, [r7, #0]
 801162a:	4638      	mov	r0, r7
 801162c:	f000 fa68 	bl	8011b00 <__malloc_unlock>
 8011630:	e7a1      	b.n	8011576 <_malloc_r+0x22>
 8011632:	6025      	str	r5, [r4, #0]
 8011634:	e7de      	b.n	80115f4 <_malloc_r+0xa0>
 8011636:	bf00      	nop
 8011638:	2000537c 	.word	0x2000537c

0801163c <__sfputc_r>:
 801163c:	6893      	ldr	r3, [r2, #8]
 801163e:	3b01      	subs	r3, #1
 8011640:	2b00      	cmp	r3, #0
 8011642:	b410      	push	{r4}
 8011644:	6093      	str	r3, [r2, #8]
 8011646:	da08      	bge.n	801165a <__sfputc_r+0x1e>
 8011648:	6994      	ldr	r4, [r2, #24]
 801164a:	42a3      	cmp	r3, r4
 801164c:	db01      	blt.n	8011652 <__sfputc_r+0x16>
 801164e:	290a      	cmp	r1, #10
 8011650:	d103      	bne.n	801165a <__sfputc_r+0x1e>
 8011652:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011656:	f7fd bd51 	b.w	800f0fc <__swbuf_r>
 801165a:	6813      	ldr	r3, [r2, #0]
 801165c:	1c58      	adds	r0, r3, #1
 801165e:	6010      	str	r0, [r2, #0]
 8011660:	7019      	strb	r1, [r3, #0]
 8011662:	4608      	mov	r0, r1
 8011664:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011668:	4770      	bx	lr

0801166a <__sfputs_r>:
 801166a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801166c:	4606      	mov	r6, r0
 801166e:	460f      	mov	r7, r1
 8011670:	4614      	mov	r4, r2
 8011672:	18d5      	adds	r5, r2, r3
 8011674:	42ac      	cmp	r4, r5
 8011676:	d101      	bne.n	801167c <__sfputs_r+0x12>
 8011678:	2000      	movs	r0, #0
 801167a:	e007      	b.n	801168c <__sfputs_r+0x22>
 801167c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011680:	463a      	mov	r2, r7
 8011682:	4630      	mov	r0, r6
 8011684:	f7ff ffda 	bl	801163c <__sfputc_r>
 8011688:	1c43      	adds	r3, r0, #1
 801168a:	d1f3      	bne.n	8011674 <__sfputs_r+0xa>
 801168c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011690 <_vfiprintf_r>:
 8011690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011694:	460d      	mov	r5, r1
 8011696:	b09d      	sub	sp, #116	; 0x74
 8011698:	4614      	mov	r4, r2
 801169a:	4698      	mov	r8, r3
 801169c:	4606      	mov	r6, r0
 801169e:	b118      	cbz	r0, 80116a8 <_vfiprintf_r+0x18>
 80116a0:	6983      	ldr	r3, [r0, #24]
 80116a2:	b90b      	cbnz	r3, 80116a8 <_vfiprintf_r+0x18>
 80116a4:	f7fe fd80 	bl	80101a8 <__sinit>
 80116a8:	4b89      	ldr	r3, [pc, #548]	; (80118d0 <_vfiprintf_r+0x240>)
 80116aa:	429d      	cmp	r5, r3
 80116ac:	d11b      	bne.n	80116e6 <_vfiprintf_r+0x56>
 80116ae:	6875      	ldr	r5, [r6, #4]
 80116b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80116b2:	07d9      	lsls	r1, r3, #31
 80116b4:	d405      	bmi.n	80116c2 <_vfiprintf_r+0x32>
 80116b6:	89ab      	ldrh	r3, [r5, #12]
 80116b8:	059a      	lsls	r2, r3, #22
 80116ba:	d402      	bmi.n	80116c2 <_vfiprintf_r+0x32>
 80116bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80116be:	f7ff f984 	bl	80109ca <__retarget_lock_acquire_recursive>
 80116c2:	89ab      	ldrh	r3, [r5, #12]
 80116c4:	071b      	lsls	r3, r3, #28
 80116c6:	d501      	bpl.n	80116cc <_vfiprintf_r+0x3c>
 80116c8:	692b      	ldr	r3, [r5, #16]
 80116ca:	b9eb      	cbnz	r3, 8011708 <_vfiprintf_r+0x78>
 80116cc:	4629      	mov	r1, r5
 80116ce:	4630      	mov	r0, r6
 80116d0:	f7fd fd66 	bl	800f1a0 <__swsetup_r>
 80116d4:	b1c0      	cbz	r0, 8011708 <_vfiprintf_r+0x78>
 80116d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80116d8:	07dc      	lsls	r4, r3, #31
 80116da:	d50e      	bpl.n	80116fa <_vfiprintf_r+0x6a>
 80116dc:	f04f 30ff 	mov.w	r0, #4294967295
 80116e0:	b01d      	add	sp, #116	; 0x74
 80116e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116e6:	4b7b      	ldr	r3, [pc, #492]	; (80118d4 <_vfiprintf_r+0x244>)
 80116e8:	429d      	cmp	r5, r3
 80116ea:	d101      	bne.n	80116f0 <_vfiprintf_r+0x60>
 80116ec:	68b5      	ldr	r5, [r6, #8]
 80116ee:	e7df      	b.n	80116b0 <_vfiprintf_r+0x20>
 80116f0:	4b79      	ldr	r3, [pc, #484]	; (80118d8 <_vfiprintf_r+0x248>)
 80116f2:	429d      	cmp	r5, r3
 80116f4:	bf08      	it	eq
 80116f6:	68f5      	ldreq	r5, [r6, #12]
 80116f8:	e7da      	b.n	80116b0 <_vfiprintf_r+0x20>
 80116fa:	89ab      	ldrh	r3, [r5, #12]
 80116fc:	0598      	lsls	r0, r3, #22
 80116fe:	d4ed      	bmi.n	80116dc <_vfiprintf_r+0x4c>
 8011700:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011702:	f7ff f963 	bl	80109cc <__retarget_lock_release_recursive>
 8011706:	e7e9      	b.n	80116dc <_vfiprintf_r+0x4c>
 8011708:	2300      	movs	r3, #0
 801170a:	9309      	str	r3, [sp, #36]	; 0x24
 801170c:	2320      	movs	r3, #32
 801170e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011712:	f8cd 800c 	str.w	r8, [sp, #12]
 8011716:	2330      	movs	r3, #48	; 0x30
 8011718:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80118dc <_vfiprintf_r+0x24c>
 801171c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011720:	f04f 0901 	mov.w	r9, #1
 8011724:	4623      	mov	r3, r4
 8011726:	469a      	mov	sl, r3
 8011728:	f813 2b01 	ldrb.w	r2, [r3], #1
 801172c:	b10a      	cbz	r2, 8011732 <_vfiprintf_r+0xa2>
 801172e:	2a25      	cmp	r2, #37	; 0x25
 8011730:	d1f9      	bne.n	8011726 <_vfiprintf_r+0x96>
 8011732:	ebba 0b04 	subs.w	fp, sl, r4
 8011736:	d00b      	beq.n	8011750 <_vfiprintf_r+0xc0>
 8011738:	465b      	mov	r3, fp
 801173a:	4622      	mov	r2, r4
 801173c:	4629      	mov	r1, r5
 801173e:	4630      	mov	r0, r6
 8011740:	f7ff ff93 	bl	801166a <__sfputs_r>
 8011744:	3001      	adds	r0, #1
 8011746:	f000 80aa 	beq.w	801189e <_vfiprintf_r+0x20e>
 801174a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801174c:	445a      	add	r2, fp
 801174e:	9209      	str	r2, [sp, #36]	; 0x24
 8011750:	f89a 3000 	ldrb.w	r3, [sl]
 8011754:	2b00      	cmp	r3, #0
 8011756:	f000 80a2 	beq.w	801189e <_vfiprintf_r+0x20e>
 801175a:	2300      	movs	r3, #0
 801175c:	f04f 32ff 	mov.w	r2, #4294967295
 8011760:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011764:	f10a 0a01 	add.w	sl, sl, #1
 8011768:	9304      	str	r3, [sp, #16]
 801176a:	9307      	str	r3, [sp, #28]
 801176c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011770:	931a      	str	r3, [sp, #104]	; 0x68
 8011772:	4654      	mov	r4, sl
 8011774:	2205      	movs	r2, #5
 8011776:	f814 1b01 	ldrb.w	r1, [r4], #1
 801177a:	4858      	ldr	r0, [pc, #352]	; (80118dc <_vfiprintf_r+0x24c>)
 801177c:	f7ee fd58 	bl	8000230 <memchr>
 8011780:	9a04      	ldr	r2, [sp, #16]
 8011782:	b9d8      	cbnz	r0, 80117bc <_vfiprintf_r+0x12c>
 8011784:	06d1      	lsls	r1, r2, #27
 8011786:	bf44      	itt	mi
 8011788:	2320      	movmi	r3, #32
 801178a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801178e:	0713      	lsls	r3, r2, #28
 8011790:	bf44      	itt	mi
 8011792:	232b      	movmi	r3, #43	; 0x2b
 8011794:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011798:	f89a 3000 	ldrb.w	r3, [sl]
 801179c:	2b2a      	cmp	r3, #42	; 0x2a
 801179e:	d015      	beq.n	80117cc <_vfiprintf_r+0x13c>
 80117a0:	9a07      	ldr	r2, [sp, #28]
 80117a2:	4654      	mov	r4, sl
 80117a4:	2000      	movs	r0, #0
 80117a6:	f04f 0c0a 	mov.w	ip, #10
 80117aa:	4621      	mov	r1, r4
 80117ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80117b0:	3b30      	subs	r3, #48	; 0x30
 80117b2:	2b09      	cmp	r3, #9
 80117b4:	d94e      	bls.n	8011854 <_vfiprintf_r+0x1c4>
 80117b6:	b1b0      	cbz	r0, 80117e6 <_vfiprintf_r+0x156>
 80117b8:	9207      	str	r2, [sp, #28]
 80117ba:	e014      	b.n	80117e6 <_vfiprintf_r+0x156>
 80117bc:	eba0 0308 	sub.w	r3, r0, r8
 80117c0:	fa09 f303 	lsl.w	r3, r9, r3
 80117c4:	4313      	orrs	r3, r2
 80117c6:	9304      	str	r3, [sp, #16]
 80117c8:	46a2      	mov	sl, r4
 80117ca:	e7d2      	b.n	8011772 <_vfiprintf_r+0xe2>
 80117cc:	9b03      	ldr	r3, [sp, #12]
 80117ce:	1d19      	adds	r1, r3, #4
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	9103      	str	r1, [sp, #12]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	bfbb      	ittet	lt
 80117d8:	425b      	neglt	r3, r3
 80117da:	f042 0202 	orrlt.w	r2, r2, #2
 80117de:	9307      	strge	r3, [sp, #28]
 80117e0:	9307      	strlt	r3, [sp, #28]
 80117e2:	bfb8      	it	lt
 80117e4:	9204      	strlt	r2, [sp, #16]
 80117e6:	7823      	ldrb	r3, [r4, #0]
 80117e8:	2b2e      	cmp	r3, #46	; 0x2e
 80117ea:	d10c      	bne.n	8011806 <_vfiprintf_r+0x176>
 80117ec:	7863      	ldrb	r3, [r4, #1]
 80117ee:	2b2a      	cmp	r3, #42	; 0x2a
 80117f0:	d135      	bne.n	801185e <_vfiprintf_r+0x1ce>
 80117f2:	9b03      	ldr	r3, [sp, #12]
 80117f4:	1d1a      	adds	r2, r3, #4
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	9203      	str	r2, [sp, #12]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	bfb8      	it	lt
 80117fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8011802:	3402      	adds	r4, #2
 8011804:	9305      	str	r3, [sp, #20]
 8011806:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80118ec <_vfiprintf_r+0x25c>
 801180a:	7821      	ldrb	r1, [r4, #0]
 801180c:	2203      	movs	r2, #3
 801180e:	4650      	mov	r0, sl
 8011810:	f7ee fd0e 	bl	8000230 <memchr>
 8011814:	b140      	cbz	r0, 8011828 <_vfiprintf_r+0x198>
 8011816:	2340      	movs	r3, #64	; 0x40
 8011818:	eba0 000a 	sub.w	r0, r0, sl
 801181c:	fa03 f000 	lsl.w	r0, r3, r0
 8011820:	9b04      	ldr	r3, [sp, #16]
 8011822:	4303      	orrs	r3, r0
 8011824:	3401      	adds	r4, #1
 8011826:	9304      	str	r3, [sp, #16]
 8011828:	f814 1b01 	ldrb.w	r1, [r4], #1
 801182c:	482c      	ldr	r0, [pc, #176]	; (80118e0 <_vfiprintf_r+0x250>)
 801182e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011832:	2206      	movs	r2, #6
 8011834:	f7ee fcfc 	bl	8000230 <memchr>
 8011838:	2800      	cmp	r0, #0
 801183a:	d03f      	beq.n	80118bc <_vfiprintf_r+0x22c>
 801183c:	4b29      	ldr	r3, [pc, #164]	; (80118e4 <_vfiprintf_r+0x254>)
 801183e:	bb1b      	cbnz	r3, 8011888 <_vfiprintf_r+0x1f8>
 8011840:	9b03      	ldr	r3, [sp, #12]
 8011842:	3307      	adds	r3, #7
 8011844:	f023 0307 	bic.w	r3, r3, #7
 8011848:	3308      	adds	r3, #8
 801184a:	9303      	str	r3, [sp, #12]
 801184c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801184e:	443b      	add	r3, r7
 8011850:	9309      	str	r3, [sp, #36]	; 0x24
 8011852:	e767      	b.n	8011724 <_vfiprintf_r+0x94>
 8011854:	fb0c 3202 	mla	r2, ip, r2, r3
 8011858:	460c      	mov	r4, r1
 801185a:	2001      	movs	r0, #1
 801185c:	e7a5      	b.n	80117aa <_vfiprintf_r+0x11a>
 801185e:	2300      	movs	r3, #0
 8011860:	3401      	adds	r4, #1
 8011862:	9305      	str	r3, [sp, #20]
 8011864:	4619      	mov	r1, r3
 8011866:	f04f 0c0a 	mov.w	ip, #10
 801186a:	4620      	mov	r0, r4
 801186c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011870:	3a30      	subs	r2, #48	; 0x30
 8011872:	2a09      	cmp	r2, #9
 8011874:	d903      	bls.n	801187e <_vfiprintf_r+0x1ee>
 8011876:	2b00      	cmp	r3, #0
 8011878:	d0c5      	beq.n	8011806 <_vfiprintf_r+0x176>
 801187a:	9105      	str	r1, [sp, #20]
 801187c:	e7c3      	b.n	8011806 <_vfiprintf_r+0x176>
 801187e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011882:	4604      	mov	r4, r0
 8011884:	2301      	movs	r3, #1
 8011886:	e7f0      	b.n	801186a <_vfiprintf_r+0x1da>
 8011888:	ab03      	add	r3, sp, #12
 801188a:	9300      	str	r3, [sp, #0]
 801188c:	462a      	mov	r2, r5
 801188e:	4b16      	ldr	r3, [pc, #88]	; (80118e8 <_vfiprintf_r+0x258>)
 8011890:	a904      	add	r1, sp, #16
 8011892:	4630      	mov	r0, r6
 8011894:	f7fc f920 	bl	800dad8 <_printf_float>
 8011898:	4607      	mov	r7, r0
 801189a:	1c78      	adds	r0, r7, #1
 801189c:	d1d6      	bne.n	801184c <_vfiprintf_r+0x1bc>
 801189e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80118a0:	07d9      	lsls	r1, r3, #31
 80118a2:	d405      	bmi.n	80118b0 <_vfiprintf_r+0x220>
 80118a4:	89ab      	ldrh	r3, [r5, #12]
 80118a6:	059a      	lsls	r2, r3, #22
 80118a8:	d402      	bmi.n	80118b0 <_vfiprintf_r+0x220>
 80118aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80118ac:	f7ff f88e 	bl	80109cc <__retarget_lock_release_recursive>
 80118b0:	89ab      	ldrh	r3, [r5, #12]
 80118b2:	065b      	lsls	r3, r3, #25
 80118b4:	f53f af12 	bmi.w	80116dc <_vfiprintf_r+0x4c>
 80118b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80118ba:	e711      	b.n	80116e0 <_vfiprintf_r+0x50>
 80118bc:	ab03      	add	r3, sp, #12
 80118be:	9300      	str	r3, [sp, #0]
 80118c0:	462a      	mov	r2, r5
 80118c2:	4b09      	ldr	r3, [pc, #36]	; (80118e8 <_vfiprintf_r+0x258>)
 80118c4:	a904      	add	r1, sp, #16
 80118c6:	4630      	mov	r0, r6
 80118c8:	f7fc fbaa 	bl	800e020 <_printf_i>
 80118cc:	e7e4      	b.n	8011898 <_vfiprintf_r+0x208>
 80118ce:	bf00      	nop
 80118d0:	080134cc 	.word	0x080134cc
 80118d4:	080134ec 	.word	0x080134ec
 80118d8:	080134ac 	.word	0x080134ac
 80118dc:	080136e4 	.word	0x080136e4
 80118e0:	080136ee 	.word	0x080136ee
 80118e4:	0800dad9 	.word	0x0800dad9
 80118e8:	0801166b 	.word	0x0801166b
 80118ec:	080136ea 	.word	0x080136ea

080118f0 <nan>:
 80118f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80118f8 <nan+0x8>
 80118f4:	4770      	bx	lr
 80118f6:	bf00      	nop
 80118f8:	00000000 	.word	0x00000000
 80118fc:	7ff80000 	.word	0x7ff80000

08011900 <_sbrk_r>:
 8011900:	b538      	push	{r3, r4, r5, lr}
 8011902:	4d06      	ldr	r5, [pc, #24]	; (801191c <_sbrk_r+0x1c>)
 8011904:	2300      	movs	r3, #0
 8011906:	4604      	mov	r4, r0
 8011908:	4608      	mov	r0, r1
 801190a:	602b      	str	r3, [r5, #0]
 801190c:	f7f3 fdb0 	bl	8005470 <_sbrk>
 8011910:	1c43      	adds	r3, r0, #1
 8011912:	d102      	bne.n	801191a <_sbrk_r+0x1a>
 8011914:	682b      	ldr	r3, [r5, #0]
 8011916:	b103      	cbz	r3, 801191a <_sbrk_r+0x1a>
 8011918:	6023      	str	r3, [r4, #0]
 801191a:	bd38      	pop	{r3, r4, r5, pc}
 801191c:	20005384 	.word	0x20005384

08011920 <__sread>:
 8011920:	b510      	push	{r4, lr}
 8011922:	460c      	mov	r4, r1
 8011924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011928:	f000 f8f0 	bl	8011b0c <_read_r>
 801192c:	2800      	cmp	r0, #0
 801192e:	bfab      	itete	ge
 8011930:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011932:	89a3      	ldrhlt	r3, [r4, #12]
 8011934:	181b      	addge	r3, r3, r0
 8011936:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801193a:	bfac      	ite	ge
 801193c:	6563      	strge	r3, [r4, #84]	; 0x54
 801193e:	81a3      	strhlt	r3, [r4, #12]
 8011940:	bd10      	pop	{r4, pc}

08011942 <__swrite>:
 8011942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011946:	461f      	mov	r7, r3
 8011948:	898b      	ldrh	r3, [r1, #12]
 801194a:	05db      	lsls	r3, r3, #23
 801194c:	4605      	mov	r5, r0
 801194e:	460c      	mov	r4, r1
 8011950:	4616      	mov	r6, r2
 8011952:	d505      	bpl.n	8011960 <__swrite+0x1e>
 8011954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011958:	2302      	movs	r3, #2
 801195a:	2200      	movs	r2, #0
 801195c:	f000 f8b8 	bl	8011ad0 <_lseek_r>
 8011960:	89a3      	ldrh	r3, [r4, #12]
 8011962:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011966:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801196a:	81a3      	strh	r3, [r4, #12]
 801196c:	4632      	mov	r2, r6
 801196e:	463b      	mov	r3, r7
 8011970:	4628      	mov	r0, r5
 8011972:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011976:	f000 b837 	b.w	80119e8 <_write_r>

0801197a <__sseek>:
 801197a:	b510      	push	{r4, lr}
 801197c:	460c      	mov	r4, r1
 801197e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011982:	f000 f8a5 	bl	8011ad0 <_lseek_r>
 8011986:	1c43      	adds	r3, r0, #1
 8011988:	89a3      	ldrh	r3, [r4, #12]
 801198a:	bf15      	itete	ne
 801198c:	6560      	strne	r0, [r4, #84]	; 0x54
 801198e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011992:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011996:	81a3      	strheq	r3, [r4, #12]
 8011998:	bf18      	it	ne
 801199a:	81a3      	strhne	r3, [r4, #12]
 801199c:	bd10      	pop	{r4, pc}

0801199e <__sclose>:
 801199e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119a2:	f000 b851 	b.w	8011a48 <_close_r>

080119a6 <strncmp>:
 80119a6:	b510      	push	{r4, lr}
 80119a8:	b17a      	cbz	r2, 80119ca <strncmp+0x24>
 80119aa:	4603      	mov	r3, r0
 80119ac:	3901      	subs	r1, #1
 80119ae:	1884      	adds	r4, r0, r2
 80119b0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80119b4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80119b8:	4290      	cmp	r0, r2
 80119ba:	d101      	bne.n	80119c0 <strncmp+0x1a>
 80119bc:	42a3      	cmp	r3, r4
 80119be:	d101      	bne.n	80119c4 <strncmp+0x1e>
 80119c0:	1a80      	subs	r0, r0, r2
 80119c2:	bd10      	pop	{r4, pc}
 80119c4:	2800      	cmp	r0, #0
 80119c6:	d1f3      	bne.n	80119b0 <strncmp+0xa>
 80119c8:	e7fa      	b.n	80119c0 <strncmp+0x1a>
 80119ca:	4610      	mov	r0, r2
 80119cc:	e7f9      	b.n	80119c2 <strncmp+0x1c>

080119ce <__ascii_wctomb>:
 80119ce:	b149      	cbz	r1, 80119e4 <__ascii_wctomb+0x16>
 80119d0:	2aff      	cmp	r2, #255	; 0xff
 80119d2:	bf85      	ittet	hi
 80119d4:	238a      	movhi	r3, #138	; 0x8a
 80119d6:	6003      	strhi	r3, [r0, #0]
 80119d8:	700a      	strbls	r2, [r1, #0]
 80119da:	f04f 30ff 	movhi.w	r0, #4294967295
 80119de:	bf98      	it	ls
 80119e0:	2001      	movls	r0, #1
 80119e2:	4770      	bx	lr
 80119e4:	4608      	mov	r0, r1
 80119e6:	4770      	bx	lr

080119e8 <_write_r>:
 80119e8:	b538      	push	{r3, r4, r5, lr}
 80119ea:	4d07      	ldr	r5, [pc, #28]	; (8011a08 <_write_r+0x20>)
 80119ec:	4604      	mov	r4, r0
 80119ee:	4608      	mov	r0, r1
 80119f0:	4611      	mov	r1, r2
 80119f2:	2200      	movs	r2, #0
 80119f4:	602a      	str	r2, [r5, #0]
 80119f6:	461a      	mov	r2, r3
 80119f8:	f7f3 fce9 	bl	80053ce <_write>
 80119fc:	1c43      	adds	r3, r0, #1
 80119fe:	d102      	bne.n	8011a06 <_write_r+0x1e>
 8011a00:	682b      	ldr	r3, [r5, #0]
 8011a02:	b103      	cbz	r3, 8011a06 <_write_r+0x1e>
 8011a04:	6023      	str	r3, [r4, #0]
 8011a06:	bd38      	pop	{r3, r4, r5, pc}
 8011a08:	20005384 	.word	0x20005384

08011a0c <__assert_func>:
 8011a0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011a0e:	4614      	mov	r4, r2
 8011a10:	461a      	mov	r2, r3
 8011a12:	4b09      	ldr	r3, [pc, #36]	; (8011a38 <__assert_func+0x2c>)
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	4605      	mov	r5, r0
 8011a18:	68d8      	ldr	r0, [r3, #12]
 8011a1a:	b14c      	cbz	r4, 8011a30 <__assert_func+0x24>
 8011a1c:	4b07      	ldr	r3, [pc, #28]	; (8011a3c <__assert_func+0x30>)
 8011a1e:	9100      	str	r1, [sp, #0]
 8011a20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011a24:	4906      	ldr	r1, [pc, #24]	; (8011a40 <__assert_func+0x34>)
 8011a26:	462b      	mov	r3, r5
 8011a28:	f000 f81e 	bl	8011a68 <fiprintf>
 8011a2c:	f000 f880 	bl	8011b30 <abort>
 8011a30:	4b04      	ldr	r3, [pc, #16]	; (8011a44 <__assert_func+0x38>)
 8011a32:	461c      	mov	r4, r3
 8011a34:	e7f3      	b.n	8011a1e <__assert_func+0x12>
 8011a36:	bf00      	nop
 8011a38:	2000002c 	.word	0x2000002c
 8011a3c:	080136f5 	.word	0x080136f5
 8011a40:	08013702 	.word	0x08013702
 8011a44:	08013730 	.word	0x08013730

08011a48 <_close_r>:
 8011a48:	b538      	push	{r3, r4, r5, lr}
 8011a4a:	4d06      	ldr	r5, [pc, #24]	; (8011a64 <_close_r+0x1c>)
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	4604      	mov	r4, r0
 8011a50:	4608      	mov	r0, r1
 8011a52:	602b      	str	r3, [r5, #0]
 8011a54:	f7f3 fcd7 	bl	8005406 <_close>
 8011a58:	1c43      	adds	r3, r0, #1
 8011a5a:	d102      	bne.n	8011a62 <_close_r+0x1a>
 8011a5c:	682b      	ldr	r3, [r5, #0]
 8011a5e:	b103      	cbz	r3, 8011a62 <_close_r+0x1a>
 8011a60:	6023      	str	r3, [r4, #0]
 8011a62:	bd38      	pop	{r3, r4, r5, pc}
 8011a64:	20005384 	.word	0x20005384

08011a68 <fiprintf>:
 8011a68:	b40e      	push	{r1, r2, r3}
 8011a6a:	b503      	push	{r0, r1, lr}
 8011a6c:	4601      	mov	r1, r0
 8011a6e:	ab03      	add	r3, sp, #12
 8011a70:	4805      	ldr	r0, [pc, #20]	; (8011a88 <fiprintf+0x20>)
 8011a72:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a76:	6800      	ldr	r0, [r0, #0]
 8011a78:	9301      	str	r3, [sp, #4]
 8011a7a:	f7ff fe09 	bl	8011690 <_vfiprintf_r>
 8011a7e:	b002      	add	sp, #8
 8011a80:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a84:	b003      	add	sp, #12
 8011a86:	4770      	bx	lr
 8011a88:	2000002c 	.word	0x2000002c

08011a8c <_fstat_r>:
 8011a8c:	b538      	push	{r3, r4, r5, lr}
 8011a8e:	4d07      	ldr	r5, [pc, #28]	; (8011aac <_fstat_r+0x20>)
 8011a90:	2300      	movs	r3, #0
 8011a92:	4604      	mov	r4, r0
 8011a94:	4608      	mov	r0, r1
 8011a96:	4611      	mov	r1, r2
 8011a98:	602b      	str	r3, [r5, #0]
 8011a9a:	f7f3 fcc0 	bl	800541e <_fstat>
 8011a9e:	1c43      	adds	r3, r0, #1
 8011aa0:	d102      	bne.n	8011aa8 <_fstat_r+0x1c>
 8011aa2:	682b      	ldr	r3, [r5, #0]
 8011aa4:	b103      	cbz	r3, 8011aa8 <_fstat_r+0x1c>
 8011aa6:	6023      	str	r3, [r4, #0]
 8011aa8:	bd38      	pop	{r3, r4, r5, pc}
 8011aaa:	bf00      	nop
 8011aac:	20005384 	.word	0x20005384

08011ab0 <_isatty_r>:
 8011ab0:	b538      	push	{r3, r4, r5, lr}
 8011ab2:	4d06      	ldr	r5, [pc, #24]	; (8011acc <_isatty_r+0x1c>)
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	4604      	mov	r4, r0
 8011ab8:	4608      	mov	r0, r1
 8011aba:	602b      	str	r3, [r5, #0]
 8011abc:	f7f3 fcbf 	bl	800543e <_isatty>
 8011ac0:	1c43      	adds	r3, r0, #1
 8011ac2:	d102      	bne.n	8011aca <_isatty_r+0x1a>
 8011ac4:	682b      	ldr	r3, [r5, #0]
 8011ac6:	b103      	cbz	r3, 8011aca <_isatty_r+0x1a>
 8011ac8:	6023      	str	r3, [r4, #0]
 8011aca:	bd38      	pop	{r3, r4, r5, pc}
 8011acc:	20005384 	.word	0x20005384

08011ad0 <_lseek_r>:
 8011ad0:	b538      	push	{r3, r4, r5, lr}
 8011ad2:	4d07      	ldr	r5, [pc, #28]	; (8011af0 <_lseek_r+0x20>)
 8011ad4:	4604      	mov	r4, r0
 8011ad6:	4608      	mov	r0, r1
 8011ad8:	4611      	mov	r1, r2
 8011ada:	2200      	movs	r2, #0
 8011adc:	602a      	str	r2, [r5, #0]
 8011ade:	461a      	mov	r2, r3
 8011ae0:	f7f3 fcb8 	bl	8005454 <_lseek>
 8011ae4:	1c43      	adds	r3, r0, #1
 8011ae6:	d102      	bne.n	8011aee <_lseek_r+0x1e>
 8011ae8:	682b      	ldr	r3, [r5, #0]
 8011aea:	b103      	cbz	r3, 8011aee <_lseek_r+0x1e>
 8011aec:	6023      	str	r3, [r4, #0]
 8011aee:	bd38      	pop	{r3, r4, r5, pc}
 8011af0:	20005384 	.word	0x20005384

08011af4 <__malloc_lock>:
 8011af4:	4801      	ldr	r0, [pc, #4]	; (8011afc <__malloc_lock+0x8>)
 8011af6:	f7fe bf68 	b.w	80109ca <__retarget_lock_acquire_recursive>
 8011afa:	bf00      	nop
 8011afc:	20005378 	.word	0x20005378

08011b00 <__malloc_unlock>:
 8011b00:	4801      	ldr	r0, [pc, #4]	; (8011b08 <__malloc_unlock+0x8>)
 8011b02:	f7fe bf63 	b.w	80109cc <__retarget_lock_release_recursive>
 8011b06:	bf00      	nop
 8011b08:	20005378 	.word	0x20005378

08011b0c <_read_r>:
 8011b0c:	b538      	push	{r3, r4, r5, lr}
 8011b0e:	4d07      	ldr	r5, [pc, #28]	; (8011b2c <_read_r+0x20>)
 8011b10:	4604      	mov	r4, r0
 8011b12:	4608      	mov	r0, r1
 8011b14:	4611      	mov	r1, r2
 8011b16:	2200      	movs	r2, #0
 8011b18:	602a      	str	r2, [r5, #0]
 8011b1a:	461a      	mov	r2, r3
 8011b1c:	f7f3 fc3a 	bl	8005394 <_read>
 8011b20:	1c43      	adds	r3, r0, #1
 8011b22:	d102      	bne.n	8011b2a <_read_r+0x1e>
 8011b24:	682b      	ldr	r3, [r5, #0]
 8011b26:	b103      	cbz	r3, 8011b2a <_read_r+0x1e>
 8011b28:	6023      	str	r3, [r4, #0]
 8011b2a:	bd38      	pop	{r3, r4, r5, pc}
 8011b2c:	20005384 	.word	0x20005384

08011b30 <abort>:
 8011b30:	b508      	push	{r3, lr}
 8011b32:	2006      	movs	r0, #6
 8011b34:	f000 f82c 	bl	8011b90 <raise>
 8011b38:	2001      	movs	r0, #1
 8011b3a:	f7f3 fc21 	bl	8005380 <_exit>

08011b3e <_raise_r>:
 8011b3e:	291f      	cmp	r1, #31
 8011b40:	b538      	push	{r3, r4, r5, lr}
 8011b42:	4604      	mov	r4, r0
 8011b44:	460d      	mov	r5, r1
 8011b46:	d904      	bls.n	8011b52 <_raise_r+0x14>
 8011b48:	2316      	movs	r3, #22
 8011b4a:	6003      	str	r3, [r0, #0]
 8011b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8011b50:	bd38      	pop	{r3, r4, r5, pc}
 8011b52:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011b54:	b112      	cbz	r2, 8011b5c <_raise_r+0x1e>
 8011b56:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011b5a:	b94b      	cbnz	r3, 8011b70 <_raise_r+0x32>
 8011b5c:	4620      	mov	r0, r4
 8011b5e:	f000 f831 	bl	8011bc4 <_getpid_r>
 8011b62:	462a      	mov	r2, r5
 8011b64:	4601      	mov	r1, r0
 8011b66:	4620      	mov	r0, r4
 8011b68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011b6c:	f000 b818 	b.w	8011ba0 <_kill_r>
 8011b70:	2b01      	cmp	r3, #1
 8011b72:	d00a      	beq.n	8011b8a <_raise_r+0x4c>
 8011b74:	1c59      	adds	r1, r3, #1
 8011b76:	d103      	bne.n	8011b80 <_raise_r+0x42>
 8011b78:	2316      	movs	r3, #22
 8011b7a:	6003      	str	r3, [r0, #0]
 8011b7c:	2001      	movs	r0, #1
 8011b7e:	e7e7      	b.n	8011b50 <_raise_r+0x12>
 8011b80:	2400      	movs	r4, #0
 8011b82:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011b86:	4628      	mov	r0, r5
 8011b88:	4798      	blx	r3
 8011b8a:	2000      	movs	r0, #0
 8011b8c:	e7e0      	b.n	8011b50 <_raise_r+0x12>
	...

08011b90 <raise>:
 8011b90:	4b02      	ldr	r3, [pc, #8]	; (8011b9c <raise+0xc>)
 8011b92:	4601      	mov	r1, r0
 8011b94:	6818      	ldr	r0, [r3, #0]
 8011b96:	f7ff bfd2 	b.w	8011b3e <_raise_r>
 8011b9a:	bf00      	nop
 8011b9c:	2000002c 	.word	0x2000002c

08011ba0 <_kill_r>:
 8011ba0:	b538      	push	{r3, r4, r5, lr}
 8011ba2:	4d07      	ldr	r5, [pc, #28]	; (8011bc0 <_kill_r+0x20>)
 8011ba4:	2300      	movs	r3, #0
 8011ba6:	4604      	mov	r4, r0
 8011ba8:	4608      	mov	r0, r1
 8011baa:	4611      	mov	r1, r2
 8011bac:	602b      	str	r3, [r5, #0]
 8011bae:	f7f3 fbd7 	bl	8005360 <_kill>
 8011bb2:	1c43      	adds	r3, r0, #1
 8011bb4:	d102      	bne.n	8011bbc <_kill_r+0x1c>
 8011bb6:	682b      	ldr	r3, [r5, #0]
 8011bb8:	b103      	cbz	r3, 8011bbc <_kill_r+0x1c>
 8011bba:	6023      	str	r3, [r4, #0]
 8011bbc:	bd38      	pop	{r3, r4, r5, pc}
 8011bbe:	bf00      	nop
 8011bc0:	20005384 	.word	0x20005384

08011bc4 <_getpid_r>:
 8011bc4:	f7f3 bbc4 	b.w	8005350 <_getpid>

08011bc8 <round>:
 8011bc8:	ec51 0b10 	vmov	r0, r1, d0
 8011bcc:	b570      	push	{r4, r5, r6, lr}
 8011bce:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8011bd2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8011bd6:	2c13      	cmp	r4, #19
 8011bd8:	ee10 2a10 	vmov	r2, s0
 8011bdc:	460b      	mov	r3, r1
 8011bde:	dc19      	bgt.n	8011c14 <round+0x4c>
 8011be0:	2c00      	cmp	r4, #0
 8011be2:	da09      	bge.n	8011bf8 <round+0x30>
 8011be4:	3401      	adds	r4, #1
 8011be6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8011bea:	d103      	bne.n	8011bf4 <round+0x2c>
 8011bec:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8011bf0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011bf4:	2200      	movs	r2, #0
 8011bf6:	e028      	b.n	8011c4a <round+0x82>
 8011bf8:	4d15      	ldr	r5, [pc, #84]	; (8011c50 <round+0x88>)
 8011bfa:	4125      	asrs	r5, r4
 8011bfc:	ea01 0605 	and.w	r6, r1, r5
 8011c00:	4332      	orrs	r2, r6
 8011c02:	d00e      	beq.n	8011c22 <round+0x5a>
 8011c04:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8011c08:	fa42 f404 	asr.w	r4, r2, r4
 8011c0c:	4423      	add	r3, r4
 8011c0e:	ea23 0305 	bic.w	r3, r3, r5
 8011c12:	e7ef      	b.n	8011bf4 <round+0x2c>
 8011c14:	2c33      	cmp	r4, #51	; 0x33
 8011c16:	dd07      	ble.n	8011c28 <round+0x60>
 8011c18:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8011c1c:	d101      	bne.n	8011c22 <round+0x5a>
 8011c1e:	f7ee fb5d 	bl	80002dc <__adddf3>
 8011c22:	ec41 0b10 	vmov	d0, r0, r1
 8011c26:	bd70      	pop	{r4, r5, r6, pc}
 8011c28:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8011c2c:	f04f 35ff 	mov.w	r5, #4294967295
 8011c30:	40f5      	lsrs	r5, r6
 8011c32:	4228      	tst	r0, r5
 8011c34:	d0f5      	beq.n	8011c22 <round+0x5a>
 8011c36:	2101      	movs	r1, #1
 8011c38:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8011c3c:	fa01 f404 	lsl.w	r4, r1, r4
 8011c40:	1912      	adds	r2, r2, r4
 8011c42:	bf28      	it	cs
 8011c44:	185b      	addcs	r3, r3, r1
 8011c46:	ea22 0205 	bic.w	r2, r2, r5
 8011c4a:	4619      	mov	r1, r3
 8011c4c:	4610      	mov	r0, r2
 8011c4e:	e7e8      	b.n	8011c22 <round+0x5a>
 8011c50:	000fffff 	.word	0x000fffff

08011c54 <fmaxf>:
 8011c54:	b508      	push	{r3, lr}
 8011c56:	ed2d 8b02 	vpush	{d8}
 8011c5a:	eeb0 8a40 	vmov.f32	s16, s0
 8011c5e:	eef0 8a60 	vmov.f32	s17, s1
 8011c62:	f000 f82d 	bl	8011cc0 <__fpclassifyf>
 8011c66:	b148      	cbz	r0, 8011c7c <fmaxf+0x28>
 8011c68:	eeb0 0a68 	vmov.f32	s0, s17
 8011c6c:	f000 f828 	bl	8011cc0 <__fpclassifyf>
 8011c70:	b130      	cbz	r0, 8011c80 <fmaxf+0x2c>
 8011c72:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c7a:	dc01      	bgt.n	8011c80 <fmaxf+0x2c>
 8011c7c:	eeb0 8a68 	vmov.f32	s16, s17
 8011c80:	eeb0 0a48 	vmov.f32	s0, s16
 8011c84:	ecbd 8b02 	vpop	{d8}
 8011c88:	bd08      	pop	{r3, pc}

08011c8a <fminf>:
 8011c8a:	b508      	push	{r3, lr}
 8011c8c:	ed2d 8b02 	vpush	{d8}
 8011c90:	eeb0 8a40 	vmov.f32	s16, s0
 8011c94:	eef0 8a60 	vmov.f32	s17, s1
 8011c98:	f000 f812 	bl	8011cc0 <__fpclassifyf>
 8011c9c:	b148      	cbz	r0, 8011cb2 <fminf+0x28>
 8011c9e:	eeb0 0a68 	vmov.f32	s0, s17
 8011ca2:	f000 f80d 	bl	8011cc0 <__fpclassifyf>
 8011ca6:	b130      	cbz	r0, 8011cb6 <fminf+0x2c>
 8011ca8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011cac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cb0:	d401      	bmi.n	8011cb6 <fminf+0x2c>
 8011cb2:	eeb0 8a68 	vmov.f32	s16, s17
 8011cb6:	eeb0 0a48 	vmov.f32	s0, s16
 8011cba:	ecbd 8b02 	vpop	{d8}
 8011cbe:	bd08      	pop	{r3, pc}

08011cc0 <__fpclassifyf>:
 8011cc0:	ee10 3a10 	vmov	r3, s0
 8011cc4:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8011cc8:	d00d      	beq.n	8011ce6 <__fpclassifyf+0x26>
 8011cca:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8011cce:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8011cd2:	d30a      	bcc.n	8011cea <__fpclassifyf+0x2a>
 8011cd4:	4b07      	ldr	r3, [pc, #28]	; (8011cf4 <__fpclassifyf+0x34>)
 8011cd6:	1e42      	subs	r2, r0, #1
 8011cd8:	429a      	cmp	r2, r3
 8011cda:	d908      	bls.n	8011cee <__fpclassifyf+0x2e>
 8011cdc:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8011ce0:	4258      	negs	r0, r3
 8011ce2:	4158      	adcs	r0, r3
 8011ce4:	4770      	bx	lr
 8011ce6:	2002      	movs	r0, #2
 8011ce8:	4770      	bx	lr
 8011cea:	2004      	movs	r0, #4
 8011cec:	4770      	bx	lr
 8011cee:	2003      	movs	r0, #3
 8011cf0:	4770      	bx	lr
 8011cf2:	bf00      	nop
 8011cf4:	007ffffe 	.word	0x007ffffe

08011cf8 <exp>:
 8011cf8:	b538      	push	{r3, r4, r5, lr}
 8011cfa:	ed2d 8b02 	vpush	{d8}
 8011cfe:	ec55 4b10 	vmov	r4, r5, d0
 8011d02:	f000 f881 	bl	8011e08 <__ieee754_exp>
 8011d06:	eeb0 8a40 	vmov.f32	s16, s0
 8011d0a:	eef0 8a60 	vmov.f32	s17, s1
 8011d0e:	ec45 4b10 	vmov	d0, r4, r5
 8011d12:	f000 fab0 	bl	8012276 <finite>
 8011d16:	b168      	cbz	r0, 8011d34 <exp+0x3c>
 8011d18:	a317      	add	r3, pc, #92	; (adr r3, 8011d78 <exp+0x80>)
 8011d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d1e:	4620      	mov	r0, r4
 8011d20:	4629      	mov	r1, r5
 8011d22:	f7ee ff21 	bl	8000b68 <__aeabi_dcmpgt>
 8011d26:	b160      	cbz	r0, 8011d42 <exp+0x4a>
 8011d28:	f7fb fddc 	bl	800d8e4 <__errno>
 8011d2c:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8011d68 <exp+0x70>
 8011d30:	2322      	movs	r3, #34	; 0x22
 8011d32:	6003      	str	r3, [r0, #0]
 8011d34:	eeb0 0a48 	vmov.f32	s0, s16
 8011d38:	eef0 0a68 	vmov.f32	s1, s17
 8011d3c:	ecbd 8b02 	vpop	{d8}
 8011d40:	bd38      	pop	{r3, r4, r5, pc}
 8011d42:	a30f      	add	r3, pc, #60	; (adr r3, 8011d80 <exp+0x88>)
 8011d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d48:	4620      	mov	r0, r4
 8011d4a:	4629      	mov	r1, r5
 8011d4c:	f7ee feee 	bl	8000b2c <__aeabi_dcmplt>
 8011d50:	2800      	cmp	r0, #0
 8011d52:	d0ef      	beq.n	8011d34 <exp+0x3c>
 8011d54:	f7fb fdc6 	bl	800d8e4 <__errno>
 8011d58:	2322      	movs	r3, #34	; 0x22
 8011d5a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8011d70 <exp+0x78>
 8011d5e:	6003      	str	r3, [r0, #0]
 8011d60:	e7e8      	b.n	8011d34 <exp+0x3c>
 8011d62:	bf00      	nop
 8011d64:	f3af 8000 	nop.w
 8011d68:	00000000 	.word	0x00000000
 8011d6c:	7ff00000 	.word	0x7ff00000
	...
 8011d78:	fefa39ef 	.word	0xfefa39ef
 8011d7c:	40862e42 	.word	0x40862e42
 8011d80:	d52d3051 	.word	0xd52d3051
 8011d84:	c0874910 	.word	0xc0874910

08011d88 <fmodf>:
 8011d88:	b508      	push	{r3, lr}
 8011d8a:	ed2d 8b02 	vpush	{d8}
 8011d8e:	eef0 8a40 	vmov.f32	s17, s0
 8011d92:	eeb0 8a60 	vmov.f32	s16, s1
 8011d96:	f000 f9b9 	bl	801210c <__ieee754_fmodf>
 8011d9a:	eef4 8a48 	vcmp.f32	s17, s16
 8011d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011da2:	d60c      	bvs.n	8011dbe <fmodf+0x36>
 8011da4:	eddf 8a07 	vldr	s17, [pc, #28]	; 8011dc4 <fmodf+0x3c>
 8011da8:	eeb4 8a68 	vcmp.f32	s16, s17
 8011dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011db0:	d105      	bne.n	8011dbe <fmodf+0x36>
 8011db2:	f7fb fd97 	bl	800d8e4 <__errno>
 8011db6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011dba:	2321      	movs	r3, #33	; 0x21
 8011dbc:	6003      	str	r3, [r0, #0]
 8011dbe:	ecbd 8b02 	vpop	{d8}
 8011dc2:	bd08      	pop	{r3, pc}
 8011dc4:	00000000 	.word	0x00000000

08011dc8 <sqrtf>:
 8011dc8:	b508      	push	{r3, lr}
 8011dca:	ed2d 8b02 	vpush	{d8}
 8011dce:	eeb0 8a40 	vmov.f32	s16, s0
 8011dd2:	f000 fa1d 	bl	8012210 <__ieee754_sqrtf>
 8011dd6:	eeb4 8a48 	vcmp.f32	s16, s16
 8011dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dde:	d60c      	bvs.n	8011dfa <sqrtf+0x32>
 8011de0:	eddf 8a07 	vldr	s17, [pc, #28]	; 8011e00 <sqrtf+0x38>
 8011de4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dec:	d505      	bpl.n	8011dfa <sqrtf+0x32>
 8011dee:	f7fb fd79 	bl	800d8e4 <__errno>
 8011df2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011df6:	2321      	movs	r3, #33	; 0x21
 8011df8:	6003      	str	r3, [r0, #0]
 8011dfa:	ecbd 8b02 	vpop	{d8}
 8011dfe:	bd08      	pop	{r3, pc}
	...

08011e08 <__ieee754_exp>:
 8011e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e0c:	ec55 4b10 	vmov	r4, r5, d0
 8011e10:	49b5      	ldr	r1, [pc, #724]	; (80120e8 <__ieee754_exp+0x2e0>)
 8011e12:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011e16:	428b      	cmp	r3, r1
 8011e18:	ed2d 8b04 	vpush	{d8-d9}
 8011e1c:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8011e20:	d93d      	bls.n	8011e9e <__ieee754_exp+0x96>
 8011e22:	49b2      	ldr	r1, [pc, #712]	; (80120ec <__ieee754_exp+0x2e4>)
 8011e24:	428b      	cmp	r3, r1
 8011e26:	d918      	bls.n	8011e5a <__ieee754_exp+0x52>
 8011e28:	ee10 3a10 	vmov	r3, s0
 8011e2c:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8011e30:	4313      	orrs	r3, r2
 8011e32:	d009      	beq.n	8011e48 <__ieee754_exp+0x40>
 8011e34:	ee10 2a10 	vmov	r2, s0
 8011e38:	462b      	mov	r3, r5
 8011e3a:	4620      	mov	r0, r4
 8011e3c:	4629      	mov	r1, r5
 8011e3e:	f7ee fa4d 	bl	80002dc <__adddf3>
 8011e42:	4604      	mov	r4, r0
 8011e44:	460d      	mov	r5, r1
 8011e46:	e002      	b.n	8011e4e <__ieee754_exp+0x46>
 8011e48:	b10e      	cbz	r6, 8011e4e <__ieee754_exp+0x46>
 8011e4a:	2400      	movs	r4, #0
 8011e4c:	2500      	movs	r5, #0
 8011e4e:	ecbd 8b04 	vpop	{d8-d9}
 8011e52:	ec45 4b10 	vmov	d0, r4, r5
 8011e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e5a:	a38d      	add	r3, pc, #564	; (adr r3, 8012090 <__ieee754_exp+0x288>)
 8011e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e60:	ee10 0a10 	vmov	r0, s0
 8011e64:	4629      	mov	r1, r5
 8011e66:	f7ee fe7f 	bl	8000b68 <__aeabi_dcmpgt>
 8011e6a:	4607      	mov	r7, r0
 8011e6c:	b130      	cbz	r0, 8011e7c <__ieee754_exp+0x74>
 8011e6e:	ecbd 8b04 	vpop	{d8-d9}
 8011e72:	2000      	movs	r0, #0
 8011e74:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e78:	f000 b9f4 	b.w	8012264 <__math_oflow>
 8011e7c:	a386      	add	r3, pc, #536	; (adr r3, 8012098 <__ieee754_exp+0x290>)
 8011e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e82:	4620      	mov	r0, r4
 8011e84:	4629      	mov	r1, r5
 8011e86:	f7ee fe51 	bl	8000b2c <__aeabi_dcmplt>
 8011e8a:	2800      	cmp	r0, #0
 8011e8c:	f000 808b 	beq.w	8011fa6 <__ieee754_exp+0x19e>
 8011e90:	ecbd 8b04 	vpop	{d8-d9}
 8011e94:	4638      	mov	r0, r7
 8011e96:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e9a:	f000 b9da 	b.w	8012252 <__math_uflow>
 8011e9e:	4a94      	ldr	r2, [pc, #592]	; (80120f0 <__ieee754_exp+0x2e8>)
 8011ea0:	4293      	cmp	r3, r2
 8011ea2:	f240 80ac 	bls.w	8011ffe <__ieee754_exp+0x1f6>
 8011ea6:	4a93      	ldr	r2, [pc, #588]	; (80120f4 <__ieee754_exp+0x2ec>)
 8011ea8:	4293      	cmp	r3, r2
 8011eaa:	d87c      	bhi.n	8011fa6 <__ieee754_exp+0x19e>
 8011eac:	4b92      	ldr	r3, [pc, #584]	; (80120f8 <__ieee754_exp+0x2f0>)
 8011eae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eb6:	ee10 0a10 	vmov	r0, s0
 8011eba:	4629      	mov	r1, r5
 8011ebc:	f7ee fa0c 	bl	80002d8 <__aeabi_dsub>
 8011ec0:	4b8e      	ldr	r3, [pc, #568]	; (80120fc <__ieee754_exp+0x2f4>)
 8011ec2:	00f7      	lsls	r7, r6, #3
 8011ec4:	443b      	add	r3, r7
 8011ec6:	ed93 7b00 	vldr	d7, [r3]
 8011eca:	f1c6 0a01 	rsb	sl, r6, #1
 8011ece:	4680      	mov	r8, r0
 8011ed0:	4689      	mov	r9, r1
 8011ed2:	ebaa 0a06 	sub.w	sl, sl, r6
 8011ed6:	eeb0 8a47 	vmov.f32	s16, s14
 8011eda:	eef0 8a67 	vmov.f32	s17, s15
 8011ede:	ec53 2b18 	vmov	r2, r3, d8
 8011ee2:	4640      	mov	r0, r8
 8011ee4:	4649      	mov	r1, r9
 8011ee6:	f7ee f9f7 	bl	80002d8 <__aeabi_dsub>
 8011eea:	4604      	mov	r4, r0
 8011eec:	460d      	mov	r5, r1
 8011eee:	4622      	mov	r2, r4
 8011ef0:	462b      	mov	r3, r5
 8011ef2:	4620      	mov	r0, r4
 8011ef4:	4629      	mov	r1, r5
 8011ef6:	f7ee fba7 	bl	8000648 <__aeabi_dmul>
 8011efa:	a369      	add	r3, pc, #420	; (adr r3, 80120a0 <__ieee754_exp+0x298>)
 8011efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f00:	4606      	mov	r6, r0
 8011f02:	460f      	mov	r7, r1
 8011f04:	f7ee fba0 	bl	8000648 <__aeabi_dmul>
 8011f08:	a367      	add	r3, pc, #412	; (adr r3, 80120a8 <__ieee754_exp+0x2a0>)
 8011f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f0e:	f7ee f9e3 	bl	80002d8 <__aeabi_dsub>
 8011f12:	4632      	mov	r2, r6
 8011f14:	463b      	mov	r3, r7
 8011f16:	f7ee fb97 	bl	8000648 <__aeabi_dmul>
 8011f1a:	a365      	add	r3, pc, #404	; (adr r3, 80120b0 <__ieee754_exp+0x2a8>)
 8011f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f20:	f7ee f9dc 	bl	80002dc <__adddf3>
 8011f24:	4632      	mov	r2, r6
 8011f26:	463b      	mov	r3, r7
 8011f28:	f7ee fb8e 	bl	8000648 <__aeabi_dmul>
 8011f2c:	a362      	add	r3, pc, #392	; (adr r3, 80120b8 <__ieee754_exp+0x2b0>)
 8011f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f32:	f7ee f9d1 	bl	80002d8 <__aeabi_dsub>
 8011f36:	4632      	mov	r2, r6
 8011f38:	463b      	mov	r3, r7
 8011f3a:	f7ee fb85 	bl	8000648 <__aeabi_dmul>
 8011f3e:	a360      	add	r3, pc, #384	; (adr r3, 80120c0 <__ieee754_exp+0x2b8>)
 8011f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f44:	f7ee f9ca 	bl	80002dc <__adddf3>
 8011f48:	4632      	mov	r2, r6
 8011f4a:	463b      	mov	r3, r7
 8011f4c:	f7ee fb7c 	bl	8000648 <__aeabi_dmul>
 8011f50:	4602      	mov	r2, r0
 8011f52:	460b      	mov	r3, r1
 8011f54:	4620      	mov	r0, r4
 8011f56:	4629      	mov	r1, r5
 8011f58:	f7ee f9be 	bl	80002d8 <__aeabi_dsub>
 8011f5c:	4602      	mov	r2, r0
 8011f5e:	460b      	mov	r3, r1
 8011f60:	4606      	mov	r6, r0
 8011f62:	460f      	mov	r7, r1
 8011f64:	4620      	mov	r0, r4
 8011f66:	4629      	mov	r1, r5
 8011f68:	f7ee fb6e 	bl	8000648 <__aeabi_dmul>
 8011f6c:	ec41 0b19 	vmov	d9, r0, r1
 8011f70:	f1ba 0f00 	cmp.w	sl, #0
 8011f74:	d15d      	bne.n	8012032 <__ieee754_exp+0x22a>
 8011f76:	2200      	movs	r2, #0
 8011f78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011f7c:	4630      	mov	r0, r6
 8011f7e:	4639      	mov	r1, r7
 8011f80:	f7ee f9aa 	bl	80002d8 <__aeabi_dsub>
 8011f84:	4602      	mov	r2, r0
 8011f86:	460b      	mov	r3, r1
 8011f88:	ec51 0b19 	vmov	r0, r1, d9
 8011f8c:	f7ee fc86 	bl	800089c <__aeabi_ddiv>
 8011f90:	4622      	mov	r2, r4
 8011f92:	462b      	mov	r3, r5
 8011f94:	f7ee f9a0 	bl	80002d8 <__aeabi_dsub>
 8011f98:	4602      	mov	r2, r0
 8011f9a:	460b      	mov	r3, r1
 8011f9c:	2000      	movs	r0, #0
 8011f9e:	4958      	ldr	r1, [pc, #352]	; (8012100 <__ieee754_exp+0x2f8>)
 8011fa0:	f7ee f99a 	bl	80002d8 <__aeabi_dsub>
 8011fa4:	e74d      	b.n	8011e42 <__ieee754_exp+0x3a>
 8011fa6:	4857      	ldr	r0, [pc, #348]	; (8012104 <__ieee754_exp+0x2fc>)
 8011fa8:	a347      	add	r3, pc, #284	; (adr r3, 80120c8 <__ieee754_exp+0x2c0>)
 8011faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fae:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8011fb2:	4629      	mov	r1, r5
 8011fb4:	4620      	mov	r0, r4
 8011fb6:	f7ee fb47 	bl	8000648 <__aeabi_dmul>
 8011fba:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011fbe:	f7ee f98d 	bl	80002dc <__adddf3>
 8011fc2:	f7ee fdf1 	bl	8000ba8 <__aeabi_d2iz>
 8011fc6:	4682      	mov	sl, r0
 8011fc8:	f7ee fad4 	bl	8000574 <__aeabi_i2d>
 8011fcc:	a340      	add	r3, pc, #256	; (adr r3, 80120d0 <__ieee754_exp+0x2c8>)
 8011fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fd2:	4606      	mov	r6, r0
 8011fd4:	460f      	mov	r7, r1
 8011fd6:	f7ee fb37 	bl	8000648 <__aeabi_dmul>
 8011fda:	4602      	mov	r2, r0
 8011fdc:	460b      	mov	r3, r1
 8011fde:	4620      	mov	r0, r4
 8011fe0:	4629      	mov	r1, r5
 8011fe2:	f7ee f979 	bl	80002d8 <__aeabi_dsub>
 8011fe6:	a33c      	add	r3, pc, #240	; (adr r3, 80120d8 <__ieee754_exp+0x2d0>)
 8011fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fec:	4680      	mov	r8, r0
 8011fee:	4689      	mov	r9, r1
 8011ff0:	4630      	mov	r0, r6
 8011ff2:	4639      	mov	r1, r7
 8011ff4:	f7ee fb28 	bl	8000648 <__aeabi_dmul>
 8011ff8:	ec41 0b18 	vmov	d8, r0, r1
 8011ffc:	e76f      	b.n	8011ede <__ieee754_exp+0xd6>
 8011ffe:	4a42      	ldr	r2, [pc, #264]	; (8012108 <__ieee754_exp+0x300>)
 8012000:	4293      	cmp	r3, r2
 8012002:	d811      	bhi.n	8012028 <__ieee754_exp+0x220>
 8012004:	a336      	add	r3, pc, #216	; (adr r3, 80120e0 <__ieee754_exp+0x2d8>)
 8012006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801200a:	ee10 0a10 	vmov	r0, s0
 801200e:	4629      	mov	r1, r5
 8012010:	f7ee f964 	bl	80002dc <__adddf3>
 8012014:	4b3a      	ldr	r3, [pc, #232]	; (8012100 <__ieee754_exp+0x2f8>)
 8012016:	2200      	movs	r2, #0
 8012018:	f7ee fda6 	bl	8000b68 <__aeabi_dcmpgt>
 801201c:	b138      	cbz	r0, 801202e <__ieee754_exp+0x226>
 801201e:	4b38      	ldr	r3, [pc, #224]	; (8012100 <__ieee754_exp+0x2f8>)
 8012020:	2200      	movs	r2, #0
 8012022:	4620      	mov	r0, r4
 8012024:	4629      	mov	r1, r5
 8012026:	e70a      	b.n	8011e3e <__ieee754_exp+0x36>
 8012028:	f04f 0a00 	mov.w	sl, #0
 801202c:	e75f      	b.n	8011eee <__ieee754_exp+0xe6>
 801202e:	4682      	mov	sl, r0
 8012030:	e75d      	b.n	8011eee <__ieee754_exp+0xe6>
 8012032:	4632      	mov	r2, r6
 8012034:	463b      	mov	r3, r7
 8012036:	2000      	movs	r0, #0
 8012038:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 801203c:	f7ee f94c 	bl	80002d8 <__aeabi_dsub>
 8012040:	4602      	mov	r2, r0
 8012042:	460b      	mov	r3, r1
 8012044:	ec51 0b19 	vmov	r0, r1, d9
 8012048:	f7ee fc28 	bl	800089c <__aeabi_ddiv>
 801204c:	4602      	mov	r2, r0
 801204e:	460b      	mov	r3, r1
 8012050:	ec51 0b18 	vmov	r0, r1, d8
 8012054:	f7ee f940 	bl	80002d8 <__aeabi_dsub>
 8012058:	4642      	mov	r2, r8
 801205a:	464b      	mov	r3, r9
 801205c:	f7ee f93c 	bl	80002d8 <__aeabi_dsub>
 8012060:	4602      	mov	r2, r0
 8012062:	460b      	mov	r3, r1
 8012064:	2000      	movs	r0, #0
 8012066:	4926      	ldr	r1, [pc, #152]	; (8012100 <__ieee754_exp+0x2f8>)
 8012068:	f7ee f936 	bl	80002d8 <__aeabi_dsub>
 801206c:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8012070:	4592      	cmp	sl, r2
 8012072:	db02      	blt.n	801207a <__ieee754_exp+0x272>
 8012074:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8012078:	e6e3      	b.n	8011e42 <__ieee754_exp+0x3a>
 801207a:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 801207e:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8012082:	2200      	movs	r2, #0
 8012084:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8012088:	f7ee fade 	bl	8000648 <__aeabi_dmul>
 801208c:	e6d9      	b.n	8011e42 <__ieee754_exp+0x3a>
 801208e:	bf00      	nop
 8012090:	fefa39ef 	.word	0xfefa39ef
 8012094:	40862e42 	.word	0x40862e42
 8012098:	d52d3051 	.word	0xd52d3051
 801209c:	c0874910 	.word	0xc0874910
 80120a0:	72bea4d0 	.word	0x72bea4d0
 80120a4:	3e663769 	.word	0x3e663769
 80120a8:	c5d26bf1 	.word	0xc5d26bf1
 80120ac:	3ebbbd41 	.word	0x3ebbbd41
 80120b0:	af25de2c 	.word	0xaf25de2c
 80120b4:	3f11566a 	.word	0x3f11566a
 80120b8:	16bebd93 	.word	0x16bebd93
 80120bc:	3f66c16c 	.word	0x3f66c16c
 80120c0:	5555553e 	.word	0x5555553e
 80120c4:	3fc55555 	.word	0x3fc55555
 80120c8:	652b82fe 	.word	0x652b82fe
 80120cc:	3ff71547 	.word	0x3ff71547
 80120d0:	fee00000 	.word	0xfee00000
 80120d4:	3fe62e42 	.word	0x3fe62e42
 80120d8:	35793c76 	.word	0x35793c76
 80120dc:	3dea39ef 	.word	0x3dea39ef
 80120e0:	8800759c 	.word	0x8800759c
 80120e4:	7e37e43c 	.word	0x7e37e43c
 80120e8:	40862e41 	.word	0x40862e41
 80120ec:	7fefffff 	.word	0x7fefffff
 80120f0:	3fd62e42 	.word	0x3fd62e42
 80120f4:	3ff0a2b1 	.word	0x3ff0a2b1
 80120f8:	08013748 	.word	0x08013748
 80120fc:	08013758 	.word	0x08013758
 8012100:	3ff00000 	.word	0x3ff00000
 8012104:	08013738 	.word	0x08013738
 8012108:	3defffff 	.word	0x3defffff

0801210c <__ieee754_fmodf>:
 801210c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801210e:	ee10 5a90 	vmov	r5, s1
 8012112:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 8012116:	d009      	beq.n	801212c <__ieee754_fmodf+0x20>
 8012118:	ee10 2a10 	vmov	r2, s0
 801211c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8012120:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012124:	da02      	bge.n	801212c <__ieee754_fmodf+0x20>
 8012126:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801212a:	dd04      	ble.n	8012136 <__ieee754_fmodf+0x2a>
 801212c:	ee60 0a20 	vmul.f32	s1, s0, s1
 8012130:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8012134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012136:	42a3      	cmp	r3, r4
 8012138:	dbfc      	blt.n	8012134 <__ieee754_fmodf+0x28>
 801213a:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 801213e:	d105      	bne.n	801214c <__ieee754_fmodf+0x40>
 8012140:	4b32      	ldr	r3, [pc, #200]	; (801220c <__ieee754_fmodf+0x100>)
 8012142:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 8012146:	ed93 0a00 	vldr	s0, [r3]
 801214a:	e7f3      	b.n	8012134 <__ieee754_fmodf+0x28>
 801214c:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8012150:	d13f      	bne.n	80121d2 <__ieee754_fmodf+0xc6>
 8012152:	0219      	lsls	r1, r3, #8
 8012154:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8012158:	2900      	cmp	r1, #0
 801215a:	dc37      	bgt.n	80121cc <__ieee754_fmodf+0xc0>
 801215c:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8012160:	d13d      	bne.n	80121de <__ieee754_fmodf+0xd2>
 8012162:	0227      	lsls	r7, r4, #8
 8012164:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8012168:	2f00      	cmp	r7, #0
 801216a:	da35      	bge.n	80121d8 <__ieee754_fmodf+0xcc>
 801216c:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8012170:	bfbb      	ittet	lt
 8012172:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8012176:	1a12      	sublt	r2, r2, r0
 8012178:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 801217c:	4093      	lsllt	r3, r2
 801217e:	bfa8      	it	ge
 8012180:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8012184:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8012188:	bfb5      	itete	lt
 801218a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 801218e:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 8012192:	1a52      	sublt	r2, r2, r1
 8012194:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8012198:	bfb8      	it	lt
 801219a:	4094      	lsllt	r4, r2
 801219c:	1a40      	subs	r0, r0, r1
 801219e:	1b1a      	subs	r2, r3, r4
 80121a0:	bb00      	cbnz	r0, 80121e4 <__ieee754_fmodf+0xd8>
 80121a2:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 80121a6:	bf38      	it	cc
 80121a8:	4613      	movcc	r3, r2
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d0c8      	beq.n	8012140 <__ieee754_fmodf+0x34>
 80121ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80121b2:	db1f      	blt.n	80121f4 <__ieee754_fmodf+0xe8>
 80121b4:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80121b8:	db1f      	blt.n	80121fa <__ieee754_fmodf+0xee>
 80121ba:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80121be:	317f      	adds	r1, #127	; 0x7f
 80121c0:	4333      	orrs	r3, r6
 80121c2:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80121c6:	ee00 3a10 	vmov	s0, r3
 80121ca:	e7b3      	b.n	8012134 <__ieee754_fmodf+0x28>
 80121cc:	3801      	subs	r0, #1
 80121ce:	0049      	lsls	r1, r1, #1
 80121d0:	e7c2      	b.n	8012158 <__ieee754_fmodf+0x4c>
 80121d2:	15d8      	asrs	r0, r3, #23
 80121d4:	387f      	subs	r0, #127	; 0x7f
 80121d6:	e7c1      	b.n	801215c <__ieee754_fmodf+0x50>
 80121d8:	3901      	subs	r1, #1
 80121da:	007f      	lsls	r7, r7, #1
 80121dc:	e7c4      	b.n	8012168 <__ieee754_fmodf+0x5c>
 80121de:	15e1      	asrs	r1, r4, #23
 80121e0:	397f      	subs	r1, #127	; 0x7f
 80121e2:	e7c3      	b.n	801216c <__ieee754_fmodf+0x60>
 80121e4:	2a00      	cmp	r2, #0
 80121e6:	da02      	bge.n	80121ee <__ieee754_fmodf+0xe2>
 80121e8:	005b      	lsls	r3, r3, #1
 80121ea:	3801      	subs	r0, #1
 80121ec:	e7d7      	b.n	801219e <__ieee754_fmodf+0x92>
 80121ee:	d0a7      	beq.n	8012140 <__ieee754_fmodf+0x34>
 80121f0:	0053      	lsls	r3, r2, #1
 80121f2:	e7fa      	b.n	80121ea <__ieee754_fmodf+0xde>
 80121f4:	005b      	lsls	r3, r3, #1
 80121f6:	3901      	subs	r1, #1
 80121f8:	e7d9      	b.n	80121ae <__ieee754_fmodf+0xa2>
 80121fa:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80121fe:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8012202:	3182      	adds	r1, #130	; 0x82
 8012204:	410b      	asrs	r3, r1
 8012206:	4333      	orrs	r3, r6
 8012208:	e7dd      	b.n	80121c6 <__ieee754_fmodf+0xba>
 801220a:	bf00      	nop
 801220c:	08013768 	.word	0x08013768

08012210 <__ieee754_sqrtf>:
 8012210:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012214:	4770      	bx	lr

08012216 <with_errno>:
 8012216:	b570      	push	{r4, r5, r6, lr}
 8012218:	4604      	mov	r4, r0
 801221a:	460d      	mov	r5, r1
 801221c:	4616      	mov	r6, r2
 801221e:	f7fb fb61 	bl	800d8e4 <__errno>
 8012222:	4629      	mov	r1, r5
 8012224:	6006      	str	r6, [r0, #0]
 8012226:	4620      	mov	r0, r4
 8012228:	bd70      	pop	{r4, r5, r6, pc}

0801222a <xflow>:
 801222a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801222c:	4614      	mov	r4, r2
 801222e:	461d      	mov	r5, r3
 8012230:	b108      	cbz	r0, 8012236 <xflow+0xc>
 8012232:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012236:	e9cd 2300 	strd	r2, r3, [sp]
 801223a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801223e:	4620      	mov	r0, r4
 8012240:	4629      	mov	r1, r5
 8012242:	f7ee fa01 	bl	8000648 <__aeabi_dmul>
 8012246:	2222      	movs	r2, #34	; 0x22
 8012248:	b003      	add	sp, #12
 801224a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801224e:	f7ff bfe2 	b.w	8012216 <with_errno>

08012252 <__math_uflow>:
 8012252:	b508      	push	{r3, lr}
 8012254:	2200      	movs	r2, #0
 8012256:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801225a:	f7ff ffe6 	bl	801222a <xflow>
 801225e:	ec41 0b10 	vmov	d0, r0, r1
 8012262:	bd08      	pop	{r3, pc}

08012264 <__math_oflow>:
 8012264:	b508      	push	{r3, lr}
 8012266:	2200      	movs	r2, #0
 8012268:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801226c:	f7ff ffdd 	bl	801222a <xflow>
 8012270:	ec41 0b10 	vmov	d0, r0, r1
 8012274:	bd08      	pop	{r3, pc}

08012276 <finite>:
 8012276:	b082      	sub	sp, #8
 8012278:	ed8d 0b00 	vstr	d0, [sp]
 801227c:	9801      	ldr	r0, [sp, #4]
 801227e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8012282:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012286:	0fc0      	lsrs	r0, r0, #31
 8012288:	b002      	add	sp, #8
 801228a:	4770      	bx	lr

0801228c <_init>:
 801228c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801228e:	bf00      	nop
 8012290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012292:	bc08      	pop	{r3}
 8012294:	469e      	mov	lr, r3
 8012296:	4770      	bx	lr

08012298 <_fini>:
 8012298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801229a:	bf00      	nop
 801229c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801229e:	bc08      	pop	{r3}
 80122a0:	469e      	mov	lr, r3
 80122a2:	4770      	bx	lr
