(S (NP (JJ Deformable) (JJ convolutional) (NNS networks)) (VP (VBP have) (VP (VBN demonstrated) (NP (NP (JJ outstanding) (NN performance)) (PP (IN in) (NP (JJ object) (NN recognition) (NNS tasks))) (PP (IN with) (NP (DT an) (JJ effective) (NN feature) (NN extraction)))))) (. .))
(S (PP (IN Unlike) (NP (JJ standard) (NN convolution))) (, ,) (NP (DT the) (JJ deformable) (NN convolution)) (VP (VP (VBZ decides) (NP (DT the) (JJ receptive) (NN field) (NN size)) (S (VP (VBG using) (NP (ADJP (RB dynamically) (VBN generated)) (NNS offsets))))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ leads) (PP (TO to) (NP (DT an) (JJ irregular) (NN memory) (NN access))))))) (. .))
(S (ADVP (RB Especially)) (, ,) (NP (DT the) (NN memory) (NN access) (NN pattern)) (VP (VBZ varies) (ADVP (DT both) (RB spatially) (CC and) (RB temporally)) (, ,) (S (VP (VBG making) (S (NP (JJ static) (NN optimization)) (ADJP (NN ineffective)))))) (. .))
(S (ADVP (RB Thus)) (, ,) (NP (DT a) (JJ naive) (NN implementation)) (VP (MD would) (VP (VB lead) (PP (TO to) (NP (DT an) (JJ excessive) (NN memory) (NN footprint))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT a) (JJ novel) (NN approach)) (SBAR (S (VP (TO to) (VP (VB accelerate) (NP (JJ deformable) (NN convolution)) (PP (IN on) (NP (NNP FPGA))))))))) (. .))
(S (ADVP (RB First)) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (JJ novel) (NN training) (NN method)) (SBAR (S (VP (TO to) (VP (VB reduce) (NP (NP (DT the) (NN size)) (PP (IN of) (NP (NP (DT the) (JJ receptive) (NN field)) (PP (IN in) (NP (DT the) (JJ deformable) (JJ convolutional) (NN layer)))))) (PP (IN without) (S (VP (VBG compromising) (NP (NN accuracy))))))))))) (. .))
(S (PP (IN By) (S (VP (VBG optimizing) (NP (DT the) (JJ receptive) (NN field))))) (, ,) (NP (PRP we)) (VP (MD can) (VP (VB compress) (NP (NP (DT the) (JJ maximum) (NN size)) (PP (IN of) (NP (DT the) (JJ receptive) (NN field)))) (PP (IN by) (NP (CD 12.6) (NNS times))))) (. .))
(S (ADVP (JJ Second)) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (DT an) (JJ efficient) (JJ systolic) (NN architecture)) (S (VP (TO to) (VP (VB maximize) (NP (PRP$ its) (NN efficiency)))))) (. .))
(S (NP (PRP We)) (ADVP (RB then)) (VP (VB implement) (NP (PRP$ our) (NN design)) (PP (IN on) (NP (NNP FPGA))) (S (VP (TO to) (VP (VB support) (NP (DT the) (JJ optimized) (NN dataflow)))))) (. .))
(S (NP (JJ Experimental) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (PRP$ our) (NN accelerator)) (VP (VBZ achieves) (NP (NP (QP (IN up) (TO to) (CD 17.25) (NNS times)) (RB speedup)) (PP (IN over) (NP (DT the) (JJ state-of-the-art) (NN accelerator)))))))) (. .))
