wb_dma_ch_pri_enc/wire_pri27_out 1.410119 0.466670 0.027944 -1.757717 0.686472 -0.066896 -0.642161 -1.733008 1.776977 -0.516694 1.372971 3.139733 -0.798439 -2.108151 0.271899 -0.592964 -0.280326 0.559507 1.694759 -0.894854
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 3.273229 2.406755 -0.308145 -1.215154 1.220623 0.817077 -1.094943 -2.810275 0.978264 -1.400637 0.333254 -0.966961 3.495356 -1.998287 -0.150848 0.932466 2.250609 -0.267215 2.998603 2.332879
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.432742 -0.210313 -0.486516 0.564705 0.728663 -1.460554 -0.534307 0.191915 0.780708 -0.537083 0.876670 1.899974 -1.396338 -1.896260 1.182896 -1.416996 -2.127232 0.334035 -0.549334 0.371374
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.645526 3.105226 -0.193808 0.531552 -0.634109 -2.777395 -3.750904 0.653307 2.050444 0.224948 -2.361240 1.071912 0.394833 -2.397016 1.810117 2.877997 -0.081280 -1.375391 1.508055 3.276852
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.487932 1.870582 -0.616164 -1.400064 1.695734 -2.618835 1.101294 0.960125 2.276473 -0.064586 -1.348924 -1.538889 -0.058307 -2.150628 -1.945866 -0.489425 -2.881922 -1.529872 -2.629755 -0.862100
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.541183 -0.205361 0.458025 -1.028936 0.070329 0.065825 0.819214 -1.843111 1.820438 -1.548230 2.973885 1.007658 -0.654798 -5.362666 -0.163267 -1.554347 1.443598 -0.553264 -0.291788 -3.337977
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.903328 0.765222 0.050391 -2.992017 -1.030265 1.655227 0.058721 -2.327599 0.539767 -1.592838 1.073903 -0.515105 -0.299314 -1.752890 -1.063357 0.339538 1.806177 -0.080429 0.401137 -2.470545
wb_dma_ch_rf/assign_1_ch_adr0 -4.466275 -1.463574 -1.715701 -5.563552 -3.412511 -0.885645 -0.863907 0.191070 -0.605956 1.760197 -2.687946 -1.905868 -1.317947 1.686981 -0.658117 -0.877382 -0.211445 0.145457 -3.681240 -0.916816
wb_dma_ch_rf/reg_ch_busy -1.790300 1.900184 -0.548231 -0.919414 1.860431 -3.101533 -0.098839 1.279141 2.521929 1.043363 -2.639306 -2.611471 -0.334211 -2.954919 -1.839149 -0.063028 -4.076790 -3.268127 -3.855408 0.149988
wb_dma_wb_slv/always_5 2.694255 2.221078 0.903317 -1.108431 -1.533626 -1.703112 -0.012719 3.677641 -1.746851 -2.920608 1.731045 0.464063 -0.135153 7.112240 -1.054439 -1.913717 0.820514 -0.964882 1.558252 1.939447
wb_dma_wb_slv/always_4 -3.776472 -0.281234 0.325250 -2.569024 -3.120472 -4.023157 -2.355828 -1.618345 -4.015290 0.297226 0.208299 -3.140382 2.810254 3.217879 -0.160224 -5.557875 0.338777 -4.045644 0.742356 6.979617
wb_dma_wb_slv/always_3 -2.349699 -2.598028 -3.636015 -3.034574 1.105750 -3.014374 0.200103 -1.418565 -0.106236 -1.937832 -1.413649 -4.126180 3.577272 -1.564942 1.322729 -2.483050 0.385506 0.617717 -5.183259 1.073764
wb_dma_wb_slv/always_1 -4.723062 -0.677478 -0.387561 -2.334390 -1.284626 -4.895260 -0.954441 1.040819 -0.383881 -0.116524 -1.640481 -0.724691 1.426954 -1.309507 1.872287 -5.369830 -2.882303 -1.988607 -2.310983 6.584215
wb_dma_ch_sel/always_44/case_1/cond -3.809105 0.074458 -0.213478 -7.176308 -4.780324 -1.668950 0.672495 -0.872651 1.161545 -1.177564 -0.624087 -3.899504 0.136891 1.052625 -2.055307 -0.996767 2.177567 -0.381170 -2.033688 -0.557999
wb_dma_rf/wire_ch0_csr -2.676384 -0.539908 -0.880247 -1.562039 -0.061867 -3.274696 1.825600 1.766635 -0.534212 1.973231 -4.578784 -0.376292 1.759714 -0.836185 -0.456907 -1.375347 -4.546871 -0.011506 -2.399903 4.714926
wb_dma_de/wire_done 2.709919 1.474238 -1.350606 0.776540 3.192008 1.288613 -2.236154 0.469585 -1.582843 0.505997 -2.093554 1.295832 0.333415 -3.532908 1.063439 -1.214822 -0.822565 -1.287924 0.316820 1.238406
wb_dma_ch_pri_enc/wire_pri11_out 1.375516 0.451390 0.035879 -1.780383 0.700447 -0.022405 -0.591132 -1.698209 1.823826 -0.558122 1.418588 3.215177 -0.843529 -2.111055 0.235588 -0.651702 -0.293117 0.575180 1.711595 -1.019549
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.203756 0.518772 -0.149865 4.605304 4.448152 1.816601 -0.115082 2.548691 -1.664445 0.843790 -1.118936 0.293698 0.430590 -5.271893 1.125623 -1.361142 0.667672 -1.866995 -0.734316 -1.114253
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.891742 -0.371742 1.505412 1.800637 1.366129 1.805544 2.080994 0.044831 0.862228 0.440112 1.298918 0.060563 0.872658 -2.561366 -0.844204 0.616248 3.114155 -0.426179 0.842463 -3.569415
wb_dma_de/always_13/stmt_1 3.148983 1.486462 -1.184493 -2.234261 0.210021 -1.507659 -1.893048 -0.373414 2.206022 0.728568 -3.923337 1.107817 0.999112 -1.784832 0.655926 2.846483 -0.439766 -0.005874 -0.151746 1.440687
wb_dma_de/always_4/if_1 2.643236 0.898891 -0.423988 -0.928453 1.840961 0.302690 -2.007505 2.065997 -0.420636 0.813562 -2.199025 2.647980 -1.669941 -2.610174 0.834938 -1.415605 -0.609621 -1.920610 -0.499245 -0.853870
wb_dma_ch_arb/input_req -2.938305 1.813158 -2.224567 -1.366732 0.984363 -1.358348 4.470283 -0.073485 -1.330685 -2.442191 0.623753 0.847923 2.707016 -4.167105 -2.731623 -3.402067 0.132740 2.313874 -1.035995 -2.279024
wb_dma_ch_pri_enc/wire_pri20_out 1.415366 0.479931 -0.017693 -1.720977 0.666160 0.037666 -0.568495 -1.676792 1.728275 -0.459874 1.310063 3.076511 -0.768432 -2.140657 0.222566 -0.585347 -0.212427 0.538433 1.642358 -1.000335
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.886785 1.343919 -0.989610 -2.751117 -0.992745 0.029258 -0.001635 3.071397 -1.919645 -0.292457 -2.008658 0.611777 -0.244312 3.505590 -1.038253 -0.531282 1.722807 0.295289 -0.074851 -1.056384
wb_dma_ch_rf/always_26/if_1/if_1 1.825233 1.388664 -1.441312 -0.457212 -0.896477 -3.556973 -1.230431 -0.598846 1.293993 -2.611737 -2.460517 0.246009 1.512084 -3.028422 1.764775 2.400293 -0.895249 -0.238907 -2.370299 2.157601
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.469337 -0.095852 0.062022 1.432957 -1.204575 0.528280 -0.963655 -3.041536 -1.707619 1.599401 -1.060652 -0.863721 0.024598 -3.916687 0.075463 0.640276 -0.443046 -1.742283 -0.739968 0.149575
wb_dma_ch_sel/assign_145_req_p0/expr_1 3.084044 2.141734 0.200285 -1.934974 -1.476843 -0.580682 -1.159147 1.803132 -1.307964 -0.761509 -1.024901 -0.221935 0.272740 2.325159 -1.446219 0.292898 1.640692 -2.471987 -0.119692 -0.311498
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.314603 0.552966 0.559633 0.227148 1.009103 2.004268 0.630038 -0.140297 0.139706 -0.058824 0.116254 0.578185 -0.109154 -0.618971 -0.580292 1.048204 1.486558 0.240233 1.190202 -2.222183
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.955355 1.137349 0.601626 1.706352 -0.844938 -1.984685 -0.993888 -0.803544 -0.305460 1.052602 -0.005494 0.962548 -0.225929 -1.345100 0.017405 0.473354 -1.223397 -1.031329 1.060130 1.191774
wb_dma_ch_sel/wire_ch_sel -2.628075 -0.025651 -1.458202 -3.039054 -0.164910 -2.910028 1.118921 2.679469 2.452400 1.384248 -3.360065 -1.158794 1.226015 -2.109977 -1.094609 -0.958966 -1.425951 -0.726357 -4.395530 0.063650
wb_dma_rf/inst_u19 2.981155 1.663585 -0.848167 -4.181885 -0.227503 -0.088147 -0.558081 1.205628 -0.023756 -0.823291 -0.427373 3.608084 -1.109705 1.250718 -0.707809 -1.175498 1.191532 0.846637 1.568162 -1.875162
wb_dma_rf/inst_u18 3.101907 1.732515 -0.992361 -4.273133 -0.188096 0.029306 -0.549207 1.368333 -0.117329 -0.780762 -0.596901 3.706021 -1.086921 1.141266 -0.749134 -1.166225 1.349435 0.880036 1.522106 -2.064291
wb_dma_rf/inst_u17 3.114676 1.672895 -0.900591 -4.340965 -0.300486 0.080587 -0.516662 1.226792 -0.094364 -0.776192 -0.580224 3.541559 -0.973931 1.271957 -0.811382 -1.103336 1.434179 0.856417 1.598774 -1.983040
wb_dma_rf/inst_u16 3.042774 1.705852 -0.949938 -4.255343 -0.273317 -0.044240 -0.560529 1.331839 -0.113368 -0.760562 -0.579643 3.625093 -1.069830 1.192730 -0.713585 -1.181424 1.267202 0.811735 1.544670 -1.904902
wb_dma_rf/inst_u15 2.931903 1.712842 -0.991055 -4.486388 -0.427689 -0.117095 -0.561884 1.134024 -0.000107 -0.771258 -0.573645 3.577919 -1.046126 1.347327 -0.795765 -1.026422 1.314681 0.909007 1.557401 -1.994390
wb_dma_rf/inst_u14 3.000774 1.740076 -0.948680 -4.304469 -0.320365 -0.035173 -0.541363 1.203376 -0.055973 -0.807778 -0.526991 3.674375 -1.163884 1.223218 -0.728438 -1.048813 1.266024 0.910056 1.558754 -2.049602
wb_dma_rf/inst_u13 3.119152 1.691840 -0.901602 -4.284665 -0.266860 0.002463 -0.586202 1.269733 -0.058987 -0.797652 -0.524686 3.640118 -1.074101 1.188072 -0.715328 -1.148514 1.374529 0.815841 1.561623 -1.990597
wb_dma_rf/inst_u12 2.975327 1.657072 -0.922509 -4.265091 -0.297853 -0.070236 -0.519802 1.336690 -0.115529 -0.804460 -0.549402 3.589045 -1.052831 1.243156 -0.754408 -1.241106 1.316462 0.804801 1.492815 -1.901629
wb_dma_rf/inst_u11 3.211307 1.746551 -0.909616 -4.443489 -0.329268 0.020055 -0.586997 1.281548 -0.115208 -0.773009 -0.566353 3.687372 -1.006548 1.359392 -0.796103 -1.148778 1.391190 0.815874 1.656176 -1.903419
wb_dma_rf/inst_u10 3.012335 1.681801 -0.927299 -4.242230 -0.265837 -0.030054 -0.550388 1.275154 -0.050448 -0.805581 -0.481156 3.683088 -1.104486 1.260833 -0.678400 -1.159803 1.252230 0.897338 1.592134 -1.966286
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.033562 -3.438909 0.763604 0.664773 1.873398 0.890694 -0.823060 4.831161 -3.556081 3.801464 -2.182080 3.581959 -0.732462 0.268934 1.929697 -5.352644 1.033010 -2.755409 -1.657260 -0.010019
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.185201 1.852754 -1.689565 -2.531651 -2.684789 -0.598715 -0.687173 -6.507417 -2.149632 1.171827 0.847666 -0.275013 1.938694 1.877133 -4.155044 3.204148 1.087024 -0.487867 1.604512 -2.806987
wb_dma/input_wb1_ack_i -3.125122 2.016753 -3.109271 -0.328045 1.381966 -3.059879 -0.537149 -0.781823 -1.832147 -2.076687 -0.907399 1.278606 0.198338 -4.407113 0.846463 -1.567080 -2.126382 -0.627995 -2.959446 -0.537611
wb_dma/wire_slv0_we -2.115919 -2.462213 -3.371796 -2.932639 1.256701 -2.962285 -0.235033 -1.013326 0.028396 -1.430228 -1.934043 -4.831412 3.257226 -1.570077 1.082951 -2.222018 -0.081683 -0.351616 -5.585716 1.335187
wb_dma_ch_rf/reg_ch_sz_inf -0.742384 -0.205081 0.584830 1.547573 0.438378 -0.524298 -1.482606 0.207164 0.480015 1.166969 -1.106353 -1.609978 -1.170245 -0.944000 0.550951 0.765351 -2.184003 -2.244969 -1.615963 1.207989
wb_dma_ch_rf -4.723193 -0.559833 -2.241472 -0.399802 -1.276869 -2.858660 -0.225641 -1.456589 -2.066760 0.724557 -2.559021 -3.197395 2.431278 -3.895322 -0.334474 -1.321013 -1.958553 -2.005870 -4.420592 2.240761
wb_dma_ch_sel/wire_gnt_p1_d -1.254197 -0.141743 -0.455389 0.485574 0.734201 -1.416047 -0.536360 0.217647 0.765805 -0.551490 0.928292 2.046121 -1.439884 -1.823056 1.202337 -1.410150 -2.006616 0.373528 -0.439464 0.318937
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.285602 -0.178286 -0.491953 0.473050 0.788910 -1.485089 -0.574432 0.298888 0.841332 -0.556585 0.965731 2.175009 -1.521351 -1.915589 1.226995 -1.490930 -2.137803 0.356229 -0.451662 0.281909
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 3.239115 1.879231 0.305549 0.894476 2.579297 1.064130 -0.994389 1.036933 -0.369299 0.532381 -1.910910 -1.695462 3.355244 -3.980963 0.031238 -0.230195 3.559574 -3.239433 0.721289 0.862184
wb_dma_ch_sel/input_ch1_txsz -1.028023 0.378625 -1.430031 -0.162964 1.004694 -1.039835 -1.388234 -3.263020 0.404479 -0.769247 1.413886 1.240875 1.366587 -2.487620 1.153555 -1.470592 -2.011100 1.066842 1.338816 3.352184
wb_dma/wire_ch3_txsz 2.770087 0.657857 0.480356 -2.361881 -0.031107 1.415467 -0.071540 -1.980635 1.044643 0.020857 0.495557 1.264680 0.600669 -0.279025 -0.965564 0.775450 1.764359 0.261899 2.237184 -1.288823
wb_dma_ch_sel/assign_7_pri2 2.357151 0.586623 0.516466 0.193975 1.011835 2.017875 0.599051 -0.084401 0.135091 -0.061894 0.126247 0.586561 -0.125643 -0.594612 -0.564637 1.028988 1.496561 0.212487 1.205880 -2.203182
wb_dma_ch_pri_enc/inst_u30 1.397310 0.515767 -0.008489 -1.806657 0.693452 -0.018431 -0.632889 -1.718759 1.754295 -0.513475 1.315743 3.212247 -0.802980 -2.151988 0.245973 -0.653128 -0.252020 0.545953 1.676119 -0.993378
wb_dma/assign_3_dma_nd 4.757644 1.387426 -0.476135 -0.667603 1.840560 2.911715 0.669506 3.790392 -2.617468 0.025185 -2.394308 1.978202 0.124265 0.061591 -0.539387 -0.725613 3.547703 -0.022171 0.735094 -3.355165
wb_dma_ch_rf/assign_6_pointer -2.123122 -0.994231 1.135746 0.297345 -0.897225 0.948893 1.193182 -6.080355 -0.493394 3.669238 -0.769539 0.578292 1.399600 -5.919149 -2.100199 1.229098 0.489566 -1.892030 0.343918 -2.613378
wb_dma_ch_rf/wire_ch_adr0_dewe -0.370248 0.536877 0.124212 -1.949359 -1.798899 -0.836670 0.011776 -0.662236 0.835006 -0.435821 0.623504 -0.620897 -0.618911 3.152507 -1.037368 1.063347 -0.352508 0.593674 0.524861 0.138082
wb_dma_ch_pri_enc/always_2/if_1/cond 1.241766 0.414826 -0.041799 -1.651726 0.672183 -0.078730 -0.603299 -1.779493 1.739221 -0.480664 1.342039 3.038260 -0.749878 -2.223960 0.252853 -0.615041 -0.304127 0.548763 1.572135 -0.951131
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.387587 -0.231825 0.186177 -2.916923 -0.017980 0.688245 1.143305 -4.173784 0.905651 1.637231 -0.719415 1.822861 0.752809 -1.185273 -2.061669 1.162717 -0.348640 0.672238 1.296526 -1.960253
wb_dma_ch_sel/input_ch0_txsz 4.711202 2.892930 -0.778933 -0.585654 2.420011 1.267806 -2.521155 0.724643 -1.166956 0.015415 -3.201151 -1.273772 2.556271 -2.457807 0.329424 0.195314 1.884988 -2.662258 0.972664 2.322754
wb_dma_ch_sel/always_2 4.628126 1.340457 -0.482853 -0.632928 1.832209 2.956927 0.660145 3.616009 -2.538105 0.092095 -2.371888 1.923117 0.123870 -0.174338 -0.548688 -0.542951 3.574860 0.036500 0.678940 -3.505636
wb_dma_ch_sel/always_3 3.074523 0.848746 -0.461634 0.241657 2.328209 2.882988 1.366743 0.445255 -2.029296 0.325436 -0.681133 0.570029 3.717313 -2.784644 -0.845558 -1.105728 5.096223 -0.032292 1.887447 -1.836800
wb_dma_rf/input_de_txsz_we 4.833322 2.045063 0.883367 3.039765 3.838206 2.933199 -1.314094 2.276339 -2.197538 -0.033174 -1.301210 -1.048731 -0.005847 1.288967 0.344328 -0.129125 -0.502778 -1.954116 1.803886 2.188424
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.849239 0.830824 0.023001 -2.934049 -0.990633 1.560328 -0.014084 -2.240495 0.390813 -1.593405 0.996097 -0.595319 -0.312319 -1.752753 -1.027393 0.207600 1.684714 -0.239268 0.342500 -2.310280
wb_dma_ch_sel/assign_145_req_p0 3.301271 2.146034 0.326279 -1.859844 -1.354139 -0.498189 -1.232089 1.651036 -1.205353 -0.744067 -0.896182 -0.208956 0.217411 2.198544 -1.462244 0.335968 1.589958 -2.603455 0.011236 -0.302992
wb_dma_de/always_3/if_1/if_1/cond -0.289464 0.520263 0.193608 1.336046 -0.906870 -1.412742 0.325489 0.799497 -0.985530 -1.784657 1.623577 -0.275311 1.056838 0.500498 -0.121828 -0.845717 0.633815 -0.900901 -0.442692 0.828777
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.936378 0.861031 0.035473 -2.913433 -0.988369 1.568047 -0.052180 -2.250010 0.486815 -1.572709 1.029646 -0.516375 -0.319298 -1.723391 -1.052013 0.309253 1.661947 -0.170983 0.399087 -2.273898
wb_dma_rf/always_1/case_1 -7.404179 0.110236 1.201519 -1.271353 0.123730 -7.534278 -0.245580 0.029858 -1.150669 0.383594 -4.868463 -3.271645 -1.006002 -5.352677 2.783751 -3.215565 -2.930719 -4.044287 -3.196976 3.567043
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.018782 1.663355 1.009415 -0.764181 -0.374368 -4.001375 -1.255198 -1.138968 0.832552 -0.986919 -1.017165 -0.589117 -1.101439 -1.027999 0.368325 -0.263593 -2.345415 -2.288338 -0.098345 1.895642
wb_dma_ch_sel/assign_99_valid/expr_1 -1.577654 -0.176786 -1.885641 -2.376244 -4.183129 -1.071135 -1.875125 2.508658 -1.961721 1.277257 -2.058990 -2.591524 2.661987 1.224498 -0.595214 0.576980 5.688663 -2.068195 -2.725621 -1.048327
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.962284 1.294457 -0.891579 -2.588165 -0.867130 0.136017 0.046234 3.077884 -1.900515 -0.313061 -1.893660 0.637356 -0.312524 3.530757 -0.994004 -0.600862 1.645189 0.311681 0.017850 -1.072892
wb_dma_wb_slv/reg_slv_adr -4.486441 -0.723926 -0.357020 -2.511696 -1.466460 -4.617588 -0.906447 0.914874 -0.543334 -0.179578 -1.671167 -0.684685 1.284709 -1.047172 1.875718 -5.341353 -2.789193 -1.862047 -2.174332 6.597252
wb_dma_ch_sel/assign_8_pri2 2.366393 0.580563 0.553018 0.170453 1.008329 2.012230 0.630452 -0.144870 0.138881 -0.083032 0.167853 0.584033 -0.096496 -0.633728 -0.565974 1.052238 1.532814 0.213966 1.227926 -2.224596
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.565622 -0.163257 0.626703 1.571217 0.487950 -0.436112 -1.561381 0.355531 0.454330 1.172905 -1.227769 -1.629811 -1.254702 -0.876977 0.570254 0.788846 -2.203345 -2.336884 -1.607772 1.173874
wb_dma_wb_mast/wire_wb_cyc_o -1.360925 -0.169553 -0.463412 0.532614 0.765031 -1.479389 -0.579888 0.194945 0.856746 -0.574718 0.928917 2.069815 -1.467699 -1.964628 1.215841 -1.448359 -2.130047 0.329977 -0.493559 0.344490
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.037162 -0.537711 -1.280722 0.378216 -0.254493 -0.293068 -0.197263 -1.802426 -0.936933 -0.641594 -0.171304 -2.475347 0.981629 -1.533557 0.046722 -0.002075 -0.323411 -0.503340 -2.180155 0.112420
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.417002 0.474165 0.006863 -1.809704 0.653925 -0.053667 -0.618343 -1.745845 1.803703 -0.544664 1.380795 3.248616 -0.831766 -2.129003 0.275209 -0.658722 -0.305409 0.556230 1.728858 -0.965085
wb_dma/wire_paused -1.846921 1.234721 0.594183 1.689002 -0.902411 -2.016563 -1.116609 -0.833069 -0.338834 1.059919 0.003238 1.050258 -0.205029 -1.259515 0.037450 0.532064 -1.134401 -1.073433 1.202115 1.267284
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.964541 1.874901 -0.553036 -0.810735 1.874040 -3.160040 -0.009861 1.433663 2.422776 1.128886 -2.573400 -2.645497 -0.380526 -2.739162 -1.870913 -0.145099 -4.160742 -3.278312 -3.849850 0.192607
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.348575 -0.165974 -0.501799 0.497541 0.753916 -1.475925 -0.576898 0.196949 0.785338 -0.568722 0.905268 2.000560 -1.418598 -1.918324 1.198343 -1.436440 -2.080470 0.325442 -0.499965 0.323077
wb_dma/wire_ch1_adr1 -1.215070 -0.924547 1.004653 1.466600 0.353835 -0.073734 1.510936 0.214622 0.777059 0.468771 1.215319 -0.405909 0.985021 -1.939193 -0.306429 -0.395117 1.795087 -0.626746 -0.203886 -1.495487
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -4.541977 0.757689 -2.580680 0.871489 -1.498837 -2.367791 -0.777274 0.748928 -1.157090 4.416657 -1.172202 0.981840 3.365821 -1.473690 -2.119407 0.075281 0.145217 -0.606739 -1.208105 0.293978
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.457257 -0.074046 0.952217 -1.368950 -0.590717 1.479827 1.373359 -2.043766 1.104629 -1.069949 2.138510 -1.000921 0.681581 -3.668358 -1.291243 -0.207249 3.368848 -0.882584 0.070007 -3.626683
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.975368 1.098805 -1.469980 -0.875799 -1.263726 -0.324475 2.089746 5.282336 -3.327065 -1.980869 -0.821876 0.563351 1.953426 4.091078 -1.017646 -2.711510 2.017046 1.629435 -0.316586 1.008376
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.726548 1.011512 -0.211079 -2.393662 -1.765387 0.992024 3.273262 2.872787 -1.867924 -3.000402 1.542184 -0.244250 2.346615 0.706524 -2.194517 -2.892621 4.841742 0.653326 0.199700 -2.248615
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.656270 0.718227 0.010195 -2.973803 -1.096974 1.541283 0.019608 -2.359545 0.468893 -1.559564 1.057508 -0.635868 -0.315992 -1.786207 -1.069811 0.251774 1.676073 -0.170845 0.260505 -2.300011
wb_dma_ch_sel/always_39/case_1/stmt_4 2.329066 0.586125 0.527005 0.228033 1.039021 2.020320 0.644045 -0.118061 0.105043 -0.071463 0.119451 0.558480 -0.119039 -0.639781 -0.573643 1.026795 1.501666 0.205950 1.142254 -2.208209
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.511048 0.459927 0.031092 -1.797424 0.699144 0.063694 -0.583407 -1.710591 1.840451 -0.535042 1.422360 3.205704 -0.858944 -2.092264 0.200816 -0.606218 -0.217519 0.582402 1.776266 -1.030421
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.033640 1.104405 -1.421046 -0.870104 -1.224936 -0.373873 2.064876 5.389111 -3.372663 -2.057650 -0.817822 0.623759 1.920167 4.137239 -0.953807 -2.823384 1.982829 1.565783 -0.298769 1.061218
wb_dma_ch_pri_enc/wire_pri14_out 1.232903 0.455060 -0.004962 -1.728383 0.654947 -0.121939 -0.595164 -1.862250 1.815021 -0.480783 1.362377 3.081864 -0.776261 -2.203356 0.224803 -0.595803 -0.341738 0.524306 1.644208 -0.911645
wb_dma_ch_sel/always_39/case_1/stmt_1 4.535747 1.335980 -0.539581 -0.641262 1.799491 2.863304 0.653406 3.603970 -2.541849 0.070461 -2.425852 1.894506 0.142415 -0.199213 -0.531715 -0.608277 3.512545 0.008969 0.644740 -3.426604
wb_dma_rf/wire_ch6_csr -2.759430 -1.040553 -2.941445 0.144985 -2.220818 -0.287790 -1.208478 -1.387048 -3.288441 1.177889 -2.265324 -1.711719 2.500906 -2.363699 0.014936 -0.011400 -0.125781 -0.692840 -3.635609 1.614568
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.717328 1.251951 0.718233 -0.620552 1.125756 0.661737 -0.316048 3.919922 -1.651453 -0.803003 -0.451010 1.556323 -0.743654 3.950340 0.047793 -2.174130 0.703613 -0.636857 1.629699 0.936317
wb_dma_wb_if/input_wb_we_i 1.564019 -0.206214 -0.910309 0.041169 1.234952 -0.961950 -1.520335 2.548621 -2.744643 -0.570197 3.020921 4.827125 -1.046562 7.657379 0.298635 -5.311141 -3.824145 0.977292 1.644221 3.831814
wb_dma_ch_sel/assign_141_req_p0 3.137641 2.112462 0.237760 -1.860371 -1.513958 -0.655047 -1.203062 1.923626 -1.420054 -0.787660 -1.021984 -0.319632 0.228034 2.523207 -1.462934 0.168910 1.594513 -2.667624 -0.123577 -0.136527
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.581137 0.676334 -1.536475 -2.349869 -0.435725 1.109903 1.832541 4.903471 -2.296116 -0.441418 -2.348080 0.985253 0.744299 4.060351 -0.949707 -1.938686 1.520873 2.598014 0.316279 0.214777
wb_dma_ch_sel_checker 0.419936 0.060467 -0.034544 -2.573467 -1.060802 -0.579905 -0.692717 -1.885042 0.938498 0.062992 0.375576 0.670637 0.697373 0.338644 -0.367812 -0.200420 0.297336 0.016808 1.063814 0.923254
wb_dma_ch_rf/reg_ch_dis 2.861614 1.902725 -1.152050 -1.109244 -0.654359 -2.968711 -1.646876 0.177538 1.402881 -0.800573 -2.481229 1.083920 2.107392 -1.602729 0.597022 2.098138 0.109261 -0.746243 -0.616150 2.145847
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.038834 -1.127217 1.055805 -1.364069 0.349447 0.445154 2.491163 -3.733434 1.576801 2.124614 0.277767 1.361203 1.656785 -3.038919 -2.232381 0.622033 1.252659 -0.035548 0.888923 -3.210285
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.105157 1.179953 -1.343797 -0.926256 -1.277972 -0.399303 2.036514 5.295311 -3.250528 -2.106262 -0.701034 0.614710 1.762313 4.329774 -0.974038 -2.755428 1.906493 1.577890 -0.184861 1.041677
wb_dma_ch_rf/wire_pointer_we -2.012546 -0.538447 -1.340600 0.268008 -0.279662 -0.402233 -0.141471 -1.719295 -0.909925 -0.644349 -0.272558 -2.481471 1.106410 -1.535469 0.080339 -0.077840 -0.231465 -0.477052 -2.232408 0.220838
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.045530 -1.309732 -1.250699 0.142398 0.434243 1.478106 -1.223524 -0.037175 -1.530396 2.480983 0.029058 1.902020 -0.647947 2.807037 -0.393728 -0.629825 -1.690044 0.844983 -0.217415 -0.226644
wb_dma_wb_slv/always_3/stmt_1 -2.209786 -2.536017 -3.683604 -3.024179 1.012882 -2.981362 0.118695 -1.316188 -0.321861 -1.930851 -1.500523 -4.064880 3.541127 -1.670891 1.331110 -2.554399 0.520275 0.428443 -5.294092 0.974077
wb_dma_ch_rf/always_2/if_1/if_1 0.005875 -1.075019 1.019652 -1.356847 0.344077 0.308371 2.411980 -3.771938 1.483997 2.186876 0.235660 1.310323 1.776300 -3.068722 -2.215861 0.569033 1.154612 -0.149567 0.854858 -2.986072
wb_dma_pri_enc_sub/assign_1_pri_out 1.301778 0.436740 -0.026041 -1.775946 0.679433 -0.055257 -0.583854 -1.776787 1.821116 -0.490251 1.348834 3.130307 -0.777126 -2.172729 0.256000 -0.597115 -0.328776 0.575178 1.636994 -0.937124
wb_dma_ch_sel/input_ch0_adr0 -0.680947 -1.214602 0.872444 -6.143307 -5.209367 -0.917449 -0.424285 -0.634599 0.663908 0.037123 -0.055459 -2.441404 0.838690 5.279178 -1.079907 -0.638963 2.753390 -0.469341 0.451133 2.364210
wb_dma_ch_sel/input_ch0_adr1 -0.438009 0.517935 0.099726 1.324188 -0.888117 -1.504311 0.296815 0.592186 -0.989956 -1.711931 1.548647 -0.342889 1.112853 0.280989 -0.092747 -0.845765 0.496561 -0.885500 -0.514963 0.888604
wb_dma_wb_slv/assign_4 -7.166479 1.425152 -2.310046 1.818986 2.745715 -3.712839 3.009555 1.566078 -3.349345 0.202139 -1.544377 -1.925656 1.901471 -1.934166 -0.932095 -2.036320 -3.006951 -0.154044 -2.768490 0.557049
wb_dma_wb_mast/input_wb_data_i 1.194404 -0.556216 -0.612958 -2.446710 1.009857 1.466247 0.991872 -6.686387 -0.017099 1.484948 0.241954 0.642520 2.783100 1.515575 -1.931672 0.576097 -1.910580 2.667935 3.114082 2.189981
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.371510 -0.045840 0.947525 -1.440582 -0.646578 1.414127 1.362489 -2.028825 1.161206 -1.090007 2.139406 -0.954828 0.695046 -3.647840 -1.283365 -0.213527 3.337325 -0.892654 0.112831 -3.646498
wb_dma_de/wire_adr1_cnt_next1 0.227410 -2.023520 0.523393 1.366315 -0.237393 0.662736 2.626855 3.130010 2.395066 0.551745 -0.604813 0.801232 2.112592 -1.275065 1.076013 0.756862 3.253933 2.491154 -0.003756 -0.452179
wb_dma_ch_sel/inst_u2 -1.214470 -0.164623 -0.394234 0.540245 0.797245 -1.369624 -0.550487 0.160143 0.899808 -0.573639 1.005355 2.045850 -1.517446 -1.875511 1.193991 -1.401678 -2.116290 0.380786 -0.340483 0.249992
wb_dma_ch_sel/inst_u1 -0.266213 0.069900 -1.607578 -3.112616 -2.249351 0.516440 5.207535 1.056065 -0.434658 -1.459962 -1.249545 -0.192807 5.756765 -1.955878 -2.838238 -0.844931 5.058832 3.315976 -0.896227 -1.763685
wb_dma_ch_sel/inst_u0 1.342349 0.473929 -0.013821 -1.822981 0.655991 -0.071751 -0.631664 -1.741768 1.800689 -0.517875 1.382511 3.174408 -0.812971 -2.173200 0.257926 -0.650020 -0.285169 0.546048 1.704988 -0.925668
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.187122 0.408703 -0.016530 -1.721201 0.624539 -0.110560 -0.614619 -1.804111 1.794098 -0.510205 1.371905 3.073900 -0.774738 -2.186720 0.230668 -0.644669 -0.352752 0.545051 1.616458 -0.903487
wb_dma/wire_adr0 -3.964638 0.153286 -0.311296 -7.022685 -4.654615 -1.615495 0.785608 -0.944202 1.090609 -1.267599 -0.611077 -4.005519 0.284380 0.648709 -2.111249 -1.044238 2.144251 -0.374350 -2.211856 -0.690586
wb_dma/wire_adr1 -1.467814 -0.415449 1.196960 2.801710 -0.488802 -1.380461 1.773269 0.840731 -0.174696 -1.176661 2.832063 -0.619352 1.996930 -1.408370 -0.387955 -1.186293 2.356586 -1.474047 -0.538073 -0.688291
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.023409 0.530122 0.398217 -0.796146 -1.397759 0.812549 2.200970 3.089459 -1.263078 -1.774713 0.592569 -1.697589 1.261535 -0.227612 -1.695881 -2.082687 3.002507 -1.137292 -1.341954 -1.446785
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.839554 0.832157 -0.020041 -3.031624 -1.030100 1.568810 -0.049139 -2.290241 0.420552 -1.592746 1.025371 -0.557687 -0.284045 -1.749183 -1.048192 0.206006 1.704518 -0.196196 0.361962 -2.299032
wb_dma_ch_rf/assign_18_pointer_we -1.962883 -0.569978 -1.240947 0.347698 -0.239535 -0.255129 -0.157359 -1.889577 -0.827187 -0.696897 -0.045667 -2.444040 0.968916 -1.455405 0.064788 0.042667 -0.250621 -0.399577 -2.113212 0.059886
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.020387 -1.157775 -1.329400 0.191343 0.517256 1.395966 -1.238325 -0.104341 -1.570658 2.409274 0.022371 1.900409 -0.521166 2.617695 -0.465743 -0.623133 -1.703505 0.763926 -0.230027 -0.232059
wb_dma_ch_sel/wire_req_p0 -1.840321 1.979292 -1.871395 -1.711488 0.576857 0.073695 5.265804 -0.377985 -1.995908 -2.008782 -0.296015 -0.964740 4.286274 -3.056961 -3.805523 -2.069775 2.091909 2.210989 -0.676816 -2.730374
wb_dma_ch_sel/wire_req_p1 -1.171179 -0.148119 -0.421173 0.520256 0.770103 -1.355734 -0.549663 0.199623 0.807584 -0.561499 0.937576 2.035641 -1.459441 -1.803252 1.164627 -1.353507 -2.001738 0.363609 -0.366612 0.271025
wb_dma/wire_ndnr 3.274877 0.908765 -0.339484 0.239932 2.400111 2.944736 1.282560 0.225329 -1.958750 0.216029 -0.430329 0.616590 3.638563 -2.415184 -0.834743 -1.122963 4.889810 0.076383 2.238884 -1.555680
wb_dma_de/reg_mast0_drdy_r 1.930727 1.508524 -0.322979 -2.265423 -0.471207 1.391098 -0.204063 -4.253823 0.602422 -0.689829 1.240893 -0.868124 2.133661 1.638057 -1.559933 1.940937 1.041258 1.506170 3.285055 1.066507
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.555006 0.519654 0.020862 -1.946442 0.631457 0.044755 -0.594396 -1.881252 1.851104 -0.523124 1.421255 3.232489 -0.758935 -2.074529 0.190435 -0.544945 -0.168997 0.612402 1.857348 -1.003496
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -4.534754 -1.331254 -1.681580 -5.623026 -3.415883 -0.950961 -0.881938 0.235084 -0.599757 1.528787 -2.616654 -2.096994 -1.386171 1.751976 -0.642320 -0.913543 -0.218671 0.149903 -3.647976 -0.909581
wb_dma_ch_sel/assign_137_req_p0 3.094835 2.037559 0.304194 -1.705058 -1.319852 -0.464046 -1.162601 1.793946 -1.352448 -0.658108 -0.967041 -0.305664 0.138910 2.339511 -1.354960 0.262885 1.512662 -2.535697 -0.087134 -0.246702
wb_dma_rf/wire_pointer2 0.499232 0.088271 0.023138 -2.606822 -1.078672 -0.571693 -0.702452 -1.933078 0.970196 0.056585 0.420740 0.723531 0.691586 0.378132 -0.385442 -0.201311 0.302512 0.036415 1.148218 0.897501
wb_dma_rf/wire_pointer3 1.272405 -0.256451 0.098605 -2.879912 -0.008164 0.511283 1.097331 -4.074017 0.851900 1.672757 -0.891569 1.804734 0.765255 -1.251458 -2.032888 1.074125 -0.476494 0.569184 1.137574 -1.859475
wb_dma_rf/wire_pointer0 -1.230557 -0.318126 1.510203 1.216991 -0.762981 1.830491 0.285264 -4.319726 -0.193849 2.268256 0.476501 0.071238 0.986158 -5.602640 -1.035142 1.158047 2.186415 -2.062715 1.130505 -2.309115
wb_dma_rf/wire_pointer1 2.673939 0.614017 0.476659 -2.224072 -0.024438 1.376108 -0.066127 -1.931239 1.033428 0.005735 0.485557 1.195723 0.587111 -0.285364 -0.921744 0.819084 1.718103 0.219336 2.152159 -1.271266
wb_dma_rf/wire_sw_pointer0 -0.707049 -0.023081 -0.916441 -0.016416 -0.375119 -1.058873 0.048085 -0.847860 -0.065516 -1.882778 -0.881321 -0.820330 0.102467 -2.279054 1.146633 0.560797 -0.809508 0.495803 -2.033404 0.364390
wb_dma_de/always_21/stmt_1 2.211699 1.598282 -0.247700 -2.333562 -0.379427 1.524303 -0.216009 -4.102752 0.635088 -0.750477 1.209476 -0.729993 1.988145 1.675677 -1.575648 1.950795 1.168440 1.436042 3.401549 0.906872
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.853740 2.036700 -0.230711 -0.414721 2.344986 1.574553 0.487667 0.792558 -0.784760 -0.654481 -0.740272 -0.084118 4.440777 -3.278083 -0.399087 -1.017539 5.526661 -1.024682 2.235826 -0.320171
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.165977 1.059612 1.233255 -1.367084 0.536974 -0.407858 -2.495732 2.127547 -0.222489 0.516842 -1.220583 0.434971 -1.277901 3.052138 0.321902 -1.441642 -1.316900 -2.865404 0.910969 3.000803
wb_dma_ch_arb/input_advance 4.577236 1.347145 -0.496601 -0.640797 1.820970 2.845086 0.618319 3.594515 -2.505935 0.000352 -2.334981 1.884762 0.137929 -0.052182 -0.530518 -0.664630 3.433563 -0.051284 0.726132 -3.267537
wb_dma_de/always_7/stmt_1 3.668367 1.599892 -0.707080 2.871635 3.612431 3.258450 -1.088176 2.153334 -3.178831 0.929537 -3.269325 -1.172678 0.839770 -2.065842 0.354557 0.360743 0.791288 -1.693171 -0.211140 0.076165
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.089546 1.688744 -0.932312 -4.285350 -0.274178 0.035876 -0.509878 1.193651 -0.068966 -0.782907 -0.519110 3.641634 -1.087436 1.252918 -0.766746 -1.100492 1.307421 0.895058 1.608370 -2.052005
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.978308 0.807943 0.045205 -3.061727 -1.044437 1.691365 0.011675 -2.386327 0.460939 -1.550846 1.056780 -0.503232 -0.243863 -1.732748 -1.129935 0.304629 1.826890 -0.158492 0.435316 -2.412892
wb_dma_de/always_3/if_1/cond -0.283604 0.553488 0.160229 1.351005 -0.906490 -1.407036 0.304419 0.721554 -0.990466 -1.755167 1.612772 -0.295618 1.080227 0.467965 -0.102789 -0.842656 0.636140 -0.894064 -0.414704 0.791732
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.443234 0.606046 -1.497912 -2.163368 -0.340493 1.088460 1.878569 4.874940 -2.341764 -0.363391 -2.338386 0.925197 0.744918 3.941212 -0.879454 -2.014366 1.441497 2.563856 0.245196 0.260781
wb_dma_ch_sel/assign_101_valid -1.507627 -0.006802 -1.811219 -2.151219 -4.142780 -1.249474 -1.979446 2.571185 -1.979276 1.118803 -2.109283 -2.741107 2.477670 1.104850 -0.458551 0.812309 5.758730 -2.209723 -2.857811 -1.249864
wb_dma_ch_sel/assign_98_valid -1.489268 -0.181301 -1.631186 -2.167399 -4.183996 -1.142313 -1.879975 2.578602 -1.843032 1.148702 -2.036951 -2.696651 2.434688 1.211441 -0.378763 0.766802 5.773790 -2.143172 -2.697519 -1.180534
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.877535 1.268390 -0.930349 -2.647819 -0.990592 0.123551 0.028912 3.039004 -1.851255 -0.274135 -1.864119 0.581530 -0.357892 3.547769 -1.010499 -0.475307 1.680455 0.335643 -0.045124 -1.133535
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.011882 1.054202 -1.473609 -0.862735 -1.142074 -0.326803 2.003505 5.331069 -3.336536 -1.933506 -0.903829 0.613937 1.899577 3.916018 -0.915762 -2.810286 1.911706 1.582784 -0.316069 1.096891
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.056421 0.389029 -0.055790 -1.655599 0.657812 -0.204505 -0.632738 -1.739133 1.744501 -0.492385 1.350064 3.059518 -0.824315 -2.241135 0.335597 -0.731123 -0.468786 0.546020 1.478417 -0.817877
wb_dma_rf/wire_ch7_csr -2.738554 -0.949961 -2.960131 0.364980 -2.272794 -0.327972 -1.346863 -1.228887 -3.380917 1.007077 -2.382144 -1.808006 2.345962 -2.686392 0.193805 -0.032871 -0.264434 -0.918431 -3.903818 1.734880
wb_dma_ch_sel/reg_csr -1.118313 -1.967317 -1.332821 -1.637747 -0.067673 1.635804 -0.024280 -1.719501 -2.981293 2.275182 -3.885239 0.345135 -0.744611 -0.621143 0.185609 -1.908825 -5.288367 0.601454 -1.971033 3.675927
wb_dma_de/reg_next_state -2.346547 0.827941 -1.326025 0.281107 0.831671 -4.157604 -0.083561 0.442093 -0.173266 4.108353 -2.538741 1.410780 2.883127 -0.855195 -1.782448 -0.399724 -1.169466 -1.373688 -0.723096 0.680299
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 2.181074 -4.225778 0.320182 -4.560246 1.124065 2.543579 1.052137 0.503871 -3.175755 6.220933 -4.278343 4.597188 1.199380 1.747980 -0.562225 -4.065401 2.104718 -0.045836 0.622849 -1.440042
wb_dma_de/always_11/stmt_1/expr_1 -0.382372 0.562835 0.178529 1.386976 -0.982983 -1.515981 0.301698 0.752612 -1.030486 -1.827300 1.654093 -0.351426 1.126028 0.502742 -0.103676 -0.859136 0.615194 -0.906676 -0.483773 0.884941
wb_dma_ch_rf/input_ptr_set 2.744647 0.630872 0.503414 -2.315984 -0.041032 1.442600 -0.049576 -2.027068 1.072321 0.048314 0.474697 1.202425 0.615220 -0.329992 -0.998729 0.838673 1.807541 0.258427 2.216084 -1.361544
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.564182 -0.405210 1.149891 2.736188 -0.537504 -1.452151 1.737131 0.800719 -0.252607 -1.203028 2.755266 -0.675478 1.980958 -1.366524 -0.376292 -1.200462 2.273781 -1.470555 -0.631374 -0.594213
wb_dma_ch_sel/assign_12_pri3 2.811694 0.633575 0.546487 -2.328690 -0.026180 1.451667 -0.034385 -1.970608 1.053523 0.035757 0.526936 1.273337 0.574008 -0.268914 -0.977110 0.843061 1.809593 0.272507 2.231313 -1.357839
wb_dma_de/assign_65_done/expr_1/expr_1 2.879214 0.972771 -0.416947 -0.949077 1.920938 0.393889 -1.999800 2.096169 -0.339076 0.757344 -2.159132 2.807790 -1.736658 -2.681284 0.831784 -1.401167 -0.556897 -1.897012 -0.401909 -0.921571
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.750947 0.653089 0.527380 -2.286635 -0.025314 1.438994 -0.048453 -1.925124 1.039715 0.030509 0.497579 1.245191 0.580806 -0.238110 -0.924645 0.779662 1.777139 0.249089 2.249187 -1.295280
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.252738 -0.139588 -0.443235 0.503562 0.742321 -1.384620 -0.527005 0.237233 0.829940 -0.534233 0.939449 2.013227 -1.400836 -1.842245 1.162259 -1.398239 -2.027611 0.390701 -0.436451 0.282679
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.442374 0.641082 -1.525285 -2.294112 -0.324876 1.090121 1.740388 4.640244 -2.233845 -0.344690 -2.348450 1.017540 0.742285 3.679708 -0.882711 -1.886466 1.405198 2.536712 0.314073 0.175693
assert_wb_dma_ch_sel/input_valid 2.408743 0.597806 0.569223 0.248580 1.030342 2.064396 0.632804 -0.086148 0.134048 -0.069325 0.141637 0.595847 -0.172020 -0.560515 -0.560104 1.035373 1.524413 0.196549 1.223505 -2.236713
wb_dma/input_wb0_stb_i 2.734625 2.245525 0.930361 -1.088009 -1.544966 -1.664893 -0.001950 3.670943 -1.758324 -2.897671 1.740240 0.503699 -0.117903 7.077115 -1.033779 -1.845677 0.870409 -0.954191 1.561310 1.925071
wb_dma/wire_ch1_csr -0.778352 -1.349748 -2.932413 0.741697 -3.024979 -0.064646 -2.390732 -1.648181 -3.681604 0.937085 -2.598458 -1.429014 2.639922 0.108930 1.174364 1.168474 -0.858366 -0.313042 -2.760234 4.433354
wb_dma_rf/assign_5_pause_req -2.027369 2.814847 -0.739351 -2.075536 0.941876 -4.399425 -0.101819 -0.557904 1.351639 2.057715 -2.886854 1.298191 -1.349166 -3.004241 -2.823405 -0.370999 -5.507892 -2.497685 -1.900130 -0.727732
wb_dma_de/always_12/stmt_1 2.629460 0.985857 -0.417578 -0.969328 1.793902 0.192207 -2.128532 2.025676 -0.371210 0.799396 -2.192366 2.603655 -1.685789 -2.538364 0.831184 -1.457255 -0.678256 -1.992168 -0.522920 -0.621211
wb_dma_wb_if/wire_wb_ack_o -2.427892 2.208956 -1.952445 1.195134 1.342494 -1.987466 -0.025716 -1.148107 -1.886150 -1.744158 -0.739064 -1.408395 1.085920 -2.245498 -0.062800 0.232173 -1.714496 -1.228199 -2.387802 0.221326
wb_dma_ch_rf/always_5/if_1/block_1 -1.875661 -0.577583 -1.203770 0.418235 -0.242575 -0.244110 -0.145783 -1.847345 -0.846293 -0.686529 -0.052016 -2.380504 0.925553 -1.508924 0.092050 0.052912 -0.224940 -0.405284 -2.053961 0.089071
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.051003 1.693933 -0.872165 -4.247942 -0.272434 -0.059261 -0.521701 1.347245 -0.087665 -0.806752 -0.498083 3.664004 -1.118170 1.406294 -0.723075 -1.225104 1.254248 0.843872 1.560851 -1.909233
wb_dma_ch_arb/assign_1_gnt -0.898776 -0.068376 -1.924276 -3.109556 -1.888945 -0.471757 4.762868 1.385242 0.252537 -1.871202 -0.412305 1.753706 4.478984 -2.778990 -2.029713 -1.919380 3.648764 3.740612 -0.930565 -1.661906
wb_dma_rf/input_dma_err 3.155373 1.747770 -0.883030 -4.247247 -0.254764 0.040151 -0.526304 1.251296 -0.131753 -0.801667 -0.507930 3.558275 -1.076164 1.409344 -0.778764 -1.086351 1.288461 0.817804 1.658574 -1.945473
wb_dma/wire_wb0_addr_o -0.379657 0.564447 0.174128 1.388183 -0.948888 -1.476232 0.308903 0.710173 -0.994671 -1.825691 1.641763 -0.327747 1.131508 0.455336 -0.080282 -0.826968 0.594977 -0.903878 -0.480827 0.860752
wb_dma_de/assign_73_dma_busy/expr_1 0.112149 2.228540 0.177288 -0.258998 2.837251 -1.107321 0.658025 1.128668 2.602658 0.899088 -2.099267 -2.380522 -0.600653 -3.206939 -2.326929 0.860237 -2.893270 -3.006728 -2.694056 -1.796154
wb_dma/input_dma_nd_i 4.539062 1.313366 -0.525389 -0.610373 1.841154 2.881422 0.679557 3.586874 -2.513299 0.085858 -2.348882 1.893082 0.180108 -0.217857 -0.570740 -0.612674 3.479834 -0.029985 0.655415 -3.427546
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.992662 0.355928 0.779375 -0.402212 -1.393690 -1.356844 -1.557120 -0.380206 1.349819 0.756879 -0.558591 -2.314899 -1.879043 2.282426 -0.509601 1.925768 -2.594525 -1.734109 -1.081535 1.343800
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.027591 0.362848 0.741029 -0.167318 -1.251282 -1.261830 -1.582698 -0.361205 1.271272 0.819822 -0.658264 -2.375569 -1.793182 2.001391 -0.434105 1.867908 -2.597091 -1.841828 -1.162869 1.344154
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.278578 -0.152584 -0.463998 0.514730 0.697601 -1.461108 -0.525662 0.255757 0.778137 -0.534932 0.919358 2.009604 -1.445015 -1.823461 1.201555 -1.428047 -2.073668 0.328822 -0.456841 0.316849
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.069209 1.722909 -0.991312 -4.300776 -0.263939 -0.026576 -0.540473 1.318897 -0.144533 -0.812765 -0.562972 3.714745 -1.094403 1.207578 -0.731634 -1.184667 1.333225 0.905390 1.514416 -2.028975
wb_dma_ch_sel/assign_3_pri0 4.743832 1.388120 -0.419537 -0.640446 1.868756 2.868601 0.614310 3.671686 -2.529703 -0.032556 -2.315517 1.959407 0.085276 0.081184 -0.552535 -0.642164 3.460523 -0.042698 0.790408 -3.304949
wb_dma_de/always_23/block_1/stmt_8 -0.224944 0.569851 0.183751 1.343729 -0.930667 -1.439086 0.280234 0.865692 -1.032075 -1.852896 1.602754 -0.308051 1.080886 0.605049 -0.107414 -0.862547 0.681438 -0.897090 -0.390422 0.842192
wb_dma_ch_arb/always_2/block_1/stmt_1 -0.995982 -0.144665 -1.932709 -2.988596 -1.882398 -0.564671 4.541378 1.285907 0.231689 -1.735370 -0.531908 1.644927 4.653220 -3.092083 -1.875601 -2.035425 3.578271 3.566350 -1.084297 -1.343964
wb_dma_de/always_23/block_1/stmt_1 -2.136897 1.019731 -1.454820 0.068993 0.881072 -4.301183 -0.178922 0.425865 -0.298567 4.239340 -2.949998 1.461574 3.099131 -0.724215 -1.864497 -0.333132 -1.034893 -1.449789 -0.578669 0.747130
wb_dma_de/always_23/block_1/stmt_2 4.082738 1.643589 -0.793542 0.180396 2.487653 2.690717 -1.617822 0.414542 -2.341623 0.947697 -2.871792 -0.425199 1.572539 -1.535399 -0.063497 0.075953 1.185998 -1.507742 0.889555 0.895612
wb_dma_de/always_23/block_1/stmt_4 2.894709 2.384953 -0.771321 -2.673292 0.726971 -0.197770 -1.181654 -1.635599 -0.487901 1.179297 -3.650583 -1.321560 1.769552 -0.109965 -1.702663 1.599618 -0.504740 -1.645683 0.420858 1.425381
wb_dma_de/always_23/block_1/stmt_5 5.170199 0.023958 -0.424262 -2.588988 2.202563 3.032678 0.092550 0.718093 -2.070228 0.669239 -1.321270 3.229156 1.594936 1.006270 -0.199472 -2.530972 2.570404 0.906633 2.677604 -0.232632
wb_dma_de/always_23/block_1/stmt_6 3.553000 1.196516 0.710631 -0.538455 1.114792 0.649391 -0.285686 3.788762 -1.585194 -0.792886 -0.394651 1.518297 -0.715407 3.820928 0.065903 -2.130915 0.595803 -0.616824 1.607228 0.934429
wb_dma_rf/inst_u25 2.978280 1.633498 -0.922192 -4.081171 -0.159759 0.021329 -0.525814 1.274023 -0.133624 -0.767154 -0.547842 3.575295 -1.045609 1.025665 -0.693212 -1.090432 1.257627 0.853371 1.506663 -1.991296
wb_dma_wb_mast/input_mast_go -1.218013 -0.127051 -0.458537 0.454336 0.763103 -1.397367 -0.568267 0.238543 0.840778 -0.587840 0.954237 2.087332 -1.463453 -1.873282 1.192250 -1.415072 -2.037970 0.392324 -0.413215 0.254524
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.231858 0.572435 1.098759 1.402532 1.155462 -0.209909 -1.537201 2.558574 -0.341520 0.581004 -1.545637 -0.928745 -1.896245 1.108380 0.684471 -0.295325 -2.162092 -2.676504 -0.927130 1.671637
wb_dma_ch_sel/assign_125_de_start/expr_1 1.458145 3.480304 -0.025466 1.513884 -1.362051 -4.091094 -3.183131 1.420966 1.351488 -1.439095 -0.859374 1.109893 1.406247 -2.031017 1.622548 2.084391 0.677322 -1.910664 1.104525 3.600401
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.940016 2.857469 -0.606050 -0.290045 0.805189 -4.287904 0.225521 0.353684 1.595356 0.794608 -1.638085 -0.626460 0.489426 -3.349430 -1.910848 -0.235794 -3.288267 -2.156309 -1.683775 0.413728
wb_dma_ch_sel/assign_151_req_p0 3.189408 2.148537 0.277209 -1.864031 -1.475127 -0.599433 -1.168386 1.914151 -1.336623 -0.796919 -0.982099 -0.318149 0.213978 2.496367 -1.441510 0.251308 1.665776 -2.634441 -0.083401 -0.188178
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.943473 2.140656 -1.735280 -2.276697 1.209217 1.055484 -0.666549 -0.491625 -1.199220 -1.176727 -0.178046 2.327256 0.905603 0.237174 -0.338794 -0.934681 0.952622 1.622680 2.462282 0.125785
wb_dma_wb_mast/reg_mast_dout 1.140690 -0.499932 -0.669052 -2.420992 1.064613 1.407629 1.052652 -6.780630 -0.017815 1.497636 0.145454 0.563852 2.885583 1.254272 -1.978840 0.651641 -2.035843 2.595196 2.985402 2.100883
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -4.409126 -1.427870 -1.855080 -5.600903 -3.366377 -0.789796 -0.914818 0.134017 -0.695230 1.785789 -2.629158 -1.859640 -1.251758 1.760762 -0.736871 -0.876173 -0.243622 0.246291 -3.644314 -0.999737
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.389678 -0.203233 -0.493492 0.592763 0.737243 -1.476319 -0.540577 0.137407 0.806124 -0.546229 0.942379 1.973155 -1.462235 -1.959549 1.208504 -1.397801 -2.173279 0.335508 -0.499352 0.357903
wb_dma_ch_sel/assign_100_valid -1.392693 0.079376 -1.826474 -2.185503 -4.282407 -1.312752 -1.913873 2.752465 -1.822595 0.880062 -1.993897 -2.803050 2.619362 1.226928 -0.439423 0.816289 5.876122 -2.117614 -2.746964 -1.101960
wb_dma_ch_sel/assign_131_req_p0 0.073023 0.686966 0.342906 -0.959276 -1.478571 0.716885 1.950708 3.030382 -1.389663 -1.898086 0.489918 -1.781261 1.144596 -0.033734 -1.733072 -1.999690 2.888683 -1.297627 -1.384879 -1.334571
wb_dma_ch_sel/assign_135_req_p0/expr_1 3.268706 2.088101 0.313309 -1.862017 -1.411895 -0.472489 -1.205754 1.839327 -1.287637 -0.719091 -0.951410 -0.214411 0.218103 2.333645 -1.460719 0.242916 1.707091 -2.630918 -0.057420 -0.315672
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.988673 1.334196 -0.992279 -2.696259 -0.934942 0.133646 0.019003 3.114198 -1.941850 -0.305962 -1.968084 0.633326 -0.223267 3.467638 -1.010876 -0.526674 1.775369 0.329282 -0.044163 -1.135581
wb_dma_ch_rf/input_dma_done_all 3.873549 1.647883 -0.850610 0.336493 2.467105 2.576238 -1.710571 0.333585 -2.355814 0.997050 -2.947376 -0.603931 1.638199 -1.734267 0.030326 0.103437 1.054139 -1.626059 0.731977 1.033777
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.597570 -0.215971 -1.683469 -1.342540 3.426134 3.098542 1.122728 -2.824357 -3.340060 1.886501 -2.526558 2.358929 3.585102 -0.979144 -0.963629 -1.850067 0.137588 1.919261 2.194358 0.945351
wb_dma_pri_enc_sub/wire_pri_out 1.366178 0.454076 -0.003168 -1.760121 0.684931 -0.057086 -0.631506 -1.695746 1.749797 -0.516017 1.325845 3.144643 -0.808150 -2.112091 0.254615 -0.627946 -0.307470 0.563106 1.671937 -0.932249
wb_dma_ch_rf/input_wb_rf_din -3.332059 -1.352973 -0.472687 -1.511137 -3.032817 -1.704236 -2.747822 -0.889965 -4.738897 1.322029 0.690636 -4.283373 3.946961 4.084651 -0.303310 -5.182821 1.215914 -3.945438 0.017176 7.393326
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.773087 1.505662 -1.302454 0.677132 3.079724 1.277345 -2.218754 0.563015 -1.574023 0.484969 -2.059822 1.349352 0.286860 -3.332394 1.066615 -1.230538 -0.769968 -1.262062 0.350784 1.240367
wb_dma_ch_sel/assign_157_req_p0/expr_1 3.326969 2.237605 0.273617 -1.934271 -1.499474 -0.572597 -1.208060 1.918718 -1.360047 -0.837583 -0.913023 -0.267833 0.244316 2.653074 -1.520286 0.212672 1.698493 -2.639996 0.001637 -0.176335
wb_dma_ch_sel/assign_139_req_p0 3.217516 2.121941 0.258788 -1.892109 -1.450431 -0.554262 -1.144898 1.850474 -1.342423 -0.772202 -0.978348 -0.283905 0.279700 2.430127 -1.491280 0.242195 1.646725 -2.587206 -0.067811 -0.239807
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.313420 -0.188669 -0.461440 0.569743 0.768360 -1.449753 -0.519722 0.135315 0.815918 -0.561989 0.942371 1.993865 -1.431687 -1.912987 1.194772 -1.419095 -2.122407 0.386335 -0.431560 0.309073
wb_dma_ch_sel/always_38/case_1 1.488999 3.597963 -0.007603 1.575462 -1.400856 -4.184343 -3.411931 1.530169 1.168000 -1.266421 -0.933574 1.103612 1.471171 -1.987376 1.606327 1.907758 0.614191 -2.230289 1.134290 3.859403
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -5.025650 1.543864 -2.988100 0.638933 -2.510021 -2.910220 -0.214784 1.023547 -1.480293 3.521643 -0.868624 1.384073 3.321717 -1.737884 -2.255599 0.620231 1.508775 0.120435 -0.853601 -1.127727
wb_dma/constraint_wb0_cyc_o -1.260642 -0.147565 -0.458936 0.533065 0.714333 -1.350763 -0.508352 0.165865 0.767108 -0.557474 0.904419 1.955466 -1.369550 -1.828542 1.185307 -1.355382 -1.979035 0.353713 -0.419735 0.314821
wb_dma/input_wb0_addr_i -5.159299 0.193836 -1.385527 -1.358285 -0.390612 -4.607103 -0.807177 0.047004 -1.372197 -0.877270 -1.656165 -1.059964 1.767587 -1.850801 1.842671 -4.019171 -2.741767 -2.213741 -3.372942 5.170163
wb_dma_de/input_mast1_drdy -0.420442 0.117523 -1.709363 -2.347583 0.040179 -1.414707 -0.797387 0.439850 -0.141213 -0.152216 -1.045684 3.095536 -0.348458 -2.822751 0.885247 -2.105974 -0.287025 0.489350 -0.808488 -0.478085
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.699645 -0.207864 0.619284 1.645222 0.492170 -0.497261 -1.557636 0.277343 0.424481 1.229317 -1.262071 -1.685431 -1.264467 -1.003923 0.576533 0.828703 -2.259535 -2.340327 -1.705128 1.259097
wb_dma_wb_if/input_wb_ack_i -1.131460 3.620919 -4.093170 0.565334 2.482105 -2.127229 -0.988216 -4.710526 -4.431374 -1.611244 0.056229 0.024936 3.122609 -1.807796 -1.320409 -0.113111 -1.545025 -0.720272 -0.362353 0.168035
wb_dma_ch_sel/wire_pri_out 1.402881 0.455167 0.028980 -1.763574 0.682869 0.008881 -0.569229 -1.760973 1.797542 -0.511335 1.346681 3.091571 -0.753248 -2.156971 0.224328 -0.575067 -0.259123 0.543460 1.720820 -0.978730
wb_dma_ch_rf/assign_3_ch_am0 -0.003255 -1.253409 -1.285072 0.196486 0.501873 1.472645 -1.215906 -0.087814 -1.547126 2.492757 0.020864 1.933342 -0.651021 2.772102 -0.415880 -0.596105 -1.773298 0.859107 -0.189545 -0.265323
wb_dma_rf/input_ch_sel -1.007628 2.201041 -0.659247 -2.647641 1.965983 -1.975146 1.101413 -4.063473 2.857771 1.823716 -2.367395 -3.001292 1.079346 -1.702372 -3.983535 2.088479 -5.301381 -1.445354 -1.554633 0.300743
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.935129 -0.256735 -1.964744 -4.223454 -1.485424 -1.688076 -1.636686 -0.272722 -0.264107 1.629932 -2.987119 -1.980856 -3.166840 0.545147 -0.173253 0.299583 -2.272989 -0.115778 -3.909092 -2.142301
wb_dma_de/always_23/block_1/case_1 -2.441087 0.891150 -1.377656 0.488605 0.966426 -4.156069 -0.068820 0.466008 -0.416217 4.163108 -2.951655 1.146894 2.846342 -0.963398 -1.731588 -0.206215 -1.072457 -1.427103 -0.878576 0.498841
wb_dma/wire_pause_req -1.905005 2.801167 -0.743858 -2.215261 0.874465 -4.469824 -0.354193 -0.641612 1.571218 2.120715 -2.916728 1.531236 -1.416539 -3.250168 -2.714993 -0.303387 -5.482311 -2.555308 -1.850027 -0.717928
wb_dma_wb_if/input_mast_go -1.209630 -0.168949 -0.464268 0.490754 0.657571 -1.351847 -0.541523 0.208198 0.761681 -0.552364 0.862794 1.908477 -1.345090 -1.739920 1.158941 -1.370398 -1.958645 0.314449 -0.450655 0.286837
wb_dma_ch_rf/input_de_csr 1.247901 0.271504 -0.778115 -1.058628 1.327489 1.571163 0.914379 -5.469071 -0.375717 1.318010 -0.718613 0.396690 2.817465 -2.232691 -1.645815 1.234037 -0.581782 1.239646 1.889342 0.161466
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414861 0.471851 0.058148 -1.600728 0.776950 0.046153 -0.570370 -1.732824 1.823689 -0.514227 1.420218 3.158545 -0.863072 -2.206885 0.272657 -0.582550 -0.333344 0.554367 1.699890 -1.055067
wb_dma_de/input_mast0_din 1.175044 -0.513696 -0.653464 -2.408030 0.959050 1.549903 1.015162 -6.687229 -0.065216 1.385460 0.245513 0.471048 2.886945 1.467138 -1.911187 0.622464 -1.836515 2.613640 3.060618 2.129123
wb_dma_pri_enc_sub/always_3 1.496943 0.475204 0.064614 -1.755447 0.694655 0.015467 -0.612413 -1.720985 1.835211 -0.526862 1.393682 3.199724 -0.868763 -2.143455 0.268213 -0.582205 -0.255640 0.568917 1.776430 -0.995308
wb_dma_pri_enc_sub/always_1 1.403189 0.462391 0.052726 -1.803525 0.672021 -0.056467 -0.596456 -1.761347 1.846483 -0.551048 1.480999 3.221549 -0.887525 -2.078264 0.266112 -0.626869 -0.326898 0.581065 1.774730 -0.949571
wb_dma_ch_sel/reg_adr0 -3.964654 -0.068171 -0.310086 -7.268163 -4.734746 -1.603863 0.746417 -0.862046 1.086717 -0.955010 -0.788185 -3.871722 0.181632 0.993554 -2.091223 -1.074332 2.133979 -0.341813 -2.213767 -0.647392
wb_dma_ch_sel/reg_adr1 -1.540810 -0.389505 1.106965 2.770673 -0.530475 -1.542780 1.739498 0.857934 -0.301962 -1.231300 2.715771 -0.658527 2.047969 -1.390877 -0.383781 -1.266355 2.240943 -1.532304 -0.665691 -0.515283
wb_dma_ch_sel/assign_1_pri0 4.826258 1.401627 -0.483079 -0.670544 1.859629 2.969108 0.677914 3.755629 -2.612001 0.013049 -2.377638 1.952518 0.147176 -0.013953 -0.595372 -0.687844 3.606367 -0.070295 0.758041 -3.395615
wb_dma_ch_pri_enc/wire_pri26_out 1.110539 0.388125 -0.046842 -1.714694 0.658501 -0.201622 -0.622668 -1.812794 1.778727 -0.500194 1.332423 3.052272 -0.772293 -2.244128 0.291191 -0.665447 -0.447629 0.511488 1.556660 -0.838870
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.960384 1.356014 -0.935914 -2.679183 -0.937296 0.133045 -0.000636 2.990414 -1.886618 -0.338576 -1.892195 0.640510 -0.291352 3.534556 -1.030793 -0.534562 1.718486 0.308592 0.029684 -1.041775
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 3.051585 1.052034 -0.418601 -1.102272 1.876131 0.440281 -2.060601 2.321532 -0.448275 0.793286 -2.316280 2.793496 -1.689849 -2.480159 0.796408 -1.429533 -0.336165 -1.953889 -0.415646 -0.968567
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.838198 -1.587609 0.709931 -5.483364 -1.541556 0.230199 -1.184912 2.800360 -2.808735 1.921874 -0.669147 1.833323 1.674204 10.121448 -1.083047 -6.456514 -0.963130 -0.732707 2.390630 7.390415
wb_dma/wire_ptr_set 2.881056 0.664746 0.533268 -2.412505 -0.030573 1.486778 -0.078513 -2.049364 1.078187 0.029411 0.565318 1.295392 0.608479 -0.260197 -0.965736 0.824484 1.831247 0.266988 2.329643 -1.329445
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.465563 0.460335 0.078335 -1.746658 0.651782 0.000561 -0.604223 -1.701457 1.810979 -0.578647 1.445580 3.193816 -0.851638 -2.017082 0.257658 -0.617515 -0.240336 0.575036 1.738350 -0.964221
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.919845 1.563672 -1.277428 0.669442 3.134798 1.387422 -2.127599 0.544313 -1.638174 0.374906 -2.025796 1.374843 0.396040 -3.244188 1.015294 -1.159302 -0.558700 -1.136856 0.506153 1.135347
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.844906 1.320219 -0.944110 -2.718135 -0.940953 0.100245 0.080187 2.983292 -1.848334 -0.311484 -1.920189 0.611885 -0.296068 3.429619 -1.037921 -0.467574 1.683015 0.371527 -0.056173 -1.163522
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.464835 0.834897 -1.030056 -0.841812 0.877607 0.981579 0.016830 3.971915 -2.839947 0.088838 -2.515472 1.368164 0.244956 0.709288 0.016642 -1.772263 2.086229 -0.275114 -0.434961 -1.131505
wb_dma_de/reg_ptr_set 3.800714 1.973610 0.447175 -1.691409 -1.125238 -0.518870 -2.811711 -1.763199 4.205931 -0.427715 -1.570834 -2.350672 1.963462 0.079864 0.666423 5.258551 1.644148 -0.738489 1.629521 3.046742
wb_dma/wire_dma_nd 4.709730 1.354098 -0.516595 -0.658967 1.808364 2.953544 0.659804 3.700866 -2.589143 0.022734 -2.362740 1.955685 0.133049 -0.098670 -0.539163 -0.639791 3.561468 -0.009443 0.702534 -3.432753
wb_dma_rf/assign_3_csr -1.770588 1.193558 0.527143 1.724706 -0.878635 -1.989673 -1.118451 -0.752487 -0.335424 0.991263 -0.015016 0.994728 -0.142922 -1.230288 0.089707 0.476217 -1.117397 -1.036859 1.109966 1.311851
wb_dma_rf/assign_4_dma_abort 3.179197 1.784038 -0.876081 -4.400411 -0.227848 -0.050511 -0.600828 1.246498 -0.008317 -0.843473 -0.412477 3.819761 -1.175178 1.358583 -0.702669 -1.214984 1.228068 0.893441 1.735593 -1.906456
wb_dma_ch_sel/assign_123_valid 3.695098 1.625933 0.189057 -3.200694 -0.478831 0.968039 -1.489082 1.244936 -0.347609 0.919498 -2.520684 0.088175 -0.936915 2.051936 -1.304156 1.043673 1.096570 -1.747245 0.444968 -1.120406
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.877493 0.144407 -1.630863 -0.448231 1.378060 1.899383 1.855004 5.546547 -3.139097 0.049363 -2.907823 1.699460 1.289171 1.105041 0.140028 -3.114724 1.745067 2.042992 -0.110272 0.180578
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.699264 -0.193595 0.625376 1.606623 0.484053 -0.516322 -1.560796 0.242436 0.500075 1.221120 -1.178560 -1.698100 -1.241689 -0.930499 0.588382 0.782552 -2.253052 -2.325793 -1.626759 1.217770
wb_dma_rf/wire_ch4_csr -2.595006 -1.002560 -2.762450 0.204221 -2.450859 -0.169628 -1.354317 -1.286703 -3.168514 0.957336 -2.239195 -1.831288 2.159914 -2.447101 0.110207 0.239849 -0.028567 -0.914685 -3.770242 1.429659
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.199653 0.326914 0.692717 -0.351796 -1.432370 -1.420663 -1.520542 -0.431549 1.290044 0.754736 -0.567735 -2.379520 -1.817052 2.223235 -0.478667 1.855718 -2.608293 -1.710245 -1.172850 1.346038
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -4.413573 -1.423625 -1.698926 -5.584469 -3.341252 -0.895110 -0.927711 0.280423 -0.669149 1.823758 -2.757989 -1.911111 -1.342305 1.809781 -0.593350 -0.884301 -0.207000 0.141211 -3.596430 -0.889141
wb_dma_ch_pri_enc/wire_pri0_out 1.197282 0.437712 -0.027247 -1.740773 0.648791 -0.180980 -0.616102 -1.752444 1.787389 -0.513370 1.371393 3.118923 -0.814198 -2.240444 0.299022 -0.654652 -0.428144 0.527510 1.601843 -0.852184
wb_dma_ch_rf/assign_10_ch_enable -5.118858 1.652493 -3.082971 0.616512 -2.458452 -2.895052 -0.244149 1.178530 -1.443806 3.425797 -0.879968 1.321466 3.088913 -1.699572 -2.326520 0.711948 1.321680 0.212909 -1.017200 -1.326358
wb_dma_wb_slv/reg_slv_we -2.326093 -2.692080 -3.680182 -3.020957 1.091671 -2.831479 0.377461 -1.457616 -0.257935 -2.091932 -1.267538 -4.109013 3.529040 -1.637090 1.284863 -2.635493 0.447797 0.700145 -5.238786 0.882873
wb_dma_de/input_txsz 2.173907 1.700495 -0.107220 1.349778 3.278838 -0.199048 -1.559878 1.053998 0.456583 -0.044572 -0.846995 0.197108 1.991009 -5.579690 1.174728 -1.517203 1.560818 -2.842796 0.464571 1.219116
wb_dma_wb_if/wire_mast_dout 1.133029 -0.584427 -0.680359 -2.406586 1.090059 1.447085 1.004883 -6.689990 -0.045456 1.461062 0.194235 0.578987 2.812231 1.444766 -1.882194 0.519257 -2.031159 2.655663 2.994501 2.233441
wb_dma_ch_rf/wire_ch_enable -4.970239 1.742373 -3.059473 0.444154 -2.503137 -2.939427 -0.237972 0.980937 -1.384245 3.438293 -0.854080 1.462734 3.283581 -1.770636 -2.378704 0.668112 1.441547 0.170129 -0.912492 -1.311478
wb_dma_rf/wire_csr_we 1.824028 0.738253 0.052320 -4.721233 0.743675 -2.558593 -0.854186 -1.353677 1.248220 -0.246242 -3.034137 0.725328 -2.951014 -0.167403 -0.767293 -0.609489 -3.877949 -1.998237 -1.847009 -0.780258
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.161059 -0.145130 -0.439031 0.492355 0.722170 -1.317376 -0.539602 0.122900 0.810661 -0.571614 0.953937 1.996489 -1.380236 -1.790259 1.166962 -1.344010 -1.962250 0.378348 -0.387070 0.280108
wb_dma_ch_sel_checker/input_dma_busy 0.465350 0.063890 -0.008731 -2.495546 -1.009711 -0.553575 -0.647857 -1.854463 0.913694 0.075273 0.401957 0.637586 0.662109 0.387666 -0.367501 -0.192668 0.291998 0.040137 1.061407 0.867977
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.325478 -0.153525 -0.488105 0.517299 0.704928 -1.426456 -0.565545 0.251953 0.755298 -0.542615 0.850558 1.929172 -1.394670 -1.835949 1.186968 -1.376238 -2.033626 0.317229 -0.497833 0.312866
wb_dma_ch_rf/assign_9_ch_txsz 1.406934 1.500706 0.333962 2.362107 3.005159 -1.169516 -2.449560 0.476317 1.717569 -1.773810 0.864304 -2.024703 2.138258 -6.609004 2.015650 -1.980762 1.822645 -4.159995 -0.840859 1.920432
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.869659 0.807000 0.057042 -2.983298 -0.983617 1.604548 0.028379 -2.376864 0.490403 -1.584558 1.095902 -0.485003 -0.269124 -1.745940 -1.036731 0.252432 1.725605 -0.138300 0.439582 -2.303699
wb_dma_de/assign_65_done 3.046864 1.558629 -1.192984 0.725210 3.273692 1.393839 -2.210390 0.632494 -1.575027 0.371381 -1.965620 1.480458 0.175979 -3.279799 1.104183 -1.199043 -0.727781 -1.214542 0.562423 1.198132
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.099888 2.092969 -1.591184 -2.217324 -0.977342 -2.822731 -0.294312 0.205641 0.938835 -2.058236 -1.299016 2.420545 2.969602 -0.770895 0.266126 1.109793 1.783915 1.122731 0.620192 1.250435
wb_dma_de/always_2/if_1/if_1 -2.634922 -2.440692 -2.752293 -1.718083 -3.285938 0.535582 -0.938175 1.554749 0.688978 1.323416 -2.531022 -0.450810 0.296072 -0.820243 1.193841 1.880698 1.234776 2.130580 -4.723213 -1.478181
wb_dma_ch_sel/assign_154_req_p0/expr_1 3.096516 2.109240 0.299453 -1.705321 -1.438226 -0.593804 -1.171146 2.008308 -1.377546 -0.779059 -0.927777 -0.356139 0.145476 2.539127 -1.436891 0.262348 1.590529 -2.614945 -0.171030 -0.179821
wb_dma_ch_sel/assign_156_req_p0/expr_1 3.244956 2.088927 0.265231 -1.876845 -1.396264 -0.512801 -1.204986 1.895258 -1.314649 -0.758657 -1.035355 -0.189512 0.230672 2.338228 -1.425538 0.216962 1.644634 -2.594455 -0.124178 -0.253665
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.474312 0.499530 0.045926 -1.700949 0.718147 0.023410 -0.579806 -1.802686 1.846867 -0.547467 1.456685 3.218445 -0.881496 -2.154147 0.267323 -0.569296 -0.309367 0.580571 1.750982 -1.006964
wb_dma_ch_rf/always_9/stmt_1/expr_1 2.818326 1.686193 -0.884843 -4.329885 -0.404333 -0.218704 -0.540935 1.184441 -0.002540 -0.853193 -0.406518 3.607766 -1.152172 1.398966 -0.721278 -1.163013 1.129366 0.876484 1.513532 -1.846633
wb_dma_ch_sel/assign_112_valid 3.782455 1.692862 0.203016 -3.316411 -0.579781 0.867287 -1.609663 1.489932 -0.422714 0.909062 -2.644452 0.102006 -0.897613 2.418432 -1.324432 0.902429 1.058720 -1.823890 0.430150 -0.862552
wb_dma_de/always_23/block_1/case_1/block_8 2.858358 2.838427 -0.209610 -3.101613 -0.516628 -0.012330 -1.066825 -3.447667 1.769847 -1.681364 0.884387 -1.478224 2.749264 1.023582 -1.199574 2.011602 1.855379 0.300680 3.445063 2.160589
wb_dma_de/always_23/block_1/case_1/block_9 2.645666 2.840876 -0.287122 -3.183887 -0.594982 -0.093306 -1.096718 -3.486515 1.729867 -1.680706 0.774577 -1.616527 2.875308 1.050493 -1.227044 1.943250 1.776610 0.306578 3.328067 2.377440
wb_dma_ch_rf/assign_28_this_ptr_set 1.403280 -0.211021 0.163565 -3.017380 -0.077027 0.606571 1.083021 -4.129953 0.939704 1.638422 -0.762487 1.845935 0.762706 -1.179672 -2.053740 1.081825 -0.355109 0.646891 1.245030 -1.880894
wb_dma_ch_rf/always_22 -0.056281 -1.261133 -1.348865 0.170548 0.525680 1.483964 -1.221855 -0.069928 -1.595470 2.478296 0.058118 1.922788 -0.588117 2.757735 -0.415014 -0.670426 -1.782402 0.816755 -0.208970 -0.232091
wb_dma_de/always_23/block_1/case_1/block_1 -1.992358 -0.084741 -1.355945 0.897580 -0.731285 -2.977727 -1.159323 0.067296 -2.278322 4.658327 -2.876018 2.792368 3.319328 -0.474634 -0.336304 -0.223315 1.078982 -0.425517 0.879599 1.534856
wb_dma_de/always_23/block_1/case_1/block_2 -2.789809 2.849267 -0.560278 -0.338184 0.698061 -4.190771 0.256284 0.393486 1.479576 0.683528 -1.566218 -0.468387 0.558941 -3.142613 -1.875357 -0.314766 -3.092016 -2.038358 -1.475991 0.460949
wb_dma_de/always_23/block_1/case_1/block_3 0.481853 -2.647740 -0.601769 -0.009044 2.209631 0.568567 0.638553 3.951729 -1.050377 3.031107 -3.236268 3.238051 2.221180 -1.249084 2.031339 -3.585923 1.399699 1.205118 -0.477021 1.789343
wb_dma_de/always_23/block_1/case_1/block_4 0.704883 -2.980996 -0.805388 -1.212861 3.019017 1.746877 0.480789 3.426687 0.098446 4.317116 -4.532806 3.550518 1.244683 -1.769532 2.117960 -2.915787 0.654944 2.218185 -0.017597 1.208493
wb_dma_ch_rf/always_27 2.707874 1.910657 -1.032655 -0.852104 -0.650442 -2.996480 -1.714252 0.234606 1.305988 -0.811256 -2.478243 0.763288 1.984109 -1.545033 0.636810 2.097435 -0.057539 -1.019112 -0.743481 2.289404
wb_dma_de/always_23/block_1/case_1/block_7 0.567836 3.201406 -2.423657 -1.377973 -1.388379 -1.019130 -1.542743 -6.859414 -2.285133 -0.018767 0.495351 -2.280546 4.533592 0.271058 -3.199387 3.071684 1.502081 -0.877873 2.113377 0.541920
wb_dma/assign_4_dma_rest -1.113240 -0.803874 -0.324862 -0.710950 0.047188 -0.692026 1.135997 -2.285560 -0.129106 1.659364 -1.288512 0.702428 0.244914 -0.935622 -1.148921 0.397829 -2.040686 0.392557 -0.837205 -0.703979
wb_dma_ch_rf/always_23/if_1 -1.396847 -0.310291 1.168939 2.710709 -0.563961 -1.481816 1.683251 0.871300 -0.251938 -1.290244 2.799390 -0.663956 1.982751 -1.287762 -0.387009 -1.194932 2.325953 -1.528069 -0.550204 -0.592789
wb_dma_ch_sel/reg_ndr_r 4.644751 1.328793 -0.514775 -0.608776 1.827984 2.931446 0.668444 3.707081 -2.602082 0.034503 -2.411542 1.916355 0.134997 -0.081747 -0.556250 -0.637099 3.582479 -0.039916 0.669741 -3.419149
wb_dma_de/assign_66_dma_done/expr_1 3.252189 1.449713 -1.171611 -2.101598 0.279276 -1.499453 -1.878099 -0.156546 2.190802 0.697473 -3.895392 1.188536 1.002681 -1.729126 0.779138 2.751944 -0.430019 -0.006132 -0.130151 1.520754
wb_dma_ch_sel/reg_req_r 1.414141 1.915983 -0.562893 -3.525079 -0.436200 -0.680338 0.114089 -5.349296 1.526782 0.028014 -0.476465 -0.948183 2.937810 0.106473 -2.209907 2.248345 -0.306498 0.725110 2.333531 1.586072
wb_dma_ch_rf/reg_pointer_r -4.112778 -0.615092 -1.010745 1.332741 -1.398031 0.031315 -1.040280 -4.127395 -2.366220 1.046560 -1.361014 -2.813180 0.939506 -4.977185 0.068150 0.287346 -0.706993 -2.185779 -2.622725 0.436019
wb_dma_ch_sel/assign_105_valid 3.589564 1.599040 0.205776 -3.142047 -0.517157 0.879151 -1.588356 1.216273 -0.296347 0.972393 -2.532847 -0.003798 -0.959194 2.037862 -1.279791 1.085064 1.002676 -1.822623 0.363262 -0.977430
wb_dma_ch_pri_enc/wire_pri5_out 1.274438 0.416218 0.016044 -1.769189 0.665499 -0.108213 -0.613230 -1.741184 1.820266 -0.488926 1.360371 3.195818 -0.808606 -2.172721 0.262125 -0.697868 -0.372713 0.545465 1.684278 -0.880889
wb_dma_ch_sel/always_39/case_1 4.789829 1.381317 -0.461482 -0.701959 1.817278 2.874800 0.631597 3.756823 -2.560095 0.008628 -2.379200 1.967036 0.090939 0.068811 -0.572762 -0.648735 3.488831 -0.041019 0.758399 -3.304714
wb_dma_ch_sel/always_6 2.751727 2.804342 -0.257701 -2.982728 -0.445508 0.012236 -1.076221 -3.545755 1.807395 -1.716032 0.923969 -1.646242 2.932443 0.896704 -1.116022 1.971627 1.846626 0.349175 3.458614 2.447216
wb_dma_ch_sel/always_7 2.477501 1.128954 -0.426985 -0.415847 1.320951 2.298847 -0.167329 -3.411074 -0.218444 -0.313834 0.587213 -0.191493 2.571263 -1.326504 -0.586215 0.967949 1.445039 0.889644 2.819321 0.742185
wb_dma_ch_sel/always_4 3.813144 2.808940 -0.743115 -0.462928 -0.740047 -2.515144 -2.922741 2.125647 1.602350 -2.340338 -1.336599 0.236623 1.731834 -0.816501 1.714667 1.816317 1.768995 -1.444320 0.077006 2.975269
wb_dma_ch_sel/always_5 1.959545 3.028402 -0.233917 0.391016 -0.466575 -2.522872 -3.637772 0.745859 2.046365 0.179987 -2.397965 1.236073 0.540425 -2.397596 1.800915 2.861193 0.201049 -1.137287 1.571515 3.109611
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -2.479903 -0.234092 -1.203066 -2.907234 -0.131465 -2.661963 1.075375 2.617406 2.554899 1.415376 -3.311498 -1.432886 1.175038 -2.083095 -0.953735 -0.802551 -1.266493 -0.831788 -4.322258 0.180414
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.153202 1.128101 -1.354159 -0.995705 -1.235025 -0.335299 2.042527 5.299826 -3.214734 -2.034374 -0.774691 0.688801 1.870923 4.197837 -0.985255 -2.740771 1.923293 1.577112 -0.174632 1.143170
wb_dma_ch_sel/always_1 1.333387 1.856943 -0.604692 -3.402122 -0.367200 -0.713316 0.102422 -5.158720 1.510641 -0.056913 -0.455876 -1.023609 3.034741 -0.044997 -2.089817 2.104616 -0.172986 0.653034 2.288590 1.671461
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.704451 0.624251 0.517208 -2.425289 -0.094484 1.356716 -0.106142 -2.050066 1.083303 0.023754 0.559415 1.239916 0.605366 -0.266180 -0.981437 0.776432 1.778090 0.261418 2.259902 -1.232480
wb_dma_ch_sel/always_8 1.292682 -0.311884 0.117100 -2.975211 -0.049022 0.572285 1.164083 -4.280340 0.933361 1.698210 -0.765736 1.854062 0.794502 -1.289912 -2.058422 1.107099 -0.408680 0.689384 1.228697 -1.947698
wb_dma_ch_sel/always_9 2.786758 0.657754 0.525857 -2.348836 0.005950 1.447641 -0.069591 -2.009263 1.068682 -0.003935 0.540639 1.297016 0.559966 -0.283967 -0.936858 0.799823 1.775453 0.250013 2.260609 -1.321033
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.327775 0.444821 0.026944 -1.843626 0.606832 -0.077852 -0.610129 -1.887916 1.814997 -0.503374 1.404816 3.138668 -0.783723 -2.172783 0.208462 -0.595322 -0.298390 0.582664 1.733901 -0.892344
wb_dma_de/assign_67_dma_done_all 3.957400 1.658902 -0.796278 0.200915 2.434093 2.546932 -1.694024 0.445151 -2.331291 1.021300 -2.998802 -0.561090 1.562269 -1.621886 -0.066219 0.124864 1.158203 -1.659507 0.695721 0.879689
wb_dma_ch_rf/wire_ch_txsz 1.620697 1.599540 0.371558 2.389706 3.124622 -0.867246 -2.218309 0.723244 1.706888 -1.840921 0.867824 -1.871642 2.047524 -6.433217 1.957698 -1.901804 2.032635 -3.952220 -0.695997 1.594421
wb_dma_ch_sel/assign_99_valid -1.469403 -0.111850 -1.841632 -2.182316 -3.992186 -1.126679 -1.998824 2.428046 -1.926147 1.187049 -2.114776 -2.630272 2.500574 1.037452 -0.362284 0.670420 5.531755 -2.134318 -2.730588 -1.008730
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.587354 -0.426718 1.090299 2.631549 -0.499448 -1.479477 1.663608 0.680916 -0.158312 -1.075383 2.657243 -0.668665 1.925645 -1.525587 -0.380060 -1.137400 2.125839 -1.489817 -0.673315 -0.617690
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -3.444568 -1.567336 -3.723017 -2.459594 0.193008 -1.948452 0.911750 1.415394 -1.555467 2.807788 -2.606237 -1.749650 4.607079 -0.174972 -1.302251 -1.872872 0.817972 0.723781 -2.943338 1.110575
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.964041 1.805187 0.995555 -1.226025 -1.405304 -4.037400 -2.614404 2.247915 0.418374 -2.146393 1.927766 1.363449 -2.027446 4.453410 0.340984 -2.585443 -3.122091 -2.819778 0.416686 4.220910
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.351104 -0.117398 1.014485 -1.457967 -0.737758 1.472055 1.437175 -2.072314 1.145912 -1.072187 2.206073 -0.990128 0.697306 -3.493380 -1.337639 -0.130495 3.449777 -0.830512 0.147112 -3.634743
wb_dma/wire_ch2_txsz 2.593798 1.160506 -0.401722 -0.567373 1.290067 2.300881 -0.226805 -3.579799 -0.148988 -0.314395 0.642170 -0.142689 2.579043 -1.236056 -0.617436 0.970776 1.453659 0.899354 2.971757 0.862224
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.647889 -2.939491 -0.850455 -1.100699 2.991284 1.638171 0.447016 3.515676 -0.033576 4.219441 -4.610827 3.493052 1.299639 -1.936331 2.282619 -2.945552 0.745278 2.180135 -0.123259 1.340618
wb_dma_de/always_23/block_1 -2.302464 0.809093 -1.308951 -0.072897 0.912708 -4.202601 -0.057743 0.476787 -0.198756 4.296384 -2.855123 1.303707 2.831017 -0.730228 -1.907217 -0.488918 -1.140726 -1.513123 -0.804168 0.454750
wb_dma_ch_rf/always_22/if_1 -0.042537 -1.230221 -1.245922 0.180007 0.490711 1.419566 -1.165740 -0.095510 -1.520676 2.410972 0.010837 1.854510 -0.623793 2.715375 -0.377762 -0.628029 -1.697570 0.816446 -0.176472 -0.215504
wb_dma_de/wire_mast1_dout 0.432823 -0.738766 -0.917875 2.158215 2.846339 1.855654 -0.037531 -2.664930 -1.703388 0.281093 0.610431 -0.460074 2.911463 -0.351972 0.948595 -1.413573 -1.222155 1.652990 1.813511 3.997644
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.018481 -0.599651 -1.369938 0.250403 -0.295964 -0.328656 -0.142318 -1.842981 -0.874034 -0.762636 -0.187532 -2.604364 1.123624 -1.578899 0.083326 -0.018684 -0.156329 -0.417267 -2.252785 0.155091
wb_dma_de/always_8/stmt_1 2.942568 0.995222 -0.329175 -0.927167 1.900551 0.471052 -2.005288 2.186174 -0.404571 0.830484 -2.214565 2.706933 -1.763075 -2.526253 0.793910 -1.349062 -0.461417 -1.938660 -0.375694 -0.979826
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.986271 -0.497970 -1.252126 0.482143 -0.257705 -0.312745 -0.222637 -1.824012 -0.962967 -0.631530 -0.154161 -2.428794 0.959708 -1.557445 0.082929 0.040305 -0.329681 -0.472087 -2.160498 0.130455
wb_dma_ch_rf/wire_ch_done_we 2.282175 1.967224 -1.239320 -0.869651 1.527853 0.452412 -2.220746 0.121374 -0.855232 0.043476 -1.547453 0.663869 -0.369788 -0.596349 0.178279 -0.191169 -1.185767 -0.726048 0.697917 1.306063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.913883 1.293133 -0.888635 -2.672855 -0.917582 0.130880 0.058516 3.031692 -1.831057 -0.277344 -1.859018 0.647363 -0.274817 3.417278 -1.004973 -0.527946 1.680732 0.315995 0.037060 -1.100321
wb_dma_wb_slv/wire_wb_ack_o -2.364782 2.286752 -2.098984 1.248796 1.389629 -1.798573 -0.038970 -1.234843 -2.052378 -1.796363 -0.734045 -1.319373 1.088238 -2.414609 -0.063093 0.428761 -1.585505 -1.122275 -2.419868 -0.071587
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.534842 -0.063388 0.930814 -1.382898 -0.653161 1.386874 1.445471 -1.976610 1.147704 -1.102422 2.192319 -1.050474 0.687606 -3.694429 -1.312685 -0.206363 3.393320 -0.870391 0.014930 -3.703421
wb_dma_de/reg_ld_desc_sel -0.333893 0.280898 0.517012 -1.276343 2.749241 -0.149051 -0.643605 4.076172 -0.969204 4.795083 -5.514851 0.547044 -3.534755 -0.236115 -0.622120 -0.048897 -0.375765 -2.822591 -2.279021 -4.806246
wb_dma_wb_mast/assign_2_mast_pt_out -2.346263 2.167206 -1.974860 1.260959 1.377493 -1.719919 -0.070685 -1.209443 -1.924668 -1.714930 -0.868379 -1.449829 1.045265 -2.640975 -0.057352 0.419134 -1.529175 -1.229510 -2.481358 -0.075477
wb_dma_de/assign_83_wr_ack 2.537233 1.436148 -1.352659 0.799751 3.125926 1.172694 -2.148736 0.480902 -1.607013 0.425279 -1.967875 1.360120 0.361183 -3.522554 1.132442 -1.294580 -0.856983 -1.160213 0.301435 1.311356
wb_dma/wire_dma_done_all 3.864896 1.643157 -0.861630 0.226068 2.447998 2.492066 -1.711636 0.201432 -2.304891 0.947579 -2.876228 -0.619646 1.712906 -1.707717 -0.021784 0.074650 1.032321 -1.613221 0.800000 1.107554
assert_wb_dma_rf/input_ch0_am1 -0.670520 -0.018490 -0.830891 -0.001186 -0.360288 -1.018498 0.050505 -0.817531 0.008946 -1.895782 -0.735717 -0.729923 0.001144 -2.123950 1.170954 0.508130 -0.859230 0.478692 -1.939767 0.355836
wb_dma_ch_arb/reg_state -1.006955 -0.070832 -1.910046 -2.827146 -1.755225 -0.538259 4.652717 1.422659 0.249542 -1.846085 -0.428403 1.682120 4.576457 -2.974899 -1.901009 -1.912766 3.649241 3.690197 -0.940324 -1.485804
wb_dma_ch_sel/input_ch0_csr -0.940044 -0.738923 -0.526597 0.152509 -2.357037 -1.621243 -1.110833 -0.065834 -1.503908 1.881151 -4.191227 1.532563 1.009354 -1.683309 1.402422 0.222189 -3.082492 -0.269505 -1.443873 5.234589
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.717207 2.902884 -0.241510 -3.029548 -0.474542 -0.073328 -1.107060 -3.490808 1.743443 -1.733240 0.840451 -1.686352 2.890131 0.962312 -1.136300 1.988327 1.781612 0.247978 3.398607 2.428193
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.184446 -2.683720 -0.718993 -0.116613 2.126971 0.501020 0.748159 4.017540 -0.921954 2.975317 -3.345728 3.190880 2.141118 -1.539395 2.053275 -3.616793 1.276064 1.378188 -0.735711 1.719015
wb_dma_ch_sel/assign_153_req_p0/expr_1 3.339314 2.145629 0.285859 -1.923317 -1.440334 -0.461644 -1.156289 1.898588 -1.286516 -0.815708 -0.954955 -0.207020 0.213831 2.553553 -1.468673 0.243885 1.680570 -2.529278 0.025545 -0.247319
wb_dma_wb_mast -1.663736 3.425566 -4.620492 1.452593 1.898331 -2.394592 0.505573 -2.826983 -5.368686 -2.793619 0.272526 -0.016122 4.815309 -1.495821 -1.304647 -1.571085 -1.257308 0.322674 -0.869907 1.763793
wb_dma_ch_sel/assign_124_valid 3.603487 1.662316 0.074714 -3.324116 -0.645869 0.896401 -1.533854 1.255963 -0.442657 0.904782 -2.641226 0.025958 -0.805307 2.135656 -1.407040 1.054590 1.158153 -1.697865 0.365663 -1.106535
wb_dma_de/always_18/stmt_1 -0.783281 2.234596 -1.914925 3.020936 -1.979164 -1.741584 -1.614963 -1.468064 -4.847148 -1.731396 2.574511 -1.624389 2.923788 0.825019 -1.418739 0.370225 2.530868 -2.478110 -0.299769 -0.228764
wb_dma_ch_rf/wire_ch_csr_dewe 3.462817 -0.216420 -1.607901 -1.228542 3.422280 2.973269 1.120668 -2.766328 -3.222934 1.782836 -2.461758 2.219677 3.523278 -1.018515 -0.960827 -1.830125 0.100447 1.793314 2.137833 1.003360
wb_dma_ch_pri_enc/input_pri2 2.637545 0.629219 0.513313 -2.337806 -0.109696 1.344252 -0.037698 -2.038404 1.051936 0.036893 0.492240 1.177041 0.578776 -0.241044 -0.962897 0.803098 1.744051 0.238459 2.206492 -1.266952
wb_dma_ch_pri_enc/input_pri3 2.769988 0.656399 0.511929 -2.311365 -0.015439 1.422579 -0.067130 -2.019989 1.019999 0.039060 0.501097 1.242112 0.594101 -0.284535 -0.996654 0.820816 1.823249 0.230871 2.240790 -1.345738
wb_dma_ch_pri_enc/input_pri0 2.357224 0.558181 0.537824 0.213565 1.020666 2.008694 0.644713 -0.126734 0.122002 -0.066133 0.148782 0.576132 -0.119909 -0.637145 -0.590688 1.042035 1.510627 0.231192 1.184492 -2.265704
wb_dma_ch_pri_enc/input_pri1 1.322778 0.430030 -0.013206 -1.728285 0.663188 -0.064147 -0.618582 -1.718459 1.776501 -0.502591 1.348183 3.131399 -0.823060 -2.157915 0.264340 -0.649438 -0.285861 0.558218 1.665848 -0.957495
wb_dma_wb_if/input_slv_pt_in -2.476439 2.289703 -2.130946 1.194846 1.358429 -1.966270 -0.036452 -1.224401 -2.061634 -1.823161 -0.737844 -1.430288 1.193258 -2.335976 -0.106857 0.295911 -1.634852 -1.181096 -2.483974 0.129459
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.397678 0.536246 0.116274 -1.944773 -1.805720 -0.849996 -0.015458 -0.699646 0.859266 -0.440888 0.603232 -0.668647 -0.556297 3.129500 -1.031150 1.078414 -0.332410 0.564002 0.508183 0.119890
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.020074 1.682093 -0.942512 -4.198866 -0.191675 0.033904 -0.557650 1.242954 -0.121825 -0.765504 -0.552525 3.605623 -1.068379 1.136489 -0.701152 -1.141613 1.320115 0.861053 1.513740 -2.003163
wb_dma/wire_de_adr1_we -0.308865 0.526026 0.181122 1.368948 -0.901617 -1.439493 0.308144 0.778720 -0.987473 -1.787443 1.609022 -0.333611 1.085272 0.531068 -0.092535 -0.853129 0.607785 -0.855403 -0.434988 0.838038
wb_dma_ch_sel/assign_6_pri1 1.469731 0.481624 0.019373 -1.710549 0.699471 0.022772 -0.598166 -1.615671 1.754320 -0.543296 1.332618 3.140936 -0.855882 -2.061875 0.239311 -0.612686 -0.269683 0.562748 1.705041 -0.980788
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.332749 0.557465 0.542621 0.175849 1.016145 2.016436 0.607736 -0.147039 0.175535 -0.061008 0.133184 0.593089 -0.095550 -0.648104 -0.578011 1.013182 1.497698 0.226529 1.226693 -2.195133
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.008147 0.975400 -0.324931 2.609525 1.845622 1.878883 1.278741 6.280519 -3.410331 -0.587384 -2.292052 0.242195 1.016513 -0.060025 -0.019594 -2.116685 1.416719 -0.877378 -1.111834 0.123423
wb_dma_rf/wire_csr -1.917540 1.166416 0.550990 1.704788 -0.915511 -1.974980 -1.066940 -0.807896 -0.325734 1.040003 -0.003589 0.978499 -0.160130 -1.333988 0.058280 0.536775 -1.134387 -1.033407 1.129827 1.238864
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.461789 0.524547 0.147961 -1.973557 -1.885591 -0.886585 0.003409 -0.678175 0.862587 -0.427646 0.629268 -0.715103 -0.615930 3.244458 -1.069889 1.086304 -0.344236 0.614933 0.492361 0.134597
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.306040 2.643431 -0.742654 -2.385039 0.177664 -1.405282 -1.576795 -3.206929 2.365299 -2.250425 1.747794 0.216897 1.503348 -0.791940 0.010693 0.564099 -0.226962 0.652281 2.871078 2.716263
wb_dma_ch_sel/always_37/if_1 -2.685161 -0.406450 -1.500079 -3.903920 0.410782 -1.624251 1.166426 2.026542 3.243541 2.292741 -4.176676 -1.453634 0.474052 -2.374840 -0.987005 -0.355429 -1.712845 0.208934 -3.800632 -0.357496
wb_dma_de/always_6/if_1/cond 5.603732 3.236063 0.942944 -0.396992 2.475507 0.707531 -2.739159 1.247282 -0.092618 -0.912265 -1.270994 -1.178070 1.434923 1.014355 0.423843 -0.468228 0.476443 -3.066527 2.676725 4.383763
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.423011 -2.688025 -0.619399 0.013297 2.290800 0.545683 0.668082 4.128680 -0.971124 3.002348 -3.223027 3.370110 2.021313 -1.344948 2.061301 -3.645874 1.221505 1.294744 -0.589635 1.680933
wb_dma_ch_rf/always_8/stmt_1 -1.897949 1.829992 -0.632983 -0.866916 1.814992 -3.126009 -0.056183 1.279329 2.346240 0.991638 -2.637588 -2.778178 -0.183265 -2.968929 -1.761124 -0.120605 -4.018221 -3.260231 -3.898619 0.249206
wb_dma_ch_sel/assign_108_valid 3.787422 1.737231 0.195869 -3.343112 -0.533613 0.871795 -1.531250 1.281520 -0.325658 0.899953 -2.518450 0.193749 -0.949578 2.237008 -1.337712 1.031376 1.092683 -1.716329 0.552634 -1.051850
wb_dma_ch_pri_enc/wire_pri9_out 1.472007 0.493282 0.035984 -1.806178 0.671890 0.014793 -0.605141 -1.718380 1.779093 -0.507562 1.369933 3.165010 -0.796941 -2.126837 0.222848 -0.571732 -0.210741 0.588507 1.714643 -1.028309
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.695488 0.736176 0.019462 -2.800440 -0.992312 1.568694 0.051589 -2.277484 0.458617 -1.594022 1.055207 -0.641909 -0.327183 -1.861773 -1.006737 0.257471 1.648651 -0.164064 0.272785 -2.324192
wb_dma_ch_sel/wire_pri2 2.884975 0.666278 0.550635 -2.362591 -0.016981 1.477048 -0.060680 -2.008565 1.045076 0.002751 0.525548 1.282944 0.583577 -0.276583 -0.979625 0.851986 1.869157 0.234728 2.281197 -1.343375
wb_dma_ch_sel/wire_pri3 2.720418 0.645191 0.531032 -2.338164 -0.036348 1.376564 -0.093016 -1.987208 1.056825 0.010751 0.531908 1.218902 0.597891 -0.242881 -0.920682 0.797247 1.744772 0.229443 2.228473 -1.264288
wb_dma_ch_sel/wire_pri0 4.793627 1.373227 -0.464020 -0.646075 1.901113 2.950079 0.639784 3.674497 -2.564394 0.048304 -2.327023 1.951973 0.132146 -0.051639 -0.577356 -0.644422 3.533479 -0.025973 0.783806 -3.425597
wb_dma_ch_sel/wire_pri1 1.633287 0.500892 0.034942 -1.878393 0.711338 0.109792 -0.589470 -1.833985 1.865037 -0.498105 1.401299 3.258028 -0.779239 -2.181143 0.205106 -0.513273 -0.162785 0.604512 1.850476 -1.055164
wb_dma_de/always_4/if_1/if_1/cond/expr_1 4.113061 1.225235 0.107815 -1.417191 1.210313 1.626060 -1.635492 2.039130 -1.158713 1.350672 -3.170175 0.713175 -0.435528 -0.715877 -0.317763 -0.072628 1.307425 -2.417818 -0.056122 -1.023432
wb_dma_rf/input_ptr_set 2.858084 0.667106 0.529767 -2.392618 -0.013020 1.458795 -0.064864 -2.046725 1.135641 -0.001667 0.545666 1.313201 0.571164 -0.274208 -0.965469 0.807479 1.825735 0.257781 2.334782 -1.383775
wb_dma_rf/always_2/if_1/if_1 0.249675 1.774499 0.615222 -3.358214 -0.187372 -4.358133 -1.642887 -1.919441 0.992478 0.406435 -2.840960 1.608351 -2.982344 -0.997125 -0.694201 -0.319860 -4.683595 -2.669319 -0.637130 0.530323
wb_dma_de/assign_77_read_hold -1.406343 -0.176978 -0.510092 0.558105 0.716145 -1.500540 -0.558285 0.179105 0.805135 -0.526174 0.912139 1.961918 -1.421561 -1.954921 1.236835 -1.414301 -2.133066 0.335997 -0.510184 0.367690
wb_dma_pri_enc_sub/input_valid -1.333649 -0.199303 -0.438333 0.572875 0.732242 -1.437631 -0.518058 0.185360 0.821079 -0.530316 0.918715 1.916241 -1.412067 -1.890983 1.206857 -1.408702 -2.091940 0.327764 -0.485962 0.325978
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.568121 0.532266 0.044274 -1.827994 0.715546 0.054482 -0.624805 -1.726383 1.825755 -0.544318 1.396288 3.248232 -0.825898 -2.098678 0.228385 -0.566182 -0.222265 0.602533 1.832608 -1.020959
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.074550 0.653834 -1.053394 -0.233614 2.296136 3.780730 2.446270 5.301361 -2.957771 -0.060430 -2.765357 2.181939 1.184585 0.383978 -0.464704 -2.048524 3.213720 2.140785 0.960188 -1.991254
wb_dma_ch_rf/always_27/stmt_1 2.891351 1.849348 -0.980187 -0.905679 -0.619902 -2.767816 -1.592808 0.374239 1.304518 -0.798804 -2.371418 0.911169 2.022981 -1.342848 0.595249 2.094614 0.171372 -0.810575 -0.580771 2.127100
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -8.681571 1.009248 -4.841794 2.694065 1.520399 -2.447160 2.252876 0.414444 -5.335719 -0.114499 -3.130975 -2.981477 3.444731 -6.962279 -0.541967 -4.405586 -4.182416 1.434572 -4.573443 3.391419
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.657438 2.795691 -0.197449 -2.973803 -0.521398 -0.026402 -1.032607 -3.326880 1.712204 -1.713200 0.832139 -1.606533 2.818790 1.007125 -1.112102 1.922667 1.827732 0.281003 3.340477 2.332039
wb_dma_ch_sel/wire_valid -5.145255 1.734582 -3.154795 0.531526 -2.361284 -2.941721 -0.177314 1.122554 -1.484407 3.459223 -0.912362 1.444913 3.229905 -1.794121 -2.473758 0.516281 1.160058 0.129721 -1.105885 -1.328168
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.308555 -0.158811 -0.452101 0.547360 0.760290 -1.460474 -0.540688 0.227298 0.822676 -0.539479 0.924060 2.026141 -1.454300 -1.884292 1.229290 -1.436031 -2.080003 0.369745 -0.487278 0.332024
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.287589 0.537563 0.525934 0.215158 0.976128 1.940056 0.601300 -0.110267 0.137028 -0.057702 0.108450 0.536112 -0.078147 -0.628144 -0.570225 0.988401 1.501232 0.209184 1.129294 -2.164991
wb_dma_de/wire_chunk_cnt_is_0_d 2.927336 1.019714 -0.335577 -0.990475 1.859517 0.333686 -2.082941 2.317318 -0.436222 0.781003 -2.281557 2.603646 -1.786863 -2.320183 0.807443 -1.471170 -0.592563 -2.048650 -0.465254 -0.697418
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.758603 0.717010 0.042922 -2.929322 -1.042217 1.586010 0.076012 -2.343711 0.525124 -1.559631 1.104333 -0.624668 -0.267566 -1.760665 -1.040728 0.339797 1.746290 -0.114613 0.315140 -2.373550
wb_dma_ch_sel/assign_109_valid 3.613965 1.638174 0.064834 -3.275706 -0.554825 0.910282 -1.482165 1.213967 -0.312522 0.947762 -2.548628 0.102708 -0.883527 1.959453 -1.322961 1.050935 1.102432 -1.668482 0.408218 -1.111610
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.393445 0.451339 0.009343 -1.843666 0.694768 -0.048555 -0.619600 -1.795584 1.813689 -0.475207 1.355497 3.181562 -0.815103 -2.169757 0.242874 -0.635892 -0.295796 0.576111 1.727950 -0.940887
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.522113 2.569638 1.584225 -2.958940 -0.752849 -3.435436 -0.261175 2.961606 -0.380612 -4.839562 0.782598 -1.069250 -1.488093 6.732752 -0.458496 -2.337789 -0.700006 -2.291207 0.348946 2.379397
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.927288 1.189945 -1.399090 -1.015463 -1.331371 -0.499393 1.935583 4.979108 -3.083905 -2.006089 -0.765863 0.576465 1.863812 3.952473 -1.002500 -2.588354 1.874536 1.534339 -0.259318 1.075964
wb_dma_de/assign_75_mast1_dout 0.427493 -0.634469 -0.917202 2.038210 2.763909 1.777825 -0.067454 -2.531553 -1.623212 0.239033 0.583086 -0.411090 2.834161 -0.426422 0.890577 -1.374617 -1.130384 1.619984 1.742441 3.884991
wb_dma/constraint_csr -0.652967 -0.164048 0.622238 1.591367 0.463230 -0.505820 -1.567992 0.287194 0.463301 1.177927 -1.184319 -1.640365 -1.234215 -0.926473 0.590644 0.786018 -2.268602 -2.346139 -1.628666 1.249000
wb_dma_ch_rf/always_5/if_1 -1.918303 -0.538720 -1.238269 0.347870 -0.240211 -0.256143 -0.158797 -1.824616 -0.885849 -0.703978 -0.125748 -2.409256 0.994669 -1.509825 0.052658 0.035311 -0.258893 -0.425506 -2.091428 0.096011
wb_dma_ch_pri_enc/wire_pri21_out 1.246403 0.439034 -0.013626 -1.802504 0.656741 -0.149607 -0.650425 -1.824484 1.823675 -0.508232 1.416618 3.195758 -0.798286 -2.197369 0.261440 -0.660838 -0.382972 0.543413 1.683404 -0.853687
wb_dma_ch_sel/assign_157_req_p0 3.363321 2.170365 0.377736 -1.746589 -1.346490 -0.481244 -1.175275 1.976687 -1.337938 -0.787222 -0.905088 -0.215833 0.118921 2.487676 -1.404939 0.268509 1.678734 -2.608184 0.035487 -0.280319
wb_dma_wb_mast/assign_1/expr_1 -1.100560 -0.858153 -1.714580 3.632561 2.898897 0.087282 1.435195 0.469498 -2.195261 -2.088158 2.466089 1.730564 3.349315 -0.740044 1.925596 -4.912073 -2.400716 3.241127 1.260741 5.916893
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.961148 1.332280 -0.943483 -2.636037 -0.893883 0.121559 0.001960 3.076447 -1.866273 -0.299336 -1.949802 0.611531 -0.275254 3.497123 -1.024413 -0.531048 1.686059 0.258884 0.020488 -1.092032
wb_dma_de/reg_mast1_adr -0.937231 0.837549 -0.998535 -1.894822 -1.003833 -1.329802 2.437707 2.164744 3.217072 -0.636468 -1.848932 0.193674 0.815920 0.445272 -0.728740 2.198379 0.507045 3.954731 -0.344372 -0.887593
wb_dma_ch_pri_enc/wire_pri17_out 1.420926 0.446356 0.018035 -1.766937 0.666147 -0.003490 -0.613328 -1.671817 1.757226 -0.508981 1.335469 3.107774 -0.781895 -2.057121 0.249319 -0.594041 -0.265513 0.562274 1.709611 -0.969107
wb_dma_ch_sel/assign_141_req_p0/expr_1 3.000989 2.028558 0.256904 -1.898832 -1.440675 -0.632743 -1.172561 1.672595 -1.292935 -0.677556 -0.980616 -0.277561 0.254477 2.317970 -1.428338 0.196831 1.507236 -2.558528 -0.128042 -0.146076
wb_dma_ch_sel/input_ch2_csr -1.011251 -1.291823 -3.008275 0.879871 -3.075761 -0.261653 -2.475369 -1.727290 -3.668542 0.854884 -2.520338 -1.519774 2.564102 -0.358552 1.167979 1.171909 -0.907947 -0.480892 -3.044002 4.178422
wb_dma_ch_rf/assign_13_ch_txsz_we 3.094802 1.801446 0.308302 0.851316 2.526767 0.982661 -0.990788 0.809433 -0.293868 0.510286 -1.771499 -1.839316 3.437607 -3.902233 0.055854 -0.299968 3.425492 -3.229902 0.737936 1.101515
wb_dma_ch_sel/assign_130_req_p0 3.046987 0.973304 -0.219458 2.633012 1.765960 1.898207 1.247752 6.224082 -3.366277 -0.583621 -2.206815 0.247998 0.902991 0.057529 0.022079 -2.002900 1.512279 -0.914912 -1.043633 0.007758
wb_dma_ch_arb/always_1/if_1/stmt_2 -1.167392 -0.035751 -1.965267 -2.932214 -1.888391 -0.737024 4.684199 1.346390 0.329916 -1.900580 -0.439298 1.562104 4.662328 -3.241192 -1.954844 -1.925829 3.642874 3.593833 -1.209301 -1.533548
wb_dma_ch_sel/assign_106_valid 3.686010 1.622210 0.220399 -3.262944 -0.539012 0.875979 -1.585093 1.243738 -0.354308 0.953775 -2.511795 0.056511 -0.901646 2.278024 -1.368426 0.997958 1.031826 -1.768587 0.474483 -0.939200
wb_dma_ch_pri_enc/wire_pri28_out 1.328008 0.455298 -0.005737 -1.774446 0.658885 -0.100499 -0.643991 -1.671769 1.808496 -0.512308 1.376050 3.186266 -0.869770 -2.082074 0.282790 -0.681302 -0.326876 0.549715 1.652531 -0.942747
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.359900 0.578265 0.533686 0.226482 1.048376 2.013402 0.612713 -0.105206 0.108479 -0.052199 0.114366 0.571318 -0.109702 -0.603823 -0.594071 1.009260 1.472246 0.233224 1.204979 -2.220692
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.077441 1.724284 -0.922028 -4.409686 -0.356644 -0.040921 -0.582853 1.318238 -0.043377 -0.791797 -0.497784 3.746249 -1.168771 1.352924 -0.744767 -1.170565 1.290927 0.892377 1.586640 -2.032662
wb_dma_ch_rf/always_11/if_1/if_1 3.243419 1.148517 -0.997712 -0.123872 2.504838 1.414744 0.076597 3.883666 -1.766982 -0.489851 -1.454542 3.856990 -1.270586 -1.932712 0.643998 -2.043864 1.470386 0.340888 0.212179 -3.035156
wb_dma_wb_if/wire_slv_adr -4.704631 -0.670305 -0.361050 -2.791623 -1.646408 -4.920166 -1.061121 0.822262 -0.325190 -0.078250 -1.719866 -0.739202 1.493763 -1.163919 1.774602 -5.453268 -2.807384 -1.979901 -2.235067 6.874908
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.068154 -1.304667 -1.331782 0.237415 0.482007 1.513032 -1.221992 -0.068062 -1.547083 2.490751 0.065217 1.920712 -0.607860 2.761100 -0.386317 -0.624547 -1.716858 0.864282 -0.211991 -0.282962
wb_dma_ch_sel/input_ch1_csr -0.651858 -1.410843 -2.824724 0.559592 -2.863747 -0.124495 -2.506947 -1.729818 -3.435295 1.053529 -2.671946 -1.202934 2.344960 -0.173361 1.327382 1.178815 -0.820085 -0.354029 -2.698276 4.065311
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.363860 -0.191560 -0.459108 0.566491 0.721927 -1.440707 -0.553238 0.226193 0.767330 -0.544385 0.916701 1.988977 -1.416828 -1.910106 1.205811 -1.422815 -2.121926 0.342327 -0.499593 0.350694
wb_dma/wire_pt1_sel_i 0.342403 -1.247818 -1.436478 2.246063 3.278455 2.879644 1.702442 -0.591280 -2.104974 0.134986 0.151492 0.024944 3.794031 0.426290 0.949185 -2.802125 -1.245789 3.780560 2.208659 5.127865
wb_dma_ch_sel/always_47/case_1/stmt_1 1.774708 -0.568397 0.166024 -0.286530 -1.141766 -0.135953 -0.379634 1.286685 2.240589 0.089129 -1.309154 0.811424 0.228673 -0.032802 1.309035 2.705771 1.908575 1.137874 -0.168251 -0.451058
wb_dma/wire_pt1_sel_o -3.342264 0.367971 -2.594036 1.197609 -1.905120 -1.010415 -0.924079 -0.638152 -2.202668 -0.411849 -1.542213 -0.397051 0.159269 -6.563102 0.020359 -1.975723 -1.857705 0.113159 -3.397684 0.710987
wb_dma_ch_sel/assign_127_req_p0/expr_1 4.613439 1.309388 -0.502304 -0.625909 1.811034 2.888128 0.641991 3.634223 -2.565131 0.045459 -2.333674 1.895600 0.137362 -0.120802 -0.524942 -0.637168 3.521322 -0.030060 0.683125 -3.368417
wb_dma_ch_pri_enc/inst_u16 1.486384 0.480040 0.043045 -1.845617 0.665583 -0.008713 -0.639813 -1.814384 1.842384 -0.513542 1.413912 3.244826 -0.813563 -2.120566 0.243187 -0.567434 -0.256353 0.573090 1.822073 -0.991437
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.274714 0.453292 -0.029783 -1.734241 0.681749 -0.127410 -0.632281 -1.719212 1.797892 -0.529414 1.342094 3.219835 -0.835613 -2.222977 0.268815 -0.652309 -0.338141 0.578885 1.657496 -0.983494
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.555229 -0.393120 1.081105 2.742444 -0.527429 -1.461557 1.693819 0.789968 -0.212259 -1.193048 2.735499 -0.706294 1.989861 -1.477238 -0.374129 -1.175426 2.229131 -1.498718 -0.634386 -0.583989
wb_dma_ch_sel/always_48/case_1 -0.992391 -0.202823 -1.982450 -2.894475 -1.915342 -0.544533 4.622075 1.273462 0.225202 -1.775838 -0.446979 1.767316 4.785938 -3.186242 -1.875895 -1.962261 3.729161 3.695602 -1.056824 -1.379341
wb_dma_ch_sel/input_ch7_csr -2.588562 -0.814534 -2.808441 0.028338 -2.462919 -0.310681 -1.100425 -1.308592 -3.041878 0.772739 -2.190320 -1.823683 2.366813 -2.628738 -0.012656 0.158336 0.015547 -0.744532 -3.682208 1.532866
assert_wb_dma_rf/input_ch0_txsz 0.083190 0.363009 0.042709 0.960158 0.205451 -0.925204 -1.386584 -0.569093 1.043664 -1.914632 1.155840 -2.183295 0.823312 -2.117288 1.064016 -0.553058 0.696904 -1.723171 -1.285219 1.059171
assert_wb_dma_rf -0.802540 0.277485 -0.842580 0.698816 -0.105545 -2.032745 -1.336464 -1.132608 0.926821 -3.283684 0.001644 -2.780245 0.843191 -4.268310 2.031861 -0.313418 -0.293167 -1.392567 -3.357827 1.376281
wb_dma_ch_rf/reg_ch_am0_r -0.030999 -1.253776 -1.312541 0.143702 0.497262 1.408610 -1.199822 -0.057685 -1.575727 2.497253 -0.009580 1.887557 -0.597051 2.745447 -0.442496 -0.665345 -1.753475 0.827963 -0.208846 -0.225962
wb_dma_ch_rf/always_4/if_1 -4.056679 -0.672992 -1.191126 1.377169 -1.384144 0.139509 -1.007283 -4.283075 -2.379081 0.948536 -1.330065 -2.965463 1.126336 -5.104836 0.136520 0.411449 -0.537412 -2.050509 -2.786350 0.311945
wb_dma_de/always_4/if_1/if_1/stmt_1 4.293663 1.260275 0.037443 -1.553145 1.233631 1.720446 -1.614647 2.104105 -1.181308 1.351278 -3.252062 0.845735 -0.429370 -0.722180 -0.331728 -0.095398 1.430061 -2.406999 0.044930 -1.158044
wb_dma_de/always_14/stmt_1/expr_1 3.055346 1.706036 -0.917283 -4.226768 -0.207861 -0.026842 -0.558826 1.303414 -0.101065 -0.813705 -0.526583 3.654136 -1.105744 1.208264 -0.689920 -1.159982 1.233649 0.840641 1.563728 -1.931163
wb_dma_de/wire_use_ed 3.521697 -3.479141 -0.638161 -5.963157 0.841391 2.930753 -0.273509 0.458900 -3.811800 5.957530 -5.669403 5.041125 0.276251 3.270420 -0.187281 -3.515066 0.729168 0.736365 0.809924 -0.312547
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.902476 2.860753 -0.505315 -0.390576 0.822279 -4.365292 0.182093 0.301343 1.645952 0.767162 -1.661125 -0.577187 0.388321 -3.238709 -1.921126 -0.365881 -3.441092 -2.211617 -1.607561 0.524669
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.390277 0.497186 -0.018212 -1.823959 0.690834 -0.074270 -0.630461 -1.702593 1.799939 -0.545214 1.390574 3.241891 -0.849672 -2.149613 0.272527 -0.670130 -0.260713 0.568250 1.716979 -0.943617
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.933097 1.269745 -0.970046 -2.606814 -0.871894 0.143237 0.030161 3.172773 -1.946041 -0.278672 -1.998944 0.644980 -0.223035 3.399639 -0.979854 -0.598874 1.753862 0.300341 -0.067148 -1.066359
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.524396 1.122197 -0.454417 -0.485799 1.318946 2.287281 -0.230510 -3.431871 -0.244747 -0.314277 0.525525 -0.157906 2.571675 -1.286517 -0.630751 0.925063 1.448786 0.868598 2.846847 0.767795
wb_dma_ch_sel/input_nd_i 4.640738 1.366689 -0.502486 -0.679498 1.788414 2.877245 0.625464 3.666029 -2.575895 0.043739 -2.358241 1.919344 0.129816 -0.038591 -0.541677 -0.649159 3.517128 -0.011856 0.668791 -3.313691
assert_wb_dma_ch_sel/input_req_i 2.373763 0.547488 0.538649 0.204386 1.001602 2.041562 0.653904 -0.099863 0.153469 -0.052105 0.158166 0.587630 -0.148413 -0.607662 -0.601221 1.058331 1.506121 0.238320 1.211890 -2.250764
wb_dma_ch_rf/reg_ch_rl -1.231217 0.263720 0.688475 -0.288468 -1.370813 -1.393704 -1.484034 -0.504716 1.262668 0.774809 -0.534315 -2.425187 -1.726676 2.098203 -0.503734 1.834779 -2.629512 -1.721658 -1.205858 1.390002
wb_dma_de/reg_paused -1.868481 1.158255 0.605044 1.704081 -0.762665 -2.023307 -1.069751 -0.803224 -0.227385 1.045972 -0.067588 0.917550 -0.291758 -1.317955 0.094430 0.478991 -1.339551 -1.101155 1.067232 1.286688
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.618778 1.460014 -1.334353 0.716514 3.123340 1.241138 -2.123878 0.600275 -1.650975 0.381929 -1.955583 1.359779 0.329989 -3.361986 1.107732 -1.307322 -0.766245 -1.119397 0.361553 1.180930
wb_dma_wb_if/wire_mast_drdy 1.933418 3.596954 -3.423170 -0.200104 -0.061779 0.578993 -2.380146 -2.670218 -4.710884 -1.310434 1.305726 0.663732 2.365672 0.716427 -1.611535 0.435893 2.677037 -0.022017 2.484616 -1.018922
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.023012 1.096799 0.694936 -1.634632 -0.696858 1.194202 0.598330 -0.784117 0.985557 -0.526862 0.775649 -0.068128 -0.687555 2.392216 -1.600542 2.108180 1.181295 0.775341 1.699139 -2.114140
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.553756 1.148008 -0.417687 -0.354871 1.359735 2.324656 -0.222093 -3.519466 -0.248669 -0.341690 0.648376 -0.219844 2.580067 -1.287331 -0.596995 0.969971 1.420638 0.921136 2.948457 0.878576
wb_dma_ch_sel/assign_100_valid/expr_1 -1.507366 -0.032562 -1.810840 -2.234170 -4.236439 -1.187620 -1.949548 2.465055 -1.992831 1.018156 -1.953686 -2.792193 2.579609 1.033255 -0.455892 0.685786 5.771060 -2.306728 -2.785560 -1.136440
wb_dma_wb_if/inst_u1 -5.443049 0.076927 -2.777821 0.592299 -1.206194 -3.091359 -0.118424 -1.900978 -2.780051 -0.336126 -1.658720 -1.852492 2.141802 -4.698679 -0.019558 -2.407176 -1.376437 -0.342685 -3.714580 1.248380
wb_dma_wb_if/inst_u0 -1.511288 3.439985 -4.549724 1.366013 1.946229 -2.380535 0.428819 -2.676618 -5.235609 -2.744736 0.354525 0.138946 4.615093 -1.356767 -1.236661 -1.618852 -1.272864 0.354479 -0.746224 1.676863
wb_dma_ch_sel -3.567066 1.043217 -2.187013 -0.078957 -1.578728 -2.441832 -0.377974 -0.339175 -1.068395 1.827730 -2.381100 -1.130702 1.927780 -3.001126 -1.829059 0.208641 -2.110730 -1.656077 -3.314652 1.008325
wb_dma_rf/input_de_csr_we 3.609220 -0.260402 -1.657130 -1.283237 3.442922 3.119567 1.118950 -2.811954 -3.216121 1.804946 -2.394908 2.350721 3.596266 -1.010607 -0.958719 -1.796210 0.240445 1.904037 2.217311 0.897719
wb_dma_rf/wire_ch0_adr0 -1.111067 -2.610843 -0.784254 -4.921326 -3.761732 -0.008402 -1.944463 0.530297 -1.264678 3.005244 -2.365060 -0.343660 -0.561487 5.817413 0.172461 -0.559258 0.575643 0.154869 -1.185149 1.709170
wb_dma_rf/wire_ch0_adr1 -0.146356 0.925007 -0.018715 1.881971 -0.646815 -2.347712 -1.156103 0.138787 -0.047106 -3.458590 2.314864 -2.287915 2.086150 -1.873204 0.892608 -1.476556 1.259834 -2.545361 -1.826987 1.928329
wb_dma_de/always_9/stmt_1/expr_1 1.560951 1.130414 -1.384041 2.612754 2.696178 1.406547 -1.615239 2.204196 -3.467241 0.970802 -3.437495 -1.727271 1.211714 -1.441841 0.876434 -0.651029 -0.509218 -1.797035 -1.242124 2.260676
wb_dma_ch_sel/always_42/case_1/cond -0.212663 0.708773 -1.632740 -1.207940 1.193774 -0.293698 -0.639019 -3.687143 -0.173506 1.773158 -2.542938 0.633255 -0.001601 -2.937743 -1.032413 1.244840 -3.579822 0.164127 -0.703937 0.082651
wb_dma_wb_slv/input_wb_cyc_i -3.514357 1.290533 -2.509449 1.700176 0.054685 -0.987783 1.633545 1.361576 -5.257387 -2.554350 -2.008952 -3.989199 2.312798 -1.622900 -0.639897 -3.717708 -2.516727 0.643713 -2.907268 4.243258
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.945166 0.801326 0.065811 -3.045017 -1.041499 1.638583 0.029264 -2.389045 0.526997 -1.578752 1.079431 -0.488481 -0.257418 -1.765190 -1.094049 0.298815 1.796115 -0.145027 0.438729 -2.365620
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -0.026171 -1.139756 1.054837 -1.431074 0.245681 0.442610 2.466442 -3.789440 1.533819 2.217074 0.302201 1.312408 1.745729 -2.992693 -2.306922 0.636867 1.304100 -0.105544 0.876876 -3.208590
wb_dma_de/reg_tsz_cnt 1.898355 1.654471 -0.114290 1.308937 3.115408 -0.432949 -1.546660 1.129364 0.503442 -0.074385 -0.814377 0.151085 1.878810 -5.494594 1.204798 -1.556730 1.503363 -2.843760 0.324755 1.186613
wb_dma_ch_sel/reg_ndr 4.677684 1.330783 -0.536448 -0.676929 1.794002 2.941453 0.634452 3.690039 -2.620475 0.091571 -2.401288 1.927659 0.190907 -0.105847 -0.578823 -0.621473 3.559426 -0.034660 0.685851 -3.382921
wb_dma_de/assign_83_wr_ack/expr_1 2.713924 1.480139 -1.264632 0.691618 3.102743 1.253378 -2.187964 0.601715 -1.540780 0.466099 -2.092234 1.317334 0.187077 -3.365445 1.081041 -1.174155 -0.829380 -1.275107 0.287978 1.168699
wb_dma_de/reg_de_txsz_we 4.854670 2.023015 0.901659 3.029572 3.859392 2.915678 -1.370526 2.364379 -2.182439 0.063874 -1.419754 -1.091622 -0.074788 1.253361 0.412086 -0.150934 -0.499998 -2.138521 1.661490 2.159359
wb_dma_ch_rf/reg_pointer_sr -2.077867 -0.554941 -1.325166 0.265525 -0.306108 -0.382130 -0.157547 -1.686622 -0.914291 -0.664340 -0.272436 -2.535158 1.047903 -1.534021 0.041593 -0.055368 -0.230698 -0.452199 -2.318088 0.169475
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.303701 0.573504 0.521722 0.218764 1.020189 1.961083 0.629377 -0.111441 0.153181 -0.080283 0.151340 0.578618 -0.134753 -0.604023 -0.556904 1.026614 1.441525 0.211819 1.183245 -2.192621
wb_dma_rf/input_de_adr1_we -0.492541 0.485017 0.132135 1.321376 -0.901823 -1.494539 0.297157 0.605707 -0.983311 -1.663429 1.567233 -0.346871 1.089605 0.319368 -0.074368 -0.825937 0.498817 -0.866767 -0.552284 0.841849
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.813895 -2.979189 -0.886158 -1.188149 3.030814 1.765075 0.371606 3.625944 -0.097323 4.377475 -4.740206 3.499770 1.310981 -1.566100 2.173162 -2.914524 0.643655 2.175679 -0.150362 1.384128
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.358444 0.442135 0.022731 -1.786098 0.642299 -0.087806 -0.608797 -1.676608 1.788575 -0.496388 1.345628 3.172184 -0.838015 -2.116361 0.281435 -0.685699 -0.330362 0.548557 1.660932 -0.924148
wb_dma_ch_sel/always_43/case_1/cond 2.305358 1.723905 -0.004914 1.336903 3.294671 -0.057381 -1.436165 1.147190 0.437933 -0.071493 -0.778514 0.260525 1.983105 -5.427547 1.118491 -1.507377 1.697122 -2.807355 0.594203 1.131058
wb_dma_ch_rf/reg_ch_adr0_r -4.370833 -1.411610 -1.712548 -5.626855 -3.359882 -0.815809 -0.864151 0.196005 -0.761075 1.724560 -2.623997 -1.859527 -1.387723 2.002642 -0.735040 -0.963470 -0.215541 0.202002 -3.544211 -0.979902
wb_dma_ch_pri_enc/input_valid -1.346725 -0.159800 -0.470278 0.541592 0.751544 -1.452452 -0.546350 0.181713 0.795152 -0.537186 0.934850 1.974907 -1.420966 -1.898415 1.192198 -1.411792 -2.107147 0.330918 -0.463926 0.310261
wb_dma_ch_pri_enc/reg_pri_out1 1.353299 0.433560 0.030062 -1.824551 0.633235 -0.045105 -0.602360 -1.756073 1.803671 -0.534853 1.418989 3.231076 -0.836137 -2.116324 0.238988 -0.664451 -0.292443 0.601074 1.739106 -0.947953
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.589738 1.720904 -2.070041 1.901430 -1.098261 -0.314971 -1.847606 -2.345833 -3.874676 -0.095965 1.212860 -1.452029 1.937650 0.265250 -1.329601 1.265377 1.991529 -1.617067 0.182148 -1.106978
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.511557 0.490289 0.117744 -1.907644 -1.880307 -0.895323 -0.025611 -0.696081 0.885164 -0.437962 0.642907 -0.724244 -0.605540 3.102321 -1.065749 1.085468 -0.348104 0.585874 0.458278 0.165246
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.155514 -0.814286 -0.369238 -0.704251 0.035107 -0.677957 1.121004 -2.122809 -0.116770 1.615363 -1.276922 0.677303 0.227838 -0.962169 -1.123445 0.361581 -1.936330 0.408967 -0.866395 -0.710916
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.670673 -0.249957 0.470548 -0.972363 0.037162 0.081196 0.878813 -1.802886 1.854948 -1.613771 3.057726 0.986497 -0.750798 -5.415544 -0.127742 -1.578741 1.405405 -0.529152 -0.373403 -3.404162
wb_dma_ch_sel/input_req_i 1.213501 1.850751 -0.656010 -3.445378 -0.417156 -0.878828 0.108051 -5.122625 1.451719 -0.016675 -0.607728 -1.085767 3.018209 -0.099099 -2.106120 2.068955 -0.266002 0.576321 2.102884 1.716918
wb_dma_rf/assign_4_dma_abort/expr_1 2.961469 1.690014 -0.981170 -4.454211 -0.389520 -0.145559 -0.593059 1.284035 -0.115795 -0.785263 -0.595109 3.641648 -1.056840 1.315014 -0.734248 -1.248957 1.277347 0.854615 1.520485 -1.847971
wb_dma_rf/always_1/case_1/stmt_8 -0.218332 -0.828731 1.091827 -2.342082 0.514414 -1.232542 -1.247724 1.725654 -0.426456 2.113403 -4.161354 0.255960 -2.654036 0.019665 2.013695 -0.523239 -0.123401 -1.605922 -0.703847 -0.143054
wb_dma_ch_rf/wire_ptr_inv 0.934429 -0.409589 1.558693 1.778697 1.321212 1.870785 2.122253 0.091853 0.872986 0.434186 1.345118 0.062961 0.818565 -2.498959 -0.842524 0.599717 3.232234 -0.425778 0.859693 -3.650629
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.851862 0.412169 -0.268719 -2.438407 0.041833 -1.629697 -1.528492 -0.113471 0.876304 -0.649893 1.135936 3.327613 -0.762406 0.338833 0.755412 -2.624348 -1.183105 -0.013412 1.449465 1.694548
wb_dma_ch_sel/assign_138_req_p0 3.192307 2.070982 0.292870 -1.724186 -1.355474 -0.434594 -1.129881 1.909167 -1.318278 -0.773618 -0.945507 -0.289760 0.156040 2.448872 -1.399719 0.274750 1.597709 -2.558741 -0.072237 -0.322147
wb_dma_rf/always_1/case_1/stmt_1 -1.906681 1.092153 0.571666 1.656374 -0.830469 -1.917074 -0.982394 -0.755213 -0.294788 1.002977 -0.013896 0.883954 -0.230069 -1.275416 0.042971 0.477585 -1.176121 -1.009535 0.990212 1.188815
wb_dma_rf/always_1/case_1/stmt_6 -4.365705 -0.447684 0.507792 -1.155409 1.947170 -3.838613 3.062777 2.351171 0.085251 -0.144458 -1.557447 -2.018485 -0.843684 0.571723 -0.303741 -2.819749 -3.327378 -0.171935 -1.684395 1.086416
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.022811 1.077672 -1.389054 -0.847719 -1.185409 -0.311911 2.079725 5.235114 -3.277909 -1.955302 -0.792740 0.639404 1.873437 4.067713 -0.928831 -2.752363 1.907919 1.622616 -0.263776 1.000245
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.362170 0.587634 0.537903 0.165033 1.019777 2.011701 0.634614 -0.150256 0.180585 -0.050902 0.161289 0.583787 -0.121516 -0.619877 -0.567945 1.022255 1.499892 0.261254 1.204992 -2.241268
wb_dma_ch_sel/always_43/case_1 2.090416 1.700149 -0.124455 1.310974 3.194586 -0.137688 -1.385956 1.127288 0.379240 -0.033476 -0.839665 0.201663 2.119274 -5.618594 1.041464 -1.551434 1.767533 -2.796369 0.409862 1.003976
wb_dma_ch_sel/assign_9_pri2 2.821058 0.667734 0.544046 -2.272876 0.046053 1.462866 -0.089652 -1.920243 1.063260 -0.025856 0.535968 1.318006 0.522336 -0.247387 -0.932951 0.792732 1.796237 0.232918 2.274467 -1.286868
wb_dma_pri_enc_sub/always_1/case_1 1.411346 0.458123 0.043982 -1.834827 0.614745 -0.035079 -0.623082 -1.753920 1.823950 -0.529766 1.405501 3.166961 -0.774638 -2.092254 0.250233 -0.599165 -0.222580 0.572947 1.758385 -0.932210
wb_dma_rf/always_2/if_1 -0.197117 1.557645 0.566306 -2.971655 0.071085 -4.318172 -1.457136 -2.023285 0.974398 0.496882 -2.926278 1.436343 -2.933588 -1.608286 -0.599807 -0.370365 -4.829410 -2.660871 -1.024204 0.365270
wb_dma/wire_dma_abort 2.845558 1.618149 -0.976944 -4.252708 -0.309354 -0.161497 -0.585753 1.232222 -0.065747 -0.776885 -0.517620 3.672335 -1.083442 1.143655 -0.687739 -1.220428 1.166973 0.852007 1.464095 -1.902001
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.597987 2.760294 -0.176893 -3.013844 -0.578394 -0.072962 -1.009658 -3.331662 1.795567 -1.743317 0.908650 -1.629732 2.810779 0.946420 -1.146349 1.947108 1.849549 0.285371 3.300082 2.297000
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.738647 0.729423 0.019644 -3.021872 -1.084010 1.546852 0.002248 -2.395520 0.562164 -1.556350 1.103494 -0.532031 -0.287465 -1.790898 -1.022743 0.290364 1.677756 -0.116982 0.352080 -2.292485
wb_dma_wb_if/input_wb_stb_i 2.703715 2.259257 0.954335 -1.147389 -1.545266 -1.676335 -0.022845 3.653121 -1.698467 -2.934812 1.749624 0.473856 -0.166608 7.057303 -1.064441 -1.869028 0.813589 -0.993880 1.589164 1.924404
wb_dma_rf/input_de_txsz 3.733046 1.621247 -0.716657 2.765997 3.598627 3.244606 -0.975800 2.069913 -3.166621 0.830428 -3.161481 -1.116068 0.936690 -1.905461 0.323020 0.324472 0.855367 -1.560886 -0.019011 0.050567
wb_dma_ch_pri_enc/wire_pri3_out 1.234618 0.458231 -0.010723 -1.737671 0.661338 -0.167818 -0.639117 -1.756450 1.802809 -0.517105 1.407400 3.197318 -0.851294 -2.145238 0.298084 -0.660575 -0.423366 0.579876 1.679620 -0.854413
wb_dma_ch_sel/wire_gnt_p1 -1.263213 -0.198991 -0.441533 0.521860 0.732697 -1.356802 -0.529017 0.187197 0.821067 -0.546418 0.908779 1.977443 -1.428414 -1.843511 1.165597 -1.395534 -2.052229 0.360126 -0.434054 0.266133
wb_dma_ch_sel/wire_gnt_p0 -0.218788 -0.013018 -1.563723 -3.397048 -2.522095 0.415336 5.072958 0.772235 -0.320125 -1.306397 -1.318133 -0.333285 5.914973 -1.677809 -2.953923 -0.663448 5.130546 3.256799 -0.835616 -1.494769
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.076622 1.105049 -1.371778 -0.969952 -1.199516 -0.332041 2.036294 5.157017 -3.173544 -1.972409 -0.867558 0.633999 1.852494 4.041665 -0.971571 -2.678715 1.830476 1.616837 -0.195758 1.102882
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.347267 0.579239 0.542195 0.145811 1.021166 2.007048 0.613154 -0.194844 0.161165 -0.063685 0.166624 0.633056 -0.085268 -0.677403 -0.580949 1.018311 1.501120 0.248393 1.233377 -2.217547
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.885234 1.179106 0.665975 1.766854 -0.848810 -2.051164 -1.094197 -0.712638 -0.199470 1.039831 -0.050447 1.011360 -0.281223 -1.394444 0.139597 0.541108 -1.240601 -1.083977 1.087580 1.237329
wb_dma/input_wb0_err_i 3.224413 1.716846 -0.907665 -4.273951 -0.229446 0.074675 -0.548606 1.316064 -0.116166 -0.799457 -0.517639 3.724225 -1.028674 1.240080 -0.753446 -1.180624 1.420019 0.863126 1.683762 -2.011009
wb_dma_ch_sel/always_44/case_1/stmt_4 -3.478520 1.500880 -1.171076 -1.299694 0.093666 -1.064041 1.258381 -0.497269 0.545524 -1.600334 -0.445776 -1.771844 -0.717764 -4.330315 -1.179927 -0.237949 -0.602154 0.086965 -2.703971 -3.099569
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.574823 -1.248164 0.869987 -6.195945 -5.134866 -0.865836 -0.490135 -0.550424 0.622126 0.152634 -0.150097 -2.389672 0.798552 5.353712 -1.021442 -0.678777 2.751606 -0.498884 0.456570 2.393012
wb_dma_wb_mast/wire_wb_data_o 0.420065 -0.655551 -0.930230 2.118634 2.813524 1.785983 -0.056005 -2.505047 -1.700740 0.210166 0.581566 -0.511869 2.944603 -0.397904 0.925782 -1.386363 -1.127679 1.573010 1.735388 3.983740
wb_dma_de/always_6/if_1/if_1/stmt_1 1.010466 0.454780 -0.253368 4.684059 4.482771 1.678257 -0.144548 2.326560 -1.514443 0.817351 -0.985726 0.336586 0.462346 -5.599059 1.224151 -1.404001 0.502362 -1.837546 -0.798159 -0.995470
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.277299 -0.158343 -0.448187 0.480464 0.730994 -1.427342 -0.561168 0.204458 0.854159 -0.589556 0.938511 2.078603 -1.497563 -1.914135 1.229737 -1.455946 -2.099024 0.361553 -0.435951 0.261987
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.453642 0.572222 0.567287 0.265573 1.073618 2.094559 0.646662 -0.059268 0.128661 -0.088710 0.164195 0.562854 -0.142267 -0.612845 -0.608597 1.058049 1.549019 0.221507 1.221105 -2.330662
wb_dma_ch_sel/always_38/case_1/cond 3.562565 2.631369 -0.831274 -0.431086 -0.743344 -2.572940 -2.798898 2.134498 1.699374 -2.320995 -1.282312 0.326498 1.772182 -1.025111 1.785437 1.750199 1.764692 -1.231090 -0.003221 2.861091
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 3.033843 2.348386 -0.366100 -1.311818 1.167555 0.740811 -1.070240 -2.970985 0.952574 -1.285947 0.311846 -0.960748 3.482968 -2.019275 -0.175949 0.964913 2.125782 -0.222026 2.905522 2.241393
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.476317 1.581992 -0.782414 2.880459 3.592463 3.147156 -1.051911 2.015964 -3.172712 0.884412 -3.216151 -1.261975 0.890237 -2.068608 0.396651 0.392034 0.683922 -1.591317 -0.233287 0.161478
wb_dma_de/assign_4_use_ed 3.421629 -3.572882 -0.453053 -5.980795 0.844827 2.941117 -0.056898 0.160201 -3.680794 5.857681 -5.470495 4.918458 0.364902 3.163104 -0.256478 -3.489539 0.802050 0.710279 0.874416 -0.310651
assert_wb_dma_wb_if/assert_a_wb_stb -2.338092 0.243622 -1.662632 1.399427 -1.858044 0.255807 -0.238113 -0.893103 -2.334922 -0.102646 -1.489970 -1.487695 0.720472 -4.740261 -0.496421 -1.109623 -1.037116 0.322988 -2.300740 0.970084
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.820697 1.158820 0.035206 0.862402 2.174234 2.302506 -0.833463 3.894396 -2.113869 1.176304 -3.487948 0.231828 -0.992886 -0.927726 0.013649 0.030198 1.260992 -2.279082 -0.936265 -2.025684
wb_dma_ch_sel/assign_132_req_p0 0.107069 0.717371 0.437903 -0.672886 -1.458235 0.667531 1.974503 3.187060 -1.450336 -1.986740 0.633716 -1.833971 1.092726 0.011355 -1.698567 -2.049471 2.832528 -1.406790 -1.407396 -1.235053
wb_dma_ch_rf/always_25/if_1 0.603545 -0.716506 -0.708163 0.033811 -1.435525 -1.237488 -0.313907 0.234185 1.920079 -1.740097 -1.821480 -0.111929 0.274087 -2.139622 2.435215 2.942258 0.775137 1.549059 -2.187257 0.086114
wb_dma_de/wire_rd_ack 2.921072 1.564671 -1.206175 0.732293 3.244014 1.294299 -2.256838 0.740255 -1.614014 0.398895 -2.004027 1.490709 0.179668 -3.172526 1.161130 -1.348535 -0.800234 -1.242180 0.455934 1.301805
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.955901 1.293101 -0.888097 -2.626371 -0.903396 0.127587 0.001511 3.062579 -1.855520 -0.314437 -1.875930 0.618265 -0.316460 3.467032 -1.013365 -0.510706 1.672328 0.309895 0.001127 -1.066469
wb_dma/wire_slv0_adr -4.670315 -0.775528 -0.284033 -2.333405 -1.538468 -4.980856 -1.447145 1.326887 -0.339996 0.602713 -2.533183 -1.665909 1.519220 -1.198257 1.675152 -4.989980 -3.235508 -2.938576 -2.943234 7.353534
wb_dma_rf/input_dma_busy -1.909528 1.861585 -0.511166 -0.881886 1.911310 -3.219921 -0.014430 1.290244 2.477560 1.038486 -2.615632 -2.733378 -0.387444 -2.795619 -1.815046 -0.104517 -4.223604 -3.306381 -3.898701 0.252434
wb_dma_ch_sel/assign_96_valid/expr_1 0.361114 -1.331844 -2.635226 -1.954762 -4.201818 -1.917467 -3.020720 1.267135 -2.554407 2.503582 -3.120693 1.011881 2.060394 2.721304 0.742710 0.973191 2.354251 -0.898137 -2.020122 1.576469
wb_dma_ch_sel/always_4/stmt_1 3.825751 2.759386 -0.748822 -0.448433 -0.760931 -2.510786 -2.874631 2.415590 1.526937 -2.332517 -1.352226 0.253651 1.783183 -0.627016 1.741884 1.748593 1.851659 -1.379528 0.054810 3.052664
wb_dma_rf/wire_pointer2_s -1.894253 -0.515389 -1.156494 0.380162 -0.241600 -0.275371 -0.167548 -1.736499 -0.763231 -0.618480 -0.059327 -2.293016 0.888486 -1.420309 0.083568 -0.001184 -0.300319 -0.449143 -2.015931 0.096567
wb_dma_de/reg_chunk_dec 3.009358 1.048494 -0.377412 -0.983811 1.935768 0.354429 -2.121505 2.421288 -0.501805 0.755852 -2.287351 2.808042 -1.871914 -2.397426 0.865463 -1.538966 -0.550835 -1.995955 -0.386093 -0.838278
wb_dma_de/reg_chunk_cnt_is_0_r 4.098920 1.150700 -0.020939 -1.545363 1.154201 1.636366 -1.578131 1.947714 -1.186687 1.376086 -3.203183 0.807562 -0.336877 -0.871244 -0.325660 -0.087200 1.451936 -2.330997 -0.071157 -1.144349
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.311384 -0.187053 -0.457970 0.536873 0.723114 -1.461348 -0.568997 0.199914 0.792227 -0.551817 0.908905 1.939072 -1.451743 -1.884192 1.217633 -1.403955 -2.092226 0.340806 -0.472446 0.323599
wb_dma/wire_wb0_cyc_o -1.268586 -0.159003 -0.439378 0.534620 0.775231 -1.429801 -0.569275 0.217322 0.847125 -0.533985 0.914966 2.056927 -1.503766 -1.880575 1.191988 -1.428335 -2.089910 0.334083 -0.417769 0.275418
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.853007 0.845942 0.024109 -3.021363 -1.016495 1.566049 -0.034576 -2.448292 0.491141 -1.572097 1.066434 -0.539420 -0.263272 -1.808519 -1.102297 0.306538 1.674029 -0.194562 0.422842 -2.296821
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -4.012493 0.022590 -3.604838 -0.319575 -0.636293 -1.443259 0.406571 0.542479 -1.457544 2.785198 -0.510799 0.294102 3.982236 -0.813099 -1.875803 -0.843176 1.223039 0.914897 -1.868377 -0.728171
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -2.124367 -0.118842 -1.513167 -2.819451 0.039085 1.010799 3.804213 0.099618 -0.201680 0.383908 -1.414170 -0.172495 2.377156 -3.576649 -2.893751 -2.667566 0.168878 1.818739 -1.484228 -1.255338
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.604832 -0.419276 1.164400 2.766202 -0.588015 -1.513440 1.739023 0.813634 -0.194553 -1.215689 2.812436 -0.717070 1.999050 -1.404187 -0.422341 -1.208547 2.279990 -1.495399 -0.675318 -0.662696
wb_dma_ch_rf/reg_ch_adr1_r -1.590573 -0.457210 1.112499 2.755283 -0.609306 -1.481453 1.757875 0.843179 -0.183129 -1.264537 2.816946 -0.709696 1.963164 -1.341093 -0.389754 -1.192261 2.291120 -1.441558 -0.702695 -0.636460
wb_dma/input_wb0_cyc_i -1.781237 1.599011 -2.276163 1.660399 3.853483 -1.018880 3.095763 2.532303 -5.311513 -3.176536 -0.748512 -2.425413 3.866806 3.400588 0.067967 -4.066226 -2.341896 1.839363 -0.305514 5.504620
wb_dma_ch_sel/always_8/stmt_1 1.190069 -0.255040 0.106375 -2.780820 0.025687 0.575276 1.041656 -3.913331 0.834039 1.674392 -0.829373 1.675651 0.756526 -1.233169 -1.957101 1.051265 -0.374219 0.551502 1.069323 -1.819611
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.123393 0.243370 -0.815589 -1.031163 1.322347 1.517893 0.931628 -5.622939 -0.360875 1.283468 -0.663891 0.430801 2.810009 -2.233398 -1.641479 1.209962 -0.651922 1.300851 1.892412 0.245812
wb_dma_wb_slv -5.113562 0.080721 -2.716808 0.857977 -0.984653 -2.843601 -0.126558 -1.933954 -2.665011 -0.256931 -1.546088 -1.820910 2.157668 -4.768940 -0.041901 -2.146523 -1.225007 -0.411510 -3.637403 0.903612
wb_dma_de/inst_u0 -2.864095 -2.466884 -2.787667 -1.546639 -3.191774 0.575667 -0.841822 1.582947 0.583003 1.331698 -2.458235 -0.514093 0.203847 -0.863815 1.174851 1.677875 1.015108 2.114705 -4.844778 -1.491040
wb_dma_de/inst_u1 0.365600 -2.037857 0.583687 1.333884 -0.284810 0.672617 2.631051 3.140847 2.483296 0.580209 -0.653100 0.816150 2.163372 -1.235814 1.117049 0.873316 3.410164 2.508471 0.010722 -0.484324
wb_dma_pri_enc_sub/input_pri_in 1.236156 0.433979 0.012863 -1.775587 0.640064 -0.162719 -0.631595 -1.751807 1.842800 -0.503025 1.405065 3.167420 -0.836938 -2.231101 0.308611 -0.686535 -0.418055 0.530607 1.639415 -0.884988
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 4.822698 2.039643 0.805930 2.904698 3.782905 2.849400 -1.304232 2.213465 -2.187991 0.000540 -1.296750 -0.980639 0.108891 1.174874 0.373601 -0.154619 -0.446725 -1.918755 1.759340 2.149079
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.802581 0.781858 0.037643 -2.890752 -0.977360 1.544854 0.042104 -2.292166 0.460838 -1.592079 1.072793 -0.553002 -0.259909 -1.819340 -1.059387 0.262940 1.735989 -0.174593 0.348195 -2.334819
wb_dma_ch_sel/assign_146_req_p0/expr_1 3.257281 2.104394 0.335715 -1.815078 -1.424239 -0.451204 -1.170224 1.875467 -1.313313 -0.799336 -0.923360 -0.227306 0.143464 2.523319 -1.407887 0.300567 1.639404 -2.554746 -0.033676 -0.361637
wb_dma_ch_sel/assign_101_valid/expr_1 -1.300305 -0.085542 -1.684902 -2.132820 -4.033977 -0.977434 -1.883100 2.730068 -1.859631 1.032169 -1.952374 -2.564386 2.338330 1.194571 -0.355723 0.744837 5.876695 -2.065628 -2.670396 -1.357924
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.322443 0.548469 0.550507 0.177884 0.995332 1.962617 0.644166 -0.168727 0.167543 -0.063470 0.118887 0.609921 -0.131114 -0.632775 -0.565364 1.017312 1.491306 0.258865 1.209933 -2.206717
wb_dma_de/reg_de_adr1_we -0.320132 0.548813 0.133455 1.326233 -0.938315 -1.490610 0.281804 0.780026 -1.000911 -1.769280 1.603914 -0.291469 1.069492 0.534346 -0.103809 -0.852845 0.596587 -0.866610 -0.469620 0.860203
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.053556 2.056129 -1.640390 -2.163623 -0.821482 -2.758963 -0.267612 0.031803 1.012548 -1.931916 -1.375328 2.490591 2.885639 -1.045188 0.271031 1.249229 1.704017 1.160788 0.612391 1.038814
wb_dma_ch_sel/always_46/case_1 0.034648 -1.157003 -1.311534 0.205941 0.548171 1.412599 -1.262239 -0.125809 -1.600762 2.430092 0.045743 1.912917 -0.562603 2.631150 -0.431904 -0.661694 -1.773796 0.764562 -0.168194 -0.218317
wb_dma_ch_rf/assign_11_ch_csr_we -3.371804 -1.747908 -3.704152 -2.523730 0.042340 -1.622926 1.132663 1.461042 -1.335918 2.651607 -2.476504 -1.810221 4.458340 -0.089532 -1.316495 -1.645390 0.955848 1.133388 -3.052831 0.822648
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.568830 0.865398 0.177299 3.532270 2.814736 2.416387 -1.030319 -1.392534 -0.671070 0.736756 -0.840049 -2.318242 0.756248 -2.457543 0.272642 1.852513 -0.974468 -1.288010 0.409562 1.154420
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.956692 0.782864 0.049267 -2.959085 -0.967732 1.681938 0.095354 -2.356202 0.560992 -1.585534 1.134988 -0.467468 -0.344728 -1.780258 -1.035791 0.340315 1.766875 -0.082200 0.429090 -2.478072
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.063923 1.113757 -1.374853 -0.836316 -1.184708 -0.280903 2.077286 5.307756 -3.271003 -2.028137 -0.804284 0.607748 1.878352 4.005991 -0.933207 -2.750934 1.993278 1.587765 -0.275518 0.999560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.754404 1.247936 -1.020360 -2.627347 -0.983283 0.044985 0.081081 3.090783 -1.946521 -0.274041 -2.022223 0.532376 -0.222422 3.363606 -0.991096 -0.582291 1.668337 0.326944 -0.193601 -1.089250
wb_dma/wire_de_adr0_we -0.443825 0.531774 0.102717 -1.910810 -1.848427 -0.886373 -0.024996 -0.666785 0.834781 -0.417406 0.601824 -0.692572 -0.605592 3.111808 -1.052067 1.060820 -0.352507 0.553954 0.459968 0.128452
wb_dma_wb_slv/wire_rf_sel -1.221852 4.548962 -0.051808 1.110681 1.212437 -4.537669 0.767724 1.667557 -2.459271 -4.681273 0.778199 -1.759643 -1.142475 2.670158 -1.163391 -1.133582 -3.157204 -3.015291 -1.886954 0.495835
assert_wb_dma_wb_if -2.843761 0.198299 -1.563606 1.349473 -1.929590 -0.088875 -0.336913 -0.885873 -2.112694 -0.013822 -1.589276 -1.747084 0.510865 -5.099128 -0.472112 -1.018044 -0.989522 -0.123968 -2.757374 0.532482
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.386184 0.580895 0.560804 0.228596 1.024625 2.028537 0.600401 -0.104540 0.137954 -0.074311 0.137989 0.606747 -0.126953 -0.636458 -0.565167 1.033791 1.487856 0.232046 1.193551 -2.236978
wb_dma_ch_sel/assign_120_valid 3.791269 1.655612 0.164511 -3.327092 -0.558563 0.977726 -1.509465 1.317168 -0.318201 0.900805 -2.510931 0.198748 -0.942077 2.132430 -1.394238 1.052575 1.214937 -1.692534 0.467771 -1.192086
wb_dma/wire_wb1s_data_o 0.355899 -0.743953 -0.948639 2.045677 2.760670 1.808810 -0.031955 -2.550515 -1.695978 0.288462 0.530114 -0.433111 2.897422 -0.317706 0.871914 -1.406280 -1.155425 1.668824 1.731778 3.916849
wb_dma_de/wire_adr0_cnt_next1 -2.848777 -2.426940 -2.765010 -1.598122 -3.241371 0.441905 -0.769505 1.750379 0.592274 1.244635 -2.602850 -0.584765 0.229805 -0.829351 1.164185 1.742762 1.156957 2.101493 -4.810594 -1.493200
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.382808 0.588524 0.538849 0.246421 1.033407 2.024225 0.654581 -0.105073 0.124204 -0.087352 0.127516 0.560925 -0.103781 -0.634915 -0.574495 1.021304 1.500230 0.242177 1.193385 -2.262263
wb_dma/wire_pt0_sel_o 0.170206 -1.256338 -1.463256 2.365687 3.265210 2.795088 1.712936 -0.633686 -2.187721 0.103564 0.172726 -0.114891 3.876487 0.380546 0.937015 -2.828987 -1.257000 3.761876 2.078274 5.193154
wb_dma/wire_pt0_sel_i -3.219887 0.333480 -2.682073 1.320824 -1.699460 -0.879868 -0.831551 -0.601473 -2.376595 -0.337706 -1.583873 -0.320549 0.346256 -6.310651 0.035218 -2.159389 -1.952159 0.351104 -3.211809 1.013243
wb_dma_ch_rf/always_11 3.144899 1.157294 -0.975561 -0.022537 2.516690 1.428090 0.154338 3.828391 -1.780370 -0.483347 -1.479562 3.735403 -1.263961 -1.996821 0.637462 -2.031203 1.363454 0.287195 0.102285 -3.042717
wb_dma_ch_rf/always_10 3.050713 1.633625 -0.942974 -4.165783 -0.103945 0.034933 -0.547924 1.333599 -0.059844 -0.777372 -0.512460 3.778885 -1.139463 0.926318 -0.607368 -1.248511 1.257356 0.854014 1.539762 -2.009853
wb_dma_ch_rf/always_17 2.267742 1.763338 -0.150430 1.350478 3.275587 -0.147841 -1.522734 1.133755 0.358422 0.008807 -0.962538 0.164036 2.060639 -5.570365 1.130427 -1.445135 1.764133 -2.896941 0.486854 1.133714
wb_dma_ch_rf/always_19 -0.739918 -0.178709 0.622323 1.624947 0.453843 -0.509780 -1.581590 0.270076 0.462615 1.255120 -1.246231 -1.737832 -1.283383 -1.001671 0.608868 0.816017 -2.282566 -2.388921 -1.714932 1.250377
wb_dma_ch_rf/input_de_csr_we 3.400740 -0.347386 -1.657890 -1.288984 3.350894 3.079559 1.158652 -2.781828 -3.286975 1.856165 -2.468316 2.274984 3.625602 -1.061864 -0.937227 -1.836387 0.243785 1.896587 2.080848 0.922462
wb_dma_ch_sel/assign_147_req_p0 3.192958 2.057698 0.277890 -1.781865 -1.419619 -0.532609 -1.150210 2.003593 -1.404969 -0.823396 -0.896905 -0.194378 0.234222 2.498259 -1.382117 0.085392 1.637816 -2.533783 -0.079835 -0.165710
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.097476 1.121855 -1.486826 -1.007584 -1.231691 -0.300552 2.055987 5.263303 -3.223149 -1.901131 -0.948350 0.657272 1.914925 4.019855 -1.006766 -2.678629 1.999746 1.657350 -0.233383 1.012114
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 2.006603 0.797103 0.506156 -0.242461 0.742894 0.310323 0.011167 2.381286 -0.791532 -0.632528 -0.322922 0.818458 -0.678651 2.163728 0.123819 -1.101907 0.141599 -0.295805 0.801738 0.435522
wb_dma_wb_if/wire_slv_dout -3.479805 -0.239782 0.313176 -2.463484 -3.006832 -3.906051 -2.314622 -1.592913 -3.928854 0.045898 0.343818 -3.136966 3.000072 3.257277 -0.078541 -5.597954 0.470497 -3.901038 0.874686 7.132896
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.463925 3.904929 -0.327714 0.539001 0.590119 -2.599041 -3.383277 -0.241547 -0.045866 0.024000 -1.192484 0.590739 0.286132 -2.244763 0.515093 0.198081 -1.662369 -2.411533 1.926777 3.623071
wb_dma/wire_pointer -0.016383 -1.077951 1.041759 -1.418258 0.229214 0.366734 2.365718 -3.864367 1.549696 2.112783 0.339261 1.210896 1.746106 -2.912009 -2.219516 0.621624 1.221902 -0.091615 0.902477 -3.033299
wb_dma_de/assign_75_mast1_dout/expr_1 0.451619 -0.747273 -0.942841 2.210386 2.907294 1.940407 -0.047553 -2.633780 -1.771442 0.271374 0.559590 -0.482126 2.970549 -0.362766 0.939134 -1.432232 -1.191285 1.691762 1.839972 4.089674
wb_dma/wire_ch3_csr -0.687908 -1.366232 -2.854131 0.794015 -2.850898 -0.231469 -2.468104 -1.607089 -3.551838 0.969436 -2.441127 -0.993459 2.455809 -0.097578 1.259588 0.969303 -1.081854 -0.323910 -2.690250 4.376256
wb_dma_ch_rf/assign_27_ptr_inv 0.924293 -0.372932 1.538179 1.786355 1.339011 1.857840 2.098026 -0.009948 0.923439 0.408148 1.339799 0.095362 0.846392 -2.596099 -0.857422 0.621487 3.133471 -0.441184 0.882483 -3.578934
wb_dma_de/reg_adr1_inc -0.376977 0.527278 0.129815 1.302142 -0.868798 -1.418568 0.273914 0.636022 -0.975225 -1.702306 1.522734 -0.299495 1.077495 0.332410 -0.099099 -0.824351 0.550807 -0.859266 -0.469071 0.817347
wb_dma_ch_sel/input_ch6_csr -2.662391 -0.884298 -2.844028 0.159436 -2.467921 -0.268198 -1.256885 -1.424775 -3.084281 0.882567 -2.208055 -1.855432 2.313125 -2.734583 0.088457 0.247927 -0.047592 -0.879054 -3.802024 1.518929
wb_dma_de/input_mast0_err 2.953367 1.690315 -0.964541 -4.368731 -0.312351 -0.172602 -0.618788 1.110752 0.066056 -0.793494 -0.417118 3.794033 -1.181154 1.099535 -0.678010 -1.127276 1.175853 0.922193 1.584793 -1.982045
wb_dma_de/assign_68_de_txsz/expr_1 4.241478 2.862480 -0.722509 1.855072 3.359053 1.693795 -1.894027 2.553948 -1.993573 -0.073091 -3.564378 -1.926428 1.862858 -2.692589 0.693005 0.442991 1.636519 -2.699937 -0.073707 1.413356
wb_dma/wire_ch2_csr -0.780938 -1.404494 -2.918167 0.692943 -3.058494 0.047078 -2.241335 -1.595616 -3.572057 0.861121 -2.431156 -1.282407 2.466652 0.030138 1.125648 1.113997 -0.736455 -0.132028 -2.780341 4.037103
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.325923 0.440836 -0.001529 -1.835276 0.610404 -0.129799 -0.661584 -1.777442 1.800941 -0.503435 1.337760 3.170123 -0.780528 -2.129868 0.267196 -0.660381 -0.336303 0.543439 1.681505 -0.872378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.343929 0.580869 0.532526 0.229359 1.061538 2.043612 0.622535 -0.102702 0.123290 -0.063000 0.113126 0.582345 -0.128886 -0.633859 -0.594314 1.040485 1.483100 0.223946 1.181037 -2.256312
wb_dma_rf/input_ndnr 3.094964 0.863348 -0.449827 0.180813 2.294585 2.823502 1.273190 0.367541 -2.096611 0.308269 -0.574428 0.512805 3.761127 -2.545035 -0.864304 -1.168489 5.015615 -0.035157 1.989335 -1.644225
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.341526 0.596057 0.558395 0.227535 1.015881 2.002292 0.637539 -0.132254 0.147346 -0.048927 0.116863 0.558809 -0.097469 -0.638984 -0.577272 1.064353 1.518612 0.245927 1.183755 -2.267763
wb_dma_de/always_19/stmt_1 -0.684110 0.753559 -0.930262 -2.101406 -1.160308 -1.184215 2.479183 2.221849 3.399526 -0.658182 -1.865534 0.324140 0.725629 0.792394 -0.679419 2.300008 0.588679 4.137616 -0.199463 -0.847273
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.512924 0.387261 0.801104 -1.422220 -0.273470 -0.739876 -2.596494 -0.090418 0.612460 1.093992 -0.856264 -0.236367 -0.594111 1.237054 0.105767 -0.410346 -1.376083 -2.643220 0.306243 2.680603
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.824719 -4.190280 1.294996 -3.597637 -0.555102 -0.195124 -2.730866 0.898543 1.524485 4.449595 -0.699910 4.201571 0.365344 2.534693 1.672906 -3.859844 0.394304 -1.333353 1.150419 3.771923
wb_dma_ch_sel/assign_139_req_p0/expr_1 3.215850 2.119225 0.302085 -1.786891 -1.447999 -0.453863 -1.201870 1.882791 -1.311871 -0.728340 -0.976568 -0.328899 0.199554 2.428844 -1.437548 0.323965 1.681657 -2.609540 -0.085648 -0.280409
wb_dma_de/assign_78_mast0_go/expr_1 -1.315938 -0.189343 -0.475003 0.528893 0.715735 -1.419758 -0.549984 0.220019 0.762181 -0.554768 0.898480 1.941007 -1.372339 -1.823513 1.163741 -1.393753 -2.021188 0.364581 -0.458080 0.309162
wb_dma/assign_6_pt1_sel_i 0.275262 -1.122462 -1.430777 2.342168 3.214461 2.762168 1.640167 -0.583189 -2.102745 0.023690 0.166747 -0.126303 3.759188 0.377888 0.930521 -2.739829 -1.230480 3.654205 2.102583 5.117729
wb_dma/wire_mast1_adr -0.843473 0.803043 -0.944571 -2.039795 -1.129207 -1.331179 2.510226 2.145533 3.458537 -0.688501 -1.872882 0.190064 0.803824 0.536413 -0.713142 2.333592 0.558041 4.040103 -0.352315 -0.928259
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.347047 -0.160767 -0.526167 0.507382 0.682588 -1.465824 -0.579841 0.264634 0.727397 -0.513339 0.855925 1.934536 -1.389329 -1.805103 1.200352 -1.408473 -2.025944 0.320999 -0.508438 0.358971
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.069249 1.731495 -0.945169 -4.370435 -0.259561 -0.041861 -0.544673 1.191459 -0.020947 -0.809423 -0.454471 3.775608 -1.104016 1.175996 -0.711400 -1.162125 1.250718 0.925691 1.643713 -2.007598
wb_dma_wb_slv/input_wb_stb_i 2.681602 2.254790 0.922549 -1.066656 -1.534196 -1.675932 0.020010 3.616819 -1.767225 -2.951726 1.817354 0.478820 -0.142189 7.107992 -1.074407 -1.885550 0.782893 -0.960517 1.584437 1.955801
wb_dma_de/reg_adr1_cnt 0.081617 -1.436330 0.621554 2.490921 -1.032602 -0.636010 2.784855 3.679425 1.410260 -1.103619 0.806971 0.595230 3.139487 -0.897304 1.001512 0.021673 3.765105 1.608575 -0.414967 0.343356
wb_dma_ch_sel/always_42/case_1/stmt_4 1.269767 0.277083 -0.815210 -1.124013 1.276905 1.573392 0.856776 -5.504726 -0.382869 1.261238 -0.729264 0.330159 2.793237 -2.070421 -1.641854 1.258327 -0.584577 1.294826 1.892600 0.252564
wb_dma_ch_sel/always_42/case_1/stmt_2 1.080487 0.912241 -0.937687 0.079205 1.977038 0.820980 -0.758974 -3.313894 0.476137 -0.837373 1.484258 1.584911 1.284978 -3.031116 0.554889 -0.485457 -0.639568 1.195414 2.352973 1.313993
wb_dma_ch_sel/always_42/case_1/stmt_3 2.495198 1.125279 -0.444617 -0.531536 1.324563 2.283106 -0.235629 -3.537924 -0.187878 -0.316915 0.603694 -0.177762 2.633427 -1.281148 -0.585971 0.913204 1.422612 0.934946 2.894644 0.889554
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.257226 -1.469721 -0.818122 -0.989799 -0.326446 3.264286 -0.311585 -0.441608 -3.554036 1.589377 -3.483389 -2.101285 0.118117 1.242665 0.260525 -1.222044 -2.679215 0.179162 -1.318323 4.082447
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -4.137863 -0.633751 -1.172087 1.280337 -1.376795 0.078237 -0.922144 -4.275237 -2.450817 0.930459 -1.395317 -2.969432 1.132573 -5.143644 0.044679 0.330752 -0.541410 -2.107852 -2.757684 0.295952
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 2.382646 0.105025 0.953120 -1.105511 -2.597124 -0.041328 0.815207 5.870847 -2.105247 -1.266212 0.128739 -0.583559 1.566773 7.885264 -1.025469 -3.491487 0.650364 -0.616181 0.575410 5.409693
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.270607 -0.165790 -0.474516 0.433748 0.707176 -1.426507 -0.532300 0.287513 0.792881 -0.556552 0.870159 2.048302 -1.429973 -1.849857 1.183412 -1.443971 -2.028581 0.346541 -0.456938 0.258782
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.609970 -4.559814 0.698097 -3.623334 -0.317117 0.712397 -0.993215 2.525034 1.250939 4.149841 -1.095084 4.458383 1.296877 3.335704 1.535391 -4.957919 0.304797 0.890978 1.499081 4.800364
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.313031 0.853194 -0.301318 0.299641 2.450551 3.077005 1.397271 0.120795 -1.885547 0.240703 -0.324282 0.598980 3.718093 -2.556309 -0.856248 -1.041627 5.060656 0.119985 2.268561 -1.696424
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.808046 0.730908 0.058549 -2.898232 -1.006117 1.611559 0.113371 -2.400598 0.611585 -1.541993 1.137655 -0.513551 -0.241381 -1.773175 -1.083176 0.359556 1.764470 -0.045889 0.406360 -2.423386
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.127210 0.138385 -1.570778 -0.442223 1.409259 2.035043 1.829145 5.725527 -3.218946 0.019170 -2.908886 1.768318 1.261531 1.267317 0.115545 -3.154915 1.831905 2.045148 -0.054625 0.220305
wb_dma/wire_txsz 2.014196 1.641288 -0.028237 1.522497 3.281447 -0.234733 -1.442988 1.253563 0.450594 -0.062220 -0.783312 0.190731 1.885428 -5.578341 1.195007 -1.596859 1.576057 -2.861235 0.366941 1.088055
wb_dma_de/always_14/stmt_1 2.870836 1.687611 -0.991430 -4.348816 -0.325747 -0.154649 -0.591527 1.199099 -0.084935 -0.749209 -0.550402 3.571843 -1.058268 1.222464 -0.750512 -1.180208 1.181872 0.851588 1.460920 -1.848173
wb_dma_wb_slv/reg_rf_ack 2.565338 2.161800 0.942141 -1.038980 -1.501978 -1.698659 -0.021381 3.674725 -1.695506 -2.908474 1.728770 0.376041 -0.188748 7.066051 -1.027250 -1.895379 0.718468 -0.935112 1.506963 1.991496
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 3.664051 2.610390 -0.820925 -0.318757 -0.654521 -2.425688 -2.679716 2.276074 1.607534 -2.355014 -1.373203 0.261578 1.875645 -1.050849 1.736700 1.806379 1.869590 -1.226715 -0.088626 2.816317
wb_dma/wire_de_csr_we 3.594225 -0.229972 -1.668118 -1.343658 3.428392 3.123807 1.137836 -2.620711 -3.326831 1.841525 -2.493721 2.332857 3.569820 -0.948492 -0.961718 -1.867992 0.314300 1.871747 2.189426 0.852558
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.930730 1.090214 -1.476574 -1.037318 -1.275659 -0.405725 2.010399 5.090287 -3.198998 -1.899149 -0.870036 0.619268 1.896797 4.065838 -1.001807 -2.667073 1.802688 1.643441 -0.263263 1.096377
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.572625 4.522355 -0.276588 0.945704 1.189298 -4.780231 0.719656 1.357000 -2.359806 -4.470068 0.675202 -1.791154 -0.962193 2.334815 -1.256894 -1.150101 -3.284165 -3.027262 -2.018140 0.590406
wb_dma/wire_ch1_txsz -1.032596 0.384644 -1.368018 -0.214692 1.037512 -1.053509 -1.364660 -3.186044 0.543138 -0.749688 1.443461 1.298384 1.266120 -2.538749 1.125758 -1.448966 -2.049351 1.006799 1.290811 3.237670
wb_dma_rf/inst_u9 3.196733 1.768888 -0.873716 -4.290904 -0.243984 0.020987 -0.581640 1.199901 -0.027243 -0.810952 -0.486580 3.626726 -1.036526 1.296690 -0.764344 -1.078151 1.309701 0.848483 1.693996 -1.919168
wb_dma_rf/inst_u8 3.027712 1.730162 -0.969393 -4.298762 -0.272920 -0.043449 -0.535510 1.178277 -0.098489 -0.742856 -0.553304 3.572669 -1.025171 1.204544 -0.786972 -1.096702 1.299677 0.870051 1.519884 -1.997291
wb_dma_rf/inst_u7 -2.578994 -1.226130 -2.781520 0.003110 -2.421007 -0.018626 -1.121965 -1.253637 -3.117747 1.125736 -2.276711 -1.594223 2.221170 -2.296919 0.094081 0.070698 -0.107753 -0.572172 -3.674998 1.542038
wb_dma_rf/inst_u6 -2.637619 -0.866558 -2.693840 0.088529 -2.450288 -0.415227 -1.115856 -1.277450 -3.017768 0.806359 -2.070269 -1.820816 2.419255 -2.389220 0.051062 0.058804 0.031203 -0.824835 -3.598475 1.670463
wb_dma_rf/inst_u5 -2.548048 -0.937274 -2.596344 0.146895 -2.297536 -0.236030 -1.155412 -1.005406 -2.870017 0.881897 -2.149935 -1.691807 1.990853 -2.337444 0.113769 0.112967 -0.171634 -0.864896 -3.722686 1.366657
wb_dma_rf/inst_u4 -2.887799 -0.928679 -2.811854 0.146190 -2.382184 -0.372884 -1.236184 -1.150750 -3.163798 1.064115 -2.357720 -1.903538 2.288678 -2.484257 0.069161 -0.008099 -0.180121 -0.941477 -3.844203 1.604236
wb_dma_rf/inst_u3 -2.543216 -0.822862 -2.786722 0.054070 -2.419928 -0.243564 -1.301992 -1.262350 -3.105874 0.778667 -2.154650 -1.846662 2.306609 -2.580948 0.100945 0.103951 0.023455 -0.944166 -3.677731 1.555392
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.857175 1.280814 -0.997008 -2.681475 -0.999495 0.073033 0.044490 3.099062 -1.919701 -0.246862 -1.994208 0.599403 -0.262330 3.454771 -1.034409 -0.573296 1.705702 0.294083 -0.080492 -1.085595
wb_dma_rf/inst_u1 -2.547176 -0.989129 -2.664925 0.122095 -2.260066 -0.138350 -1.161967 -1.295613 -3.000250 0.996558 -2.121743 -1.732747 2.286155 -2.472064 0.071158 0.028152 -0.035023 -0.794902 -3.595345 1.537533
wb_dma_rf/inst_u0 -4.805965 -0.111927 -1.713208 -0.099198 -1.483726 -3.015969 -0.018729 -0.807073 -2.187651 1.010770 -2.666511 -2.519555 2.155463 -4.306838 -0.438126 -1.368205 -1.953714 -2.184503 -3.938980 2.245791
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.504417 -2.717970 -0.643650 -0.258110 2.255471 0.480682 0.453912 4.092178 -0.917228 3.209828 -3.447672 3.458887 2.003347 -1.015579 2.130464 -3.645334 1.124973 1.307138 -0.499587 1.914330
wb_dma_inc30r/assign_2_out -0.262716 -2.741104 0.402624 2.080041 0.338317 0.227178 2.007359 4.641951 2.046582 1.619284 -3.002495 1.147736 0.703397 -1.900617 2.910027 1.391335 2.462624 2.484836 -1.274402 -0.593657
wb_dma/wire_mast1_din 0.326752 -0.725898 -0.953448 2.127561 2.778012 1.810495 -0.037573 -2.539792 -1.764234 0.288860 0.561463 -0.562759 2.937747 -0.298130 0.900122 -1.408751 -1.193942 1.609087 1.712462 4.062311
wb_dma_ch_sel/assign_2_pri0 4.664447 1.372043 -0.486326 -0.644403 1.858156 2.936100 0.682881 3.766365 -2.589562 0.061724 -2.409077 1.956452 0.085211 -0.093138 -0.556451 -0.672294 3.531198 0.006032 0.675113 -3.458371
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.048269 1.194828 -1.394519 -0.986731 -1.240992 -0.435582 2.073973 5.243156 -3.189043 -2.064947 -0.815608 0.589397 1.905622 4.135975 -0.986728 -2.796807 1.807819 1.600791 -0.205976 1.258493
wb_dma_rf/input_de_adr0_we -0.479808 0.520311 0.106148 -1.858879 -1.806402 -0.872287 0.014854 -0.695141 0.831606 -0.416325 0.597435 -0.677280 -0.552182 2.995703 -1.041115 1.041961 -0.342195 0.537333 0.466328 0.156580
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.849486 0.831787 0.015507 -2.959185 -0.998512 1.518360 -0.041448 -2.305924 0.457011 -1.556677 0.978436 -0.547231 -0.241352 -1.757406 -1.034933 0.259046 1.656325 -0.232349 0.340064 -2.185777
wb_dma_wb_mast/always_1/if_1/stmt_1 0.917510 -0.585100 -0.697339 -2.261731 1.005800 1.455148 1.051573 -6.650026 -0.125845 1.498416 0.143107 0.423661 2.875505 1.207545 -1.878049 0.587125 -1.876068 2.586947 2.830528 2.111880
wb_dma_ch_sel/always_48/case_1/cond 1.295931 0.441688 0.022752 -1.816339 0.625714 -0.137093 -0.626740 -1.826593 1.842384 -0.502961 1.451260 3.185930 -0.810068 -2.126603 0.267135 -0.676384 -0.372201 0.577186 1.691766 -0.887898
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.070464 1.086026 -1.475944 -0.852517 -1.188869 -0.232800 2.120774 5.312929 -3.369488 -2.019430 -0.819764 0.639492 1.993000 3.966270 -0.965150 -2.816455 2.046903 1.662739 -0.284774 0.982411
wb_dma_rf/input_wb_rf_we -2.029493 -2.492905 -3.354427 -2.656963 1.098596 -2.718320 -0.285175 -1.034171 -0.004831 -1.471054 -1.857627 -4.833357 3.251737 -1.679398 1.136192 -1.987220 0.021753 -0.402619 -5.723913 1.277243
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.500822 0.499028 0.043698 -1.789701 0.661738 0.081279 -0.580545 -1.714686 1.756099 -0.483079 1.348853 3.131230 -0.785782 -2.058764 0.162028 -0.566434 -0.128104 0.541855 1.733667 -1.049734
wb_dma/assign_7_pt0_sel_i -3.129098 0.277654 -2.474630 1.141200 -1.716496 -0.938671 -0.777420 -0.406825 -2.116655 -0.439181 -1.332760 -0.198058 0.138018 -5.942219 0.107348 -2.108835 -1.894029 0.377270 -3.069927 0.887240
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.997446 -0.331158 1.513404 1.737124 1.354089 1.834632 2.050266 0.077544 0.872834 0.411545 1.326765 0.059427 0.800155 -2.449722 -0.858764 0.615587 3.183339 -0.465898 0.874317 -3.562804
wb_dma_wb_mast/wire_mast_pt_out -2.333437 2.241354 -1.922874 0.992253 1.265690 -1.905105 -0.038817 -1.272638 -1.833226 -1.828006 -0.660760 -1.274091 1.028021 -2.244507 -0.032377 0.262537 -1.628639 -1.138623 -2.294487 0.078613
assert_wb_dma_ch_arb/input_state 2.312681 0.786503 -1.005490 -0.846560 0.800116 0.913884 0.031699 3.766742 -2.709165 0.096632 -2.426484 1.296521 0.253280 0.654136 0.008088 -1.672125 1.994810 -0.277553 -0.442126 -1.117275
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.419901 0.599808 0.538144 0.191176 1.056668 2.028964 0.615268 -0.130590 0.126216 -0.084541 0.117569 0.611968 -0.131715 -0.647362 -0.562488 1.014064 1.533399 0.228158 1.229412 -2.261959
wb_dma_de/always_8/stmt_1/expr_1 2.751931 0.977737 -0.410589 -0.829464 1.911619 0.326785 -2.117893 2.151733 -0.411169 0.859769 -2.262845 2.662642 -1.845377 -2.662206 0.849997 -1.371084 -0.668970 -2.019876 -0.515512 -0.838506
wb_dma/wire_ch0_csr -0.291066 -0.012349 -1.786524 -0.814525 -1.912230 -1.092022 -0.865658 0.289849 -0.458344 2.198609 -4.498119 1.018272 2.302435 -2.487160 -0.103437 0.464495 -3.198589 -0.226453 -2.523418 4.578150
wb_dma_de/assign_69_de_adr0/expr_1 -4.265142 -1.464703 -1.793599 -5.651493 -3.379724 -0.685600 -1.026096 0.291111 -0.827591 1.814065 -2.662878 -1.761302 -1.323380 2.070345 -0.662267 -1.029155 -0.195655 0.188141 -3.561877 -0.840084
wb_dma_wb_slv/wire_pt_sel -8.317356 0.822096 -4.593870 2.632798 1.742590 -2.218706 2.304822 0.441232 -5.129849 0.020019 -2.889136 -2.759176 3.306626 -6.432059 -0.492806 -4.312238 -4.189607 1.620736 -4.118077 3.392604
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.807330 1.483585 0.128616 -1.081295 -0.655688 -2.649318 -1.684121 -1.460652 -0.104138 2.835989 -2.410615 3.293328 -2.269830 -1.736858 -1.114402 0.527664 -3.811454 -1.801061 0.299317 -0.291301
wb_dma_ch_sel/wire_de_start 1.366993 3.436803 -0.043006 1.524248 -1.479765 -4.176442 -3.394004 1.332979 1.384346 -1.266329 -0.929483 1.169986 1.402728 -2.117548 1.719317 2.136111 0.589232 -2.016166 1.074319 3.720114
wb_dma_wb_mast/assign_3_mast_drdy 1.908440 3.492190 -3.450195 -0.227615 -0.016700 0.513432 -2.331686 -2.535241 -4.651068 -1.332454 1.214662 0.623120 2.409818 0.630141 -1.517449 0.241511 2.558440 -0.003737 2.357574 -0.845918
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.901893 1.557340 -0.787490 0.320046 2.490087 2.644813 -1.543488 0.495578 -2.349411 0.922393 -2.889639 -0.491113 1.520379 -1.621965 -0.008133 0.074921 1.137819 -1.514066 0.731914 0.816388
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.916862 1.289645 -0.949343 -2.669085 -0.936257 0.110013 0.041864 3.030438 -1.905481 -0.325931 -1.892496 0.632359 -0.250401 3.523742 -1.001276 -0.548736 1.683985 0.347587 0.005878 -1.080936
wb_dma_de/always_5/stmt_1 4.061781 1.151980 -0.001402 -1.532051 1.144608 1.730258 -1.484713 1.946025 -1.225186 1.350302 -3.203986 0.764838 -0.330265 -0.854093 -0.324837 -0.031244 1.494591 -2.260670 -0.061852 -1.205477
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.233899 -0.130241 -0.479800 0.493534 0.677784 -1.347490 -0.549122 0.197379 0.763876 -0.525802 0.885644 1.954035 -1.387264 -1.765095 1.165267 -1.355187 -1.986243 0.358911 -0.441184 0.289048
wb_dma_de/input_mast1_err 2.827235 1.622638 -0.953715 -4.324275 -0.331721 -0.086516 -0.549228 1.130016 0.000235 -0.724900 -0.519918 3.608776 -1.065711 1.138074 -0.710694 -1.115890 1.198916 0.886572 1.480165 -1.905461
wb_dma_de/reg_mast0_adr -0.775651 2.227863 -1.891062 3.095877 -2.030301 -1.705332 -1.600488 -1.626206 -4.846632 -1.818810 2.767138 -1.651994 3.010548 0.885944 -1.408857 0.383209 2.501129 -2.462120 -0.142147 -0.070509
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.069832 1.612175 -0.298958 -2.386897 -0.491428 1.406775 -0.200161 -4.111454 0.664849 -0.741043 1.215636 -0.801423 1.990235 1.817710 -1.639904 1.985433 1.067224 1.475993 3.360069 0.977173
wb_dma_ch_rf/assign_15_ch_am0_we 0.033596 -1.108760 -1.330032 0.221463 0.569309 1.429342 -1.195694 -0.152230 -1.478734 2.355059 0.051229 1.887952 -0.493250 2.487616 -0.430277 -0.610382 -1.713124 0.767796 -0.194200 -0.254196
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.791492 0.661024 0.494333 -2.349120 -0.017836 1.443055 -0.058837 -1.998917 1.047572 0.019579 0.488659 1.231049 0.602688 -0.286444 -0.977124 0.819474 1.820294 0.246584 2.246417 -1.351387
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.467067 0.604529 0.580114 0.204905 1.055325 2.051473 0.659403 -0.145780 0.170160 -0.082412 0.137314 0.633763 -0.124287 -0.638991 -0.589630 1.045758 1.526901 0.263287 1.285803 -2.260428
wb_dma_rf/inst_u2 -3.182779 -1.466019 -3.413962 0.048229 -2.158810 -0.262583 -1.332544 -2.428133 -3.078575 0.306704 -1.909013 -2.877679 2.679477 -2.842014 0.343009 0.087494 -0.109427 -0.689625 -4.530703 1.459381
wb_dma_ch_rf/wire_ch_adr1_dewe -0.438078 0.518787 0.154243 1.311834 -0.905555 -1.474262 0.296783 0.635947 -0.950336 -1.745237 1.580639 -0.314948 1.082003 0.371865 -0.114997 -0.811368 0.519548 -0.879568 -0.498148 0.826163
wb_dma_ch_rf/always_17/if_1 2.303855 1.761972 0.012038 1.289917 3.245234 -0.217009 -1.485105 1.063897 0.561510 -0.169471 -0.682520 0.303288 1.954109 -5.442036 1.099234 -1.522606 1.659883 -2.778952 0.662809 1.177329
wb_dma_de/assign_71_de_csr 1.156636 0.229431 -0.759669 -1.160025 1.263673 1.461917 0.928903 -5.772003 -0.302371 1.381799 -0.699518 0.452117 2.776931 -2.191881 -1.733629 1.280776 -0.772707 1.302470 1.903204 0.218317
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.370356 -0.162594 -0.488177 0.547142 0.719460 -1.444632 -0.572717 0.163946 0.764530 -0.530925 0.878419 1.932257 -1.391913 -1.870697 1.215511 -1.418789 -2.096939 0.343199 -0.482327 0.323543
wb_dma_ch_sel/always_42/case_1 -1.548286 -2.238864 -1.566581 -1.469856 -0.208694 1.795211 0.214873 -1.442841 -3.199771 2.430165 -4.078805 0.204221 -0.615232 -0.640835 0.129807 -1.891705 -5.227895 0.832454 -2.474856 3.489250
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.521067 1.911411 -0.603944 -3.351583 -0.297409 -0.591110 0.138422 -5.197003 1.393136 -0.030077 -0.505146 -0.945104 3.019828 -0.083456 -2.139850 2.145232 -0.156174 0.711723 2.322262 1.589050
wb_dma_ch_sel/always_6/stmt_1 2.687266 2.858372 -0.248606 -2.937028 -0.466436 0.024850 -1.039880 -3.492907 1.678145 -1.665819 0.819968 -1.638787 2.848179 0.929572 -1.183365 2.019630 1.783672 0.319138 3.331172 2.263473
wb_dma_ch_rf/reg_ch_chk_sz_r 2.939008 0.980068 -0.376229 -0.975638 1.808905 0.422747 -2.024421 2.183664 -0.461800 0.740610 -2.141282 2.652973 -1.691522 -2.368322 0.764719 -1.389995 -0.417174 -1.949339 -0.367209 -0.832745
wb_dma_ch_sel/always_3/stmt_1 3.220204 0.876710 -0.341892 0.264140 2.320446 2.965099 1.383353 0.392179 -1.984185 0.248239 -0.478102 0.632674 3.668462 -2.512967 -0.859535 -1.097852 5.014410 0.045043 2.091434 -1.733508
wb_dma/wire_pointer2_s -1.836303 -0.530531 -1.214610 0.375536 -0.169150 -0.243432 -0.194294 -1.801286 -0.837528 -0.669563 -0.116192 -2.318029 0.906636 -1.519178 0.089018 0.012864 -0.279978 -0.420305 -2.037647 0.105545
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.412221 0.458099 -0.006450 -1.884958 0.617492 -0.067886 -0.658745 -1.767349 1.821217 -0.545783 1.395931 3.190722 -0.794610 -2.082324 0.251219 -0.615323 -0.251858 0.558870 1.736843 -0.943694
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -5.377159 2.617306 -1.749220 2.678802 1.758522 -3.007215 1.011733 -0.434924 -2.076627 -0.243444 -0.277122 -0.938029 0.580282 -2.562117 -0.968181 0.023761 -2.939144 -1.307450 -2.337267 -0.665817
wb_dma_ch_rf/input_de_txsz 3.523656 1.556613 -0.803877 2.802188 3.507294 3.261165 -0.975359 2.056874 -3.210953 0.899019 -3.233105 -1.230911 0.986090 -1.973323 0.327342 0.426348 0.919724 -1.529674 -0.218246 -0.007887
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.790677 0.839140 0.018573 -2.972585 -1.030249 1.624767 0.023841 -2.315507 0.432510 -1.616317 1.053690 -0.612058 -0.377406 -1.833096 -1.073594 0.295596 1.733681 -0.215650 0.286198 -2.410107
wb_dma_wb_if/input_pt_sel_i -3.415134 -0.117966 -3.399044 1.727020 -0.525805 0.328740 -0.208735 -1.047483 -2.936813 -0.554750 -1.921924 -1.889215 2.638236 -5.829418 0.467411 -3.114578 -2.266805 1.807977 -2.624695 4.062093
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.992511 1.355622 -0.894274 -2.628166 -0.891537 0.138294 -0.007673 3.110595 -1.903655 -0.333888 -1.914486 0.652492 -0.307299 3.469952 -1.027162 -0.554197 1.732312 0.301996 0.017012 -1.063783
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.758945 0.624864 0.511906 -2.393330 -0.101429 1.363073 -0.064264 -2.049095 1.077481 0.014899 0.540742 1.244223 0.600819 -0.245452 -0.964191 0.804559 1.793350 0.268221 2.264515 -1.232729
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.638134 2.651873 -2.341509 1.410754 0.114143 1.738709 -2.061827 -5.584871 -3.906919 -0.467364 1.842715 -1.719727 4.376279 -0.869919 -1.785558 2.011829 3.227029 -0.717662 2.913418 0.047178
wb_dma/wire_mast0_go -1.488107 -0.232155 -0.528765 0.552751 0.718553 -1.545402 -0.538273 0.207121 0.769972 -0.550023 0.899607 2.039951 -1.448833 -1.995434 1.274085 -1.543120 -2.183810 0.365363 -0.599148 0.388089
wb_dma_ch_rf/always_1/stmt_1 -0.919184 0.311373 0.745908 -0.291552 -1.294464 -1.249625 -1.511167 -0.286985 1.292289 0.765625 -0.557514 -2.220781 -1.852240 2.216501 -0.466615 1.827504 -2.453360 -1.691087 -1.041925 1.254406
wb_dma_ch_rf/always_10/if_1 3.064018 1.748657 -0.926354 -4.351089 -0.288258 -0.048505 -0.577460 1.217211 -0.049373 -0.778620 -0.540290 3.683888 -1.064884 1.244567 -0.747343 -1.094059 1.283543 0.878923 1.608370 -1.921821
wb_dma_ch_sel/assign_165_req_p1 -1.316057 -0.147453 -0.463381 0.534969 0.712652 -1.440712 -0.557460 0.166646 0.803742 -0.536663 0.958935 1.983866 -1.424893 -1.885038 1.182710 -1.374857 -2.095514 0.331151 -0.441406 0.284766
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 2.801522 0.979682 -0.398596 -0.906156 1.893683 0.292921 -2.069574 2.190228 -0.436105 0.779065 -2.203264 2.741992 -1.780897 -2.551625 0.877062 -1.482315 -0.613582 -1.940400 -0.440925 -0.807993
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.215544 1.051761 -0.399250 2.123322 2.434856 2.960994 0.441500 -1.730184 -1.136676 -0.401005 0.268538 -0.805673 1.945435 -1.633892 -0.237606 1.174369 1.164096 0.901959 1.909189 -0.034812
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.678808 2.781803 -0.245498 -3.085289 -0.494437 -0.107369 -1.102106 -3.450209 1.804073 -1.661045 0.847588 -1.495841 2.868940 0.798752 -1.128211 1.928572 1.808444 0.295863 3.324507 2.276126
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.635316 1.143519 -0.453385 -0.513676 1.369350 2.375420 -0.234243 -3.656362 -0.212526 -0.295023 0.649523 -0.148110 2.670127 -1.306983 -0.614065 0.952030 1.490741 0.929058 3.006302 0.920709
wb_dma_ch_sel/always_2/stmt_1 4.779626 1.368217 -0.439867 -0.586051 1.872186 2.966299 0.660708 3.769403 -2.609979 0.009582 -2.352884 1.904736 0.086242 0.042000 -0.557044 -0.653418 3.540171 -0.087710 0.758071 -3.345297
wb_dma_ch_sel/assign_115_valid 3.514364 1.633405 0.073085 -3.331554 -0.624542 0.864146 -1.452992 1.168432 -0.340085 0.906245 -2.483529 0.112559 -0.876244 2.123456 -1.364881 1.057409 1.155520 -1.606769 0.422001 -1.103557
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.344764 -2.333596 -0.592442 -0.690921 4.329977 -0.548764 -0.719066 -0.231510 0.614530 5.900766 -5.709254 3.834942 -1.054339 -3.862292 1.677581 -0.425879 -2.664689 0.271903 -1.322304 -1.411818
wb_dma/wire_de_txsz 4.323473 2.841506 -0.688510 1.763992 3.309288 1.708474 -1.825772 2.659363 -1.990783 -0.129322 -3.518349 -1.869286 1.746433 -2.550441 0.661317 0.393976 1.610204 -2.657470 0.003264 1.356930
wb_dma_wb_slv/input_slv_pt_in -2.595950 2.095198 -1.974419 1.165874 1.250501 -1.925275 -0.048368 -1.228256 -1.905275 -1.699973 -0.769701 -1.450760 1.063760 -2.458732 -0.013306 0.234570 -1.682604 -1.161345 -2.502104 0.188770
assert_wb_dma_ch_sel/input_ch0_csr 2.377742 0.589749 0.562340 0.250760 1.021338 2.014117 0.624036 -0.079353 0.139545 -0.078541 0.122974 0.609901 -0.140867 -0.620594 -0.567284 1.000882 1.515271 0.200310 1.177260 -2.231807
wb_dma_de/always_23/block_1/case_1/block_7/if_1 2.235254 3.701079 -2.189930 0.716968 0.025925 0.372957 -2.784524 -4.644090 -2.848434 -1.278109 1.494522 -2.257665 4.867298 -1.453056 -1.387008 1.959897 3.889616 -1.894395 2.799144 0.976242
wb_dma_ch_sel/assign_149_req_p0 3.099722 2.120094 0.263037 -1.780012 -1.460530 -0.559415 -1.172412 1.958210 -1.403677 -0.822399 -0.935860 -0.332652 0.213952 2.530427 -1.448830 0.240040 1.575318 -2.608661 -0.144480 -0.194200
wb_dma_de/wire_adr0_cnt_next -2.737372 -2.525715 -2.727200 -1.643330 -3.254045 0.529738 -0.840353 1.689721 0.620415 1.353057 -2.447549 -0.358392 0.177387 -0.579914 1.181743 1.677554 1.105388 2.191561 -4.737159 -1.493007
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -2.074183 0.103655 -1.278306 1.045811 -0.677872 -3.135447 -1.047229 -0.079466 -2.350521 4.389860 -2.609002 2.653771 3.565650 -0.667965 -0.367697 -0.301385 1.326834 -0.574059 1.013788 1.491614
wb_dma_ch_rf/always_23/if_1/block_1 -1.509454 -0.351763 1.170495 2.762030 -0.535382 -1.517579 1.706491 0.784597 -0.215272 -1.185143 2.731838 -0.710251 2.050874 -1.505934 -0.386538 -1.190216 2.303643 -1.580076 -0.629982 -0.574329
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.914327 0.757903 0.021181 -2.965410 -0.994428 1.687854 0.036601 -2.368925 0.514206 -1.577895 1.064445 -0.516885 -0.268669 -1.816866 -1.058485 0.376221 1.795564 -0.116144 0.424186 -2.407220
wb_dma_rf/wire_ch0_txsz 3.349504 2.456374 -0.012467 1.062205 2.166812 0.242672 -3.203747 0.206245 0.264752 -1.756546 -0.983244 -3.545696 2.264890 -3.340922 1.354996 -0.282195 1.812116 -3.887889 -0.310536 2.875032
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.211491 0.668755 0.280980 -0.763079 -1.456352 0.572218 1.959411 3.070675 -1.438638 -1.824152 0.439349 -1.940845 1.192598 -0.162878 -1.702910 -2.071905 2.713015 -1.358701 -1.573352 -1.162649
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.617280 1.459906 0.381364 -5.190746 -1.752634 -1.625008 0.209529 -3.862440 2.748480 0.252394 -0.545110 0.294230 1.084055 0.998540 -2.491686 2.111144 0.097541 -0.050490 1.686749 -0.315012
wb_dma_de/always_6/if_1/if_1 2.110655 1.667490 -0.091485 1.475822 3.339214 -0.116130 -1.456631 1.040118 0.501101 0.001700 -0.925748 0.102138 2.067366 -5.801048 1.162187 -1.409679 1.726377 -2.869498 0.384847 1.030625
wb_dma_ch_sel/assign_128_req_p0 2.992415 0.936734 -0.353887 2.564989 1.840681 1.895601 1.219145 6.049208 -3.342228 -0.521849 -2.327136 0.307902 0.987554 -0.149836 0.016622 -1.972146 1.459286 -0.837285 -1.082411 0.013545
wb_dma_de/assign_77_read_hold/expr_1 -1.308552 -0.162376 -0.479731 0.503192 0.713693 -1.439614 -0.526044 0.172730 0.778285 -0.532080 0.897699 1.969451 -1.425219 -1.912032 1.165502 -1.392312 -2.061501 0.357979 -0.501268 0.302044
wb_dma_de/wire_de_adr0 -4.239313 -1.237161 -1.747733 -5.432591 -3.156459 -0.931750 -0.953597 0.214095 -0.731738 1.715956 -2.645201 -1.856598 -1.244223 1.702668 -0.669037 -0.951745 -0.248668 0.084600 -3.487831 -0.801488
wb_dma_de/wire_de_adr1 -1.387691 -0.973984 0.997646 1.473550 0.327547 -0.104946 1.480286 0.038697 0.805555 0.539137 1.225123 -0.483815 0.956414 -1.987451 -0.279496 -0.378010 1.703978 -0.620373 -0.241117 -1.466409
wb_dma_wb_mast/always_4 -1.306003 -0.180129 -0.529288 0.493807 0.719372 -1.467785 -0.530039 0.298295 0.742333 -0.534698 0.871379 2.022410 -1.409193 -1.844888 1.217054 -1.445135 -2.033852 0.354964 -0.476055 0.288614
wb_dma_wb_mast/always_1 1.169567 -0.540942 -0.651230 -2.496336 1.049999 1.452267 1.048961 -6.735353 0.001144 1.540761 0.170934 0.680650 2.828160 1.324040 -1.936281 0.595063 -1.951746 2.670704 3.057017 2.123573
wb_dma_rf/wire_ch3_csr -0.825634 -1.283782 -2.900066 0.753976 -2.883447 -0.160944 -2.324562 -1.702391 -3.634700 0.851806 -2.508696 -1.302944 2.529855 -0.322813 1.213738 1.052620 -0.888725 -0.411901 -2.817123 4.209029
wb_dma_ch_rf/reg_ptr_valid -0.125299 -1.163067 1.086982 -1.267696 0.311934 0.299383 2.470253 -3.634183 1.556091 2.115791 0.292347 1.224466 1.727590 -3.049608 -2.171234 0.547459 1.176519 -0.134774 0.783862 -3.072101
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.476864 0.518463 -0.010877 -1.909869 0.595713 -0.014329 -0.651343 -1.795422 1.794492 -0.520249 1.371642 3.159374 -0.744190 -2.054842 0.186350 -0.600480 -0.204667 0.546555 1.804402 -0.893936
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.034484 1.086591 -1.393249 -1.014837 -1.202117 -0.303387 2.074057 5.058221 -3.113436 -1.913249 -0.831663 0.663310 1.831620 4.009700 -0.993583 -2.651199 1.859406 1.668139 -0.176928 0.983297
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.084003 1.164154 -1.352399 -0.933967 -1.231954 -0.376106 2.003154 5.245744 -3.223222 -2.069629 -0.755396 0.626004 1.843429 4.152871 -0.999177 -2.700525 1.963175 1.577217 -0.167943 1.030875
wb_dma_ch_sel/always_9/stmt_1 2.815360 0.690015 0.484230 -2.372431 -0.000111 1.444913 -0.085958 -1.977550 1.047359 0.008094 0.470662 1.294049 0.604551 -0.316982 -0.977304 0.824901 1.836471 0.238544 2.247669 -1.315329
wb_dma_rf/assign_6_csr_we/expr_1 2.125050 0.883980 0.122209 -4.911878 0.863964 -2.633672 -0.884980 -1.181793 1.373386 -0.327666 -3.121997 0.763738 -3.091586 -0.075689 -0.791464 -0.602358 -3.902251 -2.079057 -1.814209 -0.883095
wb_dma_ch_sel/assign_154_req_p0 3.226423 2.127568 0.269539 -1.834184 -1.444991 -0.482940 -1.137901 1.764882 -1.349102 -0.826710 -0.872803 -0.184048 0.265094 2.301378 -1.450052 0.223783 1.722312 -2.529319 -0.047763 -0.360011
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 4.936430 2.046666 0.915852 2.944335 3.833683 2.943714 -1.313174 2.265105 -2.118173 -0.035700 -1.243752 -0.959120 -0.020482 1.268299 0.326950 -0.124441 -0.442032 -1.972242 1.835621 2.076283
wb_dma/wire_ch5_csr -2.622206 -0.864933 -2.781263 0.331396 -2.365068 -0.263042 -1.063223 -1.248955 -3.131624 0.818851 -2.165714 -1.882449 2.468187 -2.710693 0.070209 0.209463 0.131930 -0.855131 -3.670680 1.527992
wb_dma_ch_pri_enc/wire_pri10_out 1.367015 0.456180 0.000536 -1.801626 0.677118 -0.081210 -0.661059 -1.727225 1.806020 -0.567710 1.404556 3.177100 -0.836299 -2.115859 0.271683 -0.640414 -0.314496 0.570335 1.731998 -0.939127
wb_dma_ch_rf/assign_20_ch_done_we 2.413844 1.972028 -1.074727 -1.042065 1.415957 0.504014 -2.140388 -0.148781 -0.632092 -0.017112 -1.305192 0.778181 -0.466232 -0.304430 0.064015 -0.082697 -1.180608 -0.621742 0.945729 1.224649
wb_dma_wb_mast/input_wb_ack_i -1.373905 3.559114 -4.228552 0.519413 2.462474 -2.255773 -0.977807 -4.720191 -4.516156 -1.676858 0.034184 -0.211265 3.292845 -1.653801 -1.228150 -0.216721 -1.639487 -0.601788 -0.391330 0.482317
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.880656 1.644934 -0.074214 1.492645 3.175080 -0.314071 -1.460900 1.226094 0.422867 -0.115053 -0.763568 0.134342 1.853005 -5.489418 1.179720 -1.586141 1.456082 -2.849077 0.265674 1.205427
wb_dma_rf/input_dma_rest -1.184536 -0.844581 -0.347430 -0.719857 0.049647 -0.693318 1.154549 -2.316745 -0.059846 1.669911 -1.283370 0.652334 0.259157 -0.990889 -1.156129 0.399803 -1.997803 0.435440 -0.844458 -0.730129
wb_dma_ch_sel/always_5/stmt_1 1.854550 2.951007 -0.184847 0.383223 -0.640102 -2.690997 -3.675831 0.746415 2.250677 0.108191 -2.273907 1.319279 0.400828 -2.361196 1.914342 2.946477 0.132725 -1.094646 1.576879 3.050339
wb_dma_ch_sel/always_40/case_1 -0.018804 -1.128924 1.108190 -1.332520 0.239527 0.355099 2.374764 -3.681473 1.518733 2.123169 0.297453 1.235430 1.653869 -2.861223 -2.184366 0.579560 1.248253 -0.143824 0.851914 -3.017108
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.333050 -0.938001 0.991021 1.551325 0.372501 -0.124426 1.484602 0.124393 0.729809 0.539984 1.179622 -0.477543 1.002347 -1.982590 -0.317729 -0.407018 1.770221 -0.703740 -0.235712 -1.428062
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.961717 1.320411 -0.934730 -2.603503 -0.848779 0.102489 0.007923 3.071732 -1.905929 -0.296014 -1.903277 0.657501 -0.268222 3.485489 -0.990011 -0.613420 1.640933 0.310201 0.016862 -1.026502
wb_dma/wire_de_csr 1.181804 0.249106 -0.844865 -1.123499 1.342066 1.437861 0.858791 -5.562602 -0.355072 1.350373 -0.801452 0.479068 2.787267 -2.317083 -1.613198 1.186612 -0.721983 1.242809 1.812039 0.270971
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.928386 -0.025439 -1.264766 0.875193 -0.607995 -3.071448 -1.185111 -0.151631 -2.259192 4.563651 -2.708223 2.901077 3.242192 -0.441179 -0.305637 -0.358009 0.946656 -0.496458 1.060427 1.579677
wb_dma_ch_sel/always_37/if_1/if_1 -2.899864 -0.575476 -1.745925 -4.012928 0.233165 -1.753155 0.967145 2.099859 2.745706 2.460837 -4.483453 -1.620887 0.752068 -2.139357 -0.987272 -0.710979 -1.837938 0.003615 -4.206496 0.132890
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.353148 -0.209187 -0.477875 0.565595 0.681628 -1.435045 -0.532680 0.205403 0.785142 -0.528142 0.882554 1.887477 -1.399405 -1.883759 1.186732 -1.359552 -2.072886 0.301432 -0.515953 0.336003
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.722647 0.624694 0.511658 -2.320371 -0.061615 1.376349 -0.104101 -1.944716 1.083174 0.009946 0.540068 1.274925 0.553463 -0.178435 -0.901703 0.773771 1.757545 0.231770 2.252254 -1.240111
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.775156 2.910870 -0.212808 -3.052660 -0.510815 -0.036720 -1.062301 -3.579927 1.783049 -1.749051 0.927114 -1.607118 2.906835 1.052042 -1.193449 2.002230 1.806300 0.324121 3.493758 2.432203
wb_dma_ch_rf/always_10/if_1/if_1 3.071090 1.696731 -0.849511 -4.291443 -0.239942 -0.032896 -0.620918 1.211706 -0.038130 -0.779190 -0.450841 3.654641 -1.067091 1.321264 -0.697228 -1.169453 1.209199 0.840306 1.652882 -1.808179
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.319617 0.438955 -0.004329 -1.733274 0.666663 -0.091869 -0.624423 -1.662248 1.782730 -0.524097 1.361754 3.179408 -0.820856 -2.217695 0.292892 -0.644661 -0.322707 0.573100 1.670452 -0.919872
wb_dma_ch_sel/input_ch3_adr0 -3.460117 1.487402 -1.181044 -1.257725 0.116916 -1.098715 1.272172 -0.457853 0.543516 -1.587328 -0.465737 -1.726905 -0.642418 -4.381307 -1.171762 -0.228771 -0.601211 0.072139 -2.711548 -3.042758
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.449094 1.895681 -0.581476 -3.371349 -0.345495 -0.592989 0.182632 -5.197561 1.481149 -0.061126 -0.443754 -0.877862 2.877798 0.001752 -2.160110 2.177500 -0.251629 0.754091 2.323969 1.527483
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.770369 0.666209 0.463465 -2.407757 -0.056130 1.413253 -0.102588 -2.041527 1.056682 0.027011 0.478346 1.247166 0.647342 -0.316833 -0.959563 0.822032 1.795130 0.229545 2.256307 -1.253027
wb_dma_de/wire_de_txsz 4.171334 2.770869 -0.733398 1.813997 3.338133 1.713394 -1.777093 2.718966 -2.006207 -0.131607 -3.571056 -1.924546 1.816471 -2.680364 0.703042 0.388733 1.625546 -2.613646 -0.167528 1.355754
wb_dma_rf/input_de_adr1 -1.385053 -0.976127 1.004496 1.566726 0.346174 -0.115470 1.515568 0.125851 0.755156 0.536529 1.204072 -0.468933 0.997757 -1.983719 -0.298139 -0.423824 1.729193 -0.686577 -0.260436 -1.473609
wb_dma_rf/input_de_adr0 -4.784550 -0.248084 -1.866708 -4.151432 -1.434616 -1.606359 -1.561002 -0.011837 -0.232142 1.679515 -3.006879 -1.863339 -3.141531 0.634495 -0.182335 0.227988 -2.071925 -0.111196 -3.778117 -2.184889
wb_dma_de/always_2/if_1 -2.801821 -1.582956 -1.675560 -5.502419 -4.044350 -1.199865 -1.431052 0.907481 1.149677 1.657230 -3.732523 -1.342851 -0.887107 1.215284 0.477817 1.519138 1.262936 0.872069 -3.743005 -1.085904
wb_dma_ch_sel/assign_102_valid 3.654481 1.628525 0.093721 -3.270721 -0.558999 0.923033 -1.505425 1.345573 -0.435174 0.922370 -2.612600 0.094098 -0.870996 2.101870 -1.332196 0.943534 1.170079 -1.754253 0.410546 -1.034386
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -3.596897 -1.619079 -3.901880 -2.914974 -0.149669 -1.920765 1.837511 1.143467 -1.661375 1.880538 -1.773819 -0.802976 4.871764 -0.147085 -1.156073 -2.172896 1.960412 2.177450 -2.259203 0.150490
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.896712 0.839821 0.052662 -2.991450 -0.996503 1.551360 -0.046693 -2.340290 0.497255 -1.548941 1.036921 -0.500462 -0.278631 -1.777386 -1.053154 0.263084 1.683513 -0.205011 0.426068 -2.272850
wb_dma_wb_mast/assign_4_mast_err 3.055027 1.686134 -0.905682 -4.300485 -0.300493 0.006841 -0.526641 1.119438 0.030552 -0.783061 -0.444475 3.716606 -1.121517 1.147949 -0.731335 -1.031223 1.294682 0.962543 1.641381 -2.102172
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.161715 1.606034 -0.300007 -2.182468 -0.346807 1.503638 -0.207659 -4.106320 0.622792 -0.713384 1.199666 -0.820922 1.987140 1.594899 -1.612207 2.001609 1.103509 1.448893 3.319334 0.832649
wb_dma_ch_rf/always_2/if_1 0.043218 -1.150812 1.146078 -1.299184 0.309791 0.443372 2.502037 -3.713459 1.645937 2.068156 0.460741 1.329262 1.679210 -3.000081 -2.237390 0.621428 1.325610 -0.062535 0.950797 -3.185321
wb_dma/input_wb1_err_i 3.094912 1.758591 -0.947362 -4.453300 -0.352440 -0.055266 -0.572686 1.090039 -0.044818 -0.803431 -0.530148 3.598488 -0.964828 1.215012 -0.825955 -1.050899 1.348452 0.863275 1.589528 -1.961236
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.014682 0.626161 0.286945 -0.784796 -1.392433 0.783998 2.019025 2.987024 -1.349013 -1.845008 0.448675 -1.825892 1.179007 -0.395388 -1.682024 -1.943985 2.828796 -1.222565 -1.450081 -1.371722
wb_dma_ch_sel/assign_136_req_p0/expr_1 3.106521 2.171096 0.141188 -1.910186 -1.527454 -0.645578 -1.107179 1.786607 -1.362915 -0.892502 -0.924805 -0.206284 0.431420 2.274459 -1.499725 0.187677 1.763930 -2.502617 -0.122561 -0.266448
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.047869 1.351186 -0.852186 -2.712611 -0.975838 0.124862 0.026579 3.102736 -1.821978 -0.325710 -1.815142 0.650894 -0.367063 3.697959 -1.016104 -0.518636 1.688991 0.298971 0.113917 -1.090789
wb_dma_ch_sel/assign_121_valid 3.685541 1.696957 0.166068 -3.246403 -0.552754 0.883380 -1.549327 1.401898 -0.387569 0.925247 -2.597990 0.096306 -0.938406 2.160785 -1.303829 0.984611 1.078023 -1.766115 0.400043 -1.047096
wb_dma_ch_sel/assign_4_pri1 0.989401 0.386901 0.031112 0.797334 1.772755 0.524907 0.057675 0.151737 0.889345 -0.595107 1.011998 2.518339 -1.511657 -2.518747 0.622061 -0.377382 -0.592776 0.557317 0.649621 -1.865667
wb_dma_de/always_2/if_1/cond 1.197626 -0.066181 0.213454 -2.000079 -2.804245 -1.057572 -0.370134 0.564515 2.966744 -0.291659 -0.706053 0.030792 -0.274539 2.824689 0.323704 3.685084 1.467081 1.650205 0.241628 -0.245103
wb_dma_ch_rf/reg_ch_csr_r -4.722395 0.758104 -2.769200 0.451620 -1.658739 -2.462862 -0.180105 0.407027 -1.376204 3.749642 -0.667835 1.727341 3.361595 -1.298052 -1.886131 -0.088900 0.981019 0.566356 -0.560457 -0.492485
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.422665 0.461766 -0.025851 -1.878140 0.655954 -0.104916 -0.624462 -1.653038 1.817611 -0.530056 1.343353 3.303918 -0.850673 -2.171073 0.293121 -0.686846 -0.280687 0.569482 1.706738 -0.958471
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.969893 1.114230 -1.398298 -0.950269 -1.222747 -0.421158 2.026453 5.196299 -3.160362 -2.021227 -0.825801 0.652272 1.915743 3.954334 -0.970981 -2.758935 1.859910 1.587193 -0.274140 1.119633
wb_dma_wb_if/wire_slv_we -2.389526 -2.465225 -3.501461 -3.031485 1.091969 -3.006533 0.293950 -1.713087 -0.126760 -2.026653 -1.306460 -4.163302 3.444214 -1.825194 1.256450 -2.430735 0.423390 0.528737 -5.025455 0.876438
wb_dma_de/assign_70_de_adr1 -1.293885 -0.938558 1.015942 1.507947 0.356984 -0.056018 1.528659 0.125896 0.807115 0.506072 1.224442 -0.417416 0.973118 -1.952358 -0.279723 -0.382540 1.765760 -0.595594 -0.217142 -1.481852
wb_dma_ch_sel/always_38/case_1/stmt_4 2.512182 1.123046 -0.410871 -0.497788 1.328388 2.300089 -0.211703 -3.535676 -0.208857 -0.293215 0.612394 -0.184330 2.628175 -1.264866 -0.589526 0.935915 1.460920 0.930002 2.909225 0.902587
wb_dma_ch_sel/reg_ch_sel_r -2.670941 -0.377665 -1.508150 -3.933351 0.469745 -1.804087 1.087851 2.116347 3.329761 2.392294 -4.393757 -1.631922 0.652388 -2.551443 -0.983263 -0.380223 -1.683026 -0.015737 -4.006986 -0.189026
wb_dma_ch_sel/always_38/case_1/stmt_1 2.462501 3.583470 0.702463 1.240131 -1.985532 -2.953451 -2.819211 1.223020 0.860879 -0.769655 -1.565553 -0.599112 2.377113 -0.235663 0.633250 3.347876 2.102403 -2.402247 1.615548 3.511870
wb_dma_ch_sel/always_38/case_1/stmt_3 2.540225 1.151536 -0.453060 -0.543757 1.286225 2.266347 -0.207413 -3.438226 -0.224102 -0.315928 0.563394 -0.131349 2.549265 -1.241128 -0.604571 0.904906 1.459629 0.878445 2.850086 0.792874
wb_dma_ch_sel/always_38/case_1/stmt_2 1.413359 0.982437 -0.906902 0.076204 2.092265 1.016453 -0.770145 -3.301996 0.503779 -0.845922 1.530342 1.807081 1.252781 -3.024844 0.543203 -0.409840 -0.484613 1.306947 2.547796 1.138759
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.248367 -0.166226 -0.444184 0.464373 0.713563 -1.410656 -0.548165 0.225984 0.807673 -0.564571 0.910139 1.998194 -1.420641 -1.838037 1.175982 -1.417723 -2.031303 0.374088 -0.418809 0.267389
wb_dma_ch_pri_enc/wire_pri30_out 1.388536 0.433775 0.039610 -1.821464 0.644410 -0.058077 -0.599982 -1.809331 1.802578 -0.522744 1.371436 3.097078 -0.781645 -2.105105 0.247278 -0.562022 -0.294147 0.598002 1.712603 -0.936432
wb_dma_ch_sel/reg_ch_sel_d -0.988247 -0.076688 -1.923377 -2.949534 -1.956640 -0.554514 4.567108 1.222880 0.268479 -1.953251 -0.333985 1.623558 4.475339 -2.921274 -1.907138 -1.867705 3.529831 3.638336 -1.032421 -1.483346
wb_dma_ch_rf/assign_14_ch_adr0_we -4.430882 -1.338645 -1.633217 -5.738630 -3.449142 -0.961404 -0.884610 0.098948 -0.500940 1.676206 -2.541589 -1.851771 -1.414362 1.920755 -0.703850 -0.833588 -0.251185 0.196484 -3.486130 -0.978727
wb_dma_rf/wire_ch1_csr -0.820383 -1.258422 -2.914324 0.768131 -3.063421 -0.295697 -2.451822 -1.859245 -3.543178 0.807883 -2.388514 -1.347534 2.599720 -0.312892 1.135727 1.228360 -0.845398 -0.468262 -2.852879 4.177529
wb_dma_inc30r/always_1/stmt_1/expr_1 0.040309 -3.109445 0.719511 -0.279342 -4.292289 0.517341 1.028364 1.148055 2.805078 0.272734 0.879085 -1.258664 3.541328 0.112934 0.716861 1.898355 5.928565 0.903140 -0.976987 0.397025
wb_dma_rf/wire_pause_req -1.799682 2.956494 -0.781803 -2.367393 0.749936 -4.505704 -0.329379 -0.731141 1.656924 2.011057 -2.751260 1.523252 -1.300674 -2.976802 -2.879364 -0.219621 -5.456113 -2.465262 -1.714124 -0.705014
wb_dma_ch_sel/assign_95_valid 0.905864 -0.470194 -3.082736 -0.630385 -3.345748 -0.335037 -4.209980 1.832501 -3.261126 1.148102 -2.088412 -0.826411 3.006464 3.496180 1.912429 0.928489 3.649002 -0.299439 -0.676440 3.661906
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.114476 -0.333609 1.560562 1.755204 1.430972 1.960887 2.129839 0.072483 0.930272 0.381196 1.383536 0.163400 0.825405 -2.539275 -0.873906 0.626206 3.307976 -0.407896 0.998585 -3.732161
wb_dma_ch_rf/reg_ch_stop 2.954606 1.689168 -0.927710 -4.247450 -0.263076 -0.087292 -0.551938 1.238638 -0.058747 -0.746239 -0.554671 3.613864 -1.069975 1.100730 -0.691875 -1.139484 1.206212 0.860400 1.496884 -1.912008
wb_dma_ch_sel/assign_146_req_p0 3.020514 2.014012 0.327313 -1.906933 -1.532398 -0.582990 -1.188305 1.665583 -1.216677 -0.771370 -0.820298 -0.308694 0.136772 2.529461 -1.443025 0.255629 1.518520 -2.563837 -0.095361 -0.137525
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.324874 0.492125 0.154043 1.331922 -0.858854 -1.377668 0.275037 0.672513 -0.959208 -1.690563 1.545259 -0.320286 1.060100 0.449158 -0.086635 -0.781209 0.571938 -0.856096 -0.442882 0.815018
wb_dma_de/input_dma_abort 3.234663 1.739910 -0.896545 -4.279261 -0.210982 0.073582 -0.584557 1.223368 -0.044642 -0.820057 -0.496184 3.730323 -1.065507 1.264403 -0.733524 -1.122238 1.318329 0.879436 1.699037 -1.943861
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.316263 0.435553 -0.016175 -1.812812 0.677598 -0.140597 -0.641899 -1.782453 1.803158 -0.541746 1.398898 3.220285 -0.834955 -2.211223 0.254433 -0.713796 -0.349580 0.578050 1.689646 -0.930464
wb_dma_de/input_adr1 -0.425787 0.492173 0.115986 1.339864 -0.898650 -1.452806 0.331251 0.654859 -0.956425 -1.724090 1.589476 -0.352689 1.110082 0.330154 -0.084511 -0.842597 0.592681 -0.874466 -0.492741 0.836984
wb_dma_de/input_adr0 -3.979036 -0.111100 -0.231469 -7.140387 -4.785538 -1.643095 0.714577 -0.939065 1.040802 -1.017923 -0.679303 -3.954608 0.266554 0.972934 -2.043819 -1.048046 2.231958 -0.454762 -2.172901 -0.594955
wb_dma_ch_arb/reg_next_state -1.159570 -0.174772 -2.019075 -2.913044 -1.852277 -0.615903 4.624083 1.215939 0.262300 -1.800573 -0.493882 1.573920 4.812320 -3.381070 -1.880886 -1.991313 3.671575 3.585037 -1.179839 -1.365986
wb_dma_wb_mast/input_wb_err_i 2.785049 1.651119 -0.964990 -4.322536 -0.374363 -0.170483 -0.544442 1.142435 -0.052711 -0.748747 -0.538354 3.531245 -1.023103 1.162429 -0.719102 -1.102707 1.220974 0.851375 1.431600 -1.898632
wb_dma_wb_if/wire_wbs_data_o 0.313617 -0.768197 -0.988277 2.176053 2.871027 1.806303 -0.043141 -2.690143 -1.726509 0.298936 0.586021 -0.477703 2.972816 -0.427176 0.940674 -1.461577 -1.260611 1.664013 1.753119 4.083481
wb_dma_de/assign_73_dma_busy -0.190414 2.196722 0.193933 -0.297374 2.869474 -1.419032 0.726789 1.180992 2.705528 0.864724 -2.195724 -2.476252 -0.709708 -3.395685 -2.212336 0.770084 -3.054953 -3.060217 -2.912816 -1.781193
wb_dma_de/always_22/if_1 -2.475119 0.782913 -1.602022 0.233015 0.860984 -4.169242 -0.004585 0.568539 -0.601552 4.310610 -2.749878 1.379918 3.182446 -0.551408 -1.943136 -0.593566 -0.981759 -1.304573 -0.801564 0.553154
wb_dma_rf/wire_ch2_csr -0.924284 -1.290964 -3.018131 0.835085 -3.148051 -0.264035 -2.590881 -1.505521 -3.665251 0.915404 -2.666309 -1.489466 2.434911 -0.138710 1.240359 1.262398 -0.926953 -0.532550 -3.140844 4.227460
wb_dma_de/input_de_start 1.477954 3.520343 -0.104717 1.499245 -1.286905 -4.070983 -3.467878 1.412234 1.286306 -1.195899 -1.092580 1.169353 1.402764 -2.210704 1.711724 2.085150 0.553747 -2.078794 1.116441 3.789015
wb_dma_pri_enc_sub/always_3/if_1 1.299724 0.451476 0.001092 -1.727228 0.670192 -0.085879 -0.622635 -1.750285 1.801808 -0.483433 1.346164 3.093165 -0.798283 -2.148021 0.235357 -0.616026 -0.352319 0.540374 1.640034 -0.919513
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.048371 0.513741 1.091223 1.442488 1.146383 -0.292155 -1.553409 2.467390 -0.295402 0.632465 -1.555445 -1.008335 -1.924250 0.974072 0.706286 -0.254811 -2.255949 -2.647389 -1.003758 1.756957
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.828140 1.029538 -1.426413 -0.826894 -1.190640 -0.417342 2.082121 5.090299 -3.218483 -1.938649 -0.823430 0.571373 1.874286 3.800700 -0.935020 -2.719249 1.799471 1.575813 -0.328840 1.058099
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.059631 0.606506 0.347828 -0.780136 -1.433662 0.689787 2.109370 3.121237 -1.343627 -1.822491 0.516218 -1.883216 1.289320 -0.248414 -1.749136 -2.085162 2.971335 -1.311097 -1.427669 -1.285297
wb_dma_ch_rf/always_25/if_1/if_1 0.694803 -0.614744 -0.700903 -0.136094 -1.352445 -1.233534 -0.369540 0.194327 1.847349 -1.812805 -1.786977 -0.028260 0.196433 -2.159678 2.381281 2.824172 0.716827 1.461305 -2.090134 0.095903
wb_dma_ch_sel/assign_98_valid/expr_1 -1.389234 -0.216854 -1.896136 -2.138201 -4.111354 -0.963077 -1.954495 2.555516 -1.923088 1.299872 -2.083245 -2.539569 2.666858 1.087849 -0.416134 0.845586 5.915845 -2.029893 -2.686390 -1.213666
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -4.422602 0.714284 -2.652190 1.133342 -1.392960 -2.390768 -0.974756 0.638708 -1.172204 4.347673 -1.330973 0.812455 3.166205 -1.541567 -1.844903 0.236156 -0.109248 -0.644620 -1.433965 0.371928
wb_dma_ch_sel/reg_pointer 0.044264 -1.091642 1.110247 -1.313055 0.359805 0.415585 2.476707 -3.704369 1.547673 2.090132 0.392286 1.383366 1.737600 -3.053603 -2.222886 0.573431 1.295286 -0.071476 0.946523 -3.142330
wb_dma_wb_if/input_wb_err_i 3.002963 1.733407 -0.871632 -4.363471 -0.297294 -0.115632 -0.609635 1.111915 0.054894 -0.880154 -0.376272 3.676240 -1.104951 1.248443 -0.749679 -1.164536 1.127355 0.863667 1.652828 -1.847569
wb_dma_rf/input_de_csr 1.246499 0.265942 -0.833008 -1.112684 1.356881 1.562599 0.898444 -5.574123 -0.425089 1.351490 -0.751405 0.392767 2.876962 -2.152010 -1.690804 1.228727 -0.654641 1.273242 1.926374 0.325166
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.231054 -0.142497 -0.470094 0.504125 0.705054 -1.388993 -0.562107 0.204630 0.798723 -0.573081 0.938955 2.018769 -1.432354 -1.835890 1.166167 -1.382722 -2.021376 0.349763 -0.448589 0.305088
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.043839 -0.579933 -1.239050 0.411582 -0.256736 -0.319231 -0.149446 -1.887218 -0.838737 -0.717248 -0.097860 -2.559187 0.992798 -1.524911 0.085493 0.021132 -0.293890 -0.437231 -2.174156 0.102986
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.242329 0.424224 -0.018525 -1.679578 0.659348 -0.027130 -0.607841 -1.794346 1.748914 -0.483482 1.353291 3.014579 -0.767669 -2.149712 0.249960 -0.535709 -0.280669 0.545521 1.627436 -0.938040
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.138632 -0.144906 -0.444925 0.463057 0.739446 -1.320048 -0.508740 0.208218 0.799215 -0.535522 0.913804 2.013431 -1.418435 -1.775154 1.172733 -1.362651 -1.961051 0.359971 -0.367002 0.253606
wb_dma_ch_rf/input_de_adr0_we -0.399806 0.505560 0.108248 -1.793252 -1.693622 -0.800881 -0.025495 -0.611253 0.773273 -0.398713 0.583194 -0.665381 -0.580936 3.006499 -1.009811 1.032731 -0.332972 0.582488 0.459325 0.133363
wb_dma_ch_sel/assign_161_req_p1 -1.227752 -0.163323 -0.431095 0.560757 0.783202 -1.425227 -0.562810 0.162375 0.852813 -0.567763 0.936525 2.015907 -1.476379 -1.884280 1.223062 -1.382671 -2.114655 0.362657 -0.394116 0.281469
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -4.759195 1.022244 -2.688298 0.660258 -1.482960 -2.744153 -0.115400 0.506546 -1.102189 3.784100 -0.763226 1.757280 3.340079 -1.518419 -1.880088 -0.026878 0.703694 0.433012 -0.515858 -0.326055
wb_dma_ch_sel/assign_129_req_p0 2.816278 0.874063 -0.453713 2.561287 1.755605 1.842233 1.269001 5.948888 -3.399880 -0.480651 -2.284153 0.244129 1.163590 -0.325675 -0.018558 -2.051935 1.459178 -0.856222 -1.194457 0.035628
wb_dma_de/wire_de_ack 1.472236 1.938135 -0.574015 -3.573222 -0.434855 -0.750201 0.042358 -5.309056 1.588642 -0.130745 -0.392152 -0.960479 3.022715 0.150868 -2.101818 2.166012 -0.232928 0.684843 2.435642 1.808368
wb_dma_ch_arb -0.870822 -0.257526 -1.249455 -1.856636 -1.660148 -0.607128 3.496346 1.691055 0.747735 -0.808731 -1.342214 0.472258 3.631430 -3.288152 -1.689991 -1.129123 2.189980 1.780087 -2.020282 -0.622790
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.793461 0.768584 0.008530 -3.015871 -1.034841 1.580632 0.055540 -2.369038 0.528380 -1.588643 1.038297 -0.551108 -0.231925 -1.835062 -1.103289 0.338893 1.764948 -0.119662 0.373596 -2.389359
wb_dma_pri_enc_sub/always_3/if_1/cond -1.323338 -0.146270 -0.470006 0.543127 0.744125 -1.451824 -0.576164 0.206844 0.801453 -0.577088 0.947229 2.014007 -1.436144 -1.873829 1.175889 -1.419285 -2.040792 0.370868 -0.458968 0.289363
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.098315 -0.344938 1.566029 1.716132 1.377889 1.887390 2.041202 -0.107645 0.961800 0.452283 1.383686 0.205679 0.825762 -2.591249 -0.871472 0.666906 3.194088 -0.411533 1.057563 -3.651953
wb_dma/wire_de_txsz_we 4.786811 1.963655 0.877867 2.959306 3.804245 2.862846 -1.325213 2.154917 -2.089258 0.027493 -1.265100 -1.013869 -0.006716 1.196985 0.335268 -0.175571 -0.535676 -1.983273 1.758337 2.144828
wb_dma_ch_pri_enc/wire_pri16_out 1.183540 0.430585 -0.013149 -1.859127 0.588604 -0.195846 -0.672623 -1.865724 1.858503 -0.526432 1.424169 3.116913 -0.798518 -2.213280 0.253752 -0.679967 -0.417836 0.535486 1.652523 -0.842337
wb_dma_ch_pri_enc 1.234619 0.420056 -0.024423 -1.774439 0.609885 -0.112997 -0.595951 -1.801052 1.774217 -0.514059 1.388139 3.048130 -0.785365 -2.174587 0.226511 -0.633191 -0.341941 0.546199 1.610371 -0.896773
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.435541 0.582096 0.563230 0.196486 1.065706 2.064192 0.652525 -0.135254 0.142923 -0.067476 0.127059 0.610999 -0.107260 -0.611851 -0.597546 1.067928 1.553346 0.235715 1.222430 -2.273090
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.521991 1.198242 -0.863997 -0.071138 2.569191 1.589326 0.125073 3.891937 -1.773109 -0.524318 -1.386286 3.835482 -1.309094 -1.772795 0.620135 -1.973511 1.547827 0.337491 0.368385 -3.126933
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.968051 1.115583 -1.316190 -1.004742 -1.292195 -0.450798 2.070177 5.132281 -3.094459 -2.094437 -0.674151 0.577437 1.798667 4.262433 -0.997520 -2.724228 1.820437 1.622132 -0.141368 1.164877
wb_dma_ch_pri_enc/wire_pri7_out 1.424847 0.464479 0.023961 -1.839924 0.670360 -0.058783 -0.628462 -1.784461 1.869938 -0.568461 1.474697 3.359180 -0.875001 -2.138642 0.274948 -0.704028 -0.330468 0.620763 1.785877 -0.949721
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.700773 2.793812 -0.156512 -2.951725 -0.501444 -0.016698 -0.996368 -3.409877 1.784172 -1.720569 0.940062 -1.652638 2.770912 1.013379 -1.188379 2.001594 1.823547 0.301685 3.374946 2.216022
wb_dma_wb_if/wire_mast_err 2.932159 1.718597 -0.988270 -4.376101 -0.339168 -0.099570 -0.598657 1.196086 -0.091516 -0.787262 -0.578342 3.605598 -0.990094 1.237371 -0.748538 -1.132499 1.259173 0.830964 1.489527 -1.881723
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 3.242813 1.925550 0.376244 0.783219 2.497232 0.965431 -0.962750 1.011608 -0.159054 0.400662 -1.750673 -1.722705 3.250432 -3.856815 0.072252 -0.192977 3.513076 -3.237055 0.783039 0.870498
wb_dma_wb_if/input_wb_cyc_i -3.393083 1.184312 -2.532165 1.943105 0.310228 -0.729784 1.692919 1.283763 -5.496565 -2.544422 -1.945787 -3.930462 2.504289 -1.403241 -0.507139 -3.827394 -2.629025 0.838131 -2.716096 4.531384
wb_dma_ch_sel/assign_97_valid 1.924237 -0.533947 -2.116550 -2.028565 -4.925433 -0.363050 -3.753459 3.270956 -3.348710 1.640566 -3.232209 -1.646350 2.862505 5.217628 0.834050 1.611800 5.587116 -1.686943 -1.356550 2.076288
wb_dma/wire_mast0_drdy -0.012115 2.737073 -3.438415 0.983756 -0.408598 0.003394 -3.844150 -4.304734 -3.655736 0.478620 0.285609 -1.328064 2.039087 -1.719229 -1.286929 2.010746 0.756266 -1.840762 0.427157 -0.209378
wb_dma_ch_pri_enc/wire_pri8_out 1.325440 0.447814 0.035085 -1.741828 0.711859 -0.093908 -0.630146 -1.728866 1.818767 -0.531443 1.415046 3.217474 -0.896018 -2.205475 0.265234 -0.661363 -0.365373 0.571747 1.680408 -0.930615
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.286334 0.412577 0.025282 -1.742526 0.656947 -0.048459 -0.573205 -1.725285 1.784304 -0.533745 1.413003 3.113339 -0.862595 -2.119966 0.231160 -0.618843 -0.327450 0.534392 1.647660 -0.974710
wb_dma_wb_if/wire_pt_sel_o -3.306113 -0.271741 -3.220060 1.667833 -0.314716 0.383217 -0.183368 -1.094186 -2.669745 -0.370420 -1.856937 -1.657477 2.457824 -5.902120 0.545296 -3.030544 -2.292812 1.786262 -2.516213 3.928807
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.332160 -0.195890 -0.465064 0.534370 0.745280 -1.431131 -0.521938 0.152339 0.794296 -0.548539 0.903662 1.938714 -1.425225 -1.848293 1.174415 -1.383195 -2.085349 0.323339 -0.457912 0.288183
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.655159 0.659202 0.070016 -2.866804 -1.074136 1.573119 0.113631 -2.424767 0.562519 -1.526816 1.133382 -0.652065 -0.240999 -1.814918 -1.037382 0.292717 1.697991 -0.083688 0.289263 -2.315578
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.438825 0.503059 -0.004237 -1.768662 0.696455 0.000121 -0.579603 -1.753005 1.805783 -0.519481 1.342243 3.162622 -0.776916 -2.191366 0.196464 -0.550096 -0.213877 0.565238 1.751506 -1.002929
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.647750 -0.441667 1.165042 2.852329 -0.528110 -1.500345 1.801895 0.820576 -0.187454 -1.230108 2.830143 -0.733761 2.025965 -1.520046 -0.384152 -1.194667 2.276669 -1.494522 -0.679057 -0.627678
wb_dma_ch_pri_enc/wire_pri22_out 1.299591 0.441785 -0.047163 -1.817183 0.609218 -0.113565 -0.620835 -1.780507 1.809057 -0.505075 1.354116 3.122859 -0.783275 -2.173655 0.248027 -0.629871 -0.281088 0.564742 1.652083 -0.916960
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.942377 0.845272 0.038292 -3.090650 -1.041929 1.561875 -0.071633 -2.402529 0.537328 -1.545778 1.038652 -0.498097 -0.247132 -1.775777 -1.081957 0.291122 1.754399 -0.190412 0.425216 -2.296013
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.800496 1.300241 -0.902711 -2.684094 -1.037222 0.049871 -0.002689 2.975900 -1.819082 -0.332759 -1.816418 0.519992 -0.285136 3.642085 -1.060031 -0.530308 1.613356 0.305650 0.029951 -0.949618
wb_dma_ch_sel/assign_143_req_p0/expr_1 3.073727 2.084510 0.316729 -1.777208 -1.492431 -0.641456 -1.124575 1.946976 -1.354684 -0.858230 -0.842083 -0.323209 0.254830 2.616820 -1.392960 0.135430 1.560371 -2.562665 -0.068520 -0.110281
wb_dma_ch_sel/assign_135_req_p0 3.063950 2.085407 0.209442 -1.779457 -1.341886 -0.562077 -1.159347 1.692989 -1.335301 -0.746619 -0.984047 -0.263252 0.313014 2.130469 -1.407860 0.200874 1.581349 -2.627323 -0.140191 -0.223607
wb_dma_ch_sel/wire_gnt_p0_d -0.573395 0.130676 -1.653978 -3.066066 -2.345019 0.249371 5.051055 0.721826 -0.441509 -1.396987 -1.167100 -0.403804 6.006645 -1.939674 -2.897706 -0.878599 4.838161 3.176167 -0.912453 -1.266289
wb_dma_de/assign_20_adr0_cnt_next -0.007827 -1.183387 -1.317523 0.154885 0.526752 1.457365 -1.195590 -0.116286 -1.556283 2.410153 0.057386 1.888160 -0.587516 2.689048 -0.453691 -0.634605 -1.723341 0.831501 -0.173250 -0.270220
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.491314 0.210985 -1.659968 1.410466 -1.853787 0.145402 -0.294123 -0.980154 -2.292175 -0.042658 -1.583589 -1.591132 0.705665 -4.907237 -0.497539 -1.088661 -1.034312 0.182065 -2.487838 0.840722
wb_dma_ch_sel/assign_153_req_p0 3.210383 2.024067 0.302897 -1.786442 -1.401584 -0.425140 -1.124334 1.962394 -1.342353 -0.687452 -1.044412 -0.269529 0.174889 2.423231 -1.428572 0.284697 1.686647 -2.601743 -0.144481 -0.333070
wb_dma_de/assign_82_rd_ack/expr_1 2.781591 1.484509 -1.212746 0.810935 3.164073 1.282413 -2.198642 0.639194 -1.577973 0.390886 -1.984576 1.253092 0.251935 -3.258412 1.074948 -1.226301 -0.810816 -1.286188 0.375381 1.294611
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.238505 1.962943 -1.099699 -0.744655 1.554242 0.534453 -2.156056 -0.096956 -0.775703 0.027090 -1.414834 0.510660 -0.313583 -0.473716 0.126944 -0.083315 -1.279925 -0.673284 0.811333 1.446526
wb_dma_de/reg_de_csr_we 3.619628 -0.319148 -1.645581 -1.335767 3.418650 3.203541 1.138870 -2.796793 -3.316384 1.888212 -2.471830 2.367390 3.652072 -0.841829 -0.947117 -1.904229 0.225713 1.968771 2.249432 0.993533
wb_dma/wire_wb0_ack_o -2.727098 2.201578 -2.225370 1.051672 1.411738 -2.059950 -0.105012 -1.352979 -1.853926 -1.583832 -1.082879 -1.429302 1.010450 -2.850817 0.003772 0.370865 -1.920452 -1.232585 -2.795859 -0.006284
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.754418 0.638385 0.531334 -2.380062 -0.037321 1.430318 -0.069121 -2.014165 1.058167 0.025687 0.539333 1.284195 0.590323 -0.280556 -0.949309 0.788977 1.774350 0.256768 2.275805 -1.275280
wb_dma_ch_pri_enc/wire_pri23_out 1.323419 0.452022 -0.051127 -1.725735 0.688477 -0.105023 -0.587433 -1.658989 1.731642 -0.473837 1.316172 3.121939 -0.787371 -2.188120 0.279277 -0.660258 -0.306239 0.553125 1.592199 -0.943247
wb_dma_ch_sel/assign_103_valid 3.474431 1.620761 0.182126 -3.287426 -0.700164 0.741412 -1.565537 1.262722 -0.342502 0.938880 -2.563147 -0.045334 -0.976404 2.273797 -1.326883 1.022317 0.954967 -1.759732 0.355401 -0.948470
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.167091 0.312218 0.648404 -0.311135 -1.354833 -1.376610 -1.484583 -0.393603 1.230036 0.774860 -0.584856 -2.327499 -1.712212 2.067339 -0.473555 1.812419 -2.510367 -1.671039 -1.208788 1.367907
wb_dma_rf/wire_ch1_txsz -0.857382 0.440677 -1.405430 -0.335320 1.034373 -1.006669 -1.375835 -3.270404 0.502625 -0.812241 1.452757 1.295611 1.358798 -2.403046 1.063854 -1.419536 -1.951438 1.061198 1.447672 3.305873
wb_dma_de/always_23/block_1/stmt_13 1.635442 1.408366 -0.050868 -1.841960 -2.057541 -2.356112 -3.440098 -1.769499 4.173157 -0.274002 -1.691287 -2.847883 1.996625 0.610155 1.227960 4.386394 0.218127 -0.876627 0.529575 5.045196
wb_dma_de/always_23/block_1/stmt_14 -0.429654 -0.437183 0.479790 0.231225 3.881666 0.541604 -0.480738 4.773681 -1.711597 5.203059 -5.903163 0.972992 -3.261557 -2.402344 0.127589 -1.000848 -0.114936 -3.176338 -2.885793 -5.125887
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.558236 0.543866 -0.203766 2.101365 3.389071 1.219153 -0.670237 0.825014 -0.734540 0.884946 -0.715258 0.963939 1.099936 -4.906126 0.767214 -1.642594 1.015008 -1.778570 0.277944 -0.274425
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.472373 0.559802 0.133782 -1.967213 -1.872903 -0.910805 -0.005251 -0.764361 0.893328 -0.476903 0.655325 -0.725521 -0.572206 3.135643 -1.104577 1.126526 -0.363558 0.573741 0.521894 0.134505
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.310863 0.547661 0.144745 1.301898 -0.902695 -1.454775 0.296076 0.675951 -0.969053 -1.773042 1.579174 -0.298462 1.072039 0.415456 -0.127417 -0.800562 0.608081 -0.928383 -0.454613 0.803178
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 4.315106 1.220165 0.077516 -1.467556 1.290210 1.792578 -1.500527 2.202014 -1.281525 1.278553 -3.124956 0.952027 -0.458052 -0.624276 -0.292769 -0.150054 1.497284 -2.245174 0.108604 -1.215980
wb_dma_ch_rf/input_ch_sel -0.765323 2.247911 -0.685017 -2.583441 1.904404 -1.801450 0.840794 -4.142381 2.764168 1.744089 -2.320504 -3.087228 1.214761 -1.630339 -3.882641 2.159801 -5.021129 -1.443958 -1.375629 0.534878
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.224255 -0.971025 1.021023 1.448612 0.364269 -0.026390 1.513834 0.079640 0.814347 0.511355 1.263326 -0.393672 0.983144 -1.888386 -0.304485 -0.350263 1.808930 -0.581812 -0.179363 -1.501983
wb_dma_wb_if/wire_wb_addr_o -0.525301 -0.066603 -0.406273 1.518087 -0.385663 -0.387004 2.066646 2.641680 -1.462152 -1.817761 1.049163 0.183736 2.048226 1.193648 -0.010199 -2.331923 0.430388 1.344907 -0.081529 2.115536
wb_dma_ch_rf/wire_ch_txsz_we 3.363053 1.806177 0.410895 0.872399 2.618654 1.134530 -0.905020 0.973103 -0.285757 0.477235 -1.707497 -1.641435 3.379001 -3.818116 0.022017 -0.319977 3.559417 -3.202888 0.912248 0.908318
wb_dma_de/assign_70_de_adr1/expr_1 -1.422339 -0.998676 1.043881 1.671434 0.388469 -0.102219 1.530021 0.127413 0.812519 0.475171 1.310592 -0.521184 1.000627 -2.044682 -0.271900 -0.393462 1.754368 -0.675321 -0.302487 -1.473349
wb_dma_ch_sel/assign_116_valid 3.623458 1.647786 0.130413 -3.297045 -0.582415 0.888992 -1.492691 1.289182 -0.388412 0.904048 -2.553962 0.125750 -0.826668 2.142361 -1.364177 0.952027 1.111808 -1.701542 0.449037 -1.045936
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 2.866094 2.318367 0.684088 -4.749670 -1.934191 -0.891920 -0.893176 -2.011506 2.955548 -1.383787 0.832749 -0.316163 0.871511 2.051009 -1.537374 1.918417 2.182146 -0.333045 2.689216 0.169672
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.046524 -1.196225 -1.363640 0.199276 0.528287 1.472616 -1.254483 -0.083048 -1.558488 2.425347 0.032891 1.952467 -0.575384 2.677304 -0.452363 -0.661181 -1.728242 0.785007 -0.161075 -0.239294
wb_dma_wb_mast/wire_wb_addr_o -0.393882 -0.057507 -0.412841 1.452704 -0.343565 -0.289633 2.089341 2.718558 -1.491008 -1.827940 1.068740 0.268700 2.060869 1.220128 -0.027538 -2.395030 0.427399 1.426121 -0.011456 2.136287
wb_dma_ch_rf/reg_ch_csr_r2 3.250680 1.130293 -0.976397 -0.033072 2.544961 1.425888 0.088085 3.862774 -1.811943 -0.469068 -1.449563 3.841388 -1.257886 -1.921258 0.683787 -2.082026 1.382329 0.309479 0.196050 -3.019596
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.745280 -0.634660 -0.725150 -0.049617 -1.372684 -1.156785 -0.320304 0.201112 1.876449 -1.760755 -1.823754 -0.027324 0.241640 -2.171075 2.363932 2.895665 0.856580 1.570736 -2.055336 0.028117
wb_dma_ch_sel/assign_11_pri3 2.410984 0.606304 0.545171 0.213081 1.036785 2.042710 0.618065 -0.094322 0.145505 -0.093750 0.130291 0.628947 -0.121296 -0.633871 -0.571902 1.047677 1.534625 0.220305 1.205130 -2.224336
wb_dma_de -3.507397 0.484053 -2.090819 -0.564799 -0.587343 -3.275028 -0.551907 0.288174 -0.202690 2.721251 -1.918022 -0.506158 2.515519 -1.427513 -1.482762 -0.485915 -0.634160 -1.240154 -2.350144 0.418463
wb_dma_wb_slv/wire_wb_data_o -5.853178 -1.011751 0.203920 1.288069 1.607283 -2.294842 3.556059 3.033175 -0.945470 1.880518 -0.501496 -0.669375 -0.199705 0.555794 -0.677123 -2.332300 -2.552382 1.091443 -0.678814 0.399197
wb_dma_inc30r/always_1/stmt_1 -0.646913 -4.195684 0.034473 0.739869 -3.005218 1.058861 1.990213 4.085346 1.694554 1.122302 -1.685018 -0.520616 3.006613 -0.022968 2.498579 0.876026 4.754702 2.641201 -1.767719 1.476241
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.286569 -0.143936 -0.424645 0.541540 0.722691 -1.421545 -0.540932 0.138854 0.842117 -0.528454 0.936926 1.980952 -1.449514 -1.897187 1.209280 -1.384847 -2.072523 0.338820 -0.424837 0.337276
wb_dma_ch_sel/assign_127_req_p0 4.792412 1.408825 -0.478434 -0.652756 1.868770 2.926545 0.626200 3.774356 -2.587352 -0.000536 -2.367532 1.991066 0.116509 0.032479 -0.569193 -0.653583 3.538400 -0.008421 0.810966 -3.394374
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.354412 0.455235 0.021492 -1.770885 0.675891 -0.077626 -0.622334 -1.802000 1.826753 -0.527764 1.419681 3.208985 -0.837150 -2.221926 0.263725 -0.649668 -0.325817 0.549987 1.685539 -0.947942
wb_dma_ch_sel/assign_94_valid 1.620855 3.582292 -0.032907 1.555199 -1.340803 -3.953873 -3.282528 1.400519 1.250993 -1.266713 -0.969907 1.179429 1.500455 -2.063815 1.559787 2.071964 0.739443 -2.027009 1.264605 3.669717
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.841758 1.589523 -0.078184 1.334031 3.099621 -0.268764 -1.385492 1.100908 0.405890 -0.081260 -0.788199 0.088686 2.009891 -5.416108 1.075557 -1.541046 1.564236 -2.813204 0.330750 1.134374
wb_dma_ch_pri_enc/wire_pri12_out 1.398512 0.487468 0.013929 -1.787544 0.669406 -0.012917 -0.625548 -1.824206 1.785187 -0.517946 1.381483 3.145047 -0.780543 -2.163359 0.222560 -0.616964 -0.289003 0.553148 1.709831 -0.971781
wb_dma_ch_rf/always_20/if_1/block_1 -4.186761 -1.365281 -1.812252 -5.614074 -3.251554 -0.770654 -0.842274 0.307771 -0.660179 1.788288 -2.784587 -1.726498 -1.310599 1.737773 -0.668788 -0.799870 -0.100789 0.279284 -3.558470 -1.181491
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.777859 0.790605 0.035942 -2.865530 -1.008970 1.639678 0.047318 -2.304032 0.501606 -1.627234 1.060479 -0.600887 -0.287897 -1.842490 -1.045946 0.304416 1.697878 -0.137019 0.307955 -2.402838
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.440722 1.184749 -1.018008 -2.527147 1.424945 0.735600 -0.612607 1.942040 -0.939580 -0.372963 -1.091890 4.306777 -0.479825 -1.616359 0.259317 -2.265698 1.583014 0.257897 1.112721 -1.947600
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.714521 -0.174781 0.615210 1.617560 0.440496 -0.571840 -1.599126 0.285369 0.474646 1.248700 -1.231399 -1.738336 -1.263107 -0.953938 0.566767 0.794416 -2.297575 -2.400080 -1.662343 1.275926
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.434551 -0.239953 0.144324 -2.828702 0.075642 0.697169 1.200358 -4.008155 0.821429 1.697811 -0.868174 1.800825 0.759030 -1.269914 -2.076962 1.139733 -0.351264 0.620719 1.168304 -2.038281
wb_dma_wb_if/input_slv_din -5.941862 -1.087804 0.174307 1.163659 1.462817 -2.239902 3.528588 2.845011 -0.898208 1.911392 -0.519589 -0.746679 -0.111438 0.395061 -0.689182 -2.259362 -2.437717 1.043826 -0.753647 0.297891
wb_dma_ch_sel/assign_94_valid/expr_1 1.487328 3.492792 -0.092032 1.267501 -1.511242 -4.131562 -3.342911 1.353207 1.393170 -1.305876 -1.018973 1.093410 1.472135 -1.965202 1.641547 2.150012 0.707461 -1.943792 1.092536 3.693989
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.268578 1.114242 1.243888 -1.524684 0.491700 -0.492848 -2.483791 2.186587 -0.237968 0.466381 -1.233383 0.517498 -1.245282 3.163854 0.285507 -1.544160 -1.305687 -2.904726 0.965902 3.108685
wb_dma_de/always_21 2.025282 1.548913 -0.298012 -2.259557 -0.446480 1.439934 -0.182601 -4.113671 0.644700 -0.738141 1.192474 -0.811471 2.009445 1.733560 -1.611466 1.966528 1.025587 1.459246 3.316283 1.003179
wb_dma_de/always_22 -2.225938 0.950785 -1.399681 0.322006 0.854289 -4.176504 -0.200631 0.806647 -0.388294 4.218101 -2.834491 1.290186 2.938728 -0.569891 -1.875208 -0.350398 -0.987032 -1.541130 -0.734939 0.587098
wb_dma_de/always_23 -2.276258 0.834009 -1.443371 0.083031 0.726829 -4.367726 -0.142019 0.563160 -0.223021 3.900766 -2.542828 1.432432 3.135078 -0.762355 -1.654484 -0.694156 -0.861343 -1.390663 -0.686650 0.848926
wb_dma_ch_pri_enc/wire_pri1_out 1.264559 0.411772 -0.008337 -1.758070 0.656908 -0.101154 -0.634623 -1.761189 1.802353 -0.504078 1.403417 3.152674 -0.821305 -2.172088 0.261727 -0.628933 -0.346278 0.564059 1.654069 -0.909841
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.313677 -0.190481 -0.457254 0.517812 0.735801 -1.438294 -0.581332 0.187565 0.789601 -0.542536 0.916867 1.927813 -1.388495 -1.878693 1.196927 -1.398150 -2.075042 0.323255 -0.470955 0.345893
wb_dma_de/assign_78_mast0_go -1.246612 -0.191332 -0.446323 0.571031 0.770099 -1.421307 -0.565503 0.150440 0.829551 -0.537696 0.945566 2.019474 -1.486067 -1.901176 1.200318 -1.376019 -2.075080 0.350260 -0.410332 0.283898
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.308213 0.552178 0.144876 1.294669 -0.867688 -1.460774 0.272754 0.714394 -0.993599 -1.719988 1.581386 -0.303114 1.054375 0.437643 -0.102544 -0.822572 0.590151 -0.912329 -0.447108 0.838569
wb_dma_de/wire_dma_done 3.159198 1.492796 -1.169503 -2.280190 0.150992 -1.647471 -1.972939 -0.341255 2.239233 0.806643 -3.983397 1.160751 0.911810 -1.847805 0.665086 2.847623 -0.523067 -0.132679 -0.249037 1.395461
wb_dma_ch_sel/assign_150_req_p0/expr_1 3.258515 2.126951 0.293151 -1.781679 -1.355979 -0.554111 -1.244633 1.836181 -1.319031 -0.784177 -0.889146 -0.227638 0.242341 2.337903 -1.406240 0.195826 1.614659 -2.622310 -0.007745 -0.141662
wb_dma_rf/input_wb_rf_adr -4.646671 -0.847048 -0.281544 -2.347025 -1.387474 -4.843536 -1.416798 1.144895 -0.317703 0.622826 -2.334913 -1.529187 1.488485 -1.212647 1.732149 -5.117152 -3.314790 -2.819997 -2.857963 7.288918
wb_dma_wb_if -5.329831 0.244019 -2.808505 0.542241 -0.845383 -3.294600 -0.147348 -2.036812 -2.575598 -0.418063 -1.564502 -2.036826 2.330058 -4.669423 -0.041937 -2.291439 -1.445645 -0.506134 -3.786494 1.221993
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.488802 -0.210584 -1.678174 -1.421834 3.329043 2.973830 1.053345 -2.659069 -3.252836 1.812932 -2.506289 2.274479 3.570455 -1.028731 -0.926557 -1.881903 0.247833 1.819407 2.089636 0.922129
wb_dma_ch_pri_enc/wire_pri25_out 1.336259 0.465855 0.051091 -1.668285 0.715864 -0.022258 -0.567792 -1.773614 1.842084 -0.521411 1.445542 3.134583 -0.859512 -2.172256 0.256572 -0.597270 -0.307057 0.588331 1.711669 -0.955286
wb_dma_wb_mast/reg_mast_cyc -1.386838 -0.190064 -0.485835 0.525495 0.691562 -1.466279 -0.560441 0.229382 0.754861 -0.524481 0.869853 1.945912 -1.402190 -1.887392 1.184247 -1.454722 -2.062605 0.315322 -0.499819 0.350799
wb_dma_ch_rf/input_wb_rf_we -2.922880 -2.610870 -3.742031 -1.802966 0.472252 -2.137788 -0.349283 -0.571796 -0.433326 -0.330057 -1.189885 -4.191713 4.281836 -1.727266 0.924248 -1.854940 0.820324 0.218767 -5.014879 1.548994
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -4.467645 -1.339934 -1.716695 -5.375714 -3.204802 -0.911982 -0.918067 0.153301 -0.631702 1.741611 -2.650161 -1.909459 -1.318025 1.486194 -0.641464 -0.887369 -0.327675 0.096593 -3.619029 -0.913879
wb_dma_ch_rf/always_20 -4.343114 -1.414310 -1.705777 -5.630721 -3.499154 -0.752658 -0.828490 0.229129 -0.572143 1.652843 -2.502583 -1.922251 -1.309671 1.926421 -0.693198 -0.834064 -0.050560 0.280443 -3.584563 -1.031655
wb_dma_de/always_6/if_1 2.222712 1.737080 -0.063341 1.360882 3.245399 -0.159521 -1.426980 1.189670 0.336744 -0.100855 -0.824560 0.224614 1.995434 -5.415936 1.069383 -1.604622 1.685442 -2.843440 0.502567 1.136764
wb_dma_wb_slv/always_4/stmt_1 -3.762420 -0.346921 0.382388 -2.646002 -3.295068 -4.006884 -2.403093 -1.721201 -4.071301 0.424553 0.104413 -3.184898 3.051889 3.331387 -0.167030 -5.589134 0.475052 -4.049860 0.909758 7.313948
wb_dma_de/assign_3_ptr_valid 0.060523 -1.094213 1.140380 -1.279734 0.321199 0.518286 2.545056 -3.791936 1.600051 2.060329 0.447609 1.291283 1.771583 -3.140273 -2.268238 0.658555 1.418080 -0.062548 0.958833 -3.288971
wb_dma_wb_mast/input_pt_sel -0.890808 -1.394960 -1.940114 2.645416 3.935937 1.513478 1.199939 -0.367304 -1.329118 -0.428541 1.042808 1.948491 2.454108 -1.239708 2.058243 -4.160372 -3.133581 4.224032 1.798860 5.369050
wb_dma_ch_pri_enc/wire_pri15_out 1.379140 0.458925 0.007872 -1.862944 0.666014 -0.098434 -0.643831 -1.835205 1.825024 -0.531404 1.379523 3.149778 -0.804023 -2.128449 0.252470 -0.621488 -0.332851 0.527979 1.734965 -0.867872
wb_dma_wb_slv/input_wb_we_i 1.845761 -0.169580 -0.815036 -0.066876 1.202800 -0.805263 -1.596509 2.648876 -2.675723 -0.630338 3.138220 4.960172 -1.206781 8.005093 0.238251 -5.234103 -3.679385 0.981021 1.836204 3.609066
wb_dma_de/reg_tsz_cnt_is_0_r 3.917988 1.708287 -0.696870 2.683734 3.597800 3.270824 -1.017357 2.426782 -3.289414 0.840118 -3.316653 -1.033003 0.812043 -1.746228 0.331797 0.244336 0.925933 -1.663978 -0.114032 -0.029439
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.566418 -2.867826 -0.059336 0.016074 4.009633 1.540986 -2.936761 1.903291 -0.600267 5.045067 -4.594222 3.893641 -1.117903 -1.567512 3.796711 -1.345987 -0.076110 -0.526616 0.224876 0.750272
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.469234 0.460404 0.056836 -1.865531 0.671131 -0.010186 -0.628745 -1.819302 1.906428 -0.547172 1.457747 3.221412 -0.791890 -2.131002 0.206168 -0.563580 -0.258624 0.591739 1.804028 -0.986627
wb_dma/wire_mast1_drdy -0.350878 0.180798 -1.757596 -2.373598 0.163776 -1.389752 -0.848352 0.504203 -0.216300 -0.139286 -1.118796 3.187435 -0.375625 -2.918756 0.901597 -2.214222 -0.297696 0.462609 -0.756725 -0.539926
wb_dma_ch_rf/wire_ch_csr_we -3.273968 -1.713897 -3.567081 -2.448150 0.233854 -1.581425 1.170038 1.527363 -1.431401 2.740899 -2.552233 -1.684910 4.334023 -0.039229 -1.228838 -1.764679 0.883072 1.075888 -2.860980 0.813204
wb_dma_ch_pri_enc/inst_u9 1.369946 0.453080 -0.009282 -1.859453 0.657371 -0.114370 -0.647693 -1.766210 1.834225 -0.568122 1.462571 3.295202 -0.878604 -2.194593 0.257064 -0.671634 -0.328480 0.593647 1.719430 -0.941893
wb_dma_ch_rf/assign_8_ch_csr -4.672998 0.331502 -2.302777 -0.367225 -0.342064 -3.123139 1.229484 0.964894 -1.988383 2.060570 -2.926406 -1.997323 2.393102 -1.980965 -1.823406 -0.925671 -2.427085 -0.895563 -3.019428 1.658376
wb_dma_ch_rf/wire_this_ptr_set 1.353984 -0.240110 0.134673 -2.924135 -0.026169 0.641190 1.180985 -4.030539 0.862716 1.658253 -0.856438 1.828256 0.782189 -1.287217 -2.047339 1.078612 -0.326996 0.644633 1.149420 -1.965735
wb_dma_ch_pri_enc/inst_u5 1.501182 0.509420 0.042806 -1.822797 0.621776 0.061626 -0.599311 -1.694630 1.762083 -0.498612 1.356071 3.090083 -0.778208 -1.995808 0.190793 -0.539984 -0.172938 0.570588 1.754381 -0.977095
wb_dma_ch_pri_enc/inst_u4 1.405499 0.477437 0.011231 -1.744219 0.642907 -0.025928 -0.595069 -1.772112 1.787549 -0.498378 1.394682 3.128896 -0.775810 -2.122863 0.207937 -0.563859 -0.294590 0.542410 1.724885 -0.913467
wb_dma_ch_pri_enc/inst_u7 1.241930 0.435982 -0.009424 -1.846625 0.560812 -0.098712 -0.612716 -1.844442 1.798438 -0.488925 1.341802 3.031070 -0.703640 -2.085128 0.212360 -0.574998 -0.301253 0.524440 1.658070 -0.824894
wb_dma_ch_pri_enc/inst_u6 1.220084 0.428708 -0.002290 -1.804339 0.613324 -0.154823 -0.653221 -1.828889 1.809028 -0.498633 1.401661 3.100059 -0.796684 -2.169239 0.270445 -0.663733 -0.369278 0.534049 1.678519 -0.797990
wb_dma_ch_pri_enc/inst_u1 1.504199 0.474551 0.026504 -1.784155 0.752228 0.015687 -0.608249 -1.829026 1.860527 -0.569311 1.475572 3.284124 -0.882711 -2.204519 0.240709 -0.613938 -0.294730 0.584080 1.791892 -1.034956
wb_dma_ch_pri_enc/inst_u0 1.423307 0.477467 0.070666 -1.783416 0.657129 -0.005370 -0.610573 -1.710609 1.776415 -0.501638 1.373250 3.129989 -0.777275 -2.061333 0.213118 -0.587320 -0.253146 0.533912 1.732615 -0.980973
wb_dma_ch_pri_enc/inst_u3 1.319919 0.467457 -0.015066 -1.786051 0.637984 -0.050009 -0.588630 -1.687596 1.773458 -0.503322 1.331879 3.150354 -0.781300 -2.143807 0.237068 -0.649801 -0.245093 0.569914 1.641462 -0.975282
wb_dma_ch_pri_enc/inst_u2 1.234487 0.450078 0.003476 -1.772116 0.627418 -0.142523 -0.652466 -1.831850 1.763693 -0.457549 1.349195 2.992099 -0.716116 -2.152633 0.241948 -0.573331 -0.345118 0.508953 1.620254 -0.838827
wb_dma/wire_de_start 2.073920 3.710765 0.125615 1.418552 -1.240014 -3.891671 -3.469659 1.415730 1.403521 -1.349001 -0.920491 1.244880 1.322686 -1.772224 1.571880 2.272545 0.676998 -2.101721 1.468858 3.707067
wb_dma_ch_sel/assign_130_req_p0/expr_1 2.993759 0.975438 -0.426117 2.376539 1.716191 1.813426 1.242190 6.070530 -3.382639 -0.532282 -2.324113 0.263357 1.124387 -0.099912 -0.058657 -2.076309 1.601329 -0.820135 -1.077744 0.046601
wb_dma_rf/wire_ch_stop 3.076110 1.713067 -0.923386 -4.312746 -0.311025 0.010026 -0.540867 1.227474 -0.145159 -0.736625 -0.554650 3.609754 -1.010532 1.386521 -0.761796 -1.139876 1.314272 0.828812 1.593352 -1.891347
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.384837 0.552439 0.562347 0.167110 0.995984 2.028556 0.611013 -0.176338 0.163933 -0.059589 0.155552 0.640231 -0.105779 -0.612886 -0.575632 1.005445 1.515034 0.240308 1.212936 -2.220837
wb_dma_ch_rf/input_de_adr0 -4.904516 -0.358438 -1.878275 -4.220284 -1.582708 -1.653384 -1.731862 -0.222174 -0.366730 1.679711 -2.922616 -1.952239 -3.217670 0.910169 -0.131965 0.149224 -2.265701 -0.184386 -3.824841 -1.940412
wb_dma_ch_rf/input_de_adr1 -1.440995 -0.931325 0.950264 1.575748 0.340574 -0.139478 1.480515 0.166756 0.736027 0.505576 1.170588 -0.486451 0.985612 -2.003958 -0.289884 -0.434344 1.636020 -0.679292 -0.307175 -1.396727
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.189866 -0.155614 -0.456078 0.511072 0.694857 -1.387649 -0.564243 0.177403 0.785423 -0.564204 0.929174 1.942690 -1.414224 -1.798468 1.169846 -1.316811 -2.005150 0.362785 -0.413132 0.279035
wb_dma_wb_if/input_wbs_data_i 1.283298 -0.367754 -0.586855 -2.484564 0.961364 1.403321 0.933463 -6.541948 0.033681 1.328851 0.172271 0.501950 2.705590 1.427723 -1.938988 0.752155 -1.826713 2.484250 3.006766 2.035581
wb_dma_de/reg_tsz_dec 1.557709 1.116909 -1.296934 2.412358 2.615404 1.322557 -1.629689 2.316525 -3.319366 0.961025 -3.466472 -1.573871 1.037047 -1.405375 0.871449 -0.647739 -0.485773 -1.821171 -1.267734 2.079441
wb_dma_ch_sel/input_ch0_am0 -0.039355 -1.333626 -1.313819 0.231260 0.522270 1.502344 -1.241982 -0.106742 -1.550999 2.575549 0.048225 2.015355 -0.669993 2.806217 -0.418729 -0.632342 -1.822274 0.870418 -0.211596 -0.289712
wb_dma_ch_sel/input_ch0_am1 1.689434 -0.623116 0.134209 -0.194028 -1.102609 -0.166711 -0.386333 1.279094 2.149655 0.108969 -1.298986 0.731197 0.260768 -0.053106 1.316204 2.670791 1.837929 1.095612 -0.245455 -0.359258
wb_dma_ch_sel/assign_162_req_p1 -1.357823 -0.204082 -0.502011 0.540730 0.670812 -1.435707 -0.550604 0.188215 0.742903 -0.545818 0.896359 1.901117 -1.344979 -1.810540 1.179384 -1.366132 -2.032815 0.302865 -0.529672 0.376378
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.194271 1.083168 -0.386091 2.064916 2.393019 2.935485 0.451744 -1.716571 -1.120324 -0.420581 0.253550 -0.782171 1.910840 -1.619755 -0.211708 1.201205 1.163842 0.885947 1.942579 -0.049716
wb_dma_rf/wire_ch5_csr -2.683136 -0.872106 -2.786624 0.265275 -2.277924 -0.269383 -1.194951 -1.143366 -3.099294 0.726230 -2.176296 -1.748462 2.139537 -2.713120 0.193298 0.101438 -0.083032 -0.789710 -3.849196 1.356726
wb_dma_ch_rf/wire_ch_am1_we 0.886759 -0.617729 -0.756820 -0.132244 -1.399706 -1.116010 -0.366609 0.219223 1.875707 -1.774549 -1.884270 0.035456 0.276587 -2.204376 2.412424 2.955816 0.909107 1.557953 -2.086968 0.000384
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.444537 -0.171409 -0.544723 0.516154 0.649676 -1.474082 -0.561524 0.216951 0.711577 -0.519089 0.826585 1.907190 -1.344941 -1.857022 1.206249 -1.416830 -2.083000 0.319536 -0.571859 0.381790
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -0.094124 -1.158487 1.077092 -1.274413 0.302566 0.361911 2.532609 -3.684613 1.501423 2.141446 0.356043 1.260415 1.804820 -3.091571 -2.217027 0.519115 1.353644 -0.161442 0.829813 -3.077164
wb_dma_inc30r/wire_out -3.484592 -3.368063 -2.474444 -0.324691 -2.182677 1.227171 1.670780 3.484427 0.638545 1.636649 -2.004181 -0.173822 1.983125 -1.491638 0.892250 -0.155939 2.228215 3.303418 -4.209256 -1.182069
wb_dma_ch_pri_enc/reg_pri_out 1.273113 0.464639 -0.020657 -1.845326 0.665881 -0.187011 -0.637141 -1.760785 1.790466 -0.521783 1.367053 3.205281 -0.795388 -2.247539 0.279456 -0.726649 -0.385435 0.562786 1.644179 -0.864897
wb_dma/input_wb0_we_i 1.517445 -0.216395 -0.905721 0.156749 1.244710 -0.927303 -1.483181 2.533658 -2.712676 -0.578612 3.045890 4.821791 -1.023955 7.562930 0.291257 -5.252891 -3.760711 0.974211 1.658853 3.754417
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.660909 -2.395754 -2.814516 -1.758812 -3.222857 0.449112 -0.812021 1.690785 0.736349 1.285507 -2.710474 -0.474683 0.364201 -1.096604 1.221726 1.844447 1.322550 2.100834 -4.801402 -1.501254
wb_dma_ch_rf/wire_ch_txsz_dewe 4.980717 2.067577 0.894705 2.994787 3.916500 2.964061 -1.340777 2.302306 -2.217865 -0.028670 -1.351879 -0.997624 0.035304 1.205741 0.365245 -0.171418 -0.445773 -1.989779 1.853596 2.117426
wb_dma_de/always_22/if_1/stmt_2 -2.335872 0.912245 -1.438308 0.203560 0.897403 -4.097719 0.058437 0.497152 -0.413889 3.979031 -2.668492 1.379925 3.006839 -0.800226 -1.916869 -0.558003 -1.050233 -1.303510 -0.672029 0.551415
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.849548 1.307846 0.723598 -0.647923 1.175340 0.742137 -0.365810 3.957353 -1.637417 -0.840923 -0.467563 1.619939 -0.749051 3.988434 0.047930 -2.183314 0.744815 -0.633548 1.725107 0.927296
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.376560 0.464494 -0.011742 -1.776208 0.652091 -0.047677 -0.612065 -1.681648 1.785984 -0.513887 1.351257 3.163648 -0.831526 -2.088323 0.242053 -0.644309 -0.259677 0.560092 1.705582 -0.969460
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.595452 -0.625244 -0.794592 -0.119846 -1.379714 -1.147745 -0.287403 0.126536 1.768285 -1.738175 -1.776034 -0.112200 0.314748 -2.180032 2.298649 2.775682 0.790187 1.489141 -2.103826 0.045777
wb_dma_ch_sel/assign_149_req_p0/expr_1 3.252899 2.137547 0.307251 -1.927112 -1.403414 -0.508334 -1.178488 1.767529 -1.246678 -0.788843 -0.893960 -0.219121 0.208511 2.461969 -1.462256 0.270412 1.625439 -2.522917 0.034387 -0.264043
wb_dma/wire_de_ack 1.322781 1.892615 -0.625285 -3.404556 -0.356846 -0.716098 0.117858 -5.395043 1.467026 0.002632 -0.444179 -0.982940 3.023113 -0.083446 -2.152721 2.198658 -0.319001 0.690166 2.312185 1.636548
wb_dma_wb_mast/always_1/if_1 1.109460 -0.541740 -0.683751 -2.355890 1.097971 1.487946 0.909258 -6.688590 -0.128303 1.469602 0.178687 0.562647 2.908792 1.296543 -1.817849 0.475235 -1.975495 2.601837 3.011657 2.302204
wb_dma_wb_if/wire_wb_cyc_o -1.214200 -0.137578 -0.482039 0.485438 0.745618 -1.397497 -0.559479 0.257180 0.825106 -0.596118 0.937942 2.090428 -1.501224 -1.858358 1.189152 -1.456918 -2.044655 0.400213 -0.401484 0.272663
wb_dma_ch_sel/assign_143_req_p0 3.271055 2.147371 0.282086 -1.840597 -1.326975 -0.523137 -1.217085 1.734277 -1.231466 -0.738927 -0.942569 -0.212181 0.233842 2.355240 -1.415055 0.267856 1.604549 -2.580784 0.013929 -0.222431
wb_dma_wb_mast/wire_mast_err 3.059752 1.729002 -1.035706 -4.423076 -0.333189 -0.068954 -0.590562 1.187583 -0.120451 -0.740569 -0.609915 3.618634 -0.943997 1.231001 -0.790238 -1.120995 1.336823 0.878361 1.560497 -1.956446
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.366736 0.551684 0.529256 0.209517 1.045909 2.050516 0.623523 -0.134384 0.146006 -0.065833 0.119412 0.579777 -0.097566 -0.627795 -0.578908 1.016109 1.526671 0.219481 1.194530 -2.251046
wb_dma/wire_slv0_dout -3.700430 -0.339092 0.353230 -2.156148 -2.944846 -4.030567 -2.879448 -1.493847 -3.634489 0.886073 -0.494080 -4.108233 2.851073 2.708960 -0.354811 -5.013985 -0.353142 -5.022289 -0.181689 7.455769
wb_dma_ch_sel/reg_am1 1.670495 -0.583418 0.159890 -0.273014 -1.043657 -0.119620 -0.373391 1.194111 2.136695 0.080388 -1.268910 0.774497 0.198376 -0.110877 1.245987 2.553715 1.823402 1.051281 -0.197711 -0.414956
wb_dma_ch_sel/input_next_ch 3.296775 1.594457 -1.176872 -2.333133 0.143952 -1.690257 -2.051953 -0.257925 2.456935 0.612086 -3.935853 1.147313 0.915815 -1.888819 0.803301 2.935924 -0.379648 -0.126665 -0.199236 1.467145
wb_dma_de/always_9 1.752983 1.207294 -1.322581 2.448557 2.686647 1.405477 -1.609964 2.240593 -3.384616 0.905424 -3.396045 -1.563382 1.164437 -1.329165 0.848533 -0.632079 -0.440596 -1.750770 -1.093969 2.184921
wb_dma_de/always_8 2.909302 1.027058 -0.454983 -0.998186 1.808537 0.349571 -2.078046 2.187893 -0.492096 0.799519 -2.262241 2.656504 -1.660988 -2.468524 0.784264 -1.393238 -0.434084 -1.949805 -0.445338 -0.854364
wb_dma_wb_mast/always_1/if_1/cond 1.157923 -0.540680 -0.690658 -2.524845 0.980938 1.456686 1.034542 -6.743344 -0.008475 1.440510 0.157976 0.518453 2.819790 1.393663 -1.970345 0.655739 -1.915460 2.615170 3.012117 2.094444
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.103878 1.218707 -1.343281 -0.883055 -1.111520 -0.318210 2.077952 5.281900 -3.217390 -2.119794 -0.791736 0.655137 1.836863 4.007787 -0.964649 -2.762897 1.915632 1.645045 -0.159774 1.087086
wb_dma_rf/always_1/case_1/stmt_12 -2.772375 -0.183857 0.034656 1.473910 -1.261542 0.454242 -0.956806 -3.088440 -1.684596 1.697481 -1.143753 -0.916705 0.080155 -4.204972 0.083637 0.535046 -0.560168 -1.810444 -0.894729 0.243045
wb_dma_rf/always_1/case_1/stmt_13 -0.698869 -0.040309 -0.811303 0.053793 -0.371635 -1.109568 -0.030347 -0.795013 -0.015177 -1.825043 -0.784472 -0.740142 0.037520 -2.103556 1.210475 0.516026 -0.854622 0.443000 -1.925528 0.482060
wb_dma_de/always_3 0.107913 -1.538872 0.620012 2.514418 -0.976257 -0.587479 2.932467 3.870058 1.385879 -1.063533 0.766005 0.690166 3.209243 -0.830458 0.981848 -0.082306 3.839243 1.763433 -0.442373 0.369453
wb_dma_de/always_2 -2.733020 -1.603178 -1.738147 -5.529410 -4.184318 -1.197693 -1.443400 1.179265 1.150289 1.652792 -3.821586 -1.200440 -0.910842 1.530762 0.502044 1.566739 1.290292 0.981447 -3.768738 -1.117095
wb_dma_de/always_5 4.323699 1.232594 0.085997 -1.569369 1.186113 1.753600 -1.601370 2.093739 -1.220376 1.311219 -3.220239 0.901465 -0.435386 -0.624910 -0.353622 -0.096246 1.514663 -2.337116 0.069678 -1.156147
wb_dma_de/always_4 2.765711 0.954722 -0.407425 -0.985752 1.854859 0.288060 -2.081624 2.059849 -0.372258 0.804657 -2.180074 2.756857 -1.799153 -2.638628 0.834715 -1.485841 -0.636330 -1.921296 -0.457377 -0.782101
wb_dma_de/always_7 3.683681 1.597543 -0.810129 2.683953 3.539055 3.235332 -1.039747 2.198207 -3.249852 0.931665 -3.342858 -1.168025 0.914166 -2.016950 0.350528 0.316079 0.913666 -1.613382 -0.241313 0.025127
wb_dma_de/always_6 1.788247 1.585706 -0.220619 1.448989 3.175802 -0.256452 -1.453321 1.004745 0.279258 -0.009991 -0.955227 0.023959 2.055305 -5.670359 1.120087 -1.548613 1.463908 -2.818691 0.193926 1.213532
wb_dma_ch_sel/input_ch3_txsz 2.788563 0.665619 0.548424 -2.349015 -0.037389 1.453344 -0.039237 -2.084344 1.089626 -0.016591 0.543333 1.278946 0.564861 -0.293666 -0.958869 0.810893 1.811197 0.264533 2.301105 -1.314992
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.744655 -0.198210 0.592869 1.553905 0.381593 -0.570288 -1.546257 0.285702 0.434953 1.209342 -1.236674 -1.687187 -1.191352 -0.888256 0.542185 0.767372 -2.230478 -2.324611 -1.666736 1.259260
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.357836 -0.196651 -0.490230 0.532843 0.717335 -1.490159 -0.562401 0.239470 0.789600 -0.543996 0.904477 2.016247 -1.472837 -1.889788 1.216673 -1.461601 -2.116636 0.360848 -0.469592 0.299982
wb_dma_ch_rf/always_11/if_1 3.229764 1.129643 -0.968847 -0.072062 2.559240 1.449953 0.099670 3.834815 -1.768330 -0.490959 -1.425504 3.862776 -1.281643 -2.000674 0.676160 -2.062374 1.392970 0.348212 0.182560 -3.085577
wb_dma_ch_sel/assign_147_req_p0/expr_1 3.107699 2.107445 0.279927 -1.912041 -1.449296 -0.574560 -1.203765 1.670006 -1.293584 -0.747089 -0.906982 -0.236423 0.213784 2.390798 -1.453318 0.288964 1.580888 -2.560673 -0.015223 -0.243447
wb_dma_ch_sel/always_45/case_1/cond -1.612569 -0.363631 1.121841 2.832856 -0.578608 -1.594260 1.684240 0.727703 -0.260586 -1.219406 2.799226 -0.746064 2.076767 -1.568535 -0.381122 -1.222525 2.270618 -1.630744 -0.693274 -0.561131
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.319321 0.521800 0.136104 1.308651 -0.884258 -1.444294 0.243513 0.639614 -0.994696 -1.693760 1.557187 -0.311212 1.081136 0.399967 -0.092886 -0.843893 0.527672 -0.903553 -0.465909 0.823814
wb_dma_de/assign_68_de_txsz 4.314158 2.786893 -0.687466 1.917599 3.411596 1.883400 -1.779430 2.587081 -1.968815 -0.074756 -3.486653 -1.842194 1.741885 -2.709841 0.644728 0.474961 1.631790 -2.616636 0.012134 1.245416
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.765703 2.843553 -0.256930 -3.016305 -0.455503 0.007571 -1.065321 -3.552804 1.737683 -1.654289 0.898944 -1.552445 2.882866 0.939731 -1.179186 1.996716 1.785985 0.362261 3.438551 2.287847
wb_dma_ch_rf/always_20/if_1 -4.494896 -1.610574 -1.805786 -5.607292 -3.485888 -0.744684 -0.744492 0.180916 -0.609835 1.874392 -2.647783 -1.844463 -1.192593 1.826799 -0.672780 -0.845294 -0.130674 0.412790 -3.653025 -0.972260
wb_dma/input_wb0s_data_i 1.145459 -0.427935 -0.663625 -2.366441 1.079926 1.446950 1.022105 -6.615811 -0.013183 1.420841 0.166639 0.545753 2.777213 1.378169 -1.925940 0.646876 -1.984497 2.607063 3.033885 2.167925
wb_dma_de/reg_dma_done_d 1.882846 2.293296 -1.319166 -2.382274 1.203722 -1.462669 -1.767250 -1.708800 0.200532 0.551030 -2.695599 0.544847 0.781852 -1.737398 -0.669425 0.319482 -2.178581 -1.222111 0.224211 1.854449
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.387435 0.501068 0.107747 -1.843313 -1.782595 -0.846951 -0.005837 -0.640487 0.802577 -0.456997 0.576952 -0.685910 -0.602876 3.079324 -0.997540 1.051498 -0.351562 0.562947 0.504261 0.134443
wb_dma_wb_slv/assign_1_rf_sel -1.597011 4.415209 -0.132976 1.043053 1.001141 -4.726260 0.816807 1.641327 -2.477627 -4.621087 0.736209 -1.851798 -1.047212 2.758237 -1.197017 -1.188142 -3.222612 -2.897352 -2.001516 0.648679
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.596743 -0.288899 -1.576424 -1.341951 3.407004 3.059541 1.107703 -2.652534 -3.309453 1.885612 -2.450581 2.404556 3.524786 -0.746843 -0.985497 -1.936792 0.137688 1.855825 2.239578 0.999080
wb_dma_de/always_4/if_1/if_1/cond 2.791228 0.993770 -0.474769 -0.945535 1.794454 0.377045 -1.986623 2.095405 -0.466170 0.838952 -2.307529 2.599651 -1.663132 -2.683311 0.742840 -1.329949 -0.446517 -1.905525 -0.537595 -0.979432
wb_dma_ch_sel/assign_376_gnt_p1 -1.146716 -0.149831 -0.425603 0.517252 0.753526 -1.303920 -0.536812 0.158460 0.829354 -0.553465 0.922610 1.962936 -1.413721 -1.800317 1.156316 -1.294144 -1.937515 0.370716 -0.331309 0.237260
wb_dma_de/wire_wr_ack 2.880872 1.534434 -1.247526 0.809866 3.205186 1.320305 -2.186097 0.628879 -1.591349 0.416983 -1.994282 1.368848 0.235689 -3.347736 1.108522 -1.219039 -0.768275 -1.265810 0.407492 1.232940
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.180426 1.063439 -0.417637 2.078941 2.421307 2.947815 0.477645 -1.827242 -1.105922 -0.424848 0.269309 -0.832094 2.027734 -1.718384 -0.253355 1.219754 1.213011 0.927769 1.922520 -0.029749
wb_dma_ch_arb/always_1 -0.924579 -0.025462 -1.912728 -2.658581 -1.695859 -0.555634 4.559035 1.275801 0.199542 -1.845204 -0.426118 1.622208 4.601609 -3.272658 -1.850281 -1.875344 3.668683 3.476988 -1.039077 -1.479467
wb_dma_ch_arb/always_2 -1.173160 -0.152883 -1.898062 -2.701825 -1.944578 -0.528032 4.788085 1.222308 0.232917 -1.927937 -0.210381 1.522230 4.734459 -3.251794 -1.973755 -1.955900 3.775284 3.646478 -1.072476 -1.531162
wb_dma/wire_ch0_txsz 4.694497 2.915019 -0.693939 -0.535153 2.390208 1.180044 -2.443160 0.981133 -1.172885 -0.110058 -3.084380 -1.229801 2.451814 -2.243706 0.362117 0.094923 1.879348 -2.595562 0.983728 2.288476
wb_dma_de/always_19 -0.611246 0.803399 -0.924192 -2.021967 -1.024188 -1.161664 2.549698 2.354914 3.464284 -0.667861 -1.872957 0.355113 0.823668 0.514236 -0.662965 2.307913 0.743706 4.104209 -0.227802 -1.023012
wb_dma_de/always_18 -0.760859 2.252646 -1.954973 3.026307 -2.036170 -1.769229 -1.600834 -1.467230 -4.884723 -1.794616 2.648028 -1.617603 3.038385 0.905706 -1.471318 0.364946 2.577037 -2.495742 -0.227463 -0.172382
wb_dma_de/always_15 4.184803 1.733785 -0.882416 0.282793 2.547204 2.716556 -1.675919 0.401557 -2.435630 0.965806 -3.029777 -0.544880 1.743803 -1.736856 -0.036472 0.160162 1.266602 -1.582111 0.866602 0.962039
wb_dma_de/always_14 3.076134 1.703263 -0.932321 -4.340108 -0.297017 0.034855 -0.520911 1.207021 -0.045132 -0.815588 -0.479230 3.742651 -1.054861 1.177870 -0.735194 -1.154921 1.327043 0.919747 1.592478 -2.025450
wb_dma_de/always_11 -0.248104 0.542163 0.196283 1.387390 -0.946906 -1.440835 0.281718 0.846478 -1.047013 -1.837251 1.649712 -0.294043 1.026132 0.665275 -0.063578 -0.853084 0.655722 -0.888005 -0.401733 0.860004
wb_dma_de/always_13 3.027343 1.443635 -1.275056 -2.125626 0.251441 -1.688467 -2.047821 -0.274193 2.310715 0.802920 -4.075416 1.138284 1.044711 -2.141736 0.829824 2.860746 -0.516687 -0.103661 -0.369412 1.535997
wb_dma_de/always_12 2.788874 0.956233 -0.399443 -1.016533 1.790227 0.335850 -2.010150 2.143002 -0.387063 0.818651 -2.202153 2.694389 -1.717841 -2.512334 0.770235 -1.377089 -0.510797 -1.912451 -0.449268 -0.859940
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.001052 1.728235 1.249179 -4.709951 -0.061990 -4.447073 -2.933353 0.944317 2.368384 -2.612318 -0.529631 -0.258806 -3.751667 4.169499 0.753905 -2.350146 -4.635974 -3.035316 -0.383476 4.048301
wb_dma_ch_sel/assign_155_req_p0/expr_1 3.055555 2.071938 0.295226 -1.709393 -1.408864 -0.687785 -1.213468 1.828260 -1.297891 -0.793942 -0.881880 -0.336616 0.221539 2.405312 -1.400465 0.179783 1.466480 -2.649454 -0.128421 -0.060325
wb_dma_ch_pri_enc/wire_pri13_out 1.442822 0.486688 -0.005257 -1.743148 0.694204 -0.032623 -0.599594 -1.700095 1.791668 -0.524369 1.404868 3.201070 -0.815236 -2.076579 0.276413 -0.632867 -0.255653 0.584679 1.705590 -0.941027
wb_dma_de/reg_read_r 4.067400 1.666133 -0.800676 0.246230 2.517471 2.732347 -1.604073 0.383930 -2.365889 0.936323 -2.893539 -0.509964 1.594707 -1.629109 -0.074657 0.129779 1.251004 -1.516986 0.868337 0.805933
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.263462 1.675508 -1.893653 -0.715894 2.742252 1.637242 -0.719105 0.431169 -2.044769 -0.720803 -0.901825 2.982745 1.350659 -2.522873 0.632089 -2.036858 1.285243 0.948686 1.841400 -0.012219
wb_dma/assign_9_slv0_pt_in -2.111713 2.156202 -1.862229 1.061098 1.335115 -1.655249 -0.076429 -1.176000 -1.830400 -1.690440 -0.667818 -1.115044 0.937941 -2.240084 -0.059042 0.361536 -1.513121 -1.068084 -2.184262 -0.052063
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.655986 2.786982 -0.243274 -2.916393 -0.517033 0.024384 -1.051496 -3.401653 1.660312 -1.682567 0.897374 -1.675861 2.882643 1.074336 -1.126760 1.947607 1.813159 0.313083 3.370375 2.432712
wb_dma_ch_rf/always_17/if_1/block_1 2.305426 1.748274 -0.191890 1.207549 3.306427 -0.025144 -1.427925 1.188569 0.314174 -0.106657 -0.880215 0.383381 2.043039 -5.512571 1.095268 -1.567484 1.830889 -2.660620 0.568423 1.041508
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -4.962998 1.683959 -3.013658 0.358158 -2.527254 -2.963797 -0.254156 0.986287 -1.449172 3.519806 -0.972563 1.543192 3.162094 -1.743780 -2.318487 0.684353 1.459204 0.130300 -0.814900 -1.348830
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 3.984989 1.150581 -0.008110 -1.519448 1.116057 1.666233 -1.550489 1.950906 -1.162231 1.435403 -3.246549 0.702683 -0.356349 -0.885162 -0.351258 -0.012079 1.407677 -2.361742 -0.162560 -1.173366
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.004595 -1.276867 -1.339973 0.185180 0.522379 1.510925 -1.223532 -0.102406 -1.575550 2.518211 0.010829 1.946463 -0.599398 2.720582 -0.417341 -0.636905 -1.746308 0.853122 -0.174525 -0.242644
wb_dma_ch_pri_enc/wire_pri2_out 1.371952 0.444203 -0.026796 -1.870899 0.645329 -0.085530 -0.650841 -1.760124 1.841313 -0.549008 1.420405 3.297271 -0.861019 -2.157880 0.258643 -0.679650 -0.320442 0.617548 1.755683 -0.946782
wb_dma_de/always_11/stmt_1 -0.364579 0.475510 0.155372 1.337927 -0.917254 -1.415755 0.276311 0.658843 -0.978486 -1.710648 1.566536 -0.317838 1.038765 0.422083 -0.105838 -0.818876 0.499179 -0.911408 -0.464619 0.854875
wb_dma_ch_rf/wire_ch_adr1_we -1.556726 -0.407615 1.175130 2.894729 -0.509181 -1.489598 1.774834 0.834294 -0.199766 -1.246632 2.859313 -0.687823 2.054451 -1.552839 -0.364762 -1.233536 2.357258 -1.567362 -0.667106 -0.683180
wb_dma_ch_sel_checker/input_ch_sel 0.480318 0.096082 -0.017515 -2.518258 -1.019826 -0.554696 -0.666796 -1.862003 0.942426 0.051426 0.405398 0.661146 0.661671 0.349466 -0.362706 -0.229485 0.289318 0.033254 1.108303 0.888784
wb_dma_ch_sel/input_ch1_adr1 -1.265263 -0.962352 1.019506 1.510764 0.371260 -0.028046 1.510986 0.100103 0.793436 0.498871 1.248767 -0.393033 0.940472 -1.956127 -0.289092 -0.357103 1.746618 -0.580465 -0.231671 -1.480840
wb_dma/wire_slv0_pt_in -2.372288 2.302726 -1.917435 1.333299 1.504231 -1.893951 -0.032894 -1.086970 -1.925485 -1.751436 -0.763116 -1.406685 0.881130 -2.329401 -0.107309 0.464340 -1.737349 -1.276451 -2.492476 -0.117973
wb_dma_rf/always_2/if_1/if_1/cond 2.122809 0.862431 0.130035 -4.974998 0.781342 -2.623493 -0.844049 -1.189758 1.424931 -0.419748 -3.167688 0.627989 -3.107335 -0.055021 -0.792196 -0.573488 -3.862823 -2.070402 -1.981015 -0.852130
wb_dma_pri_enc_sub/reg_pri_out_d 1.290123 0.436333 -0.012848 -1.752446 0.642377 -0.070258 -0.611849 -1.647764 1.718026 -0.490898 1.340029 3.072978 -0.776628 -2.057018 0.245798 -0.646357 -0.309450 0.525192 1.611390 -0.856806
wb_dma_ch_pri_enc/always_4/case_1 1.326143 0.432875 0.047910 -1.708912 0.673546 -0.082362 -0.628184 -1.719071 1.774636 -0.485577 1.379806 3.124003 -0.833388 -2.120185 0.271117 -0.632895 -0.355949 0.539085 1.678635 -0.889304
wb_dma_ch_pri_enc/wire_pri29_out 1.358446 0.446227 0.036794 -1.704625 0.697717 -0.011153 -0.576702 -1.758201 1.803589 -0.513732 1.428795 3.147015 -0.824535 -2.132017 0.284092 -0.609582 -0.307984 0.564531 1.728184 -0.958404
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.527941 1.117401 -0.506778 -0.378854 1.372823 2.331915 -0.230389 -3.566779 -0.285353 -0.358963 0.623453 -0.239328 2.705326 -1.258189 -0.550506 0.887308 1.387189 0.931497 2.929618 1.023355
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.384470 1.778140 0.015377 1.181590 3.229417 -0.139680 -1.429215 1.274189 0.560731 -0.084896 -0.842612 0.308079 1.886412 -5.557806 1.062770 -1.514035 1.802204 -2.885187 0.512709 0.926809
wb_dma_de/wire_read_hold -1.302800 -0.162761 -0.452534 0.495520 0.698182 -1.412000 -0.550145 0.190144 0.817385 -0.552149 0.909651 2.003600 -1.449263 -1.848425 1.186581 -1.426223 -2.072527 0.349407 -0.440171 0.320406
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.667414 -0.399916 1.110310 2.824674 -0.549112 -1.588719 1.756462 0.899126 -0.214198 -1.298170 2.793417 -0.746747 2.062714 -1.462053 -0.357495 -1.233574 2.284232 -1.551773 -0.719468 -0.572510
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.250500 0.573151 0.482585 0.152269 0.958465 1.907962 0.569779 -0.151065 0.128114 -0.059619 0.113982 0.576068 -0.102054 -0.608242 -0.584022 1.002508 1.416535 0.215187 1.135039 -2.088385
wb_dma_ch_rf/wire_sw_pointer 2.108923 1.431196 -1.358517 -0.597734 -0.929099 -3.427410 -1.219810 -0.712633 1.326432 -2.620223 -2.426576 0.407317 1.542747 -2.827983 1.643394 2.473085 -0.791732 -0.123899 -2.114280 2.112822
wb_dma/wire_slv0_din -7.868092 -0.167369 1.742760 -1.420104 0.211519 -5.976464 0.600006 0.152255 -2.217302 3.309785 -5.527220 -1.778201 -2.019167 -3.561881 1.315591 -2.756548 -3.226174 -3.603977 -1.384838 2.175775
wb_dma_ch_rf/input_dma_err 3.201424 1.698921 -0.848116 -4.331511 -0.295848 0.023795 -0.584933 1.163681 0.019480 -0.849152 -0.393682 3.721248 -1.126025 1.351351 -0.742229 -1.090583 1.350162 0.892132 1.756508 -1.998564
wb_dma_ch_sel/assign_158_req_p1 -1.246011 -0.154833 -0.407336 0.555278 0.743728 -1.386479 -0.514263 0.113179 0.853584 -0.559658 0.983733 1.968178 -1.454185 -1.877919 1.180193 -1.355856 -2.046196 0.359862 -0.412449 0.267709
wb_dma_ch_rf/assign_17_ch_am1_we 0.553237 -0.650097 -0.716939 -0.143826 -1.349479 -1.124193 -0.243847 0.134850 1.725108 -1.688446 -1.725972 -0.093404 0.233510 -2.054682 2.205408 2.669145 0.773834 1.486810 -2.068568 -0.053587
wb_dma_ch_rf/assign_7_pointer_s -1.994125 -0.605711 -1.243521 0.378512 -0.242240 -0.267443 -0.152365 -1.880815 -0.852946 -0.692265 -0.056786 -2.468941 0.951038 -1.546856 0.085773 0.050781 -0.272412 -0.398005 -2.125907 0.072740
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.467291 0.503310 0.074187 -1.800886 0.668244 0.043023 -0.587784 -1.851113 1.829162 -0.520359 1.407385 3.088890 -0.782903 -2.091612 0.158197 -0.490420 -0.208661 0.549253 1.759824 -1.005958
wb_dma_wb_slv/always_5/stmt_1 2.602118 2.170681 0.876499 -1.012464 -1.532403 -1.720906 -0.001670 3.695246 -1.799693 -2.949687 1.758619 0.410627 -0.095383 7.004964 -1.006122 -1.899396 0.765750 -1.026758 1.465070 1.970629
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.251760 -0.163715 -0.463127 0.551622 0.714509 -1.386076 -0.542179 0.150400 0.776783 -0.543685 0.934008 1.887184 -1.360904 -1.786479 1.149274 -1.339455 -2.001210 0.352839 -0.421253 0.330699
wb_dma_wb_mast/assign_1 -1.130580 -0.925560 -1.764470 3.717290 3.038380 0.097400 1.396290 0.357825 -2.240208 -2.025722 2.477846 1.822478 3.382820 -0.821293 1.941154 -4.953117 -2.497583 3.249466 1.275511 5.975563
wb_dma_ch_sel/input_de_ack 1.383689 1.905193 -0.590071 -3.385744 -0.309698 -0.663116 0.128309 -5.353960 1.496871 -0.041837 -0.446855 -0.959885 3.001075 -0.145526 -2.151589 2.166951 -0.232718 0.712821 2.315832 1.634213
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.924554 1.143082 -1.391992 -0.871780 -1.345721 -0.476157 2.065695 5.154636 -3.182180 -2.131198 -0.679195 0.535087 1.901285 4.123664 -1.001360 -2.662382 1.949316 1.575523 -0.276610 1.054636
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 4.479641 1.296994 -0.513664 -0.555895 1.801242 2.880953 0.673215 3.565583 -2.556775 0.061415 -2.408080 1.775559 0.188548 -0.232541 -0.588585 -0.605201 3.504747 -0.041325 0.580050 -3.379397
wb_dma_ch_sel/reg_valid_sel 1.454816 3.444049 -0.076634 1.515965 -1.490856 -3.987278 -3.200360 1.256279 1.107807 -1.359358 -0.826146 1.071803 1.680046 -1.969861 1.541652 1.992243 0.762887 -1.912003 1.218804 3.806647
wb_dma_de/assign_63_chunk_cnt_is_0_d 3.055037 1.092399 -0.384468 -1.108792 1.839688 0.412959 -2.018764 2.198012 -0.387228 0.688257 -2.078431 2.829461 -1.714316 -2.337429 0.732541 -1.467848 -0.361260 -1.859186 -0.257756 -0.897831
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.536366 0.519457 -0.104598 2.318449 3.469898 1.315796 -0.646813 0.517618 -0.612010 0.849696 -0.481843 0.921019 1.108757 -5.096445 0.758195 -1.488655 0.983668 -1.762997 0.385940 -0.356489
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.849183 -0.582870 -1.224504 0.274260 -0.230450 -0.237289 -0.105272 -1.739018 -0.798267 -0.734714 -0.068241 -2.401997 0.968280 -1.403317 0.041570 0.010576 -0.159413 -0.375809 -2.088784 0.007702
wb_dma_wb_mast/always_4/stmt_1 -1.300362 -0.168494 -0.464581 0.526122 0.698867 -1.441600 -0.525481 0.180784 0.765016 -0.528907 0.918713 1.944821 -1.421699 -1.838273 1.195359 -1.376020 -2.066016 0.352773 -0.478001 0.315804
wb_dma_ch_sel/assign_375_gnt_p0 -0.293022 0.056203 -1.620453 -3.287403 -2.385555 0.441894 5.164075 0.958102 -0.451685 -1.301336 -1.483466 -0.354438 6.090026 -1.890337 -2.943670 -0.791267 5.184278 3.254988 -0.947099 -1.486874
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.294797 -0.191859 -0.428904 0.546017 0.767341 -1.406505 -0.537264 0.144009 0.828728 -0.542794 0.957191 2.029973 -1.469154 -1.874902 1.195594 -1.426364 -2.101652 0.356323 -0.430224 0.314627
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.130876 1.197335 -1.377023 -1.016205 -1.176438 -0.414266 1.941176 5.192982 -3.224917 -2.008428 -0.846260 0.622791 1.895306 4.133828 -1.003810 -2.749078 1.815067 1.535629 -0.130410 1.205803
wb_dma/inst_u2 -3.471251 0.682599 -2.094218 -0.527789 -0.733086 -3.360312 -0.752033 0.187890 -0.454525 2.693620 -2.016223 -0.535560 2.394912 -1.419313 -1.503555 -0.301478 -0.624241 -1.437380 -2.310499 0.386141
wb_dma/inst_u1 -3.471977 0.763180 -2.439543 -0.102698 -1.401307 -2.228995 -0.597088 -0.540773 -1.481105 2.133094 -2.723412 -1.233939 1.999760 -2.817732 -1.718785 0.142666 -2.192290 -1.639423 -3.461999 1.152687
wb_dma/inst_u0 -4.930532 -0.479325 -2.154175 -0.139118 -1.366521 -2.901637 -0.101039 -1.496785 -2.056772 0.486702 -2.282670 -3.585426 2.655920 -4.137821 -0.426070 -1.320831 -1.729067 -2.194566 -4.507826 2.186940
wb_dma/inst_u4 -2.288049 2.108911 -3.329796 1.620099 -0.220213 -0.376760 0.257733 -0.589461 -4.410817 -3.006135 -0.895998 -1.115175 2.110656 -4.278295 -0.222907 -2.825411 -1.764490 0.761950 -2.696489 2.295254
wb_dma_ch_rf/assign_2_ch_adr1 -1.020329 0.119505 0.844057 3.130832 -0.185914 -2.212908 0.160554 0.307729 0.613707 -2.739714 3.178441 -2.413837 2.763785 -3.539930 0.546449 -1.734622 2.742156 -3.096646 -1.925843 0.388378
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.791631 0.791591 -0.009096 -2.931782 -0.996946 1.555372 -0.014980 -2.310787 0.481894 -1.559346 0.997332 -0.541862 -0.234999 -1.806587 -1.051847 0.297186 1.659272 -0.163532 0.314545 -2.310553
wb_dma_ch_rf/wire_pointer_s -2.008590 -0.532722 -1.335384 0.295800 -0.297567 -0.327922 -0.158792 -1.698938 -0.932049 -0.658157 -0.217634 -2.538186 1.077841 -1.524549 0.082520 -0.060946 -0.203579 -0.483744 -2.249588 0.144107
wb_dma_ch_sel/always_40/case_1/stmt_1 1.362166 -0.252180 1.472891 -0.740306 0.311053 1.181785 1.321203 -1.763729 1.665544 0.560065 1.619610 0.680548 1.528394 -2.065042 -1.204855 0.366337 3.368783 -0.524607 1.894496 -2.517596
wb_dma_ch_sel/always_40/case_1/stmt_2 2.763259 0.643049 0.516716 -2.347389 -0.049070 1.423218 -0.063160 -2.049382 1.049022 0.004448 0.495405 1.224119 0.608170 -0.324360 -0.961175 0.798520 1.810286 0.242229 2.228718 -1.287965
wb_dma_ch_sel/always_40/case_1/stmt_3 0.441185 0.070053 -0.015410 -2.551712 -1.065860 -0.547817 -0.673943 -1.952786 0.939834 0.101116 0.445269 0.716413 0.690880 0.360149 -0.383218 -0.194889 0.300743 0.055022 1.135316 0.910994
wb_dma_ch_sel/always_40/case_1/stmt_4 1.466024 -0.244337 0.190835 -2.909855 -0.024984 0.655949 1.100297 -4.149856 0.921918 1.651473 -0.712438 1.836280 0.747509 -1.144128 -2.044388 1.164944 -0.333031 0.629765 1.314814 -1.952050
wb_dma_pri_enc_sub 1.390527 0.503677 0.063327 -1.695329 0.724707 -0.061052 -0.649633 -1.763723 1.873606 -0.558298 1.453460 3.250293 -0.903223 -2.166218 0.274574 -0.619923 -0.379254 0.556696 1.744725 -0.958387
wb_dma_ch_rf/reg_ch_am1_r 0.638783 -0.616390 -0.813571 -0.112697 -1.446621 -1.200873 -0.292130 0.162455 1.768373 -1.810784 -1.856240 -0.194049 0.358244 -2.218280 2.302487 2.789671 0.869426 1.488501 -2.189299 0.053555
wb_dma_de/assign_72_dma_err 2.982149 1.713326 -0.911339 -4.284208 -0.280697 -0.050673 -0.531929 1.261529 -0.057386 -0.807847 -0.527595 3.616178 -1.036539 1.218715 -0.739240 -1.110303 1.291446 0.839228 1.533383 -1.940277
wb_dma_de/reg_ptr_adr_low -0.548704 1.690406 -2.056021 1.814025 -1.171704 -0.333113 -1.895847 -2.308169 -3.871233 -0.054335 1.171805 -1.444068 1.939474 0.477792 -1.355176 1.249155 1.956818 -1.584133 0.215624 -0.960182
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.819169 0.774347 0.029307 -3.000450 -1.066950 1.518230 -0.030739 -2.370561 0.494103 -1.565563 1.024637 -0.575175 -0.284474 -1.696961 -1.048661 0.273906 1.658209 -0.195795 0.365109 -2.254691
wb_dma_de/reg_state -2.245861 0.974233 -1.329924 0.141958 0.721037 -4.177897 -0.175775 0.434074 -0.269706 3.966014 -2.620380 1.113161 2.838654 -0.494163 -1.844086 -0.233270 -0.932232 -1.427837 -0.582432 0.604597
wb_dma_ch_rf/always_26/if_1 1.572719 1.373583 -1.558801 -0.476339 -0.973535 -3.541783 -1.154801 -0.811878 1.061703 -2.511103 -2.455852 0.232904 1.584767 -2.936673 1.603121 2.336354 -0.965925 -0.120497 -2.394133 2.114280
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.211696 -2.285683 -0.725278 -0.909135 4.441314 -0.514606 -0.790859 -0.215577 0.536846 5.955589 -5.891383 4.064725 -1.021301 -4.018408 1.721246 -0.512284 -2.541824 0.311642 -1.221467 -1.484687
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.645675 2.766768 -0.178311 -2.987804 -0.581767 -0.053374 -0.998692 -3.306838 1.734640 -1.730026 0.899896 -1.653032 2.791790 1.079620 -1.152332 1.953875 1.819817 0.321237 3.301423 2.282287
wb_dma_ch_sel/assign_113_valid 3.574780 1.577391 0.132951 -3.196209 -0.605920 0.942347 -1.492431 1.212415 -0.361330 0.943957 -2.561412 0.033676 -0.917177 2.078851 -1.344361 1.052938 1.153430 -1.751554 0.377813 -1.103267
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.415982 0.550530 0.130458 -1.908917 -1.764365 -0.850389 -0.033933 -0.722919 0.828270 -0.423280 0.591246 -0.657561 -0.542417 3.037730 -1.031196 1.094768 -0.336619 0.556145 0.510817 0.158047
wb_dma_inc30r/always_1 -0.530007 -4.080958 0.034849 0.727159 -2.911152 1.004059 1.992879 4.039621 1.781744 0.971411 -1.713126 -0.455572 2.983180 -0.084721 2.568263 0.909325 4.631243 2.734975 -1.687813 1.585271
wb_dma_de/always_23/block_1/case_1/cond -2.496748 0.838691 -1.411242 0.257288 0.933127 -4.261927 -0.028184 0.461681 -0.319746 4.096813 -2.930745 1.077715 3.019812 -0.933100 -1.726793 -0.413554 -1.024841 -1.438747 -0.884395 0.690776
wb_dma_ch_sel/assign_128_req_p0/expr_1 2.989981 0.944832 -0.322288 2.596083 1.752234 1.840312 1.281818 6.127906 -3.348942 -0.647995 -2.194719 0.219346 1.067241 -0.069281 -0.005442 -2.032526 1.553180 -0.837776 -1.057690 0.033295
wb_dma_de/always_8/stmt_1/expr_1/expr_1 4.228380 1.146435 0.128470 -1.526689 1.214089 1.802669 -1.536017 1.961878 -1.185141 1.329101 -3.139366 0.798861 -0.406554 -0.690687 -0.328650 -0.043411 1.513715 -2.326497 0.077676 -1.161709
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.775463 0.619628 0.512822 -2.446899 -0.097819 1.398300 -0.112785 -2.088033 1.084897 0.043835 0.550360 1.267152 0.653223 -0.261127 -0.957875 0.811844 1.789539 0.240521 2.303938 -1.250483
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.668032 -0.038982 -1.863186 3.038229 1.574725 0.870424 -1.337426 -1.390631 -1.690610 1.688812 -2.879267 -2.975908 1.616231 -4.990786 0.781147 1.472354 -1.075505 -1.173779 -2.618096 1.072483
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.552054 0.876603 -0.259974 -2.304992 -1.801627 1.028323 3.379313 2.910670 -1.838866 -2.947660 1.482034 -0.268133 2.331784 0.673272 -2.178602 -2.798576 4.942788 0.849623 0.062853 -2.378686
wb_dma_ch_sel/assign_148_req_p0 3.212743 2.068058 0.269291 -1.839313 -1.437054 -0.477964 -1.154849 1.927860 -1.412451 -0.821614 -0.896531 -0.204101 0.235394 2.490004 -1.409886 0.170029 1.745609 -2.549040 -0.069845 -0.286714
wb_dma/wire_ndr 4.777949 1.380643 -0.499404 -0.706809 1.819985 3.008731 0.628724 3.701786 -2.564271 0.057554 -2.409143 1.991444 0.156600 -0.148378 -0.610142 -0.594010 3.671867 -0.013323 0.715078 -3.507113
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.829260 0.662877 0.542735 -2.431173 -0.038107 1.438663 -0.102364 -2.034704 1.129230 0.021261 0.570054 1.349113 0.559360 -0.280213 -0.973808 0.792649 1.828892 0.294905 2.331746 -1.345911
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.385273 0.485065 0.006829 -1.759317 0.624056 -0.037332 -0.627921 -1.722742 1.750421 -0.517158 1.319312 3.134330 -0.760575 -2.096821 0.210620 -0.601840 -0.227326 0.539994 1.706717 -0.931119
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.423615 -0.223237 0.132786 -2.781782 0.017354 0.705989 1.123138 -4.006210 0.845786 1.590958 -0.787726 1.763322 0.752862 -1.214530 -2.005110 1.137866 -0.287301 0.626041 1.216102 -1.978799
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.393649 -0.012577 0.959908 -1.472381 -0.622447 1.396009 1.370169 -2.015533 1.105904 -1.120007 2.143202 -1.000227 0.689118 -3.577515 -1.287919 -0.189047 3.342376 -0.869069 0.098057 -3.574003
wb_dma_rf/input_dma_done_all 4.060835 1.659432 -0.850387 0.419005 2.577369 2.743760 -1.649066 0.401282 -2.475438 0.995858 -2.979425 -0.657359 1.739335 -1.694340 -0.049474 0.125143 1.201942 -1.580251 0.781278 0.940858
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.031037 -0.567997 -1.226842 0.484564 -0.247453 -0.301290 -0.177269 -1.794783 -0.904375 -0.630748 -0.107200 -2.445374 0.943901 -1.533895 0.075583 -0.010290 -0.345062 -0.470644 -2.142255 0.144578
wb_dma_de/assign_66_dma_done 3.319016 1.648559 -1.222811 -2.272855 0.261359 -1.606012 -2.077350 -0.297782 2.141304 0.700721 -3.990059 1.092625 1.047467 -1.692099 0.666248 2.800020 -0.541605 -0.179342 -0.146022 1.675759
wb_dma/wire_ch4_csr -2.704068 -0.907944 -2.917397 0.084541 -2.435286 -0.297699 -1.295520 -1.153970 -3.225950 1.081714 -2.237947 -1.638793 2.199408 -2.322178 0.006433 0.066955 -0.084897 -0.849346 -3.790258 1.362321
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.377936 -0.212333 -0.494623 0.527286 0.705723 -1.472510 -0.556458 0.211296 0.739700 -0.513948 0.897713 1.883143 -1.385484 -1.837072 1.186313 -1.424256 -2.059341 0.306713 -0.535855 0.379877
wb_dma_ch_sel/input_ch3_csr -0.686021 -1.264131 -2.811845 0.719447 -3.001851 -0.269815 -2.326627 -1.558739 -3.431319 0.735108 -2.431182 -1.187013 2.467973 -0.248367 1.175448 0.998264 -0.866171 -0.430603 -2.819680 4.146965
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944994 0.850099 -0.001447 -2.986196 -0.941479 1.565917 -0.001369 -2.276487 0.460960 -1.533706 0.987608 -0.483999 -0.221682 -1.808419 -1.052094 0.298248 1.757186 -0.149404 0.413199 -2.309677
wb_dma_de/wire_adr1_cnt_next 0.297318 -2.063008 0.572645 1.450610 -0.216400 0.735239 2.722993 3.300607 2.405012 0.536558 -0.583147 0.832996 2.164176 -1.133544 1.124873 0.758762 3.328266 2.663379 0.063945 -0.408502
wb_dma/wire_de_adr0 -4.410075 -1.328397 -1.799935 -5.603862 -3.310629 -0.939858 -0.909531 0.139630 -0.593241 1.733110 -2.612260 -1.856337 -1.296718 1.744463 -0.751268 -0.870588 -0.303113 0.173633 -3.538507 -0.935517
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.348986 0.461764 0.032072 -1.771624 0.632542 -0.034635 -0.619224 -1.773340 1.788859 -0.506497 1.398681 3.044686 -0.784067 -2.063227 0.204483 -0.579207 -0.264173 0.553199 1.710808 -0.913733
wb_dma_de/reg_adr0_cnt -2.678325 -1.399303 -1.581656 -5.872619 -4.105917 -1.345263 -1.357311 1.010702 1.294490 1.456988 -3.867981 -1.328113 -0.934502 1.172927 0.400196 1.490045 1.429773 0.816729 -3.648924 -1.244459
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.474657 0.449617 0.050819 -1.718006 0.702771 0.045222 -0.559788 -1.799217 1.778719 -0.488638 1.386184 3.085685 -0.786062 -2.110866 0.216651 -0.529570 -0.221408 0.563092 1.732517 -1.010235
wb_dma/wire_am0 0.003171 -1.241882 -1.323570 0.216849 0.565196 1.469841 -1.262236 -0.098807 -1.624081 2.476585 0.031579 1.956389 -0.547148 2.710942 -0.427453 -0.672712 -1.783377 0.795387 -0.180229 -0.205190
wb_dma/wire_am1 1.731993 -0.624633 0.168503 -0.274551 -1.144423 -0.112143 -0.340387 1.273381 2.253813 0.103149 -1.316009 0.756511 0.210609 -0.081852 1.313259 2.744627 1.960103 1.163049 -0.231508 -0.461009
wb_dma_ch_sel/assign_137_req_p0/expr_1 3.190630 2.209850 0.211991 -1.898730 -1.438693 -0.602017 -1.196763 1.871552 -1.419739 -0.796177 -1.012665 -0.296106 0.339340 2.432234 -1.482192 0.219272 1.683215 -2.609560 -0.082017 -0.144117
wb_dma_ch_sel/assign_140_req_p0/expr_1 3.139746 1.995298 0.375543 -1.743268 -1.381273 -0.458302 -1.187549 1.875931 -1.256168 -0.711684 -0.905484 -0.262614 0.035212 2.443804 -1.351491 0.318530 1.587134 -2.524287 -0.083139 -0.302767
wb_dma_ch_rf/always_22/if_1/if_1 0.029297 -1.153967 -1.350438 0.158724 0.551236 1.422356 -1.205412 -0.113957 -1.548310 2.408647 0.005863 1.896219 -0.535177 2.623456 -0.421593 -0.666695 -1.711391 0.774382 -0.222575 -0.221993
wb_dma_de/assign_69_de_adr0 -4.437956 -1.269067 -1.745048 -5.659627 -3.473974 -0.919697 -0.867738 0.153709 -0.607516 1.571879 -2.535329 -2.032299 -1.179870 1.769137 -0.724490 -0.924387 -0.091406 0.159845 -3.577601 -0.863567
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.845286 1.299614 -1.027367 -2.710041 -0.951347 0.076462 0.059813 3.104331 -1.949580 -0.291899 -2.005146 0.552752 -0.256521 3.471816 -1.014221 -0.569021 1.732666 0.304717 -0.103134 -1.098942
wb_dma_de/wire_mast0_go -1.371349 -0.161402 -0.506191 0.546467 0.741200 -1.504408 -0.557091 0.216855 0.786936 -0.561333 0.954954 2.056086 -1.481453 -1.907721 1.236868 -1.455206 -2.093075 0.332342 -0.470760 0.327410
wb_dma_wb_slv/input_slv_din -5.696584 -0.992648 0.171348 1.102419 1.523398 -2.236404 3.497680 2.977736 -0.880260 1.865664 -0.575756 -0.678596 -0.138546 0.480143 -0.702119 -2.278244 -2.387179 1.038166 -0.740888 0.332505
wb_dma_de/always_3/if_1/if_1 -0.051534 -1.543605 0.545191 2.532969 -1.055226 -0.600071 2.974801 3.806604 1.305046 -1.139049 0.821715 0.594389 3.236915 -0.837775 0.942169 -0.197977 3.766222 1.784040 -0.452870 0.396990
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.882602 0.789423 0.002913 -2.989394 -1.002667 1.640316 0.025532 -2.297054 0.446931 -1.568721 1.021894 -0.524831 -0.212643 -1.753607 -1.085381 0.298895 1.782863 -0.128725 0.375282 -2.343397
wb_dma_ch_sel/always_47/case_1 1.722005 -0.574719 0.142371 -0.248193 -1.097931 -0.112966 -0.348457 1.266843 2.141901 0.077404 -1.314060 0.783064 0.286872 -0.048225 1.284931 2.628210 1.915578 1.097814 -0.168159 -0.463132
wb_dma_ch_sel/assign_152_req_p0 3.284114 2.147608 0.310576 -1.845271 -1.416787 -0.553846 -1.220459 1.845480 -1.346449 -0.783819 -0.931156 -0.287851 0.221617 2.446604 -1.419154 0.268652 1.629957 -2.650481 -0.036714 -0.207628
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.671422 2.763533 -0.208711 -2.882684 -0.406845 0.016047 -0.991492 -3.473212 1.703379 -1.699195 0.890508 -1.641551 2.905324 0.881588 -1.107910 1.927591 1.800538 0.331703 3.383367 2.360473
wb_dma_de/reg_de_adr0_we -0.432789 0.544266 0.121174 -1.896635 -1.797353 -0.890961 -0.036591 -0.718536 0.874051 -0.435019 0.617834 -0.695833 -0.560060 3.083446 -1.037843 1.060621 -0.382069 0.567300 0.475740 0.128647
wb_dma_ch_sel/assign_114_valid 3.676254 1.628773 0.174227 -3.159288 -0.453191 0.946068 -1.536977 1.246109 -0.351015 0.949598 -2.583621 0.088221 -0.924950 2.075111 -1.327174 1.044586 1.054061 -1.748617 0.445453 -1.044943
wb_dma_ch_rf/assign_4_ch_am1 0.681172 -0.641492 -0.815523 -0.002956 -1.355046 -1.258775 -0.365839 0.247309 1.865936 -1.813892 -1.950755 -0.159121 0.285208 -2.299933 2.457878 2.953423 0.769524 1.498175 -2.291297 0.080347
wb_dma_de/wire_dma_done_all 3.952708 1.678970 -0.827098 0.237374 2.466527 2.580639 -1.770937 0.485358 -2.331760 0.985315 -3.007049 -0.580939 1.516169 -1.618401 -0.009182 0.108840 1.081136 -1.692773 0.738232 1.021922
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.044585 1.130315 -1.392624 -0.873023 -1.108936 -0.374496 2.046889 5.284810 -3.252471 -2.027971 -0.822486 0.640872 1.874346 4.015229 -0.917840 -2.811656 1.845005 1.579936 -0.217625 1.217175
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.581726 3.587424 -0.005504 1.527099 -1.312883 -4.082220 -3.306882 1.442426 1.340357 -1.349052 -0.867796 1.271446 1.380050 -2.141379 1.624878 2.009797 0.644841 -2.029469 1.242410 3.686689
wb_dma_wb_slv/input_wb_data_i -3.615893 -0.171569 0.267695 -2.493644 -3.116848 -3.996393 -2.429501 -1.556234 -4.040397 0.369429 0.180872 -2.815022 2.902491 3.205652 -0.187217 -5.571703 0.318875 -3.922667 0.884747 7.121346
wb_dma_de/input_nd 4.635497 1.360720 -0.474883 -0.708576 1.778090 2.848889 0.644792 3.692428 -2.577560 -0.013733 -2.368393 1.905782 0.112890 0.067211 -0.553175 -0.699680 3.473276 -0.051891 0.727928 -3.287048
wb_dma_ch_sel/assign_126_ch_sel -2.869208 -0.226607 -1.258247 -3.075357 -0.310288 -2.934705 1.064599 2.713353 2.483396 1.528006 -3.386990 -1.390898 1.029524 -1.956520 -0.957092 -0.974196 -1.488300 -0.852429 -4.437514 0.268432
wb_dma/wire_mast1_err 3.014439 1.716441 -0.950446 -4.397542 -0.368492 -0.077948 -0.544890 1.199408 -0.061924 -0.805750 -0.463698 3.594780 -1.062690 1.357964 -0.817939 -1.071443 1.303782 0.898427 1.596113 -1.946325
wb_dma_de/wire_ptr_valid 0.188092 -1.022138 1.097414 -1.476492 0.342347 0.386294 2.375874 -3.811722 1.585227 2.098199 0.346972 1.409948 1.784689 -3.062143 -2.264964 0.630933 1.328888 -0.144498 1.030232 -3.149340
wb_dma/wire_ch_sel -0.763757 2.253504 -0.531530 -2.684739 1.883990 -1.924431 0.925072 -4.181987 2.831222 1.732828 -2.205328 -2.999598 1.005488 -1.348325 -3.934948 2.100124 -5.306068 -1.478028 -1.252370 0.579376
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.459490 -0.055542 0.907977 -1.605545 -0.688546 1.352432 1.366928 -2.107374 1.151983 -1.027796 2.116054 -0.979656 0.735976 -3.641688 -1.287485 -0.196452 3.343287 -0.877653 0.085329 -3.580080
wb_dma_de/always_12/stmt_1/expr_1 2.661572 0.910943 -0.374303 -0.851786 1.859834 0.295701 -2.101390 1.973628 -0.373238 0.856874 -2.239305 2.552418 -1.756618 -2.736039 0.865254 -1.337958 -0.667819 -2.024364 -0.537530 -0.762031
wb_dma/wire_dma_req 1.452956 1.922812 -0.593599 -3.548974 -0.434920 -0.658779 0.135496 -5.159667 1.507970 -0.006947 -0.565768 -0.971206 2.965206 0.102509 -2.197674 2.211549 -0.114143 0.701291 2.282937 1.536262
wb_dma_ch_sel/assign_136_req_p0 3.284968 2.147629 0.246898 -1.849659 -1.351905 -0.520837 -1.217026 1.721104 -1.257201 -0.700187 -1.017313 -0.228094 0.312170 2.123226 -1.448452 0.294559 1.661447 -2.661752 -0.062448 -0.293341
wb_dma_ch_rf/assign_5_sw_pointer 1.431602 1.273300 -1.500997 -0.396976 -1.003557 -3.642393 -1.197950 -0.719937 1.172716 -2.577974 -2.306707 0.114362 1.578672 -2.965277 1.675034 2.285502 -1.013858 -0.174945 -2.410518 2.288994
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.431203 1.091966 -0.494865 -0.424590 1.292120 2.235350 -0.256877 -3.485016 -0.253342 -0.278670 0.550544 -0.193715 2.659410 -1.281409 -0.543961 0.882481 1.365226 0.887888 2.792818 0.942614
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.634205 -0.604056 -0.745609 0.058324 -1.284413 -1.113967 -0.288628 0.098231 1.720863 -1.853166 -1.762555 -0.073758 0.253025 -2.276727 2.345707 2.829643 0.741222 1.514503 -2.139064 0.030626
wb_dma_ch_sel/assign_97_valid/expr_1 2.004512 -0.577603 -2.009875 -1.870002 -4.613470 -0.247157 -3.862964 3.055352 -3.241119 1.730253 -3.110654 -1.405468 2.630280 5.114114 0.955769 1.698036 5.296322 -1.670933 -1.239106 1.963391
wb_dma_de/always_9/stmt_1 1.457009 1.039935 -1.310375 2.661639 2.687529 1.421445 -1.666043 2.184389 -3.423308 1.000502 -3.445532 -1.734440 1.109328 -1.429129 0.932848 -0.609294 -0.587971 -1.839027 -1.279488 2.221403
wb_dma_de/input_pause_req -1.829783 2.775948 -0.866132 -2.268264 0.798310 -4.344062 -0.246132 -0.712743 1.410657 2.061147 -2.945826 1.407486 -1.194996 -3.143550 -2.787834 -0.196017 -5.349754 -2.383655 -1.894767 -0.740929
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.728212 2.800992 -0.206613 -2.994681 -0.495692 -0.034773 -1.029916 -3.337794 1.754141 -1.727500 0.889508 -1.574441 2.803127 0.983763 -1.118054 1.940924 1.865429 0.299888 3.360658 2.318778
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.049232 0.259008 -0.786385 -1.077910 1.232147 1.383436 0.890917 -5.484912 -0.341726 1.244864 -0.654903 0.352534 2.710957 -2.229743 -1.613789 1.138735 -0.692452 1.218718 1.804013 0.278432
wb_dma_de/wire_dma_busy 0.097522 2.123461 0.220875 -0.184696 2.783049 -1.122174 0.690325 1.327272 2.543232 0.890983 -2.054291 -2.332160 -0.649643 -3.077535 -2.231640 0.780096 -2.774118 -2.967908 -2.612189 -1.754542
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.297816 1.006662 -0.502014 -0.377610 1.261637 2.224983 -0.197057 -3.541375 -0.326418 -0.301424 0.575282 -0.337916 2.703465 -1.284804 -0.609098 0.880847 1.377630 0.905040 2.767350 1.012885
wb_dma_ch_pri_enc/always_2/if_1 1.404096 0.490692 0.035078 -1.810604 0.710151 -0.046444 -0.615671 -1.777475 1.849736 -0.533633 1.436795 3.223390 -0.865889 -2.127040 0.246034 -0.647487 -0.304715 0.573867 1.732018 -0.954548
wb_dma_de/always_6/if_1/stmt_1 2.942191 1.799433 0.472381 3.209892 3.588148 1.596301 -0.367021 2.892819 -1.066482 0.478235 -2.158954 -2.254564 2.533551 -4.105317 0.331097 -0.070005 3.214592 -3.387849 -0.211704 -0.027886
wb_dma_ch_rf/input_de_txsz_we 4.853936 2.003667 0.936487 2.970750 3.814421 2.870095 -1.352824 2.428920 -2.180202 -0.022051 -1.305502 -0.930510 -0.164780 1.307225 0.419823 -0.191586 -0.514618 -1.986132 1.769466 2.054207
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.317755 -0.160567 -0.440845 0.564110 0.720979 -1.404144 -0.549909 0.125567 0.824754 -0.558836 0.924469 1.935226 -1.388798 -1.853284 1.176414 -1.352280 -2.060496 0.362070 -0.434424 0.312911
wb_dma_wb_if/input_wb_addr_i -5.119091 0.257354 -1.290617 -1.564748 -0.517747 -4.737037 -0.794963 0.232211 -1.352350 -0.662466 -1.827955 -0.977653 1.828047 -1.763370 1.713355 -4.028099 -2.692108 -2.346606 -3.268324 5.265536
wb_dma_ch_sel/always_7/stmt_1 2.578179 1.118066 -0.388269 -0.505341 1.283256 2.318725 -0.251375 -3.536446 -0.193548 -0.325557 0.668948 -0.142744 2.626980 -1.150650 -0.615796 0.926271 1.439077 0.917599 2.943623 0.933254
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -5.034284 1.571060 -3.109381 0.552500 -2.423575 -2.803172 -0.156440 1.017793 -1.527831 3.426763 -0.886637 1.510782 3.282744 -1.939246 -2.311112 0.529106 1.507394 0.198373 -0.982475 -1.373715
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.479558 -0.348115 -2.139973 -0.924154 4.128396 1.786298 0.642666 -2.497478 -2.593846 1.258815 -1.641699 4.242640 2.294256 -2.616413 0.077466 -3.202720 -1.703856 2.310280 1.866292 1.210004
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.017853 1.144707 -1.402671 -1.004088 -1.267246 -0.337586 2.139239 5.267230 -3.196887 -2.056334 -0.772040 0.619770 1.857058 4.172560 -1.013606 -2.743541 1.902977 1.712057 -0.162164 1.064705
wb_dma_ch_rf/always_4/if_1/block_1 -3.909253 -0.606566 -1.053535 1.298863 -1.373055 0.170453 -1.103078 -4.296202 -2.409351 1.067526 -1.356383 -2.834150 1.057679 -5.076160 0.074588 0.372714 -0.524205 -2.179607 -2.583021 0.302159
wb_dma_de/reg_dma_abort_r 3.180669 1.727251 -0.881828 -4.313871 -0.235785 0.011854 -0.524227 1.314482 -0.058245 -0.829542 -0.470025 3.735034 -1.152234 1.322252 -0.752199 -1.106667 1.313235 0.883074 1.644503 -2.045843
wb_dma_ch_sel/input_ch2_txsz 2.523346 1.137609 -0.439354 -0.448034 1.326476 2.295630 -0.199003 -3.479153 -0.184009 -0.352753 0.642878 -0.196349 2.565581 -1.250530 -0.597222 0.951829 1.465644 0.905180 2.906885 0.814536
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.334373 -0.184541 -0.494780 0.547446 0.742925 -1.447207 -0.541697 0.181909 0.819238 -0.533710 0.920992 1.944557 -1.429090 -1.885443 1.194260 -1.436303 -2.104358 0.326999 -0.505381 0.304975
wb_dma_ch_sel/input_ch5_csr -2.506271 -0.916597 -2.796633 0.095668 -2.273883 -0.077044 -1.330932 -1.078415 -3.248876 1.016639 -2.278497 -1.694057 2.164803 -2.337335 0.139698 -0.012449 -0.045564 -0.861573 -3.655726 1.521414
wb_dma_ch_sel/assign_150_req_p0 3.055349 2.105372 0.311213 -1.693420 -1.349046 -0.572587 -1.217798 1.833409 -1.312696 -0.717915 -1.016447 -0.369073 0.163610 2.240891 -1.354314 0.233614 1.435602 -2.712039 -0.232811 -0.176231
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291545 -0.159754 -0.481612 0.574668 0.742353 -1.389609 -0.542480 0.148808 0.827078 -0.572955 0.941494 1.959696 -1.387229 -1.879453 1.217526 -1.400570 -2.074252 0.326494 -0.451950 0.311216
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.507303 0.490841 0.110510 -1.885332 -1.853168 -0.919272 0.014014 -0.684972 0.815815 -0.465990 0.645501 -0.705181 -0.551043 3.105516 -1.034671 1.060576 -0.364804 0.574024 0.484434 0.141060
wb_dma_ch_sel/assign_155_req_p0 3.333550 2.114735 0.336070 -1.832994 -1.348938 -0.428800 -1.122730 1.944293 -1.293902 -0.735194 -0.986788 -0.181682 0.088930 2.404896 -1.432213 0.293246 1.648872 -2.585104 -0.062356 -0.406156
wb_dma_ch_sel/always_43/case_1/stmt_4 2.825226 0.656045 0.511766 -2.300915 0.041978 1.484433 -0.053183 -1.906486 1.013019 0.034418 0.482954 1.235865 0.581983 -0.281077 -0.967952 0.828515 1.808214 0.221772 2.219934 -1.356048
wb_dma_ch_sel/always_43/case_1/stmt_3 2.370946 1.069953 -0.458385 -0.486135 1.229396 2.206571 -0.255275 -3.598111 -0.227735 -0.306273 0.648493 -0.246907 2.680480 -1.255380 -0.617652 0.904093 1.379977 0.931674 2.835801 1.008411
wb_dma_ch_sel/always_43/case_1/stmt_2 -1.053866 0.409323 -1.447917 -0.185263 1.010548 -1.103928 -1.388758 -3.295573 0.415624 -0.777865 1.371531 1.168831 1.420981 -2.502000 1.104310 -1.470632 -2.054259 1.036497 1.322023 3.416459
wb_dma_ch_sel/always_43/case_1/stmt_1 4.418329 2.841138 -0.739545 -0.465516 2.242541 1.091009 -2.577157 0.792942 -1.156841 0.023127 -3.201916 -1.428298 2.440182 -2.336868 0.345584 0.226927 1.746100 -2.770561 0.779258 2.392990
wb_dma_de/always_19/stmt_1/expr_1 -0.517417 0.764835 -1.024184 -2.150997 -1.044284 -1.136087 2.538796 2.428484 3.308214 -0.598590 -2.053361 0.465483 0.830361 0.680357 -0.708892 2.198137 0.742438 4.176425 -0.184438 -0.941932
wb_dma_ch_rf/wire_ch_err_we 3.043587 1.682768 -0.917921 -4.241751 -0.169381 -0.026905 -0.539154 1.248621 -0.056853 -0.752503 -0.543380 3.701164 -1.107709 1.068670 -0.704445 -1.189596 1.279811 0.824513 1.562689 -2.003750
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.389178 1.873019 -0.599670 -1.334112 1.692711 -2.507821 1.098427 0.792380 2.142391 -0.167529 -1.239283 -1.475147 -0.057606 -2.133917 -1.903104 -0.546092 -2.749216 -1.470851 -2.430295 -0.843572
wb_dma_rf/wire_ch1_adr1 -1.340740 -0.983591 1.023793 1.631916 0.360965 -0.060481 1.500618 0.129031 0.801988 0.489335 1.268021 -0.458352 0.968318 -1.978158 -0.272125 -0.385541 1.765324 -0.651285 -0.215614 -1.438930
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -0.191813 -2.434664 -1.007325 -1.042781 -1.214992 -0.857451 -2.048667 -1.403502 -5.306249 5.009811 -1.110473 2.948941 1.195414 2.560898 -1.173401 -2.565531 1.047225 -3.152423 -0.676851 -0.824482
assert_wb_dma_wb_if/input_pt_sel_i -2.461827 0.219980 -1.571261 1.341358 -1.941148 0.141054 -0.305341 -0.968071 -2.171573 -0.034662 -1.538791 -1.635315 0.643235 -4.840370 -0.518963 -0.947397 -0.959947 0.125778 -2.442460 0.685054
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.587270 0.755692 -1.479508 -2.389967 -0.410962 1.042145 1.754348 4.788507 -2.298066 -0.409357 -2.315829 0.946171 0.770766 4.141836 -0.942423 -1.999710 1.418559 2.494778 0.361372 0.320008
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.276407 -0.184154 -0.453214 0.486816 0.736033 -1.401784 -0.526075 0.196682 0.803786 -0.529142 0.910925 1.943872 -1.394436 -1.861210 1.162297 -1.354766 -2.007243 0.329785 -0.448984 0.309960
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.878697 0.691022 0.549799 -2.327538 -0.002422 1.500822 -0.065525 -1.968984 1.072416 0.011753 0.522477 1.312744 0.532189 -0.261747 -0.952574 0.825272 1.843495 0.277848 2.319734 -1.369803
wb_dma_rf/input_paused -1.816338 1.197013 0.606420 1.727591 -0.758120 -1.941754 -1.104206 -0.758742 -0.270454 1.023871 0.002436 0.997133 -0.282633 -1.311370 0.065380 0.496679 -1.265957 -1.096520 1.129118 1.225766
wb_dma/wire_mast0_adr -0.839918 2.207394 -1.957673 3.009111 -1.941576 -1.714697 -1.593708 -1.594044 -4.824683 -1.675237 2.584430 -1.628987 2.976815 0.710416 -1.454380 0.403947 2.461111 -2.452309 -0.278664 -0.244796
wb_dma_ch_pri_enc/inst_u8 1.457022 0.503137 0.046387 -1.761344 0.716735 0.031472 -0.585536 -1.717432 1.787251 -0.514497 1.400323 3.180799 -0.827203 -2.094734 0.216946 -0.541998 -0.250308 0.556614 1.761435 -1.041430
wb_dma_ch_sel/assign_148_req_p0/expr_1 3.197349 2.059931 0.349612 -1.855359 -1.487799 -0.544255 -1.204497 1.978212 -1.278076 -0.773933 -0.956989 -0.295089 0.176979 2.549426 -1.431008 0.235030 1.655998 -2.583112 -0.098336 -0.214066
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.102675 0.542279 1.051496 1.408974 1.183327 -0.254980 -1.479513 2.444500 -0.319806 0.564405 -1.436664 -0.887261 -1.867145 1.045657 0.674454 -0.329970 -2.177460 -2.540838 -0.886209 1.672114
wb_dma_ch_arb/always_2/block_1 -1.198444 -0.095844 -1.902341 -2.725521 -1.959778 -0.746492 4.553723 0.933588 0.196807 -1.928597 -0.134679 1.517844 4.533651 -2.891194 -1.936226 -1.919721 3.294269 3.482226 -0.986836 -1.244842
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 4.066206 1.677594 -0.770086 0.356042 2.597167 2.708272 -1.650372 0.448732 -2.348582 0.962988 -2.950764 -0.546430 1.575136 -1.645150 0.010594 0.102476 1.115100 -1.592720 0.819862 0.935757
wb_dma_ch_sel/always_40/case_1/cond 0.162130 -0.996725 1.107521 -1.331096 0.360948 0.494942 2.441688 -3.732263 1.550600 2.054122 0.398714 1.304655 1.711799 -3.023046 -2.249014 0.695566 1.396184 -0.102022 1.028638 -3.190631
wb_dma_ch_rf/assign_22_ch_err_we 3.332878 1.774048 -0.841473 -4.329507 -0.200267 0.063189 -0.558856 1.411274 -0.087442 -0.857106 -0.520195 3.806580 -1.153309 1.381456 -0.741740 -1.174875 1.347414 0.897860 1.728281 -2.013148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.011634 1.187202 -1.402634 -1.038045 -1.282013 -0.448777 2.045739 5.170184 -3.185519 -2.046661 -0.760841 0.634892 1.911439 4.141200 -1.018171 -2.722456 1.915743 1.615780 -0.177622 1.123450
wb_dma_ch_rf/wire_pointer -2.263653 -1.117402 1.172924 0.564148 -0.900284 1.093202 1.241906 -6.416002 -0.450649 3.722986 -0.673701 0.578413 1.393736 -6.433646 -1.997086 1.404977 0.496035 -1.865543 0.260948 -2.745669
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.403742 0.458738 0.003954 -1.946083 0.562652 -0.001698 -0.606823 -1.852272 1.807090 -0.511929 1.399337 3.123092 -0.735101 -2.058711 0.178976 -0.585333 -0.170968 0.611589 1.759014 -0.957772
wb_dma_ch_pri_enc/wire_pri19_out 1.287243 0.438840 -0.014663 -1.773553 0.662421 -0.117337 -0.638415 -1.828227 1.844666 -0.523900 1.450577 3.183147 -0.805839 -2.172087 0.241042 -0.660365 -0.374097 0.557015 1.664513 -0.883565
wb_dma_ch_sel/assign_5_pri1 1.061488 0.410482 0.092534 0.771117 1.802092 0.602019 0.108553 0.102295 0.912975 -0.594021 1.028566 2.596308 -1.574857 -2.531575 0.634502 -0.411133 -0.594534 0.541015 0.711214 -1.939840
wb_dma_rf/inst_u26 3.021584 1.692006 -1.000424 -4.291695 -0.250929 -0.064786 -0.563877 1.320316 -0.134666 -0.788299 -0.562747 3.742837 -1.078668 1.107876 -0.707690 -1.282811 1.260350 0.844011 1.529526 -1.975466
wb_dma_rf/inst_u27 2.930435 1.695710 -0.974427 -4.262893 -0.307625 -0.060814 -0.551128 1.400157 -0.171134 -0.769203 -0.649702 3.629151 -1.075216 1.243210 -0.736189 -1.183606 1.265577 0.865535 1.433375 -1.978003
wb_dma_de/always_23/block_1/case_1/block_10 2.730454 2.849847 -0.202641 -2.952740 -0.513880 -0.040450 -1.056525 -3.429252 1.741767 -1.705255 0.890691 -1.694354 2.839231 1.082268 -1.161362 2.011583 1.813754 0.293520 3.409265 2.418844
wb_dma_de/always_23/block_1/case_1/block_11 2.064452 1.622579 -0.284386 -2.379453 -0.480611 1.448736 -0.216393 -4.185067 0.673556 -0.757890 1.283396 -0.809002 2.000763 1.797115 -1.617360 1.981719 1.084341 1.485763 3.411812 0.935851
wb_dma_rf/inst_u22 3.006089 1.723011 -1.023981 -4.323606 -0.271707 -0.128343 -0.586871 1.304641 -0.130398 -0.782507 -0.602231 3.644154 -1.029137 1.198548 -0.709272 -1.202846 1.298039 0.830650 1.493611 -1.903774
wb_dma_rf/inst_u23 2.901067 1.660124 -0.982615 -4.220185 -0.279684 -0.059930 -0.518831 1.198055 -0.095179 -0.741390 -0.589420 3.544089 -1.011979 1.061031 -0.762989 -1.077673 1.312986 0.842450 1.457532 -2.061529
wb_dma_rf/inst_u20 2.906310 1.657217 -0.928058 -4.204786 -0.234116 -0.102672 -0.588708 1.184426 -0.072166 -0.758160 -0.485877 3.617453 -1.061072 1.088564 -0.669541 -1.208960 1.158138 0.811482 1.513869 -1.853298
wb_dma_de/assign_86_de_ack 1.509581 1.957085 -0.581841 -3.561127 -0.383761 -0.788633 0.026397 -5.267604 1.486341 -0.059390 -0.533509 -0.920828 3.005988 0.061736 -2.152565 2.133857 -0.241072 0.626114 2.386165 1.739481
wb_dma_rf/inst_u28 3.311543 1.794285 -0.889485 -4.435221 -0.283708 0.080636 -0.544444 1.291840 -0.105838 -0.805673 -0.505297 3.680996 -1.088820 1.408904 -0.832893 -1.086003 1.477883 0.873880 1.718942 -2.075938
wb_dma_rf/inst_u29 3.321891 1.767968 -0.886582 -4.371194 -0.161157 0.062516 -0.564755 1.257265 0.018445 -0.842907 -0.413091 3.854807 -1.198103 1.238971 -0.733312 -1.107011 1.305164 0.921091 1.745297 -2.086868
wb_dma_ch_sel/always_1/stmt_1 1.409877 1.834938 -0.528314 -3.502961 -0.420724 -0.741029 0.133669 -5.151945 1.535042 -0.049727 -0.450116 -0.918077 2.877434 0.153029 -2.112362 2.115280 -0.253766 0.656229 2.287049 1.659017
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.630933 0.365083 -0.327379 3.278850 1.819526 0.467429 -1.694034 -1.261896 -0.732010 0.881509 -1.095643 -2.900484 0.773547 -1.846875 0.869641 1.008406 -2.406148 -1.617667 -0.818261 3.225990
wb_dma_ch_sel/assign_142_req_p0/expr_1 3.281896 2.091849 0.296048 -1.737548 -1.347239 -0.475055 -1.214692 1.935237 -1.352648 -0.729729 -1.053392 -0.252453 0.182391 2.304161 -1.393058 0.235021 1.623492 -2.664910 -0.121391 -0.267021
wb_dma_rf/inst_check_wb_dma_rf -0.681626 0.325517 -0.988898 0.559922 -0.058165 -1.929509 -1.241886 -1.014975 0.876665 -3.214836 -0.010948 -2.589019 0.966139 -3.995659 1.891411 -0.317568 -0.203347 -1.165416 -3.192457 1.383843
wb_dma_rf/reg_wb_rf_dout -7.184695 -0.004460 1.183651 -1.125598 0.180911 -7.304445 -0.247088 0.249467 -0.982995 0.413907 -4.935577 -2.995596 -1.039654 -5.431626 2.961740 -3.059407 -2.895807 -3.838236 -3.250101 3.466771
wb_dma/input_dma_req_i 1.382317 1.876322 -0.580465 -3.427776 -0.435173 -0.702568 0.141316 -5.300241 1.464778 -0.027425 -0.416108 -0.972308 3.003094 0.083465 -2.185037 2.185339 -0.215632 0.723468 2.353621 1.650828
wb_dma_de/input_am1 1.669507 -0.606316 0.110204 -0.186778 -1.164276 -0.136553 -0.370152 1.282697 2.158676 0.126201 -1.327873 0.734399 0.281180 -0.061623 1.305550 2.700347 1.888437 1.137121 -0.254370 -0.385817
wb_dma_de/input_am0 -0.054601 -1.231722 -1.336313 0.232939 0.518741 1.409103 -1.262690 -0.084962 -1.535659 2.432859 0.062049 1.874822 -0.604780 2.729880 -0.385940 -0.622865 -1.810780 0.821634 -0.222800 -0.178666
wb_dma_ch_sel/reg_next_start 1.877621 2.958005 -0.128146 0.356374 -0.627032 -2.689070 -3.624482 0.743908 2.230763 0.152247 -2.268242 1.304523 0.450685 -2.021633 1.837377 2.841474 0.079894 -1.097561 1.708031 3.238805
wb_dma_ch_sel/input_ch4_csr -2.536562 -0.838858 -2.778274 0.141093 -2.056070 -0.357456 -1.269028 -1.445503 -2.880343 0.953778 -2.040619 -1.531170 2.253716 -2.566984 0.098388 0.050082 -0.144036 -0.742244 -3.407718 1.430582
wb_dma/wire_mast0_dout 1.136088 -0.604759 -0.704085 -2.280668 1.087424 1.542092 1.018892 -6.664286 -0.149143 1.477815 0.270445 0.578157 2.911964 1.382194 -1.844404 0.479961 -1.863219 2.679984 3.062659 2.268462
wb_dma_ch_sel/assign_107_valid 3.828546 1.647518 0.113090 -3.266768 -0.522425 1.052009 -1.491668 1.190843 -0.353451 0.961517 -2.600452 0.118293 -0.863825 1.967702 -1.373892 1.185768 1.281183 -1.670528 0.498996 -1.273596
wb_dma/wire_next_ch 3.023000 1.476575 -1.204117 -2.294194 0.128603 -1.657108 -1.910964 -0.289935 2.230234 0.742872 -3.912588 1.073549 1.019811 -1.751935 0.667869 2.752049 -0.479383 -0.031980 -0.256678 1.502756
wb_dma_rf/wire_ch2_txsz 2.557512 1.125179 -0.434571 -0.418547 1.331545 2.364464 -0.244071 -3.588154 -0.283077 -0.329253 0.671354 -0.262249 2.709726 -1.183534 -0.604898 0.916240 1.522950 0.919732 2.962782 0.974018
wb_dma_ch_rf/wire_ch_am0 -0.006297 -1.208565 -1.319050 0.210405 0.579001 1.458798 -1.230354 -0.116793 -1.597255 2.489906 0.044221 1.966371 -0.614701 2.735408 -0.445257 -0.652584 -1.788587 0.801310 -0.175886 -0.186735
wb_dma_ch_rf/wire_ch_am1 0.546844 -0.653368 -0.775666 -0.036854 -1.350604 -1.121450 -0.263230 0.058846 1.601176 -1.698200 -1.752167 -0.122301 0.311976 -2.121273 2.243344 2.665514 0.720541 1.493017 -2.093809 0.009371
wb_dma/wire_ch6_csr -2.668823 -0.978895 -2.804174 0.121303 -2.558825 -0.121851 -1.200100 -1.449849 -3.174537 1.024674 -2.195904 -1.951546 2.548535 -2.595914 -0.036662 0.314421 0.320831 -0.875837 -3.761710 1.347431
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.332204 0.454267 -0.005578 -1.832513 0.602358 -0.072264 -0.660260 -1.806519 1.778737 -0.493016 1.372827 3.092961 -0.791788 -2.052345 0.242568 -0.628319 -0.290785 0.553894 1.720127 -0.847057
wb_dma_de/input_csr 1.241817 -3.186571 -2.138942 -5.200533 1.374647 2.462090 0.881776 -0.028291 -3.567586 4.471047 -4.449990 4.901663 1.151296 3.568933 0.187112 -4.492541 -1.707202 4.137812 1.750679 2.776581
wb_dma_de/reg_read 2.850356 1.490362 -1.250251 0.719735 3.146039 1.375744 -2.150044 0.378309 -1.501906 0.439183 -1.943399 1.365802 0.292935 -3.417286 1.044081 -1.063126 -0.688948 -1.167326 0.471938 1.064434
wb_dma/input_wb1_cyc_i -2.404778 0.244212 -1.574269 1.281455 -1.881763 0.178416 -0.160386 -1.021339 -2.262121 -0.033526 -1.490968 -1.626346 0.803427 -4.620816 -0.653803 -0.951057 -0.854188 0.144410 -2.337884 0.681326
wb_dma_ch_rf/wire_ch_adr0_we -4.302667 -1.401517 -1.637482 -5.723655 -3.481892 -0.843621 -0.810527 0.270171 -0.520053 1.750486 -2.622880 -1.861208 -1.395993 1.916640 -0.726398 -0.812191 -0.052460 0.228654 -3.508900 -1.079615
wb_dma_ch_sel/assign_140_req_p0 3.391957 2.109600 0.351037 -1.975032 -1.373118 -0.372396 -1.158689 1.806436 -1.189679 -0.730734 -0.902730 -0.148018 0.104707 2.557312 -1.450825 0.303422 1.645239 -2.501149 0.106086 -0.325427
wb_dma_rf/wire_ch3_txsz 2.754344 0.661432 0.498476 -2.345931 -0.043224 1.452441 -0.037532 -2.009072 1.002934 0.009809 0.511380 1.198879 0.623192 -0.269899 -0.998299 0.801459 1.796082 0.254243 2.218399 -1.299228
wb_dma_rf/input_wb_rf_din -3.307576 -0.289495 0.426693 -2.314073 -3.058847 -3.974262 -2.913799 -1.180946 -3.703877 0.699191 -0.452076 -4.031968 2.937480 3.188820 -0.305245 -5.209289 -0.029142 -4.992049 -0.005399 7.579966
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -4.182455 -1.364415 -1.739135 -5.568356 -3.365317 -0.757802 -0.898719 0.223815 -0.688239 1.645660 -2.528451 -1.803517 -1.206028 1.919634 -0.675671 -0.857709 -0.075883 0.261629 -3.450466 -0.869285
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.338973 0.454975 0.130857 1.271686 -0.875640 -1.356517 0.351828 0.686150 -0.923128 -1.664447 1.561793 -0.273678 1.049943 0.454524 -0.103290 -0.793005 0.584606 -0.779334 -0.449399 0.757941
wb_dma_pri_enc_sub/reg_pri_out_d1 1.330828 0.478199 0.022846 -1.738064 0.721911 -0.076203 -0.594481 -1.723059 1.808191 -0.541827 1.421642 3.210402 -0.859054 -2.166365 0.280160 -0.668905 -0.307677 0.596077 1.694493 -0.988306
wb_dma_ch_rf/always_19/if_1/block_1 -0.552663 -0.176630 0.640691 1.579200 0.484592 -0.466268 -1.567535 0.312068 0.492288 1.248788 -1.258539 -1.605228 -1.279424 -0.922876 0.581791 0.830488 -2.217192 -2.383391 -1.642289 1.191875
wb_dma_ch_rf/always_2 -0.000283 -1.135446 1.082796 -1.261370 0.317139 0.391544 2.454978 -3.685051 1.423741 2.125918 0.286295 1.294757 1.669567 -2.949383 -2.264754 0.598575 1.198962 -0.154774 0.821092 -3.116772
wb_dma_ch_rf/always_1 -0.866919 0.407072 0.647384 -0.467986 -1.342668 -1.307307 -1.491037 -0.444946 1.296689 0.750161 -0.587132 -2.173753 -1.700270 2.170446 -0.532141 1.800324 -2.451863 -1.674692 -1.001114 1.303689
wb_dma_de/input_mast0_drdy 0.206747 2.875857 -3.415734 1.095517 -0.309415 0.043510 -3.956835 -4.178749 -3.752532 0.426099 0.283175 -1.456221 2.013641 -1.430887 -1.281873 2.043485 0.737570 -1.894214 0.468042 -0.104480
wb_dma_ch_rf/always_6 -4.800920 0.866753 -3.088426 0.596962 -1.430300 -2.536577 -0.051846 0.298256 -1.553661 3.690485 -0.683480 1.709406 3.807673 -1.672574 -2.039624 -0.355582 0.824382 0.580260 -0.776385 -0.402280
wb_dma_ch_rf/always_5 -2.048978 -0.600865 -1.299928 0.399759 -0.195249 -0.298418 -0.143332 -1.826715 -0.923536 -0.640305 -0.150225 -2.465860 1.028942 -1.548438 0.074515 -0.042441 -0.299899 -0.460664 -2.165889 0.126849
wb_dma_ch_rf/always_4 -4.131114 -0.639867 -1.197744 1.391982 -1.448374 0.143364 -1.073243 -4.271907 -2.552173 0.971212 -1.532246 -3.033631 1.180770 -5.274746 0.143851 0.458523 -0.426278 -2.154297 -2.841110 0.359043
wb_dma_ch_rf/always_9 3.298318 1.781298 -0.796543 -4.276990 -0.181508 0.013849 -0.588262 1.372190 -0.051445 -0.854943 -0.416455 3.724881 -1.106782 1.490590 -0.730650 -1.236392 1.307039 0.823800 1.766171 -1.873222
wb_dma_ch_rf/always_8 -1.969521 1.814160 -0.665742 -0.855456 1.834131 -3.046284 -0.039550 1.236071 2.380143 1.085661 -2.672800 -2.809610 -0.208859 -3.057044 -1.815583 -0.078611 -4.081727 -3.246062 -4.029323 0.153701
assert_wb_dma_rf/input_wb_rf_dout -0.845780 0.304491 -0.941039 0.557114 -0.144670 -2.087424 -1.228969 -1.146582 0.910530 -3.338798 -0.014621 -2.769188 0.970046 -4.186502 2.001167 -0.402712 -0.297756 -1.282829 -3.408540 1.502559
wb_dma/wire_wb1_addr_o -0.134495 -0.588744 -0.573887 0.189778 0.523807 1.083240 1.731153 1.935888 -0.469819 -0.062231 -0.542433 0.491898 0.964331 0.703586 0.089470 -1.476585 -0.145016 2.250945 0.392550 1.253540
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.498697 0.502544 0.063553 -1.689524 0.720389 0.022398 -0.596936 -1.619405 1.757005 -0.513171 1.378843 3.186920 -0.884664 -2.090060 0.272809 -0.626774 -0.222713 0.582510 1.762343 -1.021767
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.904815 1.304775 -0.931270 -2.595942 -0.884118 0.091255 0.031356 3.085455 -1.855698 -0.256540 -1.923632 0.610707 -0.288751 3.411673 -0.972815 -0.555089 1.639369 0.312371 -0.056607 -1.071980
wb_dma_wb_slv/always_5/stmt_1/expr_1 2.723627 2.254731 0.883611 -1.167958 -1.556436 -1.658734 -0.058496 3.617001 -1.736804 -2.848660 1.632136 0.466252 -0.101033 7.000622 -1.081887 -1.835172 0.869369 -1.014020 1.540522 1.937981
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.433491 -2.684756 -3.523912 -3.074296 1.171181 -2.968746 0.233230 -1.549104 -0.244931 -1.690182 -1.362077 -3.841118 3.233044 -1.621528 1.276418 -2.633904 0.246454 0.531633 -5.128096 0.743174
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.309299 2.033020 0.450803 -0.497985 -0.907317 -3.113441 -0.519526 3.772678 -1.018248 -3.417892 2.694953 2.265081 -1.433193 5.279649 0.114513 -3.207636 -1.192078 -0.685702 1.048601 2.234816
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.276158 0.562289 0.507222 0.207638 1.006808 1.940678 0.603903 -0.142189 0.142323 -0.045554 0.117094 0.553501 -0.103648 -0.640678 -0.590263 0.992572 1.492067 0.214396 1.152849 -2.196831
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.165465 -0.130839 -0.463963 0.478780 0.747399 -1.382140 -0.528655 0.182729 0.841072 -0.576934 0.992735 2.129842 -1.486350 -1.825281 1.179548 -1.386503 -1.987893 0.387573 -0.320365 0.257891
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.928673 0.820621 0.056198 -2.868059 -0.933858 1.580649 -0.030673 -2.304041 0.501194 -1.587818 1.057089 -0.501046 -0.363664 -1.736887 -1.037107 0.274315 1.652802 -0.181014 0.398903 -2.292125
wb_dma_wb_slv/reg_slv_dout -3.494292 -0.135550 0.304742 -2.303571 -3.136140 -3.850864 -2.590575 -1.606541 -4.251696 0.291566 0.325822 -2.925360 2.890604 3.518287 -0.134661 -5.528641 0.421260 -4.011167 1.024049 7.173451
wb_dma_ch_pri_enc/always_2 1.280499 0.431316 0.014735 -1.727442 0.708193 -0.106732 -0.590064 -1.732824 1.819906 -0.527865 1.383490 3.175388 -0.843196 -2.164042 0.265177 -0.671927 -0.335018 0.553555 1.659555 -0.904904
wb_dma_ch_pri_enc/always_4 1.328104 0.428034 -0.037912 -1.761658 0.627918 -0.061103 -0.606549 -1.693315 1.707712 -0.477610 1.335085 3.080869 -0.790365 -2.066221 0.258937 -0.604475 -0.236900 0.556338 1.622658 -0.895339
wb_dma/inst_u3 -5.483237 0.353516 -2.807272 0.649041 -1.176836 -3.307180 -0.237134 -2.027776 -2.739999 -0.484801 -1.413224 -2.014310 2.374026 -4.563144 -0.050951 -2.316567 -1.276698 -0.554474 -3.624581 1.393188
wb_dma_wb_slv/always_1/stmt_1 -4.671494 -0.598682 -0.288098 -2.789772 -1.606151 -4.898377 -1.050151 0.850750 -0.343299 -0.224840 -1.657374 -0.691201 1.349154 -1.341476 1.901482 -5.445126 -2.697595 -2.022213 -2.169681 6.701139
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.064727 1.198709 -1.376993 -0.940055 -1.214199 -0.370847 2.052826 5.130242 -3.222366 -2.052515 -0.786295 0.601313 1.883620 4.053484 -1.013680 -2.704880 1.859292 1.597480 -0.192228 1.049134
wb_dma_rf/wire_ch0_am0 0.026382 -1.216551 -1.419411 0.227957 0.597043 1.510131 -1.304118 -0.092784 -1.627996 2.559342 -0.000292 2.053319 -0.562382 2.737835 -0.455923 -0.668101 -1.778746 0.844243 -0.202917 -0.232565
wb_dma_rf/wire_ch0_am1 0.791841 -0.624103 -0.724567 -0.143661 -1.411216 -1.126550 -0.299288 0.175319 1.939420 -1.929632 -1.756968 -0.105693 0.219536 -2.234407 2.370861 2.929576 0.902307 1.547454 -2.139965 -0.085735
wb_dma_wb_mast/wire_mast_drdy 1.625590 3.465842 -3.472461 -0.217660 -0.099988 0.412721 -2.242749 -2.524750 -4.648432 -1.315053 1.106502 0.546559 2.377354 0.411693 -1.489540 0.312650 2.528266 0.072484 2.113489 -0.963595
wb_dma_wb_if/wire_mast_pt_out -2.417469 2.219584 -1.968512 1.205511 1.395809 -1.935055 -0.001750 -1.093287 -1.967177 -1.719728 -0.759967 -1.369434 1.146987 -2.319231 -0.055194 0.190539 -1.624912 -1.198396 -2.326095 0.194597
wb_dma_ch_sel/assign_95_valid/expr_1 1.461620 -0.417233 -3.105765 -0.809778 -3.301485 -0.236357 -4.422345 2.065744 -3.225514 1.172299 -2.237338 -0.552861 2.912095 3.835333 1.923588 0.983399 3.757194 -0.309576 -0.546205 3.681994
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.425135 0.474790 0.013854 -1.887795 0.671092 -0.058419 -0.666993 -1.772981 1.862849 -0.522200 1.443854 3.319308 -0.838591 -2.189177 0.263177 -0.664811 -0.310469 0.605525 1.757642 -0.940581
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.279651 0.421379 -0.028906 -1.795321 0.642314 -0.142536 -0.634998 -1.767148 1.822335 -0.514728 1.373282 3.177927 -0.804488 -2.190219 0.255521 -0.635456 -0.347975 0.593353 1.658023 -0.904355
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.309361 0.465388 -0.001127 -1.713672 0.687549 -0.034295 -0.593502 -1.686045 1.731406 -0.506544 1.324341 3.088486 -0.779431 -2.203745 0.247581 -0.598116 -0.292597 0.553264 1.640886 -0.947502
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.448209 0.872394 -0.332091 -2.346072 -1.866811 0.967865 3.387756 2.934996 -1.925114 -2.915259 1.435425 -0.343740 2.368352 0.732573 -2.184465 -2.846242 4.846783 0.785920 -0.009802 -2.311800
wb_dma/constraint_slv0_din -0.949708 1.589003 1.011599 -0.818576 -0.395821 -3.891563 -1.127129 -1.214460 0.885198 -1.112537 -0.936746 -0.615426 -1.084069 -1.039034 0.390523 -0.284359 -2.259993 -2.167221 -0.097513 1.800012
wb_dma_de/always_4/if_1/if_1 2.857194 1.020114 -0.408907 -0.984874 1.867972 0.312050 -2.084517 2.213481 -0.452183 0.744009 -2.164768 2.785028 -1.736382 -2.419007 0.806741 -1.505173 -0.548310 -1.934221 -0.409277 -0.768134
wb_dma_rf/always_2 -0.166740 1.687019 0.490991 -3.244114 -0.164987 -4.487456 -1.587995 -1.990413 0.976223 0.639690 -3.007455 1.563429 -2.883968 -1.380028 -0.743377 -0.308332 -4.868625 -2.722053 -0.929893 0.441171
wb_dma_rf/inst_u24 2.959187 1.666627 -0.972238 -4.354854 -0.265696 -0.072074 -0.570652 1.239003 -0.029255 -0.816259 -0.503235 3.758394 -1.132877 1.115922 -0.681284 -1.205331 1.255535 0.901108 1.505287 -2.007536
wb_dma_rf/always_1 -7.478812 0.118474 1.226905 -1.031668 0.144755 -7.360588 -0.089572 0.035431 -1.155403 0.456009 -4.726693 -2.998815 -1.173974 -5.306939 2.730793 -3.070791 -3.053582 -3.857661 -3.131309 3.292100
wb_dma_ch_sel/always_38 1.643341 3.683747 -0.014830 1.411246 -1.574628 -4.124269 -3.356807 1.366320 1.377956 -1.431723 -0.875503 1.051506 1.638909 -1.854391 1.557240 2.206266 0.830410 -2.010014 1.328492 3.860283
wb_dma_ch_sel/always_39 4.744018 1.399910 -0.403924 -0.668788 1.852090 2.911352 0.639305 3.727028 -2.537279 -0.016253 -2.315403 1.950067 0.064840 0.073996 -0.575482 -0.677959 3.472730 -0.035951 0.794036 -3.336178
wb_dma_ch_sel/always_37 -2.518758 -0.386149 -1.512445 -4.182298 0.391896 -1.811640 1.000175 2.173787 3.208783 2.315472 -4.468676 -1.506570 0.534512 -2.400652 -0.975919 -0.492192 -1.664149 -0.062654 -3.985176 -0.165064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.876101 1.327660 -0.927121 -2.765850 -1.033411 0.073720 0.050718 2.926058 -1.779948 -0.277107 -1.877048 0.621017 -0.288161 3.492917 -1.055226 -0.451918 1.713835 0.345811 0.000352 -1.143479
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.615053 -2.899213 -0.989489 -1.171059 2.988746 1.673794 0.382358 3.451986 -0.041748 4.279237 -4.673538 3.405913 1.338959 -1.833816 2.168628 -2.839418 0.646685 2.239056 -0.167359 1.280984
wb_dma_ch_sel/assign_10_pri3 2.384688 0.585435 0.552686 0.192693 1.044944 2.008792 0.648087 -0.117262 0.137807 -0.087303 0.122868 0.581400 -0.094753 -0.616963 -0.588532 1.011986 1.544912 0.229275 1.208252 -2.265065
wb_dma_rf/inst_u21 3.121899 1.757833 -0.932175 -4.292613 -0.251484 0.031301 -0.548432 1.284805 -0.097979 -0.800030 -0.592708 3.619543 -1.059640 1.238316 -0.790767 -1.108045 1.316834 0.804800 1.553692 -2.005489
wb_dma_rf/wire_ch3_adr0 -3.598125 1.601675 -1.228302 -1.285744 0.100085 -1.163295 1.234016 -0.433238 0.544402 -1.684523 -0.510741 -1.860194 -0.667765 -4.491780 -1.196183 -0.298736 -0.649810 0.004930 -2.832256 -3.092088
wb_dma_ch_rf/input_dma_busy -1.889901 1.831067 -0.572325 -0.842508 1.903945 -3.072237 0.024041 1.322447 2.450247 1.134290 -2.668090 -2.689842 -0.245494 -2.989358 -1.874445 -0.061221 -4.049906 -3.195250 -3.886848 0.074759
wb_dma_ch_sel/assign_134_req_p0 0.124589 0.631456 0.457229 -0.937562 -1.371042 0.736242 1.982326 3.073090 -1.227660 -1.797267 0.528411 -1.739234 1.032114 -0.005677 -1.727651 -2.024380 2.750388 -1.310353 -1.330974 -1.261229
wb_dma/wire_wb0m_data_o -5.681849 -1.021183 0.164247 1.142306 1.598141 -2.201924 3.527587 3.040262 -0.932689 1.827592 -0.554624 -0.611436 -0.138076 0.484160 -0.680610 -2.320598 -2.371653 1.061435 -0.689611 0.301581
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.862053 1.298581 -0.945630 -2.696435 -0.933763 0.095930 0.070797 2.975569 -1.856599 -0.294805 -1.941040 0.600229 -0.266665 3.417372 -1.049891 -0.471825 1.705265 0.378018 -0.013497 -1.126485
wb_dma_ch_rf/always_6/if_1 -4.912412 0.940776 -3.025663 0.544619 -1.634381 -2.723985 0.044634 0.406043 -1.410843 3.583328 -0.730052 1.782119 3.646035 -1.730057 -1.953456 -0.194882 0.892862 0.660979 -0.666015 -0.473838
wb_dma -4.943504 0.198627 -2.789881 0.617136 -1.508466 -2.509603 -0.052393 -1.710688 -3.098057 -0.326760 -2.123723 -2.672602 2.274256 -4.778338 -0.576187 -2.112654 -2.536974 -1.149634 -4.528955 2.286298
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.429364 0.492073 -0.169506 2.112912 3.344648 1.091012 -0.693971 0.682718 -0.557863 0.883428 -0.615689 1.003961 0.956177 -5.041843 0.804693 -1.561893 0.850789 -1.784737 0.219450 -0.343907
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.734846 -0.203683 0.574022 1.571017 0.437313 -0.537420 -1.560233 0.287769 0.424695 1.231043 -1.204913 -1.688838 -1.196697 -0.926632 0.549668 0.744579 -2.271970 -2.317907 -1.691373 1.265456
assert_wb_dma_rf/input_wb_rf_adr -0.810335 0.274955 -0.979287 0.554754 -0.026838 -1.776435 -1.061665 -1.086015 0.735958 -3.188206 -0.019920 -2.573766 0.902499 -4.053178 1.829252 -0.350490 -0.257845 -1.032463 -3.243129 1.139551
wb_dma_ch_rf/always_6/if_1/if_1 -4.787003 1.011841 -2.965481 0.485753 -1.589777 -2.672951 -0.056698 0.261186 -1.492416 3.624493 -0.717673 1.681342 3.971123 -1.631654 -2.032701 -0.260409 1.094216 0.542273 -0.527440 -0.260273
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.288595 0.428623 0.035705 -1.773354 0.631315 -0.034558 -0.603091 -1.781346 1.800436 -0.497853 1.347430 3.080765 -0.778728 -2.116637 0.213961 -0.629999 -0.257169 0.578375 1.685181 -0.918403
wb_dma_ch_arb/wire_gnt -1.187153 -0.135426 -1.934215 -2.788046 -1.766460 -0.664849 4.561910 1.137324 0.372926 -1.786402 -0.392377 1.696584 4.464986 -3.389903 -1.837757 -1.958284 3.377763 3.545303 -1.147276 -1.474433
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.133463 1.723359 -0.855418 -4.357672 -0.264320 -0.001396 -0.589754 1.122298 0.023147 -0.819114 -0.390443 3.701361 -1.092297 1.337436 -0.760788 -1.060373 1.308248 0.893361 1.748052 -1.945015
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.813004 1.163908 0.539412 1.631223 -0.860413 -1.942679 -1.062583 -0.715608 -0.353438 1.063153 -0.078427 1.028052 -0.209225 -1.230923 0.034476 0.494610 -1.161154 -1.035424 1.122839 1.211892
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 4.550605 1.307798 -0.518459 -0.640996 1.831470 2.895801 0.652219 3.452886 -2.510981 0.066831 -2.345690 1.835607 0.234633 -0.240673 -0.569739 -0.564492 3.497998 -0.028544 0.682163 -3.344295
wb_dma_rf/always_1/case_1/cond -7.522222 -0.068986 1.200712 -1.297101 -0.027109 -7.500697 -0.163172 -0.014522 -0.993811 0.224514 -4.884065 -3.414486 -1.076578 -5.381562 2.922700 -3.031288 -2.891913 -3.874147 -3.441417 3.463038
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.386589 0.441830 0.032916 -1.751737 0.689156 -0.005417 -0.608263 -1.740102 1.798822 -0.500257 1.397626 3.177209 -0.842047 -2.159452 0.247139 -0.629698 -0.321289 0.582396 1.711496 -1.000078
wb_dma_wb_slv/assign_4/expr_1 -7.155270 1.315970 -2.204290 1.703572 2.668844 -3.683357 2.997719 1.471507 -3.184232 0.207963 -1.503965 -1.815904 1.782891 -1.833486 -0.840377 -1.980135 -3.022917 -0.118539 -2.717742 0.554108
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.461890 1.120656 -0.498653 -0.450520 1.312787 2.258120 -0.224750 -3.591618 -0.229581 -0.327039 0.617999 -0.213251 2.682300 -1.332943 -0.595084 0.921657 1.380658 0.918296 2.879811 0.960857
wb_dma_de/always_3/if_1/stmt_1 -0.352321 0.529696 0.170959 1.353240 -0.901016 -1.450276 0.298966 0.680122 -1.006770 -1.754092 1.599882 -0.313161 1.081921 0.442966 -0.084846 -0.843577 0.564025 -0.878890 -0.447484 0.886784
wb_dma_ch_sel/assign_104_valid 3.834535 1.676384 0.243904 -3.238045 -0.546150 0.945748 -1.532959 1.304994 -0.317376 0.906926 -2.468457 0.084407 -1.006292 2.300922 -1.382405 1.150927 1.124873 -1.730796 0.545832 -1.119649
wb_dma_ch_rf/always_9/stmt_1 3.068801 1.709172 -0.889038 -4.399231 -0.344087 0.006281 -0.573205 1.128416 -0.020305 -0.771913 -0.440668 3.652231 -1.083004 1.347017 -0.792617 -1.078927 1.337033 0.885858 1.664400 -1.981706
wb_dma_wb_if/input_mast_adr -0.587697 -0.091053 -0.485851 1.473846 -0.353001 -0.404635 2.069346 2.587389 -1.469744 -1.827708 1.081773 0.146075 2.108370 1.139731 -0.058551 -2.398355 0.417129 1.394656 -0.062959 2.152836
assert_wb_dma_ch_arb/input_req 2.491821 0.782943 -0.908779 -0.751514 0.926669 1.015404 0.010080 3.861241 -2.704424 0.080631 -2.411686 1.361597 0.164408 0.758494 0.056287 -1.682619 2.016369 -0.245243 -0.307871 -1.146403
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.921875 0.813319 0.043264 -3.056693 -1.042749 1.624013 -0.037210 -2.309724 0.472992 -1.550138 1.018245 -0.487597 -0.311330 -1.696536 -1.064746 0.309759 1.773642 -0.171076 0.447488 -2.277977
wb_dma_wb_if/input_wbm_data_i -3.438764 -0.227735 0.213091 -2.641517 -2.903726 -3.898094 -2.421088 -1.673947 -4.039539 0.222293 0.154608 -3.051974 2.935819 3.362847 -0.130220 -5.591361 0.325293 -3.862463 0.902049 7.154352
wb_dma_de/wire_tsz_cnt_is_0_d 1.586478 0.502528 -0.116135 2.176236 3.401644 1.241165 -0.769947 0.672208 -0.663589 0.903003 -0.620685 0.975351 0.983933 -5.015199 0.851642 -1.524281 0.906706 -1.917053 0.283487 -0.267701
wb_dma/wire_dma_err 3.123761 1.702102 -0.874547 -4.347453 -0.330376 0.044775 -0.533787 1.208169 -0.024021 -0.792067 -0.484125 3.671575 -1.033974 1.282687 -0.761324 -1.072352 1.402964 0.892344 1.643423 -1.971560
wb_dma_ch_sel_checker/input_ch_sel_r 0.449863 0.089130 -0.005627 -2.551938 -1.034988 -0.554169 -0.675733 -1.889136 0.942549 0.095483 0.364870 0.660212 0.689137 0.355069 -0.395258 -0.190405 0.311697 0.019995 1.092669 0.873603
wb_dma_ch_sel/assign_119_valid 3.542805 1.612583 0.168628 -3.106127 -0.556306 0.828773 -1.538983 1.226474 -0.298530 0.965728 -2.585955 -0.011096 -1.002884 2.112859 -1.315104 1.129151 0.971957 -1.800554 0.324742 -0.999584
wb_dma_inc30r/input_in -3.022767 -1.567018 -0.556442 -1.673729 -3.909505 -0.414206 1.974129 0.746596 2.979025 -0.971499 0.091143 -2.737187 2.994032 -3.971435 -0.424260 1.307265 5.135333 0.807799 -3.432962 -2.264765
wb_dma_ch_pri_enc/inst_u15 1.377484 0.502354 0.043383 -1.696124 0.760428 -0.032460 -0.607357 -1.776899 1.798670 -0.495275 1.388226 3.134208 -0.818538 -2.220781 0.256143 -0.602347 -0.316254 0.524318 1.718641 -0.979849
wb_dma_ch_pri_enc/inst_u14 1.342793 0.444385 0.011580 -1.753354 0.651824 -0.103464 -0.645176 -1.753003 1.835247 -0.537861 1.403447 3.199116 -0.845314 -2.193356 0.260610 -0.648346 -0.368731 0.571153 1.674672 -0.908192
wb_dma_ch_pri_enc/inst_u17 1.241814 0.421064 -0.044357 -1.728784 0.625159 -0.117878 -0.596410 -1.654702 1.712005 -0.507186 1.282172 3.072202 -0.787833 -2.203241 0.244218 -0.666457 -0.310083 0.544706 1.569261 -0.926310
wb_dma_de/wire_dma_err 3.154069 1.716644 -0.801779 -4.333172 -0.308175 0.009716 -0.562764 1.233995 0.006657 -0.841887 -0.398604 3.674465 -1.098224 1.458362 -0.780030 -1.124179 1.309638 0.856743 1.730348 -1.907413
wb_dma_ch_pri_enc/inst_u11 1.397860 0.474585 0.009302 -1.942796 0.613491 -0.103034 -0.655983 -1.867902 1.866920 -0.553379 1.450227 3.271203 -0.799578 -2.133575 0.223182 -0.671803 -0.281705 0.613786 1.778146 -0.910075
wb_dma_ch_pri_enc/inst_u10 1.329189 0.480301 -0.022334 -1.802613 0.655744 -0.073945 -0.635889 -1.756461 1.791712 -0.501167 1.354840 3.142021 -0.784763 -2.107580 0.240746 -0.598578 -0.262780 0.538427 1.668985 -0.905612
wb_dma_ch_pri_enc/inst_u13 1.403843 0.497349 0.022839 -1.762506 0.696754 -0.019020 -0.610349 -1.826257 1.807505 -0.500687 1.442175 3.174198 -0.811144 -2.174184 0.262729 -0.581284 -0.292600 0.551628 1.748945 -0.960731
wb_dma_ch_pri_enc/inst_u12 1.297519 0.446823 -0.017561 -1.724907 0.689893 -0.105141 -0.638429 -1.701109 1.772740 -0.512227 1.345409 3.163799 -0.854983 -2.163468 0.261744 -0.671074 -0.361125 0.544635 1.655499 -0.921146
wb_dma_ch_pri_enc/inst_u19 1.440925 0.496145 0.045106 -1.799205 0.738055 -0.031855 -0.631353 -1.788220 1.893321 -0.516589 1.441823 3.250245 -0.869197 -2.142457 0.267512 -0.596871 -0.320718 0.556730 1.816298 -1.013337
wb_dma_ch_pri_enc/inst_u18 1.280682 0.476061 -0.016877 -1.788943 0.591892 -0.134001 -0.648682 -1.718654 1.781017 -0.499638 1.324226 3.120898 -0.797369 -2.113844 0.232091 -0.665868 -0.298047 0.543179 1.641123 -0.875045
wb_dma_ch_sel/assign_110_valid 3.724413 1.708422 0.135198 -3.286783 -0.528400 0.876488 -1.567031 1.447329 -0.438650 0.948369 -2.657157 0.067661 -0.909543 2.230883 -1.359054 0.972811 1.147665 -1.759727 0.401166 -1.021691
wb_dma_rf/inst_u30 2.958169 1.694399 -0.958424 -4.261416 -0.252082 -0.094541 -0.540625 1.254468 -0.108699 -0.800497 -0.571469 3.624287 -1.046875 1.178915 -0.743618 -1.154843 1.230202 0.848274 1.480839 -1.930560
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 2.792519 2.289011 0.724357 -4.634263 -1.860128 -0.859868 -0.824269 -1.902812 2.925812 -1.379350 0.819614 -0.322599 0.853103 1.909817 -1.485722 1.843246 2.147419 -0.386252 2.632151 0.141438
wb_dma_ch_pri_enc/wire_pri6_out 1.267059 0.455106 -0.025467 -1.734192 0.680630 -0.148552 -0.623241 -1.755275 1.841744 -0.553823 1.412629 3.226948 -0.879808 -2.216749 0.310539 -0.703999 -0.379931 0.578918 1.680432 -0.865866
wb_dma_rf/assign_6_csr_we 1.916012 0.782684 0.091293 -4.832264 0.809426 -2.689242 -0.827643 -1.398955 1.334833 -0.241105 -3.174271 0.652261 -2.903164 -0.235672 -0.831594 -0.582434 -3.954262 -2.077675 -1.872362 -0.772701
wb_dma_de/assign_82_rd_ack 2.777287 1.498416 -1.229137 0.786625 3.224708 1.198195 -2.249457 0.591586 -1.535457 0.385859 -1.941332 1.516169 0.111448 -3.370976 1.160211 -1.315121 -0.919236 -1.281656 0.431266 1.240319
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.352909 -0.256003 0.172612 -2.887830 -0.039776 0.603526 1.121853 -4.084705 0.884201 1.636180 -0.796249 1.806266 0.794519 -1.237855 -2.020075 1.113546 -0.342793 0.608678 1.197503 -1.939118
wb_dma_ch_sel/assign_96_valid 0.391965 -1.412595 -2.698130 -2.193301 -4.392342 -1.755145 -3.074132 1.289511 -2.604518 2.709446 -3.166247 1.088397 1.819837 3.156735 0.592680 1.123454 2.332291 -0.762524 -2.070647 1.291994
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.283379 0.435774 -0.038532 -1.702111 0.689585 -0.100346 -0.573007 -1.660007 1.742332 -0.493838 1.352990 3.098649 -0.790140 -2.165820 0.281213 -0.634164 -0.307437 0.560934 1.594332 -0.922620
wb_dma_de/reg_next_ch 3.029432 1.500531 -1.284388 -2.222439 0.328587 -1.544725 -1.921883 -0.477078 2.115225 0.720533 -3.858894 1.181305 1.128963 -2.015499 0.691845 2.581986 -0.569928 -0.033633 -0.159796 1.602085
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.351564 -0.167953 -0.488967 0.555690 0.714880 -1.446950 -0.572870 0.231512 0.787806 -0.547861 0.857956 1.976686 -1.391162 -1.874755 1.180609 -1.408586 -2.093426 0.350181 -0.474761 0.319223
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.387350 -0.169135 -0.484409 0.589498 0.720214 -1.463337 -0.545353 0.169724 0.775741 -0.546765 0.908282 1.930639 -1.368016 -1.863173 1.222093 -1.385072 -2.113792 0.341106 -0.527217 0.354084
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.298483 -0.205247 0.131884 -2.829878 -0.029275 0.576206 1.096151 -3.858077 0.826654 1.581206 -0.820286 1.710106 0.757132 -1.239712 -1.996793 1.049016 -0.289964 0.535428 1.122085 -1.868266
wb_dma_ch_rf/assign_24_ch_txsz_dewe 4.894782 2.058003 0.824961 2.942969 3.842666 2.915273 -1.249737 2.211565 -2.242473 -0.078877 -1.243112 -1.016373 0.149285 1.320537 0.320024 -0.191824 -0.361908 -1.899088 1.887398 2.160396
assert_wb_dma_ch_arb 2.575994 0.898722 -1.019637 -0.926622 0.874392 0.948936 -0.041490 3.895836 -2.751634 0.106494 -2.537858 1.360321 0.259256 0.704601 -0.026415 -1.671038 2.077670 -0.295927 -0.347223 -1.103634
wb_dma/wire_csr -1.084802 -2.166325 -1.367600 -1.568531 -0.054766 1.956297 0.160351 -1.474851 -3.139066 2.352530 -3.890501 0.387977 -0.818524 -0.286159 0.128046 -1.851173 -5.060935 0.759806 -2.068875 3.317028
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359732 -0.160357 -0.446813 0.570703 0.706280 -1.423755 -0.523787 0.144207 0.800658 -0.518709 0.874930 1.892429 -1.379289 -1.867468 1.177868 -1.387542 -2.054955 0.291596 -0.499625 0.363553
wb_dma_wb_if/input_mast_din 0.388140 -0.679673 -0.929534 1.995871 2.727587 1.753034 -0.047881 -2.421092 -1.626314 0.247727 0.545216 -0.408116 2.743279 -0.314264 0.897736 -1.378565 -1.147539 1.578107 1.696850 3.841398
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.446699 0.520165 0.083567 -1.892938 -1.797974 -0.878294 -0.023710 -0.707083 0.844920 -0.427722 0.640079 -0.719269 -0.526739 3.067035 -1.054668 1.096654 -0.370435 0.535164 0.506871 0.185874
wb_dma_ch_rf/reg_sw_pointer_r 1.874102 1.412981 -1.476233 -0.454688 -0.848086 -3.429908 -1.205698 -0.618933 1.316805 -2.669545 -2.472363 0.335661 1.396171 -3.220892 1.752166 2.411753 -0.969603 -0.167794 -2.379900 1.945915
wb_dma_ch_sel/assign_142_req_p0 2.951078 1.967772 0.283200 -1.886060 -1.574840 -0.618858 -1.151451 1.677155 -1.256218 -0.692599 -0.885409 -0.325795 0.211931 2.427094 -1.462553 0.267700 1.564434 -2.522705 -0.155554 -0.248370
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.059138 1.102518 -1.409839 -0.956626 -1.157512 -0.298168 2.076023 5.220082 -3.155439 -2.025769 -0.780932 0.646961 1.855539 4.091332 -0.947704 -2.734045 1.890872 1.707970 -0.148547 1.123976
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.250780 0.535563 0.494988 0.225711 1.001882 1.947288 0.623213 -0.095763 0.124256 -0.039816 0.127650 0.555298 -0.132439 -0.608343 -0.567965 1.011101 1.477732 0.234204 1.126617 -2.171054
wb_dma_rf -4.944724 -0.580375 -2.254560 -0.189090 -1.135193 -2.890937 -0.190442 -1.615497 -2.077526 0.894060 -2.430914 -2.977126 2.560317 -4.347117 -0.362531 -1.445594 -2.023021 -2.020404 -4.354264 2.192028
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.545413 -0.979629 -0.108624 0.735938 0.636288 -0.306814 -0.575271 1.654456 -0.290744 1.312769 -2.544903 0.469069 -1.544872 -0.742919 1.980350 0.698874 -0.631693 -0.020432 -1.411799 -0.305610
wb_dma_de/reg_chunk_cnt 2.833542 0.977520 -0.392900 -1.042997 1.860438 0.275902 -2.079148 2.071154 -0.348952 0.763724 -2.089602 2.795490 -1.761599 -2.542542 0.832099 -1.492280 -0.651571 -1.902501 -0.346552 -0.740872
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.628933 -3.026369 -0.839438 -1.103689 2.889963 1.762263 0.364367 3.589164 -0.206039 4.315059 -4.590249 3.403028 1.219613 -1.548004 2.211213 -3.008402 0.704955 2.129017 -0.134716 1.342763
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.444961 -2.374118 -0.575554 -0.290750 2.169957 0.247060 0.628763 3.808358 -0.696696 2.778706 -3.268229 3.284303 2.107825 -1.546816 2.037855 -3.459611 1.154151 1.253411 -0.430550 1.828680
wb_dma/input_wb0m_data_i -3.509604 -0.255670 0.295582 -2.560540 -3.026660 -3.806896 -2.255346 -1.548413 -3.903536 0.177322 0.193908 -3.051036 2.870400 3.336073 -0.176665 -5.432436 0.351105 -3.722682 0.855580 6.994294
wb_dma_de/always_15/stmt_1 3.895911 1.637109 -0.809899 0.250471 2.446247 2.543466 -1.651213 0.431722 -2.396616 0.921056 -2.876616 -0.544706 1.574987 -1.584862 -0.024551 0.005147 1.062546 -1.620438 0.768871 1.056737
wb_dma/wire_ch7_csr -2.659804 -1.083510 -2.754186 0.273368 -2.170810 -0.193585 -1.150414 -1.247939 -3.110240 1.061756 -2.322891 -1.729575 2.284000 -2.501603 0.221826 0.047618 -0.260147 -0.673507 -3.646286 1.804044
wb_dma/input_wb0_ack_i 0.278621 2.012449 -4.103764 -1.294461 0.464127 -1.016764 -1.993722 -6.349503 -3.351108 0.454965 0.224036 0.717777 4.615824 -1.850557 -1.646195 0.134846 0.699315 0.382491 1.617411 0.920493
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.072268 1.180279 -1.396982 -0.901607 -1.201110 -0.361103 2.089589 5.314652 -3.314076 -2.076456 -0.755185 0.614656 1.907015 4.197849 -0.970256 -2.805199 1.922591 1.620406 -0.187733 1.174216
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.021551 1.181858 -1.462308 -0.965985 -1.221016 -0.393322 1.963167 5.143951 -3.290898 -1.950599 -0.886289 0.582309 1.919303 3.927453 -0.955761 -2.718556 1.882259 1.481634 -0.289906 1.091893
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.032206 1.178832 -1.437307 -0.973619 -1.276622 -0.462688 2.039189 5.274411 -3.252269 -2.061432 -0.816011 0.602800 1.934387 4.170721 -1.002558 -2.728727 1.887346 1.555196 -0.277587 1.174221
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.783358 1.250462 0.755463 -0.591344 1.167105 0.690325 -0.299139 3.971515 -1.662090 -0.852518 -0.400872 1.598557 -0.774325 4.011665 0.087507 -2.219819 0.668791 -0.613480 1.679196 0.961785
wb_dma_ch_sel/assign_125_de_start 1.384886 3.397083 0.023970 1.728688 -1.419013 -3.981344 -3.165855 1.444208 1.268998 -1.439795 -0.721779 0.979770 1.415918 -1.860161 1.677311 2.117328 0.654577 -1.910529 1.134483 3.695240
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.286248 -0.249116 0.149150 -2.973039 -0.066372 0.560860 1.096162 -4.096287 0.924779 1.657456 -0.807655 1.755259 0.835852 -1.242809 -2.026988 1.086499 -0.332954 0.599327 1.196239 -1.905780
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.135112 -0.161132 -0.434751 0.507313 0.721877 -1.341763 -0.538548 0.204508 0.799588 -0.552893 0.970960 2.074884 -1.427132 -1.834371 1.171541 -1.384344 -1.973202 0.369542 -0.368773 0.241017
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.623703 2.748950 -0.238133 -2.975278 -0.550777 -0.022969 -1.004186 -3.371348 1.781071 -1.684162 0.895414 -1.583785 2.828749 0.959864 -1.144747 1.965922 1.800751 0.317168 3.315783 2.277598
wb_dma_ch_sel/input_dma_busy 2.342255 0.556809 0.547720 0.184881 1.008464 1.993394 0.595344 -0.166014 0.139385 -0.070116 0.144066 0.581517 -0.087361 -0.655011 -0.573679 1.017054 1.491576 0.240131 1.183210 -2.204920
wb_dma_inc30r -3.790851 -3.358690 -2.336481 -0.262286 -2.269349 1.017430 1.608831 3.354099 0.684160 1.602952 -1.943976 -0.357025 1.709973 -1.573623 0.972452 -0.037001 2.093125 3.155239 -4.328124 -1.213496
wb_dma_ch_sel/always_45/case_1 -1.535856 -0.378283 1.126707 2.703121 -0.503210 -1.462643 1.753566 0.789190 -0.160702 -1.211004 2.738361 -0.683303 2.015573 -1.528058 -0.376738 -1.209317 2.282541 -1.499388 -0.633936 -0.640706
wb_dma_ch_sel/assign_117_valid 3.753233 1.681461 0.106121 -3.288007 -0.523375 0.940909 -1.562997 1.417922 -0.410444 0.964815 -2.700099 0.093934 -0.901831 2.105896 -1.347075 1.041136 1.154384 -1.791479 0.378449 -1.083287
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.707517 2.828461 -0.228205 -3.057760 -0.542582 -0.119727 -1.097179 -3.370154 1.723727 -1.691821 0.850285 -1.608572 2.866643 1.006743 -1.151827 1.929880 1.841411 0.278032 3.346133 2.370835
wb_dma/wire_ch3_adr0 -3.421100 1.491600 -1.137685 -1.427763 -0.079441 -1.053316 1.276881 -0.502435 0.574564 -1.732844 -0.367142 -1.846263 -0.706999 -4.269203 -1.216224 -0.211139 -0.457371 0.071992 -2.761329 -3.180341
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.367780 0.523597 0.156641 1.393660 -0.902011 -1.442333 0.267203 0.665119 -1.007161 -1.741332 1.611788 -0.316419 1.109996 0.418472 -0.103528 -0.803219 0.567280 -0.908285 -0.490928 0.885355
wb_dma_de/always_6/if_1/if_1/cond 1.678373 1.181705 -1.337607 2.475057 2.689932 1.435816 -1.599257 2.240413 -3.347544 0.863924 -3.328201 -1.467699 1.075225 -1.372200 0.870168 -0.630068 -0.441256 -1.671915 -1.084465 2.075848
wb_dma/wire_mast1_pt_out -2.338368 2.296154 -2.181257 1.210603 1.372402 -1.771322 -0.168106 -1.395889 -2.099008 -1.737868 -0.819834 -1.438019 1.287057 -2.640377 -0.067670 0.356229 -1.467491 -1.285821 -2.450899 0.051161
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.956930 1.296717 -0.927871 -2.725203 -0.971917 0.080774 0.003110 3.058613 -1.912159 -0.279198 -1.934203 0.602593 -0.260111 3.564883 -1.006711 -0.569339 1.667675 0.321450 0.034076 -1.009736
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.445319 0.562248 0.089393 -1.916504 -1.788784 -0.914465 -0.002022 -0.713980 0.847438 -0.466225 0.622024 -0.710774 -0.570080 3.091691 -1.079679 1.090429 -0.356401 0.575321 0.524968 0.183840
wb_dma_ch_sel/always_48 -0.910536 -0.039589 -1.854629 -2.795439 -1.862386 -0.474183 4.626182 1.241664 0.204309 -1.973585 -0.228793 1.563141 4.571937 -2.835647 -1.940498 -1.872011 3.594863 3.640404 -0.902546 -1.391921
wb_dma_ch_sel/always_43 1.925604 1.602738 -0.028594 1.431612 3.180272 -0.235707 -1.419389 1.220835 0.485326 -0.036809 -0.817110 0.179026 1.911687 -5.650509 1.182342 -1.515088 1.691864 -2.861455 0.304320 0.960581
wb_dma_ch_sel/always_42 -1.187964 -2.081749 -1.531492 -1.322618 0.061057 1.881669 0.058546 -1.464617 -3.157402 2.315808 -3.875630 0.398407 -0.788335 -0.530792 0.182370 -1.905425 -5.417181 0.744065 -2.268140 3.478679
wb_dma_ch_sel/always_40 0.119363 -1.125908 1.088582 -1.355702 0.338009 0.467743 2.506385 -3.734954 1.583003 2.111116 0.375372 1.404753 1.727107 -3.144773 -2.255940 0.615017 1.326878 -0.107671 0.934562 -3.234874
wb_dma_ch_sel/always_47 1.752052 -0.686903 0.161676 -0.212420 -1.210720 -0.151610 -0.373039 1.314545 2.356009 0.123999 -1.362183 0.792517 0.261167 -0.026363 1.391937 2.821823 1.948333 1.234472 -0.265115 -0.416374
wb_dma_ch_sel/always_46 0.020765 -1.127023 -1.355481 0.204000 0.505587 1.388444 -1.221936 -0.144174 -1.581068 2.411928 0.043487 1.924688 -0.538169 2.657341 -0.431720 -0.628941 -1.702199 0.775673 -0.150059 -0.222550
wb_dma_ch_sel/always_45 -1.527968 -0.419470 1.168365 2.738231 -0.509704 -1.405037 1.798139 0.737631 -0.134547 -1.203530 2.834978 -0.664263 2.046023 -1.555647 -0.394919 -1.164319 2.453626 -1.499286 -0.604630 -0.746938
wb_dma_ch_sel/always_44 -3.995015 0.137344 -0.177691 -7.199648 -4.681996 -1.900489 0.642008 -0.929160 1.168461 -1.031605 -0.746675 -3.939484 0.096575 0.979255 -2.042440 -1.064317 1.969294 -0.537997 -2.089071 -0.468139
wb_dma_ch_sel/assign_152_req_p0/expr_1 3.163062 2.088991 0.269772 -1.876186 -1.419407 -0.463109 -1.088172 1.738535 -1.268199 -0.791789 -0.882281 -0.237439 0.271417 2.378247 -1.439249 0.281524 1.685351 -2.456227 -0.000958 -0.266227
wb_dma_ch_rf/input_ndnr 3.254563 0.913347 -0.368360 0.297171 2.399179 2.929014 1.256273 0.186212 -1.959489 0.207844 -0.449082 0.539195 3.668766 -2.470674 -0.827568 -1.030807 4.875964 0.024449 2.181968 -1.500268
wb_dma_de/always_4/if_1/stmt_1 4.107824 1.169602 -0.020154 -1.609652 1.109786 1.644911 -1.544169 2.045451 -1.233425 1.321944 -3.212037 0.775538 -0.309260 -0.711957 -0.333324 -0.109135 1.459181 -2.312069 -0.079027 -1.074832
wb_dma_ch_pri_enc/wire_pri4_out 1.289534 0.450865 0.005016 -1.766231 0.632316 -0.071172 -0.639251 -1.799667 1.792315 -0.503946 1.429308 3.113111 -0.796462 -2.108830 0.254734 -0.624266 -0.319416 0.571209 1.679660 -0.930057
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.343191 0.497442 0.161582 1.373083 -0.931501 -1.454251 0.338215 0.765243 -1.004658 -1.777329 1.625525 -0.294783 1.087880 0.523078 -0.077262 -0.858955 0.581286 -0.848818 -0.450014 0.875723
wb_dma_ch_sel/assign_111_valid 3.722442 1.649628 0.137616 -3.338181 -0.569036 0.923885 -1.497000 1.338219 -0.394401 0.916755 -2.569338 0.092640 -0.863954 2.121156 -1.355599 1.011922 1.136727 -1.767796 0.407064 -1.068403
wb_dma_wb_slv/assign_2_pt_sel -8.639848 0.889942 -4.796146 2.663673 1.486326 -2.504720 2.301415 0.489536 -5.360491 -0.026343 -2.992357 -2.893798 3.623093 -6.581015 -0.542922 -4.642327 -4.298192 1.604145 -4.291859 3.911978
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 4.917308 2.905101 -0.431782 -1.174991 -1.460057 -1.335620 -2.374988 2.035178 0.967489 -1.814911 -2.363544 -1.530476 3.206468 0.714342 0.592597 3.010584 3.745013 -1.699148 0.380650 2.721087
wb_dma_ch_sel/assign_144_req_p0 3.385795 2.173699 0.398528 -1.920480 -1.454979 -0.453095 -1.154772 1.796323 -1.151155 -0.851225 -0.816565 -0.176326 0.118573 2.654904 -1.476302 0.326616 1.616793 -2.472612 0.158274 -0.296189
wb_dma_de/input_pointer 0.241572 -1.029004 1.103518 -1.453208 0.329963 0.519595 2.410521 -3.889868 1.614971 2.116906 0.408415 1.443309 1.729916 -3.025827 -2.259830 0.683686 1.341860 -0.065436 1.096730 -3.218011
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.024118 1.575484 -0.294205 -2.386606 -0.534862 1.388340 -0.185393 -4.096134 0.605481 -0.737860 1.196933 -0.876129 1.993496 1.922666 -1.634077 1.968584 1.109127 1.491736 3.302726 1.017268
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.424799 1.329451 0.359995 -5.109988 -1.725860 -1.588683 0.317274 -3.773016 2.705430 0.319843 -0.524372 0.334338 1.023752 0.955471 -2.476838 2.012107 0.064746 0.028785 1.586623 -0.399772
wb_dma_ch_rf/input_wb_rf_adr 2.131267 -0.715166 -1.847702 -2.501977 -1.495284 -0.752013 -3.119995 2.157644 2.099350 -1.400117 2.600490 -0.644331 3.984550 3.963066 0.044921 -4.860136 -1.099075 -1.137700 -1.652988 7.832348
wb_dma_ch_sel/input_pointer0 1.274003 -0.288859 1.458492 -0.724113 0.317954 1.198141 1.315585 -1.827929 1.745932 0.528290 1.680049 0.706529 1.525582 -2.189148 -1.160020 0.365553 3.368644 -0.489687 1.859259 -2.564652
wb_dma_ch_sel/input_pointer1 2.773690 0.656924 0.493642 -2.448971 -0.061304 1.390945 -0.099584 -2.065495 1.083477 0.028079 0.525535 1.277049 0.619211 -0.238282 -0.979045 0.809955 1.784996 0.268703 2.284084 -1.276505
wb_dma_ch_sel/input_pointer2 0.468685 0.072794 -0.008503 -2.524322 -1.032886 -0.548993 -0.669355 -1.870991 0.941742 0.051600 0.415432 0.703005 0.694396 0.402029 -0.350129 -0.192631 0.307170 0.008957 1.122337 0.906695
wb_dma_ch_sel/input_pointer3 1.322369 -0.264652 0.157634 -2.941307 0.003487 0.646641 1.109814 -4.148483 0.948960 1.668983 -0.767871 1.813733 0.764283 -1.321307 -2.059047 1.072315 -0.385525 0.651473 1.208227 -1.956667
wb_dma_de/reg_chunk_0 2.594741 0.908799 -0.481366 -1.020841 1.774520 0.186340 -2.117730 2.049174 -0.327910 0.821664 -2.171367 2.754566 -1.744084 -2.640467 0.903097 -1.481156 -0.667908 -1.896487 -0.522034 -0.765339
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.453157 0.611650 0.570749 0.210174 1.075686 2.057046 0.661710 -0.110954 0.139365 -0.082058 0.173673 0.638419 -0.173442 -0.611038 -0.609018 1.040253 1.522922 0.231377 1.249993 -2.263876
wb_dma_ch_sel/assign_151_req_p0/expr_1 3.152155 2.077702 0.312385 -1.724365 -1.340947 -0.535628 -1.189820 1.785687 -1.254059 -0.767015 -0.929648 -0.286397 0.201993 2.284914 -1.360333 0.313872 1.546387 -2.574622 -0.031386 -0.172256
wb_dma_ch_sel/assign_138_req_p0/expr_1 3.148211 2.122657 0.310337 -1.928916 -1.507425 -0.583825 -1.259099 1.696535 -1.213766 -0.738124 -0.946557 -0.286212 0.139523 2.540609 -1.427851 0.319609 1.498374 -2.623819 -0.013399 -0.163481
wb_dma_ch_sel/reg_am0 -0.054602 -1.328446 -1.299190 0.185579 0.513818 1.505874 -1.276481 -0.075834 -1.571052 2.547122 0.000456 1.962885 -0.636719 2.810760 -0.379320 -0.661352 -1.794092 0.854425 -0.232182 -0.231623
wb_dma/assign_2_dma_req 1.578278 1.930476 -0.569390 -3.476895 -0.283968 -0.637705 0.136435 -5.361444 1.549402 -0.027493 -0.478966 -0.906077 3.071377 -0.073112 -2.172951 2.168451 -0.245806 0.700017 2.449040 1.660866
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.705117 -0.243893 0.449918 -0.938820 0.037238 -0.038776 0.769680 -1.756741 1.830430 -1.565280 2.949871 0.964439 -0.702879 -5.369262 -0.074539 -1.605723 1.310333 -0.516942 -0.392019 -3.222430
wb_dma_ch_rf/wire_ch_csr -4.701735 0.290705 -2.272462 -0.644385 -0.557554 -3.151215 1.231725 0.996656 -1.943962 2.046471 -3.032757 -1.939333 2.186366 -1.990581 -1.895577 -0.860065 -2.473617 -0.903189 -3.189712 1.491056
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.621444 -1.952086 -0.275831 -1.437157 -3.731035 0.943943 0.326342 -0.235333 0.062076 -0.404002 1.257748 -1.700527 2.404426 2.046755 -0.260088 -0.332348 2.628187 0.722196 -0.563289 1.995591
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.297643 -0.158244 -0.447761 0.530082 0.748598 -1.429388 -0.516941 0.154416 0.845902 -0.555901 0.951699 2.018771 -1.461144 -1.883632 1.213511 -1.416926 -2.117427 0.355058 -0.435999 0.296428
wb_dma_ch_sel/assign_118_valid 3.797469 1.666482 0.138552 -3.191891 -0.465401 0.990212 -1.524159 1.511492 -0.451623 0.952009 -2.659005 0.075016 -0.886442 2.168946 -1.377482 0.993805 1.159280 -1.788526 0.373661 -1.129617
wb_dma_ch_rf/input_de_adr1_we -0.341486 0.527284 0.162547 1.315027 -0.906069 -1.424102 0.304718 0.754345 -1.003917 -1.735174 1.599179 -0.340179 1.099571 0.483380 -0.090387 -0.856691 0.576571 -0.882740 -0.477782 0.858225
wb_dma_wb_mast/input_mast_din 0.430944 -0.714999 -0.943045 2.069090 2.787529 1.834137 -0.084511 -2.585796 -1.751832 0.239870 0.591978 -0.475252 2.941155 -0.192335 0.906725 -1.431416 -1.152309 1.675432 1.847776 4.052453
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.028479 -2.541820 -3.131572 -2.860615 1.108242 -2.233088 0.582820 -1.701604 -0.841114 -1.357463 -1.932629 -5.493248 4.108495 -0.601133 0.586427 -1.990222 0.864204 0.026132 -5.049536 1.108950
wb_dma_de/always_2/if_1/stmt_1 -3.873571 -0.044774 -0.266897 -7.176476 -4.699300 -1.666518 0.641087 -0.791794 1.230161 -0.945080 -0.782241 -3.827658 0.087831 1.099332 -2.020060 -0.965441 2.128171 -0.329932 -2.134291 -0.640939
wb_dma_de/assign_65_done/expr_1 2.746234 1.517271 -1.171888 0.753973 3.096483 1.230605 -2.189599 0.576516 -1.537928 0.428414 -1.962861 1.265120 0.200383 -3.204917 1.076929 -1.182254 -0.821258 -1.270148 0.397553 1.257017
wb_dma_ch_sel/reg_de_start_r 3.700799 2.770807 -0.781644 -0.244352 -0.592822 -2.378997 -2.783295 2.323707 1.333775 -2.448546 -1.226028 0.186910 1.745800 -0.620099 1.690387 1.643323 1.762309 -1.323346 0.062842 2.969657
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.327527 -0.173173 -0.495609 0.499928 0.702470 -1.479925 -0.573054 0.235978 0.774649 -0.572533 0.895632 1.992890 -1.460141 -1.859806 1.215193 -1.460717 -2.072994 0.369133 -0.476146 0.323230
wb_dma_ch_rf/input_dma_rest -1.308794 -0.837929 -0.369730 -0.618404 0.035892 -0.799514 1.108330 -2.233764 -0.092559 1.655560 -1.271873 0.559833 0.228830 -1.045448 -1.126346 0.369803 -2.149200 0.336202 -0.973287 -0.662949
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.005443 -1.058935 1.116457 -1.304866 0.356367 0.387614 2.475063 -3.616038 1.603997 2.043075 0.357497 1.287038 1.707964 -3.044218 -2.224145 0.597259 1.301690 -0.136063 0.872813 -3.198025
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.914911 0.835633 0.069252 -3.031949 -1.058145 1.667742 0.042410 -2.371707 0.490880 -1.668348 1.095163 -0.545522 -0.340567 -1.778438 -1.100020 0.337649 1.788890 -0.180869 0.425891 -2.442667
wb_dma_de/wire_de_csr 1.206680 0.283195 -0.793773 -1.026175 1.349671 1.494153 0.919011 -5.418014 -0.398958 1.287535 -0.778365 0.372271 2.781832 -2.232524 -1.627411 1.213977 -0.607718 1.251519 1.831506 0.213860
wb_dma_ch_sel/reg_ndnr 3.065108 0.836033 -0.399293 0.306915 2.409138 2.916415 1.395384 0.300454 -2.001696 0.274762 -0.501089 0.548051 3.724551 -2.686857 -0.809991 -1.150239 4.980617 0.017625 2.053196 -1.692466
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.374436 0.522648 0.178892 1.353810 -0.949268 -1.471571 0.345290 0.710712 -1.027241 -1.798845 1.659446 -0.314838 1.117711 0.468223 -0.082876 -0.855603 0.594097 -0.882527 -0.486462 0.859938
wb_dma_ch_sel/reg_txsz 2.143266 1.675633 0.009087 1.242628 3.117720 -0.190113 -1.532800 1.091828 0.577729 -0.136979 -0.778614 0.152712 1.860430 -5.522228 1.153952 -1.457269 1.671666 -2.886104 0.423178 1.065285
wb_dma_rf/always_1/case_1/stmt_10 0.111529 0.373765 0.063892 0.816725 0.165851 -0.921894 -1.466158 -0.677571 1.053814 -1.889625 1.098970 -2.147487 0.835753 -2.077305 1.054923 -0.519205 0.727084 -1.751552 -1.236727 1.116980
wb_dma_ch_pri_enc/inst_u28 1.333213 0.457934 -0.020784 -1.769508 0.652152 -0.106885 -0.643857 -1.747027 1.817226 -0.533744 1.393430 3.177915 -0.836495 -2.184637 0.284236 -0.635412 -0.354857 0.583320 1.678944 -0.922057
wb_dma_ch_pri_enc/inst_u29 1.193820 0.431441 -0.036948 -1.744855 0.668922 -0.153140 -0.611127 -1.653736 1.746133 -0.487945 1.331620 3.144884 -0.837526 -2.224651 0.277733 -0.724361 -0.384265 0.538688 1.543831 -0.885944
wb_dma/wire_de_adr1 -1.316877 -0.924722 0.975402 1.548346 0.368917 -0.104127 1.440589 0.107562 0.744923 0.574058 1.176548 -0.456259 0.983837 -1.941311 -0.265258 -0.413518 1.721915 -0.694835 -0.257171 -1.410272
wb_dma_ch_arb/always_2/block_1/case_1 -0.908792 -0.078838 -1.861037 -2.799796 -1.962031 -0.518217 4.841778 1.330332 0.254367 -1.963071 -0.245881 1.709566 4.676666 -2.980384 -2.027347 -1.873685 3.833139 3.711660 -0.950720 -1.635683
wb_dma_de/always_18/stmt_1/expr_1 -0.687268 2.151981 -1.876937 3.001878 -1.914728 -1.625461 -1.511010 -1.455396 -4.729990 -1.777265 2.631591 -1.557952 2.923388 0.829085 -1.367291 0.366329 2.528701 -2.321009 -0.194410 -0.211005
wb_dma_ch_arb/always_1/if_1 -0.920936 -0.039332 -1.835479 -2.818813 -1.987476 -0.589836 4.705315 1.226066 0.358550 -1.988504 -0.197671 1.681793 4.599363 -2.967893 -1.977465 -1.783424 3.728351 3.645633 -0.978860 -1.594987
wb_dma_ch_pri_enc/inst_u20 1.405146 0.443879 0.012426 -1.728335 0.656376 -0.011456 -0.595312 -1.677583 1.715884 -0.540601 1.353222 3.154216 -0.796642 -2.050502 0.260060 -0.585175 -0.246883 0.556447 1.678511 -0.947830
wb_dma_ch_pri_enc/inst_u21 1.431706 0.442701 0.035797 -1.760506 0.608337 0.000850 -0.596364 -1.597178 1.722821 -0.504642 1.304294 3.100887 -0.775954 -1.951988 0.212356 -0.621907 -0.240865 0.533938 1.673674 -0.943632
wb_dma_ch_pri_enc/inst_u22 1.393087 0.463334 -0.019947 -1.832337 0.631320 -0.035120 -0.643201 -1.779300 1.833979 -0.530816 1.365566 3.186641 -0.800377 -2.131819 0.241233 -0.608827 -0.262084 0.593797 1.718686 -0.970202
wb_dma_ch_pri_enc/inst_u23 1.362852 0.466702 -0.025713 -1.834786 0.653813 -0.096826 -0.625470 -1.727359 1.837587 -0.529433 1.418069 3.268156 -0.867938 -2.158298 0.248123 -0.689602 -0.331938 0.570957 1.706520 -0.969181
wb_dma_ch_pri_enc/inst_u24 1.402469 0.473629 0.010855 -1.826653 0.663043 -0.041792 -0.606437 -1.729147 1.781716 -0.533704 1.338142 3.210494 -0.777820 -2.173881 0.228923 -0.650655 -0.269370 0.599284 1.707727 -0.976526
wb_dma_ch_pri_enc/inst_u25 1.380196 0.410502 0.018181 -1.701167 0.725445 -0.021114 -0.602601 -1.764649 1.817863 -0.513614 1.457214 3.206007 -0.852841 -2.187804 0.284060 -0.617927 -0.302114 0.590313 1.721385 -0.979366
wb_dma_ch_pri_enc/inst_u26 1.366555 0.440563 0.028071 -1.882499 0.610671 -0.079793 -0.619944 -1.840548 1.852988 -0.484708 1.375491 3.140129 -0.755509 -2.150885 0.198889 -0.600693 -0.288214 0.568169 1.720196 -0.937870
wb_dma_ch_pri_enc/inst_u27 1.394810 0.432315 0.048502 -1.776280 0.687036 -0.070295 -0.603994 -1.697808 1.882059 -0.576589 1.460852 3.265589 -0.942252 -2.168404 0.313680 -0.650421 -0.360216 0.573678 1.741291 -1.020801
wb_dma/wire_dma_busy 0.201535 2.211102 0.240071 -0.344279 2.870441 -1.157110 0.658287 1.262087 2.637872 0.906605 -2.118834 -2.354726 -0.689055 -3.141858 -2.315824 0.857342 -2.920671 -3.068967 -2.691823 -1.885370
wb_dma_ch_sel/reg_ack_o 1.401468 1.900776 -0.621735 -3.414698 -0.364660 -0.678785 0.120047 -5.202139 1.404549 0.018738 -0.586160 -0.983926 3.048998 0.047346 -2.153251 2.142938 -0.222123 0.655242 2.274584 1.645326
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.429594 0.569606 0.542229 0.225180 1.037551 2.056274 0.627128 -0.116696 0.123183 -0.052774 0.160729 0.579482 -0.157951 -0.625735 -0.598287 1.035138 1.526700 0.227376 1.223178 -2.274741
wb_dma_rf/reg_csr_r -0.174984 1.702771 0.421673 -3.161175 -0.181797 -4.416516 -1.659794 -1.891417 0.869580 0.525271 -3.035946 1.353441 -2.831957 -1.318486 -0.668020 -0.271536 -4.770822 -2.721380 -1.008321 0.534879
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.952697 1.335662 -0.898508 -2.740381 -1.037610 0.106652 0.030808 3.083372 -1.837139 -0.329841 -1.835658 0.597182 -0.335075 3.732137 -1.063818 -0.464321 1.719067 0.323276 0.048715 -1.098057
assert_wb_dma_ch_sel 2.339757 0.572825 0.516104 0.186842 1.037535 1.999228 0.608217 -0.137072 0.161909 -0.082948 0.118229 0.592173 -0.115011 -0.630541 -0.555109 1.007236 1.490587 0.249936 1.171888 -2.179209
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.975266 1.990882 -0.882659 -0.809159 -0.518679 -2.876677 -1.626922 0.311144 1.524376 -0.957780 -2.278481 0.896762 1.860687 -1.481035 0.670492 2.160201 0.068286 -0.942775 -0.538793 2.127387
wb_dma_ch_sel/inst_ch2 0.443367 0.078897 0.005956 -2.608937 -1.096795 -0.563782 -0.681641 -1.885965 0.956128 0.066573 0.390865 0.649674 0.721017 0.411364 -0.360388 -0.234161 0.315098 0.020894 1.114943 0.939454
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.372072 0.571759 0.558935 0.233636 1.014598 1.999752 0.608166 -0.074993 0.123585 -0.072991 0.155244 0.622388 -0.148354 -0.590922 -0.562980 1.012616 1.518300 0.233423 1.210592 -2.201092
wb_dma_ch_sel/assign_122_valid 3.603480 1.620471 0.108094 -3.197549 -0.498255 0.907937 -1.543153 1.180970 -0.358339 1.026732 -2.654917 0.073501 -0.874363 1.944463 -1.315289 1.080710 1.061545 -1.761813 0.347948 -1.081667
wb_dma_rf/wire_dma_abort 2.980473 1.717069 -0.884251 -4.280713 -0.329675 -0.067644 -0.587478 1.090054 0.021451 -0.780170 -0.480262 3.541274 -1.023519 1.193938 -0.734528 -1.054686 1.208485 0.839650 1.590457 -1.880311
wb_dma_de/assign_67_dma_done_all/expr_1 3.780125 1.637349 -0.865366 0.388346 2.482075 2.546172 -1.660871 0.409594 -2.352454 0.948274 -2.965341 -0.711727 1.622271 -1.650247 0.004771 0.094803 1.006862 -1.590873 0.681814 1.056570
wb_dma_de/always_4/if_1/cond 2.791912 0.968559 -0.390504 -0.972533 1.838264 0.344160 -2.060520 2.050189 -0.356617 0.786658 -2.139452 2.709990 -1.766081 -2.551077 0.846226 -1.390489 -0.595308 -1.931657 -0.412241 -0.871776
wb_dma_de/always_3/if_1/if_1/stmt_1 0.316919 -1.997616 0.539711 1.281576 -0.230998 0.714054 2.616647 3.124516 2.383100 0.537002 -0.613590 0.851002 2.130697 -1.180128 1.080707 0.787360 3.312415 2.550603 0.040704 -0.447622
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.206354 -2.469671 -3.572097 -2.978019 1.024787 -2.857708 0.198911 -1.672336 -0.358513 -1.962362 -1.175603 -3.924535 3.440099 -1.675479 1.165788 -2.459334 0.472512 0.460038 -4.963448 0.783920
wb_dma_ch_sel/assign_156_req_p0 3.243850 2.118224 0.316488 -1.862737 -1.437953 -0.504553 -1.202694 1.868080 -1.315830 -0.756361 -0.938569 -0.251535 0.243424 2.466038 -1.435211 0.185888 1.646579 -2.575218 -0.020456 -0.197257
assert_wb_dma_ch_arb/input_advance 2.534700 0.841687 -1.027794 -0.852005 0.850124 0.969588 0.012252 3.928967 -2.781113 0.090370 -2.551821 1.406268 0.249235 0.730348 0.005488 -1.688473 2.083348 -0.291292 -0.404472 -1.133916
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.476773 0.469220 0.125039 -1.818406 -1.763223 -0.861291 -0.011851 -0.629971 0.772319 -0.426773 0.569265 -0.666468 -0.542133 3.009162 -1.034654 1.001486 -0.349209 0.563330 0.449873 0.144332
wb_dma_ch_rf/reg_ch_tot_sz_r 3.271444 1.938214 0.425161 3.168687 3.685440 1.748107 -0.349392 2.699997 -1.073026 0.344038 -2.077114 -2.115487 2.567193 -4.105843 0.336425 0.030776 3.288019 -3.154372 0.092571 -0.030801
wb_dma_ch_rf/wire_ch_adr0 -4.474710 -1.353808 -1.871808 -5.560830 -3.286768 -0.821013 -0.954461 0.292066 -0.733522 1.764868 -2.731859 -1.850403 -1.402973 1.753343 -0.719497 -0.904964 -0.369747 0.180809 -3.739945 -1.056575
wb_dma_ch_rf/wire_ch_adr1 -1.007869 0.156103 0.775191 3.049895 -0.274958 -2.320894 0.033833 0.172880 0.605702 -2.737413 3.194581 -2.493115 2.933090 -3.572488 0.541086 -1.677117 2.753662 -3.194870 -1.922552 0.541601
wb_dma/wire_ch0_adr0 -0.768452 -2.062690 -0.635980 -5.696589 -4.439332 0.300103 -1.665392 -0.854810 -0.954964 2.227444 -0.109361 -0.686094 0.478880 7.323470 -1.504451 -1.220489 0.891632 0.221462 0.151116 2.180748
wb_dma/wire_ch0_adr1 -0.343594 0.510504 0.166843 1.308101 -0.865862 -1.396023 0.282333 0.649094 -0.944040 -1.718359 1.549271 -0.303834 1.045168 0.447687 -0.083561 -0.790722 0.529830 -0.874888 -0.472802 0.786193
wb_dma_ch_pri_enc/wire_pri24_out 1.192583 0.432510 -0.021929 -1.785877 0.603854 -0.192862 -0.633907 -1.723847 1.733500 -0.471054 1.332593 3.074945 -0.792319 -2.121550 0.257439 -0.687024 -0.374653 0.512969 1.571756 -0.786034
wb_dma/input_dma_rest_i -1.083200 -0.797544 -0.374820 -0.675185 0.040061 -0.690246 1.056854 -2.181925 -0.125582 1.584440 -1.245878 0.640541 0.277924 -0.939653 -1.057671 0.364895 -1.932945 0.350706 -0.840829 -0.611191
wb_dma_inc30r/assign_1_out -0.012531 -1.239384 -1.278417 0.218774 0.539963 1.456482 -1.193400 -0.050310 -1.506115 2.421578 0.038595 1.912492 -0.589374 2.654384 -0.374537 -0.635862 -1.688130 0.822627 -0.200238 -0.258726
wb_dma_ch_sel/assign_133_req_p0 0.258890 0.745296 0.352877 -1.016077 -1.516332 0.700107 2.092639 3.306942 -1.393497 -1.954745 0.533165 -1.704505 1.344749 0.103359 -1.854971 -2.115743 3.159179 -1.254345 -1.275903 -1.334646
wb_dma_ch_rf/always_23 -1.447920 -0.370661 1.183658 2.797106 -0.499737 -1.437325 1.733765 0.950006 -0.250084 -1.184117 2.762297 -0.655605 2.021330 -1.409635 -0.393330 -1.240790 2.391228 -1.524103 -0.620774 -0.657271
wb_dma_inc30r/reg_out_r -0.680984 -4.143394 0.032053 0.749918 -3.097175 0.970144 2.081305 4.105975 1.864102 0.901125 -1.612167 -0.623075 2.998811 -0.008553 2.514037 0.997003 4.758032 2.805253 -1.782633 1.478388
wb_dma/wire_pointer2 0.362038 0.072138 -0.049679 -2.543128 -1.081389 -0.597428 -0.677212 -1.913227 0.907939 0.097489 0.415479 0.629317 0.700076 0.379941 -0.352109 -0.220977 0.253720 0.019363 1.040860 0.947021
wb_dma/wire_pointer3 1.231000 -0.262815 0.126445 -2.819018 -0.046755 0.559424 1.067860 -4.077781 0.828148 1.676751 -0.779330 1.722273 0.817188 -1.241189 -2.000008 1.070032 -0.402163 0.582054 1.146977 -1.795869
wb_dma/wire_pointer0 1.316331 -0.297722 1.453869 -0.748443 0.349563 1.198025 1.342425 -1.849074 1.798138 0.483897 1.722171 0.749270 1.557842 -2.222024 -1.162163 0.363692 3.348627 -0.408422 1.968812 -2.587403
wb_dma/wire_pointer1 2.871141 0.655845 0.496701 -2.317800 -0.000890 1.523182 -0.026294 -1.970435 1.033983 0.023329 0.490338 1.282632 0.588062 -0.299129 -0.997569 0.861404 1.870398 0.250306 2.293990 -1.426377
wb_dma/wire_mast0_err 3.121970 1.705283 -0.932003 -4.296105 -0.212176 0.061585 -0.578366 1.243752 -0.105980 -0.744020 -0.549895 3.686304 -1.045814 1.134201 -0.747486 -1.137036 1.368305 0.866388 1.562472 -2.027531
wb_dma_ch_rf/always_26 1.802078 1.537124 -1.582144 -0.301988 -0.862027 -3.536924 -1.336321 -0.539470 1.146239 -2.592952 -2.483061 0.314235 1.520177 -2.928053 1.788586 2.480420 -0.907560 -0.127464 -2.275823 2.163706
wb_dma_de/always_23/block_1/case_1/block_5 -0.153641 -2.299162 -0.833748 -0.817599 4.442820 -0.343116 -0.830373 -0.205861 0.370301 6.008021 -5.835160 4.054712 -0.859285 -3.983808 1.644853 -0.533556 -2.437619 0.370765 -1.256117 -1.475486
wb_dma_ch_sel/assign_144_req_p0/expr_1 3.011965 2.041999 0.330085 -1.668859 -1.429404 -0.609289 -1.134517 1.760462 -1.304114 -0.811467 -0.821270 -0.320405 0.227597 2.276346 -1.365219 0.250088 1.527734 -2.664576 -0.177951 -0.206331
wb_dma_ch_rf/wire_ch_am0_we 0.031922 -1.186398 -1.347115 0.207679 0.593795 1.442348 -1.272491 -0.150953 -1.581472 2.461358 0.038041 1.940537 -0.564735 2.640272 -0.418364 -0.663495 -1.790581 0.789272 -0.190098 -0.229956
wb_dma_ch_rf/always_25 0.799463 -0.673093 -0.723437 -0.047387 -1.355003 -1.079688 -0.257224 0.233064 1.869806 -1.757339 -1.895767 -0.009463 0.219164 -2.142042 2.362207 2.964683 0.853136 1.552155 -2.157795 -0.101888
wb_dma/wire_dma_rest -1.236461 -0.843227 -0.370431 -0.659113 0.019954 -0.762146 1.106343 -2.182424 -0.132667 1.657614 -1.283732 0.597645 0.193491 -0.882688 -1.114090 0.346952 -2.058102 0.341307 -0.925854 -0.599959
wb_dma_wb_mast/input_mast_adr -0.465910 -0.085153 -0.452628 1.490998 -0.309212 -0.302997 2.076567 2.635621 -1.476882 -1.782874 1.012551 0.210133 2.082011 1.162503 -0.006689 -2.331208 0.378404 1.467479 -0.010577 2.135767
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.841282 0.781447 0.033997 -2.983364 -1.025115 1.537587 0.008529 -2.284654 0.482000 -1.612770 1.049646 -0.575040 -0.264979 -1.765491 -1.051303 0.293953 1.721424 -0.137459 0.345518 -2.327477
wb_dma_ch_sel/always_44/case_1 -3.927645 -0.010228 -0.187080 -6.981716 -4.703134 -1.742079 0.697818 -0.866182 1.192619 -1.066604 -0.625781 -3.874063 0.236775 0.872719 -1.960869 -1.093264 2.062855 -0.501713 -2.120131 -0.339130
wb_dma/wire_ch0_am0 -0.031668 -1.220843 -1.266424 0.148616 0.475432 1.453162 -1.195573 -0.076998 -1.526284 2.428174 0.090235 1.908538 -0.638096 2.750556 -0.404241 -0.612116 -1.709387 0.834236 -0.155062 -0.229811
wb_dma/wire_ch0_am1 1.619856 -0.662330 0.135886 -0.166178 -1.140060 -0.197100 -0.388248 1.263175 2.259587 0.137660 -1.294783 0.695467 0.274930 -0.089761 1.354821 2.781061 1.853313 1.176855 -0.238550 -0.322471
wb_dma_ch_rf/always_19/if_1 -0.713840 -0.198989 0.567141 1.548405 0.411246 -0.549796 -1.530902 0.282477 0.438525 1.169695 -1.218656 -1.656024 -1.195213 -0.957832 0.574394 0.761792 -2.200055 -2.310883 -1.677870 1.273315
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -4.427071 -1.383800 -1.656222 -5.565817 -3.359433 -0.922527 -0.846191 0.272599 -0.594411 1.690001 -2.726218 -1.996497 -1.312548 1.640986 -0.642992 -0.874429 -0.098441 0.089168 -3.619770 -0.993927
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -0.691287 -2.577657 -1.042472 -1.042303 -1.330205 -0.972158 -2.131506 -1.227158 -5.345572 5.099133 -1.206049 2.756273 0.960884 2.703508 -1.096490 -2.631121 0.985321 -3.146481 -0.944614 -0.964286
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.514268 1.757173 -2.117729 1.872794 -1.125136 -0.289863 -1.905320 -2.423135 -3.983805 -0.084348 1.271150 -1.459646 2.022517 0.401796 -1.416802 1.295391 2.059250 -1.612243 0.272960 -1.090514
wb_dma_de/always_3/if_1 0.136186 -1.436827 0.703021 2.515722 -1.102008 -0.677469 2.794136 3.669178 1.497213 -1.108544 0.910710 0.638263 3.111558 -0.847469 0.982254 0.028267 3.859130 1.581486 -0.390653 0.246394
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.315688 -0.148534 -0.513554 0.476737 0.671977 -1.470873 -0.554106 0.246045 0.751190 -0.568453 0.880748 2.013874 -1.434516 -1.864386 1.179907 -1.462480 -2.041246 0.347522 -0.490353 0.331728
wb_dma_ch_rf/assign_16_ch_adr1_we -1.503545 -0.428016 1.176172 2.789618 -0.561925 -1.412461 1.823795 0.846936 -0.118525 -1.245827 2.840529 -0.636476 2.052922 -1.502553 -0.401475 -1.160623 2.460343 -1.469093 -0.619495 -0.758167
wb_dma_wb_if/wire_wbm_data_o -5.694648 -0.913435 0.155547 1.206432 1.553555 -2.239625 3.448662 3.024094 -0.998620 1.870414 -0.618226 -0.650298 -0.158737 0.409112 -0.700323 -2.250027 -2.370125 0.988686 -0.773285 0.283324
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.544531 0.509253 0.065264 -1.840848 0.636544 0.010147 -0.608890 -1.709942 1.797698 -0.527168 1.412098 3.173683 -0.818923 -2.000492 0.218153 -0.611869 -0.191886 0.542092 1.808678 -0.954478
wb_dma_ch_sel/always_2/stmt_1/expr_1 4.671230 1.340533 -0.442336 -0.621911 1.837226 2.913533 0.651744 3.683236 -2.551515 0.020420 -2.322935 1.929931 0.088026 -0.051559 -0.533350 -0.621687 3.512044 -0.009083 0.704713 -3.393664
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.353951 0.046767 -1.644600 -3.468186 -2.516533 0.387165 5.125220 1.033119 -0.466676 -1.342936 -1.351806 -0.309383 5.870657 -1.696821 -2.956928 -0.823062 5.183379 3.235822 -0.941193 -1.615077
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.481467 -0.226480 -0.493273 0.586987 0.714492 -1.484540 -0.560835 0.150671 0.749883 -0.532787 0.891884 1.865340 -1.359205 -1.910166 1.217198 -1.425947 -2.127472 0.286042 -0.572423 0.413832
assert_wb_dma_ch_arb/input_grant0 2.515047 0.820876 -1.019660 -0.836784 0.893315 0.979605 0.045248 3.905180 -2.763569 0.105292 -2.516724 1.408589 0.238149 0.660775 0.018595 -1.695358 2.055050 -0.266747 -0.395508 -1.151349
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.337761 -0.154329 -0.507208 0.511493 0.723589 -1.432179 -0.556516 0.272085 0.779097 -0.562703 0.886017 2.013307 -1.415488 -1.869139 1.208825 -1.455057 -2.045552 0.321644 -0.506242 0.327017
wb_dma_ch_pri_enc/wire_pri18_out 1.468569 0.471283 0.047470 -1.791360 0.650287 -0.007836 -0.617646 -1.737772 1.806706 -0.563307 1.400323 3.209732 -0.873520 -2.075224 0.251876 -0.594410 -0.265068 0.579696 1.785447 -1.002742
wb_dma_de/assign_6_adr0_cnt_next -0.576329 -0.982035 -0.066000 0.805408 0.539330 -0.347060 -0.537665 1.645316 -0.297555 1.295658 -2.477166 0.393862 -1.466242 -0.794342 1.983521 0.704534 -0.567165 0.005475 -1.418951 -0.338092
wb_dma_ch_rf/reg_ch_err 3.017433 1.700443 -0.859221 -4.206474 -0.232776 -0.066680 -0.563395 1.421857 -0.106018 -0.821944 -0.520593 3.580009 -1.098982 1.426101 -0.689315 -1.246952 1.184292 0.825263 1.546058 -1.802639
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.358646 0.582509 0.522824 0.215443 1.014191 1.993467 0.623659 -0.137323 0.164044 -0.066206 0.134924 0.607769 -0.128952 -0.641291 -0.573556 1.042630 1.499571 0.255128 1.214268 -2.246542
wb_dma_wb_slv/input_wb_addr_i -4.968976 0.362250 -1.375910 -1.511352 -0.279512 -4.732752 -0.870099 0.122905 -1.309938 -0.839989 -1.751192 -1.047431 1.893889 -1.757234 1.720062 -3.957293 -2.783957 -2.292213 -3.219677 5.349143
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.317116 -0.179500 -0.493966 0.512547 0.707999 -1.446084 -0.511545 0.164132 0.807166 -0.546176 0.889391 1.971651 -1.372549 -1.879447 1.171387 -1.386984 -2.072234 0.340512 -0.460171 0.307148
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.370518 -0.168236 -0.469659 0.504715 0.695239 -1.453322 -0.516867 0.219351 0.757241 -0.519599 0.867256 1.884152 -1.347876 -1.855770 1.196777 -1.417335 -2.033635 0.340987 -0.528836 0.338765
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.279931 -0.140106 -0.473694 0.505386 0.737239 -1.417497 -0.563817 0.164790 0.775622 -0.530103 0.951048 1.966387 -1.403361 -1.815219 1.177227 -1.390537 -2.014634 0.327497 -0.447404 0.311929
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.953123 1.675962 -0.762741 0.355511 2.543920 2.616014 -1.691736 0.311361 -2.269157 0.978003 -2.893200 -0.582123 1.511654 -1.770880 0.005842 0.197982 1.030536 -1.666240 0.750824 0.908560
