digraph "CFG for '_Z31reduceCompleteUnrollWarps8FloatPfS_j' function" {
	label="CFG for '_Z31reduceCompleteUnrollWarps8FloatPfS_j' function";

	Node0x48ae2b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 3\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = zext i32 %12 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %16 = mul nuw nsw i32 %10, 7\l  %17 = add i32 %13, %16\l  %18 = icmp ult i32 %17, %2\l  br i1 %18, label %19, label %62\l|{<s0>T|<s1>F}}"];
	Node0x48ae2b0:s0 -> Node0x48af080;
	Node0x48ae2b0:s1 -> Node0x48b05b0;
	Node0x48af080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%19:\l19:                                               \l  %20 = zext i32 %13 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %23 = add i32 %13, %10\l  %24 = zext i32 %23 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %0, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %27 = shl nuw nsw i32 %10, 1\l  %28 = add i32 %13, %27\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %32 = mul nuw nsw i32 %10, 3\l  %33 = add i32 %13, %32\l  %34 = zext i32 %33 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %0, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %37 = shl nuw nsw i32 %10, 2\l  %38 = add i32 %13, %37\l  %39 = zext i32 %38 to i64\l  %40 = getelementptr inbounds float, float addrspace(1)* %0, i64 %39\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %42 = mul nuw nsw i32 %10, 5\l  %43 = add i32 %13, %42\l  %44 = zext i32 %43 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %0, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %47 = mul nuw nsw i32 %10, 6\l  %48 = add i32 %13, %47\l  %49 = zext i32 %48 to i64\l  %50 = getelementptr inbounds float, float addrspace(1)* %0, i64 %49\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %52 = zext i32 %17 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %0, i64 %52\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %55 = fadd contract float %22, %26\l  %56 = fadd contract float %55, %31\l  %57 = fadd contract float %56, %36\l  %58 = fadd contract float %57, %41\l  %59 = fadd contract float %58, %46\l  %60 = fadd contract float %59, %51\l  %61 = fadd contract float %60, %54\l  store float %61, float addrspace(1)* %21, align 4, !tbaa !7\l  br label %62\l}"];
	Node0x48af080 -> Node0x48b05b0;
	Node0x48b05b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%62:\l62:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %63 = icmp ugt i16 %9, 1023\l  %64 = icmp ult i32 %4, 512\l  %65 = select i1 %63, i1 %64, i1 false\l  br i1 %65, label %66, label %75\l|{<s0>T|<s1>F}}"];
	Node0x48b05b0:s0 -> Node0x48b1d10;
	Node0x48b05b0:s1 -> Node0x48b1da0;
	Node0x48b1d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%66:\l66:                                               \l  %67 = add nuw nsw i32 %4, 512\l  %68 = zext i32 %67 to i64\l  %69 = getelementptr inbounds float, float addrspace(1)* %15, i64 %68\l  %70 = load float, float addrspace(1)* %69, align 4, !tbaa !7\l  %71 = zext i32 %4 to i64\l  %72 = getelementptr inbounds float, float addrspace(1)* %15, i64 %71\l  %73 = load float, float addrspace(1)* %72, align 4, !tbaa !7\l  %74 = fadd contract float %70, %73\l  store float %74, float addrspace(1)* %72, align 4, !tbaa !7\l  br label %75\l}"];
	Node0x48b1d10 -> Node0x48b1da0;
	Node0x48b1da0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%75:\l75:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %76 = icmp ugt i16 %9, 511\l  %77 = icmp ult i32 %4, 256\l  %78 = select i1 %76, i1 %77, i1 false\l  br i1 %78, label %79, label %88\l|{<s0>T|<s1>F}}"];
	Node0x48b1da0:s0 -> Node0x48b4090;
	Node0x48b1da0:s1 -> Node0x48b40e0;
	Node0x48b4090 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%79:\l79:                                               \l  %80 = add nuw nsw i32 %4, 256\l  %81 = zext i32 %80 to i64\l  %82 = getelementptr inbounds float, float addrspace(1)* %15, i64 %81\l  %83 = load float, float addrspace(1)* %82, align 4, !tbaa !7\l  %84 = zext i32 %4 to i64\l  %85 = getelementptr inbounds float, float addrspace(1)* %15, i64 %84\l  %86 = load float, float addrspace(1)* %85, align 4, !tbaa !7\l  %87 = fadd contract float %83, %86\l  store float %87, float addrspace(1)* %85, align 4, !tbaa !7\l  br label %88\l}"];
	Node0x48b4090 -> Node0x48b40e0;
	Node0x48b40e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%88:\l88:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %89 = icmp ugt i16 %9, 255\l  %90 = icmp ult i32 %4, 128\l  %91 = select i1 %89, i1 %90, i1 false\l  br i1 %91, label %92, label %101\l|{<s0>T|<s1>F}}"];
	Node0x48b40e0:s0 -> Node0x48b4ae0;
	Node0x48b40e0:s1 -> Node0x48b4b30;
	Node0x48b4ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%92:\l92:                                               \l  %93 = add nuw nsw i32 %4, 128\l  %94 = zext i32 %93 to i64\l  %95 = getelementptr inbounds float, float addrspace(1)* %15, i64 %94\l  %96 = load float, float addrspace(1)* %95, align 4, !tbaa !7\l  %97 = zext i32 %4 to i64\l  %98 = getelementptr inbounds float, float addrspace(1)* %15, i64 %97\l  %99 = load float, float addrspace(1)* %98, align 4, !tbaa !7\l  %100 = fadd contract float %96, %99\l  store float %100, float addrspace(1)* %98, align 4, !tbaa !7\l  br label %101\l}"];
	Node0x48b4ae0 -> Node0x48b4b30;
	Node0x48b4b30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%101:\l101:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %102 = icmp ugt i16 %9, 127\l  %103 = icmp ult i32 %4, 64\l  %104 = select i1 %102, i1 %103, i1 false\l  br i1 %104, label %105, label %114\l|{<s0>T|<s1>F}}"];
	Node0x48b4b30:s0 -> Node0x48b54f0;
	Node0x48b4b30:s1 -> Node0x48b5540;
	Node0x48b54f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%105:\l105:                                              \l  %106 = add nuw nsw i32 %4, 64\l  %107 = zext i32 %106 to i64\l  %108 = getelementptr inbounds float, float addrspace(1)* %15, i64 %107\l  %109 = load float, float addrspace(1)* %108, align 4, !tbaa !7\l  %110 = zext i32 %4 to i64\l  %111 = getelementptr inbounds float, float addrspace(1)* %15, i64 %110\l  %112 = load float, float addrspace(1)* %111, align 4, !tbaa !7\l  %113 = fadd contract float %109, %112\l  store float %113, float addrspace(1)* %111, align 4, !tbaa !7\l  br label %114\l}"];
	Node0x48b54f0 -> Node0x48b5540;
	Node0x48b5540 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%114:\l114:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %115 = icmp ult i32 %4, 32\l  br i1 %115, label %116, label %162\l|{<s0>T|<s1>F}}"];
	Node0x48b5540:s0 -> Node0x48b5d90;
	Node0x48b5540:s1 -> Node0x48b5de0;
	Node0x48b5d90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%116:\l116:                                              \l  %117 = add nuw nsw i32 %4, 32\l  %118 = zext i32 %117 to i64\l  %119 = getelementptr inbounds float, float addrspace(1)* %15, i64 %118\l  %120 = addrspacecast float addrspace(1)* %119 to float*\l  %121 = load volatile float, float* %120, align 4, !tbaa !7\l  %122 = zext i32 %4 to i64\l  %123 = getelementptr inbounds float, float addrspace(1)* %15, i64 %122\l  %124 = addrspacecast float addrspace(1)* %123 to float*\l  %125 = load volatile float, float* %124, align 4, !tbaa !7\l  %126 = fadd contract float %121, %125\l  store volatile float %126, float* %124, align 4, !tbaa !7\l  %127 = add nuw nsw i32 %4, 16\l  %128 = zext i32 %127 to i64\l  %129 = getelementptr inbounds float, float addrspace(1)* %15, i64 %128\l  %130 = addrspacecast float addrspace(1)* %129 to float*\l  %131 = load volatile float, float* %130, align 4, !tbaa !7\l  %132 = load volatile float, float* %124, align 4, !tbaa !7\l  %133 = fadd contract float %131, %132\l  store volatile float %133, float* %124, align 4, !tbaa !7\l  %134 = add nuw nsw i32 %4, 8\l  %135 = zext i32 %134 to i64\l  %136 = getelementptr inbounds float, float addrspace(1)* %15, i64 %135\l  %137 = addrspacecast float addrspace(1)* %136 to float*\l  %138 = load volatile float, float* %137, align 4, !tbaa !7\l  %139 = load volatile float, float* %124, align 4, !tbaa !7\l  %140 = fadd contract float %138, %139\l  store volatile float %140, float* %124, align 4, !tbaa !7\l  %141 = add nuw nsw i32 %4, 4\l  %142 = zext i32 %141 to i64\l  %143 = getelementptr inbounds float, float addrspace(1)* %15, i64 %142\l  %144 = addrspacecast float addrspace(1)* %143 to float*\l  %145 = load volatile float, float* %144, align 4, !tbaa !7\l  %146 = load volatile float, float* %124, align 4, !tbaa !7\l  %147 = fadd contract float %145, %146\l  store volatile float %147, float* %124, align 4, !tbaa !7\l  %148 = add nuw nsw i32 %4, 2\l  %149 = zext i32 %148 to i64\l  %150 = getelementptr inbounds float, float addrspace(1)* %15, i64 %149\l  %151 = addrspacecast float addrspace(1)* %150 to float*\l  %152 = load volatile float, float* %151, align 4, !tbaa !7\l  %153 = load volatile float, float* %124, align 4, !tbaa !7\l  %154 = fadd contract float %152, %153\l  store volatile float %154, float* %124, align 4, !tbaa !7\l  %155 = add nuw nsw i32 %4, 1\l  %156 = zext i32 %155 to i64\l  %157 = getelementptr inbounds float, float addrspace(1)* %15, i64 %156\l  %158 = addrspacecast float addrspace(1)* %157 to float*\l  %159 = load volatile float, float* %158, align 4, !tbaa !7\l  %160 = load volatile float, float* %124, align 4, !tbaa !7\l  %161 = fadd contract float %159, %160\l  store volatile float %161, float* %124, align 4, !tbaa !7\l  br label %162\l}"];
	Node0x48b5d90 -> Node0x48b5de0;
	Node0x48b5de0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%162:\l162:                                              \l  %163 = icmp eq i32 %4, 0\l  br i1 %163, label %164, label %168\l|{<s0>T|<s1>F}}"];
	Node0x48b5de0:s0 -> Node0x48b7ec0;
	Node0x48b5de0:s1 -> Node0x48b7f10;
	Node0x48b7ec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%164:\l164:                                              \l  %165 = load float, float addrspace(1)* %15, align 4, !tbaa !7\l  %166 = zext i32 %5 to i64\l  %167 = getelementptr inbounds float, float addrspace(1)* %1, i64 %166\l  store float %165, float addrspace(1)* %167, align 4, !tbaa !7\l  br label %168\l}"];
	Node0x48b7ec0 -> Node0x48b7f10;
	Node0x48b7f10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%168:\l168:                                              \l  ret void\l}"];
}
