\doxysubsubsubsection{TIM Input Capture Selection}
\hypertarget{group__TIM__Input__Capture__Selection}{}\label{group__TIM__Input__Capture__Selection}\index{TIM Input Capture Selection@{TIM Input Capture Selection}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3}{TIM\+\_\+\+ICSELECTION\+\_\+\+DIRECTTI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Selection_gab9754d4318abcd7fe725e3ee2e4496d4}{TIM\+\_\+\+ICSELECTION\+\_\+\+INDIRECTTI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Selection_ga9e0191bbf1a82dd9150b9283c39276e7}{TIM\+\_\+\+ICSELECTION\+\_\+\+TRC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__TIM__Input__Capture__Selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3}\label{group__TIM__Input__Capture__Selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3} 
\index{TIM Input Capture Selection@{TIM Input Capture Selection}!TIM\_ICSELECTION\_DIRECTTI@{TIM\_ICSELECTION\_DIRECTTI}}
\index{TIM\_ICSELECTION\_DIRECTTI@{TIM\_ICSELECTION\_DIRECTTI}!TIM Input Capture Selection@{TIM Input Capture Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_ICSELECTION\_DIRECTTI}{TIM\_ICSELECTION\_DIRECTTI}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ICSELECTION\+\_\+\+DIRECTTI~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}}

TIM Input 1, 2, 3 or 4 is selected to be connected to IC1, IC2, IC3 or IC4, respectively 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00669}{669}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__Input__Capture__Selection_gab9754d4318abcd7fe725e3ee2e4496d4}\label{group__TIM__Input__Capture__Selection_gab9754d4318abcd7fe725e3ee2e4496d4} 
\index{TIM Input Capture Selection@{TIM Input Capture Selection}!TIM\_ICSELECTION\_INDIRECTTI@{TIM\_ICSELECTION\_INDIRECTTI}}
\index{TIM\_ICSELECTION\_INDIRECTTI@{TIM\_ICSELECTION\_INDIRECTTI}!TIM Input Capture Selection@{TIM Input Capture Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_ICSELECTION\_INDIRECTTI}{TIM\_ICSELECTION\_INDIRECTTI}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ICSELECTION\+\_\+\+INDIRECTTI~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}}

TIM Input 1, 2, 3 or 4 is selected to be connected to IC2, IC1, IC4 or IC3, respectively 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00670}{670}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__Input__Capture__Selection_ga9e0191bbf1a82dd9150b9283c39276e7}\label{group__TIM__Input__Capture__Selection_ga9e0191bbf1a82dd9150b9283c39276e7} 
\index{TIM Input Capture Selection@{TIM Input Capture Selection}!TIM\_ICSELECTION\_TRC@{TIM\_ICSELECTION\_TRC}}
\index{TIM\_ICSELECTION\_TRC@{TIM\_ICSELECTION\_TRC}!TIM Input Capture Selection@{TIM Input Capture Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_ICSELECTION\_TRC}{TIM\_ICSELECTION\_TRC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ICSELECTION\+\_\+\+TRC~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}}

TIM Input 1, 2, 3 or 4 is selected to be connected to TRC 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00671}{671}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

