#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: D:\pds\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: redmi314
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Tue May 14 18:05:13 2024
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: Public-4009: File D:/pdsproject/project/project1/AorB/source/AorB_tb.v already exists.


Process "Generate Netlist" started.
Current time: Tue May 14 18:46:09 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/AorB.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generate Netlist.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Generate Netlist is finished successfully.
Action gen_netlist: Real time elapsed is 0h:0m:8s
Action gen_netlist: CPU time elapsed is 0h:0m:7s
Action gen_netlist: Process CPU time elapsed is 0h:0m:7s
Current time: Tue May 14 18:46:18 2024
Action gen_netlist: Peak memory pool usage is 856 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:44s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:44s
Process "Generate Netlist" done.


Process "Report Power" started.
Current time: Tue May 14 18:46:20 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/AorB.pds'.
Executing command action 'cmd_report_power'
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: The power model of the device is Pre-silicon
Reading design from pnr DB.
Start: Report Power
Report Power...
Report Power successfully.
Action report_power: Real time elapsed is 0h:0m:7s
Action report_power: CPU time elapsed is 0h:0m:6s
Action report_power: Process CPU time elapsed is 0h:0m:6s
Current time: Tue May 14 18:46:27 2024
Action report_power: Peak memory pool usage is 291 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:3s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:50s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:50s
Process "Report Power" done.
W: No IP source file has been added to design or simulation category, no conflict. 
W: No IP source file has been added to design or simulation category, no conflict. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: No IP source file has been added to design or simulation category, no conflict. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
