// Seed: 4149784057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5, id_6, id_7, id_8;
  assign id_2 = id_6;
  logic id_9;
endmodule
module module_1 #(
    parameter id_11 = 32'd88,
    parameter id_2  = 32'd61
) (
    input tri0 id_0,
    input supply0 id_1,
    input supply0 _id_2,
    output supply0 id_3,
    input wor id_4
    , id_14,
    output wire id_5,
    output wand id_6,
    output wire id_7,
    output wand id_8,
    input tri id_9
    , id_15,
    input tri0 id_10
    , id_16,
    input wor _id_11,
    output supply0 id_12
);
  parameter [-1 : id_2] id_17 = (-1);
  wire id_18;
  ;
  assign id_16[id_11] = {"", id_18, ~&1, id_18, 1, id_0, 1};
  wire id_19, id_20, id_21;
  logic id_22 = id_4;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_18
  );
endmodule
