{"Source Block": ["hdl/library/axi_dmac/dest_fifo_inf.v@101:117@HdlStmProcess", "    valid <= 1'b0;\n    underflow <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    data_id <= 'h00;\n  end else if (fifo_last_beat == 1'b1) begin\n    data_id <= inc_id(data_id);\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    active <= 1'b0;\n  end else if (req_valid == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[106, "always @(posedge clk) begin\n"], [107, "  if (resetn == 1'b0) begin\n"], [108, "    data_id <= 'h00;\n"], [109, "  end else if (fifo_last_beat == 1'b1) begin\n"], [110, "    data_id <= inc_id(data_id);\n"], [112, "end\n"]], "Add": [[110, "  always @(posedge clk) begin\n"], [110, "    if (resetn == 1'b0) begin\n"], [110, "      data_id <= 'h00;\n"], [110, "    end else if (fifo_last_beat == 1'b1) begin\n"], [110, "      data_id <= inc_id(data_id);\n"], [110, "    end\n"]]}}