# Copyright 2024 Tampere University 
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51
#
# Abdesattar Kalache <abdesattar.kalache@tuni.fi>
# Abdelkadir Chantar <abdelkadir.chantar@tuni.fi>


#############
# Sys Clock #
#############


### JTAG Clock @ 8MHz
create_clock -period 125.000 -name jtag_tck -waveform {0.000 62.500} [get_ports jtag_tck_i]; # 8MHz
set_input_jitter jtag_tck 1.000;


# DRC Failure occurs when placer attempts to place BUFG and BUFGCTRL in same CR. 
# the following constraint provides permission to use global routing resources to cross CRs.
set_property CLOCK_DEDICATED_ROUTE ANY_CMT_COLUMN [get_nets -of [get_ports jtag_tck_i]];


## Minimize routing delay from IO -> cells by increasing external delay
set_input_delay  -clock jtag_tck -clock_fall 5.000 [get_ports jtag_tdi_i];
set_input_delay  -clock jtag_tck -clock_fall 5.000 [get_ports jtag_tms_i];
set_output_delay -clock jtag_tck             5.000 [get_ports jtag_tdo_o];

set_max_delay -to   [get_ports jtag_tdo_o] 20.000;
set_max_delay -from [get_ports jtag_tms_i] 20.000;
set_max_delay -from [get_ports jtag_tdi_i] 20.000;

# 125 MHz input clock
set SYS_TCK 8
create_clock -period $SYS_TCK -name sys_clk [get_ports sys_clk_p]

#set_output_delay -clock sys_clk             5.000 [get_ports uart_tx_o];
#set_max_delay -to                          [get_ports uart_tx_o] 20.000;



# SoC clock is generated by clock wizard and its constraints
set SOC_TCK 20.0
set soc_clk [get_clocks -of_objects [get_pins i_clkwiz/clk_50]]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets soc_clk]


# Prevent timing analysis between asynchronous clocks which have correctly implement CDC constructs in place
set_clock_groups -asynchronous \
  -group [get_clocks -of_objects [get_pins i_clkwiz/clk_50]] \
  -group {jtag_tck}



#######
# MIG #
#######

# Dram axi clock : 333 MHz (defined by MIG constraints)
set MIG_TCK 3

# False-path incoming reset
set MIG_RST_I [get_pin i_dram_wrapper/i_dram/c0_ddr4_aresetn]
set_false_path -hold -setup -through $MIG_RST_I


# Do not time asynchrous IO paths
set_false_path -from [get_ports sys_reset];
set_false_path -from [get_ports sys_resetn];
set_false_path -from [get_ports jtag_trst_ni];
set_false_path -from [get_ports uart_rx_i];
set_false_path -to   [get_ports uart_tx_o];



# Constrain outgoing reset
set MIG_RST_O [get_pins i_dram_wrapper/i_dram/c0_ddr4_ui_clk_sync_rst]
set_false_path -hold -through $MIG_RST_O
set_max_delay -through $MIG_RST_O $MIG_TCK


# Limit delay across DRAM CDC (hold already false-pathed)
# tclint-disable line-length
set_max_delay -datapath_only \
    -from [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*reg*/C] \
    -to [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*i_sync/reg*/D] $MIG_TCK
set_max_delay -datapath_only \
    -from [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*reg*/C] \
    -to [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/i_spill_register/spill_register_flushable_i/*reg*/D] $MIG_TCK
# tclint-enable line-length

###############
# Assign Pins #
###############

# tclint-disable line-length, spacing

set_property -dict { PACKAGE_PIN G8 IOSTANDARD LVCMOS33 } [get_ports uart_rx_i ]; # "USB UART Rx"
set_property -dict { PACKAGE_PIN H8 IOSTANDARD LVCMOS33 } [get_ports uart_tx_o ]; # "USB UART Tx"
#set_property -dict {                IOSTANDARD LVCMOS33 } [get_ports uart_tx_o];

# Jtag GPIOs goes to the FMC XM105 where the debug cable is connected (example Digilent HS2)

set_property -dict {PACKAGE_PIN G6 IOSTANDARD LVCMOS33} [get_ports jtag_tck_i  ];  # "PMOD0 - PIN0"  -  BD0
set_property -dict {PACKAGE_PIN H6 IOSTANDARD LVCMOS33} [get_ports jtag_tdi_i   ]; # "PMOD0 - PIN1" -  BD1 
set_property -dict {PACKAGE_PIN G7 IOSTANDARD LVCMOS33} [get_ports jtag_tdo_o   ]; # "PMOD0 - PIN2" -  BD2  
set_property -dict {PACKAGE_PIN H7 IOSTANDARD LVCMOS33} [get_ports jtag_tms_i  ];  # "PMOD0 - PIN3"  -  BD3 
set_property -dict {PACKAGE_PIN D4 IOSTANDARD LVCMOS33} [get_ports jtag_trst_ni ]; # "PUSH_BTN SW10 - NORTH" //


# Clock diff @ 125MHz
set_property -dict {PACKAGE_PIN F23 IOSTANDARD LVDS} [get_ports sys_clk_p]; # "CLK_125MHZ_P"
set_property -dict {PACKAGE_PIN E23 IOSTANDARD LVDS} [get_ports sys_clk_n]; # "CLK_125MHZ_N"


set_property -dict {PACKAGE_PIN F4 IOSTANDARD LVCMOS12} [get_ports boot_mode_i[0]]; 
set_property -dict {PACKAGE_PIN F5 IOSTANDARD LVCMOS12} [get_ports boot_mode_i[1]]; 


# Active high reset
set_property -dict {PACKAGE_PIN E4 IOSTANDARD LVCMOS33} [get_ports sys_resetn]; # SW 17

## SCALAR SIGNALS
# set_property -dict {PACKAGE_PIN AY15 IOSTANDARD LVCMOS18} [get_ports pmod_o ]; # "PMOD0_1 - PIN3"


# tclint-enable line-length, spacing


#DDR4
set_property -dict {PACKAGE_PIN AD26 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_reset_n];
set_property -dict {PACKAGE_PIN AL31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_ck_t];
set_property -dict {PACKAGE_PIN AN32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_ck_c];
set_property -dict {PACKAGE_PIN AE25 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_act_n];

set_property -dict {PACKAGE_PIN AN34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[0]];
set_property -dict {PACKAGE_PIN AM34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[1]];
set_property -dict {PACKAGE_PIN AM33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[2]];
set_property -dict {PACKAGE_PIN AL34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[3]];
set_property -dict {PACKAGE_PIN AL33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[4]];
set_property -dict {PACKAGE_PIN AK33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[5]];
set_property -dict {PACKAGE_PIN AK30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[6]];
set_property -dict {PACKAGE_PIN AJ30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[7]];
set_property -dict {PACKAGE_PIN AJ31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[8]];
set_property -dict {PACKAGE_PIN AH31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[9]];
set_property -dict {PACKAGE_PIN AG31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[10]];
set_property -dict {PACKAGE_PIN AF31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[11]];
set_property -dict {PACKAGE_PIN AG30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[12]];
set_property -dict {PACKAGE_PIN AF30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[13]];
set_property -dict {PACKAGE_PIN AG29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[14]];
set_property -dict {PACKAGE_PIN AG28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[15]];
set_property -dict {PACKAGE_PIN AF28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_adr[16]];

set_property -dict {PACKAGE_PIN AE27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_ba[0]];
set_property -dict {PACKAGE_PIN AE28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_ba[1]];
set_property -dict {PACKAGE_PIN AD27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_bg];
set_property -dict {PACKAGE_PIN AN33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_cke];
set_property -dict {PACKAGE_PIN AP32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_odt];
set_property -dict {PACKAGE_PIN AP33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_cs_n[0]];
set_property -dict {PACKAGE_PIN AK32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_cs_n[1]]; #(probabely optional)

set_property -dict {PACKAGE_PIN AN24 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dm_dbi_n[0]];
set_property -dict {PACKAGE_PIN AM29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dm_dbi_n[1]];
set_property -dict {PACKAGE_PIN AH24 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dm_dbi_n[2]];
set_property -dict {PACKAGE_PIN AJ29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dm_dbi_n[3]];
set_property -dict {PACKAGE_PIN AD29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dm_dbi_n[4]];
set_property -dict {PACKAGE_PIN Y29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dm_dbi_n[5]];
set_property -dict {PACKAGE_PIN AC32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dm_dbi_n[6]];
set_property -dict {PACKAGE_PIN Y32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dm_dbi_n[7]];
set_property -dict {PACKAGE_PIN AF34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dm_dbi_n[8]];

set_property -dict {PACKAGE_PIN AP27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[0]];
set_property -dict {PACKAGE_PIN AP25 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[1]];
set_property -dict {PACKAGE_PIN AP26 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[2]];
set_property -dict {PACKAGE_PIN AM26 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[3]];
set_property -dict {PACKAGE_PIN AP24 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[4]];
set_property -dict {PACKAGE_PIN AL25 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[5]];
set_property -dict {PACKAGE_PIN AM25 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[6]];
set_property -dict {PACKAGE_PIN AM24 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[7]];
set_property -dict {PACKAGE_PIN AM28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[8]];
set_property -dict {PACKAGE_PIN AN28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[9]];
set_property -dict {PACKAGE_PIN AP29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[10]];
set_property -dict {PACKAGE_PIN AP28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[11]];
set_property -dict {PACKAGE_PIN AM31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[12]];
set_property -dict {PACKAGE_PIN AP31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[13]];
set_property -dict {PACKAGE_PIN AN31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[14]];
set_property -dict {PACKAGE_PIN AM30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[15]];
set_property -dict {PACKAGE_PIN AF25 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[16]];
set_property -dict {PACKAGE_PIN AG25 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[17]];
set_property -dict {PACKAGE_PIN AG26 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[18]];
set_property -dict {PACKAGE_PIN AJ25 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[19]];
set_property -dict {PACKAGE_PIN AG24 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[20]];
set_property -dict {PACKAGE_PIN AK25 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[21]];
set_property -dict {PACKAGE_PIN AJ24 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[22]];
set_property -dict {PACKAGE_PIN AK24 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[23]];
set_property -dict {PACKAGE_PIN AH28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[24]];
set_property -dict {PACKAGE_PIN AH27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[25]];
set_property -dict {PACKAGE_PIN AJ27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[26]];
set_property -dict {PACKAGE_PIN AK27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[27]];
set_property -dict {PACKAGE_PIN AL26 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[28]];
set_property -dict {PACKAGE_PIN AL27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[29]];
set_property -dict {PACKAGE_PIN AH29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[30]];
set_property -dict {PACKAGE_PIN AL28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[31]];
set_property -dict {PACKAGE_PIN AB29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[32]];
set_property -dict {PACKAGE_PIN AB30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[33]];
set_property -dict {PACKAGE_PIN AC29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[34]];
set_property -dict {PACKAGE_PIN AD32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[35]];
set_property -dict {PACKAGE_PIN AC31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[36]];
set_property -dict {PACKAGE_PIN AE30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[37]];
set_property -dict {PACKAGE_PIN AC28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[38]];
set_property -dict {PACKAGE_PIN AE29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[39]];
set_property -dict {PACKAGE_PIN AC27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[40]];
set_property -dict {PACKAGE_PIN AA27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[41]];
set_property -dict {PACKAGE_PIN AA28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[42]];
set_property -dict {PACKAGE_PIN AB28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[43]];
set_property -dict {PACKAGE_PIN W27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[44]];
set_property -dict {PACKAGE_PIN W29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[45]];
set_property -dict {PACKAGE_PIN W28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[46]];
set_property -dict {PACKAGE_PIN V27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[47]];
set_property -dict {PACKAGE_PIN AA32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[48]];
set_property -dict {PACKAGE_PIN AA33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[49]];
set_property -dict {PACKAGE_PIN AA34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[50]];
set_property -dict {PACKAGE_PIN AE34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[51]];
set_property -dict {PACKAGE_PIN AD34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[52]];
set_property -dict {PACKAGE_PIN AB31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[53]];
set_property -dict {PACKAGE_PIN AC34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[54]];
set_property -dict {PACKAGE_PIN AC33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[55]];
set_property -dict {PACKAGE_PIN AA30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[56]];
set_property -dict {PACKAGE_PIN Y30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[57]];
set_property -dict {PACKAGE_PIN AA31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[58]];
set_property -dict {PACKAGE_PIN W30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[59]];
set_property -dict {PACKAGE_PIN Y33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[60]];
set_property -dict {PACKAGE_PIN W33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[61]];
set_property -dict {PACKAGE_PIN W34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[62]];
set_property -dict {PACKAGE_PIN Y34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[63]];
set_property -dict {PACKAGE_PIN AF32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[64]];
set_property -dict {PACKAGE_PIN AE32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[65]];
set_property -dict {PACKAGE_PIN AH33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[66]];
set_property -dict {PACKAGE_PIN AE33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[67]];
set_property -dict {PACKAGE_PIN AF33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[68]];
set_property -dict {PACKAGE_PIN AH34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[69]];
set_property -dict {PACKAGE_PIN AJ34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[70]];
set_property -dict {PACKAGE_PIN AK34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dq[71]];

set_property -dict {PACKAGE_PIN AN27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_c[0]];
set_property -dict {PACKAGE_PIN AP30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_c[1]];
set_property -dict {PACKAGE_PIN AJ26 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_c[2]];
set_property -dict {PACKAGE_PIN AK29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_c[3]];
set_property -dict {PACKAGE_PIN AD31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_c[4]];
set_property -dict {PACKAGE_PIN Y28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_c[5]];
set_property -dict {PACKAGE_PIN AB34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_c[6]];
set_property -dict {PACKAGE_PIN W32 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_c[7]];
set_property -dict {PACKAGE_PIN AG34 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_c[8]];

set_property -dict {PACKAGE_PIN AN26 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_t[0]];
set_property -dict {PACKAGE_PIN AN29 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_t[1]];
set_property -dict {PACKAGE_PIN AH26 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_t[2]];
set_property -dict {PACKAGE_PIN AK28 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_t[3]];
set_property -dict {PACKAGE_PIN AD30 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_t[4]];
set_property -dict {PACKAGE_PIN Y27 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_t[5]];
set_property -dict {PACKAGE_PIN AB33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_t[6]];
set_property -dict {PACKAGE_PIN W31 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_t[7]];
set_property -dict {PACKAGE_PIN AG33 IOSTANDARD LVCMOS33} [get_ports c0_ddr4_dqs_t[8]];

#  output          c0_ddr4_reset_n, \
#  output [0:0]    c0_ddr4_ck_t, \
#  output [0:0]    c0_ddr4_ck_c, \
#  output          c0_ddr4_act_n, \
#  output [16:0]   c0_ddr4_adr, \
#  output [1:0]    c0_ddr4_ba, \
#  output [0:0]    c0_ddr4_bg, \
#  output [0:0]    c0_ddr4_cke, \
#  output [0:0]    c0_ddr4_odt, \
#  output [1:0]    c0_ddr4_cs_n, \
#  inout  [8:0]    c0_ddr4_dm_dbi_n, \
#  inout  [71:0]   c0_ddr4_dq, \
#  inout  [8:0]    c0_ddr4_dqs_c, \
#  inout  [8:0]    c0_ddr4_dqs_t,