

================================================================
== Vitis HLS Report for 'gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3'
================================================================
* Date:           Thu Apr 27 10:30:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gaussian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|      655|  0.235 us|  3.275 us|   47|  655|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_10_2_VITIS_LOOP_14_3  |       45|      653|        10|          2|          1|  19 ~ 323|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     268|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    3|     215|       1|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     125|    -|
|Register         |        -|    -|     523|      64|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    3|     738|     458|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U1  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_164_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln10_fu_152_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln14_fu_242_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln18_1_fu_227_p2     |         +|   0|  0|   9|           9|           9|
    |add_ln18_2_fu_233_p2     |         +|   0|  0|   9|           9|           9|
    |add_ln18_3_fu_188_p2     |         +|   0|  0|  16|           9|           9|
    |sub_ln18_fu_265_p2       |         -|   0|  0|  39|          32|          32|
    |icmp_ln10_fu_147_p2      |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln14_fu_170_p2      |      icmp|   0|  0|   9|           5|           5|
    |select_ln10_1_fu_198_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln10_fu_176_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   6|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 268|         154|         143|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |A_address0                        |  13|          3|    9|         27|
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |i_fu_68                           |   9|          2|   64|        128|
    |indvar_flatten_fu_72              |   9|          2|    9|         18|
    |k_fu_64                           |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 125|         28|   96|        202|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_addr_reg_354                    |   9|   0|    9|          0|
    |A_addr_reg_354_pp0_iter4_reg      |   9|   0|    9|          0|
    |A_load_1_reg_349                  |  32|   0|   32|          0|
    |A_load_reg_359                    |  32|   0|   32|          0|
    |add_ln10_1_reg_314                |  64|   0|   64|          0|
    |add_ln18_2_reg_339                |   9|   0|    9|          0|
    |add_ln18_3_reg_334                |   9|   0|    9|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_68                           |  64|   0|   64|          0|
    |i_load_reg_309                    |  64|   0|   64|          0|
    |icmp_ln10_reg_305                 |   1|   0|    1|          0|
    |icmp_ln14_reg_319                 |   1|   0|    1|          0|
    |indvar_flatten_fu_72              |   9|   0|    9|          0|
    |k_fu_64                           |   5|   0|    5|          0|
    |mul_ln18_reg_364                  |  32|   0|   32|          0|
    |select_ln10_reg_324               |   5|   0|    5|          0|
    |sub_ln18_reg_369                  |  32|   0|   32|          0|
    |zext_ln18_reg_329                 |   5|   0|    9|          4|
    |add_ln18_2_reg_339                |  64|  32|    9|          0|
    |icmp_ln10_reg_305                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 523|  64|  409|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3|  return value|
|zext_ln10_1  |   in|    5|     ap_none|                                        zext_ln10_1|        scalar|
|bound        |   in|    9|     ap_none|                                              bound|        scalar|
|A_address0   |  out|    9|   ap_memory|                                                  A|         array|
|A_ce0        |  out|    1|   ap_memory|                                                  A|         array|
|A_we0        |  out|    1|   ap_memory|                                                  A|         array|
|A_d0         |  out|   32|   ap_memory|                                                  A|         array|
|A_q0         |   in|   32|   ap_memory|                                                  A|         array|
|A_address1   |  out|    9|   ap_memory|                                                  A|         array|
|A_ce1        |  out|    1|   ap_memory|                                                  A|         array|
|A_q1         |   in|   32|   ap_memory|                                                  A|         array|
|add_ln18     |   in|    9|     ap_none|                                           add_ln18|        scalar|
|c_load       |   in|   32|     ap_none|                                             c_load|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------+--------------+

