m255
K4
z2
!s11f vlog 2021.1 2021.02, Feb  2 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/ptracton/src/Gemini_IP
vgpio_axi
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1766365510
!i10b 1
!s100 ;EGJMnC3ae>dz?hh_o0en2
IF7DR_<`KAjSNDG=QRm>EP2
S1
R0
w1766364984
8./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_axi.sv
F./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_axi.sv
!i122 0
L0 15 179
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OV;L;2021.1;73
r1
!s85 0
31
Z5 !s108 1766365510.000000
Z6 !s107 ./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_axi.sv|./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_regs.sv|./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_wrapper.sv|./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_bit.sv|
Z7 !s90 -sv|-timescale|1ns/1ps|./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_bit.sv|./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_wrapper.sv|./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_regs.sv|./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_axi.sv|
!i113 1
Z8 o-sv -timescale 1ns/1ps
Z9 tCvgOpt 0
vgpio_bit
R1
R2
!i10b 1
!s100 AHK0CHe]m[_lKWViQnTOA2
IbVXRVk>jHz[od;ahJ=V:]2
S1
R0
w1766365015
8./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_bit.sv
F./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_bit.sv
!i122 0
L0 15 52
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
vgpio_regs
R1
R2
!i10b 1
!s100 8K[<3gINiVhgSP9NjaTK83
IaGT9oC9;K8gL2G6>KdoKn3
S1
R0
w1766364999
8./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_regs.sv
F./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_regs.sv
!i122 0
L0 15 394
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
vgpio_wrapper
R1
R2
!i10b 1
!s100 mHBTI_3[ZFHFQ>F[I0`]o3
ImHCRVkc2JmWL_j2ee7<jL0
S1
R0
w1766365008
8./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_wrapper.sv
F./IP/interface/GPIO/sim/modelsim/../../rtl/verilog/gpio_wrapper.sv
!i122 0
L0 14 38
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
vtb_gpio_axi
R1
R2
!i10b 1
!s100 YzYQKmkYE@RKDG_KVYRac3
IdjCZ[GBhLT5_`^g2>=z812
S1
R0
w1766365286
8./IP/interface/GPIO/sim/modelsim/../tb_gpio_axi.sv
F./IP/interface/GPIO/sim/modelsim/../tb_gpio_axi.sv
!i122 1
L0 16 177
R3
R4
r1
!s85 0
31
R5
!s107 ./IP/interface/GPIO/sim/modelsim/../tb_gpio_axi.sv|
!s90 -sv|-timescale|1ns/1ps|./IP/interface/GPIO/sim/modelsim/../tb_gpio_axi.sv|
!i113 1
R8
R9
