[03/30 18:18:29      0s] 
[03/30 18:18:29      0s] Cadence Innovus(TM) Implementation System.
[03/30 18:18:29      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/30 18:18:29      0s] 
[03/30 18:18:29      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[03/30 18:18:29      0s] Options:	
[03/30 18:18:29      0s] Date:		Thu Mar 30 18:18:29 2023
[03/30 18:18:29      0s] Host:		caen-vnc-mi05.engin.umich.edu (x86_64 w/Linux 4.18.0-372.9.1.el8.x86_64) (1core*11cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
[03/30 18:18:29      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[03/30 18:18:29      0s] 
[03/30 18:18:29      0s] License:
[03/30 18:18:29      0s] 		[18:18:29.185323] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

[03/30 18:18:29      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/30 18:18:29      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/30 18:19:25     17s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/30 18:19:44     21s] @(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[03/30 18:19:44     21s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[03/30 18:19:44     21s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[03/30 18:19:44     21s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[03/30 18:19:44     21s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[03/30 18:19:44     21s] @(#)CDS: CPE v21.14-s062
[03/30 18:19:44     21s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/30 18:19:44     21s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[03/30 18:19:44     21s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/30 18:19:44     21s] @(#)CDS: RCDB 11.15.0
[03/30 18:19:44     21s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[03/30 18:19:44     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj.

[03/30 18:19:44     21s] Change the soft stacksize limit to 0.2%RAM (43 mbytes). Set global soft_stack_size_limit to change the value.
[03/30 18:19:50     24s] 
[03/30 18:19:50     24s] **INFO:  MMMC transition support version v31-84 
[03/30 18:19:50     24s] 
[03/30 18:19:50     24s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/30 18:19:50     24s] <CMD> suppressMessage ENCEXT-2799
[03/30 18:19:50     24s] <CMD> win
[03/30 18:20:05     25s] <CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
[03/30 18:20:05     25s] <CMD> set defHierChar /
[03/30 18:20:05     25s] <CMD> get_message -id GLOBAL-100 -suppress
[03/30 18:20:05     25s] <CMD> set locv_inter_clock_use_worst_derate false
[03/30 18:20:05     25s] <CMD> set init_oa_search_lib {}
[03/30 18:20:05     25s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.v
[03/30 18:20:05     25s] <CMD> set init_design_netlisttype Verilog
[03/30 18:20:05     25s] <CMD> set init_pwr_net VDD
[03/30 18:20:05     25s] <CMD> set init_top_cell writeback_controller
[03/30 18:20:05     25s] <CMD> set init_gnd_net VSS
[03/30 18:20:05     25s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/scripts/apr_view.tcl
[03/30 18:20:05     25s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/30 18:20:05     25s] <CMD> get_message -id GLOBAL-100 -suppress
[03/30 18:20:05     25s] <CMD> get_message -id GLOBAL-100 -suppress
[03/30 18:20:05     25s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/30 18:20:05     25s] <CMD> init_design
[03/30 18:20:06     25s] #% Begin Load MMMC data ... (date=03/30 18:20:06, mem=944.8M)
[03/30 18:20:06     25s] #% End Load MMMC data ... (date=03/30 18:20:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=946.2M, current mem=946.2M)
[03/30 18:20:06     25s] 
[03/30 18:20:06     25s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...
[03/30 18:20:06     25s] 
[03/30 18:20:06     25s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
[03/30 18:20:06     25s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/30 18:20:06     25s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/30 18:20:06     25s] Set DBUPerIGU to M2 pitch 400.
[03/30 18:20:06     25s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/30 18:20:06     25s] Type 'man IMPLF-201' for more detail.
[03/30 18:20:06     25s] 
[03/30 18:20:06     25s] viaInitial starts at Thu Mar 30 18:20:06 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[03/30 18:20:06     25s] Type 'man IMPPP-557' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[03/30 18:20:06     25s] Type 'man IMPPP-557' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[03/30 18:20:06     25s] Type 'man IMPPP-557' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[03/30 18:20:06     25s] Type 'man IMPPP-557' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[03/30 18:20:06     25s] Type 'man IMPPP-557' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[03/30 18:20:06     25s] Type 'man IMPPP-557' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[03/30 18:20:06     25s] Type 'man IMPPP-557' for more detail.
[03/30 18:20:06     25s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[03/30 18:20:06     25s] Type 'man IMPPP-557' for more detail.
[03/30 18:20:06     25s] viaInitial ends at Thu Mar 30 18:20:06 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/30 18:20:06     25s] Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/scripts/apr_view.tcl
[03/30 18:20:06     25s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[03/30 18:20:07     27s] Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
[03/30 18:20:07     27s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
[03/30 18:20:07     27s] Read 527 cells in library typical.
[03/30 18:20:07     27s] Library reading multithread flow ended.
[03/30 18:20:07     27s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:01.0, peak res=1085.3M, current mem=975.1M)
[03/30 18:20:07     27s] *** End library_loading (cpu=0.02min, real=0.02min, mem=158.0M, fe_cpu=0.46min, fe_real=1.63min, fe_mem=1065.0M) ***
[03/30 18:20:07     27s] #% Begin Load netlist data ... (date=03/30 18:20:07, mem=974.3M)
[03/30 18:20:07     27s] *** Begin netlist parsing (mem=1065.0M) ***
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/30 18:20:07     27s] Type 'man IMPVL-159' for more detail.
[03/30 18:20:07     27s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/30 18:20:07     27s] To increase the message display limit, refer to the product command reference manual.
[03/30 18:20:07     27s] Created 527 new cells from 1 timing libraries.
[03/30 18:20:07     27s] Reading netlist ...
[03/30 18:20:07     27s] Backslashed names will retain backslash and a trailing blank character.
[03/30 18:20:07     27s] Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.v'
[03/30 18:20:07     27s] **WARN: (IMPVL-346):	Module 'delay_FIFO' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/30 18:20:07     27s] Type 'man IMPVL-346' for more detail.
[03/30 18:20:07     27s] Undeclared bus data_in in module delay_FIFO ... created as [7:0].
[03/30 18:20:07     27s] Undeclared bus data_out in module delay_FIFO ... created as [7:0].
[03/30 18:20:07     27s] 
[03/30 18:20:07     27s] *** Memory Usage v#1 (Current mem = 1065.043M, initial mem = 397.922M) ***
[03/30 18:20:07     27s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1065.0M) ***
[03/30 18:20:07     27s] #% End Load netlist data ... (date=03/30 18:20:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=986.9M, current mem=986.9M)
[03/30 18:20:07     27s] Set top cell to writeback_controller.
[03/30 18:20:08     27s] Hooked 527 DB cells to tlib cells.
[03/30 18:20:08     27s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=993.2M, current mem=993.2M)
[03/30 18:20:08     27s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'delay_FIFO' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/30 18:20:08     27s] Type 'man IMPDB-2504' for more detail.
[03/30 18:20:08     27s] Cell 'delay_FIFO' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'data_out[7]' of cell 'delay_FIFO' as output for net 'CNN_out_data_3__7_' in module 'writeback_controller'.
[03/30 18:20:08     27s] Cell 'delay_FIFO' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'data_out[6]' of cell 'delay_FIFO' as output for net 'CNN_out_data_3__6_' in module 'writeback_controller'.
[03/30 18:20:08     27s] Cell 'delay_FIFO' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'data_out[5]' of cell 'delay_FIFO' as output for net 'CNN_out_data_3__5_' in module 'writeback_controller'.
[03/30 18:20:08     27s] Cell 'delay_FIFO' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'data_out[4]' of cell 'delay_FIFO' as output for net 'CNN_out_data_3__4_' in module 'writeback_controller'.
[03/30 18:20:08     27s] Cell 'delay_FIFO' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'data_out[3]' of cell 'delay_FIFO' as output for net 'CNN_out_data_3__3_' in module 'writeback_controller'.
[03/30 18:20:08     27s] Cell 'delay_FIFO' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'data_out[2]' of cell 'delay_FIFO' as output for net 'CNN_out_data_3__2_' in module 'writeback_controller'.
[03/30 18:20:08     27s] Cell 'delay_FIFO' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'data_out[1]' of cell 'delay_FIFO' as output for net 'CNN_out_data_3__1_' in module 'writeback_controller'.
[03/30 18:20:08     27s] Cell 'delay_FIFO' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'data_out[0]' of cell 'delay_FIFO' as output for net 'CNN_out_data_3__0_' in module 'writeback_controller'.
[03/30 18:20:08     27s] 1 empty module found.
[03/30 18:20:08     27s] Starting recursive module instantiation check.
[03/30 18:20:08     27s] No recursion found.
[03/30 18:20:08     27s] Term dir updated for 0 vinsts of 1 cells.
[03/30 18:20:08     27s] Building hierarchical netlist for Cell writeback_controller ...
[03/30 18:20:08     27s] *** Netlist is unique.
[03/30 18:20:08     27s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/30 18:20:08     27s] ** info: there are 541 modules.
[03/30 18:20:08     27s] ** info: there are 54 stdCell insts.
[03/30 18:20:08     27s] 
[03/30 18:20:08     27s] *** Memory Usage v#1 (Current mem = 1086.457M, initial mem = 397.922M) ***
[03/30 18:20:08     27s] Start create_tracks
[03/30 18:20:09     28s] Extraction setup Started 
[03/30 18:20:09     28s] 
[03/30 18:20:09     28s] Trim Metal Layers:
[03/30 18:20:09     28s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/30 18:20:09     28s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/30 18:20:09     28s] __QRC_SADV_USE_LE__ is set 0
[03/30 18:20:10     28s] Metal Layer Id 1 is M1 
[03/30 18:20:10     28s] Metal Layer Id 2 is M2 
[03/30 18:20:10     28s] Metal Layer Id 3 is M3 
[03/30 18:20:10     28s] Metal Layer Id 4 is M4 
[03/30 18:20:10     28s] Metal Layer Id 5 is M5 
[03/30 18:20:10     28s] Metal Layer Id 6 is M6 
[03/30 18:20:10     28s] Metal Layer Id 7 is MQ 
[03/30 18:20:10     28s] Metal Layer Id 8 is LM 
[03/30 18:20:10     28s] Via Layer Id 33 is CA 
[03/30 18:20:10     28s] Via Layer Id 34 is V1 
[03/30 18:20:10     28s] Via Layer Id 35 is V2 
[03/30 18:20:10     28s] Via Layer Id 36 is V3 
[03/30 18:20:10     28s] Via Layer Id 37 is V4 
[03/30 18:20:10     28s] Via Layer Id 38 is V5 
[03/30 18:20:10     28s] Via Layer Id 39 is VL 
[03/30 18:20:10     28s] Via Layer Id 40 is VQ 
[03/30 18:20:10     28s] 
[03/30 18:20:10     28s] Trim Metal Layers:
[03/30 18:20:10     28s] Generating auto layer map file.
[03/30 18:20:10     28s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/30 18:20:10     28s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/30 18:20:10     28s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/30 18:20:10     28s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/30 18:20:10     28s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/30 18:20:10     28s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/30 18:20:10     28s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/30 18:20:10     28s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/30 18:20:10     28s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/30 18:20:10     28s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/30 18:20:10     28s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/30 18:20:10     28s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/30 18:20:10     28s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/30 18:20:10     28s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/30 18:20:10     28s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/30 18:20:10     28s] Metal Layer Id 1 mapped to 9 
[03/30 18:20:10     28s] Via Layer Id 1 mapped to 10 
[03/30 18:20:10     28s] Metal Layer Id 2 mapped to 11 
[03/30 18:20:10     28s] Via Layer Id 2 mapped to 12 
[03/30 18:20:10     28s] Metal Layer Id 3 mapped to 13 
[03/30 18:20:10     28s] Via Layer Id 3 mapped to 14 
[03/30 18:20:10     28s] Metal Layer Id 4 mapped to 15 
[03/30 18:20:10     28s] Via Layer Id 4 mapped to 16 
[03/30 18:20:10     28s] Metal Layer Id 5 mapped to 17 
[03/30 18:20:10     28s] Via Layer Id 5 mapped to 18 
[03/30 18:20:10     28s] Metal Layer Id 6 mapped to 19 
[03/30 18:20:10     28s] Via Layer Id 6 mapped to 20 
[03/30 18:20:10     28s] Metal Layer Id 7 mapped to 21 
[03/30 18:20:10     28s] Via Layer Id 7 mapped to 22 
[03/30 18:20:10     28s] Metal Layer Id 8 mapped to 23 
[03/30 18:20:10     28s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/30 18:20:10     28s] eee: Reading patterns meta data.
[03/30 18:20:10     28s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/30 18:20:10     28s] Restore PreRoute Pattern Extraction data failed.
[03/30 18:20:10     28s] Importing multi-corner technology file(s) for preRoute extraction...
[03/30 18:20:10     28s] /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:20:11     29s] Metal Layer Id 1 is M1 
[03/30 18:20:11     29s] Metal Layer Id 2 is M2 
[03/30 18:20:11     29s] Metal Layer Id 3 is M3 
[03/30 18:20:11     29s] Metal Layer Id 4 is M4 
[03/30 18:20:11     29s] Metal Layer Id 5 is M5 
[03/30 18:20:11     29s] Metal Layer Id 6 is M6 
[03/30 18:20:11     29s] Metal Layer Id 7 is MQ 
[03/30 18:20:11     29s] Metal Layer Id 8 is LM 
[03/30 18:20:11     29s] Via Layer Id 33 is CA 
[03/30 18:20:11     29s] Via Layer Id 34 is V1 
[03/30 18:20:11     29s] Via Layer Id 35 is V2 
[03/30 18:20:11     29s] Via Layer Id 36 is V3 
[03/30 18:20:11     29s] Via Layer Id 37 is V4 
[03/30 18:20:11     29s] Via Layer Id 38 is V5 
[03/30 18:20:11     29s] Via Layer Id 39 is VL 
[03/30 18:20:11     29s] Via Layer Id 40 is VQ 
[03/30 18:20:11     29s] 
[03/30 18:20:11     29s] Trim Metal Layers:
[03/30 18:20:11     29s] Generating auto layer map file.
[03/30 18:20:11     29s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/30 18:20:11     29s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/30 18:20:11     29s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/30 18:20:11     29s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/30 18:20:11     29s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/30 18:20:11     29s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/30 18:20:11     29s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/30 18:20:11     29s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/30 18:20:11     29s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/30 18:20:11     29s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/30 18:20:11     29s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/30 18:20:11     29s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/30 18:20:11     29s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/30 18:20:11     29s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/30 18:20:11     29s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/30 18:20:11     29s] Metal Layer Id 1 mapped to 9 
[03/30 18:20:11     29s] Via Layer Id 1 mapped to 10 
[03/30 18:20:11     29s] Metal Layer Id 2 mapped to 11 
[03/30 18:20:11     29s] Via Layer Id 2 mapped to 12 
[03/30 18:20:11     29s] Metal Layer Id 3 mapped to 13 
[03/30 18:20:11     29s] Via Layer Id 3 mapped to 14 
[03/30 18:20:11     29s] Metal Layer Id 4 mapped to 15 
[03/30 18:20:11     29s] Via Layer Id 4 mapped to 16 
[03/30 18:20:11     29s] Metal Layer Id 5 mapped to 17 
[03/30 18:20:11     29s] Via Layer Id 5 mapped to 18 
[03/30 18:20:11     29s] Metal Layer Id 6 mapped to 19 
[03/30 18:20:11     29s] Via Layer Id 6 mapped to 20 
[03/30 18:20:11     29s] Metal Layer Id 7 mapped to 21 
[03/30 18:20:11     29s] Via Layer Id 7 mapped to 22 
[03/30 18:20:11     29s] Metal Layer Id 8 mapped to 23 
[03/30 18:20:13     31s] Completed (cpu: 0:00:02.7 real: 0:00:04.0)
[03/30 18:20:13     31s] Set Shrink Factor to 1.00000
[03/30 18:20:13     31s] Summary of Active RC-Corners : 
[03/30 18:20:13     31s]  
[03/30 18:20:13     31s]  Analysis View: setupAnalysis
[03/30 18:20:13     31s]     RC-Corner Name        : rc-typ
[03/30 18:20:13     31s]     RC-Corner Index       : 0
[03/30 18:20:13     31s]     RC-Corner Temperature : 25 Celsius
[03/30 18:20:13     31s]     RC-Corner Cap Table   : ''
[03/30 18:20:13     31s]     RC-Corner PreRoute Res Factor         : 1
[03/30 18:20:13     31s]     RC-Corner PreRoute Cap Factor         : 1
[03/30 18:20:13     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/30 18:20:13     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/30 18:20:13     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/30 18:20:13     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/30 18:20:13     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/30 18:20:13     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/30 18:20:13     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/30 18:20:13     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/30 18:20:13     31s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/30 18:20:13     31s]  
[03/30 18:20:13     31s]  Analysis View: holdAnalysis
[03/30 18:20:13     31s]     RC-Corner Name        : rc-typ
[03/30 18:20:13     31s]     RC-Corner Index       : 0
[03/30 18:20:13     31s]     RC-Corner Temperature : 25 Celsius
[03/30 18:20:13     31s]     RC-Corner Cap Table   : ''
[03/30 18:20:13     31s]     RC-Corner PreRoute Res Factor         : 1
[03/30 18:20:13     31s]     RC-Corner PreRoute Cap Factor         : 1
[03/30 18:20:13     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/30 18:20:13     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/30 18:20:13     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/30 18:20:13     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/30 18:20:13     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/30 18:20:13     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/30 18:20:13     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/30 18:20:13     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/30 18:20:13     31s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/30 18:20:13     31s] 
[03/30 18:20:13     31s] Trim Metal Layers:
[03/30 18:20:13     31s] LayerId::1 widthSet size::1
[03/30 18:20:13     31s] LayerId::2 widthSet size::1
[03/30 18:20:13     31s] LayerId::3 widthSet size::1
[03/30 18:20:13     31s] LayerId::4 widthSet size::1
[03/30 18:20:13     31s] LayerId::5 widthSet size::1
[03/30 18:20:13     31s] LayerId::6 widthSet size::1
[03/30 18:20:13     31s] LayerId::7 widthSet size::1
[03/30 18:20:13     31s] LayerId::8 widthSet size::1
[03/30 18:20:13     31s] Updating RC grid for preRoute extraction ...
[03/30 18:20:13     31s] eee: pegSigSF::1.070000
[03/30 18:20:13     31s] Initializing multi-corner resistance tables ...
[03/30 18:20:13     31s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:20:13     31s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:20:13     31s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:20:13     31s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:20:13     31s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:20:13     31s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:20:13     31s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:20:13     31s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:20:13     31s] {RT rc-typ 0 8 8 {7 0} 1}
[03/30 18:20:13     31s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.666700 newSi=0.000000 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/30 18:20:13     31s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/30 18:20:13     31s] *Info: initialize multi-corner CTS.
[03/30 18:20:13     31s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1268.9M, current mem=1061.7M)
[03/30 18:20:13     31s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc' ...
[03/30 18:20:14     31s] Current (total cpu=0:00:31.5, real=0:01:45, peak res=1318.3M, current mem=1318.3M)
[03/30 18:20:14     31s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc, Line 8).
[03/30 18:20:14     31s] 
[03/30 18:20:14     31s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc, Line 9).
[03/30 18:20:14     31s] 
[03/30 18:20:14     31s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc completed, with 2 WARNING
[03/30 18:20:14     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1337.4M, current mem=1337.4M)
[03/30 18:20:14     31s] Current (total cpu=0:00:31.6, real=0:01:45, peak res=1337.4M, current mem=1337.4M)
[03/30 18:20:14     31s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/30 18:20:14     31s] 
[03/30 18:20:14     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/30 18:20:14     31s] Summary for sequential cells identification: 
[03/30 18:20:14     31s]   Identified SBFF number: 112
[03/30 18:20:14     31s]   Identified MBFF number: 0
[03/30 18:20:14     31s]   Identified SB Latch number: 0
[03/30 18:20:14     31s]   Identified MB Latch number: 0
[03/30 18:20:14     31s]   Not identified SBFF number: 8
[03/30 18:20:14     31s]   Not identified MBFF number: 0
[03/30 18:20:14     31s]   Not identified SB Latch number: 0
[03/30 18:20:14     31s]   Not identified MB Latch number: 0
[03/30 18:20:14     31s]   Number of sequential cells which are not FFs: 34
[03/30 18:20:14     31s] Total number of combinational cells: 363
[03/30 18:20:14     31s] Total number of sequential cells: 154
[03/30 18:20:14     31s] Total number of tristate cells: 10
[03/30 18:20:14     31s] Total number of level shifter cells: 0
[03/30 18:20:14     31s] Total number of power gating cells: 0
[03/30 18:20:14     31s] Total number of isolation cells: 0
[03/30 18:20:14     31s] Total number of power switch cells: 0
[03/30 18:20:14     31s] Total number of pulse generator cells: 0
[03/30 18:20:14     31s] Total number of always on buffers: 0
[03/30 18:20:14     31s] Total number of retention cells: 0
[03/30 18:20:14     31s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/30 18:20:14     31s] Total number of usable buffers: 16
[03/30 18:20:14     31s] List of unusable buffers:
[03/30 18:20:14     31s] Total number of unusable buffers: 0
[03/30 18:20:14     31s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/30 18:20:14     31s] Total number of usable inverters: 19
[03/30 18:20:14     31s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/30 18:20:14     31s] Total number of unusable inverters: 3
[03/30 18:20:14     31s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/30 18:20:14     31s] Total number of identified usable delay cells: 8
[03/30 18:20:14     31s] List of identified unusable delay cells:
[03/30 18:20:14     31s] Total number of identified unusable delay cells: 0
[03/30 18:20:14     31s] 
[03/30 18:20:14     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/30 18:20:14     31s] 
[03/30 18:20:14     31s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:20:14     31s] 
[03/30 18:20:14     31s] TimeStamp Deleting Cell Server End ...
[03/30 18:20:14     31s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1358.3M, current mem=1358.2M)
[03/30 18:20:14     31s] 
[03/30 18:20:14     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:20:14     31s] Summary for sequential cells identification: 
[03/30 18:20:14     31s]   Identified SBFF number: 112
[03/30 18:20:14     31s]   Identified MBFF number: 0
[03/30 18:20:14     31s]   Identified SB Latch number: 0
[03/30 18:20:14     31s]   Identified MB Latch number: 0
[03/30 18:20:14     31s]   Not identified SBFF number: 8
[03/30 18:20:14     31s]   Not identified MBFF number: 0
[03/30 18:20:14     31s]   Not identified SB Latch number: 0
[03/30 18:20:14     31s]   Not identified MB Latch number: 0
[03/30 18:20:14     31s]   Number of sequential cells which are not FFs: 34
[03/30 18:20:14     31s]  Visiting view : setupAnalysis
[03/30 18:20:14     31s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:20:14     31s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:20:14     31s]  Visiting view : holdAnalysis
[03/30 18:20:14     31s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:20:14     31s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:20:14     31s] TLC MultiMap info (StdDelay):
[03/30 18:20:14     31s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:20:14     31s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:20:14     31s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:20:14     31s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:20:14     31s]  Setting StdDelay to: 22.7ps
[03/30 18:20:14     31s] 
[03/30 18:20:14     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:20:14     31s] #% Begin Load MMMC data post ... (date=03/30 18:20:14, mem=1358.9M)
[03/30 18:20:14     31s] #% End Load MMMC data post ... (date=03/30 18:20:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1358.9M, current mem=1358.9M)
[03/30 18:20:14     31s] 
[03/30 18:20:14     31s] *** Summary of all messages that are not suppressed in this session:
[03/30 18:20:14     31s] Severity  ID               Count  Summary                                  
[03/30 18:20:14     31s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/30 18:20:14     31s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/30 18:20:14     31s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[03/30 18:20:14     31s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/30 18:20:14     31s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[03/30 18:20:14     31s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/30 18:20:14     31s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/30 18:20:14     31s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/30 18:20:14     31s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/30 18:20:14     31s] *** Message Summary: 1082 warning(s), 0 error(s)
[03/30 18:20:14     31s] 
[03/30 18:20:17     32s] <CMD> zoomBox -3.15200 -8.23000 43.63200 33.65200
[03/30 18:20:18     32s] <CMD> zoomBox -1.74500 -3.42800 38.02200 32.17200
[03/30 18:20:48     35s] <CMD> zoomBox -6.76500 -7.47700 40.01900 34.40500
[03/30 18:20:48     35s] <CMD> zoomBox -19.62100 -17.82200 45.13300 40.14700
[03/30 18:20:49     35s] <CMD> zoomBox -6.76600 -7.47800 40.01900 34.40500
[03/30 18:20:54     35s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/scripts/writeback_controller.io
[03/30 18:20:54     35s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/scripts/writeback_controller.io" ...
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_WEN_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__7_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__6_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__5_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__4_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__3_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__2_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__1_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__0_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__15_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__14_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__13_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__12_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__11_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__10_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__9_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__8_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__7_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__6_" not found.
[03/30 18:20:54     35s] **WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__5_" not found.
[03/30 18:20:54     35s] **WARN: (EMS-27):	Message (IMPFP-669) has exceeded the current message display limit of 20.
[03/30 18:20:54     35s] To increase the message display limit, refer to the product command reference manual.
[03/30 18:20:54     35s] <CMD> floorPlan -noSnapToGrid -s 586 86 7 7 7 7
[03/30 18:20:54     35s] Start create_tracks
[03/30 18:20:54     35s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/30 18:20:55     35s] <CMD> saveDesign db/writeback_controller_floor_planned.enc
[03/30 18:20:55     35s] #% Begin save design ... (date=03/30 18:20:55, mem=1402.1M)
[03/30 18:20:55     35s] % Begin Save ccopt configuration ... (date=03/30 18:20:55, mem=1402.1M)
[03/30 18:20:55     35s] % End Save ccopt configuration ... (date=03/30 18:20:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.6M, current mem=1403.6M)
[03/30 18:20:55     35s] % Begin Save netlist data ... (date=03/30 18:20:55, mem=1403.6M)
[03/30 18:20:55     35s] Writing Binary DB to db/writeback_controller_floor_planned.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:20:55     35s] % End Save netlist data ... (date=03/30 18:20:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1408.4M, current mem=1406.9M)
[03/30 18:20:55     35s] Saving symbol-table file in separate thread ...
[03/30 18:20:55     35s] Saving congestion map file in separate thread ...
[03/30 18:20:55     35s] Saving congestion map file db/writeback_controller_floor_planned.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:20:55     35s] % Begin Save AAE data ... (date=03/30 18:20:55, mem=1407.6M)
[03/30 18:20:55     35s] Saving AAE Data ...
[03/30 18:20:55     36s] % End Save AAE data ... (date=03/30 18:20:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.6M, current mem=1407.6M)
[03/30 18:20:56     36s] Saving preference file db/writeback_controller_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:20:56     36s] Saving mode setting ...
[03/30 18:20:57     36s] Saving global file ...
[03/30 18:20:58     36s] Saving Drc markers ...
[03/30 18:20:58     36s] ... No Drc file written since there is no markers found.
[03/30 18:20:58     36s] % Begin Save routing data ... (date=03/30 18:20:58, mem=1412.0M)
[03/30 18:20:58     36s] Saving route file ...
[03/30 18:20:58     36s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1560.6M) ***
[03/30 18:20:59     36s] % End Save routing data ... (date=03/30 18:20:58, total cpu=0:00:00.0, real=0:00:01.0, peak res=1412.2M, current mem=1412.2M)
[03/30 18:20:59     36s] Saving special route data file in separate thread ...
[03/30 18:20:59     36s] Saving PG Conn data in separate thread ...
[03/30 18:20:59     36s] Saving placement file in separate thread ...
[03/30 18:20:59     36s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:20:59     36s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:20:59     36s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:20:59     36s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:20:59     36s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1576.6M) ***
[03/30 18:20:59     36s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:21:00     36s] Saving property file db/writeback_controller_floor_planned.enc.dat.tmp/writeback_controller.prop
[03/30 18:21:00     36s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1576.6M) ***
[03/30 18:21:00     36s] Saving preRoute extracted patterns in file 'db/writeback_controller_floor_planned.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:21:00     36s] Saving preRoute extraction data in directory 'db/writeback_controller_floor_planned.enc.dat.tmp/extraction/' ...
[03/30 18:21:00     36s] Checksum of RCGrid density data::96
[03/30 18:21:00     36s] TAT_INFO: ::db::saveSymbolTable REAL = 2 : CPU = 0 : MEM = 0.
[03/30 18:21:00     36s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:21:00     36s] % Begin Save power constraints data ... (date=03/30 18:21:00, mem=1414.5M)
[03/30 18:21:00     36s] % End Save power constraints data ... (date=03/30 18:21:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1414.6M, current mem=1414.6M)
[03/30 18:21:02     36s] Generated self-contained design writeback_controller_floor_planned.enc.dat.tmp
[03/30 18:21:02     36s] #% End save design ... (date=03/30 18:21:02, total cpu=0:00:01.0, real=0:00:07.0, peak res=1442.5M, current mem=1417.2M)
[03/30 18:21:02     36s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:21:02     36s] 
[03/30 18:21:02     36s] <CMD> saveDesign db/writeback_controller_insts_placed.enc
[03/30 18:21:02     36s] #% Begin save design ... (date=03/30 18:21:02, mem=1417.2M)
[03/30 18:21:02     36s] % Begin Save ccopt configuration ... (date=03/30 18:21:02, mem=1417.2M)
[03/30 18:21:02     36s] % End Save ccopt configuration ... (date=03/30 18:21:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.2M, current mem=1417.2M)
[03/30 18:21:03     36s] % Begin Save netlist data ... (date=03/30 18:21:02, mem=1417.2M)
[03/30 18:21:03     36s] Writing Binary DB to db/writeback_controller_insts_placed.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:21:03     36s] % End Save netlist data ... (date=03/30 18:21:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1417.6M, current mem=1417.6M)
[03/30 18:21:03     36s] Saving symbol-table file in separate thread ...
[03/30 18:21:03     36s] Saving congestion map file in separate thread ...
[03/30 18:21:03     37s] % Begin Save AAE data ... (date=03/30 18:21:03, mem=1417.7M)
[03/30 18:21:03     37s] Saving AAE Data ...
[03/30 18:21:03     37s] % End Save AAE data ... (date=03/30 18:21:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.7M, current mem=1417.7M)
[03/30 18:21:03     37s] Saving congestion map file db/writeback_controller_insts_placed.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:21:04     37s] Saving preference file db/writeback_controller_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:21:04     37s] Saving mode setting ...
[03/30 18:21:04     37s] Saving global file ...
[03/30 18:21:05     37s] Saving Drc markers ...
[03/30 18:21:05     37s] ... No Drc file written since there is no markers found.
[03/30 18:21:05     37s] % Begin Save routing data ... (date=03/30 18:21:05, mem=1417.8M)
[03/30 18:21:05     37s] Saving route file ...
[03/30 18:21:05     37s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1599.5M) ***
[03/30 18:21:06     37s] % End Save routing data ... (date=03/30 18:21:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=1417.8M, current mem=1417.8M)
[03/30 18:21:06     37s] Saving special route data file in separate thread ...
[03/30 18:21:06     37s] Saving PG Conn data in separate thread ...
[03/30 18:21:06     37s] Saving placement file in separate thread ...
[03/30 18:21:06     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:21:06     37s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:21:06     37s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:21:06     37s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:21:06     37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1610.5M) ***
[03/30 18:21:06     37s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:21:06     37s] Saving property file db/writeback_controller_insts_placed.enc.dat.tmp/writeback_controller.prop
[03/30 18:21:06     37s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1610.5M) ***
[03/30 18:21:06     37s] Saving preRoute extracted patterns in file 'db/writeback_controller_insts_placed.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:21:07     37s] Saving preRoute extraction data in directory 'db/writeback_controller_insts_placed.enc.dat.tmp/extraction/' ...
[03/30 18:21:07     37s] Checksum of RCGrid density data::96
[03/30 18:21:07     37s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:21:07     37s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:21:07     37s] % Begin Save power constraints data ... (date=03/30 18:21:07, mem=1418.0M)
[03/30 18:21:07     37s] % End Save power constraints data ... (date=03/30 18:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1418.0M, current mem=1418.0M)
[03/30 18:21:07     37s] Generated self-contained design writeback_controller_insts_placed.enc.dat.tmp
[03/30 18:21:08     37s] #% End save design ... (date=03/30 18:21:08, total cpu=0:00:00.9, real=0:00:06.0, peak res=1448.6M, current mem=1418.3M)
[03/30 18:21:08     37s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:21:08     37s] 
[03/30 18:21:08     37s] <CMD> zoomBox -18.04100 -16.33500 46.71400 41.63500
[03/30 18:22:20     44s] <CMD> zoomBox -22.59500 -22.05600 53.58800 46.14400
[03/30 18:22:21     44s] <CMD> zoomBox -48.10700 -53.27000 97.83600 77.38000
[03/30 18:22:21     44s] <CMD> zoomBox -52.60500 -62.69900 119.09300 91.00700
[03/30 18:22:21     44s] <CMD> zoomBox -57.54400 -73.67500 144.45400 107.15600
[03/30 18:22:22     44s] <CMD> zoomBox -86.97600 -140.24300 299.98900 206.17300
[03/30 18:22:23     44s] <CMD> zoomBox -53.86100 -117.94200 275.05900 176.51200
[03/30 18:22:23     44s] <CMD> zoomBox -154.29400 -197.24600 381.30000 282.22500
[03/30 18:22:23     44s] <CMD> zoomBox -207.65300 -330.15300 664.47300 450.58600
[03/30 18:22:24     44s] <CMD> zoomBox -120.49700 -279.89000 620.81000 383.73800
[03/30 18:22:32     45s] <CMD> loadIoFile writeback_controller.save.io
[03/30 18:22:32     45s] Reading IO assignment file "writeback_controller.save.io" ...
[03/30 18:22:33     45s] <CMD> zoomBox -167.71400 -331.67600 704.41200 449.06300
[03/30 18:22:34     45s] <CMD> zoomBox -121.17400 -280.22800 620.13300 383.40000
[03/30 18:23:24     50s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/30 18:23:24     50s] <CMD> setPinAssignMode -pinEditInBatch true
[03/30 18:23:24     50s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 4 -spreadType range -start 600.0 30.0 -end 600.0 70.0 -pin {clk reset}
[03/30 18:23:24     50s] #create default rule from bind_ndr_rule rule=0x7f8252e74320 0x7f8255d00018
[03/30 18:23:24     50s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/30 18:23:24     51s] Successfully spread [2] pins.
[03/30 18:23:24     51s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1632.7M).
[03/30 18:23:24     51s] <CMD> setPinAssignMode -pinEditInBatch false
[03/30 18:23:28     51s] <CMD> zoomBox 82.48000 -132.20700 537.73600 275.34400
[03/30 18:23:29     51s] <CMD> zoomBox 176.94400 -67.65100 505.86600 226.80400
[03/30 18:23:30     51s] <CMD> zoomBox 245.19400 -21.01100 482.84100 191.73400
[03/30 18:23:30     51s] <CMD> zoomBox 313.76300 25.84900 459.70800 156.50100
[03/30 18:23:31     51s] <CMD> zoomBox 365.52700 61.76700 441.71200 129.96900
[03/30 18:23:31     51s] <CMD> zoomBox 391.55600 80.13700 431.32800 115.74100
[03/30 18:23:32     51s] <CMD> zoomBox 402.21600 87.62100 426.64300 109.48800
[03/30 18:23:32     51s] <CMD> zoomBox 408.47200 92.19300 423.47300 105.62200
[03/30 18:23:33     52s] <CMD> zoomBox 402.21600 87.62100 426.64300 109.48800
[03/30 18:23:49     53s] **ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
[03/30 18:23:57     54s] <CMD> zoomBox 397.98600 83.45000 437.76200 119.05800
[03/30 18:23:58     54s] <CMD> zoomBox 384.75400 69.08100 474.40000 149.33300
[03/30 18:23:58     55s] <CMD> zoomBox 376.15600 57.09800 500.23500 168.17500
[03/30 18:23:58     55s] <CMD> zoomBox 348.87900 7.77200 586.57500 220.56100
[03/30 18:23:59     55s] <CMD> zoomBox 320.76900 -46.79300 649.76100 247.72500
[03/30 18:24:00     55s] <CMD> zoomBox 260.74500 -169.16800 796.45500 310.40700
[03/30 18:24:00     55s] <CMD> zoomBox 196.53800 -211.72800 826.78500 352.47800
[03/30 18:24:00     55s] <CMD> zoomBox 120.56800 -261.65500 862.03600 402.11700
[03/30 18:24:01     55s] <CMD> zoomBox -72.49800 -446.68600 1134.86000 634.15700
[03/30 18:24:02     55s] <CMD> zoomBox -20.05400 -308.85600 852.26300 472.05400
[03/30 18:24:02     55s] <CMD> zoomBox -218.80500 -510.35300 1201.61700 761.22800
[03/30 18:24:03     55s] <CMD> zoomBox -181.58200 -360.94700 844.67400 557.77100
[03/30 18:24:50     60s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/30 18:24:50     60s] <CMD> setPinAssignMode -pinEditInBatch true
[03/30 18:24:50     60s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -spreadDirection clockwise -side Top -layer 4 -spreadType range -start 40.0 100.0 -end 560.0 100.0 -pin {pk_out_0__data__0_ pk_out_0__data__1_ pk_out_0__data__2_ pk_out_0__data__3_ pk_out_0__data__4_ pk_out_0__data__5_ pk_out_0__data__6_ pk_out_0__data__7_ pk_out_0__PE_state__0_ pk_out_0__PE_state__1_ pk_out_0__PE_state__2_ pk_out_1__data__0_ pk_out_1__data__1_ pk_out_1__data__2_ pk_out_1__data__3_ pk_out_1__data__4_ pk_out_1__data__5_ pk_out_1__data__6_ pk_out_1__data__7_ pk_out_1__PE_state__0_ pk_out_1__PE_state__1_ pk_out_1__PE_state__2_ pk_out_2__data__0_ pk_out_2__data__1_ pk_out_2__data__2_ pk_out_2__data__3_ pk_out_2__data__4_ pk_out_2__data__5_ pk_out_2__data__6_ pk_out_2__data__7_ pk_out_2__PE_state__0_ pk_out_2__PE_state__1_ pk_out_2__PE_state__2_ pk_out_3__data__0_ pk_out_3__data__1_ pk_out_3__data__2_ pk_out_3__data__3_ pk_out_3__data__4_ pk_out_3__data__5_ pk_out_3__data__6_ pk_out_3__data__7_ pk_out_3__PE_state__0_ pk_out_3__PE_state__1_ pk_out_3__PE_state__2_}
[03/30 18:24:50     60s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/30 18:24:50     60s] Successfully spread [44] pins.
[03/30 18:24:50     60s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1630.8M).
[03/30 18:24:50     60s] <CMD> setPinAssignMode -pinEditInBatch false
[03/30 18:24:51     60s] <CMD> zoomBox -645.96900 -544.98000 1025.11800 951.00000
[03/30 18:24:52     60s] <CMD> zoomBox -420.40500 -369.20800 786.95600 711.63800
[03/30 18:24:53     61s] <CMD> zoomBox 47.46900 -155.92000 677.72000 408.28900
[03/30 18:24:53     61s] <CMD> zoomBox 255.74400 -51.46900 642.79800 295.02700
[03/30 18:24:54     61s] <CMD> zoomBox 409.37400 27.65100 611.42000 208.52500
[03/30 18:24:54     61s] <CMD> zoomBox 469.68700 58.10900 593.77000 169.19000
[03/30 18:24:55     61s] <CMD> zoomBox 504.18700 74.02800 580.39000 142.24600
[03/30 18:24:56     61s] <CMD> zoomBox 530.00800 86.23100 569.78800 121.84300
[03/30 18:24:57     61s] <CMD> zoomBox 547.01200 93.50200 564.66400 109.30400
[03/30 18:24:57     61s] <CMD> zoomBox 554.51300 96.70900 562.34700 103.72200
[03/30 18:24:58     61s] <CMD> zoomBox 555.94100 97.46700 561.60200 102.53500
[03/30 18:24:59     61s] <CMD> zoomBox 557.21100 98.21400 560.68900 101.32800
[03/30 18:25:00     61s] <CMD> panPage -1 0
[03/30 18:25:00     61s] <CMD> panPage -1 0
[03/30 18:25:00     62s] <CMD> panPage -1 0
[03/30 18:25:00     62s] <CMD> panPage -1 0
[03/30 18:25:00     62s] <CMD> panPage -1 0
[03/30 18:25:01     62s] <CMD> panPage -1 0
[03/30 18:25:01     62s] <CMD> panPage -1 0
[03/30 18:25:01     62s] <CMD> panPage -1 0
[03/30 18:25:01     62s] <CMD> panPage -1 0
[03/30 18:25:01     62s] <CMD> panPage -1 0
[03/30 18:25:02     62s] <CMD> panPage -1 0
[03/30 18:25:02     62s] <CMD> panPage -1 0
[03/30 18:25:02     62s] <CMD> panPage -1 0
[03/30 18:25:03     62s] <CMD> panPage -1 0
[03/30 18:25:03     62s] <CMD> panPage -1 0
[03/30 18:25:04     62s] <CMD> zoomBox 538.14400 96.19200 547.36900 104.45000
[03/30 18:25:05     62s] <CMD> zoomBox 529.12500 88.58700 553.58500 110.48400
[03/30 18:25:05     62s] <CMD> zoomBox 522.20700 78.65000 562.03800 114.30700
[03/30 18:25:06     62s] <CMD> zoomBox 505.97500 54.82200 582.27900 123.13000
[03/30 18:25:07     62s] <CMD> zoomBox 474.79100 8.63300 620.96500 139.49000
[03/30 18:25:07     62s] <CMD> zoomBox 415.05100 -79.85100 695.07600 170.83100
[03/30 18:25:08     63s] <CMD> zoomBox 455.22200 -45.22100 601.39800 85.63800
[03/30 18:25:09     63s] <CMD> zoomBox 479.41800 -23.44600 544.27700 34.61700
[03/30 18:25:09     63s] <CMD> zoomBox 488.44100 -12.89800 522.29800 17.41100
[03/30 18:25:10     63s] <CMD> zoomBox 493.63300 -5.59100 511.30700 10.23100
[03/30 18:25:10     63s] <CMD> zoomBox 496.35300 -2.04000 505.58000 6.22000
[03/30 18:25:10     63s] <CMD> zoomBox 497.82000 -0.98200 502.63700 3.33000
[03/30 18:25:11     63s] <CMD> zoomBox 498.06200 -0.84500 502.15700 2.82100
[03/30 18:25:11     63s] <CMD> zoomBox 498.27900 -0.75600 501.76000 2.36000
[03/30 18:25:13     63s] <CMD> panPage -1 0
[03/30 18:25:13     63s] <CMD> panPage -1 0
[03/30 18:25:13     63s] <CMD> panPage -1 0
[03/30 18:25:13     63s] <CMD> panPage -1 0
[03/30 18:25:13     63s] <CMD> panPage -1 0
[03/30 18:25:13     63s] <CMD> panPage -1 0
[03/30 18:25:13     63s] <CMD> panPage -1 0
[03/30 18:25:14     63s] <CMD> panPage -1 0
[03/30 18:25:14     63s] <CMD> panPage -1 0
[03/30 18:25:14     63s] <CMD> panPage -1 0
[03/30 18:25:14     63s] <CMD> panPage -1 0
[03/30 18:25:15     64s] <CMD> zoomBox 484.16800 -1.97000 495.02900 7.75300
[03/30 18:25:16     64s] <CMD> zoomBox 479.32400 -4.20800 503.80300 17.70600
[03/30 18:25:16     64s] <CMD> zoomBox 467.26100 -8.09300 514.15500 33.88700
[03/30 18:25:17     64s] <CMD> zoomBox 421.13700 -21.33100 545.47800 89.98100
[03/30 18:25:17     64s] <CMD> zoomBox 308.95200 -47.57800 589.18800 203.29300
[03/30 18:25:18     64s] <CMD> zoomBox 390.22600 -22.16900 514.56900 89.14500
[03/30 18:25:18     64s] <CMD> zoomBox 418.51900 -12.48300 483.43000 45.62600
[03/30 18:25:19     64s] <CMD> zoomBox 433.08800 -7.06600 466.97300 23.26800
[03/30 18:25:19     64s] <CMD> zoomBox 437.62500 -4.99800 462.10700 16.91900
[03/30 18:25:20     64s] <CMD> zoomBox 445.77800 -1.23300 453.62800 5.79400
[03/30 18:25:20     64s] <CMD> zoomBox 446.84600 -0.74400 452.51800 4.33400
[03/30 18:25:20     64s] <CMD> zoomBox 448.17500 -0.13400 451.13600 2.51700
[03/30 18:25:24     65s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/30 18:25:24     65s] <CMD> setPinAssignMode -pinEditInBatch true
[03/30 18:25:24     65s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -spreadDirection clockwise -side Top -layer 4 -spreadType range -start 40.0 100.0 -end 559.2 100.0 -pin {pk_out_0__data__0_ pk_out_0__data__1_ pk_out_0__data__2_ pk_out_0__data__3_ pk_out_0__data__4_ pk_out_0__data__5_ pk_out_0__data__6_ pk_out_0__data__7_ pk_out_0__PE_state__0_ pk_out_0__PE_state__1_ pk_out_0__PE_state__2_ pk_out_1__data__0_ pk_out_1__data__1_ pk_out_1__data__2_ pk_out_1__data__3_ pk_out_1__data__4_ pk_out_1__data__5_ pk_out_1__data__6_ pk_out_1__data__7_ pk_out_1__PE_state__0_ pk_out_1__PE_state__1_ pk_out_1__PE_state__2_ pk_out_2__data__0_ pk_out_2__data__1_ pk_out_2__data__2_ pk_out_2__data__3_ pk_out_2__data__4_ pk_out_2__data__5_ pk_out_2__data__6_ pk_out_2__data__7_ pk_out_2__PE_state__0_ pk_out_2__PE_state__1_ pk_out_2__PE_state__2_ pk_out_3__data__0_ pk_out_3__data__1_ pk_out_3__data__2_ pk_out_3__data__3_ pk_out_3__data__4_ pk_out_3__data__5_ pk_out_3__data__6_ pk_out_3__data__7_ pk_out_3__PE_state__0_ pk_out_3__PE_state__1_ pk_out_3__PE_state__2_}
[03/30 18:25:24     65s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/30 18:25:24     65s] Successfully spread [44] pins.
[03/30 18:25:24     65s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1631.0M).
[03/30 18:25:24     65s] <CMD> setPinAssignMode -pinEditInBatch false
[03/30 18:25:32     66s] <CMD> saveIoFile -locations writeback_controller.save.io
[03/30 18:25:32     66s] Dumping FTerm of cell writeback_controller to file
[03/30 18:25:33     66s] <CMD> zoomBox 448.07300 -0.41900 451.55700 2.70000
[03/30 18:25:33     66s] <CMD> zoomBox 447.95300 -0.75400 452.05200 2.91500
[03/30 18:25:34     66s] <CMD> zoomBox 447.21900 -2.80000 455.07300 4.23100
[03/30 18:25:34     66s] <CMD> zoomBox 446.57500 -4.44300 457.44600 5.28900
[03/30 18:25:35     66s] <CMD> zoomBox 441.80600 -14.29200 470.62900 11.51100
[03/30 18:25:35     66s] <CMD> zoomBox 432.83000 -28.49700 488.04500 20.93200
[03/30 18:25:36     66s] <CMD> zoomBox 406.94600 -64.32100 531.39000 47.08300
[03/30 18:25:36     66s] <CMD> zoomBox 348.61300 -145.05700 629.08000 106.02100
[03/30 18:25:37     66s] <CMD> zoomBox 244.95300 -277.62100 782.24100 203.36600
[03/30 18:25:38     66s] <CMD> zoomBox 8.17200 -488.15900 1037.44700 433.26200
[03/30 18:25:38     67s] <CMD> zoomBox -369.75800 -770.10800 1306.24500 730.27200
[03/30 18:25:39     67s] <CMD> zoomBox -270.23900 -653.02700 1154.36400 622.29700
[03/30 18:25:40     67s] <CMD> zoomBox -107.09600 -480.67900 922.18000 440.74300
[03/30 18:25:50     68s] <CMD> clearGlobalNets
[03/30 18:25:50     68s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/30 18:25:50     68s] 54 new gnd-pin connections were made to global net 'VSS'.
[03/30 18:25:50     68s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/30 18:25:50     68s] 54 new pwr-pin connections were made to global net 'VDD'.
[03/30 18:25:50     68s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/30 18:25:50     68s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/30 18:25:50     68s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/30 18:25:50     68s] 
[03/30 18:25:50     68s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1635.1M)
[03/30 18:25:50     68s] Ring generation is complete.
[03/30 18:25:50     68s] vias are now being generated.
[03/30 18:25:50     68s] addRing created 8 wires.
[03/30 18:25:50     68s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/30 18:25:50     68s] +--------+----------------+----------------+
[03/30 18:25:50     68s] |  Layer |     Created    |     Deleted    |
[03/30 18:25:50     68s] +--------+----------------+----------------+
[03/30 18:25:50     68s] |   M2   |        4       |       NA       |
[03/30 18:25:50     68s] |   V2   |        8       |        0       |
[03/30 18:25:50     68s] |   M3   |        4       |       NA       |
[03/30 18:25:50     68s] +--------+----------------+----------------+
[03/30 18:25:50     68s] <CMD> saveDesign db/writeback_controller_pad_power_defined.enc
[03/30 18:25:50     68s] #% Begin save design ... (date=03/30 18:25:50, mem=1438.7M)
[03/30 18:25:51     68s] % Begin Save ccopt configuration ... (date=03/30 18:25:50, mem=1438.7M)
[03/30 18:25:51     68s] % End Save ccopt configuration ... (date=03/30 18:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1438.8M, current mem=1438.8M)
[03/30 18:25:51     68s] % Begin Save netlist data ... (date=03/30 18:25:51, mem=1438.8M)
[03/30 18:25:51     68s] Writing Binary DB to db/writeback_controller_pad_power_defined.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:25:51     68s] % End Save netlist data ... (date=03/30 18:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.9M, current mem=1441.9M)
[03/30 18:25:51     68s] Saving symbol-table file in separate thread ...
[03/30 18:25:51     68s] Saving congestion map file in separate thread ...
[03/30 18:25:51     68s] Saving congestion map file db/writeback_controller_pad_power_defined.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:25:51     68s] % Begin Save AAE data ... (date=03/30 18:25:51, mem=1442.6M)
[03/30 18:25:51     68s] Saving AAE Data ...
[03/30 18:25:51     68s] % End Save AAE data ... (date=03/30 18:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1442.6M, current mem=1442.6M)
[03/30 18:25:52     68s] Saving preference file db/writeback_controller_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:25:52     68s] Saving mode setting ...
[03/30 18:25:52     68s] Saving global file ...
[03/30 18:25:52     68s] Saving Drc markers ...
[03/30 18:25:52     68s] ... No Drc file written since there is no markers found.
[03/30 18:25:52     68s] % Begin Save routing data ... (date=03/30 18:25:52, mem=1442.8M)
[03/30 18:25:52     68s] Saving route file ...
[03/30 18:25:53     68s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1669.6M) ***
[03/30 18:25:53     68s] % End Save routing data ... (date=03/30 18:25:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=1442.9M, current mem=1442.9M)
[03/30 18:25:53     68s] Saving special route data file in separate thread ...
[03/30 18:25:53     68s] Saving PG file in separate thread ...
[03/30 18:25:53     68s] Saving placement file in separate thread ...
[03/30 18:25:53     68s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:25:53     68s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:25:53     68s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:25:53     68s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1683.6M) ***
[03/30 18:25:53     68s] Saving PG file db/writeback_controller_pad_power_defined.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:25:53 2023)
[03/30 18:25:53     68s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1683.6M) ***
[03/30 18:25:53     68s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:25:53     68s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:25:54     68s] Saving property file db/writeback_controller_pad_power_defined.enc.dat.tmp/writeback_controller.prop
[03/30 18:25:54     68s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1683.6M) ***
[03/30 18:25:54     68s] Saving preRoute extracted patterns in file 'db/writeback_controller_pad_power_defined.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:25:54     68s] Saving preRoute extraction data in directory 'db/writeback_controller_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/30 18:25:54     68s] Checksum of RCGrid density data::96
[03/30 18:25:54     68s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:25:54     68s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:25:54     68s] % Begin Save power constraints data ... (date=03/30 18:25:54, mem=1443.7M)
[03/30 18:25:54     68s] % End Save power constraints data ... (date=03/30 18:25:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1443.7M, current mem=1443.7M)
[03/30 18:25:55     68s] Generated self-contained design writeback_controller_pad_power_defined.enc.dat.tmp
[03/30 18:25:55     68s] #% End save design ... (date=03/30 18:25:55, total cpu=0:00:00.8, real=0:00:05.0, peak res=1473.1M, current mem=1444.2M)
[03/30 18:25:55     68s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:25:55     68s] 
[03/30 18:25:55     68s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/30 18:25:55     68s] #% Begin sroute (date=03/30 18:25:55, mem=1444.2M)
[03/30 18:25:55     68s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/30 18:25:55     68s] *** Begin SPECIAL ROUTE on Thu Mar 30 18:25:55 2023 ***
[03/30 18:25:55     68s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller
[03/30 18:25:55     68s] SPECIAL ROUTE ran on machine: caen-vnc-mi05.engin.umich.edu (Linux 4.18.0-372.9.1.el8.x86_64 Xeon 2.39Ghz)
[03/30 18:25:55     68s] 
[03/30 18:25:55     68s] Begin option processing ...
[03/30 18:25:55     68s] srouteConnectPowerBump set to false
[03/30 18:25:55     68s] routeSelectNet set to "VSS VDD"
[03/30 18:25:55     68s] routeSpecial set to true
[03/30 18:25:55     68s] srouteBottomLayerLimit set to 1
[03/30 18:25:55     68s] srouteConnectBlockPin set to false
[03/30 18:25:55     68s] srouteConnectConverterPin set to false
[03/30 18:25:55     68s] srouteConnectPadPin set to false
[03/30 18:25:55     68s] srouteConnectStripe set to false
[03/30 18:25:55     68s] srouteCrossoverViaTopLayer set to 1
[03/30 18:25:55     68s] srouteFollowCorePinEnd set to 3
[03/30 18:25:55     68s] srouteFollowPadPin set to false
[03/30 18:25:55     68s] sroutePadPinAllPorts set to true
[03/30 18:25:55     68s] sroutePreserveExistingRoutes set to true
[03/30 18:25:55     68s] srouteRoutePowerBarPortOnBothDir set to true
[03/30 18:25:55     68s] srouteStraightConnections set to "straightWithChanges"
[03/30 18:25:55     68s] srouteTopLayerLimit set to 1
[03/30 18:25:55     68s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3145.00 megs.
[03/30 18:25:55     68s] 
[03/30 18:25:55     68s] Reading DB technology information...
[03/30 18:25:55     69s] Finished reading DB technology information.
[03/30 18:25:55     69s] Reading floorplan and netlist information...
[03/30 18:25:55     69s] Finished reading floorplan and netlist information.
[03/30 18:25:55     69s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/30 18:25:55     69s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/30 18:25:55     69s] Read in 535 macros, 15 used
[03/30 18:25:55     69s] Read in 14 components
[03/30 18:25:55     69s]   14 core components: 14 unplaced, 0 placed, 0 fixed
[03/30 18:25:55     69s] Read in 55 physical pins
[03/30 18:25:55     69s]   55 physical pins: 0 unplaced, 55 placed, 0 fixed
[03/30 18:25:55     69s] Read in 55 nets
[03/30 18:25:55     69s] Read in 2 special nets, 2 routed
[03/30 18:25:55     69s] Read in 83 terminals
[03/30 18:25:55     69s] 2 nets selected.
[03/30 18:25:55     69s] 
[03/30 18:25:55     69s] Begin power routing ...
[03/30 18:25:55     69s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/30 18:25:55     69s] CPU time for VDD FollowPin 0 seconds
[03/30 18:25:55     69s] CPU time for VSS FollowPin 0 seconds
[03/30 18:25:55     69s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 94.400) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/30 18:25:55     69s]   Number of Core ports routed: 0  open: 48
[03/30 18:25:55     69s]   Number of Followpin connections: 24
[03/30 18:25:55     69s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3147.00 megs.
[03/30 18:25:55     69s] 
[03/30 18:25:55     69s] 
[03/30 18:25:55     69s] 
[03/30 18:25:55     69s]  Begin updating DB with routing results ...
[03/30 18:25:55     69s]  Updating DB with 55 io pins ...
[03/30 18:25:55     69s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/30 18:25:55     69s] Pin and blockage extraction finished
[03/30 18:25:55     69s] 
[03/30 18:25:55     69s] sroute created 24 wires.
[03/30 18:25:55     69s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/30 18:25:55     69s] +--------+----------------+----------------+
[03/30 18:25:55     69s] |  Layer |     Created    |     Deleted    |
[03/30 18:25:55     69s] +--------+----------------+----------------+
[03/30 18:25:55     69s] |   M1   |       24       |       NA       |
[03/30 18:25:55     69s] +--------+----------------+----------------+
[03/30 18:25:55     69s] #% End sroute (date=03/30 18:25:55, total cpu=0:00:00.3, real=0:00:00.0, peak res=1453.7M, current mem=1453.7M)
[03/30 18:25:55     69s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/30 18:25:55     69s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/30 18:25:55     69s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 578
[03/30 18:25:55     69s] #% Begin addStripe (date=03/30 18:25:55, mem=1453.7M)
[03/30 18:25:55     69s] 
[03/30 18:25:55     69s] Initialize fgc environment(mem: 1672.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Starting stripe generation ...
[03/30 18:25:55     69s] Non-Default Mode Option Settings :
[03/30 18:25:55     69s]   NONE
[03/30 18:25:55     69s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/30 18:25:55     69s] Type 'man IMPPP-4055' for more detail.
[03/30 18:25:55     69s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:55     69s] Stripe generation is complete.
[03/30 18:25:55     69s] vias are now being generated.
[03/30 18:25:55     69s] addStripe created 56 wires.
[03/30 18:25:55     69s] ViaGen created 2240 vias, deleted 0 via to avoid violation.
[03/30 18:25:55     69s] +--------+----------------+----------------+
[03/30 18:25:55     69s] |  Layer |     Created    |     Deleted    |
[03/30 18:25:55     69s] +--------+----------------+----------------+
[03/30 18:25:55     69s] |   V1   |       672      |        0       |
[03/30 18:25:55     69s] |   V2   |       784      |        0       |
[03/30 18:25:55     69s] |   V3   |       784      |        0       |
[03/30 18:25:55     69s] |   M4   |       56       |       NA       |
[03/30 18:25:55     69s] +--------+----------------+----------------+
[03/30 18:25:56     69s] #% End addStripe (date=03/30 18:25:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=1455.1M, current mem=1455.1M)
[03/30 18:25:56     69s] <CMD> setAddStripeMode -stacked_via_bottom_layer M2 -max_via_size {blockPin 100% 100% 100%}
[03/30 18:25:56     69s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/30 18:25:56     69s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 78
[03/30 18:25:56     69s] #% Begin addStripe (date=03/30 18:25:56, mem=1455.1M)
[03/30 18:25:56     69s] 
[03/30 18:25:56     69s] Initialize fgc environment(mem: 1672.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:56     69s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:56     69s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:56     69s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
[03/30 18:25:56     69s] Starting stripe generation ...
[03/30 18:25:56     69s] Non-Default Mode Option Settings :
[03/30 18:25:56     69s]   NONE
[03/30 18:25:56     69s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/30 18:25:56     69s] Type 'man IMPPP-4055' for more detail.
[03/30 18:25:56     69s] Stripe generation is complete.
[03/30 18:25:56     69s] vias are now being generated.
[03/30 18:25:56     69s] addStripe created 12 wires.
[03/30 18:25:56     69s] ViaGen created 180 vias, deleted 84 vias to avoid violation.
[03/30 18:25:56     69s] +--------+----------------+----------------+
[03/30 18:25:56     69s] |  Layer |     Created    |     Deleted    |
[03/30 18:25:56     69s] +--------+----------------+----------------+
[03/30 18:25:56     69s] |   M3   |        6       |       NA       |
[03/30 18:25:56     69s] |   V3   |       180      |       84       |
[03/30 18:25:56     69s] |   M4   |        6       |       NA       |
[03/30 18:25:56     69s] +--------+----------------+----------------+
[03/30 18:25:56     69s] #% End addStripe (date=03/30 18:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.4M, current mem=1455.4M)
[03/30 18:25:56     69s] <CMD> saveDesign db/writeback_controller_power_grid.enc
[03/30 18:25:56     69s] #% Begin save design ... (date=03/30 18:25:56, mem=1455.4M)
[03/30 18:25:56     69s] % Begin Save ccopt configuration ... (date=03/30 18:25:56, mem=1455.4M)
[03/30 18:25:56     69s] % End Save ccopt configuration ... (date=03/30 18:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.6M, current mem=1455.6M)
[03/30 18:25:56     69s] % Begin Save netlist data ... (date=03/30 18:25:56, mem=1455.6M)
[03/30 18:25:56     69s] Writing Binary DB to db/writeback_controller_power_grid.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:25:56     69s] % End Save netlist data ... (date=03/30 18:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.6M, current mem=1455.6M)
[03/30 18:25:56     69s] Saving symbol-table file in separate thread ...
[03/30 18:25:56     69s] Saving congestion map file in separate thread ...
[03/30 18:25:56     69s] % Begin Save AAE data ... (date=03/30 18:25:56, mem=1455.7M)
[03/30 18:25:56     69s] Saving AAE Data ...
[03/30 18:25:56     69s] % End Save AAE data ... (date=03/30 18:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.7M, current mem=1455.7M)
[03/30 18:25:56     69s] Saving congestion map file db/writeback_controller_power_grid.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:25:57     69s] Saving preference file db/writeback_controller_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:25:57     69s] Saving mode setting ...
[03/30 18:25:57     69s] Saving global file ...
[03/30 18:25:57     69s] Saving Drc markers ...
[03/30 18:25:58     69s] ... 48 markers are saved ...
[03/30 18:25:58     69s] ... 0 geometry drc markers are saved ...
[03/30 18:25:58     69s] ... 0 antenna drc markers are saved ...
[03/30 18:25:58     69s] % Begin Save routing data ... (date=03/30 18:25:58, mem=1456.0M)
[03/30 18:25:58     69s] Saving route file ...
[03/30 18:25:58     69s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1673.5M) ***
[03/30 18:25:58     69s] % End Save routing data ... (date=03/30 18:25:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.0M, current mem=1456.0M)
[03/30 18:25:58     69s] Saving special route data file in separate thread ...
[03/30 18:25:58     69s] Saving PG file in separate thread ...
[03/30 18:25:58     69s] Saving placement file in separate thread ...
[03/30 18:25:58     69s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:25:58     69s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:25:58     69s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:25:58     69s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1704.5M) ***
[03/30 18:25:58     69s] Saving PG file db/writeback_controller_power_grid.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:25:58 2023)
[03/30 18:25:59     69s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1704.5M) ***
[03/30 18:25:59     69s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:25:59     69s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:25:59     69s] Saving property file db/writeback_controller_power_grid.enc.dat.tmp/writeback_controller.prop
[03/30 18:25:59     69s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1696.5M) ***
[03/30 18:25:59     69s] Saving preRoute extracted patterns in file 'db/writeback_controller_power_grid.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:26:00     70s] Saving preRoute extraction data in directory 'db/writeback_controller_power_grid.enc.dat.tmp/extraction/' ...
[03/30 18:26:00     70s] Checksum of RCGrid density data::96
[03/30 18:26:00     70s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:26:00     70s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:26:00     70s] % Begin Save power constraints data ... (date=03/30 18:26:00, mem=1456.2M)
[03/30 18:26:00     70s] % End Save power constraints data ... (date=03/30 18:26:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.2M, current mem=1456.2M)
[03/30 18:26:01     70s] Generated self-contained design writeback_controller_power_grid.enc.dat.tmp
[03/30 18:26:01     70s] #% End save design ... (date=03/30 18:26:01, total cpu=0:00:00.9, real=0:00:05.0, peak res=1486.8M, current mem=1456.5M)
[03/30 18:26:01     70s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:26:01     70s] 
[03/30 18:26:01     70s] <CMD> setDesignMode -process 130
[03/30 18:26:01     70s] ##  Process: 130           (User Set)               
[03/30 18:26:01     70s] ##     Node: (not set)                           
[03/30 18:26:01     70s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/30 18:26:01     70s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[03/30 18:26:01     70s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/30 18:26:01     70s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/30 18:26:01     70s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[03/30 18:26:01     70s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[03/30 18:26:01     70s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[03/30 18:26:01     70s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/30 18:26:01     70s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/30 18:26:01     70s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/30 18:26:01     70s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/30 18:26:01     70s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8 -uniformDensity true
[03/30 18:26:01     70s] <CMD> timeDesign -prePlace
[03/30 18:26:01     70s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:10.5/0:07:22.8 (0.2), mem = 1675.5M
[03/30 18:26:01     70s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/30 18:26:01     70s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/30 18:26:01     70s] Multithreaded Timing Analysis is initialized with 6 threads
[03/30 18:26:01     70s] 
[03/30 18:26:02     70s] Set Using Default Delay Limit as 101.
[03/30 18:26:02     70s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/30 18:26:02     70s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/30 18:26:02     70s] Set Default Net Delay as 0 ps.
[03/30 18:26:02     70s] Set Default Net Load as 0 pF. 
[03/30 18:26:02     70s] Set Default Input Pin Transition as 1 ps.
[03/30 18:26:02     70s] Effort level <high> specified for reg2reg path_group
[03/30 18:26:02     71s] All LLGs are deleted
[03/30 18:26:02     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:02     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:02     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1883.8M, EPOCH TIME: 1680215162.751664
[03/30 18:26:02     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1883.8M, EPOCH TIME: 1680215162.752091
[03/30 18:26:02     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1883.8M, EPOCH TIME: 1680215162.783836
[03/30 18:26:02     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:02     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:02     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1979.8M, EPOCH TIME: 1680215162.790085
[03/30 18:26:02     71s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:02     71s] Core basic site is IBM13SITE
[03/30 18:26:02     71s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1979.8M, EPOCH TIME: 1680215162.804076
[03/30 18:26:02     71s] After signature check, allow fast init is false, keep pre-filter is false.
[03/30 18:26:02     71s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/30 18:26:02     71s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.082, MEM:2011.8M, EPOCH TIME: 1680215162.885592
[03/30 18:26:02     71s] Use non-trimmed site array because memory saving is not enough.
[03/30 18:26:02     71s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:26:02     71s] SiteArray: use 180,224 bytes
[03/30 18:26:02     71s] SiteArray: current memory after site array memory allocation 2012.0M
[03/30 18:26:02     71s] SiteArray: FP blocked sites are writable
[03/30 18:26:02     71s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1980.0M, EPOCH TIME: 1680215162.891389
[03/30 18:26:02     71s] Process 2198 wires and vias for routing blockage analysis
[03/30 18:26:02     71s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.013, REAL:0.008, MEM:2012.0M, EPOCH TIME: 1680215162.899637
[03/30 18:26:02     71s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:26:02     71s] Atter site array init, number of instance map data is 0.
[03/30 18:26:02     71s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.045, REAL:0.112, MEM:2012.0M, EPOCH TIME: 1680215162.902317
[03/30 18:26:02     71s] 
[03/30 18:26:02     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:02     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.054, REAL:0.121, MEM:1916.0M, EPOCH TIME: 1680215162.904617
[03/30 18:26:02     71s] All LLGs are deleted
[03/30 18:26:02     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:02     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:02     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1916.0M, EPOCH TIME: 1680215162.914364
[03/30 18:26:02     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1916.0M, EPOCH TIME: 1680215162.914680
[03/30 18:26:02     71s] Starting delay calculation for Setup views
[03/30 18:26:03     71s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/30 18:26:04     71s] AAE DB initialization (MEM=1916.02 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/30 18:26:04     71s] #################################################################################
[03/30 18:26:04     71s] # Design Stage: PreRoute
[03/30 18:26:04     71s] # Design Name: writeback_controller
[03/30 18:26:04     71s] # Design Mode: 130nm
[03/30 18:26:04     71s] # Analysis Mode: MMMC Non-OCV 
[03/30 18:26:04     71s] # Parasitics Mode: No SPEF/RCDB 
[03/30 18:26:04     71s] # Signoff Settings: SI Off 
[03/30 18:26:04     71s] #################################################################################
[03/30 18:26:04     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1916.0M, InitMEM = 1916.0M)
[03/30 18:26:04     71s] Calculate delays in Single mode...
[03/30 18:26:04     71s] Start delay calculation (fullDC) (6 T). (MEM=1916.02)
[03/30 18:26:04     72s] siFlow : Timing analysis mode is single, using late cdB files
[03/30 18:26:04     72s] Start AAE Lib Loading. (MEM=1927.54)
[03/30 18:26:04     72s] End AAE Lib Loading. (MEM=1965.69 CPU=0:00:00.0 Real=0:00:00.0)
[03/30 18:26:04     72s] End AAE Lib Interpolated Model. (MEM=1965.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:26:04     72s] Total number of fetched objects 98
[03/30 18:26:04     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:26:04     72s] End delay calculation. (MEM=2366.71 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:26:05     72s] End delay calculation (fullDC). (MEM=2366.71 CPU=0:00:00.5 REAL=0:00:01.0)
[03/30 18:26:05     72s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2366.7M) ***
[03/30 18:26:05     72s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:03.0 totSessionCpu=0:01:13 mem=2318.7M)
[03/30 18:26:05     72s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.575  |  0.988  |  0.575  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/30 18:26:05     72s] All LLGs are deleted
[03/30 18:26:05     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2154.7M, EPOCH TIME: 1680215165.349750
[03/30 18:26:05     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2154.7M, EPOCH TIME: 1680215165.350086
[03/30 18:26:05     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2154.7M, EPOCH TIME: 1680215165.350491
[03/30 18:26:05     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2250.7M, EPOCH TIME: 1680215165.353998
[03/30 18:26:05     72s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:05     72s] Core basic site is IBM13SITE
[03/30 18:26:05     72s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2250.7M, EPOCH TIME: 1680215165.391524
[03/30 18:26:05     72s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:05     72s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:26:05     72s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.007, MEM:2274.7M, EPOCH TIME: 1680215165.398900
[03/30 18:26:05     72s] Fast DP-INIT is on for default
[03/30 18:26:05     72s] Atter site array init, number of instance map data is 0.
[03/30 18:26:05     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.028, REAL:0.050, MEM:2274.7M, EPOCH TIME: 1680215165.403593
[03/30 18:26:05     72s] 
[03/30 18:26:05     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:05     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.054, MEM:2178.7M, EPOCH TIME: 1680215165.404977
[03/30 18:26:05     72s] All LLGs are deleted
[03/30 18:26:05     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2178.7M, EPOCH TIME: 1680215165.420113
[03/30 18:26:05     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2178.7M, EPOCH TIME: 1680215165.420821
[03/30 18:26:05     72s] Density: 1.502%
------------------------------------------------------------------
All LLGs are deleted
[03/30 18:26:05     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2178.7M, EPOCH TIME: 1680215165.426800
[03/30 18:26:05     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2178.7M, EPOCH TIME: 1680215165.427255
[03/30 18:26:05     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2178.7M, EPOCH TIME: 1680215165.485430
[03/30 18:26:05     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2242.7M, EPOCH TIME: 1680215165.489235
[03/30 18:26:05     72s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:05     72s] Core basic site is IBM13SITE
[03/30 18:26:05     72s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2242.7M, EPOCH TIME: 1680215165.502549
[03/30 18:26:05     72s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:05     72s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:26:05     72s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.013, REAL:0.015, MEM:2274.7M, EPOCH TIME: 1680215165.517122
[03/30 18:26:05     72s] Fast DP-INIT is on for default
[03/30 18:26:05     72s] Atter site array init, number of instance map data is 0.
[03/30 18:26:05     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.032, REAL:0.107, MEM:2274.7M, EPOCH TIME: 1680215165.596325
[03/30 18:26:05     72s] 
[03/30 18:26:05     72s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:05     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.198, MEM:2178.7M, EPOCH TIME: 1680215165.683079
[03/30 18:26:05     72s] All LLGs are deleted
[03/30 18:26:05     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:05     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2178.7M, EPOCH TIME: 1680215165.691849
[03/30 18:26:05     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2178.7M, EPOCH TIME: 1680215165.692211
[03/30 18:26:05     72s] Set Using Default Delay Limit as 1000.
[03/30 18:26:05     72s] Resetting back High Fanout Nets as non-ideal
[03/30 18:26:05     72s] Set Default Net Delay as 1000 ps.
[03/30 18:26:05     72s] Set Default Input Pin Transition as 0.1 ps.
[03/30 18:26:05     72s] Set Default Net Load as 0.5 pF. 
[03/30 18:26:05     72s] Reported timing to dir ./timingReports
[03/30 18:26:05     72s] Total CPU time: 2.48 sec
[03/30 18:26:05     72s] Total Real time: 4.0 sec
[03/30 18:26:05     72s] Total Memory Usage: 2119.199219 Mbytes
[03/30 18:26:05     72s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.5/0:00:04.6 (0.5), totSession cpu/real = 0:01:12.9/0:07:27.4 (0.2), mem = 2119.2M
[03/30 18:26:05     72s] 
[03/30 18:26:05     72s] =============================================================================================
[03/30 18:26:05     72s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[03/30 18:26:05     72s] =============================================================================================
[03/30 18:26:05     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:05     72s] ---------------------------------------------------------------------------------------------
[03/30 18:26:05     72s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:05     72s] [ OptSummaryReport       ]      1   0:00:00.6  (  13.1 % )     0:00:03.0 /  0:00:01.8    0.6
[03/30 18:26:05     72s] [ TimingUpdate           ]      1   0:00:01.5  (  32.6 % )     0:00:02.3 /  0:00:01.4    0.6
[03/30 18:26:05     72s] [ FullDelayCalc          ]      1   0:00:00.8  (  17.0 % )     0:00:00.8 /  0:00:00.5    0.7
[03/30 18:26:05     72s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/30 18:26:05     72s] [ GenerateReports        ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.6
[03/30 18:26:05     72s] [ MISC                   ]          0:00:01.6  (  34.3 % )     0:00:01.6 /  0:00:00.7    0.4
[03/30 18:26:05     72s] ---------------------------------------------------------------------------------------------
[03/30 18:26:05     72s]  timeDesign #1 TOTAL                0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:02.5    0.5
[03/30 18:26:05     72s] ---------------------------------------------------------------------------------------------
[03/30 18:26:05     72s] 
[03/30 18:26:06     72s] <CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_placed
[03/30 18:26:06     72s] **INFO: User settings:
[03/30 18:26:06     72s] setDesignMode -process                      130
[03/30 18:26:06     72s] setExtractRCMode -coupling_c_th             0.4
[03/30 18:26:06     72s] setExtractRCMode -relative_c_th             1
[03/30 18:26:06     72s] setExtractRCMode -total_c_th                0
[03/30 18:26:06     72s] setDelayCalMode -enable_high_fanout         true
[03/30 18:26:06     72s] setDelayCalMode -engine                     aae
[03/30 18:26:06     72s] setDelayCalMode -ignoreNetLoad              false
[03/30 18:26:06     72s] setDelayCalMode -socv_accuracy_mode         low
[03/30 18:26:06     72s] setOptMode -addInst                         true
[03/30 18:26:06     72s] setOptMode -addInstancePrefix               PLACED
[03/30 18:26:06     72s] setOptMode -allEndPoints                    true
[03/30 18:26:06     72s] setOptMode -drcMargin                       0.1
[03/30 18:26:06     72s] setOptMode -effort                          high
[03/30 18:26:06     72s] setOptMode -fixDrc                          true
[03/30 18:26:06     72s] setOptMode -fixFanoutLoad                   true
[03/30 18:26:06     72s] setOptMode -holdTargetSlack                 0.05
[03/30 18:26:06     72s] setOptMode -maxLength                       1000
[03/30 18:26:06     72s] setOptMode -restruct                        false
[03/30 18:26:06     72s] setOptMode -setupTargetSlack                0.05
[03/30 18:26:06     72s] setOptMode -usefulSkew                      false
[03/30 18:26:06     72s] setPlaceMode -place_global_max_density      0.8
[03/30 18:26:06     72s] setPlaceMode -place_global_uniform_density  true
[03/30 18:26:06     72s] setPlaceMode -timingDriven                  true
[03/30 18:26:06     72s] setAnalysisMode -analysisType               single
[03/30 18:26:06     72s] setAnalysisMode -checkType                  setup
[03/30 18:26:06     72s] setAnalysisMode -clkSrcPath                 false
[03/30 18:26:06     72s] setAnalysisMode -clockPropagation           forcedIdeal
[03/30 18:26:06     72s] 
[03/30 18:26:06     72s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:13.0/0:07:27.5 (0.2), mem = 2119.2M
[03/30 18:26:06     72s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/30 18:26:06     72s] *** Starting GigaPlace ***
[03/30 18:26:06     72s] #optDebug: fT-E <X 2 3 1 0>
[03/30 18:26:06     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2119.2M, EPOCH TIME: 1680215166.185568
[03/30 18:26:06     72s] Processing tracks to init pin-track alignment.
[03/30 18:26:06     72s] z: 2, totalTracks: 1
[03/30 18:26:06     72s] z: 4, totalTracks: 1
[03/30 18:26:06     72s] z: 6, totalTracks: 1
[03/30 18:26:06     72s] z: 8, totalTracks: 1
[03/30 18:26:06     72s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:06     72s] All LLGs are deleted
[03/30 18:26:06     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:06     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:06     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2119.2M, EPOCH TIME: 1680215166.190069
[03/30 18:26:06     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2119.0M, EPOCH TIME: 1680215166.190484
[03/30 18:26:06     72s] # Building writeback_controller llgBox search-tree.
[03/30 18:26:06     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2119.0M, EPOCH TIME: 1680215166.190677
[03/30 18:26:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:06     73s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2183.0M, EPOCH TIME: 1680215166.194155
[03/30 18:26:06     73s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:06     73s] Core basic site is IBM13SITE
[03/30 18:26:06     73s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2183.0M, EPOCH TIME: 1680215166.205841
[03/30 18:26:06     73s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:06     73s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/30 18:26:06     73s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.007, MEM:2215.0M, EPOCH TIME: 1680215166.212435
[03/30 18:26:06     73s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:26:06     73s] SiteArray: use 180,224 bytes
[03/30 18:26:06     73s] SiteArray: current memory after site array memory allocation 2215.2M
[03/30 18:26:06     73s] SiteArray: FP blocked sites are writable
[03/30 18:26:06     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:26:06     73s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2183.2M, EPOCH TIME: 1680215166.282760
[03/30 18:26:06     73s] Process 2198 wires and vias for routing blockage analysis
[03/30 18:26:06     73s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.012, REAL:0.009, MEM:2215.2M, EPOCH TIME: 1680215166.291328
[03/30 18:26:06     73s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:26:06     73s] Atter site array init, number of instance map data is 0.
[03/30 18:26:06     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.039, REAL:0.099, MEM:2215.2M, EPOCH TIME: 1680215166.293353
[03/30 18:26:06     73s] 
[03/30 18:26:06     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:06     73s] OPERPROF:     Starting CMU at level 3, MEM:2215.2M, EPOCH TIME: 1680215166.294651
[03/30 18:26:06     73s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2215.2M, EPOCH TIME: 1680215166.295041
[03/30 18:26:06     73s] 
[03/30 18:26:06     73s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:06     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.106, MEM:2119.2M, EPOCH TIME: 1680215166.296216
[03/30 18:26:06     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2119.2M, EPOCH TIME: 1680215166.296344
[03/30 18:26:06     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2119.2M, EPOCH TIME: 1680215166.299692
[03/30 18:26:06     73s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2119.2MB).
[03/30 18:26:06     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.119, MEM:2119.2M, EPOCH TIME: 1680215166.304491
[03/30 18:26:06     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2119.2M, EPOCH TIME: 1680215166.304585
[03/30 18:26:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:06     73s] All LLGs are deleted
[03/30 18:26:06     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:06     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:06     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2119.2M, EPOCH TIME: 1680215166.308403
[03/30 18:26:06     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2119.2M, EPOCH TIME: 1680215166.308929
[03/30 18:26:06     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:2119.2M, EPOCH TIME: 1680215166.311408
[03/30 18:26:06     73s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:13.0/0:07:27.7 (0.2), mem = 2119.2M
[03/30 18:26:06     73s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/30 18:26:06     73s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 14, percentage of missing scan cell = 0.00% (0 / 14)
[03/30 18:26:06     73s] no activity file in design. spp won't run.
[03/30 18:26:06     73s] #Start colorize_geometry on Thu Mar 30 18:26:06 2023
[03/30 18:26:06     73s] #
[03/30 18:26:06     73s] ### Time Record (colorize_geometry) is installed.
[03/30 18:26:06     73s] ### Time Record (Pre Callback) is installed.
[03/30 18:26:06     73s] ### Time Record (Pre Callback) is uninstalled.
[03/30 18:26:06     73s] ### Time Record (DB Import) is installed.
[03/30 18:26:06     73s] ### info: trigger incremental cell import ( 535 new cells ).
[03/30 18:26:06     73s] ### info: trigger incremental reloading library data ( #cell = 535 ).
[03/30 18:26:06     73s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=759244613 placement=984943660 pin_access=1 inst_pattern=1
[03/30 18:26:06     73s] ### Time Record (DB Import) is uninstalled.
[03/30 18:26:06     73s] ### Time Record (DB Export) is installed.
[03/30 18:26:06     73s] Extracting standard cell pins and blockage ...... 
[03/30 18:26:06     73s] Pin and blockage extraction finished
[03/30 18:26:06     73s] ### export design design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=759244613 placement=984943660 pin_access=1 inst_pattern=1
[03/30 18:26:06     73s] ### Time Record (DB Export) is uninstalled.
[03/30 18:26:06     73s] ### Time Record (Post Callback) is installed.
[03/30 18:26:06     73s] ### Time Record (Post Callback) is uninstalled.
[03/30 18:26:06     73s] #
[03/30 18:26:06     73s] #colorize_geometry statistics:
[03/30 18:26:06     73s] #Cpu time = 00:00:00
[03/30 18:26:06     73s] #Elapsed time = 00:00:00
[03/30 18:26:06     73s] #Increased memory = 18.77 (MB)
[03/30 18:26:06     73s] #Total memory = 1641.95 (MB)
[03/30 18:26:06     73s] #Peak memory = 1720.71 (MB)
[03/30 18:26:06     73s] #Number of warnings = 0
[03/30 18:26:06     73s] #Total number of warnings = 2
[03/30 18:26:06     73s] #Number of fails = 0
[03/30 18:26:06     73s] #Total number of fails = 0
[03/30 18:26:06     73s] #Complete colorize_geometry on Thu Mar 30 18:26:06 2023
[03/30 18:26:06     73s] #
[03/30 18:26:06     73s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/30 18:26:06     73s] ### Time Record (colorize_geometry) is uninstalled.
[03/30 18:26:06     73s] ### 
[03/30 18:26:06     73s] ###   Scalability Statistics
[03/30 18:26:06     73s] ### 
[03/30 18:26:06     73s] ### ------------------------+----------------+----------------+----------------+
[03/30 18:26:06     73s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/30 18:26:06     73s] ### ------------------------+----------------+----------------+----------------+
[03/30 18:26:06     73s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:06     73s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:06     73s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:06     73s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:06     73s] ###   Entire Command        |        00:00:00|        00:00:00|             0.8|
[03/30 18:26:06     73s] ### ------------------------+----------------+----------------+----------------+
[03/30 18:26:06     73s] ### 
[03/30 18:26:07     73s] {MMLU 0 0 102}
[03/30 18:26:07     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2087.2M
[03/30 18:26:07     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2087.2M
[03/30 18:26:07     73s] *** Start deleteBufferTree ***
[03/30 18:26:07     73s] Info: Detect buffers to remove automatically.
[03/30 18:26:07     73s] Analyzing netlist ...
[03/30 18:26:07     73s] Updating netlist
[03/30 18:26:07     73s] 
[03/30 18:26:07     73s] *summary: 0 instances (buffers/inverters) removed
[03/30 18:26:07     73s] *** Finish deleteBufferTree (0:00:00.1) ***
[03/30 18:26:07     73s] 
[03/30 18:26:07     73s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:26:07     73s] 
[03/30 18:26:07     73s] TimeStamp Deleting Cell Server End ...
[03/30 18:26:07     73s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/30 18:26:07     73s] Info: 6 threads available for lower-level modules during optimization.
[03/30 18:26:07     73s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2100.3M, EPOCH TIME: 1680215167.227775
[03/30 18:26:07     73s] Deleted 0 physical inst  (cell - / prefix -).
[03/30 18:26:07     73s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2100.3M, EPOCH TIME: 1680215167.228001
[03/30 18:26:07     73s] INFO: #ExclusiveGroups=0
[03/30 18:26:07     73s] INFO: There are no Exclusive Groups.
[03/30 18:26:07     73s] No user-set net weight.
[03/30 18:26:07     73s] Net fanout histogram:
[03/30 18:26:07     73s] 2		: 77 (89.5%) nets
[03/30 18:26:07     73s] 3		: 3 (3.5%) nets
[03/30 18:26:07     73s] 4     -	14	: 4 (4.7%) nets
[03/30 18:26:07     73s] 15    -	39	: 2 (2.3%) nets
[03/30 18:26:07     73s] 40    -	79	: 0 (0.0%) nets
[03/30 18:26:07     73s] 80    -	159	: 0 (0.0%) nets
[03/30 18:26:07     73s] 160   -	319	: 0 (0.0%) nets
[03/30 18:26:07     73s] 320   -	639	: 0 (0.0%) nets
[03/30 18:26:07     73s] 640   -	1279	: 0 (0.0%) nets
[03/30 18:26:07     73s] 1280  -	2559	: 0 (0.0%) nets
[03/30 18:26:07     73s] 2560  -	5119	: 0 (0.0%) nets
[03/30 18:26:07     73s] 5120+		: 0 (0.0%) nets
[03/30 18:26:07     73s] **WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
[03/30 18:26:07     73s] no activity file in design. spp won't run.
[03/30 18:26:07     73s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/30 18:26:07     73s] Scan chains were not defined.
[03/30 18:26:07     73s] Processing tracks to init pin-track alignment.
[03/30 18:26:07     73s] z: 2, totalTracks: 1
[03/30 18:26:07     73s] z: 4, totalTracks: 1
[03/30 18:26:07     73s] z: 6, totalTracks: 1
[03/30 18:26:07     73s] z: 8, totalTracks: 1
[03/30 18:26:07     73s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:07     73s] All LLGs are deleted
[03/30 18:26:07     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:07     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:07     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2100.3M, EPOCH TIME: 1680215167.287174
[03/30 18:26:07     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2100.3M, EPOCH TIME: 1680215167.287543
[03/30 18:26:07     73s] #std cell=54 (0 fixed + 54 movable) #buf cell=0 #inv cell=5 #block=0 (0 floating + 0 preplaced)
[03/30 18:26:07     73s] #ioInst=0 #net=86 #term=231 #term/net=2.69, #fixedIo=55, #floatIo=0, #fixedPin=0, #floatPin=39
[03/30 18:26:07     73s] stdCell: 54 single + 0 double + 0 multi
[03/30 18:26:07     73s] Total standard cell length = 0.2024 (mm), area = 0.0007 (mm^2)
[03/30 18:26:07     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2100.3M, EPOCH TIME: 1680215167.288011
[03/30 18:26:07     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:07     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:07     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2196.3M, EPOCH TIME: 1680215167.291491
[03/30 18:26:07     73s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:07     73s] Core basic site is IBM13SITE
[03/30 18:26:07     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2196.3M, EPOCH TIME: 1680215167.304791
[03/30 18:26:07     73s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:07     73s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/30 18:26:07     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.007, MEM:2196.3M, EPOCH TIME: 1680215167.311383
[03/30 18:26:07     73s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:26:07     73s] SiteArray: use 180,224 bytes
[03/30 18:26:07     73s] SiteArray: current memory after site array memory allocation 2196.3M
[03/30 18:26:07     73s] SiteArray: FP blocked sites are writable
[03/30 18:26:07     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:26:07     73s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2164.3M, EPOCH TIME: 1680215167.316538
[03/30 18:26:07     73s] Process 2198 wires and vias for routing blockage analysis
[03/30 18:26:07     73s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.014, REAL:0.008, MEM:2196.3M, EPOCH TIME: 1680215167.324485
[03/30 18:26:07     73s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:26:07     73s] Atter site array init, number of instance map data is 0.
[03/30 18:26:07     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.043, REAL:0.034, MEM:2196.3M, EPOCH TIME: 1680215167.325903
[03/30 18:26:07     73s] 
[03/30 18:26:07     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:07     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.048, REAL:0.039, MEM:2100.3M, EPOCH TIME: 1680215167.327132
[03/30 18:26:07     73s] 
[03/30 18:26:07     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:07     73s] Average module density = 0.015.
[03/30 18:26:07     73s] Density for the design = 0.015.
[03/30 18:26:07     73s]        = stdcell_area 506 sites (729 um^2) / alloc_area 33695 sites (48521 um^2).
[03/30 18:26:07     73s] Pin Density = 0.006856.
[03/30 18:26:07     73s]             = total # of pins 231 / total area 33695.
[03/30 18:26:07     73s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2100.3M, EPOCH TIME: 1680215167.384555
[03/30 18:26:07     73s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2100.3M, EPOCH TIME: 1680215167.384958
[03/30 18:26:07     73s] OPERPROF: Starting pre-place ADS at level 1, MEM:2100.3M, EPOCH TIME: 1680215167.388250
[03/30 18:26:07     73s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2100.3M, EPOCH TIME: 1680215167.398764
[03/30 18:26:07     73s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2100.3M, EPOCH TIME: 1680215167.399010
[03/30 18:26:07     73s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2100.3M, EPOCH TIME: 1680215167.399117
[03/30 18:26:07     73s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2100.3M, EPOCH TIME: 1680215167.399193
[03/30 18:26:07     73s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2100.3M, EPOCH TIME: 1680215167.399253
[03/30 18:26:07     73s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:2100.3M, EPOCH TIME: 1680215167.400227
[03/30 18:26:07     73s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2100.3M, EPOCH TIME: 1680215167.400441
[03/30 18:26:07     73s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2100.3M, EPOCH TIME: 1680215167.400679
[03/30 18:26:07     73s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.002, REAL:0.002, MEM:2100.3M, EPOCH TIME: 1680215167.400762
[03/30 18:26:07     73s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.002, REAL:0.002, MEM:2100.3M, EPOCH TIME: 1680215167.400892
[03/30 18:26:07     73s] ADSU 0.015 -> 0.015. site 33695.000 -> 33695.000. GS 28.800
[03/30 18:26:07     73s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.011, REAL:0.016, MEM:2100.3M, EPOCH TIME: 1680215167.404443
[03/30 18:26:07     73s] OPERPROF: Starting spMPad at level 1, MEM:2090.3M, EPOCH TIME: 1680215167.405482
[03/30 18:26:07     73s] OPERPROF:   Starting spContextMPad at level 2, MEM:2090.3M, EPOCH TIME: 1680215167.405629
[03/30 18:26:07     73s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2090.3M, EPOCH TIME: 1680215167.405693
[03/30 18:26:07     73s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2090.3M, EPOCH TIME: 1680215167.405761
[03/30 18:26:07     73s] MP  (54): mp=1.230. U=0.015.
[03/30 18:26:07     73s] InitP A=3542.000, MA=116.263.
[03/30 18:26:07     73s] Initial padding reaches pin density 0.060 for top
[03/30 18:26:07     73s] InitPadU 0.015 -> 0.100 for top
[03/30 18:26:07     73s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[03/30 18:26:07     73s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2090.3M, EPOCH TIME: 1680215167.493345
[03/30 18:26:07     73s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:2090.3M, EPOCH TIME: 1680215167.493939
[03/30 18:26:07     73s] === lastAutoLevel = 8 
[03/30 18:26:07     73s] OPERPROF: Starting spInitNetWt at level 1, MEM:2090.3M, EPOCH TIME: 1680215167.494440
[03/30 18:26:07     73s] no activity file in design. spp won't run.
[03/30 18:26:07     73s] [spp] 0
[03/30 18:26:07     73s] [adp] 0:1:1:3
[03/30 18:26:07     73s] Applying net weight on 1(1 total detected) pipeline side nets, total chain number 1, total pipeline net 2
[03/30 18:26:07     73s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.005, REAL:0.002, MEM:2090.3M, EPOCH TIME: 1680215167.496856
[03/30 18:26:07     73s] Clock gating cells determined by native netlist tracing.
[03/30 18:26:07     73s] no activity file in design. spp won't run.
[03/30 18:26:07     73s] no activity file in design. spp won't run.
[03/30 18:26:07     73s] OPERPROF: Starting npMain at level 1, MEM:2090.3M, EPOCH TIME: 1680215167.497430
[03/30 18:26:08     73s] OPERPROF:   Starting npPlace at level 2, MEM:2218.3M, EPOCH TIME: 1680215168.517004
[03/30 18:26:08     73s] Iteration  1: Total net bbox = 6.761e+03 (4.92e+03 1.85e+03)
[03/30 18:26:08     73s]               Est.  stn bbox = 7.045e+03 (5.17e+03 1.87e+03)
[03/30 18:26:08     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2157.3M
[03/30 18:26:08     73s] Iteration  2: Total net bbox = 6.761e+03 (4.92e+03 1.85e+03)
[03/30 18:26:08     73s]               Est.  stn bbox = 7.045e+03 (5.17e+03 1.87e+03)
[03/30 18:26:08     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2157.3M
[03/30 18:26:08     73s] OPERPROF:     Starting InitSKP at level 3, MEM:2157.3M, EPOCH TIME: 1680215168.598717
[03/30 18:26:08     73s] 
[03/30 18:26:08     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:26:08     73s] TLC MultiMap info (StdDelay):
[03/30 18:26:08     73s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:08     73s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:08     73s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:08     73s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:08     73s]  Setting StdDelay to: 22.7ps
[03/30 18:26:08     73s] 
[03/30 18:26:08     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:26:08     73s] 
[03/30 18:26:08     73s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:26:08     73s] 
[03/30 18:26:08     73s] TimeStamp Deleting Cell Server End ...
[03/30 18:26:08     73s] 
[03/30 18:26:08     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:26:08     73s] TLC MultiMap info (StdDelay):
[03/30 18:26:08     73s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:08     73s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:08     73s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:08     73s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:08     73s]  Setting StdDelay to: 22.7ps
[03/30 18:26:08     73s] 
[03/30 18:26:08     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:26:10     75s] 
[03/30 18:26:10     75s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:26:10     75s] 
[03/30 18:26:10     75s] TimeStamp Deleting Cell Server End ...
[03/30 18:26:10     75s] 
[03/30 18:26:10     75s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:26:10     75s] TLC MultiMap info (StdDelay):
[03/30 18:26:10     75s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:10     75s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:10     75s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:10     75s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:10     75s]  Setting StdDelay to: 22.7ps
[03/30 18:26:10     75s] 
[03/30 18:26:10     75s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:26:10     76s] Edge Data Id : 872 / 4294967295
[03/30 18:26:10     76s] Data Id : 782 / 4294967295
[03/30 18:26:11     76s] *** Finished SKP initialization (cpu=0:00:02.4, real=0:00:03.0)***
[03/30 18:26:11     76s] OPERPROF:     Finished InitSKP at level 3, CPU:2.403, REAL:2.552, MEM:2506.6M, EPOCH TIME: 1680215171.151202
[03/30 18:26:11     76s] exp_mt_sequential is set from setPlaceMode option to 1
[03/30 18:26:11     76s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=6)
[03/30 18:26:11     76s] place_exp_mt_interval set to default 32
[03/30 18:26:11     76s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/30 18:26:11     76s] Iteration  3: Total net bbox = 5.100e+03 (3.51e+03 1.59e+03)
[03/30 18:26:11     76s]               Est.  stn bbox = 5.551e+03 (3.92e+03 1.63e+03)
[03/30 18:26:11     76s]               cpu = 0:00:02.6 real = 0:00:03.0 mem = 2729.0M
[03/30 18:26:11     76s] Iteration  4: Total net bbox = 4.946e+03 (3.44e+03 1.50e+03)
[03/30 18:26:11     76s]               Est.  stn bbox = 5.387e+03 (3.84e+03 1.55e+03)
[03/30 18:26:11     76s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2761.0M
[03/30 18:26:11     76s] Iteration  5: Total net bbox = 4.946e+03 (3.44e+03 1.50e+03)
[03/30 18:26:11     76s]               Est.  stn bbox = 5.387e+03 (3.84e+03 1.55e+03)
[03/30 18:26:11     76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2761.0M
[03/30 18:26:11     76s] OPERPROF:   Finished npPlace at level 2, CPU:2.652, REAL:2.983, MEM:2665.0M, EPOCH TIME: 1680215171.499981
[03/30 18:26:11     76s] OPERPROF: Finished npMain at level 1, CPU:2.675, REAL:4.005, MEM:2665.0M, EPOCH TIME: 1680215171.502259
[03/30 18:26:11     76s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2665.0M, EPOCH TIME: 1680215171.503516
[03/30 18:26:11     76s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/30 18:26:11     76s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2665.0M, EPOCH TIME: 1680215171.503802
[03/30 18:26:11     76s] OPERPROF: Starting npMain at level 1, MEM:2665.0M, EPOCH TIME: 1680215171.503927
[03/30 18:26:11     76s] OPERPROF:   Starting npPlace at level 2, MEM:2729.0M, EPOCH TIME: 1680215171.522173
[03/30 18:26:11     76s] Iteration  6: Total net bbox = 4.785e+03 (3.37e+03 1.41e+03)
[03/30 18:26:11     76s]               Est.  stn bbox = 5.232e+03 (3.78e+03 1.45e+03)
[03/30 18:26:11     76s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2825.0M
[03/30 18:26:11     76s] OPERPROF:   Finished npPlace at level 2, CPU:0.208, REAL:0.272, MEM:2761.0M, EPOCH TIME: 1680215171.794075
[03/30 18:26:11     76s] OPERPROF: Finished npMain at level 1, CPU:0.221, REAL:0.291, MEM:2665.0M, EPOCH TIME: 1680215171.795244
[03/30 18:26:11     76s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2665.0M, EPOCH TIME: 1680215171.795474
[03/30 18:26:11     76s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/30 18:26:11     76s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2665.0M, EPOCH TIME: 1680215171.795616
[03/30 18:26:11     76s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2665.0M, EPOCH TIME: 1680215171.795700
[03/30 18:26:11     76s] Starting Early Global Route rough congestion estimation: mem = 2665.0M
[03/30 18:26:11     76s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:11     76s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:11     76s] (I)      ================== Layers ==================
[03/30 18:26:11     76s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:11     76s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/30 18:26:11     76s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:11     76s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/30 18:26:11     76s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/30 18:26:11     76s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/30 18:26:11     76s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/30 18:26:11     76s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/30 18:26:11     76s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/30 18:26:11     76s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/30 18:26:11     76s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/30 18:26:11     76s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/30 18:26:11     76s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/30 18:26:11     76s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/30 18:26:11     76s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/30 18:26:11     76s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/30 18:26:11     76s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/30 18:26:11     76s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/30 18:26:11     76s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/30 18:26:11     76s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:11     76s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/30 18:26:11     76s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:11     76s] (I)      Started Import and model ( Curr Mem: 2665.01 MB )
[03/30 18:26:11     76s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:11     76s] (I)      == Non-default Options ==
[03/30 18:26:11     76s] (I)      Print mode                                         : 2
[03/30 18:26:11     76s] (I)      Stop if highly congested                           : false
[03/30 18:26:11     76s] (I)      Maximum routing layer                              : 4
[03/30 18:26:11     76s] (I)      Assign partition pins                              : false
[03/30 18:26:11     76s] (I)      Support large GCell                                : true
[03/30 18:26:11     76s] (I)      Number of threads                                  : 6
[03/30 18:26:11     76s] (I)      Number of rows per GCell                           : 4
[03/30 18:26:11     76s] (I)      Max num rows per GCell                             : 32
[03/30 18:26:11     76s] (I)      Method to set GCell size                           : row
[03/30 18:26:11     76s] (I)      Counted 2444 PG shapes. We will not process PG shapes layer by layer.
[03/30 18:26:11     76s] (I)      Use row-based GCell size
[03/30 18:26:11     76s] (I)      Use row-based GCell align
[03/30 18:26:11     76s] (I)      layer 0 area = 89000
[03/30 18:26:11     76s] (I)      layer 1 area = 120000
[03/30 18:26:11     76s] (I)      layer 2 area = 120000
[03/30 18:26:11     76s] (I)      layer 3 area = 120000
[03/30 18:26:11     76s] (I)      GCell unit size   : 3600
[03/30 18:26:11     76s] (I)      GCell multiplier  : 4
[03/30 18:26:11     76s] (I)      GCell row height  : 3600
[03/30 18:26:11     76s] (I)      Actual row height : 3600
[03/30 18:26:11     76s] (I)      GCell align ref   : 7000 7000
[03/30 18:26:11     76s] [NR-eGR] Track table information for default rule: 
[03/30 18:26:11     76s] [NR-eGR] M1 has single uniform track structure
[03/30 18:26:11     76s] [NR-eGR] M2 has single uniform track structure
[03/30 18:26:11     76s] [NR-eGR] M3 has single uniform track structure
[03/30 18:26:11     76s] [NR-eGR] M4 has single uniform track structure
[03/30 18:26:11     76s] [NR-eGR] M5 has single uniform track structure
[03/30 18:26:11     76s] [NR-eGR] M6 has single uniform track structure
[03/30 18:26:11     76s] [NR-eGR] MQ has single uniform track structure
[03/30 18:26:11     76s] [NR-eGR] LM has single uniform track structure
[03/30 18:26:11     76s] (I)      ============== Default via ===============
[03/30 18:26:11     76s] (I)      +---+------------------+-----------------+
[03/30 18:26:11     76s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/30 18:26:11     76s] (I)      +---+------------------+-----------------+
[03/30 18:26:11     76s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/30 18:26:11     76s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/30 18:26:11     76s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/30 18:26:11     76s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/30 18:26:11     76s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/30 18:26:11     76s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/30 18:26:11     76s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/30 18:26:11     76s] (I)      +---+------------------+-----------------+
[03/30 18:26:11     76s] [NR-eGR] Read 4092 PG shapes
[03/30 18:26:11     76s] [NR-eGR] Read 0 clock shapes
[03/30 18:26:11     76s] [NR-eGR] Read 0 other shapes
[03/30 18:26:11     76s] [NR-eGR] #Routing Blockages  : 0
[03/30 18:26:11     76s] [NR-eGR] #Instance Blockages : 0
[03/30 18:26:11     76s] [NR-eGR] #PG Blockages       : 4092
[03/30 18:26:11     76s] [NR-eGR] #Halo Blockages     : 0
[03/30 18:26:11     76s] [NR-eGR] #Boundary Blockages : 0
[03/30 18:26:11     76s] [NR-eGR] #Clock Blockages    : 0
[03/30 18:26:11     76s] [NR-eGR] #Other Blockages    : 0
[03/30 18:26:11     76s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/30 18:26:11     76s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/30 18:26:11     76s] [NR-eGR] Read 86 nets ( ignored 0 )
[03/30 18:26:11     76s] (I)      early_global_route_priority property id does not exist.
[03/30 18:26:11     76s] (I)      Read Num Blocks=4092  Num Prerouted Wires=0  Num CS=0
[03/30 18:26:11     76s] (I)      Layer 1 (V) : #blockages 1468 : #preroutes 0
[03/30 18:26:11     76s] (I)      Layer 2 (H) : #blockages 1682 : #preroutes 0
[03/30 18:26:11     76s] (I)      Layer 3 (V) : #blockages 942 : #preroutes 0
[03/30 18:26:11     76s] (I)      Number of ignored nets                =      0
[03/30 18:26:11     76s] (I)      Number of connected nets              =      0
[03/30 18:26:11     76s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/30 18:26:11     76s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/30 18:26:11     76s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/30 18:26:11     76s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/30 18:26:11     76s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/30 18:26:11     76s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/30 18:26:11     76s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/30 18:26:11     76s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/30 18:26:11     76s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/30 18:26:11     76s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/30 18:26:11     76s] (I)      Ndr track 0 does not exist
[03/30 18:26:11     76s] (I)      ---------------------Grid Graph Info--------------------
[03/30 18:26:11     76s] (I)      Routing area        : (0, 0) - (600000, 100000)
[03/30 18:26:11     76s] (I)      Core area           : (7000, 7000) - (593000, 93000)
[03/30 18:26:11     76s] (I)      Site width          :   400  (dbu)
[03/30 18:26:11     76s] (I)      Row height          :  3600  (dbu)
[03/30 18:26:11     76s] (I)      GCell row height    :  3600  (dbu)
[03/30 18:26:11     76s] (I)      GCell width         : 14400  (dbu)
[03/30 18:26:11     76s] (I)      GCell height        : 14400  (dbu)
[03/30 18:26:11     76s] (I)      Grid                :    42     7     4
[03/30 18:26:11     76s] (I)      Layer numbers       :     1     2     3     4
[03/30 18:26:11     76s] (I)      Vertical capacity   :     0 14400     0 14400
[03/30 18:26:11     76s] (I)      Horizontal capacity :     0     0 14400     0
[03/30 18:26:11     76s] (I)      Default wire width  :   160   200   200   200
[03/30 18:26:11     76s] (I)      Default wire space  :   160   200   200   200
[03/30 18:26:11     76s] (I)      Default wire pitch  :   320   400   400   400
[03/30 18:26:11     76s] (I)      Default pitch size  :   320   400   400   400
[03/30 18:26:11     76s] (I)      First track coord   :   400   400   400   400
[03/30 18:26:11     76s] (I)      Num tracks per GCell: 45.00 36.00 36.00 36.00
[03/30 18:26:11     76s] (I)      Total num of tracks :   249  1499   249  1499
[03/30 18:26:11     76s] (I)      Num of masks        :     1     1     1     1
[03/30 18:26:11     76s] (I)      Num of trim masks   :     0     0     0     0
[03/30 18:26:11     76s] (I)      --------------------------------------------------------
[03/30 18:26:11     76s] 
[03/30 18:26:11     76s] [NR-eGR] ============ Routing rule table ============
[03/30 18:26:11     76s] [NR-eGR] Rule id: 0  Nets: 86
[03/30 18:26:11     76s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/30 18:26:11     76s] (I)                    Layer    2    3    4 
[03/30 18:26:11     76s] (I)                    Pitch  400  400  400 
[03/30 18:26:11     76s] (I)             #Used tracks    1    1    1 
[03/30 18:26:11     76s] (I)       #Fully used tracks    1    1    1 
[03/30 18:26:11     76s] [NR-eGR] ========================================
[03/30 18:26:11     76s] [NR-eGR] 
[03/30 18:26:11     76s] (I)      =============== Blocked Tracks ===============
[03/30 18:26:11     76s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:11     76s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/30 18:26:11     76s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:11     76s] (I)      |     1 |       0 |        0 |         0.00% |
[03/30 18:26:11     76s] (I)      |     2 |   10493 |     4674 |        44.54% |
[03/30 18:26:11     76s] (I)      |     3 |   10458 |     4066 |        38.88% |
[03/30 18:26:11     76s] (I)      |     4 |   10493 |     2560 |        24.40% |
[03/30 18:26:11     76s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:11     76s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2665.01 MB )
[03/30 18:26:11     76s] (I)      Reset routing kernel
[03/30 18:26:11     76s] (I)      numLocalWires=52  numGlobalNetBranches=17  numLocalNetBranches=9
[03/30 18:26:11     76s] (I)      totalPins=231  totalGlobalPin=196 (84.85%)
[03/30 18:26:11     76s] (I)      total 2D Cap : 24897 = (8025 H, 16872 V)
[03/30 18:26:11     76s] (I)      
[03/30 18:26:11     76s] (I)      ============  Phase 1a Route ============
[03/30 18:26:11     76s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/30 18:26:11     76s] (I)      Usage: 362 = (267 H, 95 V) = (3.33% H, 0.56% V) = (3.845e+03um H, 1.368e+03um V)
[03/30 18:26:11     76s] (I)      
[03/30 18:26:11     76s] (I)      ============  Phase 1b Route ============
[03/30 18:26:11     76s] (I)      Usage: 362 = (267 H, 95 V) = (3.33% H, 0.56% V) = (3.845e+03um H, 1.368e+03um V)
[03/30 18:26:11     76s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/30 18:26:11     76s] 
[03/30 18:26:11     76s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/30 18:26:11     76s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:11     76s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:11     76s] Finished Early Global Route rough congestion estimation: mem = 2665.0M
[03/30 18:26:11     76s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.039, REAL:0.038, MEM:2665.0M, EPOCH TIME: 1680215171.834142
[03/30 18:26:11     76s] earlyGlobalRoute rough estimation gcell size 4 row height
[03/30 18:26:11     76s] OPERPROF: Starting CDPad at level 1, MEM:2665.0M, EPOCH TIME: 1680215171.834273
[03/30 18:26:11     76s] CDPadU 0.100 -> 0.100. R=0.015, N=54, GS=14.400
[03/30 18:26:11     76s] OPERPROF: Finished CDPad at level 1, CPU:0.011, REAL:0.062, MEM:2665.0M, EPOCH TIME: 1680215171.896431
[03/30 18:26:11     76s] OPERPROF: Starting npMain at level 1, MEM:2665.0M, EPOCH TIME: 1680215171.896949
[03/30 18:26:11     76s] OPERPROF:   Starting npPlace at level 2, MEM:2729.0M, EPOCH TIME: 1680215171.917485
[03/30 18:26:11     76s] OPERPROF:   Finished npPlace at level 2, CPU:0.018, REAL:0.069, MEM:2761.0M, EPOCH TIME: 1680215171.986001
[03/30 18:26:11     76s] OPERPROF: Finished npMain at level 1, CPU:0.031, REAL:0.091, MEM:2665.0M, EPOCH TIME: 1680215171.987521
[03/30 18:26:11     76s] Global placement CDP skipped at cutLevel 7.
[03/30 18:26:11     76s] Iteration  7: Total net bbox = 5.315e+03 (3.86e+03 1.45e+03)
[03/30 18:26:11     76s]               Est.  stn bbox = 6.011e+03 (4.51e+03 1.50e+03)
[03/30 18:26:11     76s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2665.0M
[03/30 18:26:11     76s] Iteration  8: Total net bbox = 5.315e+03 (3.86e+03 1.45e+03)
[03/30 18:26:11     76s]               Est.  stn bbox = 6.011e+03 (4.51e+03 1.50e+03)
[03/30 18:26:11     76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2665.0M
[03/30 18:26:11     76s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2665.0M, EPOCH TIME: 1680215171.989588
[03/30 18:26:11     76s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/30 18:26:11     76s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2665.0M, EPOCH TIME: 1680215171.989770
[03/30 18:26:11     76s] Legalizing MH Cells... 0 / 0 (level 8)
[03/30 18:26:11     76s] No instances found in the vector
[03/30 18:26:11     76s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2665.0M, DRC: 0)
[03/30 18:26:11     76s] 0 (out of 0) MH cells were successfully legalized.
[03/30 18:26:11     76s] OPERPROF: Starting npMain at level 1, MEM:2665.0M, EPOCH TIME: 1680215171.989998
[03/30 18:26:11     76s] OPERPROF:   Starting npPlace at level 2, MEM:2729.0M, EPOCH TIME: 1680215171.999006
[03/30 18:26:13     77s] Iteration  9: Total net bbox = 4.834e+03 (3.36e+03 1.47e+03)
[03/30 18:26:13     77s]               Est.  stn bbox = 5.308e+03 (3.78e+03 1.53e+03)
[03/30 18:26:13     77s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2857.0M
[03/30 18:26:13     77s] GP RA stats: MHOnly 0 nrInst 54 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/30 18:26:13     77s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2953.0M, EPOCH TIME: 1680215173.712936
[03/30 18:26:13     77s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2953.0M, EPOCH TIME: 1680215173.713143
[03/30 18:26:13     77s] Iteration 10: Total net bbox = 4.859e+03 (3.37e+03 1.49e+03)
[03/30 18:26:13     77s]               Est.  stn bbox = 5.337e+03 (3.79e+03 1.54e+03)
[03/30 18:26:13     77s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2857.0M
[03/30 18:26:13     77s] OPERPROF:   Finished npPlace at level 2, CPU:0.841, REAL:1.716, MEM:2761.0M, EPOCH TIME: 1680215173.715244
[03/30 18:26:13     77s] OPERPROF: Finished npMain at level 1, CPU:0.850, REAL:1.726, MEM:2665.0M, EPOCH TIME: 1680215173.716475
[03/30 18:26:13     77s] Iteration 11: Total net bbox = 5.392e+03 (3.87e+03 1.53e+03)
[03/30 18:26:13     77s]               Est.  stn bbox = 6.124e+03 (4.53e+03 1.59e+03)
[03/30 18:26:13     77s]               cpu = 0:00:00.9 real = 0:00:02.0 mem = 2665.0M
[03/30 18:26:13     77s] Iteration 12: Total net bbox = 5.392e+03 (3.87e+03 1.53e+03)
[03/30 18:26:13     77s]               Est.  stn bbox = 6.124e+03 (4.53e+03 1.59e+03)
[03/30 18:26:13     77s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2665.0M
[03/30 18:26:13     77s] [adp] clock
[03/30 18:26:13     77s] [adp] weight, nr nets, wire length
[03/30 18:26:13     77s] [adp]      0        1  472.118000
[03/30 18:26:13     77s] [adp] data
[03/30 18:26:13     77s] [adp] weight, nr nets, wire length
[03/30 18:26:13     77s] [adp]      0       85  4920.260000
[03/30 18:26:13     77s] [adp] 0.000000|0.000000|0.000000
[03/30 18:26:13     77s] Iteration 13: Total net bbox = 5.392e+03 (3.87e+03 1.53e+03)
[03/30 18:26:13     77s]               Est.  stn bbox = 6.124e+03 (4.53e+03 1.59e+03)
[03/30 18:26:13     77s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2665.0M
[03/30 18:26:13     77s] Clear WL Bound Manager after Global Placement... 
[03/30 18:26:13     77s] Finished Global Placement (cpu=0:00:03.8, real=0:00:06.0, mem=2665.0M)
[03/30 18:26:13     77s] Placement multithread real runtime: 0:00:06.0 with 6 threads.
[03/30 18:26:13     77s] Keep Tdgp Graph and DB for later use
[03/30 18:26:13     77s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[03/30 18:26:13     77s] Saved padding area to DB
[03/30 18:26:13     77s] All LLGs are deleted
[03/30 18:26:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2665.0M, EPOCH TIME: 1680215173.723832
[03/30 18:26:13     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2665.0M, EPOCH TIME: 1680215173.724309
[03/30 18:26:13     77s] Solver runtime cpu: 0:00:01.0 real: 0:00:01.6
[03/30 18:26:13     77s] Core Placement runtime cpu: 0:00:03.8 real: 0:00:06.0
[03/30 18:26:13     77s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/30 18:26:13     77s] Type 'man IMPSP-9025' for more detail.
[03/30 18:26:13     77s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2665.0M, EPOCH TIME: 1680215173.728852
[03/30 18:26:13     77s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2665.0M, EPOCH TIME: 1680215173.729009
[03/30 18:26:13     77s] Processing tracks to init pin-track alignment.
[03/30 18:26:13     77s] z: 2, totalTracks: 1
[03/30 18:26:13     77s] z: 4, totalTracks: 1
[03/30 18:26:13     77s] z: 6, totalTracks: 1
[03/30 18:26:13     77s] z: 8, totalTracks: 1
[03/30 18:26:13     77s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:13     77s] All LLGs are deleted
[03/30 18:26:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2665.0M, EPOCH TIME: 1680215173.735394
[03/30 18:26:13     77s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2665.0M, EPOCH TIME: 1680215173.735713
[03/30 18:26:13     77s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2665.0M, EPOCH TIME: 1680215173.735835
[03/30 18:26:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2729.0M, EPOCH TIME: 1680215173.738995
[03/30 18:26:13     77s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:13     77s] Core basic site is IBM13SITE
[03/30 18:26:13     77s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2729.0M, EPOCH TIME: 1680215173.751069
[03/30 18:26:13     77s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:13     77s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:26:13     77s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.007, REAL:0.005, MEM:2761.0M, EPOCH TIME: 1680215173.756277
[03/30 18:26:13     77s] Fast DP-INIT is on for default
[03/30 18:26:13     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:26:13     77s] Atter site array init, number of instance map data is 0.
[03/30 18:26:13     77s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.021, REAL:0.046, MEM:2761.0M, EPOCH TIME: 1680215173.784536
[03/30 18:26:13     77s] 
[03/30 18:26:13     77s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:13     77s] OPERPROF:       Starting CMU at level 4, MEM:2761.0M, EPOCH TIME: 1680215173.785192
[03/30 18:26:13     77s] OPERPROF:       Finished CMU at level 4, CPU:0.007, REAL:0.009, MEM:2761.0M, EPOCH TIME: 1680215173.793812
[03/30 18:26:13     77s] 
[03/30 18:26:13     77s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:13     77s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.033, REAL:0.061, MEM:2665.0M, EPOCH TIME: 1680215173.796888
[03/30 18:26:13     77s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2665.0M, EPOCH TIME: 1680215173.797067
[03/30 18:26:13     77s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2665.0M, EPOCH TIME: 1680215173.800065
[03/30 18:26:13     77s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2665.0MB).
[03/30 18:26:13     77s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.047, REAL:0.075, MEM:2665.0M, EPOCH TIME: 1680215173.804189
[03/30 18:26:13     77s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.048, REAL:0.075, MEM:2665.0M, EPOCH TIME: 1680215173.804302
[03/30 18:26:13     77s] TDRefine: refinePlace mode is spiral
[03/30 18:26:13     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2029537.1
[03/30 18:26:13     77s] OPERPROF: Starting RefinePlace at level 1, MEM:2665.0M, EPOCH TIME: 1680215173.804436
[03/30 18:26:13     77s] *** Starting refinePlace (0:01:18 mem=2665.0M) ***
[03/30 18:26:13     77s] Total net bbox length = 5.392e+03 (3.866e+03 1.526e+03) (ext = 2.703e+03)
[03/30 18:26:13     77s] 
[03/30 18:26:13     77s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:13     77s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:26:13     77s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:13     77s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:13     77s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2665.0M, EPOCH TIME: 1680215173.808907
[03/30 18:26:13     77s] Starting refinePlace ...
[03/30 18:26:13     77s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:13     77s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:13     77s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2729.0M, EPOCH TIME: 1680215173.816771
[03/30 18:26:13     77s] DDP initSite1 nrRow 23 nrJob 23
[03/30 18:26:13     77s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2729.0M, EPOCH TIME: 1680215173.816979
[03/30 18:26:13     77s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2729.0M, EPOCH TIME: 1680215173.817412
[03/30 18:26:13     77s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2729.0M, EPOCH TIME: 1680215173.817538
[03/30 18:26:13     77s] DDP markSite nrRow 23 nrJob 23
[03/30 18:26:13     77s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2729.0M, EPOCH TIME: 1680215173.817773
[03/30 18:26:13     77s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2729.0M, EPOCH TIME: 1680215173.817842
[03/30 18:26:13     77s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/30 18:26:13     77s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2729.0M, EPOCH TIME: 1680215173.819360
[03/30 18:26:13     77s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2729.0M, EPOCH TIME: 1680215173.819514
[03/30 18:26:13     77s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.001, MEM:2729.0M, EPOCH TIME: 1680215173.820745
[03/30 18:26:13     77s] ** Cut row section cpu time 0:00:00.0.
[03/30 18:26:13     77s]  ** Cut row section real time 0:00:00.0.
[03/30 18:26:13     77s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.002, MEM:2729.0M, EPOCH TIME: 1680215173.820925
[03/30 18:26:13     77s]   Spread Effort: high, standalone mode, useDDP on.
[03/30 18:26:13     77s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2665.0MB) @(0:01:18 - 0:01:18).
[03/30 18:26:13     77s] Move report: preRPlace moves 54 insts, mean move: 0.77 um, max move: 1.99 um 
[03/30 18:26:13     77s] 	Max move on inst (U22): (219.73, 62.92) --> (219.80, 61.00)
[03/30 18:26:13     77s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI22X1TR
[03/30 18:26:13     77s] wireLenOptFixPriorityInst 0 inst fixed
[03/30 18:26:13     77s] tweakage running in 6 threads.
[03/30 18:26:13     77s] Placement tweakage begins.
[03/30 18:26:13     77s] wire length = 5.621e+03
[03/30 18:26:13     77s] wire length = 5.490e+03
[03/30 18:26:13     77s] Placement tweakage ends.
[03/30 18:26:13     77s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:26:13     77s] 
[03/30 18:26:13     77s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/30 18:26:13     77s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/30 18:26:13     77s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:26:13     77s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:26:13     77s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2665.0MB) @(0:01:18 - 0:01:18).
[03/30 18:26:13     77s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/30 18:26:13     77s] Move report: Detail placement moves 54 insts, mean move: 0.77 um, max move: 1.99 um 
[03/30 18:26:13     77s] 	Max move on inst (U22): (219.73, 62.92) --> (219.80, 61.00)
[03/30 18:26:13     77s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2665.0MB
[03/30 18:26:13     77s] Statistics of distance of Instance movement in refine placement:
[03/30 18:26:13     77s]   maximum (X+Y) =         1.99 um
[03/30 18:26:13     77s]   inst (U22) with max move: (219.726, 62.918) -> (219.8, 61)
[03/30 18:26:13     77s]   mean    (X+Y) =         0.77 um
[03/30 18:26:13     77s] Summary Report:
[03/30 18:26:13     77s] Instances move: 54 (out of 54 movable)
[03/30 18:26:13     77s] Instances flipped: 0
[03/30 18:26:13     77s] Mean displacement: 0.77 um
[03/30 18:26:13     77s] Max displacement: 1.99 um (Instance: U22) (219.726, 62.918) -> (219.8, 61)
[03/30 18:26:13     77s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI22X1TR
[03/30 18:26:13     77s] Total instances moved : 54
[03/30 18:26:13     77s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.066, REAL:0.125, MEM:2665.0M, EPOCH TIME: 1680215173.933509
[03/30 18:26:13     77s] Total net bbox length = 5.240e+03 (3.742e+03 1.498e+03) (ext = 2.661e+03)
[03/30 18:26:13     77s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2665.0MB
[03/30 18:26:13     77s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2665.0MB) @(0:01:18 - 0:01:18).
[03/30 18:26:13     77s] *** Finished refinePlace (0:01:18 mem=2665.0M) ***
[03/30 18:26:13     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2029537.1
[03/30 18:26:13     77s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.130, MEM:2665.0M, EPOCH TIME: 1680215173.933994
[03/30 18:26:13     77s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2665.0M, EPOCH TIME: 1680215173.934071
[03/30 18:26:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] All LLGs are deleted
[03/30 18:26:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2665.0M, EPOCH TIME: 1680215173.985168
[03/30 18:26:13     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2665.0M, EPOCH TIME: 1680215173.985615
[03/30 18:26:13     77s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.053, MEM:2663.0M, EPOCH TIME: 1680215173.987513
[03/30 18:26:13     77s] *** Finished Initial Placement (cpu=0:00:04.1, real=0:00:06.0, mem=2663.0M) ***
[03/30 18:26:13     77s] Processing tracks to init pin-track alignment.
[03/30 18:26:13     77s] z: 2, totalTracks: 1
[03/30 18:26:13     77s] z: 4, totalTracks: 1
[03/30 18:26:13     77s] z: 6, totalTracks: 1
[03/30 18:26:13     77s] z: 8, totalTracks: 1
[03/30 18:26:13     77s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:13     77s] All LLGs are deleted
[03/30 18:26:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2663.0M, EPOCH TIME: 1680215173.991782
[03/30 18:26:13     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2663.0M, EPOCH TIME: 1680215173.992093
[03/30 18:26:13     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2663.0M, EPOCH TIME: 1680215173.992299
[03/30 18:26:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:13     77s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2727.0M, EPOCH TIME: 1680215173.995534
[03/30 18:26:13     77s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:13     77s] Core basic site is IBM13SITE
[03/30 18:26:14     77s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2727.0M, EPOCH TIME: 1680215174.007113
[03/30 18:26:14     77s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:14     77s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:26:14     77s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.014, MEM:2759.0M, EPOCH TIME: 1680215174.021174
[03/30 18:26:14     77s] Fast DP-INIT is on for default
[03/30 18:26:14     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:26:14     77s] Atter site array init, number of instance map data is 0.
[03/30 18:26:14     77s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.030, MEM:2759.0M, EPOCH TIME: 1680215174.025290
[03/30 18:26:14     77s] 
[03/30 18:26:14     77s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:14     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.034, MEM:2663.0M, EPOCH TIME: 1680215174.026432
[03/30 18:26:14     77s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2663.0M, EPOCH TIME: 1680215174.084010
[03/30 18:26:14     77s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2663.0M, EPOCH TIME: 1680215174.084340
[03/30 18:26:14     77s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.003, REAL:0.004, MEM:2663.0M, EPOCH TIME: 1680215174.088014
[03/30 18:26:14     77s] default core: bins with density > 0.750 =  0.00 % ( 0 / 51 )
[03/30 18:26:14     77s] Density distribution unevenness ratio = 18.655%
[03/30 18:26:14     77s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.004, REAL:0.004, MEM:2663.0M, EPOCH TIME: 1680215174.088252
[03/30 18:26:14     77s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2663.0M, EPOCH TIME: 1680215174.088321
[03/30 18:26:14     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     77s] All LLGs are deleted
[03/30 18:26:14     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2663.0M, EPOCH TIME: 1680215174.091825
[03/30 18:26:14     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2663.0M, EPOCH TIME: 1680215174.092122
[03/30 18:26:14     77s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2663.0M, EPOCH TIME: 1680215174.093365
[03/30 18:26:14     77s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/30 18:26:14     77s] 
[03/30 18:26:14     77s] *** Start incrementalPlace ***
[03/30 18:26:14     77s] User Input Parameters:
[03/30 18:26:14     77s] - Congestion Driven    : On
[03/30 18:26:14     77s] - Timing Driven        : On
[03/30 18:26:14     77s] - Area-Violation Based : On
[03/30 18:26:14     77s] - Start Rollback Level : -5
[03/30 18:26:14     77s] - Legalized            : On
[03/30 18:26:14     77s] - Window Based         : Off
[03/30 18:26:14     77s] - eDen incr mode       : Off
[03/30 18:26:14     77s] - Small incr mode      : Off
[03/30 18:26:14     77s] 
[03/30 18:26:14     77s] No Views given, use default active views for adaptive view pruning
[03/30 18:26:14     77s] SKP will enable view:
[03/30 18:26:14     77s]   setupAnalysis
[03/30 18:26:14     77s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2665.0M, EPOCH TIME: 1680215174.113043
[03/30 18:26:14     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:14     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:14     77s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:2665.0M, EPOCH TIME: 1680215174.119439
[03/30 18:26:14     77s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2665.0M, EPOCH TIME: 1680215174.119619
[03/30 18:26:14     77s] Starting Early Global Route congestion estimation: mem = 2665.0M
[03/30 18:26:14     77s] (I)      ================== Layers ==================
[03/30 18:26:14     77s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:14     77s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/30 18:26:14     77s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:14     77s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/30 18:26:14     77s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/30 18:26:14     77s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/30 18:26:14     77s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/30 18:26:14     77s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/30 18:26:14     77s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/30 18:26:14     77s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/30 18:26:14     77s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/30 18:26:14     77s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/30 18:26:14     77s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/30 18:26:14     77s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/30 18:26:14     77s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/30 18:26:14     77s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/30 18:26:14     77s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/30 18:26:14     77s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/30 18:26:14     77s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/30 18:26:14     77s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:14     77s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/30 18:26:14     77s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:14     77s] (I)      Started Import and model ( Curr Mem: 2665.01 MB )
[03/30 18:26:14     77s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:14     77s] (I)      == Non-default Options ==
[03/30 18:26:14     77s] (I)      Maximum routing layer                              : 4
[03/30 18:26:14     77s] (I)      Number of threads                                  : 6
[03/30 18:26:14     77s] (I)      Use non-blocking free Dbs wires                    : false
[03/30 18:26:14     77s] (I)      Method to set GCell size                           : row
[03/30 18:26:14     77s] (I)      Counted 2444 PG shapes. We will not process PG shapes layer by layer.
[03/30 18:26:14     77s] (I)      Use row-based GCell size
[03/30 18:26:14     77s] (I)      Use row-based GCell align
[03/30 18:26:14     77s] (I)      layer 0 area = 89000
[03/30 18:26:14     77s] (I)      layer 1 area = 120000
[03/30 18:26:14     77s] (I)      layer 2 area = 120000
[03/30 18:26:14     77s] (I)      layer 3 area = 120000
[03/30 18:26:14     77s] (I)      GCell unit size   : 3600
[03/30 18:26:14     77s] (I)      GCell multiplier  : 1
[03/30 18:26:14     77s] (I)      GCell row height  : 3600
[03/30 18:26:14     77s] (I)      Actual row height : 3600
[03/30 18:26:14     77s] (I)      GCell align ref   : 7000 7000
[03/30 18:26:14     77s] [NR-eGR] Track table information for default rule: 
[03/30 18:26:14     77s] [NR-eGR] M1 has single uniform track structure
[03/30 18:26:14     77s] [NR-eGR] M2 has single uniform track structure
[03/30 18:26:14     77s] [NR-eGR] M3 has single uniform track structure
[03/30 18:26:14     77s] [NR-eGR] M4 has single uniform track structure
[03/30 18:26:14     77s] [NR-eGR] M5 has single uniform track structure
[03/30 18:26:14     77s] [NR-eGR] M6 has single uniform track structure
[03/30 18:26:14     77s] [NR-eGR] MQ has single uniform track structure
[03/30 18:26:14     77s] [NR-eGR] LM has single uniform track structure
[03/30 18:26:14     77s] (I)      ============== Default via ===============
[03/30 18:26:14     77s] (I)      +---+------------------+-----------------+
[03/30 18:26:14     77s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/30 18:26:14     77s] (I)      +---+------------------+-----------------+
[03/30 18:26:14     77s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/30 18:26:14     77s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/30 18:26:14     77s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/30 18:26:14     77s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/30 18:26:14     77s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/30 18:26:14     77s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/30 18:26:14     77s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/30 18:26:14     77s] (I)      +---+------------------+-----------------+
[03/30 18:26:14     77s] [NR-eGR] Read 4092 PG shapes
[03/30 18:26:14     77s] [NR-eGR] Read 0 clock shapes
[03/30 18:26:14     77s] [NR-eGR] Read 0 other shapes
[03/30 18:26:14     77s] [NR-eGR] #Routing Blockages  : 0
[03/30 18:26:14     77s] [NR-eGR] #Instance Blockages : 0
[03/30 18:26:14     77s] [NR-eGR] #PG Blockages       : 4092
[03/30 18:26:14     77s] [NR-eGR] #Halo Blockages     : 0
[03/30 18:26:14     77s] [NR-eGR] #Boundary Blockages : 0
[03/30 18:26:14     77s] [NR-eGR] #Clock Blockages    : 0
[03/30 18:26:14     77s] [NR-eGR] #Other Blockages    : 0
[03/30 18:26:14     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/30 18:26:14     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/30 18:26:14     77s] [NR-eGR] Read 86 nets ( ignored 0 )
[03/30 18:26:14     77s] (I)      early_global_route_priority property id does not exist.
[03/30 18:26:14     77s] (I)      Read Num Blocks=4092  Num Prerouted Wires=0  Num CS=0
[03/30 18:26:14     77s] (I)      Layer 1 (V) : #blockages 1468 : #preroutes 0
[03/30 18:26:14     77s] (I)      Layer 2 (H) : #blockages 1682 : #preroutes 0
[03/30 18:26:14     77s] (I)      Layer 3 (V) : #blockages 942 : #preroutes 0
[03/30 18:26:14     77s] (I)      Number of ignored nets                =      0
[03/30 18:26:14     77s] (I)      Number of connected nets              =      0
[03/30 18:26:14     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/30 18:26:14     77s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/30 18:26:14     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/30 18:26:14     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/30 18:26:14     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/30 18:26:14     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/30 18:26:14     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/30 18:26:14     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/30 18:26:14     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/30 18:26:14     77s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/30 18:26:14     77s] (I)      Ndr track 0 does not exist
[03/30 18:26:14     77s] (I)      ---------------------Grid Graph Info--------------------
[03/30 18:26:14     77s] (I)      Routing area        : (0, 0) - (600000, 100000)
[03/30 18:26:14     77s] (I)      Core area           : (7000, 7000) - (593000, 93000)
[03/30 18:26:14     77s] (I)      Site width          :   400  (dbu)
[03/30 18:26:14     77s] (I)      Row height          :  3600  (dbu)
[03/30 18:26:14     77s] (I)      GCell row height    :  3600  (dbu)
[03/30 18:26:14     77s] (I)      GCell width         :  3600  (dbu)
[03/30 18:26:14     77s] (I)      GCell height        :  3600  (dbu)
[03/30 18:26:14     77s] (I)      Grid                :   166    27     4
[03/30 18:26:14     77s] (I)      Layer numbers       :     1     2     3     4
[03/30 18:26:14     77s] (I)      Vertical capacity   :     0  3600     0  3600
[03/30 18:26:14     77s] (I)      Horizontal capacity :     0     0  3600     0
[03/30 18:26:14     77s] (I)      Default wire width  :   160   200   200   200
[03/30 18:26:14     77s] (I)      Default wire space  :   160   200   200   200
[03/30 18:26:14     77s] (I)      Default wire pitch  :   320   400   400   400
[03/30 18:26:14     77s] (I)      Default pitch size  :   320   400   400   400
[03/30 18:26:14     77s] (I)      First track coord   :   400   400   400   400
[03/30 18:26:14     77s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/30 18:26:14     77s] (I)      Total num of tracks :   249  1499   249  1499
[03/30 18:26:14     77s] (I)      Num of masks        :     1     1     1     1
[03/30 18:26:14     77s] (I)      Num of trim masks   :     0     0     0     0
[03/30 18:26:14     77s] (I)      --------------------------------------------------------
[03/30 18:26:14     77s] 
[03/30 18:26:14     77s] [NR-eGR] ============ Routing rule table ============
[03/30 18:26:14     77s] [NR-eGR] Rule id: 0  Nets: 86
[03/30 18:26:14     77s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/30 18:26:14     77s] (I)                    Layer    2    3    4 
[03/30 18:26:14     77s] (I)                    Pitch  400  400  400 
[03/30 18:26:14     77s] (I)             #Used tracks    1    1    1 
[03/30 18:26:14     77s] (I)       #Fully used tracks    1    1    1 
[03/30 18:26:14     77s] [NR-eGR] ========================================
[03/30 18:26:14     77s] [NR-eGR] 
[03/30 18:26:14     77s] (I)      =============== Blocked Tracks ===============
[03/30 18:26:14     77s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:14     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/30 18:26:14     77s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:14     77s] (I)      |     1 |       0 |        0 |         0.00% |
[03/30 18:26:14     77s] (I)      |     2 |   40473 |    13700 |        33.85% |
[03/30 18:26:14     77s] (I)      |     3 |   41334 |     9564 |        23.14% |
[03/30 18:26:14     77s] (I)      |     4 |   40473 |     9112 |        22.51% |
[03/30 18:26:14     77s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:14     77s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 2665.01 MB )
[03/30 18:26:14     77s] (I)      Reset routing kernel
[03/30 18:26:14     77s] (I)      Started Global Routing ( Curr Mem: 2665.01 MB )
[03/30 18:26:14     77s] (I)      totalPins=231  totalGlobalPin=231 (100.00%)
[03/30 18:26:14     77s] (I)      total 2D Cap : 96150 = (32100 H, 64050 V)
[03/30 18:26:14     77s] [NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[03/30 18:26:14     77s] (I)      
[03/30 18:26:14     77s] (I)      ============  Phase 1a Route ============
[03/30 18:26:14     77s] (I)      Usage: 1482 = (1046 H, 436 V) = (3.26% H, 0.68% V) = (3.766e+03um H, 1.570e+03um V)
[03/30 18:26:14     77s] (I)      
[03/30 18:26:14     77s] (I)      ============  Phase 1b Route ============
[03/30 18:26:14     77s] (I)      Usage: 1482 = (1046 H, 436 V) = (3.26% H, 0.68% V) = (3.766e+03um H, 1.570e+03um V)
[03/30 18:26:14     77s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.335200e+03um
[03/30 18:26:14     77s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/30 18:26:14     77s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/30 18:26:14     77s] (I)      
[03/30 18:26:14     77s] (I)      ============  Phase 1c Route ============
[03/30 18:26:14     77s] (I)      Usage: 1482 = (1046 H, 436 V) = (3.26% H, 0.68% V) = (3.766e+03um H, 1.570e+03um V)
[03/30 18:26:14     77s] (I)      
[03/30 18:26:14     77s] (I)      ============  Phase 1d Route ============
[03/30 18:26:14     77s] (I)      Usage: 1482 = (1046 H, 436 V) = (3.26% H, 0.68% V) = (3.766e+03um H, 1.570e+03um V)
[03/30 18:26:14     77s] (I)      
[03/30 18:26:14     77s] (I)      ============  Phase 1e Route ============
[03/30 18:26:14     77s] (I)      Usage: 1482 = (1046 H, 436 V) = (3.26% H, 0.68% V) = (3.766e+03um H, 1.570e+03um V)
[03/30 18:26:14     77s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.335200e+03um
[03/30 18:26:14     77s] (I)      
[03/30 18:26:14     77s] (I)      ============  Phase 1l Route ============
[03/30 18:26:14     77s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/30 18:26:14     77s] (I)      Layer  2:      32929       267         0        1467       37377    ( 3.78%) 
[03/30 18:26:14     77s] (I)      Layer  3:      32494      1058         0         216       39879    ( 0.54%) 
[03/30 18:26:14     77s] (I)      Layer  4:      30151       232         0           0       38844    ( 0.00%) 
[03/30 18:26:14     77s] (I)      Total:         95574      1557         0        1683      116100    ( 1.43%) 
[03/30 18:26:14     77s] (I)      
[03/30 18:26:14     77s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/30 18:26:14     77s] [NR-eGR]                        OverCon            
[03/30 18:26:14     77s] [NR-eGR]                         #Gcell     %Gcell
[03/30 18:26:14     77s] [NR-eGR]        Layer             (1-0)    OverCon
[03/30 18:26:14     77s] [NR-eGR] ----------------------------------------------
[03/30 18:26:14     77s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:14     77s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:14     77s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:14     77s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:14     77s] [NR-eGR] ----------------------------------------------
[03/30 18:26:14     77s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/30 18:26:14     77s] [NR-eGR] 
[03/30 18:26:14     77s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 2665.01 MB )
[03/30 18:26:14     77s] (I)      total 2D Cap : 98090 = (32699 H, 65391 V)
[03/30 18:26:14     77s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/30 18:26:14     77s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2665.0M
[03/30 18:26:14     77s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.073, REAL:0.100, MEM:2665.0M, EPOCH TIME: 1680215174.219813
[03/30 18:26:14     77s] OPERPROF: Starting HotSpotCal at level 1, MEM:2665.0M, EPOCH TIME: 1680215174.219882
[03/30 18:26:14     77s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:14     77s] [hotspot] |            |   max hotspot | total hotspot |
[03/30 18:26:14     77s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:14     77s] [hotspot] | normalized |          0.00 |          0.00 |
[03/30 18:26:14     77s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:14     77s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/30 18:26:14     77s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/30 18:26:14     77s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.074, MEM:2665.0M, EPOCH TIME: 1680215174.294319
[03/30 18:26:14     77s] Skipped repairing congestion.
[03/30 18:26:14     77s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2665.0M, EPOCH TIME: 1680215174.294518
[03/30 18:26:14     77s] Starting Early Global Route wiring: mem = 2665.0M
[03/30 18:26:14     77s] (I)      ============= Track Assignment ============
[03/30 18:26:14     77s] (I)      Started Track Assignment (6T) ( Curr Mem: 2665.01 MB )
[03/30 18:26:14     77s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/30 18:26:14     77s] (I)      Run Multi-thread track assignment
[03/30 18:26:14     77s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2665.01 MB )
[03/30 18:26:14     77s] (I)      Started Export ( Curr Mem: 2665.01 MB )
[03/30 18:26:14     77s] [NR-eGR]             Length (um)  Vias 
[03/30 18:26:14     77s] [NR-eGR] ------------------------------
[03/30 18:26:14     77s] [NR-eGR]  M1  (1H)             0   192 
[03/30 18:26:14     77s] [NR-eGR]  M2  (2V)           688   276 
[03/30 18:26:14     77s] [NR-eGR]  M3  (3H)          3776    61 
[03/30 18:26:14     77s] [NR-eGR]  M4  (4V)           986     0 
[03/30 18:26:14     77s] [NR-eGR]  M5  (5H)             0     0 
[03/30 18:26:14     77s] [NR-eGR]  M6  (6V)             0     0 
[03/30 18:26:14     77s] [NR-eGR]  MQ  (7H)             0     0 
[03/30 18:26:14     77s] [NR-eGR]  LM  (8V)             0     0 
[03/30 18:26:14     77s] [NR-eGR] ------------------------------
[03/30 18:26:14     77s] [NR-eGR]      Total         5450   529 
[03/30 18:26:14     77s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:14     77s] [NR-eGR] Total half perimeter of net bounding box: 5240um
[03/30 18:26:14     77s] [NR-eGR] Total length: 5450um, number of vias: 529
[03/30 18:26:14     77s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:14     77s] [NR-eGR] Total eGR-routed clock nets wire length: 504um, number of vias: 45
[03/30 18:26:14     77s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:14     77s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2665.01 MB )
[03/30 18:26:14     77s] Early Global Route wiring runtime: 0.02 seconds, mem = 2665.0M
[03/30 18:26:14     77s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.018, REAL:0.018, MEM:2665.0M, EPOCH TIME: 1680215174.312854
[03/30 18:26:14     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:14     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:14     77s] 0 delay mode for cte disabled.
[03/30 18:26:14     77s] SKP cleared!
[03/30 18:26:14     77s] 
[03/30 18:26:14     77s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[03/30 18:26:14     77s] Tdgp not successfully inited but do clear! skip clearing
[03/30 18:26:14     77s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 8, mem = 2393.0M **
[03/30 18:26:14     78s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/30 18:26:14     78s] VSMManager cleared!
[03/30 18:26:14     78s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.0/0:00:08.3 (0.6), totSession cpu/real = 0:01:18.0/0:07:36.0 (0.2), mem = 2393.0M
[03/30 18:26:14     78s] 
[03/30 18:26:14     78s] =============================================================================================
[03/30 18:26:14     78s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[03/30 18:26:14     78s] =============================================================================================
[03/30 18:26:14     78s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:14     78s] ---------------------------------------------------------------------------------------------
[03/30 18:26:14     78s] [ CellServerInit         ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.4
[03/30 18:26:14     78s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:14     78s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/30 18:26:14     78s] [ MISC                   ]          0:00:08.2  (  98.4 % )     0:00:08.2 /  0:00:04.9    0.6
[03/30 18:26:14     78s] ---------------------------------------------------------------------------------------------
[03/30 18:26:14     78s]  GlobalPlace #1 TOTAL               0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:05.0    0.6
[03/30 18:26:14     78s] ---------------------------------------------------------------------------------------------
[03/30 18:26:14     78s] 
[03/30 18:26:14     78s] Enable CTE adjustment.
[03/30 18:26:14     78s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1724.5M, totSessionCpu=0:01:18 **
[03/30 18:26:14     78s] GigaOpt running with 6 threads.
[03/30 18:26:14     78s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:18.0/0:07:36.0 (0.2), mem = 2393.0M
[03/30 18:26:14     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:2393.0M, EPOCH TIME: 1680215174.685920
[03/30 18:26:14     78s] Processing tracks to init pin-track alignment.
[03/30 18:26:14     78s] z: 2, totalTracks: 1
[03/30 18:26:14     78s] z: 4, totalTracks: 1
[03/30 18:26:14     78s] z: 6, totalTracks: 1
[03/30 18:26:14     78s] z: 8, totalTracks: 1
[03/30 18:26:14     78s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:14     78s] All LLGs are deleted
[03/30 18:26:14     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2393.0M, EPOCH TIME: 1680215174.690691
[03/30 18:26:14     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2393.0M, EPOCH TIME: 1680215174.691142
[03/30 18:26:14     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2393.0M, EPOCH TIME: 1680215174.691316
[03/30 18:26:14     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     78s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2489.0M, EPOCH TIME: 1680215174.695377
[03/30 18:26:14     78s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:14     78s] Core basic site is IBM13SITE
[03/30 18:26:14     78s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2489.0M, EPOCH TIME: 1680215174.706640
[03/30 18:26:14     78s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:14     78s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:26:14     78s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:2489.0M, EPOCH TIME: 1680215174.712500
[03/30 18:26:14     78s] Fast DP-INIT is on for default
[03/30 18:26:14     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:26:14     78s] Atter site array init, number of instance map data is 0.
[03/30 18:26:14     78s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.089, MEM:2489.0M, EPOCH TIME: 1680215174.784393
[03/30 18:26:14     78s] 
[03/30 18:26:14     78s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:14     78s] OPERPROF:     Starting CMU at level 3, MEM:2489.0M, EPOCH TIME: 1680215174.785449
[03/30 18:26:14     78s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2489.0M, EPOCH TIME: 1680215174.785790
[03/30 18:26:14     78s] 
[03/30 18:26:14     78s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:14     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.095, MEM:2393.0M, EPOCH TIME: 1680215174.786635
[03/30 18:26:14     78s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2393.0M, EPOCH TIME: 1680215174.786878
[03/30 18:26:14     78s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2393.0M, EPOCH TIME: 1680215174.790236
[03/30 18:26:14     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2393.0MB).
[03/30 18:26:14     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.108, MEM:2393.0M, EPOCH TIME: 1680215174.794020
[03/30 18:26:14     78s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2393.0M, EPOCH TIME: 1680215174.794199
[03/30 18:26:14     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:14     78s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.007, MEM:2393.0M, EPOCH TIME: 1680215174.801263
[03/30 18:26:14     78s] 
[03/30 18:26:14     78s] Trim Metal Layers:
[03/30 18:26:14     78s] LayerId::1 widthSet size::1
[03/30 18:26:14     78s] LayerId::2 widthSet size::1
[03/30 18:26:14     78s] LayerId::3 widthSet size::1
[03/30 18:26:14     78s] LayerId::4 widthSet size::1
[03/30 18:26:14     78s] LayerId::5 widthSet size::1
[03/30 18:26:14     78s] LayerId::6 widthSet size::1
[03/30 18:26:14     78s] LayerId::7 widthSet size::1
[03/30 18:26:14     78s] LayerId::8 widthSet size::1
[03/30 18:26:14     78s] Updating RC grid for preRoute extraction ...
[03/30 18:26:14     78s] eee: pegSigSF::1.070000
[03/30 18:26:14     78s] Initializing multi-corner resistance tables ...
[03/30 18:26:14     78s] eee: l::1 avDens::0.098373 usedTrk::451.533610 availTrk::4590.000000 sigTrk::451.533610
[03/30 18:26:14     78s] eee: l::2 avDens::0.007286 usedTrk::26.884111 availTrk::3690.000000 sigTrk::26.884111
[03/30 18:26:14     78s] eee: l::3 avDens::0.048323 usedTrk::221.800306 availTrk::4590.000000 sigTrk::221.800306
[03/30 18:26:14     78s] eee: l::4 avDens::0.045126 usedTrk::203.065057 availTrk::4500.000000 sigTrk::203.065057
[03/30 18:26:14     78s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:14     78s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:14     78s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:14     78s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:14     78s] {RT rc-typ 0 4 4 0}
[03/30 18:26:14     78s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.180844 aWlH=0.000000 lMod=0 pMax=0.819200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/30 18:26:14     78s] 
[03/30 18:26:14     78s] Creating Lib Analyzer ...
[03/30 18:26:14     78s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:26:14     78s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:26:14     78s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:26:14     78s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/30 18:26:14     78s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:26:14     78s] 
[03/30 18:26:14     78s] {RT rc-typ 0 4 4 0}
[03/30 18:26:16     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:19 mem=2399.0M
[03/30 18:26:16     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:19 mem=2399.0M
[03/30 18:26:16     79s] Creating Lib Analyzer, finished. 
[03/30 18:26:16     79s] #optDebug: fT-S <1 2 3 1 0>
[03/30 18:26:16     79s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1730.0M, totSessionCpu=0:01:19 **
[03/30 18:26:16     79s] *** optDesign -preCTS ***
[03/30 18:26:16     79s] DRC Margin: user margin 0.1; extra margin 0.2
[03/30 18:26:16     79s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/30 18:26:16     79s] Hold Target Slack: user slack 0.05
[03/30 18:26:16     79s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2399.0M, EPOCH TIME: 1680215176.591719
[03/30 18:26:16     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:16     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:16     79s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2399.0M, EPOCH TIME: 1680215176.610527
[03/30 18:26:16     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:16     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:16     79s] Multi-VT timing optimization disabled based on library information.
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:26:16     79s] Deleting Lib Analyzer.
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] TimeStamp Deleting Cell Server End ...
[03/30 18:26:16     79s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:26:16     79s] Summary for sequential cells identification: 
[03/30 18:26:16     79s]   Identified SBFF number: 112
[03/30 18:26:16     79s]   Identified MBFF number: 0
[03/30 18:26:16     79s]   Identified SB Latch number: 0
[03/30 18:26:16     79s]   Identified MB Latch number: 0
[03/30 18:26:16     79s]   Not identified SBFF number: 8
[03/30 18:26:16     79s]   Not identified MBFF number: 0
[03/30 18:26:16     79s]   Not identified SB Latch number: 0
[03/30 18:26:16     79s]   Not identified MB Latch number: 0
[03/30 18:26:16     79s]   Number of sequential cells which are not FFs: 34
[03/30 18:26:16     79s]  Visiting view : setupAnalysis
[03/30 18:26:16     79s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:26:16     79s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:26:16     79s]  Visiting view : holdAnalysis
[03/30 18:26:16     79s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:26:16     79s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:26:16     79s] TLC MultiMap info (StdDelay):
[03/30 18:26:16     79s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:16     79s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:16     79s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:16     79s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:16     79s]  Setting StdDelay to: 22.7ps
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] TimeStamp Deleting Cell Server End ...
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] Creating Lib Analyzer ...
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:26:16     79s] Summary for sequential cells identification: 
[03/30 18:26:16     79s]   Identified SBFF number: 112
[03/30 18:26:16     79s]   Identified MBFF number: 0
[03/30 18:26:16     79s]   Identified SB Latch number: 0
[03/30 18:26:16     79s]   Identified MB Latch number: 0
[03/30 18:26:16     79s]   Not identified SBFF number: 8
[03/30 18:26:16     79s]   Not identified MBFF number: 0
[03/30 18:26:16     79s]   Not identified SB Latch number: 0
[03/30 18:26:16     79s]   Not identified MB Latch number: 0
[03/30 18:26:16     79s]   Number of sequential cells which are not FFs: 34
[03/30 18:26:16     79s]  Visiting view : setupAnalysis
[03/30 18:26:16     79s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:26:16     79s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:26:16     79s]  Visiting view : holdAnalysis
[03/30 18:26:16     79s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:26:16     79s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:26:16     79s] TLC MultiMap info (StdDelay):
[03/30 18:26:16     79s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:16     79s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:16     79s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:16     79s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:16     79s]  Setting StdDelay to: 22.7ps
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:26:16     79s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:26:16     79s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:26:16     79s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:26:16     79s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/30 18:26:16     79s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:26:16     79s] 
[03/30 18:26:16     79s] {RT rc-typ 0 4 4 0}
[03/30 18:26:17     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:20 mem=2399.0M
[03/30 18:26:17     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:20 mem=2399.0M
[03/30 18:26:17     79s] Creating Lib Analyzer, finished. 
[03/30 18:26:17     79s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2399.0M, EPOCH TIME: 1680215177.648723
[03/30 18:26:17     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:17     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:17     79s] All LLGs are deleted
[03/30 18:26:17     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:17     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:17     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2399.0M, EPOCH TIME: 1680215177.649047
[03/30 18:26:17     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2399.0M, EPOCH TIME: 1680215177.649190
[03/30 18:26:17     79s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2399.0M, EPOCH TIME: 1680215177.649984
[03/30 18:26:17     79s] {MMLU 0 0 102}
[03/30 18:26:17     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=2399.0M
[03/30 18:26:17     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=2399.0M
[03/30 18:26:17     79s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:17     79s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:17     79s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2399.03 MB )
[03/30 18:26:17     79s] (I)      ================== Layers ==================
[03/30 18:26:17     79s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:17     79s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/30 18:26:17     79s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:17     79s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/30 18:26:17     79s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/30 18:26:17     79s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/30 18:26:17     79s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/30 18:26:17     79s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/30 18:26:17     79s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/30 18:26:17     79s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/30 18:26:17     79s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/30 18:26:17     79s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/30 18:26:17     79s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/30 18:26:17     79s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/30 18:26:17     79s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/30 18:26:17     79s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/30 18:26:17     79s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/30 18:26:17     79s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/30 18:26:17     79s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/30 18:26:17     79s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:17     79s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/30 18:26:17     79s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:17     79s] (I)      Started Import and model ( Curr Mem: 2399.03 MB )
[03/30 18:26:17     79s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:17     79s] (I)      Number of ignored instance 0
[03/30 18:26:17     79s] (I)      Number of inbound cells 0
[03/30 18:26:17     79s] (I)      Number of opened ILM blockages 0
[03/30 18:26:17     79s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/30 18:26:17     79s] (I)      numMoveCells=54, numMacros=0  numPads=55  numMultiRowHeightInsts=0
[03/30 18:26:17     79s] (I)      cell height: 3600, count: 54
[03/30 18:26:17     79s] (I)      Number of nets = 86 ( 16 ignored )
[03/30 18:26:17     79s] (I)      Read rows... (mem=2399.0M)
[03/30 18:26:17     79s] (I)      rowRegion is not equal to core box, resetting core box
[03/30 18:26:17     79s] (I)      rowRegion : (7000, 7000) - (593000, 89800)
[03/30 18:26:17     79s] (I)      coreBox   : (7000, 7000) - (593000, 93000)
[03/30 18:26:17     79s] (I)      Done Read rows (cpu=0.000s, mem=2399.0M)
[03/30 18:26:17     79s] (I)      Identified Clock instances: Flop 14, Clock buffer/inverter 0, Gate 0, Logic 0
[03/30 18:26:17     79s] (I)      Read module constraints... (mem=2399.0M)
[03/30 18:26:17     79s] (I)      Done Read module constraints (cpu=0.000s, mem=2399.0M)
[03/30 18:26:17     79s] (I)      == Non-default Options ==
[03/30 18:26:17     79s] (I)      Maximum routing layer                              : 4
[03/30 18:26:17     79s] (I)      Buffering-aware routing                            : true
[03/30 18:26:17     79s] (I)      Spread congestion away from blockages              : true
[03/30 18:26:17     79s] (I)      Number of threads                                  : 6
[03/30 18:26:17     79s] (I)      Overflow penalty cost                              : 10
[03/30 18:26:17     79s] (I)      Source-to-sink ratio                               : 0.300000
[03/30 18:26:17     79s] (I)      Method to set GCell size                           : row
[03/30 18:26:17     79s] (I)      Counted 2444 PG shapes. We will not process PG shapes layer by layer.
[03/30 18:26:17     79s] (I)      Use row-based GCell size
[03/30 18:26:17     79s] (I)      Use row-based GCell align
[03/30 18:26:17     79s] (I)      layer 0 area = 89000
[03/30 18:26:17     79s] (I)      layer 1 area = 120000
[03/30 18:26:17     79s] (I)      layer 2 area = 120000
[03/30 18:26:17     79s] (I)      layer 3 area = 120000
[03/30 18:26:17     79s] (I)      GCell unit size   : 3600
[03/30 18:26:17     79s] (I)      GCell multiplier  : 1
[03/30 18:26:17     79s] (I)      GCell row height  : 3600
[03/30 18:26:17     79s] (I)      Actual row height : 3600
[03/30 18:26:17     79s] (I)      GCell align ref   : 7000 7000
[03/30 18:26:17     79s] [NR-eGR] Track table information for default rule: 
[03/30 18:26:17     79s] [NR-eGR] M1 has single uniform track structure
[03/30 18:26:17     79s] [NR-eGR] M2 has single uniform track structure
[03/30 18:26:17     79s] [NR-eGR] M3 has single uniform track structure
[03/30 18:26:17     79s] [NR-eGR] M4 has single uniform track structure
[03/30 18:26:17     79s] [NR-eGR] M5 has single uniform track structure
[03/30 18:26:17     79s] [NR-eGR] M6 has single uniform track structure
[03/30 18:26:17     79s] [NR-eGR] MQ has single uniform track structure
[03/30 18:26:17     79s] [NR-eGR] LM has single uniform track structure
[03/30 18:26:17     79s] (I)      ============== Default via ===============
[03/30 18:26:17     79s] (I)      +---+------------------+-----------------+
[03/30 18:26:17     79s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/30 18:26:17     79s] (I)      +---+------------------+-----------------+
[03/30 18:26:17     79s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/30 18:26:17     79s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/30 18:26:17     79s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/30 18:26:17     79s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/30 18:26:17     79s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/30 18:26:17     79s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/30 18:26:17     79s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/30 18:26:17     79s] (I)      +---+------------------+-----------------+
[03/30 18:26:17     79s] [NR-eGR] Read 4092 PG shapes
[03/30 18:26:17     79s] [NR-eGR] Read 0 clock shapes
[03/30 18:26:17     79s] [NR-eGR] Read 0 other shapes
[03/30 18:26:17     79s] [NR-eGR] #Routing Blockages  : 0
[03/30 18:26:17     79s] [NR-eGR] #Instance Blockages : 0
[03/30 18:26:17     79s] [NR-eGR] #PG Blockages       : 4092
[03/30 18:26:17     79s] [NR-eGR] #Halo Blockages     : 0
[03/30 18:26:17     79s] [NR-eGR] #Boundary Blockages : 0
[03/30 18:26:17     79s] [NR-eGR] #Clock Blockages    : 0
[03/30 18:26:17     79s] [NR-eGR] #Other Blockages    : 0
[03/30 18:26:17     79s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/30 18:26:17     79s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/30 18:26:17     79s] [NR-eGR] Read 86 nets ( ignored 0 )
[03/30 18:26:17     79s] (I)      early_global_route_priority property id does not exist.
[03/30 18:26:17     79s] (I)      Read Num Blocks=4092  Num Prerouted Wires=0  Num CS=0
[03/30 18:26:17     79s] (I)      Layer 1 (V) : #blockages 1468 : #preroutes 0
[03/30 18:26:17     79s] (I)      Layer 2 (H) : #blockages 1682 : #preroutes 0
[03/30 18:26:17     79s] (I)      Layer 3 (V) : #blockages 942 : #preroutes 0
[03/30 18:26:17     79s] (I)      Number of ignored nets                =      0
[03/30 18:26:17     79s] (I)      Number of connected nets              =      0
[03/30 18:26:17     79s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/30 18:26:17     79s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/30 18:26:17     79s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/30 18:26:17     79s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/30 18:26:17     79s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/30 18:26:17     79s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/30 18:26:17     79s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/30 18:26:17     79s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/30 18:26:17     79s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/30 18:26:17     79s] (I)      Constructing bin map
[03/30 18:26:17     79s] (I)      Initialize bin information with width=7200 height=7200
[03/30 18:26:17     79s] (I)      Done constructing bin map
[03/30 18:26:17     79s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/30 18:26:17     79s] (I)      Ndr track 0 does not exist
[03/30 18:26:17     79s] (I)      ---------------------Grid Graph Info--------------------
[03/30 18:26:17     79s] (I)      Routing area        : (0, 0) - (600000, 100000)
[03/30 18:26:17     79s] (I)      Core area           : (7000, 7000) - (593000, 89800)
[03/30 18:26:17     79s] (I)      Site width          :   400  (dbu)
[03/30 18:26:17     79s] (I)      Row height          :  3600  (dbu)
[03/30 18:26:17     79s] (I)      GCell row height    :  3600  (dbu)
[03/30 18:26:17     79s] (I)      GCell width         :  3600  (dbu)
[03/30 18:26:17     79s] (I)      GCell height        :  3600  (dbu)
[03/30 18:26:17     79s] (I)      Grid                :   166    27     4
[03/30 18:26:17     79s] (I)      Layer numbers       :     1     2     3     4
[03/30 18:26:17     79s] (I)      Vertical capacity   :     0  3600     0  3600
[03/30 18:26:17     79s] (I)      Horizontal capacity :     0     0  3600     0
[03/30 18:26:17     79s] (I)      Default wire width  :   160   200   200   200
[03/30 18:26:17     79s] (I)      Default wire space  :   160   200   200   200
[03/30 18:26:17     79s] (I)      Default wire pitch  :   320   400   400   400
[03/30 18:26:17     79s] (I)      Default pitch size  :   320   400   400   400
[03/30 18:26:17     79s] (I)      First track coord   :   400   400   400   400
[03/30 18:26:17     79s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/30 18:26:17     79s] (I)      Total num of tracks :   249  1499   249  1499
[03/30 18:26:17     79s] (I)      Num of masks        :     1     1     1     1
[03/30 18:26:17     79s] (I)      Num of trim masks   :     0     0     0     0
[03/30 18:26:17     79s] (I)      --------------------------------------------------------
[03/30 18:26:17     79s] 
[03/30 18:26:17     79s] [NR-eGR] ============ Routing rule table ============
[03/30 18:26:17     79s] [NR-eGR] Rule id: 0  Nets: 86
[03/30 18:26:17     79s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/30 18:26:17     79s] (I)                    Layer    2    3    4 
[03/30 18:26:17     79s] (I)                    Pitch  400  400  400 
[03/30 18:26:17     79s] (I)             #Used tracks    1    1    1 
[03/30 18:26:17     79s] (I)       #Fully used tracks    1    1    1 
[03/30 18:26:17     79s] [NR-eGR] ========================================
[03/30 18:26:17     79s] [NR-eGR] 
[03/30 18:26:17     79s] (I)      =============== Blocked Tracks ===============
[03/30 18:26:17     79s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:17     79s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/30 18:26:17     79s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:17     79s] (I)      |     1 |       0 |        0 |         0.00% |
[03/30 18:26:17     80s] (I)      |     2 |   40473 |    13700 |        33.85% |
[03/30 18:26:17     80s] (I)      |     3 |   41334 |     9564 |        23.14% |
[03/30 18:26:17     80s] (I)      |     4 |   40473 |     9112 |        22.51% |
[03/30 18:26:17     80s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:17     80s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2399.03 MB )
[03/30 18:26:17     80s] (I)      Reset routing kernel
[03/30 18:26:17     80s] (I)      Started Global Routing ( Curr Mem: 2399.03 MB )
[03/30 18:26:17     80s] (I)      totalPins=231  totalGlobalPin=231 (100.00%)
[03/30 18:26:17     80s] (I)      total 2D Cap : 96150 = (32100 H, 64050 V)
[03/30 18:26:17     80s] (I)      #blocked areas for congestion spreading : 0
[03/30 18:26:17     80s] [NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[03/30 18:26:17     80s] (I)      
[03/30 18:26:17     80s] (I)      ============  Phase 1a Route ============
[03/30 18:26:17     80s] (I)      Usage: 1484 = (1047 H, 437 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.573e+03um V)
[03/30 18:26:17     80s] (I)      
[03/30 18:26:17     80s] (I)      ============  Phase 1b Route ============
[03/30 18:26:17     80s] (I)      Usage: 1484 = (1047 H, 437 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.573e+03um V)
[03/30 18:26:17     80s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.342400e+03um
[03/30 18:26:17     80s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/30 18:26:17     80s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/30 18:26:17     80s] (I)      
[03/30 18:26:17     80s] (I)      ============  Phase 1c Route ============
[03/30 18:26:17     80s] (I)      Usage: 1484 = (1047 H, 437 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.573e+03um V)
[03/30 18:26:17     80s] (I)      
[03/30 18:26:17     80s] (I)      ============  Phase 1d Route ============
[03/30 18:26:17     80s] (I)      Usage: 1484 = (1047 H, 437 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.573e+03um V)
[03/30 18:26:17     80s] (I)      
[03/30 18:26:17     80s] (I)      ============  Phase 1e Route ============
[03/30 18:26:17     80s] (I)      Usage: 1484 = (1047 H, 437 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.573e+03um V)
[03/30 18:26:17     80s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.342400e+03um
[03/30 18:26:17     80s] (I)      
[03/30 18:26:17     80s] (I)      ============  Phase 1l Route ============
[03/30 18:26:17     80s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/30 18:26:17     80s] (I)      Layer  2:      32929       260         0        1467       37377    ( 3.78%) 
[03/30 18:26:17     80s] (I)      Layer  3:      32494      1059         0         216       39879    ( 0.54%) 
[03/30 18:26:17     80s] (I)      Layer  4:      30151       240         0           0       38844    ( 0.00%) 
[03/30 18:26:17     80s] (I)      Total:         95574      1559         0        1683      116100    ( 1.43%) 
[03/30 18:26:17     80s] (I)      
[03/30 18:26:17     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/30 18:26:17     80s] [NR-eGR]                        OverCon            
[03/30 18:26:17     80s] [NR-eGR]                         #Gcell     %Gcell
[03/30 18:26:17     80s] [NR-eGR]        Layer             (1-0)    OverCon
[03/30 18:26:17     80s] [NR-eGR] ----------------------------------------------
[03/30 18:26:17     80s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:17     80s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:17     80s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:17     80s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:17     80s] [NR-eGR] ----------------------------------------------
[03/30 18:26:17     80s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/30 18:26:17     80s] [NR-eGR] 
[03/30 18:26:17     80s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2399.03 MB )
[03/30 18:26:17     80s] (I)      total 2D Cap : 98090 = (32699 H, 65391 V)
[03/30 18:26:17     80s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/30 18:26:17     80s] (I)      ============= Track Assignment ============
[03/30 18:26:17     80s] (I)      Started Track Assignment (6T) ( Curr Mem: 2399.03 MB )
[03/30 18:26:17     80s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/30 18:26:17     80s] (I)      Run Multi-thread track assignment
[03/30 18:26:17     80s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.07 sec, Curr Mem: 2399.03 MB )
[03/30 18:26:17     80s] (I)      Started Export ( Curr Mem: 2399.03 MB )
[03/30 18:26:17     80s] [NR-eGR]             Length (um)  Vias 
[03/30 18:26:17     80s] [NR-eGR] ------------------------------
[03/30 18:26:17     80s] [NR-eGR]  M1  (1H)             0   192 
[03/30 18:26:17     80s] [NR-eGR]  M2  (2V)           654   276 
[03/30 18:26:17     80s] [NR-eGR]  M3  (3H)          3773    63 
[03/30 18:26:17     80s] [NR-eGR]  M4  (4V)          1020     0 
[03/30 18:26:17     80s] [NR-eGR]  M5  (5H)             0     0 
[03/30 18:26:17     80s] [NR-eGR]  M6  (6V)             0     0 
[03/30 18:26:17     80s] [NR-eGR]  MQ  (7H)             0     0 
[03/30 18:26:17     80s] [NR-eGR]  LM  (8V)             0     0 
[03/30 18:26:17     80s] [NR-eGR] ------------------------------
[03/30 18:26:17     80s] [NR-eGR]      Total         5447   531 
[03/30 18:26:17     80s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:17     80s] [NR-eGR] Total half perimeter of net bounding box: 5240um
[03/30 18:26:17     80s] [NR-eGR] Total length: 5447um, number of vias: 531
[03/30 18:26:17     80s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:17     80s] [NR-eGR] Total eGR-routed clock nets wire length: 504um, number of vias: 46
[03/30 18:26:17     80s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:17     80s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2399.03 MB )
[03/30 18:26:17     80s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.15 sec, Curr Mem: 2399.03 MB )
[03/30 18:26:17     80s] (I)      ===================================== Runtime Summary ======================================
[03/30 18:26:17     80s] (I)       Step                                             %     Start    Finish      Real       CPU 
[03/30 18:26:17     80s] (I)      --------------------------------------------------------------------------------------------
[03/30 18:26:17     80s] (I)       Early Global Route kernel                  100.00%  5.85 sec  5.99 sec  0.15 sec  0.09 sec 
[03/30 18:26:17     80s] (I)       +-Import and model                          10.76%  5.87 sec  5.89 sec  0.02 sec  0.02 sec 
[03/30 18:26:17     80s] (I)       | +-Create place DB                          1.12%  5.87 sec  5.87 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | +-Import place data                      1.03%  5.87 sec  5.87 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Read instances and placement         0.27%  5.87 sec  5.87 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Read nets                            0.22%  5.87 sec  5.87 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | +-Create route DB                          6.21%  5.87 sec  5.88 sec  0.01 sec  0.01 sec 
[03/30 18:26:17     80s] (I)       | | +-Import route data (6T)                 5.76%  5.87 sec  5.88 sec  0.01 sec  0.01 sec 
[03/30 18:26:17     80s] (I)       | | | +-Read blockages ( Layer 2-4 )         1.38%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Read routing blockages             0.00%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Read instance blockages            0.04%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Read PG blockages                  0.43%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Read clock blockages               0.04%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Read other blockages               0.04%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Read halo blockages                0.00%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Read boundary cut boxes            0.00%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Read blackboxes                      0.03%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Read prerouted                       0.06%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Read unlegalized nets                0.01%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Read nets                            0.08%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Set up via pillars                   0.00%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Initialize 3D grid graph             0.03%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Model blockage capacity              1.12%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Initialize 3D capacity             0.94%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | +-Read aux data                            0.25%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | +-Others data preparation                  0.07%  5.88 sec  5.88 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | +-Create route kernel                      2.58%  5.88 sec  5.89 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       +-Global Routing                            15.58%  5.89 sec  5.91 sec  0.02 sec  0.03 sec 
[03/30 18:26:17     80s] (I)       | +-Initialization                           0.14%  5.89 sec  5.89 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | +-Net group 1                             13.87%  5.89 sec  5.91 sec  0.02 sec  0.03 sec 
[03/30 18:26:17     80s] (I)       | | +-Generate topology (6T)                 2.42%  5.89 sec  5.89 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | +-Phase 1a                               1.75%  5.89 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Pattern routing (6T)                 1.44%  5.89 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Add via demand to 2D                 0.04%  5.90 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | +-Phase 1b                               0.14%  5.90 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | +-Phase 1c                               0.03%  5.90 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | +-Phase 1d                               0.03%  5.90 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | +-Phase 1e                               0.44%  5.90 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | +-Route legalization                   0.25%  5.90 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Legalize Blockage Violations       0.03%  5.90 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | | | +-Legalize Reach Aware Violations    0.02%  5.90 sec  5.90 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | +-Phase 1l                               7.06%  5.90 sec  5.91 sec  0.01 sec  0.02 sec 
[03/30 18:26:17     80s] (I)       | | | +-Layer assignment (6T)                6.71%  5.90 sec  5.91 sec  0.01 sec  0.02 sec 
[03/30 18:26:17     80s] (I)       | +-Clean cong LA                            0.00%  5.91 sec  5.91 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       +-Export 3D cong map                         0.57%  5.91 sec  5.91 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | +-Export 2D cong map                       0.14%  5.91 sec  5.91 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       +-Extract Global 3D Wires                    0.04%  5.91 sec  5.91 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       +-Track Assignment (6T)                     45.20%  5.91 sec  5.98 sec  0.07 sec  0.01 sec 
[03/30 18:26:17     80s] (I)       | +-Initialization                           0.04%  5.91 sec  5.91 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | +-Track Assignment Kernel                 44.87%  5.91 sec  5.98 sec  0.07 sec  0.01 sec 
[03/30 18:26:17     80s] (I)       | +-Free Memory                              0.00%  5.98 sec  5.98 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       +-Export                                     8.42%  5.98 sec  5.99 sec  0.01 sec  0.01 sec 
[03/30 18:26:17     80s] (I)       | +-Export DB wires                          3.08%  5.98 sec  5.98 sec  0.00 sec  0.01 sec 
[03/30 18:26:17     80s] (I)       | | +-Export all nets (6T)                   1.45%  5.98 sec  5.98 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | | +-Set wire vias (6T)                     1.29%  5.98 sec  5.98 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | +-Report wirelength                        4.49%  5.98 sec  5.99 sec  0.01 sec  0.01 sec 
[03/30 18:26:17     80s] (I)       | +-Update net boxes                         0.17%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       | +-Update timing                            0.01%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)       +-Postprocess design                         0.43%  5.99 sec  5.99 sec  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)      ====================== Summary by functions ======================
[03/30 18:26:17     80s] (I)       Lv  Step                                   %      Real       CPU 
[03/30 18:26:17     80s] (I)      ------------------------------------------------------------------
[03/30 18:26:17     80s] (I)        0  Early Global Route kernel        100.00%  0.15 sec  0.09 sec 
[03/30 18:26:17     80s] (I)        1  Track Assignment (6T)             45.20%  0.07 sec  0.01 sec 
[03/30 18:26:17     80s] (I)        1  Global Routing                    15.58%  0.02 sec  0.03 sec 
[03/30 18:26:17     80s] (I)        1  Import and model                  10.76%  0.02 sec  0.02 sec 
[03/30 18:26:17     80s] (I)        1  Export                             8.42%  0.01 sec  0.01 sec 
[03/30 18:26:17     80s] (I)        1  Export 3D cong map                 0.57%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        1  Postprocess design                 0.43%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        1  Extract Global 3D Wires            0.04%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Track Assignment Kernel           44.87%  0.07 sec  0.01 sec 
[03/30 18:26:17     80s] (I)        2  Net group 1                       13.87%  0.02 sec  0.03 sec 
[03/30 18:26:17     80s] (I)        2  Create route DB                    6.21%  0.01 sec  0.01 sec 
[03/30 18:26:17     80s] (I)        2  Report wirelength                  4.49%  0.01 sec  0.01 sec 
[03/30 18:26:17     80s] (I)        2  Export DB wires                    3.08%  0.00 sec  0.01 sec 
[03/30 18:26:17     80s] (I)        2  Create route kernel                2.58%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Create place DB                    1.12%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Read aux data                      0.25%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Initialization                     0.18%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Update net boxes                   0.17%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Export 2D cong map                 0.14%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Others data preparation            0.07%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        3  Phase 1l                           7.06%  0.01 sec  0.02 sec 
[03/30 18:26:17     80s] (I)        3  Import route data (6T)             5.76%  0.01 sec  0.01 sec 
[03/30 18:26:17     80s] (I)        3  Generate topology (6T)             2.42%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        3  Phase 1a                           1.75%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        3  Export all nets (6T)               1.45%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        3  Set wire vias (6T)                 1.29%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        3  Import place data                  1.03%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        3  Phase 1e                           0.44%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        3  Phase 1b                           0.14%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        3  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        3  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Layer assignment (6T)              6.71%  0.01 sec  0.02 sec 
[03/30 18:26:17     80s] (I)        4  Pattern routing (6T)               1.44%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Read blockages ( Layer 2-4 )       1.38%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Model blockage capacity            1.12%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Read nets                          0.29%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Read instances and placement       0.27%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Route legalization                 0.25%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Read prerouted                     0.06%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Add via demand to 2D               0.04%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Initialize 3D grid graph           0.03%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Read unlegalized nets              0.01%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        4  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Initialize 3D capacity             0.94%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Read PG blockages                  0.43%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Read other blockages               0.04%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Read clock blockages               0.04%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Read instance blockages            0.04%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Legalize Blockage Violations       0.03%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Legalize Reach Aware Violations    0.02%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/30 18:26:17     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:17     80s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:17     80s] Extraction called for design 'writeback_controller' of instances=54 and nets=141 using extraction engine 'preRoute' .
[03/30 18:26:17     80s] PreRoute RC Extraction called for design writeback_controller.
[03/30 18:26:17     80s] RC Extraction called in multi-corner(1) mode.
[03/30 18:26:17     80s] RCMode: PreRoute
[03/30 18:26:17     80s]       RC Corner Indexes            0   
[03/30 18:26:17     80s] Capacitance Scaling Factor   : 1.00000 
[03/30 18:26:17     80s] Resistance Scaling Factor    : 1.00000 
[03/30 18:26:17     80s] Clock Cap. Scaling Factor    : 1.00000 
[03/30 18:26:17     80s] Clock Res. Scaling Factor    : 1.00000 
[03/30 18:26:17     80s] Shrink Factor                : 1.00000
[03/30 18:26:17     80s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/30 18:26:17     80s] Using Quantus QRC technology file ...
[03/30 18:26:17     80s] 
[03/30 18:26:17     80s] Trim Metal Layers:
[03/30 18:26:17     80s] LayerId::1 widthSet size::1
[03/30 18:26:17     80s] LayerId::2 widthSet size::1
[03/30 18:26:17     80s] LayerId::3 widthSet size::1
[03/30 18:26:17     80s] LayerId::4 widthSet size::1
[03/30 18:26:17     80s] LayerId::5 widthSet size::1
[03/30 18:26:17     80s] LayerId::6 widthSet size::1
[03/30 18:26:17     80s] LayerId::7 widthSet size::1
[03/30 18:26:17     80s] LayerId::8 widthSet size::1
[03/30 18:26:17     80s] Updating RC grid for preRoute extraction ...
[03/30 18:26:17     80s] eee: pegSigSF::1.070000
[03/30 18:26:17     80s] Initializing multi-corner resistance tables ...
[03/30 18:26:17     80s] eee: l::1 avDens::0.098373 usedTrk::451.533610 availTrk::4590.000000 sigTrk::451.533610
[03/30 18:26:17     80s] eee: l::2 avDens::0.006982 usedTrk::25.761889 availTrk::3690.000000 sigTrk::25.761889
[03/30 18:26:17     80s] eee: l::3 avDens::0.048299 usedTrk::221.692332 availTrk::4590.000000 sigTrk::221.692332
[03/30 18:26:17     80s] eee: l::4 avDens::0.045384 usedTrk::204.228557 availTrk::4500.000000 sigTrk::204.228557
[03/30 18:26:17     80s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:17     80s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:17     80s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:17     80s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:17     80s] {RT rc-typ 0 4 4 0}
[03/30 18:26:17     80s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.187192 aWlH=0.000000 lMod=0 pMax=0.819900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/30 18:26:17     80s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2399.027M)
[03/30 18:26:17     80s] All LLGs are deleted
[03/30 18:26:17     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:17     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:17     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2399.0M, EPOCH TIME: 1680215177.910986
[03/30 18:26:17     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2399.0M, EPOCH TIME: 1680215177.911407
[03/30 18:26:17     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2399.0M, EPOCH TIME: 1680215177.911548
[03/30 18:26:17     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:17     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:17     80s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2495.0M, EPOCH TIME: 1680215177.915202
[03/30 18:26:17     80s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:17     80s] Core basic site is IBM13SITE
[03/30 18:26:17     80s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2495.0M, EPOCH TIME: 1680215177.926673
[03/30 18:26:17     80s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:17     80s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:26:17     80s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.062, MEM:2495.0M, EPOCH TIME: 1680215177.988885
[03/30 18:26:17     80s] Fast DP-INIT is on for default
[03/30 18:26:17     80s] Atter site array init, number of instance map data is 0.
[03/30 18:26:17     80s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.082, MEM:2495.0M, EPOCH TIME: 1680215177.997222
[03/30 18:26:17     80s] 
[03/30 18:26:17     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:18     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.088, MEM:2399.0M, EPOCH TIME: 1680215177.999984
[03/30 18:26:18     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] Starting delay calculation for Setup views
[03/30 18:26:18     80s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/30 18:26:18     80s] #################################################################################
[03/30 18:26:18     80s] # Design Stage: PreRoute
[03/30 18:26:18     80s] # Design Name: writeback_controller
[03/30 18:26:18     80s] # Design Mode: 130nm
[03/30 18:26:18     80s] # Analysis Mode: MMMC Non-OCV 
[03/30 18:26:18     80s] # Parasitics Mode: No SPEF/RCDB 
[03/30 18:26:18     80s] # Signoff Settings: SI Off 
[03/30 18:26:18     80s] #################################################################################
[03/30 18:26:18     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 2453.8M, InitMEM = 2453.8M)
[03/30 18:26:18     80s] Calculate delays in Single mode...
[03/30 18:26:18     80s] Start delay calculation (fullDC) (6 T). (MEM=2455.81)
[03/30 18:26:18     80s] End AAE Lib Interpolated Model. (MEM=2467.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:26:18     80s] Total number of fetched objects 98
[03/30 18:26:18     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:26:18     80s] End delay calculation. (MEM=2698.43 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:26:18     80s] End delay calculation (fullDC). (MEM=2698.43 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:26:18     80s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2698.4M) ***
[03/30 18:26:18     80s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:21 mem=2698.4M)
[03/30 18:26:18     80s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.113  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   37    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2729.0M, EPOCH TIME: 1680215178.712775
[03/30 18:26:18     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] 
[03/30 18:26:18     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:18     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.075, MEM:2730.4M, EPOCH TIME: 1680215178.787857
[03/30 18:26:18     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] Density: 1.502%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1816.5M, totSessionCpu=0:01:21 **
[03/30 18:26:18     80s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:04.2 (0.6), totSession cpu/real = 0:01:20.7/0:07:40.2 (0.2), mem = 2486.4M
[03/30 18:26:18     80s] 
[03/30 18:26:18     80s] =============================================================================================
[03/30 18:26:18     80s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[03/30 18:26:18     80s] =============================================================================================
[03/30 18:26:18     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:18     80s] ---------------------------------------------------------------------------------------------
[03/30 18:26:18     80s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:18     80s] [ OptSummaryReport       ]      1   0:00:00.2  (   5.1 % )     0:00:00.9 /  0:00:00.6    0.6
[03/30 18:26:18     80s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:18     80s] [ CellServerInit         ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.0    0.3
[03/30 18:26:18     80s] [ LibAnalyzerInit        ]      2   0:00:02.5  (  58.5 % )     0:00:02.5 /  0:00:01.7    0.7
[03/30 18:26:18     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:18     80s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:18     80s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.1    0.6
[03/30 18:26:18     80s] [ ExtractRC              ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.0    0.3
[03/30 18:26:18     80s] [ TimingUpdate           ]      1   0:00:00.2  (   4.6 % )     0:00:00.6 /  0:00:00.5    0.7
[03/30 18:26:18     80s] [ FullDelayCalc          ]      1   0:00:00.4  (  10.7 % )     0:00:00.4 /  0:00:00.3    0.7
[03/30 18:26:18     80s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.3
[03/30 18:26:18     80s] [ MISC                   ]          0:00:00.5  (  11.5 % )     0:00:00.5 /  0:00:00.2    0.4
[03/30 18:26:18     80s] ---------------------------------------------------------------------------------------------
[03/30 18:26:18     80s]  InitOpt #1 TOTAL                   0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:02.6    0.6
[03/30 18:26:18     80s] ---------------------------------------------------------------------------------------------
[03/30 18:26:18     80s] 
[03/30 18:26:18     80s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/30 18:26:18     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:26:18     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=2486.4M
[03/30 18:26:18     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2486.4M, EPOCH TIME: 1680215178.814977
[03/30 18:26:18     80s] Processing tracks to init pin-track alignment.
[03/30 18:26:18     80s] z: 2, totalTracks: 1
[03/30 18:26:18     80s] z: 4, totalTracks: 1
[03/30 18:26:18     80s] z: 6, totalTracks: 1
[03/30 18:26:18     80s] z: 8, totalTracks: 1
[03/30 18:26:18     80s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:18     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2486.4M, EPOCH TIME: 1680215178.818438
[03/30 18:26:18     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] 
[03/30 18:26:18     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:18     80s] OPERPROF:     Starting CMU at level 3, MEM:2550.4M, EPOCH TIME: 1680215178.886658
[03/30 18:26:18     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2550.4M, EPOCH TIME: 1680215178.887018
[03/30 18:26:18     80s] 
[03/30 18:26:18     80s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:18     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.070, MEM:2486.4M, EPOCH TIME: 1680215178.888453
[03/30 18:26:18     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2486.4M, EPOCH TIME: 1680215178.888597
[03/30 18:26:18     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.007, REAL:0.010, MEM:2486.4M, EPOCH TIME: 1680215178.898215
[03/30 18:26:18     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2486.4MB).
[03/30 18:26:18     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.084, MEM:2486.4M, EPOCH TIME: 1680215178.898972
[03/30 18:26:18     80s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:26:18     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=2486.4M
[03/30 18:26:18     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2486.4M, EPOCH TIME: 1680215178.900088
[03/30 18:26:18     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.011, MEM:2486.4M, EPOCH TIME: 1680215178.911480
[03/30 18:26:18     80s] TotalInstCnt at PhyDesignMc Destruction: 54
[03/30 18:26:18     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:26:18     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=2486.4M
[03/30 18:26:18     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2486.4M, EPOCH TIME: 1680215178.912822
[03/30 18:26:18     80s] Processing tracks to init pin-track alignment.
[03/30 18:26:18     80s] z: 2, totalTracks: 1
[03/30 18:26:18     80s] z: 4, totalTracks: 1
[03/30 18:26:18     80s] z: 6, totalTracks: 1
[03/30 18:26:18     80s] z: 8, totalTracks: 1
[03/30 18:26:18     80s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:18     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2486.4M, EPOCH TIME: 1680215178.916637
[03/30 18:26:18     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] 
[03/30 18:26:18     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:18     80s] OPERPROF:     Starting CMU at level 3, MEM:2550.4M, EPOCH TIME: 1680215178.987056
[03/30 18:26:18     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2550.4M, EPOCH TIME: 1680215178.987410
[03/30 18:26:18     80s] 
[03/30 18:26:18     80s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:18     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.072, MEM:2486.4M, EPOCH TIME: 1680215178.988335
[03/30 18:26:18     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2486.4M, EPOCH TIME: 1680215178.988480
[03/30 18:26:18     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.005, MEM:2486.4M, EPOCH TIME: 1680215178.993573
[03/30 18:26:18     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2486.4MB).
[03/30 18:26:18     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.081, MEM:2486.4M, EPOCH TIME: 1680215178.993993
[03/30 18:26:18     80s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:26:18     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=2486.4M
[03/30 18:26:18     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2486.4M, EPOCH TIME: 1680215178.994445
[03/30 18:26:18     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:18     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:19     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:2486.4M, EPOCH TIME: 1680215179.000322
[03/30 18:26:19     80s] TotalInstCnt at PhyDesignMc Destruction: 54
[03/30 18:26:19     80s] *** Starting optimizing excluded clock nets MEM= 2486.4M) ***
[03/30 18:26:19     80s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2486.4M) ***
[03/30 18:26:19     80s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/30 18:26:19     80s] Begin: GigaOpt Route Type Constraints Refinement
[03/30 18:26:19     80s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:20.8/0:07:40.4 (0.2), mem = 2486.4M
[03/30 18:26:19     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2029537.1
[03/30 18:26:19     80s] ### Creating RouteCongInterface, started
[03/30 18:26:19     80s] ### Creating TopoMgr, started
[03/30 18:26:19     80s] ### Creating TopoMgr, finished
[03/30 18:26:19     80s] #optDebug: Start CG creation (mem=2486.4M)
[03/30 18:26:19     80s]  ...initializing CG  maxDriveDist 1605.198000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.519000 
[03/30 18:26:19     80s] (cpu=0:00:00.1, mem=2563.0M)
[03/30 18:26:19     80s]  ...processing cgPrt (cpu=0:00:00.1, mem=2563.0M)
[03/30 18:26:19     80s]  ...processing cgEgp (cpu=0:00:00.1, mem=2563.0M)
[03/30 18:26:19     80s]  ...processing cgPbk (cpu=0:00:00.1, mem=2563.0M)
[03/30 18:26:19     80s]  ...processing cgNrb(cpu=0:00:00.1, mem=2563.0M)
[03/30 18:26:19     80s]  ...processing cgObs (cpu=0:00:00.1, mem=2563.0M)
[03/30 18:26:19     80s]  ...processing cgCon (cpu=0:00:00.1, mem=2563.0M)
[03/30 18:26:19     80s]  ...processing cgPdm (cpu=0:00:00.1, mem=2563.0M)
[03/30 18:26:19     80s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2563.0M)
[03/30 18:26:19     80s] 
[03/30 18:26:19     80s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/30 18:26:19     80s] 
[03/30 18:26:19     80s] #optDebug: {0, 1.000}
[03/30 18:26:19     80s] ### Creating RouteCongInterface, finished
[03/30 18:26:19     80s] Updated routing constraints on 0 nets.
[03/30 18:26:19     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2029537.1
[03/30 18:26:19     80s] Bottom Preferred Layer:
[03/30 18:26:19     80s]     None
[03/30 18:26:19     80s] Via Pillar Rule:
[03/30 18:26:19     80s]     None
[03/30 18:26:19     80s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:20.9/0:07:40.5 (0.2), mem = 2563.0M
[03/30 18:26:19     80s] 
[03/30 18:26:19     80s] =============================================================================================
[03/30 18:26:19     80s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[03/30 18:26:19     80s] =============================================================================================
[03/30 18:26:19     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:19     80s] ---------------------------------------------------------------------------------------------
[03/30 18:26:19     80s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  87.3 % )     0:00:00.1 /  0:00:00.1    0.8
[03/30 18:26:19     80s] [ MISC                   ]          0:00:00.0  (  12.7 % )     0:00:00.0 /  0:00:00.0    1.3
[03/30 18:26:19     80s] ---------------------------------------------------------------------------------------------
[03/30 18:26:19     80s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/30 18:26:19     80s] ---------------------------------------------------------------------------------------------
[03/30 18:26:19     80s] 
[03/30 18:26:19     80s] End: GigaOpt Route Type Constraints Refinement
[03/30 18:26:19     80s] The useful skew maximum allowed delay is: 0.3
[03/30 18:26:19     80s] Deleting Lib Analyzer.
[03/30 18:26:19     80s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:20.9/0:07:40.7 (0.2), mem = 2563.0M
[03/30 18:26:19     80s] Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
[03/30 18:26:19     80s] Info: 1 clock net  excluded from IPO operation.
[03/30 18:26:19     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=2563.0M
[03/30 18:26:19     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=2563.0M
[03/30 18:26:19     80s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/30 18:26:19     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2029537.2
[03/30 18:26:19     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:26:19     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=2563.0M
[03/30 18:26:19     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2563.0M, EPOCH TIME: 1680215179.401447
[03/30 18:26:19     80s] Processing tracks to init pin-track alignment.
[03/30 18:26:19     80s] z: 2, totalTracks: 1
[03/30 18:26:19     80s] z: 4, totalTracks: 1
[03/30 18:26:19     80s] z: 6, totalTracks: 1
[03/30 18:26:19     80s] z: 8, totalTracks: 1
[03/30 18:26:19     80s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:19     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2563.0M, EPOCH TIME: 1680215179.404974
[03/30 18:26:19     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:19     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:19     81s] 
[03/30 18:26:19     81s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:19     81s] OPERPROF:     Starting CMU at level 3, MEM:2627.0M, EPOCH TIME: 1680215179.428660
[03/30 18:26:19     81s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2627.0M, EPOCH TIME: 1680215179.428985
[03/30 18:26:19     81s] 
[03/30 18:26:19     81s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:19     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.025, MEM:2563.0M, EPOCH TIME: 1680215179.429548
[03/30 18:26:19     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2563.0M, EPOCH TIME: 1680215179.430067
[03/30 18:26:19     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2563.0M, EPOCH TIME: 1680215179.432703
[03/30 18:26:19     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2563.0MB).
[03/30 18:26:19     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.083, MEM:2563.0M, EPOCH TIME: 1680215179.484152
[03/30 18:26:19     81s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:26:19     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=2563.0M
[03/30 18:26:19     81s] 
[03/30 18:26:19     81s] Footprint cell information for calculating maxBufDist
[03/30 18:26:19     81s] *info: There are 16 candidate Buffer cells
[03/30 18:26:19     81s] *info: There are 15 candidate Inverter cells
[03/30 18:26:19     81s] 
[03/30 18:26:19     81s] #optDebug: Start CG creation (mem=2563.0M)
[03/30 18:26:19     81s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/30 18:26:19     81s] (cpu=0:00:00.1, mem=2570.8M)
[03/30 18:26:19     81s]  ...processing cgPrt (cpu=0:00:00.1, mem=2570.8M)
[03/30 18:26:19     81s]  ...processing cgEgp (cpu=0:00:00.1, mem=2570.8M)
[03/30 18:26:19     81s]  ...processing cgPbk (cpu=0:00:00.1, mem=2570.8M)
[03/30 18:26:19     81s]  ...processing cgNrb(cpu=0:00:00.1, mem=2570.8M)
[03/30 18:26:19     81s]  ...processing cgObs (cpu=0:00:00.1, mem=2570.8M)
[03/30 18:26:19     81s]  ...processing cgCon (cpu=0:00:00.1, mem=2570.8M)
[03/30 18:26:19     81s]  ...processing cgPdm (cpu=0:00:00.1, mem=2570.8M)
[03/30 18:26:19     81s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2570.8M)
[03/30 18:26:19     81s] ### Creating RouteCongInterface, started
[03/30 18:26:19     81s] 
[03/30 18:26:19     81s] Creating Lib Analyzer ...
[03/30 18:26:19     81s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:26:19     81s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:26:19     81s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:26:19     81s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/30 18:26:19     81s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:26:19     81s] 
[03/30 18:26:19     81s] {RT rc-typ 0 4 4 0}
[03/30 18:26:21     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:22 mem=2570.8M
[03/30 18:26:21     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:22 mem=2570.8M
[03/30 18:26:21     82s] Creating Lib Analyzer, finished. 
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] #optDebug: {0, 1.000}
[03/30 18:26:21     82s] ### Creating RouteCongInterface, finished
[03/30 18:26:21     82s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2843.6M, EPOCH TIME: 1680215181.413107
[03/30 18:26:21     82s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2843.6M, EPOCH TIME: 1680215181.413444
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] Netlist preparation processing... 
[03/30 18:26:21     82s] Removed 0 instance
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__7_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__6_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__5_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__4_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__3_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__2_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__1_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__0_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__7_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__6_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__5_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__4_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__3_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__2_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__1_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] **WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__0_ is an undriven net with 1 fanouts.
[03/30 18:26:21     82s] *info: Marking 0 isolation instances dont touch
[03/30 18:26:21     82s] *info: Marking 0 level shifter instances dont touch
[03/30 18:26:21     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2798.3M, EPOCH TIME: 1680215181.427450
[03/30 18:26:21     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:21     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:21     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:21     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:21     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2527.7M, EPOCH TIME: 1680215181.435411
[03/30 18:26:21     82s] TotalInstCnt at PhyDesignMc Destruction: 54
[03/30 18:26:21     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2029537.2
[03/30 18:26:21     82s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:02.1 (0.7), totSession cpu/real = 0:01:22.5/0:07:42.8 (0.2), mem = 2527.7M
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] =============================================================================================
[03/30 18:26:21     82s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[03/30 18:26:21     82s] =============================================================================================
[03/30 18:26:21     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:21     82s] ---------------------------------------------------------------------------------------------
[03/30 18:26:21     82s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  56.2 % )     0:00:01.2 /  0:00:00.8    0.7
[03/30 18:26:21     82s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:21     82s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.0    0.6
[03/30 18:26:21     82s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:21     82s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:01.2 /  0:00:00.9    0.7
[03/30 18:26:21     82s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  14.9 % )     0:00:00.3 /  0:00:00.2    0.7
[03/30 18:26:21     82s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:21     82s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:21     82s] [ MISC                   ]          0:00:00.5  (  23.7 % )     0:00:00.5 /  0:00:00.4    0.8
[03/30 18:26:21     82s] ---------------------------------------------------------------------------------------------
[03/30 18:26:21     82s]  SimplifyNetlist #1 TOTAL           0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.5    0.7
[03/30 18:26:21     82s] ---------------------------------------------------------------------------------------------
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:26:21     82s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] Active setup views:
[03/30 18:26:21     82s]  setupAnalysis
[03/30 18:26:21     82s]   Dominating endpoints: 0
[03/30 18:26:21     82s]   Dominating TNS: -0.000
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] Activate optFanout-based MLT
[03/30 18:26:21     82s] Deleting Lib Analyzer.
[03/30 18:26:21     82s] Begin: GigaOpt Global Optimization
[03/30 18:26:21     82s] *info: use new DP (enabled)
[03/30 18:26:21     82s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/30 18:26:21     82s] Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
[03/30 18:26:21     82s] Info: 1 clock net  excluded from IPO operation.
[03/30 18:26:21     82s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:22.6/0:07:42.9 (0.2), mem = 2659.8M
[03/30 18:26:21     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2029537.3
[03/30 18:26:21     82s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:26:21     82s] ### Creating PhyDesignMc. totSessionCpu=0:01:23 mem=2659.8M
[03/30 18:26:21     82s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/30 18:26:21     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:2659.8M, EPOCH TIME: 1680215181.526007
[03/30 18:26:21     82s] Processing tracks to init pin-track alignment.
[03/30 18:26:21     82s] z: 2, totalTracks: 1
[03/30 18:26:21     82s] z: 4, totalTracks: 1
[03/30 18:26:21     82s] z: 6, totalTracks: 1
[03/30 18:26:21     82s] z: 8, totalTracks: 1
[03/30 18:26:21     82s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:21     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2659.8M, EPOCH TIME: 1680215181.530191
[03/30 18:26:21     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:21     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:21     82s] OPERPROF:     Starting CMU at level 3, MEM:2725.3M, EPOCH TIME: 1680215181.603949
[03/30 18:26:21     82s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2725.3M, EPOCH TIME: 1680215181.604295
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:21     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.076, MEM:2661.3M, EPOCH TIME: 1680215181.606322
[03/30 18:26:21     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2661.3M, EPOCH TIME: 1680215181.606578
[03/30 18:26:21     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2661.3M, EPOCH TIME: 1680215181.609599
[03/30 18:26:21     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2661.3MB).
[03/30 18:26:21     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.084, MEM:2661.3M, EPOCH TIME: 1680215181.609875
[03/30 18:26:21     82s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:26:21     82s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:23 mem=2661.3M
[03/30 18:26:21     82s] ### Creating RouteCongInterface, started
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] Creating Lib Analyzer ...
[03/30 18:26:21     82s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:26:21     82s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:26:21     82s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:26:21     82s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/30 18:26:21     82s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:26:21     82s] 
[03/30 18:26:21     82s] {RT rc-typ 0 4 4 0}
[03/30 18:26:22     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=2661.3M
[03/30 18:26:22     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=2661.3M
[03/30 18:26:22     83s] Creating Lib Analyzer, finished. 
[03/30 18:26:22     83s] 
[03/30 18:26:22     83s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/30 18:26:22     83s] 
[03/30 18:26:22     83s] #optDebug: {0, 1.000}
[03/30 18:26:22     83s] ### Creating RouteCongInterface, finished
[03/30 18:26:22     83s] *info: 1 clock net excluded
[03/30 18:26:22     83s] *info: 33 no-driver nets excluded.
[03/30 18:26:23     83s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2857.8M, EPOCH TIME: 1680215183.054481
[03/30 18:26:23     83s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2857.8M, EPOCH TIME: 1680215183.054724
[03/30 18:26:23     83s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/30 18:26:23     84s] Info: End MT loop @oiCellDelayCachingJob.
[03/30 18:26:23     84s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:26:23     84s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:26:23     84s] ** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
[03/30 18:26:23     84s] +--------+--------+---------+------------+--------+-------------+---------+---------------------+
[03/30 18:26:23     84s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|      End Point      |
[03/30 18:26:23     84s] +--------+--------+---------+------------+--------+-------------+---------+---------------------+
[03/30 18:26:23     84s] |   0.050|   0.000|    1.50%|   0:00:00.0| 2857.8M|setupAnalysis|       NA| NA                  |
[03/30 18:26:23     84s] +--------+--------+---------+------------+--------+-------------+---------+---------------------+
[03/30 18:26:23     84s] 
[03/30 18:26:23     84s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2857.8M) ***
[03/30 18:26:23     84s] 
[03/30 18:26:23     84s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2857.8M) ***
[03/30 18:26:23     84s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/30 18:26:23     84s] Total-nets :: 86, Stn-nets :: 0, ratio :: 0 %, Total-len 5446.8, Stn-len 0
[03/30 18:26:23     84s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2698.0M, EPOCH TIME: 1680215183.246458
[03/30 18:26:23     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:23     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:23     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:23     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:23     84s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.045, MEM:2553.4M, EPOCH TIME: 1680215183.291941
[03/30 18:26:23     84s] TotalInstCnt at PhyDesignMc Destruction: 54
[03/30 18:26:23     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2029537.3
[03/30 18:26:23     84s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.8 (0.9), totSession cpu/real = 0:01:24.2/0:07:44.7 (0.2), mem = 2553.4M
[03/30 18:26:23     84s] 
[03/30 18:26:23     84s] =============================================================================================
[03/30 18:26:23     84s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[03/30 18:26:23     84s] =============================================================================================
[03/30 18:26:23     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:23     84s] ---------------------------------------------------------------------------------------------
[03/30 18:26:23     84s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:23     84s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  57.8 % )     0:00:01.0 /  0:00:00.9    0.9
[03/30 18:26:23     84s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:23     84s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.0    0.3
[03/30 18:26:23     84s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:23     84s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.0 /  0:00:00.9    0.9
[03/30 18:26:23     84s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:23     84s] [ TransformInit          ]      1   0:00:00.4  (  21.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/30 18:26:23     84s] [ MISC                   ]          0:00:00.3  (  14.8 % )     0:00:00.3 /  0:00:00.3    1.3
[03/30 18:26:23     84s] ---------------------------------------------------------------------------------------------
[03/30 18:26:23     84s]  GlobalOpt #1 TOTAL                 0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.6    0.9
[03/30 18:26:23     84s] ---------------------------------------------------------------------------------------------
[03/30 18:26:23     84s] 
[03/30 18:26:23     84s] End: GigaOpt Global Optimization
[03/30 18:26:23     84s] Deactivate optFanout-based MLT
[03/30 18:26:23     84s] *** Timing Is met
[03/30 18:26:23     84s] *** Check timing (0:00:00.0)
[03/30 18:26:23     84s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/30 18:26:23     84s] Deleting Lib Analyzer.
[03/30 18:26:23     84s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/30 18:26:23     84s] Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
[03/30 18:26:23     84s] Info: 1 clock net  excluded from IPO operation.
[03/30 18:26:23     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=2553.4M
[03/30 18:26:23     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=2553.4M
[03/30 18:26:23     84s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/30 18:26:23     84s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:26:23     84s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=2814.8M
[03/30 18:26:23     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:2814.8M, EPOCH TIME: 1680215183.392630
[03/30 18:26:23     84s] Processing tracks to init pin-track alignment.
[03/30 18:26:23     84s] z: 2, totalTracks: 1
[03/30 18:26:23     84s] z: 4, totalTracks: 1
[03/30 18:26:23     84s] z: 6, totalTracks: 1
[03/30 18:26:23     84s] z: 8, totalTracks: 1
[03/30 18:26:23     84s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:23     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2814.8M, EPOCH TIME: 1680215183.398081
[03/30 18:26:23     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:23     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:23     84s] 
[03/30 18:26:23     84s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:23     84s] OPERPROF:     Starting CMU at level 3, MEM:2910.8M, EPOCH TIME: 1680215183.429860
[03/30 18:26:23     84s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2910.8M, EPOCH TIME: 1680215183.430220
[03/30 18:26:23     84s] 
[03/30 18:26:23     84s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:23     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.085, MEM:2846.8M, EPOCH TIME: 1680215183.482797
[03/30 18:26:23     84s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2846.8M, EPOCH TIME: 1680215183.483063
[03/30 18:26:23     84s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2846.8M, EPOCH TIME: 1680215183.486253
[03/30 18:26:23     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2846.8MB).
[03/30 18:26:23     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.094, MEM:2846.8M, EPOCH TIME: 1680215183.486589
[03/30 18:26:23     84s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:26:23     84s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=2846.8M
[03/30 18:26:23     84s] Begin: Area Reclaim Optimization
[03/30 18:26:23     84s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:24.3/0:07:44.9 (0.2), mem = 2846.8M
[03/30 18:26:23     84s] 
[03/30 18:26:23     84s] Creating Lib Analyzer ...
[03/30 18:26:23     84s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:26:23     84s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:26:23     84s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:26:23     84s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/30 18:26:23     84s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:26:23     84s] 
[03/30 18:26:23     84s] {RT rc-typ 0 4 4 0}
[03/30 18:26:24     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=2848.8M
[03/30 18:26:24     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=2848.8M
[03/30 18:26:24     85s] Creating Lib Analyzer, finished. 
[03/30 18:26:24     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2029537.4
[03/30 18:26:24     85s] ### Creating RouteCongInterface, started
[03/30 18:26:24     85s] 
[03/30 18:26:24     85s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/30 18:26:24     85s] 
[03/30 18:26:24     85s] #optDebug: {0, 1.000}
[03/30 18:26:24     85s] ### Creating RouteCongInterface, finished
[03/30 18:26:24     85s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2848.8M, EPOCH TIME: 1680215184.819192
[03/30 18:26:24     85s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2848.8M, EPOCH TIME: 1680215184.819436
[03/30 18:26:24     85s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:26:24     85s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:26:24     85s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 1.50
[03/30 18:26:24     85s] +---------+---------+--------+--------+------------+--------+
[03/30 18:26:24     85s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/30 18:26:24     85s] +---------+---------+--------+--------+------------+--------+
[03/30 18:26:24     85s] |    1.50%|        -|   0.050|   0.000|   0:00:00.0| 2848.8M|
[03/30 18:26:24     85s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/30 18:26:24     85s] |    1.50%|        0|   0.050|   0.000|   0:00:00.0| 2848.8M|
[03/30 18:26:24     85s] |    1.50%|        0|   0.050|   0.000|   0:00:00.0| 2848.8M|
[03/30 18:26:24     85s] |    1.48%|        4|   0.050|   0.000|   0:00:00.0| 2989.3M|
[03/30 18:26:24     85s] |    1.48%|        0|   0.050|   0.000|   0:00:00.0| 2989.3M|
[03/30 18:26:24     85s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/30 18:26:24     85s] |    1.48%|        0|   0.050|   0.000|   0:00:00.0| 2989.3M|
[03/30 18:26:24     85s] +---------+---------+--------+--------+------------+--------+
[03/30 18:26:24     85s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 1.48
[03/30 18:26:24     85s] 
[03/30 18:26:24     85s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4 **
[03/30 18:26:24     85s] --------------------------------------------------------------
[03/30 18:26:24     85s] |                                   | Total     | Sequential |
[03/30 18:26:24     85s] --------------------------------------------------------------
[03/30 18:26:24     85s] | Num insts resized                 |       4  |       0    |
[03/30 18:26:24     85s] | Num insts undone                  |       0  |       0    |
[03/30 18:26:24     85s] | Num insts Downsized               |       4  |       0    |
[03/30 18:26:24     85s] | Num insts Samesized               |       0  |       0    |
[03/30 18:26:24     85s] | Num insts Upsized                 |       0  |       0    |
[03/30 18:26:24     85s] | Num multiple commits+uncommits    |       0  |       -    |
[03/30 18:26:24     85s] --------------------------------------------------------------
[03/30 18:26:24     85s] 
[03/30 18:26:24     85s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/30 18:26:24     85s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[03/30 18:26:24     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2029537.4
[03/30 18:26:24     85s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.5 (0.9), totSession cpu/real = 0:01:25.6/0:07:46.4 (0.2), mem = 2989.3M
[03/30 18:26:24     85s] 
[03/30 18:26:24     85s] =============================================================================================
[03/30 18:26:24     85s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[03/30 18:26:24     85s] =============================================================================================
[03/30 18:26:24     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:24     85s] ---------------------------------------------------------------------------------------------
[03/30 18:26:24     85s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:24     85s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  63.4 % )     0:00:01.0 /  0:00:00.8    0.9
[03/30 18:26:24     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:24     85s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:24     85s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:24     85s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:24     85s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.6
[03/30 18:26:24     85s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.1 % )     0:00:00.2 /  0:00:00.1    0.6
[03/30 18:26:24     85s] [ OptGetWeight           ]     24   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:24     85s] [ OptEval                ]     24   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.0    0.2
[03/30 18:26:24     85s] [ OptCommit              ]     24   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:24     85s] [ PostCommitDelayUpdate  ]     24   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[03/30 18:26:24     85s] [ IncrDelayCalc          ]     15   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[03/30 18:26:24     85s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[03/30 18:26:24     85s] [ MISC                   ]          0:00:00.4  (  24.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/30 18:26:24     85s] ---------------------------------------------------------------------------------------------
[03/30 18:26:24     85s]  AreaOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.3    0.9
[03/30 18:26:24     85s] ---------------------------------------------------------------------------------------------
[03/30 18:26:24     85s] 
[03/30 18:26:24     85s] Executing incremental physical updates
[03/30 18:26:24     85s] Executing incremental physical updates
[03/30 18:26:25     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2828.0M, EPOCH TIME: 1680215185.002239
[03/30 18:26:25     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:25     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:25     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:25     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:25     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.011, MEM:2574.5M, EPOCH TIME: 1680215185.013259
[03/30 18:26:25     85s] TotalInstCnt at PhyDesignMc Destruction: 54
[03/30 18:26:25     85s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2574.52M, totSessionCpu=0:01:26).
[03/30 18:26:25     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2574.5M, EPOCH TIME: 1680215185.089819
[03/30 18:26:25     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:25     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:25     85s] 
[03/30 18:26:25     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:25     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.027, MEM:2574.5M, EPOCH TIME: 1680215185.117091
[03/30 18:26:25     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:25     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:25     85s] **INFO: Flow update: Design is easy to close.
[03/30 18:26:25     85s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:25.6/0:07:46.5 (0.2), mem = 2574.5M
[03/30 18:26:25     85s] 
[03/30 18:26:25     85s] *** Start incrementalPlace ***
[03/30 18:26:25     85s] User Input Parameters:
[03/30 18:26:25     85s] - Congestion Driven    : On
[03/30 18:26:25     85s] - Timing Driven        : On
[03/30 18:26:25     85s] - Area-Violation Based : On
[03/30 18:26:25     85s] - Start Rollback Level : -5
[03/30 18:26:25     85s] - Legalized            : On
[03/30 18:26:25     85s] - Window Based         : Off
[03/30 18:26:25     85s] - eDen incr mode       : Off
[03/30 18:26:25     85s] - Small incr mode      : Off
[03/30 18:26:25     85s] 
[03/30 18:26:25     85s] no activity file in design. spp won't run.
[03/30 18:26:25     85s] Effort level <high> specified for reg2reg path_group
[03/30 18:26:25     85s] No Views given, use default active views for adaptive view pruning
[03/30 18:26:25     85s] SKP will enable view:
[03/30 18:26:25     85s]   setupAnalysis
[03/30 18:26:25     85s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2576.5M, EPOCH TIME: 1680215185.448771
[03/30 18:26:25     85s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:25     85s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:25     85s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:2576.5M, EPOCH TIME: 1680215185.456715
[03/30 18:26:25     85s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2576.5M, EPOCH TIME: 1680215185.456887
[03/30 18:26:25     85s] Starting Early Global Route congestion estimation: mem = 2576.5M
[03/30 18:26:25     85s] (I)      ================== Layers ==================
[03/30 18:26:25     85s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:25     85s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/30 18:26:25     85s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:25     85s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/30 18:26:25     85s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/30 18:26:25     85s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/30 18:26:25     85s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/30 18:26:25     85s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/30 18:26:25     85s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/30 18:26:25     85s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/30 18:26:25     85s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/30 18:26:25     85s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/30 18:26:25     85s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/30 18:26:25     85s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/30 18:26:25     85s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/30 18:26:25     85s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/30 18:26:25     85s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/30 18:26:25     85s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/30 18:26:25     85s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/30 18:26:25     85s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:25     85s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/30 18:26:25     85s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:25     85s] (I)      Started Import and model ( Curr Mem: 2576.52 MB )
[03/30 18:26:25     85s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:25     85s] (I)      == Non-default Options ==
[03/30 18:26:25     85s] (I)      Maximum routing layer                              : 4
[03/30 18:26:25     85s] (I)      Number of threads                                  : 6
[03/30 18:26:25     85s] (I)      Use non-blocking free Dbs wires                    : false
[03/30 18:26:25     85s] (I)      Method to set GCell size                           : row
[03/30 18:26:25     85s] (I)      Counted 2444 PG shapes. We will not process PG shapes layer by layer.
[03/30 18:26:25     85s] (I)      Use row-based GCell size
[03/30 18:26:25     85s] (I)      Use row-based GCell align
[03/30 18:26:25     85s] (I)      layer 0 area = 89000
[03/30 18:26:25     85s] (I)      layer 1 area = 120000
[03/30 18:26:25     85s] (I)      layer 2 area = 120000
[03/30 18:26:25     85s] (I)      layer 3 area = 120000
[03/30 18:26:25     85s] (I)      GCell unit size   : 3600
[03/30 18:26:25     85s] (I)      GCell multiplier  : 1
[03/30 18:26:25     85s] (I)      GCell row height  : 3600
[03/30 18:26:25     85s] (I)      Actual row height : 3600
[03/30 18:26:25     85s] (I)      GCell align ref   : 7000 7000
[03/30 18:26:25     85s] [NR-eGR] Track table information for default rule: 
[03/30 18:26:25     85s] [NR-eGR] M1 has single uniform track structure
[03/30 18:26:25     85s] [NR-eGR] M2 has single uniform track structure
[03/30 18:26:25     85s] [NR-eGR] M3 has single uniform track structure
[03/30 18:26:25     85s] [NR-eGR] M4 has single uniform track structure
[03/30 18:26:25     85s] [NR-eGR] M5 has single uniform track structure
[03/30 18:26:25     85s] [NR-eGR] M6 has single uniform track structure
[03/30 18:26:25     85s] [NR-eGR] MQ has single uniform track structure
[03/30 18:26:25     85s] [NR-eGR] LM has single uniform track structure
[03/30 18:26:25     85s] (I)      ============== Default via ===============
[03/30 18:26:25     85s] (I)      +---+------------------+-----------------+
[03/30 18:26:25     85s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/30 18:26:25     85s] (I)      +---+------------------+-----------------+
[03/30 18:26:25     85s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/30 18:26:25     85s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/30 18:26:25     85s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/30 18:26:25     85s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/30 18:26:25     85s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/30 18:26:25     85s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/30 18:26:25     85s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/30 18:26:25     85s] (I)      +---+------------------+-----------------+
[03/30 18:26:25     85s] [NR-eGR] Read 4092 PG shapes
[03/30 18:26:25     85s] [NR-eGR] Read 0 clock shapes
[03/30 18:26:25     85s] [NR-eGR] Read 0 other shapes
[03/30 18:26:25     85s] [NR-eGR] #Routing Blockages  : 0
[03/30 18:26:25     85s] [NR-eGR] #Instance Blockages : 0
[03/30 18:26:25     85s] [NR-eGR] #PG Blockages       : 4092
[03/30 18:26:25     85s] [NR-eGR] #Halo Blockages     : 0
[03/30 18:26:25     85s] [NR-eGR] #Boundary Blockages : 0
[03/30 18:26:25     85s] [NR-eGR] #Clock Blockages    : 0
[03/30 18:26:25     85s] [NR-eGR] #Other Blockages    : 0
[03/30 18:26:25     85s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/30 18:26:25     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/30 18:26:25     85s] [NR-eGR] Read 86 nets ( ignored 0 )
[03/30 18:26:25     85s] (I)      early_global_route_priority property id does not exist.
[03/30 18:26:25     85s] (I)      Read Num Blocks=4092  Num Prerouted Wires=0  Num CS=0
[03/30 18:26:25     85s] (I)      Layer 1 (V) : #blockages 1468 : #preroutes 0
[03/30 18:26:25     85s] (I)      Layer 2 (H) : #blockages 1682 : #preroutes 0
[03/30 18:26:25     85s] (I)      Layer 3 (V) : #blockages 942 : #preroutes 0
[03/30 18:26:25     85s] (I)      Number of ignored nets                =      0
[03/30 18:26:25     85s] (I)      Number of connected nets              =      0
[03/30 18:26:25     85s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/30 18:26:25     85s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/30 18:26:25     85s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/30 18:26:25     85s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/30 18:26:25     85s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/30 18:26:25     85s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/30 18:26:25     85s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/30 18:26:25     85s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/30 18:26:25     85s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/30 18:26:25     85s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/30 18:26:25     85s] (I)      Ndr track 0 does not exist
[03/30 18:26:25     85s] (I)      ---------------------Grid Graph Info--------------------
[03/30 18:26:25     85s] (I)      Routing area        : (0, 0) - (600000, 100000)
[03/30 18:26:25     85s] (I)      Core area           : (7000, 7000) - (593000, 93000)
[03/30 18:26:25     85s] (I)      Site width          :   400  (dbu)
[03/30 18:26:25     85s] (I)      Row height          :  3600  (dbu)
[03/30 18:26:25     85s] (I)      GCell row height    :  3600  (dbu)
[03/30 18:26:25     85s] (I)      GCell width         :  3600  (dbu)
[03/30 18:26:25     85s] (I)      GCell height        :  3600  (dbu)
[03/30 18:26:25     85s] (I)      Grid                :   166    27     4
[03/30 18:26:25     85s] (I)      Layer numbers       :     1     2     3     4
[03/30 18:26:25     85s] (I)      Vertical capacity   :     0  3600     0  3600
[03/30 18:26:25     85s] (I)      Horizontal capacity :     0     0  3600     0
[03/30 18:26:25     85s] (I)      Default wire width  :   160   200   200   200
[03/30 18:26:25     85s] (I)      Default wire space  :   160   200   200   200
[03/30 18:26:25     85s] (I)      Default wire pitch  :   320   400   400   400
[03/30 18:26:25     85s] (I)      Default pitch size  :   320   400   400   400
[03/30 18:26:25     85s] (I)      First track coord   :   400   400   400   400
[03/30 18:26:25     85s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/30 18:26:25     85s] (I)      Total num of tracks :   249  1499   249  1499
[03/30 18:26:25     85s] (I)      Num of masks        :     1     1     1     1
[03/30 18:26:25     85s] (I)      Num of trim masks   :     0     0     0     0
[03/30 18:26:25     85s] (I)      --------------------------------------------------------
[03/30 18:26:25     85s] 
[03/30 18:26:25     85s] [NR-eGR] ============ Routing rule table ============
[03/30 18:26:25     85s] [NR-eGR] Rule id: 0  Nets: 86
[03/30 18:26:25     85s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/30 18:26:25     85s] (I)                    Layer    2    3    4 
[03/30 18:26:25     85s] (I)                    Pitch  400  400  400 
[03/30 18:26:25     85s] (I)             #Used tracks    1    1    1 
[03/30 18:26:25     85s] (I)       #Fully used tracks    1    1    1 
[03/30 18:26:25     85s] [NR-eGR] ========================================
[03/30 18:26:25     85s] [NR-eGR] 
[03/30 18:26:25     85s] (I)      =============== Blocked Tracks ===============
[03/30 18:26:25     85s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:25     85s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/30 18:26:25     85s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:25     85s] (I)      |     1 |       0 |        0 |         0.00% |
[03/30 18:26:25     85s] (I)      |     2 |   40473 |    13700 |        33.85% |
[03/30 18:26:25     85s] (I)      |     3 |   41334 |     9564 |        23.14% |
[03/30 18:26:25     85s] (I)      |     4 |   40473 |     9112 |        22.51% |
[03/30 18:26:25     85s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:25     85s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.52 MB )
[03/30 18:26:25     85s] (I)      Reset routing kernel
[03/30 18:26:25     85s] (I)      Started Global Routing ( Curr Mem: 2576.52 MB )
[03/30 18:26:25     85s] (I)      totalPins=231  totalGlobalPin=231 (100.00%)
[03/30 18:26:25     85s] (I)      total 2D Cap : 96150 = (32100 H, 64050 V)
[03/30 18:26:25     85s] [NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[03/30 18:26:25     85s] (I)      
[03/30 18:26:25     85s] (I)      ============  Phase 1a Route ============
[03/30 18:26:25     85s] (I)      Usage: 1483 = (1047 H, 436 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.570e+03um V)
[03/30 18:26:25     85s] (I)      
[03/30 18:26:25     85s] (I)      ============  Phase 1b Route ============
[03/30 18:26:25     85s] (I)      Usage: 1483 = (1047 H, 436 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.570e+03um V)
[03/30 18:26:25     85s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.338800e+03um
[03/30 18:26:25     85s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/30 18:26:25     85s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/30 18:26:25     85s] (I)      
[03/30 18:26:25     85s] (I)      ============  Phase 1c Route ============
[03/30 18:26:25     85s] (I)      Usage: 1483 = (1047 H, 436 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.570e+03um V)
[03/30 18:26:25     85s] (I)      
[03/30 18:26:25     85s] (I)      ============  Phase 1d Route ============
[03/30 18:26:25     85s] (I)      Usage: 1483 = (1047 H, 436 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.570e+03um V)
[03/30 18:26:25     85s] (I)      
[03/30 18:26:25     85s] (I)      ============  Phase 1e Route ============
[03/30 18:26:25     85s] (I)      Usage: 1483 = (1047 H, 436 V) = (3.26% H, 0.68% V) = (3.769e+03um H, 1.570e+03um V)
[03/30 18:26:25     85s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.338800e+03um
[03/30 18:26:25     85s] (I)      
[03/30 18:26:25     85s] (I)      ============  Phase 1l Route ============
[03/30 18:26:25     85s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/30 18:26:25     85s] (I)      Layer  2:      32929       267         0        1467       37377    ( 3.78%) 
[03/30 18:26:25     85s] (I)      Layer  3:      32494      1059         0         216       39879    ( 0.54%) 
[03/30 18:26:25     85s] (I)      Layer  4:      30151       232         0           0       38844    ( 0.00%) 
[03/30 18:26:25     85s] (I)      Total:         95574      1558         0        1683      116100    ( 1.43%) 
[03/30 18:26:25     85s] (I)      
[03/30 18:26:25     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/30 18:26:25     85s] [NR-eGR]                        OverCon            
[03/30 18:26:25     85s] [NR-eGR]                         #Gcell     %Gcell
[03/30 18:26:25     85s] [NR-eGR]        Layer             (1-0)    OverCon
[03/30 18:26:25     85s] [NR-eGR] ----------------------------------------------
[03/30 18:26:25     85s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:25     85s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:25     85s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:25     85s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:25     85s] [NR-eGR] ----------------------------------------------
[03/30 18:26:25     85s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/30 18:26:25     85s] [NR-eGR] 
[03/30 18:26:25     85s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2576.52 MB )
[03/30 18:26:25     85s] (I)      total 2D Cap : 98090 = (32699 H, 65391 V)
[03/30 18:26:25     85s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/30 18:26:25     85s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 2576.5M
[03/30 18:26:25     85s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.049, REAL:0.049, MEM:2576.5M, EPOCH TIME: 1680215185.505703
[03/30 18:26:25     85s] OPERPROF: Starting HotSpotCal at level 1, MEM:2576.5M, EPOCH TIME: 1680215185.505768
[03/30 18:26:25     85s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:25     85s] [hotspot] |            |   max hotspot | total hotspot |
[03/30 18:26:25     85s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:25     85s] [hotspot] | normalized |          0.00 |          0.00 |
[03/30 18:26:25     85s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:25     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/30 18:26:25     85s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/30 18:26:25     85s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.095, MEM:2576.5M, EPOCH TIME: 1680215185.600571
[03/30 18:26:25     85s] 
[03/30 18:26:25     85s] === incrementalPlace Internal Loop 1 ===
[03/30 18:26:25     85s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/30 18:26:25     85s] OPERPROF: Starting IPInitSPData at level 1, MEM:2576.5M, EPOCH TIME: 1680215185.601491
[03/30 18:26:25     85s] Processing tracks to init pin-track alignment.
[03/30 18:26:25     85s] z: 2, totalTracks: 1
[03/30 18:26:25     85s] z: 4, totalTracks: 1
[03/30 18:26:25     85s] z: 6, totalTracks: 1
[03/30 18:26:25     85s] z: 8, totalTracks: 1
[03/30 18:26:25     85s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:25     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2576.5M, EPOCH TIME: 1680215185.607919
[03/30 18:26:25     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:25     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:25     85s] 
[03/30 18:26:25     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:25     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.101, MEM:2576.5M, EPOCH TIME: 1680215185.708893
[03/30 18:26:25     85s] OPERPROF:   Starting post-place ADS at level 2, MEM:2576.5M, EPOCH TIME: 1680215185.709116
[03/30 18:26:25     85s] ADSU 0.015 -> 0.015. site 33695.000 -> 33695.000. GS 28.800
[03/30 18:26:25     85s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.007, REAL:0.013, MEM:2576.5M, EPOCH TIME: 1680215185.722153
[03/30 18:26:25     85s] OPERPROF:   Starting spMPad at level 2, MEM:2576.5M, EPOCH TIME: 1680215185.723904
[03/30 18:26:25     85s] OPERPROF:     Starting spContextMPad at level 3, MEM:2576.5M, EPOCH TIME: 1680215185.724095
[03/30 18:26:25     85s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2576.5M, EPOCH TIME: 1680215185.724186
[03/30 18:26:25     85s] MP  (54): mp=1.224. U=0.015.
[03/30 18:26:25     85s] OPERPROF:   Finished spMPad at level 2, CPU:0.008, REAL:0.068, MEM:2576.5M, EPOCH TIME: 1680215185.791515
[03/30 18:26:25     85s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2576.5M, EPOCH TIME: 1680215185.795391
[03/30 18:26:25     85s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2576.5M, EPOCH TIME: 1680215185.795634
[03/30 18:26:25     85s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2576.5M, EPOCH TIME: 1680215185.795745
[03/30 18:26:25     85s] no activity file in design. spp won't run.
[03/30 18:26:25     85s] [spp] 0
[03/30 18:26:25     85s] [adp] 0:1:1:3
[03/30 18:26:25     85s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2576.5M, EPOCH TIME: 1680215185.795911
[03/30 18:26:25     85s] SP #FI/SF FL/PI 0/0 54/0
[03/30 18:26:25     85s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.047, REAL:0.195, MEM:2576.5M, EPOCH TIME: 1680215185.796011
[03/30 18:26:25     85s] PP off. flexM 0
[03/30 18:26:25     85s] OPERPROF: Starting CDPad at level 1, MEM:2576.5M, EPOCH TIME: 1680215185.803440
[03/30 18:26:25     85s] 3DP is on.
[03/30 18:26:25     85s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/30 18:26:25     85s] design sh 0.054.
[03/30 18:26:25     85s] design sh 0.054.
[03/30 18:26:25     85s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/30 18:26:25     85s] design sh 0.043.
[03/30 18:26:25     85s] CDPadU 0.084 -> 0.041. R=0.015, N=54, GS=3.600
[03/30 18:26:25     85s] OPERPROF: Finished CDPad at level 1, CPU:0.033, REAL:0.095, MEM:2576.5M, EPOCH TIME: 1680215185.898128
[03/30 18:26:25     85s] OPERPROF: Starting InitSKP at level 1, MEM:2576.5M, EPOCH TIME: 1680215185.898348
[03/30 18:26:25     85s] no activity file in design. spp won't run.
[03/30 18:26:25     85s] no activity file in design. spp won't run.
[03/30 18:26:26     86s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[03/30 18:26:26     86s] OPERPROF: Finished InitSKP at level 1, CPU:0.166, REAL:0.150, MEM:2800.5M, EPOCH TIME: 1680215186.047981
[03/30 18:26:26     86s] NP #FI/FS/SF FL/PI: 0/0/0 54/0
[03/30 18:26:26     86s] no activity file in design. spp won't run.
[03/30 18:26:26     86s] 
[03/30 18:26:26     86s] AB Est...
[03/30 18:26:26     86s] OPERPROF: Starting npPlace at level 1, MEM:2800.5M, EPOCH TIME: 1680215186.051778
[03/30 18:26:26     86s] OPERPROF: Finished npPlace at level 1, CPU:0.016, REAL:0.043, MEM:2801.9M, EPOCH TIME: 1680215186.094474
[03/30 18:26:26     86s] Iteration  4: Skipped, with CDP Off
[03/30 18:26:26     86s] 
[03/30 18:26:26     86s] AB Est...
[03/30 18:26:26     86s] OPERPROF: Starting npPlace at level 1, MEM:2801.9M, EPOCH TIME: 1680215186.095174
[03/30 18:26:26     86s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.023, MEM:2801.9M, EPOCH TIME: 1680215186.118631
[03/30 18:26:26     86s] Iteration  5: Skipped, with CDP Off
[03/30 18:26:26     86s] OPERPROF: Starting npPlace at level 1, MEM:2897.9M, EPOCH TIME: 1680215186.142066
[03/30 18:26:26     86s] Iteration  6: Total net bbox = 5.077e+03 (3.77e+03 1.31e+03)
[03/30 18:26:26     86s]               Est.  stn bbox = 5.716e+03 (4.36e+03 1.36e+03)
[03/30 18:26:26     86s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3028.4M
[03/30 18:26:26     86s] OPERPROF: Finished npPlace at level 1, CPU:0.207, REAL:0.354, MEM:2964.4M, EPOCH TIME: 1680215186.495631
[03/30 18:26:26     86s] no activity file in design. spp won't run.
[03/30 18:26:26     86s] NP #FI/FS/SF FL/PI: 0/0/0 54/0
[03/30 18:26:26     86s] no activity file in design. spp won't run.
[03/30 18:26:26     86s] OPERPROF: Starting npPlace at level 1, MEM:2932.4M, EPOCH TIME: 1680215186.515582
[03/30 18:26:26     86s] Iteration  7: Total net bbox = 5.049e+03 (3.75e+03 1.29e+03)
[03/30 18:26:26     86s]               Est.  stn bbox = 5.687e+03 (4.34e+03 1.34e+03)
[03/30 18:26:26     86s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3028.4M
[03/30 18:26:26     86s] OPERPROF: Finished npPlace at level 1, CPU:0.104, REAL:0.150, MEM:2964.4M, EPOCH TIME: 1680215186.665252
[03/30 18:26:26     86s] Legalizing MH Cells... 0 / 0 (level 5)
[03/30 18:26:26     86s] No instances found in the vector
[03/30 18:26:26     86s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2868.4M, DRC: 0)
[03/30 18:26:26     86s] 0 (out of 0) MH cells were successfully legalized.
[03/30 18:26:26     86s] no activity file in design. spp won't run.
[03/30 18:26:26     86s] NP #FI/FS/SF FL/PI: 0/0/0 54/0
[03/30 18:26:26     86s] no activity file in design. spp won't run.
[03/30 18:26:26     86s] OPERPROF: Starting npPlace at level 1, MEM:2932.4M, EPOCH TIME: 1680215186.680504
[03/30 18:26:26     86s] Iteration  8: Total net bbox = 5.035e+03 (3.73e+03 1.30e+03)
[03/30 18:26:26     86s]               Est.  stn bbox = 5.667e+03 (4.32e+03 1.35e+03)
[03/30 18:26:26     86s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3028.4M
[03/30 18:26:26     86s] OPERPROF: Finished npPlace at level 1, CPU:0.214, REAL:0.291, MEM:2964.4M, EPOCH TIME: 1680215186.971327
[03/30 18:26:26     86s] Legalizing MH Cells... 0 / 0 (level 6)
[03/30 18:26:26     86s] No instances found in the vector
[03/30 18:26:26     86s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2868.4M, DRC: 0)
[03/30 18:26:26     86s] 0 (out of 0) MH cells were successfully legalized.
[03/30 18:26:26     86s] no activity file in design. spp won't run.
[03/30 18:26:26     86s] NP #FI/FS/SF FL/PI: 0/0/0 54/0
[03/30 18:26:26     86s] no activity file in design. spp won't run.
[03/30 18:26:26     86s] OPERPROF: Starting npPlace at level 1, MEM:2932.4M, EPOCH TIME: 1680215186.992963
[03/30 18:26:27     86s] Iteration  9: Total net bbox = 5.111e+03 (3.75e+03 1.36e+03)
[03/30 18:26:27     86s]               Est.  stn bbox = 5.743e+03 (4.33e+03 1.41e+03)
[03/30 18:26:27     86s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 3028.4M
[03/30 18:26:27     86s] OPERPROF: Finished npPlace at level 1, CPU:0.173, REAL:0.243, MEM:2964.4M, EPOCH TIME: 1680215187.236084
[03/30 18:26:27     86s] Legalizing MH Cells... 0 / 0 (level 7)
[03/30 18:26:27     86s] No instances found in the vector
[03/30 18:26:27     86s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2868.4M, DRC: 0)
[03/30 18:26:27     86s] 0 (out of 0) MH cells were successfully legalized.
[03/30 18:26:27     86s] no activity file in design. spp won't run.
[03/30 18:26:27     86s] NP #FI/FS/SF FL/PI: 0/0/0 54/0
[03/30 18:26:27     86s] no activity file in design. spp won't run.
[03/30 18:26:27     86s] OPERPROF: Starting npPlace at level 1, MEM:2932.4M, EPOCH TIME: 1680215187.249805
[03/30 18:26:27     86s] GP RA stats: MHOnly 0 nrInst 54 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/30 18:26:27     87s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3124.4M, EPOCH TIME: 1680215187.567484
[03/30 18:26:27     87s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3124.4M, EPOCH TIME: 1680215187.567699
[03/30 18:26:27     87s] Iteration 10: Total net bbox = 5.169e+03 (3.78e+03 1.39e+03)
[03/30 18:26:27     87s]               Est.  stn bbox = 5.802e+03 (4.36e+03 1.45e+03)
[03/30 18:26:27     87s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3060.4M
[03/30 18:26:27     87s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.322, MEM:2964.4M, EPOCH TIME: 1680215187.571632
[03/30 18:26:27     87s] Legalizing MH Cells... 0 / 0 (level 8)
[03/30 18:26:27     87s] No instances found in the vector
[03/30 18:26:27     87s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2868.4M, DRC: 0)
[03/30 18:26:27     87s] 0 (out of 0) MH cells were successfully legalized.
[03/30 18:26:27     87s] Move report: Timing Driven Placement moves 54 insts, mean move: 15.15 um, max move: 117.94 um 
[03/30 18:26:27     87s] 	Max move on inst (U39): (587.80, 68.20) --> (480.65, 78.99)
[03/30 18:26:27     87s] no activity file in design. spp won't run.
[03/30 18:26:27     87s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2868.4M, EPOCH TIME: 1680215187.577064
[03/30 18:26:27     87s] Saved padding area to DB
[03/30 18:26:27     87s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2868.4M, EPOCH TIME: 1680215187.577234
[03/30 18:26:27     87s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2868.4M, EPOCH TIME: 1680215187.577583
[03/30 18:26:27     87s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2868.4M, EPOCH TIME: 1680215187.577882
[03/30 18:26:27     87s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/30 18:26:27     87s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2868.4M, EPOCH TIME: 1680215187.578175
[03/30 18:26:27     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:27     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:27     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2868.4M, EPOCH TIME: 1680215187.582301
[03/30 18:26:27     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2868.4M, EPOCH TIME: 1680215187.582672
[03/30 18:26:27     87s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.007, REAL:0.007, MEM:2868.4M, EPOCH TIME: 1680215187.584028
[03/30 18:26:27     87s] 
[03/30 18:26:27     87s] Finished Incremental Placement (cpu=0:00:01.3, real=0:00:02.0, mem=2868.4M)
[03/30 18:26:27     87s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/30 18:26:27     87s] Type 'man IMPSP-9025' for more detail.
[03/30 18:26:27     87s] CongRepair sets shifter mode to gplace
[03/30 18:26:27     87s] TDRefine: refinePlace mode is spiral
[03/30 18:26:27     87s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2868.4M, EPOCH TIME: 1680215187.586372
[03/30 18:26:27     87s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2868.4M, EPOCH TIME: 1680215187.586522
[03/30 18:26:27     87s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2868.4M, EPOCH TIME: 1680215187.586691
[03/30 18:26:27     87s] Processing tracks to init pin-track alignment.
[03/30 18:26:27     87s] z: 2, totalTracks: 1
[03/30 18:26:27     87s] z: 4, totalTracks: 1
[03/30 18:26:27     87s] z: 6, totalTracks: 1
[03/30 18:26:27     87s] z: 8, totalTracks: 1
[03/30 18:26:27     87s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:27     87s] All LLGs are deleted
[03/30 18:26:27     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:27     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:27     87s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2868.4M, EPOCH TIME: 1680215187.591557
[03/30 18:26:27     87s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2868.4M, EPOCH TIME: 1680215187.591867
[03/30 18:26:27     87s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2868.4M, EPOCH TIME: 1680215187.592056
[03/30 18:26:27     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:27     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:27     87s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2932.4M, EPOCH TIME: 1680215187.595411
[03/30 18:26:27     87s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:27     87s] Core basic site is IBM13SITE
[03/30 18:26:27     87s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2932.4M, EPOCH TIME: 1680215187.607206
[03/30 18:26:27     87s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:27     87s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:26:27     87s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.007, REAL:0.008, MEM:2964.4M, EPOCH TIME: 1680215187.615494
[03/30 18:26:27     87s] Fast DP-INIT is on for default
[03/30 18:26:27     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:26:27     87s] Atter site array init, number of instance map data is 0.
[03/30 18:26:27     87s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.021, REAL:0.027, MEM:2964.4M, EPOCH TIME: 1680215187.622207
[03/30 18:26:27     87s] 
[03/30 18:26:27     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:27     87s] OPERPROF:         Starting CMU at level 5, MEM:2964.4M, EPOCH TIME: 1680215187.622865
[03/30 18:26:27     87s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.003, MEM:2964.4M, EPOCH TIME: 1680215187.626091
[03/30 18:26:27     87s] 
[03/30 18:26:27     87s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:27     87s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.027, REAL:0.091, MEM:2868.4M, EPOCH TIME: 1680215187.682768
[03/30 18:26:27     87s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2868.4M, EPOCH TIME: 1680215187.683003
[03/30 18:26:27     87s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.004, MEM:2868.4M, EPOCH TIME: 1680215187.687441
[03/30 18:26:27     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2868.4MB).
[03/30 18:26:27     87s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.037, REAL:0.101, MEM:2868.4M, EPOCH TIME: 1680215187.687914
[03/30 18:26:27     87s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.037, REAL:0.101, MEM:2868.4M, EPOCH TIME: 1680215187.687990
[03/30 18:26:27     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2029537.2
[03/30 18:26:27     87s] OPERPROF:   Starting RefinePlace at level 2, MEM:2868.4M, EPOCH TIME: 1680215187.688225
[03/30 18:26:27     87s] *** Starting refinePlace (0:01:27 mem=2868.4M) ***
[03/30 18:26:27     87s] Total net bbox length = 5.273e+03 (3.859e+03 1.414e+03) (ext = 2.935e+03)
[03/30 18:26:27     87s] 
[03/30 18:26:27     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:27     87s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:26:27     87s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:27     87s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:27     87s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2868.4M, EPOCH TIME: 1680215187.689995
[03/30 18:26:27     87s] Starting refinePlace ...
[03/30 18:26:27     87s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:27     87s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:27     87s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2932.4M, EPOCH TIME: 1680215187.694592
[03/30 18:26:27     87s] DDP initSite1 nrRow 23 nrJob 23
[03/30 18:26:27     87s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2932.4M, EPOCH TIME: 1680215187.694747
[03/30 18:26:27     87s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2932.4M, EPOCH TIME: 1680215187.694924
[03/30 18:26:27     87s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2932.4M, EPOCH TIME: 1680215187.695003
[03/30 18:26:27     87s] DDP markSite nrRow 23 nrJob 23
[03/30 18:26:27     87s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2932.4M, EPOCH TIME: 1680215187.695277
[03/30 18:26:27     87s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2932.4M, EPOCH TIME: 1680215187.695374
[03/30 18:26:27     87s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/30 18:26:27     87s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2932.4M, EPOCH TIME: 1680215187.696970
[03/30 18:26:27     87s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2932.4M, EPOCH TIME: 1680215187.697053
[03/30 18:26:27     87s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:2932.4M, EPOCH TIME: 1680215187.697662
[03/30 18:26:27     87s] ** Cut row section cpu time 0:00:00.0.
[03/30 18:26:27     87s]  ** Cut row section real time 0:00:00.0.
[03/30 18:26:27     87s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:2932.4M, EPOCH TIME: 1680215187.697872
[03/30 18:26:27     87s]   Spread Effort: high, pre-route mode, useDDP on.
[03/30 18:26:27     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2868.4MB) @(0:01:27 - 0:01:27).
[03/30 18:26:27     87s] Move report: preRPlace moves 54 insts, mean move: 0.48 um, max move: 1.66 um 
[03/30 18:26:27     87s] 	Max move on inst (U50): (142.76, 73.90) --> (142.60, 75.40)
[03/30 18:26:27     87s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TR
[03/30 18:26:27     87s] wireLenOptFixPriorityInst 0 inst fixed
[03/30 18:26:27     87s] tweakage running in 6 threads.
[03/30 18:26:27     87s] Placement tweakage begins.
[03/30 18:26:27     87s] wire length = 5.366e+03
[03/30 18:26:27     87s] wire length = 5.248e+03
[03/30 18:26:27     87s] Placement tweakage ends.
[03/30 18:26:27     87s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:26:27     87s] 
[03/30 18:26:27     87s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/30 18:26:27     87s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/30 18:26:27     87s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:26:27     87s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:26:27     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2868.4MB) @(0:01:27 - 0:01:27).
[03/30 18:26:27     87s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/30 18:26:27     87s] Move report: Detail placement moves 54 insts, mean move: 0.48 um, max move: 1.66 um 
[03/30 18:26:27     87s] 	Max move on inst (U50): (142.76, 73.90) --> (142.60, 75.40)
[03/30 18:26:27     87s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2868.4MB
[03/30 18:26:27     87s] Statistics of distance of Instance movement in refine placement:
[03/30 18:26:27     87s]   maximum (X+Y) =         1.66 um
[03/30 18:26:27     87s]   inst (U50) with max move: (142.756, 73.899) -> (142.6, 75.4)
[03/30 18:26:27     87s]   mean    (X+Y) =         0.48 um
[03/30 18:26:27     87s] Summary Report:
[03/30 18:26:27     87s] Instances move: 54 (out of 54 movable)
[03/30 18:26:27     87s] Instances flipped: 0
[03/30 18:26:27     87s] Mean displacement: 0.48 um
[03/30 18:26:27     87s] Max displacement: 1.66 um (Instance: U50) (142.756, 73.899) -> (142.6, 75.4)
[03/30 18:26:27     87s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TR
[03/30 18:26:27     87s] Total instances moved : 54
[03/30 18:26:27     87s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.056, REAL:0.120, MEM:2868.4M, EPOCH TIME: 1680215187.809781
[03/30 18:26:27     87s] Total net bbox length = 5.128e+03 (3.745e+03 1.383e+03) (ext = 2.913e+03)
[03/30 18:26:27     87s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2868.4MB
[03/30 18:26:27     87s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2868.4MB) @(0:01:27 - 0:01:27).
[03/30 18:26:27     87s] *** Finished refinePlace (0:01:27 mem=2868.4M) ***
[03/30 18:26:27     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2029537.2
[03/30 18:26:27     87s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.058, REAL:0.122, MEM:2868.4M, EPOCH TIME: 1680215187.810417
[03/30 18:26:27     87s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2868.4M, EPOCH TIME: 1680215187.810523
[03/30 18:26:27     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:27     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:27     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:27     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:27     87s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.012, MEM:2868.4M, EPOCH TIME: 1680215187.822359
[03/30 18:26:27     87s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.103, REAL:0.236, MEM:2868.4M, EPOCH TIME: 1680215187.822576
[03/30 18:26:27     87s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2868.4M, EPOCH TIME: 1680215187.823320
[03/30 18:26:27     87s] Starting Early Global Route congestion estimation: mem = 2868.4M
[03/30 18:26:27     87s] (I)      ================== Layers ==================
[03/30 18:26:27     87s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:27     87s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/30 18:26:27     87s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:27     87s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/30 18:26:27     87s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/30 18:26:27     87s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/30 18:26:27     87s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/30 18:26:27     87s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/30 18:26:27     87s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/30 18:26:27     87s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/30 18:26:27     87s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/30 18:26:27     87s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/30 18:26:27     87s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/30 18:26:27     87s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/30 18:26:27     87s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/30 18:26:27     87s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/30 18:26:27     87s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/30 18:26:27     87s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/30 18:26:27     87s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/30 18:26:27     87s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:27     87s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/30 18:26:27     87s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:27     87s] (I)      Started Import and model ( Curr Mem: 2868.42 MB )
[03/30 18:26:27     87s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:27     87s] (I)      == Non-default Options ==
[03/30 18:26:27     87s] (I)      Maximum routing layer                              : 4
[03/30 18:26:27     87s] (I)      Number of threads                                  : 6
[03/30 18:26:27     87s] (I)      Use non-blocking free Dbs wires                    : false
[03/30 18:26:27     87s] (I)      Method to set GCell size                           : row
[03/30 18:26:27     87s] (I)      Counted 2444 PG shapes. We will not process PG shapes layer by layer.
[03/30 18:26:27     87s] (I)      Use row-based GCell size
[03/30 18:26:27     87s] (I)      Use row-based GCell align
[03/30 18:26:27     87s] (I)      layer 0 area = 89000
[03/30 18:26:27     87s] (I)      layer 1 area = 120000
[03/30 18:26:27     87s] (I)      layer 2 area = 120000
[03/30 18:26:27     87s] (I)      layer 3 area = 120000
[03/30 18:26:27     87s] (I)      GCell unit size   : 3600
[03/30 18:26:27     87s] (I)      GCell multiplier  : 1
[03/30 18:26:27     87s] (I)      GCell row height  : 3600
[03/30 18:26:27     87s] (I)      Actual row height : 3600
[03/30 18:26:27     87s] (I)      GCell align ref   : 7000 7000
[03/30 18:26:27     87s] [NR-eGR] Track table information for default rule: 
[03/30 18:26:27     87s] [NR-eGR] M1 has single uniform track structure
[03/30 18:26:27     87s] [NR-eGR] M2 has single uniform track structure
[03/30 18:26:27     87s] [NR-eGR] M3 has single uniform track structure
[03/30 18:26:27     87s] [NR-eGR] M4 has single uniform track structure
[03/30 18:26:27     87s] [NR-eGR] M5 has single uniform track structure
[03/30 18:26:27     87s] [NR-eGR] M6 has single uniform track structure
[03/30 18:26:27     87s] [NR-eGR] MQ has single uniform track structure
[03/30 18:26:27     87s] [NR-eGR] LM has single uniform track structure
[03/30 18:26:27     87s] (I)      ============== Default via ===============
[03/30 18:26:27     87s] (I)      +---+------------------+-----------------+
[03/30 18:26:27     87s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/30 18:26:27     87s] (I)      +---+------------------+-----------------+
[03/30 18:26:27     87s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/30 18:26:27     87s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/30 18:26:27     87s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/30 18:26:27     87s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/30 18:26:27     87s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/30 18:26:27     87s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/30 18:26:27     87s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/30 18:26:27     87s] (I)      +---+------------------+-----------------+
[03/30 18:26:27     87s] [NR-eGR] Read 4092 PG shapes
[03/30 18:26:27     87s] [NR-eGR] Read 0 clock shapes
[03/30 18:26:27     87s] [NR-eGR] Read 0 other shapes
[03/30 18:26:27     87s] [NR-eGR] #Routing Blockages  : 0
[03/30 18:26:27     87s] [NR-eGR] #Instance Blockages : 0
[03/30 18:26:27     87s] [NR-eGR] #PG Blockages       : 4092
[03/30 18:26:27     87s] [NR-eGR] #Halo Blockages     : 0
[03/30 18:26:27     87s] [NR-eGR] #Boundary Blockages : 0
[03/30 18:26:27     87s] [NR-eGR] #Clock Blockages    : 0
[03/30 18:26:27     87s] [NR-eGR] #Other Blockages    : 0
[03/30 18:26:27     87s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/30 18:26:27     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/30 18:26:27     87s] [NR-eGR] Read 86 nets ( ignored 0 )
[03/30 18:26:27     87s] (I)      early_global_route_priority property id does not exist.
[03/30 18:26:27     87s] (I)      Read Num Blocks=4092  Num Prerouted Wires=0  Num CS=0
[03/30 18:26:27     87s] (I)      Layer 1 (V) : #blockages 1468 : #preroutes 0
[03/30 18:26:27     87s] (I)      Layer 2 (H) : #blockages 1682 : #preroutes 0
[03/30 18:26:27     87s] (I)      Layer 3 (V) : #blockages 942 : #preroutes 0
[03/30 18:26:27     87s] (I)      Number of ignored nets                =      0
[03/30 18:26:27     87s] (I)      Number of connected nets              =      0
[03/30 18:26:27     87s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/30 18:26:27     87s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/30 18:26:27     87s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/30 18:26:27     87s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/30 18:26:27     87s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/30 18:26:27     87s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/30 18:26:27     87s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/30 18:26:27     87s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/30 18:26:27     87s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/30 18:26:27     87s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/30 18:26:27     87s] (I)      Ndr track 0 does not exist
[03/30 18:26:27     87s] (I)      ---------------------Grid Graph Info--------------------
[03/30 18:26:27     87s] (I)      Routing area        : (0, 0) - (600000, 100000)
[03/30 18:26:27     87s] (I)      Core area           : (7000, 7000) - (593000, 93000)
[03/30 18:26:27     87s] (I)      Site width          :   400  (dbu)
[03/30 18:26:27     87s] (I)      Row height          :  3600  (dbu)
[03/30 18:26:27     87s] (I)      GCell row height    :  3600  (dbu)
[03/30 18:26:27     87s] (I)      GCell width         :  3600  (dbu)
[03/30 18:26:27     87s] (I)      GCell height        :  3600  (dbu)
[03/30 18:26:27     87s] (I)      Grid                :   166    27     4
[03/30 18:26:27     87s] (I)      Layer numbers       :     1     2     3     4
[03/30 18:26:27     87s] (I)      Vertical capacity   :     0  3600     0  3600
[03/30 18:26:27     87s] (I)      Horizontal capacity :     0     0  3600     0
[03/30 18:26:27     87s] (I)      Default wire width  :   160   200   200   200
[03/30 18:26:27     87s] (I)      Default wire space  :   160   200   200   200
[03/30 18:26:27     87s] (I)      Default wire pitch  :   320   400   400   400
[03/30 18:26:27     87s] (I)      Default pitch size  :   320   400   400   400
[03/30 18:26:27     87s] (I)      First track coord   :   400   400   400   400
[03/30 18:26:27     87s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/30 18:26:27     87s] (I)      Total num of tracks :   249  1499   249  1499
[03/30 18:26:27     87s] (I)      Num of masks        :     1     1     1     1
[03/30 18:26:27     87s] (I)      Num of trim masks   :     0     0     0     0
[03/30 18:26:27     87s] (I)      --------------------------------------------------------
[03/30 18:26:27     87s] 
[03/30 18:26:27     87s] [NR-eGR] ============ Routing rule table ============
[03/30 18:26:27     87s] [NR-eGR] Rule id: 0  Nets: 86
[03/30 18:26:27     87s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/30 18:26:27     87s] (I)                    Layer    2    3    4 
[03/30 18:26:27     87s] (I)                    Pitch  400  400  400 
[03/30 18:26:27     87s] (I)             #Used tracks    1    1    1 
[03/30 18:26:27     87s] (I)       #Fully used tracks    1    1    1 
[03/30 18:26:27     87s] [NR-eGR] ========================================
[03/30 18:26:27     87s] [NR-eGR] 
[03/30 18:26:27     87s] (I)      =============== Blocked Tracks ===============
[03/30 18:26:27     87s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:27     87s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/30 18:26:27     87s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:27     87s] (I)      |     1 |       0 |        0 |         0.00% |
[03/30 18:26:27     87s] (I)      |     2 |   40473 |    13700 |        33.85% |
[03/30 18:26:27     87s] (I)      |     3 |   41334 |     9564 |        23.14% |
[03/30 18:26:27     87s] (I)      |     4 |   40473 |     9112 |        22.51% |
[03/30 18:26:27     87s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:27     87s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 2868.42 MB )
[03/30 18:26:27     87s] (I)      Reset routing kernel
[03/30 18:26:27     87s] (I)      Started Global Routing ( Curr Mem: 2868.42 MB )
[03/30 18:26:27     87s] (I)      totalPins=231  totalGlobalPin=231 (100.00%)
[03/30 18:26:27     87s] (I)      total 2D Cap : 96150 = (32100 H, 64050 V)
[03/30 18:26:27     87s] [NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[03/30 18:26:27     87s] (I)      
[03/30 18:26:27     87s] (I)      ============  Phase 1a Route ============
[03/30 18:26:27     87s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:27     87s] (I)      
[03/30 18:26:27     87s] (I)      ============  Phase 1b Route ============
[03/30 18:26:27     87s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:27     87s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+03um
[03/30 18:26:27     87s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/30 18:26:27     87s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/30 18:26:27     87s] (I)      
[03/30 18:26:27     87s] (I)      ============  Phase 1c Route ============
[03/30 18:26:27     87s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:27     87s] (I)      
[03/30 18:26:27     87s] (I)      ============  Phase 1d Route ============
[03/30 18:26:27     87s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:27     87s] (I)      
[03/30 18:26:27     87s] (I)      ============  Phase 1e Route ============
[03/30 18:26:27     87s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:27     87s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+03um
[03/30 18:26:27     87s] (I)      
[03/30 18:26:27     87s] (I)      ============  Phase 1l Route ============
[03/30 18:26:27     87s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/30 18:26:27     87s] (I)      Layer  2:      32929       232         0        1467       37377    ( 3.78%) 
[03/30 18:26:27     87s] (I)      Layer  3:      32494      1051         0         216       39879    ( 0.54%) 
[03/30 18:26:27     87s] (I)      Layer  4:      30151       236         0           0       38844    ( 0.00%) 
[03/30 18:26:27     87s] (I)      Total:         95574      1519         0        1683      116100    ( 1.43%) 
[03/30 18:26:27     87s] (I)      
[03/30 18:26:27     87s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/30 18:26:27     87s] [NR-eGR]                        OverCon            
[03/30 18:26:27     87s] [NR-eGR]                         #Gcell     %Gcell
[03/30 18:26:27     87s] [NR-eGR]        Layer             (1-0)    OverCon
[03/30 18:26:27     87s] [NR-eGR] ----------------------------------------------
[03/30 18:26:27     87s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:27     87s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:27     87s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:27     87s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:27     87s] [NR-eGR] ----------------------------------------------
[03/30 18:26:27     87s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/30 18:26:27     87s] [NR-eGR] 
[03/30 18:26:27     87s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2868.42 MB )
[03/30 18:26:27     87s] (I)      total 2D Cap : 98090 = (32699 H, 65391 V)
[03/30 18:26:27     87s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/30 18:26:27     87s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2868.4M
[03/30 18:26:27     87s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.051, REAL:0.096, MEM:2868.4M, EPOCH TIME: 1680215187.919256
[03/30 18:26:27     87s] OPERPROF: Starting HotSpotCal at level 1, MEM:2868.4M, EPOCH TIME: 1680215187.919355
[03/30 18:26:27     87s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:27     87s] [hotspot] |            |   max hotspot | total hotspot |
[03/30 18:26:27     87s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:27     87s] [hotspot] | normalized |          0.00 |          0.00 |
[03/30 18:26:27     87s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:27     87s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/30 18:26:27     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/30 18:26:27     87s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.007, MEM:2868.4M, EPOCH TIME: 1680215187.926216
[03/30 18:26:27     87s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2868.4M, EPOCH TIME: 1680215187.926378
[03/30 18:26:27     87s] Starting Early Global Route wiring: mem = 2868.4M
[03/30 18:26:27     87s] (I)      ============= Track Assignment ============
[03/30 18:26:27     87s] (I)      Started Track Assignment (6T) ( Curr Mem: 2868.42 MB )
[03/30 18:26:27     87s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/30 18:26:27     87s] (I)      Run Multi-thread track assignment
[03/30 18:26:27     87s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.06 sec, Curr Mem: 2868.42 MB )
[03/30 18:26:27     87s] (I)      Started Export ( Curr Mem: 2868.42 MB )
[03/30 18:26:27     87s] [NR-eGR]             Length (um)  Vias 
[03/30 18:26:27     87s] [NR-eGR] ------------------------------
[03/30 18:26:27     87s] [NR-eGR]  M1  (1H)             0   192 
[03/30 18:26:27     87s] [NR-eGR]  M2  (2V)           500   260 
[03/30 18:26:27     87s] [NR-eGR]  M3  (3H)          3764    65 
[03/30 18:26:27     87s] [NR-eGR]  M4  (4V)           987     0 
[03/30 18:26:27     87s] [NR-eGR]  M5  (5H)             0     0 
[03/30 18:26:27     87s] [NR-eGR]  M6  (6V)             0     0 
[03/30 18:26:27     87s] [NR-eGR]  MQ  (7H)             0     0 
[03/30 18:26:27     87s] [NR-eGR]  LM  (8V)             0     0 
[03/30 18:26:27     87s] [NR-eGR] ------------------------------
[03/30 18:26:27     87s] [NR-eGR]      Total         5252   517 
[03/30 18:26:27     87s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:27     87s] [NR-eGR] Total half perimeter of net bounding box: 5128um
[03/30 18:26:27     87s] [NR-eGR] Total length: 5252um, number of vias: 517
[03/30 18:26:27     87s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:27     87s] [NR-eGR] Total eGR-routed clock nets wire length: 484um, number of vias: 37
[03/30 18:26:27     87s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:27     87s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2868.42 MB )
[03/30 18:26:28     87s] Early Global Route wiring runtime: 0.08 seconds, mem = 2868.4M
[03/30 18:26:28     87s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.078, MEM:2868.4M, EPOCH TIME: 1680215188.004745
[03/30 18:26:28     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:28     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:28     87s] 0 delay mode for cte disabled.
[03/30 18:26:28     87s] SKP cleared!
[03/30 18:26:28     87s] 
[03/30 18:26:28     87s] *** Finished incrementalPlace (cpu=0:00:01.6, real=0:00:03.0)***
[03/30 18:26:28     87s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2612.4M, EPOCH TIME: 1680215188.093612
[03/30 18:26:28     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:28     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:28     87s] All LLGs are deleted
[03/30 18:26:28     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:28     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:28     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2612.4M, EPOCH TIME: 1680215188.093887
[03/30 18:26:28     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2612.4M, EPOCH TIME: 1680215188.093985
[03/30 18:26:28     87s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2612.4M, EPOCH TIME: 1680215188.094710
[03/30 18:26:28     87s] Start to check current routing status for nets...
[03/30 18:26:28     87s] All nets are already routed correctly.
[03/30 18:26:28     87s] End to check current routing status for nets (mem=2612.4M)
[03/30 18:26:28     87s] Extraction called for design 'writeback_controller' of instances=54 and nets=141 using extraction engine 'preRoute' .
[03/30 18:26:28     87s] PreRoute RC Extraction called for design writeback_controller.
[03/30 18:26:28     87s] RC Extraction called in multi-corner(1) mode.
[03/30 18:26:28     87s] RCMode: PreRoute
[03/30 18:26:28     87s]       RC Corner Indexes            0   
[03/30 18:26:28     87s] Capacitance Scaling Factor   : 1.00000 
[03/30 18:26:28     87s] Resistance Scaling Factor    : 1.00000 
[03/30 18:26:28     87s] Clock Cap. Scaling Factor    : 1.00000 
[03/30 18:26:28     87s] Clock Res. Scaling Factor    : 1.00000 
[03/30 18:26:28     87s] Shrink Factor                : 1.00000
[03/30 18:26:28     87s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/30 18:26:28     87s] Using Quantus QRC technology file ...
[03/30 18:26:28     87s] 
[03/30 18:26:28     87s] Trim Metal Layers:
[03/30 18:26:28     87s] LayerId::1 widthSet size::1
[03/30 18:26:28     87s] LayerId::2 widthSet size::1
[03/30 18:26:28     87s] LayerId::3 widthSet size::1
[03/30 18:26:28     87s] LayerId::4 widthSet size::1
[03/30 18:26:28     87s] LayerId::5 widthSet size::1
[03/30 18:26:28     87s] LayerId::6 widthSet size::1
[03/30 18:26:28     87s] LayerId::7 widthSet size::1
[03/30 18:26:28     87s] LayerId::8 widthSet size::1
[03/30 18:26:28     87s] Updating RC grid for preRoute extraction ...
[03/30 18:26:28     87s] eee: pegSigSF::1.070000
[03/30 18:26:28     87s] Initializing multi-corner resistance tables ...
[03/30 18:26:28     87s] eee: l::1 avDens::0.098373 usedTrk::451.533610 availTrk::4590.000000 sigTrk::451.533610
[03/30 18:26:28     87s] eee: l::2 avDens::0.006526 usedTrk::21.730167 availTrk::3330.000000 sigTrk::21.730167
[03/30 18:26:28     87s] eee: l::3 avDens::0.049836 usedTrk::228.747165 availTrk::4590.000000 sigTrk::228.747165
[03/30 18:26:28     87s] eee: l::4 avDens::0.045056 usedTrk::202.751584 availTrk::4500.000000 sigTrk::202.751584
[03/30 18:26:28     87s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:28     87s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:28     87s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:28     87s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:28     87s] {RT rc-typ 0 4 4 0}
[03/30 18:26:28     87s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.187981 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=82 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/30 18:26:28     87s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2612.418M)
[03/30 18:26:28     87s] Compute RC Scale Done ...
[03/30 18:26:28     87s] **optDesign ... cpu = 0:00:09, real = 0:00:14, mem = 1820.9M, totSessionCpu=0:01:27 **
[03/30 18:26:28     87s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/30 18:26:28     87s] #################################################################################
[03/30 18:26:28     87s] # Design Stage: PreRoute
[03/30 18:26:28     87s] # Design Name: writeback_controller
[03/30 18:26:28     87s] # Design Mode: 130nm
[03/30 18:26:28     87s] # Analysis Mode: MMMC Non-OCV 
[03/30 18:26:28     87s] # Parasitics Mode: No SPEF/RCDB 
[03/30 18:26:28     87s] # Signoff Settings: SI Off 
[03/30 18:26:28     87s] #################################################################################
[03/30 18:26:28     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 2641.7M, InitMEM = 2641.7M)
[03/30 18:26:28     87s] Calculate delays in Single mode...
[03/30 18:26:28     87s] Start delay calculation (fullDC) (6 T). (MEM=2642.73)
[03/30 18:26:28     87s] End AAE Lib Interpolated Model. (MEM=2654.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:26:28     87s] Total number of fetched objects 98
[03/30 18:26:28     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:26:28     87s] End delay calculation. (MEM=2883.83 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:26:28     87s] End delay calculation (fullDC). (MEM=2883.83 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:26:28     87s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2883.8M) ***
[03/30 18:26:28     87s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:03.6 (0.6), totSession cpu/real = 0:01:27.8/0:07:50.1 (0.2), mem = 2883.8M
[03/30 18:26:28     87s] 
[03/30 18:26:28     87s] =============================================================================================
[03/30 18:26:28     87s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[03/30 18:26:28     87s] =============================================================================================
[03/30 18:26:28     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:28     87s] ---------------------------------------------------------------------------------------------
[03/30 18:26:28     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:28     87s] [ ExtractRC              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/30 18:26:28     87s] [ TimingUpdate           ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/30 18:26:28     87s] [ FullDelayCalc          ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/30 18:26:28     87s] [ MISC                   ]          0:00:03.3  (  91.8 % )     0:00:03.3 /  0:00:01.9    0.6
[03/30 18:26:28     87s] ---------------------------------------------------------------------------------------------
[03/30 18:26:28     87s]  IncrReplace #1 TOTAL               0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:02.2    0.6
[03/30 18:26:28     87s] ---------------------------------------------------------------------------------------------
[03/30 18:26:28     87s] 
[03/30 18:26:28     87s] *** Timing Is met
[03/30 18:26:28     87s] *** Check timing (0:00:00.0)
[03/30 18:26:28     87s] Activate preCTS path group based MLT
[03/30 18:26:28     87s] Deactivate preCTS path group based MLT
[03/30 18:26:28     87s] *** Timing Is met
[03/30 18:26:28     87s] *** Check timing (0:00:00.0)
[03/30 18:26:28     87s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/30 18:26:28     87s] Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
[03/30 18:26:28     87s] Info: 1 clock net  excluded from IPO operation.
[03/30 18:26:28     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=2915.8M
[03/30 18:26:28     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=2915.8M
[03/30 18:26:28     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:26:28     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=3043.7M
[03/30 18:26:28     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:3043.7M, EPOCH TIME: 1680215188.801274
[03/30 18:26:28     87s] Processing tracks to init pin-track alignment.
[03/30 18:26:28     87s] z: 2, totalTracks: 1
[03/30 18:26:28     87s] z: 4, totalTracks: 1
[03/30 18:26:28     87s] z: 6, totalTracks: 1
[03/30 18:26:28     87s] z: 8, totalTracks: 1
[03/30 18:26:28     87s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:28     87s] All LLGs are deleted
[03/30 18:26:28     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:28     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:28     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3043.7M, EPOCH TIME: 1680215188.807608
[03/30 18:26:28     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3043.7M, EPOCH TIME: 1680215188.807952
[03/30 18:26:28     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3043.7M, EPOCH TIME: 1680215188.808073
[03/30 18:26:28     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:28     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:28     87s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3139.7M, EPOCH TIME: 1680215188.811434
[03/30 18:26:28     87s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:28     87s] Core basic site is IBM13SITE
[03/30 18:26:28     87s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3139.7M, EPOCH TIME: 1680215188.824134
[03/30 18:26:28     87s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:26:28     87s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:26:28     87s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:3171.7M, EPOCH TIME: 1680215188.830072
[03/30 18:26:28     87s] Fast DP-INIT is on for default
[03/30 18:26:28     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:26:28     87s] Atter site array init, number of instance map data is 0.
[03/30 18:26:28     87s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.022, MEM:3171.7M, EPOCH TIME: 1680215188.833804
[03/30 18:26:28     87s] 
[03/30 18:26:28     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:28     87s] OPERPROF:     Starting CMU at level 3, MEM:3171.7M, EPOCH TIME: 1680215188.882433
[03/30 18:26:28     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3171.7M, EPOCH TIME: 1680215188.882895
[03/30 18:26:28     87s] 
[03/30 18:26:28     87s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:28     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.076, MEM:3075.7M, EPOCH TIME: 1680215188.883763
[03/30 18:26:28     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3075.7M, EPOCH TIME: 1680215188.883922
[03/30 18:26:28     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3075.7M, EPOCH TIME: 1680215188.887390
[03/30 18:26:28     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3075.7MB).
[03/30 18:26:28     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.086, MEM:3075.7M, EPOCH TIME: 1680215188.887665
[03/30 18:26:28     87s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:26:28     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=3075.7M
[03/30 18:26:28     87s] Begin: Area Reclaim Optimization
[03/30 18:26:28     87s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:28.0/0:07:50.3 (0.2), mem = 3075.7M
[03/30 18:26:28     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2029537.5
[03/30 18:26:28     87s] ### Creating RouteCongInterface, started
[03/30 18:26:28     87s] 
[03/30 18:26:28     87s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/30 18:26:28     87s] 
[03/30 18:26:28     87s] #optDebug: {0, 1.000}
[03/30 18:26:28     87s] ### Creating RouteCongInterface, finished
[03/30 18:26:28     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=3075.7M
[03/30 18:26:28     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=3075.7M
[03/30 18:26:29     88s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3075.7M, EPOCH TIME: 1680215189.341722
[03/30 18:26:29     88s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3075.7M, EPOCH TIME: 1680215189.342054
[03/30 18:26:29     88s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:26:29     88s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:26:29     88s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 1.48
[03/30 18:26:29     88s] +---------+---------+--------+--------+------------+--------+
[03/30 18:26:29     88s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/30 18:26:29     88s] +---------+---------+--------+--------+------------+--------+
[03/30 18:26:29     88s] |    1.48%|        -|   0.050|   0.000|   0:00:00.0| 3075.7M|
[03/30 18:26:29     88s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/30 18:26:29     88s] |    1.48%|        0|   0.050|   0.000|   0:00:00.0| 3075.7M|
[03/30 18:26:29     88s] |    1.48%|        0|   0.050|   0.000|   0:00:00.0| 3075.7M|
[03/30 18:26:29     88s] |    1.47%|        2|   0.050|   0.000|   0:00:00.0| 3107.3M|
[03/30 18:26:29     88s] |    1.47%|        0|   0.050|   0.000|   0:00:00.0| 3107.3M|
[03/30 18:26:29     88s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/30 18:26:29     88s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/30 18:26:29     88s] |    1.47%|        0|   0.050|   0.000|   0:00:00.0| 3107.3M|
[03/30 18:26:29     88s] +---------+---------+--------+--------+------------+--------+
[03/30 18:26:29     88s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 1.47
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[03/30 18:26:29     88s] --------------------------------------------------------------
[03/30 18:26:29     88s] |                                   | Total     | Sequential |
[03/30 18:26:29     88s] --------------------------------------------------------------
[03/30 18:26:29     88s] | Num insts resized                 |       2  |       0    |
[03/30 18:26:29     88s] | Num insts undone                  |       0  |       0    |
[03/30 18:26:29     88s] | Num insts Downsized               |       2  |       0    |
[03/30 18:26:29     88s] | Num insts Samesized               |       0  |       0    |
[03/30 18:26:29     88s] | Num insts Upsized                 |       0  |       0    |
[03/30 18:26:29     88s] | Num multiple commits+uncommits    |       0  |       -    |
[03/30 18:26:29     88s] --------------------------------------------------------------
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s] Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
[03/30 18:26:29     88s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[03/30 18:26:29     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3107.3M, EPOCH TIME: 1680215189.432598
[03/30 18:26:29     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:29     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.012, MEM:3105.3M, EPOCH TIME: 1680215189.444915
[03/30 18:26:29     88s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3105.3M, EPOCH TIME: 1680215189.446495
[03/30 18:26:29     88s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3105.3M, EPOCH TIME: 1680215189.446712
[03/30 18:26:29     88s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3105.3M, EPOCH TIME: 1680215189.450047
[03/30 18:26:29     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:29     88s] OPERPROF:       Starting CMU at level 4, MEM:3169.3M, EPOCH TIME: 1680215189.499790
[03/30 18:26:29     88s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3169.3M, EPOCH TIME: 1680215189.500216
[03/30 18:26:29     88s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.051, MEM:3105.3M, EPOCH TIME: 1680215189.500760
[03/30 18:26:29     88s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3105.3M, EPOCH TIME: 1680215189.500906
[03/30 18:26:29     88s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3105.3M, EPOCH TIME: 1680215189.503226
[03/30 18:26:29     88s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3105.3M, EPOCH TIME: 1680215189.503388
[03/30 18:26:29     88s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3105.3M, EPOCH TIME: 1680215189.503515
[03/30 18:26:29     88s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.027, REAL:0.057, MEM:3105.3M, EPOCH TIME: 1680215189.503652
[03/30 18:26:29     88s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.027, REAL:0.057, MEM:3105.3M, EPOCH TIME: 1680215189.503716
[03/30 18:26:29     88s] TDRefine: refinePlace mode is spiral
[03/30 18:26:29     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2029537.3
[03/30 18:26:29     88s] OPERPROF: Starting RefinePlace at level 1, MEM:3105.3M, EPOCH TIME: 1680215189.503908
[03/30 18:26:29     88s] *** Starting refinePlace (0:01:28 mem=3105.3M) ***
[03/30 18:26:29     88s] Total net bbox length = 5.129e+03 (3.746e+03 1.383e+03) (ext = 2.914e+03)
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:29     88s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:26:29     88s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:29     88s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:29     88s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3105.3M, EPOCH TIME: 1680215189.508641
[03/30 18:26:29     88s] Starting refinePlace ...
[03/30 18:26:29     88s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:29     88s] One DDP V2 for no tweak run.
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/30 18:26:29     88s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/30 18:26:29     88s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:26:29     88s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:26:29     88s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3105.3MB) @(0:01:28 - 0:01:28).
[03/30 18:26:29     88s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/30 18:26:29     88s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:26:29     88s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3105.3MB
[03/30 18:26:29     88s] Statistics of distance of Instance movement in refine placement:
[03/30 18:26:29     88s]   maximum (X+Y) =         0.00 um
[03/30 18:26:29     88s]   mean    (X+Y) =         0.00 um
[03/30 18:26:29     88s] Summary Report:
[03/30 18:26:29     88s] Instances move: 0 (out of 54 movable)
[03/30 18:26:29     88s] Instances flipped: 0
[03/30 18:26:29     88s] Mean displacement: 0.00 um
[03/30 18:26:29     88s] Max displacement: 0.00 um 
[03/30 18:26:29     88s] Total instances moved : 0
[03/30 18:26:29     88s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:3105.3M, EPOCH TIME: 1680215189.518477
[03/30 18:26:29     88s] Total net bbox length = 5.129e+03 (3.746e+03 1.383e+03) (ext = 2.914e+03)
[03/30 18:26:29     88s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3105.3MB
[03/30 18:26:29     88s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3105.3MB) @(0:01:28 - 0:01:28).
[03/30 18:26:29     88s] *** Finished refinePlace (0:01:28 mem=3105.3M) ***
[03/30 18:26:29     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2029537.3
[03/30 18:26:29     88s] OPERPROF: Finished RefinePlace at level 1, CPU:0.015, REAL:0.016, MEM:3105.3M, EPOCH TIME: 1680215189.519928
[03/30 18:26:29     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3105.3M, EPOCH TIME: 1680215189.520404
[03/30 18:26:29     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:29     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.007, MEM:3105.3M, EPOCH TIME: 1680215189.527856
[03/30 18:26:29     88s] *** maximum move = 0.00 um ***
[03/30 18:26:29     88s] *** Finished re-routing un-routed nets (3105.3M) ***
[03/30 18:26:29     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:3105.3M, EPOCH TIME: 1680215189.585210
[03/30 18:26:29     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3105.3M, EPOCH TIME: 1680215189.589095
[03/30 18:26:29     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:29     88s] OPERPROF:     Starting CMU at level 3, MEM:3169.3M, EPOCH TIME: 1680215189.606894
[03/30 18:26:29     88s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3169.3M, EPOCH TIME: 1680215189.607223
[03/30 18:26:29     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3105.3M, EPOCH TIME: 1680215189.607683
[03/30 18:26:29     88s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3105.3M, EPOCH TIME: 1680215189.607834
[03/30 18:26:29     88s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3105.3M, EPOCH TIME: 1680215189.610567
[03/30 18:26:29     88s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3105.3M, EPOCH TIME: 1680215189.610748
[03/30 18:26:29     88s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3105.3M, EPOCH TIME: 1680215189.610872
[03/30 18:26:29     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:3105.3M, EPOCH TIME: 1680215189.611001
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3105.3M) ***
[03/30 18:26:29     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2029537.5
[03/30 18:26:29     88s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.7 (0.8), totSession cpu/real = 0:01:28.5/0:07:51.0 (0.2), mem = 3105.3M
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s] =============================================================================================
[03/30 18:26:29     88s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[03/30 18:26:29     88s] =============================================================================================
[03/30 18:26:29     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:29     88s] ---------------------------------------------------------------------------------------------
[03/30 18:26:29     88s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:29     88s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:29     88s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:29     88s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:29     88s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:29     88s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.8
[03/30 18:26:29     88s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/30 18:26:29     88s] [ OptGetWeight           ]     24   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:29     88s] [ OptEval                ]     24   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.4
[03/30 18:26:29     88s] [ OptCommit              ]     24   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:29     88s] [ PostCommitDelayUpdate  ]     24   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:29     88s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:29     88s] [ RefinePlace            ]      1   0:00:00.1  (  18.3 % )     0:00:00.2 /  0:00:00.1    0.5
[03/30 18:26:29     88s] [ TimingUpdate           ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.0    0.2
[03/30 18:26:29     88s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/30 18:26:29     88s] [ MISC                   ]          0:00:00.4  (  61.6 % )     0:00:00.4 /  0:00:00.4    0.8
[03/30 18:26:29     88s] ---------------------------------------------------------------------------------------------
[03/30 18:26:29     88s]  AreaOpt #2 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.6    0.8
[03/30 18:26:29     88s] ---------------------------------------------------------------------------------------------
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2942.0M, EPOCH TIME: 1680215189.622456
[03/30 18:26:29     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.062, MEM:2682.4M, EPOCH TIME: 1680215189.684946
[03/30 18:26:29     88s] TotalInstCnt at PhyDesignMc Destruction: 54
[03/30 18:26:29     88s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2682.43M, totSessionCpu=0:01:29).
[03/30 18:26:29     88s] **INFO: Flow update: Design timing is met.
[03/30 18:26:29     88s] Begin: GigaOpt postEco DRV Optimization
[03/30 18:26:29     88s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_len -max_fanout
[03/30 18:26:29     88s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:28.5/0:07:51.1 (0.2), mem = 2682.4M
[03/30 18:26:29     88s] Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
[03/30 18:26:29     88s] Info: 1 clock net  excluded from IPO operation.
[03/30 18:26:29     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2029537.6
[03/30 18:26:29     88s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:26:29     88s] ### Creating PhyDesignMc. totSessionCpu=0:01:29 mem=2682.4M
[03/30 18:26:29     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2682.4M, EPOCH TIME: 1680215189.717004
[03/30 18:26:29     88s] Processing tracks to init pin-track alignment.
[03/30 18:26:29     88s] z: 2, totalTracks: 1
[03/30 18:26:29     88s] z: 4, totalTracks: 1
[03/30 18:26:29     88s] z: 6, totalTracks: 1
[03/30 18:26:29     88s] z: 8, totalTracks: 1
[03/30 18:26:29     88s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:29     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2682.4M, EPOCH TIME: 1680215189.720459
[03/30 18:26:29     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:29     88s] OPERPROF:     Starting CMU at level 3, MEM:2746.4M, EPOCH TIME: 1680215189.786614
[03/30 18:26:29     88s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2746.4M, EPOCH TIME: 1680215189.787004
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:29     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.067, MEM:2682.4M, EPOCH TIME: 1680215189.787636
[03/30 18:26:29     88s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2682.4M, EPOCH TIME: 1680215189.787807
[03/30 18:26:29     88s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2682.4M, EPOCH TIME: 1680215189.790415
[03/30 18:26:29     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2682.4MB).
[03/30 18:26:29     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.074, MEM:2682.4M, EPOCH TIME: 1680215189.790719
[03/30 18:26:29     88s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:26:29     88s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=2682.4M
[03/30 18:26:29     88s] ### Creating RouteCongInterface, started
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/30 18:26:29     88s] 
[03/30 18:26:29     88s] #optDebug: {0, 1.000}
[03/30 18:26:29     88s] ### Creating RouteCongInterface, finished
[03/30 18:26:29     88s] ### Creating LA Mngr. totSessionCpu=0:01:29 mem=2682.4M
[03/30 18:26:29     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:29 mem=2682.4M
[03/30 18:26:30     88s] [GPS-DRV] Optimizer parameters ============================= 
[03/30 18:26:30     88s] [GPS-DRV] maxDensity (design): 0.95
[03/30 18:26:30     88s] [GPS-DRV] maxLocalDensity: 0.98
[03/30 18:26:30     88s] [GPS-DRV] All active and enabled setup views
[03/30 18:26:30     88s] [GPS-DRV]     setupAnalysis
[03/30 18:26:30     88s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/30 18:26:30     88s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/30 18:26:30     88s] [GPS-DRV] maxFanoutLoad on
[03/30 18:26:30     88s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/30 18:26:30     88s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/30 18:26:30     88s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/30 18:26:30     88s] [GPS-DRV] timing-driven DRV settings
[03/30 18:26:30     88s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/30 18:26:30     88s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2974.3M, EPOCH TIME: 1680215190.144077
[03/30 18:26:30     88s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2974.3M, EPOCH TIME: 1680215190.144258
[03/30 18:26:30     88s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:26:30     88s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:26:30     88s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/30 18:26:30     88s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/30 18:26:30     88s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/30 18:26:30     88s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/30 18:26:30     88s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/30 18:26:30     88s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/30 18:26:30     88s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0|  1.47%|          |         |
[03/30 18:26:30     88s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/30 18:26:30     88s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0|  1.47%| 0:00:00.0|  2974.3M|
[03/30 18:26:30     88s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2974.3M) ***
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s] Total-nets :: 86, Stn-nets :: 0, ratio :: 0 %, Total-len 5251.6, Stn-len 0
[03/30 18:26:30     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2795.5M, EPOCH TIME: 1680215190.158659
[03/30 18:26:30     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:30     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:30     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:30     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:30     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.008, MEM:2683.0M, EPOCH TIME: 1680215190.166331
[03/30 18:26:30     88s] TotalInstCnt at PhyDesignMc Destruction: 54
[03/30 18:26:30     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2029537.6
[03/30 18:26:30     88s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.5 (0.7), totSession cpu/real = 0:01:28.9/0:07:51.6 (0.2), mem = 2683.0M
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s] =============================================================================================
[03/30 18:26:30     88s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[03/30 18:26:30     88s] =============================================================================================
[03/30 18:26:30     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:30     88s] ---------------------------------------------------------------------------------------------
[03/30 18:26:30     88s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:30     88s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:30     88s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  17.5 % )     0:00:00.1 /  0:00:00.0    0.4
[03/30 18:26:30     88s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:30     88s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:30     88s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:30     88s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:30     88s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:30     88s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:30     88s] [ MISC                   ]          0:00:00.4  (  79.4 % )     0:00:00.4 /  0:00:00.3    0.8
[03/30 18:26:30     88s] ---------------------------------------------------------------------------------------------
[03/30 18:26:30     88s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.3    0.7
[03/30 18:26:30     88s] ---------------------------------------------------------------------------------------------
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s] End: GigaOpt postEco DRV Optimization
[03/30 18:26:30     88s] **INFO: Flow update: Design timing is met.
[03/30 18:26:30     88s] Running refinePlace -preserveRouting true -hardFence false
[03/30 18:26:30     88s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2683.0M, EPOCH TIME: 1680215190.177707
[03/30 18:26:30     88s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2683.0M, EPOCH TIME: 1680215190.177856
[03/30 18:26:30     88s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2683.0M, EPOCH TIME: 1680215190.177951
[03/30 18:26:30     88s] Processing tracks to init pin-track alignment.
[03/30 18:26:30     88s] z: 2, totalTracks: 1
[03/30 18:26:30     88s] z: 4, totalTracks: 1
[03/30 18:26:30     88s] z: 6, totalTracks: 1
[03/30 18:26:30     88s] z: 8, totalTracks: 1
[03/30 18:26:30     88s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:30     88s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2683.0M, EPOCH TIME: 1680215190.181192
[03/30 18:26:30     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:30     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:30     88s] OPERPROF:         Starting CMU at level 5, MEM:2747.0M, EPOCH TIME: 1680215190.200403
[03/30 18:26:30     88s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2747.0M, EPOCH TIME: 1680215190.200720
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:30     88s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:2683.0M, EPOCH TIME: 1680215190.201278
[03/30 18:26:30     88s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2683.0M, EPOCH TIME: 1680215190.201415
[03/30 18:26:30     88s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:2683.0M, EPOCH TIME: 1680215190.204802
[03/30 18:26:30     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2683.0MB).
[03/30 18:26:30     88s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.031, REAL:0.031, MEM:2683.0M, EPOCH TIME: 1680215190.208822
[03/30 18:26:30     88s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.031, REAL:0.031, MEM:2683.0M, EPOCH TIME: 1680215190.208897
[03/30 18:26:30     88s] TDRefine: refinePlace mode is spiral
[03/30 18:26:30     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2029537.4
[03/30 18:26:30     88s] OPERPROF:   Starting RefinePlace at level 2, MEM:2683.0M, EPOCH TIME: 1680215190.209046
[03/30 18:26:30     88s] *** Starting refinePlace (0:01:29 mem=2683.0M) ***
[03/30 18:26:30     88s] Total net bbox length = 5.129e+03 (3.746e+03 1.383e+03) (ext = 2.914e+03)
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:30     88s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:30     88s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s] Starting Small incrNP...
[03/30 18:26:30     88s] User Input Parameters:
[03/30 18:26:30     88s] - Congestion Driven    : Off
[03/30 18:26:30     88s] - Timing Driven        : Off
[03/30 18:26:30     88s] - Area-Violation Based : Off
[03/30 18:26:30     88s] - Start Rollback Level : -5
[03/30 18:26:30     88s] - Legalized            : On
[03/30 18:26:30     88s] - Window Based         : Off
[03/30 18:26:30     88s] - eDen incr mode       : Off
[03/30 18:26:30     88s] - Small incr mode      : On
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2683.0M, EPOCH TIME: 1680215190.213518
[03/30 18:26:30     88s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2683.0M, EPOCH TIME: 1680215190.213754
[03/30 18:26:30     88s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.003, REAL:0.004, MEM:2683.0M, EPOCH TIME: 1680215190.217835
[03/30 18:26:30     88s] default core: bins with density > 0.750 =  0.00 % ( 0 / 51 )
[03/30 18:26:30     88s] Density distribution unevenness ratio = 2.997%
[03/30 18:26:30     88s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.006, REAL:0.007, MEM:2683.0M, EPOCH TIME: 1680215190.220274
[03/30 18:26:30     88s] cost 0.407407, thresh 1.000000
[03/30 18:26:30     88s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2683.0M)
[03/30 18:26:30     88s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:26:30     88s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2683.0M, EPOCH TIME: 1680215190.220542
[03/30 18:26:30     88s] Starting refinePlace ...
[03/30 18:26:30     88s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:30     88s] One DDP V2 for no tweak run.
[03/30 18:26:30     88s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:30     88s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2747.0M, EPOCH TIME: 1680215190.227188
[03/30 18:26:30     88s] DDP initSite1 nrRow 23 nrJob 23
[03/30 18:26:30     88s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2747.0M, EPOCH TIME: 1680215190.227394
[03/30 18:26:30     88s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2747.0M, EPOCH TIME: 1680215190.227590
[03/30 18:26:30     88s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2747.0M, EPOCH TIME: 1680215190.227682
[03/30 18:26:30     88s] DDP markSite nrRow 23 nrJob 23
[03/30 18:26:30     88s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2747.0M, EPOCH TIME: 1680215190.228009
[03/30 18:26:30     88s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2747.0M, EPOCH TIME: 1680215190.228077
[03/30 18:26:30     88s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/30 18:26:30     88s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2747.0M, EPOCH TIME: 1680215190.229675
[03/30 18:26:30     88s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2747.0M, EPOCH TIME: 1680215190.229744
[03/30 18:26:30     88s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:2747.0M, EPOCH TIME: 1680215190.230457
[03/30 18:26:30     88s] ** Cut row section cpu time 0:00:00.0.
[03/30 18:26:30     88s]  ** Cut row section real time 0:00:00.0.
[03/30 18:26:30     88s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:2747.0M, EPOCH TIME: 1680215190.230639
[03/30 18:26:30     88s]   Spread Effort: high, pre-route mode, useDDP on.
[03/30 18:26:30     88s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2683.0MB) @(0:01:29 - 0:01:29).
[03/30 18:26:30     88s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:26:30     88s] wireLenOptFixPriorityInst 0 inst fixed
[03/30 18:26:30     88s] 
[03/30 18:26:30     88s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/30 18:26:30     88s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/30 18:26:30     88s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:26:30     88s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:26:30     88s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2683.0MB) @(0:01:29 - 0:01:29).
[03/30 18:26:30     88s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/30 18:26:30     88s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:26:30     88s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2683.0MB
[03/30 18:26:30     88s] Statistics of distance of Instance movement in refine placement:
[03/30 18:26:30     88s]   maximum (X+Y) =         0.00 um
[03/30 18:26:30     88s]   mean    (X+Y) =         0.00 um
[03/30 18:26:30     88s] Summary Report:
[03/30 18:26:30     88s] Instances move: 0 (out of 54 movable)
[03/30 18:26:30     88s] Instances flipped: 0
[03/30 18:26:30     88s] Mean displacement: 0.00 um
[03/30 18:26:30     88s] Max displacement: 0.00 um 
[03/30 18:26:30     88s] Total instances moved : 0
[03/30 18:26:30     88s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.027, REAL:0.067, MEM:2683.0M, EPOCH TIME: 1680215190.287587
[03/30 18:26:30     88s] Total net bbox length = 5.129e+03 (3.746e+03 1.383e+03) (ext = 2.914e+03)
[03/30 18:26:30     88s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2683.0MB
[03/30 18:26:30     88s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2683.0MB) @(0:01:29 - 0:01:29).
[03/30 18:26:30     88s] *** Finished refinePlace (0:01:29 mem=2683.0M) ***
[03/30 18:26:30     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2029537.4
[03/30 18:26:30     88s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.038, REAL:0.080, MEM:2683.0M, EPOCH TIME: 1680215190.289091
[03/30 18:26:30     88s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2683.0M, EPOCH TIME: 1680215190.289192
[03/30 18:26:30     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:30     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:30     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:30     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:30     88s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.011, MEM:2683.0M, EPOCH TIME: 1680215190.299861
[03/30 18:26:30     88s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.075, REAL:0.122, MEM:2683.0M, EPOCH TIME: 1680215190.300031
[03/30 18:26:30     88s] **INFO: Flow update: Design timing is met.
[03/30 18:26:30     88s] **INFO: Flow update: Design timing is met.
[03/30 18:26:30     88s] **INFO: Flow update: Design timing is met.
[03/30 18:26:30     89s] Register exp ratio and priority group on 0 nets on 102 nets : 
[03/30 18:26:30     89s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:26:30     89s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:26:30     89s] 
[03/30 18:26:30     89s] Active setup views:
[03/30 18:26:30     89s]  setupAnalysis
[03/30 18:26:30     89s]   Dominating endpoints: 0
[03/30 18:26:30     89s]   Dominating TNS: -0.000
[03/30 18:26:30     89s] 
[03/30 18:26:30     89s] Extraction called for design 'writeback_controller' of instances=54 and nets=141 using extraction engine 'preRoute' .
[03/30 18:26:30     89s] PreRoute RC Extraction called for design writeback_controller.
[03/30 18:26:30     89s] RC Extraction called in multi-corner(1) mode.
[03/30 18:26:30     89s] RCMode: PreRoute
[03/30 18:26:30     89s]       RC Corner Indexes            0   
[03/30 18:26:30     89s] Capacitance Scaling Factor   : 1.00000 
[03/30 18:26:30     89s] Resistance Scaling Factor    : 1.00000 
[03/30 18:26:30     89s] Clock Cap. Scaling Factor    : 1.00000 
[03/30 18:26:30     89s] Clock Res. Scaling Factor    : 1.00000 
[03/30 18:26:30     89s] Shrink Factor                : 1.00000
[03/30 18:26:30     89s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/30 18:26:30     89s] Using Quantus QRC technology file ...
[03/30 18:26:30     89s] RC Grid backup saved.
[03/30 18:26:30     89s] 
[03/30 18:26:30     89s] Trim Metal Layers:
[03/30 18:26:30     89s] LayerId::1 widthSet size::1
[03/30 18:26:30     89s] LayerId::2 widthSet size::1
[03/30 18:26:30     89s] LayerId::3 widthSet size::1
[03/30 18:26:30     89s] LayerId::4 widthSet size::1
[03/30 18:26:30     89s] LayerId::5 widthSet size::1
[03/30 18:26:30     89s] LayerId::6 widthSet size::1
[03/30 18:26:30     89s] LayerId::7 widthSet size::1
[03/30 18:26:30     89s] LayerId::8 widthSet size::1
[03/30 18:26:30     89s] Skipped RC grid update for preRoute extraction.
[03/30 18:26:30     89s] eee: pegSigSF::1.070000
[03/30 18:26:30     89s] Initializing multi-corner resistance tables ...
[03/30 18:26:30     89s] eee: l::1 avDens::0.098373 usedTrk::451.533610 availTrk::4590.000000 sigTrk::451.533610
[03/30 18:26:30     89s] eee: l::2 avDens::0.006526 usedTrk::21.730167 availTrk::3330.000000 sigTrk::21.730167
[03/30 18:26:30     89s] eee: l::3 avDens::0.049836 usedTrk::228.747165 availTrk::4590.000000 sigTrk::228.747165
[03/30 18:26:30     89s] eee: l::4 avDens::0.045056 usedTrk::202.751584 availTrk::4500.000000 sigTrk::202.751584
[03/30 18:26:30     89s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:30     89s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:30     89s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:30     89s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:30     89s] {RT rc-typ 0 4 4 0}
[03/30 18:26:30     89s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=82 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/30 18:26:30     89s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2623.012M)
[03/30 18:26:30     89s] Skewing Data Summary (End_of_FINAL)
[03/30 18:26:30     89s] --------------------------------------------------
[03/30 18:26:30     89s]  Total skewed count:0
[03/30 18:26:30     89s] --------------------------------------------------
[03/30 18:26:30     89s] Starting delay calculation for Setup views
[03/30 18:26:30     89s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/30 18:26:30     89s] #################################################################################
[03/30 18:26:30     89s] # Design Stage: PreRoute
[03/30 18:26:30     89s] # Design Name: writeback_controller
[03/30 18:26:30     89s] # Design Mode: 130nm
[03/30 18:26:30     89s] # Analysis Mode: MMMC Non-OCV 
[03/30 18:26:30     89s] # Parasitics Mode: No SPEF/RCDB 
[03/30 18:26:30     89s] # Signoff Settings: SI Off 
[03/30 18:26:30     89s] #################################################################################
[03/30 18:26:31     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 2661.2M, InitMEM = 2661.2M)
[03/30 18:26:31     89s] Calculate delays in Single mode...
[03/30 18:26:31     89s] Start delay calculation (fullDC) (6 T). (MEM=2661.24)
[03/30 18:26:31     89s] End AAE Lib Interpolated Model. (MEM=2672.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:26:31     89s] Total number of fetched objects 98
[03/30 18:26:31     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:26:31     89s] End delay calculation. (MEM=2902.34 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:26:31     89s] End delay calculation (fullDC). (MEM=2902.34 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:26:31     89s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2902.3M) ***
[03/30 18:26:31     89s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:30 mem=2902.3M)
[03/30 18:26:31     89s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:31     89s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:31     89s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2902.34 MB )
[03/30 18:26:31     89s] (I)      ================== Layers ==================
[03/30 18:26:31     89s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:31     89s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/30 18:26:31     89s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:31     89s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/30 18:26:31     89s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/30 18:26:31     89s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/30 18:26:31     89s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/30 18:26:31     89s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/30 18:26:31     89s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/30 18:26:31     89s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/30 18:26:31     89s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/30 18:26:31     89s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/30 18:26:31     89s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/30 18:26:31     89s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/30 18:26:31     89s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/30 18:26:31     89s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/30 18:26:31     89s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/30 18:26:31     89s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/30 18:26:31     89s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/30 18:26:31     89s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:31     89s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/30 18:26:31     89s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:31     89s] (I)      Started Import and model ( Curr Mem: 2902.34 MB )
[03/30 18:26:31     89s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:31     89s] (I)      == Non-default Options ==
[03/30 18:26:31     89s] (I)      Build term to term wires                           : false
[03/30 18:26:31     89s] (I)      Maximum routing layer                              : 4
[03/30 18:26:31     89s] (I)      Number of threads                                  : 6
[03/30 18:26:31     89s] (I)      Method to set GCell size                           : row
[03/30 18:26:31     89s] (I)      Counted 2444 PG shapes. We will not process PG shapes layer by layer.
[03/30 18:26:31     89s] (I)      Use row-based GCell size
[03/30 18:26:31     89s] (I)      Use row-based GCell align
[03/30 18:26:31     89s] (I)      layer 0 area = 89000
[03/30 18:26:31     89s] (I)      layer 1 area = 120000
[03/30 18:26:31     89s] (I)      layer 2 area = 120000
[03/30 18:26:31     89s] (I)      layer 3 area = 120000
[03/30 18:26:31     89s] (I)      GCell unit size   : 3600
[03/30 18:26:31     89s] (I)      GCell multiplier  : 1
[03/30 18:26:31     89s] (I)      GCell row height  : 3600
[03/30 18:26:31     89s] (I)      Actual row height : 3600
[03/30 18:26:31     89s] (I)      GCell align ref   : 7000 7000
[03/30 18:26:31     89s] [NR-eGR] Track table information for default rule: 
[03/30 18:26:31     89s] [NR-eGR] M1 has single uniform track structure
[03/30 18:26:31     89s] [NR-eGR] M2 has single uniform track structure
[03/30 18:26:31     89s] [NR-eGR] M3 has single uniform track structure
[03/30 18:26:31     89s] [NR-eGR] M4 has single uniform track structure
[03/30 18:26:31     89s] [NR-eGR] M5 has single uniform track structure
[03/30 18:26:31     89s] [NR-eGR] M6 has single uniform track structure
[03/30 18:26:31     89s] [NR-eGR] MQ has single uniform track structure
[03/30 18:26:31     89s] [NR-eGR] LM has single uniform track structure
[03/30 18:26:31     89s] (I)      ============== Default via ===============
[03/30 18:26:31     89s] (I)      +---+------------------+-----------------+
[03/30 18:26:31     89s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/30 18:26:31     89s] (I)      +---+------------------+-----------------+
[03/30 18:26:31     89s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/30 18:26:31     89s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/30 18:26:31     89s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/30 18:26:31     89s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/30 18:26:31     89s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/30 18:26:31     89s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/30 18:26:31     89s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/30 18:26:31     89s] (I)      +---+------------------+-----------------+
[03/30 18:26:31     89s] [NR-eGR] Read 4092 PG shapes
[03/30 18:26:31     89s] [NR-eGR] Read 0 clock shapes
[03/30 18:26:31     89s] [NR-eGR] Read 0 other shapes
[03/30 18:26:31     89s] [NR-eGR] #Routing Blockages  : 0
[03/30 18:26:31     89s] [NR-eGR] #Instance Blockages : 0
[03/30 18:26:31     89s] [NR-eGR] #PG Blockages       : 4092
[03/30 18:26:31     89s] [NR-eGR] #Halo Blockages     : 0
[03/30 18:26:31     89s] [NR-eGR] #Boundary Blockages : 0
[03/30 18:26:31     89s] [NR-eGR] #Clock Blockages    : 0
[03/30 18:26:31     89s] [NR-eGR] #Other Blockages    : 0
[03/30 18:26:31     89s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/30 18:26:31     89s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/30 18:26:31     89s] [NR-eGR] Read 86 nets ( ignored 0 )
[03/30 18:26:31     89s] (I)      early_global_route_priority property id does not exist.
[03/30 18:26:31     89s] (I)      Read Num Blocks=4092  Num Prerouted Wires=0  Num CS=0
[03/30 18:26:31     89s] (I)      Layer 1 (V) : #blockages 1468 : #preroutes 0
[03/30 18:26:31     89s] (I)      Layer 2 (H) : #blockages 1682 : #preroutes 0
[03/30 18:26:31     89s] (I)      Layer 3 (V) : #blockages 942 : #preroutes 0
[03/30 18:26:31     89s] (I)      Number of ignored nets                =      0
[03/30 18:26:31     89s] (I)      Number of connected nets              =      0
[03/30 18:26:31     89s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/30 18:26:31     89s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/30 18:26:31     89s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/30 18:26:31     89s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/30 18:26:31     89s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/30 18:26:31     89s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/30 18:26:31     89s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/30 18:26:31     89s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/30 18:26:31     89s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/30 18:26:31     89s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/30 18:26:31     89s] (I)      Ndr track 0 does not exist
[03/30 18:26:31     89s] (I)      ---------------------Grid Graph Info--------------------
[03/30 18:26:31     89s] (I)      Routing area        : (0, 0) - (600000, 100000)
[03/30 18:26:31     89s] (I)      Core area           : (7000, 7000) - (593000, 93000)
[03/30 18:26:31     89s] (I)      Site width          :   400  (dbu)
[03/30 18:26:31     89s] (I)      Row height          :  3600  (dbu)
[03/30 18:26:31     89s] (I)      GCell row height    :  3600  (dbu)
[03/30 18:26:31     89s] (I)      GCell width         :  3600  (dbu)
[03/30 18:26:31     89s] (I)      GCell height        :  3600  (dbu)
[03/30 18:26:31     89s] (I)      Grid                :   166    27     4
[03/30 18:26:31     89s] (I)      Layer numbers       :     1     2     3     4
[03/30 18:26:31     89s] (I)      Vertical capacity   :     0  3600     0  3600
[03/30 18:26:31     89s] (I)      Horizontal capacity :     0     0  3600     0
[03/30 18:26:31     89s] (I)      Default wire width  :   160   200   200   200
[03/30 18:26:31     89s] (I)      Default wire space  :   160   200   200   200
[03/30 18:26:31     89s] (I)      Default wire pitch  :   320   400   400   400
[03/30 18:26:31     89s] (I)      Default pitch size  :   320   400   400   400
[03/30 18:26:31     89s] (I)      First track coord   :   400   400   400   400
[03/30 18:26:31     89s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/30 18:26:31     89s] (I)      Total num of tracks :   249  1499   249  1499
[03/30 18:26:31     89s] (I)      Num of masks        :     1     1     1     1
[03/30 18:26:31     89s] (I)      Num of trim masks   :     0     0     0     0
[03/30 18:26:31     89s] (I)      --------------------------------------------------------
[03/30 18:26:31     89s] 
[03/30 18:26:31     89s] [NR-eGR] ============ Routing rule table ============
[03/30 18:26:31     89s] [NR-eGR] Rule id: 0  Nets: 86
[03/30 18:26:31     89s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/30 18:26:31     89s] (I)                    Layer    2    3    4 
[03/30 18:26:31     89s] (I)                    Pitch  400  400  400 
[03/30 18:26:31     89s] (I)             #Used tracks    1    1    1 
[03/30 18:26:31     89s] (I)       #Fully used tracks    1    1    1 
[03/30 18:26:31     89s] [NR-eGR] ========================================
[03/30 18:26:31     89s] [NR-eGR] 
[03/30 18:26:31     89s] (I)      =============== Blocked Tracks ===============
[03/30 18:26:31     89s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:31     89s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/30 18:26:31     89s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:31     89s] (I)      |     1 |       0 |        0 |         0.00% |
[03/30 18:26:31     89s] (I)      |     2 |   40473 |    13700 |        33.85% |
[03/30 18:26:31     89s] (I)      |     3 |   41334 |     9564 |        23.14% |
[03/30 18:26:31     89s] (I)      |     4 |   40473 |     9112 |        22.51% |
[03/30 18:26:31     89s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:31     89s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2902.34 MB )
[03/30 18:26:31     89s] (I)      Reset routing kernel
[03/30 18:26:31     89s] (I)      Started Global Routing ( Curr Mem: 2902.34 MB )
[03/30 18:26:31     89s] (I)      totalPins=231  totalGlobalPin=231 (100.00%)
[03/30 18:26:31     89s] (I)      total 2D Cap : 96150 = (32100 H, 64050 V)
[03/30 18:26:31     89s] [NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[03/30 18:26:31     89s] (I)      
[03/30 18:26:31     89s] (I)      ============  Phase 1a Route ============
[03/30 18:26:31     89s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:31     89s] (I)      
[03/30 18:26:31     89s] (I)      ============  Phase 1b Route ============
[03/30 18:26:31     89s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:31     89s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+03um
[03/30 18:26:31     89s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/30 18:26:31     89s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/30 18:26:31     89s] (I)      
[03/30 18:26:31     89s] (I)      ============  Phase 1c Route ============
[03/30 18:26:31     89s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:31     89s] (I)      
[03/30 18:26:31     89s] (I)      ============  Phase 1d Route ============
[03/30 18:26:31     89s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:31     89s] (I)      
[03/30 18:26:31     89s] (I)      ============  Phase 1e Route ============
[03/30 18:26:31     89s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:31     89s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+03um
[03/30 18:26:31     89s] (I)      
[03/30 18:26:31     89s] (I)      ============  Phase 1l Route ============
[03/30 18:26:31     89s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/30 18:26:31     89s] (I)      Layer  2:      32929       232         0        1467       37377    ( 3.78%) 
[03/30 18:26:31     89s] (I)      Layer  3:      32494      1051         0         216       39879    ( 0.54%) 
[03/30 18:26:31     89s] (I)      Layer  4:      30151       236         0           0       38844    ( 0.00%) 
[03/30 18:26:31     89s] (I)      Total:         95574      1519         0        1683      116100    ( 1.43%) 
[03/30 18:26:31     89s] (I)      
[03/30 18:26:31     89s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/30 18:26:31     89s] [NR-eGR]                        OverCon            
[03/30 18:26:31     89s] [NR-eGR]                         #Gcell     %Gcell
[03/30 18:26:31     89s] [NR-eGR]        Layer             (1-0)    OverCon
[03/30 18:26:31     89s] [NR-eGR] ----------------------------------------------
[03/30 18:26:31     89s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:31     89s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:31     89s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:31     89s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:31     89s] [NR-eGR] ----------------------------------------------
[03/30 18:26:31     89s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/30 18:26:31     89s] [NR-eGR] 
[03/30 18:26:31     89s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2934.34 MB )
[03/30 18:26:31     89s] (I)      total 2D Cap : 98090 = (32699 H, 65391 V)
[03/30 18:26:31     89s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/30 18:26:31     89s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.11 sec, Curr Mem: 2934.34 MB )
[03/30 18:26:31     89s] (I)      ===================================== Runtime Summary =====================================
[03/30 18:26:31     89s] (I)       Step                                          %      Start     Finish      Real       CPU 
[03/30 18:26:31     89s] (I)      -------------------------------------------------------------------------------------------
[03/30 18:26:31     89s] (I)       Early Global Route kernel               100.00%  19.48 sec  19.59 sec  0.11 sec  0.05 sec 
[03/30 18:26:31     89s] (I)       +-Import and model                       15.45%  19.49 sec  19.51 sec  0.02 sec  0.02 sec 
[03/30 18:26:31     89s] (I)       | +-Create place DB                       0.67%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | +-Import place data                   0.57%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Read instances and placement      0.23%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Read nets                         0.15%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | +-Create route DB                       9.45%  19.49 sec  19.50 sec  0.01 sec  0.01 sec 
[03/30 18:26:31     89s] (I)       | | +-Import route data (6T)              8.98%  19.49 sec  19.50 sec  0.01 sec  0.01 sec 
[03/30 18:26:31     89s] (I)       | | | +-Read blockages ( Layer 2-4 )      2.26%  19.49 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | | +-Read routing blockages          0.00%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | | +-Read instance blockages         0.05%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | | +-Read PG blockages               0.59%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | | +-Read clock blockages            0.07%  19.49 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | | +-Read other blockages            0.11%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | | +-Read halo blockages             0.01%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | | +-Read boundary cut boxes         0.00%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Read blackboxes                   0.04%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Read prerouted                    0.13%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Read unlegalized nets             0.01%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Read nets                         0.15%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Set up via pillars                0.01%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Initialize 3D grid graph          0.08%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Model blockage capacity           1.52%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | | +-Initialize 3D capacity          1.29%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | +-Read aux data                         0.00%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | +-Others data preparation               0.09%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | +-Create route kernel                   4.58%  19.50 sec  19.51 sec  0.01 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       +-Global Routing                         71.70%  19.51 sec  19.59 sec  0.08 sec  0.02 sec 
[03/30 18:26:31     89s] (I)       | +-Initialization                        0.11%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | +-Net group 1                          69.74%  19.51 sec  19.59 sec  0.08 sec  0.02 sec 
[03/30 18:26:31     89s] (I)       | | +-Generate topology (6T)              2.23%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | +-Phase 1a                            2.08%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Pattern routing (6T)              1.68%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Add via demand to 2D              0.06%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | +-Phase 1b                            0.19%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | +-Phase 1c                            0.04%  19.58 sec  19.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | +-Phase 1d                            0.24%  19.58 sec  19.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | +-Phase 1e                            0.34%  19.58 sec  19.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | +-Route legalization                0.13%  19.58 sec  19.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | | | +-Legalize Blockage Violations    0.04%  19.58 sec  19.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | | +-Phase 1l                            8.03%  19.58 sec  19.59 sec  0.01 sec  0.01 sec 
[03/30 18:26:31     89s] (I)       | | | +-Layer assignment (6T)             7.67%  19.58 sec  19.59 sec  0.01 sec  0.01 sec 
[03/30 18:26:31     89s] (I)       | +-Clean cong LA                         0.00%  19.59 sec  19.59 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       +-Export 3D cong map                      0.84%  19.59 sec  19.59 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)       | +-Export 2D cong map                    0.22%  19.59 sec  19.59 sec  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)      ==================== Summary by functions =====================
[03/30 18:26:31     89s] (I)       Lv  Step                                %      Real       CPU 
[03/30 18:26:31     89s] (I)      ---------------------------------------------------------------
[03/30 18:26:31     89s] (I)        0  Early Global Route kernel     100.00%  0.11 sec  0.05 sec 
[03/30 18:26:31     89s] (I)        1  Global Routing                 71.70%  0.08 sec  0.02 sec 
[03/30 18:26:31     89s] (I)        1  Import and model               15.45%  0.02 sec  0.02 sec 
[03/30 18:26:31     89s] (I)        1  Export 3D cong map              0.84%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        2  Net group 1                    69.74%  0.08 sec  0.02 sec 
[03/30 18:26:31     89s] (I)        2  Create route DB                 9.45%  0.01 sec  0.01 sec 
[03/30 18:26:31     89s] (I)        2  Create route kernel             4.58%  0.01 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        2  Create place DB                 0.67%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        2  Export 2D cong map              0.22%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        2  Initialization                  0.11%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        3  Import route data (6T)          8.98%  0.01 sec  0.01 sec 
[03/30 18:26:31     89s] (I)        3  Phase 1l                        8.03%  0.01 sec  0.01 sec 
[03/30 18:26:31     89s] (I)        3  Generate topology (6T)          2.23%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        3  Phase 1a                        2.08%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        3  Import place data               0.57%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        3  Phase 1e                        0.34%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        3  Phase 1d                        0.24%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        3  Phase 1b                        0.19%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Layer assignment (6T)           7.67%  0.01 sec  0.01 sec 
[03/30 18:26:31     89s] (I)        4  Read blockages ( Layer 2-4 )    2.26%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Pattern routing (6T)            1.68%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Model blockage capacity         1.52%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Read nets                       0.30%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Read instances and placement    0.23%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Read prerouted                  0.13%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Route legalization              0.13%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Initialize 3D grid graph        0.08%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Add via demand to 2D            0.06%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        5  Initialize 3D capacity          1.29%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        5  Read PG blockages               0.59%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        5  Read other blockages            0.11%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        5  Read clock blockages            0.07%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        5  Read instance blockages         0.05%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        5  Legalize Blockage Violations    0.04%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[03/30 18:26:31     89s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:31     89s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:31     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:2934.3M, EPOCH TIME: 1680215191.422613
[03/30 18:26:31     89s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:31     89s] [hotspot] |            |   max hotspot | total hotspot |
[03/30 18:26:31     89s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:31     89s] [hotspot] | normalized |          0.00 |          0.00 |
[03/30 18:26:31     89s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:31     89s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/30 18:26:31     89s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/30 18:26:31     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.061, MEM:2934.3M, EPOCH TIME: 1680215191.483592
[03/30 18:26:31     89s] [hotspot] Hotspot report including placement blocked areas
[03/30 18:26:31     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:2934.3M, EPOCH TIME: 1680215191.483930
[03/30 18:26:31     89s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:31     89s] [hotspot] |            |   max hotspot | total hotspot |
[03/30 18:26:31     89s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:31     89s] [hotspot] | normalized |          0.00 |          0.00 |
[03/30 18:26:31     89s] [hotspot] +------------+---------------+---------------+
[03/30 18:26:31     89s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/30 18:26:31     89s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/30 18:26:31     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.007, MEM:2934.3M, EPOCH TIME: 1680215191.490671
[03/30 18:26:31     89s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_placed
[03/30 18:26:31     89s] **optDesign ... cpu = 0:00:12, real = 0:00:17, mem = 1910.0M, totSessionCpu=0:01:30 **
[03/30 18:26:31     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2689.3M, EPOCH TIME: 1680215191.524065
[03/30 18:26:31     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:31     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:31     89s] 
[03/30 18:26:31     89s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:31     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.068, MEM:2689.3M, EPOCH TIME: 1680215191.591706
[03/30 18:26:31     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:31     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:35     89s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.944  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2690.8M, EPOCH TIME: 1680215195.767057
[03/30 18:26:35     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:35     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:35     89s] 
[03/30 18:26:35     89s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:35     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:2692.3M, EPOCH TIME: 1680215195.785766
[03/30 18:26:35     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:35     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:35     89s] Density: 1.466%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2692.3M, EPOCH TIME: 1680215195.798572
[03/30 18:26:35     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:35     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:35     89s] 
[03/30 18:26:35     89s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:35     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.025, MEM:2692.3M, EPOCH TIME: 1680215195.823508
[03/30 18:26:35     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:35     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:35     89s] **optDesign ... cpu = 0:00:12, real = 0:00:21, mem = 1910.5M, totSessionCpu=0:01:30 **
[03/30 18:26:35     89s] 
[03/30 18:26:35     89s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:26:35     89s] Deleting Lib Analyzer.
[03/30 18:26:35     89s] 
[03/30 18:26:35     89s] TimeStamp Deleting Cell Server End ...
[03/30 18:26:35     89s] *** Finished optDesign ***
[03/30 18:26:35     89s] 
[03/30 18:26:35     89s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.8 real=0:00:23.9)
[03/30 18:26:35     89s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:02.2)
[03/30 18:26:35     89s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.7 real=0:00:01.8)
[03/30 18:26:35     89s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.0 real=0:00:02.5)
[03/30 18:26:35     89s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.7 real=0:00:03.0)
[03/30 18:26:35     89s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.6)
[03/30 18:26:35     89s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/30 18:26:35     89s] clean pInstBBox. size 0
[03/30 18:26:36     90s] All LLGs are deleted
[03/30 18:26:36     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:36     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:36     90s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2692.3M, EPOCH TIME: 1680215196.102933
[03/30 18:26:36     90s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2692.3M, EPOCH TIME: 1680215196.103098
[03/30 18:26:36     90s] Disable CTE adjustment.
[03/30 18:26:36     90s] Info: pop threads available for lower-level modules during optimization.
[03/30 18:26:36     90s] #optDebug: fT-D <X 1 0 0 0>
[03/30 18:26:36     90s] VSMManager cleared!
[03/30 18:26:36     90s] **place_opt_design ... cpu = 0:00:17, real = 0:00:30, mem = 2650.3M **
[03/30 18:26:36     90s] *** Finished GigaPlace ***
[03/30 18:26:36     90s] 
[03/30 18:26:36     90s] *** Summary of all messages that are not suppressed in this session:
[03/30 18:26:36     90s] Severity  ID               Count  Summary                                  
[03/30 18:26:36     90s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/30 18:26:36     90s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/30 18:26:36     90s] WARNING   IMPOPT-7098         16  WARNING: %s is an undriven net with %d f...
[03/30 18:26:36     90s] WARNING   IMPPSP-1003         20  Found use of '%s'. This will continue to...
[03/30 18:26:36     90s] *** Message Summary: 39 warning(s), 0 error(s)
[03/30 18:26:36     90s] 
[03/30 18:26:36     90s] *** place_opt_design #1 [finish] : cpu/real = 0:00:17.1/0:00:30.1 (0.6), totSession cpu/real = 0:01:30.0/0:07:57.6 (0.2), mem = 2650.3M
[03/30 18:26:36     90s] 
[03/30 18:26:36     90s] =============================================================================================
[03/30 18:26:36     90s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[03/30 18:26:36     90s] =============================================================================================
[03/30 18:26:36     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:36     90s] ---------------------------------------------------------------------------------------------
[03/30 18:26:36     90s] [ InitOpt                ]      1   0:00:03.1  (  10.1 % )     0:00:04.2 /  0:00:02.6    0.6
[03/30 18:26:36     90s] [ GlobalOpt              ]      1   0:00:01.8  (   5.9 % )     0:00:01.8 /  0:00:01.6    0.9
[03/30 18:26:36     90s] [ DrvOpt                 ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.3    0.7
[03/30 18:26:36     90s] [ SimplifyNetlist        ]      1   0:00:02.1  (   7.1 % )     0:00:02.1 /  0:00:01.5    0.7
[03/30 18:26:36     90s] [ SkewPreCTSReport       ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.7
[03/30 18:26:36     90s] [ AreaOpt                ]      2   0:00:02.0  (   6.8 % )     0:00:02.2 /  0:00:01.8    0.8
[03/30 18:26:36     90s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.8
[03/30 18:26:36     90s] [ OptSummaryReport       ]      2   0:00:00.4  (   1.4 % )     0:00:05.3 /  0:00:00.8    0.1
[03/30 18:26:36     90s] [ DrvReport              ]      2   0:00:04.1  (  13.5 % )     0:00:04.1 /  0:00:00.0    0.0
[03/30 18:26:36     90s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[03/30 18:26:36     90s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:36     90s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:36     90s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.5
[03/30 18:26:36     90s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:36     90s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:36     90s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:36     90s] [ GlobalPlace            ]      1   0:00:08.3  (  27.4 % )     0:00:08.3 /  0:00:05.0    0.6
[03/30 18:26:36     90s] [ IncrReplace            ]      1   0:00:03.3  (  11.0 % )     0:00:03.6 /  0:00:02.2    0.6
[03/30 18:26:36     90s] [ RefinePlace            ]      2   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.2    0.6
[03/30 18:26:36     90s] [ EarlyGlobalRoute       ]      2   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.2    0.6
[03/30 18:26:36     90s] [ ExtractRC              ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.5
[03/30 18:26:36     90s] [ TimingUpdate           ]     30   0:00:00.7  (   2.2 % )     0:00:01.4 /  0:00:00.9    0.7
[03/30 18:26:36     90s] [ FullDelayCalc          ]      3   0:00:00.9  (   3.1 % )     0:00:00.9 /  0:00:00.7    0.7
[03/30 18:26:36     90s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[03/30 18:26:36     90s] [ GenerateReports        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.5
[03/30 18:26:36     90s] [ MISC                   ]          0:00:01.6  (   5.2 % )     0:00:01.6 /  0:00:00.7    0.5
[03/30 18:26:36     90s] ---------------------------------------------------------------------------------------------
[03/30 18:26:36     90s]  place_opt_design #1 TOTAL          0:00:30.1  ( 100.0 % )     0:00:30.1 /  0:00:17.1    0.6
[03/30 18:26:36     90s] ---------------------------------------------------------------------------------------------
[03/30 18:26:36     90s] 
[03/30 18:26:36     90s] <CMD> setDrawView place
[03/30 18:26:36     90s] <CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/placement_check.txt
[03/30 18:26:36     90s] OPERPROF: Starting checkPlace at level 1, MEM:2650.3M, EPOCH TIME: 1680215196.197825
[03/30 18:26:36     90s] Processing tracks to init pin-track alignment.
[03/30 18:26:36     90s] z: 2, totalTracks: 1
[03/30 18:26:36     90s] z: 4, totalTracks: 1
[03/30 18:26:36     90s] z: 6, totalTracks: 1
[03/30 18:26:36     90s] z: 8, totalTracks: 1
[03/30 18:26:36     90s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:36     90s] All LLGs are deleted
[03/30 18:26:36     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:36     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:36     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2650.3M, EPOCH TIME: 1680215196.201925
[03/30 18:26:36     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2650.3M, EPOCH TIME: 1680215196.202231
[03/30 18:26:36     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2650.3M, EPOCH TIME: 1680215196.202324
[03/30 18:26:36     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:36     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:36     90s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2714.3M, EPOCH TIME: 1680215196.205506
[03/30 18:26:36     90s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:36     90s] Core basic site is IBM13SITE
[03/30 18:26:36     90s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2714.3M, EPOCH TIME: 1680215196.217584
[03/30 18:26:36     90s] After signature check, allow fast init is false, keep pre-filter is true.
[03/30 18:26:36     90s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/30 18:26:36     90s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.074, MEM:2746.3M, EPOCH TIME: 1680215196.291334
[03/30 18:26:36     90s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:26:36     90s] SiteArray: use 180,224 bytes
[03/30 18:26:36     90s] SiteArray: current memory after site array memory allocation 2746.3M
[03/30 18:26:36     90s] SiteArray: FP blocked sites are writable
[03/30 18:26:36     90s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:26:36     90s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2714.3M, EPOCH TIME: 1680215196.296396
[03/30 18:26:36     90s] Process 2198 wires and vias for routing blockage analysis
[03/30 18:26:36     90s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.009, REAL:0.008, MEM:2746.3M, EPOCH TIME: 1680215196.304012
[03/30 18:26:36     90s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:26:36     90s] Atter site array init, number of instance map data is 0.
[03/30 18:26:36     90s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.100, MEM:2746.3M, EPOCH TIME: 1680215196.305406
[03/30 18:26:36     90s] 
[03/30 18:26:36     90s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:36     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.104, MEM:2650.3M, EPOCH TIME: 1680215196.306451
[03/30 18:26:36     90s] Begin checking placement ... (start mem=2650.3M, init mem=2650.3M)
[03/30 18:26:36     90s] Begin checking exclusive groups violation ...
[03/30 18:26:36     90s] There are 0 groups to check, max #box is 0, total #box is 0
[03/30 18:26:36     90s] Finished checking exclusive groups violations. Found 0 Vio.
[03/30 18:26:36     90s] 
[03/30 18:26:36     90s] Running CheckPlace using 6 threads!...
[03/30 18:26:36     90s] 
[03/30 18:26:36     90s] ...checkPlace MT is done!
[03/30 18:26:36     90s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2650.3M, EPOCH TIME: 1680215196.391146
[03/30 18:26:36     90s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2650.3M, EPOCH TIME: 1680215196.391378
[03/30 18:26:36     90s] *info: Placed = 54            
[03/30 18:26:36     90s] *info: Unplaced = 0           
[03/30 18:26:36     90s] Placement Density:1.47%(711/48521)
[03/30 18:26:36     90s] Placement Density (including fixed std cells):1.47%(711/48521)
[03/30 18:26:36     90s] All LLGs are deleted
[03/30 18:26:36     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:36     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:36     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2650.3M, EPOCH TIME: 1680215196.407775
[03/30 18:26:36     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2650.3M, EPOCH TIME: 1680215196.408114
[03/30 18:26:36     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:36     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:36     90s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2650.3M)
[03/30 18:26:36     90s] OPERPROF: Finished checkPlace at level 1, CPU:0.062, REAL:0.212, MEM:2650.3M, EPOCH TIME: 1680215196.409480
[03/30 18:26:36     90s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/30 18:26:36     90s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/30 18:26:36     90s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/30 18:26:36     90s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/30 18:26:36     90s] <CMD> saveDesign db/writeback_controller_placed_prects.enc
[03/30 18:26:36     90s] #% Begin save design ... (date=03/30 18:26:36, mem=1867.2M)
[03/30 18:26:36     90s] % Begin Save ccopt configuration ... (date=03/30 18:26:36, mem=1867.2M)
[03/30 18:26:36     90s] % End Save ccopt configuration ... (date=03/30 18:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1867.4M, current mem=1867.4M)
[03/30 18:26:36     90s] % Begin Save netlist data ... (date=03/30 18:26:36, mem=1867.4M)
[03/30 18:26:36     90s] Writing Binary DB to db/writeback_controller_placed_prects.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:26:36     90s] % End Save netlist data ... (date=03/30 18:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1868.7M, current mem=1868.7M)
[03/30 18:26:36     90s] Saving symbol-table file in separate thread ...
[03/30 18:26:36     90s] Saving congestion map file in separate thread ...
[03/30 18:26:36     90s] Saving congestion map file db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:26:36     90s] % Begin Save AAE data ... (date=03/30 18:26:36, mem=1868.9M)
[03/30 18:26:36     90s] Saving AAE Data ...
[03/30 18:26:36     90s] % End Save AAE data ... (date=03/30 18:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1868.9M, current mem=1868.9M)
[03/30 18:26:37     90s] Saving preference file db/writeback_controller_placed_prects.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:26:37     90s] Saving mode setting ...
[03/30 18:26:37     90s] Saving global file ...
[03/30 18:26:38     90s] Saving Drc markers ...
[03/30 18:26:38     90s] ... 48 markers are saved ...
[03/30 18:26:38     90s] ... 0 geometry drc markers are saved ...
[03/30 18:26:38     90s] ... 0 antenna drc markers are saved ...
[03/30 18:26:38     90s] % Begin Save routing data ... (date=03/30 18:26:38, mem=1869.4M)
[03/30 18:26:38     90s] Saving route file ...
[03/30 18:26:39     90s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2652.9M) ***
[03/30 18:26:39     90s] % End Save routing data ... (date=03/30 18:26:39, total cpu=0:00:00.0, real=0:00:01.0, peak res=1869.4M, current mem=1869.4M)
[03/30 18:26:39     90s] Saving special route data file in separate thread ...
[03/30 18:26:39     90s] Saving PG file in separate thread ...
[03/30 18:26:39     90s] Saving placement file in separate thread ...
[03/30 18:26:39     90s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:26:39     90s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:26:39     90s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2682.9M) ***
[03/30 18:26:39     90s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:26:39     90s] Saving PG file db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:26:39 2023)
[03/30 18:26:39     90s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2682.9M) ***
[03/30 18:26:39     90s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:26:39     90s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:26:40     90s] Saving property file db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.prop
[03/30 18:26:40     90s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2674.9M) ***
[03/30 18:26:40     90s] Saving rc congestion map db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.congmap.gz ...
[03/30 18:26:40     90s] Saving preRoute extracted patterns in file 'db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:26:40     90s] Saving preRoute extraction data in directory 'db/writeback_controller_placed_prects.enc.dat.tmp/extraction/' ...
[03/30 18:26:40     90s] Checksum of RCGrid density data::96
[03/30 18:26:41     90s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:26:41     90s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:26:41     90s] % Begin Save power constraints data ... (date=03/30 18:26:41, mem=1869.8M)
[03/30 18:26:41     90s] % End Save power constraints data ... (date=03/30 18:26:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.8M, current mem=1869.8M)
[03/30 18:26:42     91s] Generated self-contained design writeback_controller_placed_prects.enc.dat.tmp
[03/30 18:26:42     91s] #% End save design ... (date=03/30 18:26:42, total cpu=0:00:00.9, real=0:00:06.0, peak res=1870.2M, current mem=1870.2M)
[03/30 18:26:42     91s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:26:42     91s] 
[03/30 18:26:42     91s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/30 18:26:42     91s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/30 18:26:42     91s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/30 18:26:42     91s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/30 18:26:42     91s] <CMD> setAnalysisMode -cppr both -analysisType onChipVariation
[03/30 18:26:42     91s] <CMD> setExtractRCMode -engine preRoute -effortLevel medium
[03/30 18:26:42     91s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/30 18:26:42     91s] Type 'man IMPEXT-3493' for more detail.
[03/30 18:26:42     91s] <CMD> extractRC
[03/30 18:26:42     91s] Extraction called for design 'writeback_controller' of instances=54 and nets=141 using extraction engine 'preRoute' .
[03/30 18:26:42     91s] PreRoute RC Extraction called for design writeback_controller.
[03/30 18:26:42     91s] RC Extraction called in multi-corner(1) mode.
[03/30 18:26:42     91s] RCMode: PreRoute
[03/30 18:26:42     91s]       RC Corner Indexes            0   
[03/30 18:26:42     91s] Capacitance Scaling Factor   : 1.00000 
[03/30 18:26:42     91s] Resistance Scaling Factor    : 1.00000 
[03/30 18:26:42     91s] Clock Cap. Scaling Factor    : 1.00000 
[03/30 18:26:42     91s] Clock Res. Scaling Factor    : 1.00000 
[03/30 18:26:42     91s] Shrink Factor                : 1.00000
[03/30 18:26:42     91s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/30 18:26:42     91s] Using Quantus QRC technology file ...
[03/30 18:26:42     91s] 
[03/30 18:26:42     91s] Trim Metal Layers:
[03/30 18:26:42     91s] LayerId::1 widthSet size::1
[03/30 18:26:42     91s] LayerId::2 widthSet size::1
[03/30 18:26:42     91s] LayerId::3 widthSet size::1
[03/30 18:26:42     91s] LayerId::4 widthSet size::1
[03/30 18:26:42     91s] LayerId::5 widthSet size::1
[03/30 18:26:42     91s] LayerId::6 widthSet size::1
[03/30 18:26:42     91s] LayerId::7 widthSet size::1
[03/30 18:26:42     91s] LayerId::8 widthSet size::1
[03/30 18:26:42     91s] Skipped RC grid update for preRoute extraction.
[03/30 18:26:42     91s] eee: pegSigSF::1.070000
[03/30 18:26:42     91s] Initializing multi-corner resistance tables ...
[03/30 18:26:42     91s] eee: l::1 avDens::0.098373 usedTrk::451.533610 availTrk::4590.000000 sigTrk::451.533610
[03/30 18:26:42     91s] eee: l::2 avDens::0.006526 usedTrk::21.730167 availTrk::3330.000000 sigTrk::21.730167
[03/30 18:26:42     91s] eee: l::3 avDens::0.049836 usedTrk::228.747165 availTrk::4590.000000 sigTrk::228.747165
[03/30 18:26:42     91s] eee: l::4 avDens::0.045056 usedTrk::202.751584 availTrk::4500.000000 sigTrk::202.751584
[03/30 18:26:42     91s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:42     91s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:42     91s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:42     91s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:42     91s] {RT rc-typ 0 4 4 0}
[03/30 18:26:42     91s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=82 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/30 18:26:42     91s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2522.168M)
[03/30 18:26:42     91s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[03/30 18:26:42     91s] <CMD> set_ccopt_property target_max_trans -net_type top 0.1
[03/30 18:26:42     91s] <CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
[03/30 18:26:42     91s] <CMD> set_ccopt_property target_skew 0.1
[03/30 18:26:42     91s] <CMD> set_ccopt_property use_inverters true
[03/30 18:26:42     91s] <CMD> set_ccopt_property target_max_trans 0.1
[03/30 18:26:42     91s] <CMD> set_ccopt_property target_skew 0.1
[03/30 18:26:42     91s] <CMD> set_ccopt_property target_insertion_delay 0.1
[03/30 18:26:42     91s] <CMD_INTERNAL> set_ccopt_effort -high
[03/30 18:26:42     91s] **WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
[03/30 18:26:42     91s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[03/30 18:26:42     91s] Creating clock tree spec for modes (timing configs): typConstraintMode
[03/30 18:26:42     91s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/30 18:26:42     91s] 
[03/30 18:26:42     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:26:42     91s] Summary for sequential cells identification: 
[03/30 18:26:42     91s]   Identified SBFF number: 112
[03/30 18:26:42     91s]   Identified MBFF number: 0
[03/30 18:26:42     91s]   Identified SB Latch number: 0
[03/30 18:26:42     91s]   Identified MB Latch number: 0
[03/30 18:26:42     91s]   Not identified SBFF number: 8
[03/30 18:26:42     91s]   Not identified MBFF number: 0
[03/30 18:26:42     91s]   Not identified SB Latch number: 0
[03/30 18:26:42     91s]   Not identified MB Latch number: 0
[03/30 18:26:42     91s]   Number of sequential cells which are not FFs: 34
[03/30 18:26:42     91s]  Visiting view : setupAnalysis
[03/30 18:26:42     91s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:26:42     91s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:26:42     91s]  Visiting view : holdAnalysis
[03/30 18:26:42     91s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:26:42     91s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:26:42     91s] TLC MultiMap info (StdDelay):
[03/30 18:26:42     91s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:42     91s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:42     91s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:26:42     91s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:26:42     91s]  Setting StdDelay to: 22.7ps
[03/30 18:26:42     91s] 
[03/30 18:26:42     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:26:42     91s] Reset timing graph...
[03/30 18:26:42     91s] Ignoring AAE DB Resetting ...
[03/30 18:26:42     91s] Reset timing graph done.
[03/30 18:26:42     91s] Ignoring AAE DB Resetting ...
[03/30 18:26:42     91s] Analyzing clock structure...
[03/30 18:26:42     91s] Analyzing clock structure done.
[03/30 18:26:42     91s] Reset timing graph...
[03/30 18:26:42     91s] Ignoring AAE DB Resetting ...
[03/30 18:26:42     91s] Reset timing graph done.
[03/30 18:26:42     91s] Wrote: ccopt.spec
[03/30 18:26:42     91s] <CMD> get_ccopt_clock_trees
[03/30 18:26:42     91s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[03/30 18:26:42     91s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[03/30 18:26:42     91s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[03/30 18:26:42     91s] Extracting original clock gating for clk...
[03/30 18:26:42     91s]   clock_tree clk contains 14 sinks and 0 clock gates.
[03/30 18:26:42     91s] Extracting original clock gating for clk done.
[03/30 18:26:42     91s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
[03/30 18:26:42     91s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
[03/30 18:26:42     91s] <CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
[03/30 18:26:42     91s] <CMD> set_ccopt_property clock_period -pin clk 1.5
[03/30 18:26:42     91s] <CMD> set_ccopt_property timing_connectivity_info {}
[03/30 18:26:42     91s] <CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
[03/30 18:26:42     91s] The skew group clk/typConstraintMode was created. It contains 14 sinks and 1 sources.
[03/30 18:26:42     91s] <CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
[03/30 18:26:42     91s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
[03/30 18:26:42     91s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
[03/30 18:26:42     91s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
[03/30 18:26:42     91s] <CMD> check_ccopt_clock_tree_convergence
[03/30 18:26:42     91s] Checking clock tree convergence...
[03/30 18:26:42     91s] Checking clock tree convergence done.
[03/30 18:26:42     91s] <CMD> get_ccopt_property auto_design_state_for_ilms
[03/30 18:26:42     91s] <CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_cts
[03/30 18:26:43     91s] #% Begin ccopt_design (date=03/30 18:26:42, mem=1780.5M)
[03/30 18:26:43     91s] Turning off fast DC mode.
[03/30 18:26:43     91s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:31.5/0:08:04.4 (0.2), mem = 2522.2M
[03/30 18:26:43     91s] Runtime...
[03/30 18:26:43     91s] **INFO: User's settings:
[03/30 18:26:43     91s] setNanoRouteMode -extractThirdPartyCompatible  false
[03/30 18:26:43     91s] setNanoRouteMode -grouteExpTdStdDelay          22.7
[03/30 18:26:43     91s] setNanoRouteMode -routeBottomRoutingLayer      2
[03/30 18:26:43     91s] setNanoRouteMode -routeTopRoutingLayer         4
[03/30 18:26:43     91s] setDesignMode -process                         130
[03/30 18:26:43     91s] setExtractRCMode -coupling_c_th                0.4
[03/30 18:26:43     91s] setExtractRCMode -effortLevel                  medium
[03/30 18:26:43     91s] setExtractRCMode -engine                       preRoute
[03/30 18:26:43     91s] setExtractRCMode -relative_c_th                1
[03/30 18:26:43     91s] setExtractRCMode -total_c_th                   0
[03/30 18:26:43     91s] setDelayCalMode -enable_high_fanout            true
[03/30 18:26:43     91s] setDelayCalMode -engine                        aae
[03/30 18:26:43     91s] setDelayCalMode -ignoreNetLoad                 false
[03/30 18:26:43     91s] setDelayCalMode -socv_accuracy_mode            low
[03/30 18:26:43     91s] setOptMode -activeHoldViews                    { holdAnalysis }
[03/30 18:26:43     91s] setOptMode -activeSetupViews                   { setupAnalysis }
[03/30 18:26:43     91s] setOptMode -addInst                            true
[03/30 18:26:43     91s] setOptMode -addInstancePrefix                  PLACED
[03/30 18:26:43     91s] setOptMode -allEndPoints                       true
[03/30 18:26:43     91s] setOptMode -autoSetupViews                     { setupAnalysis}
[03/30 18:26:43     91s] setOptMode -autoTDGRSetupViews                 { setupAnalysis}
[03/30 18:26:43     91s] setOptMode -drcMargin                          0.1
[03/30 18:26:43     91s] setOptMode -effort                             high
[03/30 18:26:43     91s] setOptMode -fixDrc                             true
[03/30 18:26:43     91s] setOptMode -fixFanoutLoad                      true
[03/30 18:26:43     91s] setOptMode -holdTargetSlack                    0.05
[03/30 18:26:43     91s] setOptMode -maxLength                          1000
[03/30 18:26:43     91s] setOptMode -optimizeFF                         true
[03/30 18:26:43     91s] setOptMode -preserveAllSequential              true
[03/30 18:26:43     91s] setOptMode -restruct                           false
[03/30 18:26:43     91s] setOptMode -setupTargetSlack                   0.05
[03/30 18:26:43     91s] setOptMode -usefulSkew                         false
[03/30 18:26:43     91s] setOptMode -usefulSkewCTS                      true
[03/30 18:26:43     91s] setPlaceMode -place_global_max_density         0.8
[03/30 18:26:43     91s] setPlaceMode -place_global_uniform_density     true
[03/30 18:26:43     91s] setPlaceMode -timingDriven                     true
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/30 18:26:43     91s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/30 18:26:43     91s] Set place::cacheFPlanSiteMark to 1
[03/30 18:26:43     91s] Using CCOpt effort none.
[03/30 18:26:43     91s] CCOpt::Phase::Initialization...
[03/30 18:26:43     91s] Check Prerequisites...
[03/30 18:26:43     91s] Leaving CCOpt scope - CheckPlace...
[03/30 18:26:43     91s] OPERPROF: Starting checkPlace at level 1, MEM:2522.2M, EPOCH TIME: 1680215203.098086
[03/30 18:26:43     91s] Processing tracks to init pin-track alignment.
[03/30 18:26:43     91s] z: 2, totalTracks: 1
[03/30 18:26:43     91s] z: 4, totalTracks: 1
[03/30 18:26:43     91s] z: 6, totalTracks: 1
[03/30 18:26:43     91s] z: 8, totalTracks: 1
[03/30 18:26:43     91s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:43     91s] All LLGs are deleted
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2522.2M, EPOCH TIME: 1680215203.105259
[03/30 18:26:43     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2522.2M, EPOCH TIME: 1680215203.105615
[03/30 18:26:43     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2522.2M, EPOCH TIME: 1680215203.105710
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2618.2M, EPOCH TIME: 1680215203.109758
[03/30 18:26:43     91s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:43     91s] Core basic site is IBM13SITE
[03/30 18:26:43     91s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2618.2M, EPOCH TIME: 1680215203.110006
[03/30 18:26:43     91s] After signature check, allow fast init is false, keep pre-filter is true.
[03/30 18:26:43     91s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/30 18:26:43     91s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.010, MEM:2618.2M, EPOCH TIME: 1680215203.119798
[03/30 18:26:43     91s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:26:43     91s] SiteArray: use 180,224 bytes
[03/30 18:26:43     91s] SiteArray: current memory after site array memory allocation 2618.2M
[03/30 18:26:43     91s] SiteArray: FP blocked sites are writable
[03/30 18:26:43     91s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:26:43     91s] Atter site array init, number of instance map data is 0.
[03/30 18:26:43     91s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.074, MEM:2586.2M, EPOCH TIME: 1680215203.184126
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:43     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.081, MEM:2522.2M, EPOCH TIME: 1680215203.186834
[03/30 18:26:43     91s] Begin checking placement ... (start mem=2522.2M, init mem=2522.2M)
[03/30 18:26:43     91s] Begin checking exclusive groups violation ...
[03/30 18:26:43     91s] There are 0 groups to check, max #box is 0, total #box is 0
[03/30 18:26:43     91s] Finished checking exclusive groups violations. Found 0 Vio.
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] Running CheckPlace using 6 threads!...
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] ...checkPlace MT is done!
[03/30 18:26:43     91s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2522.2M, EPOCH TIME: 1680215203.207930
[03/30 18:26:43     91s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2522.2M, EPOCH TIME: 1680215203.208208
[03/30 18:26:43     91s] *info: Placed = 54            
[03/30 18:26:43     91s] *info: Unplaced = 0           
[03/30 18:26:43     91s] Placement Density:1.47%(711/48521)
[03/30 18:26:43     91s] Placement Density (including fixed std cells):1.47%(711/48521)
[03/30 18:26:43     91s] All LLGs are deleted
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2522.2M, EPOCH TIME: 1680215203.212360
[03/30 18:26:43     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2522.2M, EPOCH TIME: 1680215203.212706
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2522.2M)
[03/30 18:26:43     91s] OPERPROF: Finished checkPlace at level 1, CPU:0.049, REAL:0.116, MEM:2522.2M, EPOCH TIME: 1680215203.214227
[03/30 18:26:43     91s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
[03/30 18:26:43     91s] Innovus will update I/O latencies
[03/30 18:26:43     91s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/30 18:26:43     91s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/30 18:26:43     91s] Info: 6 threads available for lower-level modules during optimization.
[03/30 18:26:43     91s] Executing ccopt post-processing.
[03/30 18:26:43     91s] Synthesizing clock trees with CCOpt...
[03/30 18:26:43     91s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/30 18:26:43     91s] CCOpt::Phase::PreparingToBalance...
[03/30 18:26:43     91s] Leaving CCOpt scope - Initializing power interface...
[03/30 18:26:43     91s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] Positive (advancing) pin insertion delays
[03/30 18:26:43     91s] =========================================
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] Found 0 advancing pin insertion delay (0.000% of 14 clock tree sinks)
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] Negative (delaying) pin insertion delays
[03/30 18:26:43     91s] ========================================
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] Found 0 delaying pin insertion delay (0.000% of 14 clock tree sinks)
[03/30 18:26:43     91s] Notify start of optimization...
[03/30 18:26:43     91s] Notify start of optimization done.
[03/30 18:26:43     91s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/30 18:26:43     91s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2522.2M, EPOCH TIME: 1680215203.291957
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] All LLGs are deleted
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2522.2M, EPOCH TIME: 1680215203.292826
[03/30 18:26:43     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2522.2M, EPOCH TIME: 1680215203.292945
[03/30 18:26:43     91s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2520.2M, EPOCH TIME: 1680215203.293193
[03/30 18:26:43     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=2520.2M
[03/30 18:26:43     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=2520.2M
[03/30 18:26:43     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:43     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:43     91s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] (I)      ================== Layers ==================
[03/30 18:26:43     91s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:43     91s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/30 18:26:43     91s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:43     91s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/30 18:26:43     91s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/30 18:26:43     91s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/30 18:26:43     91s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/30 18:26:43     91s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/30 18:26:43     91s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/30 18:26:43     91s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/30 18:26:43     91s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/30 18:26:43     91s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/30 18:26:43     91s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/30 18:26:43     91s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/30 18:26:43     91s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/30 18:26:43     91s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/30 18:26:43     91s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/30 18:26:43     91s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/30 18:26:43     91s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/30 18:26:43     91s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:43     91s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/30 18:26:43     91s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:43     91s] (I)      Started Import and model ( Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:43     91s] (I)      == Non-default Options ==
[03/30 18:26:43     91s] (I)      Maximum routing layer                              : 4
[03/30 18:26:43     91s] (I)      Number of threads                                  : 6
[03/30 18:26:43     91s] (I)      Method to set GCell size                           : row
[03/30 18:26:43     91s] (I)      Counted 2444 PG shapes. We will not process PG shapes layer by layer.
[03/30 18:26:43     91s] (I)      Use row-based GCell size
[03/30 18:26:43     91s] (I)      Use row-based GCell align
[03/30 18:26:43     91s] (I)      layer 0 area = 89000
[03/30 18:26:43     91s] (I)      layer 1 area = 120000
[03/30 18:26:43     91s] (I)      layer 2 area = 120000
[03/30 18:26:43     91s] (I)      layer 3 area = 120000
[03/30 18:26:43     91s] (I)      GCell unit size   : 3600
[03/30 18:26:43     91s] (I)      GCell multiplier  : 1
[03/30 18:26:43     91s] (I)      GCell row height  : 3600
[03/30 18:26:43     91s] (I)      Actual row height : 3600
[03/30 18:26:43     91s] (I)      GCell align ref   : 7000 7000
[03/30 18:26:43     91s] [NR-eGR] Track table information for default rule: 
[03/30 18:26:43     91s] [NR-eGR] M1 has single uniform track structure
[03/30 18:26:43     91s] [NR-eGR] M2 has single uniform track structure
[03/30 18:26:43     91s] [NR-eGR] M3 has single uniform track structure
[03/30 18:26:43     91s] [NR-eGR] M4 has single uniform track structure
[03/30 18:26:43     91s] [NR-eGR] M5 has single uniform track structure
[03/30 18:26:43     91s] [NR-eGR] M6 has single uniform track structure
[03/30 18:26:43     91s] [NR-eGR] MQ has single uniform track structure
[03/30 18:26:43     91s] [NR-eGR] LM has single uniform track structure
[03/30 18:26:43     91s] (I)      ============== Default via ===============
[03/30 18:26:43     91s] (I)      +---+------------------+-----------------+
[03/30 18:26:43     91s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/30 18:26:43     91s] (I)      +---+------------------+-----------------+
[03/30 18:26:43     91s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/30 18:26:43     91s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/30 18:26:43     91s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/30 18:26:43     91s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/30 18:26:43     91s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/30 18:26:43     91s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/30 18:26:43     91s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/30 18:26:43     91s] (I)      +---+------------------+-----------------+
[03/30 18:26:43     91s] [NR-eGR] Read 4092 PG shapes
[03/30 18:26:43     91s] [NR-eGR] Read 0 clock shapes
[03/30 18:26:43     91s] [NR-eGR] Read 0 other shapes
[03/30 18:26:43     91s] [NR-eGR] #Routing Blockages  : 0
[03/30 18:26:43     91s] [NR-eGR] #Instance Blockages : 0
[03/30 18:26:43     91s] [NR-eGR] #PG Blockages       : 4092
[03/30 18:26:43     91s] [NR-eGR] #Halo Blockages     : 0
[03/30 18:26:43     91s] [NR-eGR] #Boundary Blockages : 0
[03/30 18:26:43     91s] [NR-eGR] #Clock Blockages    : 0
[03/30 18:26:43     91s] [NR-eGR] #Other Blockages    : 0
[03/30 18:26:43     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/30 18:26:43     91s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/30 18:26:43     91s] [NR-eGR] Read 86 nets ( ignored 0 )
[03/30 18:26:43     91s] (I)      early_global_route_priority property id does not exist.
[03/30 18:26:43     91s] (I)      Read Num Blocks=4092  Num Prerouted Wires=0  Num CS=0
[03/30 18:26:43     91s] (I)      Layer 1 (V) : #blockages 1468 : #preroutes 0
[03/30 18:26:43     91s] (I)      Layer 2 (H) : #blockages 1682 : #preroutes 0
[03/30 18:26:43     91s] (I)      Layer 3 (V) : #blockages 942 : #preroutes 0
[03/30 18:26:43     91s] (I)      Number of ignored nets                =      0
[03/30 18:26:43     91s] (I)      Number of connected nets              =      0
[03/30 18:26:43     91s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/30 18:26:43     91s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/30 18:26:43     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/30 18:26:43     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/30 18:26:43     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/30 18:26:43     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/30 18:26:43     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/30 18:26:43     91s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/30 18:26:43     91s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/30 18:26:43     91s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/30 18:26:43     91s] (I)      Ndr track 0 does not exist
[03/30 18:26:43     91s] (I)      ---------------------Grid Graph Info--------------------
[03/30 18:26:43     91s] (I)      Routing area        : (0, 0) - (600000, 100000)
[03/30 18:26:43     91s] (I)      Core area           : (7000, 7000) - (593000, 93000)
[03/30 18:26:43     91s] (I)      Site width          :   400  (dbu)
[03/30 18:26:43     91s] (I)      Row height          :  3600  (dbu)
[03/30 18:26:43     91s] (I)      GCell row height    :  3600  (dbu)
[03/30 18:26:43     91s] (I)      GCell width         :  3600  (dbu)
[03/30 18:26:43     91s] (I)      GCell height        :  3600  (dbu)
[03/30 18:26:43     91s] (I)      Grid                :   166    27     4
[03/30 18:26:43     91s] (I)      Layer numbers       :     1     2     3     4
[03/30 18:26:43     91s] (I)      Vertical capacity   :     0  3600     0  3600
[03/30 18:26:43     91s] (I)      Horizontal capacity :     0     0  3600     0
[03/30 18:26:43     91s] (I)      Default wire width  :   160   200   200   200
[03/30 18:26:43     91s] (I)      Default wire space  :   160   200   200   200
[03/30 18:26:43     91s] (I)      Default wire pitch  :   320   400   400   400
[03/30 18:26:43     91s] (I)      Default pitch size  :   320   400   400   400
[03/30 18:26:43     91s] (I)      First track coord   :   400   400   400   400
[03/30 18:26:43     91s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/30 18:26:43     91s] (I)      Total num of tracks :   249  1499   249  1499
[03/30 18:26:43     91s] (I)      Num of masks        :     1     1     1     1
[03/30 18:26:43     91s] (I)      Num of trim masks   :     0     0     0     0
[03/30 18:26:43     91s] (I)      --------------------------------------------------------
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] [NR-eGR] ============ Routing rule table ============
[03/30 18:26:43     91s] [NR-eGR] Rule id: 0  Nets: 86
[03/30 18:26:43     91s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/30 18:26:43     91s] (I)                    Layer    2    3    4 
[03/30 18:26:43     91s] (I)                    Pitch  400  400  400 
[03/30 18:26:43     91s] (I)             #Used tracks    1    1    1 
[03/30 18:26:43     91s] (I)       #Fully used tracks    1    1    1 
[03/30 18:26:43     91s] [NR-eGR] ========================================
[03/30 18:26:43     91s] [NR-eGR] 
[03/30 18:26:43     91s] (I)      =============== Blocked Tracks ===============
[03/30 18:26:43     91s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:43     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/30 18:26:43     91s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:43     91s] (I)      |     1 |       0 |        0 |         0.00% |
[03/30 18:26:43     91s] (I)      |     2 |   40473 |    13700 |        33.85% |
[03/30 18:26:43     91s] (I)      |     3 |   41334 |     9564 |        23.14% |
[03/30 18:26:43     91s] (I)      |     4 |   40473 |     9112 |        22.51% |
[03/30 18:26:43     91s] (I)      +-------+---------+----------+---------------+
[03/30 18:26:43     91s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] (I)      Reset routing kernel
[03/30 18:26:43     91s] (I)      Started Global Routing ( Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] (I)      totalPins=231  totalGlobalPin=231 (100.00%)
[03/30 18:26:43     91s] (I)      total 2D Cap : 96150 = (32100 H, 64050 V)
[03/30 18:26:43     91s] [NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[03/30 18:26:43     91s] (I)      
[03/30 18:26:43     91s] (I)      ============  Phase 1a Route ============
[03/30 18:26:43     91s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:43     91s] (I)      
[03/30 18:26:43     91s] (I)      ============  Phase 1b Route ============
[03/30 18:26:43     91s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:43     91s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+03um
[03/30 18:26:43     91s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/30 18:26:43     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/30 18:26:43     91s] (I)      
[03/30 18:26:43     91s] (I)      ============  Phase 1c Route ============
[03/30 18:26:43     91s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:43     91s] (I)      
[03/30 18:26:43     91s] (I)      ============  Phase 1d Route ============
[03/30 18:26:43     91s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:43     91s] (I)      
[03/30 18:26:43     91s] (I)      ============  Phase 1e Route ============
[03/30 18:26:43     91s] (I)      Usage: 1425 = (1042 H, 383 V) = (3.25% H, 0.60% V) = (3.751e+03um H, 1.379e+03um V)
[03/30 18:26:43     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+03um
[03/30 18:26:43     91s] (I)      
[03/30 18:26:43     91s] (I)      ============  Phase 1l Route ============
[03/30 18:26:43     91s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/30 18:26:43     91s] (I)      Layer  2:      32929       232         0        1467       37377    ( 3.78%) 
[03/30 18:26:43     91s] (I)      Layer  3:      32494      1051         0         216       39879    ( 0.54%) 
[03/30 18:26:43     91s] (I)      Layer  4:      30151       236         0           0       38844    ( 0.00%) 
[03/30 18:26:43     91s] (I)      Total:         95574      1519         0        1683      116100    ( 1.43%) 
[03/30 18:26:43     91s] (I)      
[03/30 18:26:43     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/30 18:26:43     91s] [NR-eGR]                        OverCon            
[03/30 18:26:43     91s] [NR-eGR]                         #Gcell     %Gcell
[03/30 18:26:43     91s] [NR-eGR]        Layer             (1-0)    OverCon
[03/30 18:26:43     91s] [NR-eGR] ----------------------------------------------
[03/30 18:26:43     91s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:43     91s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:43     91s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:43     91s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/30 18:26:43     91s] [NR-eGR] ----------------------------------------------
[03/30 18:26:43     91s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/30 18:26:43     91s] [NR-eGR] 
[03/30 18:26:43     91s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] (I)      total 2D Cap : 98090 = (32699 H, 65391 V)
[03/30 18:26:43     91s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/30 18:26:43     91s] (I)      ============= Track Assignment ============
[03/30 18:26:43     91s] (I)      Started Track Assignment (6T) ( Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/30 18:26:43     91s] (I)      Run Multi-thread track assignment
[03/30 18:26:43     91s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] (I)      Started Export ( Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] [NR-eGR]             Length (um)  Vias 
[03/30 18:26:43     91s] [NR-eGR] ------------------------------
[03/30 18:26:43     91s] [NR-eGR]  M1  (1H)             0   192 
[03/30 18:26:43     91s] [NR-eGR]  M2  (2V)           500   261 
[03/30 18:26:43     91s] [NR-eGR]  M3  (3H)          3765    65 
[03/30 18:26:43     91s] [NR-eGR]  M4  (4V)           989     0 
[03/30 18:26:43     91s] [NR-eGR]  M5  (5H)             0     0 
[03/30 18:26:43     91s] [NR-eGR]  M6  (6V)             0     0 
[03/30 18:26:43     91s] [NR-eGR]  MQ  (7H)             0     0 
[03/30 18:26:43     91s] [NR-eGR]  LM  (8V)             0     0 
[03/30 18:26:43     91s] [NR-eGR] ------------------------------
[03/30 18:26:43     91s] [NR-eGR]      Total         5254   518 
[03/30 18:26:43     91s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:43     91s] [NR-eGR] Total half perimeter of net bounding box: 5129um
[03/30 18:26:43     91s] [NR-eGR] Total length: 5254um, number of vias: 518
[03/30 18:26:43     91s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:43     91s] [NR-eGR] Total eGR-routed clock nets wire length: 484um, number of vias: 37
[03/30 18:26:43     91s] [NR-eGR] --------------------------------------------------------------------------
[03/30 18:26:43     91s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.07 sec, Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] Saved RC grid cleaned up.
[03/30 18:26:43     91s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.19 sec, Curr Mem: 2520.18 MB )
[03/30 18:26:43     91s] (I)      ===================================== Runtime Summary =====================================
[03/30 18:26:43     91s] (I)       Step                                          %      Start     Finish      Real       CPU 
[03/30 18:26:43     91s] (I)      -------------------------------------------------------------------------------------------
[03/30 18:26:43     91s] (I)       Early Global Route kernel               100.00%  31.49 sec  31.68 sec  0.19 sec  0.08 sec 
[03/30 18:26:43     91s] (I)       +-Import and model                       40.55%  31.50 sec  31.57 sec  0.08 sec  0.02 sec 
[03/30 18:26:43     91s] (I)       | +-Create place DB                       0.35%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | +-Import place data                   0.29%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Read instances and placement      0.10%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Read nets                         0.08%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Create route DB                       5.01%  31.50 sec  31.51 sec  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       | | +-Import route data (6T)              4.70%  31.50 sec  31.51 sec  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       | | | +-Read blockages ( Layer 2-4 )      1.03%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | | +-Read routing blockages          0.00%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | | +-Read instance blockages         0.07%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | | +-Read PG blockages               0.35%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | | +-Read clock blockages            0.03%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | | +-Read other blockages            0.03%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | | +-Read halo blockages             0.00%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | | +-Read boundary cut boxes         0.00%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Read blackboxes                   0.02%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Read prerouted                    0.05%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Read unlegalized nets             0.01%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Read nets                         0.06%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Set up via pillars                0.00%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Initialize 3D grid graph          0.04%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Model blockage capacity           1.13%  31.50 sec  31.51 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | | +-Initialize 3D capacity          0.99%  31.50 sec  31.50 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Read aux data                         0.00%  31.51 sec  31.51 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Others data preparation               0.06%  31.51 sec  31.51 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Create route kernel                  34.77%  31.51 sec  31.57 sec  0.07 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       +-Global Routing                         11.64%  31.57 sec  31.60 sec  0.02 sec  0.03 sec 
[03/30 18:26:43     91s] (I)       | +-Initialization                        0.12%  31.57 sec  31.57 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Net group 1                           9.97%  31.57 sec  31.59 sec  0.02 sec  0.03 sec 
[03/30 18:26:43     91s] (I)       | | +-Generate topology (6T)              2.19%  31.57 sec  31.58 sec  0.00 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       | | +-Phase 1a                            1.63%  31.58 sec  31.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Pattern routing (6T)              1.39%  31.58 sec  31.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Add via demand to 2D              0.03%  31.58 sec  31.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | +-Phase 1b                            0.08%  31.58 sec  31.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | +-Phase 1c                            0.04%  31.58 sec  31.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | +-Phase 1d                            0.02%  31.58 sec  31.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | +-Phase 1e                            0.25%  31.58 sec  31.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | +-Route legalization                0.07%  31.58 sec  31.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | | | +-Legalize Blockage Violations    0.02%  31.58 sec  31.58 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | +-Phase 1l                            4.62%  31.58 sec  31.59 sec  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       | | | +-Layer assignment (6T)             4.41%  31.58 sec  31.59 sec  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       | +-Clean cong LA                         0.00%  31.59 sec  31.59 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       +-Export 3D cong map                      0.51%  31.60 sec  31.60 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Export 2D cong map                    0.15%  31.60 sec  31.60 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       +-Extract Global 3D Wires                 0.05%  31.60 sec  31.60 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       +-Track Assignment (6T)                   4.41%  31.60 sec  31.61 sec  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       | +-Initialization                        0.05%  31.60 sec  31.60 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Track Assignment Kernel               4.05%  31.60 sec  31.61 sec  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       | +-Free Memory                           0.00%  31.61 sec  31.61 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       +-Export                                 37.36%  31.61 sec  31.68 sec  0.07 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       | +-Export DB wires                      34.92%  31.61 sec  31.67 sec  0.07 sec  0.01 sec 
[03/30 18:26:43     91s] (I)       | | +-Export all nets (6T)                1.00%  31.61 sec  31.61 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | | +-Set wire vias (6T)                 33.71%  31.61 sec  31.67 sec  0.06 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Report wirelength                     1.99%  31.67 sec  31.68 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Update net boxes                      0.12%  31.68 sec  31.68 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       | +-Update timing                         0.00%  31.68 sec  31.68 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)       +-Postprocess design                      0.34%  31.68 sec  31.68 sec  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)      ==================== Summary by functions =====================
[03/30 18:26:43     91s] (I)       Lv  Step                                %      Real       CPU 
[03/30 18:26:43     91s] (I)      ---------------------------------------------------------------
[03/30 18:26:43     91s] (I)        0  Early Global Route kernel     100.00%  0.19 sec  0.08 sec 
[03/30 18:26:43     91s] (I)        1  Import and model               40.55%  0.08 sec  0.02 sec 
[03/30 18:26:43     91s] (I)        1  Export                         37.36%  0.07 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        1  Global Routing                 11.64%  0.02 sec  0.03 sec 
[03/30 18:26:43     91s] (I)        1  Track Assignment (6T)           4.41%  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        1  Export 3D cong map              0.51%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        1  Postprocess design              0.34%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        1  Extract Global 3D Wires         0.05%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Export DB wires                34.92%  0.07 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        2  Create route kernel            34.77%  0.07 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        2  Net group 1                     9.97%  0.02 sec  0.03 sec 
[03/30 18:26:43     91s] (I)        2  Create route DB                 5.01%  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        2  Track Assignment Kernel         4.05%  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        2  Report wirelength               1.99%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Create place DB                 0.35%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Initialization                  0.17%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Export 2D cong map              0.15%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Update net boxes                0.12%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        3  Set wire vias (6T)             33.71%  0.06 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        3  Import route data (6T)          4.70%  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        3  Phase 1l                        4.62%  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        3  Generate topology (6T)          2.19%  0.00 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        3  Phase 1a                        1.63%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        3  Export all nets (6T)            1.00%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        3  Import place data               0.29%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        3  Phase 1e                        0.25%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        3  Phase 1b                        0.08%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Layer assignment (6T)           4.41%  0.01 sec  0.01 sec 
[03/30 18:26:43     91s] (I)        4  Pattern routing (6T)            1.39%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Model blockage capacity         1.13%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Read blockages ( Layer 2-4 )    1.03%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Read nets                       0.14%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Read instances and placement    0.10%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Route legalization              0.07%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Read prerouted                  0.05%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Add via demand to 2D            0.03%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        5  Initialize 3D capacity          0.99%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        5  Read PG blockages               0.35%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        5  Read instance blockages         0.07%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        5  Legalize Blockage Violations    0.02%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        5  Read halo blockages             0.00%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[03/30 18:26:43     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:43     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:43     91s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.2)
[03/30 18:26:43     91s] Legalization setup...
[03/30 18:26:43     91s] Using cell based legalization.
[03/30 18:26:43     91s] Initializing placement interface...
[03/30 18:26:43     91s]   Use check_library -place or consult logv if problems occur.
[03/30 18:26:43     91s]   Leaving CCOpt scope - Initializing placement interface...
[03/30 18:26:43     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:2520.2M, EPOCH TIME: 1680215203.519917
[03/30 18:26:43     91s] Processing tracks to init pin-track alignment.
[03/30 18:26:43     91s] z: 2, totalTracks: 1
[03/30 18:26:43     91s] z: 4, totalTracks: 1
[03/30 18:26:43     91s] z: 6, totalTracks: 1
[03/30 18:26:43     91s] z: 8, totalTracks: 1
[03/30 18:26:43     91s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:43     91s] All LLGs are deleted
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2520.2M, EPOCH TIME: 1680215203.523445
[03/30 18:26:43     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2520.2M, EPOCH TIME: 1680215203.523756
[03/30 18:26:43     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2520.2M, EPOCH TIME: 1680215203.523871
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2616.2M, EPOCH TIME: 1680215203.583813
[03/30 18:26:43     91s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:43     91s] Core basic site is IBM13SITE
[03/30 18:26:43     91s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2616.2M, EPOCH TIME: 1680215203.614804
[03/30 18:26:43     91s] After signature check, allow fast init is false, keep pre-filter is true.
[03/30 18:26:43     91s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/30 18:26:43     91s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.011, MEM:2616.2M, EPOCH TIME: 1680215203.626219
[03/30 18:26:43     91s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:26:43     91s] SiteArray: use 180,224 bytes
[03/30 18:26:43     91s] SiteArray: current memory after site array memory allocation 2616.2M
[03/30 18:26:43     91s] SiteArray: FP blocked sites are writable
[03/30 18:26:43     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:26:43     91s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2584.2M, EPOCH TIME: 1680215203.684730
[03/30 18:26:43     91s] Process 2198 wires and vias for routing blockage analysis
[03/30 18:26:43     91s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.009, MEM:2616.2M, EPOCH TIME: 1680215203.693950
[03/30 18:26:43     91s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:26:43     91s] Atter site array init, number of instance map data is 0.
[03/30 18:26:43     91s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.046, REAL:0.112, MEM:2616.2M, EPOCH TIME: 1680215203.695434
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:43     91s] OPERPROF:     Starting CMU at level 3, MEM:2616.2M, EPOCH TIME: 1680215203.696722
[03/30 18:26:43     91s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:2616.2M, EPOCH TIME: 1680215203.701181
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:43     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.056, REAL:0.178, MEM:2520.2M, EPOCH TIME: 1680215203.702338
[03/30 18:26:43     91s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2520.2M, EPOCH TIME: 1680215203.702467
[03/30 18:26:43     91s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2520.2M, EPOCH TIME: 1680215203.704924
[03/30 18:26:43     91s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2520.2MB).
[03/30 18:26:43     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.188, MEM:2520.2M, EPOCH TIME: 1680215203.707936
[03/30 18:26:43     91s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.2)
[03/30 18:26:43     91s] Initializing placement interface done.
[03/30 18:26:43     91s] Leaving CCOpt scope - Cleaning up placement interface...
[03/30 18:26:43     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2520.2M, EPOCH TIME: 1680215203.708380
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.009, MEM:2520.2M, EPOCH TIME: 1680215203.717525
[03/30 18:26:43     91s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:26:43     91s] Leaving CCOpt scope - Initializing placement interface...
[03/30 18:26:43     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:2520.2M, EPOCH TIME: 1680215203.725458
[03/30 18:26:43     91s] Processing tracks to init pin-track alignment.
[03/30 18:26:43     91s] z: 2, totalTracks: 1
[03/30 18:26:43     91s] z: 4, totalTracks: 1
[03/30 18:26:43     91s] z: 6, totalTracks: 1
[03/30 18:26:43     91s] z: 8, totalTracks: 1
[03/30 18:26:43     91s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:43     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2520.2M, EPOCH TIME: 1680215203.783188
[03/30 18:26:43     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:43     91s] OPERPROF:     Starting CMU at level 3, MEM:2584.2M, EPOCH TIME: 1680215203.804843
[03/30 18:26:43     91s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:2616.2M, EPOCH TIME: 1680215203.808463
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:26:43     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.026, MEM:2520.2M, EPOCH TIME: 1680215203.809342
[03/30 18:26:43     91s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2520.2M, EPOCH TIME: 1680215203.809511
[03/30 18:26:43     91s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2520.2M, EPOCH TIME: 1680215203.812472
[03/30 18:26:43     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2520.2MB).
[03/30 18:26:43     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.087, MEM:2520.2M, EPOCH TIME: 1680215203.812742
[03/30 18:26:43     91s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[03/30 18:26:43     91s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:26:43     91s] (I)      Load db... (mem=2520.2M)
[03/30 18:26:43     91s] (I)      Read data from FE... (mem=2520.2M)
[03/30 18:26:43     91s] (I)      Number of ignored instance 0
[03/30 18:26:43     91s] (I)      Number of inbound cells 0
[03/30 18:26:43     91s] (I)      Number of opened ILM blockages 0
[03/30 18:26:43     91s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/30 18:26:43     91s] (I)      numMoveCells=54, numMacros=0  numPads=55  numMultiRowHeightInsts=0
[03/30 18:26:43     91s] (I)      cell height: 3600, count: 54
[03/30 18:26:43     91s] (I)      Read rows... (mem=2520.2M)
[03/30 18:26:43     91s] (I)      rowRegion is not equal to core box, resetting core box
[03/30 18:26:43     91s] (I)      rowRegion : (7000, 7000) - (593000, 89800)
[03/30 18:26:43     91s] (I)      coreBox   : (7000, 7000) - (593000, 93000)
[03/30 18:26:43     91s] (I)      Done Read rows (cpu=0.000s, mem=2520.2M)
[03/30 18:26:43     91s] (I)      Done Read data from FE (cpu=0.002s, mem=2520.2M)
[03/30 18:26:43     91s] (I)      Done Load db (cpu=0.002s, mem=2520.2M)
[03/30 18:26:43     91s] (I)      Constructing placeable region... (mem=2520.2M)
[03/30 18:26:43     91s] (I)      Constructing bin map
[03/30 18:26:43     91s] (I)      Initialize bin information with width=36000 height=36000
[03/30 18:26:43     91s] (I)      Done constructing bin map
[03/30 18:26:43     91s] (I)      Compute region effective width... (mem=2520.2M)
[03/30 18:26:43     91s] (I)      Done Compute region effective width (cpu=0.000s, mem=2520.2M)
[03/30 18:26:43     91s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2520.2M)
[03/30 18:26:43     91s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.3)
[03/30 18:26:43     91s] Validating CTS configuration...
[03/30 18:26:43     91s] Checking module port directions...
[03/30 18:26:43     91s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:26:43     91s] Non-default CCOpt properties:
[03/30 18:26:43     91s]   Public non-default CCOpt properties:
[03/30 18:26:43     91s]     cts_merge_clock_gates is set for at least one object
[03/30 18:26:43     91s]     cts_merge_clock_logic is set for at least one object
[03/30 18:26:43     91s]     route_type is set for at least one object
[03/30 18:26:43     91s]     source_driver is set for at least one object
[03/30 18:26:43     91s]     target_insertion_delay is set for at least one object
[03/30 18:26:43     91s]     target_max_trans is set for at least one object
[03/30 18:26:43     91s]     target_max_trans_sdc is set for at least one object
[03/30 18:26:43     91s]     target_skew is set for at least one object
[03/30 18:26:43     91s]     use_inverters is set for at least one object
[03/30 18:26:43     91s]   Private non-default CCOpt properties:
[03/30 18:26:43     91s]     cluster_when_starting_skewing: 1 (default: false)
[03/30 18:26:43     91s]     mini_not_full_band_size_factor: 0 (default: 100)
[03/30 18:26:43     91s]     r2r_iterations: 5 (default: 1)
[03/30 18:26:43     91s] 
[03/30 18:26:43     91s] Trim Metal Layers:
[03/30 18:26:43     91s] LayerId::1 widthSet size::1
[03/30 18:26:43     91s] LayerId::2 widthSet size::1
[03/30 18:26:43     91s] LayerId::3 widthSet size::1
[03/30 18:26:43     91s] LayerId::4 widthSet size::1
[03/30 18:26:43     91s] LayerId::5 widthSet size::1
[03/30 18:26:43     91s] LayerId::6 widthSet size::1
[03/30 18:26:43     91s] LayerId::7 widthSet size::1
[03/30 18:26:43     91s] LayerId::8 widthSet size::1
[03/30 18:26:43     91s] Updating RC grid for preRoute extraction ...
[03/30 18:26:43     91s] eee: pegSigSF::1.070000
[03/30 18:26:43     91s] Initializing multi-corner resistance tables ...
[03/30 18:26:43     91s] eee: l::1 avDens::0.098373 usedTrk::451.533610 availTrk::4590.000000 sigTrk::451.533610
[03/30 18:26:43     91s] eee: l::2 avDens::0.006530 usedTrk::21.744445 availTrk::3330.000000 sigTrk::21.744445
[03/30 18:26:43     91s] eee: l::3 avDens::0.049842 usedTrk::228.775749 availTrk::4590.000000 sigTrk::228.775749
[03/30 18:26:43     91s] eee: l::4 avDens::0.045069 usedTrk::202.808723 availTrk::4500.000000 sigTrk::202.808723
[03/30 18:26:43     91s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:43     91s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:43     91s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:43     91s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:26:43     91s] {RT rc-typ 0 4 4 0}
[03/30 18:26:43     91s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.188185 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=82 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/30 18:26:43     91s] Route type trimming info:
[03/30 18:26:43     91s]   No route type modifications were made.
[03/30 18:26:43     91s] **ERROR: (IMPCCOPT-1349):	Clock tree clk connects to 2 module(s) without definitions in the netlist.
Type 'man IMPCCOPT-1349' for more detail.
[03/30 18:26:43     91s] AAE DB initialization (MEM=2529.72 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/30 18:26:43     91s] Start AAE Lib Loading. (MEM=2529.72)
[03/30 18:26:43     91s] End AAE Lib Loading. (MEM=2548.8 CPU=0:00:00.0 Real=0:00:00.0)
[03/30 18:26:43     91s] End AAE Lib Interpolated Model. (MEM=2548.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:26:43     91s] Accumulated time to calculate placeable region: 0.000309
[03/30 18:26:43     91s] Accumulated time to calculate placeable region: 0.000343
[03/30 18:26:43     91s] Accumulated time to calculate placeable region: 0.000368
[03/30 18:26:43     91s] Accumulated time to calculate placeable region: 0.000379
[03/30 18:26:43     91s] Accumulated time to calculate placeable region: 0.000388
[03/30 18:26:43     91s] Accumulated time to calculate placeable region: 0.000442
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.000714
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.00102
[03/30 18:26:44     91s] (I)      Initializing Steiner engine. 
[03/30 18:26:44     91s] (I)      ================== Layers ==================
[03/30 18:26:44     91s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:44     91s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/30 18:26:44     91s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:44     91s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/30 18:26:44     91s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/30 18:26:44     91s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/30 18:26:44     91s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/30 18:26:44     91s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/30 18:26:44     91s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/30 18:26:44     91s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/30 18:26:44     91s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/30 18:26:44     91s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/30 18:26:44     91s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/30 18:26:44     91s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/30 18:26:44     91s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/30 18:26:44     91s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/30 18:26:44     91s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/30 18:26:44     91s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/30 18:26:44     91s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/30 18:26:44     91s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:44     91s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/30 18:26:44     91s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.00162
[03/30 18:26:44     91s] Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/30 18:26:44     91s] Original list had 8 cells:
[03/30 18:26:44     91s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/30 18:26:44     91s] Library trimming was not able to trim any cells:
[03/30 18:26:44     91s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.00162
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.00172
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.00179
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.00203
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.00166
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.00242
[03/30 18:26:44     91s] Accumulated time to calculate placeable region: 0.00273
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00318
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00487
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00487
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00564
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00574
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00594
[03/30 18:26:44     92s] Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/30 18:26:44     92s] Original list had 9 cells:
[03/30 18:26:44     92s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/30 18:26:44     92s] New trimmed list has 8 cells:
[03/30 18:26:44     92s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00487
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00542
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00542
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00617
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00685
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00685
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00741
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00778
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00802
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00738
[03/30 18:26:44     92s] Accumulated time to calculate placeable region: 0.00723
[03/30 18:26:45     92s] Clock tree balancer configuration for clock_tree clk:
[03/30 18:26:45     92s] Non-default CCOpt properties:
[03/30 18:26:45     92s]   Public non-default CCOpt properties:
[03/30 18:26:45     92s]     cts_merge_clock_gates: true (default: false)
[03/30 18:26:45     92s]     cts_merge_clock_logic: true (default: false)
[03/30 18:26:45     92s]     route_type (leaf): default_route_type_leaf (default: default)
[03/30 18:26:45     92s]     route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/30 18:26:45     92s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/30 18:26:45     92s]     source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/30 18:26:45     92s]     use_inverters: true (default: auto)
[03/30 18:26:45     92s]   No private non-default CCOpt properties
[03/30 18:26:45     92s] Found 1 module instances of undefined cell delay_FIFO
[03/30 18:26:45     92s] Found 1 module instances of undefined cell delay_FIFO
[03/30 18:26:45     92s] CTS will not run on this clock tree.
[03/30 18:26:45     92s] For power domain auto-default:
[03/30 18:26:45     92s]   Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/30 18:26:45     92s]   Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/30 18:26:45     92s]   Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/30 18:26:45     92s]   Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/30 18:26:45     92s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 48520.800um^2
[03/30 18:26:45     92s] Top Routing info:
[03/30 18:26:45     92s]   Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/30 18:26:45     92s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/30 18:26:45     92s] Trunk Routing info:
[03/30 18:26:45     92s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/30 18:26:45     92s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/30 18:26:45     92s] Leaf Routing info:
[03/30 18:26:45     92s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/30 18:26:45     92s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/30 18:26:45     92s] For timing_corner worstDelay:setup, late and power domain auto-default:
[03/30 18:26:45     92s]   Slew time target (leaf):    0.100ns
[03/30 18:26:45     92s]   Slew time target (trunk):   0.100ns
[03/30 18:26:45     92s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/30 18:26:45     92s]   Buffer unit delay: 0.084ns
[03/30 18:26:45     92s]   Buffer max distance: 540.378um
[03/30 18:26:45     92s] Fastest wire driving cells and distances:
[03/30 18:26:45     92s]   Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/30 18:26:45     92s]   Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/30 18:26:45     92s]   Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/30 18:26:45     92s]   Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Logic Sizing Table:
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] ----------------------------------------------------------
[03/30 18:26:45     92s] Cell    Instance count    Source    Eligible library cells
[03/30 18:26:45     92s] ----------------------------------------------------------
[03/30 18:26:45     92s]   (empty table)
[03/30 18:26:45     92s] ----------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/30 18:26:45     92s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:26:45     92s] Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/30 18:26:45     92s]   Sources:                     pin clk
[03/30 18:26:45     92s]   Total number of sinks:       14
[03/30 18:26:45     92s]   Delay constrained sinks:     14
[03/30 18:26:45     92s]   Constrains:                  default
[03/30 18:26:45     92s]   Non-leaf sinks:              0
[03/30 18:26:45     92s]   Ignore pins:                 0
[03/30 18:26:45     92s]  Timing corner worstDelay:setup.late:
[03/30 18:26:45     92s]   Skew target:                 0.100ns
[03/30 18:26:45     92s]   Insertion delay target:      0.100ns
[03/30 18:26:45     92s] Primary reporting skew groups are:
[03/30 18:26:45     92s] skew_group clk/typConstraintMode with 14 clock sinks
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Clock DAG stats initial state:
[03/30 18:26:45     92s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/30 18:26:45     92s]   sink counts      : regular=14, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=14
[03/30 18:26:45     92s]   misc counts      : r=1, pp=2
[03/30 18:26:45     92s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/30 18:26:45     92s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/30 18:26:45     92s] Clock DAG hash initial state: 13519218123100659080 6443016001290909470
[03/30 18:26:45     92s] CTS services accumulated run-time stats initial state:
[03/30 18:26:45     92s]   delay calculator: calls=4649, total_wall_time=0.145s, mean_wall_time=0.031ms
[03/30 18:26:45     92s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/30 18:26:45     92s]   steiner router: calls=4649, total_wall_time=0.043s, mean_wall_time=0.009ms
[03/30 18:26:45     92s] Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/30 18:26:45     92s] Unshielded; Mask Constraint: 0; Source: route_type.
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] --------------------------------------------------------------------
[03/30 18:26:45     92s] Layer    Preferred    Route    Res.          Cap.          RC
[03/30 18:26:45     92s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/30 18:26:45     92s] --------------------------------------------------------------------
[03/30 18:26:45     92s] M1       N            H          0.317         0.288         0.091
[03/30 18:26:45     92s] M2       Y            V          0.186         0.327         0.061
[03/30 18:26:45     92s] M3       Y            H          0.186         0.328         0.061
[03/30 18:26:45     92s] M4       Y            V          0.186         0.327         0.061
[03/30 18:26:45     92s] M5       N            H          0.186         0.328         0.061
[03/30 18:26:45     92s] M6       N            V          0.181         0.323         0.058
[03/30 18:26:45     92s] MQ       N            H          0.075         0.283         0.021
[03/30 18:26:45     92s] LM       N            V          0.068         0.289         0.020
[03/30 18:26:45     92s] --------------------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/30 18:26:45     92s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Layer information for route type default_route_type_leaf:
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] --------------------------------------------------------------------
[03/30 18:26:45     92s] Layer    Preferred    Route    Res.          Cap.          RC
[03/30 18:26:45     92s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/30 18:26:45     92s] --------------------------------------------------------------------
[03/30 18:26:45     92s] M1       N            H          0.317         0.213         0.068
[03/30 18:26:45     92s] M2       N            V          0.186         0.267         0.050
[03/30 18:26:45     92s] M3       Y            H          0.186         0.265         0.049
[03/30 18:26:45     92s] M4       Y            V          0.186         0.265         0.049
[03/30 18:26:45     92s] M5       N            H          0.186         0.263         0.049
[03/30 18:26:45     92s] M6       N            V          0.181         0.254         0.046
[03/30 18:26:45     92s] MQ       N            H          0.075         0.240         0.018
[03/30 18:26:45     92s] LM       N            V          0.068         0.231         0.016
[03/30 18:26:45     92s] --------------------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/30 18:26:45     92s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Layer information for route type default_route_type_nonleaf:
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] --------------------------------------------------------------------
[03/30 18:26:45     92s] Layer    Preferred    Route    Res.          Cap.          RC
[03/30 18:26:45     92s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/30 18:26:45     92s] --------------------------------------------------------------------
[03/30 18:26:45     92s] M1       N            H          0.317         0.213         0.068
[03/30 18:26:45     92s] M2       N            V          0.186         0.267         0.050
[03/30 18:26:45     92s] M3       Y            H          0.186         0.265         0.049
[03/30 18:26:45     92s] M4       Y            V          0.186         0.265         0.049
[03/30 18:26:45     92s] M5       N            H          0.186         0.263         0.049
[03/30 18:26:45     92s] M6       N            V          0.181         0.254         0.046
[03/30 18:26:45     92s] MQ       N            H          0.075         0.240         0.018
[03/30 18:26:45     92s] LM       N            V          0.068         0.231         0.016
[03/30 18:26:45     92s] --------------------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Via selection for estimated routes (rule default):
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] ------------------------------------------------------------
[03/30 18:26:45     92s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/30 18:26:45     92s] Range                (Ohm)    (fF)     (fs)     Only
[03/30 18:26:45     92s] ------------------------------------------------------------
[03/30 18:26:45     92s] M1-M2    V1_V        6.000    0.036    0.215    false
[03/30 18:26:45     92s] M2-M3    V2_H        6.000    0.020    0.122    false
[03/30 18:26:45     92s] M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/30 18:26:45     92s] M3-M4    V3_H        6.000    0.020    0.121    false
[03/30 18:26:45     92s] M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/30 18:26:45     92s] M4-M5    V4_H        6.000    0.020    0.120    false
[03/30 18:26:45     92s] M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/30 18:26:45     92s] M5-M6    V5_H        6.000    0.019    0.115    false
[03/30 18:26:45     92s] M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/30 18:26:45     92s] M6-MQ    VL_H        3.000    0.057    0.170    false
[03/30 18:26:45     92s] MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/30 18:26:45     92s] MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/30 18:26:45     92s] ------------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/30 18:26:45     92s] No ideal or dont_touch nets found in the clock tree
[03/30 18:26:45     92s] No dont_touch hnets found in the clock tree
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Total number of dont_touch hpins in the clock network: 2
[03/30 18:26:45     92s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[03/30 18:26:45     92s]   Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Summary of reasons for dont_touch hpins in the clock network:
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] ----------------------
[03/30 18:26:45     92s] Reason           Count
[03/30 18:26:45     92s] ----------------------
[03/30 18:26:45     92s] missing_hinst      2
[03/30 18:26:45     92s] ----------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] ---------------------
[03/30 18:26:45     92s] Type            Count
[03/30 18:26:45     92s] ---------------------
[03/30 18:26:45     92s] ilm               0
[03/30 18:26:45     92s] partition         0
[03/30 18:26:45     92s] power_domain      0
[03/30 18:26:45     92s] fence             0
[03/30 18:26:45     92s] none              2
[03/30 18:26:45     92s] ---------------------
[03/30 18:26:45     92s] Total             2
[03/30 18:26:45     92s] ---------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Checking for illegal sizes of clock logic instances...
[03/30 18:26:45     92s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Filtering reasons for cell type: buffer
[03/30 18:26:45     92s] =======================================
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] ------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] Clock trees    Power domain    Reason                         Library cells
[03/30 18:26:45     92s] ------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/30 18:26:45     92s] ------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Filtering reasons for cell type: inverter
[03/30 18:26:45     92s] =========================================
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] Clock trees    Power domain    Reason                         Library cells
[03/30 18:26:45     92s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] all            auto-default    Library trimming               { CLKINVX3TR }
[03/30 18:26:45     92s] all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/30 18:26:45     92s]                                                                 INVXLTR }
[03/30 18:26:45     92s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.5)
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] CCOpt configuration status: cannot run ccopt_design.
[03/30 18:26:45     92s] Check the log for details of problem(s) found:
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] ---------------------------------------------------
[03/30 18:26:45     92s] Design configuration problems
[03/30 18:26:45     92s] ---------------------------------------------------
[03/30 18:26:45     92s] One or more clock trees have configuration problems
[03/30 18:26:45     92s] ---------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Clock tree configuration problems:
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] ------------------------------------------------------------------------
[03/30 18:26:45     92s] Clock tree    Problem
[03/30 18:26:45     92s] ------------------------------------------------------------------------
[03/30 18:26:45     92s] clk           Contains instances which have no definition in the netlist
[03/30 18:26:45     92s] ------------------------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.3 real=0:00:02.0)
[03/30 18:26:45     92s] Runtime done. (took cpu=0:00:01.3 real=0:00:02.3)
[03/30 18:26:45     92s] Runtime Report Coverage % = 94.3
[03/30 18:26:45     92s] Runtime Summary
[03/30 18:26:45     92s] ===============
[03/30 18:26:45     92s] Clock Runtime:  (83%) Core CTS           1.79 (Init 1.79, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[03/30 18:26:45     92s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[03/30 18:26:45     92s] Clock Runtime:  (16%) Other CTS          0.35 (Init 0.35, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[03/30 18:26:45     92s] Clock Runtime: (100%) Total              2.14
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] Runtime Summary:
[03/30 18:26:45     92s] ================
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] ----------------------------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] wall  % time  children  called  name
[03/30 18:26:45     92s] ----------------------------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] 2.27  100.00    2.27      0       
[03/30 18:26:45     92s] 2.27  100.00    2.14      1     Runtime
[03/30 18:26:45     92s] 0.12    5.19    0.12      1     CCOpt::Phase::Initialization
[03/30 18:26:45     92s] 0.12    5.18    0.12      1       Check Prerequisites
[03/30 18:26:45     92s] 0.12    5.15    0.00      1         Leaving CCOpt scope - CheckPlace
[03/30 18:26:45     92s] 2.02   89.12    2.02      1     CCOpt::Phase::PreparingToBalance
[03/30 18:26:45     92s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/30 18:26:45     92s] 0.23   10.10    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/30 18:26:45     92s] 0.30   13.13    0.29      1       Legalization setup
[03/30 18:26:45     92s] 0.28   12.16    0.00      2         Leaving CCOpt scope - Initializing placement interface
[03/30 18:26:45     92s] 0.01    0.41    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/30 18:26:45     92s] 1.49   65.74    0.00      1       Validating CTS configuration
[03/30 18:26:45     92s] 0.00    0.00    0.00      1         Checking module port directions
[03/30 18:26:45     92s] 0.00    0.06    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/30 18:26:45     92s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[03/30 18:26:45     92s] ----------------------------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/30 18:26:45     92s] Leaving CCOpt scope - Cleaning up placement interface...
[03/30 18:26:45     92s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2806.5M, EPOCH TIME: 1680215205.322574
[03/30 18:26:45     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     92s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.009, MEM:2768.5M, EPOCH TIME: 1680215205.331540
[03/30 18:26:45     92s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:26:45     92s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[03/30 18:26:45     92s] Set place::cacheFPlanSiteMark to 0
[03/30 18:26:45     92s] All LLGs are deleted
[03/30 18:26:45     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     92s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2564.5M, EPOCH TIME: 1680215205.340135
[03/30 18:26:45     92s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2564.5M, EPOCH TIME: 1680215205.340283
[03/30 18:26:45     92s] Info: pop threads available for lower-level modules during optimization.
[03/30 18:26:45     92s] 3
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] *** Summary of all messages that are not suppressed in this session:
[03/30 18:26:45     92s] Severity  ID               Count  Summary                                  
[03/30 18:26:45     92s] ERROR     IMPCCOPT-1349        1  Clock tree %s connects to %d module(s) w...
[03/30 18:26:45     92s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/30 18:26:45     92s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/30 18:26:45     92s] *** Message Summary: 4 warning(s), 2 error(s)
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] *** ccopt_design #1 [finish] : cpu/real = 0:00:01.4/0:00:02.4 (0.6), totSession cpu/real = 0:01:32.9/0:08:06.8 (0.2), mem = 2564.5M
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] =============================================================================================
[03/30 18:26:45     92s]  Final TAT Report : ccopt_design #1                                             21.14-s109_1
[03/30 18:26:45     92s] =============================================================================================
[03/30 18:26:45     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:26:45     92s] ---------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:26:45     92s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.1    0.5
[03/30 18:26:45     92s] [ MISC                   ]          0:00:02.1  (  90.8 % )     0:00:02.1 /  0:00:01.3    0.6
[03/30 18:26:45     92s] ---------------------------------------------------------------------------------------------
[03/30 18:26:45     92s]  ccopt_design #1 TOTAL              0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:01.4    0.6
[03/30 18:26:45     92s] ---------------------------------------------------------------------------------------------
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] #% End ccopt_design (date=03/30 18:26:45, total cpu=0:00:01.4, real=0:00:02.0, peak res=1791.2M, current mem=1791.2M)
[03/30 18:26:45     92s] 
[03/30 18:26:45     92s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
[03/30 18:26:45     92s] <CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
[03/30 18:26:45     92s] <CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
[03/30 18:26:45     92s] #WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[03/30 18:26:45     92s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/30 18:26:45     92s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/30 18:26:45     92s] <CMD> routeDesign -globalDetail
[03/30 18:26:45     92s] #% Begin routeDesign (date=03/30 18:26:45, mem=1791.2M)
[03/30 18:26:45     92s] ### Time Record (routeDesign) is installed.
[03/30 18:26:45     92s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.30 (MB), peak = 1934.25 (MB)
[03/30 18:26:45     92s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/30 18:26:45     92s] #**INFO: setDesignMode -flowEffort standard
[03/30 18:26:45     92s] #**INFO: setDesignMode -powerEffort none
[03/30 18:26:45     92s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/30 18:26:45     92s] **INFO: User settings:
[03/30 18:26:45     92s] setNanoRouteMode -drouteAutoStop                         false
[03/30 18:26:45     92s] setNanoRouteMode -drouteFixAntenna                       true
[03/30 18:26:45     92s] setNanoRouteMode -drouteOnGridOnly                       none
[03/30 18:26:45     92s] setNanoRouteMode -droutePostRouteSwapVia                 false
[03/30 18:26:45     92s] setNanoRouteMode -drouteUseMultiCutViaEffort             medium
[03/30 18:26:45     92s] setNanoRouteMode -extractThirdPartyCompatible            false
[03/30 18:26:45     92s] setNanoRouteMode -grouteExpTdStdDelay                    22.7
[03/30 18:26:45     92s] setNanoRouteMode -routeAntennaCellName                   ANTENNATR
[03/30 18:26:45     92s] setNanoRouteMode -routeBottomRoutingLayer                2
[03/30 18:26:45     92s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
[03/30 18:26:45     92s] setNanoRouteMode -routeDeleteAntennaReroute              true
[03/30 18:26:45     92s] setNanoRouteMode -routeInsertAntennaDiode                true
[03/30 18:26:45     92s] setNanoRouteMode -routeSiEffort                          max
[03/30 18:26:45     92s] setNanoRouteMode -routeTopRoutingLayer                   4
[03/30 18:26:45     92s] setNanoRouteMode -routeWithSiDriven                      true
[03/30 18:26:45     92s] setNanoRouteMode -routeWithSiPostRouteFix                true
[03/30 18:26:45     92s] setNanoRouteMode -routeWithTimingDriven                  true
[03/30 18:26:45     92s] setNanoRouteMode -routeWithViaInPin                      true
[03/30 18:26:45     92s] setDesignMode -process                                   130
[03/30 18:26:45     92s] setExtractRCMode -coupling_c_th                          0.4
[03/30 18:26:45     92s] setExtractRCMode -effortLevel                            medium
[03/30 18:26:45     92s] setExtractRCMode -engine                                 preRoute
[03/30 18:26:45     92s] setExtractRCMode -relative_c_th                          1
[03/30 18:26:45     92s] setExtractRCMode -total_c_th                             0
[03/30 18:26:45     92s] setDelayCalMode -enable_high_fanout                      true
[03/30 18:26:45     92s] setDelayCalMode -engine                                  aae
[03/30 18:26:45     92s] setDelayCalMode -ignoreNetLoad                           false
[03/30 18:26:45     92s] setDelayCalMode -socv_accuracy_mode                      low
[03/30 18:26:45     92s] setSIMode -separate_delta_delay_on_data                  true
[03/30 18:26:45     92s] 
[03/30 18:26:45     93s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/30 18:26:45     93s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/30 18:26:45     93s] OPERPROF: Starting checkPlace at level 1, MEM:2564.5M, EPOCH TIME: 1680215205.597991
[03/30 18:26:45     93s] Processing tracks to init pin-track alignment.
[03/30 18:26:45     93s] z: 2, totalTracks: 1
[03/30 18:26:45     93s] z: 4, totalTracks: 1
[03/30 18:26:45     93s] z: 6, totalTracks: 1
[03/30 18:26:45     93s] z: 8, totalTracks: 1
[03/30 18:26:45     93s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:26:45     93s] All LLGs are deleted
[03/30 18:26:45     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2564.5M, EPOCH TIME: 1680215205.601353
[03/30 18:26:45     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2564.5M, EPOCH TIME: 1680215205.601657
[03/30 18:26:45     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2564.5M, EPOCH TIME: 1680215205.601755
[03/30 18:26:45     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     93s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2644.5M, EPOCH TIME: 1680215205.606603
[03/30 18:26:45     93s] Max number of tech site patterns supported in site array is 256.
[03/30 18:26:45     93s] Core basic site is IBM13SITE
[03/30 18:26:45     93s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2644.5M, EPOCH TIME: 1680215205.606971
[03/30 18:26:45     93s] After signature check, allow fast init is false, keep pre-filter is true.
[03/30 18:26:45     93s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/30 18:26:45     93s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.007, MEM:2676.5M, EPOCH TIME: 1680215205.613724
[03/30 18:26:45     93s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:26:45     93s] SiteArray: use 180,224 bytes
[03/30 18:26:45     93s] SiteArray: current memory after site array memory allocation 2676.5M
[03/30 18:26:45     93s] SiteArray: FP blocked sites are writable
[03/30 18:26:45     93s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:26:45     93s] Atter site array init, number of instance map data is 0.
[03/30 18:26:45     93s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.015, REAL:0.081, MEM:2617.5M, EPOCH TIME: 1680215205.687472
[03/30 18:26:45     93s] 
[03/30 18:26:45     93s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:26:45     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.088, MEM:2553.5M, EPOCH TIME: 1680215205.689341
[03/30 18:26:45     93s] Begin checking placement ... (start mem=2564.5M, init mem=2553.5M)
[03/30 18:26:45     93s] Begin checking exclusive groups violation ...
[03/30 18:26:45     93s] There are 0 groups to check, max #box is 0, total #box is 0
[03/30 18:26:45     93s] Finished checking exclusive groups violations. Found 0 Vio.
[03/30 18:26:45     93s] 
[03/30 18:26:45     93s] Running CheckPlace using 6 threads!...
[03/30 18:26:45     93s] 
[03/30 18:26:45     93s] ...checkPlace MT is done!
[03/30 18:26:45     93s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2553.5M, EPOCH TIME: 1680215205.702626
[03/30 18:26:45     93s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2553.5M, EPOCH TIME: 1680215205.702844
[03/30 18:26:45     93s] *info: Placed = 54            
[03/30 18:26:45     93s] *info: Unplaced = 0           
[03/30 18:26:45     93s] Placement Density:1.47%(711/48521)
[03/30 18:26:45     93s] Placement Density (including fixed std cells):1.47%(711/48521)
[03/30 18:26:45     93s] All LLGs are deleted
[03/30 18:26:45     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:26:45     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2553.5M, EPOCH TIME: 1680215205.706670
[03/30 18:26:45     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2553.5M, EPOCH TIME: 1680215205.707000
[03/30 18:26:45     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:26:45     93s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2553.5M)
[03/30 18:26:45     93s] OPERPROF: Finished checkPlace at level 1, CPU:0.033, REAL:0.110, MEM:2553.5M, EPOCH TIME: 1680215205.708313
[03/30 18:26:45     93s] 
[03/30 18:26:45     93s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/30 18:26:45     93s] *** Changed status on (0) nets in Clock.
[03/30 18:26:45     93s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2553.5M) ***
[03/30 18:26:45     93s] % Begin globalDetailRoute (date=03/30 18:26:45, mem=1791.9M)
[03/30 18:26:45     93s] 
[03/30 18:26:45     93s] globalDetailRoute
[03/30 18:26:45     93s] 
[03/30 18:26:45     93s] #Start globalDetailRoute on Thu Mar 30 18:26:45 2023
[03/30 18:26:45     93s] #
[03/30 18:26:45     93s] ### Time Record (globalDetailRoute) is installed.
[03/30 18:26:45     93s] ### Time Record (Pre Callback) is installed.
[03/30 18:26:45     93s] ### Time Record (Pre Callback) is uninstalled.
[03/30 18:26:45     93s] ### Time Record (DB Import) is installed.
[03/30 18:26:45     93s] ### Time Record (Timing Data Generation) is installed.
[03/30 18:26:45     93s] #Generating timing data, please wait...
[03/30 18:26:45     93s] #102 total nets, 86 already routed, 86 will ignore in trialRoute
[03/30 18:26:45     93s] ### run_trial_route starts on Thu Mar 30 18:26:45 2023 with memory = 1792.82 (MB), peak = 1934.25 (MB)
[03/30 18:26:45     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:45     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:45     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/30 18:26:45     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/30 18:26:45     93s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/30 18:26:45     93s] ### dump_timing_file starts on Thu Mar 30 18:26:45 2023 with memory = 1794.71 (MB), peak = 1934.25 (MB)
[03/30 18:26:45     93s] ### extractRC starts on Thu Mar 30 18:26:45 2023 with memory = 1794.71 (MB), peak = 1934.25 (MB)
[03/30 18:26:45     93s] {RT rc-typ 0 4 4 0}
[03/30 18:26:45     93s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/30 18:26:45     93s] ### view setupAnalysis is active and enabled.
[03/30 18:26:45     93s] 0 out of 1 active views are pruned
[03/30 18:26:45     93s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1794.76 (MB), peak = 1934.25 (MB)
[03/30 18:26:45     93s] ### generate_timing_data starts on Thu Mar 30 18:26:45 2023 with memory = 1794.76 (MB), peak = 1934.25 (MB)
[03/30 18:26:45     93s] #Reporting timing...
[03/30 18:26:45     93s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/30 18:26:46     93s] ### report_timing starts on Thu Mar 30 18:26:46 2023 with memory = 1863.76 (MB), peak = 1934.25 (MB)
[03/30 18:26:46     93s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:1.9 GB --1.04 [6]--
[03/30 18:26:46     93s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
[03/30 18:26:46     93s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1885.05 (MB), peak = 1934.25 (MB)
[03/30 18:26:46     93s] #Library Standard Delay: 22.70ps
[03/30 18:26:46     93s] #Slack threshold: 45.40ps
[03/30 18:26:46     93s] ### generate_net_cdm_timing starts on Thu Mar 30 18:26:46 2023 with memory = 1885.05 (MB), peak = 1934.25 (MB)
[03/30 18:26:46     93s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB --0.84 [6]--
[03/30 18:26:46     93s] #*** Analyzed 0 timing critical paths, and collected 0.
[03/30 18:26:46     93s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1885.75 (MB), peak = 1962.24 (MB)
[03/30 18:26:46     93s] ### Use bna from skp: 0
[03/30 18:26:46     93s] {RT rc-typ 0 4 4 0}
[03/30 18:26:47     94s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1900.30 (MB), peak = 1962.24 (MB)
[03/30 18:26:47     94s] #Default setup view is reset to setupAnalysis.
[03/30 18:26:47     94s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1900.30 (MB), peak = 1962.24 (MB)
[03/30 18:26:47     94s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.9 GB, peak:1.9 GB --0.92 [6]--
[03/30 18:26:47     94s] #Current view: setupAnalysis 
[03/30 18:26:47     94s] #Current enabled view: setupAnalysis 
[03/30 18:26:48     94s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1900.48 (MB), peak = 1962.24 (MB)
[03/30 18:26:48     94s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:1.9 GB, peak:1.9 GB --0.85 [6]--
[03/30 18:26:48     94s] #Done generating timing data.
[03/30 18:26:48     94s] ### Time Record (Timing Data Generation) is uninstalled.
[03/30 18:26:48     94s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/30 18:26:48     94s] ### Net info: total nets: 141
[03/30 18:26:48     94s] ### Net info: dirty nets: 0
[03/30 18:26:48     94s] ### Net info: marked as disconnected nets: 0
[03/30 18:26:48     94s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/30 18:26:48     94s] #num needed restored net=0
[03/30 18:26:48     94s] #need_extraction net=0 (total=141)
[03/30 18:26:48     94s] ### Net info: fully routed nets: 0
[03/30 18:26:48     94s] ### Net info: trivial (< 2 pins) nets: 55
[03/30 18:26:48     94s] ### Net info: unrouted nets: 86
[03/30 18:26:48     94s] ### Net info: re-extraction nets: 0
[03/30 18:26:48     94s] ### Net info: ignored nets: 0
[03/30 18:26:48     94s] ### Net info: skip routing nets: 0
[03/30 18:26:48     95s] ### import design signature (7): route=1612204297 fixed_route=1612204297 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1445612605 dirty_area=0 del_dirty_area=0 cell=461157268 placement=619748132 pin_access=1 inst_pattern=1
[03/30 18:26:48     95s] ### Time Record (DB Import) is uninstalled.
[03/30 18:26:48     95s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/30 18:26:48     95s] #RTESIG:78da9594cd4fc24010c53dfb574c160e9808ee4cf7f38809573404bd926a1768524ad28f
[03/30 18:26:48     95s] #       44ff7b174d4c30d2597add5fdebcf776a7a3f1eb62058270866adaa2f41b84e58a481a72
[03/30 18:26:48     95s] #       5334e41f0837f1e8e551dc8ec64fcf6b5408dbbc6a034cde8ec7ea1efa3634d086ae2beb
[03/30 18:26:48     95s] #       dddd0f43de9c33c5679d1fca7728c236efabee0f6e320b5dd30f291aa740d4c73a0898b4
[03/30 18:26:48     95s] #       5d130ffec5ac4410df93192e4e14875094fd6118f4deb36963698af38f48e719871bc153
[03/30 18:26:48     95s] #       cb57e157a99352206752cbf8c1645b1df3ee7fd7641c887db9db0fb714c3250a6612d9aa
[03/30 18:26:48     95s] #       1439be73a508144ccaba0bbbd05c62344c4946639235a62c824e0333c0994e00bd044a51
[03/30 18:26:48     95s] #       d432633bd1a8121893c0589ed1093adaf14c6c8a6866131a709e553351837d15469ab4bd
[03/30 18:26:48     95s] #       46935096750462be5c2f96cbf97ac5085a8f40cc83b43ed59e4bb827e7a25adbe5759137
[03/30 18:26:48     95s] #       45d40b757fb844dadfbfe7458aa4d3dc4c42e97886644c997f0c4724348adb60429781e0
[03/30 18:26:48     95s] #       749ce22d3993c0589e893b2d4ed0454f375ffca339da
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### Time Record (Data Preparation) is installed.
[03/30 18:26:48     95s] #RTESIG:78da95944d4b033110863dfb2b86b4870a76cdcce6f358a1d72aa57a2dab9bb60bed2eec
[03/30 18:26:48     95s] #       07e8bf3755102ab693ee350f4fdebc9bc968fc3a5f8220cc504d3b947e8db0581249436e
[03/30 18:26:48     95s] #       8a86fc03e13a2ebd3c8adbd1f8e979850a6153ecbb0093b7a6d9dfc3d08516bad0f755bd
[03/30 18:26:48     95s] #       bdfb61c89b53a6fcac8b43f50e65d814c3beff839bdc42df0e978cc629107553070193ae
[03/30 18:26:48     95s] #       6fe3c2bf989508e27b67868b3b8a4328abe17019f4deb3a78da5292e3f229d9ef1722378
[03/30 18:26:48     95s] #       6cf92afc2a3b290532935ac60f269b7d53f4ffa726e340ecaaedee724bf17089c25c225b
[03/30 18:26:48     95s] #       9522c777ae1481824955f7611bda738c8629c9184cb2c19445d069600e98e904d04ba014
[03/30 18:26:48     95s] #       a39639db894695c09804c6f28c4ef068c733b129a2cc2634e03c6b33d1c1de0a234dda5c
[03/30 18:26:48     95s] #       a34928cb3a02315bace68bc56cb56484d623107321ad4f8de712fe9373d1d6f5455d166d
[03/30 18:26:48     95s] #       197da11e0ee748fbfb7a9ea77c9cbb94c793a4d35c3842e9788664aca3f860b643a3b851
[03/30 18:26:48     95s] #       27743908cee3141fc99904c6f24c1c7e7184ce66baf90262764692
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:26:48     95s] ### Time Record (Global Routing) is installed.
[03/30 18:26:48     95s] ### Time Record (Global Routing) is uninstalled.
[03/30 18:26:48     95s] ### Time Record (Data Preparation) is installed.
[03/30 18:26:48     95s] #Start routing data preparation on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Minimum voltage of a net in the design = 0.000.
[03/30 18:26:48     95s] #Maximum voltage of a net in the design = 1.200.
[03/30 18:26:48     95s] #Voltage range [0.000 - 1.200] has 135 nets.
[03/30 18:26:48     95s] #Voltage range [1.200 - 1.200] has 1 net.
[03/30 18:26:48     95s] #Voltage range [0.000 - 0.000] has 5 nets.
[03/30 18:26:48     95s] #Build and mark too close pins for the same net.
[03/30 18:26:48     95s] ### Time Record (Cell Pin Access) is installed.
[03/30 18:26:48     95s] #Rebuild pin access data for design.
[03/30 18:26:48     95s] #Initial pin access analysis.
[03/30 18:26:48     95s] #Detail pin access analysis.
[03/30 18:26:48     95s] ### Time Record (Cell Pin Access) is uninstalled.
[03/30 18:26:48     95s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/30 18:26:48     95s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:26:48     95s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:26:48     95s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:26:48     95s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:26:48     95s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:26:48     95s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:26:48     95s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:26:48     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.29 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #Regenerating Ggrids automatically.
[03/30 18:26:48     95s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:26:48     95s] #Using automatically generated G-grids.
[03/30 18:26:48     95s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/30 18:26:48     95s] #Done routing data preparation.
[03/30 18:26:48     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.66 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Summary of active signal nets routing constraints set by OPT:
[03/30 18:26:48     95s] #	preferred routing layers      : 0
[03/30 18:26:48     95s] #	preferred routing layer effort: 0
[03/30 18:26:48     95s] #	preferred extra space         : 0
[03/30 18:26:48     95s] #	preferred multi-cut via       : 0
[03/30 18:26:48     95s] #	avoid detour                  : 0
[03/30 18:26:48     95s] #	expansion ratio               : 0
[03/30 18:26:48     95s] #	net priority                  : 0
[03/30 18:26:48     95s] #	s2s control                   : 0
[03/30 18:26:48     95s] #	avoid chaining                : 0
[03/30 18:26:48     95s] #	inst-based stacking via       : 0
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Summary of active signal nets routing constraints set by USER:
[03/30 18:26:48     95s] #	preferred routing layers      : 0
[03/30 18:26:48     95s] #	preferred routing layer effort     : 0
[03/30 18:26:48     95s] #	preferred extra space              : 0
[03/30 18:26:48     95s] #	preferred multi-cut via            : 0
[03/30 18:26:48     95s] #	avoid detour                       : 0
[03/30 18:26:48     95s] #	net weight                         : 0
[03/30 18:26:48     95s] #	avoid chaining                     : 0
[03/30 18:26:48     95s] #	cell-based stacking via (required) : 0
[03/30 18:26:48     95s] #	cell-based stacking via (optional) : 0
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Start timing driven prevention iteration...
[03/30 18:26:48     95s] ### td_prevention_read_timing_data starts on Thu Mar 30 18:26:48 2023 with memory = 1911.66 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.97 [6]--
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #----------------------------------------------------
[03/30 18:26:48     95s] # Summary of active signal nets routing constraints
[03/30 18:26:48     95s] #+--------------------------+-----------+
[03/30 18:26:48     95s] #+--------------------------+-----------+
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #----------------------------------------------------
[03/30 18:26:48     95s] #Done timing-driven prevention
[03/30 18:26:48     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.66 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
[03/30 18:26:48     95s] #Total number of routable nets = 86.
[03/30 18:26:48     95s] #Total number of nets in the design = 141.
[03/30 18:26:48     95s] #86 routable nets do not have any wires.
[03/30 18:26:48     95s] #86 nets will be global routed.
[03/30 18:26:48     95s] #Using multithreading with 6 threads.
[03/30 18:26:48     95s] ### Time Record (Data Preparation) is installed.
[03/30 18:26:48     95s] #Found 0 nets for post-route si or timing fixing.
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Finished routing data preparation on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Cpu time = 00:00:00
[03/30 18:26:48     95s] #Elapsed time = 00:00:00
[03/30 18:26:48     95s] #Increased memory = 0.00 (MB)
[03/30 18:26:48     95s] #Total memory = 1911.79 (MB)
[03/30 18:26:48     95s] #Peak memory = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:26:48     95s] ### Time Record (Global Routing) is installed.
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Start global routing on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Start global routing initialization on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Number of eco nets is 0
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Start global routing data preparation on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 30 18:26:48 2023 with memory = 1911.79 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.02 [6]--
[03/30 18:26:48     95s] #Start routing resource analysis on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### init_is_bin_blocked starts on Thu Mar 30 18:26:48 2023 with memory = 1911.79 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 30 18:26:48 2023 with memory = 1911.96 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.79 [6]--
[03/30 18:26:48     95s] ### adjust_flow_cap starts on Thu Mar 30 18:26:48 2023 with memory = 1914.48 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.06 [6]--
[03/30 18:26:48     95s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 30 18:26:48 2023 with memory = 1915.12 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] ### set_via_blocked starts on Thu Mar 30 18:26:48 2023 with memory = 1915.12 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.09 [6]--
[03/30 18:26:48     95s] ### copy_flow starts on Thu Mar 30 18:26:48 2023 with memory = 1915.11 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.16 [6]--
[03/30 18:26:48     95s] #Routing resource analysis is done on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### report_flow_cap starts on Thu Mar 30 18:26:48 2023 with memory = 1914.56 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #  Resource Analysis:
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/30 18:26:48     95s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/30 18:26:48     95s] #  --------------------------------------------------------------
[03/30 18:26:48     95s] #  M2             V         969         530         900    16.22%
[03/30 18:26:48     95s] #  M3             H         181          68         900     2.22%
[03/30 18:26:48     95s] #  M4             V        1146         353         900     0.00%
[03/30 18:26:48     95s] #  --------------------------------------------------------------
[03/30 18:26:48     95s] #  Total                   2297      28.66%        2700     6.15%
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.06 [6]--
[03/30 18:26:48     95s] ### analyze_m2_tracks starts on Thu Mar 30 18:26:48 2023 with memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] ### report_initial_resource starts on Thu Mar 30 18:26:48 2023 with memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.96 [6]--
[03/30 18:26:48     95s] ### mark_pg_pins_accessibility starts on Thu Mar 30 18:26:48 2023 with memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.01 [6]--
[03/30 18:26:48     95s] ### set_net_region starts on Thu Mar 30 18:26:48 2023 with memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Global routing data preparation is done on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### prepare_level starts on Thu Mar 30 18:26:48 2023 with memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### init level 1 starts on Thu Mar 30 18:26:48 2023 with memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] ### Level 1 hgrid = 75 X 12
[03/30 18:26:48     95s] ### prepare_level_flow starts on Thu Mar 30 18:26:48 2023 with memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Global routing initialization is done on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Skip 1/2 round for no nets in the round...
[03/30 18:26:48     95s] #Route nets in 2/2 round...
[03/30 18:26:48     95s] #start global routing iteration 1...
[03/30 18:26:48     95s] ### init_flow_edge starts on Thu Mar 30 18:26:48 2023 with memory = 1914.54 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.09 [6]--
[03/30 18:26:48     95s] ### cal_flow starts on Thu Mar 30 18:26:48 2023 with memory = 1914.68 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] ### routing at level 1 (topmost level) iter 0
[03/30 18:26:48     95s] ### measure_qor starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### measure_congestion starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.92 [6]--
[03/30 18:26:48     95s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.45 [6]--
[03/30 18:26:48     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #start global routing iteration 2...
[03/30 18:26:48     95s] ### routing at level 1 (topmost level) iter 1
[03/30 18:26:48     95s] ### measure_qor starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### measure_congestion starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.02 [6]--
[03/30 18:26:48     95s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.41 [6]--
[03/30 18:26:48     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #start global routing iteration 3...
[03/30 18:26:48     95s] ### routing at level 1 (topmost level) iter 2
[03/30 18:26:48     95s] ### measure_qor starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### measure_congestion starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.00 [6]--
[03/30 18:26:48     95s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.03 [6]--
[03/30 18:26:48     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #start global routing iteration 4...
[03/30 18:26:48     95s] ### routing at level 1 (topmost level) iter 3
[03/30 18:26:48     95s] ### measure_qor starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### measure_congestion starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.25 [6]--
[03/30 18:26:48     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### route_end starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
[03/30 18:26:48     95s] #Total number of routable nets = 86.
[03/30 18:26:48     95s] #Total number of nets in the design = 141.
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #86 routable nets have routed wires.
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Routed nets constraints summary:
[03/30 18:26:48     95s] #-----------------------------
[03/30 18:26:48     95s] #        Rules   Unconstrained  
[03/30 18:26:48     95s] #-----------------------------
[03/30 18:26:48     95s] #      Default              86  
[03/30 18:26:48     95s] #-----------------------------
[03/30 18:26:48     95s] #        Total              86  
[03/30 18:26:48     95s] #-----------------------------
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Routing constraints summary of the whole design:
[03/30 18:26:48     95s] #-----------------------------
[03/30 18:26:48     95s] #        Rules   Unconstrained  
[03/30 18:26:48     95s] #-----------------------------
[03/30 18:26:48     95s] #      Default              86  
[03/30 18:26:48     95s] #-----------------------------
[03/30 18:26:48     95s] #        Total              86  
[03/30 18:26:48     95s] #-----------------------------
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] ### cal_base_flow starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### init_flow_edge starts on Thu Mar 30 18:26:48 2023 with memory = 1915.18 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.05 [6]--
[03/30 18:26:48     95s] ### cal_flow starts on Thu Mar 30 18:26:48 2023 with memory = 1915.23 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.01 [6]--
[03/30 18:26:48     95s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.04 [6]--
[03/30 18:26:48     95s] ### report_overcon starts on Thu Mar 30 18:26:48 2023 with memory = 1915.23 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #                 OverCon       OverCon       OverCon          
[03/30 18:26:48     95s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/30 18:26:48     95s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[03/30 18:26:48     95s] #  --------------------------------------------------------------------------
[03/30 18:26:48     95s] #  M2            5(0.60%)      4(0.48%)      1(0.12%)   (1.21%)     0.31  
[03/30 18:26:48     95s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.17  
[03/30 18:26:48     95s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[03/30 18:26:48     95s] #  --------------------------------------------------------------------------
[03/30 18:26:48     95s] #     Total      5(0.19%)      4(0.15%)      1(0.04%)   (0.38%)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/30 18:26:48     95s] #  Overflow after GR: 0.00% H + 0.38% V
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.99 [6]--
[03/30 18:26:48     95s] ### cal_base_flow starts on Thu Mar 30 18:26:48 2023 with memory = 1915.23 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### init_flow_edge starts on Thu Mar 30 18:26:48 2023 with memory = 1915.23 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.94 [6]--
[03/30 18:26:48     95s] ### cal_flow starts on Thu Mar 30 18:26:48 2023 with memory = 1915.24 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.97 [6]--
[03/30 18:26:48     95s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.95 [6]--
[03/30 18:26:48     95s] ### generate_cong_map_content starts on Thu Mar 30 18:26:48 2023 with memory = 1915.24 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### Sync with Inovus CongMap starts on Thu Mar 30 18:26:48 2023 with memory = 1915.23 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #Hotspot report including placement blocked areas
[03/30 18:26:48     95s] OPERPROF: Starting HotSpotCal at level 1, MEM:2788.2M, EPOCH TIME: 1680215208.805300
[03/30 18:26:48     95s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/30 18:26:48     95s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/30 18:26:48     95s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/30 18:26:48     95s] [hotspot] |   M2(V)    |          8.00 |          8.00 |   143.99    86.39   259.19   100.01 |
[03/30 18:26:48     95s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[03/30 18:26:48     95s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[03/30 18:26:48     95s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/30 18:26:48     95s] [hotspot] |   worst    | (M2)     8.00 | (M2)     8.00 |                                     |
[03/30 18:26:48     95s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/30 18:26:48     95s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[03/30 18:26:48     95s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/30 18:26:48     95s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/30 18:26:48     95s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/30 18:26:48     95s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/30 18:26:48     95s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.018, REAL:0.015, MEM:2788.2M, EPOCH TIME: 1680215208.820435
[03/30 18:26:48     95s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.14 [6]--
[03/30 18:26:48     95s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.28 [6]--
[03/30 18:26:48     95s] ### update starts on Thu Mar 30 18:26:48 2023 with memory = 1914.59 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #Complete Global Routing.
[03/30 18:26:48     95s] #Total wire length = 5139 um.
[03/30 18:26:48     95s] #Total half perimeter of net bounding box = 5246 um.
[03/30 18:26:48     95s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:26:48     95s] #Total wire length on LAYER M2 = 497 um.
[03/30 18:26:48     95s] #Total wire length on LAYER M3 = 3720 um.
[03/30 18:26:48     95s] #Total wire length on LAYER M4 = 922 um.
[03/30 18:26:48     95s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:26:48     95s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:26:48     95s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:26:48     95s] #Total wire length on LAYER LM = 0 um.
[03/30 18:26:48     95s] #Total number of vias = 380
[03/30 18:26:48     95s] #Up-Via Summary (total 380):
[03/30 18:26:48     95s] #           
[03/30 18:26:48     95s] #-----------------------
[03/30 18:26:48     95s] # M1                185
[03/30 18:26:48     95s] # M2                150
[03/30 18:26:48     95s] # M3                 45
[03/30 18:26:48     95s] #-----------------------
[03/30 18:26:48     95s] #                   380 
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Total number of involved regular nets 9
[03/30 18:26:48     95s] #Maximum src to sink distance  534.1
[03/30 18:26:48     95s] #Average of max src_to_sink distance  176.2
[03/30 18:26:48     95s] #Average of ave src_to_sink distance  127.4
[03/30 18:26:48     95s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.55 [6]--
[03/30 18:26:48     95s] ### report_overcon starts on Thu Mar 30 18:26:48 2023 with memory = 1917.40 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.00 [6]--
[03/30 18:26:48     95s] ### report_overcon starts on Thu Mar 30 18:26:48 2023 with memory = 1917.40 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] #Max overcon = 3 tracks.
[03/30 18:26:48     95s] #Total overcon = 0.38%.
[03/30 18:26:48     95s] #Worst layer Gcell overcon rate = 0.00%.
[03/30 18:26:48     95s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.98 [6]--
[03/30 18:26:48     95s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.31 [6]--
[03/30 18:26:48     95s] ### global_route design signature (10): route=1783806489 net_attr=1440350471
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Global routing statistics:
[03/30 18:26:48     95s] #Cpu time = 00:00:00
[03/30 18:26:48     95s] #Elapsed time = 00:00:00
[03/30 18:26:48     95s] #Increased memory = 2.81 (MB)
[03/30 18:26:48     95s] #Total memory = 1914.59 (MB)
[03/30 18:26:48     95s] #Peak memory = 2110.99 (MB)
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #Finished global routing on Thu Mar 30 18:26:48 2023
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] #
[03/30 18:26:48     95s] ### Time Record (Global Routing) is uninstalled.
[03/30 18:26:48     95s] ### Time Record (Data Preparation) is installed.
[03/30 18:26:48     95s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:26:48     95s] ### track-assign external-init starts on Thu Mar 30 18:26:48 2023 with memory = 1914.84 (MB), peak = 2110.99 (MB)
[03/30 18:26:48     95s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:49     95s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:49     95s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.08 [6]--
[03/30 18:26:49     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.84 (MB), peak = 2110.99 (MB)
[03/30 18:26:49     95s] ### track-assign engine-init starts on Thu Mar 30 18:26:49 2023 with memory = 1914.84 (MB), peak = 2110.99 (MB)
[03/30 18:26:49     95s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:49     95s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.13 [6]--
[03/30 18:26:49     95s] ### track-assign core-engine starts on Thu Mar 30 18:26:49 2023 with memory = 1914.84 (MB), peak = 2110.99 (MB)
[03/30 18:26:49     95s] #Start Track Assignment.
[03/30 18:26:49     95s] #Done with 125 horizontal wires in 1 hboxes and 85 vertical wires in 3 hboxes.
[03/30 18:26:49     95s] #Done with 18 horizontal wires in 1 hboxes and 9 vertical wires in 3 hboxes.
[03/30 18:26:49     95s] #Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 3 hboxes.
[03/30 18:26:49     95s] #
[03/30 18:26:49     95s] #Track assignment summary:
[03/30 18:26:49     95s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/30 18:26:49     95s] #------------------------------------------------------------------------
[03/30 18:26:49     95s] # M2           467.50 	  0.00%  	  0.00% 	  0.00%
[03/30 18:26:49     95s] # M3          3721.80 	  0.03%  	  0.00% 	  0.00%
[03/30 18:26:49     95s] # M4           873.79 	  0.00%  	  0.00% 	  0.00%
[03/30 18:26:49     95s] #------------------------------------------------------------------------
[03/30 18:26:49     95s] # All        5063.09  	  0.02% 	  0.00% 	  0.00%
[03/30 18:26:49     95s] #Complete Track Assignment.
[03/30 18:26:49     95s] #Total wire length = 5041 um.
[03/30 18:26:49     95s] #Total half perimeter of net bounding box = 5246 um.
[03/30 18:26:49     95s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:26:49     95s] #Total wire length on LAYER M2 = 459 um.
[03/30 18:26:49     95s] #Total wire length on LAYER M3 = 3716 um.
[03/30 18:26:49     95s] #Total wire length on LAYER M4 = 866 um.
[03/30 18:26:49     95s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:26:49     95s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:26:49     95s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:26:49     95s] #Total wire length on LAYER LM = 0 um.
[03/30 18:26:49     95s] #Total number of vias = 380
[03/30 18:26:49     95s] #Up-Via Summary (total 380):
[03/30 18:26:49     95s] #           
[03/30 18:26:49     95s] #-----------------------
[03/30 18:26:49     95s] # M1                185
[03/30 18:26:49     95s] # M2                150
[03/30 18:26:49     95s] # M3                 45
[03/30 18:26:49     95s] #-----------------------
[03/30 18:26:49     95s] #                   380 
[03/30 18:26:49     95s] #
[03/30 18:26:49     95s] ### track_assign design signature (13): route=84826073
[03/30 18:26:49     95s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.51 [6]--
[03/30 18:26:49     95s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:49     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.49 (MB), peak = 2110.99 (MB)
[03/30 18:26:49     95s] #
[03/30 18:26:49     95s] #Start post global route fixing for timing critical nets ...
[03/30 18:26:49     95s] #
[03/30 18:26:49     95s] ### update_timing_after_routing starts on Thu Mar 30 18:26:49 2023 with memory = 1915.49 (MB), peak = 2110.99 (MB)
[03/30 18:26:49     95s] ### Time Record (Timing Data Generation) is installed.
[03/30 18:26:49     95s] #* Updating design timing data...
[03/30 18:26:49     95s] #Extracting RC...
[03/30 18:26:49     95s] Un-suppress "**WARN ..." messages.
[03/30 18:26:49     95s] #
[03/30 18:26:49     95s] #Start tQuantus RC extraction...
[03/30 18:26:49     95s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[03/30 18:26:49     95s] #Extract in track assign mode
[03/30 18:26:49     95s] #Start building rc corner(s)...
[03/30 18:26:49     95s] #Number of RC Corner = 1
[03/30 18:26:49     95s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/30 18:26:49     95s] #M1 -> M1 (1)
[03/30 18:26:49     95s] #M2 -> M2 (2)
[03/30 18:26:49     95s] #M3 -> M3 (3)
[03/30 18:26:49     95s] #M4 -> M4 (4)
[03/30 18:26:49     95s] #M5 -> M5 (5)
[03/30 18:26:49     95s] #M6 -> M6 (6)
[03/30 18:26:49     95s] #MQ -> MQ (7)
[03/30 18:26:49     95s] #LM -> LM (8)
[03/30 18:26:49     95s] #SADV_On
[03/30 18:26:49     95s] # Corner(s) : 
[03/30 18:26:49     95s] #rc-typ [25.00]
[03/30 18:26:50     96s] # Corner id: 0
[03/30 18:26:50     96s] # Layout Scale: 1.000000
[03/30 18:26:50     96s] # Has Metal Fill model: yes
[03/30 18:26:50     96s] # Temperature was set
[03/30 18:26:50     96s] # Temperature : 25.000000
[03/30 18:26:50     96s] # Ref. Temp   : 25.000000
[03/30 18:26:50     96s] #SADV_Off
[03/30 18:26:50     96s] #total pattern=120 [8, 324]
[03/30 18:26:50     96s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/30 18:26:50     96s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:26:50     96s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/30 18:26:50     96s] #number model r/c [1,1] [8,324] read
[03/30 18:26:50     96s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1922.47 (MB), peak = 2110.99 (MB)
[03/30 18:26:51     96s] #Finish check_net_pin_list step Enter extract
[03/30 18:26:51     96s] #Start init net ripin tree building
[03/30 18:26:51     96s] #Finish init net ripin tree building
[03/30 18:26:51     96s] #Cpu time = 00:00:00
[03/30 18:26:51     96s] #Elapsed time = 00:00:00
[03/30 18:26:51     96s] #Increased memory = 0.40 (MB)
[03/30 18:26:51     96s] #Total memory = 1926.88 (MB)
[03/30 18:26:51     96s] #Peak memory = 2110.99 (MB)
[03/30 18:26:51     96s] #Using multithreading with 6 threads.
[03/30 18:26:51     96s] #begin processing metal fill model file
[03/30 18:26:51     96s] #end processing metal fill model file
[03/30 18:26:51     96s] ### track-assign external-init starts on Thu Mar 30 18:26:51 2023 with memory = 1926.88 (MB), peak = 2110.99 (MB)
[03/30 18:26:51     96s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:51     96s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:51     96s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.48 [6]--
[03/30 18:26:51     96s] ### track-assign engine-init starts on Thu Mar 30 18:26:51 2023 with memory = 1926.88 (MB), peak = 2110.99 (MB)
[03/30 18:26:51     96s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:51     96s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.11 [6]--
[03/30 18:26:51     96s] #
[03/30 18:26:51     96s] #Start Post Track Assignment Wire Spread.
[03/30 18:26:51     96s] #Done with 52 horizontal wires in 1 hboxes and 14 vertical wires in 3 hboxes.
[03/30 18:26:51     96s] #Complete Post Track Assignment Wire Spread.
[03/30 18:26:51     96s] #
[03/30 18:26:51     96s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:51     96s] #Length limit = 200 pitches
[03/30 18:26:51     96s] #opt mode = 2
[03/30 18:26:51     96s] #Finish check_net_pin_list step Fix net pin list
[03/30 18:26:51     96s] #Start generate extraction boxes.
[03/30 18:26:51     96s] #
[03/30 18:26:51     96s] #Extract using 30 x 30 Hboxes
[03/30 18:26:51     96s] #5x2 initial hboxes
[03/30 18:26:51     96s] #Use area based hbox pruning.
[03/30 18:26:51     96s] #0/0 hboxes pruned.
[03/30 18:26:51     96s] #Complete generating extraction boxes.
[03/30 18:26:51     96s] #Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[03/30 18:26:51     96s] #Process 0 special clock nets for rc extraction
[03/30 18:26:51     96s] #Total 86 nets were built. 14 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/30 18:26:51     97s] #Run Statistics for Extraction:
[03/30 18:26:51     97s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:26:51     97s] #   Increased memory =    19.20 (MB), total memory =  1948.20 (MB), peak memory =  2110.99 (MB)
[03/30 18:26:51     97s] #
[03/30 18:26:51     97s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[03/30 18:26:51     97s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1933.17 (MB), peak = 2110.99 (MB)
[03/30 18:26:51     97s] #RC Statistics: 354 Res, 253 Ground Cap, 0 XCap (Edge to Edge)
[03/30 18:26:51     97s] #RC V/H edge ratio: 0.84, Avg V/H Edge Length: 11636.96 (276), Avg L-Edge Length: 19708.67 (30)
[03/30 18:26:51     97s] #Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d
[03/30 18:26:51     97s] #Finish registering nets and terms for rcdb.
[03/30 18:26:51     97s] #Start writing RC data.
[03/30 18:26:51     97s] #Finish writing RC data
[03/30 18:26:52     97s] #Finish writing rcdb with 484 nodes, 398 edges, and 0 xcaps
[03/30 18:26:52     97s] #14 inserted nodes are removed
[03/30 18:26:52     97s] ### track-assign external-init starts on Thu Mar 30 18:26:52 2023 with memory = 1934.34 (MB), peak = 2110.99 (MB)
[03/30 18:26:52     97s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:52     97s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:52     97s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.44 [6]--
[03/30 18:26:52     97s] ### track-assign engine-init starts on Thu Mar 30 18:26:52 2023 with memory = 1934.34 (MB), peak = 2110.99 (MB)
[03/30 18:26:52     97s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:52     97s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.54 [6]--
[03/30 18:26:52     97s] #Remove Post Track Assignment Wire Spread
[03/30 18:26:52     97s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:52     97s] Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d' ...
[03/30 18:26:52     97s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d' for reading (mem: 2830.223M)
[03/30 18:26:52     97s] Reading RCDB with compressed RC data.
[03/30 18:26:52     97s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d' for content verification (mem: 2830.223M)
[03/30 18:26:52     97s] Reading RCDB with compressed RC data.
[03/30 18:26:52     97s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d': 0 access done (mem: 2830.223M)
[03/30 18:26:52     97s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d': 0 access done (mem: 2830.223M)
[03/30 18:26:52     97s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2830.223M)
[03/30 18:26:52     97s] Following multi-corner parasitics specified:
[03/30 18:26:52     97s] 	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d (rcdb)
[03/30 18:26:52     97s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d' for reading (mem: 2830.223M)
[03/30 18:26:52     97s] Reading RCDB with compressed RC data.
[03/30 18:26:52     97s] 		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d specified
[03/30 18:26:52     97s] Cell writeback_controller, hinst 
[03/30 18:26:52     97s] processing rcdb (/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d) for hinst (top) of cell (writeback_controller);
[03/30 18:26:52     97s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d': 0 access done (mem: 2846.223M)
[03/30 18:26:52     97s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2806.223M)
[03/30 18:26:52     97s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_ZFnk4U.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 2806.223M)
[03/30 18:26:52     97s] Reading RCDB with compressed RC data.
[03/30 18:26:54     98s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_ZFnk4U.rcdb.d/writeback_controller.rcdb.d': 0 access done (mem: 2806.223M)
[03/30 18:26:54     98s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:02.0, current mem=2806.223M)
[03/30 18:26:54     98s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:02.0 mem: 2806.223M)
[03/30 18:26:54     98s] #
[03/30 18:26:54     98s] #Restore RCDB.
[03/30 18:26:54     98s] ### track-assign external-init starts on Thu Mar 30 18:26:54 2023 with memory = 1934.20 (MB), peak = 2110.99 (MB)
[03/30 18:26:54     98s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:54     98s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:54     98s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.39 [6]--
[03/30 18:26:54     98s] ### track-assign engine-init starts on Thu Mar 30 18:26:54 2023 with memory = 1934.20 (MB), peak = 2110.99 (MB)
[03/30 18:26:54     98s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:54     98s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.79 [6]--
[03/30 18:26:54     98s] #Remove Post Track Assignment Wire Spread
[03/30 18:26:54     98s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:54     98s] #
[03/30 18:26:54     98s] #Complete tQuantus RC extraction.
[03/30 18:26:54     98s] #Cpu time = 00:00:03
[03/30 18:26:54     98s] #Elapsed time = 00:00:05
[03/30 18:26:54     98s] #Increased memory = 17.58 (MB)
[03/30 18:26:54     98s] #Total memory = 1933.07 (MB)
[03/30 18:26:54     98s] #Peak memory = 2110.99 (MB)
[03/30 18:26:54     98s] #
[03/30 18:26:54     98s] Un-suppress "**WARN ..." messages.
[03/30 18:26:54     98s] #RC Extraction Completed...
[03/30 18:26:54     98s] ### update_timing starts on Thu Mar 30 18:26:54 2023 with memory = 1933.07 (MB), peak = 2110.99 (MB)
[03/30 18:26:54     98s] AAE_INFO: switching -siAware from false to true ...
[03/30 18:26:54     98s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/30 18:26:54     98s] ### generate_timing_data starts on Thu Mar 30 18:26:54 2023 with memory = 1915.34 (MB), peak = 2110.99 (MB)
[03/30 18:26:54     98s] #Reporting timing...
[03/30 18:26:54     98s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/30 18:26:54     98s] ### report_timing starts on Thu Mar 30 18:26:54 2023 with memory = 1915.91 (MB), peak = 2110.99 (MB)
[03/30 18:26:55     99s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.1 GB --1.08 [6]--
[03/30 18:26:55     99s] #Normalized TNS: -3.330 -> -2.220, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
[03/30 18:26:55     99s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1979.65 (MB), peak = 2110.99 (MB)
[03/30 18:26:55     99s] #Library Standard Delay: 22.70ps
[03/30 18:26:55     99s] #Slack threshold: 0.00ps
[03/30 18:26:55     99s] ### generate_net_cdm_timing starts on Thu Mar 30 18:26:55 2023 with memory = 1979.65 (MB), peak = 2110.99 (MB)
[03/30 18:26:55     99s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.10 [6]--
[03/30 18:26:55     99s] #*** Analyzed 0 timing critical paths, and collected 0.
[03/30 18:26:55     99s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1980.51 (MB), peak = 2110.99 (MB)
[03/30 18:26:55     99s] ### Use bna from skp: 0
[03/30 18:26:55     99s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1981.61 (MB), peak = 2110.99 (MB)
[03/30 18:26:55     99s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/30 18:26:55     99s] Worst slack reported in the design = 0.913564 (late)
[03/30 18:26:55     99s] *** writeDesignTiming (0:00:00.0) ***
[03/30 18:26:55     99s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1981.74 (MB), peak = 2110.99 (MB)
[03/30 18:26:55     99s] Un-suppress "**WARN ..." messages.
[03/30 18:26:55     99s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.1 GB --0.96 [6]--
[03/30 18:26:56     99s] #Number of victim nets: 0
[03/30 18:26:56     99s] #Number of aggressor nets: 0
[03/30 18:26:56     99s] #Number of weak nets: 0
[03/30 18:26:56     99s] #Number of critical nets: 0
[03/30 18:26:56     99s] #	level 1 [   0.0, -1000.0]: 0 nets
[03/30 18:26:56     99s] #	level 2 [   0.0, -1000.0]: 0 nets
[03/30 18:26:56     99s] #	level 3 [   0.0, -1000.0]: 0 nets
[03/30 18:26:56     99s] #Total number of nets: 86
[03/30 18:26:56     99s] ### update_timing cpu:00:00:01, real:00:00:02, mem:1.9 GB, peak:2.1 GB --0.90 [6]--
[03/30 18:26:56     99s] ### Time Record (Timing Data Generation) is uninstalled.
[03/30 18:26:56     99s] ### update_timing_after_routing cpu:00:00:04, real:00:00:07, mem:1.9 GB, peak:2.1 GB --0.57 [6]--
[03/30 18:26:56     99s] #Total number of significant detoured timing critical nets is 0
[03/30 18:26:56     99s] #Total number of selected detoured timing critical nets is 0
[03/30 18:26:56     99s] #
[03/30 18:26:56     99s] #----------------------------------------------------
[03/30 18:26:56     99s] # Summary of active signal nets routing constraints
[03/30 18:26:56     99s] #+--------------------------+-----------+
[03/30 18:26:56     99s] #+--------------------------+-----------+
[03/30 18:26:56     99s] #
[03/30 18:26:56     99s] #----------------------------------------------------
[03/30 18:26:56     99s] ### run_free_timing_graph starts on Thu Mar 30 18:26:56 2023 with memory = 1984.62 (MB), peak = 2110.99 (MB)
[03/30 18:26:56     99s] ### Time Record (Timing Data Generation) is installed.
[03/30 18:26:56     99s] ### Time Record (Timing Data Generation) is uninstalled.
[03/30 18:26:56     99s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.80 [6]--
[03/30 18:26:56     99s] ### run_build_timing_graph starts on Thu Mar 30 18:26:56 2023 with memory = 1963.88 (MB), peak = 2110.99 (MB)
[03/30 18:26:56     99s] ### Time Record (Timing Data Generation) is installed.
[03/30 18:26:56    100s] Current (total cpu=0:01:40, real=0:08:27, peak res=2111.0M, current mem=1804.0M)
[03/30 18:26:57    100s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1814.9M, current mem=1814.9M)
[03/30 18:26:57    100s] Current (total cpu=0:01:40, real=0:08:28, peak res=2111.0M, current mem=1814.9M)
[03/30 18:26:57    100s] ### Time Record (Timing Data Generation) is uninstalled.
[03/30 18:26:57    100s] ### run_build_timing_graph cpu:00:00:00, real:00:00:01, mem:1.8 GB, peak:2.1 GB --0.92 [6]--
[03/30 18:26:57    100s] ### track-assign external-init starts on Thu Mar 30 18:26:57 2023 with memory = 1814.85 (MB), peak = 2110.99 (MB)
[03/30 18:26:57    100s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:57    100s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:57    100s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.38 [6]--
[03/30 18:26:57    100s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.85 (MB), peak = 2110.99 (MB)
[03/30 18:26:57    100s] #* Importing design timing data...
[03/30 18:26:57    100s] #Number of victim nets: 0
[03/30 18:26:57    100s] #Number of aggressor nets: 0
[03/30 18:26:57    100s] #Number of weak nets: 0
[03/30 18:26:57    100s] #Number of critical nets: 0
[03/30 18:26:57    100s] #	level 1 [   0.0, -1000.0]: 0 nets
[03/30 18:26:57    100s] #	level 2 [   0.0, -1000.0]: 0 nets
[03/30 18:26:57    100s] #	level 3 [   0.0, -1000.0]: 0 nets
[03/30 18:26:57    100s] #Total number of nets: 86
[03/30 18:26:57    100s] ### track-assign engine-init starts on Thu Mar 30 18:26:57 2023 with memory = 1814.86 (MB), peak = 2110.99 (MB)
[03/30 18:26:57    100s] ### Time Record (Track Assignment) is installed.
[03/30 18:26:57    100s] #
[03/30 18:26:57    100s] #timing driven effort level: 3
[03/30 18:26:57    100s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.21 [6]--
[03/30 18:26:57    100s] ### track-assign core-engine starts on Thu Mar 30 18:26:57 2023 with memory = 1814.86 (MB), peak = 2110.99 (MB)
[03/30 18:26:57    100s] #Start Track Assignment With Timing Driven.
[03/30 18:26:57    100s] #Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
[03/30 18:26:57    100s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
[03/30 18:26:57    100s] #Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 3 hboxes.
[03/30 18:26:57    100s] #
[03/30 18:26:57    100s] #Track assignment summary:
[03/30 18:26:57    100s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/30 18:26:57    100s] #------------------------------------------------------------------------
[03/30 18:26:57    100s] # M2           467.30 	  0.00%  	  0.00% 	  0.00%
[03/30 18:26:57    100s] # M3          3721.20 	  0.03%  	  0.00% 	  0.00%
[03/30 18:26:57    100s] # M4           873.39 	  0.00%  	  0.00% 	  0.00%
[03/30 18:26:57    100s] #------------------------------------------------------------------------
[03/30 18:26:57    100s] # All        5061.89  	  0.02% 	  0.00% 	  0.00%
[03/30 18:26:57    100s] #Complete Track Assignment With Timing Driven.
[03/30 18:26:57    100s] #Total wire length = 5040 um.
[03/30 18:26:57    100s] #Total half perimeter of net bounding box = 5246 um.
[03/30 18:26:57    100s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:26:57    100s] #Total wire length on LAYER M2 = 459 um.
[03/30 18:26:57    100s] #Total wire length on LAYER M3 = 3716 um.
[03/30 18:26:57    100s] #Total wire length on LAYER M4 = 865 um.
[03/30 18:26:57    100s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:26:57    100s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:26:57    100s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:26:57    100s] #Total wire length on LAYER LM = 0 um.
[03/30 18:26:57    100s] #Total number of vias = 380
[03/30 18:26:57    100s] #Up-Via Summary (total 380):
[03/30 18:26:57    100s] #           
[03/30 18:26:57    100s] #-----------------------
[03/30 18:26:57    100s] # M1                185
[03/30 18:26:57    100s] # M2                150
[03/30 18:26:57    100s] # M3                 45
[03/30 18:26:57    100s] #-----------------------
[03/30 18:26:57    100s] #                   380 
[03/30 18:26:57    100s] #
[03/30 18:26:57    100s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.25 [6]--
[03/30 18:26:57    100s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:26:57    100s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1816.25 (MB), peak = 2110.99 (MB)
[03/30 18:26:57    100s] #
[03/30 18:26:57    100s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/30 18:26:57    100s] #Cpu time = 00:00:05
[03/30 18:26:57    100s] #Elapsed time = 00:00:09
[03/30 18:26:57    100s] #Increased memory = -88.06 (MB)
[03/30 18:26:57    100s] #Total memory = 1816.25 (MB)
[03/30 18:26:57    100s] #Peak memory = 2110.99 (MB)
[03/30 18:26:57    100s] #Using multithreading with 6 threads.
[03/30 18:26:57    100s] ### Time Record (Detail Routing) is installed.
[03/30 18:26:57    100s] #Start reading timing information from file .timing_file_2029537.tif.gz ...
[03/30 18:26:57    100s] #Read in timing information for 55 ports, 54 instances from timing file .timing_file_2029537.tif.gz.
[03/30 18:26:57    100s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:26:57    100s] #
[03/30 18:26:57    100s] #Start Detail Routing..
[03/30 18:26:57    100s] #start initial detail routing ...
[03/30 18:26:57    100s] ### Design has 0 dirty nets, has valid drcs
[03/30 18:26:58    101s] ### Routing stats: routing = 90.56% drc-check-only = 6.11%
[03/30 18:26:58    101s] #   number of violations = 0
[03/30 18:26:58    101s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1830.92 (MB), peak = 2110.99 (MB)
[03/30 18:26:58    101s] #Complete Detail Routing.
[03/30 18:26:58    101s] #Total wire length = 5227 um.
[03/30 18:26:58    101s] #Total half perimeter of net bounding box = 5246 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M2 = 555 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M3 = 3718 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M4 = 954 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER LM = 0 um.
[03/30 18:26:58    101s] #Total number of vias = 430
[03/30 18:26:58    101s] #Total number of multi-cut vias = 304 ( 70.7%)
[03/30 18:26:58    101s] #Total number of single cut vias = 126 ( 29.3%)
[03/30 18:26:58    101s] #Up-Via Summary (total 430):
[03/30 18:26:58    101s] #                   single-cut          multi-cut      Total
[03/30 18:26:58    101s] #-----------------------------------------------------------
[03/30 18:26:58    101s] # M1               126 ( 65.6%)        66 ( 34.4%)        192
[03/30 18:26:58    101s] # M2                 0 (  0.0%)       191 (100.0%)        191
[03/30 18:26:58    101s] # M3                 0 (  0.0%)        47 (100.0%)         47
[03/30 18:26:58    101s] #-----------------------------------------------------------
[03/30 18:26:58    101s] #                  126 ( 29.3%)       304 ( 70.7%)        430 
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Total number of DRC violations = 0
[03/30 18:26:58    101s] ### Time Record (Detail Routing) is uninstalled.
[03/30 18:26:58    101s] #Cpu time = 00:00:01
[03/30 18:26:58    101s] #Elapsed time = 00:00:01
[03/30 18:26:58    101s] #Increased memory = 14.67 (MB)
[03/30 18:26:58    101s] #Total memory = 1830.92 (MB)
[03/30 18:26:58    101s] #Peak memory = 2110.99 (MB)
[03/30 18:26:58    101s] ### Time Record (Antenna Fixing) is installed.
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #start routing for process antenna violation fix ...
[03/30 18:26:58    101s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:26:58    101s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:26:58    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.73 (MB), peak = 2110.99 (MB)
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Total wire length = 5227 um.
[03/30 18:26:58    101s] #Total half perimeter of net bounding box = 5246 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M2 = 555 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M3 = 3718 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M4 = 954 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER LM = 0 um.
[03/30 18:26:58    101s] #Total number of vias = 434
[03/30 18:26:58    101s] #Total number of multi-cut vias = 304 ( 70.0%)
[03/30 18:26:58    101s] #Total number of single cut vias = 130 ( 30.0%)
[03/30 18:26:58    101s] #Up-Via Summary (total 434):
[03/30 18:26:58    101s] #                   single-cut          multi-cut      Total
[03/30 18:26:58    101s] #-----------------------------------------------------------
[03/30 18:26:58    101s] # M1               126 ( 65.6%)        66 ( 34.4%)        192
[03/30 18:26:58    101s] # M2                 0 (  0.0%)       191 (100.0%)        191
[03/30 18:26:58    101s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:26:58    101s] #-----------------------------------------------------------
[03/30 18:26:58    101s] #                  130 ( 30.0%)       304 ( 70.0%)        434 
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Total number of DRC violations = 0
[03/30 18:26:58    101s] #Total number of process antenna violations = 0
[03/30 18:26:58    101s] #Total number of net violated process antenna rule = 0
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:26:58    101s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Total wire length = 5227 um.
[03/30 18:26:58    101s] #Total half perimeter of net bounding box = 5246 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M2 = 555 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M3 = 3718 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M4 = 954 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER LM = 0 um.
[03/30 18:26:58    101s] #Total number of vias = 434
[03/30 18:26:58    101s] #Total number of multi-cut vias = 304 ( 70.0%)
[03/30 18:26:58    101s] #Total number of single cut vias = 130 ( 30.0%)
[03/30 18:26:58    101s] #Up-Via Summary (total 434):
[03/30 18:26:58    101s] #                   single-cut          multi-cut      Total
[03/30 18:26:58    101s] #-----------------------------------------------------------
[03/30 18:26:58    101s] # M1               126 ( 65.6%)        66 ( 34.4%)        192
[03/30 18:26:58    101s] # M2                 0 (  0.0%)       191 (100.0%)        191
[03/30 18:26:58    101s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:26:58    101s] #-----------------------------------------------------------
[03/30 18:26:58    101s] #                  130 ( 30.0%)       304 ( 70.0%)        434 
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Total number of DRC violations = 0
[03/30 18:26:58    101s] #Total number of process antenna violations = 0
[03/30 18:26:58    101s] #Total number of net violated process antenna rule = 0
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] ### Time Record (Antenna Fixing) is uninstalled.
[03/30 18:26:58    101s] ### Time Record (Post Route Wire Spreading) is installed.
[03/30 18:26:58    101s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Start Post Route wire spreading..
[03/30 18:26:58    101s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Start DRC checking..
[03/30 18:26:58    101s] #   number of violations = 0
[03/30 18:26:58    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.37 (MB), peak = 2110.99 (MB)
[03/30 18:26:58    101s] #CELL_VIEW writeback_controller,init has no DRC violation.
[03/30 18:26:58    101s] #Total number of DRC violations = 0
[03/30 18:26:58    101s] #Total number of process antenna violations = 0
[03/30 18:26:58    101s] #Total number of net violated process antenna rule = 0
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Start data preparation for wire spreading...
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Data preparation is done on Thu Mar 30 18:26:58 2023
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] ### track-assign engine-init starts on Thu Mar 30 18:26:58 2023 with memory = 1835.37 (MB), peak = 2110.99 (MB)
[03/30 18:26:58    101s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.11 [6]--
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Start Post Route Wire Spread.
[03/30 18:26:58    101s] #Done with 40 horizontal wires in 1 hboxes and 15 vertical wires in 5 hboxes.
[03/30 18:26:58    101s] #Complete Post Route Wire Spread.
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Total wire length = 5285 um.
[03/30 18:26:58    101s] #Total half perimeter of net bounding box = 5246 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M2 = 559 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M3 = 3761 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M4 = 965 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:26:58    101s] #Total wire length on LAYER LM = 0 um.
[03/30 18:26:58    101s] #Total number of vias = 434
[03/30 18:26:58    101s] #Total number of multi-cut vias = 304 ( 70.0%)
[03/30 18:26:58    101s] #Total number of single cut vias = 130 ( 30.0%)
[03/30 18:26:58    101s] #Up-Via Summary (total 434):
[03/30 18:26:58    101s] #                   single-cut          multi-cut      Total
[03/30 18:26:58    101s] #-----------------------------------------------------------
[03/30 18:26:58    101s] # M1               126 ( 65.6%)        66 ( 34.4%)        192
[03/30 18:26:58    101s] # M2                 0 (  0.0%)       191 (100.0%)        191
[03/30 18:26:58    101s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:26:58    101s] #-----------------------------------------------------------
[03/30 18:26:58    101s] #                  130 ( 30.0%)       304 ( 70.0%)        434 
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:26:58    101s] #
[03/30 18:26:58    101s] #Start DRC checking..
[03/30 18:26:59    102s] #   number of violations = 0
[03/30 18:26:59    102s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1836.58 (MB), peak = 2110.99 (MB)
[03/30 18:26:59    102s] #CELL_VIEW writeback_controller,init has no DRC violation.
[03/30 18:26:59    102s] #Total number of DRC violations = 0
[03/30 18:26:59    102s] #Total number of process antenna violations = 0
[03/30 18:26:59    102s] #Total number of net violated process antenna rule = 0
[03/30 18:26:59    102s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:26:59    102s] #   number of violations = 0
[03/30 18:26:59    102s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1834.55 (MB), peak = 2110.99 (MB)
[03/30 18:26:59    102s] #CELL_VIEW writeback_controller,init has no DRC violation.
[03/30 18:26:59    102s] #Total number of DRC violations = 0
[03/30 18:26:59    102s] #Total number of process antenna violations = 0
[03/30 18:26:59    102s] #Total number of net violated process antenna rule = 0
[03/30 18:26:59    102s] #Post Route wire spread is done.
[03/30 18:26:59    102s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/30 18:26:59    102s] #Total wire length = 5285 um.
[03/30 18:26:59    102s] #Total half perimeter of net bounding box = 5246 um.
[03/30 18:26:59    102s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:26:59    102s] #Total wire length on LAYER M2 = 559 um.
[03/30 18:26:59    102s] #Total wire length on LAYER M3 = 3761 um.
[03/30 18:26:59    102s] #Total wire length on LAYER M4 = 965 um.
[03/30 18:26:59    102s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:26:59    102s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:26:59    102s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:26:59    102s] #Total wire length on LAYER LM = 0 um.
[03/30 18:26:59    102s] #Total number of vias = 434
[03/30 18:26:59    102s] #Total number of multi-cut vias = 304 ( 70.0%)
[03/30 18:26:59    102s] #Total number of single cut vias = 130 ( 30.0%)
[03/30 18:26:59    102s] #Up-Via Summary (total 434):
[03/30 18:26:59    102s] #                   single-cut          multi-cut      Total
[03/30 18:26:59    102s] #-----------------------------------------------------------
[03/30 18:26:59    102s] # M1               126 ( 65.6%)        66 ( 34.4%)        192
[03/30 18:26:59    102s] # M2                 0 (  0.0%)       191 (100.0%)        191
[03/30 18:26:59    102s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:26:59    102s] #-----------------------------------------------------------
[03/30 18:26:59    102s] #                  130 ( 30.0%)       304 ( 70.0%)        434 
[03/30 18:26:59    102s] #
[03/30 18:26:59    102s] #detailRoute Statistics:
[03/30 18:26:59    102s] #Cpu time = 00:00:02
[03/30 18:26:59    102s] #Elapsed time = 00:00:02
[03/30 18:26:59    102s] #Increased memory = 18.30 (MB)
[03/30 18:26:59    102s] #Total memory = 1834.55 (MB)
[03/30 18:26:59    102s] #Peak memory = 2110.99 (MB)
[03/30 18:26:59    102s] ### global_detail_route design signature (43): route=106583496 flt_obj=0 vio=1905142130 shield_wire=1
[03/30 18:26:59    102s] ### Time Record (DB Export) is installed.
[03/30 18:26:59    102s] ### export design design signature (44): route=106583496 fixed_route=1612204297 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1797432619 dirty_area=0 del_dirty_area=0 cell=461157268 placement=619748132 pin_access=466863297 inst_pattern=1
[03/30 18:26:59    102s] #	no debugging net set
[03/30 18:26:59    102s] ### Time Record (DB Export) is uninstalled.
[03/30 18:26:59    102s] ### Time Record (Post Callback) is installed.
[03/30 18:26:59    102s] ### Time Record (Post Callback) is uninstalled.
[03/30 18:26:59    102s] #
[03/30 18:26:59    102s] #globalDetailRoute statistics:
[03/30 18:26:59    102s] #Cpu time = 00:00:09
[03/30 18:26:59    102s] #Elapsed time = 00:00:14
[03/30 18:26:59    102s] #Increased memory = 46.55 (MB)
[03/30 18:26:59    102s] #Total memory = 1839.38 (MB)
[03/30 18:26:59    102s] #Peak memory = 2110.99 (MB)
[03/30 18:26:59    102s] #Number of warnings = 6
[03/30 18:26:59    102s] #Total number of warnings = 14
[03/30 18:26:59    102s] #Number of fails = 0
[03/30 18:26:59    102s] #Total number of fails = 0
[03/30 18:26:59    102s] #Complete globalDetailRoute on Thu Mar 30 18:26:59 2023
[03/30 18:26:59    102s] #
[03/30 18:26:59    102s] ### import design signature (45): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=466863297 inst_pattern=1
[03/30 18:26:59    102s] ### Time Record (globalDetailRoute) is uninstalled.
[03/30 18:26:59    102s] % End globalDetailRoute (date=03/30 18:26:59, total cpu=0:00:09.3, real=0:00:14.0, peak res=2111.0M, current mem=1834.3M)
[03/30 18:26:59    102s] #Default setup view is reset to setupAnalysis.
[03/30 18:26:59    102s] #Default setup view is reset to setupAnalysis.
[03/30 18:26:59    102s] AAE_INFO: Post Route call back at the end of routeDesign
[03/30 18:26:59    102s] #routeDesign: cpu time = 00:00:10, elapsed time = 00:00:14, memory = 1826.99 (MB), peak = 2110.99 (MB)
[03/30 18:26:59    102s] 
[03/30 18:26:59    102s] *** Summary of all messages that are not suppressed in this session:
[03/30 18:26:59    102s] Severity  ID               Count  Summary                                  
[03/30 18:26:59    102s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[03/30 18:26:59    102s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/30 18:26:59    102s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/30 18:26:59    102s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/30 18:26:59    102s] *** Message Summary: 9 warning(s), 0 error(s)
[03/30 18:26:59    102s] 
[03/30 18:26:59    102s] ### Time Record (routeDesign) is uninstalled.
[03/30 18:26:59    102s] ### 
[03/30 18:26:59    102s] ###   Scalability Statistics
[03/30 18:26:59    102s] ### 
[03/30 18:26:59    102s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:26:59    102s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/30 18:26:59    102s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:26:59    102s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:59    102s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:59    102s] ###   Timing Data Generation        |        00:00:07|        00:00:10|             0.7|
[03/30 18:26:59    102s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:59    102s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:59    102s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:59    102s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:59    102s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:59    102s] ###   Track Assignment              |        00:00:00|        00:00:01|             1.0|
[03/30 18:26:59    102s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[03/30 18:26:59    102s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/30 18:26:59    102s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[03/30 18:26:59    102s] ###   Entire Command                |        00:00:10|        00:00:14|             0.7|
[03/30 18:26:59    102s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:26:59    102s] ### 
[03/30 18:27:00    102s] #% End routeDesign (date=03/30 18:26:59, total cpu=0:00:09.6, real=0:00:15.0, peak res=2111.0M, current mem=1827.0M)
[03/30 18:27:00    102s] <CMD> saveDesign db/writeback_controller_routed.enc
[03/30 18:27:00    102s] #% Begin save design ... (date=03/30 18:27:00, mem=1826.0M)
[03/30 18:27:00    102s] % Begin Save ccopt configuration ... (date=03/30 18:27:00, mem=1826.0M)
[03/30 18:27:00    102s] % End Save ccopt configuration ... (date=03/30 18:27:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1826.3M, current mem=1826.3M)
[03/30 18:27:00    102s] % Begin Save netlist data ... (date=03/30 18:27:00, mem=1826.3M)
[03/30 18:27:00    102s] Writing Binary DB to db/writeback_controller_routed.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:27:00    102s] % End Save netlist data ... (date=03/30 18:27:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1826.3M, current mem=1826.3M)
[03/30 18:27:00    102s] Saving symbol-table file in separate thread ...
[03/30 18:27:00    102s] Saving congestion map file in separate thread ...
[03/30 18:27:00    102s] % Begin Save AAE data ... (date=03/30 18:27:00, mem=1826.5M)
[03/30 18:27:00    102s] Saving AAE Data ...
[03/30 18:27:00    102s] Saving congestion map file db/writeback_controller_routed.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:27:00    102s] AAE DB initialization (MEM=2595.63 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/30 18:27:00    102s] % End Save AAE data ... (date=03/30 18:27:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1827.2M, current mem=1827.2M)
[03/30 18:27:01    103s] Saving preference file db/writeback_controller_routed.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:27:01    103s] Saving mode setting ...
[03/30 18:27:01    103s] Saving global file ...
[03/30 18:27:02    103s] Saving Drc markers ...
[03/30 18:27:02    103s] ... No Drc file written since there is no markers found.
[03/30 18:27:02    103s] % Begin Save routing data ... (date=03/30 18:27:02, mem=1829.6M)
[03/30 18:27:02    103s] Saving route file ...
[03/30 18:27:02    103s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2596.2M) ***
[03/30 18:27:03    103s] % End Save routing data ... (date=03/30 18:27:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=1829.8M, current mem=1829.8M)
[03/30 18:27:03    103s] Saving special route data file in separate thread ...
[03/30 18:27:03    103s] Saving PG file in separate thread ...
[03/30 18:27:03    103s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:27:03    103s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:27:03    103s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:27:03    103s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2634.2M) ***
[03/30 18:27:03    103s] Saving PG file db/writeback_controller_routed.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:27:03 2023)
[03/30 18:27:03    103s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2634.2M) ***
[03/30 18:27:03    103s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:27:03    103s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:27:04    103s] Saving property file db/writeback_controller_routed.enc.dat.tmp/writeback_controller.prop
[03/30 18:27:04    103s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2626.2M) ***
[03/30 18:27:05    103s] #Saving pin access data to file db/writeback_controller_routed.enc.dat.tmp/writeback_controller.apa ...
[03/30 18:27:05    103s] #
[03/30 18:27:05    103s] Saving preRoute extracted patterns in file 'db/writeback_controller_routed.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:27:05    103s] Saving preRoute extraction data in directory 'db/writeback_controller_routed.enc.dat.tmp/extraction/' ...
[03/30 18:27:05    103s] Checksum of RCGrid density data::96
[03/30 18:27:05    103s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:27:05    103s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:27:05    103s] % Begin Save power constraints data ... (date=03/30 18:27:05, mem=1830.8M)
[03/30 18:27:05    103s] % End Save power constraints data ... (date=03/30 18:27:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1830.8M, current mem=1830.8M)
[03/30 18:27:06    103s] Generated self-contained design writeback_controller_routed.enc.dat.tmp
[03/30 18:27:06    103s] #% End save design ... (date=03/30 18:27:06, total cpu=0:00:01.2, real=0:00:06.0, peak res=1830.8M, current mem=1830.1M)
[03/30 18:27:06    103s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:27:06    103s] 
[03/30 18:27:06    103s] <CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
[03/30 18:27:06    103s] AAE_INFO: switching -siAware from false to true ...
[03/30 18:27:06    103s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/30 18:27:06    103s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/30 18:27:06    103s] <CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
[03/30 18:27:06    103s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_route_0
[03/30 18:27:06    103s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1830.1M, totSessionCpu=0:01:44 **
[03/30 18:27:06    103s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:43.9/0:08:27.8 (0.2), mem = 2584.2M
[03/30 18:27:06    103s] Info: 6 threads available for lower-level modules during optimization.
[03/30 18:27:06    103s] GigaOpt running with 6 threads.
[03/30 18:27:06    103s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:43.9/0:08:27.9 (0.2), mem = 2584.2M
[03/30 18:27:06    103s] **INFO: User settings:
[03/30 18:27:06    103s] setNanoRouteMode -drouteAutoStop                                false
[03/30 18:27:06    103s] setNanoRouteMode -drouteFixAntenna                              true
[03/30 18:27:06    103s] setNanoRouteMode -drouteOnGridOnly                              none
[03/30 18:27:06    103s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/30 18:27:06    103s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/30 18:27:06    103s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/30 18:27:06    103s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/30 18:27:06    103s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/30 18:27:06    103s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/30 18:27:06    103s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/30 18:27:06    103s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/30 18:27:06    103s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/30 18:27:06    103s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/30 18:27:06    103s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/30 18:27:06    103s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/30 18:27:06    103s] setNanoRouteMode -routeSiEffort                                 max
[03/30 18:27:06    103s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/30 18:27:06    103s] setNanoRouteMode -routeWithSiDriven                             true
[03/30 18:27:06    103s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/30 18:27:06    103s] setNanoRouteMode -routeWithTimingDriven                         true
[03/30 18:27:06    103s] setNanoRouteMode -routeWithViaInPin                             true
[03/30 18:27:06    103s] setNanoRouteMode -timingEngine                                  .timing_file_2029537.tif.gz
[03/30 18:27:06    103s] setDesignMode -process                                          130
[03/30 18:27:06    103s] setExtractRCMode -coupling_c_th                                 0.4
[03/30 18:27:06    103s] setExtractRCMode -effortLevel                                   medium
[03/30 18:27:06    103s] setExtractRCMode -engine                                        preRoute
[03/30 18:27:06    103s] setExtractRCMode -relative_c_th                                 1
[03/30 18:27:06    103s] setExtractRCMode -total_c_th                                    0
[03/30 18:27:06    103s] setDelayCalMode -enable_high_fanout                             true
[03/30 18:27:06    103s] setDelayCalMode -engine                                         aae
[03/30 18:27:06    103s] setDelayCalMode -ignoreNetLoad                                  false
[03/30 18:27:06    103s] setDelayCalMode -reportOutBound                                 true
[03/30 18:27:06    103s] setDelayCalMode -SIAware                                        true
[03/30 18:27:06    103s] setDelayCalMode -socv_accuracy_mode                             low
[03/30 18:27:06    103s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/30 18:27:06    103s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/30 18:27:06    103s] setOptMode -addInst                                             true
[03/30 18:27:06    103s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/30 18:27:06    103s] setOptMode -allEndPoints                                        true
[03/30 18:27:06    103s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/30 18:27:06    103s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/30 18:27:06    103s] setOptMode -drcMargin                                           0.1
[03/30 18:27:06    103s] setOptMode -effort                                              high
[03/30 18:27:06    103s] setOptMode -fixDrc                                              true
[03/30 18:27:06    103s] setOptMode -fixFanoutLoad                                       true
[03/30 18:27:06    103s] setOptMode -holdTargetSlack                                     0.05
[03/30 18:27:06    103s] setOptMode -maxLength                                           1000
[03/30 18:27:06    103s] setOptMode -optimizeFF                                          true
[03/30 18:27:06    103s] setOptMode -preserveAllSequential                               false
[03/30 18:27:06    103s] setOptMode -restruct                                            false
[03/30 18:27:06    103s] setOptMode -setupTargetSlack                                    0.05
[03/30 18:27:06    103s] setOptMode -usefulSkew                                          false
[03/30 18:27:06    103s] setOptMode -usefulSkewCTS                                       true
[03/30 18:27:06    103s] setSIMode -separate_delta_delay_on_data                         true
[03/30 18:27:06    103s] setPlaceMode -place_global_max_density                          0.8
[03/30 18:27:06    103s] setPlaceMode -place_global_uniform_density                      true
[03/30 18:27:06    103s] setPlaceMode -timingDriven                                      true
[03/30 18:27:06    103s] setAnalysisMode -analysisType                                   onChipVariation
[03/30 18:27:06    103s] setAnalysisMode -checkType                                      setup
[03/30 18:27:06    103s] setAnalysisMode -clkSrcPath                                     false
[03/30 18:27:06    103s] setAnalysisMode -clockPropagation                               forcedIdeal
[03/30 18:27:06    103s] setAnalysisMode -cppr                                           both
[03/30 18:27:06    103s] 
[03/30 18:27:06    103s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/30 18:27:06    104s] Need call spDPlaceInit before registerPrioInstLoc.
[03/30 18:27:06    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2677.7M, EPOCH TIME: 1680215226.844616
[03/30 18:27:06    104s] Processing tracks to init pin-track alignment.
[03/30 18:27:06    104s] z: 2, totalTracks: 1
[03/30 18:27:06    104s] z: 4, totalTracks: 1
[03/30 18:27:06    104s] z: 6, totalTracks: 1
[03/30 18:27:06    104s] z: 8, totalTracks: 1
[03/30 18:27:06    104s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:06    104s] All LLGs are deleted
[03/30 18:27:06    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:06    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:06    104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2677.7M, EPOCH TIME: 1680215226.851976
[03/30 18:27:06    104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2677.7M, EPOCH TIME: 1680215226.852357
[03/30 18:27:06    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2677.7M, EPOCH TIME: 1680215226.852501
[03/30 18:27:06    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:06    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:06    104s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2773.7M, EPOCH TIME: 1680215226.856598
[03/30 18:27:06    104s] Max number of tech site patterns supported in site array is 256.
[03/30 18:27:06    104s] Core basic site is IBM13SITE
[03/30 18:27:06    104s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2773.7M, EPOCH TIME: 1680215226.869540
[03/30 18:27:06    104s] After signature check, allow fast init is false, keep pre-filter is true.
[03/30 18:27:06    104s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/30 18:27:06    104s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.009, MEM:2773.7M, EPOCH TIME: 1680215226.878482
[03/30 18:27:06    104s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:27:06    104s] SiteArray: use 180,224 bytes
[03/30 18:27:06    104s] SiteArray: current memory after site array memory allocation 2773.7M
[03/30 18:27:06    104s] SiteArray: FP blocked sites are writable
[03/30 18:27:06    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:27:06    104s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2741.7M, EPOCH TIME: 1680215226.898221
[03/30 18:27:06    104s] Process 2198 wires and vias for routing blockage analysis
[03/30 18:27:06    104s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.010, MEM:2773.7M, EPOCH TIME: 1680215226.908115
[03/30 18:27:06    104s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:27:06    104s] Atter site array init, number of instance map data is 0.
[03/30 18:27:06    104s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.057, REAL:0.056, MEM:2773.7M, EPOCH TIME: 1680215226.912212
[03/30 18:27:06    104s] 
[03/30 18:27:06    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:06    104s] OPERPROF:     Starting CMU at level 3, MEM:2773.7M, EPOCH TIME: 1680215226.914107
[03/30 18:27:06    104s] OPERPROF:     Finished CMU at level 3, CPU:0.014, REAL:0.008, MEM:2773.7M, EPOCH TIME: 1680215226.922506
[03/30 18:27:06    104s] 
[03/30 18:27:06    104s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:27:06    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.071, MEM:2677.7M, EPOCH TIME: 1680215226.923613
[03/30 18:27:06    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2677.7M, EPOCH TIME: 1680215226.924192
[03/30 18:27:06    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.007, MEM:2677.7M, EPOCH TIME: 1680215226.931237
[03/30 18:27:06    104s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2677.7MB).
[03/30 18:27:06    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.090, MEM:2677.7M, EPOCH TIME: 1680215226.934398
[03/30 18:27:06    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2677.7M, EPOCH TIME: 1680215226.934560
[03/30 18:27:06    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:06    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:06    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:06    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:06    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2637.7M, EPOCH TIME: 1680215226.942074
[03/30 18:27:07    104s] Effort level <high> specified for reg2reg path_group
[03/30 18:27:07    104s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1881.3M, totSessionCpu=0:01:45 **
[03/30 18:27:07    104s] Existing Dirty Nets : 0
[03/30 18:27:07    104s] New Signature Flow (optDesignCheckOptions) ....
[03/30 18:27:07    104s] #Taking db snapshot
[03/30 18:27:07    104s] #Taking db snapshot ... done
[03/30 18:27:07    104s] OPERPROF: Starting checkPlace at level 1, MEM:2640.7M, EPOCH TIME: 1680215227.304977
[03/30 18:27:07    104s] Processing tracks to init pin-track alignment.
[03/30 18:27:07    104s] z: 2, totalTracks: 1
[03/30 18:27:07    104s] z: 4, totalTracks: 1
[03/30 18:27:07    104s] z: 6, totalTracks: 1
[03/30 18:27:07    104s] z: 8, totalTracks: 1
[03/30 18:27:07    104s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:07    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2640.7M, EPOCH TIME: 1680215227.312434
[03/30 18:27:07    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:07    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.026, MEM:2640.7M, EPOCH TIME: 1680215227.338649
[03/30 18:27:07    104s] Begin checking placement ... (start mem=2640.7M, init mem=2640.7M)
[03/30 18:27:07    104s] Begin checking exclusive groups violation ...
[03/30 18:27:07    104s] There are 0 groups to check, max #box is 0, total #box is 0
[03/30 18:27:07    104s] Finished checking exclusive groups violations. Found 0 Vio.
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] Running CheckPlace using 6 threads!...
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] ...checkPlace MT is done!
[03/30 18:27:07    104s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2640.7M, EPOCH TIME: 1680215227.388730
[03/30 18:27:07    104s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2640.7M, EPOCH TIME: 1680215227.388937
[03/30 18:27:07    104s] *info: Placed = 54            
[03/30 18:27:07    104s] *info: Unplaced = 0           
[03/30 18:27:07    104s] Placement Density:1.47%(711/48521)
[03/30 18:27:07    104s] Placement Density (including fixed std cells):1.47%(711/48521)
[03/30 18:27:07    104s] All LLGs are deleted
[03/30 18:27:07    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:27:07    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2640.7M, EPOCH TIME: 1680215227.392651
[03/30 18:27:07    104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2640.7M, EPOCH TIME: 1680215227.392997
[03/30 18:27:07    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2640.7M)
[03/30 18:27:07    104s] OPERPROF: Finished checkPlace at level 1, CPU:0.046, REAL:0.090, MEM:2640.7M, EPOCH TIME: 1680215227.394681
[03/30 18:27:07    104s]  Initial DC engine is -> aae
[03/30 18:27:07    104s]  
[03/30 18:27:07    104s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/30 18:27:07    104s]  
[03/30 18:27:07    104s]  
[03/30 18:27:07    104s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/30 18:27:07    104s]  
[03/30 18:27:07    104s] Reset EOS DB
[03/30 18:27:07    104s] Ignoring AAE DB Resetting ...
[03/30 18:27:07    104s]  Set Options for AAE Based Opt flow 
[03/30 18:27:07    104s] *** optDesign -postRoute ***
[03/30 18:27:07    104s] DRC Margin: user margin 0.1; extra margin 0
[03/30 18:27:07    104s] Setup Target Slack: user slack 0.05
[03/30 18:27:07    104s] Hold Target Slack: user slack 0.05
[03/30 18:27:07    104s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/30 18:27:07    104s] Type 'man IMPOPT-3195' for more detail.
[03/30 18:27:07    104s] All LLGs are deleted
[03/30 18:27:07    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2640.7M, EPOCH TIME: 1680215227.501438
[03/30 18:27:07    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2640.7M, EPOCH TIME: 1680215227.501759
[03/30 18:27:07    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2640.7M, EPOCH TIME: 1680215227.501866
[03/30 18:27:07    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2704.7M, EPOCH TIME: 1680215227.508298
[03/30 18:27:07    104s] Max number of tech site patterns supported in site array is 256.
[03/30 18:27:07    104s] Core basic site is IBM13SITE
[03/30 18:27:07    104s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2704.7M, EPOCH TIME: 1680215227.521850
[03/30 18:27:07    104s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:27:07    104s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:27:07    104s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.013, MEM:2736.7M, EPOCH TIME: 1680215227.534498
[03/30 18:27:07    104s] Fast DP-INIT is on for default
[03/30 18:27:07    104s] Atter site array init, number of instance map data is 0.
[03/30 18:27:07    104s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.032, MEM:2736.7M, EPOCH TIME: 1680215227.540536
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:07    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.040, MEM:2640.7M, EPOCH TIME: 1680215227.542277
[03/30 18:27:07    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:07    104s] Multi-VT timing optimization disabled based on library information.
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:27:07    104s] Deleting Lib Analyzer.
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] TimeStamp Deleting Cell Server End ...
[03/30 18:27:07    104s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:27:07    104s] Summary for sequential cells identification: 
[03/30 18:27:07    104s]   Identified SBFF number: 112
[03/30 18:27:07    104s]   Identified MBFF number: 0
[03/30 18:27:07    104s]   Identified SB Latch number: 0
[03/30 18:27:07    104s]   Identified MB Latch number: 0
[03/30 18:27:07    104s]   Not identified SBFF number: 8
[03/30 18:27:07    104s]   Not identified MBFF number: 0
[03/30 18:27:07    104s]   Not identified SB Latch number: 0
[03/30 18:27:07    104s]   Not identified MB Latch number: 0
[03/30 18:27:07    104s]   Number of sequential cells which are not FFs: 34
[03/30 18:27:07    104s]  Visiting view : setupAnalysis
[03/30 18:27:07    104s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:07    104s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:07    104s]  Visiting view : holdAnalysis
[03/30 18:27:07    104s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:07    104s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:07    104s] TLC MultiMap info (StdDelay):
[03/30 18:27:07    104s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:07    104s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:07    104s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:07    104s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:07    104s]  Setting StdDelay to: 22.7ps
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] TimeStamp Deleting Cell Server End ...
[03/30 18:27:07    104s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:01.3 (0.7), totSession cpu/real = 0:01:44.8/0:08:29.2 (0.2), mem = 2640.7M
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] =============================================================================================
[03/30 18:27:07    104s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.14-s109_1
[03/30 18:27:07    104s] =============================================================================================
[03/30 18:27:07    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:07    104s] ---------------------------------------------------------------------------------------------
[03/30 18:27:07    104s] [ CellServerInit         ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.0    0.3
[03/30 18:27:07    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:07    104s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:07    104s] [ CheckPlace             ]      1   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.0    0.4
[03/30 18:27:07    104s] [ MISC                   ]          0:00:01.2  (  87.5 % )     0:00:01.2 /  0:00:00.8    0.7
[03/30 18:27:07    104s] ---------------------------------------------------------------------------------------------
[03/30 18:27:07    104s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.9    0.7
[03/30 18:27:07    104s] ---------------------------------------------------------------------------------------------
[03/30 18:27:07    104s] 
[03/30 18:27:07    104s] ** INFO : this run is activating 'postRoute' automaton
[03/30 18:27:07    104s] **INFO: flowCheckPoint #1 InitialSummary
[03/30 18:27:07    104s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/30 18:27:07    104s] ### Net info: total nets: 141
[03/30 18:27:07    104s] ### Net info: dirty nets: 0
[03/30 18:27:07    104s] ### Net info: marked as disconnected nets: 0
[03/30 18:27:07    104s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/30 18:27:07    104s] #num needed restored net=0
[03/30 18:27:07    104s] #need_extraction net=0 (total=141)
[03/30 18:27:07    104s] ### Net info: fully routed nets: 86
[03/30 18:27:07    104s] ### Net info: trivial (< 2 pins) nets: 55
[03/30 18:27:07    104s] ### Net info: unrouted nets: 0
[03/30 18:27:07    104s] ### Net info: re-extraction nets: 0
[03/30 18:27:07    104s] ### Net info: ignored nets: 0
[03/30 18:27:07    104s] ### Net info: skip routing nets: 0
[03/30 18:27:07    104s] ### import design signature (46): route=472360147 fixed_route=472360147 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2068099823 dirty_area=0 del_dirty_area=0 cell=461157268 placement=619748132 pin_access=466863297 inst_pattern=1
[03/30 18:27:07    104s] #Extract in post route mode
[03/30 18:27:07    104s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/30 18:27:07    104s] #Fast data preparation for tQuantus.
[03/30 18:27:07    104s] #Start routing data preparation on Thu Mar 30 18:27:07 2023
[03/30 18:27:07    104s] #
[03/30 18:27:07    104s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/30 18:27:07    104s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:07    104s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:07    104s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:07    104s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:07    104s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:07    104s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:07    104s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:07    104s] #Regenerating Ggrids automatically.
[03/30 18:27:07    104s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:27:07    104s] #Using automatically generated G-grids.
[03/30 18:27:07    104s] #Done routing data preparation.
[03/30 18:27:07    104s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.60 (MB), peak = 2110.99 (MB)
[03/30 18:27:07    104s] #Start routing data preparation on Thu Mar 30 18:27:07 2023
[03/30 18:27:07    104s] #
[03/30 18:27:07    104s] #Minimum voltage of a net in the design = 0.000.
[03/30 18:27:07    104s] #Maximum voltage of a net in the design = 1.200.
[03/30 18:27:07    104s] #Voltage range [0.000 - 1.200] has 135 nets.
[03/30 18:27:07    104s] #Voltage range [1.200 - 1.200] has 1 net.
[03/30 18:27:07    104s] #Voltage range [0.000 - 0.000] has 5 nets.
[03/30 18:27:07    104s] #Build and mark too close pins for the same net.
[03/30 18:27:08    104s] #Regenerating Ggrids automatically.
[03/30 18:27:08    104s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:27:08    104s] #Using automatically generated G-grids.
[03/30 18:27:08    104s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/30 18:27:08    104s] #Done routing data preparation.
[03/30 18:27:08    104s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1823.11 (MB), peak = 2110.99 (MB)
[03/30 18:27:08    104s] #
[03/30 18:27:08    104s] #Start tQuantus RC extraction...
[03/30 18:27:08    104s] #Start building rc corner(s)...
[03/30 18:27:08    104s] #Number of RC Corner = 1
[03/30 18:27:08    104s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/30 18:27:08    104s] #M1 -> M1 (1)
[03/30 18:27:08    104s] #M2 -> M2 (2)
[03/30 18:27:08    104s] #M3 -> M3 (3)
[03/30 18:27:08    104s] #M4 -> M4 (4)
[03/30 18:27:08    104s] #M5 -> M5 (5)
[03/30 18:27:08    104s] #M6 -> M6 (6)
[03/30 18:27:08    104s] #MQ -> MQ (7)
[03/30 18:27:08    104s] #LM -> LM (8)
[03/30 18:27:08    104s] #SADV-On
[03/30 18:27:08    104s] # Corner(s) : 
[03/30 18:27:08    104s] #rc-typ [25.00]
[03/30 18:27:09    105s] # Corner id: 0
[03/30 18:27:09    105s] # Layout Scale: 1.000000
[03/30 18:27:09    105s] # Has Metal Fill model: yes
[03/30 18:27:09    105s] # Temperature was set
[03/30 18:27:09    105s] # Temperature : 25.000000
[03/30 18:27:09    105s] # Ref. Temp   : 25.000000
[03/30 18:27:09    105s] #SADV-Off
[03/30 18:27:09    105s] #total pattern=120 [8, 324]
[03/30 18:27:09    105s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/30 18:27:09    105s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:27:09    105s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/30 18:27:09    105s] #number model r/c [1,1] [8,324] read
[03/30 18:27:09    105s] #0 rcmodel(s) requires rebuild
[03/30 18:27:09    105s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1824.08 (MB), peak = 2110.99 (MB)
[03/30 18:27:09    105s] #Start building rc corner(s)...
[03/30 18:27:09    105s] #Number of RC Corner = 1
[03/30 18:27:09    105s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/30 18:27:09    105s] #M1 -> M1 (1)
[03/30 18:27:09    105s] #M2 -> M2 (2)
[03/30 18:27:09    105s] #M3 -> M3 (3)
[03/30 18:27:09    105s] #M4 -> M4 (4)
[03/30 18:27:09    105s] #M5 -> M5 (5)
[03/30 18:27:09    105s] #M6 -> M6 (6)
[03/30 18:27:09    105s] #MQ -> MQ (7)
[03/30 18:27:09    105s] #LM -> LM (8)
[03/30 18:27:09    105s] #SADV-On
[03/30 18:27:09    105s] # Corner(s) : 
[03/30 18:27:09    105s] #rc-typ [25.00]
[03/30 18:27:10    106s] # Corner id: 0
[03/30 18:27:10    106s] # Layout Scale: 1.000000
[03/30 18:27:10    106s] # Has Metal Fill model: yes
[03/30 18:27:10    106s] # Temperature was set
[03/30 18:27:10    106s] # Temperature : 25.000000
[03/30 18:27:10    106s] # Ref. Temp   : 25.000000
[03/30 18:27:10    106s] #SADV-Off
[03/30 18:27:10    106s] #total pattern=120 [8, 324]
[03/30 18:27:10    106s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/30 18:27:10    106s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:27:10    106s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/30 18:27:10    106s] #number model r/c [1,1] [8,324] read
[03/30 18:27:10    106s] #0 rcmodel(s) requires rebuild
[03/30 18:27:10    106s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1822.89 (MB), peak = 2110.99 (MB)
[03/30 18:27:10    106s] #Finish check_net_pin_list step Enter extract
[03/30 18:27:10    106s] #Start init net ripin tree building
[03/30 18:27:10    106s] #Finish init net ripin tree building
[03/30 18:27:10    106s] #Cpu time = 00:00:00
[03/30 18:27:10    106s] #Elapsed time = 00:00:00
[03/30 18:27:10    106s] #Increased memory = 0.00 (MB)
[03/30 18:27:10    106s] #Total memory = 1822.89 (MB)
[03/30 18:27:10    106s] #Peak memory = 2110.99 (MB)
[03/30 18:27:10    106s] #Using multithreading with 6 threads.
[03/30 18:27:10    106s] #begin processing metal fill model file
[03/30 18:27:10    106s] #end processing metal fill model file
[03/30 18:27:10    106s] #Length limit = 200 pitches
[03/30 18:27:10    106s] #opt mode = 2
[03/30 18:27:10    106s] #Finish check_net_pin_list step Fix net pin list
[03/30 18:27:10    106s] #Start generate extraction boxes.
[03/30 18:27:10    106s] #
[03/30 18:27:10    106s] #Extract using 30 x 30 Hboxes
[03/30 18:27:10    106s] #5x2 initial hboxes
[03/30 18:27:10    106s] #Use area based hbox pruning.
[03/30 18:27:10    106s] #0/0 hboxes pruned.
[03/30 18:27:10    106s] #Complete generating extraction boxes.
[03/30 18:27:10    106s] #Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[03/30 18:27:10    106s] #Process 0 special clock nets for rc extraction
[03/30 18:27:10    106s] #Total 86 nets were built. 12 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/30 18:27:10    106s] #Run Statistics for Extraction:
[03/30 18:27:10    106s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:10    106s] #   Increased memory =    14.84 (MB), total memory =  1840.29 (MB), peak memory =  2110.99 (MB)
[03/30 18:27:10    106s] #Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d
[03/30 18:27:11    106s] #Finish registering nets and terms for rcdb.
[03/30 18:27:11    106s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.32 (MB), peak = 2110.99 (MB)
[03/30 18:27:11    106s] #RC Statistics: 443 Res, 298 Ground Cap, 96 XCap (Edge to Edge)
[03/30 18:27:11    106s] #RC V/H edge ratio: 0.84, Avg V/H Edge Length: 9808.38 (334), Avg L-Edge Length: 10774.14 (58)
[03/30 18:27:11    106s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d.
[03/30 18:27:11    106s] #Start writing RC data.
[03/30 18:27:11    106s] #Finish writing RC data
[03/30 18:27:11    106s] #Finish writing rcdb with 529 nodes, 443 edges, and 210 xcaps
[03/30 18:27:11    106s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1826.63 (MB), peak = 2110.99 (MB)
[03/30 18:27:11    106s] Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d' ...
[03/30 18:27:11    106s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d' for reading (mem: 2660.512M)
[03/30 18:27:11    106s] Reading RCDB with compressed RC data.
[03/30 18:27:11    106s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d' for content verification (mem: 2660.512M)
[03/30 18:27:11    106s] Reading RCDB with compressed RC data.
[03/30 18:27:11    106s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d': 0 access done (mem: 2660.512M)
[03/30 18:27:11    106s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d': 0 access done (mem: 2660.512M)
[03/30 18:27:11    106s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2660.512M)
[03/30 18:27:11    106s] Following multi-corner parasitics specified:
[03/30 18:27:11    106s] 	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d (rcdb)
[03/30 18:27:11    106s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d' for reading (mem: 2660.512M)
[03/30 18:27:11    106s] Reading RCDB with compressed RC data.
[03/30 18:27:11    106s] 		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d specified
[03/30 18:27:11    106s] Cell writeback_controller, hinst 
[03/30 18:27:11    106s] processing rcdb (/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d) for hinst (top) of cell (writeback_controller);
[03/30 18:27:11    106s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d': 0 access done (mem: 2676.512M)
[03/30 18:27:11    106s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2660.512M)
[03/30 18:27:11    106s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_EVsm5Z.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 2660.512M)
[03/30 18:27:11    106s] Reading RCDB with compressed RC data.
[03/30 18:27:13    107s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_EVsm5Z.rcdb.d/writeback_controller.rcdb.d': 0 access done (mem: 2660.512M)
[03/30 18:27:13    107s] Lumped Parasitic Loading Completed (total cpu=0:00:01.1, real=0:00:02.0, current mem=2660.512M)
[03/30 18:27:13    107s] Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:02.0 mem: 2660.512M)
[03/30 18:27:13    107s] #
[03/30 18:27:13    107s] #Restore RCDB.
[03/30 18:27:13    107s] #
[03/30 18:27:13    107s] #Complete tQuantus RC extraction.
[03/30 18:27:13    107s] #Cpu time = 00:00:03
[03/30 18:27:13    107s] #Elapsed time = 00:00:05
[03/30 18:27:13    107s] #Increased memory = 3.58 (MB)
[03/30 18:27:13    107s] #Total memory = 1826.69 (MB)
[03/30 18:27:13    107s] #Peak memory = 2110.99 (MB)
[03/30 18:27:13    107s] #
[03/30 18:27:13    107s] #12 inserted nodes are removed
[03/30 18:27:13    107s] ### export design design signature (48): route=822384906 fixed_route=822384906 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1815927710 dirty_area=0 del_dirty_area=0 cell=461157268 placement=619748132 pin_access=466863297 inst_pattern=1
[03/30 18:27:13    107s] #	no debugging net set
[03/30 18:27:13    107s] ### import design signature (49): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=466863297 inst_pattern=1
[03/30 18:27:13    107s] #Start Inst Signature in MT(0)
[03/30 18:27:13    107s] #Start Net Signature in MT(23227445)
[03/30 18:27:13    107s] #Calculate SNet Signature in MT (71448353)
[03/30 18:27:13    107s] #Run time and memory report for RC extraction:
[03/30 18:27:13    107s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[03/30 18:27:13    107s] #Run Statistics for snet signature:
[03/30 18:27:13    107s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.74/6, scale score = 0.29.
[03/30 18:27:13    107s] #    Increased memory =     0.00 (MB), total memory =  1819.57 (MB), peak memory =  2110.99 (MB)
[03/30 18:27:13    107s] #Run Statistics for Net Final Signature:
[03/30 18:27:13    107s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:13    107s] #   Increased memory =     0.00 (MB), total memory =  1819.57 (MB), peak memory =  2110.99 (MB)
[03/30 18:27:13    107s] #Run Statistics for Net launch:
[03/30 18:27:13    107s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.20/6, scale score = 0.03.
[03/30 18:27:13    107s] #    Increased memory =     0.63 (MB), total memory =  1819.57 (MB), peak memory =  2110.99 (MB)
[03/30 18:27:13    107s] #Run Statistics for Net init_dbsNet_slist:
[03/30 18:27:13    107s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:13    107s] #   Increased memory =     0.00 (MB), total memory =  1818.94 (MB), peak memory =  2110.99 (MB)
[03/30 18:27:13    107s] #Run Statistics for net signature:
[03/30 18:27:13    107s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.25/6, scale score = 0.04.
[03/30 18:27:13    107s] #    Increased memory =     0.63 (MB), total memory =  1819.57 (MB), peak memory =  2110.99 (MB)
[03/30 18:27:13    107s] #Run Statistics for inst signature:
[03/30 18:27:13    107s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.06/6, scale score = 0.18.
[03/30 18:27:13    107s] #    Increased memory =    -0.12 (MB), total memory =  1818.94 (MB), peak memory =  2110.99 (MB)
[03/30 18:27:13    107s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_EVsm5Z.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 2596.512M)
[03/30 18:27:13    107s] Reading RCDB with compressed RC data.
[03/30 18:27:13    107s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2598.5M)
[03/30 18:27:13    108s] Starting delay calculation for Setup views
[03/30 18:27:13    108s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:27:13    108s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/30 18:27:13    108s] AAE DB initialization (MEM=2627.13 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/30 18:27:13    108s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:27:13    108s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:27:13    108s] #################################################################################
[03/30 18:27:13    108s] # Design Stage: PostRoute
[03/30 18:27:13    108s] # Design Name: writeback_controller
[03/30 18:27:13    108s] # Design Mode: 130nm
[03/30 18:27:13    108s] # Analysis Mode: MMMC OCV 
[03/30 18:27:13    108s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:27:13    108s] # Signoff Settings: SI On 
[03/30 18:27:13    108s] #################################################################################
[03/30 18:27:13    108s] Topological Sorting (REAL = 0:00:00.0, MEM = 2662.8M, InitMEM = 2662.8M)
[03/30 18:27:13    108s] Setting infinite Tws ...
[03/30 18:27:13    108s] First Iteration Infinite Tw... 
[03/30 18:27:13    108s] Calculate early delays in OCV mode...
[03/30 18:27:13    108s] Calculate late delays in OCV mode...
[03/30 18:27:13    108s] Start delay calculation (fullDC) (6 T). (MEM=2663.81)
[03/30 18:27:13    108s] Start AAE Lib Loading. (MEM=2675.42)
[03/30 18:27:13    108s] End AAE Lib Loading. (MEM=2694.5 CPU=0:00:00.0 Real=0:00:00.0)
[03/30 18:27:13    108s] End AAE Lib Interpolated Model. (MEM=2694.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:13    108s] **WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./writeback_controller.dc.outbound.slew.{early|late}.<view-name>.txt.
[03/30 18:27:13    108s] Total number of fetched objects 98
[03/30 18:27:13    108s] AAE_INFO-618: Total number of nets in the design is 141,  97.2 percent of the nets selected for SI analysis
[03/30 18:27:13    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:14    108s] End delay calculation. (MEM=3052.36 CPU=0:00:00.1 REAL=0:00:01.0)
[03/30 18:27:14    108s] End delay calculation (fullDC). (MEM=3052.36 CPU=0:00:00.4 REAL=0:00:01.0)
[03/30 18:27:14    108s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3052.4M) ***
[03/30 18:27:14    108s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3004.4M)
[03/30 18:27:14    108s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:27:14    109s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3004.4M)
[03/30 18:27:14    109s] 
[03/30 18:27:14    109s] Executing IPO callback for view pruning ..
[03/30 18:27:14    109s] Starting SI iteration 2
[03/30 18:27:14    109s] Calculate early delays in OCV mode...
[03/30 18:27:14    109s] Calculate late delays in OCV mode...
[03/30 18:27:14    109s] Start delay calculation (fullDC) (6 T). (MEM=2921.52)
[03/30 18:27:14    109s] End AAE Lib Interpolated Model. (MEM=2921.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:14    109s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:27:14    109s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 98. 
[03/30 18:27:14    109s] Total number of fetched objects 98
[03/30 18:27:14    109s] AAE_INFO-618: Total number of nets in the design is 141,  12.8 percent of the nets selected for SI analysis
[03/30 18:27:14    109s] End delay calculation. (MEM=3189.64 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:27:14    109s] End delay calculation (fullDC). (MEM=3189.64 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:27:14    109s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3189.6M) ***
[03/30 18:27:14    109s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:01:49 mem=3195.6M)
[03/30 18:27:15    109s] End AAE Lib Interpolated Model. (MEM=3195.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:15    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3195.6M, EPOCH TIME: 1680215235.018768
[03/30 18:27:15    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] 
[03/30 18:27:15    109s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:15    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3227.6M, EPOCH TIME: 1680215235.040600
[03/30 18:27:15    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.940  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3224.2M, EPOCH TIME: 1680215235.117559
[03/30 18:27:15    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] 
[03/30 18:27:15    109s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:15    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3225.6M, EPOCH TIME: 1680215235.141811
[03/30 18:27:15    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] Density: 1.466%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:09, mem = 2070.2M, totSessionCpu=0:01:50 **
[03/30 18:27:15    109s] OPTC: m1 20.0 20.0
[03/30 18:27:15    109s] Setting latch borrow mode to budget during optimization.
[03/30 18:27:15    109s] Info: Done creating the CCOpt slew target map.
[03/30 18:27:15    109s] **INFO: flowCheckPoint #2 OptimizationPass1
[03/30 18:27:15    109s] Glitch fixing enabled
[03/30 18:27:15    109s] *** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:49.7/0:08:36.8 (0.2), mem = 2940.7M
[03/30 18:27:15    109s] Running CCOpt-PRO on entire clock network
[03/30 18:27:15    109s] Net route status summary:
[03/30 18:27:15    109s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/30 18:27:15    109s]   Non-clock:   140 (unrouted=55, trialRouted=0, noStatus=0, routed=85, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
[03/30 18:27:15    109s] Clock tree cells fixed by user: 0 out of 0
[03/30 18:27:15    109s] PRO...
[03/30 18:27:15    109s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/30 18:27:15    109s] Initializing clock structures...
[03/30 18:27:15    109s]   Creating own balancer
[03/30 18:27:15    109s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/30 18:27:15    109s]   Removing CTS place status from clock tree and sinks.
[03/30 18:27:15    109s]   Removed CTS place status from 0 clock cells (out of 4 ) and 0 clock sinks (out of 0 ).
[03/30 18:27:15    109s]   Initializing legalizer
[03/30 18:27:15    109s]   Using cell based legalization.
[03/30 18:27:15    109s]   Leaving CCOpt scope - Initializing placement interface...
[03/30 18:27:15    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2940.7M, EPOCH TIME: 1680215235.398075
[03/30 18:27:15    109s] Processing tracks to init pin-track alignment.
[03/30 18:27:15    109s] z: 2, totalTracks: 1
[03/30 18:27:15    109s] z: 4, totalTracks: 1
[03/30 18:27:15    109s] z: 6, totalTracks: 1
[03/30 18:27:15    109s] z: 8, totalTracks: 1
[03/30 18:27:15    109s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:15    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2940.7M, EPOCH TIME: 1680215235.402374
[03/30 18:27:15    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:15    109s] 
[03/30 18:27:15    109s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:15    109s] 
[03/30 18:27:15    109s]  Skipping Bad Lib Cell Checking (CMU) !
[03/30 18:27:15    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.039, MEM:2972.7M, EPOCH TIME: 1680215235.441452
[03/30 18:27:15    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2972.7M, EPOCH TIME: 1680215235.441612
[03/30 18:27:15    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.005, MEM:2972.7M, EPOCH TIME: 1680215235.446578
[03/30 18:27:15    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2972.7MB).
[03/30 18:27:15    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.049, MEM:2972.7M, EPOCH TIME: 1680215235.446995
[03/30 18:27:15    109s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:27:15    109s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:27:15    109s] (I)      Load db... (mem=2972.7M)
[03/30 18:27:15    109s] (I)      Read data from FE... (mem=2972.7M)
[03/30 18:27:15    109s] (I)      Number of ignored instance 0
[03/30 18:27:15    109s] (I)      Number of inbound cells 0
[03/30 18:27:15    109s] (I)      Number of opened ILM blockages 0
[03/30 18:27:15    109s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/30 18:27:15    109s] (I)      numMoveCells=54, numMacros=0  numPads=55  numMultiRowHeightInsts=0
[03/30 18:27:15    109s] (I)      cell height: 3600, count: 54
[03/30 18:27:15    109s] (I)      Read rows... (mem=2972.7M)
[03/30 18:27:15    109s] (I)      rowRegion is not equal to core box, resetting core box
[03/30 18:27:15    109s] (I)      rowRegion : (7000, 7000) - (593000, 89800)
[03/30 18:27:15    109s] (I)      coreBox   : (7000, 7000) - (593000, 93000)
[03/30 18:27:15    109s] (I)      Done Read rows (cpu=0.000s, mem=2972.7M)
[03/30 18:27:15    109s] (I)      Done Read data from FE (cpu=0.002s, mem=2972.7M)
[03/30 18:27:15    109s] (I)      Done Load db (cpu=0.002s, mem=2972.7M)
[03/30 18:27:15    109s] (I)      Constructing placeable region... (mem=2972.7M)
[03/30 18:27:15    109s] (I)      Constructing bin map
[03/30 18:27:15    109s] (I)      Initialize bin information with width=36000 height=36000
[03/30 18:27:15    109s] (I)      Done constructing bin map
[03/30 18:27:15    109s] (I)      Compute region effective width... (mem=2972.7M)
[03/30 18:27:15    109s] (I)      Done Compute region effective width (cpu=0.000s, mem=2972.7M)
[03/30 18:27:15    109s] (I)      Done Constructing placeable region (cpu=0.001s, mem=2972.7M)
[03/30 18:27:15    109s]   Legalizer reserving space for clock trees
[03/30 18:27:15    109s]   Reconstructing clock tree datastructures, skew aware...
[03/30 18:27:15    109s]     Validating CTS configuration...
[03/30 18:27:15    109s]     Checking module port directions...
[03/30 18:27:15    109s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:27:15    109s]     Non-default CCOpt properties:
[03/30 18:27:15    109s]       Public non-default CCOpt properties:
[03/30 18:27:15    109s]         adjacent_rows_legal: true (default: false)
[03/30 18:27:15    109s]         cell_density is set for at least one object
[03/30 18:27:15    109s]         cell_halo_rows: 0 (default: 1)
[03/30 18:27:15    109s]         cell_halo_sites: 0 (default: 4)
[03/30 18:27:15    109s]         primary_delay_corner: worstDelay (default: )
[03/30 18:27:15    109s]         route_type is set for at least one object
[03/30 18:27:15    109s]         source_driver is set for at least one object
[03/30 18:27:15    109s]         target_insertion_delay is set for at least one object
[03/30 18:27:15    109s]         target_max_trans is set for at least one object
[03/30 18:27:15    109s]         target_max_trans_sdc is set for at least one object
[03/30 18:27:15    109s]         target_skew is set for at least one object
[03/30 18:27:15    109s]         use_inverters is set for at least one object
[03/30 18:27:15    109s]       Private non-default CCOpt properties:
[03/30 18:27:15    109s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/30 18:27:15    109s]         cluster_when_starting_skewing: 1 (default: false)
[03/30 18:27:15    109s]         force_design_routing_status: 1 (default: auto)
[03/30 18:27:15    109s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/30 18:27:15    109s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/30 18:27:15    109s]         r2r_iterations: 5 (default: 1)
[03/30 18:27:15    109s]     Route type trimming info:
[03/30 18:27:15    109s]       No route type modifications were made.
[03/30 18:27:15    109s] **ERROR: (IMPCCOPT-1349):	Clock tree clk connects to 2 module(s) without definitions in the netlist.
Type 'man IMPCCOPT-1349' for more detail.
[03/30 18:27:15    109s] End AAE Lib Interpolated Model. (MEM=2972.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00844
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00863
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00865
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00866
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00866
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00868
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.0087
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00872
[03/30 18:27:15    109s] (I)      Initializing Steiner engine. 
[03/30 18:27:15    109s] (I)      ================== Layers ==================
[03/30 18:27:15    109s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:27:15    109s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/30 18:27:15    109s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:27:15    109s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/30 18:27:15    109s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/30 18:27:15    109s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/30 18:27:15    109s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/30 18:27:15    109s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/30 18:27:15    109s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/30 18:27:15    109s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/30 18:27:15    109s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/30 18:27:15    109s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/30 18:27:15    109s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/30 18:27:15    109s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/30 18:27:15    109s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/30 18:27:15    109s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/30 18:27:15    109s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/30 18:27:15    109s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/30 18:27:15    109s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/30 18:27:15    109s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:27:15    109s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/30 18:27:15    109s] (I)      +-----+----+------+-------+--------+-------+
[03/30 18:27:15    109s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/30 18:27:15    109s]     Original list had 8 cells:
[03/30 18:27:15    109s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/30 18:27:15    109s]     Library trimming was not able to trim any cells:
[03/30 18:27:15    109s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00884
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00891
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00894
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00897
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.009
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00902
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00906
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.00933
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.0095
[03/30 18:27:15    109s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/30 18:27:15    109s]     Original list had 9 cells:
[03/30 18:27:15    109s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/30 18:27:15    109s]     New trimmed list has 8 cells:
[03/30 18:27:15    109s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.00994
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.011
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.0111
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.0121
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.0121
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.011
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.013
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.0133
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.0135
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.015
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.0147
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.0147
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.015
[03/30 18:27:15    109s]     Accumulated time to calculate placeable region: 0.015
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.0137
[03/30 18:27:15    109s] Accumulated time to calculate placeable region: 0.0153
[03/30 18:27:16    110s]     Clock tree balancer configuration for clock_tree clk:
[03/30 18:27:16    110s]     Non-default CCOpt properties:
[03/30 18:27:16    110s]       Public non-default CCOpt properties:
[03/30 18:27:16    110s]         cell_density: 1 (default: 0.75)
[03/30 18:27:16    110s]         route_type (leaf): default_route_type_leaf (default: default)
[03/30 18:27:16    110s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/30 18:27:16    110s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/30 18:27:16    110s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/30 18:27:16    110s]         use_inverters: true (default: auto)
[03/30 18:27:16    110s]       No private non-default CCOpt properties
[03/30 18:27:16    110s]     Found 1 module instances of undefined cell delay_FIFO
[03/30 18:27:16    110s]     Found 1 module instances of undefined cell delay_FIFO
[03/30 18:27:16    110s]     CTS will not run on this clock tree.
[03/30 18:27:16    110s]     For power domain auto-default:
[03/30 18:27:16    110s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/30 18:27:16    110s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/30 18:27:16    110s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/30 18:27:16    110s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/30 18:27:16    110s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 48520.800um^2
[03/30 18:27:16    110s]     Top Routing info:
[03/30 18:27:16    110s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/30 18:27:16    110s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/30 18:27:16    110s]     Trunk Routing info:
[03/30 18:27:16    110s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/30 18:27:16    110s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/30 18:27:16    110s]     Leaf Routing info:
[03/30 18:27:16    110s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/30 18:27:16    110s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/30 18:27:16    110s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/30 18:27:16    110s]       Slew time target (leaf):    0.100ns
[03/30 18:27:16    110s]       Slew time target (trunk):   0.100ns
[03/30 18:27:16    110s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/30 18:27:16    110s]       Buffer unit delay: 0.084ns
[03/30 18:27:16    110s]       Buffer max distance: 540.378um
[03/30 18:27:16    110s]     Fastest wire driving cells and distances:
[03/30 18:27:16    110s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/30 18:27:16    110s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/30 18:27:16    110s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/30 18:27:16    110s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Logic Sizing Table:
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     ----------------------------------------------------------
[03/30 18:27:16    110s]     Cell    Instance count    Source    Eligible library cells
[03/30 18:27:16    110s]     ----------------------------------------------------------
[03/30 18:27:16    110s]       (empty table)
[03/30 18:27:16    110s]     ----------------------------------------------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/30 18:27:16    110s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:27:16    110s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/30 18:27:16    110s]       Sources:                     pin clk
[03/30 18:27:16    110s]       Total number of sinks:       14
[03/30 18:27:16    110s]       Delay constrained sinks:     14
[03/30 18:27:16    110s]       Constrains:                  default
[03/30 18:27:16    110s]       Non-leaf sinks:              0
[03/30 18:27:16    110s]       Ignore pins:                 0
[03/30 18:27:16    110s]      Timing corner worstDelay:setup.late:
[03/30 18:27:16    110s]       Skew target:                 0.100ns
[03/30 18:27:16    110s]       Insertion delay target:      0.100ns
[03/30 18:27:16    110s]     Primary reporting skew groups are:
[03/30 18:27:16    110s]     skew_group clk/typConstraintMode with 14 clock sinks
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Clock DAG stats initial state:
[03/30 18:27:16    110s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/30 18:27:16    110s]       sink counts      : regular=14, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=14
[03/30 18:27:16    110s]       misc counts      : r=1, pp=2
[03/30 18:27:16    110s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/30 18:27:16    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/30 18:27:16    110s]     Clock DAG hash initial state: 13519218123100659080 6443016001290909470
[03/30 18:27:16    110s]     CTS services accumulated run-time stats initial state:
[03/30 18:27:16    110s]       delay calculator: calls=9299, total_wall_time=0.267s, mean_wall_time=0.029ms
[03/30 18:27:16    110s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/30 18:27:16    110s]       steiner router: calls=9299, total_wall_time=0.087s, mean_wall_time=0.009ms
[03/30 18:27:16    110s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/30 18:27:16    110s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     --------------------------------------------------------------------
[03/30 18:27:16    110s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/30 18:27:16    110s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/30 18:27:16    110s]     --------------------------------------------------------------------
[03/30 18:27:16    110s]     M1       N            H          0.317         0.288         0.091
[03/30 18:27:16    110s]     M2       Y            V          0.186         0.327         0.061
[03/30 18:27:16    110s]     M3       Y            H          0.186         0.328         0.061
[03/30 18:27:16    110s]     M4       Y            V          0.186         0.327         0.061
[03/30 18:27:16    110s]     M5       N            H          0.186         0.328         0.061
[03/30 18:27:16    110s]     M6       N            V          0.181         0.323         0.058
[03/30 18:27:16    110s]     MQ       N            H          0.075         0.283         0.021
[03/30 18:27:16    110s]     LM       N            V          0.068         0.289         0.020
[03/30 18:27:16    110s]     --------------------------------------------------------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/30 18:27:16    110s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Layer information for route type default_route_type_leaf:
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     --------------------------------------------------------------------
[03/30 18:27:16    110s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/30 18:27:16    110s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/30 18:27:16    110s]     --------------------------------------------------------------------
[03/30 18:27:16    110s]     M1       N            H          0.317         0.213         0.068
[03/30 18:27:16    110s]     M2       N            V          0.186         0.267         0.050
[03/30 18:27:16    110s]     M3       Y            H          0.186         0.265         0.049
[03/30 18:27:16    110s]     M4       Y            V          0.186         0.265         0.049
[03/30 18:27:16    110s]     M5       N            H          0.186         0.263         0.049
[03/30 18:27:16    110s]     M6       N            V          0.181         0.254         0.046
[03/30 18:27:16    110s]     MQ       N            H          0.075         0.240         0.018
[03/30 18:27:16    110s]     LM       N            V          0.068         0.231         0.016
[03/30 18:27:16    110s]     --------------------------------------------------------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/30 18:27:16    110s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Layer information for route type default_route_type_nonleaf:
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     --------------------------------------------------------------------
[03/30 18:27:16    110s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/30 18:27:16    110s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/30 18:27:16    110s]     --------------------------------------------------------------------
[03/30 18:27:16    110s]     M1       N            H          0.317         0.213         0.068
[03/30 18:27:16    110s]     M2       N            V          0.186         0.267         0.050
[03/30 18:27:16    110s]     M3       Y            H          0.186         0.265         0.049
[03/30 18:27:16    110s]     M4       Y            V          0.186         0.265         0.049
[03/30 18:27:16    110s]     M5       N            H          0.186         0.263         0.049
[03/30 18:27:16    110s]     M6       N            V          0.181         0.254         0.046
[03/30 18:27:16    110s]     MQ       N            H          0.075         0.240         0.018
[03/30 18:27:16    110s]     LM       N            V          0.068         0.231         0.016
[03/30 18:27:16    110s]     --------------------------------------------------------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Via selection for estimated routes (rule default):
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     ------------------------------------------------------------
[03/30 18:27:16    110s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/30 18:27:16    110s]     Range                (Ohm)    (fF)     (fs)     Only
[03/30 18:27:16    110s]     ------------------------------------------------------------
[03/30 18:27:16    110s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/30 18:27:16    110s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/30 18:27:16    110s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/30 18:27:16    110s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/30 18:27:16    110s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/30 18:27:16    110s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/30 18:27:16    110s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/30 18:27:16    110s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/30 18:27:16    110s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/30 18:27:16    110s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/30 18:27:16    110s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/30 18:27:16    110s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/30 18:27:16    110s]     ------------------------------------------------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/30 18:27:16    110s]     No ideal or dont_touch nets found in the clock tree
[03/30 18:27:16    110s]     No dont_touch hnets found in the clock tree
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Total number of dont_touch hpins in the clock network: 2
[03/30 18:27:16    110s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[03/30 18:27:16    110s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Summary of reasons for dont_touch hpins in the clock network:
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     ----------------------
[03/30 18:27:16    110s]     Reason           Count
[03/30 18:27:16    110s]     ----------------------
[03/30 18:27:16    110s]     missing_hinst      2
[03/30 18:27:16    110s]     ----------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     ---------------------
[03/30 18:27:16    110s]     Type            Count
[03/30 18:27:16    110s]     ---------------------
[03/30 18:27:16    110s]     ilm               0
[03/30 18:27:16    110s]     partition         0
[03/30 18:27:16    110s]     power_domain      0
[03/30 18:27:16    110s]     fence             0
[03/30 18:27:16    110s]     none              2
[03/30 18:27:16    110s]     ---------------------
[03/30 18:27:16    110s]     Total             2
[03/30 18:27:16    110s]     ---------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Checking for illegal sizes of clock logic instances...
[03/30 18:27:16    110s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Filtering reasons for cell type: buffer
[03/30 18:27:16    110s]     =======================================
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:27:16    110s]     Clock trees    Power domain    Reason                         Library cells
[03/30 18:27:16    110s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:27:16    110s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/30 18:27:16    110s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Filtering reasons for cell type: inverter
[03/30 18:27:16    110s]     =========================================
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:27:16    110s]     Clock trees    Power domain    Reason                         Library cells
[03/30 18:27:16    110s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:27:16    110s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/30 18:27:16    110s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/30 18:27:16    110s]                                                                     INVXLTR }
[03/30 18:27:16    110s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.1)
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     CCOpt configuration status: cannot run ccopt_design.
[03/30 18:27:16    110s]     Check the log for details of problem(s) found:
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     ---------------------------------------------------
[03/30 18:27:16    110s]     Design configuration problems
[03/30 18:27:16    110s]     ---------------------------------------------------
[03/30 18:27:16    110s]     One or more clock trees have configuration problems
[03/30 18:27:16    110s]     ---------------------------------------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Clock tree configuration problems:
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     ------------------------------------------------------------------------
[03/30 18:27:16    110s]     Clock tree    Problem
[03/30 18:27:16    110s]     ------------------------------------------------------------------------
[03/30 18:27:16    110s]     clk           Contains instances which have no definition in the netlist
[03/30 18:27:16    110s]     ------------------------------------------------------------------------
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     
[03/30 18:27:16    110s]     Failed to PreBalance
[03/30 18:27:16    110s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
  Reconstructing clock tree datastructures, skew aware done.
[03/30 18:27:16    110s] Initializing clock structures done.
[03/30 18:27:16    110s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
Restoring CTS place status for unmodified clock tree cells and sinks.
[03/30 18:27:16    110s] numClockCells = 4, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/30 18:27:16    110s] DoPostRouteOptimization failed
[03/30 18:27:16    110s] PRO done. (took cpu=0:00:01.1 real=0:00:01.2)
[03/30 18:27:16    110s] Leaving CCOpt scope - Cleaning up placement interface...
[03/30 18:27:16    110s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3225.8M, EPOCH TIME: 1680215236.530430
[03/30 18:27:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:16    110s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.005, MEM:3187.8M, EPOCH TIME: 1680215236.535753
[03/30 18:27:16    110s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:27:16    110s] **ERROR: ccopt_pro failed, refer to earlier error messages.
[03/30 18:27:16    110s] ERROR: '' while running ccopt_pro
[03/30 18:27:16    110s] *** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:01:50.9/0:08:38.0 (0.2), mem = 3069.8M
[03/30 18:27:16    110s] 
[03/30 18:27:16    110s] =============================================================================================
[03/30 18:27:16    110s]  Step TAT Report : ClockDrv #1 / optDesign #1                                   21.14-s109_1
[03/30 18:27:16    110s] =============================================================================================
[03/30 18:27:16    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:16    110s] ---------------------------------------------------------------------------------------------
[03/30 18:27:16    110s] [ OptimizationStep       ]      1   0:00:01.2  (  96.6 % )     0:00:01.2 /  0:00:01.1    0.9
[03/30 18:27:16    110s] [ MISC                   ]          0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    1.2
[03/30 18:27:16    110s] ---------------------------------------------------------------------------------------------
[03/30 18:27:16    110s]  ClockDrv #1 TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    0.9
[03/30 18:27:16    110s] ---------------------------------------------------------------------------------------------
[03/30 18:27:16    110s] 
[03/30 18:27:16    110s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/30 18:27:16    110s] **INFO: Start fixing DRV (Mem = 2983.81M) ...
[03/30 18:27:16    110s] Begin: GigaOpt DRV Optimization
[03/30 18:27:16    110s] Glitch fixing enabled
[03/30 18:27:16    110s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/30 18:27:16    110s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:50.9/0:08:38.0 (0.2), mem = 2983.8M
[03/30 18:27:16    110s] Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
[03/30 18:27:16    110s] Info: 1 clock net  excluded from IPO operation.
[03/30 18:27:16    110s] End AAE Lib Interpolated Model. (MEM=2983.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:16    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2029537.7
[03/30 18:27:16    110s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:27:16    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:51 mem=2983.8M
[03/30 18:27:16    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:2983.8M, EPOCH TIME: 1680215236.597761
[03/30 18:27:16    110s] Processing tracks to init pin-track alignment.
[03/30 18:27:16    110s] z: 2, totalTracks: 1
[03/30 18:27:16    110s] z: 4, totalTracks: 1
[03/30 18:27:16    110s] z: 6, totalTracks: 1
[03/30 18:27:16    110s] z: 8, totalTracks: 1
[03/30 18:27:16    110s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:16    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2983.8M, EPOCH TIME: 1680215236.601639
[03/30 18:27:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:16    110s] 
[03/30 18:27:16    110s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:16    110s] 
[03/30 18:27:16    110s]  Skipping Bad Lib Cell Checking (CMU) !
[03/30 18:27:16    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.028, MEM:2972.8M, EPOCH TIME: 1680215236.629747
[03/30 18:27:16    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2972.8M, EPOCH TIME: 1680215236.629921
[03/30 18:27:16    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.007, MEM:2972.8M, EPOCH TIME: 1680215236.636504
[03/30 18:27:16    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2972.8MB).
[03/30 18:27:16    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.042, MEM:2972.8M, EPOCH TIME: 1680215236.639341
[03/30 18:27:16    110s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:27:16    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:51 mem=2972.8M
[03/30 18:27:16    110s] #optDebug: Start CG creation (mem=2972.8M)
[03/30 18:27:16    110s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/30 18:27:16    111s] (cpu=0:00:00.1, mem=3049.4M)
[03/30 18:27:16    111s]  ...processing cgPrt (cpu=0:00:00.1, mem=3049.4M)
[03/30 18:27:16    111s]  ...processing cgEgp (cpu=0:00:00.1, mem=3049.4M)
[03/30 18:27:16    111s]  ...processing cgPbk (cpu=0:00:00.1, mem=3049.4M)
[03/30 18:27:16    111s]  ...processing cgNrb(cpu=0:00:00.1, mem=3049.4M)
[03/30 18:27:16    111s]  ...processing cgObs (cpu=0:00:00.1, mem=3049.4M)
[03/30 18:27:16    111s]  ...processing cgCon (cpu=0:00:00.1, mem=3049.4M)
[03/30 18:27:16    111s]  ...processing cgPdm (cpu=0:00:00.1, mem=3049.4M)
[03/30 18:27:16    111s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3049.4M)
[03/30 18:27:16    111s] ### Creating RouteCongInterface, started
[03/30 18:27:16    111s] {MMLU 0 0 102}
[03/30 18:27:16    111s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=3049.4M
[03/30 18:27:16    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=3049.4M
[03/30 18:27:16    111s] ### Creating RouteCongInterface, finished
[03/30 18:27:16    111s] 
[03/30 18:27:16    111s] Creating Lib Analyzer ...
[03/30 18:27:16    111s] 
[03/30 18:27:16    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:27:16    111s] Summary for sequential cells identification: 
[03/30 18:27:16    111s]   Identified SBFF number: 112
[03/30 18:27:16    111s]   Identified MBFF number: 0
[03/30 18:27:16    111s]   Identified SB Latch number: 0
[03/30 18:27:16    111s]   Identified MB Latch number: 0
[03/30 18:27:16    111s]   Not identified SBFF number: 8
[03/30 18:27:16    111s]   Not identified MBFF number: 0
[03/30 18:27:16    111s]   Not identified SB Latch number: 0
[03/30 18:27:16    111s]   Not identified MB Latch number: 0
[03/30 18:27:16    111s]   Number of sequential cells which are not FFs: 34
[03/30 18:27:16    111s]  Visiting view : setupAnalysis
[03/30 18:27:16    111s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:16    111s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:16    111s]  Visiting view : holdAnalysis
[03/30 18:27:16    111s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:16    111s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:16    111s] TLC MultiMap info (StdDelay):
[03/30 18:27:16    111s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:16    111s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:16    111s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:16    111s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:16    111s]  Setting StdDelay to: 22.7ps
[03/30 18:27:16    111s] 
[03/30 18:27:16    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:27:16    111s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:27:16    111s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:27:16    111s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:27:16    111s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/30 18:27:16    111s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:27:16    111s] 
[03/30 18:27:16    111s] {RT rc-typ 0 4 4 0}
[03/30 18:27:17    111s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:52 mem=3049.4M
[03/30 18:27:17    111s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:52 mem=3049.4M
[03/30 18:27:17    111s] Creating Lib Analyzer, finished. 
[03/30 18:27:18    112s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/30 18:27:18    112s] **INFO: Disabling fanout fix in postRoute stage.
[03/30 18:27:18    112s] [GPS-DRV] Optimizer parameters ============================= 
[03/30 18:27:18    112s] [GPS-DRV] maxDensity (design): 0.95
[03/30 18:27:18    112s] [GPS-DRV] maxLocalDensity: 0.96
[03/30 18:27:18    112s] [GPS-DRV] MaintainWNS: 1
[03/30 18:27:18    112s] [GPS-DRV] All active and enabled setup views
[03/30 18:27:18    112s] [GPS-DRV]     setupAnalysis
[03/30 18:27:18    112s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/30 18:27:18    112s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/30 18:27:18    112s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/30 18:27:18    112s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/30 18:27:18    112s] [GPS-DRV] timing-driven DRV settings
[03/30 18:27:18    112s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/30 18:27:18    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3291.7M, EPOCH TIME: 1680215238.031048
[03/30 18:27:18    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3291.7M, EPOCH TIME: 1680215238.031366
[03/30 18:27:18    112s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:27:18    112s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:27:18    112s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/30 18:27:18    112s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/30 18:27:18    112s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/30 18:27:18    112s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/30 18:27:18    112s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/30 18:27:18    112s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/30 18:27:18    112s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  1.47%|          |         |
[03/30 18:27:18    112s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/30 18:27:18    112s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  1.47%| 0:00:00.0|  3323.7M|
[03/30 18:27:18    112s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3323.7M) ***
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s] Begin: glitch net info
[03/30 18:27:18    112s] glitch slack range: number of glitch nets
[03/30 18:27:18    112s] glitch slack < -0.32 : 0
[03/30 18:27:18    112s] -0.32 < glitch slack < -0.28 : 0
[03/30 18:27:18    112s] -0.28 < glitch slack < -0.24 : 0
[03/30 18:27:18    112s] -0.24 < glitch slack < -0.2 : 0
[03/30 18:27:18    112s] -0.2 < glitch slack < -0.16 : 0
[03/30 18:27:18    112s] -0.16 < glitch slack < -0.12 : 0
[03/30 18:27:18    112s] -0.12 < glitch slack < -0.08 : 0
[03/30 18:27:18    112s] -0.08 < glitch slack < -0.04 : 0
[03/30 18:27:18    112s] -0.04 < glitch slack : 0
[03/30 18:27:18    112s] End: glitch net info
[03/30 18:27:18    112s] Total-nets :: 86, Stn-nets :: 0, ratio :: 0 %, Total-len 5284.7, Stn-len 0
[03/30 18:27:18    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3162.4M, EPOCH TIME: 1680215238.045438
[03/30 18:27:18    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:27:18    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.011, MEM:3018.8M, EPOCH TIME: 1680215238.056700
[03/30 18:27:18    112s] TotalInstCnt at PhyDesignMc Destruction: 54
[03/30 18:27:18    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2029537.7
[03/30 18:27:18    112s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.5 (1.0), totSession cpu/real = 0:01:52.3/0:08:39.5 (0.2), mem = 3018.8M
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s] =============================================================================================
[03/30 18:27:18    112s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.14-s109_1
[03/30 18:27:18    112s] =============================================================================================
[03/30 18:27:18    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:18    112s] ---------------------------------------------------------------------------------------------
[03/30 18:27:18    112s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:18    112s] [ CellServerInit         ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/30 18:27:18    112s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  61.0 % )     0:00:00.9 /  0:00:00.9    1.0
[03/30 18:27:18    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:18    112s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.0    0.3
[03/30 18:27:18    112s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:18    112s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:18    112s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/30 18:27:18    112s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:18    112s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:18    112s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:18    112s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:18    112s] [ MISC                   ]          0:00:00.4  (  24.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/30 18:27:18    112s] ---------------------------------------------------------------------------------------------
[03/30 18:27:18    112s]  DrvOpt #1 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    1.0
[03/30 18:27:18    112s] ---------------------------------------------------------------------------------------------
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s] drv optimizer changes nothing and skips refinePlace
[03/30 18:27:18    112s] End: GigaOpt DRV Optimization
[03/30 18:27:18    112s] **optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 2120.4M, totSessionCpu=0:01:52 **
[03/30 18:27:18    112s] *info:
[03/30 18:27:18    112s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3018.84M).
[03/30 18:27:18    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3018.8M, EPOCH TIME: 1680215238.063190
[03/30 18:27:18    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:18    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.030, MEM:3018.8M, EPOCH TIME: 1680215238.093599
[03/30 18:27:18    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=3018.8M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.940  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3208.7M, EPOCH TIME: 1680215238.189588
[03/30 18:27:18    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:18    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.026, MEM:3210.2M, EPOCH TIME: 1680215238.215747
[03/30 18:27:18    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] Density: 1.466%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:12, mem = 2120.5M, totSessionCpu=0:01:52 **
[03/30 18:27:18    112s]   DRV Snapshot: (REF)
[03/30 18:27:18    112s]          Tran DRV: 0 (0)
[03/30 18:27:18    112s]           Cap DRV: 0 (0)
[03/30 18:27:18    112s]        Fanout DRV: 0 (0)
[03/30 18:27:18    112s]            Glitch: 0 (0)
[03/30 18:27:18    112s] *** Timing NOT met, worst failing slack is 0.001
[03/30 18:27:18    112s] *** Check timing (0:00:00.0)
[03/30 18:27:18    112s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/30 18:27:18    112s] Deleting Lib Analyzer.
[03/30 18:27:18    112s] Begin: GigaOpt Optimization in WNS mode
[03/30 18:27:18    112s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/30 18:27:18    112s] Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
[03/30 18:27:18    112s] Info: 1 clock net  excluded from IPO operation.
[03/30 18:27:18    112s] End AAE Lib Interpolated Model. (MEM=3133.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:18    112s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:52.4/0:08:39.7 (0.2), mem = 3133.3M
[03/30 18:27:18    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2029537.8
[03/30 18:27:18    112s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:27:18    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=3133.3M
[03/30 18:27:18    112s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/30 18:27:18    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:3133.3M, EPOCH TIME: 1680215238.301193
[03/30 18:27:18    112s] Processing tracks to init pin-track alignment.
[03/30 18:27:18    112s] z: 2, totalTracks: 1
[03/30 18:27:18    112s] z: 4, totalTracks: 1
[03/30 18:27:18    112s] z: 6, totalTracks: 1
[03/30 18:27:18    112s] z: 8, totalTracks: 1
[03/30 18:27:18    112s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:18    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3133.3M, EPOCH TIME: 1680215238.304726
[03/30 18:27:18    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s]  Skipping Bad Lib Cell Checking (CMU) !
[03/30 18:27:18    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:3134.7M, EPOCH TIME: 1680215238.325825
[03/30 18:27:18    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3134.7M, EPOCH TIME: 1680215238.325989
[03/30 18:27:18    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3134.7M, EPOCH TIME: 1680215238.328760
[03/30 18:27:18    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3134.7MB).
[03/30 18:27:18    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.028, MEM:3134.7M, EPOCH TIME: 1680215238.329097
[03/30 18:27:18    112s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:27:18    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=3134.7M
[03/30 18:27:18    112s] ### Creating RouteCongInterface, started
[03/30 18:27:18    112s] ### Creating RouteCongInterface, finished
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s] Creating Lib Analyzer ...
[03/30 18:27:18    112s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:27:18    112s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:27:18    112s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:27:18    112s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/30 18:27:18    112s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:27:18    112s] 
[03/30 18:27:18    112s] {RT rc-typ 0 4 4 0}
[03/30 18:27:19    113s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:53 mem=3134.7M
[03/30 18:27:19    113s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:53 mem=3134.7M
[03/30 18:27:19    113s] Creating Lib Analyzer, finished. 
[03/30 18:27:19    113s] *info: 1 clock net excluded
[03/30 18:27:19    113s] *info: 33 no-driver nets excluded.
[03/30 18:27:19    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2029537.1
[03/30 18:27:19    114s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/30 18:27:19    114s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:27:20    114s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:27:20    114s] ** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 1.47
[03/30 18:27:20    114s] Optimizer WNS Pass 0
[03/30 18:27:20    114s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.001|0.000|
|reg2reg   |0.940|0.000|
|HEPG      |0.940|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

[03/30 18:27:20    114s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.940ns TNS 0.000ns; HEPG WNS 0.940ns TNS 0.000ns; all paths WNS 0.001ns TNS 0.000ns; Real time 0:00:37.0
[03/30 18:27:20    114s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3351.8M, EPOCH TIME: 1680215240.004124
[03/30 18:27:20    114s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3351.8M, EPOCH TIME: 1680215240.004279
[03/30 18:27:20    114s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/30 18:27:20    114s] Info: End MT loop @oiCellDelayCachingJob.
[03/30 18:27:20    114s] Active Path Group: default 
[03/30 18:27:20    114s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+---------------------+
[03/30 18:27:20    114s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|      End Point      |
[03/30 18:27:20    114s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+---------------------+
[03/30 18:27:20    114s] |   0.001|    0.001|   0.000|    0.000|    1.47%|   0:00:00.0| 3351.8M|setupAnalysis|  default| DRAM_in3_Data[7]    |
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U37, Cell type : NOR2X2TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0210 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U33, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U33, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U30, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U30, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U27, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U27, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U24, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U24, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U21, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U21, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U31, Cell type : AOI22X1TR, Arc : A1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U31, Cell type : AOI22X1TR, Arc : A1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U18, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U18, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U34, Cell type : AOI22X1TR, Arc : A1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U34, Cell type : AOI22X1TR, Arc : A1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U28, Cell type : AOI22X1TR, Arc : A1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U28, Cell type : AOI22X1TR, Arc : A1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U15, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:20    114s] Dumping Information for Job 1 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U33, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U33, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U30, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U30, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U27, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U27, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U24, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U24, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U21, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U21, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U18, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U18, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U15, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/30 18:27:20    114s] |   0.012|    0.012|   0.000|    0.000|    1.47%|   0:00:00.0| 3548.0M|setupAnalysis|  default| DRAM_in3_Data[6]    |
[03/30 18:27:20    114s] |   0.035|    0.035|   0.000|    0.000|    1.47%|   0:00:00.0| 3548.0M|setupAnalysis|  default| DRAM_in3_Data[5]    |
[03/30 18:27:20    114s] |   0.050|    0.084|   0.000|    0.000|    1.48%|   0:00:00.0| 3549.0M|           NA|       NA| NA                  |
[03/30 18:27:20    114s] |   0.050|    0.084|   0.000|    0.000|    1.48%|   0:00:00.0| 3549.0M|setupAnalysis|       NA| NA                  |
[03/30 18:27:20    114s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+---------------------+
[03/30 18:27:20    114s] 
[03/30 18:27:20    114s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3549.0M) ***
[03/30 18:27:20    114s] 
[03/30 18:27:20    114s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=3549.0M) ***
[03/30 18:27:20    114s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.940|0.000|
|HEPG      |0.940|0.000|
|All Paths |0.084|0.000|
+----------+-----+-----+

[03/30 18:27:20    114s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.940ns TNS 0.000ns; HEPG WNS 0.940ns TNS 0.000ns; all paths WNS 0.084ns TNS 0.000ns; Real time 0:00:37.0
[03/30 18:27:20    114s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 1.48
[03/30 18:27:20    114s] Update Timing Windows (Threshold 0.023) ...
[03/30 18:27:20    114s] Re Calculate Delays on 1 Nets
[03/30 18:27:20    114s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.940|0.000|
|HEPG      |0.940|0.000|
|All Paths |0.084|0.000|
+----------+-----+-----+

[03/30 18:27:20    114s] 
[03/30 18:27:20    114s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3549.0M) ***
[03/30 18:27:20    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2029537.1
[03/30 18:27:20    114s] Total-nets :: 86, Stn-nets :: 0, ratio :: 0 %, Total-len 5284.7, Stn-len 0
[03/30 18:27:20    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3387.7M, EPOCH TIME: 1680215240.511913
[03/30 18:27:20    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:27:20    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:20    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:20    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:20    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.013, MEM:3100.1M, EPOCH TIME: 1680215240.524436
[03/30 18:27:20    114s] TotalInstCnt at PhyDesignMc Destruction: 54
[03/30 18:27:20    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2029537.8
[03/30 18:27:20    114s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:54.6/0:08:41.9 (0.2), mem = 3100.1M
[03/30 18:27:20    114s] 
[03/30 18:27:20    114s] =============================================================================================
[03/30 18:27:20    114s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.14-s109_1
[03/30 18:27:20    114s] =============================================================================================
[03/30 18:27:20    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:20    114s] ---------------------------------------------------------------------------------------------
[03/30 18:27:20    114s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  42.9 % )     0:00:01.0 /  0:00:00.9    1.0
[03/30 18:27:20    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.0    0.5
[03/30 18:27:20    114s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ TransformInit          ]      1   0:00:00.6  (  26.2 % )     0:00:01.5 /  0:00:01.5    1.0
[03/30 18:27:20    114s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.1
[03/30 18:27:20    114s] [ OptSingleIteration     ]      3   0:00:00.1  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.1
[03/30 18:27:20    114s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ OptEval                ]      3   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.3    1.6
[03/30 18:27:20    114s] [ OptCommit              ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.4
[03/30 18:27:20    114s] [ IncrDelayCalc          ]      9   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.0    0.4
[03/30 18:27:20    114s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.4
[03/30 18:27:20    114s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:20    114s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/30 18:27:20    114s] [ MISC                   ]          0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.3    1.4
[03/30 18:27:20    114s] ---------------------------------------------------------------------------------------------
[03/30 18:27:20    114s]  WnsOpt #1 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[03/30 18:27:20    114s] ---------------------------------------------------------------------------------------------
[03/30 18:27:20    114s] 
[03/30 18:27:20    114s] **INFO: Skipping refine place as no non-legal commits were detected
[03/30 18:27:20    114s] End: GigaOpt Optimization in WNS mode
[03/30 18:27:20    114s] Skipping post route harden opt
[03/30 18:27:20    114s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/30 18:27:20    114s] Deleting Lib Analyzer.
[03/30 18:27:20    114s] GigaOpt: target slack met, skip TNS optimization
[03/30 18:27:20    114s]   Timing Snapshot: (REF)
[03/30 18:27:20    114s]      Weighted WNS: 0.000
[03/30 18:27:20    114s]       All  PG WNS: 0.000
[03/30 18:27:20    114s]       High PG WNS: 0.000
[03/30 18:27:20    114s]       All  PG TNS: 0.000
[03/30 18:27:20    114s]       High PG TNS: 0.000
[03/30 18:27:20    114s]       Low  PG TNS: 0.000
[03/30 18:27:20    114s]    Category Slack: { [L, 0.034] [H, 0.890] }
[03/30 18:27:20    114s] 
[03/30 18:27:20    114s] 
[03/30 18:27:20    114s] Creating Lib Analyzer ...
[03/30 18:27:20    114s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:27:20    114s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:27:20    114s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:27:20    114s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/30 18:27:20    114s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:27:20    114s] 
[03/30 18:27:20    114s] {RT rc-typ 0 4 4 0}
[03/30 18:27:21    115s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:55 mem=3101.2M
[03/30 18:27:21    115s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:56 mem=3101.2M
[03/30 18:27:21    115s] Creating Lib Analyzer, finished. 
[03/30 18:27:21    115s] **INFO: flowCheckPoint #3 OptimizationPreEco
[03/30 18:27:21    115s] Running postRoute recovery in preEcoRoute mode
[03/30 18:27:21    115s] **optDesign ... cpu = 0:00:12, real = 0:00:15, mem = 2148.4M, totSessionCpu=0:01:56 **
[03/30 18:27:21    115s]   DRV Snapshot: (TGT)
[03/30 18:27:21    115s]          Tran DRV: 0 (0)
[03/30 18:27:21    115s]           Cap DRV: 0 (0)
[03/30 18:27:21    115s]        Fanout DRV: 0 (0)
[03/30 18:27:21    115s]            Glitch: 0 (0)
[03/30 18:27:21    115s] Checking DRV degradation...
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] Recovery Manager:
[03/30 18:27:21    115s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/30 18:27:21    115s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/30 18:27:21    115s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/30 18:27:21    115s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/30 18:27:21    115s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3100.22M, totSessionCpu=0:01:56).
[03/30 18:27:21    115s] **optDesign ... cpu = 0:00:12, real = 0:00:15, mem = 2148.4M, totSessionCpu=0:01:56 **
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s]   DRV Snapshot: (REF)
[03/30 18:27:21    115s]          Tran DRV: 0 (0)
[03/30 18:27:21    115s]           Cap DRV: 0 (0)
[03/30 18:27:21    115s]        Fanout DRV: 0 (0)
[03/30 18:27:21    115s]            Glitch: 0 (0)
[03/30 18:27:21    115s] Skipping post route harden opt
[03/30 18:27:21    115s] Running refinePlace -preserveRouting true -hardFence false
[03/30 18:27:21    115s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3233.8M, EPOCH TIME: 1680215241.554878
[03/30 18:27:21    115s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3233.8M, EPOCH TIME: 1680215241.555027
[03/30 18:27:21    115s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3233.8M, EPOCH TIME: 1680215241.555131
[03/30 18:27:21    115s] Processing tracks to init pin-track alignment.
[03/30 18:27:21    115s] z: 2, totalTracks: 1
[03/30 18:27:21    115s] z: 4, totalTracks: 1
[03/30 18:27:21    115s] z: 6, totalTracks: 1
[03/30 18:27:21    115s] z: 8, totalTracks: 1
[03/30 18:27:21    115s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:21    115s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3233.8M, EPOCH TIME: 1680215241.558818
[03/30 18:27:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s]  Skipping Bad Lib Cell Checking (CMU) !
[03/30 18:27:21    115s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.042, MEM:3235.2M, EPOCH TIME: 1680215241.600607
[03/30 18:27:21    115s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3235.2M, EPOCH TIME: 1680215241.600773
[03/30 18:27:21    115s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.004, MEM:3235.2M, EPOCH TIME: 1680215241.604540
[03/30 18:27:21    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3235.2MB).
[03/30 18:27:21    115s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.050, MEM:3235.2M, EPOCH TIME: 1680215241.604846
[03/30 18:27:21    115s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.032, REAL:0.050, MEM:3235.2M, EPOCH TIME: 1680215241.604918
[03/30 18:27:21    115s] TDRefine: refinePlace mode is spiral
[03/30 18:27:21    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2029537.5
[03/30 18:27:21    115s] OPERPROF:   Starting RefinePlace at level 2, MEM:3235.2M, EPOCH TIME: 1680215241.605061
[03/30 18:27:21    115s] *** Starting refinePlace (0:01:56 mem=3235.2M) ***
[03/30 18:27:21    115s] Total net bbox length = 5.128e+03 (3.746e+03 1.382e+03) (ext = 2.910e+03)
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:21    115s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:27:21    115s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:27:21    115s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3235.2M, EPOCH TIME: 1680215241.609254
[03/30 18:27:21    115s] Starting refinePlace ...
[03/30 18:27:21    115s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:27:21    115s] One DDP V2 for no tweak run.
[03/30 18:27:21    115s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:27:21    115s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3299.2M, EPOCH TIME: 1680215241.620039
[03/30 18:27:21    115s] DDP initSite1 nrRow 23 nrJob 23
[03/30 18:27:21    115s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3299.2M, EPOCH TIME: 1680215241.620269
[03/30 18:27:21    115s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3299.2M, EPOCH TIME: 1680215241.620442
[03/30 18:27:21    115s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3299.2M, EPOCH TIME: 1680215241.620518
[03/30 18:27:21    115s] DDP markSite nrRow 23 nrJob 23
[03/30 18:27:21    115s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:3299.2M, EPOCH TIME: 1680215241.621265
[03/30 18:27:21    115s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3299.2M, EPOCH TIME: 1680215241.621351
[03/30 18:27:21    115s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3299.2M, EPOCH TIME: 1680215241.621593
[03/30 18:27:21    115s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3299.2M, EPOCH TIME: 1680215241.621708
[03/30 18:27:21    115s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3299.2M, EPOCH TIME: 1680215241.622319
[03/30 18:27:21    115s] ** Cut row section cpu time 0:00:00.0.
[03/30 18:27:21    115s]  ** Cut row section real time 0:00:00.0.
[03/30 18:27:21    115s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3299.2M, EPOCH TIME: 1680215241.622456
[03/30 18:27:21    115s]   Spread Effort: high, post-route mode, useDDP on.
[03/30 18:27:21    115s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3235.2MB) @(0:01:56 - 0:01:56).
[03/30 18:27:21    115s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:27:21    115s] wireLenOptFixPriorityInst 0 inst fixed
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/30 18:27:21    115s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/30 18:27:21    115s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:27:21    115s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:27:21    115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3235.2MB) @(0:01:56 - 0:01:56).
[03/30 18:27:21    115s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/30 18:27:21    115s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:27:21    115s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3235.2MB
[03/30 18:27:21    115s] Statistics of distance of Instance movement in refine placement:
[03/30 18:27:21    115s]   maximum (X+Y) =         0.00 um
[03/30 18:27:21    115s]   mean    (X+Y) =         0.00 um
[03/30 18:27:21    115s] Summary Report:
[03/30 18:27:21    115s] Instances move: 0 (out of 54 movable)
[03/30 18:27:21    115s] Instances flipped: 0
[03/30 18:27:21    115s] Mean displacement: 0.00 um
[03/30 18:27:21    115s] Max displacement: 0.00 um 
[03/30 18:27:21    115s] Total instances moved : 0
[03/30 18:27:21    115s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.031, REAL:0.075, MEM:3235.2M, EPOCH TIME: 1680215241.684077
[03/30 18:27:21    115s] Total net bbox length = 5.128e+03 (3.746e+03 1.382e+03) (ext = 2.910e+03)
[03/30 18:27:21    115s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3235.2MB
[03/30 18:27:21    115s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3235.2MB) @(0:01:56 - 0:01:56).
[03/30 18:27:21    115s] *** Finished refinePlace (0:01:56 mem=3235.2M) ***
[03/30 18:27:21    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2029537.5
[03/30 18:27:21    115s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.036, REAL:0.080, MEM:3235.2M, EPOCH TIME: 1680215241.684729
[03/30 18:27:21    115s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3235.2M, EPOCH TIME: 1680215241.684849
[03/30 18:27:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:27:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:21    115s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.006, REAL:0.006, MEM:3101.2M, EPOCH TIME: 1680215241.691329
[03/30 18:27:21    115s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.075, REAL:0.137, MEM:3101.2M, EPOCH TIME: 1680215241.691501
[03/30 18:27:21    115s] {MMLU 0 0 102}
[03/30 18:27:21    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=3101.2M
[03/30 18:27:21    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=3101.2M
[03/30 18:27:21    115s] Default Rule : ""
[03/30 18:27:21    115s] Non Default Rules :
[03/30 18:27:21    115s] Worst Slack : 0.890 ns
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] Start Layer Assignment ...
[03/30 18:27:21    115s] WNS(0.890ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] Select 0 cadidates out of 141.
[03/30 18:27:21    115s] No critical nets selected. Skipped !
[03/30 18:27:21    115s] GigaOpt: setting up router preferences
[03/30 18:27:21    115s] GigaOpt: 0 nets assigned router directives
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] Start Assign Priority Nets ...
[03/30 18:27:21    115s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/30 18:27:21    115s] Existing Priority Nets 0 (0.0%)
[03/30 18:27:21    115s] Assigned Priority Nets 0 (0.0%)
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] Set Prefer Layer Routing Effort ...
[03/30 18:27:21    115s] Total Net(139) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] {MMLU 0 0 102}
[03/30 18:27:21    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=3120.3M
[03/30 18:27:21    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=3120.3M
[03/30 18:27:21    115s] #optDebug: Start CG creation (mem=3120.3M)
[03/30 18:27:21    115s]  ...initializing CG  maxDriveDist 1613.203000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.320000 
[03/30 18:27:21    115s] (cpu=0:00:00.1, mem=3151.6M)
[03/30 18:27:21    115s]  ...processing cgPrt (cpu=0:00:00.1, mem=3151.6M)
[03/30 18:27:21    115s]  ...processing cgEgp (cpu=0:00:00.1, mem=3151.6M)
[03/30 18:27:21    115s]  ...processing cgPbk (cpu=0:00:00.1, mem=3151.6M)
[03/30 18:27:21    115s]  ...processing cgNrb(cpu=0:00:00.1, mem=3151.6M)
[03/30 18:27:21    115s]  ...processing cgObs (cpu=0:00:00.1, mem=3151.6M)
[03/30 18:27:21    115s]  ...processing cgCon (cpu=0:00:00.1, mem=3151.6M)
[03/30 18:27:21    115s]  ...processing cgPdm (cpu=0:00:00.1, mem=3151.6M)
[03/30 18:27:21    115s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3151.6M)
[03/30 18:27:21    115s] Default Rule : ""
[03/30 18:27:21    115s] Non Default Rules :
[03/30 18:27:21    115s] Worst Slack : 0.034 ns
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] Start Layer Assignment ...
[03/30 18:27:21    115s] WNS(0.034ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] Select 2 cadidates out of 141.
[03/30 18:27:21    115s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/30 18:27:21    115s] GigaOpt: setting up router preferences
[03/30 18:27:21    115s] GigaOpt: 0 nets assigned router directives
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s] Start Assign Priority Nets ...
[03/30 18:27:21    115s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/30 18:27:21    115s] Existing Priority Nets 0 (0.0%)
[03/30 18:27:21    115s] Total Assign Priority Nets 10 (7.2%)
[03/30 18:27:21    115s] {MMLU 0 0 102}
[03/30 18:27:21    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=3151.6M
[03/30 18:27:21    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=3151.6M
[03/30 18:27:21    115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3151.6M, EPOCH TIME: 1680215241.864212
[03/30 18:27:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:21    115s] 
[03/30 18:27:21    115s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:21    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.037, MEM:3151.6M, EPOCH TIME: 1680215241.901578
[03/30 18:27:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:21    115s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.084  |  0.940  |  0.084  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3256.9M, EPOCH TIME: 1680215241.996720
[03/30 18:27:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:22    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:22    115s] 
[03/30 18:27:22    115s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:22    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.026, MEM:3258.4M, EPOCH TIME: 1680215242.022665
[03/30 18:27:22    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:22    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:22    115s] Density: 1.481%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:16, mem = 2111.5M, totSessionCpu=0:01:56 **
[03/30 18:27:22    115s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[03/30 18:27:22    115s] -routeWithEco false                       # bool, default=false
[03/30 18:27:22    115s] -routeSelectedNetOnly false               # bool, default=false
[03/30 18:27:22    115s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/30 18:27:22    115s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/30 18:27:22    115s] Existing Dirty Nets : 0
[03/30 18:27:22    115s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/30 18:27:22    115s] Reset Dirty Nets : 0
[03/30 18:27:22    115s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:55.8/0:08:43.5 (0.2), mem = 3053.9M
[03/30 18:27:22    115s] 
[03/30 18:27:22    115s] globalDetailRoute
[03/30 18:27:22    115s] 
[03/30 18:27:22    115s] #Start globalDetailRoute on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    115s] #
[03/30 18:27:22    115s] ### Time Record (globalDetailRoute) is installed.
[03/30 18:27:22    115s] ### Time Record (Pre Callback) is installed.
[03/30 18:27:22    115s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_EVsm5Z.rcdb.d/writeback_controller.rcdb.d': 171 access done (mem: 3066.871M)
[03/30 18:27:22    115s] ### Time Record (Pre Callback) is uninstalled.
[03/30 18:27:22    115s] ### Time Record (DB Import) is installed.
[03/30 18:27:22    115s] ### Time Record (Timing Data Generation) is installed.
[03/30 18:27:22    115s] ### Time Record (Timing Data Generation) is uninstalled.
[03/30 18:27:22    115s] ### Net info: total nets: 141
[03/30 18:27:22    115s] ### Net info: dirty nets: 0
[03/30 18:27:22    115s] ### Net info: marked as disconnected nets: 0
[03/30 18:27:22    115s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/30 18:27:22    115s] #num needed restored net=0
[03/30 18:27:22    115s] #need_extraction net=0 (total=141)
[03/30 18:27:22    115s] ### Net info: fully routed nets: 86
[03/30 18:27:22    115s] ### Net info: trivial (< 2 pins) nets: 55
[03/30 18:27:22    115s] ### Net info: unrouted nets: 0
[03/30 18:27:22    115s] ### Net info: re-extraction nets: 0
[03/30 18:27:22    115s] ### Net info: ignored nets: 0
[03/30 18:27:22    115s] ### Net info: skip routing nets: 0
[03/30 18:27:22    115s] ### import design signature (50): route=41922913 fixed_route=1612204297 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1532417616 dirty_area=0 del_dirty_area=0 cell=21463355 placement=99780326 pin_access=466863297 inst_pattern=1
[03/30 18:27:22    115s] ### Time Record (DB Import) is uninstalled.
[03/30 18:27:22    115s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/30 18:27:22    115s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41d01574
[03/30 18:27:22    115s] #       85b6bfbe9b160a29896b3cee3cbe333ebbeb62f9bed902230c31590d18a91c21db12459c
[03/30 18:27:22    115s] #       e40a39a927c2dc95de9ed9fd62f9f2bac304a12a9a4143b0efbae611c641f730686b6b73
[03/30 18:27:22    115s] #       7cf86548f173a6fc34455b1fa0d4553136f61fce6301b61fa712b94c8099ce6806c1607b
[03/30 18:27:22    115s] #       57b888890881fd74f67071eceb28dc50acd5653db6d3595228409482442212086a63f551
[03/30 18:27:22    115s] #       f71751255260fd216fbb5237e1be36d3c94a29af6a443a9737ad1a4fdb77137e537a2a62
[03/30 18:27:22    115s] #       200a45747a20a89aaeb097c7e6aeeefd368e7c06246658129280adb3dd26cbd6bbedb476
[03/30 18:27:22    115s] #       140a81a677d2317cdef14089ded38d52bab4c116a62cfad2e56933b6d748f17711262815
[03/30 18:27:22    115s] #       797b2a2e7d0c45887e46a65e062972b68a8f6955843c01cf15221433da399d5ec6296227
[03/30 18:27:22    115s] #       c8331391fba584b66edd5a5ed58dce292295c6c2ad55e1f1ebeaeb77df8904a6ba
[03/30 18:27:22    115s] #
[03/30 18:27:22    115s] #Skip comparing routing design signature in db-snapshot flow
[03/30 18:27:22    115s] ### Time Record (Data Preparation) is installed.
[03/30 18:27:22    115s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac99a524fe3876d06b364ab76b481ba704f201
[03/30 18:27:22    115s] #       8903db7efddc0d061d6d9cfa683d7e25bfb2bc58be6fb6c008438c5703729d21a45b222e
[03/30 18:27:22    115s] #       48ad50907e22cc5ce8ed99dd2f962faf3b8c11cabc1e0c04fbaeab1f611c4c0f83b1b66a
[03/30 18:27:22    115s] #       8f0fbf0c6971ce149f6dde5407284c998fb5fd878b4882edc72945a162606dd71a06c160
[03/30 18:27:22    115s] #       7b17b888498ec07e327bb828f26594ae28d698a21a9b692d2535202a4932963104556bcd
[03/30 18:27:22    115s] #       d1f417512d1360fd216bbac2d4e1be6aa795b5d65eab11e9dcbc69abf1d4be9bf09bd413
[03/30 18:27:22    115s] #       19015128f9694150d65d6e2f972d5cdc7b378162062467b82415015ba7bb4d9aae77db69
[03/30 18:27:22    115s] #       db516a049aeea463c4bce7810abdaf1b95726a83cddb22ef0ba767dab1b946cabf4198a0
[03/30 18:27:22    115s] #       34f7e6d4a466cd0a6aa17c62c411fd8c4abc0c1277b6e61fd325118a183cb3462867a473
[03/30 18:27:22    115s] #       be7b19e7253b419e9a88dcdf13daaa717b5959d526234e3a89a4db2bc3e3d7d5e377df47
[03/30 18:27:22    115s] #       66b372
[03/30 18:27:22    115s] #
[03/30 18:27:22    115s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:27:22    115s] ### Time Record (Global Routing) is installed.
[03/30 18:27:22    115s] ### Time Record (Global Routing) is uninstalled.
[03/30 18:27:22    115s] #Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
[03/30 18:27:22    115s] #Total number of routable nets = 86.
[03/30 18:27:22    115s] #Total number of nets in the design = 141.
[03/30 18:27:22    115s] #5 routable nets do not have any wires.
[03/30 18:27:22    115s] #81 routable nets have routed wires.
[03/30 18:27:22    115s] #5 nets will be global routed.
[03/30 18:27:22    115s] #Using multithreading with 6 threads.
[03/30 18:27:22    115s] ### Time Record (Data Preparation) is installed.
[03/30 18:27:22    115s] #Start routing data preparation on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    115s] #
[03/30 18:27:22    115s] #Minimum voltage of a net in the design = 0.000.
[03/30 18:27:22    115s] #Maximum voltage of a net in the design = 1.200.
[03/30 18:27:22    115s] #Voltage range [0.000 - 1.200] has 135 nets.
[03/30 18:27:22    115s] #Voltage range [1.200 - 1.200] has 1 net.
[03/30 18:27:22    115s] #Voltage range [0.000 - 0.000] has 5 nets.
[03/30 18:27:22    115s] #Build and mark too close pins for the same net.
[03/30 18:27:22    115s] ### Time Record (Cell Pin Access) is installed.
[03/30 18:27:22    115s] #Initial pin access analysis.
[03/30 18:27:22    115s] #Detail pin access analysis.
[03/30 18:27:22    115s] ### Time Record (Cell Pin Access) is uninstalled.
[03/30 18:27:22    115s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/30 18:27:22    115s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:22    115s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:22    115s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:22    115s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:22    115s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:22    115s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:22    115s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:22    115s] #Processed 3/0 dirty instances, 0/27 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(3 insts marked dirty, reset pre-exisiting dirty flag on 3 insts, 0 nets marked need extraction)
[03/30 18:27:22    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2118.60 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #Regenerating Ggrids automatically.
[03/30 18:27:22    116s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:27:22    116s] #Using automatically generated G-grids.
[03/30 18:27:22    116s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/30 18:27:22    116s] #Done routing data preparation.
[03/30 18:27:22    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2120.48 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #Found 0 nets for post-route si or timing fixing.
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Finished routing data preparation on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Cpu time = 00:00:00
[03/30 18:27:22    116s] #Elapsed time = 00:00:00
[03/30 18:27:22    116s] #Increased memory = 5.86 (MB)
[03/30 18:27:22    116s] #Total memory = 2120.50 (MB)
[03/30 18:27:22    116s] #Peak memory = 2214.07 (MB)
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:27:22    116s] ### Time Record (Global Routing) is installed.
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Start global routing on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Start global routing initialization on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Number of eco nets is 5
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Start global routing data preparation on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 30 18:27:22 2023 with memory = 2120.50 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.02 [6]--
[03/30 18:27:22    116s] #Start routing resource analysis on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### init_is_bin_blocked starts on Thu Mar 30 18:27:22 2023 with memory = 2120.50 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.04 [6]--
[03/30 18:27:22    116s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 30 18:27:22 2023 with memory = 2120.66 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.58 [6]--
[03/30 18:27:22    116s] ### adjust_flow_cap starts on Thu Mar 30 18:27:22 2023 with memory = 2121.91 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.23 [6]--
[03/30 18:27:22    116s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [6]--
[03/30 18:27:22    116s] ### set_via_blocked starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.86 [6]--
[03/30 18:27:22    116s] ### copy_flow starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.61 [6]--
[03/30 18:27:22    116s] #Routing resource analysis is done on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### report_flow_cap starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #  Resource Analysis:
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/30 18:27:22    116s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/30 18:27:22    116s] #  --------------------------------------------------------------
[03/30 18:27:22    116s] #  M2             V         952         547         900    16.22%
[03/30 18:27:22    116s] #  M3             H         172          77         900     2.22%
[03/30 18:27:22    116s] #  M4             V        1134         365         900     0.00%
[03/30 18:27:22    116s] #  --------------------------------------------------------------
[03/30 18:27:22    116s] #  Total                   2258      30.58%        2700     6.15%
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.46 [6]--
[03/30 18:27:22    116s] ### analyze_m2_tracks starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [6]--
[03/30 18:27:22    116s] ### report_initial_resource starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [6]--
[03/30 18:27:22    116s] ### mark_pg_pins_accessibility starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.01 [6]--
[03/30 18:27:22    116s] ### set_net_region starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [6]--
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Global routing data preparation is done on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### prepare_level starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### init level 1 starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.95 [6]--
[03/30 18:27:22    116s] ### Level 1 hgrid = 75 X 12
[03/30 18:27:22    116s] ### prepare_level_flow starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [6]--
[03/30 18:27:22    116s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [6]--
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Global routing initialization is done on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #start global routing iteration 1...
[03/30 18:27:22    116s] ### init_flow_edge starts on Thu Mar 30 18:27:22 2023 with memory = 2122.54 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.95 [6]--
[03/30 18:27:22    116s] ### routing at level 1 (topmost level) iter 0
[03/30 18:27:22    116s] ### measure_qor starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### measure_congestion starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.01 [6]--
[03/30 18:27:22    116s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.34 [6]--
[03/30 18:27:22    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### route_end starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
[03/30 18:27:22    116s] #Total number of routable nets = 86.
[03/30 18:27:22    116s] #Total number of nets in the design = 141.
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #86 routable nets have routed wires.
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Routed nets constraints summary:
[03/30 18:27:22    116s] #-----------------------------
[03/30 18:27:22    116s] #        Rules   Unconstrained  
[03/30 18:27:22    116s] #-----------------------------
[03/30 18:27:22    116s] #      Default               5  
[03/30 18:27:22    116s] #-----------------------------
[03/30 18:27:22    116s] #        Total               5  
[03/30 18:27:22    116s] #-----------------------------
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Routing constraints summary of the whole design:
[03/30 18:27:22    116s] #-----------------------------
[03/30 18:27:22    116s] #        Rules   Unconstrained  
[03/30 18:27:22    116s] #-----------------------------
[03/30 18:27:22    116s] #      Default              86  
[03/30 18:27:22    116s] #-----------------------------
[03/30 18:27:22    116s] #        Total              86  
[03/30 18:27:22    116s] #-----------------------------
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.98 [6]--
[03/30 18:27:22    116s] ### cal_base_flow starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### init_flow_edge starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.08 [6]--
[03/30 18:27:22    116s] ### cal_flow starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [6]--
[03/30 18:27:22    116s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.07 [6]--
[03/30 18:27:22    116s] ### report_overcon starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #                 OverCon          
[03/30 18:27:22    116s] #                  #Gcell    %Gcell
[03/30 18:27:22    116s] #     Layer           (1)   OverCon  Flow/Cap
[03/30 18:27:22    116s] #  ----------------------------------------------
[03/30 18:27:22    116s] #  M2            1(0.12%)   (0.12%)     0.31  
[03/30 18:27:22    116s] #  M3            0(0.00%)   (0.00%)     0.18  
[03/30 18:27:22    116s] #  M4            0(0.00%)   (0.00%)     0.02  
[03/30 18:27:22    116s] #  ----------------------------------------------
[03/30 18:27:22    116s] #     Total      1(0.04%)   (0.04%)
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/30 18:27:22    116s] #  Overflow after GR: 0.00% H + 0.04% V
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [6]--
[03/30 18:27:22    116s] ### cal_base_flow starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### init_flow_edge starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.04 [6]--
[03/30 18:27:22    116s] ### cal_flow starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [6]--
[03/30 18:27:22    116s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.04 [6]--
[03/30 18:27:22    116s] ### generate_cong_map_content starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.57 [6]--
[03/30 18:27:22    116s] ### update starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #Complete Global Routing.
[03/30 18:27:22    116s] #Total wire length = 5281 um.
[03/30 18:27:22    116s] #Total half perimeter of net bounding box = 5250 um.
[03/30 18:27:22    116s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:22    116s] #Total wire length on LAYER M2 = 556 um.
[03/30 18:27:22    116s] #Total wire length on LAYER M3 = 3761 um.
[03/30 18:27:22    116s] #Total wire length on LAYER M4 = 965 um.
[03/30 18:27:22    116s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:22    116s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:22    116s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:22    116s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:22    116s] #Total number of vias = 434
[03/30 18:27:22    116s] #Total number of multi-cut vias = 304 ( 70.0%)
[03/30 18:27:22    116s] #Total number of single cut vias = 130 ( 30.0%)
[03/30 18:27:22    116s] #Up-Via Summary (total 434):
[03/30 18:27:22    116s] #                   single-cut          multi-cut      Total
[03/30 18:27:22    116s] #-----------------------------------------------------------
[03/30 18:27:22    116s] # M1               126 ( 65.6%)        66 ( 34.4%)        192
[03/30 18:27:22    116s] # M2                 0 (  0.0%)       191 (100.0%)        191
[03/30 18:27:22    116s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:22    116s] #-----------------------------------------------------------
[03/30 18:27:22    116s] #                  130 ( 30.0%)       304 ( 70.0%)        434 
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### update cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.34 [6]--
[03/30 18:27:22    116s] ### report_overcon starts on Thu Mar 30 18:27:22 2023 with memory = 2125.47 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.95 [6]--
[03/30 18:27:22    116s] ### report_overcon starts on Thu Mar 30 18:27:22 2023 with memory = 2125.47 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #Max overcon = 1 tracks.
[03/30 18:27:22    116s] #Total overcon = 0.04%.
[03/30 18:27:22    116s] #Worst layer Gcell overcon rate = 0.00%.
[03/30 18:27:22    116s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [6]--
[03/30 18:27:22    116s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.39 [6]--
[03/30 18:27:22    116s] ### global_route design signature (53): route=2124031200 net_attr=1804810579
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Global routing statistics:
[03/30 18:27:22    116s] #Cpu time = 00:00:00
[03/30 18:27:22    116s] #Elapsed time = 00:00:00
[03/30 18:27:22    116s] #Increased memory = 2.17 (MB)
[03/30 18:27:22    116s] #Total memory = 2122.67 (MB)
[03/30 18:27:22    116s] #Peak memory = 2214.07 (MB)
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #Finished global routing on Thu Mar 30 18:27:22 2023
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] #
[03/30 18:27:22    116s] ### Time Record (Global Routing) is uninstalled.
[03/30 18:27:22    116s] ### Time Record (Data Preparation) is installed.
[03/30 18:27:22    116s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:27:22    116s] ### track-assign external-init starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### Time Record (Track Assignment) is installed.
[03/30 18:27:22    116s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:27:22    116s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.15 [6]--
[03/30 18:27:22    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### track-assign engine-init starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] ### Time Record (Track Assignment) is installed.
[03/30 18:27:22    116s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.17 [6]--
[03/30 18:27:22    116s] ### track-assign core-engine starts on Thu Mar 30 18:27:22 2023 with memory = 2122.67 (MB), peak = 2214.07 (MB)
[03/30 18:27:22    116s] #Start Track Assignment.
[03/30 18:27:22    116s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
[03/30 18:27:22    116s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
[03/30 18:27:23    116s] #Complete Track Assignment.
[03/30 18:27:23    116s] #Total wire length = 5281 um.
[03/30 18:27:23    116s] #Total half perimeter of net bounding box = 5250 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M2 = 556 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M3 = 3761 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M4 = 965 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:23    116s] #Total number of vias = 434
[03/30 18:27:23    116s] #Total number of multi-cut vias = 304 ( 70.0%)
[03/30 18:27:23    116s] #Total number of single cut vias = 130 ( 30.0%)
[03/30 18:27:23    116s] #Up-Via Summary (total 434):
[03/30 18:27:23    116s] #                   single-cut          multi-cut      Total
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] # M1               126 ( 65.6%)        66 ( 34.4%)        192
[03/30 18:27:23    116s] # M2                 0 (  0.0%)       191 (100.0%)        191
[03/30 18:27:23    116s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] #                  130 ( 30.0%)       304 ( 70.0%)        434 
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] ### track_assign design signature (56): route=1406456041
[03/30 18:27:23    116s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.20 [6]--
[03/30 18:27:23    116s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:27:23    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.09 (MB), peak = 2214.07 (MB)
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/30 18:27:23    116s] #Cpu time = 00:00:00
[03/30 18:27:23    116s] #Elapsed time = 00:00:01
[03/30 18:27:23    116s] #Increased memory = 7.45 (MB)
[03/30 18:27:23    116s] #Total memory = 2122.09 (MB)
[03/30 18:27:23    116s] #Peak memory = 2214.07 (MB)
[03/30 18:27:23    116s] #Using multithreading with 6 threads.
[03/30 18:27:23    116s] ### Time Record (Detail Routing) is installed.
[03/30 18:27:23    116s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Start Detail Routing..
[03/30 18:27:23    116s] #start initial detail routing ...
[03/30 18:27:23    116s] ### Design has 0 dirty nets, 10 dirty-areas)
[03/30 18:27:23    116s] # ECO: 0.0% of the total area was rechecked for DRC, and 12.5% required routing.
[03/30 18:27:23    116s] #   number of violations = 0
[03/30 18:27:23    116s] #3 out of 54 instances (5.6%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/30 18:27:23    116s] #0.0% of the total area is being checked for drcs
[03/30 18:27:23    116s] #0.0% of the total area was checked
[03/30 18:27:23    116s] ### Routing stats: routing = 14.78% dirty-area = 0.67%
[03/30 18:27:23    116s] #   number of violations = 0
[03/30 18:27:23    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.68 (MB), peak = 2214.07 (MB)
[03/30 18:27:23    116s] #Complete Detail Routing.
[03/30 18:27:23    116s] #Total wire length = 5284 um.
[03/30 18:27:23    116s] #Total half perimeter of net bounding box = 5250 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M2 = 561 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M3 = 3758 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M4 = 965 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:23    116s] #Total number of vias = 430
[03/30 18:27:23    116s] #Total number of multi-cut vias = 290 ( 67.4%)
[03/30 18:27:23    116s] #Total number of single cut vias = 140 ( 32.6%)
[03/30 18:27:23    116s] #Up-Via Summary (total 430):
[03/30 18:27:23    116s] #                   single-cut          multi-cut      Total
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] # M1               129 ( 67.2%)        63 ( 32.8%)        192
[03/30 18:27:23    116s] # M2                 7 (  3.7%)       180 ( 96.3%)        187
[03/30 18:27:23    116s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] #                  140 ( 32.6%)       290 ( 67.4%)        430 
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Total number of DRC violations = 0
[03/30 18:27:23    116s] ### Time Record (Detail Routing) is uninstalled.
[03/30 18:27:23    116s] #Cpu time = 00:00:00
[03/30 18:27:23    116s] #Elapsed time = 00:00:00
[03/30 18:27:23    116s] #Increased memory = 0.59 (MB)
[03/30 18:27:23    116s] #Total memory = 2122.68 (MB)
[03/30 18:27:23    116s] #Peak memory = 2214.07 (MB)
[03/30 18:27:23    116s] ### Time Record (Antenna Fixing) is installed.
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #start routing for process antenna violation fix ...
[03/30 18:27:23    116s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:27:23    116s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:27:23    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2121.82 (MB), peak = 2214.07 (MB)
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Total wire length = 5284 um.
[03/30 18:27:23    116s] #Total half perimeter of net bounding box = 5250 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M2 = 561 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M3 = 3758 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M4 = 965 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:23    116s] #Total number of vias = 430
[03/30 18:27:23    116s] #Total number of multi-cut vias = 290 ( 67.4%)
[03/30 18:27:23    116s] #Total number of single cut vias = 140 ( 32.6%)
[03/30 18:27:23    116s] #Up-Via Summary (total 430):
[03/30 18:27:23    116s] #                   single-cut          multi-cut      Total
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] # M1               129 ( 67.2%)        63 ( 32.8%)        192
[03/30 18:27:23    116s] # M2                 7 (  3.7%)       180 ( 96.3%)        187
[03/30 18:27:23    116s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] #                  140 ( 32.6%)       290 ( 67.4%)        430 
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Total number of DRC violations = 0
[03/30 18:27:23    116s] #Total number of process antenna violations = 0
[03/30 18:27:23    116s] #Total number of net violated process antenna rule = 0
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:27:23    116s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Total wire length = 5284 um.
[03/30 18:27:23    116s] #Total half perimeter of net bounding box = 5250 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M2 = 561 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M3 = 3758 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M4 = 965 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:23    116s] #Total number of vias = 430
[03/30 18:27:23    116s] #Total number of multi-cut vias = 290 ( 67.4%)
[03/30 18:27:23    116s] #Total number of single cut vias = 140 ( 32.6%)
[03/30 18:27:23    116s] #Up-Via Summary (total 430):
[03/30 18:27:23    116s] #                   single-cut          multi-cut      Total
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] # M1               129 ( 67.2%)        63 ( 32.8%)        192
[03/30 18:27:23    116s] # M2                 7 (  3.7%)       180 ( 96.3%)        187
[03/30 18:27:23    116s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] #                  140 ( 32.6%)       290 ( 67.4%)        430 
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Total number of DRC violations = 0
[03/30 18:27:23    116s] #Total number of process antenna violations = 0
[03/30 18:27:23    116s] #Total number of net violated process antenna rule = 0
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] ### Time Record (Antenna Fixing) is uninstalled.
[03/30 18:27:23    116s] ### Time Record (Post Route Wire Spreading) is installed.
[03/30 18:27:23    116s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Start Post Route wire spreading..
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Start data preparation for wire spreading...
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Data preparation is done on Thu Mar 30 18:27:23 2023
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] ### track-assign engine-init starts on Thu Mar 30 18:27:23 2023 with memory = 2124.79 (MB), peak = 2214.07 (MB)
[03/30 18:27:23    116s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.24 [6]--
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Start Post Route Wire Spread.
[03/30 18:27:23    116s] #Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 5 hboxes.
[03/30 18:27:23    116s] #Complete Post Route Wire Spread.
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #Total wire length = 5284 um.
[03/30 18:27:23    116s] #Total half perimeter of net bounding box = 5250 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M2 = 561 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M3 = 3758 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M4 = 965 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:23    116s] #Total number of vias = 430
[03/30 18:27:23    116s] #Total number of multi-cut vias = 290 ( 67.4%)
[03/30 18:27:23    116s] #Total number of single cut vias = 140 ( 32.6%)
[03/30 18:27:23    116s] #Up-Via Summary (total 430):
[03/30 18:27:23    116s] #                   single-cut          multi-cut      Total
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] # M1               129 ( 67.2%)        63 ( 32.8%)        192
[03/30 18:27:23    116s] # M2                 7 (  3.7%)       180 ( 96.3%)        187
[03/30 18:27:23    116s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:23    116s] #                  140 ( 32.6%)       290 ( 67.4%)        430 
[03/30 18:27:23    116s] #
[03/30 18:27:23    116s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:27:23    116s] #   number of violations = 0
[03/30 18:27:23    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2123.34 (MB), peak = 2214.07 (MB)
[03/30 18:27:23    116s] #CELL_VIEW writeback_controller,init has no DRC violation.
[03/30 18:27:23    116s] #Total number of DRC violations = 0
[03/30 18:27:23    116s] #Total number of process antenna violations = 0
[03/30 18:27:23    116s] #Total number of net violated process antenna rule = 0
[03/30 18:27:23    116s] #Post Route wire spread is done.
[03/30 18:27:23    116s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/30 18:27:23    116s] #Total wire length = 5284 um.
[03/30 18:27:23    116s] #Total half perimeter of net bounding box = 5250 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M2 = 561 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M3 = 3758 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M4 = 965 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:23    116s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:23    116s] #Total number of vias = 430
[03/30 18:27:23    116s] #Total number of multi-cut vias = 290 ( 67.4%)
[03/30 18:27:23    116s] #Total number of single cut vias = 140 ( 32.6%)
[03/30 18:27:23    116s] #Up-Via Summary (total 430):
[03/30 18:27:23    116s] #                   single-cut          multi-cut      Total
[03/30 18:27:23    116s] #-----------------------------------------------------------
[03/30 18:27:24    116s] # M1               129 ( 67.2%)        63 ( 32.8%)        192
[03/30 18:27:24    116s] # M2                 7 (  3.7%)       180 ( 96.3%)        187
[03/30 18:27:24    116s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:24    116s] #-----------------------------------------------------------
[03/30 18:27:24    116s] #                  140 ( 32.6%)       290 ( 67.4%)        430 
[03/30 18:27:24    116s] #
[03/30 18:27:24    116s] #detailRoute Statistics:
[03/30 18:27:24    116s] #Cpu time = 00:00:00
[03/30 18:27:24    116s] #Elapsed time = 00:00:01
[03/30 18:27:24    116s] #Increased memory = 1.25 (MB)
[03/30 18:27:24    116s] #Total memory = 2123.34 (MB)
[03/30 18:27:24    116s] #Peak memory = 2214.07 (MB)
[03/30 18:27:24    116s] #Skip updating routing design signature in db-snapshot flow
[03/30 18:27:24    116s] ### global_detail_route design signature (69): route=639974958 flt_obj=0 vio=1905142130 shield_wire=1
[03/30 18:27:24    116s] ### Time Record (DB Export) is installed.
[03/30 18:27:24    116s] ### export design design signature (70): route=639974958 fixed_route=1612204297 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1896154020 dirty_area=0 del_dirty_area=0 cell=21463355 placement=99780326 pin_access=672470243 inst_pattern=1
[03/30 18:27:24    116s] #	no debugging net set
[03/30 18:27:24    116s] ### Time Record (DB Export) is uninstalled.
[03/30 18:27:24    116s] ### Time Record (Post Callback) is installed.
[03/30 18:27:24    116s] ### Time Record (Post Callback) is uninstalled.
[03/30 18:27:24    116s] #
[03/30 18:27:24    116s] #globalDetailRoute statistics:
[03/30 18:27:24    116s] #Cpu time = 00:00:01
[03/30 18:27:24    116s] #Elapsed time = 00:00:02
[03/30 18:27:24    116s] #Increased memory = -169.44 (MB)
[03/30 18:27:24    116s] #Total memory = 1942.11 (MB)
[03/30 18:27:24    116s] #Peak memory = 2214.07 (MB)
[03/30 18:27:24    116s] #Number of warnings = 4
[03/30 18:27:24    116s] #Total number of warnings = 18
[03/30 18:27:24    116s] #Number of fails = 0
[03/30 18:27:24    116s] #Total number of fails = 0
[03/30 18:27:24    116s] #Complete globalDetailRoute on Thu Mar 30 18:27:24 2023
[03/30 18:27:24    116s] #
[03/30 18:27:24    116s] ### import design signature (71): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=672470243 inst_pattern=1
[03/30 18:27:24    116s] ### Time Record (globalDetailRoute) is uninstalled.
[03/30 18:27:24    116s] ### 
[03/30 18:27:24    116s] ###   Scalability Statistics
[03/30 18:27:24    116s] ### 
[03/30 18:27:24    116s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:27:24    116s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/30 18:27:24    116s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:27:24    116s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:24    116s] ###   Entire Command                |        00:00:01|        00:00:02|             0.4|
[03/30 18:27:24    116s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:27:24    116s] ### 
[03/30 18:27:24    116s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:02.2 (0.4), totSession cpu/real = 0:01:56.7/0:08:45.7 (0.2), mem = 2899.8M
[03/30 18:27:24    116s] 
[03/30 18:27:24    116s] =============================================================================================
[03/30 18:27:24    116s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   21.14-s109_1
[03/30 18:27:24    116s] =============================================================================================
[03/30 18:27:24    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:24    116s] ---------------------------------------------------------------------------------------------
[03/30 18:27:24    116s] [ GlobalRoute            ]      1   0:00:00.3  (  14.1 % )     0:00:00.3 /  0:00:00.1    0.4
[03/30 18:27:24    116s] [ DetailRoute            ]      1   0:00:00.5  (  22.0 % )     0:00:00.5 /  0:00:00.2    0.4
[03/30 18:27:24    116s] [ MISC                   ]          0:00:01.4  (  63.9 % )     0:00:01.4 /  0:00:00.6    0.4
[03/30 18:27:24    116s] ---------------------------------------------------------------------------------------------
[03/30 18:27:24    116s]  EcoRoute #1 TOTAL                  0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:00.9    0.4
[03/30 18:27:24    116s] ---------------------------------------------------------------------------------------------
[03/30 18:27:24    116s] 
[03/30 18:27:24    116s] **optDesign ... cpu = 0:00:13, real = 0:00:18, mem = 1937.2M, totSessionCpu=0:01:57 **
[03/30 18:27:24    116s] New Signature Flow (restoreNanoRouteOptions) ....
[03/30 18:27:24    116s] **INFO: flowCheckPoint #5 PostEcoSummary
[03/30 18:27:24    116s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/30 18:27:24    116s] 
[03/30 18:27:24    116s] Trim Metal Layers:
[03/30 18:27:24    116s] LayerId::1 widthSet size::1
[03/30 18:27:24    116s] LayerId::2 widthSet size::1
[03/30 18:27:24    116s] LayerId::3 widthSet size::1
[03/30 18:27:24    116s] LayerId::4 widthSet size::1
[03/30 18:27:24    116s] LayerId::5 widthSet size::1
[03/30 18:27:24    116s] LayerId::6 widthSet size::1
[03/30 18:27:24    116s] LayerId::7 widthSet size::1
[03/30 18:27:24    116s] LayerId::8 widthSet size::1
[03/30 18:27:24    116s] eee: pegSigSF::1.070000
[03/30 18:27:24    116s] Initializing multi-corner resistance tables ...
[03/30 18:27:24    116s] eee: l::1 avDens::0.098373 usedTrk::451.533610 availTrk::4590.000000 sigTrk::451.533610
[03/30 18:27:24    116s] eee: l::2 avDens::0.007161 usedTrk::23.201167 availTrk::3240.000000 sigTrk::23.201167
[03/30 18:27:24    116s] eee: l::3 avDens::0.050464 usedTrk::231.630528 availTrk::4590.000000 sigTrk::231.630528
[03/30 18:27:24    116s] eee: l::4 avDens::0.044218 usedTrk::202.960306 availTrk::4590.000000 sigTrk::202.960306
[03/30 18:27:24    116s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:27:24    116s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:27:24    116s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:27:24    116s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:27:24    116s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.182544 aWlH=0.000000 lMod=0 pMax=0.850900 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/30 18:27:24    116s] ### Net info: total nets: 141
[03/30 18:27:24    116s] ### Net info: dirty nets: 0
[03/30 18:27:24    116s] ### Net info: marked as disconnected nets: 0
[03/30 18:27:24    116s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/30 18:27:24    116s] #num needed restored net=0
[03/30 18:27:24    116s] #need_extraction net=0 (total=141)
[03/30 18:27:24    116s] ### Net info: fully routed nets: 86
[03/30 18:27:24    116s] ### Net info: trivial (< 2 pins) nets: 55
[03/30 18:27:24    116s] ### Net info: unrouted nets: 0
[03/30 18:27:24    116s] ### Net info: re-extraction nets: 0
[03/30 18:27:24    116s] ### Net info: ignored nets: 0
[03/30 18:27:24    116s] ### Net info: skip routing nets: 0
[03/30 18:27:24    116s] ### import design signature (72): route=1397835927 fixed_route=1397835927 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1383657542 dirty_area=0 del_dirty_area=0 cell=21463355 placement=99780326 pin_access=672470243 inst_pattern=1
[03/30 18:27:24    116s] #Extract in post route mode
[03/30 18:27:24    116s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/30 18:27:24    116s] #Fast data preparation for tQuantus.
[03/30 18:27:24    116s] #Start routing data preparation on Thu Mar 30 18:27:24 2023
[03/30 18:27:24    116s] #
[03/30 18:27:24    116s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/30 18:27:24    116s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:24    116s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:24    116s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:24    116s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:24    116s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:24    116s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:24    116s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:24    116s] #Regenerating Ggrids automatically.
[03/30 18:27:24    116s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:27:24    116s] #Using automatically generated G-grids.
[03/30 18:27:24    116s] #Done routing data preparation.
[03/30 18:27:24    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.20 (MB), peak = 2214.07 (MB)
[03/30 18:27:24    116s] #Start routing data preparation on Thu Mar 30 18:27:24 2023
[03/30 18:27:24    116s] #
[03/30 18:27:24    116s] #Minimum voltage of a net in the design = 0.000.
[03/30 18:27:24    116s] #Maximum voltage of a net in the design = 1.200.
[03/30 18:27:24    116s] #Voltage range [0.000 - 1.200] has 135 nets.
[03/30 18:27:24    116s] #Voltage range [1.200 - 1.200] has 1 net.
[03/30 18:27:24    116s] #Voltage range [0.000 - 0.000] has 5 nets.
[03/30 18:27:24    116s] #Build and mark too close pins for the same net.
[03/30 18:27:24    116s] #Regenerating Ggrids automatically.
[03/30 18:27:24    116s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:27:24    116s] #Using automatically generated G-grids.
[03/30 18:27:24    116s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/30 18:27:24    116s] #Done routing data preparation.
[03/30 18:27:24    116s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1947.87 (MB), peak = 2214.07 (MB)
[03/30 18:27:24    116s] #
[03/30 18:27:24    116s] #Start tQuantus RC extraction...
[03/30 18:27:24    116s] #Start building rc corner(s)...
[03/30 18:27:24    116s] #Number of RC Corner = 1
[03/30 18:27:24    116s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/30 18:27:24    116s] #M1 -> M1 (1)
[03/30 18:27:24    116s] #M2 -> M2 (2)
[03/30 18:27:24    116s] #M3 -> M3 (3)
[03/30 18:27:24    116s] #M4 -> M4 (4)
[03/30 18:27:24    116s] #M5 -> M5 (5)
[03/30 18:27:24    116s] #M6 -> M6 (6)
[03/30 18:27:24    116s] #MQ -> MQ (7)
[03/30 18:27:24    116s] #LM -> LM (8)
[03/30 18:27:24    116s] #SADV-On
[03/30 18:27:24    116s] # Corner(s) : 
[03/30 18:27:24    116s] #rc-typ [25.00]
[03/30 18:27:25    117s] # Corner id: 0
[03/30 18:27:25    117s] # Layout Scale: 1.000000
[03/30 18:27:25    117s] # Has Metal Fill model: yes
[03/30 18:27:25    117s] # Temperature was set
[03/30 18:27:25    117s] # Temperature : 25.000000
[03/30 18:27:25    117s] # Ref. Temp   : 25.000000
[03/30 18:27:25    117s] #SADV-Off
[03/30 18:27:25    117s] #total pattern=120 [8, 324]
[03/30 18:27:25    117s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/30 18:27:25    117s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:27:25    117s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/30 18:27:25    117s] #number model r/c [1,1] [8,324] read
[03/30 18:27:25    117s] #0 rcmodel(s) requires rebuild
[03/30 18:27:25    117s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1948.92 (MB), peak = 2214.07 (MB)
[03/30 18:27:25    117s] #Start building rc corner(s)...
[03/30 18:27:25    117s] #Number of RC Corner = 1
[03/30 18:27:25    117s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/30 18:27:25    117s] #M1 -> M1 (1)
[03/30 18:27:25    117s] #M2 -> M2 (2)
[03/30 18:27:25    117s] #M3 -> M3 (3)
[03/30 18:27:25    117s] #M4 -> M4 (4)
[03/30 18:27:25    117s] #M5 -> M5 (5)
[03/30 18:27:25    117s] #M6 -> M6 (6)
[03/30 18:27:25    117s] #MQ -> MQ (7)
[03/30 18:27:25    117s] #LM -> LM (8)
[03/30 18:27:25    117s] #SADV-On
[03/30 18:27:25    117s] # Corner(s) : 
[03/30 18:27:25    117s] #rc-typ [25.00]
[03/30 18:27:26    118s] # Corner id: 0
[03/30 18:27:26    118s] # Layout Scale: 1.000000
[03/30 18:27:26    118s] # Has Metal Fill model: yes
[03/30 18:27:26    118s] # Temperature was set
[03/30 18:27:26    118s] # Temperature : 25.000000
[03/30 18:27:26    118s] # Ref. Temp   : 25.000000
[03/30 18:27:26    118s] #SADV-Off
[03/30 18:27:26    118s] #total pattern=120 [8, 324]
[03/30 18:27:26    118s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/30 18:27:26    118s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:27:26    118s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/30 18:27:26    118s] #number model r/c [1,1] [8,324] read
[03/30 18:27:26    118s] #0 rcmodel(s) requires rebuild
[03/30 18:27:26    118s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1948.01 (MB), peak = 2214.07 (MB)
[03/30 18:27:26    118s] #Finish check_net_pin_list step Enter extract
[03/30 18:27:26    118s] #Start init net ripin tree building
[03/30 18:27:26    118s] #Finish init net ripin tree building
[03/30 18:27:26    118s] #Cpu time = 00:00:00
[03/30 18:27:26    118s] #Elapsed time = 00:00:00
[03/30 18:27:26    118s] #Increased memory = 0.00 (MB)
[03/30 18:27:26    118s] #Total memory = 1948.01 (MB)
[03/30 18:27:26    118s] #Peak memory = 2214.07 (MB)
[03/30 18:27:26    118s] #Using multithreading with 6 threads.
[03/30 18:27:26    118s] #begin processing metal fill model file
[03/30 18:27:26    118s] #end processing metal fill model file
[03/30 18:27:26    118s] #Length limit = 200 pitches
[03/30 18:27:26    118s] #opt mode = 2
[03/30 18:27:26    118s] #Finish check_net_pin_list step Fix net pin list
[03/30 18:27:26    118s] #Start generate extraction boxes.
[03/30 18:27:26    118s] #
[03/30 18:27:26    118s] #Extract using 30 x 30 Hboxes
[03/30 18:27:26    118s] #5x2 initial hboxes
[03/30 18:27:26    118s] #Use area based hbox pruning.
[03/30 18:27:26    118s] #0/0 hboxes pruned.
[03/30 18:27:26    118s] #Complete generating extraction boxes.
[03/30 18:27:26    118s] #Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[03/30 18:27:26    118s] #Process 0 special clock nets for rc extraction
[03/30 18:27:26    118s] #Total 86 nets were built. 12 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/30 18:27:27    118s] #Run Statistics for Extraction:
[03/30 18:27:27    118s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:27    118s] #   Increased memory =    13.91 (MB), total memory =  1961.89 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:27    118s] #Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d
[03/30 18:27:27    118s] #Finish registering nets and terms for rcdb.
[03/30 18:27:27    118s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1952.79 (MB), peak = 2214.07 (MB)
[03/30 18:27:27    118s] #RC Statistics: 445 Res, 300 Ground Cap, 96 XCap (Edge to Edge)
[03/30 18:27:27    118s] #RC V/H edge ratio: 0.84, Avg V/H Edge Length: 9785.07 (335), Avg L-Edge Length: 10758.62 (58)
[03/30 18:27:27    118s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d.
[03/30 18:27:27    118s] #Start writing RC data.
[03/30 18:27:27    118s] #Finish writing RC data
[03/30 18:27:27    118s] #Finish writing rcdb with 531 nodes, 445 edges, and 210 xcaps
[03/30 18:27:27    118s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1949.16 (MB), peak = 2214.07 (MB)
[03/30 18:27:27    118s] Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d' ...
[03/30 18:27:27    118s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d' for reading (mem: 2958.559M)
[03/30 18:27:27    118s] Reading RCDB with compressed RC data.
[03/30 18:27:27    118s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d' for content verification (mem: 2958.559M)
[03/30 18:27:27    118s] Reading RCDB with compressed RC data.
[03/30 18:27:27    118s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d': 0 access done (mem: 2958.559M)
[03/30 18:27:27    118s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d': 0 access done (mem: 2958.559M)
[03/30 18:27:28    118s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2958.559M)
[03/30 18:27:28    118s] Following multi-corner parasitics specified:
[03/30 18:27:28    118s] 	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d (rcdb)
[03/30 18:27:28    118s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d' for reading (mem: 2958.559M)
[03/30 18:27:28    118s] Reading RCDB with compressed RC data.
[03/30 18:27:28    118s] 		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d specified
[03/30 18:27:28    118s] Cell writeback_controller, hinst 
[03/30 18:27:28    118s] processing rcdb (/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d) for hinst (top) of cell (writeback_controller);
[03/30 18:27:28    118s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d': 0 access done (mem: 2974.559M)
[03/30 18:27:28    118s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2958.559M)
[03/30 18:27:28    118s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_qZyFfq.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 2958.559M)
[03/30 18:27:28    118s] Reading RCDB with compressed RC data.
[03/30 18:27:29    119s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_qZyFfq.rcdb.d/writeback_controller.rcdb.d': 0 access done (mem: 2958.559M)
[03/30 18:27:29    119s] Lumped Parasitic Loading Completed (total cpu=0:00:01.3, real=0:00:01.0, current mem=2958.559M)
[03/30 18:27:29    119s] Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:01.0 mem: 2958.559M)
[03/30 18:27:29    119s] #
[03/30 18:27:29    119s] #Restore RCDB.
[03/30 18:27:29    119s] #
[03/30 18:27:29    119s] #Complete tQuantus RC extraction.
[03/30 18:27:29    119s] #Cpu time = 00:00:03
[03/30 18:27:29    119s] #Elapsed time = 00:00:05
[03/30 18:27:29    119s] #Increased memory = 1.34 (MB)
[03/30 18:27:29    119s] #Total memory = 1949.20 (MB)
[03/30 18:27:29    119s] #Peak memory = 2214.07 (MB)
[03/30 18:27:29    119s] #
[03/30 18:27:29    119s] #12 inserted nodes are removed
[03/30 18:27:29    119s] ### export design design signature (74): route=969112364 fixed_route=969112364 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1806652450 dirty_area=0 del_dirty_area=0 cell=21463355 placement=99780326 pin_access=672470243 inst_pattern=1
[03/30 18:27:29    119s] #	no debugging net set
[03/30 18:27:29    120s] ### import design signature (75): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=672470243 inst_pattern=1
[03/30 18:27:29    120s] #Start Inst Signature in MT(0)
[03/30 18:27:29    120s] #Start Net Signature in MT(43770949)
[03/30 18:27:29    120s] #Calculate SNet Signature in MT (66806135)
[03/30 18:27:29    120s] #Run time and memory report for RC extraction:
[03/30 18:27:29    120s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[03/30 18:27:29    120s] #Run Statistics for snet signature:
[03/30 18:27:29    120s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.48/6, scale score = 0.25.
[03/30 18:27:29    120s] #    Increased memory =     0.00 (MB), total memory =  1942.13 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:29    120s] #Run Statistics for Net Final Signature:
[03/30 18:27:29    120s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:29    120s] #   Increased memory =     0.00 (MB), total memory =  1942.13 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:29    120s] #Run Statistics for Net launch:
[03/30 18:27:29    120s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.22/6, scale score = 0.20.
[03/30 18:27:29    120s] #    Increased memory =     0.63 (MB), total memory =  1942.13 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:29    120s] #Run Statistics for Net init_dbsNet_slist:
[03/30 18:27:29    120s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:29    120s] #   Increased memory =     0.00 (MB), total memory =  1941.50 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:29    120s] #Run Statistics for net signature:
[03/30 18:27:29    120s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/6, scale score = 0.20.
[03/30 18:27:29    120s] #    Increased memory =     0.63 (MB), total memory =  1942.13 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:29    120s] #Run Statistics for inst signature:
[03/30 18:27:29    120s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.15/6, scale score = 0.02.
[03/30 18:27:29    120s] #    Increased memory =    -0.13 (MB), total memory =  1941.50 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:29    120s] **optDesign ... cpu = 0:00:16, real = 0:00:23, mem = 1942.1M, totSessionCpu=0:02:00 **
[03/30 18:27:29    120s] Starting delay calculation for Setup views
[03/30 18:27:29    120s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:27:29    120s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:27:29    120s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:27:30    120s] #################################################################################
[03/30 18:27:30    120s] # Design Stage: PostRoute
[03/30 18:27:30    120s] # Design Name: writeback_controller
[03/30 18:27:30    120s] # Design Mode: 130nm
[03/30 18:27:30    120s] # Analysis Mode: MMMC OCV 
[03/30 18:27:30    120s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:27:30    120s] # Signoff Settings: SI On 
[03/30 18:27:30    120s] #################################################################################
[03/30 18:27:30    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 2870.6M, InitMEM = 2870.6M)
[03/30 18:27:30    120s] Setting infinite Tws ...
[03/30 18:27:30    120s] First Iteration Infinite Tw... 
[03/30 18:27:30    120s] Calculate early delays in OCV mode...
[03/30 18:27:30    120s] Calculate late delays in OCV mode...
[03/30 18:27:30    120s] Start delay calculation (fullDC) (6 T). (MEM=2870.61)
[03/30 18:27:30    120s] End AAE Lib Interpolated Model. (MEM=2882.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:30    120s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_qZyFfq.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 2882.215M)
[03/30 18:27:30    120s] Reading RCDB with compressed RC data.
[03/30 18:27:30    120s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2882.2M)
[03/30 18:27:30    120s] AAE_INFO: 6 threads acquired from CTE.
[03/30 18:27:30    120s] Total number of fetched objects 98
[03/30 18:27:30    120s] AAE_INFO-618: Total number of nets in the design is 141,  97.2 percent of the nets selected for SI analysis
[03/30 18:27:30    120s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:30    120s] End delay calculation. (MEM=3137.83 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:27:30    120s] End delay calculation (fullDC). (MEM=3137.83 CPU=0:00:00.2 REAL=0:00:00.0)
[03/30 18:27:30    120s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3137.8M) ***
[03/30 18:27:30    120s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3129.8M)
[03/30 18:27:30    120s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:27:30    120s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3129.8M)
[03/30 18:27:30    120s] Starting SI iteration 2
[03/30 18:27:30    120s] Calculate early delays in OCV mode...
[03/30 18:27:30    120s] Calculate late delays in OCV mode...
[03/30 18:27:30    120s] Start delay calculation (fullDC) (6 T). (MEM=2973.99)
[03/30 18:27:30    120s] End AAE Lib Interpolated Model. (MEM=2973.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:30    120s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:27:30    120s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 98. 
[03/30 18:27:30    120s] Total number of fetched objects 98
[03/30 18:27:30    120s] AAE_INFO-618: Total number of nets in the design is 141,  4.3 percent of the nets selected for SI analysis
[03/30 18:27:30    120s] End delay calculation. (MEM=3222.02 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:27:30    120s] End delay calculation (fullDC). (MEM=3222.02 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:27:30    120s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3222.0M) ***
[03/30 18:27:31    121s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:02:01 mem=3228.0M)
[03/30 18:27:31    121s] End AAE Lib Interpolated Model. (MEM=3228.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:31    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3228.0M, EPOCH TIME: 1680215251.091915
[03/30 18:27:31    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] 
[03/30 18:27:31    121s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:31    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.032, MEM:3260.0M, EPOCH TIME: 1680215251.124344
[03/30 18:27:31    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3258.5M, EPOCH TIME: 1680215251.244722
[03/30 18:27:31    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] 
[03/30 18:27:31    121s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:31    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.036, MEM:3260.0M, EPOCH TIME: 1680215251.280615
[03/30 18:27:31    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] Density: 1.481%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2118.4M, totSessionCpu=0:02:01 **
[03/30 18:27:31    121s] Executing marking Critical Nets1
[03/30 18:27:31    121s] **INFO: flowCheckPoint #6 OptimizationRecovery
[03/30 18:27:31    121s] *** Timing Is met
[03/30 18:27:31    121s] *** Check timing (0:00:00.0)
[03/30 18:27:31    121s] Running postRoute recovery in postEcoRoute mode
[03/30 18:27:31    121s] **optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2118.5M, totSessionCpu=0:02:01 **
[03/30 18:27:31    121s]   Timing/DRV Snapshot: (TGT)
[03/30 18:27:31    121s]      Weighted WNS: 0.000
[03/30 18:27:31    121s]       All  PG WNS: 0.000
[03/30 18:27:31    121s]       High PG WNS: 0.000
[03/30 18:27:31    121s]       All  PG TNS: 0.000
[03/30 18:27:31    121s]       High PG TNS: 0.000
[03/30 18:27:31    121s]       Low  PG TNS: 0.000
[03/30 18:27:31    121s]          Tran DRV: 0 (0)
[03/30 18:27:31    121s]           Cap DRV: 0 (0)
[03/30 18:27:31    121s]        Fanout DRV: 0 (0)
[03/30 18:27:31    121s]            Glitch: 0 (0)
[03/30 18:27:31    121s]    Category Slack: { [L, 0.048] [H, 0.890] }
[03/30 18:27:31    121s] 
[03/30 18:27:31    121s] Checking setup slack degradation ...
[03/30 18:27:31    121s] 
[03/30 18:27:31    121s] Recovery Manager:
[03/30 18:27:31    121s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/30 18:27:31    121s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/30 18:27:31    121s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/30 18:27:31    121s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/30 18:27:31    121s] 
[03/30 18:27:31    121s] Checking DRV degradation...
[03/30 18:27:31    121s] 
[03/30 18:27:31    121s] Recovery Manager:
[03/30 18:27:31    121s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/30 18:27:31    121s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/30 18:27:31    121s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/30 18:27:31    121s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/30 18:27:31    121s] 
[03/30 18:27:31    121s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/30 18:27:31    121s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3022.17M, totSessionCpu=0:02:01).
[03/30 18:27:31    121s] **optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2118.5M, totSessionCpu=0:02:01 **
[03/30 18:27:31    121s] 
[03/30 18:27:31    121s] Latch borrow mode reset to max_borrow
[03/30 18:27:31    121s] **INFO: flowCheckPoint #7 FinalSummary
[03/30 18:27:31    121s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_route_0
[03/30 18:27:31    121s] **optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2115.1M, totSessionCpu=0:02:02 **
[03/30 18:27:31    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2984.7M, EPOCH TIME: 1680215251.606109
[03/30 18:27:31    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] 
[03/30 18:27:31    121s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:31    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.026, MEM:3016.7M, EPOCH TIME: 1680215251.631845
[03/30 18:27:31    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:31    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:37    121s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3024.3M, EPOCH TIME: 1680215257.874453
[03/30 18:27:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:37    121s] 
[03/30 18:27:37    121s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:37    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.027, MEM:3025.8M, EPOCH TIME: 1680215257.901443
[03/30 18:27:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:37    121s] Density: 1.481%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3025.8M, EPOCH TIME: 1680215257.914283
[03/30 18:27:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:37    121s] 
[03/30 18:27:37    121s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:37    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.072, MEM:3025.8M, EPOCH TIME: 1680215257.986688
[03/30 18:27:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    121s] **optDesign ... cpu = 0:00:18, real = 0:00:32, mem = 2119.9M, totSessionCpu=0:02:02 **
[03/30 18:27:38    121s]  ReSet Options after AAE Based Opt flow 
[03/30 18:27:38    121s] 
[03/30 18:27:38    121s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:27:38    121s] Deleting Lib Analyzer.
[03/30 18:27:38    121s] 
[03/30 18:27:38    121s] TimeStamp Deleting Cell Server End ...
[03/30 18:27:38    121s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/30 18:27:38    121s] Type 'man IMPOPT-3195' for more detail.
[03/30 18:27:38    121s] *** Finished optDesign ***
[03/30 18:27:38    121s] 
[03/30 18:27:38    121s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:18.1 real=0:00:32.0)
[03/30 18:27:38    121s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:27:38    121s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.4 real=0:00:10.6)
[03/30 18:27:38    121s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.8 real=0:00:02.3)
[03/30 18:27:38    121s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:27:38    121s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.1 real=0:00:01.2)
[03/30 18:27:38    121s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.7)
[03/30 18:27:38    121s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:03.2 real=0:00:03.4)
[03/30 18:27:38    121s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.4)
[03/30 18:27:38    121s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.9 real=0:00:02.3)
[03/30 18:27:38    121s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.3 real=0:00:01.7)
[03/30 18:27:38    121s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:27:38    121s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/30 18:27:38    121s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:27:38    121s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/30 18:27:38    121s] Info: Destroy the CCOpt slew target map.
[03/30 18:27:38    121s] clean pInstBBox. size 0
[03/30 18:27:38    121s] All LLGs are deleted
[03/30 18:27:38    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3017.8M, EPOCH TIME: 1680215258.194625
[03/30 18:27:38    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3017.8M, EPOCH TIME: 1680215258.194821
[03/30 18:27:38    121s] Info: pop threads available for lower-level modules during optimization.
[03/30 18:27:38    121s] *** optDesign #1 [finish] : cpu/real = 0:00:18.0/0:00:31.7 (0.6), totSession cpu/real = 0:02:01.9/0:08:59.6 (0.2), mem = 3017.8M
[03/30 18:27:38    121s] 
[03/30 18:27:38    121s] =============================================================================================
[03/30 18:27:38    121s]  Final TAT Report : optDesign #1                                                21.14-s109_1
[03/30 18:27:38    121s] =============================================================================================
[03/30 18:27:38    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:38    121s] ---------------------------------------------------------------------------------------------
[03/30 18:27:38    121s] [ InitOpt                ]      1   0:00:01.2  (   3.9 % )     0:00:01.3 /  0:00:00.9    0.7
[03/30 18:27:38    121s] [ WnsOpt                 ]      1   0:00:02.2  (   7.0 % )     0:00:02.2 /  0:00:02.2    1.0
[03/30 18:27:38    121s] [ DrvOpt                 ]      1   0:00:01.5  (   4.6 % )     0:00:01.5 /  0:00:01.4    1.0
[03/30 18:27:38    121s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:38    121s] [ LayerAssignment        ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.5
[03/30 18:27:38    121s] [ OptSummaryReport       ]      5   0:00:00.6  (   2.0 % )     0:00:07.1 /  0:00:00.8    0.1
[03/30 18:27:38    121s] [ DrvReport              ]      9   0:00:06.2  (  19.5 % )     0:00:06.2 /  0:00:00.1    0.0
[03/30 18:27:38    121s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:38    121s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   2.9 % )     0:00:00.9 /  0:00:00.9    0.9
[03/30 18:27:38    121s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.4
[03/30 18:27:38    121s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.5
[03/30 18:27:38    121s] [ ClockDrv               ]      1   0:00:01.2  (   3.9 % )     0:00:01.2 /  0:00:01.1    0.9
[03/30 18:27:38    121s] [ EcoRoute               ]      1   0:00:02.2  (   6.9 % )     0:00:02.2 /  0:00:00.9    0.4
[03/30 18:27:38    121s] [ ExtractRC              ]      2   0:00:10.6  (  33.4 % )     0:00:10.6 /  0:00:06.4    0.6
[03/30 18:27:38    121s] [ TimingUpdate           ]     19   0:00:02.4  (   7.4 % )     0:00:03.6 /  0:00:02.8    0.8
[03/30 18:27:38    121s] [ FullDelayCalc          ]      4   0:00:01.2  (   3.9 % )     0:00:01.2 /  0:00:01.0    0.8
[03/30 18:27:38    121s] [ TimingReport           ]      5   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.8
[03/30 18:27:38    121s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[03/30 18:27:38    121s] [ MISC                   ]          0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:00.5    0.7
[03/30 18:27:38    121s] ---------------------------------------------------------------------------------------------
[03/30 18:27:38    121s]  optDesign #1 TOTAL                 0:00:31.7  ( 100.0 % )     0:00:31.7 /  0:00:18.0    0.6
[03/30 18:27:38    121s] ---------------------------------------------------------------------------------------------
[03/30 18:27:38    121s] 
[03/30 18:27:38    121s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_route_0_hold
[03/30 18:27:38    121s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2111.5M, totSessionCpu=0:02:02 **
[03/30 18:27:38    121s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:01.9/0:08:59.6 (0.2), mem = 3011.8M
[03/30 18:27:38    121s] Info: 6 threads available for lower-level modules during optimization.
[03/30 18:27:38    121s] GigaOpt running with 6 threads.
[03/30 18:27:38    121s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:01.9/0:08:59.6 (0.2), mem = 3011.8M
[03/30 18:27:38    121s] **INFO: User settings:
[03/30 18:27:38    121s] setNanoRouteMode -drouteAntennaFactor                           1
[03/30 18:27:38    121s] setNanoRouteMode -drouteAutoStop                                false
[03/30 18:27:38    121s] setNanoRouteMode -drouteFixAntenna                              true
[03/30 18:27:38    121s] setNanoRouteMode -drouteOnGridOnly                              none
[03/30 18:27:38    121s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[03/30 18:27:38    121s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/30 18:27:38    121s] setNanoRouteMode -drouteStartIteration                          0
[03/30 18:27:38    121s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/30 18:27:38    121s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/30 18:27:38    121s] setNanoRouteMode -extractDesignSignature                        114085256
[03/30 18:27:38    121s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/30 18:27:38    121s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/30 18:27:38    121s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/30 18:27:38    121s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/30 18:27:38    121s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/30 18:27:38    121s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/30 18:27:38    121s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/30 18:27:38    121s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/30 18:27:38    121s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/30 18:27:38    121s] setNanoRouteMode -routeSiEffort                                 max
[03/30 18:27:38    121s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/30 18:27:38    121s] setNanoRouteMode -routeWithSiDriven                             true
[03/30 18:27:38    121s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/30 18:27:38    121s] setNanoRouteMode -routeWithTimingDriven                         true
[03/30 18:27:38    121s] setNanoRouteMode -routeWithViaInPin                             true
[03/30 18:27:38    121s] setNanoRouteMode -timingEngine                                  .timing_file_2029537.tif.gz
[03/30 18:27:38    121s] setDesignMode -process                                          130
[03/30 18:27:38    121s] setExtractRCMode -coupled                                       true
[03/30 18:27:38    121s] setExtractRCMode -coupling_c_th                                 0.4
[03/30 18:27:38    121s] setExtractRCMode -effortLevel                                   medium
[03/30 18:27:38    121s] setExtractRCMode -engine                                        postRoute
[03/30 18:27:38    121s] setExtractRCMode -noCleanRCDB                                   true
[03/30 18:27:38    121s] setExtractRCMode -nrNetInMemory                                 100000
[03/30 18:27:38    121s] setExtractRCMode -relative_c_th                                 1
[03/30 18:27:38    121s] setExtractRCMode -total_c_th                                    0
[03/30 18:27:38    121s] setDelayCalMode -enable_high_fanout                             true
[03/30 18:27:38    121s] setDelayCalMode -engine                                         aae
[03/30 18:27:38    121s] setDelayCalMode -ignoreNetLoad                                  false
[03/30 18:27:38    121s] setDelayCalMode -reportOutBound                                 true
[03/30 18:27:38    121s] setDelayCalMode -SIAware                                        true
[03/30 18:27:38    121s] setDelayCalMode -socv_accuracy_mode                             low
[03/30 18:27:38    121s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/30 18:27:38    121s] setOptMode -addInst                                             true
[03/30 18:27:38    121s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/30 18:27:38    121s] setOptMode -allEndPoints                                        true
[03/30 18:27:38    121s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/30 18:27:38    121s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/30 18:27:38    121s] setOptMode -deleteInst                                          true
[03/30 18:27:38    121s] setOptMode -drcMargin                                           0.1
[03/30 18:27:38    121s] setOptMode -effort                                              high
[03/30 18:27:38    121s] setOptMode -fixDrc                                              true
[03/30 18:27:38    121s] setOptMode -fixFanoutLoad                                       true
[03/30 18:27:38    121s] setOptMode -holdTargetSlack                                     0.05
[03/30 18:27:38    121s] setOptMode -maxLength                                           1000
[03/30 18:27:38    121s] setOptMode -optimizeFF                                          true
[03/30 18:27:38    121s] setOptMode -preserveAllSequential                               false
[03/30 18:27:38    121s] setOptMode -restruct                                            false
[03/30 18:27:38    121s] setOptMode -setupTargetSlack                                    0.05
[03/30 18:27:38    121s] setOptMode -usefulSkew                                          false
[03/30 18:27:38    121s] setOptMode -usefulSkewCTS                                       true
[03/30 18:27:38    121s] setSIMode -separate_delta_delay_on_data                         true
[03/30 18:27:38    121s] setPlaceMode -place_global_max_density                          0.8
[03/30 18:27:38    121s] setPlaceMode -place_global_uniform_density                      true
[03/30 18:27:38    121s] setPlaceMode -timingDriven                                      true
[03/30 18:27:38    121s] setAnalysisMode -analysisType                                   onChipVariation
[03/30 18:27:38    121s] setAnalysisMode -checkType                                      setup
[03/30 18:27:38    121s] setAnalysisMode -clkSrcPath                                     true
[03/30 18:27:38    121s] setAnalysisMode -clockPropagation                               sdcControl
[03/30 18:27:38    121s] setAnalysisMode -cppr                                           both
[03/30 18:27:38    121s] 
[03/30 18:27:38    121s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/30 18:27:38    122s] 
[03/30 18:27:38    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:27:38    122s] Summary for sequential cells identification: 
[03/30 18:27:38    122s]   Identified SBFF number: 112
[03/30 18:27:38    122s]   Identified MBFF number: 0
[03/30 18:27:38    122s]   Identified SB Latch number: 0
[03/30 18:27:38    122s]   Identified MB Latch number: 0
[03/30 18:27:38    122s]   Not identified SBFF number: 8
[03/30 18:27:38    122s]   Not identified MBFF number: 0
[03/30 18:27:38    122s]   Not identified SB Latch number: 0
[03/30 18:27:38    122s]   Not identified MB Latch number: 0
[03/30 18:27:38    122s]   Number of sequential cells which are not FFs: 34
[03/30 18:27:38    122s]  Visiting view : setupAnalysis
[03/30 18:27:38    122s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:38    122s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:38    122s]  Visiting view : holdAnalysis
[03/30 18:27:38    122s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:38    122s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:38    122s] TLC MultiMap info (StdDelay):
[03/30 18:27:38    122s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:38    122s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:38    122s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:38    122s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:38    122s]  Setting StdDelay to: 22.7ps
[03/30 18:27:38    122s] 
[03/30 18:27:38    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:27:38    122s] Need call spDPlaceInit before registerPrioInstLoc.
[03/30 18:27:38    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:3015.8M, EPOCH TIME: 1680215258.442787
[03/30 18:27:38    122s] Processing tracks to init pin-track alignment.
[03/30 18:27:38    122s] z: 2, totalTracks: 1
[03/30 18:27:38    122s] z: 4, totalTracks: 1
[03/30 18:27:38    122s] z: 6, totalTracks: 1
[03/30 18:27:38    122s] z: 8, totalTracks: 1
[03/30 18:27:38    122s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:38    122s] All LLGs are deleted
[03/30 18:27:38    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3015.8M, EPOCH TIME: 1680215258.449209
[03/30 18:27:38    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3015.8M, EPOCH TIME: 1680215258.449538
[03/30 18:27:38    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3015.8M, EPOCH TIME: 1680215258.449670
[03/30 18:27:38    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    122s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3079.8M, EPOCH TIME: 1680215258.452560
[03/30 18:27:38    122s] Max number of tech site patterns supported in site array is 256.
[03/30 18:27:38    122s] Core basic site is IBM13SITE
[03/30 18:27:38    122s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3079.8M, EPOCH TIME: 1680215258.493869
[03/30 18:27:38    122s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:27:38    122s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:27:38    122s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:3111.8M, EPOCH TIME: 1680215258.498885
[03/30 18:27:38    122s] Fast DP-INIT is on for default
[03/30 18:27:38    122s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:27:38    122s] Atter site array init, number of instance map data is 0.
[03/30 18:27:38    122s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.049, MEM:3111.8M, EPOCH TIME: 1680215258.501246
[03/30 18:27:38    122s] 
[03/30 18:27:38    122s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:38    122s] OPERPROF:     Starting CMU at level 3, MEM:3111.8M, EPOCH TIME: 1680215258.501848
[03/30 18:27:38    122s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.007, MEM:3111.8M, EPOCH TIME: 1680215258.508799
[03/30 18:27:38    122s] 
[03/30 18:27:38    122s] Bad Lib Cell Checking (CMU) is done! (0)
[03/30 18:27:38    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.060, MEM:3015.8M, EPOCH TIME: 1680215258.509659
[03/30 18:27:38    122s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3015.8M, EPOCH TIME: 1680215258.509924
[03/30 18:27:38    122s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.019, REAL:0.010, MEM:3015.8M, EPOCH TIME: 1680215258.520335
[03/30 18:27:38    122s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3015.8MB).
[03/30 18:27:38    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.062, REAL:0.086, MEM:3015.8M, EPOCH TIME: 1680215258.529186
[03/30 18:27:38    122s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3015.8M, EPOCH TIME: 1680215258.529362
[03/30 18:27:38    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:38    122s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.005, MEM:3011.8M, EPOCH TIME: 1680215258.534753
[03/30 18:27:38    122s] 
[03/30 18:27:38    122s] Creating Lib Analyzer ...
[03/30 18:27:38    122s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:27:38    122s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:27:38    122s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:27:38    122s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/30 18:27:38    122s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:27:38    122s] 
[03/30 18:27:38    122s] {RT rc-typ 0 4 4 0}
[03/30 18:27:39    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=3017.8M
[03/30 18:27:39    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:03 mem=3017.8M
[03/30 18:27:39    122s] Creating Lib Analyzer, finished. 
[03/30 18:27:39    122s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2119.4M, totSessionCpu=0:02:03 **
[03/30 18:27:39    122s] Existing Dirty Nets : 0
[03/30 18:27:39    122s] New Signature Flow (optDesignCheckOptions) ....
[03/30 18:27:39    122s] #Taking db snapshot
[03/30 18:27:39    122s] #Taking db snapshot ... done
[03/30 18:27:39    122s] OPERPROF: Starting checkPlace at level 1, MEM:3017.8M, EPOCH TIME: 1680215259.505776
[03/30 18:27:39    122s] Processing tracks to init pin-track alignment.
[03/30 18:27:39    122s] z: 2, totalTracks: 1
[03/30 18:27:39    122s] z: 4, totalTracks: 1
[03/30 18:27:39    122s] z: 6, totalTracks: 1
[03/30 18:27:39    122s] z: 8, totalTracks: 1
[03/30 18:27:39    123s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:39    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3017.8M, EPOCH TIME: 1680215259.512051
[03/30 18:27:39    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:39    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:3017.8M, EPOCH TIME: 1680215259.529351
[03/30 18:27:39    123s] Begin checking placement ... (start mem=3017.8M, init mem=3017.8M)
[03/30 18:27:39    123s] Begin checking exclusive groups violation ...
[03/30 18:27:39    123s] There are 0 groups to check, max #box is 0, total #box is 0
[03/30 18:27:39    123s] Finished checking exclusive groups violations. Found 0 Vio.
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] Running CheckPlace using 6 threads!...
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] ...checkPlace MT is done!
[03/30 18:27:39    123s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3017.8M, EPOCH TIME: 1680215259.584322
[03/30 18:27:39    123s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3017.8M, EPOCH TIME: 1680215259.584661
[03/30 18:27:39    123s] *info: Placed = 54            
[03/30 18:27:39    123s] *info: Unplaced = 0           
[03/30 18:27:39    123s] Placement Density:1.48%(719/48521)
[03/30 18:27:39    123s] Placement Density (including fixed std cells):1.48%(719/48521)
[03/30 18:27:39    123s] All LLGs are deleted
[03/30 18:27:39    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[03/30 18:27:39    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3017.8M, EPOCH TIME: 1680215259.588590
[03/30 18:27:39    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3017.8M, EPOCH TIME: 1680215259.588927
[03/30 18:27:39    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3017.8M)
[03/30 18:27:39    123s] OPERPROF: Finished checkPlace at level 1, CPU:0.039, REAL:0.085, MEM:3017.8M, EPOCH TIME: 1680215259.590627
[03/30 18:27:39    123s]  Initial DC engine is -> aae
[03/30 18:27:39    123s]  
[03/30 18:27:39    123s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/30 18:27:39    123s]  
[03/30 18:27:39    123s]  
[03/30 18:27:39    123s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/30 18:27:39    123s]  
[03/30 18:27:39    123s] Reset EOS DB
[03/30 18:27:39    123s] Ignoring AAE DB Resetting ...
[03/30 18:27:39    123s]  Set Options for AAE Based Opt flow 
[03/30 18:27:39    123s] *** optDesign -postRoute ***
[03/30 18:27:39    123s] DRC Margin: user margin 0.1; extra margin 0
[03/30 18:27:39    123s] Setup Target Slack: user slack 0.05
[03/30 18:27:39    123s] Hold Target Slack: user slack 0.05
[03/30 18:27:39    123s] All LLGs are deleted
[03/30 18:27:39    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3017.8M, EPOCH TIME: 1680215259.599778
[03/30 18:27:39    123s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3017.8M, EPOCH TIME: 1680215259.600135
[03/30 18:27:39    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3017.8M, EPOCH TIME: 1680215259.600293
[03/30 18:27:39    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3081.8M, EPOCH TIME: 1680215259.603545
[03/30 18:27:39    123s] Max number of tech site patterns supported in site array is 256.
[03/30 18:27:39    123s] Core basic site is IBM13SITE
[03/30 18:27:39    123s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3081.8M, EPOCH TIME: 1680215259.614772
[03/30 18:27:39    123s] After signature check, allow fast init is true, keep pre-filter is true.
[03/30 18:27:39    123s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/30 18:27:39    123s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.007, MEM:3113.8M, EPOCH TIME: 1680215259.621806
[03/30 18:27:39    123s] Fast DP-INIT is on for default
[03/30 18:27:39    123s] Atter site array init, number of instance map data is 0.
[03/30 18:27:39    123s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.081, MEM:3113.8M, EPOCH TIME: 1680215259.684372
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:39    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.086, MEM:3017.8M, EPOCH TIME: 1680215259.686700
[03/30 18:27:39    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:27:39    123s] Deleting Lib Analyzer.
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] TimeStamp Deleting Cell Server End ...
[03/30 18:27:39    123s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:27:39    123s] Summary for sequential cells identification: 
[03/30 18:27:39    123s]   Identified SBFF number: 112
[03/30 18:27:39    123s]   Identified MBFF number: 0
[03/30 18:27:39    123s]   Identified SB Latch number: 0
[03/30 18:27:39    123s]   Identified MB Latch number: 0
[03/30 18:27:39    123s]   Not identified SBFF number: 8
[03/30 18:27:39    123s]   Not identified MBFF number: 0
[03/30 18:27:39    123s]   Not identified SB Latch number: 0
[03/30 18:27:39    123s]   Not identified MB Latch number: 0
[03/30 18:27:39    123s]   Number of sequential cells which are not FFs: 34
[03/30 18:27:39    123s]  Visiting view : setupAnalysis
[03/30 18:27:39    123s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:39    123s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:39    123s]  Visiting view : holdAnalysis
[03/30 18:27:39    123s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:39    123s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:39    123s] TLC MultiMap info (StdDelay):
[03/30 18:27:39    123s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:39    123s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:39    123s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:39    123s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:39    123s]  Setting StdDelay to: 22.7ps
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] TimeStamp Deleting Cell Server End ...
[03/30 18:27:39    123s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.2/0:00:01.5 (0.8), totSession cpu/real = 0:02:03.1/0:09:01.1 (0.2), mem = 3017.8M
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] =============================================================================================
[03/30 18:27:39    123s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.14-s109_1
[03/30 18:27:39    123s] =============================================================================================
[03/30 18:27:39    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:39    123s] ---------------------------------------------------------------------------------------------
[03/30 18:27:39    123s] [ CellServerInit         ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/30 18:27:39    123s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  62.1 % )     0:00:00.9 /  0:00:00.9    0.9
[03/30 18:27:39    123s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:39    123s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:39    123s] [ CheckPlace             ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.0    0.5
[03/30 18:27:39    123s] [ MISC                   ]          0:00:00.5  (  30.1 % )     0:00:00.5 /  0:00:00.2    0.5
[03/30 18:27:39    123s] ---------------------------------------------------------------------------------------------
[03/30 18:27:39    123s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.2    0.8
[03/30 18:27:39    123s] ---------------------------------------------------------------------------------------------
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s] ** INFO : this run is activating 'postRoute' automaton
[03/30 18:27:39    123s] **INFO: flowCheckPoint #8 InitialSummary
[03/30 18:27:39    123s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_qZyFfq.rcdb.d/writeback_controller.rcdb.d': 86 access done (mem: 3017.809M)
[03/30 18:27:39    123s] tQuantus: Use design signature to decide re-extraction is ON
[03/30 18:27:39    123s] #Start Inst Signature in MT(0)
[03/30 18:27:39    123s] #Start Net Signature in MT(43770949)
[03/30 18:27:39    123s] #Calculate SNet Signature in MT (66806135)
[03/30 18:27:39    123s] #Run time and memory report for RC extraction:
[03/30 18:27:39    123s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[03/30 18:27:39    123s] #Run Statistics for snet signature:
[03/30 18:27:39    123s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.56/6, scale score = 0.26.
[03/30 18:27:39    123s] #    Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:39    123s] #Run Statistics for Net Final Signature:
[03/30 18:27:39    123s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:39    123s] #   Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:39    123s] #Run Statistics for Net launch:
[03/30 18:27:39    123s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.61/6, scale score = 0.27.
[03/30 18:27:39    123s] #    Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:39    123s] #Run Statistics for Net init_dbsNet_slist:
[03/30 18:27:39    123s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:39    123s] #   Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:39    123s] #Run Statistics for net signature:
[03/30 18:27:39    123s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/6, scale score = 0.24.
[03/30 18:27:39    123s] #    Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:39    123s] #Run Statistics for inst signature:
[03/30 18:27:39    123s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.22/6, scale score = 0.20.
[03/30 18:27:39    123s] #    Increased memory =    -4.05 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
[03/30 18:27:39    123s] tQuantus: Original signature = 114085256, new signature = 114085256
[03/30 18:27:39    123s] tQuantus: Design is clean by design signature
[03/30 18:27:39    123s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_qZyFfq.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 3009.809M)
[03/30 18:27:39    123s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_qZyFfq.rcdb.d/writeback_controller.rcdb.d': 0 access done (mem: 3009.809M)
[03/30 18:27:39    123s] The design is extracted. Skipping TQuantus.
[03/30 18:27:39    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3009.8M, EPOCH TIME: 1680215259.805764
[03/30 18:27:39    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:39    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.086, MEM:3009.8M, EPOCH TIME: 1680215259.891940
[03/30 18:27:39    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] **INFO: flowCheckPoint #9 OptimizationHold
[03/30 18:27:39    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3038.4M, EPOCH TIME: 1680215259.908936
[03/30 18:27:39    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:39    123s] 
[03/30 18:27:39    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:39    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.087, MEM:3038.4M, EPOCH TIME: 1680215259.995480
[03/30 18:27:40    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:40    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:40    123s] GigaOpt Hold Optimizer is used
[03/30 18:27:40    123s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_qZyFfq.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 3038.426M)
[03/30 18:27:40    123s] Reading RCDB with compressed RC data.
[03/30 18:27:40    123s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3040.4M)
[03/30 18:27:40    123s] End AAE Lib Interpolated Model. (MEM=3040.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:40    123s] 
[03/30 18:27:40    123s] Creating Lib Analyzer ...
[03/30 18:27:40    123s] 
[03/30 18:27:40    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:27:40    123s] Summary for sequential cells identification: 
[03/30 18:27:40    123s]   Identified SBFF number: 112
[03/30 18:27:40    123s]   Identified MBFF number: 0
[03/30 18:27:40    123s]   Identified SB Latch number: 0
[03/30 18:27:40    123s]   Identified MB Latch number: 0
[03/30 18:27:40    123s]   Not identified SBFF number: 8
[03/30 18:27:40    123s]   Not identified MBFF number: 0
[03/30 18:27:40    123s]   Not identified SB Latch number: 0
[03/30 18:27:40    123s]   Not identified MB Latch number: 0
[03/30 18:27:40    123s]   Number of sequential cells which are not FFs: 34
[03/30 18:27:40    123s]  Visiting view : setupAnalysis
[03/30 18:27:40    123s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:40    123s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:40    123s]  Visiting view : holdAnalysis
[03/30 18:27:40    123s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:40    123s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:40    123s] TLC MultiMap info (StdDelay):
[03/30 18:27:40    123s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:40    123s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:40    123s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:40    123s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:40    123s]  Setting StdDelay to: 22.7ps
[03/30 18:27:40    123s] 
[03/30 18:27:40    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:27:40    123s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:27:40    123s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:27:40    123s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:27:40    123s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/30 18:27:40    123s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:27:40    123s] 
[03/30 18:27:40    123s] {RT rc-typ 0 4 4 0}
[03/30 18:27:40    124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=3048.4M
[03/30 18:27:40    124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=3048.4M
[03/30 18:27:40    124s] Creating Lib Analyzer, finished. 
[03/30 18:27:40    124s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:04 mem=3048.4M ***
[03/30 18:27:40    124s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:04.1/0:09:02.4 (0.2), mem = 3048.4M
[03/30 18:27:41    124s] Effort level <high> specified for reg2reg path_group
[03/30 18:27:41    124s] Saving timing graph ...
[03/30 18:27:41    124s] Done save timing graph
[03/30 18:27:41    124s] 
[03/30 18:27:41    124s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:27:41    124s] Deleting Lib Analyzer.
[03/30 18:27:41    124s] 
[03/30 18:27:41    124s] TimeStamp Deleting Cell Server End ...
[03/30 18:27:42    125s] Starting delay calculation for Hold views
[03/30 18:27:42    125s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:27:42    125s] AAE_INFO: resetNetProps viewIdx 1 
[03/30 18:27:42    125s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:27:42    125s] #################################################################################
[03/30 18:27:42    125s] # Design Stage: PostRoute
[03/30 18:27:42    125s] # Design Name: writeback_controller
[03/30 18:27:42    125s] # Design Mode: 130nm
[03/30 18:27:42    125s] # Analysis Mode: MMMC OCV 
[03/30 18:27:42    125s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:27:42    125s] # Signoff Settings: SI On 
[03/30 18:27:42    125s] #################################################################################
[03/30 18:27:42    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 3128.3M, InitMEM = 3128.3M)
[03/30 18:27:42    125s] Setting infinite Tws ...
[03/30 18:27:42    125s] First Iteration Infinite Tw... 
[03/30 18:27:42    125s] Calculate late delays in OCV mode...
[03/30 18:27:42    125s] Calculate early delays in OCV mode...
[03/30 18:27:42    125s] Start delay calculation (fullDC) (6 T). (MEM=3128.34)
[03/30 18:27:42    125s] End AAE Lib Interpolated Model. (MEM=3139.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:42    125s] Total number of fetched objects 98
[03/30 18:27:42    125s] AAE_INFO-618: Total number of nets in the design is 141,  97.2 percent of the nets selected for SI analysis
[03/30 18:27:42    125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:42    125s] End delay calculation. (MEM=3190.63 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:27:42    125s] End delay calculation (fullDC). (MEM=3190.63 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:27:42    125s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3190.6M) ***
[03/30 18:27:42    125s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3182.6M)
[03/30 18:27:42    125s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:27:42    125s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3182.6M)
[03/30 18:27:42    125s] 
[03/30 18:27:42    125s] Executing IPO callback for view pruning ..
[03/30 18:27:42    125s] Starting SI iteration 2
[03/30 18:27:42    125s] Calculate late delays in OCV mode...
[03/30 18:27:42    125s] Calculate early delays in OCV mode...
[03/30 18:27:42    125s] Start delay calculation (fullDC) (6 T). (MEM=3024.79)
[03/30 18:27:42    125s] End AAE Lib Interpolated Model. (MEM=3024.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:42    125s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:27:42    125s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 98. 
[03/30 18:27:42    125s] Total number of fetched objects 98
[03/30 18:27:42    125s] AAE_INFO-618: Total number of nets in the design is 141,  7.1 percent of the nets selected for SI analysis
[03/30 18:27:42    125s] End delay calculation. (MEM=3270.29 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:27:42    125s] End delay calculation (fullDC). (MEM=3270.29 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:27:42    125s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3270.3M) ***
[03/30 18:27:43    126s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:06 mem=3276.3M)
[03/30 18:27:43    126s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:27:43    126s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:27:43    126s] 
[03/30 18:27:43    126s] Active hold views:
[03/30 18:27:43    126s]  holdAnalysis
[03/30 18:27:43    126s]   Dominating endpoints: 0
[03/30 18:27:43    126s]   Dominating TNS: -0.000
[03/30 18:27:43    126s] 
[03/30 18:27:43    126s] Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:02:06 mem=3306.8M ***
[03/30 18:27:43    126s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/30 18:27:43    126s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/30 18:27:43    126s] Done building hold timer [102 node(s), 93 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:02:06 mem=3306.8M ***
[03/30 18:27:43    126s] Restoring timing graph ...
[03/30 18:27:44    127s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/30 18:27:44    127s] Done restore timing graph
[03/30 18:27:44    127s] Done building cte setup timing graph (fixHold) cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:02:07 mem=3441.4M ***
[03/30 18:27:44    127s] *info: category slack lower bound [L 0.0] default
[03/30 18:27:44    127s] *info: category slack lower bound [H 0.0] reg2reg 
[03/30 18:27:44    127s] --------------------------------------------------- 
[03/30 18:27:44    127s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/30 18:27:44    127s] --------------------------------------------------- 
[03/30 18:27:44    127s]          WNS    reg2regWNS
[03/30 18:27:44    127s]     0.048 ns      0.890 ns
[03/30 18:27:44    127s] --------------------------------------------------- 
[03/30 18:27:44    127s]   Timing/DRV Snapshot: (REF)
[03/30 18:27:44    127s]      Weighted WNS: 0.000
[03/30 18:27:44    127s]       All  PG WNS: 0.000
[03/30 18:27:44    127s]       High PG WNS: 0.000
[03/30 18:27:44    127s]       All  PG TNS: 0.000
[03/30 18:27:44    127s]       High PG TNS: 0.000
[03/30 18:27:44    127s]       Low  PG TNS: 0.000
[03/30 18:27:44    127s]          Tran DRV: 0 (0)
[03/30 18:27:44    127s]           Cap DRV: 0 (0)
[03/30 18:27:44    127s]        Fanout DRV: 0 (0)
[03/30 18:27:44    127s]            Glitch: 0 (0)
[03/30 18:27:44    127s]    Category Slack: { [L, 0.048] [H, 0.890] }
[03/30 18:27:44    127s] 
[03/30 18:27:44    127s] 
[03/30 18:27:44    127s] Creating Lib Analyzer ...
[03/30 18:27:44    127s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/30 18:27:44    127s] 
[03/30 18:27:44    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:27:44    127s] Summary for sequential cells identification: 
[03/30 18:27:44    127s]   Identified SBFF number: 112
[03/30 18:27:44    127s]   Identified MBFF number: 0
[03/30 18:27:44    127s]   Identified SB Latch number: 0
[03/30 18:27:44    127s]   Identified MB Latch number: 0
[03/30 18:27:44    127s]   Not identified SBFF number: 8
[03/30 18:27:44    127s]   Not identified MBFF number: 0
[03/30 18:27:44    127s]   Not identified SB Latch number: 0
[03/30 18:27:44    127s]   Not identified MB Latch number: 0
[03/30 18:27:44    127s]   Number of sequential cells which are not FFs: 34
[03/30 18:27:44    127s]  Visiting view : setupAnalysis
[03/30 18:27:44    127s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:44    127s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:44    127s]  Visiting view : holdAnalysis
[03/30 18:27:44    127s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:44    127s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:44    127s] TLC MultiMap info (StdDelay):
[03/30 18:27:44    127s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:44    127s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:44    127s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:44    127s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:44    127s]  Setting StdDelay to: 22.7ps
[03/30 18:27:44    127s] 
[03/30 18:27:44    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:27:44    127s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:27:44    127s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:27:44    127s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:27:44    127s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/30 18:27:44    127s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:27:44    127s] 
[03/30 18:27:44    127s] {RT rc-typ 0 4 4 0}
[03/30 18:27:45    128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=3450.9M
[03/30 18:27:45    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=3450.9M
[03/30 18:27:45    128s] Creating Lib Analyzer, finished. 
[03/30 18:27:45    128s] OPTC: m1 20.0 20.0
[03/30 18:27:45    128s] Setting latch borrow mode to budget during optimization.
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:27:45    128s] Deleting Lib Analyzer.
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] TimeStamp Deleting Cell Server End ...
[03/30 18:27:45    128s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:27:45    128s] Summary for sequential cells identification: 
[03/30 18:27:45    128s]   Identified SBFF number: 112
[03/30 18:27:45    128s]   Identified MBFF number: 0
[03/30 18:27:45    128s]   Identified SB Latch number: 0
[03/30 18:27:45    128s]   Identified MB Latch number: 0
[03/30 18:27:45    128s]   Not identified SBFF number: 8
[03/30 18:27:45    128s]   Not identified MBFF number: 0
[03/30 18:27:45    128s]   Not identified SB Latch number: 0
[03/30 18:27:45    128s]   Not identified MB Latch number: 0
[03/30 18:27:45    128s]   Number of sequential cells which are not FFs: 34
[03/30 18:27:45    128s]  Visiting view : setupAnalysis
[03/30 18:27:45    128s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:45    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:45    128s]  Visiting view : holdAnalysis
[03/30 18:27:45    128s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:45    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:45    128s] TLC MultiMap info (StdDelay):
[03/30 18:27:45    128s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:45    128s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:45    128s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:45    128s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:45    128s]  Setting StdDelay to: 22.7ps
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] TimeStamp Deleting Cell Server End ...
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] Creating Lib Analyzer ...
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:27:45    128s] Summary for sequential cells identification: 
[03/30 18:27:45    128s]   Identified SBFF number: 112
[03/30 18:27:45    128s]   Identified MBFF number: 0
[03/30 18:27:45    128s]   Identified SB Latch number: 0
[03/30 18:27:45    128s]   Identified MB Latch number: 0
[03/30 18:27:45    128s]   Not identified SBFF number: 8
[03/30 18:27:45    128s]   Not identified MBFF number: 0
[03/30 18:27:45    128s]   Not identified SB Latch number: 0
[03/30 18:27:45    128s]   Not identified MB Latch number: 0
[03/30 18:27:45    128s]   Number of sequential cells which are not FFs: 34
[03/30 18:27:45    128s]  Visiting view : setupAnalysis
[03/30 18:27:45    128s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:45    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:45    128s]  Visiting view : holdAnalysis
[03/30 18:27:45    128s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:45    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:45    128s] TLC MultiMap info (StdDelay):
[03/30 18:27:45    128s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:45    128s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:45    128s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/30 18:27:45    128s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/30 18:27:45    128s]  Setting StdDelay to: 22.7ps
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:27:45    128s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/30 18:27:45    128s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/30 18:27:45    128s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/30 18:27:45    128s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/30 18:27:45    128s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/30 18:27:45    128s] 
[03/30 18:27:45    128s] {RT rc-typ 0 4 4 0}
[03/30 18:27:46    129s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=3450.9M
[03/30 18:27:46    129s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=3450.9M
[03/30 18:27:46    129s] Creating Lib Analyzer, finished. 
[03/30 18:27:46    129s] 
[03/30 18:27:46    129s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/30 18:27:46    129s] *Info: worst delay setup view: setupAnalysis
[03/30 18:27:46    129s] Footprint list for hold buffering (delay unit: ps)
[03/30 18:27:46    129s] =================================================================
[03/30 18:27:46    129s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/30 18:27:46    129s] ------------------------------------------------------------------
[03/30 18:27:46    129s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/30 18:27:46    129s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/30 18:27:46    129s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/30 18:27:46    129s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/30 18:27:46    129s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/30 18:27:46    129s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/30 18:27:46    129s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/30 18:27:46    129s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/30 18:27:46    129s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/30 18:27:46    129s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/30 18:27:46    129s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/30 18:27:46    129s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/30 18:27:46    129s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/30 18:27:46    129s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/30 18:27:46    129s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/30 18:27:46    129s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/30 18:27:46    129s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/30 18:27:46    129s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/30 18:27:46    129s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/30 18:27:46    129s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/30 18:27:46    129s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/30 18:27:46    129s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/30 18:27:46    129s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/30 18:27:46    129s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/30 18:27:46    129s] =================================================================
[03/30 18:27:46    129s] Hold Timer stdDelay = 22.7ps
[03/30 18:27:46    129s]  Visiting view : holdAnalysis
[03/30 18:27:46    129s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:27:46    129s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:27:46    129s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/30 18:27:46    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3450.9M, EPOCH TIME: 1680215266.700536
[03/30 18:27:46    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:46    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:46    129s] 
[03/30 18:27:46    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:46    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3450.9M, EPOCH TIME: 1680215266.722278
[03/30 18:27:46    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:46    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:46    129s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.217  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3449.4M, EPOCH TIME: 1680215266.796785
[03/30 18:27:46    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:46    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:46    129s] 
[03/30 18:27:46    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:46    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:3450.9M, EPOCH TIME: 1680215266.818201
[03/30 18:27:46    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:46    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:46    129s] Density: 1.481%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2179.0M, totSessionCpu=0:02:09 **
[03/30 18:27:46    129s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:05.4/0:00:05.9 (0.9), totSession cpu/real = 0:02:09.5/0:09:08.3 (0.2), mem = 3076.9M
[03/30 18:27:46    129s] 
[03/30 18:27:46    129s] =============================================================================================
[03/30 18:27:46    129s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.14-s109_1
[03/30 18:27:46    129s] =============================================================================================
[03/30 18:27:46    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:46    129s] ---------------------------------------------------------------------------------------------
[03/30 18:27:46    129s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/30 18:27:46    129s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.8
[03/30 18:27:46    129s] [ DrvReport              ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[03/30 18:27:46    129s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:46    129s] [ CellServerInit         ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.5
[03/30 18:27:46    129s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  32.0 % )     0:00:01.9 /  0:00:01.8    0.9
[03/30 18:27:46    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:46    129s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:46    129s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:46    129s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:46    129s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:46    129s] [ TimingUpdate           ]      8   0:00:00.9  (  16.0 % )     0:00:01.2 /  0:00:01.1    0.9
[03/30 18:27:46    129s] [ FullDelayCalc          ]      3   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.2    0.7
[03/30 18:27:46    129s] [ TimingReport           ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/30 18:27:46    129s] [ SaveTimingGraph        ]      1   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.5    1.4
[03/30 18:27:46    129s] [ RestoreTimingGraph     ]      1   0:00:00.6  (  10.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/30 18:27:46    129s] [ MISC                   ]          0:00:01.4  (  23.7 % )     0:00:01.4 /  0:00:01.1    0.8
[03/30 18:27:46    129s] ---------------------------------------------------------------------------------------------
[03/30 18:27:46    129s]  BuildHoldData #1 TOTAL             0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:05.4    0.9
[03/30 18:27:46    129s] ---------------------------------------------------------------------------------------------
[03/30 18:27:46    129s] 
[03/30 18:27:46    129s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:09.5/0:09:08.3 (0.2), mem = 3076.9M
[03/30 18:27:46    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2029537.9
[03/30 18:27:46    129s] #optDebug: Start CG creation (mem=3076.9M)
[03/30 18:27:46    129s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/30 18:27:47    129s] (cpu=0:00:00.1, mem=3153.5M)
[03/30 18:27:47    129s]  ...processing cgPrt (cpu=0:00:00.1, mem=3153.5M)
[03/30 18:27:47    129s]  ...processing cgEgp (cpu=0:00:00.1, mem=3153.5M)
[03/30 18:27:47    129s]  ...processing cgPbk (cpu=0:00:00.1, mem=3153.5M)
[03/30 18:27:47    129s]  ...processing cgNrb(cpu=0:00:00.1, mem=3153.5M)
[03/30 18:27:47    129s]  ...processing cgObs (cpu=0:00:00.1, mem=3153.5M)
[03/30 18:27:47    129s]  ...processing cgCon (cpu=0:00:00.1, mem=3153.5M)
[03/30 18:27:47    129s]  ...processing cgPdm (cpu=0:00:00.1, mem=3153.5M)
[03/30 18:27:47    129s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3153.5M)
[03/30 18:27:47    129s] HoldSingleBuffer minRootGain=0.000
[03/30 18:27:47    129s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3600 dbu)
[03/30 18:27:47    129s] HoldSingleBuffer minRootGain=0.000
[03/30 18:27:47    129s] HoldSingleBuffer minRootGain=0.000
[03/30 18:27:47    129s] HoldSingleBuffer minRootGain=0.000
[03/30 18:27:47    129s] *info: Run optDesign holdfix with 6 threads.
[03/30 18:27:47    129s] Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
[03/30 18:27:47    129s] Info: 1 clock net  excluded from IPO operation.
[03/30 18:27:47    129s] --------------------------------------------------- 
[03/30 18:27:47    129s]    Hold Timing Summary  - Initial 
[03/30 18:27:47    129s] --------------------------------------------------- 
[03/30 18:27:47    129s]  Target slack:       0.0500 ns
[03/30 18:27:47    129s]  View: holdAnalysis 
[03/30 18:27:47    129s]    WNS:       0.0275  >>>  WNS:      -0.0225 with TargetSlack
[03/30 18:27:47    129s]    TNS:       0.0000  >>>  TNS:      -0.1701 with TargetSlack
[03/30 18:27:47    129s]    VP :            0  >>>  VP:            8  with TargetSlack
[03/30 18:27:47    129s]    Worst hold path end point: clk_r_REG6_S1/D
[03/30 18:27:47    129s] --------------------------------------------------- 
[03/30 18:27:47    129s] Info: Done creating the CCOpt slew target map.
[03/30 18:27:47    129s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/30 18:27:47    129s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=3395.8M
[03/30 18:27:47    129s] OPERPROF: Starting DPlace-Init at level 1, MEM:3395.8M, EPOCH TIME: 1680215267.044909
[03/30 18:27:47    129s] Processing tracks to init pin-track alignment.
[03/30 18:27:47    129s] z: 2, totalTracks: 1
[03/30 18:27:47    129s] z: 4, totalTracks: 1
[03/30 18:27:47    129s] z: 6, totalTracks: 1
[03/30 18:27:47    129s] z: 8, totalTracks: 1
[03/30 18:27:47    129s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:47    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3395.8M, EPOCH TIME: 1680215267.049777
[03/30 18:27:47    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s]  Skipping Bad Lib Cell Checking (CMU) !
[03/30 18:27:47    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.071, MEM:3427.8M, EPOCH TIME: 1680215267.120643
[03/30 18:27:47    129s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3427.8M, EPOCH TIME: 1680215267.120920
[03/30 18:27:47    129s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:3427.8M, EPOCH TIME: 1680215267.124551
[03/30 18:27:47    129s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3427.8MB).
[03/30 18:27:47    129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.080, MEM:3427.8M, EPOCH TIME: 1680215267.124973
[03/30 18:27:47    129s] TotalInstCnt at PhyDesignMc Initialization: 54
[03/30 18:27:47    129s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=3427.8M
[03/30 18:27:47    129s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3427.8M, EPOCH TIME: 1680215267.134399
[03/30 18:27:47    129s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3427.8M, EPOCH TIME: 1680215267.134561
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] *** Starting Core Fixing (fixHold) cpu=0:00:05.5 real=0:00:07.0 totSessionCpu=0:02:10 mem=3427.8M density=1.481% ***
[03/30 18:27:47    129s] Optimizer Target Slack 0.050 StdDelay is 0.02270  
[03/30 18:27:47    129s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[03/30 18:27:47    129s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/30 18:27:47    129s] ### Creating RouteCongInterface, started
[03/30 18:27:47    129s] {MMLU 0 0 102}
[03/30 18:27:47    129s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=3427.8M
[03/30 18:27:47    129s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=3427.8M
[03/30 18:27:47    129s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

Density: 1.481%
------------------------------------------------------------------
[03/30 18:27:47    129s] *info: Hold Batch Commit is enabled
[03/30 18:27:47    129s] *info: Levelized Batch Commit is enabled
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] Phase I ......
[03/30 18:27:47    129s] Executing transform: ECO Safe Resize
[03/30 18:27:47    129s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/30 18:27:47    129s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/30 18:27:47    129s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/30 18:27:47    129s] Worst hold path end point:
[03/30 18:27:47    129s]   clk_r_REG6_S1/D
[03/30 18:27:47    129s]     net: pk_out_1__data__7_ (nrTerm=2)
[03/30 18:27:47    129s] |   0|   0.028|     0.00|       0|          0|       0(     0)|    1.48%|   0:00:00.0|  3483.2M|
[03/30 18:27:47    129s] Worst hold path end point:
[03/30 18:27:47    129s]   clk_r_REG6_S1/D
[03/30 18:27:47    129s]     net: pk_out_1__data__7_ (nrTerm=2)
[03/30 18:27:47    129s] |   1|   0.028|     0.00|       0|          0|       0(     0)|    1.48%|   0:00:00.0|  3483.2M|
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] Capturing REF for hold ...
[03/30 18:27:47    129s]    Hold Timing Snapshot: (REF)
[03/30 18:27:47    129s]              All PG WNS: 0.028
[03/30 18:27:47    129s]              All PG TNS: 0.000
[03/30 18:27:47    129s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/30 18:27:47    129s] Executing transform: AddBuffer + LegalResize
[03/30 18:27:47    129s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/30 18:27:47    129s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/30 18:27:47    129s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/30 18:27:47    129s] Worst hold path end point:
[03/30 18:27:47    129s]   clk_r_REG6_S1/D
[03/30 18:27:47    129s]     net: pk_out_1__data__7_ (nrTerm=2)
[03/30 18:27:47    129s] |   0|   0.028|     0.00|       0|          0|       0(     0)|    1.48%|   0:00:00.0|  3483.2M|
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__7_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__2_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__2_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__4_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:27:47    129s] Dumping Information for Job ...
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/30 18:27:47    129s] Dumping Information for Job ...
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__2_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__2_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/30 18:27:47    129s] Dumping Information for Job ...
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/30 18:27:47    129s] Dumping Information for Job ...
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/30 18:27:47    129s] Dumping Information for Job ...
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__4_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/30 18:27:47    129s] Dumping Information for Job ...
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/30 18:27:47    129s] Dumping Information for Job ...
[03/30 18:27:47    129s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__7_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/30 18:27:47    129s] Worst hold path end point:
[03/30 18:27:47    129s]   clk_r_REG8_S1/D
[03/30 18:27:47    129s]     net: FE_PHN1_pk_out_1__data__5 (nrTerm=2)
[03/30 18:27:47    129s] |   1|   0.094|     0.00|       0|          8|       0(     0)|    1.58%|   0:00:00.0|  3586.6M|
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] Capturing REF for hold ...
[03/30 18:27:47    129s]    Hold Timing Snapshot: (REF)
[03/30 18:27:47    129s]              All PG WNS: 0.094
[03/30 18:27:47    129s]              All PG TNS: 0.000
[03/30 18:27:47    129s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] *info:    Total 8 cells added for Phase I
[03/30 18:27:47    129s] *info:        in which 0 is ripple commits (0.000%)
[03/30 18:27:47    129s] --------------------------------------------------- 
[03/30 18:27:47    129s]    Hold Timing Summary  - Phase I 
[03/30 18:27:47    129s] --------------------------------------------------- 
[03/30 18:27:47    129s]  Target slack:       0.0500 ns
[03/30 18:27:47    129s]  View: holdAnalysis 
[03/30 18:27:47    129s]    WNS:       0.0941  >>>  WNS:       0.0441 with TargetSlack
[03/30 18:27:47    129s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/30 18:27:47    129s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/30 18:27:47    129s]    Worst hold path end point: clk_r_REG8_S1/D
[03/30 18:27:47    129s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

Density: 1.576%
------------------------------------------------------------------
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] *** Finished Core Fixing (fixHold) cpu=0:00:05.8 real=0:00:07.0 totSessionCpu=0:02:10 mem=3617.1M density=1.576% ***
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] *info:
[03/30 18:27:47    129s] *info: Added a total of 8 cells to fix/reduce hold violation
[03/30 18:27:47    129s] *info:          in which 6 termBuffering
[03/30 18:27:47    129s] *info:          in which 0 dummyBuffering
[03/30 18:27:47    129s] *info:
[03/30 18:27:47    129s] *info: Summary: 
[03/30 18:27:47    129s] *info:            8 cells of type 'CLKBUFX2TR' (4.0, 	25.603) used
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] *** Finish Post Route Hold Fixing (cpu=0:00:05.8 real=0:00:07.0 totSessionCpu=0:02:10 mem=3617.1M density=1.576%) ***
[03/30 18:27:47    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2029537.9
[03/30 18:27:47    129s] **INFO: total 8 insts, 0 nets marked don't touch
[03/30 18:27:47    129s] **INFO: total 8 insts, 0 nets marked don't touch DB property
[03/30 18:27:47    129s] **INFO: total 8 insts, 0 nets unmarked don't touch

[03/30 18:27:47    129s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3455.8M, EPOCH TIME: 1680215267.440784
[03/30 18:27:47    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:62).
[03/30 18:27:47    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.044, MEM:3096.3M, EPOCH TIME: 1680215267.484475
[03/30 18:27:47    129s] TotalInstCnt at PhyDesignMc Destruction: 62
[03/30 18:27:47    129s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.4/0:00:00.6 (0.7), totSession cpu/real = 0:02:09.9/0:09:08.9 (0.2), mem = 3096.3M
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] =============================================================================================
[03/30 18:27:47    129s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.14-s109_1
[03/30 18:27:47    129s] =============================================================================================
[03/30 18:27:47    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:47    129s] ---------------------------------------------------------------------------------------------
[03/30 18:27:47    129s] [ OptSummaryReport       ]      2   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.1    0.5
[03/30 18:27:47    129s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.0    0.4
[03/30 18:27:47    129s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  22.2 % )     0:00:00.1 /  0:00:00.1    0.7
[03/30 18:27:47    129s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/30 18:27:47    129s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/30 18:27:47    129s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ OptEval                ]      2   0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/30 18:27:47    129s] [ OptCommit              ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.1
[03/30 18:27:47    129s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/30 18:27:47    129s] [ IncrDelayCalc          ]      3   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.6
[03/30 18:27:47    129s] [ HoldReEval             ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ HoldDBCommit           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ TimingUpdate           ]      4   0:00:00.1  (  13.2 % )     0:00:00.1 /  0:00:00.0    0.4
[03/30 18:27:47    129s] [ TimingReport           ]      2   0:00:00.1  (  14.7 % )     0:00:00.1 /  0:00:00.1    0.6
[03/30 18:27:47    129s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:27:47    129s] [ MISC                   ]          0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    0.8
[03/30 18:27:47    129s] ---------------------------------------------------------------------------------------------
[03/30 18:27:47    129s]  HoldOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.4    0.7
[03/30 18:27:47    129s] ---------------------------------------------------------------------------------------------
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] **INFO: Skipping refine place as no non-legal commits were detected
[03/30 18:27:47    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3096.3M, EPOCH TIME: 1680215267.490572
[03/30 18:27:47    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:47    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:3096.3M, EPOCH TIME: 1680215267.512929
[03/30 18:27:47    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] Running postRoute recovery in preEcoRoute mode
[03/30 18:27:47    129s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2193.1M, totSessionCpu=0:02:10 **
[03/30 18:27:47    129s]   DRV Snapshot: (TGT)
[03/30 18:27:47    129s]          Tran DRV: 0 (0)
[03/30 18:27:47    129s]           Cap DRV: 0 (0)
[03/30 18:27:47    129s]        Fanout DRV: 0 (0)
[03/30 18:27:47    129s]            Glitch: 0 (0)
[03/30 18:27:47    129s] Checking DRV degradation...
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] Recovery Manager:
[03/30 18:27:47    129s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/30 18:27:47    129s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/30 18:27:47    129s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/30 18:27:47    129s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/30 18:27:47    129s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3095.35M, totSessionCpu=0:02:10).
[03/30 18:27:47    129s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2193.1M, totSessionCpu=0:02:10 **
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s]   DRV Snapshot: (REF)
[03/30 18:27:47    129s]          Tran DRV: 0 (0)
[03/30 18:27:47    129s]           Cap DRV: 0 (0)
[03/30 18:27:47    129s]        Fanout DRV: 0 (0)
[03/30 18:27:47    129s]            Glitch: 0 (0)
[03/30 18:27:47    129s] Running refinePlace -preserveRouting true -hardFence false
[03/30 18:27:47    129s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3228.9M, EPOCH TIME: 1680215267.597335
[03/30 18:27:47    129s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3228.9M, EPOCH TIME: 1680215267.597494
[03/30 18:27:47    129s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3228.9M, EPOCH TIME: 1680215267.597622
[03/30 18:27:47    129s] Processing tracks to init pin-track alignment.
[03/30 18:27:47    129s] z: 2, totalTracks: 1
[03/30 18:27:47    129s] z: 4, totalTracks: 1
[03/30 18:27:47    129s] z: 6, totalTracks: 1
[03/30 18:27:47    129s] z: 8, totalTracks: 1
[03/30 18:27:47    129s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:27:47    129s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3228.9M, EPOCH TIME: 1680215267.600851
[03/30 18:27:47    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s]  Skipping Bad Lib Cell Checking (CMU) !
[03/30 18:27:47    129s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.027, MEM:3230.4M, EPOCH TIME: 1680215267.627649
[03/30 18:27:47    129s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3230.4M, EPOCH TIME: 1680215267.627814
[03/30 18:27:47    129s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.007, MEM:3230.4M, EPOCH TIME: 1680215267.634749
[03/30 18:27:47    129s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3230.4MB).
[03/30 18:27:47    129s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.037, MEM:3230.4M, EPOCH TIME: 1680215267.635076
[03/30 18:27:47    129s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.033, REAL:0.038, MEM:3230.4M, EPOCH TIME: 1680215267.635136
[03/30 18:27:47    129s] TDRefine: refinePlace mode is spiral
[03/30 18:27:47    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2029537.6
[03/30 18:27:47    129s] OPERPROF:   Starting RefinePlace at level 2, MEM:3230.4M, EPOCH TIME: 1680215267.635313
[03/30 18:27:47    129s] *** Starting refinePlace (0:02:10 mem=3230.4M) ***
[03/30 18:27:47    129s] Total net bbox length = 5.152e+03 (3.766e+03 1.386e+03) (ext = 2.899e+03)
[03/30 18:27:47    129s] 
[03/30 18:27:47    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:47    129s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:27:47    129s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:27:47    129s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3230.4M, EPOCH TIME: 1680215267.639603
[03/30 18:27:47    129s] Starting refinePlace ...
[03/30 18:27:47    129s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:27:47    129s] One DDP V2 for no tweak run.
[03/30 18:27:47    129s] (I)      Default pattern map key = writeback_controller_default.
[03/30 18:27:47    129s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3294.4M, EPOCH TIME: 1680215267.688613
[03/30 18:27:47    129s] DDP initSite1 nrRow 23 nrJob 23
[03/30 18:27:47    129s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3294.4M, EPOCH TIME: 1680215267.688808
[03/30 18:27:47    129s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3294.4M, EPOCH TIME: 1680215267.688991
[03/30 18:27:47    129s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3294.4M, EPOCH TIME: 1680215267.689075
[03/30 18:27:47    129s] DDP markSite nrRow 23 nrJob 23
[03/30 18:27:47    129s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3294.4M, EPOCH TIME: 1680215267.689311
[03/30 18:27:47    129s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3294.4M, EPOCH TIME: 1680215267.689389
[03/30 18:27:47    129s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3294.4M, EPOCH TIME: 1680215267.689586
[03/30 18:27:47    129s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3294.4M, EPOCH TIME: 1680215267.689665
[03/30 18:27:47    129s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.001, MEM:3294.4M, EPOCH TIME: 1680215267.690257
[03/30 18:27:47    129s] ** Cut row section cpu time 0:00:00.0.
[03/30 18:27:47    129s]  ** Cut row section real time 0:00:00.0.
[03/30 18:27:47    129s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:3294.4M, EPOCH TIME: 1680215267.690377
[03/30 18:27:47    130s]   Spread Effort: high, post-route mode, useDDP on.
[03/30 18:27:47    130s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3230.4MB) @(0:02:10 - 0:02:10).
[03/30 18:27:47    130s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:27:47    130s] wireLenOptFixPriorityInst 0 inst fixed
[03/30 18:27:47    130s] 
[03/30 18:27:47    130s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/30 18:27:47    130s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/30 18:27:47    130s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:27:47    130s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/30 18:27:47    130s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3230.4MB) @(0:02:10 - 0:02:10).
[03/30 18:27:47    130s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/30 18:27:47    130s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/30 18:27:47    130s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3230.4MB
[03/30 18:27:47    130s] Statistics of distance of Instance movement in refine placement:
[03/30 18:27:47    130s]   maximum (X+Y) =         0.00 um
[03/30 18:27:47    130s]   mean    (X+Y) =         0.00 um
[03/30 18:27:47    130s] Summary Report:
[03/30 18:27:47    130s] Instances move: 0 (out of 62 movable)
[03/30 18:27:47    130s] Instances flipped: 0
[03/30 18:27:47    130s] Mean displacement: 0.00 um
[03/30 18:27:47    130s] Max displacement: 0.00 um 
[03/30 18:27:47    130s] Total instances moved : 0
[03/30 18:27:47    130s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.029, REAL:0.083, MEM:3230.4M, EPOCH TIME: 1680215267.722626
[03/30 18:27:47    130s] Total net bbox length = 5.152e+03 (3.766e+03 1.386e+03) (ext = 2.899e+03)
[03/30 18:27:47    130s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3230.4MB
[03/30 18:27:47    130s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3230.4MB) @(0:02:10 - 0:02:10).
[03/30 18:27:47    130s] *** Finished refinePlace (0:02:10 mem=3230.4M) ***
[03/30 18:27:47    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2029537.6
[03/30 18:27:47    130s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.034, REAL:0.088, MEM:3230.4M, EPOCH TIME: 1680215267.723096
[03/30 18:27:47    130s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3230.4M, EPOCH TIME: 1680215267.723203
[03/30 18:27:47    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:62).
[03/30 18:27:47    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.010, MEM:3097.4M, EPOCH TIME: 1680215267.733112
[03/30 18:27:47    130s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.077, REAL:0.137, MEM:3097.4M, EPOCH TIME: 1680215267.734052
[03/30 18:27:47    130s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3097.4M, EPOCH TIME: 1680215267.745521
[03/30 18:27:47    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] 
[03/30 18:27:47    130s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:47    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.062, MEM:3097.4M, EPOCH TIME: 1680215267.807309
[03/30 18:27:47    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3285.8M, EPOCH TIME: 1680215267.890153
[03/30 18:27:47    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] 
[03/30 18:27:47    130s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:47    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.032, MEM:3287.3M, EPOCH TIME: 1680215267.922077
[03/30 18:27:47    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:47    130s] Density: 1.576%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2193.6M, totSessionCpu=0:02:10 **
[03/30 18:27:47    130s] **INFO: flowCheckPoint #10 GlobalDetailRoute
[03/30 18:27:47    130s] -routeWithEco false                       # bool, default=false
[03/30 18:27:47    130s] -routeSelectedNetOnly false               # bool, default=false
[03/30 18:27:47    130s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/30 18:27:47    130s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/30 18:27:47    130s] Existing Dirty Nets : 16
[03/30 18:27:47    130s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/30 18:27:47    130s] Reset Dirty Nets : 16
[03/30 18:27:48    130s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:10.2/0:09:09.4 (0.2), mem = 3089.7M
[03/30 18:27:48    130s] 
[03/30 18:27:48    130s] globalDetailRoute
[03/30 18:27:48    130s] 
[03/30 18:27:48    130s] #Start globalDetailRoute on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### Time Record (globalDetailRoute) is installed.
[03/30 18:27:48    130s] ### Time Record (Pre Callback) is installed.
[03/30 18:27:48    130s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_qZyFfq.rcdb.d/writeback_controller.rcdb.d': 103 access done (mem: 3102.734M)
[03/30 18:27:48    130s] ### Time Record (Pre Callback) is uninstalled.
[03/30 18:27:48    130s] ### Time Record (DB Import) is installed.
[03/30 18:27:48    130s] ### Time Record (Timing Data Generation) is installed.
[03/30 18:27:48    130s] ### Time Record (Timing Data Generation) is uninstalled.
[03/30 18:27:48    130s] ### Net info: total nets: 149
[03/30 18:27:48    130s] ### Net info: dirty nets: 0
[03/30 18:27:48    130s] ### Net info: marked as disconnected nets: 0
[03/30 18:27:48    130s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/30 18:27:48    130s] #num needed restored net=0
[03/30 18:27:48    130s] #need_extraction net=0 (total=149)
[03/30 18:27:48    130s] ### Net info: fully routed nets: 88
[03/30 18:27:48    130s] ### Net info: trivial (< 2 pins) nets: 55
[03/30 18:27:48    130s] ### Net info: unrouted nets: 6
[03/30 18:27:48    130s] ### Net info: re-extraction nets: 0
[03/30 18:27:48    130s] ### Net info: ignored nets: 0
[03/30 18:27:48    130s] ### Net info: skip routing nets: 0
[03/30 18:27:48    130s] ### import design signature (76): route=207251893 fixed_route=1635017395 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1346284018 dirty_area=0 del_dirty_area=0 cell=21463355 placement=137228739 pin_access=672470243 inst_pattern=1
[03/30 18:27:48    130s] ### Time Record (DB Import) is uninstalled.
[03/30 18:27:48    130s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/30 18:27:48    130s] #RTESIG:78da9594cb6ac3301045bbee570c4a162e34ae676cebb14c215bb784b45be3c47230f801
[03/30 18:27:48    130s] #       b60c6dbfbe4a2885945472bcd41c5d5dddd178b17cdf6c81118698ac468c548e906d8922
[03/30 18:27:48    130s] #       4e72859cd413616e4b6fcfec7eb17c79dd619c0286d1f983a06afac23cc234ea01466d4c
[03/30 18:27:48    130s] #       dd1d1f7eb804a12a9a5143b0effbe62a438a5f32e56757b4f5014a5d155363fee03c1660
[03/30 18:27:48    130s] #       86c9a5c86502aceb3bcd2018cd600b573161bdb36232bd0f436067831e2e8e7dc684f5ce
[03/30 18:27:48    130s] #       5a5dd653ebd69242016212c994520e41dd197dd4c355548914d870c8dbbed44db8af3bb7
[03/30 18:27:48    130s] #       b252cadb1144baccd8dd113c75f926fc26f554c440140aff63e3b6eebd1b473e03123352
[03/30 18:27:48    130s] #       129280adb3dd26cbd6bbad3b76140a81dc9db40c9ff73c50a27708504aab369aa22b8ba1
[03/30 18:27:48    130s] #       b47aba9bdaff48f13b2f0e4a45be332942f43332f532487634dbe2c31d03214f2071874a
[03/30 18:27:48    130s] #       28661c67a3f232f6faec04793c11d9df4568ead6aee555dde89c2252692cec5a151ebffe
[03/30 18:27:48    130s] #       dd7ef70db998b2c4
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Skip comparing routing design signature in db-snapshot flow
[03/30 18:27:48    130s] ### Time Record (Data Preparation) is installed.
[03/30 18:27:48    130s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b701ba704f201
[03/30 18:27:48    130s] #       8903db7efddc32061d5d9cfa683d79a5bc92bc58be6fb6c008434c5603462a47c8b64411
[03/30 18:27:48    130s] #       27b9424eea893077a1b76776bf58bebcee304e01c3e87c2028eb4edb471807d3c360acad
[03/30 18:27:48    130s] #       dae3c30f972094ba1e0c04fbaeabaf32a4f825537cb6baa90e5098528fb5fd83f35880ed
[03/30 18:27:48    130s] #       c729452e13606dd71a06c1607b17b88a09573bd3a3ed7c18023b17e8e1e2d8579870b5b3
[03/30 18:27:48    130s] #       c614d5d84c6b49a1003189644a2987a06aad399afe2aaa440aac3fe44d57983adc57edb4
[03/30 18:27:48    130s] #       b252cadb1144baf478ba2378eaf24df84deaa988812814fe61e32eeefd378e7c062466b8
[03/30 18:27:48    130s] #       2424015b67bb4d96ad77db69db5128049aeea463f8bcf14089de2540299dda60755be8be
[03/30 18:27:48    130s] #       707aa61d9bff48f1bb2f13948abc3915c959bb4211a24f8cdcf47b1924b7c38dfef0a443
[03/30 18:27:48    130s] #       9e4032ed3ea19891ce79ea659c4fec04796a2272ef4a68abc6dde565559b9c2252692cdc
[03/30 18:27:48    130s] #       5d191ebffefdfcee1b6964bf7c
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:27:48    130s] ### Time Record (Global Routing) is installed.
[03/30 18:27:48    130s] ### Time Record (Global Routing) is uninstalled.
[03/30 18:27:48    130s] #Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
[03/30 18:27:48    130s] #Total number of routable nets = 94.
[03/30 18:27:48    130s] #Total number of nets in the design = 149.
[03/30 18:27:48    130s] #16 routable nets do not have any wires.
[03/30 18:27:48    130s] #78 routable nets have routed wires.
[03/30 18:27:48    130s] #16 nets will be global routed.
[03/30 18:27:48    130s] #Using multithreading with 6 threads.
[03/30 18:27:48    130s] ### Time Record (Data Preparation) is installed.
[03/30 18:27:48    130s] #Start routing data preparation on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Minimum voltage of a net in the design = 0.000.
[03/30 18:27:48    130s] #Maximum voltage of a net in the design = 1.200.
[03/30 18:27:48    130s] #Voltage range [0.000 - 1.200] has 143 nets.
[03/30 18:27:48    130s] #Voltage range [1.200 - 1.200] has 1 net.
[03/30 18:27:48    130s] #Voltage range [0.000 - 0.000] has 5 nets.
[03/30 18:27:48    130s] #Build and mark too close pins for the same net.
[03/30 18:27:48    130s] ### Time Record (Cell Pin Access) is installed.
[03/30 18:27:48    130s] #Initial pin access analysis.
[03/30 18:27:48    130s] #Detail pin access analysis.
[03/30 18:27:48    130s] ### Time Record (Cell Pin Access) is uninstalled.
[03/30 18:27:48    130s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/30 18:27:48    130s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:48    130s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:48    130s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:48    130s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:48    130s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:48    130s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:48    130s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:48    130s] #Processed 8/0 dirty instances, 8/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(8 insts marked dirty, reset pre-exisiting dirty flag on 8 insts, 0 nets marked need extraction)
[03/30 18:27:48    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2200.56 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #Regenerating Ggrids automatically.
[03/30 18:27:48    130s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:27:48    130s] #Using automatically generated G-grids.
[03/30 18:27:48    130s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/30 18:27:48    130s] #Done routing data preparation.
[03/30 18:27:48    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2202.43 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #Found 0 nets for post-route si or timing fixing.
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Finished routing data preparation on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Cpu time = 00:00:00
[03/30 18:27:48    130s] #Elapsed time = 00:00:00
[03/30 18:27:48    130s] #Increased memory = 5.73 (MB)
[03/30 18:27:48    130s] #Total memory = 2202.43 (MB)
[03/30 18:27:48    130s] #Peak memory = 2461.03 (MB)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:27:48    130s] ### Time Record (Global Routing) is installed.
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Start global routing on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Start global routing initialization on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Number of eco nets is 10
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Start global routing data preparation on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 30 18:27:48 2023 with memory = 2202.43 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.05 [6]--
[03/30 18:27:48    130s] #Start routing resource analysis on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### init_is_bin_blocked starts on Thu Mar 30 18:27:48 2023 with memory = 2202.43 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.03 [6]--
[03/30 18:27:48    130s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 30 18:27:48 2023 with memory = 2202.53 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.89 [6]--
[03/30 18:27:48    130s] ### adjust_flow_cap starts on Thu Mar 30 18:27:48 2023 with memory = 2204.00 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.12 [6]--
[03/30 18:27:48    130s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[03/30 18:27:48    130s] ### set_via_blocked starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.11 [6]--
[03/30 18:27:48    130s] ### copy_flow starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.16 [6]--
[03/30 18:27:48    130s] #Routing resource analysis is done on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### report_flow_cap starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #  Resource Analysis:
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/30 18:27:48    130s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/30 18:27:48    130s] #  --------------------------------------------------------------
[03/30 18:27:48    130s] #  M2             V         952         547         900    16.22%
[03/30 18:27:48    130s] #  M3             H         172          77         900     2.22%
[03/30 18:27:48    130s] #  M4             V        1135         364         900     0.00%
[03/30 18:27:48    130s] #  --------------------------------------------------------------
[03/30 18:27:48    130s] #  Total                   2259      30.57%        2700     6.15%
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.03 [6]--
[03/30 18:27:48    130s] ### analyze_m2_tracks starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[03/30 18:27:48    130s] ### report_initial_resource starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[03/30 18:27:48    130s] ### mark_pg_pins_accessibility starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.01 [6]--
[03/30 18:27:48    130s] ### set_net_region starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Global routing data preparation is done on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### prepare_level starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### init level 1 starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[03/30 18:27:48    130s] ### Level 1 hgrid = 75 X 12
[03/30 18:27:48    130s] ### prepare_level_flow starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.88 [6]--
[03/30 18:27:48    130s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.98 [6]--
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Global routing initialization is done on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #start global routing iteration 1...
[03/30 18:27:48    130s] ### init_flow_edge starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.83 [6]--
[03/30 18:27:48    130s] ### routing at level 1 (topmost level) iter 0
[03/30 18:27:48    130s] ### measure_qor starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### measure_congestion starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.95 [6]--
[03/30 18:27:48    130s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.23 [6]--
[03/30 18:27:48    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #start global routing iteration 2...
[03/30 18:27:48    130s] ### routing at level 1 (topmost level) iter 1
[03/30 18:27:48    130s] ### measure_qor starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### measure_congestion starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[03/30 18:27:48    130s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.78 [6]--
[03/30 18:27:48    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### route_end starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
[03/30 18:27:48    130s] #Total number of routable nets = 94.
[03/30 18:27:48    130s] #Total number of nets in the design = 149.
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #94 routable nets have routed wires.
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Routed nets constraints summary:
[03/30 18:27:48    130s] #-----------------------------
[03/30 18:27:48    130s] #        Rules   Unconstrained  
[03/30 18:27:48    130s] #-----------------------------
[03/30 18:27:48    130s] #      Default              16  
[03/30 18:27:48    130s] #-----------------------------
[03/30 18:27:48    130s] #        Total              16  
[03/30 18:27:48    130s] #-----------------------------
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Routing constraints summary of the whole design:
[03/30 18:27:48    130s] #-----------------------------
[03/30 18:27:48    130s] #        Rules   Unconstrained  
[03/30 18:27:48    130s] #-----------------------------
[03/30 18:27:48    130s] #      Default              94  
[03/30 18:27:48    130s] #-----------------------------
[03/30 18:27:48    130s] #        Total              94  
[03/30 18:27:48    130s] #-----------------------------
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.97 [6]--
[03/30 18:27:48    130s] ### cal_base_flow starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### init_flow_edge starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.08 [6]--
[03/30 18:27:48    130s] ### cal_flow starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.98 [6]--
[03/30 18:27:48    130s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.12 [6]--
[03/30 18:27:48    130s] ### report_overcon starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #                 OverCon       OverCon          
[03/30 18:27:48    130s] #                  #Gcell        #Gcell    %Gcell
[03/30 18:27:48    130s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/30 18:27:48    130s] #  ------------------------------------------------------------
[03/30 18:27:48    130s] #  M2            6(0.73%)      1(0.12%)   (0.85%)     0.31  
[03/30 18:27:48    130s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.18  
[03/30 18:27:48    130s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.02  
[03/30 18:27:48    130s] #  ------------------------------------------------------------
[03/30 18:27:48    130s] #     Total      6(0.23%)      1(0.04%)   (0.27%)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/30 18:27:48    130s] #  Overflow after GR: 0.00% H + 0.27% V
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [6]--
[03/30 18:27:48    130s] ### cal_base_flow starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### init_flow_edge starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.15 [6]--
[03/30 18:27:48    130s] ### cal_flow starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.87 [6]--
[03/30 18:27:48    130s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.10 [6]--
[03/30 18:27:48    130s] ### generate_cong_map_content starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.07 [6]--
[03/30 18:27:48    130s] ### update starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #Complete Global Routing.
[03/30 18:27:48    130s] #Total wire length = 5278 um.
[03/30 18:27:48    130s] #Total half perimeter of net bounding box = 5287 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M2 = 556 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M3 = 3760 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M4 = 962 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:48    130s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:48    130s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:48    130s] #Total number of vias = 442
[03/30 18:27:48    130s] #Total number of multi-cut vias = 287 ( 64.9%)
[03/30 18:27:48    130s] #Total number of single cut vias = 155 ( 35.1%)
[03/30 18:27:48    130s] #Up-Via Summary (total 442):
[03/30 18:27:48    130s] #                   single-cut          multi-cut      Total
[03/30 18:27:48    130s] #-----------------------------------------------------------
[03/30 18:27:48    130s] # M1               137 ( 68.5%)        63 ( 31.5%)        200
[03/30 18:27:48    130s] # M2                11 (  5.8%)       178 ( 94.2%)        189
[03/30 18:27:48    130s] # M3                 7 ( 13.2%)        46 ( 86.8%)         53
[03/30 18:27:48    130s] #-----------------------------------------------------------
[03/30 18:27:48    130s] #                  155 ( 35.1%)       287 ( 64.9%)        442 
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.52 [6]--
[03/30 18:27:48    130s] ### report_overcon starts on Thu Mar 30 18:27:48 2023 with memory = 2207.46 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [6]--
[03/30 18:27:48    130s] ### report_overcon starts on Thu Mar 30 18:27:48 2023 with memory = 2207.46 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #Max overcon = 2 tracks.
[03/30 18:27:48    130s] #Total overcon = 0.27%.
[03/30 18:27:48    130s] #Worst layer Gcell overcon rate = 0.00%.
[03/30 18:27:48    130s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.95 [6]--
[03/30 18:27:48    130s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.45 [6]--
[03/30 18:27:48    130s] ### global_route design signature (79): route=144187527 net_attr=1894784782
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Global routing statistics:
[03/30 18:27:48    130s] #Cpu time = 00:00:00
[03/30 18:27:48    130s] #Elapsed time = 00:00:00
[03/30 18:27:48    130s] #Increased memory = 2.20 (MB)
[03/30 18:27:48    130s] #Total memory = 2204.63 (MB)
[03/30 18:27:48    130s] #Peak memory = 2461.03 (MB)
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #Finished global routing on Thu Mar 30 18:27:48 2023
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### Time Record (Global Routing) is uninstalled.
[03/30 18:27:48    130s] ### Time Record (Data Preparation) is installed.
[03/30 18:27:48    130s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:27:48    130s] ### track-assign external-init starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### Time Record (Track Assignment) is installed.
[03/30 18:27:48    130s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:27:48    130s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.49 [6]--
[03/30 18:27:48    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### track-assign engine-init starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] ### Time Record (Track Assignment) is installed.
[03/30 18:27:48    130s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.06 [6]--
[03/30 18:27:48    130s] ### track-assign core-engine starts on Thu Mar 30 18:27:48 2023 with memory = 2204.63 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #Start Track Assignment.
[03/30 18:27:48    130s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 3 hboxes.
[03/30 18:27:48    130s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
[03/30 18:27:48    130s] #Complete Track Assignment.
[03/30 18:27:48    130s] #Total wire length = 5285 um.
[03/30 18:27:48    130s] #Total half perimeter of net bounding box = 5287 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M2 = 556 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M3 = 3760 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M4 = 969 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:48    130s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:48    130s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:48    130s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:48    130s] #Total number of vias = 442
[03/30 18:27:48    130s] #Total number of multi-cut vias = 287 ( 64.9%)
[03/30 18:27:48    130s] #Total number of single cut vias = 155 ( 35.1%)
[03/30 18:27:48    130s] #Up-Via Summary (total 442):
[03/30 18:27:48    130s] #                   single-cut          multi-cut      Total
[03/30 18:27:48    130s] #-----------------------------------------------------------
[03/30 18:27:48    130s] # M1               137 ( 68.5%)        63 ( 31.5%)        200
[03/30 18:27:48    130s] # M2                11 (  5.8%)       178 ( 94.2%)        189
[03/30 18:27:48    130s] # M3                 7 ( 13.2%)        46 ( 86.8%)         53
[03/30 18:27:48    130s] #-----------------------------------------------------------
[03/30 18:27:48    130s] #                  155 ( 35.1%)       287 ( 64.9%)        442 
[03/30 18:27:48    130s] #
[03/30 18:27:48    130s] ### track_assign design signature (82): route=1288090017
[03/30 18:27:48    130s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.36 [6]--
[03/30 18:27:48    130s] ### Time Record (Track Assignment) is uninstalled.
[03/30 18:27:48    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.20 (MB), peak = 2461.03 (MB)
[03/30 18:27:48    130s] #
[03/30 18:27:49    130s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/30 18:27:49    130s] #Cpu time = 00:00:00
[03/30 18:27:49    130s] #Elapsed time = 00:00:01
[03/30 18:27:49    130s] #Increased memory = 7.56 (MB)
[03/30 18:27:49    130s] #Total memory = 2204.20 (MB)
[03/30 18:27:49    130s] #Peak memory = 2461.03 (MB)
[03/30 18:27:49    130s] #Using multithreading with 6 threads.
[03/30 18:27:49    130s] ### Time Record (Detail Routing) is installed.
[03/30 18:27:49    130s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] #Start Detail Routing..
[03/30 18:27:49    130s] #start initial detail routing ...
[03/30 18:27:49    130s] ### Design has 0 dirty nets, 46 dirty-areas)
[03/30 18:27:49    130s] # ECO: 0.0% of the total area was rechecked for DRC, and 12.5% required routing.
[03/30 18:27:49    130s] #   number of violations = 0
[03/30 18:27:49    130s] #8 out of 62 instances (12.9%) need to be verified(marked ipoed), dirty area = 0.1%.
[03/30 18:27:49    130s] #0.0% of the total area is being checked for drcs
[03/30 18:27:49    130s] #0.0% of the total area was checked
[03/30 18:27:49    130s] ### Routing stats: routing = 14.78% dirty-area = 1.78%
[03/30 18:27:49    130s] #   number of violations = 0
[03/30 18:27:49    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2206.14 (MB), peak = 2461.03 (MB)
[03/30 18:27:49    130s] #Complete Detail Routing.
[03/30 18:27:49    130s] #Total wire length = 5302 um.
[03/30 18:27:49    130s] #Total half perimeter of net bounding box = 5287 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M2 = 567 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M3 = 3775 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M4 = 961 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:49    130s] #Total number of vias = 456
[03/30 18:27:49    130s] #Total number of multi-cut vias = 308 ( 67.5%)
[03/30 18:27:49    130s] #Total number of single cut vias = 148 ( 32.5%)
[03/30 18:27:49    130s] #Up-Via Summary (total 456):
[03/30 18:27:49    130s] #                   single-cut          multi-cut      Total
[03/30 18:27:49    130s] #-----------------------------------------------------------
[03/30 18:27:49    130s] # M1               137 ( 65.9%)        71 ( 34.1%)        208
[03/30 18:27:49    130s] # M2                 7 (  3.6%)       190 ( 96.4%)        197
[03/30 18:27:49    130s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:49    130s] #-----------------------------------------------------------
[03/30 18:27:49    130s] #                  148 ( 32.5%)       308 ( 67.5%)        456 
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] #Total number of DRC violations = 0
[03/30 18:27:49    130s] ### Time Record (Detail Routing) is uninstalled.
[03/30 18:27:49    130s] #Cpu time = 00:00:00
[03/30 18:27:49    130s] #Elapsed time = 00:00:00
[03/30 18:27:49    130s] #Increased memory = 1.93 (MB)
[03/30 18:27:49    130s] #Total memory = 2206.14 (MB)
[03/30 18:27:49    130s] #Peak memory = 2461.03 (MB)
[03/30 18:27:49    130s] ### Time Record (Antenna Fixing) is installed.
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] #start routing for process antenna violation fix ...
[03/30 18:27:49    130s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:27:49    130s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:27:49    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2210.46 (MB), peak = 2461.03 (MB)
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] #Total wire length = 5302 um.
[03/30 18:27:49    130s] #Total half perimeter of net bounding box = 5287 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M2 = 567 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M3 = 3775 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M4 = 961 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:49    130s] #Total number of vias = 456
[03/30 18:27:49    130s] #Total number of multi-cut vias = 308 ( 67.5%)
[03/30 18:27:49    130s] #Total number of single cut vias = 148 ( 32.5%)
[03/30 18:27:49    130s] #Up-Via Summary (total 456):
[03/30 18:27:49    130s] #                   single-cut          multi-cut      Total
[03/30 18:27:49    130s] #-----------------------------------------------------------
[03/30 18:27:49    130s] # M1               137 ( 65.9%)        71 ( 34.1%)        208
[03/30 18:27:49    130s] # M2                 7 (  3.6%)       190 ( 96.4%)        197
[03/30 18:27:49    130s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:49    130s] #-----------------------------------------------------------
[03/30 18:27:49    130s] #                  148 ( 32.5%)       308 ( 67.5%)        456 
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] #Total number of DRC violations = 0
[03/30 18:27:49    130s] #Total number of process antenna violations = 0
[03/30 18:27:49    130s] #Total number of net violated process antenna rule = 0
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:27:49    130s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] #Total wire length = 5302 um.
[03/30 18:27:49    130s] #Total half perimeter of net bounding box = 5287 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M2 = 567 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M3 = 3775 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M4 = 961 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:27:49    130s] #Total wire length on LAYER LM = 0 um.
[03/30 18:27:49    130s] #Total number of vias = 456
[03/30 18:27:49    130s] #Total number of multi-cut vias = 308 ( 67.5%)
[03/30 18:27:49    130s] #Total number of single cut vias = 148 ( 32.5%)
[03/30 18:27:49    130s] #Up-Via Summary (total 456):
[03/30 18:27:49    130s] #                   single-cut          multi-cut      Total
[03/30 18:27:49    130s] #-----------------------------------------------------------
[03/30 18:27:49    130s] # M1               137 ( 65.9%)        71 ( 34.1%)        208
[03/30 18:27:49    130s] # M2                 7 (  3.6%)       190 ( 96.4%)        197
[03/30 18:27:49    130s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:27:49    130s] #-----------------------------------------------------------
[03/30 18:27:49    130s] #                  148 ( 32.5%)       308 ( 67.5%)        456 
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] #Total number of DRC violations = 0
[03/30 18:27:49    130s] #Total number of process antenna violations = 0
[03/30 18:27:49    130s] #Total number of net violated process antenna rule = 0
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] ### Time Record (Antenna Fixing) is uninstalled.
[03/30 18:27:49    130s] #detailRoute Statistics:
[03/30 18:27:49    130s] #Cpu time = 00:00:00
[03/30 18:27:49    130s] #Elapsed time = 00:00:00
[03/30 18:27:49    130s] #Increased memory = 10.84 (MB)
[03/30 18:27:49    130s] #Total memory = 2215.04 (MB)
[03/30 18:27:49    130s] #Peak memory = 2461.03 (MB)
[03/30 18:27:49    130s] #Skip updating routing design signature in db-snapshot flow
[03/30 18:27:49    130s] ### global_detail_route design signature (91): route=695845349 flt_obj=0 vio=1905142130 shield_wire=1
[03/30 18:27:49    130s] ### Time Record (DB Export) is installed.
[03/30 18:27:49    130s] ### export design design signature (92): route=695845349 fixed_route=1635017395 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1694710658 dirty_area=0 del_dirty_area=0 cell=21463355 placement=137228739 pin_access=1920073101 inst_pattern=1
[03/30 18:27:49    130s] #	no debugging net set
[03/30 18:27:49    130s] ### Time Record (DB Export) is uninstalled.
[03/30 18:27:49    130s] ### Time Record (Post Callback) is installed.
[03/30 18:27:49    130s] ### Time Record (Post Callback) is uninstalled.
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] #globalDetailRoute statistics:
[03/30 18:27:49    130s] #Cpu time = 00:00:01
[03/30 18:27:49    130s] #Elapsed time = 00:00:02
[03/30 18:27:49    130s] #Increased memory = -158.14 (MB)
[03/30 18:27:49    130s] #Total memory = 2035.49 (MB)
[03/30 18:27:49    130s] #Peak memory = 2461.03 (MB)
[03/30 18:27:49    130s] #Number of warnings = 3
[03/30 18:27:49    130s] #Total number of warnings = 21
[03/30 18:27:49    130s] #Number of fails = 0
[03/30 18:27:49    130s] #Total number of fails = 0
[03/30 18:27:49    130s] #Complete globalDetailRoute on Thu Mar 30 18:27:49 2023
[03/30 18:27:49    130s] #
[03/30 18:27:49    130s] ### import design signature (93): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1920073101 inst_pattern=1
[03/30 18:27:49    130s] ### Time Record (globalDetailRoute) is uninstalled.
[03/30 18:27:49    130s] ### 
[03/30 18:27:49    130s] ###   Scalability Statistics
[03/30 18:27:49    130s] ### 
[03/30 18:27:49    130s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:27:49    130s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/30 18:27:49    130s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:27:49    130s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/30 18:27:49    130s] ###   Entire Command                |        00:00:01|        00:00:02|             0.4|
[03/30 18:27:49    130s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:27:49    130s] ### 
[03/30 18:27:49    130s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:01.8 (0.5), totSession cpu/real = 0:02:11.0/0:09:11.2 (0.2), mem = 2940.0M
[03/30 18:27:49    130s] 
[03/30 18:27:49    130s] =============================================================================================
[03/30 18:27:49    130s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.14-s109_1
[03/30 18:27:49    130s] =============================================================================================
[03/30 18:27:49    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:27:49    130s] ---------------------------------------------------------------------------------------------
[03/30 18:27:49    130s] [ GlobalRoute            ]      1   0:00:00.3  (  16.3 % )     0:00:00.3 /  0:00:00.1    0.4
[03/30 18:27:49    130s] [ DetailRoute            ]      1   0:00:00.3  (  16.7 % )     0:00:00.3 /  0:00:00.2    0.6
[03/30 18:27:49    130s] [ MISC                   ]          0:00:01.2  (  67.1 % )     0:00:01.2 /  0:00:00.5    0.4
[03/30 18:27:49    130s] ---------------------------------------------------------------------------------------------
[03/30 18:27:49    130s]  EcoRoute #1 TOTAL                  0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:00.8    0.5
[03/30 18:27:49    130s] ---------------------------------------------------------------------------------------------
[03/30 18:27:49    130s] 
[03/30 18:27:49    130s] **optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 2032.6M, totSessionCpu=0:02:11 **
[03/30 18:27:49    130s] New Signature Flow (restoreNanoRouteOptions) ....
[03/30 18:27:49    130s] **INFO: flowCheckPoint #11 PostEcoSummary
[03/30 18:27:49    130s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/30 18:27:49    131s] 
[03/30 18:27:49    131s] Trim Metal Layers:
[03/30 18:27:49    131s] LayerId::1 widthSet size::1
[03/30 18:27:49    131s] LayerId::2 widthSet size::1
[03/30 18:27:49    131s] LayerId::3 widthSet size::1
[03/30 18:27:49    131s] LayerId::4 widthSet size::1
[03/30 18:27:49    131s] LayerId::5 widthSet size::1
[03/30 18:27:49    131s] LayerId::6 widthSet size::1
[03/30 18:27:49    131s] LayerId::7 widthSet size::1
[03/30 18:27:49    131s] LayerId::8 widthSet size::1
[03/30 18:27:49    131s] eee: pegSigSF::1.070000
[03/30 18:27:49    131s] Initializing multi-corner resistance tables ...
[03/30 18:27:49    131s] eee: l::1 avDens::0.098373 usedTrk::451.533610 availTrk::4590.000000 sigTrk::451.533610
[03/30 18:27:49    131s] eee: l::2 avDens::0.007227 usedTrk::23.415472 availTrk::3240.000000 sigTrk::23.415472
[03/30 18:27:49    131s] eee: l::3 avDens::0.050592 usedTrk::232.216194 availTrk::4590.000000 sigTrk::232.216194
[03/30 18:27:49    131s] eee: l::4 avDens::0.044187 usedTrk::202.817472 availTrk::4590.000000 sigTrk::202.817472
[03/30 18:27:49    131s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:27:49    131s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:27:49    131s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:27:49    131s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:27:49    131s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.181157 aWlH=0.000000 lMod=0 pMax=0.850600 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/30 18:27:49    131s] ### Net info: total nets: 149
[03/30 18:27:49    131s] ### Net info: dirty nets: 0
[03/30 18:27:49    131s] ### Net info: marked as disconnected nets: 0
[03/30 18:27:49    131s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/30 18:27:49    131s] #num needed restored net=0
[03/30 18:27:49    131s] #need_extraction net=0 (total=149)
[03/30 18:27:49    131s] ### Net info: fully routed nets: 94
[03/30 18:27:49    131s] ### Net info: trivial (< 2 pins) nets: 55
[03/30 18:27:49    131s] ### Net info: unrouted nets: 0
[03/30 18:27:49    131s] ### Net info: re-extraction nets: 0
[03/30 18:27:49    131s] ### Net info: ignored nets: 0
[03/30 18:27:49    131s] ### Net info: skip routing nets: 0
[03/30 18:27:49    131s] ### import design signature (94): route=827726943 fixed_route=827726943 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1311166756 dirty_area=0 del_dirty_area=0 cell=21463355 placement=137228739 pin_access=1920073101 inst_pattern=1
[03/30 18:27:49    131s] #Extract in post route mode
[03/30 18:27:49    131s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/30 18:27:49    131s] #Fast data preparation for tQuantus.
[03/30 18:27:49    131s] #Start routing data preparation on Thu Mar 30 18:27:49 2023
[03/30 18:27:49    131s] #
[03/30 18:27:50    131s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/30 18:27:50    131s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:50    131s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:50    131s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:50    131s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:50    131s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:27:50    131s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:50    131s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:27:50    131s] #Regenerating Ggrids automatically.
[03/30 18:27:50    131s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:27:50    131s] #Using automatically generated G-grids.
[03/30 18:27:50    131s] #Done routing data preparation.
[03/30 18:27:50    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.52 (MB), peak = 2461.03 (MB)
[03/30 18:27:50    131s] #Start routing data preparation on Thu Mar 30 18:27:50 2023
[03/30 18:27:50    131s] #
[03/30 18:27:50    131s] #Minimum voltage of a net in the design = 0.000.
[03/30 18:27:50    131s] #Maximum voltage of a net in the design = 1.200.
[03/30 18:27:50    131s] #Voltage range [0.000 - 1.200] has 143 nets.
[03/30 18:27:50    131s] #Voltage range [1.200 - 1.200] has 1 net.
[03/30 18:27:50    131s] #Voltage range [0.000 - 0.000] has 5 nets.
[03/30 18:27:50    131s] #Build and mark too close pins for the same net.
[03/30 18:27:50    131s] #Regenerating Ggrids automatically.
[03/30 18:27:50    131s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:27:50    131s] #Using automatically generated G-grids.
[03/30 18:27:50    131s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/30 18:27:50    131s] #Done routing data preparation.
[03/30 18:27:50    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2043.18 (MB), peak = 2461.03 (MB)
[03/30 18:27:50    131s] #
[03/30 18:27:50    131s] #Start tQuantus RC extraction...
[03/30 18:27:50    131s] #Start building rc corner(s)...
[03/30 18:27:50    131s] #Number of RC Corner = 1
[03/30 18:27:50    131s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/30 18:27:50    131s] #M1 -> M1 (1)
[03/30 18:27:50    131s] #M2 -> M2 (2)
[03/30 18:27:50    131s] #M3 -> M3 (3)
[03/30 18:27:50    131s] #M4 -> M4 (4)
[03/30 18:27:50    131s] #M5 -> M5 (5)
[03/30 18:27:50    131s] #M6 -> M6 (6)
[03/30 18:27:50    131s] #MQ -> MQ (7)
[03/30 18:27:50    131s] #LM -> LM (8)
[03/30 18:27:50    131s] #SADV-On
[03/30 18:27:50    131s] # Corner(s) : 
[03/30 18:27:50    131s] #rc-typ [25.00]
[03/30 18:27:51    131s] # Corner id: 0
[03/30 18:27:51    131s] # Layout Scale: 1.000000
[03/30 18:27:51    131s] # Has Metal Fill model: yes
[03/30 18:27:51    131s] # Temperature was set
[03/30 18:27:51    131s] # Temperature : 25.000000
[03/30 18:27:51    131s] # Ref. Temp   : 25.000000
[03/30 18:27:51    131s] #SADV-Off
[03/30 18:27:51    131s] #total pattern=120 [8, 324]
[03/30 18:27:51    131s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/30 18:27:51    131s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:27:51    131s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/30 18:27:51    131s] #number model r/c [1,1] [8,324] read
[03/30 18:27:51    131s] #0 rcmodel(s) requires rebuild
[03/30 18:27:51    131s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2045.31 (MB), peak = 2461.03 (MB)
[03/30 18:27:51    131s] #Start building rc corner(s)...
[03/30 18:27:51    131s] #Number of RC Corner = 1
[03/30 18:27:51    131s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/30 18:27:51    131s] #M1 -> M1 (1)
[03/30 18:27:51    131s] #M2 -> M2 (2)
[03/30 18:27:51    131s] #M3 -> M3 (3)
[03/30 18:27:51    131s] #M4 -> M4 (4)
[03/30 18:27:51    131s] #M5 -> M5 (5)
[03/30 18:27:51    131s] #M6 -> M6 (6)
[03/30 18:27:51    131s] #MQ -> MQ (7)
[03/30 18:27:51    131s] #LM -> LM (8)
[03/30 18:27:51    131s] #SADV-On
[03/30 18:27:51    131s] # Corner(s) : 
[03/30 18:27:51    131s] #rc-typ [25.00]
[03/30 18:27:52    132s] # Corner id: 0
[03/30 18:27:52    132s] # Layout Scale: 1.000000
[03/30 18:27:52    132s] # Has Metal Fill model: yes
[03/30 18:27:52    132s] # Temperature was set
[03/30 18:27:52    132s] # Temperature : 25.000000
[03/30 18:27:52    132s] # Ref. Temp   : 25.000000
[03/30 18:27:52    132s] #SADV-Off
[03/30 18:27:52    132s] #total pattern=120 [8, 324]
[03/30 18:27:52    132s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/30 18:27:52    132s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:27:52    132s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/30 18:27:52    132s] #number model r/c [1,1] [8,324] read
[03/30 18:27:52    132s] #0 rcmodel(s) requires rebuild
[03/30 18:27:52    132s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2043.71 (MB), peak = 2461.03 (MB)
[03/30 18:27:52    132s] #Finish check_net_pin_list step Enter extract
[03/30 18:27:52    132s] #Start init net ripin tree building
[03/30 18:27:52    132s] #Finish init net ripin tree building
[03/30 18:27:52    132s] #Cpu time = 00:00:00
[03/30 18:27:52    132s] #Elapsed time = 00:00:00
[03/30 18:27:52    132s] #Increased memory = 0.00 (MB)
[03/30 18:27:52    132s] #Total memory = 2043.71 (MB)
[03/30 18:27:52    132s] #Peak memory = 2461.03 (MB)
[03/30 18:27:52    132s] #Using multithreading with 6 threads.
[03/30 18:27:52    132s] #begin processing metal fill model file
[03/30 18:27:52    132s] #end processing metal fill model file
[03/30 18:27:52    132s] #Length limit = 200 pitches
[03/30 18:27:52    132s] #opt mode = 2
[03/30 18:27:52    132s] #Finish check_net_pin_list step Fix net pin list
[03/30 18:27:52    132s] #Start generate extraction boxes.
[03/30 18:27:52    132s] #
[03/30 18:27:52    132s] #Extract using 30 x 30 Hboxes
[03/30 18:27:52    132s] #5x2 initial hboxes
[03/30 18:27:52    132s] #Use area based hbox pruning.
[03/30 18:27:52    132s] #0/0 hboxes pruned.
[03/30 18:27:52    132s] #Complete generating extraction boxes.
[03/30 18:27:52    132s] #Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[03/30 18:27:52    132s] #Process 0 special clock nets for rc extraction
[03/30 18:27:52    132s] #Total 94 nets were built. 12 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/30 18:27:52    132s] #Run Statistics for Extraction:
[03/30 18:27:52    132s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:52    132s] #   Increased memory =    15.00 (MB), total memory =  2058.76 (MB), peak memory =  2461.03 (MB)
[03/30 18:27:52    132s] #Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d
[03/30 18:27:53    132s] #Finish registering nets and terms for rcdb.
[03/30 18:27:53    132s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2049.65 (MB), peak = 2461.03 (MB)
[03/30 18:27:53    132s] #RC Statistics: 462 Res, 309 Ground Cap, 97 XCap (Edge to Edge)
[03/30 18:27:53    132s] #RC V/H edge ratio: 0.84, Avg V/H Edge Length: 9588.37 (344), Avg L-Edge Length: 10850.00 (56)
[03/30 18:27:53    132s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d.
[03/30 18:27:53    132s] #Start writing RC data.
[03/30 18:27:53    132s] #Finish writing RC data
[03/30 18:27:53    132s] #Finish writing rcdb with 556 nodes, 462 edges, and 212 xcaps
[03/30 18:27:53    132s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2045.72 (MB), peak = 2461.03 (MB)
[03/30 18:27:53    132s] Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d' ...
[03/30 18:27:53    132s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d' for reading (mem: 2997.746M)
[03/30 18:27:53    132s] Reading RCDB with compressed RC data.
[03/30 18:27:53    132s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d' for content verification (mem: 2997.746M)
[03/30 18:27:53    132s] Reading RCDB with compressed RC data.
[03/30 18:27:53    132s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d': 0 access done (mem: 2997.746M)
[03/30 18:27:53    132s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d': 0 access done (mem: 2997.746M)
[03/30 18:27:53    132s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2997.746M)
[03/30 18:27:53    132s] Following multi-corner parasitics specified:
[03/30 18:27:53    132s] 	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d (rcdb)
[03/30 18:27:53    132s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d' for reading (mem: 2997.746M)
[03/30 18:27:53    132s] Reading RCDB with compressed RC data.
[03/30 18:27:53    132s] 		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d specified
[03/30 18:27:53    132s] Cell writeback_controller, hinst 
[03/30 18:27:53    132s] processing rcdb (/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d) for hinst (top) of cell (writeback_controller);
[03/30 18:27:53    132s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d': 0 access done (mem: 3013.746M)
[03/30 18:27:53    132s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2997.746M)
[03/30 18:27:53    132s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_bIZ4g6.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 2997.746M)
[03/30 18:27:53    132s] Reading RCDB with compressed RC data.
[03/30 18:27:55    134s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_bIZ4g6.rcdb.d/writeback_controller.rcdb.d': 0 access done (mem: 2997.746M)
[03/30 18:27:55    134s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:02.0, current mem=2997.746M)
[03/30 18:27:55    134s] Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:02.0 mem: 2997.746M)
[03/30 18:27:55    134s] #
[03/30 18:27:55    134s] #Restore RCDB.
[03/30 18:27:55    134s] #
[03/30 18:27:55    134s] #Complete tQuantus RC extraction.
[03/30 18:27:55    134s] #Cpu time = 00:00:03
[03/30 18:27:55    134s] #Elapsed time = 00:00:05
[03/30 18:27:55    134s] #Increased memory = 2.57 (MB)
[03/30 18:27:55    134s] #Total memory = 2045.76 (MB)
[03/30 18:27:55    134s] #Peak memory = 2461.03 (MB)
[03/30 18:27:55    134s] #
[03/30 18:27:55    134s] #12 inserted nodes are removed
[03/30 18:27:55    134s] ### export design design signature (96): route=650567558 fixed_route=650567558 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1601011962 dirty_area=0 del_dirty_area=0 cell=21463355 placement=137228739 pin_access=1920073101 inst_pattern=1
[03/30 18:27:55    134s] #	no debugging net set
[03/30 18:27:55    134s] ### import design signature (97): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1920073101 inst_pattern=1
[03/30 18:27:55    134s] #Start Inst Signature in MT(0)
[03/30 18:27:55    134s] #Start Net Signature in MT(38987845)
[03/30 18:27:55    134s] #Calculate SNet Signature in MT (71367302)
[03/30 18:27:55    134s] #Run time and memory report for RC extraction:
[03/30 18:27:55    134s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[03/30 18:27:55    134s] #Run Statistics for snet signature:
[03/30 18:27:55    134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.06/6, scale score = 0.18.
[03/30 18:27:55    134s] #    Increased memory =     0.00 (MB), total memory =  2038.17 (MB), peak memory =  2461.03 (MB)
[03/30 18:27:55    134s] #Run Statistics for Net Final Signature:
[03/30 18:27:55    134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:55    134s] #   Increased memory =     0.00 (MB), total memory =  2038.16 (MB), peak memory =  2461.03 (MB)
[03/30 18:27:55    134s] #Run Statistics for Net launch:
[03/30 18:27:55    134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.00/6, scale score = 0.17.
[03/30 18:27:55    134s] #    Increased memory =     0.63 (MB), total memory =  2038.16 (MB), peak memory =  2461.03 (MB)
[03/30 18:27:55    134s] #Run Statistics for Net init_dbsNet_slist:
[03/30 18:27:55    134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:27:55    134s] #   Increased memory =     0.00 (MB), total memory =  2037.54 (MB), peak memory =  2461.03 (MB)
[03/30 18:27:55    134s] #Run Statistics for net signature:
[03/30 18:27:55    134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.01/6, scale score = 0.17.
[03/30 18:27:55    134s] #    Increased memory =     0.63 (MB), total memory =  2038.16 (MB), peak memory =  2461.03 (MB)
[03/30 18:27:55    134s] #Run Statistics for inst signature:
[03/30 18:27:55    134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.13/6, scale score = 0.19.
[03/30 18:27:55    134s] #    Increased memory =    -0.13 (MB), total memory =  2037.54 (MB), peak memory =  2461.03 (MB)
[03/30 18:27:55    134s] **optDesign ... cpu = 0:00:12, real = 0:00:17, mem = 2038.2M, totSessionCpu=0:02:14 **
[03/30 18:27:55    134s] Starting delay calculation for Setup views
[03/30 18:27:55    134s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:27:55    134s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:27:55    134s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:27:55    134s] #################################################################################
[03/30 18:27:55    134s] # Design Stage: PostRoute
[03/30 18:27:55    134s] # Design Name: writeback_controller
[03/30 18:27:55    134s] # Design Mode: 130nm
[03/30 18:27:55    134s] # Analysis Mode: MMMC OCV 
[03/30 18:27:55    134s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:27:55    134s] # Signoff Settings: SI On 
[03/30 18:27:55    134s] #################################################################################
[03/30 18:27:56    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 2956.1M, InitMEM = 2956.1M)
[03/30 18:27:56    134s] Setting infinite Tws ...
[03/30 18:27:56    134s] First Iteration Infinite Tw... 
[03/30 18:27:56    134s] Calculate early delays in OCV mode...
[03/30 18:27:56    134s] Calculate late delays in OCV mode...
[03/30 18:27:56    134s] Start delay calculation (fullDC) (6 T). (MEM=2957.07)
[03/30 18:27:56    134s] End AAE Lib Interpolated Model. (MEM=2968.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:56    134s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_bIZ4g6.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 2968.684M)
[03/30 18:27:56    134s] Reading RCDB with compressed RC data.
[03/30 18:27:56    134s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2970.7M)
[03/30 18:27:56    134s] AAE_INFO: 6 threads acquired from CTE.
[03/30 18:27:56    134s] Total number of fetched objects 106
[03/30 18:27:56    134s] AAE_INFO-618: Total number of nets in the design is 149,  97.3 percent of the nets selected for SI analysis
[03/30 18:27:56    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:56    134s] End delay calculation. (MEM=3232.84 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:27:56    135s] End delay calculation (fullDC). (MEM=3232.84 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:27:56    135s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 3232.8M) ***
[03/30 18:27:56    135s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3224.8M)
[03/30 18:27:56    135s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:27:56    135s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3224.8M)
[03/30 18:27:56    135s] Starting SI iteration 2
[03/30 18:27:56    135s] Calculate early delays in OCV mode...
[03/30 18:27:56    135s] Calculate late delays in OCV mode...
[03/30 18:27:56    135s] Start delay calculation (fullDC) (6 T). (MEM=3085)
[03/30 18:27:56    135s] End AAE Lib Interpolated Model. (MEM=3085 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:56    135s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:27:56    135s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:27:56    135s] Total number of fetched objects 106
[03/30 18:27:56    135s] AAE_INFO-618: Total number of nets in the design is 149,  4.0 percent of the nets selected for SI analysis
[03/30 18:27:56    135s] End delay calculation. (MEM=3347.07 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:27:56    135s] End delay calculation (fullDC). (MEM=3347.07 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:27:56    135s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3347.1M) ***
[03/30 18:27:56    135s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:16 mem=3353.1M)
[03/30 18:27:56    135s] End AAE Lib Interpolated Model. (MEM=3353.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:56    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3353.1M, EPOCH TIME: 1680215276.843820
[03/30 18:27:56    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:56    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:56    135s] 
[03/30 18:27:56    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:56    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.061, MEM:3385.1M, EPOCH TIME: 1680215276.904879
[03/30 18:27:56    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:56    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:56    135s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.940  |  0.102  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3414.1M, EPOCH TIME: 1680215276.962288
[03/30 18:27:56    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:56    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:56    135s] 
[03/30 18:27:56    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:56    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.029, MEM:3415.6M, EPOCH TIME: 1680215276.990878
[03/30 18:27:56    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:56    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:57    135s] Density: 1.576%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 2227.6M, totSessionCpu=0:02:16 **
[03/30 18:27:57    135s] Executing marking Critical Nets1
[03/30 18:27:57    135s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[03/30 18:27:57    135s] **INFO: flowCheckPoint #12 OptimizationRecovery
[03/30 18:27:57    135s] Running postRoute recovery in postEcoRoute mode
[03/30 18:27:57    135s] **optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 2227.6M, totSessionCpu=0:02:16 **
[03/30 18:27:57    135s]   Timing/DRV Snapshot: (TGT)
[03/30 18:27:57    135s]      Weighted WNS: 0.000
[03/30 18:27:57    135s]       All  PG WNS: 0.000
[03/30 18:27:57    135s]       High PG WNS: 0.000
[03/30 18:27:57    135s]       All  PG TNS: 0.000
[03/30 18:27:57    135s]       High PG TNS: 0.000
[03/30 18:27:57    135s]       Low  PG TNS: 0.000
[03/30 18:27:57    135s]          Tran DRV: 0 (0)
[03/30 18:27:57    135s]           Cap DRV: 0 (0)
[03/30 18:27:57    135s]        Fanout DRV: 0 (0)
[03/30 18:27:57    135s]            Glitch: 0 (0)
[03/30 18:27:57    135s]    Category Slack: { [L, 0.052] [H, 0.890] }
[03/30 18:27:57    135s] 
[03/30 18:27:57    135s] Checking setup slack degradation ...
[03/30 18:27:57    135s] 
[03/30 18:27:57    135s] Recovery Manager:
[03/30 18:27:57    135s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[03/30 18:27:57    135s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[03/30 18:27:57    135s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/30 18:27:57    135s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/30 18:27:57    135s] 
[03/30 18:27:57    135s] Checking DRV degradation...
[03/30 18:27:57    135s] 
[03/30 18:27:57    135s] Recovery Manager:
[03/30 18:27:57    135s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/30 18:27:57    135s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/30 18:27:57    135s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/30 18:27:57    135s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/30 18:27:57    135s] 
[03/30 18:27:57    135s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/30 18:27:57    135s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3140.75M, totSessionCpu=0:02:16).
[03/30 18:27:57    135s] **optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 2227.6M, totSessionCpu=0:02:16 **
[03/30 18:27:57    135s] 
[03/30 18:27:57    135s] Latch borrow mode reset to max_borrow
[03/30 18:27:57    135s] **INFO: flowCheckPoint #13 FinalSummary
[03/30 18:27:57    135s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_route_0_hold
[03/30 18:27:57    135s] **optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 2224.3M, totSessionCpu=0:02:16 **
[03/30 18:27:57    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3105.2M, EPOCH TIME: 1680215277.314524
[03/30 18:27:57    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:57    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:57    135s] 
[03/30 18:27:57    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:27:57    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:3137.2M, EPOCH TIME: 1680215277.334327
[03/30 18:27:57    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:57    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:27:57    135s] Saving timing graph ...
[03/30 18:27:57    136s] Done save timing graph
[03/30 18:27:57    136s] 
[03/30 18:27:57    136s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:27:57    136s] 
[03/30 18:27:57    136s] TimeStamp Deleting Cell Server End ...
[03/30 18:27:58    136s] Starting delay calculation for Hold views
[03/30 18:27:58    136s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:27:58    136s] AAE_INFO: resetNetProps viewIdx 1 
[03/30 18:27:58    136s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:27:58    137s] #################################################################################
[03/30 18:27:58    137s] # Design Stage: PostRoute
[03/30 18:27:58    137s] # Design Name: writeback_controller
[03/30 18:27:58    137s] # Design Mode: 130nm
[03/30 18:27:58    137s] # Analysis Mode: MMMC OCV 
[03/30 18:27:58    137s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:27:58    137s] # Signoff Settings: SI On 
[03/30 18:27:58    137s] #################################################################################
[03/30 18:27:58    137s] Topological Sorting (REAL = 0:00:00.0, MEM = 3220.1M, InitMEM = 3220.1M)
[03/30 18:27:58    137s] Setting infinite Tws ...
[03/30 18:27:58    137s] First Iteration Infinite Tw... 
[03/30 18:27:58    137s] Calculate late delays in OCV mode...
[03/30 18:27:58    137s] Calculate early delays in OCV mode...
[03/30 18:27:58    137s] Start delay calculation (fullDC) (6 T). (MEM=3220.14)
[03/30 18:27:58    137s] End AAE Lib Interpolated Model. (MEM=3231.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:58    137s] Total number of fetched objects 106
[03/30 18:27:58    137s] AAE_INFO-618: Total number of nets in the design is 149,  97.3 percent of the nets selected for SI analysis
[03/30 18:27:58    137s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:58    137s] End delay calculation. (MEM=3296.98 CPU=0:00:00.2 REAL=0:00:00.0)
[03/30 18:27:58    137s] End delay calculation (fullDC). (MEM=3296.98 CPU=0:00:00.3 REAL=0:00:00.0)
[03/30 18:27:58    137s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3297.0M) ***
[03/30 18:27:59    137s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3289.0M)
[03/30 18:27:59    137s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:27:59    137s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3289.0M)
[03/30 18:27:59    137s] Starting SI iteration 2
[03/30 18:27:59    137s] Calculate late delays in OCV mode...
[03/30 18:27:59    137s] Calculate early delays in OCV mode...
[03/30 18:27:59    137s] Start delay calculation (fullDC) (6 T). (MEM=3119.14)
[03/30 18:27:59    137s] End AAE Lib Interpolated Model. (MEM=3119.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:27:59    137s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:27:59    137s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:27:59    137s] Total number of fetched objects 106
[03/30 18:27:59    137s] AAE_INFO-618: Total number of nets in the design is 149,  1.3 percent of the nets selected for SI analysis
[03/30 18:27:59    137s] End delay calculation. (MEM=3362.64 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:27:59    137s] End delay calculation (fullDC). (MEM=3362.64 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:27:59    137s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3362.6M) ***
[03/30 18:27:59    137s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:18 mem=3368.6M)
[03/30 18:27:59    138s] Restoring timing graph ...
[03/30 18:28:01    139s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/30 18:28:01    139s] Done restore timing graph
[03/30 18:28:05    139s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.940  |  0.102  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.094  |  0.217  |  0.094  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/30 18:28:05    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3158.9M, EPOCH TIME: 1680215285.983872
[03/30 18:28:05    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:05    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] 
[03/30 18:28:06    139s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:28:06    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.029, MEM:3160.3M, EPOCH TIME: 1680215286.013040
[03/30 18:28:06    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] Density: 1.576%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3160.3M, EPOCH TIME: 1680215286.025171
[03/30 18:28:06    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] 
[03/30 18:28:06    139s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:28:06    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.026, MEM:3160.3M, EPOCH TIME: 1680215286.050766
[03/30 18:28:06    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3160.3M, EPOCH TIME: 1680215286.103841
[03/30 18:28:06    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] 
[03/30 18:28:06    139s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:28:06    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3160.3M, EPOCH TIME: 1680215286.128843
[03/30 18:28:06    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] *** Final Summary (holdfix) CPU=0:00:03.8, REAL=0:00:09.0, MEM=3160.3M
[03/30 18:28:06    139s] **optDesign ... cpu = 0:00:18, real = 0:00:28, mem = 2245.9M, totSessionCpu=0:02:20 **
[03/30 18:28:06    139s]  ReSet Options after AAE Based Opt flow 
[03/30 18:28:06    139s] *** Finished optDesign ***
[03/30 18:28:06    139s] 
[03/30 18:28:06    139s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.7 real=0:00:28.0)
[03/30 18:28:06    139s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:28:06    139s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.5 real=0:00:05.7)
[03/30 18:28:06    139s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:28:06    139s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:07.0 real=0:00:08.0)
[03/30 18:28:06    139s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.8 real=0:00:01.9)
[03/30 18:28:06    139s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.2 real=0:00:01.6)
[03/30 18:28:06    139s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.2)
[03/30 18:28:06    139s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/30 18:28:06    139s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3160.3M)
[03/30 18:28:06    139s] Info: Destroy the CCOpt slew target map.
[03/30 18:28:06    139s] clean pInstBBox. size 0
[03/30 18:28:06    139s] All LLGs are deleted
[03/30 18:28:06    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:06    139s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3152.3M, EPOCH TIME: 1680215286.348367
[03/30 18:28:06    139s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3152.3M, EPOCH TIME: 1680215286.348576
[03/30 18:28:06    139s] Info: pop threads available for lower-level modules during optimization.
[03/30 18:28:06    139s] *** optDesign #2 [finish] : cpu/real = 0:00:17.9/0:00:28.1 (0.6), totSession cpu/real = 0:02:19.8/0:09:27.8 (0.2), mem = 3152.3M
[03/30 18:28:06    139s] 
[03/30 18:28:06    139s] =============================================================================================
[03/30 18:28:06    139s]  Final TAT Report : optDesign #2                                                21.14-s109_1
[03/30 18:28:06    139s] =============================================================================================
[03/30 18:28:06    139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/30 18:28:06    139s] ---------------------------------------------------------------------------------------------
[03/30 18:28:06    139s] [ InitOpt                ]      1   0:00:01.4  (   5.1 % )     0:00:01.5 /  0:00:01.2    0.8
[03/30 18:28:06    139s] [ HoldOpt                ]      1   0:00:00.4  (   1.5 % )     0:00:00.6 /  0:00:00.4    0.7
[03/30 18:28:06    139s] [ ViewPruning            ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/30 18:28:06    139s] [ BuildHoldData          ]      1   0:00:04.4  (  15.8 % )     0:00:05.9 /  0:00:05.4    0.9
[03/30 18:28:06    139s] [ OptSummaryReport       ]      6   0:00:03.0  (  10.6 % )     0:00:09.5 /  0:00:04.3    0.4
[03/30 18:28:06    139s] [ DrvReport              ]      8   0:00:04.9  (  17.2 % )     0:00:04.9 /  0:00:00.1    0.0
[03/30 18:28:06    139s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/30 18:28:06    139s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[03/30 18:28:06    139s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   3.4 % )     0:00:01.0 /  0:00:00.9    0.9
[03/30 18:28:06    139s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.5
[03/30 18:28:06    139s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.6
[03/30 18:28:06    139s] [ EcoRoute               ]      1   0:00:01.8  (   6.3 % )     0:00:01.8 /  0:00:00.8    0.5
[03/30 18:28:06    139s] [ ExtractRC              ]      2   0:00:05.6  (  20.1 % )     0:00:05.6 /  0:00:03.4    0.6
[03/30 18:28:06    139s] [ TimingUpdate           ]     20   0:00:03.1  (  10.9 % )     0:00:04.1 /  0:00:03.5    0.9
[03/30 18:28:06    139s] [ FullDelayCalc          ]      8   0:00:01.0  (   3.6 % )     0:00:01.0 /  0:00:00.8    0.8
[03/30 18:28:06    139s] [ TimingReport           ]      8   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.2    0.9
[03/30 18:28:06    139s] [ GenerateReports        ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.7
[03/30 18:28:06    139s] [ MISC                   ]          0:00:00.8  (   3.0 % )     0:00:00.8 /  0:00:00.4    0.5
[03/30 18:28:06    139s] ---------------------------------------------------------------------------------------------
[03/30 18:28:06    139s]  optDesign #2 TOTAL                 0:00:28.1  ( 100.0 % )     0:00:28.1 /  0:00:17.9    0.6
[03/30 18:28:06    139s] ---------------------------------------------------------------------------------------------
[03/30 18:28:06    139s] 
[03/30 18:28:06    139s] <CMD> saveDesign db/writeback_controller_postroute_0.enc
[03/30 18:28:06    139s] The in-memory database contained RC information but was not saved. To save 
[03/30 18:28:06    139s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/30 18:28:06    139s] so it should only be saved when it is really desired.
[03/30 18:28:06    139s] #% Begin save design ... (date=03/30 18:28:06, mem=2207.4M)
[03/30 18:28:06    139s] % Begin Save ccopt configuration ... (date=03/30 18:28:06, mem=2207.4M)
[03/30 18:28:06    139s] % End Save ccopt configuration ... (date=03/30 18:28:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2207.7M, current mem=2207.7M)
[03/30 18:28:06    140s] % Begin Save netlist data ... (date=03/30 18:28:06, mem=2207.7M)
[03/30 18:28:06    140s] Writing Binary DB to db/writeback_controller_postroute_0.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:28:06    140s] % End Save netlist data ... (date=03/30 18:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2209.0M, current mem=2209.0M)
[03/30 18:28:06    140s] Saving symbol-table file in separate thread ...
[03/30 18:28:06    140s] Saving congestion map file in separate thread ...
[03/30 18:28:06    140s] % Begin Save AAE data ... (date=03/30 18:28:06, mem=2209.4M)
[03/30 18:28:06    140s] Saving AAE Data ...
[03/30 18:28:06    140s] Saving congestion map file db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:28:07    140s] % End Save AAE data ... (date=03/30 18:28:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=2209.4M, current mem=2209.4M)
[03/30 18:28:07    140s] Saving preference file db/writeback_controller_postroute_0.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:28:07    140s] Saving mode setting ...
[03/30 18:28:07    140s] Saving global file ...
[03/30 18:28:08    140s] Saving Drc markers ...
[03/30 18:28:08    140s] ... No Drc file written since there is no markers found.
[03/30 18:28:08    140s] % Begin Save routing data ... (date=03/30 18:28:08, mem=2209.6M)
[03/30 18:28:08    140s] Saving route file ...
[03/30 18:28:09    140s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3123.9M) ***
[03/30 18:28:09    140s] % End Save routing data ... (date=03/30 18:28:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=2209.8M, current mem=2209.8M)
[03/30 18:28:09    140s] Saving special route data file in separate thread ...
[03/30 18:28:09    140s] Saving PG file in separate thread ...
[03/30 18:28:09    140s] Saving placement file in separate thread ...
[03/30 18:28:09    140s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:28:09    140s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:28:09    140s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:09    140s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3153.9M) ***
[03/30 18:28:09    140s] Saving PG file db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:28:09 2023)
[03/30 18:28:09    140s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3153.9M) ***
[03/30 18:28:09    140s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:09    140s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:10    140s] Saving property file db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.prop
[03/30 18:28:10    140s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3145.9M) ***
[03/30 18:28:10    140s] #Saving pin access data to file db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.apa ...
[03/30 18:28:10    140s] #
[03/30 18:28:10    140s] Saving preRoute extracted patterns in file 'db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:28:10    140s] Saving preRoute extraction data in directory 'db/writeback_controller_postroute_0.enc.dat.tmp/extraction/' ...
[03/30 18:28:10    140s] Checksum of RCGrid density data::96
[03/30 18:28:10    140s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:28:10    140s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:28:10    140s] % Begin Save power constraints data ... (date=03/30 18:28:10, mem=2209.9M)
[03/30 18:28:11    140s] % End Save power constraints data ... (date=03/30 18:28:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=2209.9M, current mem=2209.9M)
[03/30 18:28:11    140s] Generated self-contained design writeback_controller_postroute_0.enc.dat.tmp
[03/30 18:28:11    141s] #% End save design ... (date=03/30 18:28:11, total cpu=0:00:01.2, real=0:00:05.0, peak res=2210.4M, current mem=2210.4M)
[03/30 18:28:12    141s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:28:12    141s] 
[03/30 18:28:12    141s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/30 18:28:12    141s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/30 18:28:12    141s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/30 18:28:12    141s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/30 18:28:12    141s] <CMD> saveDesign db/writeback_controller_place_cts_route.enc
[03/30 18:28:12    141s] The in-memory database contained RC information but was not saved. To save 
[03/30 18:28:12    141s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/30 18:28:12    141s] so it should only be saved when it is really desired.
[03/30 18:28:12    141s] #% Begin save design ... (date=03/30 18:28:12, mem=2210.4M)
[03/30 18:28:12    141s] % Begin Save ccopt configuration ... (date=03/30 18:28:12, mem=2210.4M)
[03/30 18:28:12    141s] % End Save ccopt configuration ... (date=03/30 18:28:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2210.4M, current mem=2210.4M)
[03/30 18:28:12    141s] % Begin Save netlist data ... (date=03/30 18:28:12, mem=2210.4M)
[03/30 18:28:12    141s] Writing Binary DB to db/writeback_controller_place_cts_route.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:28:12    141s] % End Save netlist data ... (date=03/30 18:28:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2210.4M, current mem=2210.4M)
[03/30 18:28:12    141s] Saving symbol-table file in separate thread ...
[03/30 18:28:12    141s] Saving congestion map file in separate thread ...
[03/30 18:28:12    141s] % Begin Save AAE data ... (date=03/30 18:28:12, mem=2210.4M)
[03/30 18:28:12    141s] Saving AAE Data ...
[03/30 18:28:12    141s] % End Save AAE data ... (date=03/30 18:28:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2210.4M, current mem=2210.4M)
[03/30 18:28:13    141s] Saving congestion map file db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:28:13    141s] Saving preference file db/writeback_controller_place_cts_route.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:28:13    141s] Saving mode setting ...
[03/30 18:28:13    141s] Saving global file ...
[03/30 18:28:14    141s] Saving Drc markers ...
[03/30 18:28:14    141s] ... No Drc file written since there is no markers found.
[03/30 18:28:14    141s] % Begin Save routing data ... (date=03/30 18:28:14, mem=2210.4M)
[03/30 18:28:14    141s] Saving route file ...
[03/30 18:28:15    141s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3141.6M) ***
[03/30 18:28:15    141s] % End Save routing data ... (date=03/30 18:28:15, total cpu=0:00:00.1, real=0:00:01.0, peak res=2210.4M, current mem=2210.4M)
[03/30 18:28:15    141s] Saving special route data file in separate thread ...
[03/30 18:28:15    141s] Saving PG file in separate thread ...
[03/30 18:28:15    141s] Saving placement file in separate thread ...
[03/30 18:28:15    141s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:28:15    141s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:28:15    141s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3171.6M) ***
[03/30 18:28:15    141s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:15    141s] Saving PG file db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:28:15 2023)
[03/30 18:28:16    141s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3171.6M) ***
[03/30 18:28:16    141s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:28:16    141s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:16    141s] Saving property file db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.prop
[03/30 18:28:16    141s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3163.6M) ***
[03/30 18:28:17    141s] #Saving pin access data to file db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.apa ...
[03/30 18:28:17    141s] #
[03/30 18:28:17    141s] Saving preRoute extracted patterns in file 'db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:28:17    141s] Saving preRoute extraction data in directory 'db/writeback_controller_place_cts_route.enc.dat.tmp/extraction/' ...
[03/30 18:28:17    141s] Checksum of RCGrid density data::96
[03/30 18:28:17    141s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:28:17    141s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:28:17    141s] % Begin Save power constraints data ... (date=03/30 18:28:17, mem=2210.6M)
[03/30 18:28:17    142s] % End Save power constraints data ... (date=03/30 18:28:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2210.6M, current mem=2210.6M)
[03/30 18:28:18    142s] Generated self-contained design writeback_controller_place_cts_route.enc.dat.tmp
[03/30 18:28:18    142s] #% End save design ... (date=03/30 18:28:18, total cpu=0:00:01.2, real=0:00:06.0, peak res=2210.6M, current mem=2210.6M)
[03/30 18:28:18    142s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:28:18    142s] 
[03/30 18:28:18    142s] <CMD> addFiller -cell {FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR} -prefix FILLCELL
[03/30 18:28:18    142s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/30 18:28:18    142s] Type 'man IMPSP-5217' for more detail.
[03/30 18:28:18    142s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3137.6M, EPOCH TIME: 1680215298.727454
[03/30 18:28:18    142s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3137.6M, EPOCH TIME: 1680215298.727738
[03/30 18:28:18    142s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3137.6M, EPOCH TIME: 1680215298.727875
[03/30 18:28:18    142s] Processing tracks to init pin-track alignment.
[03/30 18:28:18    142s] z: 2, totalTracks: 1
[03/30 18:28:18    142s] z: 4, totalTracks: 1
[03/30 18:28:18    142s] z: 6, totalTracks: 1
[03/30 18:28:18    142s] z: 8, totalTracks: 1
[03/30 18:28:18    142s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/30 18:28:18    142s] All LLGs are deleted
[03/30 18:28:18    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:18    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:18    142s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3137.6M, EPOCH TIME: 1680215298.742652
[03/30 18:28:18    142s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3137.6M, EPOCH TIME: 1680215298.743071
[03/30 18:28:18    142s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3137.6M, EPOCH TIME: 1680215298.743233
[03/30 18:28:18    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:18    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:18    142s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3233.6M, EPOCH TIME: 1680215298.785979
[03/30 18:28:18    142s] Max number of tech site patterns supported in site array is 256.
[03/30 18:28:18    142s] Core basic site is IBM13SITE
[03/30 18:28:18    142s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3233.6M, EPOCH TIME: 1680215298.798468
[03/30 18:28:18    142s] After signature check, allow fast init is false, keep pre-filter is true.
[03/30 18:28:18    142s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/30 18:28:18    142s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.013, REAL:0.011, MEM:3233.6M, EPOCH TIME: 1680215298.809239
[03/30 18:28:18    142s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:28:18    142s] SiteArray: use 180,224 bytes
[03/30 18:28:18    142s] SiteArray: current memory after site array memory allocation 3233.6M
[03/30 18:28:18    142s] SiteArray: FP blocked sites are writable
[03/30 18:28:18    142s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/30 18:28:18    142s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3201.6M, EPOCH TIME: 1680215298.813681
[03/30 18:28:18    142s] Process 3271 wires and vias for routing blockage analysis
[03/30 18:28:18    142s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.026, REAL:0.073, MEM:3233.6M, EPOCH TIME: 1680215298.886782
[03/30 18:28:18    142s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:28:18    142s] Atter site array init, number of instance map data is 0.
[03/30 18:28:18    142s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.058, REAL:0.103, MEM:3233.6M, EPOCH TIME: 1680215298.889128
[03/30 18:28:18    142s] 
[03/30 18:28:18    142s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:28:18    142s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.066, REAL:0.151, MEM:3137.6M, EPOCH TIME: 1680215298.893922
[03/30 18:28:18    142s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3137.6M, EPOCH TIME: 1680215298.894423
[03/30 18:28:18    142s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.005, MEM:3137.6M, EPOCH TIME: 1680215298.899226
[03/30 18:28:18    142s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3137.6MB).
[03/30 18:28:18    142s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.172, MEM:3137.6M, EPOCH TIME: 1680215298.899561
[03/30 18:28:18    142s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.090, REAL:0.172, MEM:3137.6M, EPOCH TIME: 1680215298.899626
[03/30 18:28:18    142s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3137.6M, EPOCH TIME: 1680215298.899693
[03/30 18:28:18    142s]   Signal wire search tree: 1122 elements. (cpu=0:00:00.0, mem=0.0M)
[03/30 18:28:18    142s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.001, REAL:0.001, MEM:3137.6M, EPOCH TIME: 1680215298.900372
[03/30 18:28:18    142s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3201.6M, EPOCH TIME: 1680215298.906921
[03/30 18:28:18    142s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3201.6M, EPOCH TIME: 1680215298.907172
[03/30 18:28:18    142s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3201.6M, EPOCH TIME: 1680215298.907288
[03/30 18:28:18    142s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3201.6M, EPOCH TIME: 1680215298.907437
[03/30 18:28:18    142s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/30 18:28:18    142s] AddFiller main function time CPU:0.019, REAL:0.088
[03/30 18:28:18    142s] Filler instance commit time CPU:0.006, REAL:0.006
[03/30 18:28:18    142s] *INFO: Adding fillers to top-module.
[03/30 18:28:18    142s] *INFO:   Added 478 filler insts (cell FILL64TR / prefix FILLCELL).
[03/30 18:28:18    142s] *INFO:   Added 37 filler insts (cell FILL32TR / prefix FILLCELL).
[03/30 18:28:18    142s] *INFO:   Added 49 filler insts (cell FILL16TR / prefix FILLCELL).
[03/30 18:28:18    142s] *INFO:   Added 46 filler insts (cell FILL8TR / prefix FILLCELL).
[03/30 18:28:18    142s] *INFO:   Added 29 filler insts (cell FILL4TR / prefix FILLCELL).
[03/30 18:28:18    142s] *INFO:   Added 35 filler insts (cell FILL2TR / prefix FILLCELL).
[03/30 18:28:18    142s] *INFO:   Added 50 filler insts (cell FILL1TR / prefix FILLCELL).
[03/30 18:28:18    142s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.028, REAL:0.089, MEM:3233.6M, EPOCH TIME: 1680215298.996033
[03/30 18:28:18    142s] *INFO: Total 724 filler insts added - prefix FILLCELL (CPU: 0:00:00.1).
[03/30 18:28:18    142s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.028, REAL:0.089, MEM:3233.6M, EPOCH TIME: 1680215298.996213
[03/30 18:28:18    142s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3233.6M, EPOCH TIME: 1680215298.996285
[03/30 18:28:18    142s] For 724 new insts, 724 new gnd-pin connections were made to global net 'VSS'.
[03/30 18:28:18    142s] 724 new pwr-pin connections were made to global net 'VDD'.
[03/30 18:28:18    142s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/30 18:28:18    142s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:3233.6M, EPOCH TIME: 1680215298.997079
[03/30 18:28:18    142s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.029, REAL:0.090, MEM:3233.6M, EPOCH TIME: 1680215298.997187
[03/30 18:28:18    142s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.029, REAL:0.090, MEM:3233.6M, EPOCH TIME: 1680215298.997252
[03/30 18:28:18    142s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3233.6M, EPOCH TIME: 1680215298.997343
[03/30 18:28:18    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:786).
[03/30 18:28:18    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:18    142s] All LLGs are deleted
[03/30 18:28:19    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:19    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:28:19    142s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3137.6M, EPOCH TIME: 1680215299.000051
[03/30 18:28:19    142s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3137.4M, EPOCH TIME: 1680215299.000492
[03/30 18:28:19    142s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.004, REAL:0.005, MEM:3135.4M, EPOCH TIME: 1680215299.001904
[03/30 18:28:19    142s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.129, REAL:0.275, MEM:3135.4M, EPOCH TIME: 1680215299.002041
[03/30 18:28:19    142s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/30 18:28:19    142s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/30 18:28:19    142s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/30 18:28:19    142s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/30 18:28:19    142s] <CMD> fixVia -minCut
[03/30 18:28:19    142s] 
Start fixing mincut vias at Thu Mar 30 18:28:19 2023
No minimum cut violation markers found on special net vias.
[03/30 18:28:19    142s] End fixing mincut vias at Thu Mar 30 18:28:19 2023
<CMD> fixVia -minStep
[03/30 18:28:19    142s] 
Start fixing minstep vias at Thu Mar 30 18:28:19 2023
**WARN: (IMPPP-592):	No MINSTEP rule defined.
[03/30 18:28:19    142s] End fixing minstep vias at Thu Mar 30 18:28:19 2023
<CMD> fixVia -short
[03/30 18:28:19    142s] 
Start fixing short vias at Thu Mar 30 18:28:19 2023
End fixing short vias at Thu Mar 30 18:28:19 2023
<CMD> clearDrc
[03/30 18:28:19    142s]  *** Starting Verify Geometry (MEM: 3167.4) ***
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... Starting Verification
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... Initializing
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/30 18:28:19    142s]                   ...... bin size: 2560
[03/30 18:28:19    142s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/30 18:28:19    142s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/30 18:28:19    142s] VG: elapsed time: 0.00
[03/30 18:28:19    142s] Begin Summary ...
[03/30 18:28:19    142s]   Cells       : 0
[03/30 18:28:19    142s]   SameNet     : 0
[03/30 18:28:19    142s]   Wiring      : 0
[03/30 18:28:19    142s]   Antenna     : 0
[03/30 18:28:19    142s]   Short       : 0
[03/30 18:28:19    142s]   Overlap     : 0
[03/30 18:28:19    142s] End Summary
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] **********End: VERIFY GEOMETRY**********
[03/30 18:28:19    142s]  *** verify geometry (CPU: 0:00:00.2  MEM: 350.6M)
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/30 18:28:19    142s] VERIFY_CONNECTIVITY use new engine.
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] ******** Start: VERIFY CONNECTIVITY ********
[03/30 18:28:19    142s] Start Time: Thu Mar 30 18:28:19 2023
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] Design Name: writeback_controller
[03/30 18:28:19    142s] Database Units: 1000
[03/30 18:28:19    142s] Design Boundary: (0.0000, 0.0000) (600.0000, 100.0000)
[03/30 18:28:19    142s] Error Limit = 1000000; Warning Limit = 500000
[03/30 18:28:19    142s] Check specified nets
[03/30 18:28:19    142s] Use 6 pthreads
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] Begin Summary 
[03/30 18:28:19    142s]   Found no problems or warnings.
[03/30 18:28:19    142s] End Summary
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] End Time: Thu Mar 30 18:28:19 2023
[03/30 18:28:19    142s] Time Elapsed: 0:00:00.0
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] ******** End: VERIFY CONNECTIVITY ********
[03/30 18:28:19    142s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/30 18:28:19    142s]   (CPU Time: 0:00:00.0  MEM: 32.000M)
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] <CMD> verifyProcessAntenna -error 1000000
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] ******* START VERIFY ANTENNA ********
[03/30 18:28:19    142s] Report File: writeback_controller.antenna.rpt
[03/30 18:28:19    142s] LEF Macro File: writeback_controller.antenna.lef
[03/30 18:28:19    142s] Verification Complete: 0 Violations
[03/30 18:28:19    142s] ******* DONE VERIFY ANTENNA ********
[03/30 18:28:19    142s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] <CMD> detailRoute -fix_drc
[03/30 18:28:19    142s] #% Begin detailRoute (date=03/30 18:28:19, mem=2220.3M)
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] detailRoute -fix_drc
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] #Start detailRoute on Thu Mar 30 18:28:19 2023
[03/30 18:28:19    142s] #
[03/30 18:28:19    142s] ### Time Record (detailRoute) is installed.
[03/30 18:28:19    142s] ### Time Record (Pre Callback) is installed.
[03/30 18:28:19    142s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_bIZ4g6.rcdb.d/writeback_controller.rcdb.d': 94 access done (mem: 3219.020M)
[03/30 18:28:19    142s] ### Time Record (Pre Callback) is uninstalled.
[03/30 18:28:19    142s] ### Time Record (DB Import) is installed.
[03/30 18:28:19    142s] ### Time Record (Timing Data Generation) is installed.
[03/30 18:28:19    142s] ### Time Record (Timing Data Generation) is uninstalled.
[03/30 18:28:19    142s] 
[03/30 18:28:19    142s] Trim Metal Layers:
[03/30 18:28:19    142s] LayerId::1 widthSet size::1
[03/30 18:28:19    142s] LayerId::2 widthSet size::1
[03/30 18:28:19    142s] LayerId::3 widthSet size::1
[03/30 18:28:19    142s] LayerId::4 widthSet size::1
[03/30 18:28:19    142s] LayerId::5 widthSet size::1
[03/30 18:28:19    142s] LayerId::6 widthSet size::1
[03/30 18:28:19    142s] LayerId::7 widthSet size::1
[03/30 18:28:19    142s] LayerId::8 widthSet size::1
[03/30 18:28:19    142s] eee: pegSigSF::1.070000
[03/30 18:28:19    142s] Initializing multi-corner resistance tables ...
[03/30 18:28:19    142s] eee: l::1 avDens::0.098373 usedTrk::451.533610 availTrk::4590.000000 sigTrk::451.533610
[03/30 18:28:19    142s] eee: l::2 avDens::0.007227 usedTrk::23.415472 availTrk::3240.000000 sigTrk::23.415472
[03/30 18:28:19    142s] eee: l::3 avDens::0.050592 usedTrk::232.216194 availTrk::4590.000000 sigTrk::232.216194
[03/30 18:28:19    142s] eee: l::4 avDens::0.044187 usedTrk::202.817472 availTrk::4590.000000 sigTrk::202.817472
[03/30 18:28:19    142s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:28:19    142s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:28:19    142s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:28:19    142s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/30 18:28:19    142s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.181157 aWlH=0.000000 lMod=0 pMax=0.850600 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/30 18:28:19    142s] ### Net info: total nets: 149
[03/30 18:28:19    142s] ### Net info: dirty nets: 0
[03/30 18:28:19    142s] ### Net info: marked as disconnected nets: 0
[03/30 18:28:19    142s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/30 18:28:19    142s] #num needed restored net=0
[03/30 18:28:19    142s] #need_extraction net=0 (total=149)
[03/30 18:28:19    142s] ### Net info: fully routed nets: 94
[03/30 18:28:19    142s] ### Net info: trivial (< 2 pins) nets: 55
[03/30 18:28:19    142s] ### Net info: unrouted nets: 0
[03/30 18:28:19    142s] ### Net info: re-extraction nets: 0
[03/30 18:28:19    142s] ### Net info: ignored nets: 0
[03/30 18:28:19    142s] ### Net info: skip routing nets: 0
[03/30 18:28:19    142s] #Start reading timing information from file .timing_file_2029537.tif.gz ...
[03/30 18:28:19    142s] #Read in timing information for 55 ports, 54 instances from timing file .timing_file_2029537.tif.gz.
[03/30 18:28:19    142s] ### import design signature (98): route=1980982161 fixed_route=1635017395 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1515848012 dirty_area=0 del_dirty_area=0 cell=1840293886 placement=1949875336 pin_access=1920073101 inst_pattern=1
[03/30 18:28:19    142s] ### Time Record (DB Import) is uninstalled.
[03/30 18:28:19    142s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/30 18:28:19    142s] #RTESIG:78da9593cd6ac33010847bee532c4a0e2934ae776debe79842ae6e0969af4689e560b065
[03/30 18:28:19    142s] #       b06568fbf4554229b42456a2a3f6d368b4a39dcddfd71b608411a6cb01635520e41ba298
[03/30 18:28:19    142s] #       935c2227f54458f8d2db33bb9fcd5f5eb7986480517c5ab0a89a4ebb471807d3c3609cab
[03/30 18:28:19    142s] #       ede1e1874b112add0c0616bbae6bce32a4f85fa6fcb4baadf7509a4a8f8dfb87f34480eb
[03/30 18:28:19    142s] #       c729452e5360b6b386c16270bd2f9cc584f7cef4e8ba1086c04e06035c92848c09ef9db5
[03/30 18:28:19    142s] #       a6acc7765a4b0a058892a73ca50416b575e660fab3a81219b07e5fb45d699a6857db6965
[03/30 18:28:19    142s] #       a554301144fadbe3e944f098f24df84dea9948802812e1cfc67d3df8362eae688090046c
[03/30 18:28:19    142s] #       956fd779beda6ea63b8a4221d074489ee1d7258f1283ff1ba5f46a83d3b6d47de9f58c1d
[03/30 18:28:19    142s] #       db4ba4f81d858b14c5320bdd49487e5a5afd316d9f90a7904e3783d0cf67f03affc43023
[03/30 18:28:19    142s] #       c28cf2b68f50c037919ff2c8d5addf2baaba3105c5a4b244f8bd2a3a7c5d3c7ef70da6df
[03/30 18:28:19    142s] #       9c16
[03/30 18:28:19    142s] #
[03/30 18:28:19    142s] #Using multithreading with 6 threads.
[03/30 18:28:19    142s] ### Time Record (Data Preparation) is installed.
[03/30 18:28:19    142s] #Start routing data preparation on Thu Mar 30 18:28:19 2023
[03/30 18:28:19    142s] #
[03/30 18:28:20    142s] #Minimum voltage of a net in the design = 0.000.
[03/30 18:28:20    142s] #Maximum voltage of a net in the design = 1.200.
[03/30 18:28:20    142s] #Voltage range [0.000 - 1.200] has 143 nets.
[03/30 18:28:20    142s] #Voltage range [1.200 - 1.200] has 1 net.
[03/30 18:28:20    142s] #Voltage range [0.000 - 0.000] has 5 nets.
[03/30 18:28:20    142s] #Build and mark too close pins for the same net.
[03/30 18:28:20    142s] ### Time Record (Cell Pin Access) is installed.
[03/30 18:28:20    142s] #Initial pin access analysis.
[03/30 18:28:20    142s] #Detail pin access analysis.
[03/30 18:28:20    142s] ### Time Record (Cell Pin Access) is uninstalled.
[03/30 18:28:20    142s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/30 18:28:20    142s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:20    142s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:20    142s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:20    142s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:20    142s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:20    142s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:28:20    142s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:28:20    142s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2225.16 (MB), peak = 2520.11 (MB)
[03/30 18:28:20    142s] #Regenerating Ggrids automatically.
[03/30 18:28:20    142s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:28:20    142s] #Using automatically generated G-grids.
[03/30 18:28:20    142s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/30 18:28:20    142s] #Done routing data preparation.
[03/30 18:28:20    142s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2227.62 (MB), peak = 2520.11 (MB)
[03/30 18:28:20    142s] ### Time Record (Data Preparation) is uninstalled.
[03/30 18:28:20    142s] ### Time Record (Detail Routing) is installed.
[03/30 18:28:20    142s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/30 18:28:20    142s] #
[03/30 18:28:20    142s] #Start Detail Routing..
[03/30 18:28:20    142s] #start initial detail routing ...
[03/30 18:28:20    142s] ### Design has 2 dirty nets, 724 dirty-areas), has valid drcs
[03/30 18:28:20    142s] #   number of violations = 0
[03/30 18:28:20    142s] #724 out of 786 instances (92.1%) need to be verified(marked ipoed), dirty area = 92.0%.
[03/30 18:28:20    143s] ### Routing stats: dirty-area = 99.89%
[03/30 18:28:20    143s] #   number of violations = 0
[03/30 18:28:20    143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2237.17 (MB), peak = 2520.11 (MB)
[03/30 18:28:20    143s] #Complete Detail Routing.
[03/30 18:28:20    143s] #Total wire length = 5302 um.
[03/30 18:28:20    143s] #Total half perimeter of net bounding box = 5287 um.
[03/30 18:28:20    143s] #Total wire length on LAYER M1 = 0 um.
[03/30 18:28:20    143s] #Total wire length on LAYER M2 = 567 um.
[03/30 18:28:20    143s] #Total wire length on LAYER M3 = 3775 um.
[03/30 18:28:20    143s] #Total wire length on LAYER M4 = 961 um.
[03/30 18:28:20    143s] #Total wire length on LAYER M5 = 0 um.
[03/30 18:28:20    143s] #Total wire length on LAYER M6 = 0 um.
[03/30 18:28:20    143s] #Total wire length on LAYER MQ = 0 um.
[03/30 18:28:20    143s] #Total wire length on LAYER LM = 0 um.
[03/30 18:28:20    143s] #Total number of vias = 456
[03/30 18:28:20    143s] #Total number of multi-cut vias = 308 ( 67.5%)
[03/30 18:28:20    143s] #Total number of single cut vias = 148 ( 32.5%)
[03/30 18:28:20    143s] #Up-Via Summary (total 456):
[03/30 18:28:20    143s] #                   single-cut          multi-cut      Total
[03/30 18:28:20    143s] #-----------------------------------------------------------
[03/30 18:28:20    143s] # M1               137 ( 65.9%)        71 ( 34.1%)        208
[03/30 18:28:20    143s] # M2                 7 (  3.6%)       190 ( 96.4%)        197
[03/30 18:28:20    143s] # M3                 4 (  7.8%)        47 ( 92.2%)         51
[03/30 18:28:20    143s] #-----------------------------------------------------------
[03/30 18:28:20    143s] #                  148 ( 32.5%)       308 ( 67.5%)        456 
[03/30 18:28:20    143s] #
[03/30 18:28:20    143s] #Total number of DRC violations = 0
[03/30 18:28:20    143s] ### Time Record (Detail Routing) is uninstalled.
[03/30 18:28:20    143s] #Cpu time = 00:00:00
[03/30 18:28:20    143s] #Elapsed time = 00:00:01
[03/30 18:28:20    143s] #Increased memory = 16.13 (MB)
[03/30 18:28:20    143s] #Total memory = 2237.17 (MB)
[03/30 18:28:20    143s] #Peak memory = 2520.11 (MB)
[03/30 18:28:20    143s] ### detail_route design signature (105): route=534775612 flt_obj=0 vio=1905142130 shield_wire=1
[03/30 18:28:20    143s] ### Time Record (DB Export) is installed.
[03/30 18:28:20    143s] ### export design design signature (106): route=534775612 fixed_route=1635017395 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=368345389 dirty_area=0 del_dirty_area=0 cell=1840293886 placement=1949875336 pin_access=1969348958 inst_pattern=1
[03/30 18:28:20    143s] #	no debugging net set
[03/30 18:28:20    143s] ### Time Record (DB Export) is uninstalled.
[03/30 18:28:20    143s] ### Time Record (Post Callback) is installed.
[03/30 18:28:20    143s] ### Time Record (Post Callback) is uninstalled.
[03/30 18:28:20    143s] #
[03/30 18:28:20    143s] #detailRoute statistics:
[03/30 18:28:20    143s] #Cpu time = 00:00:01
[03/30 18:28:20    143s] #Elapsed time = 00:00:01
[03/30 18:28:20    143s] #Increased memory = -153.90 (MB)
[03/30 18:28:20    143s] #Total memory = 2066.41 (MB)
[03/30 18:28:20    143s] #Peak memory = 2520.11 (MB)
[03/30 18:28:20    143s] #Number of warnings = 0
[03/30 18:28:20    143s] #Total number of warnings = 21
[03/30 18:28:20    143s] #Number of fails = 0
[03/30 18:28:20    143s] #Total number of fails = 0
[03/30 18:28:20    143s] #Complete detailRoute on Thu Mar 30 18:28:20 2023
[03/30 18:28:20    143s] #
[03/30 18:28:20    143s] ### import design signature (107): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1969348958 inst_pattern=1
[03/30 18:28:20    143s] ### Time Record (detailRoute) is uninstalled.
[03/30 18:28:20    143s] ### 
[03/30 18:28:20    143s] ###   Scalability Statistics
[03/30 18:28:20    143s] ### 
[03/30 18:28:20    143s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:28:20    143s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[03/30 18:28:20    143s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:28:20    143s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/30 18:28:20    143s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/30 18:28:20    143s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/30 18:28:20    143s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/30 18:28:20    143s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/30 18:28:20    143s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/30 18:28:20    143s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/30 18:28:20    143s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/30 18:28:20    143s] ###   Entire Command                |        00:00:01|        00:00:01|             0.6|
[03/30 18:28:20    143s] ### --------------------------------+----------------+----------------+----------------+
[03/30 18:28:20    143s] ### 
[03/30 18:28:20    143s] #% End detailRoute (date=03/30 18:28:20, total cpu=0:00:00.8, real=0:00:01.0, peak res=2220.3M, current mem=2056.8M)
[03/30 18:28:20    143s] <CMD> saveDesign db/writeback_controller_final_prefill.enc
[03/30 18:28:21    143s] #% Begin save design ... (date=03/30 18:28:20, mem=2056.8M)
[03/30 18:28:21    143s] % Begin Save ccopt configuration ... (date=03/30 18:28:21, mem=2056.8M)
[03/30 18:28:21    143s] % End Save ccopt configuration ... (date=03/30 18:28:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2056.8M, current mem=2056.8M)
[03/30 18:28:21    143s] % Begin Save netlist data ... (date=03/30 18:28:21, mem=2056.8M)
[03/30 18:28:21    143s] Writing Binary DB to db/writeback_controller_final_prefill.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:28:21    143s] % End Save netlist data ... (date=03/30 18:28:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2058.1M, current mem=2058.1M)
[03/30 18:28:21    143s] Saving symbol-table file in separate thread ...
[03/30 18:28:21    143s] Saving congestion map file in separate thread ...
[03/30 18:28:21    143s] % Begin Save AAE data ... (date=03/30 18:28:21, mem=2058.1M)
[03/30 18:28:21    143s] Saving AAE Data ...
[03/30 18:28:21    143s] % End Save AAE data ... (date=03/30 18:28:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2058.1M, current mem=2058.1M)
[03/30 18:28:22    143s] Saving congestion map file db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:28:24    143s] Saving preference file db/writeback_controller_final_prefill.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:28:24    143s] Saving mode setting ...
[03/30 18:28:24    143s] Saving global file ...
[03/30 18:28:25    143s] Saving Drc markers ...
[03/30 18:28:25    143s] ... No Drc file written since there is no markers found.
[03/30 18:28:25    143s] % Begin Save routing data ... (date=03/30 18:28:25, mem=2058.1M)
[03/30 18:28:25    143s] Saving route file ...
[03/30 18:28:25    143s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3044.5M) ***
[03/30 18:28:25    144s] % End Save routing data ... (date=03/30 18:28:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2058.1M, current mem=2058.1M)
[03/30 18:28:25    144s] Saving special route data file in separate thread ...
[03/30 18:28:25    144s] Saving PG file in separate thread ...
[03/30 18:28:25    144s] Saving placement file in separate thread ...
[03/30 18:28:25    144s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:28:25    144s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:28:25    144s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3074.5M) ***
[03/30 18:28:25    144s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:25    144s] Saving PG file db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:28:25 2023)
[03/30 18:28:26    144s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3074.5M) ***
[03/30 18:28:26    144s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:28:26    144s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:26    144s] Saving property file db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.prop
[03/30 18:28:26    144s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3066.5M) ***
[03/30 18:28:27    144s] #Saving pin access data to file db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.apa ...
[03/30 18:28:27    144s] #
[03/30 18:28:27    144s] Saving preRoute extracted patterns in file 'db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:28:27    144s] Saving preRoute extraction data in directory 'db/writeback_controller_final_prefill.enc.dat.tmp/extraction/' ...
[03/30 18:28:27    144s] Checksum of RCGrid density data::96
[03/30 18:28:27    144s] TAT_INFO: ::db::saveSymbolTable REAL = 3 : CPU = 0 : MEM = 0.
[03/30 18:28:27    144s] TAT_INFO: ::saveCongMap REAL = 3 : CPU = 0 : MEM = 0.
[03/30 18:28:28    144s] % Begin Save power constraints data ... (date=03/30 18:28:27, mem=2058.2M)
[03/30 18:28:28    144s] % End Save power constraints data ... (date=03/30 18:28:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2058.2M, current mem=2058.2M)
[03/30 18:28:28    144s] Generated self-contained design writeback_controller_final_prefill.enc.dat.tmp
[03/30 18:28:28    144s] #% End save design ... (date=03/30 18:28:28, total cpu=0:00:01.0, real=0:00:07.0, peak res=2058.2M, current mem=2058.2M)
[03/30 18:28:28    144s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:28:28    144s] 
[03/30 18:28:28    144s] <CMD> report_timing     
[03/30 18:28:29    144s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:28:29    144s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:28:29    144s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:28:29    144s] #################################################################################
[03/30 18:28:29    144s] # Design Stage: PostRoute
[03/30 18:28:29    144s] # Design Name: writeback_controller
[03/30 18:28:29    144s] # Design Mode: 130nm
[03/30 18:28:29    144s] # Analysis Mode: MMMC OCV 
[03/30 18:28:29    144s] # Parasitics Mode: No SPEF/RCDB 
[03/30 18:28:29    144s] # Signoff Settings: SI On 
[03/30 18:28:29    144s] #################################################################################
[03/30 18:28:29    144s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/30 18:28:29    144s] ### Net info: total nets: 149
[03/30 18:28:29    144s] ### Net info: dirty nets: 0
[03/30 18:28:29    144s] ### Net info: marked as disconnected nets: 0
[03/30 18:28:29    144s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/30 18:28:29    144s] #num needed restored net=0
[03/30 18:28:29    144s] #need_extraction net=0 (total=149)
[03/30 18:28:29    144s] ### Net info: fully routed nets: 94
[03/30 18:28:29    144s] ### Net info: trivial (< 2 pins) nets: 55
[03/30 18:28:29    144s] ### Net info: unrouted nets: 0
[03/30 18:28:29    144s] ### Net info: re-extraction nets: 0
[03/30 18:28:29    144s] ### Net info: ignored nets: 0
[03/30 18:28:29    144s] ### Net info: skip routing nets: 0
[03/30 18:28:29    144s] ### import design signature (108): route=827726943 fixed_route=827726943 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1311166756 dirty_area=0 del_dirty_area=0 cell=1840293886 placement=1949875336 pin_access=1969348958 inst_pattern=1
[03/30 18:28:29    144s] #Extract in post route mode
[03/30 18:28:29    144s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/30 18:28:29    144s] #Fast data preparation for tQuantus.
[03/30 18:28:29    144s] #Start routing data preparation on Thu Mar 30 18:28:29 2023
[03/30 18:28:29    144s] #
[03/30 18:28:29    144s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/30 18:28:29    144s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:29    144s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:29    144s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:29    144s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:29    144s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/30 18:28:29    144s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:28:29    144s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/30 18:28:29    144s] #Regenerating Ggrids automatically.
[03/30 18:28:29    144s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:28:29    144s] #Using automatically generated G-grids.
[03/30 18:28:29    144s] #Done routing data preparation.
[03/30 18:28:29    144s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2044.12 (MB), peak = 2520.11 (MB)
[03/30 18:28:29    144s] #Start routing data preparation on Thu Mar 30 18:28:29 2023
[03/30 18:28:29    144s] #
[03/30 18:28:29    144s] #Minimum voltage of a net in the design = 0.000.
[03/30 18:28:29    144s] #Maximum voltage of a net in the design = 1.200.
[03/30 18:28:29    144s] #Voltage range [0.000 - 1.200] has 143 nets.
[03/30 18:28:29    144s] #Voltage range [1.200 - 1.200] has 1 net.
[03/30 18:28:29    144s] #Voltage range [0.000 - 0.000] has 5 nets.
[03/30 18:28:29    145s] #Build and mark too close pins for the same net.
[03/30 18:28:29    145s] #Regenerating Ggrids automatically.
[03/30 18:28:29    145s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/30 18:28:29    145s] #Using automatically generated G-grids.
[03/30 18:28:29    145s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/30 18:28:29    145s] #Done routing data preparation.
[03/30 18:28:29    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2049.80 (MB), peak = 2520.11 (MB)
[03/30 18:28:29    145s] #
[03/30 18:28:29    145s] #Start tQuantus RC extraction...
[03/30 18:28:29    145s] #Start building rc corner(s)...
[03/30 18:28:29    145s] #Number of RC Corner = 1
[03/30 18:28:29    145s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/30 18:28:29    145s] #M1 -> M1 (1)
[03/30 18:28:29    145s] #M2 -> M2 (2)
[03/30 18:28:29    145s] #M3 -> M3 (3)
[03/30 18:28:29    145s] #M4 -> M4 (4)
[03/30 18:28:29    145s] #M5 -> M5 (5)
[03/30 18:28:29    145s] #M6 -> M6 (6)
[03/30 18:28:29    145s] #MQ -> MQ (7)
[03/30 18:28:29    145s] #LM -> LM (8)
[03/30 18:28:29    145s] #SADV-On
[03/30 18:28:29    145s] # Corner(s) : 
[03/30 18:28:29    145s] #rc-typ [25.00]
[03/30 18:28:30    145s] # Corner id: 0
[03/30 18:28:30    145s] # Layout Scale: 1.000000
[03/30 18:28:30    145s] # Has Metal Fill model: yes
[03/30 18:28:30    145s] # Temperature was set
[03/30 18:28:30    145s] # Temperature : 25.000000
[03/30 18:28:30    145s] # Ref. Temp   : 25.000000
[03/30 18:28:30    145s] #SADV-Off
[03/30 18:28:30    145s] #total pattern=120 [8, 324]
[03/30 18:28:30    145s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/30 18:28:30    145s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:28:30    145s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/30 18:28:30    145s] #number model r/c [1,1] [8,324] read
[03/30 18:28:30    145s] #0 rcmodel(s) requires rebuild
[03/30 18:28:30    145s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2053.93 (MB), peak = 2520.11 (MB)
[03/30 18:28:30    145s] #Start building rc corner(s)...
[03/30 18:28:30    145s] #Number of RC Corner = 1
[03/30 18:28:30    145s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/30 18:28:30    145s] #M1 -> M1 (1)
[03/30 18:28:30    145s] #M2 -> M2 (2)
[03/30 18:28:30    145s] #M3 -> M3 (3)
[03/30 18:28:30    145s] #M4 -> M4 (4)
[03/30 18:28:30    145s] #M5 -> M5 (5)
[03/30 18:28:30    145s] #M6 -> M6 (6)
[03/30 18:28:30    145s] #MQ -> MQ (7)
[03/30 18:28:30    145s] #LM -> LM (8)
[03/30 18:28:31    145s] #SADV-On
[03/30 18:28:31    145s] # Corner(s) : 
[03/30 18:28:31    145s] #rc-typ [25.00]
[03/30 18:28:31    146s] # Corner id: 0
[03/30 18:28:31    146s] # Layout Scale: 1.000000
[03/30 18:28:31    146s] # Has Metal Fill model: yes
[03/30 18:28:31    146s] # Temperature was set
[03/30 18:28:31    146s] # Temperature : 25.000000
[03/30 18:28:31    146s] # Ref. Temp   : 25.000000
[03/30 18:28:31    146s] #SADV-Off
[03/30 18:28:31    146s] #total pattern=120 [8, 324]
[03/30 18:28:31    146s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/30 18:28:31    146s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/30 18:28:31    146s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/30 18:28:31    146s] #number model r/c [1,1] [8,324] read
[03/30 18:28:32    146s] #0 rcmodel(s) requires rebuild
[03/30 18:28:32    146s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2055.31 (MB), peak = 2520.11 (MB)
[03/30 18:28:32    146s] #Finish check_net_pin_list step Enter extract
[03/30 18:28:32    146s] #Start init net ripin tree building
[03/30 18:28:32    146s] #Finish init net ripin tree building
[03/30 18:28:32    146s] #Cpu time = 00:00:00
[03/30 18:28:32    146s] #Elapsed time = 00:00:00
[03/30 18:28:32    146s] #Increased memory = 0.00 (MB)
[03/30 18:28:32    146s] #Total memory = 2055.31 (MB)
[03/30 18:28:32    146s] #Peak memory = 2520.11 (MB)
[03/30 18:28:32    146s] #Using multithreading with 6 threads.
[03/30 18:28:32    146s] #begin processing metal fill model file
[03/30 18:28:32    146s] #end processing metal fill model file
[03/30 18:28:32    146s] #Length limit = 200 pitches
[03/30 18:28:32    146s] #opt mode = 2
[03/30 18:28:32    146s] #Finish check_net_pin_list step Fix net pin list
[03/30 18:28:32    146s] #Start generate extraction boxes.
[03/30 18:28:32    146s] #
[03/30 18:28:32    146s] #Extract using 30 x 30 Hboxes
[03/30 18:28:32    146s] #5x2 initial hboxes
[03/30 18:28:32    146s] #Use area based hbox pruning.
[03/30 18:28:32    146s] #0/0 hboxes pruned.
[03/30 18:28:32    146s] #Complete generating extraction boxes.
[03/30 18:28:32    146s] #Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
[03/30 18:28:32    146s] #Process 0 special clock nets for rc extraction
[03/30 18:28:32    146s] #Total 94 nets were built. 12 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/30 18:28:32    146s] #Run Statistics for Extraction:
[03/30 18:28:32    146s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:28:32    146s] #   Increased memory =    19.97 (MB), total memory =  2078.19 (MB), peak memory =  2520.11 (MB)
[03/30 18:28:32    146s] #Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d
[03/30 18:28:32    146s] #Finish registering nets and terms for rcdb.
[03/30 18:28:32    146s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2069.12 (MB), peak = 2520.11 (MB)
[03/30 18:28:32    146s] #RC Statistics: 462 Res, 309 Ground Cap, 97 XCap (Edge to Edge)
[03/30 18:28:32    146s] #RC V/H edge ratio: 0.84, Avg V/H Edge Length: 9588.37 (344), Avg L-Edge Length: 10850.00 (56)
[03/30 18:28:32    146s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d.
[03/30 18:28:32    146s] #Start writing RC data.
[03/30 18:28:32    146s] #Finish writing RC data
[03/30 18:28:33    146s] #Finish writing rcdb with 556 nodes, 462 edges, and 212 xcaps
[03/30 18:28:33    146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2063.41 (MB), peak = 2520.11 (MB)
[03/30 18:28:33    146s] Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d' ...
[03/30 18:28:33    146s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d' for reading (mem: 3075.238M)
[03/30 18:28:33    146s] Reading RCDB with compressed RC data.
[03/30 18:28:33    146s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d' for content verification (mem: 3075.238M)
[03/30 18:28:33    146s] Reading RCDB with compressed RC data.
[03/30 18:28:33    146s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d': 0 access done (mem: 3075.238M)
[03/30 18:28:33    146s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d': 0 access done (mem: 3075.238M)
[03/30 18:28:33    146s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3075.238M)
[03/30 18:28:33    146s] Following multi-corner parasitics specified:
[03/30 18:28:33    146s] 	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d (rcdb)
[03/30 18:28:33    146s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d' for reading (mem: 3075.238M)
[03/30 18:28:33    146s] Reading RCDB with compressed RC data.
[03/30 18:28:33    146s] 		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d specified
[03/30 18:28:33    146s] Cell writeback_controller, hinst 
[03/30 18:28:33    146s] processing rcdb (/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d) for hinst (top) of cell (writeback_controller);
[03/30 18:28:33    146s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d': 0 access done (mem: 3091.238M)
[03/30 18:28:33    146s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3075.238M)
[03/30 18:28:33    146s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_zFnkUu.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 3075.238M)
[03/30 18:28:33    146s] Reading RCDB with compressed RC data.
[03/30 18:28:34    148s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_zFnkUu.rcdb.d/writeback_controller.rcdb.d': 0 access done (mem: 3075.238M)
[03/30 18:28:34    148s] Lumped Parasitic Loading Completed (total cpu=0:00:01.3, real=0:00:01.0, current mem=3075.238M)
[03/30 18:28:34    148s] Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:01.0 mem: 3075.238M)
[03/30 18:28:34    148s] #
[03/30 18:28:34    148s] #Restore RCDB.
[03/30 18:28:34    148s] #
[03/30 18:28:34    148s] #Complete tQuantus RC extraction.
[03/30 18:28:34    148s] #Cpu time = 00:00:03
[03/30 18:28:34    148s] #Elapsed time = 00:00:05
[03/30 18:28:34    148s] #Increased memory = 13.62 (MB)
[03/30 18:28:34    148s] #Total memory = 2063.42 (MB)
[03/30 18:28:34    148s] #Peak memory = 2520.11 (MB)
[03/30 18:28:34    148s] #
[03/30 18:28:34    148s] #12 inserted nodes are removed
[03/30 18:28:34    148s] ### export design design signature (110): route=650567558 fixed_route=650567558 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1601011962 dirty_area=0 del_dirty_area=0 cell=1840293886 placement=1949875336 pin_access=1969348958 inst_pattern=1
[03/30 18:28:34    148s] #	no debugging net set
[03/30 18:28:34    148s] ### import design signature (111): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1969348958 inst_pattern=1
[03/30 18:28:34    148s] #Start Inst Signature in MT(0)
[03/30 18:28:34    148s] #Start Net Signature in MT(15899102)
[03/30 18:28:34    148s] #Calculate SNet Signature in MT (48278559)
[03/30 18:28:34    148s] #Run time and memory report for RC extraction:
[03/30 18:28:34    148s] #RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
[03/30 18:28:34    148s] #Run Statistics for snet signature:
[03/30 18:28:34    148s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.13/6, scale score = 0.02.
[03/30 18:28:34    148s] #    Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
[03/30 18:28:34    148s] #Run Statistics for Net Final Signature:
[03/30 18:28:34    148s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:28:34    148s] #   Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
[03/30 18:28:34    148s] #Run Statistics for Net launch:
[03/30 18:28:34    148s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.29/6, scale score = 0.21.
[03/30 18:28:34    148s] #    Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
[03/30 18:28:34    148s] #Run Statistics for Net init_dbsNet_slist:
[03/30 18:28:34    148s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/30 18:28:34    148s] #   Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
[03/30 18:28:34    148s] #Run Statistics for net signature:
[03/30 18:28:34    148s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.20/6, scale score = 0.20.
[03/30 18:28:34    148s] #    Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
[03/30 18:28:34    148s] #Run Statistics for inst signature:
[03/30 18:28:34    148s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.24/6, scale score = 0.21.
[03/30 18:28:34    148s] #    Increased memory =    -0.11 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
[03/30 18:28:34    148s] Topological Sorting (REAL = 0:00:00.0, MEM = 3054.3M, InitMEM = 3054.3M)
[03/30 18:28:34    148s] Setting infinite Tws ...
[03/30 18:28:34    148s] First Iteration Infinite Tw... 
[03/30 18:28:34    148s] Calculate early delays in OCV mode...
[03/30 18:28:34    148s] Calculate late delays in OCV mode...
[03/30 18:28:34    148s] Start delay calculation (fullDC) (6 T). (MEM=3054.32)
[03/30 18:28:34    148s] End AAE Lib Interpolated Model. (MEM=3065.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:34    148s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_zFnkUu.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 3065.934M)
[03/30 18:28:34    148s] Reading RCDB with compressed RC data.
[03/30 18:28:34    148s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3065.9M)
[03/30 18:28:35    148s] Total number of fetched objects 106
[03/30 18:28:35    148s] AAE_INFO-618: Total number of nets in the design is 149,  97.3 percent of the nets selected for SI analysis
[03/30 18:28:35    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:35    148s] End delay calculation. (MEM=3292.93 CPU=0:00:00.1 REAL=0:00:01.0)
[03/30 18:28:35    148s] End delay calculation (fullDC). (MEM=3292.93 CPU=0:00:00.2 REAL=0:00:01.0)
[03/30 18:28:35    148s] *** CDM Built up (cpu=0:00:03.6  real=0:00:06.0  mem= 3292.9M) ***
[03/30 18:28:35    148s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3284.9M)
[03/30 18:28:35    148s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:28:35    148s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3284.9M)
[03/30 18:28:35    148s] Starting SI iteration 2
[03/30 18:28:35    148s] Calculate early delays in OCV mode...
[03/30 18:28:35    148s] Calculate late delays in OCV mode...
[03/30 18:28:35    148s] Start delay calculation (fullDC) (6 T). (MEM=3145.09)
[03/30 18:28:35    148s] End AAE Lib Interpolated Model. (MEM=3145.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:35    148s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:28:35    148s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:28:35    148s] Total number of fetched objects 106
[03/30 18:28:35    148s] AAE_INFO-618: Total number of nets in the design is 149,  4.0 percent of the nets selected for SI analysis
[03/30 18:28:35    148s] End delay calculation. (MEM=3398.64 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:35    148s] End delay calculation (fullDC). (MEM=3398.64 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:35    148s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3398.6M) ***
[03/30 18:28:35    149s] <CMD> setMetalFill -layer {1 2 3 4} -minDensity 20 -preferredDensity 25 -maxDensity 80 -maxLength 4 -maxWidth 1 -windowSize 500 500 -windowStep 500 500
[03/30 18:28:35    149s] <CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 0 0 500 100.0
[03/30 18:28:35    149s]    _____________________________________________________________
[03/30 18:28:35    149s]   /  Design State
[03/30 18:28:35    149s]  +--------------------------------------------------------------
[03/30 18:28:35    149s]  | unconnected nets:       16
[03/30 18:28:35    149s]  | signal nets: 
[03/30 18:28:35    149s]  |    routed nets:       93 (100.0% routed)
[03/30 18:28:35    149s]  |     total nets:       93
[03/30 18:28:35    149s]  | clock nets: 
[03/30 18:28:35    149s]  |    routed nets:        1 (100.0% routed)
[03/30 18:28:35    149s]  |     total nets:        1
[03/30 18:28:35    149s]  +--------------------------------------------------------------
[03/30 18:28:35    149s] #################################################################################
[03/30 18:28:35    149s] # Design Stage: PostRoute
[03/30 18:28:35    149s] # Design Name: writeback_controller
[03/30 18:28:35    149s] # Design Mode: 130nm
[03/30 18:28:35    149s] # Analysis Mode: MMMC OCV 
[03/30 18:28:35    149s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:35    149s] # Signoff Settings: SI On 
[03/30 18:28:35    149s] #################################################################################
[03/30 18:28:35    149s]    _____________________________________________________________
[03/30 18:28:35    149s]   /  Design State
[03/30 18:28:35    149s]  +--------------------------------------------------------------
[03/30 18:28:35    149s]  | unconnected nets:       16
[03/30 18:28:35    149s]  | signal nets: 
[03/30 18:28:35    149s]  |    routed nets:       93 (100.0% routed)
[03/30 18:28:35    149s]  |     total nets:       93
[03/30 18:28:35    149s]  | clock nets: 
[03/30 18:28:35    149s]  |    routed nets:        1 (100.0% routed)
[03/30 18:28:35    149s]  |     total nets:        1
[03/30 18:28:35    149s]  +--------------------------------------------------------------
[03/30 18:28:35    149s] #################################################################################
[03/30 18:28:35    149s] # Design Stage: PostRoute
[03/30 18:28:35    149s] # Design Name: writeback_controller
[03/30 18:28:35    149s] # Design Mode: 130nm
[03/30 18:28:35    149s] # Analysis Mode: MMMC OCV 
[03/30 18:28:35    149s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:35    149s] # Signoff Settings: SI On 
[03/30 18:28:35    149s] #################################################################################
[03/30 18:28:35    149s] Starting delay calculation for Setup views
[03/30 18:28:35    149s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:28:35    149s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:28:35    149s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:28:36    149s] #################################################################################
[03/30 18:28:36    149s] # Design Stage: PostRoute
[03/30 18:28:36    149s] # Design Name: writeback_controller
[03/30 18:28:36    149s] # Design Mode: 130nm
[03/30 18:28:36    149s] # Analysis Mode: MMMC OCV 
[03/30 18:28:36    149s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:36    149s] # Signoff Settings: SI On 
[03/30 18:28:36    149s] #################################################################################
[03/30 18:28:36    149s] Topological Sorting (REAL = 0:00:00.0, MEM = 3294.9M, InitMEM = 3294.9M)
[03/30 18:28:36    149s] Setting infinite Tws ...
[03/30 18:28:36    149s] First Iteration Infinite Tw... 
[03/30 18:28:36    149s] Calculate early delays in OCV mode...
[03/30 18:28:36    149s] Calculate late delays in OCV mode...
[03/30 18:28:36    149s] Start delay calculation (fullDC) (6 T). (MEM=3294.88)
[03/30 18:28:36    149s] End AAE Lib Interpolated Model. (MEM=3306.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:36    149s] Total number of fetched objects 106
[03/30 18:28:36    149s] AAE_INFO-618: Total number of nets in the design is 149,  97.3 percent of the nets selected for SI analysis
[03/30 18:28:36    149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:36    149s] End delay calculation. (MEM=3328.06 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:36    149s] End delay calculation (fullDC). (MEM=3328.06 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:36    149s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3328.1M) ***
[03/30 18:28:36    149s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3320.1M)
[03/30 18:28:36    149s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:28:36    149s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3320.1M)
[03/30 18:28:36    149s] Starting SI iteration 2
[03/30 18:28:36    149s] Calculate early delays in OCV mode...
[03/30 18:28:36    149s] Calculate late delays in OCV mode...
[03/30 18:28:36    149s] Start delay calculation (fullDC) (6 T). (MEM=3175.21)
[03/30 18:28:36    149s] End AAE Lib Interpolated Model. (MEM=3175.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:36    149s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:28:36    149s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:28:36    149s] Total number of fetched objects 106
[03/30 18:28:36    149s] AAE_INFO-618: Total number of nets in the design is 149,  4.0 percent of the nets selected for SI analysis
[03/30 18:28:36    149s] End delay calculation. (MEM=3436.29 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:36    149s] End delay calculation (fullDC). (MEM=3436.29 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:36    149s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3436.3M) ***
[03/30 18:28:36    150s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:30 mem=3442.3M)
[03/30 18:28:36    150s] Critical nets number = 0.
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option '0'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option '2'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option '0'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option '2'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option '0'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option '2'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option '0'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[03/30 18:28:37    150s] **WARN: (from .metalfill_2029537.conf) Unknown option '2'!
[03/30 18:28:37    150s] Layer [M0] : Size_y changed to (100.000) due to window size.
[03/30 18:28:37    150s] Layer [M1] : Size_y changed to (100.000) due to window size.
[03/30 18:28:37    150s] Layer [M2] : Size_y changed to (100.000) due to window size.
[03/30 18:28:37    150s] Layer [M3] : Size_y changed to (100.000) due to window size.
[03/30 18:28:37    150s] ************************
[03/30 18:28:37    150s] Timing Aware sta
[03/30 18:28:37    150s] P/G Nets: 6
[03/30 18:28:37    150s] Non-Critical Signal Nets: 143
[03/30 18:28:37    150s] Critical Signal Nets: 0
[03/30 18:28:37    150s] Clock Nets:0
[03/30 18:28:37    150s] ************************
[03/30 18:28:37    150s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:37    150s] Density calculation ...... Slot :   0 of   1 Thread : 0
[03/30 18:28:37    150s] End of Density Calculation : cpu time : 0:00:00.4, real time : 0:00:00.0, peak mem : 3458.29 megs
[03/30 18:28:37    150s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:37    150s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[03/30 18:28:38    150s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:38    150s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:39    151s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:39    151s] End metal filling: cpu:  0:00:01.3,  real:  0:00:02.0,  peak mem:  3450.29  megs.
[03/30 18:28:39    151s] <CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 500 0 600.0 100.0
[03/30 18:28:39    151s]    _____________________________________________________________
[03/30 18:28:39    151s]   /  Design State
[03/30 18:28:39    151s]  +--------------------------------------------------------------
[03/30 18:28:39    151s]  | unconnected nets:       16
[03/30 18:28:39    151s]  | signal nets: 
[03/30 18:28:39    151s]  |    routed nets:       93 (100.0% routed)
[03/30 18:28:39    151s]  |     total nets:       93
[03/30 18:28:39    151s]  | clock nets: 
[03/30 18:28:39    151s]  |    routed nets:        1 (100.0% routed)
[03/30 18:28:39    151s]  |     total nets:        1
[03/30 18:28:39    151s]  +--------------------------------------------------------------
[03/30 18:28:39    151s] #################################################################################
[03/30 18:28:39    151s] # Design Stage: PostRoute
[03/30 18:28:39    151s] # Design Name: writeback_controller
[03/30 18:28:39    151s] # Design Mode: 130nm
[03/30 18:28:39    151s] # Analysis Mode: MMMC OCV 
[03/30 18:28:39    151s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:39    151s] # Signoff Settings: SI On 
[03/30 18:28:39    151s] #################################################################################
[03/30 18:28:39    151s]    _____________________________________________________________
[03/30 18:28:39    151s]   /  Design State
[03/30 18:28:39    151s]  +--------------------------------------------------------------
[03/30 18:28:39    151s]  | unconnected nets:       16
[03/30 18:28:39    151s]  | signal nets: 
[03/30 18:28:39    151s]  |    routed nets:       93 (100.0% routed)
[03/30 18:28:39    151s]  |     total nets:       93
[03/30 18:28:39    151s]  | clock nets: 
[03/30 18:28:39    151s]  |    routed nets:        1 (100.0% routed)
[03/30 18:28:39    151s]  |     total nets:        1
[03/30 18:28:39    151s]  +--------------------------------------------------------------
[03/30 18:28:39    151s] #################################################################################
[03/30 18:28:39    151s] # Design Stage: PostRoute
[03/30 18:28:39    151s] # Design Name: writeback_controller
[03/30 18:28:39    151s] # Design Mode: 130nm
[03/30 18:28:39    151s] # Analysis Mode: MMMC OCV 
[03/30 18:28:39    151s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:39    151s] # Signoff Settings: SI On 
[03/30 18:28:39    151s] #################################################################################
[03/30 18:28:39    151s] Starting delay calculation for Setup views
[03/30 18:28:39    151s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:28:39    151s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:28:39    151s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:28:40    151s] #################################################################################
[03/30 18:28:40    151s] # Design Stage: PostRoute
[03/30 18:28:40    151s] # Design Name: writeback_controller
[03/30 18:28:40    151s] # Design Mode: 130nm
[03/30 18:28:40    151s] # Analysis Mode: MMMC OCV 
[03/30 18:28:40    151s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:40    151s] # Signoff Settings: SI On 
[03/30 18:28:40    151s] #################################################################################
[03/30 18:28:40    151s] Topological Sorting (REAL = 0:00:00.0, MEM = 3332.5M, InitMEM = 3332.5M)
[03/30 18:28:40    151s] Setting infinite Tws ...
[03/30 18:28:40    151s] First Iteration Infinite Tw... 
[03/30 18:28:40    151s] Calculate early delays in OCV mode...
[03/30 18:28:40    151s] Calculate late delays in OCV mode...
[03/30 18:28:40    151s] Start delay calculation (fullDC) (6 T). (MEM=3332.53)
[03/30 18:28:40    151s] End AAE Lib Interpolated Model. (MEM=3344.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:40    151s] Total number of fetched objects 106
[03/30 18:28:40    151s] AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
[03/30 18:28:40    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:40    151s] End delay calculation. (MEM=3369.23 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:40    151s] End delay calculation (fullDC). (MEM=3369.23 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:40    151s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3369.2M) ***
[03/30 18:28:40    151s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3361.2M)
[03/30 18:28:40    151s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:28:40    151s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3361.2M)
[03/30 18:28:40    151s] Starting SI iteration 2
[03/30 18:28:40    152s] Calculate early delays in OCV mode...
[03/30 18:28:40    152s] Calculate late delays in OCV mode...
[03/30 18:28:40    152s] Start delay calculation (fullDC) (6 T). (MEM=3224.39)
[03/30 18:28:40    152s] End AAE Lib Interpolated Model. (MEM=3224.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:40    152s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:28:40    152s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:28:40    152s] Total number of fetched objects 106
[03/30 18:28:40    152s] AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
[03/30 18:28:40    152s] End delay calculation. (MEM=3477.93 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:40    152s] End delay calculation (fullDC). (MEM=3477.93 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:40    152s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3477.9M) ***
[03/30 18:28:41    152s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:02.0 totSessionCpu=0:02:32 mem=3483.9M)
[03/30 18:28:41    152s] Critical nets number = 0.
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option '0'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option '2'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option '0'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option '2'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option '0'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option '2'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option '0'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[03/30 18:28:41    152s] **WARN: (from .metalfill_2029537.conf) Unknown option '2'!
[03/30 18:28:41    152s] Layer [M0] : Size_X changed to (100.000) due to window size.
[03/30 18:28:41    152s] Layer [M0] : Size_y changed to (100.000) due to window size.
[03/30 18:28:41    152s] Layer [M1] : Size_X changed to (100.000) due to window size.
[03/30 18:28:41    152s] Layer [M1] : Size_y changed to (100.000) due to window size.
[03/30 18:28:41    152s] Layer [M2] : Size_X changed to (100.000) due to window size.
[03/30 18:28:41    152s] Layer [M2] : Size_y changed to (100.000) due to window size.
[03/30 18:28:41    152s] Layer [M3] : Size_X changed to (100.000) due to window size.
[03/30 18:28:41    152s] Layer [M3] : Size_y changed to (100.000) due to window size.
[03/30 18:28:41    152s] ************************
[03/30 18:28:41    152s] Timing Aware sta
[03/30 18:28:41    152s] P/G Nets: 6
[03/30 18:28:41    152s] Non-Critical Signal Nets: 144
[03/30 18:28:41    152s] Critical Signal Nets: 0
[03/30 18:28:41    152s] Clock Nets:0
[03/30 18:28:41    152s] ************************
[03/30 18:28:41    152s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:41    152s] Density calculation ...... Slot :   0 of   1 Thread : 0
[03/30 18:28:41    152s] End of Density Calculation : cpu time : 0:00:00.4, real time : 0:00:00.0, peak mem : 3499.93 megs
[03/30 18:28:41    152s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:41    152s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[03/30 18:28:42    152s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:42    153s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:43    153s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:43    153s] End metal filling: cpu:  0:00:01.3,  real:  0:00:02.0,  peak mem:  3491.93  megs.
[03/30 18:28:43    153s] <CMD> clearDrc
[03/30 18:28:43    153s]  *** Starting Verify Geometry (MEM: 3491.9) ***
[03/30 18:28:43    153s] 
[03/30 18:28:43    153s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Starting Verification
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Initializing
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/30 18:28:43    153s]                   ...... bin size: 2560
[03/30 18:28:43    153s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/30 18:28:43    153s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:28:43    153s] <CMD> saveDrc /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/vergQTmpeXvZ2h/qthread_src.drc
[03/30 18:28:43    153s] Saving Drc markers ...
[03/30 18:28:43    153s] ... No Drc file written since there is no markers found.
[03/30 18:28:43    153s] <CMD> clearDrc
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/30 18:28:43    153s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/30 18:28:44    153s] VG: elapsed time: 1.00
[03/30 18:28:44    153s] Begin Summary ...
[03/30 18:28:44    153s]   Cells       : 0
[03/30 18:28:44    153s]   SameNet     : 0
[03/30 18:28:44    153s]   Wiring      : 0
[03/30 18:28:44    153s]   Antenna     : 0
[03/30 18:28:44    153s]   Short       : 0
[03/30 18:28:44    153s]   Overlap     : 0
[03/30 18:28:44    153s] End Summary
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] **********End: VERIFY GEOMETRY**********
[03/30 18:28:44    153s]  *** verify geometry (CPU: 0:00:00.2  MEM: 256.1M)
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/30 18:28:44    153s] VERIFY_CONNECTIVITY use new engine.
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] ******** Start: VERIFY CONNECTIVITY ********
[03/30 18:28:44    153s] Start Time: Thu Mar 30 18:28:44 2023
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] Design Name: writeback_controller
[03/30 18:28:44    153s] Database Units: 1000
[03/30 18:28:44    153s] Design Boundary: (0.0000, 0.0000) (600.0000, 100.0000)
[03/30 18:28:44    153s] Error Limit = 1000000; Warning Limit = 500000
[03/30 18:28:44    153s] Check specified nets
[03/30 18:28:44    153s] Use 6 pthreads
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] Begin Summary 
[03/30 18:28:44    153s]   Found no problems or warnings.
[03/30 18:28:44    153s] End Summary
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] End Time: Thu Mar 30 18:28:44 2023
[03/30 18:28:44    153s] Time Elapsed: 0:00:00.0
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] ******** End: VERIFY CONNECTIVITY ********
[03/30 18:28:44    153s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/30 18:28:44    153s]   (CPU Time: 0:00:00.0  MEM: 24.000M)
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] <CMD> verifyProcessAntenna -error 1000000
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] ******* START VERIFY ANTENNA ********
[03/30 18:28:44    153s] Report File: writeback_controller.antenna.rpt
[03/30 18:28:44    153s] LEF Macro File: writeback_controller.antenna.lef
[03/30 18:28:44    153s] Verification Complete: 0 Violations
[03/30 18:28:44    153s] ******* DONE VERIFY ANTENNA ********
[03/30 18:28:44    153s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/30 18:28:44    153s] 
[03/30 18:28:44    153s] <CMD> trimMetalFill -deleteViols
[03/30 18:28:44    153s]  *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 3772.004M)
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 1 of 100
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 11 of 100
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 21 of 100
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 31 of 100
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 41 of 100
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 51 of 100
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 61 of 100
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 71 of 100
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 81 of 100
[03/30 18:28:44    153s] trimMetalFill...............SubArea: 91 of 100
[03/30 18:28:44    153s]  Number of metal fills with spacing or/and short violations:0
[03/30 18:28:44    153s]  Total number of deleted metal fills: 0
[03/30 18:28:44    153s]  Total number of added metal fills:   0
[03/30 18:28:44    153s]  (CPU Time: 0:00:00.1  MEM: 3772.004M)
[03/30 18:28:44    153s]  *** END OF TRIM METALFILL ***
[03/30 18:28:44    153s] <CMD> saveDesign db/writeback_controller_final.enc
[03/30 18:28:44    153s] The in-memory database contained RC information but was not saved. To save 
[03/30 18:28:44    153s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/30 18:28:44    153s] so it should only be saved when it is really desired.
[03/30 18:28:44    153s] #% Begin save design ... (date=03/30 18:28:44, mem=2288.4M)
[03/30 18:28:44    154s] % Begin Save ccopt configuration ... (date=03/30 18:28:44, mem=2288.4M)
[03/30 18:28:45    154s] % End Save ccopt configuration ... (date=03/30 18:28:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=2288.9M, current mem=2288.9M)
[03/30 18:28:45    154s] % Begin Save netlist data ... (date=03/30 18:28:45, mem=2288.9M)
[03/30 18:28:45    154s] Writing Binary DB to db/writeback_controller_final.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
[03/30 18:28:45    154s] % End Save netlist data ... (date=03/30 18:28:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.0M, current mem=2289.0M)
[03/30 18:28:45    154s] Saving symbol-table file in separate thread ...
[03/30 18:28:45    154s] Saving congestion map file in separate thread ...
[03/30 18:28:45    154s] Saving congestion map file db/writeback_controller_final.enc.dat.tmp/writeback_controller.route.congmap.gz ...
[03/30 18:28:45    154s] % Begin Save AAE data ... (date=03/30 18:28:45, mem=2289.2M)
[03/30 18:28:45    154s] Saving AAE Data ...
[03/30 18:28:45    154s] % End Save AAE data ... (date=03/30 18:28:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.2M, current mem=2289.2M)
[03/30 18:28:46    154s] Saving preference file db/writeback_controller_final.enc.dat.tmp/gui.pref.tcl ...
[03/30 18:28:46    154s] Saving mode setting ...
[03/30 18:28:46    154s] Saving global file ...
[03/30 18:28:46    154s] Saving Drc markers ...
[03/30 18:28:46    154s] ... No Drc file written since there is no markers found.
[03/30 18:28:46    154s] % Begin Save routing data ... (date=03/30 18:28:46, mem=2289.5M)
[03/30 18:28:46    154s] Saving route file ...
[03/30 18:28:47    154s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3282.6M) ***
[03/30 18:28:47    154s] % End Save routing data ... (date=03/30 18:28:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=2289.7M, current mem=2289.7M)
[03/30 18:28:47    154s] Saving special route data file in separate thread ...
[03/30 18:28:47    154s] Saving PG file in separate thread ...
[03/30 18:28:47    154s] Saving placement file in separate thread ...
[03/30 18:28:47    154s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/30 18:28:47    154s] Save Adaptive View Pruning View Names to Binary file
[03/30 18:28:47    154s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:47    154s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3320.6M) ***
[03/30 18:28:47    154s] Saving PG file db/writeback_controller_final.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:28:47 2023)
[03/30 18:28:47    154s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3320.6M) ***
[03/30 18:28:47    154s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:47    154s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/30 18:28:48    154s] Saving property file db/writeback_controller_final.enc.dat.tmp/writeback_controller.prop
[03/30 18:28:48    154s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3304.6M) ***
[03/30 18:28:48    154s] #Saving pin access data to file db/writeback_controller_final.enc.dat.tmp/writeback_controller.apa ...
[03/30 18:28:48    154s] #
[03/30 18:28:48    154s] Saving preRoute extracted patterns in file 'db/writeback_controller_final.enc.dat.tmp/writeback_controller.techData.gz' ...
[03/30 18:28:49    154s] Saving preRoute extraction data in directory 'db/writeback_controller_final.enc.dat.tmp/extraction/' ...
[03/30 18:28:49    154s] Checksum of RCGrid density data::96
[03/30 18:28:49    154s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:28:49    154s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/30 18:28:49    154s] % Begin Save power constraints data ... (date=03/30 18:28:49, mem=2290.3M)
[03/30 18:28:49    154s] % End Save power constraints data ... (date=03/30 18:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2290.3M, current mem=2290.3M)
[03/30 18:28:49    154s] Generated self-contained design writeback_controller_final.enc.dat.tmp
[03/30 18:28:50    154s] #% End save design ... (date=03/30 18:28:49, total cpu=0:00:01.0, real=0:00:06.0, peak res=2290.5M, current mem=2290.5M)
[03/30 18:28:50    155s] *** Message Summary: 0 warning(s), 0 error(s)
[03/30 18:28:50    155s] 
[03/30 18:28:50    155s] <CMD> setAnalysisMode -skew true -warn false -checkType hold
[03/30 18:28:50    155s] <CMD> report_timing > ${REPORT_PATH}/final_hold_timing.rpt
[03/30 18:28:50    155s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:28:50    155s] AAE_INFO: resetNetProps viewIdx 1 
[03/30 18:28:50    155s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:28:50    155s] #################################################################################
[03/30 18:28:50    155s] # Design Stage: PostRoute
[03/30 18:28:50    155s] # Design Name: writeback_controller
[03/30 18:28:50    155s] # Design Mode: 130nm
[03/30 18:28:50    155s] # Analysis Mode: MMMC OCV 
[03/30 18:28:50    155s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:50    155s] # Signoff Settings: SI On 
[03/30 18:28:50    155s] #################################################################################
[03/30 18:28:50    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 3164.8M, InitMEM = 3164.8M)
[03/30 18:28:50    155s] Setting infinite Tws ...
[03/30 18:28:50    155s] First Iteration Infinite Tw... 
[03/30 18:28:50    155s] Calculate late delays in OCV mode...
[03/30 18:28:50    155s] Calculate early delays in OCV mode...
[03/30 18:28:50    155s] Start delay calculation (fullDC) (6 T). (MEM=3164.82)
[03/30 18:28:50    155s] End AAE Lib Interpolated Model. (MEM=3176.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:50    155s] Total number of fetched objects 106
[03/30 18:28:50    155s] AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
[03/30 18:28:50    155s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:50    155s] End delay calculation. (MEM=3416.5 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:50    155s] End delay calculation (fullDC). (MEM=3416.5 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:50    155s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3416.5M) ***
[03/30 18:28:50    155s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3408.5M)
[03/30 18:28:50    155s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:28:50    155s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3408.5M)
[03/30 18:28:50    155s] Starting SI iteration 2
[03/30 18:28:50    155s] Calculate late delays in OCV mode...
[03/30 18:28:50    155s] Calculate early delays in OCV mode...
[03/30 18:28:50    155s] Start delay calculation (fullDC) (6 T). (MEM=3307.66)
[03/30 18:28:51    155s] End AAE Lib Interpolated Model. (MEM=3307.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:51    155s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:28:51    155s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:28:51    155s] Total number of fetched objects 106
[03/30 18:28:51    155s] AAE_INFO-618: Total number of nets in the design is 150,  1.3 percent of the nets selected for SI analysis
[03/30 18:28:51    155s] End delay calculation. (MEM=3551.16 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:51    155s] End delay calculation (fullDC). (MEM=3551.16 CPU=0:00:00.0 REAL=0:00:01.0)
[03/30 18:28:51    155s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 3551.2M) ***
[03/30 18:28:51    156s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
[03/30 18:28:51    156s] <CMD> setAnalysisMode -skew true -warn false -checkType setup
[03/30 18:28:51    156s] <CMD> report_timing > ${REPORT_PATH}/final_setup_timing.rpt
[03/30 18:28:51    156s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:28:51    156s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:28:51    156s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:28:51    156s] #################################################################################
[03/30 18:28:51    156s] # Design Stage: PostRoute
[03/30 18:28:51    156s] # Design Name: writeback_controller
[03/30 18:28:51    156s] # Design Mode: 130nm
[03/30 18:28:51    156s] # Analysis Mode: MMMC OCV 
[03/30 18:28:51    156s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:51    156s] # Signoff Settings: SI On 
[03/30 18:28:51    156s] #################################################################################
[03/30 18:28:51    156s] Topological Sorting (REAL = 0:00:00.0, MEM = 3447.4M, InitMEM = 3447.4M)
[03/30 18:28:51    156s] Setting infinite Tws ...
[03/30 18:28:51    156s] First Iteration Infinite Tw... 
[03/30 18:28:51    156s] Calculate early delays in OCV mode...
[03/30 18:28:51    156s] Calculate late delays in OCV mode...
[03/30 18:28:51    156s] Start delay calculation (fullDC) (6 T). (MEM=3447.39)
[03/30 18:28:51    156s] End AAE Lib Interpolated Model. (MEM=3459 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:51    156s] Total number of fetched objects 106
[03/30 18:28:51    156s] AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
[03/30 18:28:51    156s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:51    156s] End delay calculation. (MEM=3499.65 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:51    156s] End delay calculation (fullDC). (MEM=3499.65 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:51    156s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3499.7M) ***
[03/30 18:28:51    156s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3491.7M)
[03/30 18:28:51    156s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:28:51    156s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3491.7M)
[03/30 18:28:51    156s] Starting SI iteration 2
[03/30 18:28:52    156s] Calculate early delays in OCV mode...
[03/30 18:28:52    156s] Calculate late delays in OCV mode...
[03/30 18:28:52    156s] Start delay calculation (fullDC) (6 T). (MEM=3345.81)
[03/30 18:28:52    156s] End AAE Lib Interpolated Model. (MEM=3345.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:52    156s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:28:52    156s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:28:52    156s] Total number of fetched objects 106
[03/30 18:28:52    156s] AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
[03/30 18:28:52    156s] End delay calculation. (MEM=3607.89 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:52    156s] End delay calculation (fullDC). (MEM=3607.89 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:52    156s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3607.9M) ***
[03/30 18:28:52    156s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
[03/30 18:28:52    156s] <CMD> write_sdf -version 3.0 -target_application verilog -collapse_internal_pins ${OUTPUT_PATH}/${DESIGN_NAME}.apr.sdf
[03/30 18:28:52    157s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:28:52    157s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:28:52    157s] AAE_INFO: resetNetProps viewIdx 1 
[03/30 18:28:52    157s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:28:52    157s] #################################################################################
[03/30 18:28:52    157s] # Design Stage: PostRoute
[03/30 18:28:52    157s] # Design Name: writeback_controller
[03/30 18:28:52    157s] # Design Mode: 130nm
[03/30 18:28:52    157s] # Analysis Mode: MMMC OCV 
[03/30 18:28:52    157s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:52    157s] # Signoff Settings: SI On 
[03/30 18:28:52    157s] #################################################################################
[03/30 18:28:52    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 3504.1M, InitMEM = 3504.1M)
[03/30 18:28:52    157s] Setting infinite Tws ...
[03/30 18:28:52    157s] First Iteration Infinite Tw... 
[03/30 18:28:52    157s] Calculate early delays in OCV mode...
[03/30 18:28:52    157s] Calculate late delays in OCV mode...
[03/30 18:28:52    157s] Calculate late delays in OCV mode...
[03/30 18:28:52    157s] Calculate early delays in OCV mode...
[03/30 18:28:52    157s] Start delay calculation (fullDC) (6 T). (MEM=3504.12)
[03/30 18:28:52    157s] End AAE Lib Interpolated Model. (MEM=3515.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:52    157s] Total number of fetched objects 106
[03/30 18:28:52    157s] AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
[03/30 18:28:52    157s] Total number of fetched objects 106
[03/30 18:28:52    157s] AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
[03/30 18:28:52    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:52    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:53    157s] End delay calculation. (MEM=3577.68 CPU=0:00:00.2 REAL=0:00:00.0)
[03/30 18:28:53    157s] End delay calculation (fullDC). (MEM=3577.68 CPU=0:00:00.2 REAL=0:00:00.0)
[03/30 18:28:53    157s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3577.7M) ***
[03/30 18:28:53    157s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3561.7M)
[03/30 18:28:53    157s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:28:53    157s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3561.7M)
[03/30 18:28:53    157s] Starting SI iteration 2
[03/30 18:28:53    157s] Calculate early delays in OCV mode...
[03/30 18:28:53    157s] Calculate late delays in OCV mode...
[03/30 18:28:53    157s] Calculate late delays in OCV mode...
[03/30 18:28:53    157s] Calculate early delays in OCV mode...
[03/30 18:28:53    157s] Start delay calculation (fullDC) (6 T). (MEM=3433.93)
[03/30 18:28:53    157s] End AAE Lib Interpolated Model. (MEM=3433.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:53    157s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:28:53    157s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[03/30 18:28:53    157s] Total number of fetched objects 106
[03/30 18:28:53    157s] AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
[03/30 18:28:53    157s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:28:53    157s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:28:53    157s] Total number of fetched objects 106
[03/30 18:28:53    157s] AAE_INFO-618: Total number of nets in the design is 150,  1.3 percent of the nets selected for SI analysis
[03/30 18:28:53    157s] End delay calculation. (MEM=3690.47 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:53    157s] End delay calculation (fullDC). (MEM=3690.47 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:53    157s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3690.5M) ***
[03/30 18:28:53    158s] <CMD> setStreamOutMode -snapToMGrid true -virtualConnection false
[03/30 18:28:53    158s] <CMD> streamOut /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.gds -mapFile /afs/umich.edu/class/eecs627/w23/lab_resource/lab2_Innovus/apr/enc2gdsLM.map -libName writeback_controller -structureName writeback_controller -mode ALL
[03/30 18:28:53    158s] Parse flat map file...
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/30 18:28:53    158s] Type 'man IMPOGDS-392' for more detail.
[03/30 18:28:53    158s] **WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
[03/30 18:28:53    158s] To increase the message display limit, refer to the product command reference manual.
[03/30 18:28:53    158s] Writing GDSII file ...
[03/30 18:28:53    158s] Library name 'writeback_controller' is too long(>16) in gdWriteLibName.
[03/30 18:28:53    158s] 	****** db unit per micron = 1000 ******
[03/30 18:28:53    158s] 	****** output gds2 file unit per micron = 1000 ******
[03/30 18:28:53    158s] 	****** unit scaling factor = 1 ******
[03/30 18:28:53    158s] Output for instance
[03/30 18:28:53    158s] Output for bump
[03/30 18:28:53    158s] Output for physical terminals
[03/30 18:28:53    158s] Output for logical terminals
[03/30 18:28:53    158s] Output for regular nets
[03/30 18:28:53    158s] Output for special nets and metal fills
[03/30 18:28:53    158s] Output for via structure generation total number 19
[03/30 18:28:53    158s] Statistics for GDS generated (version 3)
[03/30 18:28:53    158s] ----------------------------------------
[03/30 18:28:53    158s] Stream Out Layer Mapping Information:
[03/30 18:28:53    158s] GDS Layer Number          GDS Layer Name
[03/30 18:28:53    158s] ----------------------------------------
[03/30 18:28:53    158s]     6                            DIEAREA
[03/30 18:28:53    158s]     24                                LM
[03/30 18:28:53    158s]     33                                VQ
[03/30 18:28:53    158s]     34                                MQ
[03/30 18:28:53    158s]     35                                VL
[03/30 18:28:53    158s]     44                                M6
[03/30 18:28:53    158s]     32                                V5
[03/30 18:28:53    158s]     31                                M5
[03/30 18:28:53    158s]     18                                V2
[03/30 18:28:53    158s]     17                                M2
[03/30 18:28:53    158s]     15                                M1
[03/30 18:28:53    158s]     21                                M4
[03/30 18:28:53    158s]     19                                M3
[03/30 18:28:53    158s]     16                                V1
[03/30 18:28:53    158s]     20                                V3
[03/30 18:28:53    158s]     22                                V4
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Stream Out Information Processed for GDS version 3:
[03/30 18:28:53    158s] Units: 1000 DBU
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Object                             Count
[03/30 18:28:53    158s] ----------------------------------------
[03/30 18:28:53    158s] Instances                            786
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Ports/Pins                            55
[03/30 18:28:53    158s]     metal layer M4                    55
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Nets                                 666
[03/30 18:28:53    158s]     metal layer M2                   204
[03/30 18:28:53    158s]     metal layer M3                   375
[03/30 18:28:53    158s]     metal layer M4                    87
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s]     Via Instances                    456
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Special Nets                         100
[03/30 18:28:53    158s]     metal layer M1                    24
[03/30 18:28:53    158s]     metal layer M2                     4
[03/30 18:28:53    158s]     metal layer M3                    10
[03/30 18:28:53    158s]     metal layer M4                    62
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s]     Via Instances                   2344
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Metal Fills                        10707
[03/30 18:28:53    158s]     metal layer M1                  1901
[03/30 18:28:53    158s]     metal layer M2                  5755
[03/30 18:28:53    158s]     metal layer M3                  1840
[03/30 18:28:53    158s]     metal layer M4                  1211
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s]     Via Instances                      0
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Metal FillOPCs                         0
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s]     Via Instances                      0
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Metal FillDRCs                         0
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s]     Via Instances                      0
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Text                                  57
[03/30 18:28:53    158s]     metal layer M3                     2
[03/30 18:28:53    158s]     metal layer M4                    55
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Blockages                              0
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Custom Text                            0
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Custom Box                             0
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] Trim Metal                             0
[03/30 18:28:53    158s] 
[03/30 18:28:53    158s] ######Streamout is finished!
[03/30 18:28:53    158s] <CMD> saveNetlist -excludeLeafCell /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.apr.v
[03/30 18:28:53    158s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.apr.v" ...
[03/30 18:28:53    158s] <CMD> saveNetlist /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.apr.physical.v -excludeLeafCell -phys -includePowerGround -excludeCellInst {PCORNER PFILLH PFILLQ PFILL1  FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR}
[03/30 18:28:53    158s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.apr.physical.v" ...
[03/30 18:28:53    158s] Pwr name (VDD).
[03/30 18:28:53    158s] Gnd name (VSS).
[03/30 18:28:53    158s] 1 Pwr names and 1 Gnd names.
[03/30 18:28:53    158s] <CMD> set_analysis_view -setup {setupAnalysis} -hold {holdAnalysis setupAnalysis}
[03/30 18:28:54    158s] Extraction setup Started 
[03/30 18:28:54    158s] 
[03/30 18:28:54    158s] Trim Metal Layers:
[03/30 18:28:54    158s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/30 18:28:54    158s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/30 18:28:54    158s] __QRC_SADV_USE_LE__ is set 0
[03/30 18:28:54    158s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[03/30 18:28:54    158s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[03/30 18:28:54    158s] Restore PreRoute Pattern Extraction data successful.
[03/30 18:28:54    158s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[03/30 18:28:54    158s] Set Shrink Factor to 1.00000
[03/30 18:28:54    158s] Summary of Active RC-Corners : 
[03/30 18:28:54    158s]  
[03/30 18:28:54    158s]  Analysis View: setupAnalysis
[03/30 18:28:54    158s]     RC-Corner Name        : rc-typ
[03/30 18:28:54    158s]     RC-Corner Index       : 0
[03/30 18:28:54    158s]     RC-Corner Temperature : 25 Celsius
[03/30 18:28:54    158s]     RC-Corner Cap Table   : ''
[03/30 18:28:54    158s]     RC-Corner PreRoute Res Factor         : 1
[03/30 18:28:54    158s]     RC-Corner PreRoute Cap Factor         : 1
[03/30 18:28:54    158s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/30 18:28:54    158s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/30 18:28:54    158s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/30 18:28:54    158s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/30 18:28:54    158s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/30 18:28:54    158s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[03/30 18:28:54    158s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[03/30 18:28:54    158s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[03/30 18:28:54    158s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/30 18:28:54    158s]  
[03/30 18:28:54    158s]  Analysis View: holdAnalysis
[03/30 18:28:54    158s]     RC-Corner Name        : rc-typ
[03/30 18:28:54    158s]     RC-Corner Index       : 0
[03/30 18:28:54    158s]     RC-Corner Temperature : 25 Celsius
[03/30 18:28:54    158s]     RC-Corner Cap Table   : ''
[03/30 18:28:54    158s]     RC-Corner PreRoute Res Factor         : 1
[03/30 18:28:54    158s]     RC-Corner PreRoute Cap Factor         : 1
[03/30 18:28:54    158s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/30 18:28:54    158s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/30 18:28:54    158s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/30 18:28:54    158s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/30 18:28:54    158s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/30 18:28:54    158s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[03/30 18:28:54    158s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[03/30 18:28:54    158s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[03/30 18:28:54    158s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/30 18:28:54    158s] Closing parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_zFnkUu.rcdb.d/writeback_controller.rcdb.d': 94 access done (mem: 3515.629M)
[03/30 18:28:54    158s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[03/30 18:28:54    158s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2290.5M, current mem=1872.4M)
[03/30 18:28:55    159s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc' ...
[03/30 18:28:55    159s] Current (total cpu=0:02:39, real=0:10:26, peak res=2520.1M, current mem=2150.2M)
[03/30 18:28:55    159s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc, Line 8).
[03/30 18:28:55    159s] 
[03/30 18:28:55    159s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc, Line 9).
[03/30 18:28:55    159s] 
[03/30 18:28:55    159s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc completed, with 2 WARNING
[03/30 18:28:55    159s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2161.3M, current mem=2161.3M)
[03/30 18:28:55    159s] Current (total cpu=0:02:39, real=0:10:26, peak res=2520.1M, current mem=2161.3M)
[03/30 18:28:55    159s] 
[03/30 18:28:55    159s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/30 18:28:55    159s] Summary for sequential cells identification: 
[03/30 18:28:55    159s]   Identified SBFF number: 112
[03/30 18:28:55    159s]   Identified MBFF number: 0
[03/30 18:28:55    159s]   Identified SB Latch number: 0
[03/30 18:28:55    159s]   Identified MB Latch number: 0
[03/30 18:28:55    159s]   Not identified SBFF number: 8
[03/30 18:28:55    159s]   Not identified MBFF number: 0
[03/30 18:28:55    159s]   Not identified SB Latch number: 0
[03/30 18:28:55    159s]   Not identified MB Latch number: 0
[03/30 18:28:55    159s]   Number of sequential cells which are not FFs: 34
[03/30 18:28:55    159s] Total number of combinational cells: 363
[03/30 18:28:55    159s] Total number of sequential cells: 154
[03/30 18:28:55    159s] Total number of tristate cells: 10
[03/30 18:28:55    159s] Total number of level shifter cells: 0
[03/30 18:28:55    159s] Total number of power gating cells: 0
[03/30 18:28:55    159s] Total number of isolation cells: 0
[03/30 18:28:55    159s] Total number of power switch cells: 0
[03/30 18:28:55    159s] Total number of pulse generator cells: 0
[03/30 18:28:55    159s] Total number of always on buffers: 0
[03/30 18:28:55    159s] Total number of retention cells: 0
[03/30 18:28:55    159s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/30 18:28:55    159s] Total number of usable buffers: 16
[03/30 18:28:55    159s] List of unusable buffers:
[03/30 18:28:55    159s] Total number of unusable buffers: 0
[03/30 18:28:55    159s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/30 18:28:55    159s] Total number of usable inverters: 19
[03/30 18:28:55    159s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/30 18:28:55    159s] Total number of unusable inverters: 3
[03/30 18:28:55    159s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/30 18:28:55    159s] Total number of identified usable delay cells: 8
[03/30 18:28:55    159s] List of identified unusable delay cells:
[03/30 18:28:55    159s] Total number of identified unusable delay cells: 0
[03/30 18:28:55    159s] 
[03/30 18:28:55    159s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/30 18:28:55    159s] 
[03/30 18:28:55    159s] TimeStamp Deleting Cell Server Begin ...
[03/30 18:28:55    159s] 
[03/30 18:28:55    159s] TimeStamp Deleting Cell Server End ...
[03/30 18:28:55    159s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2161.7M, current mem=2161.7M)
[03/30 18:28:55    159s] 
[03/30 18:28:55    159s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/30 18:28:55    159s] Summary for sequential cells identification: 
[03/30 18:28:55    159s]   Identified SBFF number: 112
[03/30 18:28:55    159s]   Identified MBFF number: 0
[03/30 18:28:55    159s]   Identified SB Latch number: 0
[03/30 18:28:55    159s]   Identified MB Latch number: 0
[03/30 18:28:55    159s]   Not identified SBFF number: 8
[03/30 18:28:55    159s]   Not identified MBFF number: 0
[03/30 18:28:55    159s]   Not identified SB Latch number: 0
[03/30 18:28:55    159s]   Not identified MB Latch number: 0
[03/30 18:28:55    159s]   Number of sequential cells which are not FFs: 34
[03/30 18:28:55    159s]  Visiting view : setupAnalysis
[03/30 18:28:55    159s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:28:55    159s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:28:55    159s]  Visiting view : holdAnalysis
[03/30 18:28:55    159s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:28:55    159s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:28:55    159s]  Visiting view : setupAnalysis
[03/30 18:28:55    159s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/30 18:28:55    159s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/30 18:28:55    159s] TLC MultiMap info (StdDelay):
[03/30 18:28:55    159s]   : bestDelay + bestLibs + 0 + no RcCorner := 20.4ps
[03/30 18:28:55    159s]   : bestDelay + bestLibs + 0 + rc-typ := 22.7ps
[03/30 18:28:55    159s]   : worstDelay + worstLibs + 0 + no RcCorner := 20.4ps
[03/30 18:28:55    159s]   : worstDelay + worstLibs + 0 + rc-typ := 22.7ps
[03/30 18:28:55    159s]  Setting StdDelay to: 22.7ps
[03/30 18:28:55    159s] 
[03/30 18:28:55    159s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/30 18:28:55    159s] <CMD> do_extract_model -view setupAnalysis ${OUTPUT_PATH}/${DESIGN_NAME}.lib
[03/30 18:28:55    159s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:28:55    159s] AAE DB initialization (MEM=3178.53 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/30 18:28:55    159s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:28:55    159s] AAE_INFO: resetNetProps viewIdx 1 
[03/30 18:28:55    159s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:28:55    159s] #################################################################################
[03/30 18:28:55    159s] # Design Stage: PostRoute
[03/30 18:28:55    159s] # Design Name: writeback_controller
[03/30 18:28:55    159s] # Design Mode: 130nm
[03/30 18:28:55    159s] # Analysis Mode: MMMC OCV 
[03/30 18:28:55    159s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:28:55    159s] # Signoff Settings: SI On 
[03/30 18:28:55    159s] #################################################################################
[03/30 18:28:55    159s] Topological Sorting (REAL = 0:00:00.0, MEM = 3242.2M, InitMEM = 3242.2M)
[03/30 18:28:55    159s] Setting infinite Tws ...
[03/30 18:28:55    159s] First Iteration Infinite Tw... 
[03/30 18:28:55    159s] Calculate late delays in OCV mode...
[03/30 18:28:55    159s] Calculate early delays in OCV mode...
[03/30 18:28:55    159s] Start delay calculation (fullDC) (6 T). (MEM=3242.22)
[03/30 18:28:56    159s] Start AAE Lib Loading. (MEM=3252.39)
[03/30 18:28:56    159s] End AAE Lib Loading. (MEM=3271.47 CPU=0:00:00.0 Real=0:00:00.0)
[03/30 18:28:56    159s] End AAE Lib Interpolated Model. (MEM=3271.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:56    159s] Opening parasitic data file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/writeback_controller_2029537_zFnkUu.rcdb.d/writeback_controller.rcdb.d' for reading (mem: 3271.473M)
[03/30 18:28:56    159s] Reading RCDB with compressed RC data.
[03/30 18:28:56    159s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3295.5M)
[03/30 18:28:56    160s] Total number of fetched objects 106
[03/30 18:28:56    160s] AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
[03/30 18:28:56    160s] Total number of fetched objects 106
[03/30 18:28:56    160s] AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
[03/30 18:28:56    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:56    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:56    160s] End delay calculation. (MEM=3655.31 CPU=0:00:00.2 REAL=0:00:00.0)
[03/30 18:28:56    160s] End delay calculation (fullDC). (MEM=3655.31 CPU=0:00:00.5 REAL=0:00:01.0)
[03/30 18:28:56    160s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3655.3M) ***
[03/30 18:28:56    160s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3591.3M)
[03/30 18:28:56    160s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:28:56    160s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3591.3M)
[03/30 18:28:56    160s] Starting SI iteration 2
[03/30 18:28:56    160s] Calculate late delays in OCV mode...
[03/30 18:28:56    160s] Calculate early delays in OCV mode...
[03/30 18:28:56    160s] Start delay calculation (fullDC) (6 T). (MEM=3494.75)
[03/30 18:28:56    160s] End AAE Lib Interpolated Model. (MEM=3494.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:28:56    160s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:28:56    160s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[03/30 18:28:56    160s] Total number of fetched objects 106
[03/30 18:28:56    160s] AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
[03/30 18:28:56    160s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:28:56    160s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:28:56    160s] Total number of fetched objects 106
[03/30 18:28:56    160s] AAE_INFO-618: Total number of nets in the design is 150,  1.3 percent of the nets selected for SI analysis
[03/30 18:28:56    160s] End delay calculation. (MEM=3752.81 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:28:56    160s] End delay calculation (fullDC). (MEM=3752.81 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:28:56    160s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3752.8M) ***
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_3__PE_state__2_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_3__PE_state__2_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_3__PE_state__2_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:28:57    160s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_3__PE_state__2_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/30 18:29:03    167s] <CMD> set lefDefOutVersion 5.8
[03/30 18:29:03    167s] <CMD> write_lef_abstract /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.lef -specifyTopLayer 4 -stripePin -PGpinLayers 4
[03/30 18:29:03    167s] **ERROR: (IMPLF-109):	Cannot create OBS on overlap layer for rectilinear
partition 'writeback_controller' because there is no overlap layer defined
in any LEF file. You need to define an overlap layer in the technology
LEF file after last routing or cut layer similar to the following sample:

LAYER OVERLAP
  TYPE OVERLAP ;
END OVERLAP

<CMD> reportFanoutViolation -all -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/report_fanout_viol.rpt
[03/30 18:29:04    167s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/30 18:29:04    167s] AAE_INFO: resetNetProps viewIdx 0 
[03/30 18:29:04    167s] Starting SI iteration 1 using Infinite Timing Windows
[03/30 18:29:04    167s] #################################################################################
[03/30 18:29:04    167s] # Design Stage: PostRoute
[03/30 18:29:04    167s] # Design Name: writeback_controller
[03/30 18:29:04    167s] # Design Mode: 130nm
[03/30 18:29:04    167s] # Analysis Mode: MMMC OCV 
[03/30 18:29:04    167s] # Parasitics Mode: SPEF/RCDB 
[03/30 18:29:04    167s] # Signoff Settings: SI On 
[03/30 18:29:04    167s] #################################################################################
[03/30 18:29:04    167s] Topological Sorting (REAL = 0:00:00.0, MEM = 3730.2M, InitMEM = 3730.2M)
[03/30 18:29:04    167s] Setting infinite Tws ...
[03/30 18:29:04    167s] First Iteration Infinite Tw... 
[03/30 18:29:04    167s] Calculate early delays in OCV mode...
[03/30 18:29:04    167s] Calculate late delays in OCV mode...
[03/30 18:29:04    167s] Start delay calculation (fullDC) (6 T). (MEM=3730.2)
[03/30 18:29:04    167s] End AAE Lib Interpolated Model. (MEM=3741.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:29:04    167s] Total number of fetched objects 106
[03/30 18:29:04    167s] AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
[03/30 18:29:04    167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:29:04    167s] End delay calculation. (MEM=3773.41 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:29:04    167s] End delay calculation (fullDC). (MEM=3773.41 CPU=0:00:00.1 REAL=0:00:00.0)
[03/30 18:29:04    167s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3773.4M) ***
[03/30 18:29:04    167s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3763.4M)
[03/30 18:29:04    167s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/30 18:29:04    167s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3763.4M)
[03/30 18:29:04    167s] Starting SI iteration 2
[03/30 18:29:04    168s] Calculate early delays in OCV mode...
[03/30 18:29:04    168s] Calculate late delays in OCV mode...
[03/30 18:29:04    168s] Start delay calculation (fullDC) (6 T). (MEM=3617.57)
[03/30 18:29:04    168s] End AAE Lib Interpolated Model. (MEM=3617.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/30 18:29:04    168s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/30 18:29:04    168s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
[03/30 18:29:04    168s] Total number of fetched objects 106
[03/30 18:29:04    168s] AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
[03/30 18:29:04    168s] End delay calculation. (MEM=3874.11 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:29:04    168s] End delay calculation (fullDC). (MEM=3874.11 CPU=0:00:00.0 REAL=0:00:00.0)
[03/30 18:29:04    168s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3874.1M) ***
[03/30 18:29:05    168s] *info: 1 clock net excluded
[03/30 18:29:05    168s] *info: 1 special net excluded.
[03/30 18:29:05    168s] *info: 34 no-driver nets excluded.
[03/30 18:29:05    168s] *info: fanout load violations report
[03/30 18:29:05    168s] 
[03/30 18:29:05    168s] *info: there is 0 max fanout load violation in the design.
[03/30 18:29:05    168s] <CMD> reportGateCount -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_gateCount.rpt
[03/30 18:29:05    168s] Gate area 4.3200 um^2
[03/30 18:29:05    168s] <CMD> summaryReport -noHtml -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_summaryReport.rpt
[03/30 18:29:05    168s] Start to collect the design information.
[03/30 18:29:05    168s] Build netlist information for Cell writeback_controller.
[03/30 18:29:05    168s] Finished collecting the design information.
[03/30 18:29:05    168s] Generating standard cells used in the design report.
[03/30 18:29:05    168s] Analyze library ... 
[03/30 18:29:05    168s] Analyze netlist ... 
[03/30 18:29:05    168s] Generate no-driven nets information report.
[03/30 18:29:05    168s] Analyze timing ... 
[03/30 18:29:05    168s] Analyze floorplan/placement ... 
[03/30 18:29:05    168s] All LLGs are deleted
[03/30 18:29:05    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:29:05    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:29:05    168s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3880.1M, EPOCH TIME: 1680215345.105047
[03/30 18:29:05    168s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3880.1M, EPOCH TIME: 1680215345.105463
[03/30 18:29:05    168s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3880.1M, EPOCH TIME: 1680215345.105865
[03/30 18:29:05    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:29:05    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:29:05    168s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3976.1M, EPOCH TIME: 1680215345.109323
[03/30 18:29:05    168s] Max number of tech site patterns supported in site array is 256.
[03/30 18:29:05    168s] Core basic site is IBM13SITE
[03/30 18:29:05    168s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3976.1M, EPOCH TIME: 1680215345.123754
[03/30 18:29:05    168s] After signature check, allow fast init is false, keep pre-filter is true.
[03/30 18:29:05    168s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/30 18:29:05    168s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.013, REAL:0.062, MEM:4008.1M, EPOCH TIME: 1680215345.185293
[03/30 18:29:05    168s] SiteArray: non-trimmed site array dimensions = 23 x 1465
[03/30 18:29:05    168s] SiteArray: use 180,224 bytes
[03/30 18:29:05    168s] SiteArray: current memory after site array memory allocation 4008.3M
[03/30 18:29:05    168s] SiteArray: FP blocked sites are writable
[03/30 18:29:05    168s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3976.3M, EPOCH TIME: 1680215345.189237
[03/30 18:29:05    168s] Process 11565 wires and vias for routing blockage analysis
[03/30 18:29:05    168s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.011, REAL:0.007, MEM:4008.3M, EPOCH TIME: 1680215345.196246
[03/30 18:29:05    168s] SiteArray: number of non floorplan blocked sites for llg default is 33695
[03/30 18:29:05    168s] Atter site array init, number of instance map data is 0.
[03/30 18:29:05    168s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.044, REAL:0.088, MEM:4008.3M, EPOCH TIME: 1680215345.197680
[03/30 18:29:05    168s] 
[03/30 18:29:05    168s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/30 18:29:05    168s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.093, MEM:3912.3M, EPOCH TIME: 1680215345.199097
[03/30 18:29:05    168s] All LLGs are deleted
[03/30 18:29:05    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:29:05    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/30 18:29:05    168s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3912.3M, EPOCH TIME: 1680215345.209661
[03/30 18:29:05    168s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3912.3M, EPOCH TIME: 1680215345.210072
[03/30 18:29:05    168s] Analysis Routing ...
[03/30 18:29:05    168s] Report saved in file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_summaryReport.rpt
[03/30 18:29:05    168s] <CMD> verifyConnectivity -type all -report /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/connectivity.rpt
[03/30 18:29:05    168s] VERIFY_CONNECTIVITY use new engine.
[03/30 18:29:05    168s] 
[03/30 18:29:05    168s] ******** Start: VERIFY CONNECTIVITY ********
[03/30 18:29:05    168s] Start Time: Thu Mar 30 18:29:05 2023
[03/30 18:29:05    168s] 
[03/30 18:29:05    168s] Design Name: writeback_controller
[03/30 18:29:05    168s] Database Units: 1000
[03/30 18:29:05    168s] Design Boundary: (0.0000, 0.0000) (600.0000, 100.0000)
[03/30 18:29:05    168s] Error Limit = 1000; Warning Limit = 50
[03/30 18:29:05    168s] Check all nets
[03/30 18:29:05    168s] Use 6 pthreads
[03/30 18:29:05    168s] 
[03/30 18:29:05    168s] Begin Summary 
[03/30 18:29:05    168s]   Found no problems or warnings.
[03/30 18:29:05    168s] End Summary
[03/30 18:29:05    168s] 
[03/30 18:29:05    168s] End Time: Thu Mar 30 18:29:05 2023
[03/30 18:29:05    168s] Time Elapsed: 0:00:00.0
[03/30 18:29:05    168s] 
[03/30 18:29:05    168s] ******** End: VERIFY CONNECTIVITY ********
[03/30 18:29:05    168s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/30 18:29:05    168s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/30 18:29:05    168s] 
[03/30 18:29:05    168s]  *** Starting Verify Geometry (MEM: 3912.3) ***
[03/30 18:29:05    168s] 
[03/30 18:29:05    168s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Starting Verification
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Initializing
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/30 18:29:05    168s]                   ...... bin size: 2560
[03/30 18:29:05    168s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/30 18:29:05    168s] Multi-CPU acceleration using 6 CPU(s).
[03/30 18:29:05    168s] <CMD> saveDrc /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/vergQTmpLBNRD5/qthread_src.drc
[03/30 18:29:05    168s] Saving Drc markers ...
[03/30 18:29:05    168s] ... No Drc file written since there is no markers found.
[03/30 18:29:05    168s] <CMD> clearDrc
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/30 18:29:05    168s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/30 18:29:06    168s] VG: elapsed time: 1.00
[03/30 18:29:06    168s] Begin Summary ...
[03/30 18:29:06    168s]   Cells       : 0
[03/30 18:29:06    168s]   SameNet     : 0
[03/30 18:29:06    168s]   Wiring      : 0
[03/30 18:29:06    168s]   Antenna     : 0
[03/30 18:29:06    168s]   Short       : 0
[03/30 18:29:06    168s]   Overlap     : 0
[03/30 18:29:06    168s] End Summary
[03/30 18:29:06    168s] 
[03/30 18:29:06    168s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/30 18:29:06    168s] 
[03/30 18:29:06    168s] **********End: VERIFY GEOMETRY**********
[03/30 18:29:06    168s]  *** verify geometry (CPU: 0:00:00.2  MEM: 256.1M)
[03/30 18:29:06    168s] 
[03/30 18:29:06    168s] <CMD> verifyProcessAntenna -reportfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/antenna.rpt -error 100000 -pgnet
[03/30 18:29:06    168s] 
[03/30 18:29:06    168s] ******* START VERIFY ANTENNA ********
[03/30 18:29:06    168s] Report File: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/antenna.rpt
[03/30 18:29:06    168s] LEF Macro File: writeback_controller.antenna.lef
[03/30 18:29:06    168s] Verification Complete: 0 Violations
[03/30 18:29:06    168s] ******* DONE VERIFY ANTENNA ********
[03/30 18:29:06    168s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/30 18:29:06    168s] 
[03/30 19:32:01    483s] 
[03/30 19:32:01    483s] *** Memory Usage v#1 (Current mem = 3676.355M, initial mem = 397.922M) ***
[03/30 19:32:01    483s] 
[03/30 19:32:01    483s] *** Summary of all messages that are not suppressed in this session:
[03/30 19:32:01    483s] Severity  ID               Count  Summary                                  
[03/30 19:32:01    483s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/30 19:32:01    483s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/30 19:32:01    483s] ERROR     IMPLF-109            1  Cannot create OBS on overlap layer for r...
[03/30 19:32:01    483s] WARNING   IMPFP-669           25  IO pin "%s" not found.                   
[03/30 19:32:01    483s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/30 19:32:01    483s] WARNING   IMPOGDS-392         42  Unknown layer %s                         
[03/30 19:32:01    483s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/30 19:32:01    483s] ERROR     IMPSYT-16268         2  Only support 'start' and 'center' spread...
[03/30 19:32:01    483s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[03/30 19:32:01    483s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/30 19:32:01    483s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[03/30 19:32:01    483s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/30 19:32:01    483s] WARNING   IMPESI-3106          1  Delay calculation extrapolated slew on m...
[03/30 19:32:01    483s] WARNING   IMPESI-3025       2878  Delay calculation was forced to extrapol...
[03/30 19:32:01    483s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[03/30 19:32:01    483s] WARNING   IMPVFG-257           3  setVerifyGeometryMode/verifyGeometry com...
[03/30 19:32:01    483s] WARNING   IMPVFG-198           3  Area to be verified is small to see any ...
[03/30 19:32:01    483s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/30 19:32:01    483s] WARNING   IMPPP-592            1  No MINSTEP rule defined.                 
[03/30 19:32:01    483s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[03/30 19:32:01    483s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[03/30 19:32:01    483s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[03/30 19:32:01    483s] WARNING   IMPSR-4053           1  Option %s is obsolete and has been repla...
[03/30 19:32:01    483s] WARNING   IMPSR-486            1  Ring/Stripe at (%.3f, %.3f) (%.3f, %.3f)...
[03/30 19:32:01    483s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/30 19:32:01    483s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/30 19:32:01    483s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/30 19:32:01    483s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/30 19:32:01    483s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[03/30 19:32:01    483s] WARNING   IMPOPT-7098         16  WARNING: %s is an undriven net with %d f...
[03/30 19:32:01    483s] WARNING   IMPOPT-7155          1  Option %s in 'setOptMode' will be obsole...
[03/30 19:32:01    483s] WARNING   IMPCCOPT-2315        1  The command 'set_ccopt_effort' will be o...
[03/30 19:32:01    483s] ERROR     IMPCCOPT-1349        2  Clock tree %s connects to %d module(s) w...
[03/30 19:32:01    483s] ERROR     IMPCCOPT-2191        2  CCOpt-%s cannot initialize.              
[03/30 19:32:01    483s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/30 19:32:01    483s] WARNING   IMPTR-9998           2  The setTrialRouteMode command is obsolet...
[03/30 19:32:01    483s] WARNING   IMPPSP-1003         28  Found use of '%s'. This will continue to...
[03/30 19:32:01    483s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/30 19:32:01    483s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[03/30 19:32:01    483s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/30 19:32:01    483s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[03/30 19:32:01    483s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/30 19:32:01    483s] *** Message Summary: 4106 warning(s), 8 error(s)
[03/30 19:32:01    483s] 
[03/30 19:32:01    483s] --- Ending "Innovus" (totcpu=0:08:04, real=1:13:32, mem=3676.4M) ---
