set_dont_touch [get_cells grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_6_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_7_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_8_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_9_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_10_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_11_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_12_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_13_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_14_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_15_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_16_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_17_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_18_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_19_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_20_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_21_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_22_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_23_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_24_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_25_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_26_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_27_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_28_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_29_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_30_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_31_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_32_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_33_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_34_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_35_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_36_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_37_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_38_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_39_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_40_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_41_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_42_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_43_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_44_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_45_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_46_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_47_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_49_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_50_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_52_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_53_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_54_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_55_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_56_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_57_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_58_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_59_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_61_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_62_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_63_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_64_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFRX1_3_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFRX1_4_] ; # disabled_arcs
set_dont_touch [get_cells grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFRX1_5_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_8/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_8/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_10/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_10/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_12/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_12/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_14/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_14/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_16/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_16/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_18/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_top_track_18/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_8/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_8/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_10/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_10/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_12/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_12/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_14/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_14/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_16/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_16/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_18/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__0_/mem_right_track_18/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_8/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_8/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_10/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_10/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_12/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_12/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_14/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_14/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_16/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_16/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_18/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_right_track_18/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_9/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_9/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_11/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_11/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_13/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_13/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_15/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_15/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_17/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_17/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_19/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_0__1_/mem_bottom_track_19/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_8/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_8/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_10/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_10/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_12/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_12/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_14/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_14/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_16/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_16/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_18/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_top_track_18/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_9/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_9/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_11/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_11/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_13/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_13/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_15/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_15/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_17/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_17/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_19/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__0_/mem_left_track_19/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_9/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_9/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_11/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_11/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_13/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_13/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_15/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_15/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_17/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_17/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_19/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_bottom_track_19/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_9/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_9/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_11/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_11/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_13/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_13/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_15/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_15/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_17/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_17/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_19/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells sb_1__1_/mem_left_track_19/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_6/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_top_ipin_7/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_8/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_8/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_9/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__0_/mem_bottom_ipin_9/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_6/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_bottom_ipin_7/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_8/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_8/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_9/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cbx_1__1_/mem_top_ipin_9/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_6/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_right_ipin_7/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_8/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_8/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_9/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_0__1_/mem_left_ipin_9/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_5/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_6/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_left_ipin_7/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_0/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_0/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_0/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_1/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_1/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_1/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_2/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_2/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_2/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_3/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_3/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_3/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_4/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_4/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_4/DFFRX1_2_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_5/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_5/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_6/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_6/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_7/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_7/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_8/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_8/DFFRX1_1_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_9/DFFRX1_0_] ; # disabled_arcs
set_dont_touch [get_cells cby_1__1_/mem_right_ipin_9/DFFRX1_1_] ; # disabled_arcs





