Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_top glbl -Oenable_linking_all_libraries -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s top 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/AESL_axi_master_A_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_A_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/AESL_axi_master_CONV_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_CONV_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/AESL_axi_master_MM_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_MM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_A_BUS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_load
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_store
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_read
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_write
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvertToOutStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertToOutStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertToOutStream_Pipeline_VITIS_LOOP_579_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvertWeightToStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertWeightToStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvToOutStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvToOutStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvWeightToArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvWeightToArray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_CONV_BUS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_load
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_store
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_read
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_write
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d128_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d128_A
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d128_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d32_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d32_A
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d32_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d32_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d32_S
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d32_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mac_muladd_13s_13s_13ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_13s_13s_13ns_13_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module top_mac_muladd_13s_13s_13ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mac_muladd_8s_8s_16s_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_8s_8s_16s_17_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module top_mac_muladd_8s_8s_16s_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mac_muladd_8s_8s_17s_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_8s_8s_17s_17_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module top_mac_muladd_8s_8s_17s_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mac_muladd_8s_8s_17s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_8s_8s_17s_18_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module top_mac_muladd_8s_8s_17s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mac_muladd_8s_8s_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_8s_8s_32s_32_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module top_mac_muladd_8s_8s_32s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_MM_BUS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_load
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_store
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_read
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_write
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_28ns_32ns_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_32ns_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_28ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_28ns_36ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_36ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_28ns_60ns_88_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_60ns_88_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_28ns_64ns_92_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_64ns_92_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_28ns_92ns_120_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_92ns_120_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_28ns_96ns_124_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_96ns_124_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_2ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_2ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_32ns_28ns_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_28ns_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_32ns_30ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_30ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_32ns_60ns_92_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_60ns_92_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_32ns_64ns_96_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_64ns_96_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_32s_28ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32s_28ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_mul_8s_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_8s_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_MuxWeightStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MuxWeightStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_PE_Pipeline_VITIS_LOOP_378_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PE_Pipeline_VITIS_LOOP_378_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_Sliding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Sliding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_106_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_106_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_113_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_113_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_192_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_192_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_288_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_288_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/SDA/SDA/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/FPGA/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d32_S.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_mul_28ns_32s_32_1_1(NUM_STAG...
Compiling module xil_defaultlib.top_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_30_5...
Compiling module xil_defaultlib.top_mul_32s_32s_32_1_1(NUM_STAGE...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_8_1_...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_53_1...
Compiling module xil_defaultlib.top_Sliding_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.top_ama_addmuladd_13ns_13ns_13s_...
Compiling module xil_defaultlib.top_ama_addmuladd_13ns_13ns_13s_...
Compiling module xil_defaultlib.top_mac_muladd_13s_13s_13ns_13_4...
Compiling module xil_defaultlib.top_mac_muladd_13s_13s_13ns_13_4...
Compiling module xil_defaultlib.top_Sliding_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.top_mul_28ns_32ns_60_1_1(NUM_STA...
Compiling module xil_defaultlib.top_Sliding
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_192_...
Compiling module xil_defaultlib.top_ConvertWeightToStream_Pipeli...
Compiling module xil_defaultlib.top_mul_2ns_32s_32_1_1(NUM_STAGE...
Compiling module xil_defaultlib.top_ConvertWeightToStream_Pipeli...
Compiling module xil_defaultlib.top_mul_28ns_60ns_88_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_28ns_64ns_92_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_32ns_30ns_62_1_1(NUM_STA...
Compiling module xil_defaultlib.top_ConvertWeightToStream
Compiling module xil_defaultlib.top_ConvWeightToArray_Pipeline_V...
Compiling module xil_defaultlib.top_ConvWeightToArray
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_288_...
Compiling module xil_defaultlib.top_MuxWeightStream
Compiling module xil_defaultlib.top_mul_8s_8s_16_1_1(NUM_STAGE=1...
Compiling module xil_defaultlib.top_mac_muladd_8s_8s_32s_32_4_1_...
Compiling module xil_defaultlib.top_mac_muladd_8s_8s_32s_32_4_1(...
Compiling module xil_defaultlib.top_mac_muladd_8s_8s_16s_17_4_1_...
Compiling module xil_defaultlib.top_mac_muladd_8s_8s_16s_17_4_1(...
Compiling module xil_defaultlib.top_mac_muladd_8s_8s_17s_17_4_1_...
Compiling module xil_defaultlib.top_mac_muladd_8s_8s_17s_17_4_1(...
Compiling module xil_defaultlib.top_mac_muladd_8s_8s_17s_18_4_1_...
Compiling module xil_defaultlib.top_mac_muladd_8s_8s_17s_18_4_1(...
Compiling module xil_defaultlib.top_PE_Pipeline_VITIS_LOOP_378_5
Compiling module xil_defaultlib.top_PE
Compiling module xil_defaultlib.top_ConvertToOutStream_Pipeline_...
Compiling module xil_defaultlib.top_ConvertToOutStream_Pipeline_...
Compiling module xil_defaultlib.top_mul_28ns_36ns_64_1_1(NUM_STA...
Compiling module xil_defaultlib.top_ConvertToOutStream
Compiling module xil_defaultlib.top_ConvToOutStream_Pipeline_VIT...
Compiling module xil_defaultlib.top_ConvToOutStream_Pipeline_VIT...
Compiling module xil_defaultlib.top_mul_28ns_96ns_124_1_1(NUM_ST...
Compiling module xil_defaultlib.top_mul_32ns_32ns_64_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_32ns_64ns_96_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_32s_28ns_32_1_1(NUM_STAG...
Compiling module xil_defaultlib.top_ConvToOutStream
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_106_...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_113_...
Compiling module xil_defaultlib.top_control_s_axi
Compiling module xil_defaultlib.top_control_r_s_axi
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=9...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_store(NUM_WRITE_...
Compiling module xil_defaultlib.top_A_BUS_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.top_A_BUS_m_axi_load(NUM_READ_OU...
Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_A_BUS_m_axi_burst_converter(...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=8...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=7...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_throttle(CONSERV...
Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_A_BUS_m_axi_write(CONSERVATI...
Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_A_BUS_m_axi_read(C_USER_VALU...
Compiling module xil_defaultlib.top_A_BUS_m_axi(CONSERVATIVE=1,N...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_burst_convert...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_throttle(CONS...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_write(CONSERV...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_mem(MEM_STYLE="...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(MEM_STYLE=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_store(NUM_WRITE...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_mem(MEM_STYLE="...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(MEM_STYLE=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_load(NUM_READ_O...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_burst_converter...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_throttle(CONSER...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_write(CONSERVAT...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_read(C_USER_VAL...
Compiling module xil_defaultlib.top_MM_BUS_m_axi(CONSERVATIVE=1,...
Compiling module xil_defaultlib.top_mul_28ns_92ns_120_1_1(NUM_ST...
Compiling module xil_defaultlib.top_mul_32ns_28ns_60_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_32ns_60ns_92_1_1(NUM_STA...
Compiling module xil_defaultlib.top_fifo_w128_d128_A_ram
Compiling module xil_defaultlib.top_fifo_w128_d128_A
Compiling module xil_defaultlib.top_fifo_w128_d32_A_ram
Compiling module xil_defaultlib.top_fifo_w128_d32_A
Compiling module xil_defaultlib.top_fifo_w32_d32_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w32_d32_S
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.AESL_axi_master_A_BUS
Compiling module xil_defaultlib.AESL_axi_master_CONV_BUS
Compiling module xil_defaultlib.AESL_axi_master_MM_BUS
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_top
Compiling module work.glbl
Built simulation snapshot top
