################################################################################
#
# Copyright (c) 2015 University of Cambridge
# All rights reserved.
#
# This software was developed by Stanford University and the University of Cambridge Computer Laboratory 
# under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#
GIT VERSION 1.3.0

Before using this code, please check the release notes for 1.3.0 below

This release contains:

1. Projects
   - Reference router

2. Contributed projects
   - BlueSwitch

3. Cores
   - router_output_port_lookup_v1_0_0  :  Implmentation of IPv4 reference router 
   
4. Contributed cores
   - nf_endianess_manager_v1_0_0 :  Data conversion between Little <-> Big endianess
   - nf_sume_blueswitch_v1_0_0   :  Switch implementing multi-table, compliant with OpenFlow protocol version 1.1 or later
   - nf_sume_crossbar_v1_0_0     :  Part of the BlueSwitch project

5. Tools
   - Registers generation infrastructure: Updated version_2, support of indirect register access
   
6. Patch
   - switch_output_port_lookup_v1_0_1	:  Fix a typo in cam instantiation
					   Update the implemention run, to more aggressive timing closure mode
					   Add new CAM parameters (ADDR_TYPE, MATCH_ADDR_WIDTH)
   - xparam2regdefines.py     		:  Fix bug which produced multiple hashes
   
7. Xilinx cores
   - cam_v1_1_0/tcam_v1_1_0   :  Add new CAM parameters in the wrappers to support the ADDR_TYPE and MATCH_ADDR_WIDTH

8. For known issues please visit the following link:    https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Known-issues
   The open issues can also be seen on:                 https://github.com/NetFPGA/NetFPGA-SUME-live/issues
   The procedure to open new issue tickets:             https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Before-opening-issues
