Protel Design System Design Rule Check
PCB File : H:\Pxf\WC_10x10 - up\WordClock\PCB.PcbDoc
Date     : 7/5/2018
Time     : 20:13:11

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=50mil) (Preferred=12mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=15mil) (Air Gap=8mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.205mil < 10mil) Between Via (552mil,2646mil) from Top Layer to Bottom Layer And Pad LED45-2(550mil,2585.236mil) on Top Layer [Top Solder] Mask Sliver [5.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.585mil < 10mil) Between Via (2815mil,1415mil) from Top Layer to Bottom Layer And Pad LED97-1(2750mil,1375mil) on Top Layer [Top Solder] Mask Sliver [8.585mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.441mil < 10mil) Between Via (528mil,1587mil) from Top Layer to Bottom Layer And Pad LED78-1(550mil,1650mil) on Top Layer [Top Solder] Mask Sliver [7.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.441mil < 10mil) Between Via (2771mil,2963mil) from Top Layer to Bottom Layer And Pad LED31-1(2750mil,3025mil) on Top Layer [Top Solder] Mask Sliver [6.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.441mil < 10mil) Between Via (550mil,2967mil) from Top Layer to Bottom Layer And Pad LED23-1(550mil,3025mil) on Top Layer [Top Solder] Mask Sliver [2.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.035mil < 10mil) Between Via (2808mil,3365mil) from Top Layer to Bottom Layer And Pad LED20-2(2750mil,3410.236mil) on Top Layer [Top Solder] Mask Sliver [4.035mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.473mil < 10mil) Between Via (887mil,3300mil) from Top Layer to Bottom Layer And Pad LED13-1(825mil,3300mil) on Top Layer [Top Solder] Mask Sliver [4.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Via (1324mil,1277mil) from Top Layer to Bottom Layer And Pad R3-2(1302mil,1336mil) on Bottom Layer [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.409mil < 10mil) Between Via (3200mil,2980mil) from Top Layer to Bottom Layer And Pad C3-1(3142mil,3016mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad R2-1(3162mil,3176mil) on Bottom Layer And Pad C3-2(3142mil,3106mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.409mil < 10mil) Between Via (3200mil,3070mil) from Top Layer to Bottom Layer And Pad C3-2(3142mil,3106mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.523mil < 10mil) Between Pad R2-2(3252mil,3176mil) on Bottom Layer And Pad C4-2(3313mil,3110mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.523mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.812mil < 10mil) Between Via (3303mil,3221mil) from Top Layer to Bottom Layer And Pad R2-2(3252mil,3176mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad R1-2(1384mil,3191mil) on Bottom Layer And Pad C2-2(1368mil,3121mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.472mil < 10mil) Between Via (2632mil,3276mil) from Top Layer to Bottom Layer And Pad U2-9(2691mil,3271mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.472mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.473mil < 10mil) Between Via (703mil,1527mil) from Top Layer to Bottom Layer And Pad U3-10(770mil,1529mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.457mil < 10mil) Between Via (1211mil,1165mil) from Top Layer to Bottom Layer And Pad U3-22(1144.016mil,1179mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.465mil < 10mil) Between Via (2632mil,1143mil) from Top Layer to Bottom Layer And Pad U4-2(2698.992mil,1147mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.465mil]
Rule Violations :18

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,2605.118mil)(525mil,2635.118mil) on Top Overlay And Pad LED45-2(550mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,2435.118mil)(605mil,2435.118mil) on Top Overlay And Pad LED45-1(550mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,2605.118mil)(800mil,2635.118mil) on Top Overlay And Pad LED46-2(825mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,2435.118mil)(880mil,2435.118mil) on Top Overlay And Pad LED46-1(825mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,1505.118mil)(525mil,1535.118mil) on Top Overlay And Pad LED89-2(550mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,1335.118mil)(605mil,1335.118mil) on Top Overlay And Pad LED89-1(550mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (220mil,680.118mil)(250mil,710.118mil) on Top Overlay And Pad LED_M4-2(275mil,660.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (220mil,510.118mil)(330mil,510.118mil) on Top Overlay And Pad LED_M4-1(275mil,550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3520mil,680.118mil)(3550mil,710.118mil) on Top Overlay And Pad LED_M3-2(3575mil,660.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3520mil,510.118mil)(3630mil,510.118mil) on Top Overlay And Pad LED_M3-1(3575mil,550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3520mil,3980.118mil)(3550mil,4010.118mil) on Top Overlay And Pad LED_M2-2(3575mil,3960.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3520mil,3810.118mil)(3630mil,3810.118mil) on Top Overlay And Pad LED_M2-1(3575mil,3850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (220mil,3980.118mil)(250mil,4010.118mil) on Top Overlay And Pad LED_M1-2(275mil,3960.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (220mil,3810.118mil)(330mil,3810.118mil) on Top Overlay And Pad LED_M1-1(275mil,3850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,955.118mil)(3275mil,985.118mil) on Top Overlay And Pad LED121-2(3300mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,785.118mil)(3355mil,785.118mil) on Top Overlay And Pad LED121-1(3300mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,955.118mil)(3000mil,985.118mil) on Top Overlay And Pad LED120-2(3025mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,785.118mil)(3080mil,785.118mil) on Top Overlay And Pad LED120-1(3025mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,955.118mil)(2725mil,985.118mil) on Top Overlay And Pad LED119-2(2750mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,785.118mil)(2805mil,785.118mil) on Top Overlay And Pad LED119-1(2750mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,955.118mil)(2450mil,985.118mil) on Top Overlay And Pad LED118-2(2475mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,785.118mil)(2530mil,785.118mil) on Top Overlay And Pad LED118-1(2475mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,955.118mil)(2175mil,985.118mil) on Top Overlay And Pad LED117-2(2200mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,785.118mil)(2255mil,785.118mil) on Top Overlay And Pad LED117-1(2200mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,955.118mil)(1900mil,985.118mil) on Top Overlay And Pad LED116-2(1925mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,785.118mil)(1980mil,785.118mil) on Top Overlay And Pad LED116-1(1925mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,955.118mil)(1625mil,985.118mil) on Top Overlay And Pad LED115-2(1650mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,785.118mil)(1705mil,785.118mil) on Top Overlay And Pad LED115-1(1650mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,955.118mil)(1350mil,985.118mil) on Top Overlay And Pad LED114-2(1375mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,785.118mil)(1430mil,785.118mil) on Top Overlay And Pad LED114-1(1375mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,955.118mil)(1075mil,985.118mil) on Top Overlay And Pad LED113-2(1100mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,785.118mil)(1155mil,785.118mil) on Top Overlay And Pad LED113-1(1100mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,955.118mil)(800mil,985.118mil) on Top Overlay And Pad LED112-2(825mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,785.118mil)(880mil,785.118mil) on Top Overlay And Pad LED112-1(825mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,955.118mil)(525mil,985.118mil) on Top Overlay And Pad LED111-2(550mil,935.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,785.118mil)(605mil,785.118mil) on Top Overlay And Pad LED111-1(550mil,825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,1230.118mil)(3275mil,1260.118mil) on Top Overlay And Pad LED110-2(3300mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,1060.118mil)(3355mil,1060.118mil) on Top Overlay And Pad LED110-1(3300mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,1230.118mil)(3000mil,1260.118mil) on Top Overlay And Pad LED109-2(3025mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,1060.118mil)(3080mil,1060.118mil) on Top Overlay And Pad LED109-1(3025mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,1230.118mil)(2725mil,1260.118mil) on Top Overlay And Pad LED108-2(2750mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,1060.118mil)(2805mil,1060.118mil) on Top Overlay And Pad LED108-1(2750mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,1230.118mil)(2450mil,1260.118mil) on Top Overlay And Pad LED107-2(2475mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,1060.118mil)(2530mil,1060.118mil) on Top Overlay And Pad LED107-1(2475mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,1230.118mil)(2175mil,1260.118mil) on Top Overlay And Pad LED106-2(2200mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,1060.118mil)(2255mil,1060.118mil) on Top Overlay And Pad LED106-1(2200mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,1230.118mil)(1900mil,1260.118mil) on Top Overlay And Pad LED105-2(1925mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,1060.118mil)(1980mil,1060.118mil) on Top Overlay And Pad LED105-1(1925mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,1230.118mil)(1625mil,1260.118mil) on Top Overlay And Pad LED104-2(1650mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,1060.118mil)(1705mil,1060.118mil) on Top Overlay And Pad LED104-1(1650mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,1230.118mil)(1350mil,1260.118mil) on Top Overlay And Pad LED103-2(1375mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,1060.118mil)(1430mil,1060.118mil) on Top Overlay And Pad LED103-1(1375mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,1230.118mil)(1075mil,1260.118mil) on Top Overlay And Pad LED102-2(1100mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,1060.118mil)(1155mil,1060.118mil) on Top Overlay And Pad LED102-1(1100mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,1230.118mil)(800mil,1260.118mil) on Top Overlay And Pad LED101-2(825mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,1060.118mil)(880mil,1060.118mil) on Top Overlay And Pad LED101-1(825mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,1230.118mil)(525mil,1260.118mil) on Top Overlay And Pad LED100-2(550mil,1210.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,1060.118mil)(605mil,1060.118mil) on Top Overlay And Pad LED100-1(550mil,1100mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,1505.118mil)(3275mil,1535.118mil) on Top Overlay And Pad LED99-2(3300mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,1335.118mil)(3355mil,1335.118mil) on Top Overlay And Pad LED99-1(3300mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,1505.118mil)(3000mil,1535.118mil) on Top Overlay And Pad LED98-2(3025mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,1335.118mil)(3080mil,1335.118mil) on Top Overlay And Pad LED98-1(3025mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,1505.118mil)(2725mil,1535.118mil) on Top Overlay And Pad LED97-2(2750mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,1335.118mil)(2805mil,1335.118mil) on Top Overlay And Pad LED97-1(2750mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,1505.118mil)(2450mil,1535.118mil) on Top Overlay And Pad LED96-2(2475mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,1335.118mil)(2530mil,1335.118mil) on Top Overlay And Pad LED96-1(2475mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,1505.118mil)(2175mil,1535.118mil) on Top Overlay And Pad LED95-2(2200mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,1335.118mil)(2255mil,1335.118mil) on Top Overlay And Pad LED95-1(2200mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,1505.118mil)(1900mil,1535.118mil) on Top Overlay And Pad LED94-2(1925mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,1335.118mil)(1980mil,1335.118mil) on Top Overlay And Pad LED94-1(1925mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,1505.118mil)(1625mil,1535.118mil) on Top Overlay And Pad LED93-2(1650mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,1335.118mil)(1705mil,1335.118mil) on Top Overlay And Pad LED93-1(1650mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,1505.118mil)(1350mil,1535.118mil) on Top Overlay And Pad LED92-2(1375mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,1335.118mil)(1430mil,1335.118mil) on Top Overlay And Pad LED92-1(1375mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,1505.118mil)(1075mil,1535.118mil) on Top Overlay And Pad LED91-2(1100mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,1335.118mil)(1155mil,1335.118mil) on Top Overlay And Pad LED91-1(1100mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,1505.118mil)(800mil,1535.118mil) on Top Overlay And Pad LED90-2(825mil,1485.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,1335.118mil)(880mil,1335.118mil) on Top Overlay And Pad LED90-1(825mil,1375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,1780.118mil)(3275mil,1810.118mil) on Top Overlay And Pad LED88-2(3300mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,1610.118mil)(3355mil,1610.118mil) on Top Overlay And Pad LED88-1(3300mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,1780.118mil)(3000mil,1810.118mil) on Top Overlay And Pad LED87-2(3025mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,1610.118mil)(3080mil,1610.118mil) on Top Overlay And Pad LED87-1(3025mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,1780.118mil)(2725mil,1810.118mil) on Top Overlay And Pad LED86-2(2750mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,1610.118mil)(2805mil,1610.118mil) on Top Overlay And Pad LED86-1(2750mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,1780.118mil)(2450mil,1810.118mil) on Top Overlay And Pad LED85-2(2475mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,1610.118mil)(2530mil,1610.118mil) on Top Overlay And Pad LED85-1(2475mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,1780.118mil)(2175mil,1810.118mil) on Top Overlay And Pad LED84-2(2200mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,1610.118mil)(2255mil,1610.118mil) on Top Overlay And Pad LED84-1(2200mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,1780.118mil)(1900mil,1810.118mil) on Top Overlay And Pad LED83-2(1925mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,1610.118mil)(1980mil,1610.118mil) on Top Overlay And Pad LED83-1(1925mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,1780.118mil)(1625mil,1810.118mil) on Top Overlay And Pad LED82-2(1650mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,1610.118mil)(1705mil,1610.118mil) on Top Overlay And Pad LED82-1(1650mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,1780.118mil)(1350mil,1810.118mil) on Top Overlay And Pad LED81-2(1375mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,1610.118mil)(1430mil,1610.118mil) on Top Overlay And Pad LED81-1(1375mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,1780.118mil)(1075mil,1810.118mil) on Top Overlay And Pad LED80-2(1100mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,1610.118mil)(1155mil,1610.118mil) on Top Overlay And Pad LED80-1(1100mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,1780.118mil)(800mil,1810.118mil) on Top Overlay And Pad LED79-2(825mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,1610.118mil)(880mil,1610.118mil) on Top Overlay And Pad LED79-1(825mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,1780.118mil)(525mil,1810.118mil) on Top Overlay And Pad LED78-2(550mil,1760.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,1610.118mil)(605mil,1610.118mil) on Top Overlay And Pad LED78-1(550mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,2055.118mil)(3275mil,2085.118mil) on Top Overlay And Pad LED77-2(3300mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,1885.118mil)(3355mil,1885.118mil) on Top Overlay And Pad LED77-1(3300mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,2055.118mil)(3000mil,2085.118mil) on Top Overlay And Pad LED76-2(3025mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,1885.118mil)(3080mil,1885.118mil) on Top Overlay And Pad LED76-1(3025mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,2055.118mil)(2725mil,2085.118mil) on Top Overlay And Pad LED75-2(2750mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,1885.118mil)(2805mil,1885.118mil) on Top Overlay And Pad LED75-1(2750mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,2055.118mil)(2450mil,2085.118mil) on Top Overlay And Pad LED74-2(2475mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,1885.118mil)(2530mil,1885.118mil) on Top Overlay And Pad LED74-1(2475mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,2055.118mil)(2175mil,2085.118mil) on Top Overlay And Pad LED73-2(2200mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,1885.118mil)(2255mil,1885.118mil) on Top Overlay And Pad LED73-1(2200mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,2055.118mil)(1900mil,2085.118mil) on Top Overlay And Pad LED72-2(1925mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,1885.118mil)(1980mil,1885.118mil) on Top Overlay And Pad LED72-1(1925mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,2055.118mil)(1625mil,2085.118mil) on Top Overlay And Pad LED71-2(1650mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,1885.118mil)(1705mil,1885.118mil) on Top Overlay And Pad LED71-1(1650mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,2055.118mil)(1350mil,2085.118mil) on Top Overlay And Pad LED70-2(1375mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,1885.118mil)(1430mil,1885.118mil) on Top Overlay And Pad LED70-1(1375mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,2055.118mil)(1075mil,2085.118mil) on Top Overlay And Pad LED69-2(1100mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,1885.118mil)(1155mil,1885.118mil) on Top Overlay And Pad LED69-1(1100mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,2055.118mil)(800mil,2085.118mil) on Top Overlay And Pad LED68-2(825mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,1885.118mil)(880mil,1885.118mil) on Top Overlay And Pad LED68-1(825mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,2055.118mil)(525mil,2085.118mil) on Top Overlay And Pad LED67-2(550mil,2035.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,1885.118mil)(605mil,1885.118mil) on Top Overlay And Pad LED67-1(550mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,2330.118mil)(3275mil,2360.118mil) on Top Overlay And Pad LED66-2(3300mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,2160.118mil)(3355mil,2160.118mil) on Top Overlay And Pad LED66-1(3300mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,2330.118mil)(3000mil,2360.118mil) on Top Overlay And Pad LED65-2(3025mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,2160.118mil)(3080mil,2160.118mil) on Top Overlay And Pad LED65-1(3025mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,2330.118mil)(2725mil,2360.118mil) on Top Overlay And Pad LED64-2(2750mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,2160.118mil)(2805mil,2160.118mil) on Top Overlay And Pad LED64-1(2750mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,2330.118mil)(2450mil,2360.118mil) on Top Overlay And Pad LED63-2(2475mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,2160.118mil)(2530mil,2160.118mil) on Top Overlay And Pad LED63-1(2475mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,2330.118mil)(2175mil,2360.118mil) on Top Overlay And Pad LED62-2(2200mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,2160.118mil)(2255mil,2160.118mil) on Top Overlay And Pad LED62-1(2200mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,2330.118mil)(1900mil,2360.118mil) on Top Overlay And Pad LED61-2(1925mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,2160.118mil)(1980mil,2160.118mil) on Top Overlay And Pad LED61-1(1925mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,2330.118mil)(1625mil,2360.118mil) on Top Overlay And Pad LED60-2(1650mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,2160.118mil)(1705mil,2160.118mil) on Top Overlay And Pad LED60-1(1650mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,2330.118mil)(1350mil,2360.118mil) on Top Overlay And Pad LED59-2(1375mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,2160.118mil)(1430mil,2160.118mil) on Top Overlay And Pad LED59-1(1375mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,2330.118mil)(1075mil,2360.118mil) on Top Overlay And Pad LED58-2(1100mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,2160.118mil)(1155mil,2160.118mil) on Top Overlay And Pad LED58-1(1100mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,2330.118mil)(800mil,2360.118mil) on Top Overlay And Pad LED57-2(825mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,2160.118mil)(880mil,2160.118mil) on Top Overlay And Pad LED57-1(825mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,2330.118mil)(525mil,2360.118mil) on Top Overlay And Pad LED56-2(550mil,2310.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,2160.118mil)(605mil,2160.118mil) on Top Overlay And Pad LED56-1(550mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,2605.118mil)(3275mil,2635.118mil) on Top Overlay And Pad LED55-2(3300mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,2435.118mil)(3355mil,2435.118mil) on Top Overlay And Pad LED55-1(3300mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,2605.118mil)(3000mil,2635.118mil) on Top Overlay And Pad LED54-2(3025mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,2435.118mil)(3080mil,2435.118mil) on Top Overlay And Pad LED54-1(3025mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,2605.118mil)(2725mil,2635.118mil) on Top Overlay And Pad LED53-2(2750mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,2435.118mil)(2805mil,2435.118mil) on Top Overlay And Pad LED53-1(2750mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,2605.118mil)(2450mil,2635.118mil) on Top Overlay And Pad LED52-2(2475mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,2435.118mil)(2530mil,2435.118mil) on Top Overlay And Pad LED52-1(2475mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,2605.118mil)(2175mil,2635.118mil) on Top Overlay And Pad LED51-2(2200mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,2435.118mil)(2255mil,2435.118mil) on Top Overlay And Pad LED51-1(2200mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,2605.118mil)(1900mil,2635.118mil) on Top Overlay And Pad LED50-2(1925mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,2435.118mil)(1980mil,2435.118mil) on Top Overlay And Pad LED50-1(1925mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,2605.118mil)(1625mil,2635.118mil) on Top Overlay And Pad LED49-2(1650mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,2435.118mil)(1705mil,2435.118mil) on Top Overlay And Pad LED49-1(1650mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,2605.118mil)(1350mil,2635.118mil) on Top Overlay And Pad LED48-2(1375mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,2435.118mil)(1430mil,2435.118mil) on Top Overlay And Pad LED48-1(1375mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,2605.118mil)(1075mil,2635.118mil) on Top Overlay And Pad LED47-2(1100mil,2585.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,2435.118mil)(1155mil,2435.118mil) on Top Overlay And Pad LED47-1(1100mil,2475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,2880.118mil)(3275mil,2910.118mil) on Top Overlay And Pad LED44-2(3300mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,2710.118mil)(3355mil,2710.118mil) on Top Overlay And Pad LED44-1(3300mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,2880.118mil)(3000mil,2910.118mil) on Top Overlay And Pad LED43-2(3025mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,2710.118mil)(3080mil,2710.118mil) on Top Overlay And Pad LED43-1(3025mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,2880.118mil)(2725mil,2910.118mil) on Top Overlay And Pad LED42-2(2750mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,2710.118mil)(2805mil,2710.118mil) on Top Overlay And Pad LED42-1(2750mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,2880.118mil)(2450mil,2910.118mil) on Top Overlay And Pad LED41-2(2475mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,2710.118mil)(2530mil,2710.118mil) on Top Overlay And Pad LED41-1(2475mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,2880.118mil)(2175mil,2910.118mil) on Top Overlay And Pad LED40-2(2200mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,2710.118mil)(2255mil,2710.118mil) on Top Overlay And Pad LED40-1(2200mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,2880.118mil)(1900mil,2910.118mil) on Top Overlay And Pad LED39-2(1925mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,2710.118mil)(1980mil,2710.118mil) on Top Overlay And Pad LED39-1(1925mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,2880.118mil)(1625mil,2910.118mil) on Top Overlay And Pad LED38-2(1650mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,2710.118mil)(1705mil,2710.118mil) on Top Overlay And Pad LED38-1(1650mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,2880.118mil)(1350mil,2910.118mil) on Top Overlay And Pad LED37-2(1375mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,2710.118mil)(1430mil,2710.118mil) on Top Overlay And Pad LED37-1(1375mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,2880.118mil)(1075mil,2910.118mil) on Top Overlay And Pad LED36-2(1100mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,2710.118mil)(1155mil,2710.118mil) on Top Overlay And Pad LED36-1(1100mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,2880.118mil)(800mil,2910.118mil) on Top Overlay And Pad LED35-2(825mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,2710.118mil)(880mil,2710.118mil) on Top Overlay And Pad LED35-1(825mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,2880.118mil)(525mil,2910.118mil) on Top Overlay And Pad LED34-2(550mil,2860.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,2710.118mil)(605mil,2710.118mil) on Top Overlay And Pad LED34-1(550mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,3155.118mil)(3275mil,3185.118mil) on Top Overlay And Pad LED33-2(3300mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,2985.118mil)(3355mil,2985.118mil) on Top Overlay And Pad LED33-1(3300mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,3155.118mil)(3000mil,3185.118mil) on Top Overlay And Pad LED32-2(3025mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,2985.118mil)(3080mil,2985.118mil) on Top Overlay And Pad LED32-1(3025mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,3155.118mil)(2725mil,3185.118mil) on Top Overlay And Pad LED31-2(2750mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,2985.118mil)(2805mil,2985.118mil) on Top Overlay And Pad LED31-1(2750mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,3155.118mil)(2450mil,3185.118mil) on Top Overlay And Pad LED30-2(2475mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,2985.118mil)(2530mil,2985.118mil) on Top Overlay And Pad LED30-1(2475mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,3155.118mil)(2175mil,3185.118mil) on Top Overlay And Pad LED29-2(2200mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,2985.118mil)(2255mil,2985.118mil) on Top Overlay And Pad LED29-1(2200mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,3155.118mil)(1900mil,3185.118mil) on Top Overlay And Pad LED28-2(1925mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,2985.118mil)(1980mil,2985.118mil) on Top Overlay And Pad LED28-1(1925mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,3155.118mil)(1625mil,3185.118mil) on Top Overlay And Pad LED27-2(1650mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,2985.118mil)(1705mil,2985.118mil) on Top Overlay And Pad LED27-1(1650mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,3155.118mil)(1350mil,3185.118mil) on Top Overlay And Pad LED26-2(1375mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,2985.118mil)(1430mil,2985.118mil) on Top Overlay And Pad LED26-1(1375mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,3155.118mil)(1075mil,3185.118mil) on Top Overlay And Pad LED25-2(1100mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,2985.118mil)(1155mil,2985.118mil) on Top Overlay And Pad LED25-1(1100mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,3155.118mil)(800mil,3185.118mil) on Top Overlay And Pad LED24-2(825mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,2985.118mil)(880mil,2985.118mil) on Top Overlay And Pad LED24-1(825mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,3155.118mil)(525mil,3185.118mil) on Top Overlay And Pad LED23-2(550mil,3135.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,2985.118mil)(605mil,2985.118mil) on Top Overlay And Pad LED23-1(550mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,3430.118mil)(3275mil,3460.118mil) on Top Overlay And Pad LED22-2(3300mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,3260.118mil)(3355mil,3260.118mil) on Top Overlay And Pad LED22-1(3300mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,3430.118mil)(3000mil,3460.118mil) on Top Overlay And Pad LED21-2(3025mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,3260.118mil)(3080mil,3260.118mil) on Top Overlay And Pad LED21-1(3025mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,3430.118mil)(2725mil,3460.118mil) on Top Overlay And Pad LED20-2(2750mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,3260.118mil)(2805mil,3260.118mil) on Top Overlay And Pad LED20-1(2750mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,3430.118mil)(2450mil,3460.118mil) on Top Overlay And Pad LED19-2(2475mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,3260.118mil)(2530mil,3260.118mil) on Top Overlay And Pad LED19-1(2475mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,3430.118mil)(2175mil,3460.118mil) on Top Overlay And Pad LED18-2(2200mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,3260.118mil)(2255mil,3260.118mil) on Top Overlay And Pad LED18-1(2200mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,3430.118mil)(1900mil,3460.118mil) on Top Overlay And Pad LED17-2(1925mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,3260.118mil)(1980mil,3260.118mil) on Top Overlay And Pad LED17-1(1925mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,3430.118mil)(1625mil,3460.118mil) on Top Overlay And Pad LED16-2(1650mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,3260.118mil)(1705mil,3260.118mil) on Top Overlay And Pad LED16-1(1650mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,3430.118mil)(1350mil,3460.118mil) on Top Overlay And Pad LED15-2(1375mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,3260.118mil)(1430mil,3260.118mil) on Top Overlay And Pad LED15-1(1375mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,3430.118mil)(1075mil,3460.118mil) on Top Overlay And Pad LED14-2(1100mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,3260.118mil)(1155mil,3260.118mil) on Top Overlay And Pad LED14-1(1100mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,3430.118mil)(800mil,3460.118mil) on Top Overlay And Pad LED13-2(825mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,3260.118mil)(880mil,3260.118mil) on Top Overlay And Pad LED13-1(825mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,3430.118mil)(525mil,3460.118mil) on Top Overlay And Pad LED12-2(550mil,3410.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,3260.118mil)(605mil,3260.118mil) on Top Overlay And Pad LED12-1(550mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3245mil,3705.118mil)(3275mil,3735.118mil) on Top Overlay And Pad LED11-2(3300mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3245mil,3535.118mil)(3355mil,3535.118mil) on Top Overlay And Pad LED11-1(3300mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2970mil,3705.118mil)(3000mil,3735.118mil) on Top Overlay And Pad LED10-2(3025mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2970mil,3535.118mil)(3080mil,3535.118mil) on Top Overlay And Pad LED10-1(3025mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2695mil,3705.118mil)(2725mil,3735.118mil) on Top Overlay And Pad LED9-2(2750mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2695mil,3535.118mil)(2805mil,3535.118mil) on Top Overlay And Pad LED9-1(2750mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2420mil,3705.118mil)(2450mil,3735.118mil) on Top Overlay And Pad LED8-2(2475mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2420mil,3535.118mil)(2530mil,3535.118mil) on Top Overlay And Pad LED8-1(2475mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (2145mil,3705.118mil)(2175mil,3735.118mil) on Top Overlay And Pad LED7-2(2200mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2145mil,3535.118mil)(2255mil,3535.118mil) on Top Overlay And Pad LED7-1(2200mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1870mil,3705.118mil)(1900mil,3735.118mil) on Top Overlay And Pad LED6-2(1925mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1870mil,3535.118mil)(1980mil,3535.118mil) on Top Overlay And Pad LED6-1(1925mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1595mil,3705.118mil)(1625mil,3735.118mil) on Top Overlay And Pad LED5-2(1650mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1595mil,3535.118mil)(1705mil,3535.118mil) on Top Overlay And Pad LED5-1(1650mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1320mil,3705.118mil)(1350mil,3735.118mil) on Top Overlay And Pad LED4-2(1375mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1320mil,3535.118mil)(1430mil,3535.118mil) on Top Overlay And Pad LED4-1(1375mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (1045mil,3705.118mil)(1075mil,3735.118mil) on Top Overlay And Pad LED3-2(1100mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (1045mil,3535.118mil)(1155mil,3535.118mil) on Top Overlay And Pad LED3-1(1100mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (770mil,3705.118mil)(800mil,3735.118mil) on Top Overlay And Pad LED2-2(825mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (770mil,3535.118mil)(880mil,3535.118mil) on Top Overlay And Pad LED2-1(825mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (495mil,3705.118mil)(525mil,3735.118mil) on Top Overlay And Pad LED1-2(550mil,3685.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (495mil,3535.118mil)(605mil,3535.118mil) on Top Overlay And Pad LED1-1(550mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3124mil,1325mil)(3124mil,1359mil) on Bottom Overlay And Pad R4-1(3149mil,1387mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3174mil,1325mil)(3174mil,1359mil) on Bottom Overlay And Pad R4-1(3149mil,1387mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3116mil,1266mil)(3116mil,1419mil) on Bottom Overlay And Pad R4-1(3149mil,1387mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3183mil,1266mil)(3183mil,1419mil) on Bottom Overlay And Pad R4-1(3149mil,1387mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3116mil,1419mil)(3183mil,1419mil) on Bottom Overlay And Pad R4-1(3149mil,1387mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3124mil,1325mil)(3124mil,1359mil) on Bottom Overlay And Pad R4-2(3149mil,1297mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3174mil,1325mil)(3174mil,1359mil) on Bottom Overlay And Pad R4-2(3149mil,1297mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3116mil,1266mil)(3116mil,1419mil) on Bottom Overlay And Pad R4-2(3149mil,1297mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3183mil,1266mil)(3183mil,1419mil) on Bottom Overlay And Pad R4-2(3149mil,1297mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3116mil,1266mil)(3183mil,1266mil) on Bottom Overlay And Pad R4-2(3149mil,1297mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1277mil,1364mil)(1277mil,1398mil) on Bottom Overlay And Pad R3-1(1302mil,1426mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1327mil,1364mil)(1327mil,1398mil) on Bottom Overlay And Pad R3-1(1302mil,1426mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1269mil,1305mil)(1269mil,1458mil) on Bottom Overlay And Pad R3-1(1302mil,1426mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1336mil,1305mil)(1336mil,1458mil) on Bottom Overlay And Pad R3-1(1302mil,1426mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.738mil < 10mil) Between Text "C7" (1321mil,1395mil) on Bottom Overlay And Pad R3-1(1302mil,1426mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1269mil,1458mil)(1336mil,1458mil) on Bottom Overlay And Pad R3-1(1302mil,1426mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1277mil,1364mil)(1277mil,1398mil) on Bottom Overlay And Pad R3-2(1302mil,1336mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1327mil,1364mil)(1327mil,1398mil) on Bottom Overlay And Pad R3-2(1302mil,1336mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1269mil,1305mil)(1269mil,1458mil) on Bottom Overlay And Pad R3-2(1302mil,1336mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1336mil,1305mil)(1336mil,1458mil) on Bottom Overlay And Pad R3-2(1302mil,1336mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C7" (1321mil,1395mil) on Bottom Overlay And Pad R3-2(1302mil,1336mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1269mil,1305mil)(1336mil,1305mil) on Bottom Overlay And Pad R3-2(1302mil,1336mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1553mil,1229mil)(1553mil,1296mil) on Bottom Overlay And Pad C8-1(1521mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1459mil,1238mil)(1493mil,1238mil) on Bottom Overlay And Pad C8-1(1521mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1400mil,1229mil)(1553mil,1229mil) on Bottom Overlay And Pad C8-1(1521mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1459mil,1288mil)(1493mil,1288mil) on Bottom Overlay And Pad C8-1(1521mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1400mil,1296mil)(1553mil,1296mil) on Bottom Overlay And Pad C8-1(1521mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1400mil,1229mil)(1400mil,1296mil) on Bottom Overlay And Pad C8-2(1431mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1459mil,1238mil)(1493mil,1238mil) on Bottom Overlay And Pad C8-2(1431mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1400mil,1229mil)(1553mil,1229mil) on Bottom Overlay And Pad C8-2(1431mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1459mil,1288mil)(1493mil,1288mil) on Bottom Overlay And Pad C8-2(1431mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1400mil,1296mil)(1553mil,1296mil) on Bottom Overlay And Pad C8-2(1431mil,1263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1550mil,1344mil)(1550mil,1411mil) on Bottom Overlay And Pad C7-1(1518mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1456mil,1353mil)(1490mil,1353mil) on Bottom Overlay And Pad C7-1(1518mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1397mil,1344mil)(1550mil,1344mil) on Bottom Overlay And Pad C7-1(1518mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1397mil,1411mil)(1550mil,1411mil) on Bottom Overlay And Pad C7-1(1518mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1456mil,1403mil)(1490mil,1403mil) on Bottom Overlay And Pad C7-1(1518mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1456mil,1353mil)(1490mil,1353mil) on Bottom Overlay And Pad C7-2(1428mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1397mil,1344mil)(1550mil,1344mil) on Bottom Overlay And Pad C7-2(1428mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1397mil,1411mil)(1550mil,1411mil) on Bottom Overlay And Pad C7-2(1428mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1456mil,1403mil)(1490mil,1403mil) on Bottom Overlay And Pad C7-2(1428mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1397mil,1344mil)(1397mil,1411mil) on Bottom Overlay And Pad C7-2(1428mil,1378mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3117mil,3044mil)(3117mil,3078mil) on Bottom Overlay And Pad C3-1(3142mil,3016mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3167mil,3044mil)(3167mil,3078mil) on Bottom Overlay And Pad C3-1(3142mil,3016mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3108mil,2984mil)(3108mil,3137mil) on Bottom Overlay And Pad C3-1(3142mil,3016mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3175mil,2984mil)(3175mil,3137mil) on Bottom Overlay And Pad C3-1(3142mil,3016mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3108mil,2984mil)(3175mil,2984mil) on Bottom Overlay And Pad C3-1(3142mil,3016mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3117mil,3044mil)(3117mil,3078mil) on Bottom Overlay And Pad C3-2(3142mil,3106mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3167mil,3044mil)(3167mil,3078mil) on Bottom Overlay And Pad C3-2(3142mil,3106mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (3130mil,3143mil)(3130mil,3210mil) on Bottom Overlay And Pad C3-2(3142mil,3106mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3108mil,2984mil)(3108mil,3137mil) on Bottom Overlay And Pad C3-2(3142mil,3106mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3175mil,2984mil)(3175mil,3137mil) on Bottom Overlay And Pad C3-2(3142mil,3106mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3108mil,3137mil)(3175mil,3137mil) on Bottom Overlay And Pad C3-2(3142mil,3106mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (3130mil,3143mil)(3283mil,3143mil) on Bottom Overlay And Pad C3-2(3142mil,3106mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3288mil,3048mil)(3288mil,3082mil) on Bottom Overlay And Pad C4-1(3313mil,3020mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3279mil,2988mil)(3279mil,3141mil) on Bottom Overlay And Pad C4-1(3313mil,3020mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3338mil,3048mil)(3338mil,3082mil) on Bottom Overlay And Pad C4-1(3313mil,3020mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3346mil,2988mil)(3346mil,3141mil) on Bottom Overlay And Pad C4-1(3313mil,3020mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3279mil,2988mil)(3346mil,2988mil) on Bottom Overlay And Pad C4-1(3313mil,3020mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Track (3283mil,3143mil)(3283mil,3210mil) on Bottom Overlay And Pad C4-2(3313mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3288mil,3048mil)(3288mil,3082mil) on Bottom Overlay And Pad C4-2(3313mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3279mil,2988mil)(3279mil,3141mil) on Bottom Overlay And Pad C4-2(3313mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3338mil,3048mil)(3338mil,3082mil) on Bottom Overlay And Pad C4-2(3313mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3346mil,2988mil)(3346mil,3141mil) on Bottom Overlay And Pad C4-2(3313mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3279mil,3141mil)(3346mil,3141mil) on Bottom Overlay And Pad C4-2(3313mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.881mil < 10mil) Between Track (3130mil,3143mil)(3283mil,3143mil) on Bottom Overlay And Pad C4-2(3313mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3190mil,3151mil)(3224mil,3151mil) on Bottom Overlay And Pad R2-1(3162mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3190mil,3201mil)(3224mil,3201mil) on Bottom Overlay And Pad R2-1(3162mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3130mil,3143mil)(3130mil,3210mil) on Bottom Overlay And Pad R2-1(3162mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (3175mil,2984mil)(3175mil,3137mil) on Bottom Overlay And Pad R2-1(3162mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (3108mil,3137mil)(3175mil,3137mil) on Bottom Overlay And Pad R2-1(3162mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C3" (3161mil,3210mil) on Bottom Overlay And Pad R2-1(3162mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3130mil,3143mil)(3283mil,3143mil) on Bottom Overlay And Pad R2-1(3162mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3130mil,3210mil)(3283mil,3210mil) on Bottom Overlay And Pad R2-1(3162mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3190mil,3151mil)(3224mil,3151mil) on Bottom Overlay And Pad R2-2(3252mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3190mil,3201mil)(3224mil,3201mil) on Bottom Overlay And Pad R2-2(3252mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3283mil,3143mil)(3283mil,3210mil) on Bottom Overlay And Pad R2-2(3252mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.262mil < 10mil) Between Track (3279mil,2988mil)(3279mil,3141mil) on Bottom Overlay And Pad R2-2(3252mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.262mil < 10mil) Between Track (3279mil,3141mil)(3346mil,3141mil) on Bottom Overlay And Pad R2-2(3252mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3130mil,3143mil)(3283mil,3143mil) on Bottom Overlay And Pad R2-2(3252mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3130mil,3210mil)(3283mil,3210mil) on Bottom Overlay And Pad R2-2(3252mil,3176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3297mil,1178mil)(3297mil,1212mil) on Bottom Overlay And Pad C5-1(3272mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3247mil,1178mil)(3247mil,1212mil) on Bottom Overlay And Pad C5-1(3272mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3305mil,1118mil)(3305mil,1271mil) on Bottom Overlay And Pad C5-1(3272mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C6" (3264mil,1153mil) on Bottom Overlay And Pad C5-1(3272mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3238mil,1118mil)(3305mil,1118mil) on Bottom Overlay And Pad C5-1(3272mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3238mil,1118mil)(3238mil,1271mil) on Bottom Overlay And Pad C5-1(3272mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3297mil,1178mil)(3297mil,1212mil) on Bottom Overlay And Pad C5-2(3272mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3247mil,1178mil)(3247mil,1212mil) on Bottom Overlay And Pad C5-2(3272mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3305mil,1118mil)(3305mil,1271mil) on Bottom Overlay And Pad C5-2(3272mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.262mil < 10mil) Between Text "C6" (3264mil,1153mil) on Bottom Overlay And Pad C5-2(3272mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3238mil,1271mil)(3305mil,1271mil) on Bottom Overlay And Pad C5-2(3272mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3238mil,1118mil)(3238mil,1271mil) on Bottom Overlay And Pad C5-2(3272mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3374mil,1178mil)(3374mil,1212mil) on Bottom Overlay And Pad C6-1(3349mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3324mil,1178mil)(3324mil,1212mil) on Bottom Overlay And Pad C6-1(3349mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C5" (3326mil,1152mil) on Bottom Overlay And Pad C6-1(3349mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3382mil,1118mil)(3382mil,1271mil) on Bottom Overlay And Pad C6-1(3349mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3315mil,1118mil)(3382mil,1118mil) on Bottom Overlay And Pad C6-1(3349mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3315mil,1118mil)(3315mil,1271mil) on Bottom Overlay And Pad C6-1(3349mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3374mil,1178mil)(3374mil,1212mil) on Bottom Overlay And Pad C6-2(3349mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3324mil,1178mil)(3324mil,1212mil) on Bottom Overlay And Pad C6-2(3349mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.262mil < 10mil) Between Text "C5" (3326mil,1152mil) on Bottom Overlay And Pad C6-2(3349mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.262mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (3382mil,1118mil)(3382mil,1271mil) on Bottom Overlay And Pad C6-2(3349mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3315mil,1271mil)(3382mil,1271mil) on Bottom Overlay And Pad C6-2(3349mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3315mil,1118mil)(3315mil,1271mil) on Bottom Overlay And Pad C6-2(3349mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1393mil,3059mil)(1393mil,3093mil) on Bottom Overlay And Pad C2-1(1368mil,3031mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1343mil,3059mil)(1343mil,3093mil) on Bottom Overlay And Pad C2-1(1368mil,3031mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1334mil,2999mil)(1334mil,3152mil) on Bottom Overlay And Pad C2-1(1368mil,3031mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1401mil,2999mil)(1401mil,3152mil) on Bottom Overlay And Pad C2-1(1368mil,3031mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1334mil,2999mil)(1401mil,2999mil) on Bottom Overlay And Pad C2-1(1368mil,3031mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1393mil,3059mil)(1393mil,3093mil) on Bottom Overlay And Pad C2-2(1368mil,3121mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1343mil,3059mil)(1343mil,3093mil) on Bottom Overlay And Pad C2-2(1368mil,3121mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1334mil,2999mil)(1334mil,3152mil) on Bottom Overlay And Pad C2-2(1368mil,3121mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1401mil,2999mil)(1401mil,3152mil) on Bottom Overlay And Pad C2-2(1368mil,3121mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1334mil,3152mil)(1401mil,3152mil) on Bottom Overlay And Pad C2-2(1368mil,3121mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (1262mil,3158mil)(1415mil,3158mil) on Bottom Overlay And Pad C2-2(1368mil,3121mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1270mil,3058mil)(1270mil,3092mil) on Bottom Overlay And Pad C1-1(1295mil,3030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1261mil,2998mil)(1261mil,3151mil) on Bottom Overlay And Pad C1-1(1295mil,3030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1320mil,3058mil)(1320mil,3092mil) on Bottom Overlay And Pad C1-1(1295mil,3030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1328mil,2998mil)(1328mil,3151mil) on Bottom Overlay And Pad C1-1(1295mil,3030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (1334mil,2999mil)(1334mil,3152mil) on Bottom Overlay And Pad C1-1(1295mil,3030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1261mil,2998mil)(1328mil,2998mil) on Bottom Overlay And Pad C1-1(1295mil,3030mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1270mil,3058mil)(1270mil,3092mil) on Bottom Overlay And Pad C1-2(1295mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1261mil,2998mil)(1261mil,3151mil) on Bottom Overlay And Pad C1-2(1295mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1320mil,3058mil)(1320mil,3092mil) on Bottom Overlay And Pad C1-2(1295mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1328mil,2998mil)(1328mil,3151mil) on Bottom Overlay And Pad C1-2(1295mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (1334mil,2999mil)(1334mil,3152mil) on Bottom Overlay And Pad C1-2(1295mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1261mil,3151mil)(1328mil,3151mil) on Bottom Overlay And Pad C1-2(1295mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1322mil,3166mil)(1356mil,3166mil) on Bottom Overlay And Pad R1-1(1294mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1322mil,3216mil)(1356mil,3216mil) on Bottom Overlay And Pad R1-1(1294mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (1262mil,3158mil)(1262mil,3225mil) on Bottom Overlay And Pad R1-1(1294mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1262mil,3158mil)(1415mil,3158mil) on Bottom Overlay And Pad R1-1(1294mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1262mil,3225mil)(1415mil,3225mil) on Bottom Overlay And Pad R1-1(1294mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1322mil,3166mil)(1356mil,3166mil) on Bottom Overlay And Pad R1-2(1384mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1322mil,3216mil)(1356mil,3216mil) on Bottom Overlay And Pad R1-2(1384mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (1415mil,3158mil)(1415mil,3225mil) on Bottom Overlay And Pad R1-2(1384mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (1401mil,2999mil)(1401mil,3152mil) on Bottom Overlay And Pad R1-2(1384mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (1334mil,3152mil)(1401mil,3152mil) on Bottom Overlay And Pad R1-2(1384mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (1262mil,3158mil)(1415mil,3158mil) on Bottom Overlay And Pad R1-2(1384mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (1262mil,3225mil)(1415mil,3225mil) on Bottom Overlay And Pad R1-2(1384mil,3191mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
Rule Violations :390

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.695mil < 10mil) Between Text "LED46" (714mil,2650mil) on Top Overlay And Track (770mil,2605.118mil)(800mil,2635.118mil) on Top Overlay Silk Text to Silk Clearance [8.695mil]
   Violation between Silk To Silk Clearance Constraint: (7.008mil < 10mil) Between Text "LED46" (714mil,2650mil) on Top Overlay And Track (800mil,2635.118mil)(880mil,2635.118mil) on Top Overlay Silk Text to Silk Clearance [7.008mil]
   Violation between Silk To Silk Clearance Constraint: (6.008mil < 10mil) Between Text "LED89" (492mil,1549mil) on Top Overlay And Track (495mil,1505.118mil)(525mil,1535.118mil) on Top Overlay Silk Text to Silk Clearance [6.008mil]
   Violation between Silk To Silk Clearance Constraint: (6.008mil < 10mil) Between Text "LED89" (492mil,1549mil) on Top Overlay And Track (525mil,1535.118mil)(605mil,1535.118mil) on Top Overlay Silk Text to Silk Clearance [6.008mil]
   Violation between Silk To Silk Clearance Constraint: (6.287mil < 10mil) Between Text "LED89" (492mil,1549mil) on Top Overlay And Track (605mil,1495.118mil)(605mil,1535.118mil) on Top Overlay Silk Text to Silk Clearance [6.287mil]
   Violation between Silk To Silk Clearance Constraint: (4.912mil < 10mil) Between Text "LED111" (499.299mil,1017.339mil) on Top Overlay And Track (605mil,1060.118mil)(605mil,1090.197mil) on Top Overlay Silk Text to Silk Clearance [4.912mil]
   Violation between Silk To Silk Clearance Constraint: (3.42mil < 10mil) Between Text "LED111" (499.299mil,1017.339mil) on Top Overlay And Track (495mil,1060.118mil)(605mil,1060.118mil) on Top Overlay Silk Text to Silk Clearance [3.42mil]
   Violation between Silk To Silk Clearance Constraint: (4.21mil < 10mil) Between Text "LED111" (499.299mil,1017.339mil) on Top Overlay And Track (495mil,1060.118mil)(495mil,1090.197mil) on Top Overlay Silk Text to Silk Clearance [4.21mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (1321mil,1395mil) on Bottom Overlay And Track (1336mil,1305mil)(1336mil,1458mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (1321mil,1395mil) on Bottom Overlay And Track (1327mil,1364mil)(1327mil,1398mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.087mil < 10mil) Between Text "R2" (3216mil,3121mil) on Bottom Overlay And Track (3279mil,2988mil)(3279mil,3141mil) on Bottom Overlay Silk Text to Silk Clearance [4.087mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (3161mil,3210mil) on Bottom Overlay And Track (3130mil,3143mil)(3130mil,3210mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.086mil < 10mil) Between Text "C3" (3161mil,3210mil) on Bottom Overlay And Track (3130mil,3143mil)(3283mil,3143mil) on Bottom Overlay Silk Text to Silk Clearance [8.086mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (3161mil,3210mil) on Bottom Overlay And Track (3130mil,3210mil)(3283mil,3210mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.077mil < 10mil) Between Text "C6" (3264mil,1153mil) on Bottom Overlay And Track (3305mil,1118mil)(3305mil,1271mil) on Bottom Overlay Silk Text to Silk Clearance [3.077mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (3264mil,1153mil) on Bottom Overlay And Track (3297mil,1178mil)(3297mil,1212mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.563mil < 10mil) Between Text "C5" (3326mil,1152mil) on Bottom Overlay And Track (3315mil,1118mil)(3315mil,1271mil) on Bottom Overlay Silk Text to Silk Clearance [4.563mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (3326mil,1152mil) on Bottom Overlay And Track (3324mil,1178mil)(3324mil,1212mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :18

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 426
Time Elapsed        : 00:00:04