#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov  2 19:43:58 2020
# Process ID: 49122
# Current directory: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1
# Command line: vivado -log ALU_16.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_16.tcl
# Log file: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/ALU_16.vds
# Journal file: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ALU_16.tcl -notrace
Command: synth_design -top ALU_16 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49142 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1736.160 ; gain = 216.559 ; free physical = 3785 ; free virtual = 10940
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/ALU_16.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/adder_subtractor_16.vhd:43]
INFO: [Synth 8-638] synthesizing module 'adder_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/add_sub_16.vhd:45]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'adder_16' (2#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/add_sub_16.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor_16' (3#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/adder_subtractor_16.vhd:43]
INFO: [Synth 8-638] synthesizing module 'and_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/and_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_16' (4#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/and_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'not_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/not_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'not_16' (5#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/not_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'or_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/or_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_16' (6#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/or_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'xor_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/xor_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_16' (7#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/xor_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'sll_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sll_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sll_16' (8#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sll_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'srl_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srl_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'srl_16' (9#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srl_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'sra_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sra_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sra_16' (10#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sra_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Mux8to1_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd:48]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux8to1_16' (11#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd:48]
INFO: [Synth 8-638] synthesizing module 'zero_check_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/zero_check_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'zero_check_16' (12#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/zero_check_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU_16' (13#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/ALU_16.vhd:48]
WARNING: [Synth 8-3331] design sra_16 has unconnected port a_bus[0]
WARNING: [Synth 8-3331] design srl_16 has unconnected port a_bus[0]
WARNING: [Synth 8-3331] design sll_16 has unconnected port a_bus[15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1797.910 ; gain = 278.309 ; free physical = 3814 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1800.879 ; gain = 281.277 ; free physical = 3812 ; free virtual = 10970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1808.883 ; gain = 289.281 ; free physical = 3811 ; free virtual = 10969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1825.797 ; gain = 306.195 ; free physical = 3790 ; free virtual = 10951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module adder_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module adder_subtractor_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module xor_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3538 ; free virtual = 10720
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3537 ; free virtual = 10719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3537 ; free virtual = 10719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3531 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3531 ; free virtual = 10713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3531 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3531 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3531 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3531 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     9|
|2     |LUT3  |     7|
|3     |LUT4  |     6|
|4     |LUT5  |     5|
|5     |LUT6  |    47|
|6     |MUXF7 |    13|
|7     |IBUF  |    36|
|8     |OBUF  |    19|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   142|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3531 ; free virtual = 10713
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1965.258 ; gain = 445.656 ; free physical = 3533 ; free virtual = 10715
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1965.266 ; gain = 445.656 ; free physical = 3533 ; free virtual = 10715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.266 ; gain = 0.000 ; free physical = 3621 ; free virtual = 10807
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.098 ; gain = 0.000 ; free physical = 3533 ; free virtual = 10733
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2079.098 ; gain = 583.406 ; free physical = 3669 ; free virtual = 10869
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.098 ; gain = 0.000 ; free physical = 3669 ; free virtual = 10869
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/ALU_16.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_16_utilization_synth.rpt -pb ALU_16_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 19:44:19 2020...
