m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
!s11e MIXED_VERSIONS
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/simulation/questa
T_opt
!s110 1700877816
Vzcoig6GY]JZEYB;bZWdKf3
04 12 3 work seven_seg_tb sim 1
=1-d0509975fd67-656155f8-12c-46e8
!s124 OEM10U3 
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2021.2;73
Eclock_10
Z3 w1700874440
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R1
Z6 8C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd
Z7 FC:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd
l0
L43 1
Vejbzg=aL11Wn`[bA[h74B0
!s100 ?jX;7DDdA3C;FKiiM>HjQ0
Z8 OL;C;2021.2;73
31
Z9 !s110 1700877814
!i10b 1
Z10 !s108 1700877814.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd|
Z12 !s107 C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/clock_10.vhd|
!i113 0
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Asyn
R4
R5
Z15 DEx4 work 8 clock_10 0 22 ejbzg=aL11Wn`[bA[h74B0
!i122 1
l132
L54 155
Vc0U;Amzg70DgGS@bAC<KX2
!s100 lZfBZHmVR2@5S86M:mkOG0
R8
31
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
vclock_10_altpll
R9
!i10b 1
!s100 gDL25Q6?z_]e<Zc=8OZh03
I5`j]Ka<F1mXU3]MB6JUcY0
R1
w1700876512
8C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v
FC:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v
!i122 0
L0 31 79
VDg1SIo80bB@j0V0VzS_@n1
OL;L;2021.2;73
r1
!s85 0
31
R10
!s107 C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db|C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db/clock_10_altpll.v|
!i113 0
o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
Eseven_seg
Z16 w1700877741
Z17 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z18 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R4
R5
!i122 2
R1
Z19 8C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd
Z20 FC:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd
l0
L7 1
VgI_C5J`ngJ0N@9Jl<:@@L0
!s100 Z;9aYI3zo;VkR`8]3Df]h0
R8
31
R9
!i10b 1
R10
Z21 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd|
Z22 !s107 C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg.vhd|
!i113 0
R13
R14
Abehave
R15
R17
R18
R4
R5
Z23 DEx4 work 9 seven_seg 0 22 gI_C5J`ngJ0N@9Jl<:@@L0
!i122 2
l44
L27 94
V1D7GNoR7@;6nM4bO9P[@F0
!s100 =HW9W<AC>k4F7^FdnQ@e72
R8
31
R9
!i10b 1
R10
R21
R22
!i113 0
R13
R14
Eseven_seg_tb
Z24 w1700877756
R4
R5
!i122 3
R1
Z25 8C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd
Z26 FC:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd
l0
L5 1
VU27<Oj7QjHLOEm=@4ZkoV2
!s100 HI:L[kcQEKeg63DKfg8[j2
R8
31
R9
!i10b 1
R10
Z27 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd|
Z28 !s107 C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg/seven_seg_tb.vhd|
!i113 0
R13
R14
Asim
R17
R18
R23
R4
R5
DEx4 work 12 seven_seg_tb 0 22 U27<Oj7QjHLOEm=@4ZkoV2
!i122 3
l22
L8 36
V@>MZ80I8CN`>O:X2V:Xj=2
!s100 3jcz7C_Oz2Q?K1z`UGLS[3
R8
31
R9
!i10b 1
R10
R27
R28
!i113 0
R13
R14
