diff --git a/arch/arm/boot/dts/imx6sx-icore-pads.dtsi b/arch/arm/boot/dts/imx6sx-icore-pads.dtsi
index 68c95c4..53a3a45 100644
--- a/arch/arm/boot/dts/imx6sx-icore-pads.dtsi
+++ b/arch/arm/boot/dts/imx6sx-icore-pads.dtsi
@@ -1,125 +1,305 @@
 
+&iomuxc {
+	audmux {
+		pinctrl_audmux_1: audmuxgrp-1 {
+			fsl,pins = <
+				MX6SX_PAD_CSI_DATA00__AUDMUX_AUD6_TXC   0x130B0
+				MX6SX_PAD_CSI_DATA01__AUDMUX_AUD6_TXFS  0x130B0
+				MX6SX_PAD_CSI_HSYNC__AUDMUX_AUD6_TXD    0x120B0
+				MX6SX_PAD_CSI_VSYNC__AUDMUX_AUD6_RXD    0x130B0
+				MX6SX_PAD_CSI_PIXCLK__AUDMUX_MCLK       0x130B0
+			>;
+		};
 
-
-/ {
-soc {
-		gpmi-nand {
-			pinctrl_gpmi_nand_1: gpmi-nand-1 {
-				fsl,pins = <
-					MX6SX_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
-					MX6SX_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1
-					MX6SX_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
-					MX6SX_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
-					MX6SX_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
-					MX6SX_PAD_NAND_CE1_B__RAWNAND_CE1_B     0xb0b1
-					MX6SX_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1
-					MX6SX_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1
-					MX6SX_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1
-					MX6SX_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1
-					MX6SX_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1
-					MX6SX_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1
-					MX6SX_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1
-					MX6SX_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1
-					MX6SX_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1
-					MX6SX_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1
-				>;
-			};
+		pinctrl_audmux_2: audmuxgrp-2 {
+			fsl,pins = <
+				MX6SX_PAD_ENET1_COL__AUDMUX_AUD4_TXC 	 0x130b0
+				MX6SX_PAD_ENET1_CRS__AUDMUX_AUD4_TXD     0x130b0
+				MX6SX_PAD_ENET1_RX_CLK__AUDMUX_AUD4_TXFS 0x130b0
+				MX6SX_PAD_ENET1_TX_CLK__AUDMUX_AUD4_RXD  0x130b0
+			>;
 		};
 
+		pinctrl_audmux_3: audmuxgrp-3 {
+			fsl,pins = <
+				MX6SX_PAD_SD1_CMD__AUDMUX_AUD5_RXC    0x130b0
+				MX6SX_PAD_SD1_CLK__AUDMUX_AUD5_RXFS   0x130b0
+				MX6SX_PAD_SD1_DATA3__AUDMUX_AUD5_RXD  0x130b0
+			>;
+		};
 
-	uart1 {
-		pinctrl_uart1_1: uart1grp-1 {
+		pinctrl_audmux_4: audmuxgrp-4 {
 			fsl,pins = <
-				MX6SX_PAD_GPIO1_IO04__UART1_TX 0x1b0b1
-				MX6SX_PAD_GPIO1_IO05__UART1_RX 0x1b0b1
+				MX6SX_PAD_SD4_RESET_B__AUDMUX_MCLK	0x130B0
+				MX6SX_PAD_SD3_DATA1__AUDMUX_AUD6_TXC 	0x130b0
+				MX6SX_PAD_SD3_DATA3__AUDMUX_AUD6_TXD    0x130b0
+				MX6SX_PAD_SD3_DATA2__AUDMUX_AUD6_TXFS 	0x130b0
+				MX6SX_PAD_SD3_DATA0__AUDMUX_AUD6_RXD  	0x130b0
 			>;
 		};
 
-		pinctrl_uart1_2: uart1grp-2 {
+		pinctrl_audmux_5: audmuxgrp-5 {
 			fsl,pins = <
-				MX6SX_PAD_ENET2_COL__UART1_RX 0x1b0b1
-				MX6SX_PAD_ENET2_CRS__UART1_TX 0x1b0b1
+				MX6SX_PAD_SD1_DATA1__AUDMUX_AUD5_TXC 	0x130b0
+				MX6SX_PAD_SD1_DATA3__AUDMUX_AUD5_TXD    0x130b0
+				MX6SX_PAD_SD1_DATA2__AUDMUX_AUD5_TXFS 	0x130b0
+				MX6SX_PAD_SD1_DATA0__AUDMUX_AUD5_RXD  	0x130b0
 			>;
 		};
+
 	};
 
-	uart2 {
-		pinctrl_uart2_1: uart2grp-1 {
+	ecspi4 {
+		pinctrl_ecspi4_cs_1: ecspi4_cs_grp-1 {
 			fsl,pins = <
-				MX6SX_PAD_GPIO1_IO07__UART2_RX 0x1b0b1
-				MX6SX_PAD_GPIO1_IO06__UART2_TX 0x1b0b1
+				MX6SX_PAD_SD3_DATA2__GPIO7_IO_4  0x80000000
 			>;
 		};
 
-		pinctrl_uart2_2: uart2grp-2 {
+		pinctrl_ecspi4_1: ecspi4grp-1 {
 			fsl,pins = <
-				MX6SX_PAD_SD1_DATA0__UART2_RX 0x1b0b1
-				MX6SX_PAD_SD1_DATA1__UART2_TX 0x1b0b1
+				MX6SX_PAD_SD3_DATA3__ECSPI4_MISO 0x100b1
+				MX6SX_PAD_SD3_CMD__ECSPI4_MOSI   0x100b1
+				MX6SX_PAD_SD3_CLK__ECSPI4_SCLK   0x100b1
 			>;
 		};
 	};
 
-	uart3 {
-		pinctrl_uart3_1: uart3grp-1 {
+	csi {
+		pinctrl_csi_0: csigrp-0 {
 			fsl,pins = <
-				MX6SX_PAD_QSPI1B_DATA0__UART3_CTS_B    	0x1b0b1
-				MX6SX_PAD_QSPI1B_DATA1__UART3_RTS_B    	0x1b0b1
-				MX6SX_PAD_QSPI1B_SS0_B__UART3_TX 	0x1b0b1
-				MX6SX_PAD_QSPI1B_SCLK__UART3_RX 	0x1b0b1
+				MX6SX_PAD_LCD1_DATA07__CSI1_MCLK	0x110b0
+				MX6SX_PAD_LCD1_DATA06__CSI1_PIXCLK	0x110b0
+				MX6SX_PAD_LCD1_DATA04__CSI1_VSYNC	0x110b0
+				MX6SX_PAD_LCD1_DATA05__CSI1_HSYNC	0x110b0
+				MX6SX_PAD_LCD1_DATA17__CSI1_DATA_0	0x110b0
+				MX6SX_PAD_LCD1_DATA16__CSI1_DATA_1	0x110b0
+				MX6SX_PAD_LCD1_DATA15__CSI1_DATA_2	0x110b0
+				MX6SX_PAD_LCD1_DATA14__CSI1_DATA_3	0x110b0
+				MX6SX_PAD_LCD1_DATA13__CSI1_DATA_4	0x110b0
+				MX6SX_PAD_LCD1_DATA12__CSI1_DATA_5	0x110b0
+				MX6SX_PAD_LCD1_DATA11__CSI1_DATA_6	0x110b0
+				MX6SX_PAD_LCD1_DATA10__CSI1_DATA_7	0x110b0
+				MX6SX_PAD_LCD1_DATA09__CSI1_DATA_8	0x110b0
+				MX6SX_PAD_LCD1_DATA08__CSI1_DATA_9	0x110b0
+				MX6SX_PAD_LCD1_RESET__GPIO3_IO_27	0x80000000
+				MX6SX_PAD_LCD1_VSYNC__GPIO3_IO_28	0x80000000
 			>;
 		};
-		pinctrl_uart3_2: uart3grp-2 {
+
+		pinctrl_csi_1: csigrp-1 {
 			fsl,pins = <
-				MX6SX_PAD_QSPI1B_SS0_B__UART3_TX 	0x1b0b1
-				MX6SX_PAD_QSPI1B_SCLK__UART3_RX 	0x1b0b1
+				MX6SX_PAD_CSI_MCLK__CSI1_MCLK		0x110b0
+				MX6SX_PAD_CSI_PIXCLK__CSI1_PIXCLK	0x110b0
+				MX6SX_PAD_CSI_VSYNC__CSI1_VSYNC		0x110b0
+				MX6SX_PAD_CSI_HSYNC__CSI1_HSYNC		0x110b0
+				MX6SX_PAD_CSI_DATA00__CSI1_DATA_2	0x110b0
+				MX6SX_PAD_CSI_DATA01__CSI1_DATA_3	0x110b0
+				MX6SX_PAD_CSI_DATA02__CSI1_DATA_4	0x110b0
+				MX6SX_PAD_CSI_DATA03__CSI1_DATA_5	0x110b0
+				MX6SX_PAD_CSI_DATA04__CSI1_DATA_6	0x110b0
+				MX6SX_PAD_CSI_DATA05__CSI1_DATA_7	0x110b0
+				MX6SX_PAD_CSI_DATA06__CSI1_DATA_8	0x110b0
+				MX6SX_PAD_CSI_DATA07__CSI1_DATA_9	0x110b0
+
+				MX6SX_PAD_LCD1_ENABLE__GPIO3_IO_25	0x80000000
+				MX6SX_PAD_LCD1_HSYNC__GPIO3_IO_26	0x80000000
+			>;
+		};
+
+		pinctrl_csi_2: csigrp-2 {
+			fsl,pins = <
+				MX6SX_PAD_CSI_MCLK__CSI1_MCLK		0x110b0
+				MX6SX_PAD_CSI_PIXCLK__CSI1_PIXCLK	0x110b0
+				MX6SX_PAD_CSI_VSYNC__CSI1_VSYNC		0x110b0
+				MX6SX_PAD_CSI_HSYNC__CSI1_HSYNC		0x110b0
+				MX6SX_PAD_CSI_DATA00__CSI1_DATA_2	0x110b0
+				MX6SX_PAD_CSI_DATA01__CSI1_DATA_3	0x110b0
+				MX6SX_PAD_CSI_DATA02__CSI1_DATA_4	0x110b0
+				MX6SX_PAD_CSI_DATA03__CSI1_DATA_5	0x110b0
+				MX6SX_PAD_CSI_DATA04__CSI1_DATA_6	0x110b0
+				MX6SX_PAD_CSI_DATA05__CSI1_DATA_7	0x110b0
+				MX6SX_PAD_CSI_DATA06__CSI1_DATA_8	0x110b0
+				MX6SX_PAD_CSI_DATA07__CSI1_DATA_9	0x110b0
 			>;
 		};
 	};
 
-	uart5 {
-		pinctrl_uart5_1: uart5grp-1 {
+#define ENET_PAD_CTRL 0x50
+#define ENET_RX_PAD_CTRL 0x30C1
+
+	enet1 {
+		pinctrl_enet1_1: enet1grp-1 {
 			fsl,pins = <
-				MX6SX_PAD_KEY_ROW3__UART5_RX    0x1b0b1
-				MX6SX_PAD_KEY_COL3__UART5_TX    0x1b0b1
-				MX6SX_PAD_KEY_ROW2__UART5_CTS_B 0x1b0b1
-				MX6SX_PAD_KEY_COL2__UART5_RTS_B 0x1b0b1
+				MX6SX_PAD_ENET1_MDIO__ENET1_MDIO        0xa0b1
+				MX6SX_PAD_ENET1_MDC__ENET1_MDC          0xa0b1
+				MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC   0xa0b9
+				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0   0xa0b1
+				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1   0xa0b1
+				MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2   0xa0b1
+				MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3   0xa0b1
+				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN    0xa0b1
+				MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK      0x3081
+				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0   0x3081
+				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1   0x3081
+				MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2   0x3081
+				MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3   0x3081
+				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    0x3081
 			>;
 		};
 
-		pinctrl_uart5dte_1: uart5dtegrp-1 {
+		pinctrl_enet1_2: enet1grp-2 {
 			fsl,pins = <
-				MX6SX_PAD_KEY_ROW3__UART5_TX	0x1b0b1
-				MX6SX_PAD_KEY_COL3__UART5_RX    0x1b0b1
-				MX6SX_PAD_KEY_ROW2__UART5_RTS_B	0x1b0b1
-				MX6SX_PAD_KEY_COL2__UART5_CTS_B	0x1b0b1
+				MX6SX_PAD_ENET1_MDIO__ENET1_MDIO        ENET_PAD_CTRL
+				MX6SX_PAD_ENET1_MDC__ENET1_MDC          ENET_PAD_CTRL
+				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0   ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1   ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2   ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3   ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII1_RXC__ENET1_RX_ER      	ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN    ENET_PAD_CTRL
+				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0   ENET_PAD_CTRL
+				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1   ENET_PAD_CTRL
+				MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2   ENET_PAD_CTRL
+				MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3   ENET_PAD_CTRL
+				MX6SX_PAD_RGMII1_TXC__ENET1_TX_ER  	ENET_PAD_CTRL
+				MX6SX_PAD_ENET1_COL__ENET1_COL		ENET_PAD_CTRL
+				MX6SX_PAD_ENET1_CRS__ENET1_CRS		ENET_PAD_CTRL
+				MX6SX_PAD_ENET1_TX_CLK__ENET1_TX_CLK 	ENET_PAD_CTRL
+				MX6SX_PAD_ENET1_RX_CLK__ENET1_RX_CLK 	ENET_PAD_CTRL
 			>;
 		};
-		pinctrl_uart5_2: uart5grp-2 {
+
+		pinctrl_enet1_3: enet1grp-3 {
 			fsl,pins = <
-				MX6SX_PAD_KEY_ROW3__UART5_RX    0x1b0b1
-				MX6SX_PAD_KEY_COL3__UART5_TX    0x1b0b1
+				MX6SX_PAD_ENET1_COL__ENET2_MDC          ENET_PAD_CTRL
+				MX6SX_PAD_ENET1_CRS__ENET2_MDIO         ENET_PAD_CTRL
+				MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC  	0xa0b1
+				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0   0xa0b1
+				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1   0xa0b1
+				MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2   0xa0b1
+				MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3   0xa0b1
+				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN    0xa0b1
+				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0   0x3081
+				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1   0x3081
+				MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2   0x3081
+				MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3   0x3081
+				MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK      0x3081
+				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    0x3081
 			>;
 		};
-	};
 
-	uart6 {
-		pinctrl_uart6_1: uart6grp-1 {
+
+		pinctrl_enet1_clkout_1: enet1_clkoutgrp-1 {
 			fsl,pins = <
-				MX6SX_PAD_KEY_COL1__UART6_TX 	0x1b0b1
-				MX6SX_PAD_KEY_ROW1__UART6_RX 	0x1b0b1
+				MX6SX_PAD_ENET2_RX_CLK__ENET2_REF_CLK_25M	0x91
+			>;
+		};
+
+		pinctrl_enet1_clkout_2: enet1_clkoutgrp-2 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO03__ENET1_REF_CLK_25M 	0x10
+			>;
+		};
+
+		pinctrl_enet1_clkout_3: enet1_clkoutgrp-3 {
+			fsl,pins = <
+				MX6SX_PAD_ENET1_MDC__ANATOP_24M_OUT 	0x10
 			>;
 		};
 	};
 
+	enet2 {
+		pinctrl_enet2_1: enet2grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC   0xa0b9
+				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0   0xa0b1
+				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1   0xa0b1
+				MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2   0xa0b1
+				MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3   0xa0b1
+				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN    0xa0b1
+				MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK      0x3081
+				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0   0x3081
+				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1   0x3081
+				MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2   0x3081
+				MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3   0x3081
+				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN    0x3081
+			>;
+		};
 
-	flexcan1 {
-		pinctrl_flexcan1_1: flexcan1grp-1 {
+		pinctrl_enet2_2: enet2grp-2 {
 			fsl,pins = <
-				MX6SX_PAD_QSPI1B_DQS__CAN1_TX	0x1b020
-				MX6SX_PAD_QSPI1A_SS1_B__CAN1_RX	0x1b020
+				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN  	ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0  	ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1  	ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2  	ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3  	ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII2_RXC__ENET2_RX_ER  	ENET_RX_PAD_CTRL
+				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN  	ENET_PAD_CTRL
+				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0  	ENET_PAD_CTRL
+				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1  	ENET_PAD_CTRL
+				MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2  	ENET_PAD_CTRL
+				MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3  	ENET_PAD_CTRL
+				MX6SX_PAD_RGMII2_TXC__ENET2_TX_ER  	ENET_PAD_CTRL
+				MX6SX_PAD_ENET2_COL__ENET2_COL  	ENET_PAD_CTRL
+				MX6SX_PAD_ENET2_CRS__ENET2_CRS  	ENET_PAD_CTRL
+				MX6SX_PAD_ENET2_TX_CLK__ENET2_TX_CLK  	ENET_PAD_CTRL
+				MX6SX_PAD_ENET2_RX_CLK__ENET2_RX_CLK  	ENET_PAD_CTRL
 			>;
 		};
 
+
+		pinctrl_enet2_3: enet2grp-3 {
+			fsl,pins = <
+				MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC 	 0xa0b1
+				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0  	 0xa0b1
+				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1  	 0xa0b1
+				MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2  	 0xa0b1
+				MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3  	 0xa0b1
+				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN  	 0xa0b1
+				MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK 	 0x3081
+				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0    0x3081
+				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1  	 0x3081
+				MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2  	 0x3081
+				MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3  	 0x3081
+				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN 	 0x3081
+			>;
+		};
+
+	};
+
+	esai {
+		pinctrl_esai_1: esaigrp-1 {
+			fsl,pins = <
+				MX6SX_PAD_CSI_MCLK__ESAI_TX_HF_CLK  0x1b030
+				MX6SX_PAD_CSI_DATA00__ESAI_TX_CLK   0x1b030
+				MX6SX_PAD_CSI_DATA01__ESAI_TX_FS    0x1b030
+				MX6SX_PAD_CSI_HSYNC__ESAI_TX0       0x1b030
+				MX6SX_PAD_CSI_DATA04__ESAI_TX1      0x1b030
+				MX6SX_PAD_CSI_DATA06__ESAI_TX2_RX3  0x1b030
+				MX6SX_PAD_CSI_DATA07__ESAI_TX3_RX2  0x1b030
+				MX6SX_PAD_CSI_DATA02__ESAI_RX_CLK   0x1b030
+				MX6SX_PAD_CSI_DATA03__ESAI_RX_FS    0x1b030
+				MX6SX_PAD_CSI_VSYNC__ESAI_TX5_RX0   0x1b030
+				MX6SX_PAD_CSI_DATA05__ESAI_TX4_RX1  0x1b030
+			>;
+		};
+
+		pinctrl_esai_2: esaigrp-2 {
+			fsl,pins = <
+				MX6SX_PAD_CSI_DATA00__ESAI_TX_CLK   0x1b030
+				MX6SX_PAD_CSI_DATA01__ESAI_TX_FS    0x1b030
+				MX6SX_PAD_CSI_HSYNC__ESAI_TX0       0x1b030
+				MX6SX_PAD_CSI_DATA04__ESAI_TX1      0x1b030
+				MX6SX_PAD_CSI_DATA06__ESAI_TX2_RX3  0x1b030
+				MX6SX_PAD_CSI_DATA07__ESAI_TX3_RX2  0x1b030
+				MX6SX_PAD_CSI_DATA02__ESAI_RX_CLK   0x1b030
+				MX6SX_PAD_CSI_DATA03__ESAI_RX_FS    0x1b030
+				MX6SX_PAD_CSI_VSYNC__ESAI_TX5_RX0   0x1b030
+				MX6SX_PAD_CSI_DATA05__ESAI_TX4_RX1  0x1b030
+			>;
+		};
 		pinctrl_flexcan1_2: flexcan1grp-2 {
 			fsl,pins = <
 				MX6SX_PAD_SD3_DATA5__CAN1_TX	0x1b0b0
@@ -134,61 +314,53 @@ soc {
 		};
 	};
 
-	flexcan2 {
-		pinctrl_flexcan2_1: flexcan2grp-1 {
+	flexcan1 {
+		pinctrl_flexcan1_1: flexcan1grp-1 {
 			fsl,pins = <
-				MX6SX_PAD_QSPI1B_SS1_B__CAN2_RX 0x1b020
-				MX6SX_PAD_QSPI1A_DQS__CAN2_TX	0x1b020
+				MX6SX_PAD_QSPI1B_DQS__CAN1_TX	0x1b020
+				MX6SX_PAD_QSPI1A_SS1_B__CAN1_RX	0x1b020
 			>;
 		};
-
 		pinctrl_flexcan2_2: flexcan2grp-2 {
 			fsl,pins = <
 				MX6SX_PAD_SD3_DATA4__CAN2_RX 	0x1b0b0
 				MX6SX_PAD_SD3_DATA6__CAN2_TX	0x1b0b0
 			>;
 		};
-
 	};
 
-
-	usdhc1 {
-		pinctrl_usdhc1_1: usdhc1grp-1 {
+	flexcan2 {
+		pinctrl_flexcan2_1: flexcan2grp-1 {
 			fsl,pins = <
-				MX6SX_PAD_SD1_CMD__USDHC1_CMD     0x17059
-				MX6SX_PAD_SD1_CLK__USDHC1_CLK     0x10059
-				MX6SX_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
-				MX6SX_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
-				MX6SX_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
-				MX6SX_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
+				MX6SX_PAD_QSPI1B_SS1_B__CAN2_RX 0x1b020
+				MX6SX_PAD_QSPI1A_DQS__CAN2_TX	0x1b020
 			>;
 		};
 	};
 
-	usdhc2 {
-		pinctrl_usdhc2_1: usdhc2grp-1 {
-			fsl,pins = <
-				MX6SX_PAD_SD2_CMD__USDHC2_CMD     0x17059
-				MX6SX_PAD_SD2_CLK__USDHC2_CLK     0x10059
-				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0 0x17059
-				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1 0x17059
-				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2 0x17059
-				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3 0x17059
-			>;
-		};
-		pinctrl_usdhc2_2: usdhc2grp-2 {
+	gpmi-nand {
+		pinctrl_gpmi_nand_1: gpmi-nand-1 {
 			fsl,pins = <
-				MX6SX_PAD_SD2_CMD__USDHC2_CMD     0x17029
-				MX6SX_PAD_SD2_CLK__USDHC2_CLK     0x10029
-				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0 0x17029
-				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1 0x17029
-				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2 0x17029
-				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3 0x17029
+				MX6SX_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
+				MX6SX_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1
+				MX6SX_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
+				MX6SX_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
+				MX6SX_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
+				MX6SX_PAD_NAND_CE1_B__RAWNAND_CE1_B     0xb0b1
+				MX6SX_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1
+				MX6SX_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1
+				MX6SX_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1
+				MX6SX_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1
+				MX6SX_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1
+				MX6SX_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1
+				MX6SX_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1
+				MX6SX_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1
+				MX6SX_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1
+				MX6SX_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1
 			>;
 		};
 	};
 
-
 	i2c1 {
 		pinctrl_i2c1_1: i2c1grp-1 {
 			fsl,pins = <
@@ -339,276 +511,141 @@ soc {
 
 	};
 
-
-	pwm2 {
-		pinctrl_pwm2_0: pwm2grp-0 {
-			fsl,pins = <
-				MX6SX_PAD_GPIO1_IO11__PWM2_OUT 0x110b0
-			>;
-		};
-
-	};
-
-	pwm3 {
-		pinctrl_pwm3_0: pwm3grp-0 {
+	mlb {
+		pinctrl_mlb_1: mlbgrp-1 {
 			fsl,pins = <
-				MX6SX_PAD_GPIO1_IO12__PWM3_OUT 0x110b0
+				MX6SX_PAD_SD2_DATA3__MLB_DATA	0x31
+				MX6SX_PAD_SD2_CLK__MLB_SIG	0x31
+				MX6SX_PAD_SD2_CMD__MLB_CLK	0x31
 			>;
 		};
 
-		pinctrl_pwm3_1: pwm3grp-1 {
+		pinctrl_mlb_2: mlbgrp-2 {
 			fsl,pins = <
-				MX6SX_PAD_SD1_DATA2__PWM3_OUT 0x110b0
+				MX6SX_PAD_ENET2_RX_CLK__MLB_DATA	0x31
+				MX6SX_PAD_ENET2_CRS__MLB_SIG		0x31
+				MX6SX_PAD_ENET2_TX_CLK__MLB_CLK		0x31
 			>;
 		};
 	};
 
-	pwm4 {
-		pinctrl_pwm4_0: pwm4grp-0 {
+	mqs {
+		pinctrl_mqs_1: mqsgrp-1 {
 			fsl,pins = <
-				MX6SX_PAD_SD1_DATA1__PWM4_OUT 0x110b0
-			>;
-		};
-
-		pinctrl_pwm4_1: pwm4grp-1 {
-			fsl,pins = <
-				MX6SX_PAD_GPIO1_IO13__PWM4_OUT 0x110b0
-			>;
-		};
-	};
-
-	pwm5 {
-		pinctrl_pwm5_0: pwm5grp-0 {
-			fsl,pins = <
-				MX6SX_PAD_LCD1_DATA23__PWM5_OUT 0x17059
+				MX6SX_PAD_SD2_CLK__MQS_RIGHT 0x80000000
+				MX6SX_PAD_SD2_CMD__MQS_LEFT 0x80000000
 			>;
 		};
 	};
 
-
-	usbotg1 {
-		pinctrl_usbotg1_1: usbotg1grp-1 {
-			fsl,pins = <
-				MX6SX_PAD_GPIO1_IO10__ANATOP_OTG1_ID 0x17059
-			>;
-		};
-
-		pinctrl_usbotg1_2: usbotg1grp-2 {
+	pwm2 {
+		pinctrl_pwm2_0: pwm2grp-0 {
 			fsl,pins = <
-				MX6SX_PAD_ENET2_COL__ANATOP_OTG1_ID 0x17059
+				MX6SX_PAD_GPIO1_IO11__PWM2_OUT 0x110b0
 			>;
 		};
 
-		pinctrl_usbotg1_3: usbotg1grp-3 {
-			fsl,pins = <
-				MX6SX_PAD_QSPI1A_DATA1__ANATOP_OTG1_ID 0x17059
-			>;
-		};
 	};
 
-	csi {
-		pinctrl_csi_0: csigrp-0 {
-			fsl,pins = <
-				MX6SX_PAD_LCD1_DATA07__CSI1_MCLK	0x110b0
-				MX6SX_PAD_LCD1_DATA06__CSI1_PIXCLK	0x110b0
-				MX6SX_PAD_LCD1_DATA04__CSI1_VSYNC	0x110b0
-				MX6SX_PAD_LCD1_DATA05__CSI1_HSYNC	0x110b0
-				MX6SX_PAD_LCD1_DATA17__CSI1_DATA_0	0x110b0
-				MX6SX_PAD_LCD1_DATA16__CSI1_DATA_1	0x110b0
-				MX6SX_PAD_LCD1_DATA15__CSI1_DATA_2	0x110b0
-				MX6SX_PAD_LCD1_DATA14__CSI1_DATA_3	0x110b0
-				MX6SX_PAD_LCD1_DATA13__CSI1_DATA_4	0x110b0
-				MX6SX_PAD_LCD1_DATA12__CSI1_DATA_5	0x110b0
-				MX6SX_PAD_LCD1_DATA11__CSI1_DATA_6	0x110b0
-				MX6SX_PAD_LCD1_DATA10__CSI1_DATA_7	0x110b0
-				MX6SX_PAD_LCD1_DATA09__CSI1_DATA_8	0x110b0
-				MX6SX_PAD_LCD1_DATA08__CSI1_DATA_9	0x110b0
-				MX6SX_PAD_LCD1_RESET__GPIO3_IO_27	0x80000000
-				MX6SX_PAD_LCD1_VSYNC__GPIO3_IO_28	0x80000000
-			>;
-		};
-
-		pinctrl_csi_1: csigrp-1 {
+	pwm3 {
+		pinctrl_pwm3_0: pwm3grp-0 {
 			fsl,pins = <
-				MX6SX_PAD_CSI_MCLK__CSI1_MCLK		0x110b0
-				MX6SX_PAD_CSI_PIXCLK__CSI1_PIXCLK	0x110b0
-				MX6SX_PAD_CSI_VSYNC__CSI1_VSYNC		0x110b0
-				MX6SX_PAD_CSI_HSYNC__CSI1_HSYNC		0x110b0
-				MX6SX_PAD_CSI_DATA00__CSI1_DATA_2	0x110b0
-				MX6SX_PAD_CSI_DATA01__CSI1_DATA_3	0x110b0
-				MX6SX_PAD_CSI_DATA02__CSI1_DATA_4	0x110b0
-				MX6SX_PAD_CSI_DATA03__CSI1_DATA_5	0x110b0
-				MX6SX_PAD_CSI_DATA04__CSI1_DATA_6	0x110b0
-				MX6SX_PAD_CSI_DATA05__CSI1_DATA_7	0x110b0
-				MX6SX_PAD_CSI_DATA06__CSI1_DATA_8	0x110b0
-				MX6SX_PAD_CSI_DATA07__CSI1_DATA_9	0x110b0
-
-				MX6SX_PAD_LCD1_ENABLE__GPIO3_IO_25	0x80000000
-				MX6SX_PAD_LCD1_HSYNC__GPIO3_IO_26	0x80000000
+				MX6SX_PAD_GPIO1_IO12__PWM3_OUT 0x110b0
 			>;
 		};
 
-		pinctrl_csi_2: csigrp-2 {
+		pinctrl_pwm3_1: pwm3grp-1 {
 			fsl,pins = <
-				MX6SX_PAD_CSI_MCLK__CSI1_MCLK		0x110b0
-				MX6SX_PAD_CSI_PIXCLK__CSI1_PIXCLK	0x110b0
-				MX6SX_PAD_CSI_VSYNC__CSI1_VSYNC		0x110b0
-				MX6SX_PAD_CSI_HSYNC__CSI1_HSYNC		0x110b0
-				MX6SX_PAD_CSI_DATA00__CSI1_DATA_2	0x110b0
-				MX6SX_PAD_CSI_DATA01__CSI1_DATA_3	0x110b0
-				MX6SX_PAD_CSI_DATA02__CSI1_DATA_4	0x110b0
-				MX6SX_PAD_CSI_DATA03__CSI1_DATA_5	0x110b0
-				MX6SX_PAD_CSI_DATA04__CSI1_DATA_6	0x110b0
-				MX6SX_PAD_CSI_DATA05__CSI1_DATA_7	0x110b0
-				MX6SX_PAD_CSI_DATA06__CSI1_DATA_8	0x110b0
-				MX6SX_PAD_CSI_DATA07__CSI1_DATA_9	0x110b0
+				MX6SX_PAD_SD1_DATA2__PWM3_OUT 0x110b0
 			>;
 		};
 	};
 
-#define ENET_PAD_CTRL 0x50
-#define ENET_RX_PAD_CTRL 0x30C1
-
-	enet1 {
-		pinctrl_enet1_1: enet1grp-1 {
-			fsl,pins = <
-				MX6SX_PAD_ENET1_MDIO__ENET1_MDIO        0xa0b1
-				MX6SX_PAD_ENET1_MDC__ENET1_MDC          0xa0b1
-				MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC   0xa0b9
-				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0   0xa0b1
-				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1   0xa0b1
-				MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2   0xa0b1
-				MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3   0xa0b1
-				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN    0xa0b1
-				MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK      0x3081
-				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0   0x3081
-				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1   0x3081
-				MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2   0x3081
-				MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3   0x3081
-				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    0x3081
-			>;
-		};
-
-		pinctrl_enet1_2: enet1grp-2 {
-			fsl,pins = <
-				MX6SX_PAD_ENET1_MDIO__ENET1_MDIO        ENET_PAD_CTRL
-				MX6SX_PAD_ENET1_MDC__ENET1_MDC          ENET_PAD_CTRL
-				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0   ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1   ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2   ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3   ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII1_RXC__ENET1_RX_ER      	ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN    ENET_PAD_CTRL
-				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0   ENET_PAD_CTRL
-				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1   ENET_PAD_CTRL
-				MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2   ENET_PAD_CTRL
-				MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3   ENET_PAD_CTRL
-				MX6SX_PAD_RGMII1_TXC__ENET1_TX_ER  	ENET_PAD_CTRL
-				MX6SX_PAD_ENET1_COL__ENET1_COL		ENET_PAD_CTRL
-				MX6SX_PAD_ENET1_CRS__ENET1_CRS		ENET_PAD_CTRL
-				MX6SX_PAD_ENET1_TX_CLK__ENET1_TX_CLK 	ENET_PAD_CTRL
-				MX6SX_PAD_ENET1_RX_CLK__ENET1_RX_CLK 	ENET_PAD_CTRL
-			>;
-		};
-
-		pinctrl_enet1_3: enet1grp-3 {
+	pwm4 {
+		pinctrl_pwm4_0: pwm4grp-0 {
 			fsl,pins = <
-				MX6SX_PAD_ENET1_COL__ENET2_MDC          ENET_PAD_CTRL
-				MX6SX_PAD_ENET1_CRS__ENET2_MDIO         ENET_PAD_CTRL
-				MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC  	0xa0b1
-				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0   0xa0b1
-				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1   0xa0b1
-				MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2   0xa0b1
-				MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3   0xa0b1
-				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN    0xa0b1
-				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0   0x3081
-				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1   0x3081
-				MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2   0x3081
-				MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3   0x3081
-				MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK      0x3081
-				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    0x3081
+				MX6SX_PAD_SD1_DATA1__PWM4_OUT 0x110b0
 			>;
 		};
 
-
-		pinctrl_enet1_clkout_1: enet1_clkoutgrp-1 {
+		pinctrl_pwm4_1: pwm4grp-1 {
 			fsl,pins = <
-				MX6SX_PAD_ENET2_RX_CLK__ENET2_REF_CLK_25M	0x91
+				MX6SX_PAD_GPIO1_IO13__PWM4_OUT 0x110b0
 			>;
 		};
+	};
 
-		pinctrl_enet1_clkout_2: enet1_clkoutgrp-2 {
+	pwm5 {
+		pinctrl_pwm5_0: pwm5grp-0 {
 			fsl,pins = <
-				MX6SX_PAD_GPIO1_IO03__ENET1_REF_CLK_25M 	0x10
+				MX6SX_PAD_LCD1_DATA23__PWM5_OUT 0x17059
 			>;
 		};
+	};
 
-		pinctrl_enet1_clkout_3: enet1_clkoutgrp-3 {
+	qspi1 {
+		pinctrl_qspi1_1: qspi1grp_1 {
 			fsl,pins = <
-				MX6SX_PAD_ENET1_MDC__ANATOP_24M_OUT 	0x10
+				MX6SX_PAD_QSPI1A_DATA0__QSPI1_A_DATA_0  0x70a1
+				MX6SX_PAD_QSPI1A_DATA1__QSPI1_A_DATA_1  0x70a1
+				MX6SX_PAD_QSPI1A_DATA2__QSPI1_A_DATA_2  0x70a1
+				MX6SX_PAD_QSPI1A_DATA3__QSPI1_A_DATA_3  0x70a1
+				MX6SX_PAD_QSPI1A_SCLK__QSPI1_A_SCLK     0x70a1
+				MX6SX_PAD_QSPI1A_SS0_B__QSPI1_A_SS0_B   0x70a1
+				MX6SX_PAD_QSPI1B_DATA0__QSPI1_B_DATA_0  0x70a1
+				MX6SX_PAD_QSPI1B_DATA1__QSPI1_B_DATA_1  0x70a1
+				MX6SX_PAD_QSPI1B_DATA2__QSPI1_B_DATA_2  0x70a1
+				MX6SX_PAD_QSPI1B_DATA3__QSPI1_B_DATA_3  0x70a1
+				MX6SX_PAD_QSPI1B_SCLK__QSPI1_B_SCLK     0x70a1
+				MX6SX_PAD_QSPI1B_SS0_B__QSPI1_B_SS0_B   0x70a1
 			>;
 		};
-	};
 
+	};
 
-	enet2 {
-		pinctrl_enet2_1: enet2grp-1 {
+	ecspi2 {
+		pinctrl_ecspi2_1: ecspi2grp_1 {
 			fsl,pins = <
-				MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC   0xa0b9
-				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0   0xa0b1
-				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1   0xa0b1
-				MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2   0xa0b1
-				MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3   0xa0b1
-				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN    0xa0b1
-				MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK      0x3081
-				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0   0x3081
-				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1   0x3081
-				MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2   0x3081
-				MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3   0x3081
-				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN    0x3081
+				MX6SX_PAD_NAND_ALE__GPIO4_IO_0       0x70f1	/* SS0 as GPIO */
+				MX6SX_PAD_NAND_CLE__ECSPI2_SCLK      0x70f1
+				MX6SX_PAD_NAND_WP_B__ECSPI2_MOSI     0x70f1
+				MX6SX_PAD_NAND_READY_B__ECSPI2_MISO  0x70f1
 			>;
 		};
 
-		pinctrl_enet2_2: enet2grp-2 {
+	};
+
+
+
+	ecspi5 {
+		pinctrl_ecspi5_1: ecspi5grp_1 {
 			fsl,pins = <
-				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN  	ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0  	ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1  	ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2  	ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3  	ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII2_RXC__ENET2_RX_ER  	ENET_RX_PAD_CTRL
-				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN  	ENET_PAD_CTRL
-				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0  	ENET_PAD_CTRL
-				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1  	ENET_PAD_CTRL
-				MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2  	ENET_PAD_CTRL
-				MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3  	ENET_PAD_CTRL
-				MX6SX_PAD_RGMII2_TXC__ENET2_TX_ER  	ENET_PAD_CTRL
-				MX6SX_PAD_ENET2_COL__ENET2_COL  	ENET_PAD_CTRL
-				MX6SX_PAD_ENET2_CRS__ENET2_CRS  	ENET_PAD_CTRL
-				MX6SX_PAD_ENET2_TX_CLK__ENET2_TX_CLK  	ENET_PAD_CTRL
-				MX6SX_PAD_ENET2_RX_CLK__ENET2_RX_CLK  	ENET_PAD_CTRL
+				MX6SX_PAD_NAND_DATA00__ECSPI5_MISO   0x70f1
+				MX6SX_PAD_NAND_DATA01__ECSPI5_MOSI   0x70f1
+				MX6SX_PAD_NAND_DATA02__ECSPI5_SCLK   0x70f1
+				MX6SX_PAD_NAND_DATA03__GPIO4_IO_7    0x70f1	/* SS0 as GPIO */
 			>;
 		};
 
+	};
 
-		pinctrl_enet2_3: enet2grp-3 {
+	qspi2 {
+		pinctrl_qspi2_1: qspi2grp_1 {
 			fsl,pins = <
-				MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC 	 0xa0b1
-				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0  	 0xa0b1
-				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1  	 0xa0b1
-				MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2  	 0xa0b1
-				MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3  	 0xa0b1
-				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN  	 0xa0b1
-				MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK 	 0x3081
-				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0    0x3081
-				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1  	 0x3081
-				MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2  	 0x3081
-				MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3  	 0x3081
-				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN 	 0x3081
+				MX6SX_PAD_NAND_WP_B__QSPI2_A_DATA_0     0x70a1
+				MX6SX_PAD_NAND_READY_B__QSPI2_A_DATA_1  0x70a1
+				MX6SX_PAD_NAND_CE0_B__QSPI2_A_DATA_2    0x70a1
+				MX6SX_PAD_NAND_CE1_B__QSPI2_A_DATA_3    0x70a1
+				MX6SX_PAD_NAND_CLE__QSPI2_A_SCLK        0x70a1
+				MX6SX_PAD_NAND_ALE__QSPI2_A_SS0_B       0x70a1
+				MX6SX_PAD_NAND_DATA01__QSPI2_B_DATA_0   0x70a1
+				MX6SX_PAD_NAND_DATA00__QSPI2_B_DATA_1   0x70a1
+				MX6SX_PAD_NAND_WE_B__QSPI2_B_DATA_2     0x70a1
+				MX6SX_PAD_NAND_RE_B__QSPI2_B_DATA_3     0x70a1
+				MX6SX_PAD_NAND_DATA02__QSPI2_B_SCLK     0x70a1
+				MX6SX_PAD_NAND_DATA03__QSPI2_B_SS0_B    0x70a1
 			>;
 		};
-
 	};
 
 	sai1 {
@@ -646,32 +683,201 @@ soc {
 	};
 
 
-	ecspi2 {
-		pinctrl_ecspi2_1: ecspi2grp_1 {
+	spdif {
+		pinctrl_spdif_1: spdifgrp-1 {
 			fsl,pins = <
-				MX6SX_PAD_NAND_ALE__GPIO4_IO_0       0x70f1	/* SS0 as GPIO */
-				MX6SX_PAD_NAND_CLE__ECSPI2_SCLK      0x70f1
-				MX6SX_PAD_NAND_WP_B__ECSPI2_MOSI     0x70f1
-				MX6SX_PAD_NAND_READY_B__ECSPI2_MISO  0x70f1
+				MX6SX_PAD_ENET1_RX_CLK__SPDIF_OUT	0x1b0b0
+				MX6SX_PAD_ENET2_COL__SPDIF_IN		0x1b0b0
+			>;
+		};
+
+		pinctrl_spdif_2: spdifgrp-2 {
+			fsl,pins = <
+				MX6SX_PAD_SD4_DATA4__SPDIF_OUT		0x1b0b0
+			>;
+		};
+
+		pinctrl_spdif_3: spdifgrp-3 {
+			fsl,pins = <
+				MX6SX_PAD_ENET2_COL__SPDIF_IN		0x1b0b0
+			>;
+		};
+	};
+
+	uart1 {
+		pinctrl_uart1_1: uart1grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO04__UART1_TX 0x1b0b1
+				MX6SX_PAD_GPIO1_IO05__UART1_RX 0x1b0b1
 			>;
 		};
 
+		pinctrl_uart1_2: uart1grp-2 {
+			fsl,pins = <
+				MX6SX_PAD_ENET2_COL__UART1_RX 0x1b0b1
+				MX6SX_PAD_ENET2_CRS__UART1_TX 0x1b0b1
+			>;
+		};
 	};
 
+	uart2 {
+		pinctrl_uart2_1: uart2grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO07__UART2_RX 0x1b0b1
+				MX6SX_PAD_GPIO1_IO06__UART2_TX 0x1b0b1
+			>;
+		};
 
+		pinctrl_uart2_2: uart2grp-2 {
+			fsl,pins = <
+				MX6SX_PAD_SD1_DATA0__UART2_RX 0x1b0b1
+				MX6SX_PAD_SD1_DATA1__UART2_TX 0x1b0b1
+			>;
+		};
+	};
 
-	ecspi5 {
-		pinctrl_ecspi5_1: ecspi5grp_1 {
+	uart3 {
+		pinctrl_uart3_1: uart3grp-1 {
 			fsl,pins = <
-				MX6SX_PAD_NAND_DATA00__ECSPI5_MISO   0x70f1
-				MX6SX_PAD_NAND_DATA01__ECSPI5_MOSI   0x70f1
-				MX6SX_PAD_NAND_DATA02__ECSPI5_SCLK   0x70f1
-				MX6SX_PAD_NAND_DATA03__GPIO4_IO_7    0x70f1	/* SS0 as GPIO */
+				MX6SX_PAD_QSPI1B_DATA0__UART3_CTS_B    	0x1b0b1
+				MX6SX_PAD_QSPI1B_DATA1__UART3_RTS_B    	0x1b0b1
+				MX6SX_PAD_QSPI1B_SS0_B__UART3_TX 	0x1b0b1
+				MX6SX_PAD_QSPI1B_SCLK__UART3_RX 	0x1b0b1
+			>;
+		};
+		pinctrl_uart3_2: uart3grp-2 {
+			fsl,pins = <
+				MX6SX_PAD_QSPI1B_SS0_B__UART3_TX 	0x1b0b1
+				MX6SX_PAD_QSPI1B_SCLK__UART3_RX 	0x1b0b1
+			>;
+		};
+	};
+
+	uart5 {
+		pinctrl_uart5_1: uart5grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_KEY_ROW3__UART5_RX    0x1b0b1
+				MX6SX_PAD_KEY_COL3__UART5_TX    0x1b0b1
+				MX6SX_PAD_KEY_ROW2__UART5_CTS_B 0x1b0b1
+				MX6SX_PAD_KEY_COL2__UART5_RTS_B 0x1b0b1
+			>;
+		};
+
+		pinctrl_uart5dte_1: uart5dtegrp-1 {
+			fsl,pins = <
+				MX6SX_PAD_KEY_ROW3__UART5_TX	0x1b0b1
+				MX6SX_PAD_KEY_COL3__UART5_RX    0x1b0b1
+				MX6SX_PAD_KEY_ROW2__UART5_RTS_B	0x1b0b1
+				MX6SX_PAD_KEY_COL2__UART5_CTS_B	0x1b0b1
+			>;
+		};
+		pinctrl_uart5_2: uart5grp-2 {
+			fsl,pins = <
+				MX6SX_PAD_KEY_ROW3__UART5_RX    0x1b0b1
+				MX6SX_PAD_KEY_COL3__UART5_TX    0x1b0b1
+			>;
+		};
+	};
+
+	uart6 {
+		pinctrl_uart6_1: uart6grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_KEY_COL1__UART6_TX 	0x1b0b1
+				MX6SX_PAD_KEY_ROW1__UART6_RX 	0x1b0b1
+			>;
+		};
+	};
+
+	usbh {
+		pinctrl_usbh_1: usbhgrp-1 {
+			fsl,pins = <
+				MX6SX_PAD_USB_H_STROBE__USB_H_STROBE	0x40013030
+				MX6SX_PAD_USB_H_DATA__USB_H_DATA 0x40013030
+			>;
+		};
+
+		pinctrl_usbh_2: usbhgrp-2 {
+			fsl,pins = <
+				MX6SX_PAD_USB_H_STROBE__USB_H_STROBE	0x40017030
+			>;
+		};
+	};
+
+	usbotg1 {
+		pinctrl_usbotg1_1: usbotg1grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO10__ANATOP_OTG1_ID 0x17059
+			>;
+		};
+
+		pinctrl_usbotg1_2: usbotg1grp-2 {
+			fsl,pins = <
+				MX6SX_PAD_ENET2_COL__ANATOP_OTG1_ID 0x17059
+			>;
+		};
+
+		pinctrl_usbotg1_3: usbotg1grp-3 {
+			fsl,pins = <
+				MX6SX_PAD_QSPI1A_DATA1__ANATOP_OTG1_ID 0x17059
+			>;
+		};
+	};
+
+	usbotg2 {
+		pinctrl_usbotg2_1: usbotg2grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO13__ANATOP_OTG2_ID 0x17059
+			>;
+		};
+
+		pinctrl_usbotg2_2: usbotg2grp-2 {
+			fsl,pins = <
+				MX6SX_PAD_ENET2_CRS__ANATOP_OTG2_ID 0x17059
 			>;
 		};
 
+		pinctrl_usbotg2_3: usbotg2grp-3 {
+			fsl,pins = <
+				MX6SX_PAD_QSPI1A_SCLK__ANATOP_OTG2_ID 0x17059
+			>;
+		};
+	};
+
+	usdhc1 {
+		pinctrl_usdhc1_1: usdhc1grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_SD1_CMD__USDHC1_CMD     0x17059
+				MX6SX_PAD_SD1_CLK__USDHC1_CLK     0x10059
+				MX6SX_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
+				MX6SX_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
+				MX6SX_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
+				MX6SX_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
+			>;
+		};
 	};
 
+	usdhc2 {
+		pinctrl_usdhc2_1: usdhc2grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_SD2_CMD__USDHC2_CMD     0x17059
+				MX6SX_PAD_SD2_CLK__USDHC2_CLK     0x10059
+				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0 0x17059
+				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1 0x17059
+				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2 0x17059
+				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3 0x17059
+			>;
+		};
+		pinctrl_usdhc2_2: usdhc2grp-2 {
+			fsl,pins = <
+				MX6SX_PAD_SD2_CMD__USDHC2_CMD     0x17029
+				MX6SX_PAD_SD2_CLK__USDHC2_CLK     0x10029
+				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0 0x17029
+				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1 0x17029
+				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2 0x17029
+				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3 0x17029
+			>;
+		};
+	};
 
 	usdhc3 {
 		pinctrl_usdhc3_1: usdhc3grp-1 {
@@ -797,5 +1003,64 @@ soc {
 			};
 
 	};
-};
+
+	weim {
+		pinctrl_weim_cs0_1: weim_cs0grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_NAND_ALE__WEIM_CS0_B       0xb0b1
+			>;
+		};
+
+		pinctrl_weim_nor_1: weim_norgrp-1 {
+			fsl,pins = <
+				MX6SX_PAD_NAND_CE1_B__WEIM_OE        0xb0b1
+				MX6SX_PAD_NAND_RE_B__WEIM_RW         0xb0b1
+				MX6SX_PAD_NAND_WE_B__WEIM_WAIT       0xb060
+				/* data */
+				MX6SX_PAD_QSPI1A_SCLK__WEIM_DATA_0   0x1b0b0
+				MX6SX_PAD_QSPI1A_SS0_B__WEIM_DATA_1  0x1b0b0
+				MX6SX_PAD_QSPI1A_SS1_B__WEIM_DATA_2  0x1b0b0
+				MX6SX_PAD_QSPI1A_DATA3__WEIM_DATA_3  0x1b0b0
+				MX6SX_PAD_QSPI1A_DATA2__WEIM_DATA_4  0x1b0b0
+				MX6SX_PAD_QSPI1A_DATA1__WEIM_DATA_5  0x1b0b0
+				MX6SX_PAD_QSPI1A_DATA0__WEIM_DATA_6  0x1b0b0
+				MX6SX_PAD_QSPI1A_DQS__WEIM_DATA_7    0x1b0b0
+				MX6SX_PAD_QSPI1B_SCLK__WEIM_DATA_8   0x1b0b0
+				MX6SX_PAD_QSPI1B_SS0_B__WEIM_DATA_9  0x1b0b0
+				MX6SX_PAD_QSPI1B_SS1_B__WEIM_DATA_10 0x1b0b0
+				MX6SX_PAD_QSPI1B_DATA3__WEIM_DATA_11 0x1b0b0
+				MX6SX_PAD_QSPI1B_DATA2__WEIM_DATA_12 0x1b0b0
+				MX6SX_PAD_QSPI1B_DATA1__WEIM_DATA_13 0x1b0b0
+				MX6SX_PAD_QSPI1B_DATA0__WEIM_DATA_14 0x1b0b0
+				MX6SX_PAD_QSPI1B_DQS__WEIM_DATA_15   0x1b0b0
+				/* address */
+				MX6SX_PAD_NAND_DATA00__WEIM_AD_0     0xb0b1
+				MX6SX_PAD_NAND_DATA01__WEIM_AD_1     0xb0b1
+				MX6SX_PAD_NAND_DATA02__WEIM_AD_2     0xb0b1
+				MX6SX_PAD_NAND_DATA03__WEIM_AD_3     0xb0b1
+				MX6SX_PAD_NAND_DATA04__WEIM_AD_4     0xb0b1
+				MX6SX_PAD_NAND_DATA05__WEIM_AD_5     0xb0b1
+				MX6SX_PAD_NAND_DATA06__WEIM_AD_6     0xb0b1
+				MX6SX_PAD_NAND_DATA07__WEIM_AD_7     0xb0b1
+				MX6SX_PAD_LCD1_DATA08__WEIM_AD_8     0xb0b1
+				MX6SX_PAD_LCD1_DATA09__WEIM_AD_9     0xb0b1
+				MX6SX_PAD_LCD1_DATA10__WEIM_AD_10    0xb0b1
+				MX6SX_PAD_LCD1_DATA11__WEIM_AD_11    0xb0b1
+				MX6SX_PAD_LCD1_DATA12__WEIM_AD_12    0xb0b1
+				MX6SX_PAD_LCD1_DATA13__WEIM_AD_13    0xb0b1
+				MX6SX_PAD_LCD1_DATA14__WEIM_AD_14    0xb0b1
+				MX6SX_PAD_LCD1_DATA15__WEIM_AD_15    0xb0b1
+				MX6SX_PAD_LCD1_DATA16__WEIM_ADDR_16  0xb0b1
+				MX6SX_PAD_LCD1_DATA17__WEIM_ADDR_17  0xb0b1
+				MX6SX_PAD_LCD1_DATA18__WEIM_ADDR_18  0xb0b1
+				MX6SX_PAD_LCD1_DATA19__WEIM_ADDR_19  0xb0b1
+				MX6SX_PAD_LCD1_DATA20__WEIM_ADDR_20  0xb0b1
+				MX6SX_PAD_LCD1_DATA21__WEIM_ADDR_21  0xb0b1
+				MX6SX_PAD_LCD1_DATA22__WEIM_ADDR_22  0xb0b1
+				MX6SX_PAD_LCD1_DATA03__WEIM_ADDR_24  0xb0b1
+				MX6SX_PAD_LCD1_DATA04__WEIM_ADDR_25  0xb0b1
+				MX6SX_PAD_LCD1_DATA05__WEIM_ADDR_26  0xb0b1
+			>;
+		};
+	};
 };
diff --git a/arch/arm/boot/dts/imx6sx-icore.dts b/arch/arm/boot/dts/imx6sx-icore.dts
index 6223e5e..d500cb1 100644
--- a/arch/arm/boot/dts/imx6sx-icore.dts
+++ b/arch/arm/boot/dts/imx6sx-icore.dts
@@ -16,12 +16,11 @@
 	model = "Engicam i.Core M6 SoloX";
 	compatible = "fsl,imx6sx-icore", "fsl,imx6sx";
 
-	backlight1 {
+	backlight {
 		compatible = "pwm-backlight";
 		pwms = <&pwm5 0 50000>;
 		brightness-levels = <0 4 8 16 32 64 128 255>;
-		default-brightness-level = <7>;
-		fb-names = "mxs-lcdif0";
+		default-brightness-level = <6>;
 	};
 
 	memory {
@@ -112,6 +111,18 @@
 	status = "okay";
 };
 
+&dcic1 {
+	dcic_id = <0>;
+	dcic_mux = "dcic-lcdif1";
+	status = "okay";
+};
+
+&dcic2 {
+	dcic_id = <1>;
+	dcic_mux = "dcic-lvds";
+	status = "okay";
+};
+
 &adc1 {
 	vref-supply = <&reg_vref_3v3>;
 	status = "okay";
diff --git a/arch/arm/boot/dts/imx6sx.dtsi b/arch/arm/boot/dts/imx6sx.dtsi
index d5f02ad..6832e11 100644
--- a/arch/arm/boot/dts/imx6sx.dtsi
+++ b/arch/arm/boot/dts/imx6sx.dtsi
@@ -1493,24 +1493,5 @@
 			status = "disabled";
 		};
 
-		pinctrl_audmux_4: audmuxgrp-4 {
-			fsl,pins = <
-				MX6SX_PAD_SD4_RESET_B__AUDMUX_MCLK	0x130B0
-				MX6SX_PAD_SD3_DATA1__AUDMUX_AUD6_TXC 	0x130b0
-				MX6SX_PAD_SD3_DATA3__AUDMUX_AUD6_TXD    0x130b0
-				MX6SX_PAD_SD3_DATA2__AUDMUX_AUD6_TXFS 	0x130b0
-				MX6SX_PAD_SD3_DATA0__AUDMUX_AUD6_RXD  	0x130b0
-			>;
-		};
-
-		pinctrl_audmux_5: audmuxgrp-5 {
-			fsl,pins = <
-				MX6SX_PAD_SD1_DATA1__AUDMUX_AUD5_TXC 	0x130b0
-				MX6SX_PAD_SD1_DATA3__AUDMUX_AUD5_TXD    0x130b0
-				MX6SX_PAD_SD1_DATA2__AUDMUX_AUD5_TXFS 	0x130b0
-				MX6SX_PAD_SD1_DATA0__AUDMUX_AUD5_RXD  	0x130b0
-			>;
-		};
-
 	};
 };
diff --git a/drivers/video/backlight/pwm_bl.c b/drivers/video/backlight/pwm_bl.c
index 82118a9..69dee18 100644
--- a/drivers/video/backlight/pwm_bl.c
+++ b/drivers/video/backlight/pwm_bl.c
@@ -354,7 +354,7 @@ static int pwm_backlight_probe(struct platform_device *pdev)
 
 	dft_brightness_mem=data->dft_brightness;
 	bl->props.brightness = data->dft_brightness;
-	pwm_backlight_enable(false);
+	pwm_backlight_enable(true);
 
 	platform_set_drvdata(pdev, bl);
 	return 0;

