INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:18:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 buffer5/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer4/dataReg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 1.991ns (20.116%)  route 7.907ns (79.884%))
  Logic Levels:           21  (CARRY4=7 LUT3=4 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1486, unset)         0.508     0.508    buffer5/clk
    SLICE_X14Y140        FDRE                                         r  buffer5/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer5/outs_reg[5]/Q
                         net (fo=8, routed)           0.604     1.344    buffer6/control/Q[5]
    SLICE_X13Y142        LUT3 (Prop_lut3_I0_O)        0.127     1.471 f  buffer6/control/minusOp_carry_i_97/O
                         net (fo=1, routed)           0.268     1.739    cmpi1/buffer6_outs[5]
    SLICE_X12Y141        LUT6 (Prop_lut6_I4_O)        0.129     1.868 r  cmpi1/minusOp_carry_i_70/O
                         net (fo=1, routed)           0.364     2.232    cmpi1/minusOp_carry_i_70_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.428 r  cmpi1/minusOp_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.428    cmpi1/minusOp_carry_i_44_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.478 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.478    cmpi1/minusOp_carry_i_19_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.528 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.528    cmpi1/minusOp_carry_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.578 f  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=41, routed)          0.630     3.208    buffer15/control/result[0]
    SLICE_X16Y141        LUT5 (Prop_lut5_I0_O)        0.050     3.258 r  buffer15/control/fullReg_i_4__5/O
                         net (fo=3, routed)           0.366     3.624    buffer1/fifo/Full_reg_1
    SLICE_X16Y147        LUT5 (Prop_lut5_I4_O)        0.127     3.751 r  buffer1/fifo/fullReg_i_2__1/O
                         net (fo=53, routed)          0.862     4.613    buffer10/control/p_2_in
    SLICE_X1Y137         LUT6 (Prop_lut6_I4_O)        0.043     4.656 r  buffer10/control/dataReg[9]_i_1__0/O
                         net (fo=2, routed)           0.345     5.002    buffer4/control/D[2]
    SLICE_X1Y137         LUT3 (Prop_lut3_I0_O)        0.049     5.051 r  buffer4/control/outs[9]_i_2/O
                         net (fo=5, routed)           0.343     5.394    cmpi0/buffer4_outs[9]
    SLICE_X3Y140         LUT6 (Prop_lut6_I5_O)        0.129     5.523 r  cmpi0/i__i_55/O
                         net (fo=1, routed)           0.316     5.839    cmpi0/i__i_55_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.101 r  cmpi0/i__i_33/CO[3]
                         net (fo=1, routed)           0.000     6.101    cmpi0/i__i_33_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.150 r  cmpi0/i__i_20/CO[3]
                         net (fo=1, routed)           0.000     6.150    cmpi0/i__i_20_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.199 f  cmpi0/i__i_10/CO[3]
                         net (fo=17, routed)          0.905     7.104    buffer8/fifo/result[0]
    SLICE_X21Y149        LUT3 (Prop_lut3_I0_O)        0.048     7.152 f  buffer8/fifo/transmitValue_i_2__38/O
                         net (fo=11, routed)          0.334     7.485    buffer19/fifo/transmitValue_reg_6
    SLICE_X19Y147        LUT6 (Prop_lut6_I3_O)        0.126     7.611 r  buffer19/fifo/fullReg_i_4__2/O
                         net (fo=24, routed)          0.477     8.088    control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_13
    SLICE_X20Y147        LUT6 (Prop_lut6_I3_O)        0.043     8.131 f  control_merge2/fork_valid/generateBlocks[1].regblock/i__i_16/O
                         net (fo=1, routed)           0.295     8.426    fork7/generateBlocks[0].regblock/constant4_outs_ready
    SLICE_X20Y149        LUT6 (Prop_lut6_I4_O)        0.043     8.469 f  fork7/generateBlocks[0].regblock/i__i_6/O
                         net (fo=4, routed)           0.276     8.744    fork4/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X20Y150        LUT3 (Prop_lut3_I1_O)        0.043     8.787 r  fork4/control/generateBlocks[0].regblock/i__i_2/O
                         net (fo=4, routed)           0.531     9.318    fork4/control/generateBlocks[0].regblock/transmitValue_reg_0
    SLICE_X15Y149        LUT6 (Prop_lut6_I1_O)        0.043     9.361 f  fork4/control/generateBlocks[0].regblock/fullReg_i_3__3/O
                         net (fo=2, routed)           0.297     9.658    fork4/control/generateBlocks[0].regblock/buffer4_outs_ready
    SLICE_X15Y148        LUT4 (Prop_lut4_I0_O)        0.053     9.711 r  fork4/control/generateBlocks[0].regblock/dataReg[31]_i_1__5/O
                         net (fo=32, routed)          0.695    10.406    buffer4/E[0]
    SLICE_X3Y137         FDRE                                         r  buffer4/dataReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=1486, unset)         0.483    11.683    buffer4/clk
    SLICE_X3Y137         FDRE                                         r  buffer4/dataReg_reg[9]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X3Y137         FDRE (Setup_fdre_C_CE)      -0.282    11.365    buffer4/dataReg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  0.959    




