Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v" (library work)
@N: CG334 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v":243:13:243:25|Read directive translate_off.
@N: CG333 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v":251:13:251:24|Read directive translate_on.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_font_mem.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v" (library work)
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":66:4:66:11|ini_done is already declared in this scope.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\compiler_directives.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\pmi_fifo_dc.v" (library work)
@N: CG334 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\pmi_fifo_dc.v":53:9:53:21|Read directive translate_off.
@N: CG333 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\pmi_fifo_dc.v":581:9:581:20|Read directive translate_on.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\qspi.v" (library work)
@W: CS141 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\qspi.v":112:43:112:55|Unrecognized synthesis directive syn_black_box. Verify the correct directive name.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v" (library work)
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":69:34:69:41|byte_clk is already declared in this scope.
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":70:10:70:17|ini_done is already declared in this scope.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v" (library work)
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":70:12:70:26|o_rx_data_ready is already declared in this scope.
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":100:4:100:8|CLKOS is already declared in this scope.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx_fsm.v" (library work)
@W: CS141 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx_fsm.v":88:26:88:29|Unrecognized synthesis directive enum. Verify the correct directive name.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx_fsm.v" (library work)
@W: CS141 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx_fsm.v":85:25:85:28|Unrecognized synthesis directive enum. Verify the correct directive name.
Verilog syntax check successful!
Selecting top level module upduino_top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx.v":14:7:14:13|Synthesizing module UART_RX in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":42:7:42:10|Synthesizing module uart in library work.

@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":196:11:196:19|Object ir_tx_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":155:0:155:5|Pruning unused register shift_reg1[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":154:0:154:5|Pruning unused register shift_reg2[19:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":153:0:153:5|Pruning unused register count[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":81:0:81:5|Pruning unused register rst_count[26:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":25:7:25:14|Synthesizing module drawline in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000100
	IDLE=4'b0001
	PREP=4'b0010
	DRAW=4'b0100
	DONE=4'b1000
   Generated name = drawline_8s_1s_4s_1_2_4_8

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":152:21:152:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":153:21:153:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":154:21:154:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":155:21:155:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":156:25:156:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":157:25:157:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":158:29:158:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":159:29:159:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":202:53:202:54|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":215:53:215:54|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":224:53:224:57|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":225:53:225:54|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":226:53:226:54|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":232:39:232:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":233:39:233:40|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":234:39:234:40|Removing redundant assignment.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":23:7:23:16|Synthesizing module drawcircle in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000100
	IDLE=4'b0001
	PREP=4'b0010
	DRAW=4'b0100
	DONE=4'b1000
   Generated name = drawcircle_8s_1s_4s_1_2_4_8

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":133:22:133:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":134:22:134:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":135:22:135:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":182:47:182:53|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":184:47:184:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":189:45:189:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":190:45:190:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":191:45:191:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":192:45:192:46|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":193:45:193:46|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":226:32:226:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":282:39:282:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":283:39:283:45|Removing redundant assignment.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":25:7:25:18|Synthesizing module filltriangle in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000111
	IDLE=7'b0000001
	PREP1=7'b0000010
	WAITF=7'b0000100
	DRAW1=7'b0001000
	PREP2=7'b0010000
	DRAW2=7'b0100000
	DONE=7'b1000000
   Generated name = filltriangle_8s_1s_7s_1_2_4_8_16_32_64

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":246:40:246:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":247:40:247:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":248:40:248:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":249:40:249:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":250:40:250:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":251:40:251:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":252:44:252:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":253:44:253:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":254:44:254:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":260:21:260:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":261:21:261:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":262:21:262:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":263:21:263:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":264:21:264:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":265:21:265:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":266:26:266:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":267:26:267:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":268:26:268:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":269:26:269:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":270:26:270:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":271:26:271:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":272:30:272:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":273:30:273:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":274:30:274:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":377:36:377:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":378:36:378:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":379:36:379:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":380:36:380:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":381:36:381:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":382:36:382:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":383:36:383:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":384:36:384:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":389:50:389:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":390:50:390:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":391:50:391:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":396:50:396:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":409:50:409:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":418:50:418:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":419:50:419:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":420:50:420:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":425:50:425:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":426:50:426:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":427:50:427:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":432:50:432:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":445:50:445:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":454:50:454:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":455:50:455:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":456:50:456:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":466:38:466:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":467:38:467:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":473:36:473:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":474:36:474:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":476:36:476:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":477:36:477:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":486:50:486:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":487:50:487:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":488:50:488:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":493:50:493:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":506:50:506:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":515:50:515:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":516:50:516:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":517:50:517:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":522:50:522:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":523:50:523:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":524:50:524:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":529:50:529:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":542:50:542:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":551:50:551:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":552:50:552:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":553:50:553:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":563:38:563:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":564:38:564:41|Removing redundant assignment.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":111:2:111:7|Pruning unused register x2r[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":25:7:25:16|Synthesizing module fillcircle in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000101
	IDLE=5'b00001
	PREP=5'b00010
	WAIT=5'b00100
	DRAW=5'b01000
	DONE=5'b10000
   Generated name = fillcircle_8s_1s_5s_1_2_4_8_16

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":144:22:144:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":145:22:145:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":146:22:146:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":179:39:179:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":180:39:180:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":181:39:181:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":182:39:182:40|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":183:39:183:40|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":200:47:200:53|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":202:47:202:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":207:43:207:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":208:43:208:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":209:43:209:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":210:43:210:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":211:43:211:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":244:32:244:47|Removing redundant assignment.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":23:7:23:16|Synthesizing module ebr_bm_mem in library work.

@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":36:2:36:7|Pruning unused bits 23 to 19 of read_en[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":25:7:25:16|Synthesizing module drawbitmap in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000100
	IDLE=4'b0001
	PREP=4'b0010
	DRAW=4'b0100
	DONE=4'b1000
	BM_WIDTH=8'b01000000
	BM_HEIGHT=8'b01100100
   Generated name = drawbitmap_8s_1s_4s_1_2_4_8_64_100

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":134:22:134:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":135:22:135:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":136:22:136:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":169:82:169:89|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":173:42:173:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":174:42:174:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":175:42:175:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":176:42:176:49|Removing redundant assignment.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":117:2:117:7|Pruning unused bits 7 to 5 of bmnr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_font_mem.v":23:7:23:18|Synthesizing module ebr_font_mem in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":25:7:25:14|Synthesizing module drawfont in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000100
	IDLE=4'b0001
	PREP=4'b0010
	DRAW=4'b0100
	DONE=4'b1000
   Generated name = drawfont_8s_1s_4s_1_2_4_8

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":142:23:142:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":143:23:143:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":144:23:144:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":145:23:145:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":210:98:210:103|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":211:74:211:80|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":212:73:212:79|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":213:77:213:84|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":217:42:217:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":218:42:218:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":219:42:219:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":220:42:220:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":221:42:221:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":222:42:222:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":223:42:223:49|Removing redundant assignment.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":25:7:25:14|Synthesizing module cfg_ctrl in library work.

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":222:28:222:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":234:20:234:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":260:24:260:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":261:24:261:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":262:24:262:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":263:24:263:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":264:24:264:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":265:24:265:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":266:24:266:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":267:24:267:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":268:24:268:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":269:24:269:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":270:24:270:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":271:24:271:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":272:24:272:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":273:24:273:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":296:24:296:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":297:24:297:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":298:24:298:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":299:24:299:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":300:24:300:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":301:24:301:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":302:24:302:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":303:24:303:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":304:24:304:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":305:24:305:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":306:24:306:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":307:24:307:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":308:24:308:29|Removing redundant assignment.
@W: CG296 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":321:12:322:93|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":327:34:327:39|Referenced variable ctlsts is not in sensitivity list.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":507:23:507:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":508:23:508:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":509:23:509:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":510:23:510:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":511:23:511:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":512:23:512:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":513:24:513:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":514:25:514:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":515:25:515:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":561:47:561:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":562:47:562:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":563:47:563:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":564:47:564:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":579:47:579:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":580:47:580:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":581:47:581:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":582:47:582:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":597:47:597:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":598:47:598:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":599:47:599:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":600:47:600:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":626:47:626:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":627:47:627:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":628:47:628:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":629:47:629:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":644:47:644:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":645:47:645:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":646:47:646:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":647:47:647:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":687:47:687:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":689:47:689:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":696:47:696:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":697:47:697:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":698:47:698:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":699:47:699:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":700:49:700:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":956:23:956:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1108:43:1108:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1109:43:1109:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1124:24:1124:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1169:44:1169:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1170:44:1170:55|Removing redundant assignment.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1128:2:1128:7|Pruning unused bits 7 to 3 of mem_wr_fl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Removing unused bit 6 of ctlsts[7:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Removing unused bit 4 of ctlsts[7:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Pruning unused bits 3 to 0 of colorr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Pruning unused bits 3 to 0 of colorg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Pruning unused bits 3 to 0 of colorb[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":949:2:949:7|Feedback mux created for signal rotate_disp[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":949:2:949:7|All reachable assignments to rotate_disp[1:0] assign 0, register removed by optimization
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Optimizing register bit ram_data_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Optimizing register bit ram_data_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Optimizing register bit ram_data_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Optimizing register bit ram_data_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Pruning register bits 3 to 0 of ram_data_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4382:7:4382:19|Synthesizing module SB_SPRAM256KA in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":993:7:993:18|Synthesizing module SB_RAM256x16 in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v":62:7:62:23|Synthesizing module generic_fifo_lfsr in library work.

@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v":106:13:106:16|Removing wire ramq, as there is no assignment to it.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":23:7:23:11|Synthesizing module DPRAM in library work.

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":117:37:117:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":119:37:119:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":165:33:165:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":168:21:168:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":181:28:181:31|Removing redundant assignment.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":125:2:125:7|All reachable assignments to bit 28 of fifo_in[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":125:2:125:7|All reachable assignments to bit 29 of fifo_in[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":125:2:125:7|All reachable assignments to bit 30 of fifo_in[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":125:2:125:7|All reachable assignments to bit 31 of fifo_in[31:0] assign 0, register removed by optimization.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Optimizing register bit DOUT[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Optimizing register bit DOUT[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Optimizing register bit DOUT[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Optimizing register bit DOUT[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Pruning register bits 3 to 0 of DOUT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":24:7:24:18|Synthesizing module colorbar_gen in library work.

	h_active=32'b00000000000000000000001011010000
	h_total=32'b00000000000000000000001100001100
	v_active=32'b00000000000000000000000011110000
	v_total=32'b00000000000000000000000011110100
	H_FRONT_PORCH=32'b00000000000000000000000000011110
	H_SYNCH=32'b00000000000000000000000000101000
	H_BACK_PORCH=32'b00000000000000000000000010010100
	V_FRONT_PORCH=32'b00000000000000000000000000000010
	V_SYNCH=32'b00000000000000000000000000000010
	mode=32'b00000000000000000000000000000000
   Generated name = colorbar_gen_720_780_240_244_30_40_148_2_2_0s

@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning unused register color_cntr[11:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning unused register vsync_cnt[7:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 3 to 0 of data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":23:7:23:19|Synthesizing module parallel2byte in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000001
	dt=6'b111001
   Generated name = parallel2byte_24s_1s_57

@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":45:11:45:15|Removing wire data2, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":45:18:45:22|Removing wire data1, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":45:25:45:29|Removing wire data0, as there is no assignment to it.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":98:4:98:9|Pruning unused register qq_VSYNC. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":98:4:98:9|Pruning unused register qq_HSYNC. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|Pruning unused register q_read_cntr[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|Pruning unused register q_read_cntr1[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":63:0:63:5|Pruning unused register read_cntr[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":63:0:63:5|Pruning unused register read_en1. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":89:0:89:5|Pruning unused bits 4 to 1 of q_byte_en[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 8 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 9 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 10 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 11 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 12 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 13 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 14 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 15 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 16 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 17 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 18 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 19 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 20 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 21 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 22 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 23 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 24 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 25 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 26 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 27 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 28 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 29 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 30 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 31 of byte_data[31:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":23:7:23:18|Synthesizing module packetheader in library work.

	lane_width=32'b00000000000000000000000000000001
   Generated name = packetheader_1s

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":106:85:106:88|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":107:85:107:88|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":108:89:108:92|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":109:48:109:55|Removing redundant assignment.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":69:10:69:20|Object cmd2ab_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":70:10:70:22|Object q_cmd2ab_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":203:4:203:9|Pruning unused register q_fifo_rd_en. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|Pruning unused register lngpkt_ofst. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":79:0:79:5|Pruning unused register q_long_en_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":79:0:79:5|Pruning unused register q_long_en_2. Make sure that there are no unused intermediate registers.
@W: CL113 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|Feedback mux created for signal cmd2b. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|Feedback mux created for signal cmd2a. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|Sharing sequential element cmd2a. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":116:0:116:5|All reachable assignments to bit 6 of q_ECC[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":116:0:116:5|All reachable assignments to bit 7 of q_ECC[7:0] assign 0, register removed by optimization.
@W: CL250 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|All reachable assignments to cmd2b assign 0, register removed by optimization
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":25:7:25:21|Synthesizing module BYTE_PACKETIZER in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000001
	dt=6'b111001
	crc16=32'b00000000000000000000000000000001
	version=32'b00000000000000000000000000000001
	n=32'b00000000000000000000000000011000
   Generated name = BYTE_PACKETIZER_24s_1s_57_1s_1s_24s

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":141:53:141:56|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":147:32:147:35|Removing redundant assignment.
@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":84:22:84:34|Port-width mismatch for port byte_data. The port definition is 32 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":169:21:169:27|Port-width mismatch for port bytepkt. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":54:11:54:16|Object cmd_36 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":54:18:54:23|Object cmd_2c is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":59:26:59:37|Removing wire byte_data_ph, as there is no assignment to it.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":62:11:62:20|Object data_type1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":63:12:63:14|Removing wire crc, as there is no assignment to it.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":64:4:64:9|Object cmd_2a is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":64:12:64:17|Object cmd_2b is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":65:4:65:11|Object q_cmd_2a is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":65:14:65:21|Object q_cmd_2b is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":98:23:98:30|Object cmd2c_d0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":98:33:98:40|Object cmd36_d0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":99:23:99:30|Object cmd2c_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":99:33:99:40|Object cmd36_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":100:4:100:11|Object cmd2a_d0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":100:13:100:20|Object cmd2a_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":101:11:101:25|Object startup_counter is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":103:4:103:9|Feedback mux created for signal ini_done. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":23:7:23:23|Synthesizing module LP_HS_DELAY_CNTRL in library work.

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":128:78:128:86|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":131:78:131:88|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":134:78:134:87|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":138:78:138:83|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":142:78:142:84|Removing redundant assignment.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":117:4:117:9|Optimizing register bit lp_clk[0] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":117:4:117:9|Pruning register bit 0 of lp_clk[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":25:7:25:18|Synthesizing module DPHY_TX_INST in library work.

@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":65:24:65:31|Removing wire lpclk_in, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":89:24:89:29|Removing wire lp0_in, as there is no assignment to it.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":200:4:200:9|Pruning unused register q_byte_clk_flg2. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":25:7:25:9|Synthesizing module top in library work.

	VC=32'b00000000000000000000000000000000
	WC=32'b00000000000000000000001011010001
	word_width=32'b00000000000000000000000000011000
	DT=6'b111001
	testmode=32'b00000000000000000000000000000000
	crc16=32'b00000000000000000000000000000001
	EoTp=32'b00000000000000000000000000000000
	reserved=32'b00000000000000000000000000000000
	lane_width=32'b00000000000000000000000000000001
   Generated name = top_0s_721_24s_57_0s_1s_0s_0s_1s

@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":113:28:113:36|Port-width mismatch for port PIXDATA. The port definition is 8 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":116:28:116:29|Port-width mismatch for port VC. The port definition is 2 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":126:28:126:31|Port-width mismatch for port EoTp. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":68:27:68:36|Removing wire w_pixdata1, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":224:5:224:6|Removing wire Lp, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":224:9:224:10|Removing wire Ln, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":227:11:227:18|Removing wire dcs_data, as there is no assignment to it.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v":24:7:24:17|Synthesizing module upduino_top in library work.

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v":131:27:131:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v":143:27:143:41|Removing redundant assignment.
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v":33:18:33:24|Input osc_clk is unused.
@W: CL157 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":65:24:65:31|*Output lpclk_in has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":89:24:89:29|*Output lp0_in has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":66:24:66:32|Input lpclk_dir is unused.
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":90:24:90:30|Input lp0_dir is unused.
@N: CL135 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":83:16:83:21|Found sequential shift data_dly[9].hold_data with address depth of 9 words and data bit width of 32.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Pruning register bits 15 to 4 of hs_extended[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL135 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":203:4:203:9|Found sequential shift q_fifo_rd_data with address depth of 5 words and data bit width of 8.
@N: CL135 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":79:0:79:5|Found sequential shift q_byte_data with address depth of 3 words and data bit width of 8.
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":29:28:29:33|Input PIXCLK is unused.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit pixcnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit linecnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit linecnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 7 to 5 of data[7:4]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 11 to 8 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 15 to 8 of q_lv_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 11 to 10 of pixcnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":61:2:61:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   010
   100
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1116:2:1116:7|Optimizing register bit mem_addr[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1116:2:1116:7|Pruning register bit 19 of mem_addr[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":313:2:313:7|Trying to extract state machine for register gfx_cstate.
Extracted state machine for register gfx_cstate
State machine has 27 reachable states with original encodings of:
   000000000000000000000000001
   000000000000000000000000010
   000000000000000000000000100
   000000000000000000000001000
   000000000000000000000010000
   000000000000000000000100000
   000000000000000000001000000
   000000000000000000010000000
   000000000000000000100000000
   000000000000000001000000000
   000000000000000010000000000
   000000000000000100000000000
   000000000000001000000000000
   000000000000010000000000000
   000000000000100000000000000
   000000000001000000000000000
   000000000010000000000000000
   000000000100000000000000000
   000000001000000000000000000
   000000010000000000000000000
   000000100000000000000000000
   000001000000000000000000000
   000010000000000000000000000
   000100000000000000000000000
   001000000000000000000000000
   010000000000000000000000000
   100000000000000000000000000
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":181:2:181:7|Trying to extract state machine for register uart_cstate.
Extracted state machine for register uart_cstate
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":84:2:84:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":78:2:78:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL246 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":39:26:39:30|Input port bits 7 to 5 of bm_no[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[19][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[20][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[21][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[22][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[23][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":151:2:151:7|Optimizing register bit delta_x[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":151:2:151:7|Optimizing register bit delta_y[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":151:2:151:7|Pruning register bit 0 of delta_y[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":151:2:151:7|Pruning register bit 0 of delta_x[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":257:2:257:7|Pruning register bit 0 of x1_o_reg[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":85:2:85:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":279:2:279:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":140:2:140:7|Optimizing register bit delta_x[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":140:2:140:7|Optimizing register bit delta_y[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":140:2:140:7|Pruning register bit 0 of delta_y[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":140:2:140:7|Pruning register bit 0 of delta_x[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":77:2:77:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":86:2:86:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":49:22:49:34|Input i_serial_data is unused.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[3] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[4] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[5] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[6] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[8] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[9] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[10] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[11] is always 0.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Pruning register bits 11 to 3 of r_Clock_Count[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.

At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 124MB peak: 141MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sun Jun 17 14:41:34 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 17 14:41:35 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:05s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:08s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sun Jun 17 14:41:35 2018

###########################################################]
