// Seed: 3206780647
module module_0;
  id_1(
      .id_0(id_2), .id_1(id_3), .id_2(id_2), .id_3(1 == 1), .id_4(1'b0)
  );
  assign id_3 = 1;
  assign id_2[1] = 1'h0 < id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1
);
  wire  id_3;
  module_0();
  uwire id_4 = id_3 == 1'b0;
  always @(posedge id_3) id_3 = 1'b0;
endmodule
