aag 2043 179 241 1 1623
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 907
364 915
366 923
368 931
370 939
372 947
374 955
376 963
378 975
380 983
382 991
384 999
386 1007
388 1015
390 1023
392 1031
394 1039
396 1047
398 1055
400 1063
402 1071
404 1079
406 1087
408 1095
410 1103
412 1111
414 1119
416 1127
418 1135
420 1143
422 1151
424 1159
426 1167
428 1175
430 1183
432 1191
434 1199
436 1207
438 1215
440 1223
442 1231
444 1239
446 1247
448 1255
450 1263
452 1271
454 1279
456 1287
458 1311
460 1319
462 1327
464 1335
466 1343
468 1351
470 1359
472 1367
474 1375
476 1383
478 1391
480 1399
482 1407
484 1415
486 1423
488 1431
490 1439
492 1447
494 1455
496 1463
498 1471
500 1479
502 1487
504 1495
506 1581
508 1601
510 1608
512 1623
514 1631
516 1639
518 1647
520 1655
522 1663
524 1671
526 1679
528 1687
530 1695
532 1703
534 1711
536 1719
538 1727
540 1735
542 1743
544 1751
546 1759
548 1767
550 1775
552 1783
554 1791
556 1799
558 1807
560 1833
562 1843
564 1853
566 1863
568 1873
570 1883
572 1893
574 1903
576 30
578 18
580 1929
582 1939
584 1949
586 1959
588 1969
590 1979
592 1989
594 1999
596 2255
598 2267
600 2273
602 2279
604 2285
606 2291
608 2297
610 2303
612 2309
614 2315
616 2323
618 2331
620 2339
622 2347
624 2355
626 2363
628 2371
630 2379
632 3421
634 3441
636 3451
638 3459
640 3465
642 3471
644 3477
646 3483
648 3489
650 3495
652 3501
654 3507
656 3513
658 3519
660 3525
662 3531
664 3537
666 3543
668 3549
670 3555
672 3561
674 3567
676 3573
678 3579
680 3585
682 3591
684 3597
686 3603
688 3609
690 3615
692 3621
694 3627
696 3633
698 3639
700 3645
702 3651
704 3657
706 3663
708 3669
710 3675
712 3681
714 3687
716 3693
718 3699
720 3705
722 3711
724 3717
726 3723
728 3729
730 3735
732 3741
734 3747
736 24
738 3748
740 3754
742 3762
744 3770
746 3791
748 3797
750 3803
752 3809
754 3815
756 3821
758 3827
760 3833
762 3839
764 3845
766 3851
768 3857
770 3863
772 3869
774 3875
776 3881
778 3901
780 3907
782 3913
784 3919
786 3925
788 3931
790 3937
792 3943
794 3949
796 3955
798 3961
800 3967
802 3973
804 3979
806 3985
808 3991
810 3997
812 4003
814 4009
816 4015
818 4021
820 4027
822 4033
824 4039
826 4045
828 4051
830 4057
832 4063
834 4069
836 4075
838 4081
840 4087
861
842 740 360
844 738 360
846 845 843
848 742 360
850 849 846
852 744 360
854 852 851
856 339 337
858 857 340
860 859 855
862 337 335
864 862 339
866 864 341
868 247 245
870 868 249
872 870 250
874 872 253
876 874 255
878 876 257
880 878 259
882 880 866
884 4 3
886 884 7
888 886 9
890 888 11
892 890 13
894 892 15
896 894 17
898 896 882
900 898 18
902 362 360
904 902 899
906 905 901
908 898 20
910 364 360
912 910 899
914 913 909
916 898 22
918 366 360
920 918 899
922 921 917
924 898 24
926 368 360
928 926 899
930 929 925
932 898 26
934 370 360
936 934 899
938 937 933
940 898 28
942 372 360
944 942 899
946 945 941
948 898 30
950 374 360
952 950 899
954 953 949
956 898 32
958 376 360
960 958 899
962 961 957
964 862 338
966 964 341
968 966 178
970 378 360
972 970 967
974 973 969
976 966 180
978 380 360
980 978 967
982 981 977
984 966 182
986 382 360
988 986 967
990 989 985
992 966 184
994 384 360
996 994 967
998 997 993
1000 966 186
1002 386 360
1004 1002 967
1006 1005 1001
1008 966 188
1010 388 360
1012 1010 967
1014 1013 1009
1016 966 190
1018 390 360
1020 1018 967
1022 1021 1017
1024 966 192
1026 392 360
1028 1026 967
1030 1029 1025
1032 966 34
1034 394 360
1036 1034 967
1038 1037 1033
1040 966 36
1042 396 360
1044 1042 967
1046 1045 1041
1048 966 38
1050 398 360
1052 1050 967
1054 1053 1049
1056 966 40
1058 400 360
1060 1058 967
1062 1061 1057
1064 966 42
1066 402 360
1068 1066 967
1070 1069 1065
1072 966 44
1074 404 360
1076 1074 967
1078 1077 1073
1080 966 46
1082 406 360
1084 1082 967
1086 1085 1081
1088 966 48
1090 408 360
1092 1090 967
1094 1093 1089
1096 966 50
1098 410 360
1100 1098 967
1102 1101 1097
1104 966 52
1106 412 360
1108 1106 967
1110 1109 1105
1112 966 54
1114 414 360
1116 1114 967
1118 1117 1113
1120 966 56
1122 416 360
1124 1122 967
1126 1125 1121
1128 966 58
1130 418 360
1132 1130 967
1134 1133 1129
1136 966 60
1138 420 360
1140 1138 967
1142 1141 1137
1144 966 62
1146 422 360
1148 1146 967
1150 1149 1145
1152 966 64
1154 424 360
1156 1154 967
1158 1157 1153
1160 966 66
1162 426 360
1164 1162 967
1166 1165 1161
1168 966 68
1170 428 360
1172 1170 967
1174 1173 1169
1176 966 70
1178 430 360
1180 1178 967
1182 1181 1177
1184 966 72
1186 432 360
1188 1186 967
1190 1189 1185
1192 966 74
1194 434 360
1196 1194 967
1198 1197 1193
1200 966 76
1202 436 360
1204 1202 967
1206 1205 1201
1208 966 78
1210 438 360
1212 1210 967
1214 1213 1209
1216 966 80
1218 440 360
1220 1218 967
1222 1221 1217
1224 966 82
1226 442 360
1228 1226 967
1230 1229 1225
1232 966 84
1234 444 360
1236 1234 967
1238 1237 1233
1240 966 86
1242 446 360
1244 1242 967
1246 1245 1241
1248 966 88
1250 448 360
1252 1250 967
1254 1253 1249
1256 966 90
1258 450 360
1260 1258 967
1262 1261 1257
1264 966 92
1266 452 360
1268 1266 967
1270 1269 1265
1272 966 94
1274 454 360
1276 1274 967
1278 1277 1273
1280 966 96
1282 456 360
1284 1282 967
1286 1285 1281
1288 5 2
1290 1288 7
1292 1290 9
1294 1292 11
1296 1294 13
1298 1296 15
1300 1298 17
1302 1300 882
1304 1302 18
1306 458 360
1308 1306 1303
1310 1309 1305
1312 1302 20
1314 460 360
1316 1314 1303
1318 1317 1313
1320 1302 22
1322 462 360
1324 1322 1303
1326 1325 1321
1328 1302 24
1330 464 360
1332 1330 1303
1334 1333 1329
1336 1302 26
1338 466 360
1340 1338 1303
1342 1341 1337
1344 1302 28
1346 468 360
1348 1346 1303
1350 1349 1345
1352 1302 30
1354 470 360
1356 1354 1303
1358 1357 1353
1360 1302 32
1362 472 360
1364 1362 1303
1366 1365 1361
1368 966 282
1370 474 360
1372 1370 967
1374 1373 1369
1376 966 284
1378 476 360
1380 1378 967
1382 1381 1377
1384 966 286
1386 478 360
1388 1386 967
1390 1389 1385
1392 966 288
1394 480 360
1396 1394 967
1398 1397 1393
1400 966 290
1402 482 360
1404 1402 967
1406 1405 1401
1408 966 292
1410 484 360
1412 1410 967
1414 1413 1409
1416 966 294
1418 486 360
1420 1418 967
1422 1421 1417
1424 966 296
1426 488 360
1428 1426 967
1430 1429 1425
1432 966 194
1434 490 360
1436 1434 967
1438 1437 1433
1440 966 196
1442 492 360
1444 1442 967
1446 1445 1441
1448 966 198
1450 494 360
1452 1450 967
1454 1453 1449
1456 966 200
1458 496 360
1460 1458 967
1462 1461 1457
1464 966 202
1466 498 360
1468 1466 967
1470 1469 1465
1472 966 204
1474 500 360
1476 1474 967
1478 1477 1473
1480 966 206
1482 502 360
1484 1482 967
1486 1485 1481
1488 966 208
1490 504 360
1492 1490 967
1494 1493 1489
1496 337 334
1498 1496 339
1500 1498 340
1502 510 360
1504 506 360
1506 508 360
1508 1507 1505
1510 1508 1503
1512 1510 1500
1514 1314 1307
1516 1514 1323
1518 1516 1331
1520 1518 1339
1522 1520 1347
1524 1522 1355
1526 1524 1363
1528 1526 1512
1530 1314 1306
1532 1530 1323
1534 1532 1331
1536 1534 1339
1538 1536 1347
1540 1538 1355
1542 1540 1363
1544 1542 1512
1546 1507 1504
1548 1546 1503
1550 1548 1500
1552 1550 332
1554 1506 1504
1556 1554 1503
1558 1500 260
1560 1558 1556
1562 1561 1553
1564 1562 1545
1566 1564 1504
1568 935 927
1570 1568 943
1572 1570 950
1574 1544 959
1576 1574 1572
1578 1577 1567
1580 1578 1529
1582 1524 1362
1584 1582 1512
1586 1506 1505
1588 1586 1503
1590 1588 342
1592 1590 1500
1594 1593 1506
1596 1594 1564
1598 1597 1577
1600 1598 1585
1602 1558 1508
1604 1603 1502
1606 1605 1545
1608 1607 1577
1610 336 335
1612 1610 339
1614 1612 341
1616 1614 298
1618 512 360
1620 1618 1615
1622 1621 1617
1624 1614 300
1626 514 360
1628 1626 1615
1630 1629 1625
1632 1614 302
1634 516 360
1636 1634 1615
1638 1637 1633
1640 1614 304
1642 518 360
1644 1642 1615
1646 1645 1641
1648 1614 306
1650 520 360
1652 1650 1615
1654 1653 1649
1656 1614 308
1658 522 360
1660 1658 1615
1662 1661 1657
1664 1614 310
1666 524 360
1668 1666 1615
1670 1669 1665
1672 1614 312
1674 526 360
1676 1674 1615
1678 1677 1673
1680 1614 314
1682 528 360
1684 1682 1615
1686 1685 1681
1688 1614 316
1690 530 360
1692 1690 1615
1694 1693 1689
1696 1614 318
1698 532 360
1700 1698 1615
1702 1701 1697
1704 1614 320
1706 534 360
1708 1706 1615
1710 1709 1705
1712 1614 322
1714 536 360
1716 1714 1615
1718 1717 1713
1720 1614 324
1722 538 360
1724 1722 1615
1726 1725 1721
1728 1614 326
1730 540 360
1732 1730 1615
1734 1733 1729
1736 1614 328
1738 542 360
1740 1738 1615
1742 1741 1737
1744 966 228
1746 544 360
1748 1746 967
1750 1749 1745
1752 966 230
1754 546 360
1756 1754 967
1758 1757 1753
1760 966 232
1762 548 360
1764 1762 967
1766 1765 1761
1768 966 234
1770 550 360
1772 1770 967
1774 1773 1769
1776 966 236
1778 552 360
1780 1778 967
1782 1781 1777
1784 966 238
1786 554 360
1788 1786 967
1790 1789 1785
1792 966 240
1794 556 360
1796 1794 967
1798 1797 1793
1800 966 242
1802 558 360
1804 1802 967
1806 1805 1801
1808 4 2
1810 1808 7
1812 1810 9
1814 1812 11
1816 1814 13
1818 1816 15
1820 1818 17
1822 1820 882
1824 810 360
1826 1824 1822
1828 560 360
1830 1828 1823
1832 1831 1827
1834 812 360
1836 1834 1822
1838 562 360
1840 1838 1823
1842 1841 1837
1844 814 360
1846 1844 1822
1848 564 360
1850 1848 1823
1852 1851 1847
1854 816 360
1856 1854 1822
1858 566 360
1860 1858 1823
1862 1861 1857
1864 818 360
1866 1864 1822
1868 568 360
1870 1868 1823
1872 1871 1867
1874 820 360
1876 1874 1822
1878 570 360
1880 1878 1823
1882 1881 1877
1884 822 360
1886 1884 1822
1888 572 360
1890 1888 1823
1892 1891 1887
1894 824 360
1896 1894 1822
1898 574 360
1900 1898 1823
1902 1901 1897
1904 5 3
1906 1904 6
1908 1906 9
1910 1908 11
1912 1910 13
1914 1912 15
1916 1914 17
1918 1916 882
1920 826 360
1922 1920 1918
1924 580 360
1926 1924 1919
1928 1927 1923
1930 828 360
1932 1930 1918
1934 582 360
1936 1934 1919
1938 1937 1933
1940 830 360
1942 1940 1918
1944 584 360
1946 1944 1919
1948 1947 1943
1950 832 360
1952 1950 1918
1954 586 360
1956 1954 1919
1958 1957 1953
1960 834 360
1962 1960 1918
1964 588 360
1966 1964 1919
1968 1967 1963
1970 836 360
1972 1970 1918
1974 590 360
1976 1974 1919
1978 1977 1973
1980 838 360
1982 1980 1918
1984 592 360
1986 1984 1919
1988 1987 1983
1990 840 360
1992 1990 1918
1994 594 360
1996 1994 1919
1998 1997 1993
2000 246 245
2002 2000 249
2004 2002 251
2006 2004 253
2008 2006 255
2010 2008 257
2012 2010 259
2014 2012 866
2016 1904 7
2018 2016 9
2020 2018 11
2022 2020 13
2024 2022 15
2026 2024 17
2028 2026 2014
2030 578 360
2032 2031 18
2034 596 360
2036 2034 2033
2038 2036 2028
2040 598 360
2042 2040 2034
2044 2042 330
2046 2045 2034
2048 2040 2035
2050 1674 959
2052 1675 958
2054 2053 2051
2056 1666 951
2058 1667 950
2060 2059 2057
2062 1658 943
2064 1659 942
2066 2065 2063
2068 1650 935
2070 1651 934
2072 2071 2069
2074 1642 927
2076 1643 926
2078 2077 2075
2080 1634 919
2082 1635 918
2084 2083 2081
2086 1618 903
2088 1619 902
2090 2089 2087
2092 1626 911
2094 1627 910
2096 2095 2093
2098 2096 2090
2100 2098 2084
2102 2100 2078
2104 2102 2072
2106 2104 2066
2108 2106 2060
2110 2108 2054
2112 754 360
2114 748 360
2116 736 360
2118 760 360
2120 758 360
2122 2121 2119
2124 2122 2117
2126 756 360
2128 752 360
2130 2129 2126
2132 750 360
2134 746 360
2136 2134 2132
2138 2136 2130
2140 2138 2124
2142 2120 2118
2144 2142 2116
2146 2128 2127
2148 2135 2133
2150 2148 2146
2152 2150 2144
2154 2153 2141
2156 2155 2115
2158 2156 2113
2160 2158 2110
2162 614 360
2164 2163 1738
2166 2162 1739
2168 2167 2165
2170 612 360
2172 2171 1730
2174 2170 1731
2176 2175 2173
2178 610 360
2180 2179 1722
2182 2178 1723
2184 2183 2181
2186 608 360
2188 2187 1714
2190 2186 1715
2192 2191 2189
2194 606 360
2196 2195 1706
2198 2194 1707
2200 2199 2197
2202 604 360
2204 2203 1698
2206 2202 1699
2208 2207 2205
2210 600 360
2212 2211 1682
2214 2210 1683
2216 2215 2213
2218 602 360
2220 2219 1690
2222 2218 1691
2224 2223 2221
2226 2224 2216
2228 2226 2208
2230 2228 2200
2232 2230 2192
2234 2232 2184
2236 2234 2176
2238 2236 2168
2240 2238 2160
2242 576 360
2244 2242 2240
2246 2244 226
2248 2246 2048
2250 2249 2047
2252 2251 2029
2254 2253 2039
2256 2041 2033
2258 2257 2028
2260 2045 2042
2262 2261 2049
2264 2263 2029
2266 2265 2259
2268 902 898
2270 2210 899
2272 2271 2269
2274 910 898
2276 2218 899
2278 2277 2275
2280 918 898
2282 2202 899
2284 2283 2281
2286 926 898
2288 2194 899
2290 2289 2287
2292 934 898
2294 2186 899
2296 2295 2293
2298 942 898
2300 2178 899
2302 2301 2299
2304 950 898
2306 2170 899
2308 2307 2305
2310 958 898
2312 2162 899
2314 2313 2311
2316 966 344
2318 616 360
2320 2318 967
2322 2321 2317
2324 966 346
2326 618 360
2328 2326 967
2330 2329 2325
2332 966 348
2334 620 360
2336 2334 967
2338 2337 2333
2340 966 350
2342 622 360
2344 2342 967
2346 2345 2341
2348 966 352
2350 624 360
2352 2350 967
2354 2353 2349
2356 966 354
2358 626 360
2360 2358 967
2362 2361 2357
2364 966 356
2366 628 360
2368 2366 967
2370 2369 2365
2372 966 358
2374 630 360
2376 2374 967
2378 2377 2373
2380 638 360
2382 636 360
2384 632 360
2386 634 360
2388 2387 2385
2390 2388 2383
2392 2390 2381
2394 336 334
2396 2394 339
2398 2396 341
2400 2398 2392
2402 2386 2384
2404 2402 2383
2406 2404 2381
2408 2406 966
2410 2408 281
2412 2388 2382
2414 2412 2381
2416 2414 2044
2418 1894 1491
2420 1895 1490
2422 2421 2419
2424 1884 1483
2426 1885 1482
2428 2427 2425
2430 1874 1475
2432 1875 1474
2434 2433 2431
2436 1864 1467
2438 1865 1466
2440 2439 2437
2442 1854 1459
2444 1855 1458
2446 2445 2443
2448 1844 1451
2450 1845 1450
2452 2451 2449
2454 1824 1435
2456 1825 1434
2458 2457 2455
2460 1834 1443
2462 1835 1442
2464 2463 2461
2466 2464 2458
2468 2466 2452
2470 2468 2446
2472 2470 2440
2474 2472 2434
2476 2474 2428
2478 2476 2422
2480 776 360
2482 2481 1898
2484 2480 1899
2486 2485 2483
2488 774 360
2490 2489 1888
2492 2488 1889
2494 2493 2491
2496 772 360
2498 2497 1878
2500 2496 1879
2502 2501 2499
2504 770 360
2506 2505 1868
2508 2504 1869
2510 2509 2507
2512 768 360
2514 2513 1858
2516 2512 1859
2518 2517 2515
2520 766 360
2522 2521 1848
2524 2520 1849
2526 2525 2523
2528 762 360
2530 2529 1828
2532 2528 1829
2534 2533 2531
2536 764 360
2538 2537 1838
2540 2536 1839
2542 2541 2539
2544 2542 2534
2546 2544 2526
2548 2546 2518
2550 2548 2510
2552 2550 2502
2554 2552 2494
2556 2554 2486
2558 2556 2478
2560 2375 1990
2562 2374 1991
2564 2563 2561
2566 2367 1980
2568 2366 1981
2570 2569 2567
2572 2359 1970
2574 2358 1971
2576 2575 2573
2578 2351 1960
2580 2350 1961
2582 2581 2579
2584 2343 1950
2586 2342 1951
2588 2587 2585
2590 2335 1940
2592 2334 1941
2594 2593 2591
2596 2319 1920
2598 2318 1921
2600 2599 2597
2602 2327 1930
2604 2326 1931
2606 2605 2603
2608 2606 2600
2610 2608 2594
2612 2610 2588
2614 2612 2582
2616 2614 2576
2618 2616 2570
2620 2618 2564
2622 2620 2558
2624 1994 1027
2626 1995 1026
2628 2627 2625
2630 1984 1019
2632 1985 1018
2634 2633 2631
2636 1974 1011
2638 1975 1010
2640 2639 2637
2642 1964 1003
2644 1965 1002
2646 2645 2643
2648 1954 995
2650 1955 994
2652 2651 2649
2654 1944 987
2656 1945 986
2658 2657 2655
2660 1924 971
2662 1925 970
2664 2663 2661
2666 1934 979
2668 1935 978
2670 2669 2667
2672 2670 2664
2674 2672 2658
2676 2674 2652
2678 2676 2646
2680 2678 2640
2682 2680 2634
2684 2682 2628
2686 2684 2622
2688 792 360
2690 734 360
2692 2691 2688
2694 2690 2689
2696 2695 2693
2698 790 360
2700 732 360
2702 2701 2698
2704 2700 2699
2706 2705 2703
2708 788 360
2710 730 360
2712 2711 2708
2714 2710 2709
2716 2715 2713
2718 786 360
2720 728 360
2722 2721 2718
2724 2720 2719
2726 2725 2723
2728 784 360
2730 726 360
2732 2731 2728
2734 2730 2729
2736 2735 2733
2738 782 360
2740 724 360
2742 2741 2738
2744 2740 2739
2746 2745 2743
2748 778 360
2750 720 360
2752 2751 2748
2754 2750 2749
2756 2755 2753
2758 780 360
2760 722 360
2762 2761 2758
2764 2760 2759
2766 2765 2763
2768 2766 2756
2770 2768 2746
2772 2770 2736
2774 2772 2726
2776 2774 2716
2778 2776 2706
2780 2778 2696
2782 2780 2686
2784 808 360
2786 2784 1803
2788 2785 1802
2790 2789 2787
2792 806 360
2794 2792 1795
2796 2793 1794
2798 2797 2795
2800 804 360
2802 2800 1787
2804 2801 1786
2806 2805 2803
2808 802 360
2810 2808 1779
2812 2809 1778
2814 2813 2811
2816 800 360
2818 2816 1771
2820 2817 1770
2822 2821 2819
2824 798 360
2826 2824 1763
2828 2825 1762
2830 2829 2827
2832 794 360
2834 2832 1747
2836 2833 1746
2838 2837 2835
2840 796 360
2842 2840 1755
2844 2841 1754
2846 2845 2843
2848 2846 2838
2850 2848 2830
2852 2850 2822
2854 2852 2814
2856 2854 2806
2858 2856 2798
2860 2858 2790
2862 2860 2782
2864 1427 958
2866 1426 959
2868 2867 2865
2870 1419 950
2872 1418 951
2874 2873 2871
2876 1411 942
2878 1410 943
2880 2879 2877
2882 1403 934
2884 1402 935
2886 2885 2883
2888 1395 926
2890 1394 927
2892 2891 2889
2894 1387 918
2896 1386 919
2898 2897 2895
2900 1371 902
2902 1370 903
2904 2903 2901
2906 1379 910
2908 1378 911
2910 2909 2907
2912 2910 2904
2914 2912 2898
2916 2914 2892
2918 2916 2886
2920 2918 2880
2922 2920 2874
2924 2922 2868
2926 2924 2862
2928 718 360
2930 2929 2162
2932 2928 2163
2934 2933 2931
2936 716 360
2938 2937 2170
2940 2936 2171
2942 2941 2939
2944 714 360
2946 2945 2178
2948 2944 2179
2950 2949 2947
2952 712 360
2954 2953 2186
2956 2952 2187
2958 2957 2955
2960 710 360
2962 2961 2194
2964 2960 2195
2966 2965 2963
2968 708 360
2970 2969 2202
2972 2968 2203
2974 2973 2971
2976 704 360
2978 2977 2210
2980 2976 2211
2982 2981 2979
2984 706 360
2986 2985 2218
2988 2984 2219
2990 2989 2987
2992 2990 2982
2994 2992 2974
2996 2994 2966
2998 2996 2958
3000 2998 2950
3002 3000 2942
3004 3002 2934
3006 3004 2926
3008 702 360
3010 3008 1283
3012 3009 1282
3014 3013 3011
3016 700 360
3018 3016 1275
3020 3017 1274
3022 3021 3019
3024 698 360
3026 3024 1267
3028 3025 1266
3030 3029 3027
3032 696 360
3034 3032 1259
3036 3033 1258
3038 3037 3035
3040 694 360
3042 3040 1251
3044 3041 1250
3046 3045 3043
3048 692 360
3050 3048 1243
3052 3049 1242
3054 3053 3051
3056 690 360
3058 3056 1235
3060 3057 1234
3062 3061 3059
3064 688 360
3066 3064 1227
3068 3065 1226
3070 3069 3067
3072 686 360
3074 3072 1219
3076 3073 1218
3078 3077 3075
3080 684 360
3082 3080 1211
3084 3081 1210
3086 3085 3083
3088 682 360
3090 3088 1203
3092 3089 1202
3094 3093 3091
3096 680 360
3098 3096 1195
3100 3097 1194
3102 3101 3099
3104 678 360
3106 3104 1187
3108 3105 1186
3110 3109 3107
3112 676 360
3114 3112 1179
3116 3113 1178
3118 3117 3115
3120 674 360
3122 3120 1171
3124 3121 1170
3126 3125 3123
3128 672 360
3130 3128 1163
3132 3129 1162
3134 3133 3131
3136 670 360
3138 3136 1155
3140 3137 1154
3142 3141 3139
3144 668 360
3146 3144 1147
3148 3145 1146
3150 3149 3147
3152 666 360
3154 3152 1139
3156 3153 1138
3158 3157 3155
3160 664 360
3162 3160 1131
3164 3161 1130
3166 3165 3163
3168 662 360
3170 3168 1123
3172 3169 1122
3174 3173 3171
3176 660 360
3178 3176 1115
3180 3177 1114
3182 3181 3179
3184 658 360
3186 3184 1107
3188 3185 1106
3190 3189 3187
3192 656 360
3194 3192 1099
3196 3193 1098
3198 3197 3195
3200 654 360
3202 3200 1091
3204 3201 1090
3206 3205 3203
3208 652 360
3210 3208 1083
3212 3209 1082
3214 3213 3211
3216 650 360
3218 3216 1075
3220 3217 1074
3222 3221 3219
3224 648 360
3226 3224 1067
3228 3225 1066
3230 3229 3227
3232 646 360
3234 3232 1059
3236 3233 1058
3238 3237 3235
3240 644 360
3242 3240 1051
3244 3241 1050
3246 3245 3243
3248 640 360
3250 3248 1035
3252 3249 1034
3254 3253 3251
3256 642 360
3258 3256 1043
3260 3257 1042
3262 3261 3259
3264 3262 3254
3266 3264 3246
3268 3266 3238
3270 3268 3230
3272 3270 3222
3274 3272 3214
3276 3274 3206
3278 3276 3198
3280 3278 3190
3282 3280 3182
3284 3282 3174
3286 3284 3166
3288 3286 3158
3290 3288 3150
3292 3290 3142
3294 3292 3134
3296 3294 3126
3298 3296 3118
3300 3298 3110
3302 3300 3102
3304 3302 3094
3306 3304 3086
3308 3306 3078
3310 3308 3070
3312 3310 3062
3314 3312 3054
3316 3314 3046
3318 3316 3038
3320 3318 3030
3322 3320 3022
3324 3322 3014
3326 3324 3006
3328 3326 2117
3330 3329 2416
3332 3330 1500
3334 2416 263
3336 3334 1500
3338 2387 2384
3340 3338 2382
3342 3340 2381
3344 3342 2044
3346 3326 2116
3348 3347 3344
3350 3348 1500
3352 3344 262
3354 3352 1500
3356 2386 2385
3358 3356 2382
3360 3358 2381
3362 1496 338
3364 3362 341
3366 3364 3360
3368 2402 2382
3370 3368 2381
3372 1610 338
3374 3372 341
3376 3374 3370
3378 2390 2380
3380 2394 338
3382 3380 341
3384 3382 3378
3386 3385 3377
3388 3386 3367
3390 3388 2385
3392 3391 3355
3394 3392 3351
3396 3395 3337
3398 3397 3333
3400 3398 2411
3402 3356 2383
3404 3402 2381
3406 3404 1502
3408 3406 1602
3410 3409 3401
3412 3338 2383
3414 3412 2381
3416 3414 1592
3418 3417 3411
3420 3419 2401
3422 3412 2380
3424 864 340
3426 3424 3422
3428 3427 2387
3430 3428 3388
3432 3430 3351
3434 2416 1500
3436 3435 3432
3438 3437 2409
3440 3439 3417
3442 3388 2382
3444 3344 1500
3446 3445 3442
3448 3446 3333
3450 3449 2409
3452 3427 2380
3454 3452 3388
3456 3455 3445
3458 3456 3333
3460 1614 114
3462 3248 1615
3464 3463 3461
3466 1614 116
3468 3256 1615
3470 3469 3467
3472 1614 118
3474 3240 1615
3476 3475 3473
3478 1614 120
3480 3232 1615
3482 3481 3479
3484 1614 122
3486 3224 1615
3488 3487 3485
3490 1614 124
3492 3216 1615
3494 3493 3491
3496 1614 126
3498 3208 1615
3500 3499 3497
3502 1614 128
3504 3200 1615
3506 3505 3503
3508 1614 130
3510 3192 1615
3512 3511 3509
3514 1614 132
3516 3184 1615
3518 3517 3515
3520 1614 134
3522 3176 1615
3524 3523 3521
3526 1614 136
3528 3168 1615
3530 3529 3527
3532 1614 138
3534 3160 1615
3536 3535 3533
3538 1614 140
3540 3152 1615
3542 3541 3539
3544 1614 142
3546 3144 1615
3548 3547 3545
3550 1614 144
3552 3136 1615
3554 3553 3551
3556 1614 146
3558 3128 1615
3560 3559 3557
3562 1614 148
3564 3120 1615
3566 3565 3563
3568 1614 150
3570 3112 1615
3572 3571 3569
3574 1614 152
3576 3104 1615
3578 3577 3575
3580 1614 154
3582 3096 1615
3584 3583 3581
3586 1614 156
3588 3088 1615
3590 3589 3587
3592 1614 158
3594 3080 1615
3596 3595 3593
3598 1614 160
3600 3072 1615
3602 3601 3599
3604 1614 162
3606 3064 1615
3608 3607 3605
3610 1614 164
3612 3056 1615
3614 3613 3611
3616 1614 166
3618 3048 1615
3620 3619 3617
3622 1614 168
3624 3040 1615
3626 3625 3623
3628 1614 170
3630 3032 1615
3632 3631 3629
3634 1614 172
3636 3024 1615
3638 3637 3635
3640 1614 174
3642 3016 1615
3644 3643 3641
3646 1614 176
3648 3008 1615
3650 3649 3647
3652 966 264
3654 2976 967
3656 3655 3653
3658 966 266
3660 2984 967
3662 3661 3659
3664 966 268
3666 2968 967
3668 3667 3665
3670 966 270
3672 2960 967
3674 3673 3671
3676 966 272
3678 2952 967
3680 3679 3677
3682 966 274
3684 2944 967
3686 3685 3683
3688 966 276
3690 2936 967
3692 3691 3689
3694 966 278
3696 2928 967
3698 3697 3695
3700 966 210
3702 2750 967
3704 3703 3701
3706 966 212
3708 2760 967
3710 3709 3707
3712 966 214
3714 2740 967
3716 3715 3713
3718 966 216
3720 2730 967
3722 3721 3719
3724 966 218
3726 2720 967
3728 3727 3725
3730 966 220
3732 2710 967
3734 3733 3731
3736 966 222
3738 2700 967
3740 3739 3737
3742 966 224
3744 2690 967
3746 3745 3743
3748 2407 845
3750 844 842
3752 3751 847
3754 3752 2407
3756 3750 848
3758 3751 849
3760 3759 3757
3762 3760 2407
3764 3756 853
3766 3757 852
3768 3767 3765
3770 3769 2407
3772 1808 6
3774 3772 9
3776 3774 11
3778 3776 13
3780 3778 15
3782 3780 17
3784 3782 882
3786 3784 18
3788 3785 2134
3790 3789 3787
3792 3784 20
3794 3785 2114
3796 3795 3793
3798 3784 22
3800 3785 2132
3802 3801 3799
3804 3784 24
3806 3785 2128
3808 3807 3805
3810 3784 26
3812 3785 2112
3814 3813 3811
3816 3784 28
3818 3785 2126
3820 3819 3817
3822 3784 30
3824 3785 2120
3826 3825 3823
3828 3784 32
3830 3785 2118
3832 3831 3829
3834 966 98
3836 2528 967
3838 3837 3835
3840 966 100
3842 2536 967
3844 3843 3841
3846 966 102
3848 2520 967
3850 3849 3847
3852 966 104
3854 2512 967
3856 3855 3853
3858 966 106
3860 2504 967
3862 3861 3859
3864 966 108
3866 2496 967
3868 3867 3865
3870 966 110
3872 2488 967
3874 3873 3871
3876 966 112
3878 2480 967
3880 3879 3877
3882 1288 6
3884 3882 9
3886 3884 11
3888 3886 13
3890 3888 15
3892 3890 17
3894 3892 882
3896 3894 18
3898 3895 2748
3900 3899 3897
3902 3894 20
3904 3895 2758
3906 3905 3903
3908 3894 22
3910 3895 2738
3912 3911 3909
3914 3894 24
3916 3895 2728
3918 3917 3915
3920 3894 26
3922 3895 2718
3924 3923 3921
3926 3894 28
3928 3895 2708
3930 3929 3927
3932 3894 30
3934 3895 2698
3936 3935 3933
3938 3894 32
3940 3895 2688
3942 3941 3939
3944 3894 2748
3946 3895 2832
3948 3947 3945
3950 3894 2758
3952 3895 2840
3954 3953 3951
3956 3894 2738
3958 3895 2824
3960 3959 3957
3962 3894 2728
3964 3895 2816
3966 3965 3963
3968 3894 2718
3970 3895 2808
3972 3971 3969
3974 3894 2708
3976 3895 2800
3978 3977 3975
3980 3894 2698
3982 3895 2792
3984 3983 3981
3986 3894 2688
3988 3895 2784
3990 3989 3987
3992 1822 18
3994 1824 1823
3996 3995 3993
3998 1822 20
4000 1834 1823
4002 4001 3999
4004 1822 22
4006 1844 1823
4008 4007 4005
4010 1822 24
4012 1854 1823
4014 4013 4011
4016 1822 26
4018 1864 1823
4020 4019 4017
4022 1822 28
4024 1874 1823
4026 4025 4023
4028 1822 30
4030 1884 1823
4032 4031 4029
4034 1822 32
4036 1894 1823
4038 4037 4035
4040 1918 18
4042 1920 1919
4044 4043 4041
4046 1918 20
4048 1930 1919
4050 4049 4047
4052 1918 22
4054 1940 1919
4056 4055 4053
4058 1918 24
4060 1950 1919
4062 4061 4059
4064 1918 26
4066 1960 1919
4068 4067 4065
4070 1918 28
4072 1970 1919
4074 4073 4071
4076 1918 30
4078 1980 1919
4080 4079 4077
4082 1918 32
4084 1990 1919
4086 4085 4083
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 fair_cnt<3>_out
l193 state_regCommand_abs<0>_out
l194 state_regCommand_abs<1>_out
l195 state_regCommand_abs<2>_out
l196 state_regCommand_abs<3>_out
l197 state_regCommand_abs<4>_out
l198 state_regCommand_abs<5>_out
l199 state_regCommand_abs<6>_out
l200 state_regCommand_abs<7>_out
l201 state_os_lba1_abs<0>_out
l202 state_os_lba1_abs<1>_out
l203 state_os_lba1_abs<2>_out
l204 state_os_lba1_abs<3>_out
l205 state_os_lba1_abs<4>_out
l206 state_os_lba1_abs<5>_out
l207 state_os_lba1_abs<6>_out
l208 state_os_lba1_abs<7>_out
l209 state_regLBAHigh0_abs<0>_out
l210 state_regLBAHigh0_abs<1>_out
l211 state_regLBAHigh0_abs<2>_out
l212 state_regLBAHigh0_abs<3>_out
l213 state_regLBAHigh0_abs<4>_out
l214 state_regLBAHigh0_abs<5>_out
l215 state_regLBAHigh0_abs<6>_out
l216 state_regLBAHigh0_abs<7>_out
l217 state_regLBAHigh1_abs<0>_out
l218 state_regLBAHigh1_abs<1>_out
l219 state_regLBAHigh1_abs<2>_out
l220 state_regLBAHigh1_abs<3>_out
l221 state_regLBAHigh1_abs<4>_out
l222 state_regLBAHigh1_abs<5>_out
l223 state_regLBAHigh1_abs<6>_out
l224 state_regLBAHigh1_abs<7>_out
l225 state_regLBALow0_abs<0>_out
l226 state_regLBALow0_abs<1>_out
l227 state_regLBALow0_abs<2>_out
l228 state_regLBALow0_abs<3>_out
l229 state_regLBALow0_abs<4>_out
l230 state_regLBALow0_abs<5>_out
l231 state_regLBALow0_abs<6>_out
l232 state_regLBALow0_abs<7>_out
l233 state_regLBAMid0_abs<0>_out
l234 state_regLBAMid0_abs<1>_out
l235 state_regLBAMid0_abs<2>_out
l236 state_regLBAMid0_abs<3>_out
l237 state_regLBAMid0_abs<4>_out
l238 state_regLBAMid0_abs<5>_out
l239 state_regLBAMid0_abs<6>_out
l240 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:20 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b9.v   ---gives--> driver_b9.mv
> abc -c "read_blif_mv driver_b9.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_b9y.aig"   ---gives--> driver_b9y.aig
> aigtoaig driver_b9y.aig driver_b9y.aag   ---gives--> driver_b9y.aag (this file)
Content of driver_b9.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 9) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
