============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Thu Jul  4 20:36:35 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_h.v
RUN-1001 : Project manager successfully analyzed 32 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 49959059587072"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 8155/19 useful/useless nets, 5801/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 7976/8 useful/useless nets, 6070/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 7960/16 useful/useless nets, 6058/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 7812/15 useful/useless nets, 5910/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 8122/2 useful/useless nets, 6221/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 28900, tnet num: 8122, tinst num: 6220, tnode num: 36745, tedge num: 49403.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8122 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.456414s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (75.1%)

RUN-1004 : used memory is 203 MB, reserved memory is 171 MB, peak memory is 250 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.518967s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (64.5%)

RUN-1004 : used memory is 203 MB, reserved memory is 171 MB, peak memory is 250 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_h/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_h/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5705 instances
RUN-0007 : 1947 luts, 2427 seqs, 800 mslices, 435 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 7606 nets
RUN-1001 : 5408 nets have 2 pins
RUN-1001 : 1598 nets have [3 - 5] pins
RUN-1001 : 380 nets have [6 - 10] pins
RUN-1001 : 165 nets have [11 - 20] pins
RUN-1001 : 42 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |    1790     
RUN-1001 :   No   |  Yes  |  No   |     64      
RUN-1001 :   Yes  |  No   |  No   |     19      
RUN-1001 :   Yes  |  No   |  Yes  |     431     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  22   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 44
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5703 instances, 1947 luts, 2427 seqs, 1235 slices, 288 macros(1235 instances: 800 mslices 435 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 1495 pins
PHY-0007 : Cell area utilization is 22%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27778, tnet num: 7604, tinst num: 5703, tnode num: 35524, tedge num: 48289.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.748443s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (87.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.79918e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5703.
PHY-3001 : End clustering;  0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.1234e+06, overlap = 39.25
PHY-3002 : Step(2): len = 928491, overlap = 34
PHY-3002 : Step(3): len = 568145, overlap = 53
PHY-3002 : Step(4): len = 487783, overlap = 69.5312
PHY-3002 : Step(5): len = 395031, overlap = 102.969
PHY-3002 : Step(6): len = 346439, overlap = 109.938
PHY-3002 : Step(7): len = 305575, overlap = 124.625
PHY-3002 : Step(8): len = 276756, overlap = 137.812
PHY-3002 : Step(9): len = 249142, overlap = 142.625
PHY-3002 : Step(10): len = 229799, overlap = 148.219
PHY-3002 : Step(11): len = 215778, overlap = 161.688
PHY-3002 : Step(12): len = 200830, overlap = 179.906
PHY-3002 : Step(13): len = 188422, overlap = 195.531
PHY-3002 : Step(14): len = 178765, overlap = 200.25
PHY-3002 : Step(15): len = 168928, overlap = 202.844
PHY-3002 : Step(16): len = 160362, overlap = 221.906
PHY-3002 : Step(17): len = 153762, overlap = 231.562
PHY-3002 : Step(18): len = 146877, overlap = 249.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1159e-05
PHY-3002 : Step(19): len = 149491, overlap = 219.438
PHY-3002 : Step(20): len = 154367, overlap = 210.812
PHY-3002 : Step(21): len = 164080, overlap = 156.5
PHY-3002 : Step(22): len = 166953, overlap = 141.719
PHY-3002 : Step(23): len = 169788, overlap = 115.688
PHY-3002 : Step(24): len = 168960, overlap = 112.844
PHY-3002 : Step(25): len = 163327, overlap = 110.969
PHY-3002 : Step(26): len = 160105, overlap = 112.5
PHY-3002 : Step(27): len = 154774, overlap = 110.719
PHY-3002 : Step(28): len = 149611, overlap = 119.5
PHY-3002 : Step(29): len = 148608, overlap = 121.031
PHY-3002 : Step(30): len = 146320, overlap = 124.062
PHY-3002 : Step(31): len = 145428, overlap = 125.5
PHY-3002 : Step(32): len = 142530, overlap = 138.469
PHY-3002 : Step(33): len = 140168, overlap = 140.562
PHY-3002 : Step(34): len = 139933, overlap = 140.844
PHY-3002 : Step(35): len = 138528, overlap = 145.656
PHY-3002 : Step(36): len = 138018, overlap = 150.344
PHY-3002 : Step(37): len = 136422, overlap = 160.188
PHY-3002 : Step(38): len = 136687, overlap = 162.906
PHY-3002 : Step(39): len = 134518, overlap = 158.562
PHY-3002 : Step(40): len = 134145, overlap = 155.062
PHY-3002 : Step(41): len = 132403, overlap = 156.062
PHY-3002 : Step(42): len = 130812, overlap = 159.688
PHY-3002 : Step(43): len = 129764, overlap = 155.625
PHY-3002 : Step(44): len = 128370, overlap = 161.562
PHY-3002 : Step(45): len = 127751, overlap = 163.281
PHY-3002 : Step(46): len = 125291, overlap = 154.281
PHY-3002 : Step(47): len = 123910, overlap = 152.75
PHY-3002 : Step(48): len = 123879, overlap = 149.562
PHY-3002 : Step(49): len = 123378, overlap = 145.531
PHY-3002 : Step(50): len = 122940, overlap = 145.656
PHY-3002 : Step(51): len = 122777, overlap = 147.375
PHY-3002 : Step(52): len = 121756, overlap = 148.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.2318e-05
PHY-3002 : Step(53): len = 122509, overlap = 148.875
PHY-3002 : Step(54): len = 122816, overlap = 152.625
PHY-3002 : Step(55): len = 123302, overlap = 150.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.46359e-05
PHY-3002 : Step(56): len = 124251, overlap = 147.562
PHY-3002 : Step(57): len = 124362, overlap = 146.938
PHY-3002 : Step(58): len = 126513, overlap = 144.719
PHY-3002 : Step(59): len = 126937, overlap = 150.719
PHY-3002 : Step(60): len = 127169, overlap = 145.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.142615s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (76.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.23391e-06
PHY-3002 : Step(61): len = 144807, overlap = 229.094
PHY-3002 : Step(62): len = 145228, overlap = 231.781
PHY-3002 : Step(63): len = 139133, overlap = 247.656
PHY-3002 : Step(64): len = 139393, overlap = 248.844
PHY-3002 : Step(65): len = 135773, overlap = 253.031
PHY-3002 : Step(66): len = 135496, overlap = 254.094
PHY-3002 : Step(67): len = 134620, overlap = 257.719
PHY-3002 : Step(68): len = 132834, overlap = 266.625
PHY-3002 : Step(69): len = 132838, overlap = 265
PHY-3002 : Step(70): len = 131068, overlap = 268.75
PHY-3002 : Step(71): len = 130724, overlap = 266.344
PHY-3002 : Step(72): len = 129901, overlap = 267.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.46781e-06
PHY-3002 : Step(73): len = 129288, overlap = 263.906
PHY-3002 : Step(74): len = 129344, overlap = 261.531
PHY-3002 : Step(75): len = 129344, overlap = 261.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.93562e-06
PHY-3002 : Step(76): len = 135034, overlap = 252.125
PHY-3002 : Step(77): len = 135420, overlap = 252.031
PHY-3002 : Step(78): len = 136408, overlap = 248.219
PHY-3002 : Step(79): len = 136860, overlap = 248.875
PHY-3002 : Step(80): len = 137188, overlap = 247
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.78712e-05
PHY-3002 : Step(81): len = 139211, overlap = 237.219
PHY-3002 : Step(82): len = 139549, overlap = 236.094
PHY-3002 : Step(83): len = 148196, overlap = 173.531
PHY-3002 : Step(84): len = 146230, overlap = 180.281
PHY-3002 : Step(85): len = 146230, overlap = 180.281
PHY-3002 : Step(86): len = 145164, overlap = 181.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.57425e-05
PHY-3002 : Step(87): len = 149173, overlap = 182.562
PHY-3002 : Step(88): len = 149659, overlap = 181.969
PHY-3002 : Step(89): len = 151432, overlap = 178.531
PHY-3002 : Step(90): len = 151794, overlap = 176.906
PHY-3002 : Step(91): len = 155854, overlap = 136.906
PHY-3002 : Step(92): len = 155071, overlap = 136.656
PHY-3002 : Step(93): len = 155027, overlap = 136.469
PHY-3002 : Step(94): len = 153554, overlap = 135.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.1485e-05
PHY-3002 : Step(95): len = 153826, overlap = 136.062
PHY-3002 : Step(96): len = 153826, overlap = 136.062
PHY-3002 : Step(97): len = 154299, overlap = 136.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00014297
PHY-3002 : Step(98): len = 159566, overlap = 121.406
PHY-3002 : Step(99): len = 159566, overlap = 121.406
PHY-3002 : Step(100): len = 159216, overlap = 119.031
PHY-3002 : Step(101): len = 159216, overlap = 119.031
PHY-3002 : Step(102): len = 159163, overlap = 120.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00028594
PHY-3002 : Step(103): len = 163521, overlap = 108.094
PHY-3002 : Step(104): len = 163728, overlap = 108.688
PHY-3002 : Step(105): len = 164243, overlap = 105.844
PHY-3002 : Step(106): len = 164449, overlap = 105.125
PHY-3002 : Step(107): len = 164613, overlap = 104.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00057188
PHY-3002 : Step(108): len = 165317, overlap = 108.031
PHY-3002 : Step(109): len = 165400, overlap = 108.094
PHY-3002 : Step(110): len = 165977, overlap = 101.094
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.149618s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (83.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.3979e-05
PHY-3002 : Step(111): len = 168890, overlap = 262.531
PHY-3002 : Step(112): len = 169280, overlap = 261.844
PHY-3002 : Step(113): len = 167658, overlap = 252.719
PHY-3002 : Step(114): len = 167499, overlap = 253.188
PHY-3002 : Step(115): len = 166693, overlap = 253.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.7958e-05
PHY-3002 : Step(116): len = 167634, overlap = 241.688
PHY-3002 : Step(117): len = 167917, overlap = 240.656
PHY-3002 : Step(118): len = 170046, overlap = 218.719
PHY-3002 : Step(119): len = 171513, overlap = 202.812
PHY-3002 : Step(120): len = 169224, overlap = 199.25
PHY-3002 : Step(121): len = 168842, overlap = 198.719
PHY-3002 : Step(122): len = 168842, overlap = 198.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.59159e-05
PHY-3002 : Step(123): len = 171422, overlap = 191.406
PHY-3002 : Step(124): len = 171640, overlap = 191.781
PHY-3002 : Step(125): len = 173846, overlap = 163.719
PHY-3002 : Step(126): len = 174334, overlap = 162.625
PHY-3002 : Step(127): len = 174315, overlap = 144.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000191832
PHY-3002 : Step(128): len = 175073, overlap = 140.281
PHY-3002 : Step(129): len = 175526, overlap = 136.781
PHY-3002 : Step(130): len = 175835, overlap = 134.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000383664
PHY-3002 : Step(131): len = 176700, overlap = 130.938
PHY-3002 : Step(132): len = 177010, overlap = 129.219
PHY-3002 : Step(133): len = 179631, overlap = 126.125
PHY-3002 : Step(134): len = 180732, overlap = 125.25
PHY-3002 : Step(135): len = 181207, overlap = 119
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000767327
PHY-3002 : Step(136): len = 181349, overlap = 118.438
PHY-3002 : Step(137): len = 181349, overlap = 118.438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00150541
PHY-3002 : Step(138): len = 182605, overlap = 109.688
PHY-3002 : Step(139): len = 183795, overlap = 107.688
PHY-3002 : Step(140): len = 185905, overlap = 98.0938
PHY-3002 : Step(141): len = 186167, overlap = 99.6875
PHY-3002 : Step(142): len = 185776, overlap = 96.5312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00301083
PHY-3002 : Step(143): len = 186086, overlap = 96.5625
PHY-3002 : Step(144): len = 186112, overlap = 97.0312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00602165
PHY-3002 : Step(145): len = 186341, overlap = 96.3125
PHY-3002 : Step(146): len = 186500, overlap = 96.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27778, tnet num: 7604, tinst num: 5703, tnode num: 35524, tedge num: 48289.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 326.72 peak overflow 4.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7606.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 215376, over cnt = 989(2%), over = 3676, worst = 25
PHY-1001 : End global iterations;  0.385274s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (48.7%)

PHY-1001 : Congestion index: top1 = 55.37, top5 = 42.38, top10 = 35.57, top15 = 31.17.
PHY-1001 : End incremental global routing;  0.519772s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (57.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.209612s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (82.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.859816s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (65.4%)

OPT-1001 : Current memory(MB): used = 306, reserve = 273, peak = 306.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5987/7606.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 215376, over cnt = 989(2%), over = 3676, worst = 25
PHY-1002 : len = 234720, over cnt = 619(1%), over = 1677, worst = 25
PHY-1002 : len = 250280, over cnt = 282(0%), over = 549, worst = 12
PHY-1002 : len = 255912, over cnt = 70(0%), over = 126, worst = 12
PHY-1002 : len = 257264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.582359s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (64.4%)

PHY-1001 : Congestion index: top1 = 46.75, top5 = 39.23, top10 = 35.02, top15 = 31.76.
OPT-1001 : End congestion update;  0.709600s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (66.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.148150s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (84.4%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.857965s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (69.2%)

OPT-1001 : Current memory(MB): used = 312, reserve = 278, peak = 312.
OPT-1001 : End physical optimization;  2.613456s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (71.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1947 LUT to BLE ...
SYN-4008 : Packed 1947 LUT and 1197 SEQ to BLE.
SYN-4003 : Packing 1230 remaining SEQ's ...
SYN-4005 : Packed 645 SEQ with LUT/SLICE
SYN-4006 : 360 single LUT's are left
SYN-4006 : 585 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2532/4023 primitive instances ...
PHY-3001 : End packing;  0.279739s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (83.8%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2692 instances
RUN-1001 : 1298 mslices, 1298 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 6508 nets
RUN-1001 : 4337 nets have 2 pins
RUN-1001 : 1556 nets have [3 - 5] pins
RUN-1001 : 400 nets have [6 - 10] pins
RUN-1001 : 159 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 2690 instances, 2596 slices, 288 macros(1235 instances: 800 mslices 435 lslices)
PHY-3001 : Cell area utilization is 32%
PHY-3001 : After packing: Len = 188798, Over = 143.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23460, tnet num: 6506, tinst num: 2690, tnode num: 28910, tedge num: 43222.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.919252s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (83.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.58111e-05
PHY-3002 : Step(147): len = 184773, overlap = 145.25
PHY-3002 : Step(148): len = 183122, overlap = 149.75
PHY-3002 : Step(149): len = 179126, overlap = 164
PHY-3002 : Step(150): len = 176258, overlap = 172.5
PHY-3002 : Step(151): len = 174281, overlap = 176.25
PHY-3002 : Step(152): len = 172911, overlap = 175
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.16222e-05
PHY-3002 : Step(153): len = 174436, overlap = 168.75
PHY-3002 : Step(154): len = 175122, overlap = 166.5
PHY-3002 : Step(155): len = 177758, overlap = 157
PHY-3002 : Step(156): len = 179198, overlap = 152.25
PHY-3002 : Step(157): len = 179879, overlap = 148
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103244
PHY-3002 : Step(158): len = 183317, overlap = 139.75
PHY-3002 : Step(159): len = 184683, overlap = 137.5
PHY-3002 : Step(160): len = 188179, overlap = 130.75
PHY-3002 : Step(161): len = 189861, overlap = 125.25
PHY-3002 : Step(162): len = 190803, overlap = 120.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.840795s wall, 0.031250s user + 0.140625s system = 0.171875s CPU (20.4%)

PHY-3001 : Trial Legalized: Len = 232149
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.130872s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000146816
PHY-3002 : Step(163): len = 218352, overlap = 14
PHY-3002 : Step(164): len = 208807, overlap = 31
PHY-3002 : Step(165): len = 205342, overlap = 37.5
PHY-3002 : Step(166): len = 203856, overlap = 39.75
PHY-3002 : Step(167): len = 202659, overlap = 42.5
PHY-3002 : Step(168): len = 201846, overlap = 44.5
PHY-3002 : Step(169): len = 201588, overlap = 45
PHY-3002 : Step(170): len = 201174, overlap = 45
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000293633
PHY-3002 : Step(171): len = 202686, overlap = 45.5
PHY-3002 : Step(172): len = 203287, overlap = 43
PHY-3002 : Step(173): len = 204814, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000587265
PHY-3002 : Step(174): len = 207008, overlap = 40.5
PHY-3002 : Step(175): len = 207745, overlap = 40.25
PHY-3002 : Step(176): len = 208439, overlap = 39.5
PHY-3002 : Step(177): len = 208781, overlap = 41
PHY-3002 : Step(178): len = 209322, overlap = 40.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 219619, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 54 instances has been re-located, deltaX = 8, deltaY = 40, maxDist = 2.
PHY-3001 : Final: Len = 220541, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23460, tnet num: 6506, tinst num: 2691, tnode num: 28910, tedge num: 43222.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 184/6508.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 259792, over cnt = 780(2%), over = 1278, worst = 7
PHY-1002 : len = 264656, over cnt = 461(1%), over = 673, worst = 7
PHY-1002 : len = 269888, over cnt = 182(0%), over = 245, worst = 6
PHY-1002 : len = 273008, over cnt = 22(0%), over = 27, worst = 3
PHY-1002 : len = 273384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.821512s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (51.4%)

PHY-1001 : Congestion index: top1 = 40.91, top5 = 34.96, top10 = 31.37, top15 = 28.97.
PHY-1001 : End incremental global routing;  0.977803s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (59.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.185394s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (84.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.285968s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (65.6%)

OPT-1001 : Current memory(MB): used = 319, reserve = 286, peak = 319.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5728/6508.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 273384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048100s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.5%)

PHY-1001 : Congestion index: top1 = 40.91, top5 = 34.96, top10 = 31.37, top15 = 28.97.
OPT-1001 : End congestion update;  0.211304s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (73.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173209s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (108.3%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.384760s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (89.3%)

OPT-1001 : Current memory(MB): used = 320, reserve = 288, peak = 320.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.154228s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5728/6508.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 273384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034797s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (44.9%)

PHY-1001 : Congestion index: top1 = 40.91, top5 = 34.96, top10 = 31.37, top15 = 28.97.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.147841s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (74.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 40.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.111782s wall, 2.328125s user + 0.015625s system = 2.343750s CPU (75.3%)

RUN-1003 : finish command "place" in  17.737745s wall, 9.984375s user + 2.843750s system = 12.828125s CPU (72.3%)

RUN-1004 : used memory is 303 MB, reserved memory is 270 MB, peak memory is 321 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2693 instances
RUN-1001 : 1298 mslices, 1298 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 6508 nets
RUN-1001 : 4337 nets have 2 pins
RUN-1001 : 1556 nets have [3 - 5] pins
RUN-1001 : 400 nets have [6 - 10] pins
RUN-1001 : 159 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23460, tnet num: 6506, tinst num: 2691, tnode num: 28910, tedge num: 43222.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1298 mslices, 1298 lslices, 71 pads, 16 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 258704, over cnt = 787(2%), over = 1295, worst = 7
PHY-1002 : len = 264200, over cnt = 439(1%), over = 594, worst = 5
PHY-1002 : len = 267472, over cnt = 241(0%), over = 328, worst = 5
PHY-1002 : len = 272232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.775097s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (48.4%)

PHY-1001 : Congestion index: top1 = 40.99, top5 = 34.72, top10 = 31.17, top15 = 28.84.
PHY-1001 : End global routing;  0.925382s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (52.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 351, reserve = 319, peak = 355.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 604, reserve = 576, peak = 604.
PHY-1001 : End build detailed router design. 4.093502s wall, 2.906250s user + 0.078125s system = 2.984375s CPU (72.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89216, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 3.925603s wall, 3.296875s user + 0.015625s system = 3.312500s CPU (84.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 89216, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.505492s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (83.5%)

PHY-1001 : Current memory(MB): used = 637, reserve = 610, peak = 637.
PHY-1001 : End phase 1; 4.441784s wall, 3.734375s user + 0.015625s system = 3.750000s CPU (84.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 719520, over cnt = 152(0%), over = 152, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 639, reserve = 612, peak = 639.
PHY-1001 : End initial routed; 8.939621s wall, 6.140625s user + 0.031250s system = 6.171875s CPU (69.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5547(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.175752s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (65.1%)

PHY-1001 : Current memory(MB): used = 647, reserve = 620, peak = 647.
PHY-1001 : End phase 2; 10.115543s wall, 6.906250s user + 0.031250s system = 6.937500s CPU (68.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 719520, over cnt = 152(0%), over = 152, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.028627s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 717728, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.163595s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (66.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 717600, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.093939s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 717552, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.054939s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5547(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.274582s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (72.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 32 feed throughs used by 29 nets
PHY-1001 : End commit to database; 0.787998s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (59.5%)

PHY-1001 : Current memory(MB): used = 678, reserve = 653, peak = 678.
PHY-1001 : End phase 3; 2.640772s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (67.5%)

PHY-1003 : Routed, final wirelength = 717552
PHY-1001 : Current memory(MB): used = 680, reserve = 654, peak = 680.
PHY-1001 : End export database. 0.022796s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.5%)

PHY-1001 : End detail routing;  21.605027s wall, 15.625000s user + 0.140625s system = 15.765625s CPU (73.0%)

RUN-1003 : finish command "route" in  23.679696s wall, 16.984375s user + 0.156250s system = 17.140625s CPU (72.4%)

RUN-1004 : used memory is 617 MB, reserved memory is 591 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     4485   out of  19600   22.88%
#reg                     2442   out of  19600   12.46%
#le                      5070
  #lut only              2628   out of   5070   51.83%
  #reg only               585   out of   5070   11.54%
  #lut&reg               1857   out of   5070   36.63%
#dsp                        0   out of     29    0.00%
#bram                      14   out of     64   21.88%
  #bram9k                  14
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                      Fanout
#1        u_hdmi_top/debayer_h/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                  841
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                  176
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                  159
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                            83
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_hdmi_top/debayer_h/t1_g1_b[2]_syn_7.q0    61
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                            53
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                  37
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                  24
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                  0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |5070   |3250    |1235    |2446    |16      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |583    |370     |100     |338     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |218    |158     |40      |84      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |42     |42      |0       |16      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |160    |115     |40      |52      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |16     |1       |0       |16      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |365    |212     |60      |254     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |123    |84      |18      |94      |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |5      |0       |0       |5       |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |32      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |27      |0       |37      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |155    |67      |18      |129     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |0       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |40     |28      |0       |40      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |3406   |2143    |918     |1506    |12      |0       |
|    debayer_h                       |isp_demosaic                               |2901   |1764    |803     |1300    |12      |0       |
|      linebuffer                    |shift_register                             |53     |35      |16      |13      |12      |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[4]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[5]$u_ram       |simple_dp_ram                              |8      |8       |0       |0       |2       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |357    |292     |54      |179     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |357    |292     |54      |179     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |112    |94      |18      |44      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |98     |80      |18      |52      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |102    |84      |18      |38      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |16     |12      |0       |16      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |6      |3       |0       |6       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |14     |10      |0       |14      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |9      |9       |0       |9       |0       |0       |
|    u_video_driver                  |video_driver                               |148    |87      |61      |27      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |367    |278     |49      |219     |0       |0       |
|    u_sd_init                       |sd_init                                    |210    |154     |32      |112     |0       |0       |
|    u_sd_read                       |sd_read                                    |157    |124     |17      |107     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |342    |233     |97      |158     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |368    |222     |71      |219     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |368    |222     |71      |219     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |142    |77      |0       |125     |0       |0       |
|        reg_inst                    |register                                   |140    |75      |0       |123     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |226    |145     |71      |94      |0       |0       |
|        bus_inst                    |bus_top                                    |22     |16      |6       |13      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |16     |10      |6       |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |116    |83      |33      |49      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4324  
    #2          2       1034  
    #3          3       267   
    #4          4       255   
    #5        5-10      450   
    #6        11-50     146   
    #7       51-100      4    
    #8       101-500     4    
    #9        >500       1    
  Average     2.39            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_pr.db" in  1.009064s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (123.9%)

RUN-1004 : used memory is 617 MB, reserved memory is 593 MB, peak memory is 680 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23460, tnet num: 6506, tinst num: 2691, tnode num: 28910, tedge num: 43222.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 6506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_h/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 0ede4ca29d746be7116faaf597415356a32fdcb83b7a1f12fba36f9bc997c572 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2691
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6508, pip num: 52588
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 32
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2161 valid insts, and 161558 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110011110101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  5.004043s wall, 19.453125s user + 0.437500s system = 19.890625s CPU (397.5%)

RUN-1004 : used memory is 666 MB, reserved memory is 646 MB, peak memory is 829 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240704_203635.log"
