<!DOCTYPE html>
<html>
<head>
	<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1">










<title>Publications</title>

<meta name="generator" content="Hugo 0.62.0" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/owl.carousel.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/bootstrap.min.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/font-awesome.min.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/ionicons.min.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/animate.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/syntax.css" />
<link rel="stylesheet" href="//hsc.ucsc.edu/css/venobox.css" />
<!-- Main Stylesheet -->
<link rel="stylesheet" href="//hsc.ucsc.edu/css/style.css" />



<script src="//hsc.ucsc.edu/js/jquery-1.10.2.min.js"></script>
<script async src="//hsc.ucsc.edu/js/bootstrap.min.js"></script>
<script async src="//hsc.ucsc.edu/js/owl.carousel.min.js"></script>
<script async src="//hsc.ucsc.edu/js/plugins.js"></script>
<script async src="//hsc.ucsc.edu/js/venobox.min.js"></script>
<script async src="//hsc.ucsc.edu/js/main.js"></script>



</head>
<body>

	
<header>
  <div class="container">
    <div class="row">
      <div class="col-md-12">
        
        <nav class="navbar navbar-default">
          <div class="container-fluid">
            
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navigation">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              
            </div>
            

            
            <div class="collapse navbar-collapse" id="navigation">
              <ul class="nav navbar-nav navbar-right">
                <li><a href="//hsc.ucsc.edu/">Home</a></li>
                
                <li><a href="//hsc.ucsc.edu/faculty">Faculty</a></li>
                
                <li><a href="//hsc.ucsc.edu/students">Students</a></li>
                
                <li><a href="//hsc.ucsc.edu/alumni">Alumni</a></li>
                
                <li><a href="//hsc.ucsc.edu/pubs">Publications</a></li>
                
                <li><a href="//hsc.ucsc.edu/sponsors">Sponsors</a></li>
                
              </ul>
            </div>
          </div>
        </nav>
      </div>
    </div>
  </div>
</header>
	
	
		
<section id="global-header" style="background-image: url('//hsc.ucsc.edu/img/trees.jpg');">
    <div class="container">
        <div class="row">
            <div class="col-md-12">
                <div class="block">
                    <h1>Publications</h1>
                    <p></p>
                </div>
            </div>
        </div>
    </div>
</section>

<div class="post">
  
  <section class="section" style="border: 1px dotted #ddd;">
    <div class="container">
      <div class="row">
        <div>
          <div class="block">
						
            <p><h2 id="2019">2019</h2>
<ul>
<li>
<p>Yuanjiang Ni, Jishen Zhao, Heiner Litz, Daniel Bittman, Ethan L. Miller, <strong><a href="https://doi.org/10.1145/3352460.3358326">SSP: Eliminating Redundant Writes in Failure-Atomic NVRAMs via Shadow Sub-Paging.</a></strong> <em>MICRO</em>, 836-848, 2019.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1145/3316781.3317912">SMatch: Structural Matching for Fast Resynthesis in FPGAs.</a></strong> <em>DAC</em>, 75, 2019.</p>
</li>
<li>
<p>Bin Wu, James E. Stine, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2019.8702518">Fast and Area-Efficient SRAM Word-Line Optimization.</a></strong> <em>ISCAS</em>, 1-5, 2019.</p>
</li>
<li>
<p>Grant Ayers, Nayana Prasad Nagendra, David I. August, Hyoun Kyu Cho, Svilen Kanev, Christos Kozyrakis, Trivikram Krishnamurthy, Heiner Litz, Tipp Moseley, Parthasarathy Ranganathan, <strong><a href="https://doi.org/10.1145/3307650.3322234">AsmDB: understanding and mitigating front-end stalls in warehouse-scale computers.</a></strong> <em>ISCA</em>, 462-473, 2019.</p>
</li>
<li>
<p>Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/TCSI.2018.2866224">HCDN: Hybrid-Mode Clock Distribution Networks.</a></strong> <em>IEEE Trans. on Circuits and Systems</em> 66-I(1), 251-262, 2019.</p>
</li>
<li>
<p>Daphne I. Gorman, Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1145/3352460.3358289">EMI Architectural Model and Core Hopping.</a></strong> <em>MICRO</em>, 899-910, 2019.</p>
</li>
</ul>
<h2 id="2018">2018</h2>
<ul>
<li>
<p>Samuel Grossman, Heiner Litz, Christos Kozyrakis, <strong><a href="https://doi.org/10.1145/3178487.3178506">Making pull-based graph processing performant.</a></strong> <em>PPOPP</em>, 246-260, 2018.</p>
</li>
<li>
<p>Riadul Islam, Hany Ahmed Fahmy, Ping-Yao Lin, Matthew R. Guthaus, <strong><a href="http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2837681">DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis.</a></strong> <em>IEEE Trans. VLSI Syst.</em> 26(10), 2108-2117, 2018.</p>
</li>
<li>
<p>Ana Klimovic, Heiner Litz, Christos Kozyrakis, <strong><a href="https://www.usenix.org/conference/atc18/presentation/klimovic-selecta">Selecta: Heterogeneous Cloud Storage Configuration for Data Analytics.</a></strong> <em>USENIX Annual Technical Conference</em>, 759-773, 2018.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Elnaz Ebrahimi 0001, Ehsan K. Ardestani, Alamelu Sankaranarayanan, José Luis Briz, Jose Renau, <strong><a href="http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2831665">GPU NTC Process Variation Compensation With Voltage Stacking.</a></strong> <em>IEEE Trans. VLSI Syst.</em> 26(9), 1713-1726, 2018.</p>
</li>
<li>
<p>Milad Hashemi, Kevin Swersky, Jamie A. Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, Parthasarathy Ranganathan, <strong><a href="http://proceedings.mlr.press/v80/hashemi18a.html">Learning Memory Access Patterns.</a></strong> <em>ICML</em>, 1924-1933, 2018.</p>
</li>
<li>
<p>Chandranil Chakrabortti, Vikas Sinha, Heiner Litz, <strong><a href="https://doi.org/10.1145/3267809.3275453">SSD QoS Improvements through Machine Learning.</a></strong> <em>SoCC</em>, 511, 2018.</p>
</li>
<li>
<p>Milad Hashemi, Kevin Swersky, Jamie A. Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, Parthasarathy Ranganathan, <strong><a href="http://arxiv.org/abs/1803.02329">Learning Memory Access Patterns.</a></strong> <em>CoRR</em> abs/1803.02329, 2018.</p>
</li>
</ul>
<h2 id="2017">2017</h2>
<ul>
<li>
<p>Daphne I. Gorman, Matthew R. Guthaus, Jose Renau, <strong><a href="https://doi.org/10.1145/3123939.3123973">Architectural opportunities for novel dynamic EMI shifting (DEMIS).</a></strong> <em>MICRO</em>, 774-785, 2017.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson, <strong><a href="https://doi.org/10.1109/IPDPS.2017.112">Reducing Pagerank Communication via Propagation Blocking.</a></strong> <em>IPDPS</em>, 820-831, 2017.</p>
</li>
<li>
<p>Elnaz Ebrahimi 0001, Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1109/ISCAS.2017.8050831">Level shifter design for voltage stacking.</a></strong> <em>ISCAS</em>, 1-4, 2017.</p>
</li>
<li>
<p>Rajsaktish Sankaranarayanan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/3060403.3060421">Energy Savings and Performance Improvement in Subthreshold Using Adaptive Body Bias.</a></strong> <em>ACM Great Lakes Symposium on VLSI</em>, 431-434, 2017.</p>
</li>
<li>
<p>Ana Klimovic, Heiner Litz, Christos Kozyrakis, <strong><a href="https://doi.org/10.1145/3037697.3037732">ReFlex: Remote Flash ≈ Local Flash.</a></strong> <em>ASPLOS</em>, 345-359, 2017.</p>
</li>
<li>
<p>Aydin Buluç, Scott Beamer, Kamesh Madduri, Krste Asanovic, David A. Patterson, <strong><a href="http://arxiv.org/abs/1705.04590">Distributed-Memory Breadth-First Search on Massive Graphs.</a></strong> <em>CoRR</em> abs/1705.04590, 2017.</p>
</li>
<li>
<p>Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/TVLSI.2016.2605580">CMCS: Current-Mode Clock Synthesis.</a></strong> <em>IEEE Trans. VLSI Syst.</em> 25(3), 1054-1062, 2017.</p>
</li>
<li>
<p>Haven Skinner, Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1145/3127041.3127060">Liam: an actor based programming model for HDLs.</a></strong> <em>MEMOCODE</em>, 185-188, 2017.</p>
</li>
<li>
<p>Elnaz Ebrahimi 0001, Matthew R. Guthaus, Jose Renau, <strong><a href="https://doi.org/10.1109/ISCAS.2017.8050754">Timing speculative SRAM.</a></strong> <em>ISCAS</em>, 1-4, 2017.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1145/3061639.3062275">LiveSynth: Towards an Interactive Synthesis Flow.</a></strong> <em>DAC</em>, 74:1-74:6, 2017.</p>
</li>
</ul>
<h2 id="2016">2016</h2>
<ul>
<li>
<p>Samira Ataei, James E. Stine, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ICCD.2016.7753333">A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS.</a></strong> <em>ICCD</em>, 499-506, 2016.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1109/HOTCHIPS.2016.7936229">LiveSynth: Towards an interactive synthesis flow.</a></strong> <em>Hot Chips Symposium</em>, 1, 2016.</p>
</li>
<li>
<p>Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1109/IISWC.2016.7581268">Overhead of deoptimization checks in the V8 javascript engine.</a></strong> <em>IISWC</em>, 75-84, 2016.</p>
</li>
<li>
<p>Heiner Litz, Benjamin Braun, David R. Cheriton, <strong><a href="https://doi.org/10.1145/2967938.2967955">EXCITE-VM: Extending the Virtual Memory System to Support Snapshot Isolation Transactions.</a></strong> <em>PACT</em>, 401-412, 2016.</p>
</li>
<li>
<p>Sina Hassani, Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1109/HPCA.2016.7446098">LiveSim: Going live with microarchitecture simulation.</a></strong> <em>HPCA</em>, 606-617, 2016.</p>
</li>
<li>
<p>Elnaz Ebrahimi 0001, Rafael Trapani Possignolo, Jose Renau, <strong><a href="https://doi.org/10.1109/ISCAS.2016.7538879">SRAM voltage stacking.</a></strong> <em>ISCAS</em>, 1634-1637, 2016.</p>
</li>
<li>
<p>Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1109/ISPASS.2016.7482081">Analysis of PARSEC workload scalability.</a></strong> <em>ISPASS</em>, 133-142, 2016.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Rafael Trapani Possignolo, José Luis Briz, Jose Renau, <strong><a href="https://doi.org/10.1145/2835178">Managing Mismatches in Voltage Stacking with CoreUnfolding.</a></strong> <em>TACO</em> 12(4), 43:1-43:26, 2016.</p>
</li>
<li>
<p>Rafael Trapani Possignolo, Elnaz Ebrahimi 0001, Haven Skinner, Jose Renau, <strong><a href="https://doi.org/10.1109/ICCD.2016.7753285">Fluid Pipelines: Elastic circuitry meets Out-of-Order execution.</a></strong> <em>ICCD</em>, 233-240, 2016.</p>
</li>
<li>
<p>Matthew R. Guthaus, James E. Stine, Samira Ataei, Brian Chen, Bin Wu, Mehedi Sarwar, <strong><a href="https://doi.org/10.1145/2966986.2980098">OpenRAM: an open-source memory compiler.</a></strong> <em>ICCAD</em>, 93, 2016.</p>
</li>
</ul>
<h2 id="2015">2015</h2>
<ul>
<li>
<p>Benjamin M. LaCara, Ping-Yao Lin, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2015.7168905">Multi-frequency resonant clocks.</a></strong> <em>ISCAS</em>, 1402-1405, 2015.</p>
</li>
<li>
<p>Madan Das, Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1145/2766451">Section-Based Program Analysis to Reduce Overhead of Detecting Unsynchronized Thread Communication.</a></strong> <em>TACO</em> 12(2), 23:23:1-23:23:26, 2015.</p>
</li>
<li>
<p>Ping-Yao Lin, Hany Ahmed Fahmy, Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2015.7168906">LC resonant clock resource minimization using compensation capacitance.</a></strong> <em>ISCAS</em>, 1406-1409, 2015.</p>
</li>
<li>
<p>Jose Renau, <strong><a href="https://doi.org/10.1109/ISPASS.2015.7095777">Message from the program chair.</a></strong> <em>ISPASS</em>, vii, 2015.</p>
</li>
<li>
<p>Hany Ahmed Fahmy, Ping-Yao Lin, Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2015.7168904">Switched capacitor quasi-adiabatic clocks.</a></strong> <em>ISCAS</em>, 1398-1401, 2015.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson, <strong><a href="https://doi.org/10.1145/2833179.2833187">GAIL: the graph algorithm iron law.</a></strong> <em>IA3@SC</em>, 13:1-13:4, 2015.</p>
</li>
<li>
<p>Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/TCSI.2015.2402938">Low-Power Clock Distribution Using a Current-Pulsed Clocked Flip-Flop.</a></strong> <em>IEEE Trans. on Circuits and Systems</em> 62-I(4), 1156-1164, 2015.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson, <strong><a href="http://arxiv.org/abs/1508.03619">The GAP Benchmark Suite.</a></strong> <em>CoRR</em> abs/1508.03619, 2015.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson, <strong><a href="https://doi.org/10.1109/IISWC.2015.12">Locality Exists in Graph Processing: Workload Characterization on an Ivy Bridge Server.</a></strong> <em>IISWC</em>, 56-65, 2015.</p>
</li>
<li>
<p>Madan Das, Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1145/2688500.2688552">Section based program analysis to reduce overhead of detecting unsynchronized thread communication.</a></strong> <em>PPOPP</em>, 283-284, 2015.</p>
</li>
</ul>
<h2 id="2014">2014</h2>
<ul>
<li>
<p>Jeren Samandari-Rad, Matthew R. Guthaus, Richard Hughey, <strong><a href="https://doi.org/10.1109/ACCESS.2014.2323233">Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield.</a></strong> <em>IEEE Access</em> 2, 577-601, 2014.</p>
</li>
<li>
<p>Heiner Litz, David R. Cheriton, Amin Firoozshahian, Omid Azizi, John P. Stevenson, <strong><a href="https://doi.org/10.1145/2541940.2541952">SI-TM: reducing transactional memory abort rates through snapshot isolation.</a></strong> <em>ASPLOS</em>, 383-398, 2014.</p>
</li>
<li>
<p>Bo Wang, Heiner Litz, David R. Cheriton, <strong><a href="https://doi.org/10.1145/2619228.2619235">HICAMP bitmap: space-efficient updatable bitmap index for in-memory databases.</a></strong> <em>DaMoN</em>, 7:1-7:7, 2014.</p>
</li>
<li>
<p>Riadul Islam, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2014.6865357">Current-mode clock distribution.</a></strong> <em>ISCAS</em>, 1203-1206, 2014.</p>
</li>
<li>
<p>Heiner Litz, Ricardo J. Dias, David R. Cheriton, <strong><a href="https://doi.org/10.1145/2693260">Efficient Correction of Anomalies in Snapshot Isolation Transactions.</a></strong> <em>TACO</em> 11(4), 65:1-65:24, 2014.</p>
</li>
<li>
<p>Amirkoushyar Ziabari, Je-Hyoung Park, Ehsan K. Ardestani, Jose Renau, Sung-Mo Kang, Ali Shakouri, <strong><a href="https://doi.org/10.1109/TVLSI.2013.2293422">Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices.</a></strong> <em>IEEE Trans. VLSI Syst.</em> 22(11), 2366-2379, 2014.</p>
</li>
</ul>
<h2 id="2013">2013</h2>
<ul>
<li>
<p>Scott Beamer, Aydin Buluç, Krste Asanovic, David A. Patterson, <strong><a href="https://doi.org/10.1109/IPDPSW.2013.159">Distributed Memory Breadth-First Search Revisited: Enabling Bottom-Up Search.</a></strong> <em>IPDPS Workshops</em>, 1618-1627, 2013.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Francisco J. Mesa-Martinez, Gabriel Southern, Elnaz Ebrahimi 0001, Jose Renau, <strong><a href="https://doi.org/10.1109/TCAD.2013.2253156">Sampling in Thermal Simulation of Processors: Measurement, Characterization, and Evaluation.</a></strong> <em>IEEE Trans. on CAD of Integrated Circuits and Systems</em> 32(8), 1187-1200, 2013.</p>
</li>
<li>
<p>Matthew R. Guthaus, Gustavo Wilke, Ricardo Reis 0001, <strong><a href="https://doi.org/10.1145/2442087.2442102">Revisiting automated physical synthesis of high-performance clock networks.</a></strong> <em>ACM Trans. Design Autom. Electr. Syst.</em> 18(2), 31:1-31:27, 2013.</p>
</li>
<li>
<p>Holger Fröning, Mondrian Nüssle, Heiner Litz, Christian Leber, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/CCGrid.2013.43">On Achieving High Message Rates.</a></strong> <em>CCGRID</em>, 498-505, 2013.</p>
</li>
<li>
<p>Janusz Rajski, Miodrag Potkonjak, Adit D. Singh, Abhijit Chatterjee, Zain Navabi, Matthew R. Guthaus, Sezer Gören, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2013.6673230">Embedded tutorials: Embedded tutorial 1: Cell-aware test-from gates to transistors.</a></strong> <em>VLSI-SoC</em>, 2013.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Gabriel Southern, Jason Doung, Elnaz Ebrahimi 0001, Jose Renau, <strong><a href="http://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478330">ESESC: A fast performance, power, and temperature multicore simulator.</a></strong> <em>Hot Chips Symposium</em>, 1, 2013.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson, <strong><a href="https://doi.org/10.3233/SPR-130370">Direction-optimizing breadth-first search.</a></strong> <em>Scientific Programming</em> 21(3-4), 137-148, 2013.</p>
</li>
<li>
<p>Michael Chan, Heiner Litz, David R. Cheriton, <strong><a href="https://www.usenix.org/conference/hotos13/session/chan">Rethinking Network Stack Design with Memory Snapshots.</a></strong> <em>HotOS</em>, 2013.</p>
</li>
<li>
<p>Alamelu Sankaranarayanan, Ehsan K. Ardestani, José Luis Briz, Jose Renau, <strong><a href="https://doi.org/10.1109/ISLPED.2013.6629259">An energy efficient GPGPU memory hierarchy with tiny incoherent caches.</a></strong> <em>ISLPED</em>, 9-14, 2013.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Jose Renau, <strong><a href="https://doi.org/10.1109/HPCA.2013.6522340">ESESC: A fast multicore simulator using Time-Based Sampling.</a></strong> <em>HPCA</em>, 448-459, 2013.</p>
</li>
</ul>
<h2 id="2012">2012</h2>
<ul>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2012.6379031">Dynamic voltage scaling for SEU-tolerance in low-power memories.</a></strong> <em>VLSI-SoC</em>, 207-212, 2012.</p>
</li>
<li>
<p>Matthew R. Guthaus, Baris Taskin, <strong><a href="https://doi.org/10.1145/2429384.2429545">High-Performance, Low-Power Resonant Clocking: Embedded tutorial.</a></strong> <em>ICCAD</em>, 742-745, 2012.</p>
</li>
<li>
<p>Shoaib Kamil, Derrick Coetzee, Scott Beamer, Henry Cook, Ekaterina Gonina, Jonathan Harper, Jeffrey Morlan, Armando Fox, <strong><a href="https://doi.org/10.1145/2145816.2145865">Portable parallel performance from sequential, productive, embedded domain-specific languages.</a></strong> <em>PPOPP</em>, 303-304, 2012.</p>
</li>
<li>
<p>Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2012.6378990">Welcome from the general chair.</a></strong> <em>VLSI-SoC</em>, 2012.</p>
</li>
<li>
<p>Jeren Samandari-Rad, Matthew R. Guthaus, Richard Hughey, <strong><a href="https://doi.org/10.1109/ISQED.2012.6187541">VAR-TX: A variability-aware SRAM model for predicting the optimum architecture to achieve minimum access-time for yield enhancement in nano-scaled CMOS.</a></strong> <em>ISQED</em>, 506-515, 2012.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, David A. Patterson, <strong><a href="https://doi.org/10.1109/SC.2012.50">Direction-optimizing breadth-first search.</a></strong> <em>SC</em>, 12, 2012.</p>
</li>
<li>
<p>Rajsaktish Sankaranarayanan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2012.6379033">A single-VDD ultra-low energy sub-threshold FPGA.</a></strong> <em>VLSI-SoC</em>, 219-224, 2012.</p>
</li>
<li>
<p>Xuchu Hu, Walter James Condley, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/2228360.2228389">Library-aware resonant clock synthesis (LARCS).</a></strong> <em>DAC</em>, 145-150, 2012.</p>
</li>
<li>
<p>Curtis Andrus, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/2206781.2206818">Lithography-aware layout compaction.</a></strong> <em>ACM Great Lakes Symposium on VLSI</em>, 147-152, 2012.</p>
</li>
<li>
<p>H. Blake Skinner, Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSI-SoC.2012.6379006">Harmonic resonant clocking.</a></strong> <em>VLSI-SoC</em>, 59-64, 2012.</p>
</li>
<li>
<p>Ehsan K. Ardestani, Elnaz Ebrahimi 0001, Gabriel Southern, Jose Renau, <strong><a href="https://doi.org/10.1145/2333660.2333670">Thermal-aware sampling in architectural simulation.</a></strong> <em>ISLPED</em>, 33-38, 2012.</p>
</li>
<li>
<p>Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/TCSI.2012.2190671">Distributed LC Resonant Clock Grid Synthesis.</a></strong> <em>IEEE Trans. on Circuits and Systems</em> 59-I(11), 2749-2760, 2012.</p>
</li>
<li>
<p>Matthew R. Guthaus, Xuchu Hu, Gustavo Wilke, Guilherme Flach, Ricardo Reis 0001, <strong><a href="https://doi.org/10.1145/2209291.2209306">High-performance clock mesh optimization.</a></strong> <em>ACM Trans. Design Autom. Electr. Syst.</em> 17(3), 33:1-33:17, 2012.</p>
</li>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1007/978-3-642-45073-0_10">SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture.</a></strong> <em>VLSI-SoC (Selected Papers)</em>, 181-195, 2012.</p>
</li>
</ul>
<h2 id="2011">2011</h2>
<ul>
<li>
<p>Michael Brown, Jose Renau, <strong><a href="https://doi.org/10.1145/2160803.2160865">ReRack: power simulation for data centers with renewable energy generation.</a></strong> <em>SIGMETRICS Performance Evaluation Review</em> 39(3), 77-81, 2011.</p>
</li>
<li>
<p>Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/2024724.2024845">Distributed Resonant clOCK grid Synthesis (ROCKS).</a></strong> <em>DAC</em>, 516-521, 2011.</p>
</li>
<li>
<p>Heiner Litz, Christian Leber, Benjamin Geib, <strong><a href="https://doi.org/10.1145/2088256.2088268">DSL programmable engine for high frequency trading acceleration.</a></strong> <em>WHPCF@SC</em>, 31-38, 2011.</p>
</li>
<li>
<p>Jose Renau, Will Eatherton, <strong><a href="https://doi.org/10.1109/MM.2011.27">Hot Chips 22.</a></strong> <em>IEEE Micro</em> 31(2), 4-5, 2011.</p>
</li>
<li>
<p>Sangeetha Sudhakrishnan, Francisco J. Mesa-Martinez, Jose Renau, <strong><a href="https://doi.org/10.1109/ISQED.2011.5770721">A design time simulator for computer architects.</a></strong> <em>ISQED</em>, 164-173, 2011.</p>
</li>
<li>
<p>Walter James Condley, Andrew W. Hill, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/MSE.2011.5937081">Advanced logic design through hands-on digital music synthesis.</a></strong> <em>MSE</em>, 17-20, 2011.</p>
</li>
<li>
<p>Walter James Condley, Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ICCAD.2011.6105376">A methodology for local resonant clock synthesis using LC-assisted local clock buffers.</a></strong> <em>ICCAD</em>, 503-506, 2011.</p>
</li>
<li>
<p>Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISCAS.2011.5937788">Distributed LC resonant clock tree synthesis.</a></strong> <em>ISCAS</em>, 1215-1218, 2011.</p>
</li>
<li>
<p>Sangeetha Sudhakrishnan, Rigo Dicochea, Jose Renau, <strong><a href="https://doi.org/10.1145/2000064.2000090">Releasing efficient beta cores to market early.</a></strong> <em>ISCA</em>, 213-222, 2011.</p>
</li>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/2024724.2024826">Leakage-aware redundancy for reliable sub-threshold memories.</a></strong> <em>DAC</em>, 435-440, 2011.</p>
</li>
<li>
<p>Christian Leber, Benjamin Geib, Heiner Litz, <strong><a href="https://doi.org/10.1109/FPL.2011.64">High Frequency Trading Acceleration Using FPGAs.</a></strong> <em>FPL</em>, 317-322, 2011.</p>
</li>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ICCAD.2011.6105388">Low-power multiple-bit upset tolerant memory optimization.</a></strong> <em>ICCAD</em>, 577-581, 2011.</p>
</li>
<li>
<p>Sheldon Logan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISQED.2011.5770782">Package-chip co-design to increase flip-chip C4 reliability.</a></strong> <em>ISQED</em>, 553-558, 2011.</p>
</li>
<li>
<p>Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ASPDAC.2011.5722181">Clock tree optimization for Electromagnetic Compatibility (EMC).</a></strong> <em>ASP-DAC</em>, 184-189, 2011.</p>
</li>
<li>
<p>Seokjoong Kim, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/VLSISoC.2011.6081666">SNM-aware power reduction and reliability improvement in 45nm SRAMs.</a></strong> <em>VLSI-SoC</em>, 204-207, 2011.</p>
</li>
</ul>
<h2 id="2010">2010</h2>
<ul>
<li>
<p>Heiner Litz, Maximilian Thürmer, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/CLUSTER.2010.37">TCCluster: A Cluster Architecture Utilizing the Processor Host Interface as a Network Interconnect.</a></strong> <em>CLUSTER</em>, 9-18, 2010.</p>
</li>
<li>
<p>Scott Beamer, Chen Sun, Yong-Jin Kwon, Ajay Joshi, Christopher Batten, Vladimir Stojanovic, Krste Asanovic, <strong><a href="https://doi.org/10.1145/1815961.1815978">Re-architecting DRAM memory systems with monolithically integrated silicon photonics.</a></strong> <em>ISCA</em>, 129-140, 2010.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Ehsan K. Ardestani, Jose Renau, <strong><a href="https://doi.org/10.1145/1736020.1736043">Characterizing processor thermal behavior.</a></strong> <em>ASPLOS</em>, 193-204, 2010.</p>
</li>
<li>
<p>Holger Fröning, Heiner Litz, <strong><a href="https://doi.org/10.1109/IPDPSW.2010.5470851">Efficient hardware support for the Partitioned Global Address Space.</a></strong> <em>IPDPS Workshops</em>, 1-6, 2010.</p>
</li>
<li>
<p>Walter James Condley, Xuchu Hu, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1145/1811100.1811113">Analysis of high-performance clock networks with RLC and transmission line effects.</a></strong> <em>SLIP</em>, 51-58, 2010.</p>
</li>
<li>
<p>Matthew R. Guthaus, Gustavo Wilke, Ricardo Reis 0001, <strong><a href="https://doi.org/10.1145/1837274.1837295">Non-uniform clock mesh optimization with linear programming buffer insertion.</a></strong> <em>DAC</em>, 74-79, 2010.</p>
</li>
<li>
<p>Derek Chan, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ISQED.2010.5450490">Analysis of power supply induced jitter in actively de-skewed multi-core systems.</a></strong> <em>ISQED</em>, 785-790, 2010.</p>
</li>
</ul>
<h2 id="2009">2009</h2>
<ul>
<li>
<p>Michael Brown, Cyrus Bazeghi, Matthew R. Guthaus, Jose Renau, <strong><a href="https://doi.org/10.1145/1508128.1508204">Measuring and modeling variabilityusing low-cost FPGAs.</a></strong> <em>FPGA</em>, 286, 2009.</p>
</li>
<li>
<p>Keven L. Woo, Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/ICCD.2009.5413153">Fault-tolerant synthesis using non-uniform redundancy.</a></strong> <em>ICCD</em>, 213-218, 2009.</p>
</li>
<li>
<p>Joseph Nayfach-Battilana, Jose Renau, <strong><a href="https://doi.org/10.1145/1594233.1594314">SOI, interconnect, package, and mainboard thermal characterization.</a></strong> <em>ISLPED</em>, 327-330, 2009.</p>
</li>
<li>
<p>Ajay Joshi, Christopher Batten, Yong-Jin Kwon, Scott Beamer, Imran Shamim, Krste Asanovic, Vladimir Stojanovic, <strong><a href="https://doi.org/10.1109/NOCS.2009.5071460">Silicon-photonic clos networks for global on-chip communication.</a></strong> <em>NOCS</em>, 124-133, 2009.</p>
</li>
<li>
<p>Matthew R. Guthaus, <strong><a href="https://doi.org/10.1109/MSE.2009.5270833">Teaching VLSI design in 10 weeks.</a></strong> <em>MSE</em>, 41-44, 2009.</p>
</li>
<li>
<p>Heiner Litz, Holger Fröning, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1007/978-3-642-00641-8_4">A HyperTransport 3 Physical Layer Interface for FPGAs.</a></strong> <em>ARC</em>, 4-14, 2009.</p>
</li>
<li>
<p>Holger Fröning, Heiner Litz, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/ICN.2009.23">Efficient Virtualization of High-Performance Network Interfaces.</a></strong> <em>ICN</em>, 434-439, 2009.</p>
</li>
<li>
<p>Heiner Litz, Holger Fröning, Maximilian Thürmer, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/FPL.2009.5272393">An FPGA based verification platform for HyperTransport 3.x.</a></strong> <em>FPL</em>, 631-634, 2009.</p>
</li>
<li>
<p>Scott Beamer, Krste Asanovic, Christopher Batten, Ajay Joshi, Vladimir Stojanovic, <strong><a href="https://doi.org/10.1145/1542275.1542360">Designing multi-socket systems using silicon photonics.</a></strong> <em>ICS</em>, 521-522, 2009.</p>
</li>
</ul>
<h2 id="2008">2008</h2>
<ul>
<li>
<p>Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown, <strong><a href="https://doi.org/10.1109/ASPDAC.2008.4484001">Clock tree synthesis with data-path sensitivity matching.</a></strong> <em>ASP-DAC</em>, 498-503, 2008.</p>
</li>
<li>
<p>Sangeetha Sudhakrishnan, Janaki T. Madhavan, E. James Whitehead Jr., Jose Renau, <strong><a href="https://doi.org/10.1145/1370750.1370761">Understanding bug fix patterns in verilog.</a></strong> <em>MSR</em>, 39-42, 2008.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Michael Brown, Joseph Nayfach-Battilana, Jose Renau, <strong><a href="https://doi.org/10.1109/IPDPS.2008.4536423">Measuring power and temperature from real processors.</a></strong> <em>IPDPS</em>, 1-5, 2008.</p>
</li>
<li>
<p>Sangeetha Sudhakrishnan, Liying Su, Jose Renau, <strong><a href="https://doi.org/10.1109/ISQED.2008.4479730">Processor Verification with hwBugHunt.</a></strong> <em>ISQED</em>, 224-229, 2008.</p>
</li>
<li>
<p>Heiner Litz, Holger Fröning, Mondrian Nüssle, Ulrich Brüning 0001, <strong><a href="https://doi.org/10.1109/ICPP.2008.85">VELO: A Novel Communication Engine for Ultra-Low Latency Message Transfers.</a></strong> <em>ICPP</em>, 238-245, 2008.</p>
</li>
</ul>
<h2 id="2007">2007</h2>
<ul>
<li>
<p>Cyrus Bazeghi, Francisco J. Mesa-Martinez, Brian Greskamp, Josep Torrellas, Jose Renau, <strong><a href="https://doi.org/10.1109/VLSISOC.2007.4402473">Estimating design time for system circuits.</a></strong> <em>VLSI-SoC</em>, 60-65, 2007.</p>
</li>
<li>
<p>Cyrus Bazeghi, Francisco J. Mesa-Martinez, Jose Renau, <strong><a href="https://doi.org/10.1007/978-0-387-89558-1_14">System and Procesor Design Effort Estimation.</a></strong> <em>VLSI-SoC (Selected Papers)</em>, 1-21, 2007.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Joseph Nayfach-Battilana, Jose Renau, <strong><a href="https://doi.org/10.1145/1250662.1250700">Power model validation through thermal measurements.</a></strong> <em>ISCA</em>, 302-311, 2007.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Michael Brown, Joseph Nayfach-Battilana, Jose Renau, <strong><a href="https://doi.org/10.1145/1281700.1281716">Measuring performance, power, and temperature from real processors.</a></strong> <em>Experimental Computer Science</em>, 16, 2007.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Jose Renau, <strong><a href="https://doi.org/10.1109/MICRO.2007.23">Effective Optimistic-Checker Tandem Core Design through Architectural Pruning.</a></strong> <em>MICRO</em>, 236-248, 2007.</p>
</li>
</ul>
<h2 id="2006">2006</h2>
<ul>
<li>
<p>Wei Liu 0014, James Tuck, Luis Ceze, Wonsun Ahn, Karin Strauss, Jose Renau, Josep Torrellas, <strong><a href="https://doi.org/10.1145/1122971.1122997">POSH: a TLS compiler that exploits program structure.</a></strong> <em>PPOPP</em>, 158-167, 2006.</p>
</li>
<li>
<p>Luis Ceze, Karin Strauss, James Tuck, Josep Torrellas, Jose Renau, <strong><a href="https://doi.org/10.1145/1138035.1138038">CAVA: Using checkpoint-assisted value prediction to hide L2 misses.</a></strong> <em>TACO</em> 3(2), 182-208, 2006.</p>
</li>
<li>
<p>Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown, <strong><a href="https://doi.org/10.1109/ASPDAC.2006.1594650">Process-induced skew reduction in nominal zero-skew clock trees.</a></strong> <em>ASP-DAC</em>, 84-89, 2006.</p>
</li>
<li>
<p>Francisco J. Mesa-Martinez, Michael C. Huang, Jose Renau, <strong><a href="https://doi.org/10.1145/1152154.1152193">SEED: scalable, efficient enforcement of dependences.</a></strong> <em>PACT</em>, 254-264, 2006.</p>
</li>
<li>
<p>Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown, <strong><a href="https://doi.org/10.1145/1146909.1147171">Clock buffer and wire sizing using sequential programming.</a></strong> <em>DAC</em>, 1041-1046, 2006.</p>
</li>
<li>
<p>Jose Renau, Karin Strauss, Luis Ceze, Wei Liu 0014, Smruti R. Sarangi, James Tuck, Josep Torrellas, <strong><a href="https://doi.org/10.1109/MM.2006.11">Energy-Efficient Thread-Level Speculation.</a></strong> <em>IEEE Micro</em> 26(1), 80-91, 2006.</p>
</li>
<li>
<p>Yun Ding, Heiner Litz, <strong><a href="https://doi.org/10.1145/1111449.1111507">Creating multiplatform user interfaces by annotation and adaptation.</a></strong> <em>IUI</em>, 270-272, 2006.</p>
</li>
</ul>
<h2 id="2005">2005</h2>
<ul>
<li>
<p>Jose Renau, James Tuck, Wei Liu 0014, Luis Ceze, Karin Strauss, Josep Torrellas, <strong><a href="https://doi.org/10.1145/1088149.1088173">Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation.</a></strong> <em>ICS</em>, 179-188, 2005.</p>
</li>
<li>
<p>Jose Renau, Karin Strauss, Luis Ceze, Wei Liu 0014, Smruti R. Sarangi, James Tuck, Josep Torrellas, <strong><a href="https://doi.org/10.1145/1088149.1088178">Thread-Level Speculation on a CMP can be energy efficient.</a></strong> <em>ICS</em>, 219-228, 2005.</p>
</li>
<li>
<p>Matthew R. Guthaus, Natesan Venkateswaran, Vladimir Zolotov, Dennis Sylvester, Richard B. Brown, <strong><a href="https://doi.org/10.1145/1057661.1057736">Optimization objectives and models of variation for statistical gate sizing.</a></strong> <em>ACM Great Lakes Symposium on VLSI</em>, 313-316, 2005.</p>
</li>
<li>
<p>Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown, <strong><a href="https://doi.org/10.1109/TC.2005.132">Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor.</a></strong> <em>IEEE Trans. Computers</em> 54(8), 998-1012, 2005.</p>
</li>
<li>
<p>Cyrus Bazeghi, Francisco J. Mesa-Martinez, Jose Renau, <strong><a href="https://doi.org/10.1109/MICRO.2005.37">uComplexity: Estimating Processor Design Effort.</a></strong> <em>MICRO</em>, 209-218, 2005.</p>
</li>
<li>
<p>Matthew R. Guthaus, Natesan Venkateswaran, Chandu Visweswariah, Vladimir Zolotov, <strong><a href="https://doi.org/10.1109/ICCAD.2005.1560213">Gate sizing using incremental parameterized statistical timing analysis.</a></strong> <em>ICCAD</em>, 1029-1036, 2005.</p>
</li>
</ul>
<h2 id="2004">2004</h2>
<ul>
<li>
<p>Luis Ceze, Karin Strauss, James Tuck, Jose Renau, Josep Torrellas, <strong><a href="https://doi.org/10.1109/L-CA.2004.3">CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction.</a></strong> <em>Computer Architecture Letters</em> 3, 2004.</p>
</li>
<li>
<p>Yun Ding, Heiner Litz, Dennis Pfisterer, <strong><a href="https://doi.org/10.1145/964442.964490">A graphical single-authoring framework for building multi-platform user interfaces.</a></strong> <em>IUI</em>, 235-237, 2004.</p>
</li>
</ul>
<h2 id="2003">2003</h2>
<ul>
<li>
<p>Yun Ding, Heiner Litz, Rainer Malaka, Dennis Pfisterer, <strong><a href="https://doi.org/10.1007/978-3-540-39869-1_5">On Programming Information Agent Systems - An Integrated Hotel Reservation Service as Case Study.</a></strong> <em>MATES</em>, 50-61, 2003.</p>
</li>
<li>
<p>Robert M. Senger, Eric D. Marsman, Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Matthew R. Guthaus, Richard B. Brown, <strong><a href="https://doi.org/10.1145/775832.775965">A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference.</a></strong> <em>DAC</em>, 520-525, 2003.</p>
</li>
<li>
<p>Basilio B. Fraguela, Jose Renau, Paul Feautrier, David A. Padua, Josep Torrellas, <strong><a href="https://doi.org/10.1145/781498.781505">Programming the FlexRAM parallel intelligent memory system.</a></strong> <em>PPOPP</em>, 49-60, 2003.</p>
</li>
<li>
<p>Michael C. Huang, Jose Renau, Josep Torrellas, <strong><a href="https://doi.org/10.1109/ISCA.2003.1206997">Positional Adaptation of Processors: Application to Energy Reduction.</a></strong> <em>ISCA</em>, 157-168, 2003.</p>
</li>
<li>
<p>Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown, <strong><a href="https://doi.org/10.1145/951710.951729">Increasing the number of effective registers in a low-power processor using a windowed register file.</a></strong> <em>CASES</em>, 125-136, 2003.</p>
</li>
</ul>
<h2 id="2002">2002</h2>
<ul>
<li>
<p>Michael C. Huang, Jose Renau, Josep Torrellas, <strong><a href="https://doi.org/10.1145/566408.566456">Energy-efficient hybrid wakeup logic.</a></strong> <em>ISLPED</em>, 196-201, 2002.</p>
</li>
<li>
<p>José F. Martínez, Jose Renau, Michael C. Huang, Milos Prvulovic, Josep Torrellas, <strong><a href="https://doi.org/10.1109/MICRO.2002.1176234">Cherry: checkpointed early resource recycling in out-of-order microprocessors.</a></strong> <em>MICRO</em>, 3-14, 2002.</p>
</li>
</ul>
<h2 id="2001">2001</h2>
<ul>
<li>
<p>Michael C. Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas, <strong><a href="https://doi.org/10.1145/383082.383086">L1 data cache decomposition for energy efficiency.</a></strong> <em>ISLPED</em>, 10-15, 2001.</p>
</li>
<li>
<p>Michael C. Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas, <strong><a href="http://www.jilp.org/vol3/huang-jilp.pdf">The Design of DEETM: a Framework for Dynamic Energy Efficiency and Temperature Management.</a></strong> <em>J. Instruction-Level Parallelism</em> 3, 2001.</p>
</li>
</ul>
<h2 id="2000">2000</h2>
<ul>
<li>
<p>Michael C. Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas, <strong><a href="https://doi.org/10.1109/MICRO.2000.898071">A framework for dynamic energy efficiency and temperature management.</a></strong> <em>MICRO</em>, 202-213, 2000.</p>
</li>
<li>
<p>Michael C. Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas, <strong><a href="https://doi.org/10.1007/3-540-44570-6_11">Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips.</a></strong> <em>Intelligent Memory Systems</em>, 152-159, 2000.</p>
</li>
</ul>
</p>
          </div>
        </div>
      </div>
    </div>
  </section>
</div>

	

	

	
<footer>
  <div class="container">
    <div class="row">
      <div class="col-md-12">
        <div class="footer-manu">
          <ul>
            
            <li><a href="https://www.ucsc.edu">University of California, Santa Cruz</a></li>
            
            <li><a href="https://www.soe.ucsc.edu">Baskin Engineering</a></li>
            
            <li><a href="https://www.soe.ucsc.edu/departments/computer-science-and-engineering">Computer Science &amp; Engineering Department</a></li>
            
          </ul>
        </div>
        <p>Copyright &copy; Design &amp; Developed by Themefisher. All rights reserved.</p>
      </div>
    </div>
  </div>
</footer>


	
</body>
</html>