#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov  9 22:16:33 2022
# Process ID: 10668
# Current directory: E:/Xilinx/Vivado2020_project/cube1.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24924 E:\Xilinx\Vivado2020_project\cube1.1\cube1.xpr
# Log file: E:/Xilinx/Vivado2020_project/cube1.1/vivado.log
# Journal file: E:/Xilinx/Vivado2020_project/cube1.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Vivado2020_project/cube1.1/cube1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/ip-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado20.1/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.473 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1126.473 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81F7FA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2635.785 ; gain = 1509.312
set_property PROGRAM.FILE {E:/Xilinx/Vivado2020_project/cube1.1/cube1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Xilinx/Vivado2020_project/cube1.1/cube1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0.dcp' for cell 'H_D/u_HDMI'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'H_D/u_clk'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3018.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'H_D/u_clk/inst'
Finished Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'H_D/u_clk/inst'
Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'H_D/u_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'H_D/u_clk/inst'
Parsing XDC File [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3712.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3738.555 ; gain = 1072.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4006.820 ; gain = 252.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cube_ctrl' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/cube_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyPress' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/KeyPress.v:23]
	Parameter Key_up bound to: 4'b0001 
	Parameter Filter_Up2Down bound to: 4'b0010 
	Parameter Key_down bound to: 4'b0100 
	Parameter Filter_Down2Up bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'KeyPress' (1#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/KeyPress.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cube_ctrl' (2#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/cube_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'HDMI_display' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/HDMI_display_Demon.v:23]
INFO: [Synth 8-6157] synthesizing module 'hdmi_data_gen' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/hdmi_data_gen.v:22]
	Parameter H_Total bound to: 1680 - type: integer 
	Parameter H_Sync bound to: 136 - type: integer 
	Parameter H_Back bound to: 200 - type: integer 
	Parameter H_Active bound to: 1280 - type: integer 
	Parameter H_Front bound to: 64 - type: integer 
	Parameter H_Start bound to: 336 - type: integer 
	Parameter H_End bound to: 1616 - type: integer 
	Parameter V_Total bound to: 828 - type: integer 
	Parameter V_Sync bound to: 3 - type: integer 
	Parameter V_Back bound to: 24 - type: integer 
	Parameter V_Active bound to: 800 - type: integer 
	Parameter V_Front bound to: 1 - type: integer 
	Parameter V_Start bound to: 27 - type: integer 
	Parameter V_End bound to: 827 - type: integer 
	Parameter FLAT_LX bound to: 11'b01110001010 
	Parameter FLAT_UY bound to: 11'b00110101110 
	Parameter BLOCK_SIZ bound to: 11'b00000011001 
	Parameter FACE_SIZ bound to: 11'b00001001011 
	Parameter FACE_SIZ_2 bound to: 11'b00010010110 
	Parameter FACE_SIZ_3 bound to: 11'b00011100001 
	Parameter FACE_SIZ_4 bound to: 11'b00100101100 
	Parameter EDGE_COL bound to: 24'b011100111110011010001100 
	Parameter FLAT_BGC bound to: 24'b000000000000000000000000 
	Parameter REAL_LX bound to: 11'b00101100100 
	Parameter REAL_UY bound to: 11'b00011001000 
	Parameter REAL_SZ bound to: 11'b00000101000 
	Parameter REAL_SZ_2 bound to: 80 - type: integer 
	Parameter REAL_SZ_3 bound to: 120 - type: integer 
	Parameter REAL_SZ_4 bound to: 160 - type: integer 
	Parameter REAL_SZ_5 bound to: 200 - type: integer 
	Parameter REAL_SZ_6 bound to: 240 - type: integer 
	Parameter REAL_SZ_7 bound to: 280 - type: integer 
	Parameter REAL_SZ_8 bound to: 320 - type: integer 
	Parameter REAL_SZ_9 bound to: 360 - type: integer 
	Parameter REAL_SZ_11 bound to: 440 - type: integer 
	Parameter REAL_SZ_13 bound to: 520 - type: integer 
	Parameter REAL_SZ_15 bound to: 600 - type: integer 
	Parameter REAL_BGC bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'CUBE' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/cube.v:22]
	Parameter WHITE bound to: 3'b000 
	Parameter GREEN bound to: 3'b001 
	Parameter ORANGE bound to: 3'b010 
	Parameter BLUE bound to: 3'b011 
	Parameter RED bound to: 3'b100 
	Parameter YELLOW bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'CUBE' (3#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/cube.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_data_gen' (4#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/hdmi_data_gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FPGA_ML_0' [E:/Xilinx/Vivado2020_project/cube1.1/.Xil/Vivado-10668-LionelZhao/realtime/HDMI_FPGA_ML_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FPGA_ML_0' (5#1) [E:/Xilinx/Vivado2020_project/cube1.1/.Xil/Vivado-10668-LionelZhao/realtime/HDMI_FPGA_ML_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/Xilinx/Vivado2020_project/cube1.1/.Xil/Vivado-10668-LionelZhao/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (6#1) [E:/Xilinx/Vivado2020_project/cube1.1/.Xil/Vivado-10668-LionelZhao/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_display' (7#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/HDMI_display_Demon.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4054.055 ; gain = 299.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4071.984 ; gain = 317.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4071.984 ; gain = 317.895
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0.dcp' for cell 'H_D/u_HDMI'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'H_D/u_clk'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4071.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'H_D/u_clk/inst'
Finished Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'H_D/u_clk/inst'
Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'H_D/u_clk/inst'
Finished Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'H_D/u_clk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4184.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4223.285 ; gain = 469.195
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4223.285 ; gain = 473.039
