@article{cong2011high,
  title={High-level synthesis for {FPGA}s: From prototyping to deployment},
  author={Cong, J. and Liu, B. and Neuendorffer, S. and Noguera, J. and Vissers, K. and Zhang, Z.},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={30},
  number={4},
  pages={473--491},
  year={2011},
  publisher={IEEE}
}

@article{zhang2008autopilot,
  title={{AutoPilot}: A platform-based {ESL} synthesis system},
  author={Zhang, Z. and Fan, Y. and Jiang, W. and Han, G. and Yang, C. and Cong, J.},
  journal={High-Level Synthesis: From Algorithm to Digital Circuit},
  pages={99--112},
  year={2008},
  publisher={Springer, New York, NY, USA}
}

@inproceedings{cong2006platform,
  title={Platform-based behavior-level and system-level synthesis},
  author={Cong, J. and Fan, Y. and Han, G. and Jiang, W. and Zhang, Z.},
  booktitle={SOC Conference, 2006 IEEE International},
  pages={199--202},
  year={2006},
  organization={IEEE}
}

@book{bailey_tlm-driven_2010,
	edition = {1},
	title = {{TLM-Driven} Design and Verification Methodology},
	publisher = {Cadence Design Systems},
	author = {Bailey, Brian and {McNamara}, Michael and Balarin, Felice and Stellfox, Michael and Mosenson, Guy and Watanabe, Yosinori},
	month = jul,
	year = {2010}
}

@misc{Synphony,
   title = "Synopsys Synphony",
   url = "http://www.synopsys.com/Systems/BlockDesign/HLS/Pages/default.aspx",
   note = "[Online; accessed 19-September-2012]"
 }

@article{bollaert2008catapult,
  title={Catapult synthesis: a practical introduction to interactive C synthesis},
  author={Bollaert, T.},
  journal={High-Level Synthesis: From Algorithm to Digital Circuit},
  year={2008},
  publisher={Heidelberg, Germany: Springer}
}

@inproceedings{lavin2010using,
  title={Using hard macros to reduce {FPGA} compilation time},
  author={Lavin, C. and Padilla, M. and Ghosh, S. and Nelson, B. and Hutchings, B. and Wirthlin, M.},
  booktitle={Field Programmable Logic and Applications ({FPL}), 2010 International Conference on},
  pages={438--441},
  year={2010},
  organization={IEEE}
}

@INPROCEEDINGS{lavin2011,
author={Lavin, C. and Padilla, M. and Lamprecht, J. and Lundrigan, P. and Nelson, B. and Hutchings, B.},
booktitle={Field-Programmable Custom Computing Machines ({FCCM}), 2011 {IEEE} 19th Annual International Symposium on}, title={{HMFlow}: Accelerating {FPGA} Compilation with Hard Macros for Rapid Prototyping},
year={2011},
month={may},
volume={},
number={},
pages={117 -124},
keywords={FPGA compilation process;FPGA design flow;HMFlow;compilation time;hard macros;rapid design assembly;rapid prototyping;field programmable gate arrays;integrated circuit design;},
doi={10.1109/FCCM.2011.17},
ISSN={},}

@article{tessier2001reconfigurable,
  title={Reconfigurable computing for digital signal processing: A survey},
  author={Tessier, R. and Burleson, W.},
  journal={The Journal of VLSI Signal Processing},
  volume={28},
  number={1},
  pages={7--27},
  year={2001},
  publisher={Springer}
}

@misc{data2mem,
   title = "data2mem",
   url = "http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/data2mem.pdf",
   note = "[Online; accessed 19-September-2012]"
 }

@article{meeus2012overview,
  title={An overview of todayâ€™s high-level synthesis tools},
  author={Meeus, W. and Van Beeck, K. and Goedem{\'e}, T. and Meel, J. and Stroobandt, D.},
  journal={Design Automation for Embedded Systems},
  pages={1--21},
  year={2012},
  publisher={Springer}
}

@misc{llvm,
   title = "The {LLVM} compiler framework",
   url = "http://llvm.org",
   note = "[Online; accessed 19-September-2012]"
 }

@inproceedings{colinheart,
  title={Energy-Efficient Dataflow Computations on {FPGA}s using Application-Specific Coarse-Grain Architecture Synthesis},
  author={Yu, Colin Lin.  So, Hayden Kwok-Hay.},
  booktitle={Highly Efficient Accelerators and Reconfigurable Technologies, The 4th International Workshop on },
  year={2012},
  organization={IEEE}
}

@article{schutten1996list,
  title={List scheduling revisited},
  author={Schutten, JMJ},
  journal={Operations Research Letters},
  volume={18},
  number={4},
  pages={167--170},
  year={1996},
  publisher={Elsevier}
}

@inproceedings{beckhoff2011xilinx,
  title={The {Xilinx} Design Language ({XDL}): Tutorial and use cases},
  author={Beckhoff, C. and Koch, D. and Torresen, J.},
  booktitle={Reconfigurable Communication-centric Systems-on-Chip ({ReCoSoC}), 2011 6th International Workshop on},
  pages={1--8},
  year={2011},
  organization={IEEE}
}


@inproceedings{rau1994iterative,
  title={Iterative modulo scheduling: An algorithm for software pipelining loops},
  author={Rau, B.R.},
  booktitle={Proceedings of the 27th annual international symposium on Microarchitecture},
  pages={63--74},
  year={1994},
  organization={ACM}
}


@article{kim2010dynamic,
  title={Dynamic context compression for low-power coarse-grained reconfigurable architecture},
  author={Kim, Y. and Mahapatra, R.N.},
  journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  volume={18},
  number={1},
  pages={15--28},
  year={2010},
  publisher={IEEE}
}

@INPROCEEDINGS{Frangieh2010,
author={Frangieh, T. and Chandrasekharan, A. and Rajagopalan, S. and Iskander, Y. and Craven, S. and Patterson, C.},
booktitle={Parallel Distributed Processing, Workshops and Phd Forum ({IPDPSW}), 2010 IEEE International Symposium on}, title={{PATIS}: Using partial configuration to improve static {FPGA} design productivity},
year={2010},
month={april},
volume={},
number={},
pages={1 -8},
keywords={PATIS dynamic floorplanner;Xilinx tools;area optimization;large-scale static design;multicore platforms;multiprocessor platforms;partial reconfiguration design flow;reconfigurable hardware development;run-time module swapping;software-like productivity;static FPGA design productivity;structured physical interfaces;synthesized logic analysis circuitry;field programmable gate arrays;logic design;microprocessor chips;},
doi={10.1109/IPDPSW.2010.5470755},
ISSN={},}

@INPROCEEDINGS{Lebedev2010,
author={Lebedev, I. and Shaoyi Cheng and Doupnik, A. and Martin, J. and Fletcher, C. and Burke, D. and Mingjie Lin and Wawrzynek, J.},
booktitle={Reconfigurable Computing and FPGAs (ReConFig), 2010 International Conference on}, title={{MARC}: A Many-Core Approach to Reconfigurable Computing},
year={2010},
month={dec.},
volume={},
number={},
pages={7 -12},
keywords={API;Bayesian network inference problem;MARC prototype machine;Virtex-5 FPGA;bit-level resource control;coarse-grain multithreading;dataflow-style fine-grain threading;high-level programming language;high-performance computing;optimising compiler;parallel programming model;reconfigurable computing;single-chip high efficiency many-core microarchitecture;application program interfaces;belief networks;data flow computing;field programmable gate arrays;high level languages;inference mechanisms;multi-threading;multiprocessing programs;multiprocessing systems;optimising compilers;reconfigurable architectures;},
doi={10.1109/ReConFig.2010.49},
ISSN={},}

@inproceedings{kissler2006dynamically,
  title={A dynamically reconfigurable weakly programmable processor array architecture template},
  author={Kissler, D. and Hannig, F. and Kupriyanov, A. and Teich, J.},
  booktitle={Proceedings of the 2nd International Workshop on Reconfigurable Communication Centric System-on-Chips (ReCoSoC), Montpellier, France},
  pages={31--37},
  year={2006}
}

@article{cardoso2010compiling,
  title={Compiling for reconfigurable computing: A survey},
  author={Cardoso, J.M.P. and Diniz, P.C. and Weinhardt, M.},
  journal={ACM Computing Surveys (CSUR)},
  volume={42},
  number={4},
  pages={13},
  year={2010},
  publisher={ACM}
}

@inproceedings{coole2010intermediate,
  title={Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing},
  author={Coole, J. and Stitt, G.},
  booktitle={Hardware/Software Codesign and System Synthesis (CODES+ ISSS), 2010 IEEE/ACM/IFIP International Conference on},
  pages={13--22},
  year={2010},
  organization={IEEE}
}

@inproceedings{ferreira2011fpga,
  title={An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture},
  author={Ferreira, R. and Vendramini, J.G. and Mucida, L. and Pereira, M.M. and Carro, L.},
  booktitle={Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems},
  pages={195--204},
  year={2011},
  organization={ACM}
}

