

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Jul  6 11:01:52 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  283|  283|   67|   67| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |                                      |                            |  Latency  |  Interval | Pipeline|
        |               Instance               |           Module           | min | max | min | max |   Type  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |grp_dct_read_data_fu_92               |dct_read_data               |   34|   34|   34|   34|   none  |
        |grp_dct_Loop_Row_DCT_Loop_proc_fu_74  |dct_Loop_Row_DCT_Loop_proc  |   39|   39|   39|   39|   none  |
        |grp_dct_Loop_2_proc_fu_119            |dct_Loop_2_proc             |   66|   66|   66|   66|   none  |
        |grp_dct_Loop_Col_DCT_Loop_proc_fu_83  |dct_Loop_Col_DCT_Loop_proc  |   39|   39|   39|   39|   none  |
        |grp_dct_Loop_4_proc_fu_113            |dct_Loop_4_proc             |   66|   66|   66|   66|   none  |
        |grp_dct_write_data_fu_106             |dct_write_data              |   34|   34|   34|   34|   none  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     96|    2745|    2002|
|Memory           |       14|      -|     256|      32|
|Multiplexer      |        -|      -|       -|      16|
|Register         |        -|      -|      15|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       14|     96|    3016|    2052|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|     16|       1|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-------+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP48E|  FF  | LUT |
    +-------------------------------+----------------------------+---------+-------+------+-----+
    |dct_Loop_2_proc_U0             |dct_Loop_2_proc             |        0|      0|    30|   57|
    |dct_Loop_4_proc_U0             |dct_Loop_4_proc             |        0|      0|    30|   65|
    |dct_Loop_Col_DCT_Loop_proc_U0  |dct_Loop_Col_DCT_Loop_proc  |        0|     48|  1268|  812|
    |dct_Loop_Row_DCT_Loop_proc_U0  |dct_Loop_Row_DCT_Loop_proc  |        0|     48|  1268|  812|
    |dct_read_data_U0               |dct_read_data               |        0|      0|   121|   90|
    |dct_write_data_U0              |dct_write_data              |        0|      0|    28|  166|
    +-------------------------------+----------------------------+---------+-------+------+-----+
    |Total                          |                            |        0|     96|  2745| 2002|
    +-------------------------------+----------------------------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |buf_2d_in_0_U   |dct_buf_2d_in_0   |        2|   0|   0|    16|   16|     2|          512|
    |buf_2d_in_1_U   |dct_buf_2d_in_0   |        2|   0|   0|    16|   16|     2|          512|
    |buf_2d_in_2_U   |dct_buf_2d_in_0   |        2|   0|   0|    16|   16|     2|          512|
    |buf_2d_in_3_U   |dct_buf_2d_in_0   |        2|   0|   0|    16|   16|     2|          512|
    |buf_2d_out_U    |dct_buf_2d_out    |        2|   0|   0|    64|   16|     2|         2048|
    |col_inbuf_0_U   |dct_col_inbuf_0   |        0|  64|   8|    16|   16|     2|          512|
    |col_inbuf_1_U   |dct_col_inbuf_0   |        0|  64|   8|    16|   16|     2|          512|
    |col_inbuf_2_U   |dct_col_inbuf_0   |        0|  64|   8|    16|   16|     2|          512|
    |col_inbuf_3_U   |dct_col_inbuf_0   |        0|  64|   8|    16|   16|     2|          512|
    |row_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    |col_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                  |       14| 256|  32|   320|  176|    22|        10240|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |dct_Loop_Col_DCT_Loop_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    |dct_Loop_Row_DCT_Loop_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|   2|           2|           2|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_dct_Loop_2_proc_U0_col_inbuf_0              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_2_proc_U0_col_inbuf_1              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_2_proc_U0_col_inbuf_2              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_2_proc_U0_col_inbuf_3              |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_0                |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_1                |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_2                |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_3                |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_2_proc_U0_col_inbuf_0_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_2_proc_U0_col_inbuf_1_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_2_proc_U0_col_inbuf_2_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_2_proc_U0_col_inbuf_3_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_0_pipo_status          |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_1_pipo_status          |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_2_pipo_status          |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_3_pipo_status          |   1|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    |  16|         32|   16|         32|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                    |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_2_proc_U0                       |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_4_proc_U0                       |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_Col_DCT_Loop_proc_U0            |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_Row_DCT_Loop_proc_U0            |  1|   0|    1|          0|
    |ap_reg_procdone_dct_read_data_U0                         |  1|   0|    1|          0|
    |ap_reg_procdone_dct_write_data_U0                        |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_2_proc_U0_col_inbuf_0_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_2_proc_U0_col_inbuf_1_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_2_proc_U0_col_inbuf_2_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_2_proc_U0_col_inbuf_3_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_0_pipo_status          |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_1_pipo_status          |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_2_pipo_status          |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_3_pipo_status          |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 15|   0|   15|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: row_outbuf_i [1/1] 2.33ns
codeRepl:3  %row_outbuf_i = alloca [64 x i16], align 2

ST_1: col_outbuf_i [1/1] 2.33ns
codeRepl:4  %col_outbuf_i = alloca [64 x i16], align 2

ST_1: col_inbuf_0 [1/1] 2.39ns
codeRepl:5  %col_inbuf_0 = alloca [16 x i16], align 2

ST_1: col_inbuf_1 [1/1] 2.39ns
codeRepl:6  %col_inbuf_1 = alloca [16 x i16], align 2

ST_1: col_inbuf_2 [1/1] 2.39ns
codeRepl:7  %col_inbuf_2 = alloca [16 x i16], align 2

ST_1: col_inbuf_3 [1/1] 2.39ns
codeRepl:8  %col_inbuf_3 = alloca [16 x i16], align 2

ST_1: buf_2d_in_0 [1/1] 2.39ns
codeRepl:10  %buf_2d_in_0 = alloca [16 x i16], align 2

ST_1: buf_2d_in_1 [1/1] 2.39ns
codeRepl:11  %buf_2d_in_1 = alloca [16 x i16], align 2

ST_1: buf_2d_in_2 [1/1] 2.39ns
codeRepl:12  %buf_2d_in_2 = alloca [16 x i16], align 2

ST_1: buf_2d_in_3 [1/1] 2.39ns
codeRepl:13  %buf_2d_in_3 = alloca [16 x i16], align 2

ST_1: buf_2d_out [1/1] 2.33ns
codeRepl:14  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_24 [2/2] 0.00ns
codeRepl:15  call fastcc void @dct_read_data([64 x i16]* %input_r, [16 x i16]* %buf_2d_in_0, [16 x i16]* %buf_2d_in_1, [16 x i16]* %buf_2d_in_2, [16 x i16]* %buf_2d_in_3) nounwind


 <State 2>: 0.00ns
ST_2: stg_25 [1/2] 0.00ns
codeRepl:15  call fastcc void @dct_read_data([64 x i16]* %input_r, [16 x i16]* %buf_2d_in_0, [16 x i16]* %buf_2d_in_1, [16 x i16]* %buf_2d_in_2, [16 x i16]* %buf_2d_in_3) nounwind


 <State 3>: 0.00ns
ST_3: stg_26 [2/2] 0.00ns
codeRepl:16  call fastcc void @dct_Loop_Row_DCT_Loop_proc([16 x i16]* %buf_2d_in_0, [16 x i16]* %buf_2d_in_1, [16 x i16]* %buf_2d_in_2, [16 x i16]* %buf_2d_in_3, [64 x i16]* %row_outbuf_i)


 <State 4>: 0.00ns
ST_4: stg_27 [1/2] 0.00ns
codeRepl:16  call fastcc void @dct_Loop_Row_DCT_Loop_proc([16 x i16]* %buf_2d_in_0, [16 x i16]* %buf_2d_in_1, [16 x i16]* %buf_2d_in_2, [16 x i16]* %buf_2d_in_3, [64 x i16]* %row_outbuf_i)


 <State 5>: 0.00ns
ST_5: stg_28 [2/2] 0.00ns
codeRepl:17  call fastcc void @dct_Loop_2_proc([64 x i16]* %row_outbuf_i, [16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3)


 <State 6>: 0.00ns
ST_6: stg_29 [1/2] 0.00ns
codeRepl:17  call fastcc void @dct_Loop_2_proc([64 x i16]* %row_outbuf_i, [16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3)


 <State 7>: 0.00ns
ST_7: stg_30 [2/2] 0.00ns
codeRepl:18  call fastcc void @dct_Loop_Col_DCT_Loop_proc([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, [64 x i16]* %col_outbuf_i)


 <State 8>: 0.00ns
ST_8: stg_31 [1/2] 0.00ns
codeRepl:18  call fastcc void @dct_Loop_Col_DCT_Loop_proc([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, [64 x i16]* %col_outbuf_i)


 <State 9>: 0.00ns
ST_9: stg_32 [2/2] 0.00ns
codeRepl:19  call fastcc void @dct_Loop_4_proc([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 10>: 0.00ns
ST_10: stg_33 [1/2] 0.00ns
codeRepl:19  call fastcc void @dct_Loop_4_proc([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 11>: 0.00ns
ST_11: stg_34 [2/2] 0.00ns
codeRepl:20  call fastcc void @dct_write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind


 <State 12>: 0.00ns
ST_12: stg_35 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_12: stg_36 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_12: stg_37 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_12: stg_38 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_12: stg_39 [1/2] 0.00ns
codeRepl:20  call fastcc void @dct_write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind

ST_12: stg_40 [1/1] 0.00ns
codeRepl:21  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f475b8807f0; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f475b53a700; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf_i (alloca              ) [ 0011111000000]
col_outbuf_i (alloca              ) [ 0011111111100]
col_inbuf_0  (alloca              ) [ 0011111110000]
col_inbuf_1  (alloca              ) [ 0011111110000]
col_inbuf_2  (alloca              ) [ 0011111110000]
col_inbuf_3  (alloca              ) [ 0011111110000]
buf_2d_in_0  (alloca              ) [ 0011100000000]
buf_2d_in_1  (alloca              ) [ 0011100000000]
buf_2d_in_2  (alloca              ) [ 0011100000000]
buf_2d_in_3  (alloca              ) [ 0011100000000]
buf_2d_out   (alloca              ) [ 0011111111111]
stg_25       (call                ) [ 0000000000000]
stg_27       (call                ) [ 0000000000000]
stg_29       (call                ) [ 0000000000000]
stg_31       (call                ) [ 0000000000000]
stg_33       (call                ) [ 0000000000000]
stg_35       (specdataflowpipeline) [ 0000000000000]
stg_36       (specbitsmap         ) [ 0000000000000]
stg_37       (specbitsmap         ) [ 0000000000000]
stg_38       (spectopmodule       ) [ 0000000000000]
stg_39       (call                ) [ 0000000000000]
stg_40       (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_read_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Row_DCT_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Col_DCT_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_4_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_write_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="row_outbuf_i_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf_i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="col_outbuf_i_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf_i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="col_inbuf_0_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_0/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="col_inbuf_1_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="col_inbuf_2_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="col_inbuf_3_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="buf_2d_in_0_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="buf_2d_in_1_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="buf_2d_in_2_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buf_2d_in_3_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buf_2d_out_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_dct_Loop_Row_DCT_Loop_proc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="78" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="81" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_26/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_dct_Loop_Col_DCT_Loop_proc_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="90" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_30/7 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_dct_read_data_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="0" index="3" bw="16" slack="0"/>
<pin id="97" dir="0" index="4" bw="16" slack="0"/>
<pin id="98" dir="0" index="5" bw="16" slack="0"/>
<pin id="99" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_24/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_dct_write_data_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_34/11 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_dct_Loop_4_proc_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_32/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_dct_Loop_2_proc_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="126" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_28/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="54" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="58" pin="1"/><net_sink comp="92" pin=3"/></net>

<net id="104"><net_src comp="62" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="105"><net_src comp="66" pin="1"/><net_sink comp="92" pin=5"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_24 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          | grp_dct_Loop_Row_DCT_Loop_proc_fu_74 |    48   |  39.06  |   1303  |   1049  |
|          | grp_dct_Loop_Col_DCT_Loop_proc_fu_83 |    48   |  39.06  |   1303  |   1049  |
|   call   |        grp_dct_read_data_fu_92       |    0    |  2.604  |   164   |    30   |
|          |       grp_dct_write_data_fu_106      |    0    |  4.774  |    73   |    42   |
|          |      grp_dct_Loop_4_proc_fu_113      |    0    |  1.085  |    41   |    48   |
|          |      grp_dct_Loop_2_proc_fu_119      |    0    |  1.085  |    41   |    41   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    96   |  87.668 |   2925  |   2259  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
| buf_2d_in_0|    2   |    0   |    0   |
| buf_2d_in_1|    2   |    0   |    0   |
| buf_2d_in_2|    2   |    0   |    0   |
| buf_2d_in_3|    2   |    0   |    0   |
| buf_2d_out |    2   |    0   |    0   |
| col_inbuf_0|    0   |   64   |    8   |
| col_inbuf_1|    0   |   64   |    8   |
| col_inbuf_2|    0   |   64   |    8   |
| col_inbuf_3|    0   |   64   |    8   |
|col_outbuf_i|    2   |    0   |    0   |
|row_outbuf_i|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   14   |   256  |   32   |
+------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   96   |   87   |  2925  |  2259  |
|   Memory  |   14   |    -   |    -   |   256  |   32   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   14   |   96   |   87   |  3181  |  2291  |
+-----------+--------+--------+--------+--------+--------+
