Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:56:35 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_dijkstra_ram_wrapper_control_sets_placed.rpt
| Design       : design_dijkstra_ram_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   164 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             210 |           68 |
| No           | No                    | Yes                    |              31 |           16 |
| No           | Yes                   | No                     |              50 |           20 |
| Yes          | No                    | No                     |             800 |          248 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |             197 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                               Enable Signal                                                                               |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                           | design_dijkstra_ram_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              4 |         4.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                           | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                           | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/cpt_addr0                                                      | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/cpt_addr[4]_i_1_n_0                                   |                2 |              5 |         2.50 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/E[0]                                                             |                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt0                                                             | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt[4]_i_1_n_0                                          |                2 |              5 |         2.50 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_dijkstra_ram_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                           | design_dijkstra_ram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                      |                2 |              6 |         3.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                   | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                1 |              8 |         8.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                   | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                1 |              8 |         8.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                   | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                2 |              8 |         4.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                    | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                2 |              8 |         4.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                   | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                1 |              8 |         8.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                   | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                1 |              8 |         8.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                   | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                2 |              8 |         4.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                    | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                3 |              8 |         2.67 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                2 |              8 |         4.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                   | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                1 |              8 |         8.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                    | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                1 |              8 |         8.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                   | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                1 |              8 |         8.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node                                                       | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                4 |             10 |         2.50 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_0                                                      | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |                4 |             10 |         2.50 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]_8                                |                                                                                                                                                                  |                6 |             10 |         1.67 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]_6                                |                                                                                                                                                                  |                8 |             10 |         1.25 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]_5                                |                                                                                                                                                                  |                9 |             10 |         1.11 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]_7                                |                                                                                                                                                                  |               10 |             10 |         1.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]_0                                |                                                                                                                                                                  |                6 |             10 |         1.67 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                           | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                           | design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                3 |             11 |         3.67 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                  |                2 |             14 |         7.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                  |                2 |             14 |         7.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                              |                                                                                                                                                                  |                8 |             17 |         2.12 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                  |               10 |             21 |         2.10 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                  |               11 |             24 |         2.18 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             30 |         3.00 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg_rden                                                                           | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |               13 |             32 |         2.46 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                  |               10 |             34 |         3.40 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                  |                6 |             35 |         5.83 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                           | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0                                         |               20 |             42 |         2.10 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                  |                7 |             47 |         6.71 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                  |               10 |             47 |         4.70 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                  |               11 |             52 |         4.73 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                  |                9 |             52 |         5.78 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                  |                9 |             52 |         5.78 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                  |               10 |             52 |         5.20 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]_9                                |                                                                                                                                                                  |               42 |            120 |         2.86 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/UP_addr_ram[4]                                                   |                                                                                                                                                                  |               55 |            150 |         2.73 |
|  design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                           |                                                                                                                                                                  |               69 |            211 |         3.06 |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


