<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/share/opto/machnode.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
  1 /*
  2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #include &quot;precompiled.hpp&quot;
 26 #include &quot;gc/shared/collectedHeap.hpp&quot;
 27 #include &quot;memory/universe.hpp&quot;
 28 #include &quot;oops/compressedOops.hpp&quot;
 29 #include &quot;opto/machnode.hpp&quot;
 30 #include &quot;opto/output.hpp&quot;
 31 #include &quot;opto/regalloc.hpp&quot;
 32 #include &quot;utilities/vmError.hpp&quot;
 33 
 34 //=============================================================================
 35 // Return the value requested
 36 // result register lookup, corresponding to int_format
 37 int MachOper::reg(PhaseRegAlloc *ra_, const Node *node) const {
 38   return (int)ra_-&gt;get_encode(node);
 39 }
 40 // input register lookup, corresponding to ext_format
 41 int MachOper::reg(PhaseRegAlloc *ra_, const Node *node, int idx) const {
 42   return (int)(ra_-&gt;get_encode(node-&gt;in(idx)));
 43 }
 44 intptr_t  MachOper::constant() const { return 0x00; }
 45 relocInfo::relocType MachOper::constant_reloc() const { return relocInfo::none; }
 46 jdouble MachOper::constantD() const { ShouldNotReachHere(); return 0.0; }
 47 jfloat  MachOper::constantF() const { ShouldNotReachHere(); return 0.0; }
 48 jlong   MachOper::constantL() const { ShouldNotReachHere(); return CONST64(0) ; }
 49 TypeOopPtr *MachOper::oop() const { return NULL; }
 50 int MachOper::ccode() const { return 0x00; }
 51 // A zero, default, indicates this value is not needed.
 52 // May need to lookup the base register, as done in int_ and ext_format
 53 int MachOper::base (PhaseRegAlloc *ra_, const Node *node, int idx)  const { return 0x00; }
 54 int MachOper::index(PhaseRegAlloc *ra_, const Node *node, int idx)  const { return 0x00; }
 55 int MachOper::scale()  const { return 0x00; }
 56 int MachOper::disp (PhaseRegAlloc *ra_, const Node *node, int idx)  const { return 0x00; }
 57 int MachOper::constant_disp()  const { return 0; }
 58 int MachOper::base_position()  const { return -1; }  // no base input
 59 int MachOper::index_position() const { return -1; }  // no index input
 60 // Check for PC-Relative displacement
 61 relocInfo::relocType MachOper::disp_reloc() const { return relocInfo::none; }
 62 // Return the label
 63 Label*   MachOper::label()  const { ShouldNotReachHere(); return 0; }
 64 intptr_t MachOper::method() const { ShouldNotReachHere(); return 0; }
 65 
 66 
 67 //------------------------------negate-----------------------------------------
 68 // Negate conditional branches.  Error for non-branch operands
 69 void MachOper::negate() {
 70   ShouldNotCallThis();
 71 }
 72 
 73 //-----------------------------type--------------------------------------------
 74 const Type *MachOper::type() const {
 75   return Type::BOTTOM;
 76 }
 77 
 78 //------------------------------in_RegMask-------------------------------------
 79 const RegMask *MachOper::in_RegMask(int index) const {
 80   ShouldNotReachHere();
 81   return NULL;
 82 }
 83 
 84 //------------------------------dump_spec--------------------------------------
 85 // Print any per-operand special info
 86 #ifndef PRODUCT
 87 void MachOper::dump_spec(outputStream *st) const { }
 88 #endif
 89 
 90 //------------------------------hash-------------------------------------------
 91 // Print any per-operand special info
 92 uint MachOper::hash() const {
 93   ShouldNotCallThis();
 94   return 5;
 95 }
 96 
 97 //------------------------------cmp--------------------------------------------
 98 // Print any per-operand special info
 99 bool MachOper::cmp( const MachOper &amp;oper ) const {
100   ShouldNotCallThis();
101   return opcode() == oper.opcode();
102 }
103 
104 //------------------------------hash-------------------------------------------
105 // Print any per-operand special info
106 uint labelOper::hash() const {
107   return _block_num;
108 }
109 
110 //------------------------------cmp--------------------------------------------
111 // Print any per-operand special info
112 bool labelOper::cmp( const MachOper &amp;oper ) const {
113   return (opcode() == oper.opcode()) &amp;&amp; (_label == oper.label());
114 }
115 
116 //------------------------------hash-------------------------------------------
117 // Print any per-operand special info
118 uint methodOper::hash() const {
119   return (uint)_method;
120 }
121 
122 //------------------------------cmp--------------------------------------------
123 // Print any per-operand special info
124 bool methodOper::cmp( const MachOper &amp;oper ) const {
125   return (opcode() == oper.opcode()) &amp;&amp; (_method == oper.method());
126 }
127 
128 
129 //=============================================================================
130 //------------------------------MachNode---------------------------------------
131 
132 //------------------------------emit-------------------------------------------
133 void MachNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
134   #ifdef ASSERT
135   tty-&gt;print(&quot;missing MachNode emit function: &quot;);
136   dump();
137   #endif
138   ShouldNotCallThis();
139 }
140 
141 //---------------------------postalloc_expand----------------------------------
142 // Expand node after register allocation.
143 void MachNode::postalloc_expand(GrowableArray &lt;Node *&gt; *nodes, PhaseRegAlloc *ra_) {}
144 
145 //------------------------------size-------------------------------------------
146 // Size of instruction in bytes
147 uint MachNode::size(PhaseRegAlloc *ra_) const {
148   // If a virtual was not defined for this specific instruction,
149   // Call the helper which finds the size by emitting the bits.
150   return MachNode::emit_size(ra_);
151 }
152 
153 //------------------------------size-------------------------------------------
154 // Helper function that computes size by emitting code
155 uint MachNode::emit_size(PhaseRegAlloc *ra_) const {
156   // Emit into a trash buffer and count bytes emitted.
157   assert(ra_ == ra_-&gt;C-&gt;regalloc(), &quot;sanity&quot;);
158   return ra_-&gt;C-&gt;output()-&gt;scratch_emit_size(this);
159 }
160 
161 
162 
163 //------------------------------hash-------------------------------------------
164 uint MachNode::hash() const {
165   uint no = num_opnds();
166   uint sum = rule();
167   for( uint i=0; i&lt;no; i++ )
168     sum += _opnds[i]-&gt;hash();
169   return sum+Node::hash();
170 }
171 
172 //-----------------------------cmp---------------------------------------------
173 bool MachNode::cmp( const Node &amp;node ) const {
174   MachNode&amp; n = *((Node&amp;)node).as_Mach();
175   uint no = num_opnds();
176   if( no != n.num_opnds() ) return false;
177   if( rule() != n.rule() ) return false;
178   for( uint i=0; i&lt;no; i++ )    // All operands must match
179     if( !_opnds[i]-&gt;cmp( *n._opnds[i] ) )
180       return false;             // mis-matched operands
181   return true;                  // match
182 }
183 
184 // Return an equivalent instruction using memory for cisc_operand position
185 MachNode *MachNode::cisc_version(int offset) {
186   ShouldNotCallThis();
187   return NULL;
188 }
189 
190 void MachNode::use_cisc_RegMask() {
191   ShouldNotReachHere();
192 }
193 
194 
195 //-----------------------------in_RegMask--------------------------------------
196 const RegMask &amp;MachNode::in_RegMask( uint idx ) const {
197   uint numopnds = num_opnds();        // Virtual call for number of operands
198   uint skipped   = oper_input_base(); // Sum of leaves skipped so far
199   if( idx &lt; skipped ) {
200     assert( ideal_Opcode() == Op_AddP, &quot;expected base ptr here&quot; );
201     assert( idx == 1, &quot;expected base ptr here&quot; );
202     // debug info can be anywhere
203     return *Compile::current()-&gt;matcher()-&gt;idealreg2spillmask[Op_RegP];
204   }
205   uint opcnt     = 1;                 // First operand
206   uint num_edges = _opnds[1]-&gt;num_edges(); // leaves for first operand
207   while( idx &gt;= skipped+num_edges ) {
208     skipped += num_edges;
209     opcnt++;                          // Bump operand count
210     assert( opcnt &lt; numopnds, &quot;Accessing non-existent operand&quot; );
211     num_edges = _opnds[opcnt]-&gt;num_edges(); // leaves for next operand
212   }
213 
214   const RegMask *rm = cisc_RegMask();
215   if( rm == NULL || (int)opcnt != cisc_operand() ) {
216     rm = _opnds[opcnt]-&gt;in_RegMask(idx-skipped);
217   }
218   return *rm;
219 }
220 
221 //-----------------------------memory_inputs--------------------------------
222 const MachOper*  MachNode::memory_inputs(Node* &amp;base, Node* &amp;index) const {
223   const MachOper* oper = memory_operand();
224 
225   if (oper == (MachOper*)-1) {
226     base = NodeSentinel;
227     index = NodeSentinel;
228   } else {
229     base = NULL;
230     index = NULL;
231     if (oper != NULL) {
232       // It has a unique memory operand.  Find its index.
233       int oper_idx = num_opnds();
234       while (--oper_idx &gt;= 0) {
235         if (_opnds[oper_idx] == oper)  break;
236       }
237       int oper_pos = operand_index(oper_idx);
238       int base_pos = oper-&gt;base_position();
239       if (base_pos &gt;= 0) {
240         base = _in[oper_pos+base_pos];
241       }
242       int index_pos = oper-&gt;index_position();
243       if (index_pos &gt;= 0) {
244         index = _in[oper_pos+index_pos];
245       }
246     }
247   }
248 
249   return oper;
250 }
251 
252 //-----------------------------get_base_and_disp----------------------------
253 const Node* MachNode::get_base_and_disp(intptr_t &amp;offset, const TypePtr* &amp;adr_type) const {
254 
255   // Find the memory inputs using our helper function
256   Node* base;
257   Node* index;
258   const MachOper* oper = memory_inputs(base, index);
259 
260   if (oper == NULL) {
261     // Base has been set to NULL
262     offset = 0;
263   } else if (oper == (MachOper*)-1) {
264     // Base has been set to NodeSentinel
265     // There is not a unique memory use here.  We will fall to AliasIdxBot.
266     offset = Type::OffsetBot;
267   } else {
268     // Base may be NULL, even if offset turns out to be != 0
269 
270     intptr_t disp = oper-&gt;constant_disp();
271     int scale = oper-&gt;scale();
272     // Now we have collected every part of the ADLC MEMORY_INTER.
273     // See if it adds up to a base + offset.
274     if (index != NULL) {
275       const Type* t_index = index-&gt;bottom_type();
276       if (t_index-&gt;isa_narrowoop() || t_index-&gt;isa_narrowklass()) { // EncodeN, LoadN, LoadConN, LoadNKlass,
277                                                                     // EncodeNKlass, LoadConNklass.
278         // Memory references through narrow oops have a
279         // funny base so grab the type from the index:
280         // [R12 + narrow_oop_reg&lt;&lt;3 + offset]
281         assert(base == NULL, &quot;Memory references through narrow oops have no base&quot;);
282         offset = disp;
283         adr_type = t_index-&gt;make_ptr()-&gt;add_offset(offset);
284         return NULL;
285       } else if (!index-&gt;is_Con()) {
286         disp = Type::OffsetBot;
287       } else if (disp != Type::OffsetBot) {
288         const TypeX* ti = t_index-&gt;isa_intptr_t();
289         if (ti == NULL) {
290           disp = Type::OffsetBot;  // a random constant??
291         } else {
292           disp += ti-&gt;get_con() &lt;&lt; scale;
293         }
294       }
295     }
296     offset = disp;
297 
298     // In i486.ad, indOffset32X uses base==RegI and disp==RegP,
299     // this will prevent alias analysis without the following support:
300     // Lookup the TypePtr used by indOffset32X, a compile-time constant oop,
301     // Add the offset determined by the &quot;base&quot;, or use Type::OffsetBot.
302     if( adr_type == TYPE_PTR_SENTINAL ) {
303       const TypePtr *t_disp = oper-&gt;disp_as_type();  // only !NULL for indOffset32X
304       if (t_disp != NULL) {
305         offset = Type::OffsetBot;
306         const Type* t_base = base-&gt;bottom_type();
307         if (t_base-&gt;isa_intptr_t()) {
308           const TypeX *t_offset = t_base-&gt;is_intptr_t();
309           if( t_offset-&gt;is_con() ) {
310             offset = t_offset-&gt;get_con();
311           }
312         }
313         adr_type = t_disp-&gt;add_offset(offset);
314       } else if( base == NULL &amp;&amp; offset != 0 &amp;&amp; offset != Type::OffsetBot ) {
315         // Use ideal type if it is oop ptr.
316         const TypePtr *tp = oper-&gt;type()-&gt;isa_ptr();
317         if( tp != NULL) {
318           adr_type = tp;
319         }
320       }
321     }
322 
323   }
324   return base;
325 }
326 
327 
328 //---------------------------------adr_type---------------------------------
329 const class TypePtr *MachNode::adr_type() const {
330   intptr_t offset = 0;
331   const TypePtr *adr_type = TYPE_PTR_SENTINAL;  // attempt computing adr_type
332   const Node *base = get_base_and_disp(offset, adr_type);
333   if( adr_type != TYPE_PTR_SENTINAL ) {
334     return adr_type;      // get_base_and_disp has the answer
335   }
336 
337   // Direct addressing modes have no base node, simply an indirect
338   // offset, which is always to raw memory.
339   // %%%%% Someday we&#39;d like to allow constant oop offsets which
340   // would let Intel load from static globals in 1 instruction.
341   // Currently Intel requires 2 instructions and a register temp.
342   if (base == NULL) {
343     // NULL base, zero offset means no memory at all (a null pointer!)
344     if (offset == 0) {
345       return NULL;
346     }
347     // NULL base, any offset means any pointer whatever
348     if (offset == Type::OffsetBot) {
349       return TypePtr::BOTTOM;
350     }
351     // %%% make offset be intptr_t
352     assert(!Universe::heap()-&gt;is_in(cast_to_oop(offset)), &quot;must be a raw ptr&quot;);
353     return TypeRawPtr::BOTTOM;
354   }
355 
356   // base of -1 with no particular offset means all of memory
357   if (base == NodeSentinel)  return TypePtr::BOTTOM;
358 
359   const Type* t = base-&gt;bottom_type();
360   if (t-&gt;isa_narrowoop() &amp;&amp; CompressedOops::shift() == 0) {
361     // 32-bit unscaled narrow oop can be the base of any address expression
362     t = t-&gt;make_ptr();
363   }
364   if (t-&gt;isa_narrowklass() &amp;&amp; CompressedKlassPointers::shift() == 0) {
365     // 32-bit unscaled narrow oop can be the base of any address expression
366     t = t-&gt;make_ptr();
367   }
368   if (t-&gt;isa_intptr_t() &amp;&amp; offset != 0 &amp;&amp; offset != Type::OffsetBot) {
369     // We cannot assert that the offset does not look oop-ish here.
370     // Depending on the heap layout the cardmark base could land
371     // inside some oopish region.  It definitely does for Win2K.
372     // The sum of cardmark-base plus shift-by-9-oop lands outside
373     // the oop-ish area but we can&#39;t assert for that statically.
374     return TypeRawPtr::BOTTOM;
375   }
376 
377   const TypePtr *tp = t-&gt;isa_ptr();
378 
379   // be conservative if we do not recognize the type
380   if (tp == NULL) {
381     assert(false, &quot;this path may produce not optimal code&quot;);
382     return TypePtr::BOTTOM;
383   }
384   assert(tp-&gt;base() != Type::AnyPtr, &quot;not a bare pointer&quot;);
385 
386   if (tp-&gt;isa_aryptr()) {
387     // In the case of a flattened inline type array, each field has its
388     // own slice so we need to extract the field being accessed from
389     // the address computation
390     if (offset == Type::OffsetBot) {
391       Node* base;
392       Node* index;
393       const MachOper* oper = memory_inputs(base, index);
394       if (oper != (MachOper*)-1) {
395         offset = oper-&gt;constant_disp();
396         return tp-&gt;is_aryptr()-&gt;add_field_offset_and_offset(offset)-&gt;add_offset(Type::OffsetBot);
397       }
398     }
399     return tp-&gt;is_aryptr()-&gt;add_field_offset_and_offset(offset);
400   }
401 
402   return tp-&gt;add_offset(offset);
403 }
404 
405 
406 //-----------------------------operand_index---------------------------------
407 int MachNode::operand_index(uint operand) const {
408   if (operand &lt; 1)  return -1;
409   assert(operand &lt; num_opnds(), &quot;oob&quot;);
410   if (_opnds[operand]-&gt;num_edges() == 0)  return -1;
411 
412   uint skipped   = oper_input_base(); // Sum of leaves skipped so far
413   for (uint opcnt = 1; opcnt &lt; operand; opcnt++) {
414     uint num_edges = _opnds[opcnt]-&gt;num_edges(); // leaves for operand
415     skipped += num_edges;
416   }
417   return skipped;
418 }
419 
420 int MachNode::operand_index(const MachOper *oper) const {
421   uint skipped = oper_input_base(); // Sum of leaves skipped so far
422   uint opcnt;
423   for (opcnt = 1; opcnt &lt; num_opnds(); opcnt++) {
424     if (_opnds[opcnt] == oper) break;
425     uint num_edges = _opnds[opcnt]-&gt;num_edges(); // leaves for operand
426     skipped += num_edges;
427   }
428   if (_opnds[opcnt] != oper) return -1;
429   return skipped;
430 }
431 
432 int MachNode::operand_index(Node* def) const {
433   uint skipped = oper_input_base(); // Sum of leaves skipped so far
434   for (uint opcnt = 1; opcnt &lt; num_opnds(); opcnt++) {
435     uint num_edges = _opnds[opcnt]-&gt;num_edges(); // leaves for operand
436     for (uint i = 0; i &lt; num_edges; i++) {
437       if (in(skipped + i) == def) {
438         return opcnt;
439       }
440     }
441     skipped += num_edges;
442   }
443   return -1;
444 }
445 
446 //------------------------------peephole---------------------------------------
447 // Apply peephole rule(s) to this instruction
448 MachNode *MachNode::peephole(Block *block, int block_index, PhaseRegAlloc *ra_, int &amp;deleted) {
449   return NULL;
450 }
451 
452 //------------------------------add_case_label---------------------------------
453 // Adds the label for the case
454 void MachNode::add_case_label( int index_num, Label* blockLabel) {
455   ShouldNotCallThis();
456 }
457 
458 //------------------------------method_set-------------------------------------
459 // Set the absolute address of a method
460 void MachNode::method_set( intptr_t addr ) {
461   ShouldNotCallThis();
462 }
463 
464 //------------------------------rematerialize----------------------------------
465 bool MachNode::rematerialize() const {
466   // Temps are always rematerializable
467   if (is_MachTemp()) return true;
468 
469   uint r = rule();              // Match rule
470   if (r &lt;  Matcher::_begin_rematerialize ||
471       r &gt;= Matcher::_end_rematerialize) {
472     return false;
473   }
474 
475   // For 2-address instructions, the input live range is also the output
476   // live range. Remateralizing does not make progress on the that live range.
477   if (two_adr()) return false;
478 
479   // Check for rematerializing float constants, or not
480   if (!Matcher::rematerialize_float_constants) {
481     int op = ideal_Opcode();
482     if (op == Op_ConF || op == Op_ConD) {
483       return false;
484     }
485   }
486 
487   // Defining flags - can&#39;t spill these! Must remateralize.
488   if (ideal_reg() == Op_RegFlags) {
489     return true;
490   }
491 
492   // Stretching lots of inputs - don&#39;t do it.
493   if (req() &gt; 2) {
494     return false;
495   }
496 
497   if (req() == 2 &amp;&amp; in(1) &amp;&amp; in(1)-&gt;ideal_reg() == Op_RegFlags) {
498     // In(1) will be rematerialized, too.
499     // Stretching lots of inputs - don&#39;t do it.
500     if (in(1)-&gt;req() &gt; 2) {
501       return false;
502     }
503   }
504 
505   // Don&#39;t remateralize somebody with bound inputs - it stretches a
506   // fixed register lifetime.
507   uint idx = oper_input_base();
508   if (req() &gt; idx) {
509     const RegMask &amp;rm = in_RegMask(idx);
510     if (rm.is_bound(ideal_reg())) {
511       return false;
512     }
513   }
514 
515   return true;
516 }
517 
518 #ifndef PRODUCT
519 //------------------------------dump_spec--------------------------------------
520 // Print any per-operand special info
521 void MachNode::dump_spec(outputStream *st) const {
522   uint cnt = num_opnds();
523   for( uint i=0; i&lt;cnt; i++ ) {
524     if (_opnds[i] != NULL) {
525       _opnds[i]-&gt;dump_spec(st);
526     } else {
527       st-&gt;print(&quot; _&quot;);
528     }
529   }
530   const TypePtr *t = adr_type();
531   if( t ) {
532     Compile* C = Compile::current();
533     if( C-&gt;alias_type(t)-&gt;is_volatile() )
534       st-&gt;print(&quot; Volatile!&quot;);
535   }
536 }
537 
538 //------------------------------dump_format------------------------------------
539 // access to virtual
540 void MachNode::dump_format(PhaseRegAlloc *ra, outputStream *st) const {
541   format(ra, st); // access to virtual
542 }
543 #endif
544 
545 //=============================================================================
546 #ifndef PRODUCT
547 void MachTypeNode::dump_spec(outputStream *st) const {
548   if (_bottom_type != NULL) {
549     _bottom_type-&gt;dump_on(st);
550   } else {
551     st-&gt;print(&quot; NULL&quot;);
552   }
553 }
554 #endif
555 
556 
557 //=============================================================================
558 int MachConstantNode::constant_offset() {
559   // Bind the offset lazily.
560   if (_constant.offset() == -1) {
561     ConstantTable&amp; constant_table = Compile::current()-&gt;output()-&gt;constant_table();
562     int offset = constant_table.find_offset(_constant);
563     // If called from Compile::scratch_emit_size return the
564     // pre-calculated offset.
565     // NOTE: If the AD file does some table base offset optimizations
566     // later the AD file needs to take care of this fact.
567     if (Compile::current()-&gt;output()-&gt;in_scratch_emit_size()) {
568       return constant_table.calculate_table_base_offset() + offset;
569     }
570     _constant.set_offset(constant_table.table_base_offset() + offset);
571   }
572   return _constant.offset();
573 }
574 
575 int MachConstantNode::constant_offset_unchecked() const {
576   return _constant.offset();
577 }
578 
579 //=============================================================================
580 #ifndef PRODUCT
581 void MachNullCheckNode::format( PhaseRegAlloc *ra_, outputStream *st ) const {
582   int reg = ra_-&gt;get_reg_first(in(1)-&gt;in(_vidx));
583   st-&gt;print(&quot;%s %s&quot;, Name(), Matcher::regName[reg]);
584 }
585 #endif
586 
587 void MachNullCheckNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
588   // only emits entries in the null-pointer exception handler table
589 }
590 void MachNullCheckNode::label_set(Label* label, uint block_num) {
591   // Nothing to emit
592 }
593 void MachNullCheckNode::save_label( Label** label, uint* block_num ) {
594   // Nothing to emit
595 }
596 
597 const RegMask &amp;MachNullCheckNode::in_RegMask( uint idx ) const {
598   if( idx == 0 ) return RegMask::Empty;
599   else return in(1)-&gt;as_Mach()-&gt;out_RegMask();
600 }
601 
602 //=============================================================================
603 const Type *MachProjNode::bottom_type() const {
604   if( _ideal_reg == fat_proj ) return Type::BOTTOM;
605   // Try the normal mechanism first
606   const Type *t = in(0)-&gt;bottom_type();
607   if( t-&gt;base() == Type::Tuple ) {
608     const TypeTuple *tt = t-&gt;is_tuple();
609     if (_con &lt; tt-&gt;cnt())
610       return tt-&gt;field_at(_con);
611   }
612   // Else use generic type from ideal register set
613   assert((uint)_ideal_reg &lt; (uint)_last_machine_leaf &amp;&amp; Type::mreg2type[_ideal_reg], &quot;in bounds&quot;);
614   return Type::mreg2type[_ideal_reg];
615 }
616 
617 const TypePtr *MachProjNode::adr_type() const {
618   if (bottom_type() == Type::MEMORY) {
619     // in(0) might be a narrow MemBar; otherwise we will report TypePtr::BOTTOM
620     Node* ctrl = in(0);
621     if (ctrl == NULL)  return NULL; // node is dead
622     const TypePtr* adr_type = ctrl-&gt;adr_type();
623     #ifdef ASSERT
624     if (!VMError::is_error_reported() &amp;&amp; !Node::in_dump())
625       assert(adr_type != NULL, &quot;source must have adr_type&quot;);
626     #endif
627     return adr_type;
628   }
629   assert(bottom_type()-&gt;base() != Type::Memory, &quot;no other memories?&quot;);
630   return NULL;
631 }
632 
633 #ifndef PRODUCT
634 void MachProjNode::dump_spec(outputStream *st) const {
635   ProjNode::dump_spec(st);
636   switch (_ideal_reg) {
637   case unmatched_proj:  st-&gt;print(&quot;/unmatched&quot;);                           break;
638   case fat_proj:        st-&gt;print(&quot;/fat&quot;); if (WizardMode) _rout.dump(st); break;
639   }
640 }
641 #endif
642 
643 //=============================================================================
644 #ifndef PRODUCT
645 void MachIfNode::dump_spec(outputStream *st) const {
646   st-&gt;print(&quot;P=%f, C=%f&quot;,_prob, _fcnt);
647 }
648 #endif
649 
650 //=============================================================================
651 uint MachReturnNode::size_of() const { return sizeof(*this); }
652 
653 //------------------------------Registers--------------------------------------
654 const RegMask &amp;MachReturnNode::in_RegMask( uint idx ) const {
655   return _in_rms[idx];
656 }
657 
658 const TypePtr *MachReturnNode::adr_type() const {
659   // most returns and calls are assumed to consume &amp; modify all of memory
660   // the matcher will copy non-wide adr_types from ideal originals
661   return _adr_type;
662 }
663 
664 //=============================================================================
665 const Type *MachSafePointNode::bottom_type() const {  return TypeTuple::MEMBAR; }
666 
667 //------------------------------Registers--------------------------------------
668 const RegMask &amp;MachSafePointNode::in_RegMask( uint idx ) const {
669   // Values in the domain use the users calling convention, embodied in the
670   // _in_rms array of RegMasks.
671   if( idx &lt; TypeFunc::Parms ) return _in_rms[idx];
672 
673   if (idx == TypeFunc::Parms &amp;&amp;
674       ideal_Opcode() == Op_SafePoint) {
675     return MachNode::in_RegMask(idx);
676   }
677 
678   // Values outside the domain represent debug info
679   assert(in(idx)-&gt;ideal_reg() != Op_RegFlags, &quot;flags register is not spillable&quot;);
680   return *Compile::current()-&gt;matcher()-&gt;idealreg2spillmask[in(idx)-&gt;ideal_reg()];
681 }
682 
683 
684 //=============================================================================
685 
686 bool MachCallNode::cmp( const Node &amp;n ) const
687 { return _tf == ((MachCallNode&amp;)n)._tf; }
688 const Type *MachCallNode::bottom_type() const { return tf()-&gt;range_cc(); }
689 const Type* MachCallNode::Value(PhaseGVN* phase) const { return tf()-&gt;range_cc(); }
690 
691 #ifndef PRODUCT
692 void MachCallNode::dump_spec(outputStream *st) const {
693   st-&gt;print(&quot;# &quot;);
694   if (tf() != NULL)  tf()-&gt;dump_on(st);
695   if (_cnt != COUNT_UNKNOWN)  st-&gt;print(&quot; C=%f&quot;,_cnt);
696   if (jvms() != NULL)  jvms()-&gt;dump_spec(st);
697 }
698 #endif
699 
700 bool MachCallNode::return_value_is_used() const {
701   if (tf()-&gt;range_sig()-&gt;cnt() == TypeFunc::Parms) {
702     // void return
703     return false;
704   }
705 
706   assert(tf()-&gt;returns_inline_type_as_fields(), &quot;multiple return values not supported&quot;);
707 
708   // find the projection corresponding to the return value
709   for (DUIterator_Fast imax, i = fast_outs(imax); i &lt; imax; i++) {
710     Node *use = fast_out(i);
711     if (!use-&gt;is_Proj()) continue;
712     if (use-&gt;as_Proj()-&gt;_con == TypeFunc::Parms) {
713       return true;
714     }
715   }
716   return false;
717 }
718 
719 // Similar to cousin class CallNode::returns_pointer
720 // Because this is used in deoptimization, we want the type info, not the data
721 // flow info; the interpreter will &quot;use&quot; things that are dead to the optimizer.
722 bool MachCallNode::returns_pointer() const {
723   const TypeTuple *r = tf()-&gt;range_sig();
724   return (r-&gt;cnt() &gt; TypeFunc::Parms &amp;&amp;
725           r-&gt;field_at(TypeFunc::Parms)-&gt;isa_ptr());
726 }
727 
728 bool MachCallNode::returns_vt() const {
729   return tf()-&gt;returns_inline_type_as_fields();
730 }
731 
732 //------------------------------Registers--------------------------------------
733 const RegMask &amp;MachCallNode::in_RegMask(uint idx) const {
734   // Values in the domain use the users calling convention, embodied in the
735   // _in_rms array of RegMasks.
736   if (entry_point() == NULL &amp;&amp; idx == TypeFunc::Parms) {
737     // Null entry point is a special cast where the target of the call
738     // is in a register.
739     return MachNode::in_RegMask(idx);
740   }
741   if (idx &lt; tf()-&gt;domain_sig()-&gt;cnt()) {
742     return _in_rms[idx];
743   }
744   if (idx == mach_constant_base_node_input()) {
745     return MachConstantBaseNode::static_out_RegMask();
746   }
747   // Values outside the domain represent debug info
748   return *Compile::current()-&gt;matcher()-&gt;idealreg2debugmask[in(idx)-&gt;ideal_reg()];
749 }
750 
751 //=============================================================================
752 uint MachCallJavaNode::size_of() const { return sizeof(*this); }
753 bool MachCallJavaNode::cmp( const Node &amp;n ) const {
754   MachCallJavaNode &amp;call = (MachCallJavaNode&amp;)n;
755   return MachCallNode::cmp(call) &amp;&amp; _method-&gt;equals(call._method) &amp;&amp;
756          _override_symbolic_info == call._override_symbolic_info;
757 }
758 #ifndef PRODUCT
759 void MachCallJavaNode::dump_spec(outputStream *st) const {
760   if (_method_handle_invoke)
761     st-&gt;print(&quot;MethodHandle &quot;);
762   if (_method) {
763     _method-&gt;print_short_name(st);
764     st-&gt;print(&quot; &quot;);
765   }
766   MachCallNode::dump_spec(st);
767 }
768 #endif
769 
770 //------------------------------Registers--------------------------------------
771 const RegMask &amp;MachCallJavaNode::in_RegMask(uint idx) const {
772   // Values in the domain use the users calling convention, embodied in the
773   // _in_rms array of RegMasks.
774   if (idx &lt; tf()-&gt;domain_cc()-&gt;cnt()) {
775     return _in_rms[idx];
776   }
777   if (idx == mach_constant_base_node_input()) {
778     return MachConstantBaseNode::static_out_RegMask();
779   }
780   // Values outside the domain represent debug info
781   Matcher* m = Compile::current()-&gt;matcher();
782   // If this call is a MethodHandle invoke we have to use a different
783   // debugmask which does not include the register we use to save the
784   // SP over MH invokes.
785   RegMask** debugmask = _method_handle_invoke ? m-&gt;idealreg2mhdebugmask : m-&gt;idealreg2debugmask;
786   return *debugmask[in(idx)-&gt;ideal_reg()];
787 }
788 
789 //=============================================================================
790 uint MachCallStaticJavaNode::size_of() const { return sizeof(*this); }
791 bool MachCallStaticJavaNode::cmp( const Node &amp;n ) const {
792   MachCallStaticJavaNode &amp;call = (MachCallStaticJavaNode&amp;)n;
793   return MachCallJavaNode::cmp(call) &amp;&amp; _name == call._name;
794 }
795 
796 //----------------------------uncommon_trap_request----------------------------
797 // If this is an uncommon trap, return the request code, else zero.
798 int MachCallStaticJavaNode::uncommon_trap_request() const {
799   if (_name != NULL &amp;&amp; !strcmp(_name, &quot;uncommon_trap&quot;)) {
800     return CallStaticJavaNode::extract_uncommon_trap_request(this);
801   }
802   return 0;
803 }
804 
805 #ifndef PRODUCT
806 // Helper for summarizing uncommon_trap arguments.
807 void MachCallStaticJavaNode::dump_trap_args(outputStream *st) const {
808   int trap_req = uncommon_trap_request();
809   if (trap_req != 0) {
810     char buf[100];
811     st-&gt;print(&quot;(%s)&quot;,
812                Deoptimization::format_trap_request(buf, sizeof(buf),
813                                                    trap_req));
814   }
815 }
816 
817 void MachCallStaticJavaNode::dump_spec(outputStream *st) const {
818   st-&gt;print(&quot;Static &quot;);
819   if (_name != NULL) {
820     st-&gt;print(&quot;wrapper for: %s&quot;, _name );
821     dump_trap_args(st);
822     st-&gt;print(&quot; &quot;);
823   }
824   MachCallJavaNode::dump_spec(st);
825 }
826 #endif
827 
828 //=============================================================================
829 #ifndef PRODUCT
830 void MachCallDynamicJavaNode::dump_spec(outputStream *st) const {
831   st-&gt;print(&quot;Dynamic &quot;);
832   MachCallJavaNode::dump_spec(st);
833 }
834 #endif
835 //=============================================================================
836 uint MachCallRuntimeNode::size_of() const { return sizeof(*this); }
837 bool MachCallRuntimeNode::cmp( const Node &amp;n ) const {
838   MachCallRuntimeNode &amp;call = (MachCallRuntimeNode&amp;)n;
839   return MachCallNode::cmp(call) &amp;&amp; !strcmp(_name,call._name);
840 }
841 #ifndef PRODUCT
842 void MachCallRuntimeNode::dump_spec(outputStream *st) const {
843   st-&gt;print(&quot;%s &quot;,_name);
844   MachCallNode::dump_spec(st);
845 }
846 #endif
847 //=============================================================================
848 // A shared JVMState for all HaltNodes.  Indicates the start of debug info
849 // is at TypeFunc::Parms.  Only required for SOE register spill handling -
850 // to indicate where the stack-slot-only debug info inputs begin.
851 // There is no other JVM state needed here.
852 JVMState jvms_for_throw(0);
853 JVMState *MachHaltNode::jvms() const {
854   return &amp;jvms_for_throw;
855 }
856 
857 uint MachMemBarNode::size_of() const { return sizeof(*this); }
858 
859 const TypePtr *MachMemBarNode::adr_type() const {
860   return _adr_type;
861 }
862 
863 
864 //=============================================================================
865 #ifndef PRODUCT
866 void labelOper::int_format(PhaseRegAlloc *ra, const MachNode *node, outputStream *st) const {
867   st-&gt;print(&quot;B%d&quot;, _block_num);
868 }
869 #endif // PRODUCT
870 
871 //=============================================================================
872 #ifndef PRODUCT
873 void methodOper::int_format(PhaseRegAlloc *ra, const MachNode *node, outputStream *st) const {
874   st-&gt;print(INTPTR_FORMAT, _method);
875 }
876 #endif // PRODUCT
    </pre>
  </body>
</html>