============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 11:31:52 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(167)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(187)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(188)
HDL-1007 : undeclared symbol 'pwm_a', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(272)
HDL-1007 : undeclared symbol 'pwm_b', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(272)
HDL-1007 : undeclared symbol 'pwm_c', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(272)
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.184685s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (39.6%)

RUN-1004 : used memory is 233 MB, reserved memory is 208 MB, peak memory is 237 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1053 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5529 instances
RUN-0007 : 2083 luts, 2456 seqs, 605 mslices, 330 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7239 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5575 nets have 2 pins
RUN-1001 : 1250 nets have [3 - 5] pins
RUN-1001 : 159 nets have [6 - 10] pins
RUN-1001 : 138 nets have [11 - 20] pins
RUN-1001 : 102 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     506     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1748     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  56   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5527 instances, 2083 luts, 2456 seqs, 935 slices, 134 macros(935 instances: 605 mslices 330 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1803 pins
PHY-0007 : Cell area utilization is 67%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 924853
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 67%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 601360, overlap = 95.5938
PHY-3002 : Step(2): len = 561439, overlap = 108.219
PHY-3002 : Step(3): len = 383897, overlap = 155.219
PHY-3002 : Step(4): len = 358296, overlap = 166.031
PHY-3002 : Step(5): len = 311923, overlap = 177.719
PHY-3002 : Step(6): len = 284753, overlap = 193.375
PHY-3002 : Step(7): len = 258079, overlap = 223.625
PHY-3002 : Step(8): len = 217994, overlap = 243.906
PHY-3002 : Step(9): len = 199769, overlap = 259.594
PHY-3002 : Step(10): len = 188389, overlap = 284.312
PHY-3002 : Step(11): len = 174655, overlap = 298.094
PHY-3002 : Step(12): len = 163204, overlap = 313.531
PHY-3002 : Step(13): len = 153982, overlap = 328.969
PHY-3002 : Step(14): len = 144451, overlap = 329.5
PHY-3002 : Step(15): len = 138141, overlap = 334.438
PHY-3002 : Step(16): len = 137810, overlap = 340.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.23861e-06
PHY-3002 : Step(17): len = 139752, overlap = 333.938
PHY-3002 : Step(18): len = 140443, overlap = 332.25
PHY-3002 : Step(19): len = 136039, overlap = 318.906
PHY-3002 : Step(20): len = 136506, overlap = 318.281
PHY-3002 : Step(21): len = 146132, overlap = 282.5
PHY-3002 : Step(22): len = 147180, overlap = 274.719
PHY-3002 : Step(23): len = 146733, overlap = 269.719
PHY-3002 : Step(24): len = 142872, overlap = 261.781
PHY-3002 : Step(25): len = 141827, overlap = 252.938
PHY-3002 : Step(26): len = 142892, overlap = 253
PHY-3002 : Step(27): len = 139703, overlap = 246.719
PHY-3002 : Step(28): len = 138772, overlap = 241.219
PHY-3002 : Step(29): len = 136619, overlap = 239.125
PHY-3002 : Step(30): len = 132431, overlap = 245.062
PHY-3002 : Step(31): len = 130353, overlap = 243.406
PHY-3002 : Step(32): len = 129522, overlap = 249.844
PHY-3002 : Step(33): len = 129372, overlap = 244.812
PHY-3002 : Step(34): len = 126132, overlap = 233.656
PHY-3002 : Step(35): len = 125817, overlap = 222.312
PHY-3002 : Step(36): len = 125296, overlap = 216
PHY-3002 : Step(37): len = 125105, overlap = 208.312
PHY-3002 : Step(38): len = 124059, overlap = 194.125
PHY-3002 : Step(39): len = 122483, overlap = 187.938
PHY-3002 : Step(40): len = 122357, overlap = 186.156
PHY-3002 : Step(41): len = 121994, overlap = 185.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.44772e-05
PHY-3002 : Step(42): len = 123385, overlap = 175.094
PHY-3002 : Step(43): len = 123742, overlap = 174.719
PHY-3002 : Step(44): len = 124976, overlap = 174.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.56419e-05
PHY-3002 : Step(45): len = 128529, overlap = 172.312
PHY-3002 : Step(46): len = 129132, overlap = 169.875
PHY-3002 : Step(47): len = 131086, overlap = 150.406
PHY-3002 : Step(48): len = 132188, overlap = 152.75
PHY-3002 : Step(49): len = 135716, overlap = 152.875
PHY-3002 : Step(50): len = 138689, overlap = 155.906
PHY-3002 : Step(51): len = 138602, overlap = 140.5
PHY-3002 : Step(52): len = 139341, overlap = 134.688
PHY-3002 : Step(53): len = 141611, overlap = 127.781
PHY-3002 : Step(54): len = 143428, overlap = 117.938
PHY-3002 : Step(55): len = 141342, overlap = 111.156
PHY-3002 : Step(56): len = 140836, overlap = 108.844
PHY-3002 : Step(57): len = 140607, overlap = 109.562
PHY-3002 : Step(58): len = 140629, overlap = 108.75
PHY-3002 : Step(59): len = 140516, overlap = 107.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.12838e-05
PHY-3002 : Step(60): len = 142083, overlap = 108.562
PHY-3002 : Step(61): len = 144197, overlap = 106.219
PHY-3002 : Step(62): len = 144345, overlap = 105.688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 73%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7239.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 218144, over cnt = 985(8%), over = 5710, worst = 49
PHY-1001 : End global iterations;  0.463358s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (33.7%)

PHY-1001 : Congestion index: top1 = 103.40, top5 = 83.15, top10 = 73.20, top15 = 66.24.
PHY-3001 : End congestion estimation;  0.537827s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (37.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45256e-06
PHY-3002 : Step(63): len = 170673, overlap = 152.156
PHY-3002 : Step(64): len = 168755, overlap = 157.75
PHY-3002 : Step(65): len = 158745, overlap = 172.844
PHY-3002 : Step(66): len = 156581, overlap = 180.094
PHY-3002 : Step(67): len = 153199, overlap = 174.125
PHY-3002 : Step(68): len = 152956, overlap = 191.688
PHY-3002 : Step(69): len = 147898, overlap = 198.062
PHY-3002 : Step(70): len = 142327, overlap = 210.438
PHY-3002 : Step(71): len = 139733, overlap = 216.938
PHY-3002 : Step(72): len = 137295, overlap = 222.938
PHY-3002 : Step(73): len = 135158, overlap = 230.875
PHY-3002 : Step(74): len = 135273, overlap = 225.531
PHY-3002 : Step(75): len = 132995, overlap = 246.719
PHY-3002 : Step(76): len = 132667, overlap = 247.25
PHY-3002 : Step(77): len = 131108, overlap = 248.156
PHY-3002 : Step(78): len = 131084, overlap = 245.031
PHY-3002 : Step(79): len = 131299, overlap = 239.688
PHY-3002 : Step(80): len = 129224, overlap = 241.531
PHY-3002 : Step(81): len = 128036, overlap = 259.625
PHY-3002 : Step(82): len = 127989, overlap = 257.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90513e-06
PHY-3002 : Step(83): len = 128013, overlap = 256
PHY-3002 : Step(84): len = 129589, overlap = 252.375
PHY-3002 : Step(85): len = 134063, overlap = 234.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.57749e-06
PHY-3002 : Step(86): len = 132695, overlap = 229.219
PHY-3002 : Step(87): len = 136797, overlap = 224.719
PHY-3002 : Step(88): len = 144496, overlap = 171.406
PHY-3002 : Step(89): len = 146561, overlap = 165.688
PHY-3002 : Step(90): len = 147411, overlap = 157.969
PHY-3002 : Step(91): len = 145370, overlap = 154.281
PHY-3002 : Step(92): len = 145583, overlap = 146
PHY-3002 : Step(93): len = 145779, overlap = 143.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.7155e-05
PHY-3002 : Step(94): len = 144932, overlap = 142.531
PHY-3002 : Step(95): len = 144932, overlap = 142.531
PHY-3002 : Step(96): len = 145492, overlap = 143.156
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.77568e-05
PHY-3002 : Step(97): len = 152964, overlap = 136.188
PHY-3002 : Step(98): len = 158863, overlap = 125.406
PHY-3002 : Step(99): len = 159251, overlap = 103.812
PHY-3002 : Step(100): len = 160730, overlap = 90.6562
PHY-3002 : Step(101): len = 160215, overlap = 96.8125
PHY-3002 : Step(102): len = 159847, overlap = 92.4062
PHY-3002 : Step(103): len = 159787, overlap = 98.5625
PHY-3002 : Step(104): len = 158870, overlap = 94.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.55135e-05
PHY-3002 : Step(105): len = 161343, overlap = 76.5
PHY-3002 : Step(106): len = 162390, overlap = 75.625
PHY-3002 : Step(107): len = 164255, overlap = 76.875
PHY-3002 : Step(108): len = 165426, overlap = 75.125
PHY-3002 : Step(109): len = 167038, overlap = 71.8438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000111027
PHY-3002 : Step(110): len = 169366, overlap = 70.25
PHY-3002 : Step(111): len = 172592, overlap = 68.7812
PHY-3002 : Step(112): len = 175804, overlap = 63.25
PHY-3002 : Step(113): len = 175973, overlap = 57
PHY-3002 : Step(114): len = 175352, overlap = 56.8125
PHY-3002 : Step(115): len = 175241, overlap = 54.4375
PHY-3002 : Step(116): len = 175242, overlap = 55.9062
PHY-3002 : Step(117): len = 174882, overlap = 57.875
PHY-3002 : Step(118): len = 175273, overlap = 55.0625
PHY-3002 : Step(119): len = 175254, overlap = 54.375
PHY-3002 : Step(120): len = 174279, overlap = 56.6875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000222054
PHY-3002 : Step(121): len = 175698, overlap = 53.625
PHY-3002 : Step(122): len = 177353, overlap = 52.8438
PHY-3002 : Step(123): len = 179608, overlap = 53.0625
PHY-3002 : Step(124): len = 179915, overlap = 47.6562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000429339
PHY-3002 : Step(125): len = 180746, overlap = 46.3438
PHY-3002 : Step(126): len = 186170, overlap = 38.1562
PHY-3002 : Step(127): len = 190794, overlap = 36.25
PHY-3002 : Step(128): len = 190618, overlap = 33.75
PHY-3002 : Step(129): len = 190132, overlap = 30.0312
PHY-3002 : Step(130): len = 189736, overlap = 29.2812
PHY-3002 : Step(131): len = 188983, overlap = 31.2188
PHY-3002 : Step(132): len = 188143, overlap = 38.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000799887
PHY-3002 : Step(133): len = 188792, overlap = 36.2812
PHY-3002 : Step(134): len = 190404, overlap = 38.1562
PHY-3002 : Step(135): len = 194010, overlap = 40.4375
PHY-3002 : Step(136): len = 196592, overlap = 34.6875
PHY-3002 : Step(137): len = 197881, overlap = 37.1875
PHY-3002 : Step(138): len = 198346, overlap = 36.0938
PHY-3002 : Step(139): len = 197758, overlap = 38.0938
PHY-3002 : Step(140): len = 197051, overlap = 39
PHY-3002 : Step(141): len = 196697, overlap = 41.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00151186
PHY-3002 : Step(142): len = 197117, overlap = 41.9688
PHY-3002 : Step(143): len = 198639, overlap = 42.4688
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 73%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10/7239.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 227728, over cnt = 1000(9%), over = 5218, worst = 38
PHY-1001 : End global iterations;  0.444346s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.2%)

PHY-1001 : Congestion index: top1 = 80.28, top5 = 67.23, top10 = 60.67, top15 = 56.09.
PHY-3001 : End congestion estimation;  0.528039s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (47.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.2488e-05
PHY-3002 : Step(144): len = 195632, overlap = 206.094
PHY-3002 : Step(145): len = 189881, overlap = 186.375
PHY-3002 : Step(146): len = 184439, overlap = 174.469
PHY-3002 : Step(147): len = 181393, overlap = 191.969
PHY-3002 : Step(148): len = 178932, overlap = 187.5
PHY-3002 : Step(149): len = 175312, overlap = 178.875
PHY-3002 : Step(150): len = 173385, overlap = 189.75
PHY-3002 : Step(151): len = 170333, overlap = 182.938
PHY-3002 : Step(152): len = 168537, overlap = 179.125
PHY-3002 : Step(153): len = 166605, overlap = 182.812
PHY-3002 : Step(154): len = 164982, overlap = 185.688
PHY-3002 : Step(155): len = 163908, overlap = 186.625
PHY-3002 : Step(156): len = 163070, overlap = 180.906
PHY-3002 : Step(157): len = 162702, overlap = 176.594
PHY-3002 : Step(158): len = 161700, overlap = 180.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000124976
PHY-3002 : Step(159): len = 162993, overlap = 176.469
PHY-3002 : Step(160): len = 163941, overlap = 167
PHY-3002 : Step(161): len = 164887, overlap = 166.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000205634
PHY-3002 : Step(162): len = 165836, overlap = 160.438
PHY-3002 : Step(163): len = 166827, overlap = 160.469
PHY-3002 : Step(164): len = 168506, overlap = 163.062
PHY-3002 : Step(165): len = 169692, overlap = 161.438
PHY-3002 : Step(166): len = 170254, overlap = 158.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000411268
PHY-3002 : Step(167): len = 170936, overlap = 154.125
PHY-3002 : Step(168): len = 171700, overlap = 154.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000665432
PHY-3002 : Step(169): len = 172448, overlap = 151.406
PHY-3002 : Step(170): len = 173432, overlap = 149.844
PHY-3002 : Step(171): len = 177506, overlap = 133.688
PHY-3002 : Step(172): len = 179936, overlap = 125.969
PHY-3002 : Step(173): len = 180087, overlap = 122.875
PHY-3002 : Step(174): len = 179969, overlap = 126
PHY-3002 : Step(175): len = 179803, overlap = 122.719
PHY-3002 : Step(176): len = 179846, overlap = 121.656
PHY-3002 : Step(177): len = 180225, overlap = 123.094
PHY-3002 : Step(178): len = 180695, overlap = 126.156
PHY-3002 : Step(179): len = 181158, overlap = 122.75
PHY-3002 : Step(180): len = 181496, overlap = 120.875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 120.88 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 150/7239.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 219104, over cnt = 1140(10%), over = 4823, worst = 27
PHY-1001 : End global iterations;  0.504511s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (46.5%)

PHY-1001 : Congestion index: top1 = 83.33, top5 = 65.33, top10 = 58.37, top15 = 54.30.
PHY-1001 : End incremental global routing;  0.577684s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (48.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 28407, tnet num: 7237, tinst num: 5527, tnode num: 37695, tedge num: 48734.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.574439s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (35.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.274694s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (40.5%)

OPT-1001 : Current memory(MB): used = 329, reserve = 306, peak = 329.
OPT-1001 : End physical optimization;  1.329545s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (41.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2083 LUT to BLE ...
SYN-4008 : Packed 2083 LUT and 664 SEQ to BLE.
SYN-4003 : Packing 1792 remaining SEQ's ...
SYN-4005 : Packed 1263 SEQ with LUT/SLICE
SYN-4006 : 329 single LUT's are left
SYN-4006 : 529 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2612/3672 primitive instances ...
PHY-3001 : End packing;  0.342690s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (45.6%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2438 instances
RUN-1001 : 1192 mslices, 1191 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6640 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4949 nets have 2 pins
RUN-1001 : 1272 nets have [3 - 5] pins
RUN-1001 : 175 nets have [6 - 10] pins
RUN-1001 : 145 nets have [11 - 20] pins
RUN-1001 : 84 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 2436 instances, 2383 slices, 134 macros(935 instances: 605 mslices 330 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1044 pins
PHY-3001 : Cell area utilization is 85%
PHY-3001 : After packing: Len = 187241, Over = 187.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 85%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3396/6640.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 229080, over cnt = 1101(9%), over = 3230, worst = 23
PHY-1002 : len = 247792, over cnt = 829(7%), over = 1584, worst = 10
PHY-1002 : len = 258768, over cnt = 403(3%), over = 710, worst = 10
PHY-1002 : len = 273608, over cnt = 34(0%), over = 34, worst = 1
PHY-1002 : len = 275984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.150124s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (35.3%)

PHY-1001 : Congestion index: top1 = 69.79, top5 = 60.10, top10 = 55.79, top15 = 52.84.
PHY-3001 : End congestion estimation;  1.247755s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (35.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.04874e-05
PHY-3002 : Step(181): len = 173986, overlap = 192.75
PHY-3002 : Step(182): len = 171961, overlap = 211
PHY-3002 : Step(183): len = 169491, overlap = 220.25
PHY-3002 : Step(184): len = 168062, overlap = 216.5
PHY-3002 : Step(185): len = 167583, overlap = 212.75
PHY-3002 : Step(186): len = 165578, overlap = 209.75
PHY-3002 : Step(187): len = 163748, overlap = 222.5
PHY-3002 : Step(188): len = 161504, overlap = 217.75
PHY-3002 : Step(189): len = 159489, overlap = 221.25
PHY-3002 : Step(190): len = 159202, overlap = 224
PHY-3002 : Step(191): len = 158760, overlap = 224
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09748e-05
PHY-3002 : Step(192): len = 162723, overlap = 205.75
PHY-3002 : Step(193): len = 164001, overlap = 204.75
PHY-3002 : Step(194): len = 165645, overlap = 200.25
PHY-3002 : Step(195): len = 166468, overlap = 193.75
PHY-3002 : Step(196): len = 166990, overlap = 192.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.19497e-05
PHY-3002 : Step(197): len = 169556, overlap = 181.75
PHY-3002 : Step(198): len = 171700, overlap = 179.5
PHY-3002 : Step(199): len = 174975, overlap = 173.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000163899
PHY-3002 : Step(200): len = 175282, overlap = 163.75
PHY-3002 : Step(201): len = 178198, overlap = 153.75
PHY-3002 : Step(202): len = 183632, overlap = 154.75
PHY-3002 : Step(203): len = 185099, overlap = 146
PHY-3002 : Step(204): len = 185072, overlap = 141.75
PHY-3002 : Step(205): len = 185053, overlap = 134
PHY-3002 : Step(206): len = 185292, overlap = 135.25
PHY-3002 : Step(207): len = 186067, overlap = 131.75
PHY-3002 : Step(208): len = 186768, overlap = 133.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000286388
PHY-3002 : Step(209): len = 188307, overlap = 135.5
PHY-3002 : Step(210): len = 190420, overlap = 132.5
PHY-3002 : Step(211): len = 191718, overlap = 130.5
PHY-3002 : Step(212): len = 192393, overlap = 128.75
PHY-3002 : Step(213): len = 193084, overlap = 125
PHY-3002 : Step(214): len = 193696, overlap = 124.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000478484
PHY-3002 : Step(215): len = 195112, overlap = 120.25
PHY-3002 : Step(216): len = 196725, overlap = 123.5
PHY-3002 : Step(217): len = 198440, overlap = 120.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.470753s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (29.9%)

PHY-3001 : Trial Legalized: Len = 228192
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 358/6640.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 277328, over cnt = 1073(9%), over = 1930, worst = 9
PHY-1002 : len = 284808, over cnt = 762(6%), over = 1151, worst = 8
PHY-1002 : len = 293232, over cnt = 391(3%), over = 547, worst = 8
PHY-1002 : len = 304144, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 305200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.163014s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (41.6%)

PHY-1001 : Congestion index: top1 = 62.22, top5 = 57.77, top10 = 54.25, top15 = 52.05.
PHY-3001 : End congestion estimation;  1.277225s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (42.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112527
PHY-3002 : Step(218): len = 207944, overlap = 77
PHY-3002 : Step(219): len = 202385, overlap = 98.75
PHY-3002 : Step(220): len = 201086, overlap = 97.75
PHY-3002 : Step(221): len = 200182, overlap = 100.5
PHY-3002 : Step(222): len = 199522, overlap = 101.75
PHY-3002 : Step(223): len = 198589, overlap = 100.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000225055
PHY-3002 : Step(224): len = 199783, overlap = 95.5
PHY-3002 : Step(225): len = 200560, overlap = 94.75
PHY-3002 : Step(226): len = 200965, overlap = 93
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000413098
PHY-3002 : Step(227): len = 202049, overlap = 88.75
PHY-3002 : Step(228): len = 203441, overlap = 85
PHY-3002 : Step(229): len = 204972, overlap = 83
PHY-3002 : Step(230): len = 206240, overlap = 83.5
PHY-3002 : Step(231): len = 206968, overlap = 83.5
PHY-3002 : Step(232): len = 207343, overlap = 82.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 214296, Over = 0
PHY-3001 : Spreading special nets. 58 overflows in 930 tiles.
PHY-3001 : End spreading;  0.021573s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.4%)

PHY-3001 : 100 instances has been re-located, deltaX = 35, deltaY = 68, maxDist = 3.
PHY-3001 : Final: Len = 216146, Over = 0
RUN-1003 : finish command "place" in  14.462006s wall, 4.812500s user + 0.593750s system = 5.406250s CPU (37.4%)

RUN-1004 : used memory is 303 MB, reserved memory is 278 MB, peak memory is 331 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.119247s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (68.4%)

RUN-1004 : used memory is 296 MB, reserved memory is 274 MB, peak memory is 374 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2438 instances
RUN-1001 : 1192 mslices, 1191 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6640 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4949 nets have 2 pins
RUN-1001 : 1272 nets have [3 - 5] pins
RUN-1001 : 175 nets have [6 - 10] pins
RUN-1001 : 145 nets have [11 - 20] pins
RUN-1001 : 84 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24477, tnet num: 6638, tinst num: 2436, tnode num: 30946, tedge num: 43321.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1192 mslices, 1191 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6638 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2938 clock pins, and constraint 6467 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 260664, over cnt = 1074(9%), over = 1947, worst = 9
PHY-1002 : len = 269424, over cnt = 716(6%), over = 1046, worst = 6
PHY-1002 : len = 280128, over cnt = 276(2%), over = 350, worst = 5
PHY-1002 : len = 286544, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 288112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.197864s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (40.4%)

PHY-1001 : Congestion index: top1 = 64.44, top5 = 58.12, top10 = 54.13, top15 = 51.53.
PHY-1001 : End global routing;  1.307614s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (39.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 384, reserve = 362, peak = 384.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 471, reserve = 450, peak = 471.
PHY-1001 : End build detailed router design. 1.920667s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (43.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 71688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.490751s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.6%)

PHY-1001 : Current memory(MB): used = 482, reserve = 461, peak = 482.
PHY-1001 : End phase 1; 0.492594s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 686200, over cnt = 1458(0%), over = 1474, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 485, reserve = 464, peak = 485.
PHY-1001 : End initial routed; 6.605879s wall, 3.046875s user + 0.062500s system = 3.109375s CPU (47.1%)

PHY-1001 : Current memory(MB): used = 485, reserve = 464, peak = 485.
PHY-1001 : End phase 2; 6.605932s wall, 3.046875s user + 0.062500s system = 3.109375s CPU (47.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 631296, over cnt = 493(0%), over = 495, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.342620s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (52.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 627888, over cnt = 160(0%), over = 160, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.782058s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (42.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 628280, over cnt = 62(0%), over = 62, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.341234s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (45.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 629400, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.222406s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (49.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 630416, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.192696s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 630824, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.180038s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (52.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 630824, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.207622s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 630816, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.055590s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 630840, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.062724s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 398 feed throughs used by 217 nets
PHY-1001 : End commit to database; 0.895829s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (40.1%)

PHY-1001 : Current memory(MB): used = 519, reserve = 499, peak = 519.
PHY-1001 : End phase 3; 6.353617s wall, 3.046875s user + 0.015625s system = 3.062500s CPU (48.2%)

PHY-1003 : Routed, final wirelength = 630840
PHY-1001 : Current memory(MB): used = 521, reserve = 501, peak = 521.
PHY-1001 : End export database. 0.017758s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.0%)

PHY-1001 : End detail routing;  15.533460s wall, 7.187500s user + 0.078125s system = 7.265625s CPU (46.8%)

RUN-1003 : finish command "route" in  17.836838s wall, 8.046875s user + 0.109375s system = 8.156250s CPU (45.7%)

RUN-1004 : used memory is 438 MB, reserved memory is 424 MB, peak memory is 521 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3991   out of   5824   68.53%
#reg                     2516   out of   5824   43.20%
#le                      4519
  #lut only              2003   out of   4519   44.32%
  #reg only               528   out of   4519   11.68%
  #lut&reg               1988   out of   4519   43.99%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                                                 Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                                   835
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                                   623
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_as5600_encoder/u_as5600_read/reg1_syn_51.q0    15
#4        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                                     1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |4519   |3056    |935     |2526    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |4351   |2971    |852     |2498    |11      |10      |
|    u_foc_controller      |foc_controller     |3318   |2146    |852     |1485    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |113    |73      |28      |70      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |346    |210     |116     |102     |0       |0       |
|        u_as5600_read     |i2c_register_read  |251    |156     |82      |76      |0       |0       |
|      u_foc_top           |foc_top            |2130   |1470    |565     |846     |11      |10      |
|        u_cartesian2polar |cartesian2polar    |449    |356     |87      |157     |8       |0       |
|        u_clark_tr        |clark_tr           |152    |95      |48      |89      |0       |0       |
|        u_id_pi           |pi_controller      |690    |422     |243     |221     |0       |6       |
|        u_park_tr         |park_tr            |214    |168     |44      |87      |2       |4       |
|          u_sincos        |sincos             |150    |122     |26      |56      |2       |0       |
|        u_svpwm           |svpwm              |493    |354     |118     |205     |1       |0       |
|      u_hall_encoder      |hall_encoder       |729    |393     |143     |467     |0       |0       |
|        u_divider         |Divider            |100    |77      |18      |63      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4928  
    #2          2       749   
    #3          3       418   
    #4          4       104   
    #5        5-10      199   
    #6        11-50     198   
    #7       51-100      6    
    #8       101-500     7    
    #9        >500       1    
  Average     2.47            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.271464s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (83.6%)

RUN-1004 : used memory is 435 MB, reserved memory is 417 MB, peak memory is 521 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2436
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6640, pip num: 55442
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 398
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1114 valid insts, and 157311 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.019500s wall, 25.359375s user + 0.062500s system = 25.421875s CPU (632.5%)

RUN-1004 : used memory is 453 MB, reserved memory is 439 MB, peak memory is 623 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_113152.log"
