---
title: "ğŸ›  ç¬¬6ç« : SPICEå®Ÿè·µæ¼”ç¿’"
---

---

# ğŸ›  å®Ÿè·µç·¨ã€€ç¬¬6ç« : SPICEå®Ÿè·µæ¼”ç¿’ | SPICE Practice for Devices and Circuits

æœ¬ç« ã§ã¯ã€**Edusemi-v4x ç‰¹åˆ¥ç·¨**ã§å­¦ã‚“ã  FinFET / GAA / CFET ã®æ¦‚å¿µã‚„  
**Wide Bandgap (SiC / GaN)** ã®ç‰¹å¾´ã‚’ã€SPICEã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã§å†ç¾ã—ã¦ç¢ºèªã—ã¾ã™ã€‚  
*This chapter reinforces concepts from the basics through hands-on SPICE simulations.*

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ | *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter6_spice_practice/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter6_spice_practice) |

---

## ğŸ“‘ æ¼”ç¿’å†…å®¹ | Exercises

### 1ï¸âƒ£ ãƒ‡ãƒã‚¤ã‚¹ç‰¹æ€§ | Device Characteristics  
[ğŸ“„ View File (Repo)](./devices/nmos_iv_characteristics.spice)

- **File**: `devices/nmos_iv_characteristics.spice`  
- **Run**: `.dc` ã§ Idâ€“Vdsã€Idâ€“Vgs ã‚«ãƒ¼ãƒ–ã‚’æç”»  
- **å­¦ã³ã®ãƒã‚¤ãƒ³ãƒˆ**: Vth æŠ½å‡ºã€é£½å’Œé ˜åŸŸãƒ»ç·šå½¢é ˜åŸŸã®å¢ƒç•Œ  
- *Extract threshold voltage, observe linear vs saturation regions*

---

### 2ï¸âƒ£ CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ | CMOS Inverter (FinFET vs GAA)  
[ğŸ“‚ View Folder (Repo)](./circuits)

- **Files**:  
  - `circuits/inv_cmos_finfet.spice`  
  - `circuits/inv_cmos_gaa.spice`  
  - `circuits/inv_common_models.inc`  
- **Run**: `.tran` ã§ä¼é”ç‰¹æ€§ï¼ˆVTCï¼‰ã¨é…å»¶ã‚’è¦³å¯Ÿ  
- **å­¦ã³ã®ãƒã‚¤ãƒ³ãƒˆ**: Vthãƒ»gmã®é•ã„ãŒãƒã‚¤ã‚ºãƒãƒ¼ã‚¸ãƒ³ãƒ»é…å»¶ã«ä¸ãˆã‚‹å½±éŸ¿  
- *Impact of threshold voltage and gm differences on VTC and delay*

---

### 3ï¸âƒ£ GaN vs SiC ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚° | GaN vs SiC Switching  
[ğŸ“„ View File (Repo)](./power/gan_vs_sic_switching.spice)

- **File**: `power/gan_vs_sic_switching.spice`  
- **Run**: `.tran` ã§å‡ºåŠ›é›»åœ§ã€è² è·é›»æµã€ã‚²ãƒ¼ãƒˆæ³¢å½¢ã‚’æ¯”è¼ƒ  
- **å­¦ã³ã®ãƒã‚¤ãƒ³ãƒˆ**: é«˜é€Ÿã‚¹ã‚¤ãƒƒãƒãƒ³ã‚° (GaN) vs é«˜è€åœ§ãƒ»å®‰å®šæ€§ (SiC) ã®é•ã„  
- *Contrast fast switching of GaN vs high-voltage stability of SiC*
  
---

## âš™ï¸ å‰ææ¡ä»¶ | Assumptions

- **ãƒ—ãƒ­ã‚»ã‚¹ãƒãƒ¼ãƒ‰ / Process Nodes**
  - Sky130 MOS â†’ VDD=1.8 V, L=0.15 Âµm  
  - FinFET (16 nm ç›¸å½“, æ•™æç”¨) â†’ VDD=0.8 V, L=15 nm, W=120 nm  
  - GAA (5 nm ç›¸å½“, æ•™æç”¨) â†’ VDD=0.7 V, L=12 nm, W=120 nm  
  - SiC/GaN â†’ VDD=400 V (Half-Bridgeã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°ä¾‹)  

- **å›è·¯æ¡ä»¶ / Circuit Conditions**
  - CMOS Inverter â†’ è² è·å®¹é‡ Cload=2 fF  
  - NMOS DCç‰¹æ€§ â†’ Idâ€“Vds (Vgs sweep), Idâ€“Vgs (Vds sweep)  
  - Power Switching â†’ è² è· L=10 ÂµH, R=50 mÎ©, å‘¨æ³¢æ•°=10 MHz ç›¸å½“  

---

## ğŸ–¼ï¸ çµæœç”»åƒ | Results (GitHub / GitHub Pages ä¸¡å¯¾å¿œ)

### NMOS Idâ€“Vds
<picture>
  <source srcset="{{ '/e_chapter6_spice_practice/images/spice_results/nmos_id_vds.png' | relative_url }}">
  <img src="./images/spice_results/nmos_id_vds.png" alt="NMOS Idâ€“Vds" width="80%">
</picture>

### NMOS Idâ€“Vgs
<picture>
  <source srcset="{{ '/e_chapter6_spice_practice/images/spice_results/nmos_id_vgs.png' | relative_url }}">
  <img src="./images/spice_results/nmos_id_vgs.png" alt="NMOS Idâ€“Vgs" width="80%">
</picture>

### CMOS Inverter (FinFET vs GAA)

<picture>
  <source srcset="{{ '/e_chapter6_spice_practice/images/spice_results/inverter_finfet_vs_gaa.png' | relative_url }}">
  <img src="./images/spice_results/inverter_finfet_vs_gaa.png" alt="CMOS Inverter FinFET vs GAA" width="80%">
</picture>

*FinFET shows slower transitions, while GAA achieves faster switching due to higher gm.*

â¡ï¸ [inv_cmos_gaa.spice](./circuits/inv_cmos_gaa.spice) ã‚’å®Ÿè¡Œ

### GaN vs SiC Switching

<picture>
  <source srcset="{{ '/e_chapter6_spice_practice/images/spice_results/gan_vs_sic_switching.png' | relative_url }}">
  <img src="./images/spice_results/gan_vs_sic_switching.png" alt="GaN vs SiC Switching" width="80%">
</picture>

*GaN shows faster switching transitions, while SiC provides more stable high-voltage handling.*

â¡ï¸ [gan_vs_sic_switching.spice](./power/gan_vs_sic_switching.spice) ã‚’å®Ÿè¡Œ

---

## âœ… æ³¨æ„äº‹é … | Notes
- ãƒ¢ãƒ‡ãƒ«ã¯æ•™è‚²ç”¨ã®ç°¡æ˜“ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ï¼ˆLevel=1 MOS, VSWITCHï¼‰ã€‚  
- å³å¯†ãªè¨­è¨ˆã«ã¯ **BSIM-CMG, ASM-HEMT, PDKãƒ¢ãƒ‡ãƒ«** ã¸ã®ç½®æ›ãŒå¿…è¦ã€‚  
- å®Ÿè¡Œç’°å¢ƒ: **NGSpice / LTspice** ã§å‹•ä½œç¢ºèªå¯èƒ½ã€‚  

---

## ğŸ“˜ `devices/nmos_iv_characteristics.spice`

```spice
* ============================================================
* NMOS Idâ€“Vds / Idâ€“Vgs Characteristics (Educational Example)
* Compatible: NGSpice / LTspice
* ============================================================
.option numdgt=6
.temp 25

* Bias sources
Vgs g 0 0
Vds d 0 0

* Device under test (simple Level-1 MOS for clarity)
M1 d g 0 0 NMOS_L1 L=1u W=10u

.model NMOS_L1 NMOS(Level=1 VTO=0.6 KP=150e-6 LAMBDA=0.02)

* ---- Sweep 1: Idâ€“Vds at multiple Vgs
.dc Vds 0 2.5 0.01 sweep Vgs 0.8 2.0 0.4
.print dc V(d) I(Vds) V(g)

* ---- Sweep 2: (optional) Idâ€“Vgs at fixed Vds
*.dc Vgs 0 2.5 0.01
*.param VDS_FIX=1.0
*Vds d 0 {VDS_FIX}
*.print dc V(g) I(Vds)

.end
```

## ğŸ“˜ `circuits/inv_cmos_finfet.spice`

```spice
* ============================================================
* CMOS Inverter - FinFET Example
* ============================================================
.option numdgt=6
.temp 25
Vdd vdd 0 0.8
Vin in  0 PULSE(0 0.8 0 5p 5p 50p 100p)
Cload out 0 2f

M1 out in 0   0   NFIN L=15n W=120n
M2 out in vdd vdd PFIN L=15n W=120n

.model NFIN NMOS (Level=1 VTO=0.25 KP=300e-6 LAMBDA=0.05)
.model PFIN PMOS (Level=1 VTO=-0.25 KP=150e-6 LAMBDA=0.05)

.tran 1p 400p
.probe v(in) v(out)
.end
```

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)

