# Brentkung-adder
   Designed a 32-bit Brent Kung Adder in Verilog and determined delays using various test vectors.
− Identified the critical path and computed the worst case delay using ModelSim for simulation.
− Compared the delay with 32-bit Ripple carry Adder.
