<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_0_t1.html" class="namet">axi4_slave_top</A>.read_address<BR>

<B>Type name: </B>axi4_slave_read_address<BR>

<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range85to89"><A HREF="">86.91%</A></TD>
<TD class="range65to69"><A HREF="">67.59%&nbsp;(98/145)</A></TD>
<TD class="range85to89"><A HREF="#_Blockcov">89.29%&nbsp;(25/28)</A></TD>
<TD class="range70to74"><A HREF="#_Expressioncov">73.68%&nbsp;(14/19)</A></TD>
<TD class="range55to59"><A HREF="#_Togglecov">58.51%&nbsp;(55/94)</A></TD>
<TD class="range100"><A HREF="#_Fsmcov">100.00%&nbsp;(2/2)</A></TD>
<TD class="range100"><A HREF="#_Fsmcov">100.00%&nbsp;(2/2)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">read_address</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.read_address<BR>
<B>Type name: </B>axi4_slave_read_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv</A><BR><B>Number of uncovered blocks: </B>3 of 28<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      19    108   a case item of       107    2'b00:   burst_addr &lt;= burst_addr; // Fixed burst 
0      22    111   a case item of       107    default: burst_addr &lt;= burst_addr; // Reserved No Need 
0      26    130   true part of         129    begin                          

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.read_address<BR>
<B>Type name: </B>axi4_slave_read_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv</A><BR><B>Number of uncovered expressions: </B>5 of 19<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
4.1    | 25.00% (1/4)  | 110    | ((burst_counter & 1) ? -(1 &lt;&lt; arsize) : (1 &lt;&lt; arsize)) 
6.1    | 66.67% (2/3)  | 129    | (burst_counter &gt; 0) && (burst_addr == 2'b01)    
6.3    | 50.00% (1/2)  | 129    | (burst_addr == 2'b01)                              

<B>index: </B><B>4.1</B><B> grade: </B><B>25.00% (1/4)</B><B> line: </B><B>110</B><B> source: </B><B>2'b10:   burst_addr <= burst_addr + ((burst_counter & 1) ? -(1 << arsize) : (1 << arsize)); // Wrap burst</B>

((burst_counter & 1) ? -(1 << arsize) : (1 << arsize))<BR>
  <B><</B>-----<B>1</B>-----<B>></B>        <B><</B>-----<B>3</B>------<B>></B>   <B><</B>-----<B>4</B>-----<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;3&gt; &lt;4&gt; 
---------------------------------------
4.1.2     | 0     | 1    | 1   1   -   
4.1.3     | 0     | 0    | 0   -   0   
4.1.4     | 0     | 0    | 1   0   -   

<B>index: </B><B>6.1</B><B> grade: </B><B>66.67% (2/3)</B><B> line: </B><B>129</B><B> source: </B><B>if(burst_counter > 0 && burst_addr == 2'b01) //&& present_state==ADDR_STATE)</B>

(burst_counter > 0) && (burst_addr == 2'b01)<BR>
<B><</B>--------<B>1</B>--------<B>></B>    <B><</B>---------<B>2</B>---------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
---------------------------- '&&'
6.1.3     | 0     | 1   1   

<B>index: </B><B>6.3</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>129</B><B> source: </B><B>if(burst_counter > 0 && burst_addr == 2'b01) //&& present_state==ADDR_STATE)</B>

(burst_addr == 2'b01)<BR>
 <B><</B>---<B>5</B>----<B>></B>    <B><</B>-<B>6</B>-<B>></B>

index     | hit   | &lt;5&gt; &lt;6&gt; 
-------------------------------- '=='
6.3.1     | 0     | lhs == rhs  


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.read_address<BR>
<B>Type name: </B>axi4_slave_read_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv</A><BR><B>Number of uncovered signal bits: </B>39 of 94<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>5 of 94<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 94<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          rst                       
0          1          0          arlen[7]                  
0          1          0          arlen[6]                  
0          0          0          burst_addr[31]            
0          0          0          burst_addr[30]            
0          0          0          burst_addr[29]            
0          0          0          burst_addr[28]            
0          0          0          burst_addr[27]            
0          0          0          burst_addr[26]            
0          0          0          burst_addr[25]            
0          0          0          burst_addr[24]            
0          0          0          burst_addr[23]            
0          0          0          burst_addr[22]            
0          0          0          burst_addr[21]            
0          0          0          burst_addr[20]            
0          0          0          burst_addr[19]            
0          0          0          burst_addr[18]            
0          0          0          burst_addr[17]            
0          0          0          burst_addr[16]            
0          0          0          burst_addr[15]            
0          0          0          burst_addr[14]            
0          0          0          burst_addr[13]            
0          0          0          burst_addr[12]            
0          0          0          burst_addr[11]            
0          0          0          burst_addr[10]            
0          1          0          burst_addr[9]             
0          0          0          burst_addr[6]             
0          0          0          burst_addr[5]             
0          0          0          burst_addr[4]             
0          1          0          burst_addr[3]             
0          0          0          burst_addr[1]             
0          0          0          burst_addr[0]             
0          0          0          burst_counter[7]          
0          0          0          burst_counter[6]          
0          0          0          burst_counter[5]          
0          0          0          burst_counter[4]          
0          0          0          burst_counter[2]          
0          0          0          burst_counter[1]          
0          0          0          burst_counter[0]          

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.read_address<BR>
<B>Type name: </B>axi4_slave_read_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.read_address<BR>
<B>Type name: </B>axi4_slave_read_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.read_address<BR>
<B>Type name: </B>axi4_slave_read_address<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/4.AXI4_Slave_Read_Address.sv</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
