# do rest8_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/fan_comps.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:58 on May 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/fan_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fan_comps
# End time: 15:44:58 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/fa.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:58 on May 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture conc of fa
# End time: 15:44:58 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/rest8_comps.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:58 on May 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/rest8_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package rest8_comps
# End time: 15:44:58 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/fan.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:58 on May 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/fan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fan_comps
# -- Compiling entity fan
# -- Compiling architecture param of fan
# End time: 15:44:58 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/rest8.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:58 on May 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/rest8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package rest8_comps
# -- Compiling entity rest8
# -- Compiling architecture ejemplo of rest8
# End time: 15:44:58 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/simulation/modelsim/rest8.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:58 on May 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/simulation/modelsim/rest8.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rest8_vhd_tst
# -- Compiling architecture rest8_arch of rest8_vhd_tst
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/simulation/modelsim/rest8.vht(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/simulation/modelsim/rest8.vht(63): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/simulation/modelsim/rest8.vht(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/rest_8/simulation/modelsim/rest8.vht(69): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:44:58 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  rest8_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" rest8_vhd_tst 
# Start time: 15:44:59 on May 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rest8_vhd_tst(rest8_arch)
# Loading work.rest8_comps
# Loading work.rest8(ejemplo)
# Loading work.fan_comps
# Loading work.fan(param)
# Loading work.fa(conc)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 15:46:42 on May 03,2021, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
