EESchema Schematic File Version 4
LIBS:uDSP-1.1-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title "uDSP"
Date "2019-03-17"
Rev "1.1"
Comp "Open Hardware DSP Platform - www.ohdsp.org"
Comment1 "MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE."
Comment2 "is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF"
Comment3 "Licensed under the TAPR Open Hardware License (www.tapr.org/OHL). This documentation"
Comment4 "Copyright Paul Janicki 2019"
$EndDescr
$Sheet
S 1700 1650 2350 2900
U 54BE4270
F0 "DSP" 50
F1 "ADAU1452.sch" 50
F2 "ADCIN_LRCLK0" I L 1700 1750 60 
F3 "ADCIN_BCLK0" I L 1700 1850 60 
F4 "ADCIN_SDATA0" I L 1700 1950 60 
F5 "ADCIN_LRCLK1" I L 1700 2100 60 
F6 "ADCIN_BCLK1" I L 1700 2200 60 
F7 "ADCIN_SDATA1" I L 1700 2300 60 
F8 "ADCIN_LRCLK2" I L 1700 2450 60 
F9 "ADCIN_BCLK2" I L 1700 2550 60 
F10 "ADCIN_SDATA2" I L 1700 2650 60 
F11 "ADCIN_LRCLK3" I L 1700 2800 60 
F12 "ADCIN_BCLK3" I L 1700 2900 60 
F13 "ADCIN_SDATA3" I L 1700 3000 60 
F14 "DACOUT_LRCLK0" O R 4050 1750 60 
F15 "DACOUT_BCLK0" O R 4050 1850 60 
F16 "DACOUT_SDATA0" O R 4050 1950 60 
F17 "ADAU_SPDIF_RX" I L 1700 3150 60 
F18 "ADAU_SPDIF_TX" O R 4050 3150 60 
F19 "DACOUT_LRCLK1" O R 4050 2100 60 
F20 "DACOUT_BCLK1" O R 4050 2200 60 
F21 "DACOUT_SDATA1" O R 4050 2300 60 
F22 "DACOUT_LRCLK2" O R 4050 2450 60 
F23 "DACOUT_BCLK2" O R 4050 2550 60 
F24 "DACOUT_SDATA2" O R 4050 2650 60 
F25 "DACOUT_LRCLK3" O R 4050 2800 60 
F26 "DACOUT_BCLK3" O R 4050 2900 60 
F27 "DACOUT_SDATA3" O R 4050 3000 60 
F28 "AUXADC_IN1" I L 1700 3300 60 
F29 "AUXADC_IN2" I L 1700 3400 60 
F30 "AUXADC_IN3" I L 1700 3500 60 
F31 "AUXADC_IN4" I L 1700 3600 60 
F32 "AUXADC_IN5" I L 1700 3700 60 
F33 "AUXADC_IN6" I L 1700 3800 60 
F34 "MCLK" O R 4050 4000 60 
F35 "SPI_MISO" O R 4050 3550 60 
F36 "SPI_SCLK" I R 4050 3650 60 
F37 "SPI_MOSI" I R 4050 3750 60 
F38 "SPI_SS" I R 4050 3850 60 
F39 "SPI_M_CLK" O R 4050 4250 60 
F40 "SPI_M_MISO" I R 4050 4450 60 
F41 "SPI_M_MOSI" O R 4050 4350 60 
F42 "SPI_M_MUTE" O L 1700 4200 60 
F43 "DSP_RESET" I L 1700 4000 60 
F44 "SPI_M_CS2" O L 1700 4400 60 
F45 "SPI_M_CS1" O L 1700 4300 60 
$EndSheet
$Sheet
S 8150 1950 1300 1150
U 54DA50D9
F0 "Power Supply" 60
F1 "PSU.sch" 60
$EndSheet
$Sheet
S 6200 1950 1300 1100
U 54E30917
F0 "SPDIF" 60
F1 "SPDIF.sch" 60
F2 "SPDIF_RX" O L 6200 2250 60 
F3 "SPDIF_TX" I L 6200 2750 60 
$EndSheet
Text Label 1050 1750 0    60   ~ 6
IN_LRCLK0
Text Label 1050 1850 0    60   ~ 6
IN_BCLK0
Text Label 1050 1950 0    60   ~ 6
IN_SDATA0
Text Label 1050 2100 0    60   ~ 6
IN_LRCLK1
Text Label 1050 2200 0    60   ~ 6
IN_BCLK1
Text Label 1050 2300 0    60   ~ 6
IN_SDATA1
Text Label 1050 3000 0    60   ~ 6
IN_SDATA3
Text Label 1050 2900 0    60   ~ 6
IN_BCLK3
Text Label 1050 2800 0    60   ~ 6
IN_LRCLK3
Text Label 1050 2650 0    60   ~ 6
IN_SDATA2
Text Label 1050 2550 0    60   ~ 6
IN_BCLK2
Text Label 1050 2450 0    60   ~ 6
IN_LRCLK2
Wire Wire Line
	1050 1750 1700 1750
Wire Wire Line
	1700 1850 1050 1850
Wire Wire Line
	1050 1950 1700 1950
Wire Wire Line
	1700 2100 1050 2100
Wire Wire Line
	1050 2200 1700 2200
Wire Wire Line
	1700 2300 1050 2300
Wire Wire Line
	1700 2450 1050 2450
Wire Wire Line
	1050 2550 1700 2550
Wire Wire Line
	1700 2650 1050 2650
Wire Wire Line
	1050 2800 1700 2800
Wire Wire Line
	1700 2900 1050 2900
Wire Wire Line
	1050 3000 1700 3000
Text Label 4650 1750 2    60   ~ 6
OUT_LRCLK0
Text Label 4650 1850 2    60   ~ 6
OUT_BCLK0
Text Label 4650 1950 2    60   ~ 6
OUT_SDATA0
Wire Wire Line
	4050 1750 4650 1750
Wire Wire Line
	4650 1850 4050 1850
Wire Wire Line
	4050 1950 4650 1950
Text Label 4650 2100 2    60   ~ 6
OUT_LRCLK1
Text Label 4650 2200 2    60   ~ 6
OUT_BCLK1
Text Label 4650 2300 2    60   ~ 6
OUT_SDATA1
Wire Wire Line
	4050 2100 4650 2100
Wire Wire Line
	4650 2200 4050 2200
Wire Wire Line
	4050 2300 4650 2300
Text Label 4650 2450 2    60   ~ 6
OUT_LRCLK2
Text Label 4650 2550 2    60   ~ 6
OUT_BCLK2
Text Label 4650 2650 2    60   ~ 6
OUT_SDATA2
Wire Wire Line
	4050 2450 4650 2450
Wire Wire Line
	4650 2550 4050 2550
Wire Wire Line
	4050 2650 4650 2650
Text Label 4650 2800 2    60   ~ 6
OUT_LRCLK3
Text Label 4650 2900 2    60   ~ 6
OUT_BCLK3
Text Label 4650 3000 2    60   ~ 6
OUT_SDATA3
Wire Wire Line
	4050 2800 4650 2800
Wire Wire Line
	4650 2900 4050 2900
Wire Wire Line
	4050 3000 4650 3000
$Sheet
S 1700 4800 2350 2750
U 54E8D6A6
F0 "Connectors" 60
F1 "Connectors.sch" 60
F2 "ADC_LRCLK0" O L 1700 4900 60 
F3 "ADC_BCLK0" O L 1700 5000 60 
F4 "ADC_SDATA0" O L 1700 5100 60 
F5 "DAC_LRCLK0" I R 4050 4900 60 
F6 "DAC_BCLK0" I R 4050 5000 60 
F7 "DAC_SDATA0" I R 4050 5100 60 
F8 "AUXADCIN_1" O L 1700 6400 60 
F9 "AUXADCIN_2" O L 1700 6500 60 
F10 "AUXADCIN_3" O L 1700 6600 60 
F11 "AUXADCIN_4" O L 1700 6700 60 
F12 "AUXADCIN_5" O L 1700 6800 60 
F13 "AUXADCIN_6" O L 1700 6900 60 
F14 "ADC_LRCLK1" O L 1700 5250 60 
F15 "ADC_BCLK1" O L 1700 5350 60 
F16 "ADC_SDATA1" O L 1700 5450 60 
F17 "ADC_LRCLK2" O L 1700 5600 60 
F18 "ADC_BCLK2" O L 1700 5700 60 
F19 "ADC_SDATA2" O L 1700 5800 60 
F20 "ADC_LRCLK3" O L 1700 5950 60 
F21 "ADC_BCLK3" O L 1700 6050 60 
F22 "ADC_SDATA3" O L 1700 6150 60 
F23 "DAC_LRCLK1" I R 4050 5250 60 
F24 "DAC_BCLK1" I R 4050 5350 60 
F25 "DAC_SDATA1" I R 4050 5450 60 
F26 "DAC_LRCLK2" I R 4050 5600 60 
F27 "DAC_BCLK2" I R 4050 5700 60 
F28 "DAC_SDATA2" I R 4050 5800 60 
F29 "DAC_LRCLK3" I R 4050 5950 60 
F30 "DAC_BCLK3" I R 4050 6050 60 
F31 "DAC_SDATA3" I R 4050 6150 60 
F32 "~USB_RST" O L 1700 7100 60 
F33 "MCLK_IN" I R 4050 6975 60 
F34 "SPI_MISO" I R 4050 6550 60 
F35 "SPI_SCLK" O R 4050 6650 60 
F36 "SPI_SS" O R 4050 6750 60 
F37 "SPI_MOSI" O R 4050 6850 60 
F38 "M_SPI_MISO" O R 4050 7450 60 
F39 "M_SPI_SCLK" I R 4050 7250 60 
F40 "M_SPI_MOSI" I R 4050 7350 60 
F41 "M_MUTE" I L 1700 7250 60 
F42 "M_RST" I L 1700 7350 60 
F43 "M_SPI_CS1" I L 1700 7450 60 
F44 "M_SPI_CS2" I R 4050 7150 60 
$EndSheet
Text Label 1050 4900 0    60   ~ 6
IN_LRCLK0
Text Label 1050 5000 0    60   ~ 6
IN_BCLK0
Text Label 1050 5100 0    60   ~ 6
IN_SDATA0
Text Label 1050 5250 0    60   ~ 6
IN_LRCLK1
Text Label 1050 5350 0    60   ~ 6
IN_BCLK1
Text Label 1050 5450 0    60   ~ 6
IN_SDATA1
Text Label 1050 6150 0    60   ~ 6
IN_SDATA3
Text Label 1050 6050 0    60   ~ 6
IN_BCLK3
Text Label 1050 5950 0    60   ~ 6
IN_LRCLK3
Text Label 1050 5800 0    60   ~ 6
IN_SDATA2
Text Label 1050 5700 0    60   ~ 6
IN_BCLK2
Text Label 1050 5600 0    60   ~ 6
IN_LRCLK2
Wire Wire Line
	1050 4900 1700 4900
Wire Wire Line
	1700 5000 1050 5000
Wire Wire Line
	1050 5100 1700 5100
Wire Wire Line
	1700 5250 1050 5250
Wire Wire Line
	1050 5350 1700 5350
Wire Wire Line
	1700 5450 1050 5450
Wire Wire Line
	1700 5600 1050 5600
Wire Wire Line
	1050 5700 1700 5700
Wire Wire Line
	1700 5800 1050 5800
Wire Wire Line
	1050 5950 1700 5950
Wire Wire Line
	1700 6050 1050 6050
Wire Wire Line
	1050 6150 1700 6150
Text Label 4650 4900 2    60   ~ 6
OUT_LRCLK0
Text Label 4650 5000 2    60   ~ 6
OUT_BCLK0
Text Label 4650 5100 2    60   ~ 6
OUT_SDATA0
Wire Wire Line
	4050 4900 4650 4900
Wire Wire Line
	4650 5000 4050 5000
Wire Wire Line
	4050 5100 4650 5100
Text Label 4650 5250 2    60   ~ 6
OUT_LRCLK1
Text Label 4650 5350 2    60   ~ 6
OUT_BCLK1
Text Label 4650 5450 2    60   ~ 6
OUT_SDATA1
Wire Wire Line
	4050 5250 4650 5250
Wire Wire Line
	4650 5350 4050 5350
Wire Wire Line
	4050 5450 4650 5450
Text Label 4650 5600 2    60   ~ 6
OUT_LRCLK2
Text Label 4650 5700 2    60   ~ 6
OUT_BCLK2
Text Label 4650 5800 2    60   ~ 6
OUT_SDATA2
Wire Wire Line
	4050 5600 4650 5600
Wire Wire Line
	4650 5700 4050 5700
Wire Wire Line
	4050 5800 4650 5800
Text Label 4650 5950 2    60   ~ 6
OUT_LRCLK3
Text Label 4650 6050 2    60   ~ 6
OUT_BCLK3
Text Label 4650 6150 2    60   ~ 6
OUT_SDATA3
Wire Wire Line
	4050 5950 4650 5950
Wire Wire Line
	4650 6050 4050 6050
Wire Wire Line
	4050 6150 4650 6150
Text Label 4650 3150 2    60   ~ 6
SPDIF_TX
Text Label 1050 3150 0    60   ~ 6
SPDIF_RX
Text Label 5600 2250 0    60   ~ 6
SPDIF_RX
Text Label 5600 2750 0    60   ~ 6
SPDIF_TX
Wire Wire Line
	5600 2750 6200 2750
Wire Wire Line
	6200 2250 5600 2250
Wire Wire Line
	4050 3150 4650 3150
Wire Wire Line
	1050 3150 1700 3150
Text Label 1050 3600 0    60   ~ 6
AUXADC4
Text Label 1050 3700 0    60   ~ 6
AUXADC5
Text Label 1050 3800 0    60   ~ 6
AUXADC6
Text Label 1050 3300 0    60   ~ 6
AUXADC1
Text Label 1050 3400 0    60   ~ 6
AUXADC2
Text Label 1050 3500 0    60   ~ 6
AUXADC3
Wire Wire Line
	1050 3300 1700 3300
Wire Wire Line
	1700 3400 1050 3400
Wire Wire Line
	1050 3500 1700 3500
Wire Wire Line
	1700 3600 1050 3600
Wire Wire Line
	1050 3700 1700 3700
Wire Wire Line
	1700 3800 1050 3800
Text Label 4650 4000 2    60   ~ 6
MCLK
Text Label 1050 6700 0    60   ~ 6
AUXADC4
Text Label 1050 6800 0    60   ~ 6
AUXADC5
Text Label 1050 6900 0    60   ~ 6
AUXADC6
Text Label 1050 6400 0    60   ~ 6
AUXADC1
Text Label 1050 6500 0    60   ~ 6
AUXADC2
Text Label 1050 6600 0    60   ~ 6
AUXADC3
Wire Wire Line
	1050 6400 1700 6400
Wire Wire Line
	1700 6500 1050 6500
Wire Wire Line
	1050 6600 1700 6600
Wire Wire Line
	1700 6700 1050 6700
Wire Wire Line
	1050 6800 1700 6800
Wire Wire Line
	1700 6900 1050 6900
Text Label 1050 7100 0    60   ~ 6
MAN_RESET
Wire Wire Line
	1050 7100 1700 7100
Wire Wire Line
	4650 4000 4050 4000
Text Label 4650 3550 2    60   ~ 6
SPI_MISO
Text Label 4650 3650 2    60   ~ 6
SPI_SCLK
Text Label 4650 3750 2    60   ~ 6
SPI_MOSI
Text Label 4650 3850 2    60   ~ 6
SPI_SS
Wire Wire Line
	4650 3550 4050 3550
Wire Wire Line
	4050 3650 4650 3650
Wire Wire Line
	4650 3750 4050 3750
Wire Wire Line
	4050 3850 4650 3850
Text Label 4650 6550 2    60   ~ 6
SPI_MISO
Text Label 4650 6650 2    60   ~ 6
SPI_SCLK
Text Label 4650 6850 2    60   ~ 6
SPI_MOSI
Text Label 4650 6750 2    60   ~ 6
SPI_SS
Wire Wire Line
	4650 6550 4050 6550
Wire Wire Line
	4050 6650 4650 6650
Wire Wire Line
	4650 6750 4050 6750
Wire Wire Line
	4050 6850 4650 6850
Text Label 1050 4200 0    60   ~ 6
SPI_M_MUTE
Text Label 1050 4400 0    60   ~ 6
SPI_M_CS2
Text Label 4650 4250 2    60   ~ 6
SPI_M_CLK
Text Label 4650 4350 2    60   ~ 6
SPI_M_MOSI
Text Label 4650 4450 2    60   ~ 6
SPI_M_MISO
Wire Wire Line
	4650 4250 4050 4250
Wire Wire Line
	4050 4350 4650 4350
Wire Wire Line
	4650 4450 4050 4450
Wire Wire Line
	1700 4200 1050 4200
Wire Wire Line
	1700 4400 1050 4400
Text Label 1050 7250 0    60   ~ 6
SPI_M_MUTE
Text Label 1050 7450 0    60   ~ 6
SPI_M_CS1
Wire Wire Line
	1700 7250 1050 7250
Wire Wire Line
	1050 7350 1700 7350
Wire Wire Line
	1700 7450 1050 7450
Text Label 4650 7250 2    60   ~ 6
SPI_M_CLK
Text Label 4650 7350 2    60   ~ 6
SPI_M_MOSI
Text Label 4650 7450 2    60   ~ 6
SPI_M_MISO
Wire Wire Line
	4650 7250 4050 7250
Wire Wire Line
	4050 7350 4650 7350
Wire Wire Line
	4650 7450 4050 7450
Text Label 1050 7350 0    60   ~ 6
GLB_RESET
Text Notes 5550 6250 0    79   ~ 6
All digital I/O is 3V3. Use outside this voltage can cause damage.\nSee bill of materials for detailed parts information.
Text Notes 5550 6000 0    118  ~ 6
Notes:
Text Notes 650  1425 0    79   ~ 6
A 5cm x 5cm DSP board using Analog Device SigmaDSP devices\nSupports ADAU1466, ADAU1462, ADAU1452, ADAU1451, ADAU1450\nSelfboot and external control supported\nAll I/O routed out
$Sheet
S 7400 4050 1100 700 
U 592AF00E
F0 "Reset-NCP308" 60
F1 "Reset-NCP308.sch" 60
F2 "GLB_RESET" O L 7400 4200 60 
F3 "RST_IN" I L 7400 4600 60 
F4 "DSP_RESET" O L 7400 4400 60 
$EndSheet
Text Label 6750 4600 0    60   ~ 6
MAN_RESET
Wire Wire Line
	6750 4600 7400 4600
Text Label 6750 4400 0    60   ~ 6
DSP_RESET
Wire Wire Line
	7400 4400 6750 4400
Text Label 1050 4000 0    60   ~ 6
DSP_RESET
Wire Wire Line
	1700 4000 1050 4000
Wire Wire Line
	6750 4200 7400 4200
Text Label 6750 4200 0    60   ~ 6
GLB_RESET
Text Notes 650  875  0    118  ~ 0
Open Hardware DSP Platform - www.ohdsp.org\nuDSP 1.1
Text Label 1050 4300 0    60   ~ 6
SPI_M_CS1
Wire Wire Line
	1700 4300 1050 4300
Wire Wire Line
	4050 6975 4650 6975
Text Label 4650 6975 2    60   ~ 6
MCLK
Text Label 4650 7150 2    60   ~ 6
SPI_M_CS2
Wire Wire Line
	4650 7150 4050 7150
Text Notes 5550 5250 0    118  ~ 6
Changelog:
Text Notes 5550 5550 0    59   ~ 6
Revision 1.1:\nAdd both chip select lines to master SPI headers - removed 3V3 power\nAdd 3V3 monitor option to reset circuit
$EndSCHEMATC
