<annotationInfo>
<item  id="11" filename="ex2.c" linenumber="7" name="icmp_ln7" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln7_fu_115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="13" filename="ex2.c" linenumber="7" name="i" contextFuncName="ex2" moduleName="ex2" rtlName="i_fu_121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="18" filename="ex2.c" linenumber="10" name="zext_ln10" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln10_fu_127_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="19" filename="ex2.c" linenumber="10" name="tmp_1" contextFuncName="ex2" moduleName="ex2" rtlName="tmp_1_fu_131_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="20" filename="ex2.c" linenumber="10" name="zext_ln10_2" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln10_2_fu_139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="21" filename="ex2.c" linenumber="10" name="tmp_2" contextFuncName="ex2" moduleName="ex2" rtlName="tmp_2_fu_143_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="22" filename="ex2.c" linenumber="10" name="zext_ln10_3" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln10_3_fu_151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="23" filename="ex2.c" linenumber="10" name="sub_ln10" contextFuncName="ex2" moduleName="ex2" rtlName="sub_ln10_fu_155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="28" filename="ex2.c" linenumber="9" name="icmp_ln9" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln9_fu_161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="30" filename="ex2.c" linenumber="9" name="j" contextFuncName="ex2" moduleName="ex2" rtlName="j_fu_167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="34" filename="ex2.c" linenumber="10" name="zext_ln10_1" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln10_1_fu_173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="35" filename="ex2.c" linenumber="10" name="zext_ln10_4" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln10_4_fu_178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="36" filename="ex2.c" linenumber="10" name="add_ln10" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln10_fu_182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="37" filename="ex2.c" linenumber="10" name="sext_ln10_3" contextFuncName="ex2" moduleName="ex2" rtlName="sext_ln10_3_fu_187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="44" filename="ex2.c" linenumber="10" name="mul_ln10" contextFuncName="ex2" moduleName="ex2" rtlName="ex2_mac_muladd_5sbkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="45" filename="ex2.c" linenumber="10" name="sext_ln10_2" contextFuncName="ex2" moduleName="ex2" rtlName="ex2_mac_muladd_5sbkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="46" filename="ex2.c" linenumber="10" name="acc" contextFuncName="ex2" moduleName="ex2" rtlName="ex2_mac_muladd_5sbkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="49" filename="ex2.c" linenumber="12" name="trunc_ln12" contextFuncName="ex2" moduleName="ex2" rtlName="C_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
</annotationInfo>
