;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	MOV #12, @201
	MOV #12, @201
	MOV #12, @201
	SLT 909, @47
	SUB @0, @2
	MOV @111, 106
	SLT #12, @206
	SLT #12, @206
	MOV @0, @2
	ADD -100, 0
	MOV #-417, <-90
	SUB #12, @206
	SUB @127, @106
	SUB 0, -102
	MOV -17, <-20
	SLT 12, @11
	CMP 0, -102
	DJN -1, @-20
	DJN <111, 106
	DJN <111, 106
	MOV 12, @11
	SLT #12, @206
	SUB @-127, 100
	MOV #-207, <-120
	ADD 271, 60
	DJN -1, @-20
	MOV -1, <-820
	SPL -1, #-20
	SLT #12, @206
	SLT #12, @206
	MOV -1, @-20
	DJN <121, 103
	ADD -100, 0
	CMP -207, <-120
	JMP @11, #208
	DJN <111, 106
	DJN -1, @-20
	JMN 690, #-810
	CMP @121, 101
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	ADD 110, 65
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	CMP @111, 106
