verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/dcdc/hdl/vga_sync.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/dcdc/hdl/vga_test.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/dcdc/hdl/axi4_vga_v1_0.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi4_vga_0_1/sim/design_1_axi4_vga_0_1.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/c49f/xlslice.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
