
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -991 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/SYS/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/SYS/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/SYS/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/SEMB_2018_2019/pa.fromNetlist.tcl
# create_project -name didact_hdl -dir "E:/SEMB_2018_2019/planAhead_run_3" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:28 . Memory (MB): peak = 382.891 ; gain = 50.543
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/SEMB_2018_2019/didact_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/SEMB_2018_2019} {ipcore_dir} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "didact_top.ucf" [current_fileset -constrset]
Adding file 'E:/SEMB_2018_2019/didact_top.ucf' to fileset 'constrs_1'
# add_files [list {didact_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design didact_top.ngc ...
WARNING:NetListWriters:298 - No output is written to didact_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file didact_top.edif ...
ngc2edif: Total memory usage is 79408 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design didact_top.ngc ...
WARNING:NetListWriters:298 - No output is written to didact_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file didact_top.edif ...
ngc2edif: Total memory usage is 80112 kilobytes

Parsing EDIF File [./.Xil/PlanAhead-5500-ATM_POWER/ngc2edif/didact_top.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-5500-ATM_POWER/ngc2edif/didact_top.edif]
Loading clock regions from C:/SYS/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/SYS/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/SYS/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/SYS/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/SYS/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/SYS/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/SYS/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/SEMB_2018_2019/didact_top.ucf]
Finished Parsing UCF File [E:/SEMB_2018_2019/didact_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: dd55451c
link_design: Time (s): elapsed = 00:01:52 . Memory (MB): peak = 427.594 ; gain = 44.703
startgroup
set_property package_pin V10 [get_ports clkin]
endgroup
startgroup
set_property package_pin C9 [get_ports rst]
endgroup
startgroup
set_property package_pin D9 [get_ports bouton1]
endgroup
startgroup
set_property package_pin B8 [get_ports bouton2]
endgroup
startgroup
set_property package_pin C4 [get_ports bouton3]
endgroup
startgroup
set_property package_pin U16 [get_ports {Q_del[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {Q_del[1]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {Q_del[2]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {Q_del[3]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Q_del[4]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Q_del[5]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Q_del[6]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {Q_del[7]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Dec 17 05:34:32 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
