# Softcore RISC V CPU

Overview
--------

A single cycle (/multicyce for loads) implementation of the rv32i ISA created
with VHDL
