{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589296086438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589296086439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 17:08:05 2020 " "Processing started: Tue May 12 17:08:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589296086439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1589296086439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3_0 -c Lab3_0 " "Command: quartus_sta Lab3_0 -c Lab3_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1589296086439 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1589296086502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1589296088316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1589296088316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296088400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296088401 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589296090641 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1589296090641 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589296090874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 46 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_break:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(46): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_break:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090879 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 46 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(46): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296090880 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 47 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(47): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090883 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 47 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(47): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296090884 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 48 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(48): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 48 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(48): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296090890 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 49 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(49): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 49 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(49): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296090894 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 50 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_1_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(50): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_1_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$CPU_1_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296090895 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 51 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(51): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_1_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 51 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(51): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$CPU_1_nios2_gen2_0_cpu_jtag_sr*    -to *\$CPU_1_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$CPU_1_nios2_gen2_0_cpu_jtag_sr*    -to *\$CPU_1_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296090916 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 52 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(52): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$CPU_1_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$CPU_1_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296090927 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_1_nios2_gen2_0_cpu.sdc 53 *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at CPU_1_nios2_gen2_0_cpu.sdc(53): *CPU_1_nios2_gen2_0_cpu:*\|CPU_1_nios2_gen2_0_cpu_nios2_oci:the_CPU_1_nios2_gen2_0_cpu_nios2_oci\|CPU_1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_1_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at CPU_1_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$CPU_1_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$CPU_1_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296090935 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296090935 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589296090936 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589296090987 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589296090992 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589296090993 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589296091042 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589296091080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 46 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_break:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(46): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_break:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 46 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(46): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296091099 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 47 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(47): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 47 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(47): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296091104 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 48 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(48): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 48 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(48): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296091110 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 49 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(49): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 49 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(49): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296091115 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 50 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_0_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(50): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_0_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$CPU_0_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296091116 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 51 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(51): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_0_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 51 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(51): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$CPU_0_nios2_gen2_0_cpu_jtag_sr*    -to *\$CPU_0_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$CPU_0_nios2_gen2_0_cpu_jtag_sr*    -to *\$CPU_0_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296091132 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 52 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(52): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$CPU_0_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$CPU_0_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296091141 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_0_nios2_gen2_0_cpu.sdc 53 *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at CPU_0_nios2_gen2_0_cpu.sdc(53): *CPU_0_nios2_gen2_0_cpu:*\|CPU_0_nios2_gen2_0_cpu_nios2_oci:the_CPU_0_nios2_gen2_0_cpu_nios2_oci\|CPU_0_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_0_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPU_0_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at CPU_0_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$CPU_0_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$CPU_0_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589296091148 ""}  } { { "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" "" { Text "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1589296091148 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589296091149 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main_system:u0\|main_system_sdram_controller:sdram_controller\|m_addr\[0\] CLOCK_50 " "Register main_system:u0\|main_system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589296091216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589296091216 "|Lab|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1589296091450 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296091655 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589296091709 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296091709 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1589296091711 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589296091737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.611 " "Worst-case setup slack is 10.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.611               0.000 altera_reserved_tck  " "   10.611               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296091831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 altera_reserved_tck  " "    0.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296091846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.987 " "Worst-case recovery slack is 13.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.987               0.000 altera_reserved_tck  " "   13.987               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296091857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.777 " "Worst-case removal slack is 0.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 altera_reserved_tck  " "    0.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296091866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.757 " "Worst-case minimum pulse width slack is 15.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.757               0.000 altera_reserved_tck  " "   15.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296091868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296091868 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.730 ns " "Worst Case Available Settling Time: 61.730 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296092139 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296092139 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589296092149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589296092243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589296110121 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main_system:u0\|main_system_sdram_controller:sdram_controller\|m_addr\[0\] CLOCK_50 " "Register main_system:u0\|main_system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589296111226 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589296111226 "|Lab|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296111507 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589296111555 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296111555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.740 " "Worst-case setup slack is 10.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.740               0.000 altera_reserved_tck  " "   10.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296111617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 altera_reserved_tck  " "    0.100               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296111633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.094 " "Worst-case recovery slack is 14.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.094               0.000 altera_reserved_tck  " "   14.094               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296111637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.730 " "Worst-case removal slack is 0.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 altera_reserved_tck  " "    0.730               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296111642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.776 " "Worst-case minimum pulse width slack is 15.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.776               0.000 altera_reserved_tck  " "   15.776               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296111643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296111643 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.841 ns " "Worst Case Available Settling Time: 61.841 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296111806 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296111806 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589296111811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589296112196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589296129427 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main_system:u0\|main_system_sdram_controller:sdram_controller\|m_addr\[0\] CLOCK_50 " "Register main_system:u0\|main_system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589296130453 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589296130453 "|Lab|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296130748 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589296130843 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296130843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.980 " "Worst-case setup slack is 12.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.980               0.000 altera_reserved_tck  " "   12.980               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296130860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.019 " "Worst-case hold slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 altera_reserved_tck  " "    0.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296130891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.128 " "Worst-case recovery slack is 15.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.128               0.000 altera_reserved_tck  " "   15.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296130909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.395 " "Worst-case removal slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 altera_reserved_tck  " "    0.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296130917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.745 " "Worst-case minimum pulse width slack is 15.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.745               0.000 altera_reserved_tck  " "   15.745               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296130920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296130920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.392 ns " "Worst Case Available Settling Time: 63.392 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296131149 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296131149 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589296131154 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main_system:u0\|main_system_sdram_controller:sdram_controller\|m_addr\[0\] CLOCK_50 " "Register main_system:u0\|main_system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589296132067 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589296132067 "|Lab|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296132372 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589296132441 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296132441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.401 " "Worst-case setup slack is 13.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.401               0.000 altera_reserved_tck  " "   13.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296132461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.007 " "Worst-case hold slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 altera_reserved_tck  " "    0.007               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296132501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.335 " "Worst-case recovery slack is 15.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.335               0.000 altera_reserved_tck  " "   15.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296132511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.347 " "Worst-case removal slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 altera_reserved_tck  " "    0.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296132521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.774 " "Worst-case minimum pulse width slack is 15.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.774               0.000 altera_reserved_tck  " "   15.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589296132522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589296132522 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.627 ns " "Worst Case Available Settling Time: 63.627 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589296132679 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589296132679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589296135010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589296135015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 67 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1547 " "Peak virtual memory: 1547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589296135189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 17:08:55 2020 " "Processing ended: Tue May 12 17:08:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589296135189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589296135189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589296135189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589296135189 ""}
