// Seed: 1609461292
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  integer id_3 = 1;
  logic   id_4;
  type_6(
      id_3, id_1
  );
  assign id_2 = id_4;
  assign id_3 = id_3;
endmodule
