[Version]
iniversion = "QA Baseline: 2021.1 Beta - 4536908"

[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
vital2000 = $MODEL_TECH/../vital2000
verilog = $MODEL_TECH/../verilog
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
sv_std = $MODEL_TECH/../sv_std
mtiavm = $MODEL_TECH/../avm
mtirnm = $MODEL_TECH/../rnm
mtiovm = $MODEL_TECH/../ovm-2.1.2
mtiuvm = $MODEL_TECH/../uvm-1.1d
mtiupf = $MODEL_TECH/../upf_lib
mtipa = $MODEL_TECH/../pa_lib
floatfixlib = $MODEL_TECH/../floatfixlib
mc2_lib = $MODEL_TECH/../mc2_lib
flps_lib = $MODEL_TECH/../flps_lib
osvvm = $MODEL_TECH/../osvvm
mgc_ams = $MODEL_TECH/../mgc_ams
ieee_env = $MODEL_TECH/../ieee_env
infact = $MODEL_TECH/../infact
vhdlopt_lib = $MODEL_TECH/../vhdlopt_lib
vh_ux01v_lib = $MODEL_TECH/../vh_ux01v_lib
altera_mf = $MODEL_TECH/../intel/vhdl/altera_mf
altera = $MODEL_TECH/../intel/vhdl/altera
altera_lnsim = $MODEL_TECH/../intel/vhdl/altera_lnsim
lpm = $MODEL_TECH/../intel/vhdl/220model
220model = $MODEL_TECH/../intel/vhdl/220model
maxii = $MODEL_TECH/../intel/vhdl/maxii
maxv = $MODEL_TECH/../intel/vhdl/maxv
fiftyfivenm = $MODEL_TECH/../intel/vhdl/fiftyfivenm
sgate = $MODEL_TECH/../intel/vhdl/sgate
arriaii = $MODEL_TECH/../intel/vhdl/arriaii
arriaii_hssi = $MODEL_TECH/../intel/vhdl/arriaii_hssi
arriaii_pcie_hip = $MODEL_TECH/../intel/vhdl/arriaii_pcie_hip
arriaiigz = $MODEL_TECH/../intel/vhdl/arriaiigz
arriaiigz_hssi = $MODEL_TECH/../intel/vhdl/arriaiigz_hssi
arriaiigz_pcie_hip = $MODEL_TECH/../intel/vhdl/arriaiigz_pcie_hip
stratixiv = $MODEL_TECH/../intel/vhdl/stratixiv
stratixiv_hssi = $MODEL_TECH/../intel/vhdl/stratixiv_hssi
stratixiv_pcie_hip = $MODEL_TECH/../intel/vhdl/stratixiv_pcie_hip
cycloneiv = $MODEL_TECH/../intel/vhdl/cycloneiv
cycloneiv_hssi = $MODEL_TECH/../intel/vhdl/cycloneiv_hssi
cycloneiv_pcie_hip = $MODEL_TECH/../intel/vhdl/cycloneiv_pcie_hip
cycloneive = $MODEL_TECH/../intel/vhdl/cycloneive
stratixv = $MODEL_TECH/../intel/vhdl/stratixv
stratixv_hssi = $MODEL_TECH/../intel/vhdl/stratixv_hssi
stratixv_pcie_hip = $MODEL_TECH/../intel/vhdl/stratixv_pcie_hip
arriavgz = $MODEL_TECH/../intel/vhdl/arriavgz
arriavgz_hssi = $MODEL_TECH/../intel/vhdl/arriavgz_hssi
arriavgz_pcie_hip = $MODEL_TECH/../intel/vhdl/arriavgz_pcie_hip
arriav = $MODEL_TECH/../intel/vhdl/arriav
cyclonev = $MODEL_TECH/../intel/vhdl/cyclonev
cyclonev_hssi = $MODEL_TECH/../intel/vhdl/cyclonev_hssi
twentynm = $MODEL_TECH/../intel/vhdl/twentynm
twentynm_hssi = $MODEL_TECH/../intel/vhdl/twentynm_hssi
twentynm_hip = $MODEL_TECH/../intel/vhdl/twentynm_hip
cyclone10lp = $MODEL_TECH/../intel/vhdl/cyclone10lp
altera_mf_ver = $MODEL_TECH/../intel/verilog/altera_mf
altera_ver = $MODEL_TECH/../intel/verilog/altera
altera_lnsim_ver = $MODEL_TECH/../intel/verilog/altera_lnsim
lpm_ver = $MODEL_TECH/../intel/verilog/220model
220model_ver = $MODEL_TECH/../intel/verilog/220model
maxii_ver = $MODEL_TECH/../intel/verilog/maxii
maxv_ver = $MODEL_TECH/../intel/verilog/maxv
fiftyfivenm_ver = $MODEL_TECH/../intel/verilog/fiftyfivenm
sgate_ver = $MODEL_TECH/../intel/verilog/sgate
arriaii_ver = $MODEL_TECH/../intel/verilog/arriaii
arriaii_hssi_ver = $MODEL_TECH/../intel/verilog/arriaii_hssi
arriaii_pcie_hip_ver = $MODEL_TECH/../intel/verilog/arriaii_pcie_hip
arriaiigz_ver = $MODEL_TECH/../intel/verilog/arriaiigz
arriaiigz_hssi_ver = $MODEL_TECH/../intel/verilog/arriaiigz_hssi
arriaiigz_pcie_hip_ver = $MODEL_TECH/../intel/verilog/arriaiigz_pcie_hip
stratixiv_ver = $MODEL_TECH/../intel/verilog/stratixiv
stratixiv_hssi_ver = $MODEL_TECH/../intel/verilog/stratixiv_hssi
stratixiv_pcie_hip_ver = $MODEL_TECH/../intel/verilog/stratixiv_pcie_hip
stratixv_ver = $MODEL_TECH/../intel/verilog/stratixv
stratixv_hssi_ver = $MODEL_TECH/../intel/verilog/stratixv_hssi
stratixv_pcie_hip_ver = $MODEL_TECH/../intel/verilog/stratixv_pcie_hip
arriavgz_ver = $MODEL_TECH/../intel/verilog/arriavgz
arriavgz_hssi_ver = $MODEL_TECH/../intel/verilog/arriavgz_hssi
arriavgz_pcie_hip_ver = $MODEL_TECH/../intel/verilog/arriavgz_pcie_hip
arriav_ver = $MODEL_TECH/../intel/verilog/arriav
arriav_hssi_ver = $MODEL_TECH/../intel/verilog/arriav_hssi
arriav_pcie_hip_ver = $MODEL_TECH/../intel/verilog/arriav_pcie_hip
cyclonev_ver = $MODEL_TECH/../intel/verilog/cyclonev
cyclonev_hssi_ver = $MODEL_TECH/../intel/verilog/cyclonev_hssi
cyclonev_pcie_hip_ver = $MODEL_TECH/../intel/verilog/cyclonev_pcie_hip
cycloneiv_ver = $MODEL_TECH/../intel/verilog/cycloneiv
cycloneiv_hssi_ver = $MODEL_TECH/../intel/verilog/cycloneiv_hssi
cycloneiv_pcie_hip_ver = $MODEL_TECH/../intel/verilog/cycloneiv_pcie_hip
cycloneive_ver = $MODEL_TECH/../intel/verilog/cycloneive
twentynm_ver = $MODEL_TECH/../intel/verilog/twentynm
twentynm_hssi_ver = $MODEL_TECH/../intel/verilog/twentynm_hssi
twentynm_hip_ver = $MODEL_TECH/../intel/verilog/twentynm_hip
cyclone10lp_ver = $MODEL_TECH/../intel/verilog/cyclone10lp
vunit_lib = C:\Users\nambinina.rakotojaon\Desktop\check\Example_Use_Vunit\vunit_out\modelsim\libraries\vunit_lib
lib = C:\Users\nambinina.rakotojaon\Desktop\check\Example_Use_Vunit\vunit_out\modelsim\libraries\lib

[DefineOptionset]
uvmdebug = -uvmcontrol=all -msgmode both -displaymsgmode both -classdebug -onfinish stop
voptdebug = +acc -debugdb

[encryption]
stats = cmd,msg

[vcom]
vhdl93 = 2002
explicit = 1

[vlog]
librarysearchpath = mtiAvm mtiRnm mtiOvm mtiUvm mtiUPF infact

[sccom]

[vopt]

[vsim]
voptflow = 1
resolution = ns
usertimeunit = default
runlength = 100
iterationlimit = 10000000
breakonassertion = 3
showfunctions = 1
defaultradix = hexadecimal
defaultradixflags = showbase
transcriptfile = transcript
pathseparator = /
datasetseparator = :
unbufferedoutput = 0
concurrentfilelimit = 40
wildcardfilter = Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile
wildcardsizethreshold = 8192
wildcardsizethresholdverbose = 0
sctimeunit = ns
scmainstacksize = 10 Mb
scmainfinishonquit = 1
scvphaserelationname = mti_phase
onfinish = ask
' valid <opt> settings = 
dumpportscollapse = 1
mvchome = $QUESTA_MVC_HOME

[lmc]
libsm = $MODEL_TECH/libsm.sl
libhm = $MODEL_TECH/libhm.sl

[msg_system]
suppress = 8780 ;an explanation can be had by running: verror 8780

[utils]

