<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="3,314.712 ns"></ZoomStartTime>
      <ZoomEndTime time="7,450.713 ns"></ZoomEndTime>
      <Cursor1Time time="2,102.712 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="309"></NameColumnWidth>
      <ValueColumnWidth column_width="128"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="28" />
   <wvobject type="logic" fp_name="/testbench/btnStep">
      <obj_property name="ElementShortName">btnStep</obj_property>
      <obj_property name="ObjectShortName">btnStep</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/HALT">
      <obj_property name="ElementShortName">HALT</obj_property>
      <obj_property name="ObjectShortName">HALT</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/swInstrNCycle">
      <obj_property name="ElementShortName">swInstrNCycle</obj_property>
      <obj_property name="ObjectShortName">swInstrNCycle</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/swStepNRun">
      <obj_property name="ElementShortName">swStepNRun</obj_property>
      <obj_property name="ObjectShortName">swStepNRun</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/swEnableBreakpoint">
      <obj_property name="ElementShortName">swEnableBreakpoint</obj_property>
      <obj_property name="ObjectShortName">swEnableBreakpoint</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/resetn">
      <obj_property name="ElementShortName">resetn</obj_property>
      <obj_property name="ObjectShortName">resetn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/i_asyncRamSpecialClock">
      <obj_property name="ElementShortName">i_asyncRamSpecialClock</obj_property>
      <obj_property name="ObjectShortName">i_asyncRamSpecialClock</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/RESET1">
      <obj_property name="ElementShortName">RESET1</obj_property>
      <obj_property name="ObjectShortName">RESET1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/CLK1">
      <obj_property name="ElementShortName">CLK1</obj_property>
      <obj_property name="ObjectShortName">CLK1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_generated/i_asyncEEPROMSpecialClock">
      <obj_property name="ElementShortName">i_asyncEEPROMSpecialClock</obj_property>
      <obj_property name="ObjectShortName">i_asyncEEPROMSpecialClock</obj_property>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus196">
      <obj_property name="label">r_step</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MC_A2">
         <obj_property name="ElementShortName">MC_A2</obj_property>
         <obj_property name="ObjectShortName">MC_A2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MC_A1">
         <obj_property name="ElementShortName">MC_A1</obj_property>
         <obj_property name="ObjectShortName">MC_A1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/MC_A0">
         <obj_property name="ElementShortName">MC_A0</obj_property>
         <obj_property name="ObjectShortName">MC_A0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group218">
      <obj_property name="label">control</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_microCodeRom/addra">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">addra[14:0]</obj_property>
         <obj_property name="ObjectShortName">addra[14:0]</obj_property>
         <obj_property name="label">microRomAddr</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMINSTRWE">
         <obj_property name="ElementShortName">CTRLMEMINSTRWE</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMINSTRWE</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMMAR0WE">
         <obj_property name="ElementShortName">CTRLMEMMAR0WE</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMMAR0WE</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMMAR1WE">
         <obj_property name="ElementShortName">CTRLMEMMAR1WE</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMMAR1WE</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMPCEN">
         <obj_property name="ElementShortName">CTRLMEMPCEN</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMPCEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMPCFROMIMM">
         <obj_property name="ElementShortName">CTRLMEMPCFROMIMM</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMPCFROMIMM</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMPCLOAD">
         <obj_property name="ElementShortName">CTRLMEMPCLOAD</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMPCLOAD</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMPCTORAM">
         <obj_property name="ElementShortName">CTRLMEMPCTORAM</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMPCTORAM</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMRAMOE">
         <obj_property name="ElementShortName">CTRLMEMRAMOE</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMRAMOE</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMRAMWE">
         <obj_property name="ElementShortName">CTRLMEMRAMWE</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMRAMWE</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMSPEN">
         <obj_property name="ElementShortName">CTRLMEMSPEN</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMSPEN</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLMEMSPUP">
         <obj_property name="ElementShortName">CTRLMEMSPUP</obj_property>
         <obj_property name="ObjectShortName">CTRLMEMSPUP</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLREG0BUSOE">
         <obj_property name="ElementShortName">CTRLREG0BUSOE</obj_property>
         <obj_property name="ObjectShortName">CTRLREG0BUSOE</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLREG0WE">
         <obj_property name="ElementShortName">CTRLREG0WE</obj_property>
         <obj_property name="ObjectShortName">CTRLREG0WE</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLREG1BUSOE">
         <obj_property name="ElementShortName">CTRLREG1BUSOE</obj_property>
         <obj_property name="ObjectShortName">CTRLREG1BUSOE</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLREG1WE">
         <obj_property name="ElementShortName">CTRLREG1WE</obj_property>
         <obj_property name="ObjectShortName">CTRLREG1WE</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/CTRLREGALUSEL">
         <obj_property name="ElementShortName">CTRLREGALUSEL</obj_property>
         <obj_property name="ObjectShortName">CTRLREGALUSEL</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus36">
      <obj_property name="label">pc</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC15">
         <obj_property name="ElementShortName">PC15</obj_property>
         <obj_property name="ObjectShortName">PC15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC14">
         <obj_property name="ElementShortName">PC14</obj_property>
         <obj_property name="ObjectShortName">PC14</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC13">
         <obj_property name="ElementShortName">PC13</obj_property>
         <obj_property name="ObjectShortName">PC13</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC12">
         <obj_property name="ElementShortName">PC12</obj_property>
         <obj_property name="ObjectShortName">PC12</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC11">
         <obj_property name="ElementShortName">PC11</obj_property>
         <obj_property name="ObjectShortName">PC11</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC10">
         <obj_property name="ElementShortName">PC10</obj_property>
         <obj_property name="ObjectShortName">PC10</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC9">
         <obj_property name="ElementShortName">PC9</obj_property>
         <obj_property name="ObjectShortName">PC9</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC8">
         <obj_property name="ElementShortName">PC8</obj_property>
         <obj_property name="ObjectShortName">PC8</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC7">
         <obj_property name="ElementShortName">PC7</obj_property>
         <obj_property name="ObjectShortName">PC7</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC6">
         <obj_property name="ElementShortName">PC6</obj_property>
         <obj_property name="ObjectShortName">PC6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC5">
         <obj_property name="ElementShortName">PC5</obj_property>
         <obj_property name="ObjectShortName">PC5</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC4">
         <obj_property name="ElementShortName">PC4</obj_property>
         <obj_property name="ObjectShortName">PC4</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC3">
         <obj_property name="ElementShortName">PC3</obj_property>
         <obj_property name="ObjectShortName">PC3</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC2">
         <obj_property name="ElementShortName">PC2</obj_property>
         <obj_property name="ObjectShortName">PC2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC1">
         <obj_property name="ElementShortName">PC1</obj_property>
         <obj_property name="ObjectShortName">PC1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/PC0">
         <obj_property name="ElementShortName">PC0</obj_property>
         <obj_property name="ObjectShortName">PC0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus368">
      <obj_property name="label">r0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R07">
         <obj_property name="ElementShortName">R07</obj_property>
         <obj_property name="ObjectShortName">R07</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R06">
         <obj_property name="ElementShortName">R06</obj_property>
         <obj_property name="ObjectShortName">R06</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R05">
         <obj_property name="ElementShortName">R05</obj_property>
         <obj_property name="ObjectShortName">R05</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R04">
         <obj_property name="ElementShortName">R04</obj_property>
         <obj_property name="ObjectShortName">R04</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R03">
         <obj_property name="ElementShortName">R03</obj_property>
         <obj_property name="ObjectShortName">R03</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R02">
         <obj_property name="ElementShortName">R02</obj_property>
         <obj_property name="ObjectShortName">R02</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R01">
         <obj_property name="ElementShortName">R01</obj_property>
         <obj_property name="ObjectShortName">R01</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R00">
         <obj_property name="ElementShortName">R00</obj_property>
         <obj_property name="ObjectShortName">R00</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus359">
      <obj_property name="label">r1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R17">
         <obj_property name="ElementShortName">R17</obj_property>
         <obj_property name="ObjectShortName">R17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R16">
         <obj_property name="ElementShortName">R16</obj_property>
         <obj_property name="ObjectShortName">R16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R15">
         <obj_property name="ElementShortName">R15</obj_property>
         <obj_property name="ObjectShortName">R15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R14">
         <obj_property name="ElementShortName">R14</obj_property>
         <obj_property name="ObjectShortName">R14</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R13">
         <obj_property name="ElementShortName">R13</obj_property>
         <obj_property name="ObjectShortName">R13</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R12">
         <obj_property name="ElementShortName">R12</obj_property>
         <obj_property name="ObjectShortName">R12</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R11">
         <obj_property name="ElementShortName">R11</obj_property>
         <obj_property name="ObjectShortName">R11</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/R10">
         <obj_property name="ElementShortName">R10</obj_property>
         <obj_property name="ObjectShortName">R10</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus140">
      <obj_property name="label">bus</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus7">
         <obj_property name="ElementShortName">Bus7</obj_property>
         <obj_property name="ObjectShortName">Bus7</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus6">
         <obj_property name="ElementShortName">Bus6</obj_property>
         <obj_property name="ObjectShortName">Bus6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus5">
         <obj_property name="ElementShortName">Bus5</obj_property>
         <obj_property name="ObjectShortName">Bus5</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus4">
         <obj_property name="ElementShortName">Bus4</obj_property>
         <obj_property name="ObjectShortName">Bus4</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus3">
         <obj_property name="ElementShortName">Bus3</obj_property>
         <obj_property name="ObjectShortName">Bus3</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus2">
         <obj_property name="ElementShortName">Bus2</obj_property>
         <obj_property name="ObjectShortName">Bus2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus1">
         <obj_property name="ElementShortName">Bus1</obj_property>
         <obj_property name="ObjectShortName">Bus1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/Bus0">
         <obj_property name="ElementShortName">Bus0</obj_property>
         <obj_property name="ObjectShortName">Bus0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/inst_generated/inst_triBusBus0/i_noe">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">i_noe[5:0]</obj_property>
      <obj_property name="ObjectShortName">i_noe[5:0]</obj_property>
      <obj_property name="label">bus_noe</obj_property>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus534">
      <obj_property name="label">sp</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U56/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus228">
      <obj_property name="label">r_instr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U64/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus350">
      <obj_property name="label">instrImm</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus413">
      <obj_property name="label">flagsOut</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U97/port19">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
         <obj_property name="label">overflow</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U97/port20">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
         <obj_property name="label">carry</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U97/port21">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
         <obj_property name="label">zero</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U97/port22">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
         <obj_property name="label">negative</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus443">
      <obj_property name="label">output</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port12">
         <obj_property name="ElementShortName">port12</obj_property>
         <obj_property name="ObjectShortName">port12</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port9">
         <obj_property name="ElementShortName">port9</obj_property>
         <obj_property name="ObjectShortName">port9</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port6">
         <obj_property name="ElementShortName">port6</obj_property>
         <obj_property name="ObjectShortName">port6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port5">
         <obj_property name="ElementShortName">port5</obj_property>
         <obj_property name="ObjectShortName">port5</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U92/port2">
         <obj_property name="ElementShortName">port2</obj_property>
         <obj_property name="ObjectShortName">port2</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus551">
      <obj_property name="label">mar</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U68/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U63/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group558">
      <obj_property name="label">ram</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U77/inst_mem/clka">
         <obj_property name="ElementShortName">clka</obj_property>
         <obj_property name="ObjectShortName">clka</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U77/inst_mem/ena">
         <obj_property name="ElementShortName">ena</obj_property>
         <obj_property name="ObjectShortName">ena</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U77/inst_mem/wea[0]">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
         <obj_property name="label">wea</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U77/inst_mem/addra">
         <obj_property name="ElementShortName">addra[16:0]</obj_property>
         <obj_property name="ObjectShortName">addra[16:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U77/inst_mem/dina">
         <obj_property name="ElementShortName">dina[7:0]</obj_property>
         <obj_property name="ObjectShortName">dina[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U77/inst_mem/douta">
         <obj_property name="ElementShortName">douta[7:0]</obj_property>
         <obj_property name="ObjectShortName">douta[7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group565">
      <obj_property name="label">ram2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U100/inst_mem/clka">
         <obj_property name="ElementShortName">clka</obj_property>
         <obj_property name="ObjectShortName">clka</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U100/inst_mem/ena">
         <obj_property name="ElementShortName">ena</obj_property>
         <obj_property name="ObjectShortName">ena</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U100/inst_mem/wea[0]">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
         <obj_property name="label">wea</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U100/inst_mem/addra">
         <obj_property name="ElementShortName">addra[16:0]</obj_property>
         <obj_property name="ObjectShortName">addra[16:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U100/inst_mem/dina">
         <obj_property name="ElementShortName">dina[7:0]</obj_property>
         <obj_property name="ObjectShortName">dina[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/testbench/inst_generated/inst_U100/inst_mem/douta">
         <obj_property name="ElementShortName">douta[7:0]</obj_property>
         <obj_property name="ObjectShortName">douta[7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group216">
      <obj_property name="label">pc</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="vbus" fp_name="vbus211">
         <obj_property name="label">pcIn[15:8]</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port10">
            <obj_property name="ElementShortName">port10</obj_property>
            <obj_property name="ObjectShortName">port10</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port9">
            <obj_property name="ElementShortName">port9</obj_property>
            <obj_property name="ObjectShortName">port9</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port8">
            <obj_property name="ElementShortName">port8</obj_property>
            <obj_property name="ObjectShortName">port8</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port7">
            <obj_property name="ElementShortName">port7</obj_property>
            <obj_property name="ObjectShortName">port7</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port6">
            <obj_property name="ElementShortName">port6</obj_property>
            <obj_property name="ObjectShortName">port6</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port5">
            <obj_property name="ElementShortName">port5</obj_property>
            <obj_property name="ObjectShortName">port5</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port4">
            <obj_property name="ElementShortName">port4</obj_property>
            <obj_property name="ObjectShortName">port4</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port3">
            <obj_property name="ElementShortName">port3</obj_property>
            <obj_property name="ObjectShortName">port3</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port2">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port2</obj_property>
         <obj_property name="ObjectShortName">port2</obj_property>
         <obj_property name="label">s1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port1">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port1</obj_property>
         <obj_property name="ObjectShortName">port1</obj_property>
         <obj_property name="label">s0</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port11">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port11</obj_property>
         <obj_property name="ObjectShortName">port11</obj_property>
         <obj_property name="label">~ent</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U55/port23">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port23</obj_property>
         <obj_property name="ObjectShortName">port23</obj_property>
         <obj_property name="label">~enp</obj_property>
      </wvobject>
      <wvobject type="vbus" fp_name="vbus225">
         <obj_property name="label">pcIn[7:0]</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port10">
            <obj_property name="ElementShortName">port10</obj_property>
            <obj_property name="ObjectShortName">port10</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port9">
            <obj_property name="ElementShortName">port9</obj_property>
            <obj_property name="ObjectShortName">port9</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port8">
            <obj_property name="ElementShortName">port8</obj_property>
            <obj_property name="ObjectShortName">port8</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port7">
            <obj_property name="ElementShortName">port7</obj_property>
            <obj_property name="ObjectShortName">port7</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port6">
            <obj_property name="ElementShortName">port6</obj_property>
            <obj_property name="ObjectShortName">port6</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port5">
            <obj_property name="ElementShortName">port5</obj_property>
            <obj_property name="ObjectShortName">port5</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port4">
            <obj_property name="ElementShortName">port4</obj_property>
            <obj_property name="ObjectShortName">port4</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port3">
            <obj_property name="ElementShortName">port3</obj_property>
            <obj_property name="ObjectShortName">port3</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port2">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port2</obj_property>
         <obj_property name="ObjectShortName">port2</obj_property>
         <obj_property name="label">s1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port1">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port1</obj_property>
         <obj_property name="ObjectShortName">port1</obj_property>
         <obj_property name="label">s0</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port11">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port11</obj_property>
         <obj_property name="ObjectShortName">port11</obj_property>
         <obj_property name="label">~ent</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U54/port23">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">port23</obj_property>
         <obj_property name="ObjectShortName">port23</obj_property>
         <obj_property name="label">~enp</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus424">
      <obj_property name="label">alu_a</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/A7">
         <obj_property name="ElementShortName">A7</obj_property>
         <obj_property name="ObjectShortName">A7</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/A6">
         <obj_property name="ElementShortName">A6</obj_property>
         <obj_property name="ObjectShortName">A6</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/A5">
         <obj_property name="ElementShortName">A5</obj_property>
         <obj_property name="ObjectShortName">A5</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/A4">
         <obj_property name="ElementShortName">A4</obj_property>
         <obj_property name="ObjectShortName">A4</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/A3">
         <obj_property name="ElementShortName">A3</obj_property>
         <obj_property name="ObjectShortName">A3</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/A2">
         <obj_property name="ElementShortName">A2</obj_property>
         <obj_property name="ObjectShortName">A2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/A1">
         <obj_property name="ElementShortName">A1</obj_property>
         <obj_property name="ObjectShortName">A1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/A0">
         <obj_property name="ElementShortName">A0</obj_property>
         <obj_property name="ObjectShortName">A0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus2953">
      <obj_property name="label">alu_y</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port15">
         <obj_property name="ElementShortName">port15</obj_property>
         <obj_property name="ObjectShortName">port15</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port16">
         <obj_property name="ElementShortName">port16</obj_property>
         <obj_property name="ObjectShortName">port16</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port17">
         <obj_property name="ElementShortName">port17</obj_property>
         <obj_property name="ObjectShortName">port17</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port18">
         <obj_property name="ElementShortName">port18</obj_property>
         <obj_property name="ObjectShortName">port18</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port19">
         <obj_property name="ElementShortName">port19</obj_property>
         <obj_property name="ObjectShortName">port19</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port20">
         <obj_property name="ElementShortName">port20</obj_property>
         <obj_property name="ObjectShortName">port20</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port21">
         <obj_property name="ElementShortName">port21</obj_property>
         <obj_property name="ObjectShortName">port21</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/testbench/inst_generated/inst_U9/port22">
         <obj_property name="ElementShortName">port22</obj_property>
         <obj_property name="ObjectShortName">port22</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
