vendor_name = ModelSim
source_file = 1, C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/first_test.bdf
source_file = 1, C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/Vhdl1.vhd
source_file = 1, C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/vdhlwaveform.vwf
source_file = 1, C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/funktionstabelljkvippa.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/db/first_test.cbx.xml
design_name = hard_block
design_name = first_test
instance = comp, \Q~output\, Q~output, first_test, 1
instance = comp, \clk~input\, clk~input, first_test, 1
instance = comp, \j~input\, j~input, first_test, 1
instance = comp, \k~input\, k~input, first_test, 1
instance = comp, \inst|iq~0\, inst|iq~0, first_test, 1
instance = comp, \inst|iq\, inst|iq, first_test, 1
