ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"Ultra.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SYS_ISR,"ax",%progbits
  19              		.align	2
  20              		.global	SYS_ISR
  21              		.thumb
  22              		.thumb_func
  23              		.type	SYS_ISR, %function
  24              	SYS_ISR:
  25              	.LFB63:
  26              		.file 1 ".\\Ultra.c"
   1:.\Ultra.c     **** /**
   2:.\Ultra.c     ****  * @file    Ultra.c
   3:.\Ultra.c     ****  * @brief   Basic methods for operating ultrasonic sensor. For more details, please refer to Ultra.
   4:.\Ultra.c     ****  * @details part number: HC-SR04
   5:.\Ultra.c     **** */
   6:.\Ultra.c     **** #include "Ultra.h"
   7:.\Ultra.c     **** 
   8:.\Ultra.c     **** 
   9:.\Ultra.c     **** uint16_t time = 0;
  10:.\Ultra.c     **** float distance = 0;
  11:.\Ultra.c     **** float cent = 0;
  12:.\Ultra.c     **** int cnt=0;
  13:.\Ultra.c     **** 
  14:.\Ultra.c     **** 
  15:.\Ultra.c     **** /**
  16:.\Ultra.c     **** * @brief    Systick Interrupt Handler
  17:.\Ultra.c     **** * @details  Counting system ticks to occur trigger
  18:.\Ultra.c     **** */
  19:.\Ultra.c     **** CY_ISR(SYS_ISR)
  20:.\Ultra.c     **** {
  27              		.loc 1 20 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  21:.\Ultra.c     ****     cnt++;
  35              		.loc 1 21 0
  36 0002 0C4A     		ldr	r2, .L6
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 2


  37 0004 1368     		ldr	r3, [r2]
  38 0006 0133     		adds	r3, r3, #1
  39 0008 1360     		str	r3, [r2]
  22:.\Ultra.c     ****   
  23:.\Ultra.c     ****     if(cnt==1)
  40              		.loc 1 23 0
  41 000a 012B     		cmp	r3, #1
  42 000c 03D1     		bne	.L2
  24:.\Ultra.c     ****        Trig_Write(1);           // Trigger High
  43              		.loc 1 24 0
  44 000e 0120     		movs	r0, #1
  45 0010 FFF7FEFF 		bl	Trig_Write
  46              	.LVL0:
  47 0014 08BD     		pop	{r3, pc}
  48              	.L2:
  25:.\Ultra.c     ****     else if(cnt==100)
  49              		.loc 1 25 0
  50 0016 642B     		cmp	r3, #100
  51 0018 03D1     		bne	.L4
  26:.\Ultra.c     ****         Trig_Write(0);           // Trigger Low
  52              		.loc 1 26 0
  53 001a 0020     		movs	r0, #0
  54 001c FFF7FEFF 		bl	Trig_Write
  55              	.LVL1:
  56 0020 08BD     		pop	{r3, pc}
  57              	.L4:
  27:.\Ultra.c     ****     else if(cnt==1100)
  58              		.loc 1 27 0
  59 0022 40F24C42 		movw	r2, #1100
  60 0026 9342     		cmp	r3, r2
  61 0028 02D1     		bne	.L1
  28:.\Ultra.c     ****         cnt=0;  
  62              		.loc 1 28 0
  63 002a 0022     		movs	r2, #0
  64 002c 014B     		ldr	r3, .L6
  65 002e 1A60     		str	r2, [r3]
  66              	.L1:
  67 0030 08BD     		pop	{r3, pc}
  68              	.L7:
  69 0032 00BF     		.align	2
  70              	.L6:
  71 0034 00000000 		.word	.LANCHOR0
  72              		.cfi_endproc
  73              	.LFE63:
  74              		.size	SYS_ISR, .-SYS_ISR
  75              		.global	__aeabi_ui2f
  76              		.global	__aeabi_fdiv
  77              		.global	__aeabi_fsub
  78              		.global	__aeabi_fmul
  79              		.section	.text.ultra_isr_handler,"ax",%progbits
  80              		.align	2
  81              		.global	ultra_isr_handler
  82              		.thumb
  83              		.thumb_func
  84              		.type	ultra_isr_handler, %function
  85              	ultra_isr_handler:
  86              	.LFB64:
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 3


  29:.\Ultra.c     **** }
  30:.\Ultra.c     **** 
  31:.\Ultra.c     **** 
  32:.\Ultra.c     **** /**
  33:.\Ultra.c     **** * @brief    Ultra Sonic Sensor Interrupt Handler
  34:.\Ultra.c     **** * @details  Measuring reflecting time to decide distance between Zumobot and obstacle
  35:.\Ultra.c     **** */
  36:.\Ultra.c     **** CY_ISR(ultra_isr_handler)
  37:.\Ultra.c     **** {
  87              		.loc 1 37 0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91 0000 10B5     		push	{r4, lr}
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 4, -8
  94              		.cfi_offset 14, -4
  38:.\Ultra.c     ****     Timer_Stop();
  95              		.loc 1 38 0
  96 0002 FFF7FEFF 		bl	Timer_Stop
  97              	.LVL2:
  39:.\Ultra.c     ****     
  40:.\Ultra.c     ****     Timer_ReadStatusRegister();
  98              		.loc 1 40 0
  99 0006 FFF7FEFF 		bl	Timer_ReadStatusRegister
 100              	.LVL3:
  41:.\Ultra.c     ****     
  42:.\Ultra.c     ****     if(!Echo_Read()) {
 101              		.loc 1 42 0
 102 000a FFF7FEFF 		bl	Echo_Read
 103              	.LVL4:
 104 000e D0B9     		cbnz	r0, .L9
  43:.\Ultra.c     ****         time = Timer_ReadCounter();             // Read counter value of Timer
 105              		.loc 1 43 0
 106 0010 FFF7FEFF 		bl	Timer_ReadCounter
 107              	.LVL5:
 108 0014 0F4C     		ldr	r4, .L12
 109 0016 A080     		strh	r0, [r4, #4]	@ movhi
  44:.\Ultra.c     ****         
  45:.\Ultra.c     ****         distance = (float)time / 58;            // us / 58 = centimeters
 110              		.loc 1 45 0
 111 0018 FFF7FEFF 		bl	__aeabi_ui2f
 112              	.LVL6:
 113 001c 0E49     		ldr	r1, .L12+4
 114 001e FFF7FEFF 		bl	__aeabi_fdiv
 115              	.LVL7:
 116 0022 A060     		str	r0, [r4, #8]	@ float
  46:.\Ultra.c     ****         cent = 5 * (distance - 16) / 4;         // calibration for this Timer(800 kHz)
 117              		.loc 1 46 0
 118 0024 4FF08341 		mov	r1, #1098907648
 119 0028 FFF7FEFF 		bl	__aeabi_fsub
 120              	.LVL8:
 121 002c 0B49     		ldr	r1, .L12+8
 122 002e FFF7FEFF 		bl	__aeabi_fmul
 123              	.LVL9:
 124 0032 4FF07A51 		mov	r1, #1048576000
 125 0036 FFF7FEFF 		bl	__aeabi_fmul
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 4


 126              	.LVL10:
 127 003a E060     		str	r0, [r4, #12]	@ float
  47:.\Ultra.c     ****         
  48:.\Ultra.c     ****         //If you want to print out the value  
  49:.\Ultra.c     ****         //printf("i = %6d, distance = %4d                \r\n", time, (int)cent);
  50:.\Ultra.c     ****         
  51:.\Ultra.c     ****         Timer_WriteCounter(0xFFFF);             // Counter initialization
 128              		.loc 1 51 0
 129 003c 4FF6FF70 		movw	r0, #65535
 130 0040 FFF7FEFF 		bl	Timer_WriteCounter
 131              	.LVL11:
 132 0044 03E0     		b	.L10
 133              	.L9:
  52:.\Ultra.c     ****     }
  53:.\Ultra.c     ****     else {
  54:.\Ultra.c     ****          Timer_WriteCounter(0xFFFF);            // Counter initialization
 134              		.loc 1 54 0
 135 0046 4FF6FF70 		movw	r0, #65535
 136 004a FFF7FEFF 		bl	Timer_WriteCounter
 137              	.LVL12:
 138              	.L10:
  55:.\Ultra.c     ****     }
  56:.\Ultra.c     ****     Timer_Start();
 139              		.loc 1 56 0
 140 004e FFF7FEFF 		bl	Timer_Start
 141              	.LVL13:
 142 0052 10BD     		pop	{r4, pc}
 143              	.L13:
 144              		.align	2
 145              	.L12:
 146 0054 00000000 		.word	.LANCHOR0
 147 0058 00006842 		.word	1114112000
 148 005c 0000A040 		.word	1084227584
 149              		.cfi_endproc
 150              	.LFE64:
 151              		.size	ultra_isr_handler, .-ultra_isr_handler
 152              		.section	.text.Ultra_Start,"ax",%progbits
 153              		.align	2
 154              		.global	Ultra_Start
 155              		.thumb
 156              		.thumb_func
 157              		.type	Ultra_Start, %function
 158              	Ultra_Start:
 159              	.LFB65:
  57:.\Ultra.c     **** }
  58:.\Ultra.c     **** 
  59:.\Ultra.c     **** 
  60:.\Ultra.c     **** /**
  61:.\Ultra.c     **** * @brief    Starting Ultra Sonic Sensor
  62:.\Ultra.c     **** * @details  
  63:.\Ultra.c     **** */
  64:.\Ultra.c     **** void Ultra_Start()
  65:.\Ultra.c     **** {
 160              		.loc 1 65 0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 5


 164 0000 08B5     		push	{r3, lr}
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 3, -8
 167              		.cfi_offset 14, -4
  66:.\Ultra.c     ****     CyIntSetSysVector((SysTick_IRQn + 16), SYS_ISR);    // Map systick ISR to SYS_ISR
 168              		.loc 1 66 0
 169 0002 0F20     		movs	r0, #15
 170 0004 0A49     		ldr	r1, .L16
 171 0006 FFF7FEFF 		bl	CyIntSetSysVector
 172              	.LVL14:
 173              	.LBB8:
 174              	.LBB9:
 175              		.file 2 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V4.10
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     18. March 2015
   6:Generated_Source\PSoC5/core_cm3.h ****  *
   7:Generated_Source\PSoC5/core_cm3.h ****  * @note
   8:Generated_Source\PSoC5/core_cm3.h ****  *
   9:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  10:Generated_Source\PSoC5/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:Generated_Source\PSoC5/core_cm3.h **** 
  12:Generated_Source\PSoC5/core_cm3.h ****    All rights reserved.
  13:Generated_Source\PSoC5/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:Generated_Source\PSoC5/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:Generated_Source\PSoC5/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:Generated_Source\PSoC5/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Generated_Source\PSoC5/core_cm3.h ****      to endorse or promote products derived from this software without
  22:Generated_Source\PSoC5/core_cm3.h ****      specific prior written permission.
  23:Generated_Source\PSoC5/core_cm3.h ****    *
  24:Generated_Source\PSoC5/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Generated_Source\PSoC5/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Generated_Source\PSoC5/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Generated_Source\PSoC5/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Generated_Source\PSoC5/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Generated_Source\PSoC5/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Generated_Source\PSoC5/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Generated_Source\PSoC5/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Generated_Source\PSoC5/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Generated_Source\PSoC5/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Generated_Source\PSoC5/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Generated_Source\PSoC5/core_cm3.h ****    ---------------------------------------------------------------------------*/
  36:Generated_Source\PSoC5/core_cm3.h **** 
  37:Generated_Source\PSoC5/core_cm3.h **** 
  38:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __ICCARM__ )
  39:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:Generated_Source\PSoC5/core_cm3.h **** #endif
  41:Generated_Source\PSoC5/core_cm3.h **** 
  42:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  43:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  44:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 6


  45:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  46:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  47:Generated_Source\PSoC5/core_cm3.h **** #endif
  48:Generated_Source\PSoC5/core_cm3.h **** 
  49:Generated_Source\PSoC5/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:Generated_Source\PSoC5/core_cm3.h **** 
  52:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:Generated_Source\PSoC5/core_cm3.h **** 
  55:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  57:Generated_Source\PSoC5/core_cm3.h **** 
  58:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:Generated_Source\PSoC5/core_cm3.h ****  */
  61:Generated_Source\PSoC5/core_cm3.h **** 
  62:Generated_Source\PSoC5/core_cm3.h **** 
  63:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  64:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  65:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  66:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup Cortex_M3
  67:Generated_Source\PSoC5/core_cm3.h ****   @{
  68:Generated_Source\PSoC5/core_cm3.h ****  */
  69:Generated_Source\PSoC5/core_cm3.h **** 
  70:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  71:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:Generated_Source\PSoC5/core_cm3.h **** 
  76:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:Generated_Source\PSoC5/core_cm3.h **** 
  78:Generated_Source\PSoC5/core_cm3.h **** 
  79:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __CC_ARM )
  80:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:Generated_Source\PSoC5/core_cm3.h **** 
  84:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  85:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:Generated_Source\PSoC5/core_cm3.h **** 
  89:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  90:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  93:Generated_Source\PSoC5/core_cm3.h **** 
  94:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
  95:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:Generated_Source\PSoC5/core_cm3.h **** 
  98:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
  99:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 7


 102:Generated_Source\PSoC5/core_cm3.h **** 
 103:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 104:Generated_Source\PSoC5/core_cm3.h ****   #define __packed
 105:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:Generated_Source\PSoC5/core_cm3.h **** 
 109:Generated_Source\PSoC5/core_cm3.h **** #endif
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
 113:Generated_Source\PSoC5/core_cm3.h **** */
 114:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0
 115:Generated_Source\PSoC5/core_cm3.h **** 
 116:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
 117:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 118:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 119:Generated_Source\PSoC5/core_cm3.h ****   #endif
 120:Generated_Source\PSoC5/core_cm3.h **** 
 121:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
 122:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 123:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 124:Generated_Source\PSoC5/core_cm3.h ****   #endif
 125:Generated_Source\PSoC5/core_cm3.h **** 
 126:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
 127:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
 128:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:Generated_Source\PSoC5/core_cm3.h ****   #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
 132:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 133:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 134:Generated_Source\PSoC5/core_cm3.h ****   #endif
 135:Generated_Source\PSoC5/core_cm3.h **** 
 136:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Generated_Source\PSoC5/core_cm3.h ****   #endif
 140:Generated_Source\PSoC5/core_cm3.h **** 
 141:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 142:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 143:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Generated_Source\PSoC5/core_cm3.h ****   #endif
 145:Generated_Source\PSoC5/core_cm3.h **** #endif
 146:Generated_Source\PSoC5/core_cm3.h **** 
 147:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 148:Generated_Source\PSoC5/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 149:Generated_Source\PSoC5/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 150:Generated_Source\PSoC5/core_cm3.h **** 
 151:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 152:Generated_Source\PSoC5/core_cm3.h **** }
 153:Generated_Source\PSoC5/core_cm3.h **** #endif
 154:Generated_Source\PSoC5/core_cm3.h **** 
 155:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 156:Generated_Source\PSoC5/core_cm3.h **** 
 157:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 158:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 8


 159:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 160:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 161:Generated_Source\PSoC5/core_cm3.h **** 
 162:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 163:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 164:Generated_Source\PSoC5/core_cm3.h **** #endif
 165:Generated_Source\PSoC5/core_cm3.h **** 
 166:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 167:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 168:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 169:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200
 170:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 171:Generated_Source\PSoC5/core_cm3.h ****   #endif
 172:Generated_Source\PSoC5/core_cm3.h **** 
 173:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 174:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0
 175:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 176:Generated_Source\PSoC5/core_cm3.h ****   #endif
 177:Generated_Source\PSoC5/core_cm3.h **** 
 178:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 179:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 180:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 181:Generated_Source\PSoC5/core_cm3.h ****   #endif
 182:Generated_Source\PSoC5/core_cm3.h **** 
 183:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 184:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 185:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 186:Generated_Source\PSoC5/core_cm3.h ****   #endif
 187:Generated_Source\PSoC5/core_cm3.h **** #endif
 188:Generated_Source\PSoC5/core_cm3.h **** 
 189:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 190:Generated_Source\PSoC5/core_cm3.h **** /**
 191:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 192:Generated_Source\PSoC5/core_cm3.h **** 
 193:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 194:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 195:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 196:Generated_Source\PSoC5/core_cm3.h **** */
 197:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 198:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 199:Generated_Source\PSoC5/core_cm3.h **** #else
 200:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 201:Generated_Source\PSoC5/core_cm3.h **** #endif
 202:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 203:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 204:Generated_Source\PSoC5/core_cm3.h **** 
 205:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 206:Generated_Source\PSoC5/core_cm3.h **** 
 207:Generated_Source\PSoC5/core_cm3.h **** 
 208:Generated_Source\PSoC5/core_cm3.h **** 
 209:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 210:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 211:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 212:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 213:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 214:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 215:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 9


 216:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 217:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 218:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 219:Generated_Source\PSoC5/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 220:Generated_Source\PSoC5/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 221:Generated_Source\PSoC5/core_cm3.h **** */
 222:Generated_Source\PSoC5/core_cm3.h **** 
 223:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup    CMSIS_core_register
 224:Generated_Source\PSoC5/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 225:Generated_Source\PSoC5/core_cm3.h ****     \brief  Core Register type definitions.
 226:Generated_Source\PSoC5/core_cm3.h ****   @{
 227:Generated_Source\PSoC5/core_cm3.h ****  */
 228:Generated_Source\PSoC5/core_cm3.h **** 
 229:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 230:Generated_Source\PSoC5/core_cm3.h ****  */
 231:Generated_Source\PSoC5/core_cm3.h **** typedef union
 232:Generated_Source\PSoC5/core_cm3.h **** {
 233:Generated_Source\PSoC5/core_cm3.h ****   struct
 234:Generated_Source\PSoC5/core_cm3.h ****   {
 235:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 236:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 237:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 238:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 239:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 240:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 241:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 242:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 243:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 244:Generated_Source\PSoC5/core_cm3.h **** 
 245:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 246:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 247:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 248:Generated_Source\PSoC5/core_cm3.h **** 
 249:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 250:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 251:Generated_Source\PSoC5/core_cm3.h **** 
 252:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 253:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 254:Generated_Source\PSoC5/core_cm3.h **** 
 255:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 256:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 257:Generated_Source\PSoC5/core_cm3.h **** 
 258:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 259:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 260:Generated_Source\PSoC5/core_cm3.h **** 
 261:Generated_Source\PSoC5/core_cm3.h **** 
 262:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 263:Generated_Source\PSoC5/core_cm3.h ****  */
 264:Generated_Source\PSoC5/core_cm3.h **** typedef union
 265:Generated_Source\PSoC5/core_cm3.h **** {
 266:Generated_Source\PSoC5/core_cm3.h ****   struct
 267:Generated_Source\PSoC5/core_cm3.h ****   {
 268:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 269:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 270:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 271:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 272:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 10


 273:Generated_Source\PSoC5/core_cm3.h **** 
 274:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 275:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 276:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 277:Generated_Source\PSoC5/core_cm3.h **** 
 278:Generated_Source\PSoC5/core_cm3.h **** 
 279:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 280:Generated_Source\PSoC5/core_cm3.h ****  */
 281:Generated_Source\PSoC5/core_cm3.h **** typedef union
 282:Generated_Source\PSoC5/core_cm3.h **** {
 283:Generated_Source\PSoC5/core_cm3.h ****   struct
 284:Generated_Source\PSoC5/core_cm3.h ****   {
 285:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 286:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 287:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 288:Generated_Source\PSoC5/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 289:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 290:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 291:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 292:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 293:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 294:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 295:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 296:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 297:Generated_Source\PSoC5/core_cm3.h **** 
 298:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 299:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 300:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 301:Generated_Source\PSoC5/core_cm3.h **** 
 302:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 303:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 304:Generated_Source\PSoC5/core_cm3.h **** 
 305:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 306:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 307:Generated_Source\PSoC5/core_cm3.h **** 
 308:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 309:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 310:Generated_Source\PSoC5/core_cm3.h **** 
 311:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 312:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 313:Generated_Source\PSoC5/core_cm3.h **** 
 314:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 315:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 316:Generated_Source\PSoC5/core_cm3.h **** 
 317:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 318:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 319:Generated_Source\PSoC5/core_cm3.h **** 
 320:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 321:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 322:Generated_Source\PSoC5/core_cm3.h **** 
 323:Generated_Source\PSoC5/core_cm3.h **** 
 324:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 325:Generated_Source\PSoC5/core_cm3.h ****  */
 326:Generated_Source\PSoC5/core_cm3.h **** typedef union
 327:Generated_Source\PSoC5/core_cm3.h **** {
 328:Generated_Source\PSoC5/core_cm3.h ****   struct
 329:Generated_Source\PSoC5/core_cm3.h ****   {
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 11


 330:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 331:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 332:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved                           */
 333:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 334:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 335:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 336:Generated_Source\PSoC5/core_cm3.h **** 
 337:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 338:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 339:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 340:Generated_Source\PSoC5/core_cm3.h **** 
 341:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 342:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 343:Generated_Source\PSoC5/core_cm3.h **** 
 344:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 345:Generated_Source\PSoC5/core_cm3.h **** 
 346:Generated_Source\PSoC5/core_cm3.h **** 
 347:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup    CMSIS_core_register
 348:Generated_Source\PSoC5/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 349:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 350:Generated_Source\PSoC5/core_cm3.h ****   @{
 351:Generated_Source\PSoC5/core_cm3.h ****  */
 352:Generated_Source\PSoC5/core_cm3.h **** 
 353:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 354:Generated_Source\PSoC5/core_cm3.h ****  */
 355:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 356:Generated_Source\PSoC5/core_cm3.h **** {
 357:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 358:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[24];
 359:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 360:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RSERVED1[24];
 361:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 362:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[24];
 363:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 364:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED3[24];
 365:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 366:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED4[56];
 367:Generated_Source\PSoC5/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 368:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED5[644];
 369:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 370:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 371:Generated_Source\PSoC5/core_cm3.h **** 
 372:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 373:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 374:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 375:Generated_Source\PSoC5/core_cm3.h **** 
 376:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 377:Generated_Source\PSoC5/core_cm3.h **** 
 378:Generated_Source\PSoC5/core_cm3.h **** 
 379:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 380:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 381:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 382:Generated_Source\PSoC5/core_cm3.h ****   @{
 383:Generated_Source\PSoC5/core_cm3.h ****  */
 384:Generated_Source\PSoC5/core_cm3.h **** 
 385:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 386:Generated_Source\PSoC5/core_cm3.h ****  */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 12


 387:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 388:Generated_Source\PSoC5/core_cm3.h **** {
 389:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 390:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 391:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 392:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 393:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 394:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 395:Generated_Source\PSoC5/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 396:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 397:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 398:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 399:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 400:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 401:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 402:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 403:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 404:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 405:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 406:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 407:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 408:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[5];
 409:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 410:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 411:Generated_Source\PSoC5/core_cm3.h **** 
 412:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 413:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 414:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 415:Generated_Source\PSoC5/core_cm3.h **** 
 416:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 417:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 418:Generated_Source\PSoC5/core_cm3.h **** 
 419:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 420:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 421:Generated_Source\PSoC5/core_cm3.h **** 
 422:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 423:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 424:Generated_Source\PSoC5/core_cm3.h **** 
 425:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 426:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 427:Generated_Source\PSoC5/core_cm3.h **** 
 428:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 429:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 430:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 431:Generated_Source\PSoC5/core_cm3.h **** 
 432:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 433:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 434:Generated_Source\PSoC5/core_cm3.h **** 
 435:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 436:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 437:Generated_Source\PSoC5/core_cm3.h **** 
 438:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 439:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 440:Generated_Source\PSoC5/core_cm3.h **** 
 441:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 442:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 443:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 13


 444:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 445:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 446:Generated_Source\PSoC5/core_cm3.h **** 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 449:Generated_Source\PSoC5/core_cm3.h **** 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 452:Generated_Source\PSoC5/core_cm3.h **** 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 455:Generated_Source\PSoC5/core_cm3.h **** 
 456:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 457:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 458:Generated_Source\PSoC5/core_cm3.h **** 
 459:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 460:Generated_Source\PSoC5/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 461:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 462:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 463:Generated_Source\PSoC5/core_cm3.h **** 
 464:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 465:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 466:Generated_Source\PSoC5/core_cm3.h **** #else
 467:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 468:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 469:Generated_Source\PSoC5/core_cm3.h **** #endif
 470:Generated_Source\PSoC5/core_cm3.h **** 
 471:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 474:Generated_Source\PSoC5/core_cm3.h **** 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 477:Generated_Source\PSoC5/core_cm3.h **** 
 478:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 479:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 480:Generated_Source\PSoC5/core_cm3.h **** 
 481:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 482:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 483:Generated_Source\PSoC5/core_cm3.h **** 
 484:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 485:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 486:Generated_Source\PSoC5/core_cm3.h **** 
 487:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 488:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 489:Generated_Source\PSoC5/core_cm3.h **** 
 490:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 491:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 492:Generated_Source\PSoC5/core_cm3.h **** 
 493:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 494:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** 
 497:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** 
 500:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 14


 501:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 502:Generated_Source\PSoC5/core_cm3.h **** 
 503:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 504:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** 
 507:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** 
 510:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** 
 513:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** 
 516:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** 
 519:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** 
 522:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 523:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** 
 526:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** 
 529:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** 
 532:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 533:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 534:Generated_Source\PSoC5/core_cm3.h **** 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 537:Generated_Source\PSoC5/core_cm3.h **** 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 540:Generated_Source\PSoC5/core_cm3.h **** 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 543:Generated_Source\PSoC5/core_cm3.h **** 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 546:Generated_Source\PSoC5/core_cm3.h **** 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 549:Generated_Source\PSoC5/core_cm3.h **** 
 550:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 551:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 552:Generated_Source\PSoC5/core_cm3.h **** 
 553:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** 
 556:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 15


 558:Generated_Source\PSoC5/core_cm3.h **** 
 559:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 560:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 561:Generated_Source\PSoC5/core_cm3.h **** 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 564:Generated_Source\PSoC5/core_cm3.h **** 
 565:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 566:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 567:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 568:Generated_Source\PSoC5/core_cm3.h **** 
 569:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 570:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 571:Generated_Source\PSoC5/core_cm3.h **** 
 572:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 573:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 574:Generated_Source\PSoC5/core_cm3.h **** 
 575:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 576:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** 
 579:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** 
 582:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** 
 585:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** 
 598:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** 
 601:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 602:Generated_Source\PSoC5/core_cm3.h **** 
 603:Generated_Source\PSoC5/core_cm3.h **** 
 604:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 605:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 606:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 607:Generated_Source\PSoC5/core_cm3.h ****   @{
 608:Generated_Source\PSoC5/core_cm3.h ****  */
 609:Generated_Source\PSoC5/core_cm3.h **** 
 610:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 611:Generated_Source\PSoC5/core_cm3.h ****  */
 612:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 613:Generated_Source\PSoC5/core_cm3.h **** {
 614:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[1];
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 16


 615:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 616:Generated_Source\PSoC5/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 617:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 618:Generated_Source\PSoC5/core_cm3.h **** #else
 619:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[1];
 620:Generated_Source\PSoC5/core_cm3.h **** #endif
 621:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 622:Generated_Source\PSoC5/core_cm3.h **** 
 623:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 624:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 626:Generated_Source\PSoC5/core_cm3.h **** 
 627:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 628:Generated_Source\PSoC5/core_cm3.h **** 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 630:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 631:Generated_Source\PSoC5/core_cm3.h **** 
 632:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 633:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 634:Generated_Source\PSoC5/core_cm3.h **** 
 635:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 636:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 637:Generated_Source\PSoC5/core_cm3.h **** 
 638:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 639:Generated_Source\PSoC5/core_cm3.h **** 
 640:Generated_Source\PSoC5/core_cm3.h **** 
 641:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 642:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 643:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 644:Generated_Source\PSoC5/core_cm3.h ****   @{
 645:Generated_Source\PSoC5/core_cm3.h ****  */
 646:Generated_Source\PSoC5/core_cm3.h **** 
 647:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 648:Generated_Source\PSoC5/core_cm3.h ****  */
 649:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 650:Generated_Source\PSoC5/core_cm3.h **** {
 651:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 652:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 653:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 654:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 655:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 656:Generated_Source\PSoC5/core_cm3.h **** 
 657:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 658:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 659:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 660:Generated_Source\PSoC5/core_cm3.h **** 
 661:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 662:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 665:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 666:Generated_Source\PSoC5/core_cm3.h **** 
 667:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 668:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 671:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 17


 672:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 673:Generated_Source\PSoC5/core_cm3.h **** 
 674:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 675:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 676:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 677:Generated_Source\PSoC5/core_cm3.h **** 
 678:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 679:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 680:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 681:Generated_Source\PSoC5/core_cm3.h **** 
 682:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 683:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 684:Generated_Source\PSoC5/core_cm3.h **** 
 685:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 686:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 687:Generated_Source\PSoC5/core_cm3.h **** 
 688:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 689:Generated_Source\PSoC5/core_cm3.h **** 
 690:Generated_Source\PSoC5/core_cm3.h **** 
 691:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 692:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 693:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 694:Generated_Source\PSoC5/core_cm3.h ****   @{
 695:Generated_Source\PSoC5/core_cm3.h ****  */
 696:Generated_Source\PSoC5/core_cm3.h **** 
 697:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 698:Generated_Source\PSoC5/core_cm3.h ****  */
 699:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 700:Generated_Source\PSoC5/core_cm3.h **** {
 701:Generated_Source\PSoC5/core_cm3.h ****   __O  union
 702:Generated_Source\PSoC5/core_cm3.h ****   {
 703:Generated_Source\PSoC5/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 704:Generated_Source\PSoC5/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 705:Generated_Source\PSoC5/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 706:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 707:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[864];
 708:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 709:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[15];
 710:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 711:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[15];
 712:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 713:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED3[29];
 714:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 715:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 716:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 717:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED4[43];
 718:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 719:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 720:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED5[6];
 721:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 722:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 723:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 724:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 725:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 726:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 727:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 728:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 18


 729:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 730:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 731:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 732:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 733:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 734:Generated_Source\PSoC5/core_cm3.h **** 
 735:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 736:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 737:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 738:Generated_Source\PSoC5/core_cm3.h **** 
 739:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 740:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 741:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 742:Generated_Source\PSoC5/core_cm3.h **** 
 743:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 744:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 745:Generated_Source\PSoC5/core_cm3.h **** 
 746:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 747:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 748:Generated_Source\PSoC5/core_cm3.h **** 
 749:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 750:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 751:Generated_Source\PSoC5/core_cm3.h **** 
 752:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 753:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 754:Generated_Source\PSoC5/core_cm3.h **** 
 755:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 756:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 757:Generated_Source\PSoC5/core_cm3.h **** 
 758:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 759:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 760:Generated_Source\PSoC5/core_cm3.h **** 
 761:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 762:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 763:Generated_Source\PSoC5/core_cm3.h **** 
 764:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 765:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 766:Generated_Source\PSoC5/core_cm3.h **** 
 767:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 768:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 769:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 770:Generated_Source\PSoC5/core_cm3.h **** 
 771:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 772:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 773:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 774:Generated_Source\PSoC5/core_cm3.h **** 
 775:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 776:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 777:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 778:Generated_Source\PSoC5/core_cm3.h **** 
 779:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 780:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 781:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 782:Generated_Source\PSoC5/core_cm3.h **** 
 783:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 784:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 785:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 19


 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 788:Generated_Source\PSoC5/core_cm3.h **** 
 789:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** 
 792:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 793:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 794:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 795:Generated_Source\PSoC5/core_cm3.h ****   @{
 796:Generated_Source\PSoC5/core_cm3.h ****  */
 797:Generated_Source\PSoC5/core_cm3.h **** 
 798:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 799:Generated_Source\PSoC5/core_cm3.h ****  */
 800:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 801:Generated_Source\PSoC5/core_cm3.h **** {
 802:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 803:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 804:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 805:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 806:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 807:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 808:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 809:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 810:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 811:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 812:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 813:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[1];
 814:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 815:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 816:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 817:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[1];
 818:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 819:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 820:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 821:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[1];
 822:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 823:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 824:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 825:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 826:Generated_Source\PSoC5/core_cm3.h **** 
 827:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 828:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 829:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 830:Generated_Source\PSoC5/core_cm3.h **** 
 831:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 832:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 833:Generated_Source\PSoC5/core_cm3.h **** 
 834:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 835:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 836:Generated_Source\PSoC5/core_cm3.h **** 
 837:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 838:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 839:Generated_Source\PSoC5/core_cm3.h **** 
 840:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 841:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 842:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 20


 843:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 844:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 845:Generated_Source\PSoC5/core_cm3.h **** 
 846:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 847:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 848:Generated_Source\PSoC5/core_cm3.h **** 
 849:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 850:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 851:Generated_Source\PSoC5/core_cm3.h **** 
 852:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 853:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 854:Generated_Source\PSoC5/core_cm3.h **** 
 855:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 856:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 857:Generated_Source\PSoC5/core_cm3.h **** 
 858:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 859:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 860:Generated_Source\PSoC5/core_cm3.h **** 
 861:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 862:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 863:Generated_Source\PSoC5/core_cm3.h **** 
 864:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 865:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 866:Generated_Source\PSoC5/core_cm3.h **** 
 867:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 868:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 869:Generated_Source\PSoC5/core_cm3.h **** 
 870:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 871:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 872:Generated_Source\PSoC5/core_cm3.h **** 
 873:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 874:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 875:Generated_Source\PSoC5/core_cm3.h **** 
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 878:Generated_Source\PSoC5/core_cm3.h **** 
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 881:Generated_Source\PSoC5/core_cm3.h **** 
 882:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 883:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 885:Generated_Source\PSoC5/core_cm3.h **** 
 886:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 892:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 893:Generated_Source\PSoC5/core_cm3.h **** 
 894:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 895:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 897:Generated_Source\PSoC5/core_cm3.h **** 
 898:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 21


 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 904:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 905:Generated_Source\PSoC5/core_cm3.h **** 
 906:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 907:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 909:Generated_Source\PSoC5/core_cm3.h **** 
 910:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 912:Generated_Source\PSoC5/core_cm3.h **** 
 913:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 915:Generated_Source\PSoC5/core_cm3.h **** 
 916:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 918:Generated_Source\PSoC5/core_cm3.h **** 
 919:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 920:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 921:Generated_Source\PSoC5/core_cm3.h **** 
 922:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 923:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 924:Generated_Source\PSoC5/core_cm3.h **** 
 925:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 927:Generated_Source\PSoC5/core_cm3.h **** 
 928:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 929:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 930:Generated_Source\PSoC5/core_cm3.h **** 
 931:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 932:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 933:Generated_Source\PSoC5/core_cm3.h **** 
 934:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 935:Generated_Source\PSoC5/core_cm3.h **** 
 936:Generated_Source\PSoC5/core_cm3.h **** 
 937:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 938:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 939:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 940:Generated_Source\PSoC5/core_cm3.h ****   @{
 941:Generated_Source\PSoC5/core_cm3.h ****  */
 942:Generated_Source\PSoC5/core_cm3.h **** 
 943:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 944:Generated_Source\PSoC5/core_cm3.h ****  */
 945:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 946:Generated_Source\PSoC5/core_cm3.h **** {
 947:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 948:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 949:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[2];
 950:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 951:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[55];
 952:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 953:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[131];
 954:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 955:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 956:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 22


 957:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED3[759];
 958:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 959:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 960:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 961:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED4[1];
 962:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 963:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 964:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 965:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED5[39];
 966:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 967:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 968:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED7[8];
 969:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 970:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 971:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
 972:Generated_Source\PSoC5/core_cm3.h **** 
 973:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 974:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 975:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
 976:Generated_Source\PSoC5/core_cm3.h **** 
 977:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 978:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 979:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
 980:Generated_Source\PSoC5/core_cm3.h **** 
 981:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 982:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 983:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 984:Generated_Source\PSoC5/core_cm3.h **** 
 985:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 986:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 987:Generated_Source\PSoC5/core_cm3.h **** 
 988:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 989:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 990:Generated_Source\PSoC5/core_cm3.h **** 
 991:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 992:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
 993:Generated_Source\PSoC5/core_cm3.h **** 
 994:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 995:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 996:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 997:Generated_Source\PSoC5/core_cm3.h **** 
 998:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 999:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1000:Generated_Source\PSoC5/core_cm3.h **** 
1001:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1002:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1003:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1004:Generated_Source\PSoC5/core_cm3.h **** 
1005:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1006:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:Generated_Source\PSoC5/core_cm3.h **** 
1009:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1011:Generated_Source\PSoC5/core_cm3.h **** 
1012:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 23


1014:Generated_Source\PSoC5/core_cm3.h **** 
1015:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1017:Generated_Source\PSoC5/core_cm3.h **** 
1018:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1019:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1020:Generated_Source\PSoC5/core_cm3.h **** 
1021:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1022:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1023:Generated_Source\PSoC5/core_cm3.h **** 
1024:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1025:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1026:Generated_Source\PSoC5/core_cm3.h **** 
1027:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1029:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1030:Generated_Source\PSoC5/core_cm3.h **** 
1031:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1033:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1034:Generated_Source\PSoC5/core_cm3.h **** 
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1036:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1037:Generated_Source\PSoC5/core_cm3.h **** 
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1039:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1040:Generated_Source\PSoC5/core_cm3.h **** 
1041:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1042:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1043:Generated_Source\PSoC5/core_cm3.h **** 
1044:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1045:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1046:Generated_Source\PSoC5/core_cm3.h **** 
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1048:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1049:Generated_Source\PSoC5/core_cm3.h **** 
1050:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1051:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1052:Generated_Source\PSoC5/core_cm3.h **** 
1053:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1054:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1056:Generated_Source\PSoC5/core_cm3.h **** 
1057:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1063:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1064:Generated_Source\PSoC5/core_cm3.h **** 
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1066:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1067:Generated_Source\PSoC5/core_cm3.h **** 
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1069:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1070:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 24


1071:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1072:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1073:Generated_Source\PSoC5/core_cm3.h **** 
1074:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1075:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1076:Generated_Source\PSoC5/core_cm3.h **** 
1077:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1079:Generated_Source\PSoC5/core_cm3.h **** 
1080:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1088:Generated_Source\PSoC5/core_cm3.h **** 
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1)
1091:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
1092:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1093:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1094:Generated_Source\PSoC5/core_cm3.h ****   @{
1095:Generated_Source\PSoC5/core_cm3.h ****  */
1096:Generated_Source\PSoC5/core_cm3.h **** 
1097:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1098:Generated_Source\PSoC5/core_cm3.h ****  */
1099:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1100:Generated_Source\PSoC5/core_cm3.h **** {
1101:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1102:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1103:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1104:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1105:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1106:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1107:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1108:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1109:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1110:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1111:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1112:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register */
1115:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1116:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1117:Generated_Source\PSoC5/core_cm3.h **** 
1118:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1119:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1120:Generated_Source\PSoC5/core_cm3.h **** 
1121:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1122:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1123:Generated_Source\PSoC5/core_cm3.h **** 
1124:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register */
1125:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1126:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1127:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 25


1128:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1129:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1130:Generated_Source\PSoC5/core_cm3.h **** 
1131:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1132:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1133:Generated_Source\PSoC5/core_cm3.h **** 
1134:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register */
1135:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1136:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register */
1139:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1140:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1141:Generated_Source\PSoC5/core_cm3.h **** 
1142:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1143:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1144:Generated_Source\PSoC5/core_cm3.h **** 
1145:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1146:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1147:Generated_Source\PSoC5/core_cm3.h **** 
1148:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register */
1149:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1150:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1151:Generated_Source\PSoC5/core_cm3.h **** 
1152:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1153:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1154:Generated_Source\PSoC5/core_cm3.h **** 
1155:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1156:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1157:Generated_Source\PSoC5/core_cm3.h **** 
1158:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1159:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1160:Generated_Source\PSoC5/core_cm3.h **** 
1161:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1162:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1163:Generated_Source\PSoC5/core_cm3.h **** 
1164:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1165:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1166:Generated_Source\PSoC5/core_cm3.h **** 
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1169:Generated_Source\PSoC5/core_cm3.h **** 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1172:Generated_Source\PSoC5/core_cm3.h **** 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1175:Generated_Source\PSoC5/core_cm3.h **** 
1176:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** 
1179:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1180:Generated_Source\PSoC5/core_cm3.h **** #endif
1181:Generated_Source\PSoC5/core_cm3.h **** 
1182:Generated_Source\PSoC5/core_cm3.h **** 
1183:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
1184:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 26


1185:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1186:Generated_Source\PSoC5/core_cm3.h ****   @{
1187:Generated_Source\PSoC5/core_cm3.h ****  */
1188:Generated_Source\PSoC5/core_cm3.h **** 
1189:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1190:Generated_Source\PSoC5/core_cm3.h ****  */
1191:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1192:Generated_Source\PSoC5/core_cm3.h **** {
1193:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1194:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1195:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1196:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1197:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1198:Generated_Source\PSoC5/core_cm3.h **** 
1199:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register */
1200:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1201:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1204:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1207:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1210:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1213:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1216:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1219:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1222:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1225:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1226:Generated_Source\PSoC5/core_cm3.h **** 
1227:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1228:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1229:Generated_Source\PSoC5/core_cm3.h **** 
1230:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1231:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1232:Generated_Source\PSoC5/core_cm3.h **** 
1233:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1234:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1235:Generated_Source\PSoC5/core_cm3.h **** 
1236:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register */
1237:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1238:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1239:Generated_Source\PSoC5/core_cm3.h **** 
1240:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1241:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 27


1242:Generated_Source\PSoC5/core_cm3.h **** 
1243:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1244:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1245:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1246:Generated_Source\PSoC5/core_cm3.h **** 
1247:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1248:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1249:Generated_Source\PSoC5/core_cm3.h **** 
1250:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1251:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1252:Generated_Source\PSoC5/core_cm3.h **** 
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** 
1283:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1284:Generated_Source\PSoC5/core_cm3.h **** 
1285:Generated_Source\PSoC5/core_cm3.h **** 
1286:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup    CMSIS_core_register
1287:Generated_Source\PSoC5/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1288:Generated_Source\PSoC5/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1289:Generated_Source\PSoC5/core_cm3.h ****   @{
1290:Generated_Source\PSoC5/core_cm3.h ****  */
1291:Generated_Source\PSoC5/core_cm3.h **** 
1292:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1293:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1294:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1295:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1296:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1298:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 28


1299:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1300:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1301:Generated_Source\PSoC5/core_cm3.h **** 
1302:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1303:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1304:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1305:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1306:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1307:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1308:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1310:Generated_Source\PSoC5/core_cm3.h **** 
1311:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1)
1312:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1313:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1314:Generated_Source\PSoC5/core_cm3.h **** #endif
1315:Generated_Source\PSoC5/core_cm3.h **** 
1316:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** 
1319:Generated_Source\PSoC5/core_cm3.h **** 
1320:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1321:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1322:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1323:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1324:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1325:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1326:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1327:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1328:Generated_Source\PSoC5/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1329:Generated_Source\PSoC5/core_cm3.h **** */
1330:Generated_Source\PSoC5/core_cm3.h **** 
1331:Generated_Source\PSoC5/core_cm3.h **** 
1332:Generated_Source\PSoC5/core_cm3.h **** 
1333:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1334:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1335:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1336:Generated_Source\PSoC5/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1337:Generated_Source\PSoC5/core_cm3.h ****     @{
1338:Generated_Source\PSoC5/core_cm3.h ****  */
1339:Generated_Source\PSoC5/core_cm3.h **** 
1340:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Set Priority Grouping
1341:Generated_Source\PSoC5/core_cm3.h **** 
1342:Generated_Source\PSoC5/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1343:Generated_Source\PSoC5/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1344:Generated_Source\PSoC5/core_cm3.h ****   Only values from 0..7 are used.
1345:Generated_Source\PSoC5/core_cm3.h ****   In case of a conflict between priority grouping and available
1346:Generated_Source\PSoC5/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1347:Generated_Source\PSoC5/core_cm3.h **** 
1348:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1349:Generated_Source\PSoC5/core_cm3.h ****  */
1350:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1351:Generated_Source\PSoC5/core_cm3.h **** {
1352:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1353:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1354:Generated_Source\PSoC5/core_cm3.h **** 
1355:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 29


1356:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1357:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1358:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1359:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1360:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1361:Generated_Source\PSoC5/core_cm3.h **** }
1362:Generated_Source\PSoC5/core_cm3.h **** 
1363:Generated_Source\PSoC5/core_cm3.h **** 
1364:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Priority Grouping
1365:Generated_Source\PSoC5/core_cm3.h **** 
1366:Generated_Source\PSoC5/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1367:Generated_Source\PSoC5/core_cm3.h **** 
1368:Generated_Source\PSoC5/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1369:Generated_Source\PSoC5/core_cm3.h ****  */
1370:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1371:Generated_Source\PSoC5/core_cm3.h **** {
1372:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1373:Generated_Source\PSoC5/core_cm3.h **** }
1374:Generated_Source\PSoC5/core_cm3.h **** 
1375:Generated_Source\PSoC5/core_cm3.h **** 
1376:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Enable External Interrupt
1377:Generated_Source\PSoC5/core_cm3.h **** 
1378:Generated_Source\PSoC5/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1379:Generated_Source\PSoC5/core_cm3.h **** 
1380:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1381:Generated_Source\PSoC5/core_cm3.h ****  */
1382:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1383:Generated_Source\PSoC5/core_cm3.h **** {
1384:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1385:Generated_Source\PSoC5/core_cm3.h **** }
1386:Generated_Source\PSoC5/core_cm3.h **** 
1387:Generated_Source\PSoC5/core_cm3.h **** 
1388:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Disable External Interrupt
1389:Generated_Source\PSoC5/core_cm3.h **** 
1390:Generated_Source\PSoC5/core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1391:Generated_Source\PSoC5/core_cm3.h **** 
1392:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1393:Generated_Source\PSoC5/core_cm3.h ****  */
1394:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1395:Generated_Source\PSoC5/core_cm3.h **** {
1396:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1397:Generated_Source\PSoC5/core_cm3.h **** }
1398:Generated_Source\PSoC5/core_cm3.h **** 
1399:Generated_Source\PSoC5/core_cm3.h **** 
1400:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Pending Interrupt
1401:Generated_Source\PSoC5/core_cm3.h **** 
1402:Generated_Source\PSoC5/core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1403:Generated_Source\PSoC5/core_cm3.h ****     for the specified interrupt.
1404:Generated_Source\PSoC5/core_cm3.h **** 
1405:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1406:Generated_Source\PSoC5/core_cm3.h **** 
1407:Generated_Source\PSoC5/core_cm3.h ****     \return             0  Interrupt status is not pending.
1408:Generated_Source\PSoC5/core_cm3.h ****     \return             1  Interrupt status is pending.
1409:Generated_Source\PSoC5/core_cm3.h ****  */
1410:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1411:Generated_Source\PSoC5/core_cm3.h **** {
1412:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 30


1413:Generated_Source\PSoC5/core_cm3.h **** }
1414:Generated_Source\PSoC5/core_cm3.h **** 
1415:Generated_Source\PSoC5/core_cm3.h **** 
1416:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Set Pending Interrupt
1417:Generated_Source\PSoC5/core_cm3.h **** 
1418:Generated_Source\PSoC5/core_cm3.h ****     The function sets the pending bit of an external interrupt.
1419:Generated_Source\PSoC5/core_cm3.h **** 
1420:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1421:Generated_Source\PSoC5/core_cm3.h ****  */
1422:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1423:Generated_Source\PSoC5/core_cm3.h **** {
1424:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1425:Generated_Source\PSoC5/core_cm3.h **** }
1426:Generated_Source\PSoC5/core_cm3.h **** 
1427:Generated_Source\PSoC5/core_cm3.h **** 
1428:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Clear Pending Interrupt
1429:Generated_Source\PSoC5/core_cm3.h **** 
1430:Generated_Source\PSoC5/core_cm3.h ****     The function clears the pending bit of an external interrupt.
1431:Generated_Source\PSoC5/core_cm3.h **** 
1432:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1433:Generated_Source\PSoC5/core_cm3.h ****  */
1434:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1435:Generated_Source\PSoC5/core_cm3.h **** {
1436:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1437:Generated_Source\PSoC5/core_cm3.h **** }
1438:Generated_Source\PSoC5/core_cm3.h **** 
1439:Generated_Source\PSoC5/core_cm3.h **** 
1440:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Active Interrupt
1441:Generated_Source\PSoC5/core_cm3.h **** 
1442:Generated_Source\PSoC5/core_cm3.h ****     The function reads the active register in NVIC and returns the active bit.
1443:Generated_Source\PSoC5/core_cm3.h **** 
1444:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1445:Generated_Source\PSoC5/core_cm3.h **** 
1446:Generated_Source\PSoC5/core_cm3.h ****     \return             0  Interrupt status is not active.
1447:Generated_Source\PSoC5/core_cm3.h ****     \return             1  Interrupt status is active.
1448:Generated_Source\PSoC5/core_cm3.h ****  */
1449:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1450:Generated_Source\PSoC5/core_cm3.h **** {
1451:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1452:Generated_Source\PSoC5/core_cm3.h **** }
1453:Generated_Source\PSoC5/core_cm3.h **** 
1454:Generated_Source\PSoC5/core_cm3.h **** 
1455:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Set Interrupt Priority
1456:Generated_Source\PSoC5/core_cm3.h **** 
1457:Generated_Source\PSoC5/core_cm3.h ****     The function sets the priority of an interrupt.
1458:Generated_Source\PSoC5/core_cm3.h **** 
1459:Generated_Source\PSoC5/core_cm3.h ****     \note The priority cannot be set for every core interrupt.
1460:Generated_Source\PSoC5/core_cm3.h **** 
1461:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1462:Generated_Source\PSoC5/core_cm3.h ****     \param [in]  priority  Priority to set.
1463:Generated_Source\PSoC5/core_cm3.h ****  */
1464:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1465:Generated_Source\PSoC5/core_cm3.h **** {
1466:Generated_Source\PSoC5/core_cm3.h ****   if((int32_t)IRQn < 0) {
1467:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1468:Generated_Source\PSoC5/core_cm3.h ****   }
1469:Generated_Source\PSoC5/core_cm3.h ****   else {
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 31


1470:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1471:Generated_Source\PSoC5/core_cm3.h ****   }
1472:Generated_Source\PSoC5/core_cm3.h **** }
1473:Generated_Source\PSoC5/core_cm3.h **** 
1474:Generated_Source\PSoC5/core_cm3.h **** 
1475:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Interrupt Priority
1476:Generated_Source\PSoC5/core_cm3.h **** 
1477:Generated_Source\PSoC5/core_cm3.h ****     The function reads the priority of an interrupt. The interrupt
1478:Generated_Source\PSoC5/core_cm3.h ****     number can be positive to specify an external (device specific)
1479:Generated_Source\PSoC5/core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
1480:Generated_Source\PSoC5/core_cm3.h **** 
1481:Generated_Source\PSoC5/core_cm3.h **** 
1482:Generated_Source\PSoC5/core_cm3.h ****     \param [in]   IRQn  Interrupt number.
1483:Generated_Source\PSoC5/core_cm3.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1484:Generated_Source\PSoC5/core_cm3.h ****                         priority bits of the microcontroller.
1485:Generated_Source\PSoC5/core_cm3.h ****  */
1486:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1487:Generated_Source\PSoC5/core_cm3.h **** {
1488:Generated_Source\PSoC5/core_cm3.h **** 
1489:Generated_Source\PSoC5/core_cm3.h ****   if((int32_t)IRQn < 0) {
1490:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8 - __NVIC_PRIO_BITS)))
1491:Generated_Source\PSoC5/core_cm3.h ****   }
1492:Generated_Source\PSoC5/core_cm3.h ****   else {
1493:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8 - __NVIC_PRIO_BITS)))
1494:Generated_Source\PSoC5/core_cm3.h ****   }
1495:Generated_Source\PSoC5/core_cm3.h **** }
1496:Generated_Source\PSoC5/core_cm3.h **** 
1497:Generated_Source\PSoC5/core_cm3.h **** 
1498:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Encode Priority
1499:Generated_Source\PSoC5/core_cm3.h **** 
1500:Generated_Source\PSoC5/core_cm3.h ****     The function encodes the priority for an interrupt with the given priority group,
1501:Generated_Source\PSoC5/core_cm3.h ****     preemptive priority value, and subpriority value.
1502:Generated_Source\PSoC5/core_cm3.h ****     In case of a conflict between priority grouping and available
1503:Generated_Source\PSoC5/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1504:Generated_Source\PSoC5/core_cm3.h **** 
1505:Generated_Source\PSoC5/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1506:Generated_Source\PSoC5/core_cm3.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1507:Generated_Source\PSoC5/core_cm3.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1508:Generated_Source\PSoC5/core_cm3.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1509:Generated_Source\PSoC5/core_cm3.h ****  */
1510:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1511:Generated_Source\PSoC5/core_cm3.h **** {
1512:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1513:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1514:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1515:Generated_Source\PSoC5/core_cm3.h **** 
1516:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1517:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1518:Generated_Source\PSoC5/core_cm3.h **** 
1519:Generated_Source\PSoC5/core_cm3.h ****   return (
1520:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1521:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1522:Generated_Source\PSoC5/core_cm3.h ****          );
1523:Generated_Source\PSoC5/core_cm3.h **** }
1524:Generated_Source\PSoC5/core_cm3.h **** 
1525:Generated_Source\PSoC5/core_cm3.h **** 
1526:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Decode Priority
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 32


1527:Generated_Source\PSoC5/core_cm3.h **** 
1528:Generated_Source\PSoC5/core_cm3.h ****     The function decodes an interrupt priority value with a given priority group to
1529:Generated_Source\PSoC5/core_cm3.h ****     preemptive priority value and subpriority value.
1530:Generated_Source\PSoC5/core_cm3.h ****     In case of a conflict between priority grouping and available
1531:Generated_Source\PSoC5/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1532:Generated_Source\PSoC5/core_cm3.h **** 
1533:Generated_Source\PSoC5/core_cm3.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1534:Generated_Source\PSoC5/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1535:Generated_Source\PSoC5/core_cm3.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1536:Generated_Source\PSoC5/core_cm3.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1537:Generated_Source\PSoC5/core_cm3.h ****  */
1538:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1539:Generated_Source\PSoC5/core_cm3.h **** {
1540:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1541:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1542:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1543:Generated_Source\PSoC5/core_cm3.h **** 
1544:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1545:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1546:Generated_Source\PSoC5/core_cm3.h **** 
1547:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1548:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1549:Generated_Source\PSoC5/core_cm3.h **** }
1550:Generated_Source\PSoC5/core_cm3.h **** 
1551:Generated_Source\PSoC5/core_cm3.h **** 
1552:Generated_Source\PSoC5/core_cm3.h **** /** \brief  System Reset
1553:Generated_Source\PSoC5/core_cm3.h **** 
1554:Generated_Source\PSoC5/core_cm3.h ****     The function initiates a system reset request to reset the MCU.
1555:Generated_Source\PSoC5/core_cm3.h ****  */
1556:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1557:Generated_Source\PSoC5/core_cm3.h **** {
1558:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1559:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1560:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1561:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1562:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1563:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1564:Generated_Source\PSoC5/core_cm3.h ****   while(1) { __NOP(); }                                             /* wait until reset */
1565:Generated_Source\PSoC5/core_cm3.h **** }
1566:Generated_Source\PSoC5/core_cm3.h **** 
1567:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1568:Generated_Source\PSoC5/core_cm3.h **** 
1569:Generated_Source\PSoC5/core_cm3.h **** 
1570:Generated_Source\PSoC5/core_cm3.h **** 
1571:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
1572:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1573:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1574:Generated_Source\PSoC5/core_cm3.h ****     \brief      Functions that configure the System.
1575:Generated_Source\PSoC5/core_cm3.h ****   @{
1576:Generated_Source\PSoC5/core_cm3.h ****  */
1577:Generated_Source\PSoC5/core_cm3.h **** 
1578:Generated_Source\PSoC5/core_cm3.h **** #if (__Vendor_SysTickConfig == 0)
1579:Generated_Source\PSoC5/core_cm3.h **** 
1580:Generated_Source\PSoC5/core_cm3.h **** /** \brief  System Tick Configuration
1581:Generated_Source\PSoC5/core_cm3.h **** 
1582:Generated_Source\PSoC5/core_cm3.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1583:Generated_Source\PSoC5/core_cm3.h ****     Counter is in free running mode to generate periodic interrupts.
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 33


1584:Generated_Source\PSoC5/core_cm3.h **** 
1585:Generated_Source\PSoC5/core_cm3.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1586:Generated_Source\PSoC5/core_cm3.h **** 
1587:Generated_Source\PSoC5/core_cm3.h ****     \return          0  Function succeeded.
1588:Generated_Source\PSoC5/core_cm3.h ****     \return          1  Function failed.
1589:Generated_Source\PSoC5/core_cm3.h **** 
1590:Generated_Source\PSoC5/core_cm3.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1591:Generated_Source\PSoC5/core_cm3.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1592:Generated_Source\PSoC5/core_cm3.h ****     must contain a vendor-specific implementation of this function.
1593:Generated_Source\PSoC5/core_cm3.h **** 
1594:Generated_Source\PSoC5/core_cm3.h ****  */
1595:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1596:Generated_Source\PSoC5/core_cm3.h **** {
1597:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
1598:Generated_Source\PSoC5/core_cm3.h **** 
1599:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 176              		.loc 2 1599 0
 177 000a 0A4B     		ldr	r3, .L16+4
 178 000c 40F65F12 		movw	r2, #2399
 179 0010 5A60     		str	r2, [r3, #4]
 180              	.LVL15:
 181              	.LBB10:
 182              	.LBB11:
1467:Generated_Source\PSoC5/core_cm3.h ****   }
 183              		.loc 2 1467 0
 184 0012 E021     		movs	r1, #224
 185 0014 084A     		ldr	r2, .L16+8
 186 0016 82F82310 		strb	r1, [r2, #35]
 187              	.LBE11:
 188              	.LBE10:
1600:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1601:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 189              		.loc 2 1601 0
 190 001a 0022     		movs	r2, #0
 191 001c 9A60     		str	r2, [r3, #8]
1602:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 192              		.loc 2 1602 0
 193 001e 0722     		movs	r2, #7
 194 0020 1A60     		str	r2, [r3]
 195              	.LBE9:
 196              	.LBE8:
  67:.\Ultra.c     ****     SysTick_Config(NUMBER_OF_TICKS);                    // Enable Systick Timer
  68:.\Ultra.c     ****     ultra_isr_StartEx(ultra_isr_handler);               // Start ultra sonic interrupt
 197              		.loc 1 68 0
 198 0022 0648     		ldr	r0, .L16+12
 199 0024 FFF7FEFF 		bl	ultra_isr_StartEx
 200              	.LVL16:
  69:.\Ultra.c     ****     Timer_Start();                                      // Start Timer
 201              		.loc 1 69 0
 202 0028 FFF7FEFF 		bl	Timer_Start
 203              	.LVL17:
 204 002c 08BD     		pop	{r3, pc}
 205              	.L17:
 206 002e 00BF     		.align	2
 207              	.L16:
 208 0030 00000000 		.word	SYS_ISR
 209 0034 10E000E0 		.word	-536813552
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 34


 210 0038 00ED00E0 		.word	-536810240
 211 003c 00000000 		.word	ultra_isr_handler
 212              		.cfi_endproc
 213              	.LFE65:
 214              		.size	Ultra_Start, .-Ultra_Start
 215              		.global	cnt
 216              		.global	cent
 217              		.global	distance
 218              		.global	time
 219              		.bss
 220              		.align	2
 221              		.set	.LANCHOR0,. + 0
 222              		.type	cnt, %object
 223              		.size	cnt, 4
 224              	cnt:
 225 0000 00000000 		.space	4
 226              		.type	time, %object
 227              		.size	time, 2
 228              	time:
 229 0004 0000     		.space	2
 230 0006 0000     		.space	2
 231              		.type	distance, %object
 232              		.size	distance, 4
 233              	distance:
 234 0008 00000000 		.space	4
 235              		.type	cent, %object
 236              		.size	cent, 4
 237              	cent:
 238 000c 00000000 		.space	4
 239              		.text
 240              	.Letext0:
 241              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\3.3\\psoc creator\\import\\gnu\\arm\\4.9.
 242              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\3.3\\psoc creator\\import\\gnu\\arm\\4.9.
 243              		.file 5 "Generated_Source\\PSoC5/cytypes.h"
 244              		.file 6 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 245              		.file 7 "Generated_Source\\PSoC5/Timer.h"
 246              		.file 8 "Generated_Source\\PSoC5/Echo.h"
 247              		.file 9 "Generated_Source\\PSoC5/Trig.h"
 248              		.file 10 "Generated_Source\\PSoC5/CyLib.h"
 249              		.file 11 "Generated_Source\\PSoC5/ultra_isr.h"
 250              		.section	.debug_info,"",%progbits
 251              	.Ldebug_info0:
 252 0000 A8060000 		.4byte	0x6a8
 253 0004 0400     		.2byte	0x4
 254 0006 00000000 		.4byte	.Ldebug_abbrev0
 255 000a 04       		.byte	0x4
 256 000b 01       		.uleb128 0x1
 257 000c 7B020000 		.4byte	.LASF82
 258 0010 01       		.byte	0x1
 259 0011 3F040000 		.4byte	.LASF83
 260 0015 AF030000 		.4byte	.LASF84
 261 0019 00000000 		.4byte	.Ldebug_ranges0+0
 262 001d 00000000 		.4byte	0
 263 0021 00000000 		.4byte	.Ldebug_line0
 264 0025 02       		.uleb128 0x2
 265 0026 01       		.byte	0x1
 266 0027 06       		.byte	0x6
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 35


 267 0028 C6010000 		.4byte	.LASF0
 268 002c 03       		.uleb128 0x3
 269 002d 5A010000 		.4byte	.LASF3
 270 0031 03       		.byte	0x3
 271 0032 1D       		.byte	0x1d
 272 0033 37000000 		.4byte	0x37
 273 0037 02       		.uleb128 0x2
 274 0038 01       		.byte	0x1
 275 0039 08       		.byte	0x8
 276 003a 7B010000 		.4byte	.LASF1
 277 003e 02       		.uleb128 0x2
 278 003f 02       		.byte	0x2
 279 0040 05       		.byte	0x5
 280 0041 43000000 		.4byte	.LASF2
 281 0045 03       		.uleb128 0x3
 282 0046 8F000000 		.4byte	.LASF4
 283 004a 03       		.byte	0x3
 284 004b 2B       		.byte	0x2b
 285 004c 50000000 		.4byte	0x50
 286 0050 02       		.uleb128 0x2
 287 0051 02       		.byte	0x2
 288 0052 07       		.byte	0x7
 289 0053 5A020000 		.4byte	.LASF5
 290 0057 03       		.uleb128 0x3
 291 0058 16040000 		.4byte	.LASF6
 292 005c 03       		.byte	0x3
 293 005d 3F       		.byte	0x3f
 294 005e 62000000 		.4byte	0x62
 295 0062 02       		.uleb128 0x2
 296 0063 04       		.byte	0x4
 297 0064 05       		.byte	0x5
 298 0065 51010000 		.4byte	.LASF7
 299 0069 03       		.uleb128 0x3
 300 006a F7030000 		.4byte	.LASF8
 301 006e 03       		.byte	0x3
 302 006f 41       		.byte	0x41
 303 0070 74000000 		.4byte	0x74
 304 0074 02       		.uleb128 0x2
 305 0075 04       		.byte	0x4
 306 0076 07       		.byte	0x7
 307 0077 82030000 		.4byte	.LASF9
 308 007b 02       		.uleb128 0x2
 309 007c 08       		.byte	0x8
 310 007d 05       		.byte	0x5
 311 007e 1B010000 		.4byte	.LASF10
 312 0082 02       		.uleb128 0x2
 313 0083 08       		.byte	0x8
 314 0084 07       		.byte	0x7
 315 0085 DA010000 		.4byte	.LASF11
 316 0089 04       		.uleb128 0x4
 317 008a 04       		.byte	0x4
 318 008b 05       		.byte	0x5
 319 008c 696E7400 		.ascii	"int\000"
 320 0090 02       		.uleb128 0x2
 321 0091 04       		.byte	0x4
 322 0092 07       		.byte	0x7
 323 0093 FA010000 		.4byte	.LASF12
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 36


 324 0097 03       		.uleb128 0x3
 325 0098 B9000000 		.4byte	.LASF13
 326 009c 04       		.byte	0x4
 327 009d 15       		.byte	0x15
 328 009e 2C000000 		.4byte	0x2c
 329 00a2 03       		.uleb128 0x3
 330 00a3 07020000 		.4byte	.LASF14
 331 00a7 04       		.byte	0x4
 332 00a8 21       		.byte	0x21
 333 00a9 45000000 		.4byte	0x45
 334 00ad 03       		.uleb128 0x3
 335 00ae D2010000 		.4byte	.LASF15
 336 00b2 04       		.byte	0x4
 337 00b3 2C       		.byte	0x2c
 338 00b4 57000000 		.4byte	0x57
 339 00b8 03       		.uleb128 0x3
 340 00b9 F1010000 		.4byte	.LASF16
 341 00bd 04       		.byte	0x4
 342 00be 2D       		.byte	0x2d
 343 00bf 69000000 		.4byte	0x69
 344 00c3 05       		.uleb128 0x5
 345 00c4 DA000000 		.4byte	.LASF17
 346 00c8 05       		.byte	0x5
 347 00c9 3801     		.2byte	0x138
 348 00cb 37000000 		.4byte	0x37
 349 00cf 05       		.uleb128 0x5
 350 00d0 B2000000 		.4byte	.LASF18
 351 00d4 05       		.byte	0x5
 352 00d5 3901     		.2byte	0x139
 353 00d7 50000000 		.4byte	0x50
 354 00db 02       		.uleb128 0x2
 355 00dc 04       		.byte	0x4
 356 00dd 04       		.byte	0x4
 357 00de 07010000 		.4byte	.LASF19
 358 00e2 02       		.uleb128 0x2
 359 00e3 08       		.byte	0x8
 360 00e4 04       		.byte	0x4
 361 00e5 2B040000 		.4byte	.LASF20
 362 00e9 02       		.uleb128 0x2
 363 00ea 01       		.byte	0x1
 364 00eb 08       		.byte	0x8
 365 00ec 6D020000 		.4byte	.LASF21
 366 00f0 05       		.uleb128 0x5
 367 00f1 A0010000 		.4byte	.LASF22
 368 00f5 05       		.byte	0x5
 369 00f6 F401     		.2byte	0x1f4
 370 00f8 FC000000 		.4byte	0xfc
 371 00fc 06       		.uleb128 0x6
 372 00fd 04       		.byte	0x4
 373 00fe 02010000 		.4byte	0x102
 374 0102 07       		.uleb128 0x7
 375 0103 02       		.uleb128 0x2
 376 0104 04       		.byte	0x4
 377 0105 07       		.byte	0x7
 378 0106 4D000000 		.4byte	.LASF23
 379 010a 08       		.uleb128 0x8
 380 010b 77000000 		.4byte	.LASF66
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 37


 381 010f 01       		.byte	0x1
 382 0110 06       		.byte	0x6
 383 0111 19       		.byte	0x19
 384 0112 4D010000 		.4byte	0x14d
 385 0116 09       		.uleb128 0x9
 386 0117 02040000 		.4byte	.LASF24
 387 011b 72       		.sleb128 -14
 388 011c 09       		.uleb128 0x9
 389 011d 68000000 		.4byte	.LASF25
 390 0121 73       		.sleb128 -13
 391 0122 09       		.uleb128 0x9
 392 0123 94030000 		.4byte	.LASF26
 393 0127 74       		.sleb128 -12
 394 0128 09       		.uleb128 0x9
 395 0129 16020000 		.4byte	.LASF27
 396 012d 75       		.sleb128 -11
 397 012e 09       		.uleb128 0x9
 398 012f E5000000 		.4byte	.LASF28
 399 0133 76       		.sleb128 -10
 400 0134 09       		.uleb128 0x9
 401 0135 3C020000 		.4byte	.LASF29
 402 0139 7B       		.sleb128 -5
 403 013a 09       		.uleb128 0x9
 404 013b 56000000 		.4byte	.LASF30
 405 013f 7C       		.sleb128 -4
 406 0140 09       		.uleb128 0x9
 407 0141 39010000 		.4byte	.LASF31
 408 0145 7E       		.sleb128 -2
 409 0146 09       		.uleb128 0x9
 410 0147 14000000 		.4byte	.LASF32
 411 014b 7F       		.sleb128 -1
 412 014c 00       		.byte	0
 413 014d 03       		.uleb128 0x3
 414 014e AD010000 		.4byte	.LASF33
 415 0152 06       		.byte	0x6
 416 0153 27       		.byte	0x27
 417 0154 0A010000 		.4byte	0x10a
 418 0158 0A       		.uleb128 0xa
 419 0159 040E     		.2byte	0xe04
 420 015b 02       		.byte	0x2
 421 015c 6301     		.2byte	0x163
 422 015e 14020000 		.4byte	0x214
 423 0162 0B       		.uleb128 0xb
 424 0163 4D030000 		.4byte	.LASF34
 425 0167 02       		.byte	0x2
 426 0168 6501     		.2byte	0x165
 427 016a 24020000 		.4byte	0x224
 428 016e 00       		.byte	0
 429 016f 0B       		.uleb128 0xb
 430 0170 34030000 		.4byte	.LASF35
 431 0174 02       		.byte	0x2
 432 0175 6601     		.2byte	0x166
 433 0177 29020000 		.4byte	0x229
 434 017b 20       		.byte	0x20
 435 017c 0B       		.uleb128 0xb
 436 017d AA030000 		.4byte	.LASF36
 437 0181 02       		.byte	0x2
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 38


 438 0182 6701     		.2byte	0x167
 439 0184 39020000 		.4byte	0x239
 440 0188 80       		.byte	0x80
 441 0189 0B       		.uleb128 0xb
 442 018a 12010000 		.4byte	.LASF37
 443 018e 02       		.byte	0x2
 444 018f 6801     		.2byte	0x168
 445 0191 29020000 		.4byte	0x229
 446 0195 A0       		.byte	0xa0
 447 0196 0C       		.uleb128 0xc
 448 0197 2A030000 		.4byte	.LASF38
 449 019b 02       		.byte	0x2
 450 019c 6901     		.2byte	0x169
 451 019e 3E020000 		.4byte	0x23e
 452 01a2 0001     		.2byte	0x100
 453 01a4 0C       		.uleb128 0xc
 454 01a5 52030000 		.4byte	.LASF39
 455 01a9 02       		.byte	0x2
 456 01aa 6A01     		.2byte	0x16a
 457 01ac 29020000 		.4byte	0x229
 458 01b0 2001     		.2byte	0x120
 459 01b2 0C       		.uleb128 0xc
 460 01b3 C1010000 		.4byte	.LASF40
 461 01b7 02       		.byte	0x2
 462 01b8 6B01     		.2byte	0x16b
 463 01ba 43020000 		.4byte	0x243
 464 01be 8001     		.2byte	0x180
 465 01c0 0C       		.uleb128 0xc
 466 01c1 5C030000 		.4byte	.LASF41
 467 01c5 02       		.byte	0x2
 468 01c6 6C01     		.2byte	0x16c
 469 01c8 29020000 		.4byte	0x229
 470 01cc A001     		.2byte	0x1a0
 471 01ce 0C       		.uleb128 0xc
 472 01cf 0F000000 		.4byte	.LASF42
 473 01d3 02       		.byte	0x2
 474 01d4 6D01     		.2byte	0x16d
 475 01d6 48020000 		.4byte	0x248
 476 01da 0002     		.2byte	0x200
 477 01dc 0C       		.uleb128 0xc
 478 01dd 66030000 		.4byte	.LASF43
 479 01e1 02       		.byte	0x2
 480 01e2 6E01     		.2byte	0x16e
 481 01e4 4D020000 		.4byte	0x24d
 482 01e8 2002     		.2byte	0x220
 483 01ea 0D       		.uleb128 0xd
 484 01eb 495000   		.ascii	"IP\000"
 485 01ee 02       		.byte	0x2
 486 01ef 6F01     		.2byte	0x16f
 487 01f1 6D020000 		.4byte	0x26d
 488 01f5 0003     		.2byte	0x300
 489 01f7 0C       		.uleb128 0xc
 490 01f8 D0000000 		.4byte	.LASF44
 491 01fc 02       		.byte	0x2
 492 01fd 7001     		.2byte	0x170
 493 01ff 72020000 		.4byte	0x272
 494 0203 F003     		.2byte	0x3f0
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 39


 495 0205 0C       		.uleb128 0xc
 496 0206 E0000000 		.4byte	.LASF45
 497 020a 02       		.byte	0x2
 498 020b 7101     		.2byte	0x171
 499 020d 83020000 		.4byte	0x283
 500 0211 000E     		.2byte	0xe00
 501 0213 00       		.byte	0
 502 0214 0E       		.uleb128 0xe
 503 0215 B8000000 		.4byte	0xb8
 504 0219 24020000 		.4byte	0x224
 505 021d 0F       		.uleb128 0xf
 506 021e 03010000 		.4byte	0x103
 507 0222 07       		.byte	0x7
 508 0223 00       		.byte	0
 509 0224 10       		.uleb128 0x10
 510 0225 14020000 		.4byte	0x214
 511 0229 0E       		.uleb128 0xe
 512 022a B8000000 		.4byte	0xb8
 513 022e 39020000 		.4byte	0x239
 514 0232 0F       		.uleb128 0xf
 515 0233 03010000 		.4byte	0x103
 516 0237 17       		.byte	0x17
 517 0238 00       		.byte	0
 518 0239 10       		.uleb128 0x10
 519 023a 14020000 		.4byte	0x214
 520 023e 10       		.uleb128 0x10
 521 023f 14020000 		.4byte	0x214
 522 0243 10       		.uleb128 0x10
 523 0244 14020000 		.4byte	0x214
 524 0248 10       		.uleb128 0x10
 525 0249 14020000 		.4byte	0x214
 526 024d 0E       		.uleb128 0xe
 527 024e B8000000 		.4byte	0xb8
 528 0252 5D020000 		.4byte	0x25d
 529 0256 0F       		.uleb128 0xf
 530 0257 03010000 		.4byte	0x103
 531 025b 37       		.byte	0x37
 532 025c 00       		.byte	0
 533 025d 0E       		.uleb128 0xe
 534 025e 97000000 		.4byte	0x97
 535 0262 6D020000 		.4byte	0x26d
 536 0266 0F       		.uleb128 0xf
 537 0267 03010000 		.4byte	0x103
 538 026b EF       		.byte	0xef
 539 026c 00       		.byte	0
 540 026d 10       		.uleb128 0x10
 541 026e 5D020000 		.4byte	0x25d
 542 0272 0E       		.uleb128 0xe
 543 0273 B8000000 		.4byte	0xb8
 544 0277 83020000 		.4byte	0x283
 545 027b 11       		.uleb128 0x11
 546 027c 03010000 		.4byte	0x103
 547 0280 8302     		.2byte	0x283
 548 0282 00       		.byte	0
 549 0283 10       		.uleb128 0x10
 550 0284 B8000000 		.4byte	0xb8
 551 0288 05       		.uleb128 0x5
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 40


 552 0289 B7010000 		.4byte	.LASF46
 553 028d 02       		.byte	0x2
 554 028e 7201     		.2byte	0x172
 555 0290 58010000 		.4byte	0x158
 556 0294 12       		.uleb128 0x12
 557 0295 8C       		.byte	0x8c
 558 0296 02       		.byte	0x2
 559 0297 8301     		.2byte	0x183
 560 0299 AF030000 		.4byte	0x3af
 561 029d 0B       		.uleb128 0xb
 562 029e 25040000 		.4byte	.LASF47
 563 02a2 02       		.byte	0x2
 564 02a3 8501     		.2byte	0x185
 565 02a5 AF030000 		.4byte	0x3af
 566 02a9 00       		.byte	0
 567 02aa 0B       		.uleb128 0xb
 568 02ab 0D010000 		.4byte	.LASF48
 569 02af 02       		.byte	0x2
 570 02b0 8601     		.2byte	0x186
 571 02b2 83020000 		.4byte	0x283
 572 02b6 04       		.byte	0x4
 573 02b7 0B       		.uleb128 0xb
 574 02b8 2F010000 		.4byte	.LASF49
 575 02bc 02       		.byte	0x2
 576 02bd 8701     		.2byte	0x187
 577 02bf 83020000 		.4byte	0x283
 578 02c3 08       		.byte	0x8
 579 02c4 0B       		.uleb128 0xb
 580 02c5 9A010000 		.4byte	.LASF50
 581 02c9 02       		.byte	0x2
 582 02ca 8801     		.2byte	0x188
 583 02cc 83020000 		.4byte	0x283
 584 02d0 0C       		.byte	0xc
 585 02d1 13       		.uleb128 0x13
 586 02d2 53435200 		.ascii	"SCR\000"
 587 02d6 02       		.byte	0x2
 588 02d7 8901     		.2byte	0x189
 589 02d9 83020000 		.4byte	0x283
 590 02dd 10       		.byte	0x10
 591 02de 13       		.uleb128 0x13
 592 02df 43435200 		.ascii	"CCR\000"
 593 02e3 02       		.byte	0x2
 594 02e4 8A01     		.2byte	0x18a
 595 02e6 83020000 		.4byte	0x283
 596 02ea 14       		.byte	0x14
 597 02eb 13       		.uleb128 0x13
 598 02ec 53485000 		.ascii	"SHP\000"
 599 02f0 02       		.byte	0x2
 600 02f1 8B01     		.2byte	0x18b
 601 02f3 C4030000 		.4byte	0x3c4
 602 02f7 18       		.byte	0x18
 603 02f8 0B       		.uleb128 0xb
 604 02f9 10020000 		.4byte	.LASF51
 605 02fd 02       		.byte	0x2
 606 02fe 8C01     		.2byte	0x18c
 607 0300 83020000 		.4byte	0x283
 608 0304 24       		.byte	0x24
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 41


 609 0305 0B       		.uleb128 0xb
 610 0306 64010000 		.4byte	.LASF52
 611 030a 02       		.byte	0x2
 612 030b 8D01     		.2byte	0x18d
 613 030d 83020000 		.4byte	0x283
 614 0311 28       		.byte	0x28
 615 0312 0B       		.uleb128 0xb
 616 0313 3E030000 		.4byte	.LASF53
 617 0317 02       		.byte	0x2
 618 0318 8E01     		.2byte	0x18e
 619 031a 83020000 		.4byte	0x283
 620 031e 2C       		.byte	0x2c
 621 031f 0B       		.uleb128 0xb
 622 0320 2F030000 		.4byte	.LASF54
 623 0324 02       		.byte	0x2
 624 0325 8F01     		.2byte	0x18f
 625 0327 83020000 		.4byte	0x283
 626 032b 30       		.byte	0x30
 627 032c 0B       		.uleb128 0xb
 628 032d 36020000 		.4byte	.LASF55
 629 0331 02       		.byte	0x2
 630 0332 9001     		.2byte	0x190
 631 0334 83020000 		.4byte	0x283
 632 0338 34       		.byte	0x34
 633 0339 0B       		.uleb128 0xb
 634 033a 34010000 		.4byte	.LASF56
 635 033e 02       		.byte	0x2
 636 033f 9101     		.2byte	0x191
 637 0341 83020000 		.4byte	0x283
 638 0345 38       		.byte	0x38
 639 0346 0B       		.uleb128 0xb
 640 0347 43030000 		.4byte	.LASF57
 641 034b 02       		.byte	0x2
 642 034c 9201     		.2byte	0x192
 643 034e 83020000 		.4byte	0x283
 644 0352 3C       		.byte	0x3c
 645 0353 13       		.uleb128 0x13
 646 0354 50465200 		.ascii	"PFR\000"
 647 0358 02       		.byte	0x2
 648 0359 9301     		.2byte	0x193
 649 035b D9030000 		.4byte	0x3d9
 650 035f 40       		.byte	0x40
 651 0360 13       		.uleb128 0x13
 652 0361 44465200 		.ascii	"DFR\000"
 653 0365 02       		.byte	0x2
 654 0366 9401     		.2byte	0x194
 655 0368 AF030000 		.4byte	0x3af
 656 036c 48       		.byte	0x48
 657 036d 13       		.uleb128 0x13
 658 036e 41445200 		.ascii	"ADR\000"
 659 0372 02       		.byte	0x2
 660 0373 9501     		.2byte	0x195
 661 0375 AF030000 		.4byte	0x3af
 662 0379 4C       		.byte	0x4c
 663 037a 0B       		.uleb128 0xb
 664 037b 48030000 		.4byte	.LASF58
 665 037f 02       		.byte	0x2
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 42


 666 0380 9601     		.2byte	0x196
 667 0382 F3030000 		.4byte	0x3f3
 668 0386 50       		.byte	0x50
 669 0387 0B       		.uleb128 0xb
 670 0388 25030000 		.4byte	.LASF59
 671 038c 02       		.byte	0x2
 672 038d 9701     		.2byte	0x197
 673 038f 0D040000 		.4byte	0x40d
 674 0393 60       		.byte	0x60
 675 0394 0B       		.uleb128 0xb
 676 0395 34030000 		.4byte	.LASF35
 677 0399 02       		.byte	0x2
 678 039a 9801     		.2byte	0x198
 679 039c FD030000 		.4byte	0x3fd
 680 03a0 74       		.byte	0x74
 681 03a1 0B       		.uleb128 0xb
 682 03a2 49040000 		.4byte	.LASF60
 683 03a6 02       		.byte	0x2
 684 03a7 9901     		.2byte	0x199
 685 03a9 83020000 		.4byte	0x283
 686 03ad 88       		.byte	0x88
 687 03ae 00       		.byte	0
 688 03af 14       		.uleb128 0x14
 689 03b0 83020000 		.4byte	0x283
 690 03b4 0E       		.uleb128 0xe
 691 03b5 97000000 		.4byte	0x97
 692 03b9 C4030000 		.4byte	0x3c4
 693 03bd 0F       		.uleb128 0xf
 694 03be 03010000 		.4byte	0x103
 695 03c2 0B       		.byte	0xb
 696 03c3 00       		.byte	0
 697 03c4 10       		.uleb128 0x10
 698 03c5 B4030000 		.4byte	0x3b4
 699 03c9 0E       		.uleb128 0xe
 700 03ca B8000000 		.4byte	0xb8
 701 03ce D9030000 		.4byte	0x3d9
 702 03d2 0F       		.uleb128 0xf
 703 03d3 03010000 		.4byte	0x103
 704 03d7 01       		.byte	0x1
 705 03d8 00       		.byte	0
 706 03d9 14       		.uleb128 0x14
 707 03da DE030000 		.4byte	0x3de
 708 03de 10       		.uleb128 0x10
 709 03df C9030000 		.4byte	0x3c9
 710 03e3 0E       		.uleb128 0xe
 711 03e4 B8000000 		.4byte	0xb8
 712 03e8 F3030000 		.4byte	0x3f3
 713 03ec 0F       		.uleb128 0xf
 714 03ed 03010000 		.4byte	0x103
 715 03f1 03       		.byte	0x3
 716 03f2 00       		.byte	0
 717 03f3 14       		.uleb128 0x14
 718 03f4 F8030000 		.4byte	0x3f8
 719 03f8 10       		.uleb128 0x10
 720 03f9 E3030000 		.4byte	0x3e3
 721 03fd 0E       		.uleb128 0xe
 722 03fe B8000000 		.4byte	0xb8
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 43


 723 0402 0D040000 		.4byte	0x40d
 724 0406 0F       		.uleb128 0xf
 725 0407 03010000 		.4byte	0x103
 726 040b 04       		.byte	0x4
 727 040c 00       		.byte	0
 728 040d 14       		.uleb128 0x14
 729 040e 12040000 		.4byte	0x412
 730 0412 10       		.uleb128 0x10
 731 0413 FD030000 		.4byte	0x3fd
 732 0417 05       		.uleb128 0x5
 733 0418 00000000 		.4byte	.LASF61
 734 041c 02       		.byte	0x2
 735 041d 9A01     		.2byte	0x19a
 736 041f 94020000 		.4byte	0x294
 737 0423 12       		.uleb128 0x12
 738 0424 10       		.byte	0x10
 739 0425 02       		.byte	0x2
 740 0426 8902     		.2byte	0x289
 741 0428 61040000 		.4byte	0x461
 742 042c 0B       		.uleb128 0xb
 743 042d A2000000 		.4byte	.LASF62
 744 0431 02       		.byte	0x2
 745 0432 8B02     		.2byte	0x28b
 746 0434 83020000 		.4byte	0x283
 747 0438 00       		.byte	0
 748 0439 0B       		.uleb128 0xb
 749 043a 20040000 		.4byte	.LASF63
 750 043e 02       		.byte	0x2
 751 043f 8C02     		.2byte	0x28c
 752 0441 83020000 		.4byte	0x283
 753 0445 04       		.byte	0x4
 754 0446 13       		.uleb128 0x13
 755 0447 56414C00 		.ascii	"VAL\000"
 756 044b 02       		.byte	0x2
 757 044c 8D02     		.2byte	0x28d
 758 044e 83020000 		.4byte	0x283
 759 0452 08       		.byte	0x8
 760 0453 0B       		.uleb128 0xb
 761 0454 29010000 		.4byte	.LASF64
 762 0458 02       		.byte	0x2
 763 0459 8E02     		.2byte	0x28e
 764 045b AF030000 		.4byte	0x3af
 765 045f 0C       		.byte	0xc
 766 0460 00       		.byte	0
 767 0461 05       		.uleb128 0x5
 768 0462 4D020000 		.4byte	.LASF65
 769 0466 02       		.byte	0x2
 770 0467 8F02     		.2byte	0x28f
 771 0469 23040000 		.4byte	0x423
 772 046d 15       		.uleb128 0x15
 773 046e 09030000 		.4byte	.LASF85
 774 0472 02       		.byte	0x2
 775 0473 B805     		.2byte	0x5b8
 776 0475 03       		.byte	0x3
 777 0476 93040000 		.4byte	0x493
 778 047a 16       		.uleb128 0x16
 779 047b 77000000 		.4byte	.LASF66
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 44


 780 047f 02       		.byte	0x2
 781 0480 B805     		.2byte	0x5b8
 782 0482 4D010000 		.4byte	0x14d
 783 0486 16       		.uleb128 0x16
 784 0487 3A000000 		.4byte	.LASF67
 785 048b 02       		.byte	0x2
 786 048c B805     		.2byte	0x5b8
 787 048e B8000000 		.4byte	0xb8
 788 0492 00       		.byte	0
 789 0493 17       		.uleb128 0x17
 790 0494 C1000000 		.4byte	.LASF86
 791 0498 02       		.byte	0x2
 792 0499 3B06     		.2byte	0x63b
 793 049b B8000000 		.4byte	0xb8
 794 049f 03       		.byte	0x3
 795 04a0 B1040000 		.4byte	0x4b1
 796 04a4 16       		.uleb128 0x16
 797 04a5 09000000 		.4byte	.LASF68
 798 04a9 02       		.byte	0x2
 799 04aa 3B06     		.2byte	0x63b
 800 04ac B8000000 		.4byte	0xb8
 801 04b0 00       		.byte	0
 802 04b1 18       		.uleb128 0x18
 803 04b2 9A000000 		.4byte	.LASF69
 804 04b6 01       		.byte	0x1
 805 04b7 13       		.byte	0x13
 806 04b8 00000000 		.4byte	.LFB63
 807 04bc 38000000 		.4byte	.LFE63-.LFB63
 808 04c0 01       		.uleb128 0x1
 809 04c1 9C       		.byte	0x9c
 810 04c2 E9040000 		.4byte	0x4e9
 811 04c6 19       		.uleb128 0x19
 812 04c7 14000000 		.4byte	.LVL0
 813 04cb 33060000 		.4byte	0x633
 814 04cf D9040000 		.4byte	0x4d9
 815 04d3 1A       		.uleb128 0x1a
 816 04d4 01       		.uleb128 0x1
 817 04d5 50       		.byte	0x50
 818 04d6 01       		.uleb128 0x1
 819 04d7 31       		.byte	0x31
 820 04d8 00       		.byte	0
 821 04d9 1B       		.uleb128 0x1b
 822 04da 20000000 		.4byte	.LVL1
 823 04de 33060000 		.4byte	0x633
 824 04e2 1A       		.uleb128 0x1a
 825 04e3 01       		.uleb128 0x1
 826 04e4 50       		.byte	0x50
 827 04e5 01       		.uleb128 0x1
 828 04e6 30       		.byte	0x30
 829 04e7 00       		.byte	0
 830 04e8 00       		.byte	0
 831 04e9 1C       		.uleb128 0x1c
 832 04ea 24020000 		.4byte	.LASF70
 833 04ee 01       		.byte	0x1
 834 04ef 24       		.byte	0x24
 835 04f0 00000000 		.4byte	.LFB64
 836 04f4 60000000 		.4byte	.LFE64-.LFB64
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 45


 837 04f8 01       		.uleb128 0x1
 838 04f9 9C       		.byte	0x9c
 839 04fa 54050000 		.4byte	0x554
 840 04fe 1D       		.uleb128 0x1d
 841 04ff 06000000 		.4byte	.LVL2
 842 0503 44060000 		.4byte	0x644
 843 0507 1D       		.uleb128 0x1d
 844 0508 0A000000 		.4byte	.LVL3
 845 050c 4B060000 		.4byte	0x64b
 846 0510 1D       		.uleb128 0x1d
 847 0511 0E000000 		.4byte	.LVL4
 848 0515 56060000 		.4byte	0x656
 849 0519 1D       		.uleb128 0x1d
 850 051a 14000000 		.4byte	.LVL5
 851 051e 61060000 		.4byte	0x661
 852 0522 19       		.uleb128 0x19
 853 0523 44000000 		.4byte	.LVL11
 854 0527 6C060000 		.4byte	0x66c
 855 052b 36050000 		.4byte	0x536
 856 052f 1A       		.uleb128 0x1a
 857 0530 01       		.uleb128 0x1
 858 0531 50       		.byte	0x50
 859 0532 02       		.uleb128 0x2
 860 0533 09       		.byte	0x9
 861 0534 FF       		.byte	0xff
 862 0535 00       		.byte	0
 863 0536 19       		.uleb128 0x19
 864 0537 4E000000 		.4byte	.LVL12
 865 053b 6C060000 		.4byte	0x66c
 866 053f 4A050000 		.4byte	0x54a
 867 0543 1A       		.uleb128 0x1a
 868 0544 01       		.uleb128 0x1
 869 0545 50       		.byte	0x50
 870 0546 02       		.uleb128 0x2
 871 0547 09       		.byte	0x9
 872 0548 FF       		.byte	0xff
 873 0549 00       		.byte	0
 874 054a 1D       		.uleb128 0x1d
 875 054b 52000000 		.4byte	.LVL13
 876 054f 7D060000 		.4byte	0x67d
 877 0553 00       		.byte	0
 878 0554 1E       		.uleb128 0x1e
 879 0555 8E010000 		.4byte	.LASF87
 880 0559 01       		.byte	0x1
 881 055a 40       		.byte	0x40
 882 055b 00000000 		.4byte	.LFB65
 883 055f 40000000 		.4byte	.LFE65-.LFB65
 884 0563 01       		.uleb128 0x1
 885 0564 9C       		.byte	0x9c
 886 0565 DE050000 		.4byte	0x5de
 887 0569 1F       		.uleb128 0x1f
 888 056a 93040000 		.4byte	0x493
 889 056e 0A000000 		.4byte	.LBB8
 890 0572 18000000 		.4byte	.LBE8-.LBB8
 891 0576 01       		.byte	0x1
 892 0577 43       		.byte	0x43
 893 0578 A1050000 		.4byte	0x5a1
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 46


 894 057c 20       		.uleb128 0x20
 895 057d A4040000 		.4byte	0x4a4
 896 0581 6009     		.2byte	0x960
 897 0583 21       		.uleb128 0x21
 898 0584 6D040000 		.4byte	0x46d
 899 0588 12000000 		.4byte	.LBB10
 900 058c 08000000 		.4byte	.LBE10-.LBB10
 901 0590 02       		.byte	0x2
 902 0591 4006     		.2byte	0x640
 903 0593 22       		.uleb128 0x22
 904 0594 86040000 		.4byte	0x486
 905 0598 07       		.byte	0x7
 906 0599 23       		.uleb128 0x23
 907 059a 7A040000 		.4byte	0x47a
 908 059e 7F       		.sleb128 -1
 909 059f 00       		.byte	0
 910 05a0 00       		.byte	0
 911 05a1 19       		.uleb128 0x19
 912 05a2 0A000000 		.4byte	.LVL14
 913 05a6 84060000 		.4byte	0x684
 914 05aa BD050000 		.4byte	0x5bd
 915 05ae 1A       		.uleb128 0x1a
 916 05af 01       		.uleb128 0x1
 917 05b0 51       		.byte	0x51
 918 05b1 05       		.uleb128 0x5
 919 05b2 03       		.byte	0x3
 920 05b3 00000000 		.4byte	SYS_ISR
 921 05b7 1A       		.uleb128 0x1a
 922 05b8 01       		.uleb128 0x1
 923 05b9 50       		.byte	0x50
 924 05ba 01       		.uleb128 0x1
 925 05bb 3F       		.byte	0x3f
 926 05bc 00       		.byte	0
 927 05bd 19       		.uleb128 0x19
 928 05be 28000000 		.4byte	.LVL16
 929 05c2 9E060000 		.4byte	0x69e
 930 05c6 D4050000 		.4byte	0x5d4
 931 05ca 1A       		.uleb128 0x1a
 932 05cb 01       		.uleb128 0x1
 933 05cc 50       		.byte	0x50
 934 05cd 05       		.uleb128 0x5
 935 05ce 03       		.byte	0x3
 936 05cf 00000000 		.4byte	ultra_isr_handler
 937 05d3 00       		.byte	0
 938 05d4 1D       		.uleb128 0x1d
 939 05d5 2C000000 		.4byte	.LVL17
 940 05d9 7D060000 		.4byte	0x67d
 941 05dd 00       		.byte	0
 942 05de 24       		.uleb128 0x24
 943 05df 32040000 		.4byte	.LASF71
 944 05e3 02       		.byte	0x2
 945 05e4 5506     		.2byte	0x655
 946 05e6 EA050000 		.4byte	0x5ea
 947 05ea 10       		.uleb128 0x10
 948 05eb AD000000 		.4byte	0xad
 949 05ef 25       		.uleb128 0x25
 950 05f0 48020000 		.4byte	.LASF72
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 47


 951 05f4 01       		.byte	0x1
 952 05f5 09       		.byte	0x9
 953 05f6 A2000000 		.4byte	0xa2
 954 05fa 05       		.uleb128 0x5
 955 05fb 03       		.byte	0x3
 956 05fc 00000000 		.4byte	time
 957 0600 25       		.uleb128 0x25
 958 0601 72020000 		.4byte	.LASF73
 959 0605 01       		.byte	0x1
 960 0606 0A       		.byte	0xa
 961 0607 DB000000 		.4byte	0xdb
 962 060b 05       		.uleb128 0x5
 963 060c 03       		.byte	0x3
 964 060d 00000000 		.4byte	distance
 965 0611 25       		.uleb128 0x25
 966 0612 89010000 		.4byte	.LASF74
 967 0616 01       		.byte	0x1
 968 0617 0B       		.byte	0xb
 969 0618 DB000000 		.4byte	0xdb
 970 061c 05       		.uleb128 0x5
 971 061d 03       		.byte	0x3
 972 061e 00000000 		.4byte	cent
 973 0622 26       		.uleb128 0x26
 974 0623 636E7400 		.ascii	"cnt\000"
 975 0627 01       		.byte	0x1
 976 0628 0C       		.byte	0xc
 977 0629 89000000 		.4byte	0x89
 978 062d 05       		.uleb128 0x5
 979 062e 03       		.byte	0x3
 980 062f 00000000 		.4byte	cnt
 981 0633 27       		.uleb128 0x27
 982 0634 1A030000 		.4byte	.LASF78
 983 0638 09       		.byte	0x9
 984 0639 26       		.byte	0x26
 985 063a 44060000 		.4byte	0x644
 986 063e 28       		.uleb128 0x28
 987 063f C3000000 		.4byte	0xc3
 988 0643 00       		.byte	0
 989 0644 29       		.uleb128 0x29
 990 0645 A7000000 		.4byte	.LASF80
 991 0649 07       		.byte	0x7
 992 064a 5B       		.byte	0x5b
 993 064b 2A       		.uleb128 0x2a
 994 064c 21000000 		.4byte	.LASF75
 995 0650 07       		.byte	0x7
 996 0651 5E       		.byte	0x5e
 997 0652 C3000000 		.4byte	0xc3
 998 0656 2A       		.uleb128 0x2a
 999 0657 4F040000 		.4byte	.LASF76
 1000 065b 08       		.byte	0x8
 1001 065c 29       		.byte	0x29
 1002 065d C3000000 		.4byte	0xc3
 1003 0661 2A       		.uleb128 0x2a
 1004 0662 70030000 		.4byte	.LASF77
 1005 0666 07       		.byte	0x7
 1006 0667 69       		.byte	0x69
 1007 0668 CF000000 		.4byte	0xcf
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 48


 1008 066c 27       		.uleb128 0x27
 1009 066d 7C000000 		.4byte	.LASF79
 1010 0671 07       		.byte	0x7
 1011 0672 6A       		.byte	0x6a
 1012 0673 7D060000 		.4byte	0x67d
 1013 0677 28       		.uleb128 0x28
 1014 0678 CF000000 		.4byte	0xcf
 1015 067c 00       		.byte	0
 1016 067d 29       		.uleb128 0x29
 1017 067e 45010000 		.4byte	.LASF81
 1018 0682 07       		.byte	0x7
 1019 0683 5A       		.byte	0x5a
 1020 0684 2B       		.uleb128 0x2b
 1021 0685 69010000 		.4byte	.LASF88
 1022 0689 0A       		.byte	0xa
 1023 068a 85       		.byte	0x85
 1024 068b F0000000 		.4byte	0xf0
 1025 068f 9E060000 		.4byte	0x69e
 1026 0693 28       		.uleb128 0x28
 1027 0694 C3000000 		.4byte	0xc3
 1028 0698 28       		.uleb128 0x28
 1029 0699 F0000000 		.4byte	0xf0
 1030 069d 00       		.byte	0
 1031 069e 2C       		.uleb128 0x2c
 1032 069f F5000000 		.4byte	.LASF89
 1033 06a3 0B       		.byte	0xb
 1034 06a4 18       		.byte	0x18
 1035 06a5 28       		.uleb128 0x28
 1036 06a6 F0000000 		.4byte	0xf0
 1037 06aa 00       		.byte	0
 1038 06ab 00       		.byte	0
 1039              		.section	.debug_abbrev,"",%progbits
 1040              	.Ldebug_abbrev0:
 1041 0000 01       		.uleb128 0x1
 1042 0001 11       		.uleb128 0x11
 1043 0002 01       		.byte	0x1
 1044 0003 25       		.uleb128 0x25
 1045 0004 0E       		.uleb128 0xe
 1046 0005 13       		.uleb128 0x13
 1047 0006 0B       		.uleb128 0xb
 1048 0007 03       		.uleb128 0x3
 1049 0008 0E       		.uleb128 0xe
 1050 0009 1B       		.uleb128 0x1b
 1051 000a 0E       		.uleb128 0xe
 1052 000b 55       		.uleb128 0x55
 1053 000c 17       		.uleb128 0x17
 1054 000d 11       		.uleb128 0x11
 1055 000e 01       		.uleb128 0x1
 1056 000f 10       		.uleb128 0x10
 1057 0010 17       		.uleb128 0x17
 1058 0011 00       		.byte	0
 1059 0012 00       		.byte	0
 1060 0013 02       		.uleb128 0x2
 1061 0014 24       		.uleb128 0x24
 1062 0015 00       		.byte	0
 1063 0016 0B       		.uleb128 0xb
 1064 0017 0B       		.uleb128 0xb
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 49


 1065 0018 3E       		.uleb128 0x3e
 1066 0019 0B       		.uleb128 0xb
 1067 001a 03       		.uleb128 0x3
 1068 001b 0E       		.uleb128 0xe
 1069 001c 00       		.byte	0
 1070 001d 00       		.byte	0
 1071 001e 03       		.uleb128 0x3
 1072 001f 16       		.uleb128 0x16
 1073 0020 00       		.byte	0
 1074 0021 03       		.uleb128 0x3
 1075 0022 0E       		.uleb128 0xe
 1076 0023 3A       		.uleb128 0x3a
 1077 0024 0B       		.uleb128 0xb
 1078 0025 3B       		.uleb128 0x3b
 1079 0026 0B       		.uleb128 0xb
 1080 0027 49       		.uleb128 0x49
 1081 0028 13       		.uleb128 0x13
 1082 0029 00       		.byte	0
 1083 002a 00       		.byte	0
 1084 002b 04       		.uleb128 0x4
 1085 002c 24       		.uleb128 0x24
 1086 002d 00       		.byte	0
 1087 002e 0B       		.uleb128 0xb
 1088 002f 0B       		.uleb128 0xb
 1089 0030 3E       		.uleb128 0x3e
 1090 0031 0B       		.uleb128 0xb
 1091 0032 03       		.uleb128 0x3
 1092 0033 08       		.uleb128 0x8
 1093 0034 00       		.byte	0
 1094 0035 00       		.byte	0
 1095 0036 05       		.uleb128 0x5
 1096 0037 16       		.uleb128 0x16
 1097 0038 00       		.byte	0
 1098 0039 03       		.uleb128 0x3
 1099 003a 0E       		.uleb128 0xe
 1100 003b 3A       		.uleb128 0x3a
 1101 003c 0B       		.uleb128 0xb
 1102 003d 3B       		.uleb128 0x3b
 1103 003e 05       		.uleb128 0x5
 1104 003f 49       		.uleb128 0x49
 1105 0040 13       		.uleb128 0x13
 1106 0041 00       		.byte	0
 1107 0042 00       		.byte	0
 1108 0043 06       		.uleb128 0x6
 1109 0044 0F       		.uleb128 0xf
 1110 0045 00       		.byte	0
 1111 0046 0B       		.uleb128 0xb
 1112 0047 0B       		.uleb128 0xb
 1113 0048 49       		.uleb128 0x49
 1114 0049 13       		.uleb128 0x13
 1115 004a 00       		.byte	0
 1116 004b 00       		.byte	0
 1117 004c 07       		.uleb128 0x7
 1118 004d 15       		.uleb128 0x15
 1119 004e 00       		.byte	0
 1120 004f 27       		.uleb128 0x27
 1121 0050 19       		.uleb128 0x19
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 50


 1122 0051 00       		.byte	0
 1123 0052 00       		.byte	0
 1124 0053 08       		.uleb128 0x8
 1125 0054 04       		.uleb128 0x4
 1126 0055 01       		.byte	0x1
 1127 0056 03       		.uleb128 0x3
 1128 0057 0E       		.uleb128 0xe
 1129 0058 0B       		.uleb128 0xb
 1130 0059 0B       		.uleb128 0xb
 1131 005a 3A       		.uleb128 0x3a
 1132 005b 0B       		.uleb128 0xb
 1133 005c 3B       		.uleb128 0x3b
 1134 005d 0B       		.uleb128 0xb
 1135 005e 01       		.uleb128 0x1
 1136 005f 13       		.uleb128 0x13
 1137 0060 00       		.byte	0
 1138 0061 00       		.byte	0
 1139 0062 09       		.uleb128 0x9
 1140 0063 28       		.uleb128 0x28
 1141 0064 00       		.byte	0
 1142 0065 03       		.uleb128 0x3
 1143 0066 0E       		.uleb128 0xe
 1144 0067 1C       		.uleb128 0x1c
 1145 0068 0D       		.uleb128 0xd
 1146 0069 00       		.byte	0
 1147 006a 00       		.byte	0
 1148 006b 0A       		.uleb128 0xa
 1149 006c 13       		.uleb128 0x13
 1150 006d 01       		.byte	0x1
 1151 006e 0B       		.uleb128 0xb
 1152 006f 05       		.uleb128 0x5
 1153 0070 3A       		.uleb128 0x3a
 1154 0071 0B       		.uleb128 0xb
 1155 0072 3B       		.uleb128 0x3b
 1156 0073 05       		.uleb128 0x5
 1157 0074 01       		.uleb128 0x1
 1158 0075 13       		.uleb128 0x13
 1159 0076 00       		.byte	0
 1160 0077 00       		.byte	0
 1161 0078 0B       		.uleb128 0xb
 1162 0079 0D       		.uleb128 0xd
 1163 007a 00       		.byte	0
 1164 007b 03       		.uleb128 0x3
 1165 007c 0E       		.uleb128 0xe
 1166 007d 3A       		.uleb128 0x3a
 1167 007e 0B       		.uleb128 0xb
 1168 007f 3B       		.uleb128 0x3b
 1169 0080 05       		.uleb128 0x5
 1170 0081 49       		.uleb128 0x49
 1171 0082 13       		.uleb128 0x13
 1172 0083 38       		.uleb128 0x38
 1173 0084 0B       		.uleb128 0xb
 1174 0085 00       		.byte	0
 1175 0086 00       		.byte	0
 1176 0087 0C       		.uleb128 0xc
 1177 0088 0D       		.uleb128 0xd
 1178 0089 00       		.byte	0
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 51


 1179 008a 03       		.uleb128 0x3
 1180 008b 0E       		.uleb128 0xe
 1181 008c 3A       		.uleb128 0x3a
 1182 008d 0B       		.uleb128 0xb
 1183 008e 3B       		.uleb128 0x3b
 1184 008f 05       		.uleb128 0x5
 1185 0090 49       		.uleb128 0x49
 1186 0091 13       		.uleb128 0x13
 1187 0092 38       		.uleb128 0x38
 1188 0093 05       		.uleb128 0x5
 1189 0094 00       		.byte	0
 1190 0095 00       		.byte	0
 1191 0096 0D       		.uleb128 0xd
 1192 0097 0D       		.uleb128 0xd
 1193 0098 00       		.byte	0
 1194 0099 03       		.uleb128 0x3
 1195 009a 08       		.uleb128 0x8
 1196 009b 3A       		.uleb128 0x3a
 1197 009c 0B       		.uleb128 0xb
 1198 009d 3B       		.uleb128 0x3b
 1199 009e 05       		.uleb128 0x5
 1200 009f 49       		.uleb128 0x49
 1201 00a0 13       		.uleb128 0x13
 1202 00a1 38       		.uleb128 0x38
 1203 00a2 05       		.uleb128 0x5
 1204 00a3 00       		.byte	0
 1205 00a4 00       		.byte	0
 1206 00a5 0E       		.uleb128 0xe
 1207 00a6 01       		.uleb128 0x1
 1208 00a7 01       		.byte	0x1
 1209 00a8 49       		.uleb128 0x49
 1210 00a9 13       		.uleb128 0x13
 1211 00aa 01       		.uleb128 0x1
 1212 00ab 13       		.uleb128 0x13
 1213 00ac 00       		.byte	0
 1214 00ad 00       		.byte	0
 1215 00ae 0F       		.uleb128 0xf
 1216 00af 21       		.uleb128 0x21
 1217 00b0 00       		.byte	0
 1218 00b1 49       		.uleb128 0x49
 1219 00b2 13       		.uleb128 0x13
 1220 00b3 2F       		.uleb128 0x2f
 1221 00b4 0B       		.uleb128 0xb
 1222 00b5 00       		.byte	0
 1223 00b6 00       		.byte	0
 1224 00b7 10       		.uleb128 0x10
 1225 00b8 35       		.uleb128 0x35
 1226 00b9 00       		.byte	0
 1227 00ba 49       		.uleb128 0x49
 1228 00bb 13       		.uleb128 0x13
 1229 00bc 00       		.byte	0
 1230 00bd 00       		.byte	0
 1231 00be 11       		.uleb128 0x11
 1232 00bf 21       		.uleb128 0x21
 1233 00c0 00       		.byte	0
 1234 00c1 49       		.uleb128 0x49
 1235 00c2 13       		.uleb128 0x13
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 52


 1236 00c3 2F       		.uleb128 0x2f
 1237 00c4 05       		.uleb128 0x5
 1238 00c5 00       		.byte	0
 1239 00c6 00       		.byte	0
 1240 00c7 12       		.uleb128 0x12
 1241 00c8 13       		.uleb128 0x13
 1242 00c9 01       		.byte	0x1
 1243 00ca 0B       		.uleb128 0xb
 1244 00cb 0B       		.uleb128 0xb
 1245 00cc 3A       		.uleb128 0x3a
 1246 00cd 0B       		.uleb128 0xb
 1247 00ce 3B       		.uleb128 0x3b
 1248 00cf 05       		.uleb128 0x5
 1249 00d0 01       		.uleb128 0x1
 1250 00d1 13       		.uleb128 0x13
 1251 00d2 00       		.byte	0
 1252 00d3 00       		.byte	0
 1253 00d4 13       		.uleb128 0x13
 1254 00d5 0D       		.uleb128 0xd
 1255 00d6 00       		.byte	0
 1256 00d7 03       		.uleb128 0x3
 1257 00d8 08       		.uleb128 0x8
 1258 00d9 3A       		.uleb128 0x3a
 1259 00da 0B       		.uleb128 0xb
 1260 00db 3B       		.uleb128 0x3b
 1261 00dc 05       		.uleb128 0x5
 1262 00dd 49       		.uleb128 0x49
 1263 00de 13       		.uleb128 0x13
 1264 00df 38       		.uleb128 0x38
 1265 00e0 0B       		.uleb128 0xb
 1266 00e1 00       		.byte	0
 1267 00e2 00       		.byte	0
 1268 00e3 14       		.uleb128 0x14
 1269 00e4 26       		.uleb128 0x26
 1270 00e5 00       		.byte	0
 1271 00e6 49       		.uleb128 0x49
 1272 00e7 13       		.uleb128 0x13
 1273 00e8 00       		.byte	0
 1274 00e9 00       		.byte	0
 1275 00ea 15       		.uleb128 0x15
 1276 00eb 2E       		.uleb128 0x2e
 1277 00ec 01       		.byte	0x1
 1278 00ed 03       		.uleb128 0x3
 1279 00ee 0E       		.uleb128 0xe
 1280 00ef 3A       		.uleb128 0x3a
 1281 00f0 0B       		.uleb128 0xb
 1282 00f1 3B       		.uleb128 0x3b
 1283 00f2 05       		.uleb128 0x5
 1284 00f3 27       		.uleb128 0x27
 1285 00f4 19       		.uleb128 0x19
 1286 00f5 20       		.uleb128 0x20
 1287 00f6 0B       		.uleb128 0xb
 1288 00f7 01       		.uleb128 0x1
 1289 00f8 13       		.uleb128 0x13
 1290 00f9 00       		.byte	0
 1291 00fa 00       		.byte	0
 1292 00fb 16       		.uleb128 0x16
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 53


 1293 00fc 05       		.uleb128 0x5
 1294 00fd 00       		.byte	0
 1295 00fe 03       		.uleb128 0x3
 1296 00ff 0E       		.uleb128 0xe
 1297 0100 3A       		.uleb128 0x3a
 1298 0101 0B       		.uleb128 0xb
 1299 0102 3B       		.uleb128 0x3b
 1300 0103 05       		.uleb128 0x5
 1301 0104 49       		.uleb128 0x49
 1302 0105 13       		.uleb128 0x13
 1303 0106 00       		.byte	0
 1304 0107 00       		.byte	0
 1305 0108 17       		.uleb128 0x17
 1306 0109 2E       		.uleb128 0x2e
 1307 010a 01       		.byte	0x1
 1308 010b 03       		.uleb128 0x3
 1309 010c 0E       		.uleb128 0xe
 1310 010d 3A       		.uleb128 0x3a
 1311 010e 0B       		.uleb128 0xb
 1312 010f 3B       		.uleb128 0x3b
 1313 0110 05       		.uleb128 0x5
 1314 0111 27       		.uleb128 0x27
 1315 0112 19       		.uleb128 0x19
 1316 0113 49       		.uleb128 0x49
 1317 0114 13       		.uleb128 0x13
 1318 0115 20       		.uleb128 0x20
 1319 0116 0B       		.uleb128 0xb
 1320 0117 01       		.uleb128 0x1
 1321 0118 13       		.uleb128 0x13
 1322 0119 00       		.byte	0
 1323 011a 00       		.byte	0
 1324 011b 18       		.uleb128 0x18
 1325 011c 2E       		.uleb128 0x2e
 1326 011d 01       		.byte	0x1
 1327 011e 3F       		.uleb128 0x3f
 1328 011f 19       		.uleb128 0x19
 1329 0120 03       		.uleb128 0x3
 1330 0121 0E       		.uleb128 0xe
 1331 0122 3A       		.uleb128 0x3a
 1332 0123 0B       		.uleb128 0xb
 1333 0124 3B       		.uleb128 0x3b
 1334 0125 0B       		.uleb128 0xb
 1335 0126 27       		.uleb128 0x27
 1336 0127 19       		.uleb128 0x19
 1337 0128 11       		.uleb128 0x11
 1338 0129 01       		.uleb128 0x1
 1339 012a 12       		.uleb128 0x12
 1340 012b 06       		.uleb128 0x6
 1341 012c 40       		.uleb128 0x40
 1342 012d 18       		.uleb128 0x18
 1343 012e 9742     		.uleb128 0x2117
 1344 0130 19       		.uleb128 0x19
 1345 0131 01       		.uleb128 0x1
 1346 0132 13       		.uleb128 0x13
 1347 0133 00       		.byte	0
 1348 0134 00       		.byte	0
 1349 0135 19       		.uleb128 0x19
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 54


 1350 0136 898201   		.uleb128 0x4109
 1351 0139 01       		.byte	0x1
 1352 013a 11       		.uleb128 0x11
 1353 013b 01       		.uleb128 0x1
 1354 013c 31       		.uleb128 0x31
 1355 013d 13       		.uleb128 0x13
 1356 013e 01       		.uleb128 0x1
 1357 013f 13       		.uleb128 0x13
 1358 0140 00       		.byte	0
 1359 0141 00       		.byte	0
 1360 0142 1A       		.uleb128 0x1a
 1361 0143 8A8201   		.uleb128 0x410a
 1362 0146 00       		.byte	0
 1363 0147 02       		.uleb128 0x2
 1364 0148 18       		.uleb128 0x18
 1365 0149 9142     		.uleb128 0x2111
 1366 014b 18       		.uleb128 0x18
 1367 014c 00       		.byte	0
 1368 014d 00       		.byte	0
 1369 014e 1B       		.uleb128 0x1b
 1370 014f 898201   		.uleb128 0x4109
 1371 0152 01       		.byte	0x1
 1372 0153 11       		.uleb128 0x11
 1373 0154 01       		.uleb128 0x1
 1374 0155 31       		.uleb128 0x31
 1375 0156 13       		.uleb128 0x13
 1376 0157 00       		.byte	0
 1377 0158 00       		.byte	0
 1378 0159 1C       		.uleb128 0x1c
 1379 015a 2E       		.uleb128 0x2e
 1380 015b 01       		.byte	0x1
 1381 015c 3F       		.uleb128 0x3f
 1382 015d 19       		.uleb128 0x19
 1383 015e 03       		.uleb128 0x3
 1384 015f 0E       		.uleb128 0xe
 1385 0160 3A       		.uleb128 0x3a
 1386 0161 0B       		.uleb128 0xb
 1387 0162 3B       		.uleb128 0x3b
 1388 0163 0B       		.uleb128 0xb
 1389 0164 27       		.uleb128 0x27
 1390 0165 19       		.uleb128 0x19
 1391 0166 11       		.uleb128 0x11
 1392 0167 01       		.uleb128 0x1
 1393 0168 12       		.uleb128 0x12
 1394 0169 06       		.uleb128 0x6
 1395 016a 40       		.uleb128 0x40
 1396 016b 18       		.uleb128 0x18
 1397 016c 9642     		.uleb128 0x2116
 1398 016e 19       		.uleb128 0x19
 1399 016f 01       		.uleb128 0x1
 1400 0170 13       		.uleb128 0x13
 1401 0171 00       		.byte	0
 1402 0172 00       		.byte	0
 1403 0173 1D       		.uleb128 0x1d
 1404 0174 898201   		.uleb128 0x4109
 1405 0177 00       		.byte	0
 1406 0178 11       		.uleb128 0x11
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 55


 1407 0179 01       		.uleb128 0x1
 1408 017a 31       		.uleb128 0x31
 1409 017b 13       		.uleb128 0x13
 1410 017c 00       		.byte	0
 1411 017d 00       		.byte	0
 1412 017e 1E       		.uleb128 0x1e
 1413 017f 2E       		.uleb128 0x2e
 1414 0180 01       		.byte	0x1
 1415 0181 3F       		.uleb128 0x3f
 1416 0182 19       		.uleb128 0x19
 1417 0183 03       		.uleb128 0x3
 1418 0184 0E       		.uleb128 0xe
 1419 0185 3A       		.uleb128 0x3a
 1420 0186 0B       		.uleb128 0xb
 1421 0187 3B       		.uleb128 0x3b
 1422 0188 0B       		.uleb128 0xb
 1423 0189 11       		.uleb128 0x11
 1424 018a 01       		.uleb128 0x1
 1425 018b 12       		.uleb128 0x12
 1426 018c 06       		.uleb128 0x6
 1427 018d 40       		.uleb128 0x40
 1428 018e 18       		.uleb128 0x18
 1429 018f 9742     		.uleb128 0x2117
 1430 0191 19       		.uleb128 0x19
 1431 0192 01       		.uleb128 0x1
 1432 0193 13       		.uleb128 0x13
 1433 0194 00       		.byte	0
 1434 0195 00       		.byte	0
 1435 0196 1F       		.uleb128 0x1f
 1436 0197 1D       		.uleb128 0x1d
 1437 0198 01       		.byte	0x1
 1438 0199 31       		.uleb128 0x31
 1439 019a 13       		.uleb128 0x13
 1440 019b 11       		.uleb128 0x11
 1441 019c 01       		.uleb128 0x1
 1442 019d 12       		.uleb128 0x12
 1443 019e 06       		.uleb128 0x6
 1444 019f 58       		.uleb128 0x58
 1445 01a0 0B       		.uleb128 0xb
 1446 01a1 59       		.uleb128 0x59
 1447 01a2 0B       		.uleb128 0xb
 1448 01a3 01       		.uleb128 0x1
 1449 01a4 13       		.uleb128 0x13
 1450 01a5 00       		.byte	0
 1451 01a6 00       		.byte	0
 1452 01a7 20       		.uleb128 0x20
 1453 01a8 05       		.uleb128 0x5
 1454 01a9 00       		.byte	0
 1455 01aa 31       		.uleb128 0x31
 1456 01ab 13       		.uleb128 0x13
 1457 01ac 1C       		.uleb128 0x1c
 1458 01ad 05       		.uleb128 0x5
 1459 01ae 00       		.byte	0
 1460 01af 00       		.byte	0
 1461 01b0 21       		.uleb128 0x21
 1462 01b1 1D       		.uleb128 0x1d
 1463 01b2 01       		.byte	0x1
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 56


 1464 01b3 31       		.uleb128 0x31
 1465 01b4 13       		.uleb128 0x13
 1466 01b5 11       		.uleb128 0x11
 1467 01b6 01       		.uleb128 0x1
 1468 01b7 12       		.uleb128 0x12
 1469 01b8 06       		.uleb128 0x6
 1470 01b9 58       		.uleb128 0x58
 1471 01ba 0B       		.uleb128 0xb
 1472 01bb 59       		.uleb128 0x59
 1473 01bc 05       		.uleb128 0x5
 1474 01bd 00       		.byte	0
 1475 01be 00       		.byte	0
 1476 01bf 22       		.uleb128 0x22
 1477 01c0 05       		.uleb128 0x5
 1478 01c1 00       		.byte	0
 1479 01c2 31       		.uleb128 0x31
 1480 01c3 13       		.uleb128 0x13
 1481 01c4 1C       		.uleb128 0x1c
 1482 01c5 0B       		.uleb128 0xb
 1483 01c6 00       		.byte	0
 1484 01c7 00       		.byte	0
 1485 01c8 23       		.uleb128 0x23
 1486 01c9 05       		.uleb128 0x5
 1487 01ca 00       		.byte	0
 1488 01cb 31       		.uleb128 0x31
 1489 01cc 13       		.uleb128 0x13
 1490 01cd 1C       		.uleb128 0x1c
 1491 01ce 0D       		.uleb128 0xd
 1492 01cf 00       		.byte	0
 1493 01d0 00       		.byte	0
 1494 01d1 24       		.uleb128 0x24
 1495 01d2 34       		.uleb128 0x34
 1496 01d3 00       		.byte	0
 1497 01d4 03       		.uleb128 0x3
 1498 01d5 0E       		.uleb128 0xe
 1499 01d6 3A       		.uleb128 0x3a
 1500 01d7 0B       		.uleb128 0xb
 1501 01d8 3B       		.uleb128 0x3b
 1502 01d9 05       		.uleb128 0x5
 1503 01da 49       		.uleb128 0x49
 1504 01db 13       		.uleb128 0x13
 1505 01dc 3F       		.uleb128 0x3f
 1506 01dd 19       		.uleb128 0x19
 1507 01de 3C       		.uleb128 0x3c
 1508 01df 19       		.uleb128 0x19
 1509 01e0 00       		.byte	0
 1510 01e1 00       		.byte	0
 1511 01e2 25       		.uleb128 0x25
 1512 01e3 34       		.uleb128 0x34
 1513 01e4 00       		.byte	0
 1514 01e5 03       		.uleb128 0x3
 1515 01e6 0E       		.uleb128 0xe
 1516 01e7 3A       		.uleb128 0x3a
 1517 01e8 0B       		.uleb128 0xb
 1518 01e9 3B       		.uleb128 0x3b
 1519 01ea 0B       		.uleb128 0xb
 1520 01eb 49       		.uleb128 0x49
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 57


 1521 01ec 13       		.uleb128 0x13
 1522 01ed 3F       		.uleb128 0x3f
 1523 01ee 19       		.uleb128 0x19
 1524 01ef 02       		.uleb128 0x2
 1525 01f0 18       		.uleb128 0x18
 1526 01f1 00       		.byte	0
 1527 01f2 00       		.byte	0
 1528 01f3 26       		.uleb128 0x26
 1529 01f4 34       		.uleb128 0x34
 1530 01f5 00       		.byte	0
 1531 01f6 03       		.uleb128 0x3
 1532 01f7 08       		.uleb128 0x8
 1533 01f8 3A       		.uleb128 0x3a
 1534 01f9 0B       		.uleb128 0xb
 1535 01fa 3B       		.uleb128 0x3b
 1536 01fb 0B       		.uleb128 0xb
 1537 01fc 49       		.uleb128 0x49
 1538 01fd 13       		.uleb128 0x13
 1539 01fe 3F       		.uleb128 0x3f
 1540 01ff 19       		.uleb128 0x19
 1541 0200 02       		.uleb128 0x2
 1542 0201 18       		.uleb128 0x18
 1543 0202 00       		.byte	0
 1544 0203 00       		.byte	0
 1545 0204 27       		.uleb128 0x27
 1546 0205 2E       		.uleb128 0x2e
 1547 0206 01       		.byte	0x1
 1548 0207 3F       		.uleb128 0x3f
 1549 0208 19       		.uleb128 0x19
 1550 0209 03       		.uleb128 0x3
 1551 020a 0E       		.uleb128 0xe
 1552 020b 3A       		.uleb128 0x3a
 1553 020c 0B       		.uleb128 0xb
 1554 020d 3B       		.uleb128 0x3b
 1555 020e 0B       		.uleb128 0xb
 1556 020f 27       		.uleb128 0x27
 1557 0210 19       		.uleb128 0x19
 1558 0211 3C       		.uleb128 0x3c
 1559 0212 19       		.uleb128 0x19
 1560 0213 01       		.uleb128 0x1
 1561 0214 13       		.uleb128 0x13
 1562 0215 00       		.byte	0
 1563 0216 00       		.byte	0
 1564 0217 28       		.uleb128 0x28
 1565 0218 05       		.uleb128 0x5
 1566 0219 00       		.byte	0
 1567 021a 49       		.uleb128 0x49
 1568 021b 13       		.uleb128 0x13
 1569 021c 00       		.byte	0
 1570 021d 00       		.byte	0
 1571 021e 29       		.uleb128 0x29
 1572 021f 2E       		.uleb128 0x2e
 1573 0220 00       		.byte	0
 1574 0221 3F       		.uleb128 0x3f
 1575 0222 19       		.uleb128 0x19
 1576 0223 03       		.uleb128 0x3
 1577 0224 0E       		.uleb128 0xe
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 58


 1578 0225 3A       		.uleb128 0x3a
 1579 0226 0B       		.uleb128 0xb
 1580 0227 3B       		.uleb128 0x3b
 1581 0228 0B       		.uleb128 0xb
 1582 0229 27       		.uleb128 0x27
 1583 022a 19       		.uleb128 0x19
 1584 022b 3C       		.uleb128 0x3c
 1585 022c 19       		.uleb128 0x19
 1586 022d 00       		.byte	0
 1587 022e 00       		.byte	0
 1588 022f 2A       		.uleb128 0x2a
 1589 0230 2E       		.uleb128 0x2e
 1590 0231 00       		.byte	0
 1591 0232 3F       		.uleb128 0x3f
 1592 0233 19       		.uleb128 0x19
 1593 0234 03       		.uleb128 0x3
 1594 0235 0E       		.uleb128 0xe
 1595 0236 3A       		.uleb128 0x3a
 1596 0237 0B       		.uleb128 0xb
 1597 0238 3B       		.uleb128 0x3b
 1598 0239 0B       		.uleb128 0xb
 1599 023a 27       		.uleb128 0x27
 1600 023b 19       		.uleb128 0x19
 1601 023c 49       		.uleb128 0x49
 1602 023d 13       		.uleb128 0x13
 1603 023e 3C       		.uleb128 0x3c
 1604 023f 19       		.uleb128 0x19
 1605 0240 00       		.byte	0
 1606 0241 00       		.byte	0
 1607 0242 2B       		.uleb128 0x2b
 1608 0243 2E       		.uleb128 0x2e
 1609 0244 01       		.byte	0x1
 1610 0245 3F       		.uleb128 0x3f
 1611 0246 19       		.uleb128 0x19
 1612 0247 03       		.uleb128 0x3
 1613 0248 0E       		.uleb128 0xe
 1614 0249 3A       		.uleb128 0x3a
 1615 024a 0B       		.uleb128 0xb
 1616 024b 3B       		.uleb128 0x3b
 1617 024c 0B       		.uleb128 0xb
 1618 024d 27       		.uleb128 0x27
 1619 024e 19       		.uleb128 0x19
 1620 024f 49       		.uleb128 0x49
 1621 0250 13       		.uleb128 0x13
 1622 0251 3C       		.uleb128 0x3c
 1623 0252 19       		.uleb128 0x19
 1624 0253 01       		.uleb128 0x1
 1625 0254 13       		.uleb128 0x13
 1626 0255 00       		.byte	0
 1627 0256 00       		.byte	0
 1628 0257 2C       		.uleb128 0x2c
 1629 0258 2E       		.uleb128 0x2e
 1630 0259 01       		.byte	0x1
 1631 025a 3F       		.uleb128 0x3f
 1632 025b 19       		.uleb128 0x19
 1633 025c 03       		.uleb128 0x3
 1634 025d 0E       		.uleb128 0xe
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 59


 1635 025e 3A       		.uleb128 0x3a
 1636 025f 0B       		.uleb128 0xb
 1637 0260 3B       		.uleb128 0x3b
 1638 0261 0B       		.uleb128 0xb
 1639 0262 27       		.uleb128 0x27
 1640 0263 19       		.uleb128 0x19
 1641 0264 3C       		.uleb128 0x3c
 1642 0265 19       		.uleb128 0x19
 1643 0266 00       		.byte	0
 1644 0267 00       		.byte	0
 1645 0268 00       		.byte	0
 1646              		.section	.debug_aranges,"",%progbits
 1647 0000 2C000000 		.4byte	0x2c
 1648 0004 0200     		.2byte	0x2
 1649 0006 00000000 		.4byte	.Ldebug_info0
 1650 000a 04       		.byte	0x4
 1651 000b 00       		.byte	0
 1652 000c 0000     		.2byte	0
 1653 000e 0000     		.2byte	0
 1654 0010 00000000 		.4byte	.LFB63
 1655 0014 38000000 		.4byte	.LFE63-.LFB63
 1656 0018 00000000 		.4byte	.LFB64
 1657 001c 60000000 		.4byte	.LFE64-.LFB64
 1658 0020 00000000 		.4byte	.LFB65
 1659 0024 40000000 		.4byte	.LFE65-.LFB65
 1660 0028 00000000 		.4byte	0
 1661 002c 00000000 		.4byte	0
 1662              		.section	.debug_ranges,"",%progbits
 1663              	.Ldebug_ranges0:
 1664 0000 00000000 		.4byte	.LFB63
 1665 0004 38000000 		.4byte	.LFE63
 1666 0008 00000000 		.4byte	.LFB64
 1667 000c 60000000 		.4byte	.LFE64
 1668 0010 00000000 		.4byte	.LFB65
 1669 0014 40000000 		.4byte	.LFE65
 1670 0018 00000000 		.4byte	0
 1671 001c 00000000 		.4byte	0
 1672              		.section	.debug_line,"",%progbits
 1673              	.Ldebug_line0:
 1674 0000 F2010000 		.section	.debug_str,"MS",%progbits,1
 1674      02009701 
 1674      00000201 
 1674      FB0E0D00 
 1674      01010101 
 1675              	.LASF61:
 1676 0000 5343425F 		.ascii	"SCB_Type\000"
 1676      54797065 
 1676      00
 1677              	.LASF68:
 1678 0009 7469636B 		.ascii	"ticks\000"
 1678      7300
 1679              	.LASF42:
 1680 000f 49414252 		.ascii	"IABR\000"
 1680      00
 1681              	.LASF32:
 1682 0014 53797354 		.ascii	"SysTick_IRQn\000"
 1682      69636B5F 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 60


 1682      4952516E 
 1682      00
 1683              	.LASF75:
 1684 0021 54696D65 		.ascii	"Timer_ReadStatusRegister\000"
 1684      725F5265 
 1684      61645374 
 1684      61747573 
 1684      52656769 
 1685              	.LASF67:
 1686 003a 7072696F 		.ascii	"priority\000"
 1686      72697479 
 1686      00
 1687              	.LASF2:
 1688 0043 73686F72 		.ascii	"short int\000"
 1688      7420696E 
 1688      7400
 1689              	.LASF23:
 1690 004d 73697A65 		.ascii	"sizetype\000"
 1690      74797065 
 1690      00
 1691              	.LASF30:
 1692 0056 44656275 		.ascii	"DebugMonitor_IRQn\000"
 1692      674D6F6E 
 1692      69746F72 
 1692      5F495251 
 1692      6E00
 1693              	.LASF25:
 1694 0068 48617264 		.ascii	"HardFault_IRQn\000"
 1694      4661756C 
 1694      745F4952 
 1694      516E00
 1695              	.LASF66:
 1696 0077 4952516E 		.ascii	"IRQn\000"
 1696      00
 1697              	.LASF79:
 1698 007c 54696D65 		.ascii	"Timer_WriteCounter\000"
 1698      725F5772 
 1698      69746543 
 1698      6F756E74 
 1698      657200
 1699              	.LASF4:
 1700 008f 5F5F7569 		.ascii	"__uint16_t\000"
 1700      6E743136 
 1700      5F7400
 1701              	.LASF69:
 1702 009a 5359535F 		.ascii	"SYS_ISR\000"
 1702      49535200 
 1703              	.LASF62:
 1704 00a2 4354524C 		.ascii	"CTRL\000"
 1704      00
 1705              	.LASF80:
 1706 00a7 54696D65 		.ascii	"Timer_Stop\000"
 1706      725F5374 
 1706      6F7000
 1707              	.LASF18:
 1708 00b2 75696E74 		.ascii	"uint16\000"
 1708      313600
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 61


 1709              	.LASF13:
 1710 00b9 75696E74 		.ascii	"uint8_t\000"
 1710      385F7400 
 1711              	.LASF86:
 1712 00c1 53797354 		.ascii	"SysTick_Config\000"
 1712      69636B5F 
 1712      436F6E66 
 1712      696700
 1713              	.LASF44:
 1714 00d0 52455345 		.ascii	"RESERVED5\000"
 1714      52564544 
 1714      3500
 1715              	.LASF17:
 1716 00da 75696E74 		.ascii	"uint8\000"
 1716      3800
 1717              	.LASF45:
 1718 00e0 53544952 		.ascii	"STIR\000"
 1718      00
 1719              	.LASF28:
 1720 00e5 55736167 		.ascii	"UsageFault_IRQn\000"
 1720      65466175 
 1720      6C745F49 
 1720      52516E00 
 1721              	.LASF89:
 1722 00f5 756C7472 		.ascii	"ultra_isr_StartEx\000"
 1722      615F6973 
 1722      725F5374 
 1722      61727445 
 1722      7800
 1723              	.LASF19:
 1724 0107 666C6F61 		.ascii	"float\000"
 1724      7400
 1725              	.LASF48:
 1726 010d 49435352 		.ascii	"ICSR\000"
 1726      00
 1727              	.LASF37:
 1728 0112 52534552 		.ascii	"RSERVED1\000"
 1728      56454431 
 1728      00
 1729              	.LASF10:
 1730 011b 6C6F6E67 		.ascii	"long long int\000"
 1730      206C6F6E 
 1730      6720696E 
 1730      7400
 1731              	.LASF64:
 1732 0129 43414C49 		.ascii	"CALIB\000"
 1732      4200
 1733              	.LASF49:
 1734 012f 56544F52 		.ascii	"VTOR\000"
 1734      00
 1735              	.LASF56:
 1736 0134 42464152 		.ascii	"BFAR\000"
 1736      00
 1737              	.LASF31:
 1738 0139 50656E64 		.ascii	"PendSV_IRQn\000"
 1738      53565F49 
 1738      52516E00 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 62


 1739              	.LASF81:
 1740 0145 54696D65 		.ascii	"Timer_Start\000"
 1740      725F5374 
 1740      61727400 
 1741              	.LASF7:
 1742 0151 6C6F6E67 		.ascii	"long int\000"
 1742      20696E74 
 1742      00
 1743              	.LASF3:
 1744 015a 5F5F7569 		.ascii	"__uint8_t\000"
 1744      6E74385F 
 1744      7400
 1745              	.LASF52:
 1746 0164 43465352 		.ascii	"CFSR\000"
 1746      00
 1747              	.LASF88:
 1748 0169 4379496E 		.ascii	"CyIntSetSysVector\000"
 1748      74536574 
 1748      53797356 
 1748      6563746F 
 1748      7200
 1749              	.LASF1:
 1750 017b 756E7369 		.ascii	"unsigned char\000"
 1750      676E6564 
 1750      20636861 
 1750      7200
 1751              	.LASF74:
 1752 0189 63656E74 		.ascii	"cent\000"
 1752      00
 1753              	.LASF87:
 1754 018e 556C7472 		.ascii	"Ultra_Start\000"
 1754      615F5374 
 1754      61727400 
 1755              	.LASF50:
 1756 019a 41495243 		.ascii	"AIRCR\000"
 1756      5200
 1757              	.LASF22:
 1758 01a0 63796973 		.ascii	"cyisraddress\000"
 1758      72616464 
 1758      72657373 
 1758      00
 1759              	.LASF33:
 1760 01ad 4952516E 		.ascii	"IRQn_Type\000"
 1760      5F547970 
 1760      6500
 1761              	.LASF46:
 1762 01b7 4E564943 		.ascii	"NVIC_Type\000"
 1762      5F547970 
 1762      6500
 1763              	.LASF40:
 1764 01c1 49435052 		.ascii	"ICPR\000"
 1764      00
 1765              	.LASF0:
 1766 01c6 7369676E 		.ascii	"signed char\000"
 1766      65642063 
 1766      68617200 
 1767              	.LASF15:
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 63


 1768 01d2 696E7433 		.ascii	"int32_t\000"
 1768      325F7400 
 1769              	.LASF11:
 1770 01da 6C6F6E67 		.ascii	"long long unsigned int\000"
 1770      206C6F6E 
 1770      6720756E 
 1770      7369676E 
 1770      65642069 
 1771              	.LASF16:
 1772 01f1 75696E74 		.ascii	"uint32_t\000"
 1772      33325F74 
 1772      00
 1773              	.LASF12:
 1774 01fa 756E7369 		.ascii	"unsigned int\000"
 1774      676E6564 
 1774      20696E74 
 1774      00
 1775              	.LASF14:
 1776 0207 75696E74 		.ascii	"uint16_t\000"
 1776      31365F74 
 1776      00
 1777              	.LASF51:
 1778 0210 53484353 		.ascii	"SHCSR\000"
 1778      5200
 1779              	.LASF27:
 1780 0216 42757346 		.ascii	"BusFault_IRQn\000"
 1780      61756C74 
 1780      5F495251 
 1780      6E00
 1781              	.LASF70:
 1782 0224 756C7472 		.ascii	"ultra_isr_handler\000"
 1782      615F6973 
 1782      725F6861 
 1782      6E646C65 
 1782      7200
 1783              	.LASF55:
 1784 0236 4D4D4641 		.ascii	"MMFAR\000"
 1784      5200
 1785              	.LASF29:
 1786 023c 53564361 		.ascii	"SVCall_IRQn\000"
 1786      6C6C5F49 
 1786      52516E00 
 1787              	.LASF72:
 1788 0248 74696D65 		.ascii	"time\000"
 1788      00
 1789              	.LASF65:
 1790 024d 53797354 		.ascii	"SysTick_Type\000"
 1790      69636B5F 
 1790      54797065 
 1790      00
 1791              	.LASF5:
 1792 025a 73686F72 		.ascii	"short unsigned int\000"
 1792      7420756E 
 1792      7369676E 
 1792      65642069 
 1792      6E7400
 1793              	.LASF21:
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 64


 1794 026d 63686172 		.ascii	"char\000"
 1794      00
 1795              	.LASF73:
 1796 0272 64697374 		.ascii	"distance\000"
 1796      616E6365 
 1796      00
 1797              	.LASF82:
 1798 027b 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1798      4320342E 
 1798      392E3320 
 1798      32303135 
 1798      30333033 
 1799 02ae 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1799      20726576 
 1799      6973696F 
 1799      6E203232 
 1799      31323230 
 1800 02e1 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1800      66756E63 
 1800      74696F6E 
 1800      2D736563 
 1800      74696F6E 
 1801              	.LASF85:
 1802 0309 4E564943 		.ascii	"NVIC_SetPriority\000"
 1802      5F536574 
 1802      5072696F 
 1802      72697479 
 1802      00
 1803              	.LASF78:
 1804 031a 54726967 		.ascii	"Trig_Write\000"
 1804      5F577269 
 1804      746500
 1805              	.LASF59:
 1806 0325 49534152 		.ascii	"ISAR\000"
 1806      00
 1807              	.LASF38:
 1808 032a 49535052 		.ascii	"ISPR\000"
 1808      00
 1809              	.LASF54:
 1810 032f 44465352 		.ascii	"DFSR\000"
 1810      00
 1811              	.LASF35:
 1812 0334 52455345 		.ascii	"RESERVED0\000"
 1812      52564544 
 1812      3000
 1813              	.LASF53:
 1814 033e 48465352 		.ascii	"HFSR\000"
 1814      00
 1815              	.LASF57:
 1816 0343 41465352 		.ascii	"AFSR\000"
 1816      00
 1817              	.LASF58:
 1818 0348 4D4D4652 		.ascii	"MMFR\000"
 1818      00
 1819              	.LASF34:
 1820 034d 49534552 		.ascii	"ISER\000"
 1820      00
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 65


 1821              	.LASF39:
 1822 0352 52455345 		.ascii	"RESERVED2\000"
 1822      52564544 
 1822      3200
 1823              	.LASF41:
 1824 035c 52455345 		.ascii	"RESERVED3\000"
 1824      52564544 
 1824      3300
 1825              	.LASF43:
 1826 0366 52455345 		.ascii	"RESERVED4\000"
 1826      52564544 
 1826      3400
 1827              	.LASF77:
 1828 0370 54696D65 		.ascii	"Timer_ReadCounter\000"
 1828      725F5265 
 1828      6164436F 
 1828      756E7465 
 1828      7200
 1829              	.LASF9:
 1830 0382 6C6F6E67 		.ascii	"long unsigned int\000"
 1830      20756E73 
 1830      69676E65 
 1830      6420696E 
 1830      7400
 1831              	.LASF26:
 1832 0394 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 1832      72794D61 
 1832      6E616765 
 1832      6D656E74 
 1832      5F495251 
 1833              	.LASF36:
 1834 03aa 49434552 		.ascii	"ICER\000"
 1834      00
 1835              	.LASF84:
 1836 03af 433A5C55 		.ascii	"C:\\Users\\dufma\\Desktop\\Project\\ZumoBot_Docu\\Z"
 1836      73657273 
 1836      5C647566 
 1836      6D615C44 
 1836      65736B74 
 1837 03dc 756D6F42 		.ascii	"umoBot_Lib_GyroAccel.cydsn\000"
 1837      6F745F4C 
 1837      69625F47 
 1837      79726F41 
 1837      6363656C 
 1838              	.LASF8:
 1839 03f7 5F5F7569 		.ascii	"__uint32_t\000"
 1839      6E743332 
 1839      5F7400
 1840              	.LASF24:
 1841 0402 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 1841      61736B61 
 1841      626C6549 
 1841      6E745F49 
 1841      52516E00 
 1842              	.LASF6:
 1843 0416 5F5F696E 		.ascii	"__int32_t\000"
 1843      7433325F 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccn6hNwI.s 			page 66


 1843      7400
 1844              	.LASF63:
 1845 0420 4C4F4144 		.ascii	"LOAD\000"
 1845      00
 1846              	.LASF47:
 1847 0425 43505549 		.ascii	"CPUID\000"
 1847      4400
 1848              	.LASF20:
 1849 042b 646F7562 		.ascii	"double\000"
 1849      6C6500
 1850              	.LASF71:
 1851 0432 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1851      52784275 
 1851      66666572 
 1851      00
 1852              	.LASF83:
 1853 043f 2E5C556C 		.ascii	".\\Ultra.c\000"
 1853      7472612E 
 1853      6300
 1854              	.LASF60:
 1855 0449 43504143 		.ascii	"CPACR\000"
 1855      5200
 1856              	.LASF76:
 1857 044f 4563686F 		.ascii	"Echo_Read\000"
 1857      5F526561 
 1857      6400
 1858              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
