<?xml version="1.0" encoding="UTF-8"?>
<processor class="otawa::hard::Processor">

	<arch>arm</arch>
	<model>lpc2138</model>
	<builder>NXP</builder>
	
	<stages>
		<stage id="FI">
			<name>FI</name>
			<width>1</width>
			<type>FETCH</type>
		</stage>
		<stage id="DI">
			<name>DI</name>
			<width>1</width>
			<type>LAZY</type>
		</stage>
		
		<stage id="EX">
			<name>EX_LPC2138</name>
			<type>EXEC</type>
			<width>1</width>
			<ordered>true</ordered>
			
			<fus>
				<fu id="ALU">
					<name>ALU</name>
					<width>1</width>
				</fu>
			</fus>
			
			<dispatch>
				<inst>
					<type></type>
					<fu ref="ALU"/>
				</inst>
			</dispatch>

		</stage>	
		<stage id="CM">
			<name>CM</name>
			<type>COMMIT</type>
			<width>1</width>
			<latency>0</latency>
		</stage>

		
	</stages>
	
	<queues>
		<queue>
			<name>FQ</name>
			<size>0</size>
			<input ref="FI"/>
			<output ref="DI"/>
		</queue>
		<queue>
			<name>ROB</name>
			<size>0</size>
			<input ref="DI"/>
			<output ref="EX"/>
<!--
			<intern>
				<stage ref="ALU"/>
			</intern>
			-->
		</queue>
	</queues>
	
</processor>
