
---------- Begin Simulation Statistics ----------
final_tick                               272845400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   3187                       # Simulator instruction rate (inst/s)
host_mem_usage                               28347860                       # Number of bytes of host memory used
host_op_rate                                     3266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82031.79                       # Real time elapsed on the host
host_tick_rate                                 609553                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261468103                       # Number of instructions simulated
sim_ops                                     267883642                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050003                       # Number of seconds simulated
sim_ticks                                 50002706875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.602879                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  272527                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               355766                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4323                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21530                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            342834                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42165                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50653                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8488                       # Number of indirect misses.
system.cpu.branchPred.lookups                  622922                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108497                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4538                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3564362                       # Number of instructions committed
system.cpu.committedOps                       3946805                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.504225                       # CPI: cycles per instruction
system.cpu.discardedOps                         62219                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2050361                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            856232                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           389257                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7656797                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.285370                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4309                       # number of quiesce instructions executed
system.cpu.numCycles                         12490326                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4309                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2399502     60.80%     60.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14521      0.37%     61.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::MemRead                 936426     23.73%     84.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                596356     15.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3946805                       # Class of committed instruction
system.cpu.quiesceCycles                     67514005                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4833529                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          351                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1805678                       # Transaction distribution
system.membus.trans_dist::ReadResp            1811101                       # Transaction distribution
system.membus.trans_dist::WriteReq             832618                       # Transaction distribution
system.membus.trans_dist::WriteResp            832618                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4799                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2728                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2222                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2223                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5177                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       111011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5187780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5187780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5299410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       755968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96162                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       911806                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    166007852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    166007852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166935402                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2648650                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000143                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011945                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2648272     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     378      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2648650                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6464340935                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89630874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1654765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17436122                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           91063206                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10858704042                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1235250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1746944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1746944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3800095                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3800095                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71358                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       377080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10416128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10600448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11094078                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        55946                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96162                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4000796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      6032412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166658048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    169607168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    176458702                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18840767001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             37.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         12054287                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15397939911                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9043999000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1703936                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       243712                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5242596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19659736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3931947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5242596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34076875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5242596                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3931947                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9174543                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5242596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19659736                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9174543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9174543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43251418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3931947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9174543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13106490                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3931947                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1351927                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5283874                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3931947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13106490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1351927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18390364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1801314                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1801314                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       792576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       792576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61564                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5115904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         8192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5187780                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    163708928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    166007852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3138794                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3138794    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3138794                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6967204310                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9799103000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     98408104                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    102340264                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2005524                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2034716                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4040240                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24602026                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24724906                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       501381                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63612                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       564993                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1968055534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39319471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39319471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2046694477                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40108309                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40692117                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80800426                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2008163843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80011588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39319471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2127494903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    194710120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     48496640                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    244976232                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    110036232                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118161408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    228197640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     48677530                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1515520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     50248346                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     27509058                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3692544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     31201602                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35387524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3893991589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    969880293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4899259406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2200605505                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2363100228                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4563705732                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35387524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6094597094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3332980521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9462965139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        40512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          246                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          387                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          633                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       314863                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       495333                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         810196                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       314863                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       314863                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       314863                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       495333                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        810196                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115212288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         448768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115731756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       307136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     48496640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51032000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1800192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1808326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4799                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       757760                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             797375                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2304121021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1351927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8974874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2314509818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6142387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39319471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    969880293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5242596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1020584748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6142387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39381468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3274001314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5242596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1351927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8974874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3335094566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2555788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443301750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2432                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2432                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3251783                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             846537                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1808326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     797375                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1808326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   797375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49807                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58947961055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9030350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106357298555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32638.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58888.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2702                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1683981                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  740186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1808322                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               797375                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1583667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 128173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 122870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7778                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.455552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.595339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.018320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5689      3.17%      3.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4936      2.75%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3053      1.70%      7.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2902      1.62%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2691      1.50%     10.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3069      1.71%     12.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2240      1.25%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2768      1.54%     15.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       151916     84.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179264                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     742.208470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1387.881672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1707     70.19%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     70.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     70.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     70.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     70.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.12%     70.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           12      0.49%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          170      6.99%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     78.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     78.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     78.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.08%     78.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          268     11.02%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.12%     89.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           95      3.91%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           64      2.63%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.12%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.08%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           38      1.56%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           52      2.14%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2432                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     327.862253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     69.793970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    457.896629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1498     61.60%     61.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            92      3.78%     65.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            34      1.40%     66.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.58%     67.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           12      0.49%     67.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           16      0.66%     68.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.58%     69.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.12%     69.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.16%     69.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.08%     69.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.16%     69.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.16%     69.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            5      0.21%     69.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     70.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     70.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     70.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.08%     70.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.08%     70.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     70.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.08%     70.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     70.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.08%     70.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     70.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     70.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.08%     70.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.08%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           31      1.27%     72.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          678     27.88%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1824-1855            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2432                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115588480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  144384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51031104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115731756                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             51032000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2311.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1020.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2314.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1020.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50001283375                       # Total gap between requests
system.mem_ctrls.avgGap                      19189.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3100                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115073792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       442880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       307328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     48495552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61996.643656704036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2301351250.596671104431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1351926.810062320437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8857120.497639060020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6146227.258621786721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39319471.342120215297                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 969858534.283600330353                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5242596.178949362598                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1800192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4799                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       757760                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3779770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105846479210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    212547765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    294491810                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 126900253565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29090061415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 880345801600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4556230850                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60964.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58797.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    200516.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41998.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26443061.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    946942.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1161773.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1112361.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88454326.049994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61738521.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3284793450                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1108132449.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478668455.999897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     892208233.462450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     322220839.200026                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6236216276.062691                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        124.717574                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16472528605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2704800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30825515395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8618                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4309                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9793019.697146                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2409539.217419                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4309    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       128625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12412375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4309                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    230647278125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42198121875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1303588                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1303588                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1303588                       # number of overall hits
system.cpu.icache.overall_hits::total         1303588                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          246                       # number of overall misses
system.cpu.icache.overall_misses::total           246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10680000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10680000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10680000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10680000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1303834                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1303834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1303834                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1303834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000189                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000189                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000189                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000189                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.634146                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.634146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.634146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.634146                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          246                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10294000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10294000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.528455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.528455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.528455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.528455                       # average overall mshr miss latency
system.cpu.icache.replacements                    127                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1303588                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1303588                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10680000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10680000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1303834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1303834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.634146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.634146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10294000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10294000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.528455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.528455                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.213407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10950135                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          86221.535433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.213407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2607914                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2607914                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1487181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1487181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1487181                       # number of overall hits
system.cpu.dcache.overall_hits::total         1487181                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9348                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9348                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9348                       # number of overall misses
system.cpu.dcache.overall_misses::total          9348                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    685852000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    685852000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    685852000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    685852000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1496529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1496529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1496529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1496529                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006246                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006246                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73368.848952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73368.848952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73368.848952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73368.848952                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4799                       # number of writebacks
system.cpu.dcache.writebacks::total              4799                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1949                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1949                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44406                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44406                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    541169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    541169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    541169000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    541169000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94996375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94996375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004944                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004944                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73140.829842                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73140.829842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73140.829842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73140.829842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2139.268905                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2139.268905                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7400                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       936118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          936118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    390103125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    390103125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       941306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       941306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75193.354857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75193.354857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    381723750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    381723750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94996375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94996375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73734.547035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73734.547035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.188588                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.188588                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       551063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         551063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    295748875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    295748875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       555223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       555223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71093.479567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71093.479567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40042                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40042                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    159445250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    159445250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71757.538254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71757.538254                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              735562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7400                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.400270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5993516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5993516                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 272845400000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               272847576875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   3187                       # Simulator instruction rate (inst/s)
host_mem_usage                               28347860                       # Number of bytes of host memory used
host_op_rate                                     3265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82038.76                       # Real time elapsed on the host
host_tick_rate                                 609528                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261469883                       # Number of instructions simulated
sim_ops                                     267885840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050005                       # Number of seconds simulated
sim_ticks                                 50004883750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.590234                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  272626                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               355954                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4323                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21550                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            342878                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42165                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50653                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8488                       # Number of indirect misses.
system.cpu.branchPred.lookups                  623210                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108586                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4538                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3566142                       # Number of instructions committed
system.cpu.committedOps                       3949003                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.503452                       # CPI: cycles per instruction
system.cpu.discardedOps                         62270                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2051473                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            856680                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           389434                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7658058                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.285433                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4309                       # number of quiesce instructions executed
system.cpu.numCycles                         12493809                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4309                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2400781     60.79%     60.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14522      0.37%     61.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.16% # Class of committed instruction
system.cpu.op_class_0::MemRead                 936924     23.73%     84.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                596775     15.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3949003                       # Class of committed instruction
system.cpu.quiesceCycles                     67514005                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4835751                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          352                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15205                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1805678                       # Transaction distribution
system.membus.trans_dist::ReadResp            1811114                       # Transaction distribution
system.membus.trans_dist::WriteReq             832618                       # Transaction distribution
system.membus.trans_dist::WriteResp            832618                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4805                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2735                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2222                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2223                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5188                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       111044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5187780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5187780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5299449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       756992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96162                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       912894                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    166007852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    166007852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166936618                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2648663                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000143                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011961                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2648284     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     379      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2648663                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6464394435                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89630874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1663015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17436122                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           91126456                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10858704042                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1245250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1746944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1746944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3800095                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3800095                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71358                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       377080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10416128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10600448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11094078                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        55946                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96162                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4000796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      6032412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166658048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    169607168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    176458702                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18840767001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             37.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         12054287                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15397939911                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9043999000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1703936                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       243712                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5242368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19658880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3931776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5242368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34075392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5242368                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3931776                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9174144                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5242368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19658880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9174144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9174144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43249536                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3931776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9174144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13105920                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3931776                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1351868                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5283644                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3931776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13105920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1351868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18389564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1801314                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1801314                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       792576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       792576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61564                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5115904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         8192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5187780                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    163708928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    166007852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3138794                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3138794    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3138794                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6967204310                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9799103000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     98412688                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    102344848                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2005616                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2034716                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4040332                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24603172                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24726052                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       501404                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63612                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       565016                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1968061530                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39317760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39317760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2046697049                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40108402                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40690346                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80798748                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2008169932                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80008105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39317760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2127495797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    194736232                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     48496640                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    245002344                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    110049288                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118161408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    228210696                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     48684058                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1515520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     50254874                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     27512322                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3692544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     31204866                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35385984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3894344260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    969838071                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4899568315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2200770800                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2362997354                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4563768154                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35385984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6095115060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3332835425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9463336469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        40704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15872                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          248                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          388                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          636                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       317409                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       496591                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         814000                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       317409                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       317409                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       317409                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       496591                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        814000                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115212288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         449408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115732396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       307520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     48496640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51032384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1800192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1808336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4805                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       757760                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             797381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2304020715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1351868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8987282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2314421859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6149799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39317760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    969838071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5242368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1020547998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6149799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39379754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3273858786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5242368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1351868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8987282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3334969857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2555788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443301750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2432                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2432                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3251810                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             846537                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1808336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     797381                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1808336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   797381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49807                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58948105055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9030400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106357705055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32638.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58888.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2702                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1683983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  740186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1808332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               797381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1583667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 128174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 122871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7778                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.441052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.563029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.038625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5691      3.17%      3.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4937      2.75%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3053      1.70%      7.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2902      1.62%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2691      1.50%     10.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3069      1.71%     12.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2240      1.25%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2770      1.55%     15.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       151916     84.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179269                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     742.208470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1387.881672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1707     70.19%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     70.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     70.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     70.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     70.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.12%     70.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           12      0.49%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          170      6.99%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     78.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     78.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     78.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.08%     78.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          268     11.02%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.12%     89.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           95      3.91%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           64      2.63%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.12%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.08%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           38      1.56%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           52      2.14%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2432                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     327.862253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     69.793970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    457.896629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1498     61.60%     61.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            92      3.78%     65.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            34      1.40%     66.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.58%     67.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           12      0.49%     67.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           16      0.66%     68.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.58%     69.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.12%     69.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.16%     69.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.08%     69.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.16%     69.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.16%     69.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            5      0.21%     69.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     70.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     70.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     70.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.08%     70.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.08%     70.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     70.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.08%     70.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     70.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.08%     70.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     70.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     70.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.08%     70.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.08%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           31      1.27%     72.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          678     27.88%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1824-1855            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2432                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115589120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  144384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51031104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115732396                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             51032384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2311.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1020.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2314.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1020.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50004881250                       # Total gap between requests
system.mem_ctrls.avgGap                      19190.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3100                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115073792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       443520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       307328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     48495552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61993.944741447376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2301251065.302196502686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1351867.956297368743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8869533.668298948556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6145959.693386948667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39317759.637827374041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 969816313.191609025002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5242367.951710316353                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1800192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4805                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       757760                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3779770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105846479210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    212547765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    294898310                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 126900253565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29090061415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 880345801600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4556230850                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60964.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58797.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    200516.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41996.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26410042.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    946942.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1161773.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1112361.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88458273.449994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61740243.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3284811637.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1108132449.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     892265570.849950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     322221905.700026                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6236335700.550191                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        124.714533                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16472548105                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30827462770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8618                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4309                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9793019.697146                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2409539.217419                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4309    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       128625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12412375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4309                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    230649455000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42198121875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1304173                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1304173                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1304173                       # number of overall hits
system.cpu.icache.overall_hits::total         1304173                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          248                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            248                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          248                       # number of overall misses
system.cpu.icache.overall_misses::total           248                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10766250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10766250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10766250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10766250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1304421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1304421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1304421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1304421                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000190                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000190                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43412.298387                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43412.298387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43412.298387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43412.298387                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10377375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10377375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10377375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10377375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41844.254032                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41844.254032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41844.254032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41844.254032                       # average overall mshr miss latency
system.cpu.icache.replacements                    129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1304173                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1304173                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          248                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           248                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10766250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10766250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1304421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1304421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000190                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43412.298387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43412.298387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10377375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10377375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41844.254032                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41844.254032                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.213441                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            87066689                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               541                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160936.578558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.213441                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2609090                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2609090                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1488104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1488104                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1488104                       # number of overall hits
system.cpu.dcache.overall_hits::total         1488104                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9359                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9359                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9359                       # number of overall misses
system.cpu.dcache.overall_misses::total          9359                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    686643250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    686643250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    686643250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    686643250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1497463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1497463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1497463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1497463                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006250                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006250                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006250                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006250                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73367.159953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73367.159953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73367.159953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73367.159953                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4805                       # number of writebacks
system.cpu.dcache.writebacks::total              4805                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1949                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1949                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44406                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44406                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    541943375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    541943375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    541943375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    541943375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94996375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94996375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004948                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004948                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004948                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004948                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73136.757760                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73136.757760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73136.757760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73136.757760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2139.268905                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2139.268905                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7411                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       936622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          936622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    390894375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    390894375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       941821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       941821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75186.454126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75186.454126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    382498125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    382498125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94996375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94996375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005508                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005508                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73727.472051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73727.472051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.188588                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.188588                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       551482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         551482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    295748875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    295748875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       555642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       555642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71093.479567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71093.479567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40042                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40042                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    159445250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    159445250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71757.538254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71757.538254                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1513906                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            191.077370                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5997263                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5997263                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 272847576875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
