#! /mingw64/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-737-gdf38460d-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\GCC\msys2\mingw64\lib\ivl\system.vpi";
:vpi_module "D:\GCC\msys2\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\GCC\msys2\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\GCC\msys2\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "D:\GCC\msys2\mingw64\lib\ivl\va_math.vpi";
:vpi_module "D:\GCC\msys2\mingw64\lib\ivl\v2009.vpi";
S_00000000046a6900 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000000046a6a90 .scope module, "top" "top" 3 3;
 .timescale -9 -9;
P_00000000046a6c20 .param/l "CLK_START" 0 3 11, +C4<0000000000000000000000000000010100>;
P_00000000046a6c58 .param/l "RST_START" 0 3 10, +C4<000000000000000000000000000001010>;
P_00000000046a6c90 .param/l "SYSRST_END" 0 3 12, +C4<000000000000000000010011010100010>;
P_00000000046a6cc8 .param/l "SYSRST_START" 0 3 9, +C4<00000000000000000000000000001010>;
P_00000000046a6d00 .param/l "TIME_FINISH" 0 3 13, +C4<00000000000000000010011100010000>;
v0000000004672eb0_0 .var/2u *"_ivl_0", 0 0; Local signal
v0000000004672f50_0 .var *"_ivl_3", 0 0; Local signal
v0000000004672ff0_0 .var "clk", 0 0;
o00000000046a7008 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004673090_0 .net "rst_n", 0 0, o00000000046a7008;  0 drivers
v0000000004673130_0 .var "rstn", 0 0;
v00000000046ebc50_0 .var "sysrstn", 0 0;
E_00000000046a4b60 .event edge, v0000000004673130_0, v00000000046738b0_0;
E_00000000046a5960 .event edge, v00000000046ebc50_0;
S_0000000004672d20 .scope module, "u_test" "test" 3 31, 4 1 0, S_00000000046a6a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rstn";
    .port_info 1 /INPUT 1 "clk";
v00000000046738b0_0 .net "clk", 0 0, v0000000004672ff0_0;  1 drivers
v0000000004673730_0 .net "rstn", 0 0, o00000000046a7008;  alias, 0 drivers
    .scope S_00000000046a6a90;
T_0 ;
    %wait E_00000000046a5960;
    %load/vec4 v00000000046ebc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004673130_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004672eb0_0, 0, 1;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000004672eb0_0;
    %store/vec4 v0000000004673130_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000046a6a90;
T_1 ;
    %wait E_00000000046a4b60;
    %load/vec4 v0000000004673130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004672ff0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000004672ff0_0;
    %inv;
    %store/vec4 v0000000004672f50_0, 0, 1;
    %pushi/vec4 20, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000004672f50_0;
    %store/vec4 v0000000004672ff0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000046a6a90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004672ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000046ebc50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000046ebc50_0, 0, 1;
    %delay 9890, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000046ebc50_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000046a6a90;
T_3 ;
    %vpi_call/w 3 46 "$dumpfile", "mainsim.vcd" {0 0 0};
    %vpi_call/w 3 47 "$dumpvars" {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "mainsim.v";
    "../src/test.v";
