; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -disable-peephole -mtriple=x86_64-unknown -mattr=+sse2,+pclmul | FileCheck %s --check-prefix=SSE
; RUN: llc < %s -disable-peephole -mtriple=x86_64-unknown -mattr=+avx2,+pclmul | FileCheck %s --check-prefix=AVX
; RUN: llc < %s -disable-peephole -mtriple=x86_64-unknown -mattr=+avx512vl,+vpclmulqdq | FileCheck %s --check-prefix=AVX

declare <2 x i64> @llvm.x86.pclmulqdq(<2 x i64>, <2 x i64>, i8) nounwind readnone

define <2 x i64> @commute_lq_lq(ptr %a0, <2 x i64> %a1) #0 {
; SSE-LABEL: commute_lq_lq:
; SSE:       # %bb.0:
; SSE-NEXT:    movq {{.*#+}} xmm1 = mem[0],zero
; SSE-NEXT:    pclmulqdq $0, %xmm1, %xmm0
; SSE-NEXT:    retq
;
; AVX-LABEL: commute_lq_lq:
; AVX:       # %bb.0:
; AVX-NEXT:    vmovq {{.*#+}} xmm1 = mem[0],zero
; AVX-NEXT:    vpclmulqdq $0, %xmm0, %xmm1, %xmm0
; AVX-NEXT:    retq
  %1 = load <2 x i64>, ptr %a0
  %2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 0)
  ret <2 x i64> %2
}

define <2 x i64> @commute_lq_hq(ptr %a0, <2 x i64> %a1) #0 {
; SSE-LABEL: commute_lq_hq:
; SSE:       # %bb.0:
; SSE-NEXT:    movq {{.*#+}} xmm1 = mem[0],zero
; SSE-NEXT:    pclmulqdq $1, %xmm1, %xmm0
; SSE-NEXT:    retq
;
; AVX-LABEL: commute_lq_hq:
; AVX:       # %bb.0:
; AVX-NEXT:    vmovq {{.*#+}} xmm1 = mem[0],zero
; AVX-NEXT:    vpclmulqdq $16, %xmm0, %xmm1, %xmm0
; AVX-NEXT:    retq
  %1 = load <2 x i64>, ptr %a0
  %2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 16)
  ret <2 x i64> %2
}

define <2 x i64> @commute_hq_lq(ptr %a0, <2 x i64> %a1) #0 {
; SSE-LABEL: commute_hq_lq:
; SSE:       # %bb.0:
; SSE-NEXT:    movq {{.*#+}} xmm1 = mem[0],zero
; SSE-NEXT:    pclmulqdq $0, %xmm1, %xmm0
; SSE-NEXT:    retq
;
; AVX-LABEL: commute_hq_lq:
; AVX:       # %bb.0:
; AVX-NEXT:    vpinsrq $1, 8(%rdi), %xmm0, %xmm1
; AVX-NEXT:    vpclmulqdq $1, %xmm0, %xmm1, %xmm0
; AVX-NEXT:    retq
  %1 = load <2 x i64>, ptr %a0
  %2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 1)
  ret <2 x i64> %2
}

define <2 x i64> @commute_hq_hq(ptr %a0, <2 x i64> %a1) #0 {
; SSE-LABEL: commute_hq_hq:
; SSE:       # %bb.0:
; SSE-NEXT:    movq {{.*#+}} xmm1 = mem[0],zero
; SSE-NEXT:    pclmulqdq $1, %xmm1, %xmm0
; SSE-NEXT:    retq
;
; AVX-LABEL: commute_hq_hq:
; AVX:       # %bb.0:
; AVX-NEXT:    vpinsrq $1, 8(%rdi), %xmm0, %xmm1
; AVX-NEXT:    vpclmulqdq $17, %xmm0, %xmm1, %xmm0
; AVX-NEXT:    retq
  %1 = load <2 x i64>, ptr %a0
  %2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 17)
  ret <2 x i64> %2
}
