// Seed: 1994692962
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4
    , id_13,
    input supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply1 id_8
    , id_14,
    output wand id_9,
    input wire id_10,
    input wand id_11
);
  wire id_15;
  assign id_14 = ~{1'd0, 1};
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input uwire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wand id_6,
    output wand id_7,
    input tri1 id_8,
    input supply0 id_9,
    output uwire id_10,
    input uwire id_11,
    input supply1 id_12,
    output tri id_13,
    output supply1 id_14,
    output wand id_15,
    input wire id_16,
    input supply1 id_17,
    input uwire id_18,
    output wire id_19,
    output wand id_20,
    input tri0 id_21
);
  assign id_15 = 1;
  wire id_23;
  module_0(
      id_0, id_11, id_11, id_6, id_20, id_0, id_13, id_19, id_6, id_20, id_11, id_8
  );
  wor id_24 = 1 == id_5;
endmodule
