{"asj_fft_sglstream_fft_131_inst": 1, "ccc": 2, "b_ram_data_in_bus[114]~feeder": 3, "ram_cxb_wr_data": 4, "ram_in_reg[0][9]": 5, "gen_wrsw_1:ram_cxb_wr": 6, "sw_1_arr[5][0]": 7, "Add2~9": 8, "gen_radix_4_last_pass:lpp": 9, "add_in_i_a[7]~feeder": 10, "twiddle_data[1][0][3]": 11, "auk_dsp_atlantic_source_1": 12, "at_source_valid_int~3": 13, "gen_dft_1:bfpdft": 14, "gen_da0:gen_std:cm2": 15, "result_r_tmp[14]": 16, "lpp_ram_data_out[0][18]": 17, "Add3~53": 18, "output_i[11]": 19, "sw_1_arr[4][1]": 20, "gen_radix_4_last_pass:gen_lpp_addr": 21, "gen_M4K:delay_swd": 22, "tdl_arr[0][0]": 23, "data_real_o[15]~feeder": 24, "Add8~13": 25, "result_ib[14]": 26, "reg_no_twiddle[1][1][11]": 27, "add_in_r_b[16]": 28, "ram_in_reg[0][1]": 29, "ram_cxb_bfp_data": 30, "ram_in_reg[1][9]": 31, "Add6~53": 32, "ram_data_out3[1]": 33, "ram_in_reg[3][7]": 34, "b_ram_data_in_bus[83]~feeder": 35, "ram_data_out1[15]": 36, "reg_no_twiddle[5][1][10]": 37, "gen_ma:gen_ma_full:ms": 38, "ALTMULT_ADD_component": 39, "auto_generated": 40, "mac_mult2": 41, "rd_adgen": 42, "rd_addr_d[0]": 43, "a_ram_data_in_bus[124]~feeder": 44, "sw_2_arr[14][1]": 45, "twiddle_data[1][1][17]~feeder": 46, "twiddle_data[2][0][6]": 47, "add_in_i_b[11]": 48, "gen_dft_1:delay_blk_done2": 49, "tdl_arr[6]~feeder": 50, "rdaddress_b_bus[5]": 51, "gen_da0:gen_std:cm3": 52, "gen_ma:gen_ma_full:imag_delay": 53, "tdl_arr[0][1]": 54, "ram_in_reg[1][10]": 55, "Add16~1": 56, "gen_da0:gen_std:cm1": 57, "result_i_tmp[10]~feeder": 58, "Mux82~1": 59, "ram_cxb_rd": 60, "ram_in_reg[0][2]": 61, "twiddle_data[0][0][2]": 62, "writer": 63, "count[1]": 64, "gen_radix_4_last_pass:ram_cxb_lpp_data": 65, "Mux57~1": 66, "reg_no_twiddle[1][0][15]": 67, "add_in_r_d[15]~feeder": 68, "wc_vec[3]": 69, "gen_ma:gen_ma_full:u0": 70, "gbrnd:nev:gp:lpm_add_sub_component": 71, "op_1~26": 72, "twiddle_data~31": 73, "data_int1[34]": 74, "data_rdy_vec[1]": 75, "ram_in_reg[0][17]~feeder": 76, "gen_full_rnd:gen_rounding_blk:2:u0": 77, "op_1~73": 78, "gen_full_rnd:gen_rounding_blk:1:u0": 79, "pipeline_dffe[16]": 80, "pipeline_dffe[30]": 81, "gen_disc:bfp_detect": 82, "gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass": 83, "tdl_arr[0]": 84, "ram_in_reg[7][9]": 85, "twiddle_data[1][0][4]": 86, "sdetd.SLBI~0": 87, "source_imag[1]~output": 88, "delay_lpp_en": 89, "tdl_arr[5]": 90, "Selector3~0": 91, "auk_dsp_atlantic_sink_1": 92, "at_sink_data_int[13]": 93, "lpp_count_offset~0": 94, "gen_full_rnd:gen_rounding_blk:0:u1": 95, "op_1~2": 96, "sink_real[6]~input": 97, "reg_no_twiddle[4][0][6]": 98, "Mux88~1": 99, "tdl_arr[0][14]": 100, "ram_in_reg[7][12]": 101, "ram_data_out2~22": 102, "butterfly_st1[1][0][13]": 103, "sw_2_arr[1][1]": 104, "Add5~69": 105, "p_tdl[5][1]": 106, "lpp_ram_data_out~136": 107, "a_ram_data_in_bus[5]": 108, "ram_in_reg[7][0]": 109, "p_tdl[8][1]": 110, "Add14~61": 111, "gen_full_rnd:gen_rounding_blk:3:u0": 112, "op_1~49": 113, "result_i_tmp[30]~feeder": 114, "ram_in_reg[0][11]": 115, "ram_data_out0[31]": 116, "add_in_r_c[8]~feeder": 117, "LessThan0~0": 118, "ram_in_reg[1][4]": 119, "add_in_i_c[14]~feeder": 120, "twiddle_data~22": 121, "data_in_r[8]": 122, "Add17~37": 123, "pipeline_dffe[17]": 124, "Mux134~1": 125, "gen_ma:gen_ma_full:real_delay": 126, "tdl_arr[0][15]": 127, "pipeline_dffe[22]": 128, "ram_in_reg[4][16]": 129, "Add16~5": 130, "ram_in_reg[7][12]~feeder": 131, "ram_data_out0[27]": 132, "a_ram_data_in_bus[21]": 133, "add_in_r_b[0]": 134, "lpp_ram_data_out[1][27]": 135, "result_r_tmp[12]": 136, "tdl_arr[0][0]~feeder": 137, "op_1~13": 138, "ram_in_reg[3][10]": 139, "ram_a_not_b_vec[17]": 140, "wraddress_b_bus[10]": 141, "result_i_tmp[32]": 142, "reg_no_twiddle[6][0][0]~feeder": 143, "butterfly_st2[0][1][0]": 144, "Mux0~0": 145, "gen_ma:gen_ma_full:ma": 146, "mac_out3": 147, "lpp_ram_data_out~45": 148, "offset_counter~2": 149, "gen_full_rnd:gen_rounding_blk:3:u1": 150, "pipeline_dffe[4]": 151, "gen_disc:bfp_scale": 152, "Mux90~6": 153, "Add11~29": 154, "op_1~17": 155, "data_imag_o[8]~8": 156, "lpp_ram_data_out[3][35]": 157, "core_real_in[0]~feeder": 158, "r_array_out[3][5]": 159, "lpp_ram_data_out[2][15]": 160, "twiddle_data[2][1][16]": 161, "data_imag_o[4]~4": 162, "butterfly_st2[2][0][16]": 163, "a_ram_data_in_bus[68]": 164, "output_i[9]": 165, "Add1~1": 166, "butterfly_st2[0][1][4]": 167, "a_ram_data_in_bus[131]": 168, "Mux75~1": 169, "Mux3~1": 170, "ram_data_out2~33": 171, "p_tdl[5][1]~feeder": 172, "ram_in_reg[2][1]~feeder": 173, "gain_lut_8pts[1]": 174, "ram_data_out0[26]": 175, "gen_ma:gen_ma_full:u1": 176, "pipeline_dffe[21]": 177, "a_ram_data_in_bus[20]": 178, "op_1~61": 179, "result_i_tmp[2]": 180, "ram_data_out3[13]": 181, "ram_in_reg[4][14]~feeder": 182, "twiddle_data~12": 183, "tdl_arr[0][3]": 184, "data_rdy_vec[7]": 185, "sw_0_arr[8][1]": 186, "Add7~73": 187, "reg_no_twiddle[5][0][12]": 188, "op_1~109": 189, "ram_in_reg[7][11]": 190, "lpp_ram_data_out[0][17]": 191, "result_ib[4]": 192, "reg_no_twiddle[5][0][13]~feeder": 193, "pipeline_dffe[24]": 194, "op_1~133": 195, "Mux52~3": 196, "ram_data_out1[5]": 197, "Add14~65": 198, "butterfly_st2[2][1][2]": 199, "fft_real_out[7]": 200, "rdaddress_c_bus[0]~feeder": 201, "butterfly_st1[0][0][8]": 202, "Add5~49": 203, "count_finished~0": 204, "tdl_arr[1][15]": 205, "reset_n~inputclkctrl": 206, "sw_3_arr[13][1]~feeder": 207, "butterfly_st1[0][0][18]": 208, "ram_data_out2~5": 209, "Add12~49": 210, "ram_in_reg[0][0]": 211, "result_ib[11]": 212, "Mux138~3": 213, "data_int1[1]": 214, "twid_factors": 215, "twad_tdl[3][1]": 216, "gen_full_rnd:u1": 217, "op_1~65": 218, "Mux85~1": 219, "result_i_tmp[3]": 220, "ram_in_reg[2][6]": 221, "tdl_arr[18]": 222, "lpp_ram_data_out[0][7]": 223, "tdl_arr[1][10]": 224, "Add0~73": 225, "ram_in_reg[4][0]~feeder": 226, "op_1~141": 227, "add_in_i_b[12]": 228, "data_in_r[12]~feeder": 229, "reg_no_twiddle[4][1][14]": 230, "sw_0_arr[11][2]": 231, "a_ram_data_in_bus[0]~feeder": 232, "Mux130~2": 233, "butterfly_st1[0][1][12]": 234, "lpp_ram_data_out~131": 235, "Add9~69": 236, "Add15~37": 237, "sink_imag[6]~input": 238, "pipeline_dffe[11]": 239, "ram_in_reg[3][17]": 240, "Mux2~0": 241, "ram_in_reg[3][5]~feeder": 242, "gen_dft_1:bfpc": 243, "blk_exp~0": 244, "gen_full_rnd:u0": 245, "ram_data_out2~35": 246, "ram_data_out1[28]": 247, "Selector0~0": 248, "Mux134~0": 249, "b_ram_data_in_bus[83]": 250, "ram_in_reg[4][14]": 251, "data_int[17]": 252, "count~5": 253, "b_ram_data_in_bus[12]": 254, "wraddress_b_bus[13]~feeder": 255, "result_i_tmp[35]": 256, "Add7~53": 257, "sw_1_arr[3][0]~feeder": 258, "ram_data_out3[8]": 259, "op_1~10": 260, "a_ram_data_in_bus[129]~feeder": 261, "result_r_tmp[25]~feeder": 262, "reg_no_twiddle[3][1][7]": 263, "b_ram_data_in_bus[80]": 264, "sw_0_arr[7][1]~feeder": 265, "add_in_i_b[16]~feeder": 266, "gen_wrsw_1:get_wr_swtiches": 267, "swd_tdl[6][1]": 268, "sink_out_state.normal": 269, "lpp_ram_data_out[3][23]": 270, "ram_data_out3~10": 271, "Add13~33": 272, "Add4~9": 273, "ram_in_reg[3][12]": 274, "Mux67~1": 275, "ram_in_reg[0][11]~feeder": 276, "data_in_r[2]": 277, "reg_no_twiddle[1][1][1]": 278, "reg_no_twiddle[2][1][0]~feeder": 279, "butterfly_st1[0][0][12]": 280, "result_i_tmp[17]": 281, "Add7~65": 282, "b_ram_data_in_bus[91]": 283, "add_in_r_c[0]": 284, "normal_fifo:fifo_eab_on:in_fifo": 285, "dpfifo": 286, "rd_ptr_msb": 287, "counter_comb_bita0": 288, "a_ram_data_in_bus[7]": 289, "Mux70~2": 290, "fft_s2_cur~9": 291, "a_ram_data_in_bus[118]~feeder": 292, "Mux138~0": 293, "a_ram_data_in_bus[92]": 294, "lpp_ram_data_out[0][29]": 295, "gen_full_rnd:gen_rounding_blk:0:u0": 296, "op_1~33": 297, "Selector5~0": 298, "wraddress_a_bus[11]": 299, "op_1~6": 300, "Add0~5": 301, "Mux87~1": 302, "ram_in_reg[2][2]": 303, "sdetd.BLOCK_READY~1": 304, "reg_no_twiddle[5][1][12]": 305, "op_1~101": 306, "Add4~61": 307, "i_array_out[2][13]": 308, "b_ram_data_in_bus[37]~feeder": 309, "Add1~69": 310, "data_int1[23]~feeder": 311, "result_r_tmp[4]": 312, "tdl_arr[1][14]~feeder": 313, "result_r_tmp[21]": 314, "result_r_tmp[6]": 315, "Mux79~0": 316, "ram_data_out2~11": 317, "r_array_out[1][5]": 318, "next_block": 319, "data_in_i[16]": 320, "ram_in_reg[4][3]": 321, "wr_addr[2]": 322, "Mux129~3": 323, "Mux45~0": 324, "a_ram_data_in_bus[139]": 325, "reg_no_twiddle[3][0][8]": 326, "reg_no_twiddle[1][0][13]": 327, "ram_in_reg[5][13]": 328, "b_ram_data_in_bus[81]~feeder": 329, "Mux18~0": 330, "tdl_arr[1][12]": 331, "ram_in_reg[7][6]": 332, "ram_in_reg[4][1]~feeder": 333, "Add4~53": 334, "data_int[27]": 335, "ram_in_reg[0][13]~feeder": 336, "sw_2_arr[13][1]": 337, "op_1~81": 338, "reg_no_twiddle[3][1][12]": 339, "result_r_tmp[1]": 340, "data_count_int[3]": 341, "fft_dirn_held_o": 342, "Mux130~0": 343, "add_in_i_a[3]": 344, "reg_no_twiddle[0][0][13]": 345, "ram_data_out3[25]": 346, "core_imag_in[6]~feeder": 347, "i_array_out[2][5]": 348, "tdl_arr[11]": 349, "Add13~13": 350, "count~1": 351, "ram_in_reg[0][5]": 352, "a_ram_data_in_bus[11]": 353, "Mux1~1": 354, "sgn_2r": 355, "at_source_data[10]~feeder": 356, "butterfly_st1[0][1][16]": 357, "pipeline_dffe[3]": 358, "counter_comb_bita1": 359, "result_ia[14]": 360, "lpp_ram_data_out[0][33]": 361, "b_ram_data_in_bus[21]": 362, "reg_no_twiddle[1][1][3]": 363, "Mux133~1": 364, "op_1~25": 365, "butterfly_st1[3][0][9]": 366, "ram_a_not_b_vec[2]": 367, "lpp_ram_data_out~71": 368, "core_real_in[9]~feeder": 369, "b_ram_data_in_bus[14]": 370, "result_r_tmp[7]": 371, "reg_no_twiddle[4][1][12]": 372, "Add12~77": 373, "Mux100~0": 374, "tdl_arr[0][13]~feeder": 375, "result_r_tmp[19]": 376, "Mux78~0": 377, "tdl_arr[4]~feeder": 378, "a_ram_data_in_bus[84]": 379, "ram_data_out0[17]": 380, "fft_imag_out[9]~feeder": 381, "data_imag_in_reg[10]": 382, "lpp_ram_data_out~6": 383, "add_in_i_d[13]": 384, "b_ram_data_in_bus[36]": 385, "ram_in_reg[3][8]~feeder": 386, "result_i_tmp[33]": 387, "p_tdl[2][1]": 388, "Mux67~3": 389, "data_imag_in_reg[16]": 390, "data_int1[14]": 391, "ram_in_reg[4][9]": 392, "ram_data_out0~22": 393, "Mux12~1": 394, "b_ram_data_in_bus[120]": 395, "ram_in_reg[6][5]~feeder": 396, "ram_a_not_b_vec[7]": 397, "reg_no_twiddle[3][0][13]": 398, "pipeline_dffe[7]": 399, "reg_no_twiddle[3][0][15]~feeder": 400, "gain_lut_8pts~15": 401, "op_1~37": 402, "data_int[7]": 403, "p_tdl[7][0]": 404, "b_ram_data_in_bus[89]": 405, "b_ram_data_in_bus[123]": 406, "Mux126~4": 407, "pipeline_dffe[27]": 408, "output_i[7]": 409, "at_sink_data_int[7]~feeder": 410, "ram_in_reg[1][16]": 411, "pipeline_dffe[33]": 412, "fft_real_out[2]~feeder": 413, "source_imag[15]~output": 414, "Add14~5": 415, "blk_exp_acc[1]~0": 416, "ram_in_reg[5][0]": 417, "data_rdy_vec[10]": 418, "pipeline_dffe[14]": 419, "Mux79~1": 420, "Mux0~1": 421, "Mux63~3": 422, "Add1~33": 423, "Mux140~3": 424, "Add9~21": 425, "ram_in_reg[5][17]~feeder": 426, "Add8~5": 427, "ram_in_reg[5][16]": 428, "at_source_data[14]~feeder": 429, "Mux142~0": 430, "b_ram_data_in_bus[128]~feeder": 431, "twiddle_data~43": 432, "data_select~0": 433, "op_1~125": 434, "ram_data_out0~28": 435, "gain_lut_8pts~4": 436, "b_ram_data_in_bus[42]": 437, "ram_in_reg[4][4]": 438, "lpp_ram_data_out~135": 439, "Add4~5": 440, "core_imag_in[10]": 441, "core_imag_in[11]": 442, "ram_in_reg[6][12]": 443, "Add1~21": 444, "Add12~61": 445, "ram_data_out2[10]": 446, "ram_in_reg[4][1]": 447, "slb_last~3": 448, "a_ram_data_in_bus[10]~feeder": 449, "gen_full_rnd:gen_rounding_blk:2:u1": 450, "pipeline_dffe[2]": 451, "data_int[0]": 452, "r_array_out[3][12]~feeder": 453, "r_array_out[2][2]~feeder": 454, "output_r[11]": 455, "tdl_arr[1][6]~feeder": 456, "ram_data_out2[4]": 457, "Add7~21": 458, "fft_imag_out[15]": 459, "twiddle_data[0][0][1]": 460, "data_real_o[6]~feeder": 461, "a_ram_data_in_bus[85]~feeder": 462, "a_ram_data_in_bus[70]": 463, "Mux41~3": 464, "b_ram_data_in_bus[74]": 465, "data_imag_in_reg[1]": 466, "gen_full_rnd:gen_rounding_blk:1:u1": 467, "op_1~45": 468, "result_ra[12]": 469, "ram_in_reg[6][14]": 470, "dat_B": 471, "gen_rams:3:dat_A": 472, "gen_M4K:altsyncram_component": 473, "ram_block1a0": 474, "r_array_out[1][9]": 475, "op_1~69": 476, "b_ram_data_in_bus[10]~feeder": 477, "reg_no_twiddle[3][0][6]~feeder": 478, "output_i[16]": 479, "sink_stall": 480, "Add11~5": 481, "add_in_r_d[2]~feeder": 482, "rd_addr_d[1]": 483, "ram_data_out0~8": 484, "p_cd_en[1]~feeder": 485, "Add17~53": 486, "r_array_out[2][4]": 487, "data_int[30]": 488, "usedw_counter": 489, "counter_comb_bita2": 490, "data_int1[33]": 491, "twad_tdl[4][1]": 492, "tdl_arr[0][12]~feeder": 493, "at_sink_data_int[19]": 494, "exponent_out~4": 495, "Mux135~0": 496, "tdl_arr[0][16]": 497, "op_1~137": 498, "wren_a~1": 499, "ram_in_reg[0][4]": 500, "swd_tdl[11][1]": 501, "b_ram_data_in_bus[96]": 502, "reg_no_twiddle[6][0][15]": 503, "pipeline_dffe[31]": 504, "reg_no_twiddle[1][1][13]": 505, "lpp_ram_data_out[1][35]": 506, "lpp_ram_data_out~102": 507, "twiddle_data[1][1][0]": 508, "Add5~13": 509, "Mux78~3": 510, "sw_1_arr[12][0]~feeder": 511, "Add17~21": 512, "sw_2_arr[6][1]": 513, "a_ram_data_in_bus[17]": 514, "data_imag_in_reg[15]": 515, "tdl_arr[0][10]": 516, "b_ram_data_in_bus[53]": 517, "butterfly_st2[2][1][1]": 518, "tdl_arr[1][12]~feeder": 519, "b_ram_data_in_bus[129]~feeder": 520, "op_1~22": 521, "data_in_r[0]~feeder": 522, "source_real[9]~output": 523, "twiddle_data[0][1][10]": 524, "tdl_arr[1][3]~feeder": 525, "Mux128~3": 526, "sw_0_arr[4][2]": 527, "Mux13~0": 528, "op_1~57": 529, "tdl_arr[0][13]": 530, "p_tdl[2][0]": 531, "twad_tdl[5][3]~feeder": 532, "ram_data_out0[4]": 533, "i_array_out[0][4]": 534, "butterfly_st2[3][0][6]": 535, "wren[3]": 536, "Add0~53": 537, "ram_in_reg[7][8]": 538, "reg_no_twiddle[4][1][13]": 539, "a_ram_data_in_bus[26]": 540, "reg_no_twiddle[1][1][16]": 541, "Mux130~1": 542, "twiddle_data[0][0][13]": 543, "Add1~61": 544, "wraddress_b_bus[1]": 545, "b_ram_data_in_bus[25]~feeder": 546, "str_count_en~0": 547, "fft_imag_out[10]": 548, "ram_in_reg[4][7]": 549, "a_ram_data_in_bus[44]": 550, "reg_no_twiddle[0][0][5]": 551, "Mux37~0": 552, "Add13~65": 553, "delay_ctrl_np": 554, "tdl_arr[1]~feeder": 555, "pipeline_dffe[8]": 556, "data_count_sig~6": 557, "a_ram_data_in_bus[81]": 558, "at_source_data[4]~feeder": 559, "result_rb[5]": 560, "ram_data_out3~2": 561, "wr_addr[0]~feeder": 562, "op_1~117": 563, "ram_in_reg[6][14]~feeder": 564, "b_ram_data_in_bus[22]~feeder": 565, "at_source_sop_s": 566, "Mux132~0": 567, "Mux98~0": 568, "lpp_ram_data_out~42": 569, "Selector1~2": 570, "add_in_i_d[12]": 571, "ram_in_reg[6][16]": 572, "pipeline_dffe[5]": 573, "tdl_arr[1][9]~feeder": 574, "i_array_out[0][11]": 575, "lut_out_tmp[2]": 576, "data_real_in_reg[10]~feeder": 577, "Add1~65": 578, "Add16~37": 579, "twad_tdl[0][0]": 580, "ram_data_out0~13": 581, "tdl_arr[1][10]~feeder": 582, "Add2~69": 583, "Add0~17": 584, "lpp_ram_data_out[1][0]": 585, "op_1~46": 586, "ram_in_reg[4][4]~feeder": 587, "pipeline_dffe[18]": 588, "data_imag_o[10]~10": 589, "butterfly_st2[0][0][12]": 590, "lpp_ram_data_out[2][10]": 591, "result_rb[11]": 592, "Add3~69": 593, "tdl_arr[1][5]": 594, "reg_no_twiddle[1][1][12]": 595, "reg_no_twiddle[2][0][17]": 596, "a_ram_data_in_bus[91]": 597, "add_in_r_d[11]~feeder": 598, "ram_in_reg[2][1]": 599, "twiddle_data~44": 600, "ram_in_reg[3][3]": 601, "result_i_tmp[24]": 602, "gen_le256_mk:ctrl": 603, "p~2": 604, "ram_in_reg[5][10]~feeder": 605, "ram_data_out2~13": 606, "butterfly_st1[2][0][5]": 607, "result_rb[6]": 608, "pipeline_dffe[23]": 609, "butterfly_st1[2][0][18]": 610, "slb_last[0]": 611, "a_ram_data_in_bus[6]~feeder": 612, "Add4~17": 613, "Add11~9": 614, "tdl_arr[18]~feeder": 615, "ram_in_reg[3][0]": 616, "data_int1[7]": 617, "a_ram_data_in_bus[72]~feeder": 618, "sw_3_arr[12][1]": 619, "pipeline_dffe[19]": 620, "Add16~25": 621, "Add0~57": 622, "reg_no_twiddle[6][1][5]~feeder": 623, "wren_b~2": 624, "fft_imag_out[17]": 625, "data_rdy_vec[3]": 626, "Mux132~2": 627, "Mux59~3": 628, "reg_no_twiddle[5][1][16]": 629, "sw_1_arr[7][1]": 630, "sink_start": 631, "tdl_arr[1][2]": 632, "master_source_ena": 633, "data_rdy_vec[9]": 634, "Mux139~0": 635, "Add2~33": 636, "Selector1~0": 637, "add_in_i_a[2]": 638, "data_rdy_vec[10]~feeder": 639, "lpp_ram_data_out~54": 640, "ram_data_out0~27": 641, "ram_in_reg[2][13]": 642, "op_1~41": 643, "Add5~41": 644, "pipeline_dffe[25]": 645, "ram_in_reg[5][2]": 646, "wraddress_b_bus[13]": 647, "Mux131~1": 648, "Mux137~0": 649, "data_count_int[5]": 650, "Mux78~1": 651, "fft_real_out[1]~feeder": 652, "Add11~13": 653, "output_i[19]": 654, "tdl_arr[0][1]~feeder": 655, "lpp_ram_data_out~129": 656, "result_r_tmp[35]": 657, "twiddle_data~37": 658, "a_ram_data_in_bus[107]~feeder": 659, "count[3]": 660, "Add4~13": 661, "sel_we": 662, "wc_i": 663, "tdl_arr[4]": 664, "op_1~14": 665, "reg_no_twiddle[4][1][11]": 666, "ram_in_reg[2][4]": 667, "tdl_arr[0][11]~feeder": 668, "at_source_data[21]": 669, "count~2": 670, "reg_no_twiddle[3][0][2]": 671, "sw_1_arr[4][0]": 672, "ram_in_reg[3][2]": 673, "ram_in_reg[3][1]": 674, "data_real_in_reg[13]~feeder": 675, "Mux0~2": 676, "lpp_ram_data_out[1][26]": 677, "reg_no_twiddle[6][1][1]~feeder": 678, "data_imag_o[9]~9": 679, "twiddle_data[1][1][3]~feeder": 680, "gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp": 681, "ram_in_reg[1][2]": 682, "add_in_i_b[4]": 683, "swa_tdl[2][0]~feeder": 684, "tdl_arr[2]~feeder": 685, "result_i_tmp[11]": 686, "sw_r_tdl[2][0]": 687, "ram_in_reg[6][17]": 688, "fft_real_out[5]~feeder": 689, "b_ram_data_in_bus[94]~feeder": 690, "data_in_i[9]~feeder": 691, "result_i_tmp[28]": 692, "result_r_tmp[31]": 693, "b_ram_data_in_bus[26]": 694, "a_ram_data_in_bus[0]": 695, "Mux143~0": 696, "sop~0": 697, "Add3~9": 698, "pipeline_dffe[13]": 699, "add_in_r_b[14]": 700, "k[3]": 701, "ram_in_reg[2][17]~feeder": 702, "ram_in_reg[5][11]~feeder": 703, "Add9~17": 704, "Add11~41": 705, "data_int1[35]": 706, "Add9~5": 707, "op_1~29": 708, "ram_a_not_b_vec~10": 709, "result_rb[7]": 710, "tdl_arr[14]": 711, "ram_in_reg[2][3]": 712, "ram_in_reg[0][10]": 713, "reg_no_twiddle[0][0][3]": 714, "ram_in_reg[0][12]": 715, "Mux131~3": 716, "ram_data_out1[4]": 717, "add_in_i_c[10]": 718, "reg_no_twiddle[6][1][1]": 719, "reg_no_twiddle[2][1][8]~feeder": 720, "pipeline_dffe[32]": 721, "butterfly_st1[0][1][1]": 722, "Mux10~0": 723, "sw_0_arr[14][3]": 724, "output_i[5]": 725, "Mux53~2": 726, "ram_data_out0[24]": 727, "at_source_data[40]": 728, "butterfly_st2[3][0][1]": 729, "add_in_r_c[12]": 730, "butterfly_st2[1][1][18]": 731, "tdl_arr[0][8]": 732, "Mux63~2": 733, "core_imag_in[12]~feeder": 734, "data_int1[26]": 735, "Add15~77": 736, "tdl_arr[1][16]": 737, "ram_in_reg[5][7]": 738, "ram_data_out0~6": 739, "data_in_r[1]": 740, "Add15~69": 741, "reg_no_twiddle[3][1][0]": 742, "Mux62~0": 743, "result_ib[1]": 744, "add_in_r_a[14]": 745, "data_in_r[2]~feeder": 746, "data_int1[31]": 747, "butterfly_st1[2][0][9]": 748, "op_1~145": 749, "b_ram_data_in_bus[141]~feeder": 750, "Mux13~2": 751, "data_rdy_int": 752, "Add15~65": 753, "swa_tdl[5][1]": 754, "Add9~37": 755, "butterfly_st2[0][1][14]": 756, "ram_a_not_b_vec~18": 757, "ram_in_reg[4][7]~feeder": 758, "butterfly_st1[1][1][12]": 759, "ram_data_out1[31]": 760, "Add16~17": 761, "lpp_ram_data_out[1][25]": 762, "data_rdy_vec[1]~feeder": 763, "add_in_r_c[10]": 764, "lpp_ram_data_out~99": 765, "tdl_arr[0][6]~feeder": 766, "ram_in_reg[7][13]": 767, "data_imag_in_reg[13]~feeder": 768, "reg_no_twiddle[4][0][5]~feeder": 769, "b_ram_data_in_bus[101]": 770, "butterfly_st1[3][0][5]": 771, "r_array_out[0][11]": 772, "Add2~17": 773, "sw_2_arr[4][1]": 774, "wr_address_i_int[0]~feeder": 775, "twiddle_data[0][1][2]": 776, "Mux1~2": 777, "pipeline_dffe[6]": 778, "reg_no_twiddle[2][1][13]~feeder": 779, "result_ra[7]": 780, "Mux109~0": 781, "ram_in_reg[6][1]": 782, "a_ram_data_in_bus[78]": 783, "Add9~29": 784, "b_ram_data_in_bus[68]~feeder": 785, "pipeline_dffe[15]": 786, "a_ram_data_in_bus[132]": 787, "lpp_ram_data_out[0][21]": 788, "r_array_out[3][17]": 789, "sw_0_arr[9][2]": 790, "b_ram_data_in_bus[39]~feeder": 791, "a_ram_data_in_bus[67]": 792, "reg_no_twiddle[4][0][14]": 793, "Add14~13": 794, "op_1~113": 795, "Add10~77": 796, "a_ram_data_in_bus[102]": 797, "data_int1[0]~feeder": 798, "exponent_out[4]": 799, "Add11~17": 800, "op_1~34": 801, "reg_no_twiddle[6][0][12]": 802, "twiddle_data[0][1][4]~feeder": 803, "b_ram_data_in_bus[68]": 804, "ram_data_out0~32": 805, "twad_tdl[3][0]": 806, "butterfly_st1[0][1][9]": 807, "ram_in_reg[7][1]": 808, "Add4~41": 809, "result_ia[7]": 810, "ram_data_out2~24": 811, "b_ram_data_in_bus[99]~feeder": 812, "result_ia[11]": 813, "twiddle_data[0][1][5]~feeder": 814, "data_in_r[10]~feeder": 815, "b_ram_data_in_bus[2]": 816, "swd_tdl[5][0]~feeder": 817, "butterfly_st2[0][1][1]": 818, "r_array_out[0][2]~feeder": 819, "butterfly_st1[1][1][5]": 820, "at_source_data[17]": 821, "reg_no_twiddle[3][1][13]": 822, "del_npi_cnt~1": 823, "tdl_arr[0][12]": 824, "ram_data_out3~34": 825, "butterfly_st1[1][0][11]": 826, "result_i_tmp[30]": 827, "fft_real_out[5]": 828, "reg_no_twiddle[1][0][16]": 829, "a_ram_data_in_bus[56]~feeder": 830, "add_in_r_d[1]": 831, "add_in_i_d[17]~feeder": 832, "Add8~53": 833, "gain_lut_blk[1]": 834, "pipeline_dffe[29]": 835, "twiddle_data~6": 836, "lpp_ram_data_out~1": 837, "ram_a_not_b_vec[1]": 838, "Mux133~3": 839, "reg_no_twiddle[2][1][6]": 840, "out_cnt~1": 841, "butterfly_st2[3][0][4]": 842, "Mux136~1": 843, "ram_data_out3[0]": 844, "butterfly_st2[2][1][14]": 845, "next_pass_id~0": 846, "ram_in_reg[5][17]": 847, "Mux65~2": 848, "lpp_ram_data_out~90": 849, "Mux43~1": 850, "butterfly_st2[2][1][19]": 851, "Mux136~3": 852, "fft_real_out[8]": 853, "Add14~9": 854, "data_in_r[4]": 855, "data_imag_in_reg[0]": 856, "twiddle_data[0][1][0]": 857, "ram_data_out1[10]": 858, "Mux77~0": 859, "ram_data_out3[34]": 860, "r_array_out[0][4]": 861, "tdl_arr[1][13]": 862, "ram_a_not_b_vec[8]": 863, "counter_reg_bit[0]": 864, "Mux46~0": 865, "ram_in_reg[6][6]": 866, "Add9~73": 867, "Mux128~1": 868, "Add3~49": 869, "sw_1_arr[9][0]": 870, "lpp_ram_data_out[2][18]": 871, "fft_imag_out[14]~feeder": 872, "gain_lut_8pts~7": 873, "sw_3_arr[11][1]": 874, "b_ram_data_in_bus[49]~feeder": 875, "fft_real_out[3]~feeder": 876, "sw[0]": 877, "a_ram_data_in_bus[55]": 878, "tdl_arr[1][14]": 879, "data_int1[36]~feeder": 880, "butterfly_st2[3][0][8]": 881, "Add1~77": 882, "Equal1~0": 883, "core_real_in[9]": 884, "_~3": 885, "Mux14~2": 886, "result_i_tmp[28]~feeder": 887, "ram_in_reg[6][2]": 888, "b_ram_data_in_bus[44]": 889, "Mux66~2": 890, "add_in_i_a[5]": 891, "Mux10~2": 892, "k~3": 893, "reg_no_twiddle[6][1][6]": 894, "Selector1~1": 895, "butterfly_st2[1][0][10]": 896, "data_int1[32]": 897, "Selector6~3": 898, "result_i_tmp[21]~feeder": 899, "butterfly_st1[3][0][16]": 900, "source_imag[16]~output": 901, "Mux129~2": 902, "data_in_r[16]": 903, "b_ram_data_in_bus[139]~feeder": 904, "ram_a_not_b_vec~3": 905, "clk~input": 906, "data_count_int1[4]": 907, "Selector2~0": 908, "k_count[1]": 909, "at_source_data[36]~feeder": 910, "butterfly_st1[1][1][1]": 911, "ram_in_reg[5][12]~feeder": 912, "result_r_tmp[15]": 913, "ram_in_reg[2][5]": 914, "ram_in_reg[1][13]~feeder": 915, "ram_in_reg[7][7]": 916, "Add2~53": 917, "r_array_out[2][7]": 918, "data_imag_o[2]~2": 919, "Mux4~0": 920, "Mux57~2": 921, "lpp_ram_data_out[1][31]": 922, "sw_0_arr[12][2]": 923, "del_np_cnt~1": 924, "butterfly_st1[1][1][6]": 925, "twiddle_data~15": 926, "op_1~97": 927, "Mux86~3": 928, "butterfly_st2[3][0][3]": 929, "fft_s2_cur.FIRST_LPP_C": 930, "lpp_ram_data_out~108": 931, "Add6~61": 932, "lpp_ram_data_out~96": 933, "data_int1[18]": 934, "at_source_valid_int~0": 935, "Mux76~1": 936, "a_ram_data_in_bus[84]~feeder": 937, "at_source_data[6]": 938, "op_1~21": 939, "butterfly_st2[1][1][17]": 940, "result_r_tmp[22]": 941, "ram_a_not_b_vec[10]": 942, "a_ram_data_in_bus[40]": 943, "a_ram_data_in_bus[94]~feeder": 944, "add_in_r_d[5]": 945, "ram_in_reg[0][13]": 946, "reg_no_twiddle[5][0][17]": 947, "b_ram_data_in_bus[78]~feeder": 948, "Mux108~0": 949, "reg_no_twiddle[5][0][5]": 950, "fft_imag_out[13]": 951, "ram_in_reg[0][8]": 952, "butterfly_st2[0][1][13]": 953, "Mux69~3": 954, "butterfly_st1[2][1][14]": 955, "Selector6~0": 956, "Mux22~0": 957, "tdl_arr[1][9]": 958, "ram_in_reg[5][6]": 959, "ram_data_out3[9]": 960, "swa_tdl[0][1]": 961, "butterfly_st1[3][1][3]": 962, "Add1~29": 963, "Mux60~2": 964, "fft_imag_out[17]~feeder": 965, "Add12~1": 966, "i_array_out[3][11]": 967, "twiddle_data[0][0][14]": 968, "lpp_ram_data_out~75": 969, "reg_no_twiddle[0][0][16]": 970, "Mux143~2": 971, "rdaddress_c_bus[7]": 972, "twiddle_data[1][1][15]": 973, "a_ram_data_in_bus[19]": 974, "result_i_tmp[9]": 975, "wren_a[1]": 976, "Add7~5": 977, "add_in_i_c[7]": 978, "Mux92~0": 979, "out_cnt[3]": 980, "swd_tdl[3][1]": 981, "sw_1_arr[13][0]~feeder": 982, "a_ram_data_in_bus[57]~feeder": 983, "tdl_arr[1][8]": 984, "delay_en": 985, "tdl_arr[2][1]": 986, "ram_data_out3[28]": 987, "ram_a_not_b_vec~8": 988, "fft_imag_out[0]~feeder": 989, "twiddle_data[1][1][17]": 990, "reg_no_twiddle[2][0][10]~feeder": 991, "Add6~25": 992, "Mux9~3": 993, "butterfly_st2[2][0][2]": 994, "swa_tdl[10][0]~feeder": 995, "k[1]": 996, "result_i_tmp[26]~feeder": 997, "data_real_in_reg[8]": 998, "reg_no_twiddle[2][1][4]~feeder": 999, "twiddle_data[0][1][17]": 1000, "data_int1[16]": 1001, "Add13~25": 1002, "sw_2_arr[8][1]": 1003, "fft_dirn_held_o~0": 1004, "ram_in_reg[1][0]": 1005, "Mux126~3": 1006, "a_ram_data_in_bus[136]": 1007, "lpp_ram_data_out~138": 1008, "add_in_r_a[5]": 1009, "i_array_out[2][3]~feeder": 1010, "tdl_arr[2][0]": 1011, "Mux10~1": 1012, "ram_data_out1[18]": 1013, "next_block~feeder": 1014, "data_int1[10]": 1015, "a_ram_data_in_bus[89]": 1016, "b_ram_data_in_bus[118]": 1017, "lpp_ram_data_out[2][1]": 1018, "a_ram_data_in_bus[58]": 1019, "sw_0_arr[4][3]": 1020, "ram_in_reg[7][2]": 1021, "reg_no_twiddle[2][1][0]": 1022, "butterfly_st1[0][0][2]": 1023, "lpp_ram_data_out~64": 1024, "sw_0_arr[9][2]~feeder": 1025, "add_in_i_a[9]": 1026, "Selector3~2": 1027, "ram_in_reg[2][12]": 1028, "twiddle_data[0][0][12]": 1029, "core_imag_in[6]": 1030, "butterfly_st2[1][0][0]~feeder": 1031, "pipeline_dffe[9]": 1032, "butterfly_st1[3][1][6]": 1033, "Add10~57": 1034, "data_int[6]~feeder": 1035, "butterfly_st2[3][1][17]": 1036, "add_in_r_c[11]": 1037, "sink_ready~output": 1038, "ram_data_out0~23": 1039, "result_r_tmp[33]": 1040, "tdl_arr[1][11]~feeder": 1041, "ram_data_out1~26": 1042, "data_int[14]~feeder": 1043, "gen_dft_1:delay_blk_done": 1044, "tdl_arr[6]": 1045, "del_np_cnt~0": 1046, "butterfly_st2[2][1][15]": 1047, "b_ram_data_in_bus[96]~feeder": 1048, "r_array_out[2][6]": 1049, "a_ram_data_in_bus[63]~feeder": 1050, "ram_data_out0~11": 1051, "Mux81~0": 1052, "sw_1_arr[6][1]~feeder": 1053, "ram_data_out1[20]": 1054, "butterfly_st1[0][0][17]": 1055, "b_ram_data_in_bus[64]~feeder": 1056, "lpp_ram_data_out~130": 1057, "ram_in_reg[2][0]": 1058, "add_in_i_d[12]~feeder": 1059, "Add0~1": 1060, "result_r_tmp[13]": 1061, "result_r_tmp[23]": 1062, "reg_no_twiddle[0][0][2]": 1063, "sw_1_arr[0][0]~feeder": 1064, "ram_data_out1~15": 1065, "butterfly_st2[3][1][18]": 1066, "ram_in_reg[5][3]": 1067, "add_in_i_c[11]": 1068, "lpp_ram_data_out~77": 1069, "wraddress_a_bus[5]": 1070, "Add12~29": 1071, "lpp_ram_data_out~58": 1072, "data_count_sig[1]~1": 1073, "op_1~38": 1074, "twiddle_data[1][0][7]": 1075, "reg_no_twiddle[1][0][14]": 1076, "sink_imag[14]~input": 1077, "pipeline_dffe[12]": 1078, "b_ram_data_in_bus[73]": 1079, "result_i_tmp[7]": 1080, "ram_data_out3~25": 1081, "Add11~45": 1082, "butterfly_st2[1][1][16]": 1083, "r_array_out[1][10]": 1084, "Add16~9": 1085, "Mux3~0": 1086, "butterfly_st2[3][1][15]": 1087, "data_in_i[11]~feeder": 1088, "data_rdy_vec[5]": 1089, "sgn_2i": 1090, "reg_no_twiddle[6][0][4]~feeder": 1091, "butterfly_st1[1][1][16]": 1092, "butterfly_st2[1][1][14]": 1093, "ram_in_reg[0][7]~feeder": 1094, "add_in_r_d[12]": 1095, "ram_in_reg[1][17]": 1096, "lpp_ram_data_out[0][27]": 1097, "Add0~13": 1098, "Add14~57": 1099, "at_source_data[34]~feeder": 1100, "ram_in_reg[6][4]": 1101, "Mux108~4": 1102, "reg_no_twiddle[3][1][17]": 1103, "i_array_out[1][13]": 1104, "Mux76~0": 1105, "reg_no_twiddle[2][0][4]": 1106, "lpp_ram_data_out~24": 1107, "ram_data_out2[9]": 1108, "swa_tdl[2][0]": 1109, "op_1~93": 1110, "Add13~45": 1111, "low_addressa[2]": 1112, "reg_no_twiddle[2][0][12]": 1113, "rdaddress_c_bus[14]": 1114, "data_in_i[1]~feeder": 1115, "sw_0_arr[12][3]": 1116, "Add7~1": 1117, "add_in_i_d[7]~feeder": 1118, "sw[1]": 1119, "op_1~54": 1120, "blk_exp~5": 1121, "Mux80~2": 1122, "at_source_data[33]~feeder": 1123, "lpp_ram_data_out~65": 1124, "wraddress_a_bus[1]": 1125, "wraddress_b_bus[0]~feeder": 1126, "data_int1[8]": 1127, "b_ram_data_in_bus[129]": 1128, "result_i_tmp[1]": 1129, "Mux137~3": 1130, "at_source_data[18]~feeder": 1131, "data_real_o[9]": 1132, "a_ram_data_in_bus[69]": 1133, "a_ram_data_in_bus[90]~feeder": 1134, "r_array_out[0][0]~feeder": 1135, "wren_b~0": 1136, "data_int1[2]": 1137, "b_ram_data_in_bus[137]~feeder": 1138, "twad_tdl[5][0]~feeder": 1139, "ram_a_not_b_vec~22": 1140, "a_ram_data_in_bus[100]": 1141, "b_ram_data_in_bus[12]~feeder": 1142, "Add13~5": 1143, "pipeline_dffe[28]": 1144, "ram_data_out3[29]": 1145, "result_i_tmp[5]": 1146, "swd_tdl[10][0]~feeder": 1147, "at_sink_data_int[21]": 1148, "Add1~53": 1149, "add_in_r_b[4]~feeder": 1150, "reg_no_twiddle[1][0][2]": 1151, "Mux117~0": 1152, "ram_data_out3[15]": 1153, "add_in_r_b[7]": 1154, "reg_no_twiddle[6][0][9]": 1155, "ram_data_out1[3]": 1156, "fft_imag_out[13]~feeder": 1157, "Add9~49": 1158, "fft_real_out[4]~feeder": 1159, "Mux38~0": 1160, "swd_tdl[2][0]~feeder": 1161, "ram_data_out0~16": 1162, "add_in_i_c[16]": 1163, "swd_tdl[8][0]": 1164, "butterfly_st1[1][1][2]": 1165, "ram_data_out2[8]": 1166, "reg_no_twiddle[3][0][11]": 1167, "reg_no_twiddle[2][1][5]": 1168, "swa_tdl[15][1]": 1169, "Mux140~2": 1170, "ram_in_reg[6][9]~feeder": 1171, "core_imag_in[16]~feeder": 1172, "twiddle_data[0][0][3]": 1173, "reg_no_twiddle[5][1][4]": 1174, "reg_no_twiddle[0][0][10]": 1175, "tdl_arr[1][4]": 1176, "a_ram_data_in_bus[122]": 1177, "swd[0]": 1178, "Mux108~6": 1179, "butterfly_st2[2][0][11]": 1180, "reg_no_twiddle[5][0][15]": 1181, "a_ram_data_in_bus[32]~feeder": 1182, "a_ram_data_in_bus[116]": 1183, "i_array_out[2][3]": 1184, "ram_in_reg[2][12]~feeder": 1185, "add_in_i_d[2]": 1186, "Mux8~3": 1187, "Add1~57": 1188, "gen_rams:1:dat_A": 1189, "lpp_ram_data_out[3][24]": 1190, "rdaddress_c_bus[3]": 1191, "data_int1[19]~feeder": 1192, "butterfly_st2[1][1][15]": 1193, "tdl_arr[7]": 1194, "add_in_i_c[1]~feeder": 1195, "k_count[2]": 1196, "data_real_o[2]": 1197, "result_r_tmp[30]": 1198, "twiddle_data[2][1][9]": 1199, "sink_eop~input": 1200, "Mux135~3": 1201, "Mux111~0": 1202, "r_array_out[1][4]": 1203, "lpp_ram_data_out~2": 1204, "tdl_arr[10]~feeder": 1205, "butterfly_st2[0][1][6]": 1206, "butterfly_st1[2][1][1]": 1207, "lpp_ram_data_out[3][8]": 1208, "b_ram_data_in_bus[18]~feeder": 1209, "butterfly_st2[0][0][5]": 1210, "Add11~57": 1211, "at_sink_data_int[15]": 1212, "pipeline_dffe[10]": 1213, "sw_0_arr[11][1]": 1214, "butterfly_st2[0][0][15]": 1215, "Mux118~0": 1216, "reg_no_twiddle[5][0][4]": 1217, "b_ram_data_in_bus[62]~feeder": 1218, "sw_0_arr[11][3]~feeder": 1219, "butterfly_st1[3][0][10]": 1220, "swa_tdl[13][0]": 1221, "sw_1_arr[15][0]~feeder": 1222, "Mux17~3": 1223, "Mux45~3": 1224, "result_i_tmp[18]": 1225, "i_array_out[1][14]": 1226, "wraddress_b_bus[10]~feeder": 1227, "butterfly_st1[2][0][1]": 1228, "b_ram_data_in_bus[69]~feeder": 1229, "at_source_data[3]~feeder": 1230, "Add9~65": 1231, "i_array_out[0][15]": 1232, "reg_no_twiddle[3][1][9]": 1233, "Add1~0": 1234, "ram_in_reg[4][15]~feeder": 1235, "source_imag[8]~output": 1236, "ram_in_reg[2][17]": 1237, "Mux9~2": 1238, "ram_data_out2~17": 1239, "data_int[20]~feeder": 1240, "tdl_arr[3]~feeder": 1241, "data_in_i[8]": 1242, "reg_no_twiddle[1][0][7]~feeder": 1243, "b_ram_data_in_bus[1]~feeder": 1244, "Mux75~3": 1245, "Add16~41": 1246, "Mux142~1": 1247, "auk_dsp_interface_controller_1": 1248, "stall_reg": 1249, "Add13~37": 1250, "data_int1[30]": 1251, "swa_tdl[11][0]~feeder": 1252, "ram_in_reg[6][7]": 1253, "Mux126~2": 1254, "del_np_cnt[4]": 1255, "r_array_out[0][6]": 1256, "i_array_out[2][2]": 1257, "Mux82~0": 1258, "b_ram_data_in_bus[39]": 1259, "butterfly_st2[1][0][9]": 1260, "ram_in_reg[4][11]~feeder": 1261, "rdaddress_a_bus[0]": 1262, "Add16~69": 1263, "a_ram_data_in_bus[37]": 1264, "core_real_in[7]": 1265, "data_int[15]": 1266, "data_int[31]": 1267, "result_ib[10]": 1268, "Mux0~6": 1269, "tdl_arr[0]~feeder": 1270, "Mux36~0": 1271, "lpp_ram_data_out~50": 1272, "at_source_data[11]~feeder": 1273, "Mux82~3": 1274, "exponent_out[0]": 1275, "source_error[1]~output": 1276, "data_int1[27]~feeder": 1277, "swa_tdl[0][0]": 1278, "butterfly_st1[0][0][14]": 1279, "Mux78~2": 1280, "blk_exp_accum[0]": 1281, "Add9~41": 1282, "lpp_count_offset[0]~1": 1283, "Mux52~2": 1284, "a_ram_data_in_bus[4]~feeder": 1285, "Mux9~0": 1286, "r_array_out[2][16]": 1287, "twad_tdl[4][2]": 1288, "lpp_ram_data_out~44": 1289, "Mux141~2": 1290, "i_array_out[0][9]": 1291, "tdl_arr[1][7]": 1292, "blk_exp[5]": 1293, "lpp_ram_data_out[1][13]": 1294, "data_in_r[14]~feeder": 1295, "p_tdl[5][0]": 1296, "reg_no_twiddle[6][1][0]~feeder": 1297, "ram_data_out0[10]": 1298, "sw_0_arr[0][0]~feeder": 1299, "ram_in_reg[3][11]": 1300, "butterfly_st1[1][0][17]": 1301, "pipeline_dffe[26]": 1302, "data_int1[37]": 1303, "Mux112~0": 1304, "tdl_arr[1][15]~feeder": 1305, "result_ia[16]": 1306, "a_ram_data_in_bus[72]": 1307, "at_sink_data_int[11]": 1308, "data_real_in_reg[15]": 1309, "lpp_ram_data_out[0][14]": 1310, "twiddle_data~48": 1311, "del_npi_cnt[3]": 1312, "Mux108~5": 1313, "data_imag_o[11]": 1314, "a_ram_data_in_bus[87]~feeder": 1315, "sink_comb_update_2~0": 1316, "source_imag[0]~output": 1317, "lpp_ram_data_out[3][14]": 1318, "b_ram_data_in_bus[80]~feeder": 1319, "fft_imag_out[1]": 1320, "result_r_tmp[20]": 1321, "at_source_data[1]~feeder": 1322, "reg_no_twiddle[5][0][17]~feeder": 1323, "data_count_int1[0]": 1324, "twad_tdl[6][1]": 1325, "reg_no_twiddle[2][0][15]~feeder": 1326, "lpp_ram_data_out[3][7]": 1327, "twad_tdl[0][1]~feeder": 1328, "sw_0_arr[3][1]~feeder": 1329, "output_r[7]": 1330, "count_finished~1": 1331, "i_array_out[0][1]": 1332, "offset_counter[5]": 1333, "del_npi_cnt~2": 1334, "b_ram_data_in_bus[30]~feeder": 1335, "a_ram_data_in_bus[79]": 1336, "butterfly_st2[3][0][18]": 1337, "core_imag_in[5]~feeder": 1338, "reg_no_twiddle[1][1][1]~feeder": 1339, "Mux53~3": 1340, "data_count_sig[5]": 1341, "reg_no_twiddle[0][1][14]": 1342, "lpp_ram_data_out~133": 1343, "data_int[21]": 1344, "sw_0_arr[4][0]~feeder": 1345, "sw_0_arr[1][1]": 1346, "Mux36~6": 1347, "out_cnt[2]": 1348, "data_real_in_reg[16]": 1349, "b_ram_data_in_bus[9]": 1350, "ram_a_not_b_vec[5]": 1351, "a_ram_data_in_bus[23]": 1352, "wraddress_a_bus[1]~feeder": 1353, "Mux131~2": 1354, "output_i[13]": 1355, "at_sink_data_int[33]": 1356, "b_ram_data_in_bus[33]": 1357, "fft_imag_out[14]": 1358, "data_int[4]": 1359, "core_real_in[15]": 1360, "result_i_tmp[32]~feeder": 1361, "data_rdy_vec[6]": 1362, "Mux133~2": 1363, "ram_data_out1~4": 1364, "op_1~53": 1365, "result_ib[7]": 1366, "result_ra[4]": 1367, "tdl_arr[1][1]": 1368, "b_ram_data_in_bus[3]~feeder": 1369, "Mux6~0": 1370, "packet_error_s[0]": 1371, "data_imag_o[7]~7": 1372, "add_in_r_a[8]": 1373, "ram_in_reg[0][8]~feeder": 1374, "Mux132~3": 1375, "ram_data_out2~16": 1376, "result_i_tmp[34]": 1377, "twiddle_data[1][1][7]": 1378, "ram_data_out1[13]": 1379, "a_ram_data_in_bus[65]~feeder": 1380, "reg_no_twiddle[5][0][2]~feeder": 1381, "ram_data_out1~19": 1382, "lpp_ram_data_out[1][21]": 1383, "Mux88~3": 1384, "add_in_i_a[12]": 1385, "a_ram_data_in_bus[2]": 1386, "lpp_ram_data_out[0][24]": 1387, "data_in_r[9]": 1388, "fft_s2_cur.LPP_C_OUTPUT": 1389, "Mux0~4": 1390, "Add2~25": 1391, "result_i_tmp[6]": 1392, "ram_in_reg[4][6]~feeder": 1393, "Mux90~5": 1394, "at_sink_data_int[7]": 1395, "p_tdl[8][1]~feeder": 1396, "i_array_out[0][10]": 1397, "Mux127~0": 1398, "ram_in_reg[7][15]": 1399, "lpp_ram_data_out~67": 1400, "count[5]": 1401, "Add0~2": 1402, "b_ram_data_in_bus[1]": 1403, "i_array_out[3][7]": 1404, "result_ib[9]": 1405, "lpp_ram_data_out[1][22]": 1406, "data_int1[39]": 1407, "ram_a_not_b_vec[18]": 1408, "data_real_o[11]": 1409, "Mux61~3": 1410, "b_ram_data_in_bus[85]~feeder": 1411, "r_array_out[2][3]~feeder": 1412, "i_array_out[3][4]": 1413, "data_int[17]~feeder": 1414, "Mux44~0": 1415, "data_imag_o[13]~13": 1416, "Mux126~6": 1417, "a_ram_data_in_bus[118]": 1418, "a_ram_data_in_bus[18]": 1419, "result_i_tmp[8]": 1420, "add_in_r_a[1]": 1421, "ram_in_reg[0][12]~feeder": 1422, "data_int[37]": 1423, "swa_tdl[9][1]~feeder": 1424, "lpp_ram_data_out[0][19]": 1425, "gain_lut_8pts[2]": 1426, "result_i_tmp[10]": 1427, "i_array_out[3][2]~feeder": 1428, "reg_no_twiddle[5][0][1]~feeder": 1429, "Add7~49": 1430, "add_in_r_d[17]": 1431, "Add15~49": 1432, "ram_in_reg[5][15]": 1433, "reg_no_twiddle[3][1][0]~feeder": 1434, "slb_last~0": 1435, "Add4~69": 1436, "a_ram_data_in_bus[11]~feeder": 1437, "ram_in_reg[6][11]~feeder": 1438, "a_ram_data_in_bus[57]": 1439, "source_stall_int_d": 1440, "data_int[16]": 1441, "Add0~49": 1442, "fft_imag_out[0]": 1443, "ram_in_reg[3][4]": 1444, "Add2~49": 1445, "tdl_arr[0][9]~feeder": 1446, "ram_in_reg[5][0]~feeder": 1447, "lpp_ram_data_out[2][30]": 1448, "Mux46~2": 1449, "sw_1_arr[8][1]": 1450, "tdl_arr[0][5]~feeder": 1451, "Add15~9": 1452, "ram_in_reg[2][15]": 1453, "tdl_arr[4][0]": 1454, "ram_data_out3[2]": 1455, "lpp_ram_data_out~143": 1456, "rdaddress_a_bus[5]": 1457, "reg_no_twiddle[3][0][17]": 1458, "twad_tdl[1][3]": 1459, "ram_data_out0[3]": 1460, "sw_2_arr[12][1]": 1461, "add_in_i_d[1]~feeder": 1462, "lpp_ram_data_out~116": 1463, "Mux89~0": 1464, "ram_in_reg[3][16]": 1465, "ram_in_reg[3][8]": 1466, "core_real_in[10]": 1467, "swd_tdl[10][1]~feeder": 1468, "sw_3_arr[2][1]": 1469, "at_source_data[2]~feeder": 1470, "ram_data_out1~17": 1471, "result_rb[18]": 1472, "ram_data_out3~23": 1473, "twiddle_data~45": 1474, "blk_exp[1]": 1475, "data_count_sig[1]": 1476, "swd_tdl[7][1]": 1477, "reg_no_twiddle[2][0][5]~feeder": 1478, "tdl_arr[0][4]~feeder": 1479, "a_ram_data_in_bus[33]": 1480, "blk_exp_accum[4]": 1481, "data_real_in_reg[17]": 1482, "a_ram_data_in_bus[56]": 1483, "b_ram_data_in_bus[46]": 1484, "tdl_arr[12]": 1485, "butterfly_st1[2][0][3]": 1486, "twiddle_data~7": 1487, "ram_a_not_b_vec[21]": 1488, "reg_no_twiddle[5][0][10]": 1489, "Add1~45": 1490, "butterfly_st2[2][0][6]": 1491, "wraddress_a_bus[9]": 1492, "add_in_i_a[14]~feeder": 1493, "fft_imag_out[1]~feeder": 1494, "ram_data_out3~6": 1495, "lpp_ram_data_out~5": 1496, "r_array_out[1][1]": 1497, "Mux133~0": 1498, "fft_real_out[8]~feeder": 1499, "twiddle_data[2][1][12]": 1500, "ram_in_reg[3][3]~feeder": 1501, "reg_no_twiddle[6][1][8]": 1502, "ram_in_reg[4][0]": 1503, "tdl_arr[2]": 1504, "Mux56~2": 1505, "sw_1_arr[11][0]": 1506, "a_ram_data_in_bus[35]": 1507, "Add8~57": 1508, "twiddle_data[2][1][1]~feeder": 1509, "source_imag[10]~output": 1510, "b_ram_data_in_bus[102]~feeder": 1511, "blk_exp[0]": 1512, "add_in_i_c[13]": 1513, "tdl_arr[0][11]": 1514, "Add14~29": 1515, "reg_no_twiddle[2][1][2]~feeder": 1516, "sw_0_arr[15][3]": 1517, "sw_2_arr[5][1]": 1518, "reg_no_twiddle[4][1][0]": 1519, "Add3~73": 1520, "result_i_tmp[14]": 1521, "r_array_out[1][17]": 1522, "data_int[16]~feeder": 1523, "Add16~13": 1524, "i_array_out[0][13]": 1525, "ram_data_out3[10]": 1526, "sw_0_arr[1][2]": 1527, "data_real_in_reg[1]": 1528, "reg_no_twiddle[4][0][5]": 1529, "data_rdy_vec[0]~feeder": 1530, "twiddle_data[2][0][2]": 1531, "sink_imag[9]~input": 1532, "add_in_i_c[5]~feeder": 1533, "ram_a_not_b_vec[0]": 1534, "lpp_ram_data_out[3][15]": 1535, "r_array_out[1][5]~feeder": 1536, "b_ram_data_in_bus[116]~feeder": 1537, "lpp_ram_data_out[1][4]": 1538, "butterfly_st2[3][0][0]": 1539, "ram_data_out1[13]~feeder": 1540, "data_int[20]": 1541, "at_source_eop_s": 1542, "a_ram_data_in_bus[25]": 1543, "reg_no_twiddle[6][0][2]": 1544, "ram_data_out2~18": 1545, "source_imag[6]~output": 1546, "rd_addr_d[3]": 1547, "result_i_tmp[29]": 1548, "r_array_out[1][6]": 1549, "sink_imag[0]~input": 1550, "next_block_d3": 1551, "reg_no_twiddle[1][1][5]~feeder": 1552, "tdl_arr[0][7]~feeder": 1553, "twiddle_data[1][0][9]": 1554, "tdl_arr[0][17]": 1555, "reg_no_twiddle[3][1][16]": 1556, "op_1~129": 1557, "tdl_arr[0][2]~feeder": 1558, "tdl_arr[10]": 1559, "Mux135~1": 1560, "Selector17~0": 1561, "op_1~42": 1562, "a_ram_data_in_bus[38]": 1563, "result_r_tmp[17]": 1564, "Mux0~5": 1565, "sw_0_arr[11][3]": 1566, "Mux12~0": 1567, "twiddle_data[2][1][6]~feeder": 1568, "Add9~33": 1569, "ram_data_out1~14": 1570, "core_imag_in[17]~feeder": 1571, "Mux134~2": 1572, "sw_1_arr[15][0]": 1573, "swd_tdl[15][0]": 1574, "rdaddress_b_bus[0]": 1575, "Add11~81": 1576, "ram_a_not_b_vec~16": 1577, "butterfly_st1[2][0][12]": 1578, "b_ram_data_in_bus[135]~feeder": 1579, "a_ram_data_in_bus[14]": 1580, "lut_out_tmp[0]": 1581, "add_in_r_c[3]": 1582, "lut_out_tmp~2": 1583, "source_real[10]~output": 1584, "op_1~77": 1585, "tdl_arr[0][4]": 1586, "ram_in_reg[2][8]": 1587, "p_tdl[3][1]": 1588, "butterfly_st1[0][1][8]": 1589, "Mux54~1": 1590, "tdl_arr[1][5]~feeder": 1591, "sw_r_tdl[4][1]": 1592, "wd_vec[0]": 1593, "fft_imag_out[2]~feeder": 1594, "at_source_data[2]": 1595, "ram_in_reg[3][11]~feeder": 1596, "butterfly_st2[1][0][8]": 1597, "ram_in_reg[4][6]": 1598, "b_ram_data_in_bus[13]~feeder": 1599, "op_1~18": 1600, "result_ib[13]": 1601, "Add17~25": 1602, "butterfly_st2[3][0][17]": 1603, "i_array_out[0][2]": 1604, "butterfly_st2[3][0][2]": 1605, "sw_0_arr[5][1]~feeder": 1606, "add_in_r_b[2]": 1607, "butterfly_st2[2][1][0]": 1608, "b_ram_data_in_bus[42]~feeder": 1609, "fft_imag_out[8]~feeder": 1610, "output_r[2]": 1611, "ram_in_reg[6][11]": 1612, "Mux96~0": 1613, "a_ram_data_in_bus[53]~feeder": 1614, "wraddress_a_bus[10]": 1615, "butterfly_st2[3][1][19]": 1616, "i_array_out[3][16]": 1617, "ram_data_out3[30]": 1618, "twiddle_data[2][0][8]": 1619, "Mux71~2": 1620, "add_in_i_d[3]": 1621, "butterfly_st2[3][0][11]": 1622, "ram_a_not_b_vec[3]": 1623, "ram_in_reg[3][14]": 1624, "result_r_tmp[11]": 1625, "tdl_arr[1][3]": 1626, "reg_no_twiddle[1][0][3]~feeder": 1627, "reg_no_twiddle[3][0][0]": 1628, "add_in_i_a[11]": 1629, "lpp_count_offset[4]": 1630, "lpp_ram_data_out~117": 1631, "Mux127~1": 1632, "Add3~17": 1633, "reg_no_twiddle[2][1][13]": 1634, "Mux14~0": 1635, "a_ram_data_in_bus[30]": 1636, "Add9~45": 1637, "data_real_in_reg[3]": 1638, "twiddle_data[2][0][16]": 1639, "core_imag_in[3]": 1640, "sw_0_arr[13][1]~feeder": 1641, "sw_0_arr[5][2]~feeder": 1642, "Add4~65": 1643, "a_ram_data_in_bus[130]~feeder": 1644, "data_imag_o[5]": 1645, "fft_real_out[11]": 1646, "Mux15~1": 1647, "first_data~0": 1648, "Add9~57": 1649, "Add13~21": 1650, "ram_in_reg[1][6]": 1651, "result_i_tmp[21]": 1652, "ram_in_reg[5][1]": 1653, "ram_in_reg[5][3]~feeder": 1654, "ram_data_out3[31]": 1655, "twad_tdl[1][1]~feeder": 1656, "ram_read_address[2]~2": 1657, "reg_no_twiddle[3][0][15]": 1658, "ram_a_not_b_vec[25]": 1659, "result_r_tmp[31]~feeder": 1660, "ram_in_reg[7][5]": 1661, "op_1~105": 1662, "data_int[25]": 1663, "Mux7~2": 1664, "wraddress_b_bus[5]~feeder": 1665, "core_imag_in[1]~feeder": 1666, "at_sink_data_int[28]": 1667, "butterfly_st1[1][1][13]": 1668, "butterfly_st1[2][1][0]": 1669, "butterfly_st2[0][1][11]": 1670, "reg_no_twiddle[3][1][14]~feeder": 1671, "global_clock_enable~0": 1672, "butterfly_st2[0][0][14]": 1673, "Add5~25": 1674, "b_ram_data_in_bus[117]~feeder": 1675, "ram_data_out1[32]": 1676, "at_source_data[23]": 1677, "Add15~29": 1678, "ram_in_reg[7][10]": 1679, "twiddle_data[0][0][0]": 1680, "b_ram_data_in_bus[77]": 1681, "butterfly_st2[0][0][19]": 1682, "b_ram_data_in_bus[45]": 1683, "reg_no_twiddle[3][1][10]": 1684, "lpp_ram_data_out~97": 1685, "p_tdl[9][1]": 1686, "twad_tdl[0][3]": 1687, "add_in_r_b[3]": 1688, "Add2~45": 1689, "sw_0_arr[7][2]~feeder": 1690, "a_ram_data_in_bus[38]~feeder": 1691, "Mux47~3": 1692, "lpp_ram_data_out[2][6]": 1693, "result_r_tmp[9]": 1694, "Add8~61": 1695, "data_in_i[6]": 1696, "Mux61~0": 1697, "ram_in_reg[0][6]~feeder": 1698, "butterfly_st1[2][1][9]": 1699, "sign_vec[0]": 1700, "b_ram_data_in_bus[100]": 1701, "ram_in_reg[6][12]~feeder": 1702, "k_state~7": 1703, "twiddle_data~5": 1704, "Add1~13": 1705, "core_real_in[11]": 1706, "reg_no_twiddle[4][0][10]~feeder": 1707, "wren_b~3": 1708, "i_array_out[0][16]": 1709, "ram_in_reg[6][10]~feeder": 1710, "tdl_arr[1][16]~feeder": 1711, "twad_tdl[3][3]": 1712, "butterfly_st1[1][1][18]": 1713, "a_ram_data_in_bus[114]~feeder": 1714, "butterfly_st1[0][1][18]": 1715, "data_int[41]": 1716, "data_count_int[2]": 1717, "sw_r_tdl[4][0]": 1718, "reg_no_twiddle[2][1][11]": 1719, "data_imag_in_reg[12]~feeder": 1720, "fft_real_out[0]~feeder": 1721, "next_block_d4": 1722, "source_state.end1": 1723, "lpp_ram_data_out~62": 1724, "Add3~5": 1725, "result_ia[12]": 1726, "at_source_data[11]": 1727, "Add6~13": 1728, "sw_2_arr[13][1]~feeder": 1729, "tdl_arr[19]": 1730, "add_in_i_b[6]": 1731, "exponent_out[3]~6": 1732, "sw_2_arr[9][1]~feeder": 1733, "a_ram_data_in_bus[24]": 1734, "Mux139~1": 1735, "count_finished": 1736, "Add14~69": 1737, "butterfly_st2[1][0][12]": 1738, "ram_in_reg[0][7]": 1739, "result_ra[10]": 1740, "add_in_r_d[9]": 1741, "a_ram_data_in_bus[127]~feeder": 1742, "ram_in_reg[2][9]": 1743, "Mux11~1": 1744, "butterfly_st1[0][0][1]": 1745, "data_imag_o[10]": 1746, "at_sink_data_int[16]": 1747, "core_real_in[13]": 1748, "Add16~45": 1749, "reg_no_twiddle[6][1][4]": 1750, "ram_in_reg[7][0]~feeder": 1751, "tdl_arr[1][6]": 1752, "Mux129~0": 1753, "reg_no_twiddle[4][0][4]": 1754, "i_array_out[1][4]": 1755, "tdl_arr[3]": 1756, "i_array_out[1][3]": 1757, "twiddle_data[0][1][7]": 1758, "reg_no_twiddle[4][1][2]~feeder": 1759, "Add5~73": 1760, "reg_no_twiddle[2][0][4]~feeder": 1761, "rdaddress_a_bus[9]~feeder": 1762, "Mux136~2": 1763, "core_imag_in[0]~feeder": 1764, "reg_no_twiddle[5][1][0]": 1765, "ram_data_out2[15]": 1766, "Add16~21": 1767, "rd_addr_d[1]~feeder": 1768, "Mux19~0": 1769, "twiddle_data[1][1][16]": 1770, "ram_data_out2[5]": 1771, "sdetd.ENABLE": 1772, "result_i_tmp[31]": 1773, "Mux102~0": 1774, "Mux10~3": 1775, "result_r_tmp[25]": 1776, "Add16~53": 1777, "wren_a~2": 1778, "ram_data_out2~2": 1779, "data_int1[32]~feeder": 1780, "tdl_arr[0][2]": 1781, "data_real_o[1]": 1782, "i_array_out[1][2]~feeder": 1783, "Selector4~0": 1784, "reg_no_twiddle[1][1][8]~feeder": 1785, "sw_3_arr[4][1]": 1786, "at_sink_data_int[14]": 1787, "Add2~21": 1788, "Add3~37": 1789, "r_array_out[3][1]": 1790, "lpp_ram_data_out~12": 1791, "reg_no_twiddle[4][0][15]~feeder": 1792, "ram_in_reg[0][2]~feeder": 1793, "data_rdy_vec[4]": 1794, "reg_no_twiddle[6][0][14]": 1795, "result_rb[14]": 1796, "sw_2_arr[3][1]": 1797, "data_in_r[6]": 1798, "at_sink_data_int[17]~feeder": 1799, "reg_no_twiddle[5][1][8]": 1800, "twiddle_data[0][1][13]": 1801, "ram_in_reg[1][14]": 1802, "reg_no_twiddle[5][0][14]": 1803, "reg_no_twiddle[2][1][12]": 1804, "Add2~73": 1805, "sign_sel[1]": 1806, "ram_data_out0~30": 1807, "ram_in_reg[4][8]": 1808, "reg_no_twiddle[2][1][14]": 1809, "sw_1_arr[9][1]~feeder": 1810, "lpp_ram_data_out~94": 1811, "butterfly_st1[3][1][15]": 1812, "twiddle_data~21": 1813, "Mux8~2": 1814, "Add0~41": 1815, "tdl_arr[8]": 1816, "at_source_data[8]": 1817, "Mux9~1": 1818, "sw_0_arr[13][2]": 1819, "Mux42~1": 1820, "reg_no_twiddle[4][1][17]": 1821, "butterfly_st2[1][1][0]": 1822, "sw_3_arr[0][1]": 1823, "reg_no_twiddle[4][1][5]": 1824, "Add6~73": 1825, "b_ram_data_in_bus[7]": 1826, "b_ram_data_in_bus[125]": 1827, "ram_in_reg[2][7]": 1828, "sw_0_arr[0][3]": 1829, "a_ram_data_in_bus[41]~feeder": 1830, "counter_reg_bit[1]": 1831, "lpp_ram_data_out~80": 1832, "ram_in_reg[6][13]~feeder": 1833, "sdetd.IDLE": 1834, "Mux137~2": 1835, "lpp_ram_data_out~72": 1836, "at_source_data[39]~feeder": 1837, "twad_tdl[4][3]": 1838, "i_array_out[0][3]~feeder": 1839, "lpp_ram_data_out[0][31]": 1840, "rdaddress_c_bus[13]": 1841, "Mux120~0": 1842, "Add5~33": 1843, "add_in_r_b[11]": 1844, "Mux54~5": 1845, "add_in_r_c[4]~feeder": 1846, "r_array_out[0][17]": 1847, "b_ram_data_in_bus[35]~feeder": 1848, "data_int1[36]": 1849, "r_array_out[0][2]": 1850, "ram_data_out2[30]": 1851, "swa_tdl[13][1]~feeder": 1852, "reg_no_twiddle[6][1][2]": 1853, "data_in_i[4]": 1854, "ram_a_not_b_vec~25": 1855, "offset_counter~4": 1856, "reg_no_twiddle[6][1][13]": 1857, "r_array_out[3][14]": 1858, "butterfly_st1[3][1][10]": 1859, "ram_in_reg[4][12]~feeder": 1860, "r_array_out[3][15]": 1861, "data_real_in_reg[10]": 1862, "butterfly_st1[1][0][2]": 1863, "fft_real_out[1]": 1864, "a_ram_data_in_bus[76]~feeder": 1865, "result_r_tmp[22]~feeder": 1866, "Selector8~0": 1867, "add_in_i_d[13]~feeder": 1868, "add_in_r_a[6]": 1869, "ram_in_reg[4][5]": 1870, "b_ram_data_in_bus[59]": 1871, "lut_out_tmp~0": 1872, "at_source_data[9]~feeder": 1873, "add_in_r_c[15]~feeder": 1874, "add_in_i_d[14]": 1875, "b_ram_data_in_bus[10]": 1876, "sw_0_arr[9][3]": 1877, "result_ia[9]": 1878, "wr_address_i_int[2]": 1879, "ram_data_out1[35]": 1880, "Mux137~1": 1881, "Add7~69": 1882, "a_ram_data_in_bus[83]~feeder": 1883, "Add15~41": 1884, "data_int1[41]": 1885, "i_array_out[0][2]~feeder": 1886, "Mux41~0": 1887, "sw_0_arr[6][3]": 1888, "butterfly_st2[0][0][16]": 1889, "a_ram_data_in_bus[19]~feeder": 1890, "Add15~45": 1891, "r_array_out[2][17]": 1892, "Mux58~0": 1893, "fft_dirn_held_o2": 1894, "reg_no_twiddle[5][0][3]": 1895, "butterfly_st2[1][1][1]": 1896, "butterfly_st2[3][1][13]": 1897, "lpp_ram_data_out[2][27]": 1898, "b_ram_data_in_bus[79]~feeder": 1899, "fft_real_out[7]~feeder": 1900, "sw_0_arr[12][1]": 1901, "sel_anb_ram": 1902, "lpp_ram_data_out~11": 1903, "fft_dirn_stream": 1904, "source_imag[11]~output": 1905, "b_ram_data_in_bus[55]": 1906, "data_int[22]": 1907, "twad_tdl[5][0]": 1908, "result_rb[9]": 1909, "Mux13~1": 1910, "ram_data_out0~31": 1911, "gen_M4K_Output:dat_C": 1912, "tdl_arr[1]": 1913, "ram_data_out3~0": 1914, "result_r_tmp[0]": 1915, "op_1~121": 1916, "add_in_r_d[8]": 1917, "Add1~17": 1918, "data_real_in_reg[4]": 1919, "Mux37~3": 1920, "b_ram_data_in_bus[82]": 1921, "blk_exp_acc[5]": 1922, "at_source_data[12]~feeder": 1923, "b_ram_data_in_bus[16]~feeder": 1924, "ram_in_reg[2][6]~feeder": 1925, "Mux39~0": 1926, "pipeline_dffe[34]": 1927, "result_i_tmp[25]": 1928, "i_array_out[2][9]": 1929, "data_int1[13]~feeder": 1930, "result_r_tmp[5]": 1931, "ram_in_reg[1][14]~feeder": 1932, "tdl_arr[1][17]": 1933, "a_ram_data_in_bus[108]~feeder": 1934, "wc_vec[0]": 1935, "rd_addr_c[0]": 1936, "Selector6~2": 1937, "lpp_ram_data_out[3][2]": 1938, "ram_in_reg[2][16]~feeder": 1939, "lpp_ram_data_out~103": 1940, "ram_data_out1~6": 1941, "ram_data_out2~3": 1942, "add_in_r_c[9]~feeder": 1943, "reg_no_twiddle[5][1][2]": 1944, "reg_no_twiddle[1][0][0]": 1945, "twiddle_data~20": 1946, "swd[1]": 1947, "ram_in_reg[2][16]": 1948, "p_tdl[8][0]~feeder": 1949, "Selector5~2": 1950, "sw_0_arr[15][3]~feeder": 1951, "add_in_i_c[3]": 1952, "ram_a_not_b_vec~5": 1953, "Add11~65": 1954, "reg_no_twiddle[6][1][16]": 1955, "reg_no_twiddle[4][0][3]~feeder": 1956, "Mux66~1": 1957, "ram_in_reg[2][10]": 1958, "a_ram_data_in_bus[142]~feeder": 1959, "reg_no_twiddle[2][1][3]": 1960, "lpp_ram_data_out[0][4]": 1961, "add_in_r_b[8]": 1962, "reg_no_twiddle[5][1][15]": 1963, "reg_no_twiddle[1][0][3]": 1964, "Mux1~0": 1965, "twiddle_data[0][0][4]": 1966, "ram_in_reg[1][15]~feeder": 1967, "reg_no_twiddle[2][1][14]~feeder": 1968, "sw_0_arr[13][0]": 1969, "ram_data_out2~19": 1970, "r_array_out[1][8]": 1971, "i_array_out[1][15]": 1972, "ram_data_out3[22]": 1973, "b_ram_data_in_bus[113]": 1974, "butterfly_st2[1][1][4]": 1975, "sw_1_arr[8][1]~feeder": 1976, "r_array_out[1][2]~feeder": 1977, "result_r_tmp[34]~feeder": 1978, "tdl_arr[0][15]~feeder": 1979, "result_r_tmp[26]": 1980, "add_in_i_c[4]": 1981, "twiddle_data[1][1][6]": 1982, "lpp_ram_data_out[2][2]": 1983, "tdl_arr[1][8]~feeder": 1984, "wren_b[3]": 1985, "add_in_i_d[14]~feeder": 1986, "reg_no_twiddle[5][0][7]": 1987, "ram_in_reg[6][3]": 1988, "Add13~69": 1989, "butterfly_st2[2][0][1]": 1990, "p_tdl[6][1]": 1991, "ram_in_reg[4][3]~feeder": 1992, "butterfly_st2[2][1][17]": 1993, "butterfly_st1[1][1][7]": 1994, "data_int[2]~feeder": 1995, "output_i[17]": 1996, "Add14~33": 1997, "sw_3_arr[6][1]": 1998, "Mux40~0": 1999, "exponent_out[5]": 2000, "Mux14~1": 2001, "data_real_in_reg[7]": 2002, "twiddle_data[1][0][8]": 2003, "op_1~30": 2004, "add_in_i_d[5]": 2005, "lpp_ram_data_out~82": 2006, "swd_tdl[12][0]": 2007, "Mux90~1": 2008, "swa[0]": 2009, "sink_stall_s": 2010, "r_array_out[3][12]": 2011, "i_array_out[1][2]": 2012, "butterfly_st2[0][0][2]": 2013, "r_array_out[1][0]": 2014, "at_source_data[25]~feeder": 2015, "i_array_out[2][0]": 2016, "count[4]": 2017, "b_ram_data_in_bus[86]~feeder": 2018, "source_real[1]~output": 2019, "Add7~17": 2020, "Add14~17": 2021, "reg_no_twiddle[1][0][9]": 2022, "a_ram_data_in_bus[44]~feeder": 2023, "twiddle_data[0][1][9]": 2024, "twiddle_data[2][1][14]~feeder": 2025, "a_ram_data_in_bus[131]~feeder": 2026, "max_reached~0": 2027, "Mux50~0": 2028, "b_ram_data_in_bus[123]~feeder": 2029, "gen_rams:0:dat_A": 2030, "en_i": 2031, "ram_in_reg[4][12]": 2032, "ram_data_out2[22]": 2033, "data_in_r[3]~feeder": 2034, "lpp_ram_data_out~74": 2035, "ram_a_not_b_vec[26]": 2036, "Mux6~1": 2037, "ram_in_reg[4][17]": 2038, "b_ram_data_in_bus[55]~feeder": 2039, "ram_data_out2[19]": 2040, "max_reached": 2041, "reg_no_twiddle[4][0][10]": 2042, "ram_data_out2[33]": 2043, "Mux51~2": 2044, "butterfly_st1[1][1][15]": 2045, "lpp_ram_data_out~60": 2046, "b_ram_data_in_bus[111]": 2047, "op_1~66": 2048, "reg_no_twiddle[6][0][5]~feeder": 2049, "ram_data_out1[24]": 2050, "fft_s2_cur.IDLE~0": 2051, "tdl_arr[9]~feeder": 2052, "reg_no_twiddle[2][1][15]": 2053, "b_ram_data_in_bus[138]": 2054, "a_ram_data_in_bus[20]~feeder": 2055, "lpp_ram_data_out[2][12]": 2056, "r_array_out[0][5]": 2057, "result_ra[5]": 2058, "gain_lut_8pts~1": 2059, "blk_exp~3": 2060, "sw_2_arr[10][1]": 2061, "wraddress_b_bus[11]": 2062, "tdl_arr[1][0]": 2063, "twiddle_data~47": 2064, "Mux65~0": 2065, "lpp_ram_data_out[0][22]": 2066, "swa_tdl[3][0]": 2067, "data_real_in_reg[9]": 2068, "reg_no_twiddle[1][1][8]": 2069, "reg_no_twiddle[3][1][15]": 2070, "reg_no_twiddle[5][0][9]~feeder": 2071, "a_ram_data_in_bus[24]~feeder": 2072, "Add12~69": 2073, "b_ram_data_in_bus[94]": 2074, "r_array_out[3][2]~feeder": 2075, "a_ram_data_in_bus[83]": 2076, "Mux45~1": 2077, "result_rb[17]": 2078, "ram_data_out0[21]": 2079, "at_source_data[28]~feeder": 2080, "reg_no_twiddle[0][0][9]": 2081, "lpp_ram_data_out~55": 2082, "ram_data_out3[7]": 2083, "Mux69~2": 2084, "master_source_sop~0": 2085, "result_ib[3]": 2086, "twiddle_data[2][0][10]": 2087, "swd_tdl[12][1]~feeder": 2088, "at_source_data[28]": 2089, "reg_no_twiddle[4][1][8]": 2090, "Mux143~1": 2091, "Add2~65": 2092, "Add2~1": 2093, "a_ram_data_in_bus[46]~feeder": 2094, "swa_tdl[4][0]~feeder": 2095, "valid_ctrl_inter1~0": 2096, "ram_data_out0[12]": 2097, "add_in_i_b[8]~feeder": 2098, "lpp_ram_data_out~48": 2099, "Mux4~1": 2100, "reg_no_twiddle[3][1][6]": 2101, "a_ram_data_in_bus[51]~feeder": 2102, "reg_no_twiddle[4][0][3]": 2103, "lpp_ram_data_out~18": 2104, "butterfly_st1[1][0][16]": 2105, "tdl_arr[1][1]~feeder": 2106, "ram_in_reg[6][0]": 2107, "swa_tdl[1][0]": 2108, "add_in_r_a[17]": 2109, "reg_no_twiddle[0][0][6]": 2110, "blk_exp_acc[0]": 2111, "b_ram_data_in_bus[95]~feeder": 2112, "exponent_out[3]": 2113, "rdaddress_a_bus[10]": 2114, "source_real[17]~output": 2115, "twiddle_data[0][0][9]": 2116, "sw_0_arr[0][0]": 2117, "Mux16~1": 2118, "source_exp[0]~output": 2119, "twiddle_data[2][1][11]": 2120, "reg_no_twiddle[5][0][9]": 2121, "sw_0_arr[4][1]~feeder": 2122, "Mux82~2": 2123, "tdl_arr[0][3]~feeder": 2124, "Mux31~0": 2125, "add_in_r_d[6]": 2126, "add_in_i_a[8]": 2127, "a_ram_data_in_bus[105]~feeder": 2128, "ram_in_reg[5][12]": 2129, "ram_data_out0[13]": 2130, "result_r_tmp[28]": 2131, "swa_tdl[11][0]": 2132, "ram_in_reg[2][3]~_wirecell": 2133, "b_ram_data_in_bus[93]": 2134, "a_ram_data_in_bus[91]~feeder": 2135, "Add6~49": 2136, "data_rdy_vec[4]~feeder": 2137, "source_ready~input": 2138, "a_ram_data_in_bus[36]~feeder": 2139, "wd_vec[3]": 2140, "count_finished~2": 2141, "butterfly_st2[1][0][5]": 2142, "Add1~73": 2143, "gain_lut_blk[0]": 2144, "butterfly_st1[0][1][6]": 2145, "b_ram_data_in_bus[7]~feeder": 2146, "count[2]~1": 2147, "sw_1_arr[1][0]~feeder": 2148, "a_ram_data_in_bus[64]": 2149, "sw_3_arr[5][1]": 2150, "twiddle_data[2][0][15]": 2151, "twiddle_data[1][1][1]": 2152, "ram_data_out2~0": 2153, "fft_imag_out[5]~feeder": 2154, "reg_no_twiddle[1][0][9]~feeder": 2155, "swa_tdl[7][0]": 2156, "tdl_arr[0][14]~feeder": 2157, "twiddle_data~11": 2158, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass": 2159, "swa[1]": 2160, "fft_real_out[14]": 2161, "lpp_ram_data_out~28": 2162, "lpp_ram_data_out~120": 2163, "core_imag_in[9]~feeder": 2164, "i_array_out[3][13]": 2165, "Add13~77": 2166, "pipeline_dffe[20]": 2167, "ram_data_out0[23]~feeder": 2168, "Mux54~2": 2169, "b_ram_data_in_bus[0]": 2170, "source_imag[13]~output": 2171, "core_imag_in[4]~feeder": 2172, "butterfly_st1[3][0][1]": 2173, "reg_no_twiddle[6][0][11]": 2174, "ram_data_out3~14": 2175, "butterfly_st2[3][0][14]": 2176, "Mux54~0": 2177, "Add3~29": 2178, "offset_counter~5": 2179, "Mux66~3": 2180, "ram_data_out0~15": 2181, "result_i_tmp[15]": 2182, "ram_data_out3[32]": 2183, "Add15~5": 2184, "at_source_data[35]~feeder": 2185, "reg_no_twiddle[2][0][2]~feeder": 2186, "source_imag[3]~output": 2187, "lpp_ram_data_out~21": 2188, "Mux8~1": 2189, "rdaddress_a_bus[12]~feeder": 2190, "butterfly_st2[1][0][19]": 2191, "sw_1_arr[1][0]": 2192, "add_in_i_d[15]": 2193, "ram_in_reg[3][5]": 2194, "butterfly_st2[2][1][16]": 2195, "rdaddress_c_bus[15]": 2196, "en_slb": 2197, "lpp_ram_data_out~34": 2198, "twiddle_data~46": 2199, "Selector5~3": 2200, "p_tdl[9][0]": 2201, "butterfly_st2[0][1][16]": 2202, "offset_counter~0": 2203, "reg_no_twiddle[1][1][9]~feeder": 2204, "valid_ctrl_inter~0": 2205, "ram_in_reg[1][1]": 2206, "wraddress_b_bus[12]~feeder": 2207, "reg_no_twiddle[0][1][0]": 2208, "k[2]": 2209, "Mux64~0": 2210, "a_ram_data_in_bus[137]": 2211, "tdl_arr[0][6]": 2212, "gain_lut_8pts~12": 2213, "tdl_arr[0][7]": 2214, "sw_0_arr[10][3]": 2215, "result_r_tmp[10]": 2216, "Mux18~3": 2217, "ram_in_reg[7][10]~feeder": 2218, "ram_data_out0[35]": 2219, "ram_in_reg[5][14]~feeder": 2220, "Add7~41": 2221, "butterfly_st1[2][0][10]": 2222, "i_array_out[3][3]": 2223, "ram_data_out0[16]": 2224, "b_ram_data_in_bus[127]~feeder": 2225, "rdaddress_c_bus[10]": 2226, "lpp_ram_data_out~41": 2227, "a_ram_data_in_bus[9]": 2228, "fft_imag_out[7]": 2229, "op_1~50": 2230, "result_ra[9]": 2231, "Mux127~2": 2232, "Add6~21": 2233, "b_ram_data_in_bus[11]~feeder": 2234, "Add14~45": 2235, "add_in_i_b[8]": 2236, "twiddle_data[0][0][16]": 2237, "sw_0_arr[5][2]": 2238, "b_ram_data_in_bus[66]~feeder": 2239, "fft_imag_out[12]~feeder": 2240, "Add10~37": 2241, "lpp_ram_data_out~56": 2242, "p[1]": 2243, "sw_0_arr[11][0]": 2244, "lpp_ram_data_out~142": 2245, "twiddle_data[2][0][12]": 2246, "a_ram_data_in_bus[34]~feeder": 2247, "ram_in_reg[2][8]~feeder": 2248, "del_npi_cnt[0]": 2249, "Add3~77": 2250, "lpp_ram_data_out[0][1]": 2251, "lpp_ram_data_out~109": 2252, "ram_in_reg[3][3]~2": 2253, "Add17~13": 2254, "Add11~49": 2255, "b_ram_data_in_bus[70]": 2256, "ram_data_out2~4": 2257, "Mux85~3": 2258, "was_stalled~0": 2259, "butterfly_st1[2][1][10]": 2260, "twiddle_data~19": 2261, "Add14~21": 2262, "b_ram_data_in_bus[46]~feeder": 2263, "butterfly_st1[2][1][18]": 2264, "Add12~25": 2265, "reg_no_twiddle[3][0][5]": 2266, "reg_no_twiddle[5][1][14]": 2267, "Add10~45": 2268, "sw_0_arr[0][2]": 2269, "add_in_i_c[8]": 2270, "add_in_r_a[15]": 2271, "ram_data_out2~15": 2272, "add_in_i_d[5]~feeder": 2273, "twiddle_data[1][0][6]": 2274, "ram_in_reg[6][5]": 2275, "sw_1_arr[3][0]": 2276, "b_ram_data_in_bus[37]": 2277, "butterfly_st1[3][0][18]": 2278, "tdl_arr[0][8]~feeder": 2279, "twiddle_data[0][0][17]": 2280, "swd_tdl[4][0]": 2281, "lpp_ram_data_out[1][29]": 2282, "a_ram_data_in_bus[40]~feeder": 2283, "Add2~13": 2284, "Add8~49": 2285, "add_in_r_c[13]~feeder": 2286, "gen_M4K_Output:dat_D": 2287, "gen_rams:2:dat_A": 2288, "b_ram_data_in_bus[56]~feeder": 2289, "Add8~41": 2290, "butterfly_st1[3][0][12]": 2291, "swd_tdl[14][1]~feeder": 2292, "fft_s2_cur.IDLE": 2293, "lpp_ram_data_out~87": 2294, "ram_in_reg[7][9]~feeder": 2295, "butterfly_st1[2][0][0]": 2296, "blk_exp_accum[1]": 2297, "source_real[13]~output": 2298, "slb_i[1]": 2299, "ram_data_out1~35": 2300, "Mux108~2": 2301, "result_i_tmp[23]": 2302, "b_ram_data_in_bus[43]": 2303, "ram_data_out0~1": 2304, "ram_in_reg[3][17]~feeder": 2305, "add_in_r_d[12]~feeder": 2306, "at_sink_data_int[22]": 2307, "source_valid_ctrl_sop~0": 2308, "exponent_out~3": 2309, "butterfly_st1[1][0][12]": 2310, "Mux14~3": 2311, "core_real_in[3]~feeder": 2312, "rd_addr_b[1]": 2313, "a_ram_data_in_bus[77]": 2314, "Add0~21": 2315, "a_ram_data_in_bus[134]": 2316, "lpp_ram_data_out~107": 2317, "output_i[2]": 2318, "Add2~5": 2319, "ram_in_reg[0][4]~feeder": 2320, "data_real_o[13]~feeder": 2321, "sw_1_arr[15][1]~feeder": 2322, "reg_no_twiddle[5][0][13]": 2323, "ram_data_out3[12]": 2324, "butterfly_st2[0][0][1]": 2325, "ram_data_out3~8": 2326, "add_in_i_c[4]~feeder": 2327, "data_int1[40]": 2328, "Add17~57": 2329, "reg_no_twiddle[5][1][1]": 2330, "ram_data_out3[6]": 2331, "r_array_out[2][1]~feeder": 2332, "Mux66~0": 2333, "wr_ptr": 2334, "ram_a_not_b_vec~24": 2335, "sink_imag[2]~input": 2336, "Mux89~1": 2337, "tdl_arr[0][5]": 2338, "Mux87~3": 2339, "twad_tdl[5][3]": 2340, "data_int1[15]": 2341, "butterfly_st1[2][0][4]": 2342, "data_in_r[1]~feeder": 2343, "ram_in_reg[6][15]~feeder": 2344, "Mux47~0": 2345, "sw_r_tdl[3][0]": 2346, "lpp_ram_data_out[3][34]": 2347, "ram_data_out2~34": 2348, "swd_tdl[5][1]": 2349, "fft_real_out[14]~feeder": 2350, "Mux128~0": 2351, "at_source_data[8]~feeder": 2352, "twiddle_data~28": 2353, "Mux52~1": 2354, "at_source_data[30]": 2355, "slb_last[2]": 2356, "del_npi_cnt~4": 2357, "core_real_in[16]~feeder": 2358, "output_r[5]": 2359, "Mux68~3": 2360, "Add9~1": 2361, "ram_in_reg[0][15]~feeder": 2362, "b_ram_data_in_bus[60]~feeder": 2363, "ram_in_reg[1][5]": 2364, "lpp_ram_data_out~4": 2365, "data_count_sig[1]~5": 2366, "twiddle_data[1][1][2]": 2367, "Mux60~0": 2368, "reg_no_twiddle[5][1][5]~feeder": 2369, "ram_in_reg[4][10]": 2370, "b_ram_data_in_bus[11]": 2371, "butterfly_st1[2][1][13]": 2372, "Add3~25": 2373, "sw_0_arr[8][3]": 2374, "butterfly_st2[1][0][0]": 2375, "ram_in_reg[1][12]": 2376, "Mux15~0": 2377, "butterfly_st1[1][1][4]": 2378, "sw_r_tdl[0][1]": 2379, "swa_tdl[5][0]": 2380, "ram_data_out1~0": 2381, "reg_no_twiddle[2][0][10]": 2382, "lpp_ram_data_out~137": 2383, "reg_no_twiddle[0][1][8]": 2384, "data_count_sig[2]": 2385, "add_in_r_c[13]": 2386, "b_ram_data_in_bus[8]~feeder": 2387, "a_ram_data_in_bus[109]~feeder": 2388, "i_array_out[2][11]": 2389, "Mux136~0": 2390, "b_ram_data_in_bus[54]~feeder": 2391, "data_imag_o[15]": 2392, "result_r_tmp[26]~feeder": 2393, "butterfly_st1[1][0][15]": 2394, "ram_in_reg[5][4]~feeder": 2395, "Mux21~0": 2396, "reg_no_twiddle[5][1][13]": 2397, "add_in_r_b[13]": 2398, "lpp_ram_data_out~98": 2399, "reg_no_twiddle[4][0][2]": 2400, "data_in_r[11]": 2401, "sw_1_arr[6][0]": 2402, "result_i_tmp[33]~feeder": 2403, "a_ram_data_in_bus[143]~feeder": 2404, "ram_in_reg[3][9]": 2405, "lpp_ram_data_out[3][29]": 2406, "Add6~9": 2407, "a_ram_data_in_bus[71]~feeder": 2408, "lpp_ram_data_out~9": 2409, "sink_real[3]~input": 2410, "data_in_i[1]": 2411, "Mux80~3": 2412, "at_source_data[27]~feeder": 2413, "a_ram_data_in_bus[79]~feeder": 2414, "data_int1[22]": 2415, "ram_data_out0[5]": 2416, "ram_in_reg[5][9]": 2417, "reg_no_twiddle[3][0][9]": 2418, "Add3~1": 2419, "ram_in_reg[1][7]~feeder": 2420, "result_ra[8]": 2421, "ram_data_out1~12": 2422, "lpp_ram_data_out[1][5]": 2423, "Mux142~2": 2424, "core_real_in[14]": 2425, "add_in_i_a[0]": 2426, "ram_data_out3[21]": 2427, "add_in_i_a[17]": 2428, "i_array_out[3][8]": 2429, "wd_i~0": 2430, "mac_mult1": 2431, "lpp_ram_data_out[3][17]": 2432, "ram_data_out1[8]": 2433, "wren_a~3": 2434, "core_real_in[1]~feeder": 2435, "Mux86~2": 2436, "data_in_i[3]": 2437, "result_r_tmp[24]": 2438, "gain_lut_8pts~11": 2439, "r_array_out[3][8]": 2440, "Mux72~6": 2441, "a_ram_data_in_bus[7]~feeder": 2442, "result_ra[14]": 2443, "wren_b[0]": 2444, "Add17~1": 2445, "b_ram_data_in_bus[24]": 2446, "i_array_out[3][1]": 2447, "add_in_r_a[2]": 2448, "Add14~77": 2449, "ram_in_reg[1][2]~0": 2450, "Add11~21": 2451, "Add1~41": 2452, "ram_in_reg[3][6]~feeder": 2453, "data_real_o[10]": 2454, "reg_no_twiddle[6][0][4]": 2455, "data_int[37]~feeder": 2456, "data_imag_in_reg[17]": 2457, "Mux75~0": 2458, "data_int[36]~feeder": 2459, "sink_real[17]~input": 2460, "data_int[32]": 2461, "Mux76~2": 2462, "lpp_ram_data_out~27": 2463, "source_comb_update_2~0": 2464, "p[0]~1": 2465, "ram_a_not_b_vec[15]": 2466, "i_array_out[1][5]": 2467, "ram_in_reg[2][13]~feeder": 2468, "butterfly_st1[1][0][3]": 2469, "out_cnt[5]": 2470, "a_ram_data_in_bus[138]": 2471, "add_in_r_b[6]": 2472, "data_real_in_reg[4]~feeder": 2473, "swd_tdl[3][0]": 2474, "butterfly_st1[0][1][2]": 2475, "a_ram_data_in_bus[125]~feeder": 2476, "Mux72~4": 2477, "fft_imag_out[10]~feeder": 2478, "ram_data_out0[22]": 2479, "add_in_r_a[16]": 2480, "swd_tdl[8][1]": 2481, "Add4~29": 2482, "ram_in_reg[6][6]~feeder": 2483, "b_ram_data_in_bus[116]": 2484, "b_ram_data_in_bus[71]": 2485, "sw_0_arr[3][0]": 2486, "b_ram_data_in_bus[27]~feeder": 2487, "at_source_valid_int~2": 2488, "Add7~61": 2489, "dat_A": 2490, "Mux11~2": 2491, "data_in_i[16]~feeder": 2492, "core_imag_in[14]": 2493, "sw_1_arr[10][0]": 2494, "a_ram_data_in_bus[111]~feeder": 2495, "reg_no_twiddle[1][0][2]~feeder": 2496, "Mux126~1": 2497, "data_int[14]": 2498, "Add7~29": 2499, "sel_anb_addr": 2500, "wraddress_a_bus[9]~feeder": 2501, "b_ram_data_in_bus[78]": 2502, "ram_a_not_b_vec[4]": 2503, "core_imag_in[7]": 2504, "twiddle_data[0][1][5]": 2505, "Add1~49": 2506, "lpp_ram_data_out[3][22]": 2507, "butterfly_st2[1][1][7]": 2508, "Add4~77": 2509, "butterfly_st2[1][1][19]": 2510, "butterfly_st2[2][1][10]": 2511, "result_i_tmp[13]": 2512, "ram_in_reg[0][9]~feeder": 2513, "sink_real[4]~input": 2514, "Mux2~1": 2515, "Add1~9": 2516, "result_i_tmp[27]": 2517, "LessThan0~1": 2518, "Mux128~2": 2519, "ram_in_reg[0][14]": 2520, "Add4~73": 2521, "out_cnt[0]~6": 2522, "reg_no_twiddle[3][0][9]~feeder": 2523, "data_imag_in_reg[9]": 2524, "r_array_out[2][15]": 2525, "a_ram_data_in_bus[35]~feeder": 2526, "add_in_r_d[1]~feeder": 2527, "butterfly_st1[3][1][0]": 2528, "Mux51~1": 2529, "Add4~37": 2530, "Mux131~0": 2531, "reg_no_twiddle[1][1][17]": 2532, "reg_no_twiddle[0][1][10]": 2533, "swa_tdl[12][1]~feeder": 2534, "ram_data_out1[12]": 2535, "ram_in_reg[2][5]~feeder": 2536, "Add7~57": 2537, "b_ram_data_in_bus[43]~feeder": 2538, "core_real_in[5]~feeder": 2539, "Mux108~3": 2540, "wd_vec[1]": 2541, "source_packet_error[1]": 2542, "at_source_data[38]~feeder": 2543, "add_in_i_b[0]": 2544, "Mux138~1": 2545, "a_ram_data_in_bus[4]": 2546, "fft_real_out[10]": 2547, "reg_no_twiddle[4][0][13]": 2548, "a_ram_data_in_bus[13]": 2549, "ram_data_out1[29]": 2550, "exponent_out[2]": 2551, "sw_1_arr[11][1]": 2552, "data_real_o[12]": 2553, "Mux57~0": 2554, "reg_no_twiddle[3][1][3]": 2555, "butterfly_st1[0][1][14]": 2556, "Mux3~3": 2557, "ram_data_out1~34": 2558, "rd_addr_d[2]": 2559, "butterfly_st2[2][0][12]": 2560, "swa_tdl[4][1]": 2561, "reg_no_twiddle[3][0][16]": 2562, "result_rb[15]": 2563, "lpp_ram_data_out[2][4]": 2564, "b_ram_data_in_bus[76]~feeder": 2565, "twiddle_data[1][1][13]": 2566, "wraddress_a_bus[5]~feeder": 2567, "a_ram_data_in_bus[141]~feeder": 2568, "Add6~37": 2569, "lpp_ram_data_out~92": 2570, "count~4": 2571, "ram_data_out2[23]": 2572, "ram_in_reg[6][8]": 2573, "data_in_r[14]": 2574, "a_ram_data_in_bus[54]": 2575, "add_in_i_d[7]": 2576, "butterfly_st1[2][0][13]": 2577, "k_count[1]~feeder": 2578, "swa_tdl[2][1]~feeder": 2579, "anb~0": 2580, "add_in_r_c[16]~feeder": 2581, "ram_data_out3[26]": 2582, "butterfly_st1[0][0][6]": 2583, "butterfly_st1[2][1][3]": 2584, "ram_in_reg[1][8]~feeder": 2585, "Add6~69": 2586, "a_ram_data_in_bus[15]": 2587, "lpp_ram_data_out[3][20]": 2588, "ram_in_reg[7][8]~feeder": 2589, "Mux90~2": 2590, "ram_data_out1~8": 2591, "b_ram_data_in_bus[67]": 2592, "ram_a_not_b_vec~21": 2593, "result_ra[13]": 2594, "swd_tdl[12][1]": 2595, "reg_no_twiddle[1][0][5]": 2596, "Add13~53": 2597, "Add14~73": 2598, "twad_tdl[2][2]": 2599, "tdl_arr[0][16]~feeder": 2600, "i_array_out[2][4]": 2601, "r_array_out[0][14]": 2602, "data_int[11]": 2603, "Add8~1": 2604, "at_sink_data_int[23]": 2605, "r_array_out[3][11]": 2606, "butterfly_st2[2][1][7]": 2607, "swa_tdl[8][0]": 2608, "source_valid~output": 2609, "lpp_ram_data_out~39": 2610, "data_in_r[7]~feeder": 2611, "sw_0_arr[9][0]": 2612, "twad_tdl[6][2]": 2613, "add_in_i_c[15]": 2614, "sw_0_arr[7][3]": 2615, "add_in_r_c[5]~feeder": 2616, "tdl_arr[9]": 2617, "Mux20~0": 2618, "wr_address_i_int[1]~feeder": 2619, "at_source_data[14]": 2620, "result_ib[5]": 2621, "Mux68~2": 2622, "add_in_i_b[10]": 2623, "r_array_out[0][16]": 2624, "reg_no_twiddle[0][0][7]": 2625, "Mux77~2": 2626, "a_ram_data_in_bus[64]~feeder": 2627, "butterfly_st1[0][1][17]": 2628, "b_ram_data_in_bus[135]": 2629, "lpp_ram_data_out[0][23]": 2630, "swa_tdl[1][1]": 2631, "Add11~25": 2632, "blk_exp[2]": 2633, "lpp_ram_data_out[0][25]": 2634, "Mux76~3": 2635, "rdaddress_a_bus[1]": 2636, "output_r[9]": 2637, "b_ram_data_in_bus[31]": 2638, "sw_1_arr[2][0]": 2639, "reg_no_twiddle[2][0][0]": 2640, "source_real[11]~output": 2641, "at_source_data[31]~feeder": 2642, "ram_data_out1~1": 2643, "ram_in_reg[7][17]": 2644, "r_array_out[3][0]": 2645, "Add0~37": 2646, "lpp_ram_data_out~139": 2647, "butterfly_st2[0][1][8]": 2648, "reg_no_twiddle[3][0][14]~feeder": 2649, "data_imag_in_reg[6]": 2650, "twiddle_data[0][0][15]": 2651, "data_int1[23]": 2652, "twiddle_data~25": 2653, "packet_error0": 2654, "b_ram_data_in_bus[56]": 2655, "at_source_data[16]": 2656, "add_in_r_a[13]~feeder": 2657, "twad_tdl[2][0]": 2658, "reg_no_twiddle[4][1][7]": 2659, "wren[1]": 2660, "core_imag_in[9]": 2661, "ram_in_reg[4][8]~feeder": 2662, "ram_in_reg[2][7]~feeder": 2663, "sink_ready_ctrl_d": 2664, "sink_imag[7]~input": 2665, "reg_no_twiddle[5][1][3]": 2666, "sink_state.start": 2667, "reg_no_twiddle[2][1][9]": 2668, "wraddress_b_bus[1]~feeder": 2669, "lpp_ram_data_out~100": 2670, "next_pass_id~1": 2671, "data_real_in_reg[5]": 2672, "stall_int~0": 2673, "a_ram_data_in_bus[67]~feeder": 2674, "add_in_i_a[14]": 2675, "data_sample_counter~0": 2676, "Add0~61": 2677, "swa_tdl[10][0]": 2678, "add_in_r_b[17]": 2679, "lpp_ram_data_out~84": 2680, "b_ram_data_in_bus[91]~feeder": 2681, "a_ram_data_in_bus[93]": 2682, "butterfly_st2[2][1][5]": 2683, "sink_state.end1": 2684, "at_source_data[3]": 2685, "Mux49~0": 2686, "Mux25~0": 2687, "Add10~21": 2688, "a_ram_data_in_bus[46]": 2689, "ram_data_out3~28": 2690, "result_i_tmp[31]~feeder": 2691, "rdaddress_a_bus[12]": 2692, "b_ram_data_in_bus[5]": 2693, "lpp_ram_data_out[1][8]": 2694, "b_ram_data_in_bus[26]~feeder": 2695, "b_ram_data_in_bus[141]": 2696, "Mux73~2": 2697, "swd_tdl[2][0]": 2698, "add_in_r_c[17]": 2699, "data_rdy_int~0": 2700, "reg_no_twiddle[2][1][17]": 2701, "butterfly_st2[1][0][16]": 2702, "sw_0_arr[2][3]": 2703, "sw_0_arr[2][0]": 2704, "reg_no_twiddle[6][1][6]~feeder": 2705, "ram_in_reg[7][16]": 2706, "ram_in_reg[2][14]~feeder": 2707, "twiddle_data[1][0][1]": 2708, "add_in_i_d[2]~feeder": 2709, "del_np_cnt~4": 2710, "slb_last[2]~1": 2711, "reg_no_twiddle[2][1][3]~feeder": 2712, "data_int1[18]~feeder": 2713, "at_source_data[6]~feeder": 2714, "Add8~37": 2715, "p_tdl[0][1]": 2716, "a_ram_data_in_bus[98]": 2717, "twad_tdl[2][1]": 2718, "at_sink_data_int[32]": 2719, "result_i_tmp[16]": 2720, "tdl_arr[1][13]~feeder": 2721, "ram_data_out0~20": 2722, "butterfly_st1[3][0][6]": 2723, "reg_no_twiddle[3][1][13]~feeder": 2724, "op_1~89": 2725, "result_rb[13]": 2726, "twiddle_data[0][1][1]": 2727, "b_ram_data_in_bus[105]~feeder": 2728, "op_1~58": 2729, "data_count_int[0]": 2730, "swd_tdl[16][1]": 2731, "Mux81~2": 2732, "a_ram_data_in_bus[96]~feeder": 2733, "i_array_out[2][2]~feeder": 2734, "ram_in_reg[6][9]": 2735, "Mux139~2": 2736, "sw_0_arr[2][1]": 2737, "swa_tdl[16][1]~feeder": 2738, "reg_no_twiddle[3][1][1]": 2739, "Mux119~0": 2740, "b_ram_data_in_bus[122]~feeder": 2741, "swd_tdl[8][1]~feeder": 2742, "a_ram_data_in_bus[110]~feeder": 2743, "result_r_tmp[18]": 2744, "Mux42~3": 2745, "Mux1~3": 2746, "data_int[29]": 2747, "twiddle_data~23": 2748, "add_in_r_d[4]": 2749, "ram_data_out1~10": 2750, "lpp_ram_data_out[3][28]": 2751, "reg_no_twiddle[1][0][1]": 2752, "reg_no_twiddle[4][0][17]~feeder": 2753, "i_array_out[3][5]": 2754, "blk_exp_accum[2]": 2755, "result_r_tmp[14]~feeder": 2756, "reg_no_twiddle[3][1][2]": 2757, "reg_no_twiddle[5][1][14]~feeder": 2758, "sw_0_arr[7][1]": 2759, "add_in_r_d[3]": 2760, "Add8~17": 2761, "Add11~33": 2762, "twad_tdl[1][2]": 2763, "r_array_out[2][11]~feeder": 2764, "wraddress_b_bus[11]~feeder": 2765, "twiddle_data[0][0][8]": 2766, "Selector9~0": 2767, "twiddle_data[1][1][13]~feeder": 2768, "wraddress_b_bus[9]~feeder": 2769, "butterfly_st1[1][1][11]": 2770, "reg_no_twiddle[0][0][12]": 2771, "Mux44~1": 2772, "Mux127~3": 2773, "Add1~5": 2774, "Add10~13": 2775, "a_ram_data_in_bus[6]": 2776, "op_1~70": 2777, "butterfly_st1[3][1][12]": 2778, "Add5~1": 2779, "butterfly_st1[3][0][0]": 2780, "ram_data_out2~25": 2781, "a_ram_data_in_bus[89]~feeder": 2782, "core_real_in[4]": 2783, "next_pass_i": 2784, "at_source_data[17]~feeder": 2785, "sw_3_arr[14][1]": 2786, "a_ram_data_in_bus[61]~feeder": 2787, "b_ram_data_in_bus[110]": 2788, "master_source_sop": 2789, "source_real[6]~output": 2790, "b_ram_data_in_bus[128]": 2791, "ram_data_out1~29": 2792, "Mux129~1": 2793, "Add1~25": 2794, "twiddle_data[2][0][5]": 2795, "Mux5~0": 2796, "data_int[33]": 2797, "butterfly_st1[3][1][5]": 2798, "at_source_data[4]": 2799, "Mux54~6": 2800, "twiddle_data[1][0][2]": 2801, "result_i_tmp[18]~feeder": 2802, "Mux59~0": 2803, "Mux132~1": 2804, "butterfly_st1[3][0][11]": 2805, "sw_0_arr[2][2]": 2806, "Add3~41": 2807, "at_sink_data_int[20]": 2808, "at_source_data[37]": 2809, "Mux29~0": 2810, "Add6~17": 2811, "at_source_data[12]": 2812, "r_array_out[3][6]": 2813, "lpp_count[5]": 2814, "b_ram_data_in_bus[87]~feeder": 2815, "ram_data_out1~13": 2816, "twiddle_data[0][1][14]": 2817, "result_i_tmp[0]": 2818, "Mux47~2": 2819, "Add3~13": 2820, "add_in_i_c[13]~feeder": 2821, "reg_no_twiddle[3][1][12]~feeder": 2822, "data_in_r[9]~feeder": 2823, "ram_data_out0[8]": 2824, "b_ram_data_in_bus[47]": 2825, "sink_real[11]~input": 2826, "ram_data_out3~19": 2827, "r_array_out[1][3]~feeder": 2828, "source_imag[9]~output": 2829, "add_in_i_a[16]": 2830, "result_ib[6]": 2831, "lpp_count_offset[1]": 2832, "ram_in_reg[5][13]~feeder": 2833, "i_array_out[2][16]~1": 2834, "Mux103~0": 2835, "data_imag_in_reg[13]": 2836, "lpp_ram_data_out~51": 2837, "butterfly_st2[0][0][0]": 2838, "result_ia[6]": 2839, "op_1~62": 2840, "data_count_sig[2]~4": 2841, "lpp_ram_data_out~95": 2842, "data_in_i[7]": 2843, "Add5~21": 2844, "reg_no_twiddle[6][1][10]": 2845, "i_array_out[1][11]": 2846, "wr_addr[3]": 2847, "r_array_out[3][13]": 2848, "at_sink_data_int[33]~feeder": 2849, "butterfly_st2[3][0][12]": 2850, "reg_no_twiddle[1][1][4]": 2851, "data_int1[22]~feeder": 2852, "Mux7~3": 2853, "a_ram_data_in_bus[52]": 2854, "count[0]": 2855, "result_i_tmp[20]~feeder": 2856, "a_ram_data_in_bus[113]": 2857, "data_int1[5]": 2858, "Add2~41": 2859, "Mux65~1": 2860, "b_ram_data_in_bus[50]": 2861, "at_source_data[13]": 2862, "at_sink_data_int[18]": 2863, "a_ram_data_in_bus[132]~feeder": 2864, "Mux72~5": 2865, "add_in_i_a[15]~feeder": 2866, "a_ram_data_in_bus[104]": 2867, "Mux72~1": 2868, "reg_no_twiddle[1][0][10]": 2869, "Add3~21": 2870, "Mux139~3": 2871, "a_ram_data_in_bus[10]": 2872, "Add4~21": 2873, "twad_temp[3]": 2874, "add_in_i_d[11]~feeder": 2875, "sink_stall_reg": 2876, "b_ram_data_in_bus[58]": 2877, "fft_real_out[10]~feeder": 2878, "reg_no_twiddle[1][0][12]": 2879, "b_ram_data_in_bus[19]~feeder": 2880, "wraddress_a_bus[13]~feeder": 2881, "butterfly_st1[3][1][7]": 2882, "reg_no_twiddle[4][1][16]": 2883, "wraddress_b_bus[0]": 2884, "Mux85~0": 2885, "p_tdl[3][0]": 2886, "data_imag_in_reg[2]": 2887, "lpp_ram_data_out[0][32]": 2888, "Mux36~1": 2889, "wraddress_a_bus[11]~feeder": 2890, "b_ram_data_in_bus[81]": 2891, "ram_data_out3~24": 2892, "p_tdl[0][0]": 2893, "ram_in_reg[3][15]": 2894, "butterfly_st1[1][0][14]": 2895, "twiddle_data[2][1][2]": 2896, "next_pass_id": 2897, "ram_in_reg[1][4]~feeder": 2898, "ram_in_reg[4][10]~feeder": 2899, "twiddle_data~10": 2900, "reg_no_twiddle[4][1][13]~feeder": 2901, "op_1~74": 2902, "at_source_data[19]~feeder": 2903, "twiddle_data[0][0][5]": 2904, "b_ram_data_in_bus[131]~feeder": 2905, "lpp_ram_data_out[1][11]": 2906, "ram_data_out1[23]": 2907, "Mux130~3": 2908, "core_imag_in[10]~feeder": 2909, "counter_reg_bit[2]": 2910, "sw_3_arr[14][1]~feeder": 2911, "reg_no_twiddle[1][1][3]~feeder": 2912, "tdl_arr[4][1]~feeder": 2913, "clk~inputclkctrl": 2914, "a_ram_data_in_bus[88]~feeder": 2915, "ram_data_out1[16]": 2916, "data_count_sig[3]": 2917, "ram_in_reg[6][8]~feeder": 2918, "data_int1[27]": 2919, "ram_data_out3[13]~feeder": 2920, "b_ram_data_in_bus[97]": 2921, "data_int1[19]": 2922, "ram_data_out3~7": 2923, "r_array_out[0][10]": 2924, "a_ram_data_in_bus[59]": 2925, "Add17~69": 2926, "ram_data_out2~8": 2927, "ram_in_reg[1][13]": 2928, "ram_read_address[0]~0": 2929, "twad_tdl[6][3]~feeder": 2930, "ram_in_reg[1][11]": 2931, "sw_3_arr[10][1]": 2932, "ram_data_out0[14]": 2933, "ram_data_out0[23]": 2934, "twiddle_data[2][0][7]": 2935, "swd_tdl[3][1]~feeder": 2936, "Mux7~0": 2937, "slb_last[1]": 2938, "Mux3~2": 2939, "Mux49~3": 2940, "result_i_tmp[19]~feeder": 2941, "a_ram_data_in_bus[128]~feeder": 2942, "ram_data_out0[7]": 2943, "rdaddress_b_bus[10]": 2944, "wren_a[2]": 2945, "result_ia[1]": 2946, "twiddle_data[2][1][4]": 2947, "ram_in_reg[5][10]": 2948, "butterfly_st1[0][0][4]": 2949, "result_r_tmp[34]": 2950, "Add0~3": 2951, "sdetd.GBLK": 2952, "data_real_o[7]~feeder": 2953, "ram_in_reg[5][14]": 2954, "ram_a_not_b_vec[11]": 2955, "twiddle_data[0][1][15]~feeder": 2956, "twad_tdl[1][1]": 2957, "reg_no_twiddle[2][1][8]": 2958, "source_state.sop": 2959, "tdl_arr[0][9]": 2960, "fft_imag_out[9]": 2961, "add_in_r_b[9]": 2962, "reg_no_twiddle[2][0][11]": 2963, "butterfly_st2[3][1][6]": 2964, "twiddle_data[2][1][13]": 2965, "low_addressa[1]": 2966, "butterfly_st2[3][1][1]": 2967, "wd_i": 2968, "lpp_ram_data_out[0][11]": 2969, "sop_out": 2970, "sdetd.SLBI": 2971, "reg_no_twiddle[4][1][1]~feeder": 2972, "fft_imag_out[5]": 2973, "a_ram_data_in_bus[49]~feeder": 2974, "lpp_ram_data_out[0][13]": 2975, "b_ram_data_in_bus[49]": 2976, "ram_data_out0[25]": 2977, "ram_a_not_b_vec[23]": 2978, "result_i_tmp[26]": 2979, "ram_data_out0~18": 2980, "rdaddress_b_bus[13]~feeder": 2981, "sw_r_tdl[4][0]~feeder": 2982, "ram_data_out0[11]": 2983, "slb_i[0]": 2984, "Mux69~1": 2985, "i_array_out[0][17]": 2986, "r_array_out[3][7]": 2987, "sw_r_tdl[2][0]~feeder": 2988, "source_imag[7]~output": 2989, "wc_vec[3]~feeder": 2990, "b_ram_data_in_bus[23]": 2991, "result_ib[16]": 2992, "swd_tdl[9][0]": 2993, "a_ram_data_in_bus[81]~feeder": 2994, "result_r_tmp[27]": 2995, "source_comb_update_2~3": 2996, "b_ram_data_in_bus[48]": 2997, "Mux55~0": 2998, "result_i_tmp[27]~feeder": 2999, "next_block_d": 3000, "fft_real_out[9]": 3001, "Mux71~0": 3002, "Selector11~0": 3003, "p_tdl[12][1]": 3004, "data_rdy_vec[7]~feeder": 3005, "lpp_ram_data_out[1][14]": 3006, "add_in_i_d[4]": 3007, "lpp_ram_data_out[0][16]": 3008, "gain_lut_8pts~0": 3009, "reg_no_twiddle[6][0][6]~feeder": 3010, "Mux101~0": 3011, "ram_data_out1~27": 3012, "reg_no_twiddle[2][0][13]": 3013, "p_tdl[7][1]": 3014, "lpp_ram_data_out~125": 3015, "sw_0_arr[10][1]": 3016, "sw_1_arr[2][0]~feeder": 3017, "b_ram_data_in_bus[62]": 3018, "a_ram_data_in_bus[117]~feeder": 3019, "Mux43~0": 3020, "Add12~5": 3021, "result_ra[2]": 3022, "low_addressa[0]": 3023, "reg_no_twiddle[2][0][6]": 3024, "ram_data_out0~34": 3025, "a_ram_data_in_bus[74]": 3026, "b_ram_data_in_bus[90]": 3027, "Mux8~0": 3028, "reg_no_twiddle[3][0][7]": 3029, "lpp_ram_data_out~89": 3030, "swa_tdl[15][0]~feeder": 3031, "b_ram_data_in_bus[24]~feeder": 3032, "Add4~57": 3033, "wren_b[2]": 3034, "butterfly_st1[0][1][10]": 3035, "sink_sop~input": 3036, "ram_in_reg[1][15]": 3037, "Mux49~1": 3038, "butterfly_st2[1][0][15]": 3039, "tdl_arr[0][10]~feeder": 3040, "a_ram_data_in_bus[28]": 3041, "sw_0_arr[13][3]": 3042, "Mux67~0": 3043, "Add0~29": 3044, "rdaddress_c_bus[11]": 3045, "a_ram_data_in_bus[120]": 3046, "Add14~49": 3047, "b_ram_data_in_bus[69]": 3048, "sw_0_arr[6][2]": 3049, "b_ram_data_in_bus[64]": 3050, "butterfly_st2[3][0][19]": 3051, "Add15~57": 3052, "sw_2_arr[11][1]": 3053, "data_int[15]~feeder": 3054, "Mux73~0": 3055, "a_ram_data_in_bus[96]": 3056, "a_ram_data_in_bus[113]~feeder": 3057, "ram_data_out1[22]": 3058, "r_array_out[3][3]~feeder": 3059, "ram_in_reg[4][11]": 3060, "ram_data_out1[21]": 3061, "ram_data_out0~25": 3062, "gain_lut_8pts~3": 3063, "Add11~61": 3064, "core_imag_in[0]": 3065, "sw_1_arr[7][0]~feeder": 3066, "butterfly_st1[3][0][7]": 3067, "Add3~45": 3068, "i_array_out[2][1]": 3069, "output_i[1]": 3070, "a_ram_data_in_bus[51]": 3071, "Mux6~3": 3072, "swa_tdl[9][1]": 3073, "data_int[18]": 3074, "Equal0~0": 3075, "Mux71~3": 3076, "data_int1[24]": 3077, "b_ram_data_in_bus[109]": 3078, "Add15~61": 3079, "twiddle_data[1][1][12]": 3080, "reg_no_twiddle[3][1][16]~feeder": 3081, "ram_a_not_b_vec~9": 3082, "ram_in_reg[7][15]~feeder": 3083, "a_ram_data_in_bus[54]~feeder": 3084, "Add8~9": 3085, "data_int1[6]~feeder": 3086, "Add8~69": 3087, "add_in_r_d[17]~feeder": 3088, "lpp_ram_data_out~46": 3089, "b_ram_data_in_bus[108]~feeder": 3090, "Add9~53": 3091, "lpp_ram_data_out[2][21]": 3092, "sw_3_arr[13][1]": 3093, "Selector0~1": 3094, "ram_in_reg[2][9]~feeder": 3095, "a_ram_data_in_bus[1]~feeder": 3096, "ram_data_out2[11]": 3097, "result_r_tmp[8]": 3098, "ram_in_reg[4][2]": 3099, "ram_in_reg[6][15]": 3100, "result_i_tmp[19]": 3101, "_~2": 3102, "data_in_i[17]": 3103, "lpp_ram_data_out[0][9]": 3104, "twiddle_data[1][0][5]": 3105, "wraddress_a_bus[0]~feeder": 3106, "b_ram_data_in_bus[127]": 3107, "Mux54~3": 3108, "p_tdl[4][0]~feeder": 3109, "at_source_data[0]~feeder": 3110, "butterfly_st1[0][0][10]": 3111, "at_sink_data_int[26]": 3112, "reg_no_twiddle[4][1][9]": 3113, "Add10~1": 3114, "gain_lut_8pts~10": 3115, "b_ram_data_in_bus[133]~feeder": 3116, "data_int[6]": 3117, "reg_no_twiddle[3][0][10]~feeder": 3118, "p_tdl[12][1]~feeder": 3119, "reg_no_twiddle[0][1][9]": 3120, "a_ram_data_in_bus[68]~feeder": 3121, "Mux63~1": 3122, "data_in_i[9]": 3123, "reg_no_twiddle[4][0][15]": 3124, "twiddle_data[1][0][0]": 3125, "add_in_i_b[3]": 3126, "butterfly_st1[0][1][4]": 3127, "reg_no_twiddle[2][1][16]": 3128, "reg_no_twiddle[1][1][9]": 3129, "b_ram_data_in_bus[60]": 3130, "twiddle_data[1][1][14]": 3131, "sw_r_tdl[0][0]": 3132, "Mux72~0": 3133, "ram_data_out2[34]": 3134, "r_array_out[0][12]": 3135, "reg_no_twiddle[3][1][9]~feeder": 3136, "ram_data_out2~32": 3137, "p_tdl[1][0]": 3138, "a_ram_data_in_bus[95]~feeder": 3139, "a_ram_data_in_bus[115]": 3140, "Add12~21": 3141, "at_sink_data_int[2]": 3142, "sink_imag[5]~input": 3143, "data_imag_o[16]~16": 3144, "data_imag_o[16]": 3145, "ram_data_out3~20": 3146, "add_in_r_c[14]": 3147, "Add11~69": 3148, "lpp_count[4]": 3149, "lpp_ram_data_out[3][32]": 3150, "Add0~0": 3151, "Add1~2": 3152, "fft_real_out[16]~feeder": 3153, "lpp_ram_data_out~61": 3154, "butterfly_st2[0][1][3]": 3155, "butterfly_st2[0][1][7]": 3156, "lpp_sel": 3157, "source_imag[12]~output": 3158, "Add15~53": 3159, "data_real_in_reg[2]": 3160, "del_np_cnt~2": 3161, "reg_no_twiddle[4][1][10]": 3162, "twiddle_data[0][1][16]~feeder": 3163, "Selector3~1": 3164, "add_in_r_d[9]~feeder": 3165, "Mux2~2": 3166, "butterfly_st1[1][0][4]": 3167, "twiddle_data~0": 3168, "lpp_ram_data_out[3][10]": 3169, "ram_in_reg[0][17]": 3170, "a_ram_data_in_bus[136]~feeder": 3171, "sw_2_arr[2][1]": 3172, "source_exp[4]~output": 3173, "b_ram_data_in_bus[29]": 3174, "del_npi_cnt~5": 3175, "butterfly_st2[2][0][19]": 3176, "result_ib[0]": 3177, "b_ram_data_in_bus[61]~feeder": 3178, "i_array_out[2][14]": 3179, "add_in_r_b[10]": 3180, "Mux56~0": 3181, "data_int1[3]": 3182, "ram_in_reg[3][4]~feeder": 3183, "Selector7~0": 3184, "ram_data_out0~33": 3185, "butterfly_st1[3][1][9]": 3186, "sink_stall_reg~0": 3187, "Add7~9": 3188, "Mux70~1": 3189, "reg_no_twiddle[6][1][0]": 3190, "b_ram_data_in_bus[33]~feeder": 3191, "tdl_arr[14]~feeder": 3192, "source_real[3]~output": 3193, "k_state.IDLE": 3194, "ram_in_reg[1][2]~_wirecell": 3195, "p_tdl[12][0]": 3196, "reg_no_twiddle[3][1][5]": 3197, "ram_data_out0[32]": 3198, "r_array_out[2][12]": 3199, "add_in_r_c[3]~feeder": 3200, "reg_no_twiddle[2][1][7]": 3201, "add_in_r_d[8]~feeder": 3202, "sink_imag[11]~input": 3203, "ram_data_out1~22": 3204, "lpp_ram_data_out[1][23]": 3205, "data_in_r[15]": 3206, "sw_0_arr[2][1]~feeder": 3207, "add_in_i_a[13]": 3208, "ram_in_reg[4][5]~feeder": 3209, "ram_in_reg[2][14]": 3210, "data_int[19]": 3211, "a_ram_data_in_bus[29]": 3212, "add_in_r_b[7]~feeder": 3213, "ram_data_out0[18]": 3214, "twiddle_data~14": 3215, "a_ram_data_in_bus[75]": 3216, "Mux90~3": 3217, "add_in_r_d[0]": 3218, "data_int1[41]~feeder": 3219, "butterfly_st2[1][0][4]": 3220, "ram_in_reg[5][4]": 3221, "lpp_ram_data_out~93": 3222, "swd_tdl[16][1]~feeder": 3223, "ram_in_reg[5][5]": 3224, "lpp_ram_data_out[1][30]": 3225, "result_r_tmp[32]": 3226, "add_in_i_c[16]~feeder": 3227, "butterfly_st2[0][0][3]": 3228, "add_in_i_a[6]": 3229, "data_int[24]": 3230, "b_ram_data_in_bus[130]~feeder": 3231, "i_array_out[1][6]": 3232, "core_imag_in[12]": 3233, "ram_data_out3~22": 3234, "r_array_out[0][13]": 3235, "reg_no_twiddle[3][0][10]": 3236, "reg_no_twiddle[2][0][9]~feeder": 3237, "rdaddress_b_bus[11]": 3238, "Add3~65": 3239, "at_sink_data_int[6]": 3240, "add_in_r_b[5]": 3241, "at_sink_data_int[25]": 3242, "b_ram_data_in_bus[48]~feeder": 3243, "a_ram_data_in_bus[29]~feeder": 3244, "add_in_i_c[9]~feeder": 3245, "data_in_i[2]~feeder": 3246, "Add1~37": 3247, "swa_tdl[8][1]": 3248, "b_ram_data_in_bus[17]": 3249, "ram_a_not_b_vec[9]": 3250, "sw_0_arr[15][2]": 3251, "Mux56~1": 3252, "reg_no_twiddle[6][0][3]": 3253, "Mux16~2": 3254, "r_array_out[2][1]": 3255, "data_count_int1[2]": 3256, "butterfly_st1[3][0][15]": 3257, "sw_0_arr[12][0]~feeder": 3258, "Mux142~3": 3259, "wc_i~0": 3260, "ram_in_reg[4][2]~feeder": 3261, "data_int[3]~feeder": 3262, "ram_in_reg[6][13]": 3263, "butterfly_st2[1][1][3]": 3264, "twiddle_data[0][1][8]": 3265, "twiddle_data[1][1][6]~feeder": 3266, "butterfly_st1[2][0][6]": 3267, "b_ram_data_in_bus[86]": 3268, "lpp_ram_data_out[2][31]": 3269, "b_ram_data_in_bus[13]": 3270, "pipeline_dffe[35]": 3271, "k[0]": 3272, "lpp_ram_data_out[3][27]": 3273, "ram_in_reg[3][6]": 3274, "Add13~41": 3275, "twiddle_data[2][1][0]": 3276, "slb_i[2]": 3277, "output_i[3]": 3278, "at_source_data[13]~feeder": 3279, "lpp_ram_data_out~121": 3280, "add_in_i_d[9]": 3281, "ram_in_reg[1][11]~feeder": 3282, "ram_in_reg[3][13]": 3283, "b_ram_data_in_bus[9]~feeder": 3284, "fft_imag_out[4]": 3285, "data_rdy_vec[9]~feeder": 3286, "max_reached~1": 3287, "lpp_ram_data_out[3][16]": 3288, "result_ia[13]": 3289, "sink_state.run1": 3290, "butterfly_st2[3][1][11]": 3291, "rd_addr_d[0]~feeder": 3292, "ram_in_reg[6][0]~feeder": 3293, "lpp_ram_data_out~59": 3294, "at_sink_data_int[12]": 3295, "source_stall_reg~0": 3296, "lpp_ram_data_out~32": 3297, "lpp_ram_data_out[2][23]": 3298, "add_in_i_d[16]": 3299, "lpp_ram_data_out~68": 3300, "ram_in_reg[1][5]~feeder": 3301, "reg_no_twiddle[1][1][15]~feeder": 3302, "lpp_ram_data_out~76": 3303, "b_ram_data_in_bus[45]~feeder": 3304, "lpp_ram_data_out[3][11]": 3305, "reg_no_twiddle[3][0][1]~feeder": 3306, "Mux89~3": 3307, "Mux36~2": 3308, "tdl_arr[1][17]~feeder": 3309, "twad_temp[1]": 3310, "a_ram_data_in_bus[75]~feeder": 3311, "ram_in_reg[2][11]": 3312, "i_array_out[3][10]": 3313, "fft_real_out[2]": 3314, "a_ram_data_in_bus[22]~feeder": 3315, "reg_no_twiddle[6][0][13]": 3316, "twiddle_data[1][0][13]": 3317, "sw_r_tdl[2][1]": 3318, "b_ram_data_in_bus[136]": 3319, "Add4~33": 3320, "r_array_out[1][7]": 3321, "add_in_i_a[4]": 3322, "b_ram_data_in_bus[104]~feeder": 3323, "data_real_o[5]": 3324, "Add12~41": 3325, "ram_in_reg[6][4]~feeder": 3326, "counter_i~0": 3327, "fft_imag_out[6]": 3328, "exponent_out~1": 3329, "reg_no_twiddle[5][0][15]~feeder": 3330, "Add4~45": 3331, "data_int1[9]~feeder": 3332, "core_real_in[16]": 3333, "op_1~85": 3334, "add_in_i_b[9]": 3335, "at_source_data[22]": 3336, "swa_tdl[6][1]": 3337, "Add10~53": 3338, "b_ram_data_in_bus[100]~feeder": 3339, "result_ra[3]": 3340, "wren_b[2]~feeder": 3341, "butterfly_st2[3][1][2]": 3342, "fft_imag_out[11]~feeder": 3343, "butterfly_st2[2][0][15]": 3344, "reg_no_twiddle[1][0][11]~feeder": 3345, "ram_data_out2~20": 3346, "i_array_out[2][15]": 3347, "core_imag_in[2]": 3348, "tdl_arr[3][1]": 3349, "sw_0_arr[5][0]": 3350, "a_ram_data_in_bus[123]": 3351, "reg_no_twiddle[5][0][2]": 3352, "output_i[0]": 3353, "data_int[39]": 3354, "b_ram_data_in_bus[6]~feeder": 3355, "twiddle_data[2][0][17]": 3356, "sw_0_arr[4][1]": 3357, "b_ram_data_in_bus[130]": 3358, "twiddle_data~24": 3359, "data_int[2]": 3360, "add_in_r_c[7]": 3361, "reg_no_twiddle[6][0][7]~feeder": 3362, "Add13~73": 3363, "b_ram_data_in_bus[108]": 3364, "Add14~25": 3365, "butterfly_st2[0][1][9]": 3366, "a_ram_data_in_bus[99]": 3367, "Mux116~0": 3368, "b_ram_data_in_bus[59]~feeder": 3369, "reg_no_twiddle[1][1][2]": 3370, "ram_in_reg[0][3]~feeder": 3371, "at_source_data[19]": 3372, "sw_0_arr[14][3]~feeder": 3373, "count~6": 3374, "a_ram_data_in_bus[141]": 3375, "i_array_out[1][9]": 3376, "sdetd~8": 3377, "ram_data_out3~5": 3378, "Mux15~2": 3379, "Mux17~1": 3380, "count~0": 3381, "ram_in_reg[3][13]~feeder": 3382, "del_npi_cnt[4]": 3383, "fft_s2_cur.WAIT_FOR_LPP_INPUT": 3384, "sw_0_arr[4][0]": 3385, "data_imag_in_reg[1]~feeder": 3386, "swa_tdl[16][1]": 3387, "ram_in_reg[2][0]~feeder": 3388, "swa_tdl[3][1]": 3389, "r_array_out[2][10]": 3390, "data_imag_in_reg[0]~feeder": 3391, "sw_1_arr[0][0]": 3392, "ram_in_reg[2][15]~feeder": 3393, "b_ram_data_in_bus[132]~feeder": 3394, "Add10~61": 3395, "sw_2_arr[6][1]~feeder": 3396, "ram_in_reg[5][16]~feeder": 3397, "core_real_in[6]~feeder": 3398, "result_ra[1]": 3399, "ram_data_out3~30": 3400, "exponent_out[1]": 3401, "data_in_r[17]": 3402, "a_ram_data_in_bus[50]": 3403, "reg_no_twiddle[1][0][6]": 3404, "reg_no_twiddle[0][1][1]": 3405, "Mux11~0": 3406, "add_in_r_c[2]": 3407, "reg_no_twiddle[2][0][8]": 3408, "butterfly_st2[3][1][7]": 3409, "Mux4~2": 3410, "data_imag_in_reg[4]": 3411, "at_source_data[41]": 3412, "twiddle_data~9": 3413, "sign_vec[1]": 3414, "twrom": 3415, "gen_M4K:cos_2n": 3416, "gen_auto:altsyncram_component": 3417, "Mux73~3": 3418, "sw_1_arr[1][1]~feeder": 3419, "data_imag_o[5]~5": 3420, "data_int[8]": 3421, "a_ram_data_in_bus[55]~feeder": 3422, "twiddle_data[2][0][4]": 3423, "result_ra[16]": 3424, "Selector4~2": 3425, "lpp_count[3]": 3426, "data_real_o[4]": 3427, "Mux121~0": 3428, "Mux28~0": 3429, "result_ib[18]": 3430, "slb_last~2": 3431, "result_r_tmp[29]": 3432, "sw_0_arr[10][0]~feeder": 3433, "b_ram_data_in_bus[20]~feeder": 3434, "result_r_tmp[33]~feeder": 3435, "swa_tdl[7][1]": 3436, "Add15~73": 3437, "butterfly_st1[0][1][3]": 3438, "ram_data_out0~0": 3439, "a_ram_data_in_bus[48]": 3440, "del_np_cnt[0]": 3441, "Add9~61": 3442, "r_array_out[1][12]": 3443, "lpp_ram_data_out~49": 3444, "lpp_ram_data_out~52": 3445, "rdaddress_c_bus[7]~feeder": 3446, "at_source_error[1]": 3447, "lpp_ram_data_out~86": 3448, "butterfly_st2[2][0][4]": 3449, "twiddle_data[1][0][17]": 3450, "a_ram_data_in_bus[62]": 3451, "Add0~45": 3452, "core_imag_in[11]~feeder": 3453, "ram_data_out1~25": 3454, "ram_in_reg[3][10]~feeder": 3455, "butterfly_st1[2][1][2]": 3456, "i_array_out[2][16]": 3457, "sink_imag[4]~input": 3458, "sw_1_arr[10][1]": 3459, "ram_in_reg[3][2]~feeder": 3460, "output_r[0]": 3461, "sink_real[10]~input": 3462, "add_in_i_d[15]~feeder": 3463, "result_r_tmp[3]": 3464, "b_ram_data_in_bus[32]": 3465, "b_ram_data_in_bus[40]": 3466, "data_in_r[7]": 3467, "reg_no_twiddle[2][0][15]": 3468, "reg_no_twiddle[5][0][6]": 3469, "butterfly_st2[1][0][17]": 3470, "ram_data_out1[9]": 3471, "butterfly_st2[0][0][6]": 3472, "i_array_out[2][7]": 3473, "ram_in_reg[4][15]": 3474, "ram_in_reg[6][1]~feeder": 3475, "data_int1[28]": 3476, "result_ra[6]": 3477, "b_ram_data_in_bus[23]~feeder": 3478, "sw_r_tdl[3][1]": 3479, "a_ram_data_in_bus[117]": 3480, "ram_data_out3[3]": 3481, "Mux88~2": 3482, "r_array_out[1][15]": 3483, "count~3": 3484, "gen_M4K:cos_3n": 3485, "twiddle_data[0][1][16]": 3486, "ram_a_not_b_vec[4]~feeder": 3487, "at_sink_data_int[34]": 3488, "k_state~6": 3489, "sw_0_arr[7][2]": 3490, "sign_vec[1]~0": 3491, "source_stall_reg": 3492, "reg_no_twiddle[6][1][12]": 3493, "reg_no_twiddle[4][0][1]": 3494, "add_in_r_d[16]~feeder": 3495, "Mux83~1": 3496, "Add16~65": 3497, "reg_no_twiddle[0][0][11]": 3498, "data_int[0]~feeder": 3499, "rdaddress_b_bus[1]": 3500, "reg_no_twiddle[1][0][8]": 3501, "Mux77~3": 3502, "wraddress_a_bus[13]": 3503, "lpp_ram_data_out~123": 3504, "reg_no_twiddle[0][0][14]": 3505, "add_in_r_d[0]~feeder": 3506, "k_count[3]": 3507, "swd_tdl[15][1]": 3508, "sw_2_arr[7][1]": 3509, "Mux48~0": 3510, "at_source_data[27]": 3511, "swd_tdl[11][0]": 3512, "reg_no_twiddle[0][1][13]": 3513, "ram_in_reg[0][14]~feeder": 3514, "Add3~57": 3515, "at_sink_data_int[24]": 3516, "a_ram_data_in_bus[99]~feeder": 3517, "Mux114~0": 3518, "ram_data_out3[14]": 3519, "lut_out_tmp[2]~1": 3520, "add_in_r_d[11]": 3521, "twiddle_data[2][0][9]": 3522, "b_ram_data_in_bus[139]": 3523, "b_ram_data_in_bus[142]": 3524, "Mux141~1": 3525, "reg_no_twiddle[1][0][7]": 3526, "result_i_tmp[24]~feeder": 3527, "swa_tdl[12][0]": 3528, "Add10~33": 3529, "ram_data_out1[14]": 3530, "reg_no_twiddle[0][1][2]": 3531, "ram_in_reg[1][8]": 3532, "ram_in_reg[1][2]~feeder": 3533, "core_real_in[8]~feeder": 3534, "sw_3_arr[7][1]": 3535, "Add12~17": 3536, "output_i[15]": 3537, "a_ram_data_in_bus[121]~feeder": 3538, "ram_in_reg[5][8]": 3539, "ram_in_reg[7][14]": 3540, "Mux45~2": 3541, "Add6~33": 3542, "source_comb_update_2~1": 3543, "send_sop_s": 3544, "add_in_r_d[10]": 3545, "data_int[36]": 3546, "twiddle_data[2][1][15]": 3547, "i_array_out[3][15]": 3548, "Add5~61": 3549, "r_array_out[0][7]": 3550, "tdl_arr[1][11]": 3551, "butterfly_st2[1][1][9]": 3552, "b_ram_data_in_bus[143]": 3553, "butterfly_st1[0][0][5]": 3554, "ram_in_reg[1][7]": 3555, "sign_vec[3]~1": 3556, "swd_tdl[13][0]": 3557, "rdaddress_a_bus[13]": 3558, "lpp_ram_data_out~35": 3559, "fft_dirn~0": 3560, "Mux55~1": 3561, "ram_in_reg[7][13]~feeder": 3562, "Selector4~4": 3563, "ram_data_out3~18": 3564, "core_real_in[17]~feeder": 3565, "add_in_i_c[3]~feeder": 3566, "count[2]": 3567, "usedw_will_be_1~0": 3568, "data_in_r[5]~feeder": 3569, "Add5~29": 3570, "Mux141~3": 3571, "data_in_r[12]": 3572, "Mux65~3": 3573, "b_ram_data_in_bus[85]": 3574, "b_ram_data_in_bus[88]": 3575, "Mux36~3": 3576, "result_ia[8]": 3577, "twiddle_data[1][1][12]~feeder": 3578, "data_in_r[3]": 3579, "ram_in_reg[6][7]~feeder": 3580, "data_real_o[1]~feeder": 3581, "lpp_ram_data_out~57": 3582, "Mux18~2": 3583, "Add15~17": 3584, "swd_tdl[6][0]": 3585, "k_count[3]~feeder": 3586, "b_ram_data_in_bus[103]~feeder": 3587, "sw_1_arr[14][1]": 3588, "data_int[3]": 3589, "wraddress_b_bus[9]": 3590, "ram_in_reg[2][4]~feeder": 3591, "sw_3_arr[2][1]~feeder": 3592, "Add15~13": 3593, "reg_no_twiddle[1][1][15]": 3594, "swd_tdl[7][1]~feeder": 3595, "Add13~9": 3596, "at_sink_data_int[9]": 3597, "data_real_in_reg[13]": 3598, "ram_data_out2~31": 3599, "Add15~21": 3600, "data_imag_o[1]~1": 3601, "result_r_tmp[2]": 3602, "Add17~65": 3603, "reg_no_twiddle[5][1][16]~feeder": 3604, "Add11~37": 3605, "b_ram_data_in_bus[16]": 3606, "add_in_i_d[10]": 3607, "fft_real_out[12]": 3608, "Selector10~0": 3609, "lpp_ram_data_out~36": 3610, "a_ram_data_in_bus[90]": 3611, "core_real_in[6]": 3612, "butterfly_st1[2][1][16]": 3613, "result_ra[11]": 3614, "ram_data_out3~1": 3615, "Mux71~1": 3616, "reg_no_twiddle[0][1][15]": 3617, "data_int1[38]": 3618, "data_imag_o[2]": 3619, "ram_data_out2[35]": 3620, "fft_dirn_held": 3621, "reg_no_twiddle[2][0][9]": 3622, "a_ram_data_in_bus[109]": 3623, "Mux108~1": 3624, "fft_real_out[12]~feeder": 3625, "a_ram_data_in_bus[23]~feeder": 3626, "Add11~2": 3627, "ram_data_out1[7]": 3628, "lpp_ram_data_out~69": 3629, "Mux126~5": 3630, "lpp_ram_data_out[2][17]": 3631, "tdl_arr[2][0]~feeder": 3632, "butterfly_st2[2][0][8]": 3633, "result_rb[16]": 3634, "reg_no_twiddle[3][0][3]": 3635, "Mux79~2": 3636, "reg_no_twiddle[1][1][6]": 3637, "data_count_sig[0]": 3638, "Mux18~5": 3639, "result_rb[2]": 3640, "Add12~65": 3641, "sw_1_arr[12][1]": 3642, "sw_3_arr[9][1]": 3643, "sw_3_arr[3][1]": 3644, "twiddle_data[2][0][1]": 3645, "Mux138~2": 3646, "lpp_ram_data_out~127": 3647, "Add3~61": 3648, "Add11~53": 3649, "add_in_i_d[17]": 3650, "data_count_sig[3]~3": 3651, "master_source_sop~feeder": 3652, "add_in_r_c[8]": 3653, "fft_imag_out[7]~feeder": 3654, "a_ram_data_in_bus[48]~feeder": 3655, "reg_no_twiddle[5][1][6]~feeder": 3656, "sw_0_arr[8][2]": 3657, "send_eop_s": 3658, "ram_in_reg[5][1]~feeder": 3659, "reg_no_twiddle[2][0][14]": 3660, "lpp_ram_data_out[2][35]": 3661, "sw_0_arr[15][1]": 3662, "Add9~25": 3663, "swa_tdl[14][1]": 3664, "r_array_out[1][0]~feeder": 3665, "result_i_tmp[4]": 3666, "Add12~53": 3667, "sw_0_arr[14][1]": 3668, "Selector6~1": 3669, "p_tdl[11][0]~feeder": 3670, "data_real_o[6]": 3671, "out_cnt[1]": 3672, "result_r_tmp[16]": 3673, "ram_in_reg[4][13]": 3674, "lpp_ram_data_out[2][32]": 3675, "fft_real_out[9]~feeder": 3676, "butterfly_st2[2][1][4]": 3677, "result_ia[5]": 3678, "lpp_ram_data_out[1][17]": 3679, "exponent_out~5": 3680, "b_ram_data_in_bus[34]~feeder": 3681, "first_data": 3682, "at_source_data[31]": 3683, "add_in_r_c[14]~feeder": 3684, "b_ram_data_in_bus[29]~feeder": 3685, "blk_exp[3]": 3686, "data_rdy_vec[2]": 3687, "ram_in_reg[3][7]~feeder": 3688, "b_ram_data_in_bus[77]~feeder": 3689, "b_ram_data_in_bus[20]": 3690, "Mux18~6": 3691, "lpp_ram_data_out~83": 3692, "ram_in_reg[0][5]~feeder": 3693, "ram_data_out3~21": 3694, "a_ram_data_in_bus[106]": 3695, "ram_data_out2~10": 3696, "swa_tdl[4][0]": 3697, "butterfly_st2[3][1][0]": 3698, "ram_data_out0[28]": 3699, "butterfly_st2[0][1][12]": 3700, "butterfly_st1[0][1][7]": 3701, "Add14~1": 3702, "sw_0_arr[12][1]~feeder": 3703, "data_int1[20]~feeder": 3704, "lpp_ram_data_out[3][21]": 3705, "butterfly_st1[0][0][7]": 3706, "b_ram_data_in_bus[97]~feeder": 3707, "data_int1[0]": 3708, "butterfly_st2[2][1][3]": 3709, "b_ram_data_in_bus[57]": 3710, "a_ram_data_in_bus[60]": 3711, "b_ram_data_in_bus[47]~feeder": 3712, "at_source_data[37]~feeder": 3713, "at_source_data[39]": 3714, "add_in_i_d[4]~feeder": 3715, "a_ram_data_in_bus[130]": 3716, "twiddle_data[0][1][3]": 3717, "Mux74~0": 3718, "lpp_count[2]": 3719, "Mux59~1": 3720, "a_ram_data_in_bus[43]": 3721, "reg_no_twiddle[5][0][16]": 3722, "a_ram_data_in_bus[12]": 3723, "Mux50~3": 3724, "swa_tdl[16][0]": 3725, "rd_addr_d[3]~feeder": 3726, "a_ram_data_in_bus[107]": 3727, "core_imag_in[2]~feeder": 3728, "ram_in_reg[6][16]~feeder": 3729, "add_in_r_a[7]": 3730, "b_ram_data_in_bus[112]": 3731, "a_ram_data_in_bus[126]~feeder": 3732, "swa_tdl[10][1]": 3733, "i_array_out[3][0]": 3734, "reg_no_twiddle[6][0][10]": 3735, "sw_1_arr[15][1]": 3736, "butterfly_st2[3][0][10]": 3737, "ram_data_out0~14": 3738, "ram_in_reg[0][3]": 3739, "add_in_r_c[11]~feeder": 3740, "ram_in_reg[7][4]": 3741, "at_source_valid_int~1": 3742, "i_array_out[2][8]": 3743, "butterfly_st1[0][0][0]": 3744, "sw_3_arr[7][1]~feeder": 3745, "lpp_ram_data_out[2][13]": 3746, "butterfly_st1[1][0][9]": 3747, "ram_a_not_b_vec~4": 3748, "Mux73~1": 3749, "ram_a_not_b_vec~11": 3750, "add_in_i_b[15]": 3751, "output_i[8]": 3752, "core_imag_in[15]": 3753, "sw_0_arr[0][1]": 3754, "Add10~41": 3755, "butterfly_st2[1][0][7]": 3756, "add_in_i_c[9]": 3757, "b_ram_data_in_bus[124]~feeder": 3758, "data_imag_o[1]": 3759, "ram_data_out1~30": 3760, "Add6~45": 3761, "data_in_i[5]": 3762, "Mux55~2": 3763, "b_ram_data_in_bus[133]": 3764, "Mux84~0": 3765, "at_source_data[24]~feeder": 3766, "add_in_i_d[0]~feeder": 3767, "Add3~33": 3768, "lpp_ram_data_out[0][35]": 3769, "reg_no_twiddle[5][1][11]~feeder": 3770, "data_in_r[13]~feeder": 3771, "Mux77~1": 3772, "ram_a_not_b_vec~7": 3773, "twad_tdl[5][1]": 3774, "at_source_data[22]~feeder": 3775, "Add0~9": 3776, "Add2~77": 3777, "data_real_o[8]": 3778, "reg_no_twiddle[1][0][5]~feeder": 3779, "Mux143~3": 3780, "offset_counter[1]": 3781, "lpp_ram_data_out~119": 3782, "butterfly_st2[3][1][10]": 3783, "b_ram_data_in_bus[131]": 3784, "~GND": 3785, "twiddle_data[2][1][14]": 3786, "butterfly_st2[2][0][0]": 3787, "swd_tdl[7][0]": 3788, "gain_lut_8pts~9": 3789, "add_in_r_c[16]": 3790, "b_ram_data_in_bus[57]~feeder": 3791, "p_cd_en[0]": 3792, "ram_data_out0[20]": 3793, "Mux63~0": 3794, "fft_real_out[13]~feeder": 3795, "ram_read_address[1]~1": 3796, "data_rdy_vec[2]~feeder": 3797, "ram_in_reg[5][6]~feeder": 3798, "Mux91~0": 3799, "reg_no_twiddle[5][0][4]~feeder": 3800, "at_source_data[33]": 3801, "Add10~65": 3802, "offset_counter~1": 3803, "b_ram_data_in_bus[66]": 3804, "butterfly_st2[2][0][13]": 3805, "Add4~25": 3806, "add_in_r_a[12]": 3807, "at_sink_data_int[30]": 3808, "butterfly_st2[2][1][8]": 3809, "b_ram_data_in_bus[88]~feeder": 3810, "wren[2]": 3811, "Mux83~0": 3812, "lpp_ram_data_out[3][33]": 3813, "ram_data_out1~2": 3814, "ram_data_out1~31": 3815, "reg_no_twiddle[5][1][17]": 3816, "data_in_i[11]": 3817, "b_ram_data_in_bus[8]": 3818, "b_ram_data_in_bus[136]~feeder": 3819, "butterfly_st1[1][0][8]": 3820, "Mux94~0": 3821, "Add16~33": 3822, "reg_no_twiddle[0][0][4]": 3823, "result_ia[3]": 3824, "b_ram_data_in_bus[102]": 3825, "k~0": 3826, "ram_in_reg[1][6]~feeder": 3827, "butterfly_st1[3][0][3]": 3828, "a_ram_data_in_bus[103]~feeder": 3829, "output_r[3]": 3830, "add_in_r_a[13]": 3831, "lpp_ram_data_out[2][22]": 3832, "lpp_ram_data_out~10": 3833, "p_cd_en[1]": 3834, "reg_no_twiddle[2][1][10]~feeder": 3835, "at_sink_data_int[20]~feeder": 3836, "Mux141~0": 3837, "at_source_data[20]~feeder": 3838, "sw_1_arr[11][1]~feeder": 3839, "ram_a_not_b_vec~13": 3840, "a_ram_data_in_bus[27]~feeder": 3841, "reg_no_twiddle[3][1][11]": 3842, "twiddle_data~35": 3843, "butterfly_st2[3][0][16]": 3844, "core_real_in[12]": 3845, "ram_data_out2[25]": 3846, "a_ram_data_in_bus[41]": 3847, "sw_r_tdl[1][0]": 3848, "Mux62~2": 3849, "b_ram_data_in_bus[98]": 3850, "Add10~73": 3851, "add_in_r_d[4]~feeder": 3852, "data_real_in_reg[11]": 3853, "lpp_ram_data_out[1][32]": 3854, "b_ram_data_in_bus[53]~feeder": 3855, "reg_no_twiddle[4][1][15]~feeder": 3856, "at_sink_data_int[5]": 3857, "data_imag_o[14]": 3858, "butterfly_st1[1][1][0]": 3859, "twiddle_data[0][1][11]": 3860, "butterfly_st1[2][0][15]": 3861, "reg_no_twiddle[2][0][8]~feeder": 3862, "ram_data_out0~7": 3863, "a_ram_data_in_bus[140]~feeder": 3864, "Add8~77": 3865, "butterfly_st1[1][1][9]": 3866, "at_source_data[35]": 3867, "butterfly_st1[3][1][2]": 3868, "sink_real[12]~input": 3869, "Add6~41": 3870, "butterfly_st1[2][0][8]": 3871, "b_ram_data_in_bus[21]~feeder": 3872, "a_ram_data_in_bus[69]~feeder": 3873, "Mux39~3": 3874, "sink_valid~input": 3875, "add_in_i_d[3]~feeder": 3876, "ram_data_out2~14": 3877, "a_ram_data_in_bus[76]": 3878, "Add12~45": 3879, "sw_1_arr[12][0]": 3880, "lpp_ram_data_out[0][8]": 3881, "tdl_arr[5]~feeder": 3882, "a_ram_data_in_bus[97]~feeder": 3883, "tdl_arr[13]": 3884, "twad_tdl[6][0]": 3885, "twiddle_data~41": 3886, "output_r[8]": 3887, "Add12~57": 3888, "b_ram_data_in_bus[18]": 3889, "source_state.start": 3890, "swa_tdl[3][0]~feeder": 3891, "source_real[4]~output": 3892, "a_ram_data_in_bus[119]~feeder": 3893, "sw_0_arr[3][1]": 3894, "a_ram_data_in_bus[61]": 3895, "lpp_ram_data_out~122": 3896, "Add15~33": 3897, "ram_in_reg[3][15]~feeder": 3898, "out_cnt[4]": 3899, "Mux83~3": 3900, "reg_no_twiddle[6][1][11]": 3901, "reg_no_twiddle[6][1][15]~feeder": 3902, "Mux70~3": 3903, "b_ram_data_in_bus[98]~feeder": 3904, "data_int1[9]": 3905, "data_int1[13]": 3906, "output_r[12]": 3907, "sdetd.DISABLE": 3908, "ram_in_reg[1][17]~feeder": 3909, "sdetd.DISABLE~0": 3910, "Mux83~2": 3911, "reg_no_twiddle[0][1][7]": 3912, "reg_no_twiddle[1][0][4]": 3913, "reg_no_twiddle[2][0][16]": 3914, "lpp_ram_data_out[0][28]": 3915, "Mux24~0": 3916, "r_array_out[2][2]": 3917, "core_real_in[1]": 3918, "b_ram_data_in_bus[75]": 3919, "lpp_ram_data_out~78": 3920, "Add5~9": 3921, "reg_no_twiddle[1][0][17]": 3922, "swa_tdl[13][0]~feeder": 3923, "lpp_ram_data_out~19": 3924, "a_ram_data_in_bus[47]~feeder": 3925, "ram_data_out0[6]": 3926, "del_np_cnt[2]": 3927, "b_ram_data_in_bus[28]~feeder": 3928, "lpp_ram_data_out[0][15]": 3929, "b_ram_data_in_bus[111]~feeder": 3930, "ram_data_out1~5": 3931, "swd_tdl[11][0]~feeder": 3932, "Add5~5": 3933, "butterfly_st2[3][0][15]": 3934, "output_r[4]": 3935, "ram_in_reg[1][3]": 3936, "reset_n~input": 3937, "butterfly_st2[3][0][7]": 3938, "swd_tdl[1][0]": 3939, "butterfly_st2[2][1][13]": 3940, "twad_tdl[2][3]": 3941, "sink_state.stall": 3942, "twad_tdl[6][3]": 3943, "sw_0_arr[13][1]": 3944, "sw_1_arr[2][1]": 3945, "Add7~33": 3946, "Mux58~3": 3947, "b_ram_data_in_bus[84]": 3948, "b_ram_data_in_bus[106]": 3949, "rdaddress_b_bus[12]~feeder": 3950, "wr_address_i_int[1]": 3951, "sw_0_arr[3][0]~feeder": 3952, "sw_0_arr[1][1]~feeder": 3953, "Add0~65": 3954, "sw_1_arr[13][1]": 3955, "ram_data_out0[0]": 3956, "Add12~73": 3957, "add_in_i_d[1]": 3958, "Mux26~0": 3959, "ram_in_reg[7][14]~feeder": 3960, "source_real[16]~output": 3961, "twiddle_data[1][1][9]": 3962, "Add3~2": 3963, "b_ram_data_in_bus[142]~feeder": 3964, "at_source_data[10]": 3965, "butterfly_st1[2][1][4]": 3966, "twiddle_data[2][1][17]": 3967, "ram_data_out3[23]": 3968, "dffe_af": 3969, "data_imag_o[3]~3": 3970, "sink_out_state.empty_and_ready": 3971, "Add6~65": 3972, "sink_imag[8]~input": 3973, "butterfly_st1[1][1][3]": 3974, "fft_real_out[4]": 3975, "reg_no_twiddle[0][0][17]": 3976, "b_ram_data_in_bus[38]": 3977, "blk_exp~2": 3978, "i_array_out[2][17]": 3979, "butterfly_st1[1][1][10]": 3980, "result_ia[18]": 3981, "at_source_data[26]": 3982, "Mux140~1": 3983, "a_ram_data_in_bus[63]": 3984, "add_in_r_d[14]~feeder": 3985, "packet_error_s[1]": 3986, "Mux48~3": 3987, "ram_data_out1~11": 3988, "lpp_ram_data_out[0][30]": 3989, "Mux62~1": 3990, "b_ram_data_in_bus[114]": 3991, "Mux37~2": 3992, "twiddle_data[2][1][3]": 3993, "rdaddress_b_bus[12]": 3994, "result_r_tmp[30]~feeder": 3995, "butterfly_st2[1][0][13]": 3996, "Mux93~0": 3997, "i_array_out[3][14]": 3998, "sw_0_arr[8][0]": 3999, "r_array_out[3][16]": 4000, "add_in_i_d[16]~feeder": 4001, "data_real_in_reg[0]": 4002, "sw_0_arr[6][0]": 4003, "source_imag[2]~output": 4004, "add_in_i_d[11]": 4005, "wc_vec[2]": 4006, "butterfly_st2[3][1][8]": 4007, "sw_0_arr[10][2]": 4008, "at_sink_data_int[8]": 4009, "data_int[10]~feeder": 4010, "ram_a_not_b_vec~20": 4011, "reg_no_twiddle[4][1][2]": 4012, "Add9~77": 4013, "at_sink_data_int[3]": 4014, "add_in_i_b[14]": 4015, "lpp_ram_data_out[0][34]": 4016, "add_in_i_c[6]": 4017, "Add0~69": 4018, "Mux38~1": 4019, "sw_1_arr[5][0]~feeder": 4020, "data_int[10]": 4021, "b_ram_data_in_bus[36]~feeder": 4022, "data_int[38]": 4023, "add_in_r_c[10]~feeder": 4024, "add_in_i_d[6]~feeder": 4025, "reg_no_twiddle[0][0][8]": 4026, "data_imag_o[0]~0": 4027, "b_ram_data_in_bus[95]": 4028, "WideNor1": 4029, "lpp_ram_data_out~22": 4030, "ram_data_out0[1]": 4031, "a_ram_data_in_bus[101]~feeder": 4032, "Add9~13": 4033, "sink_real[5]~input": 4034, "ram_data_out0~26": 4035, "twiddle_data[1][0][16]": 4036, "Mux44~3": 4037, "source_packet_error[0]": 4038, "a_ram_data_in_bus[25]~feeder": 4039, "lpp_ram_data_out[0][2]": 4040, "wraddress_b_bus[5]": 4041, "butterfly_st2[3][1][16]": 4042, "ram_a_not_b_vec[19]": 4043, "add_in_i_a[10]": 4044, "ram_in_reg[7][1]~feeder": 4045, "wren_a~0": 4046, "fft_real_out[11]~feeder": 4047, "Mux5~2": 4048, "b_ram_data_in_bus[15]~feeder": 4049, "Mux70~0": 4050, "ram_data_out1[11]": 4051, "sw_0_arr[1][0]": 4052, "data_in_r[5]": 4053, "ram_data_out3~26": 4054, "rdaddress_b_bus[13]": 4055, "Add17~49": 4056, "data_in_i[13]": 4057, "b_ram_data_in_bus[124]": 4058, "data_in_i[0]": 4059, "i_array_out[3][12]": 4060, "blk_done_int": 4061, "Mux80~0": 4062, "i_array_out[0][7]": 4063, "Selector2~1": 4064, "at_source_data[29]": 4065, "a_ram_data_in_bus[18]~feeder": 4066, "output_i[6]": 4067, "reg_no_twiddle[6][1][11]~feeder": 4068, "reg_no_twiddle[4][0][7]~feeder": 4069, "twiddle_data~40": 4070, "add_in_i_c[17]": 4071, "at_source_data[24]": 4072, "twiddle_data[0][1][14]~feeder": 4073, "at_source_data[18]": 4074, "lpp_ram_data_out~70": 4075, "offset_counter[2]": 4076, "b_ram_data_in_bus[87]": 4077, "swa_tdl[11][1]~feeder": 4078, "sw_0_arr[3][2]": 4079, "valid_ctrl_inter~1": 4080, "b_ram_data_in_bus[105]": 4081, "butterfly_st2[0][1][19]": 4082, "ram_data_out2[31]": 4083, "lpp_ram_data_out~85": 4084, "lpp_ram_data_out[1][6]": 4085, "butterfly_st1[1][0][5]": 4086, "result_ib[15]": 4087, "wraddress_a_bus[10]~feeder": 4088, "core_imag_in[4]": 4089, "reg_no_twiddle[3][1][4]": 4090, "swa_tdl[9][0]": 4091, "output_r[14]": 4092, "b_ram_data_in_bus[52]": 4093, "source_state.st_err": 4094, "a_ram_data_in_bus[111]": 4095, "twiddle_data~26": 4096, "reg_no_twiddle[0][1][11]": 4097, "sw_2_arr[0][1]": 4098, "Mux64~1": 4099, "Add13~61": 4100, "out_cnt~4": 4101, "sw_0_arr[5][3]": 4102, "a_ram_data_in_bus[133]~feeder": 4103, "master_sink_ena": 4104, "output_r[18]": 4105, "Selector4~3": 4106, "rdaddress_a_bus[11]": 4107, "Add10~5": 4108, "data_imag_o[15]~15": 4109, "at_sink_data_int[29]~feeder": 4110, "b_ram_data_in_bus[106]~feeder": 4111, "a_ram_data_in_bus[66]": 4112, "butterfly_st2[3][1][14]": 4113, "lpp_ram_data_out~0": 4114, "ram_data_out3~33": 4115, "twiddle_data[1][1][5]": 4116, "gain_lut_8pts~2": 4117, "data_count_int1[5]": 4118, "butterfly_st1[3][1][11]": 4119, "b_ram_data_in_bus[3]": 4120, "result_ra[17]": 4121, "butterfly_st2[3][0][5]": 4122, "a_ram_data_in_bus[88]": 4123, "data_int1[21]": 4124, "reg_no_twiddle[3][0][0]~feeder": 4125, "core_imag_in[3]~feeder": 4126, "ram_data_out2[2]": 4127, "twiddle_data[1][0][11]": 4128, "gain_lut_8pts~14": 4129, "ram_in_reg[0][15]": 4130, "ram_data_out0~4": 4131, "Add17~61": 4132, "data_int[34]": 4133, "data_real_in_reg[6]": 4134, "rdaddress_c_bus[3]~feeder": 4135, "data_real_o[15]": 4136, "ram_in_reg[3][3]~_wirecell": 4137, "wr_addr[0]": 4138, "reg_no_twiddle[1][1][14]~feeder": 4139, "add_in_r_c[15]": 4140, "butterfly_st2[2][0][14]": 4141, "out_cnt[0]": 4142, "b_ram_data_in_bus[84]~feeder": 4143, "data_in_i[12]": 4144, "data_in_i[10]": 4145, "lpp_ram_data_out~23": 4146, "butterfly_st2[1][0][2]": 4147, "sw_1_arr[7][0]": 4148, "a_ram_data_in_bus[85]": 4149, "Add15~1": 4150, "a_ram_data_in_bus[49]": 4151, "reg_no_twiddle[2][0][7]": 4152, "Mux75~2": 4153, "reg_no_twiddle[5][0][16]~feeder": 4154, "at_source_data[21]~feeder": 4155, "b_ram_data_in_bus[14]~feeder": 4156, "sink_imag[13]~input": 4157, "output_i[18]": 4158, "data_int1[12]": 4159, "a_ram_data_in_bus[45]~feeder": 4160, "twad_tdl[4][0]~feeder": 4161, "at_source_data[38]": 4162, "core_real_in[10]~feeder": 4163, "ram_data_out2~1": 4164, "reg_no_twiddle[0][1][16]": 4165, "Add7~13": 4166, "fft_real_out[16]": 4167, "lpp_ram_data_out~112": 4168, "rdaddress_b_bus[9]": 4169, "add_in_i_b[7]": 4170, "sw_0_arr[14][0]": 4171, "a_ram_data_in_bus[73]": 4172, "lpp_ram_data_out[2][19]": 4173, "data_imag_in_reg[7]": 4174, "butterfly_st2[0][0][10]": 4175, "ram_data_out0[2]": 4176, "ram_data_out0~17": 4177, "Add13~57": 4178, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2": 4179, "result_i_tmp[29]~feeder": 4180, "add_in_r_c[1]": 4181, "output_r[16]": 4182, "ram_in_reg[6][10]": 4183, "ram_data_out2[18]": 4184, "at_sink_data_int[1]~feeder": 4185, "lpp_ram_data_out[2][34]": 4186, "p~0": 4187, "add_in_i_a[15]": 4188, "twad_tdl[3][2]": 4189, "b_ram_data_in_bus[101]~feeder": 4190, "ram_data_out0[29]": 4191, "add_in_r_d[2]": 4192, "result_r_tmp[29]~feeder": 4193, "a_ram_data_in_bus[87]": 4194, "blk_exp_acc[0]~1": 4195, "at_sink_data_int[29]": 4196, "i_array_out[0][3]": 4197, "lpp_ram_data_out[1][16]": 4198, "Add11~73": 4199, "data_in_i[2]": 4200, "add_in_i_c[1]": 4201, "Mux140~0": 4202, "ram_in_reg[2][3]~feeder": 4203, "a_ram_data_in_bus[106]~feeder": 4204, "reg_no_twiddle[5][0][12]~feeder": 4205, "output_r[6]": 4206, "tdl_arr[4][1]": 4207, "b_ram_data_in_bus[132]": 4208, "reg_no_twiddle[3][1][14]": 4209, "reg_no_twiddle[3][0][14]": 4210, "b_ram_data_in_bus[34]": 4211, "del_npi_cnt[2]": 4212, "data_real_in_reg[2]~feeder": 4213, "tdl_arr[0][17]~feeder": 4214, "result_rb[3]": 4215, "b_ram_data_in_bus[38]~feeder": 4216, "data_count_sig[4]~2": 4217, "twiddle_data~3": 4218, "lpp_ram_data_out[3][1]": 4219, "butterfly_st1[2][1][15]": 4220, "Mux44~2": 4221, "Add9~9": 4222, "swd_tdl[10][1]": 4223, "i_array_out[0][6]": 4224, "swd_tdl[0][0]": 4225, "butterfly_st2[1][1][2]": 4226, "a_ram_data_in_bus[101]": 4227, "twiddle_data[2][1][8]": 4228, "twiddle_data~13": 4229, "a_ram_data_in_bus[52]~feeder": 4230, "a_ram_data_in_bus[137]~feeder": 4231, "Add16~61": 4232, "reg_no_twiddle[1][0][15]~feeder": 4233, "swa_tdl[14][0]": 4234, "p_tdl[4][1]": 4235, "reg_no_twiddle[3][1][8]": 4236, "reg_no_twiddle[3][1][8]~feeder": 4237, "k_count[0]": 4238, "reg_no_twiddle[2][0][3]": 4239, "result_rb[4]": 4240, "core_imag_in[17]": 4241, "a_ram_data_in_bus[139]~feeder": 4242, "add_in_i_a[8]~feeder": 4243, "ram_in_reg[5][11]": 4244, "reg_no_twiddle[4][1][3]": 4245, "a_ram_data_in_bus[112]": 4246, "twiddle_data[2][0][3]": 4247, "result_i_tmp[12]": 4248, "butterfly_st1[2][1][6]": 4249, "Mux50~2": 4250, "lpp_ram_data_out[1][18]": 4251, "twiddle_data[2][1][9]~feeder": 4252, "sink_real[1]~input": 4253, "valid_ctrl_int": 4254, "swd_tdl[5][0]": 4255, "sw_1_arr[9][1]": 4256, "Add8~29": 4257, "lpp_ram_data_out~110": 4258, "r_array_out[3][2]": 4259, "Add17~17": 4260, "butterfly_st1[2][0][2]": 4261, "add_in_r_c[4]": 4262, "data_int[1]": 4263, "add_in_r_d[5]~feeder": 4264, "r_array_out[3][3]": 4265, "ram_data_out2[0]": 4266, "i_array_out[3][2]": 4267, "reg_no_twiddle[1][0][11]": 4268, "i_array_out[1][7]": 4269, "data_int[23]": 4270, "lpp_ram_data_out[1][19]": 4271, "sw_0_arr[6][1]": 4272, "ram_data_out2~30": 4273, "ram_data_out0[15]": 4274, "a_ram_data_in_bus[32]": 4275, "butterfly_st2[0][0][17]": 4276, "Mux4~3": 4277, "ram_a_not_b_vec[12]": 4278, "add_in_i_c[12]~feeder": 4279, "Mux61~2": 4280, "ram_in_reg[0][6]": 4281, "Add4~49": 4282, "at_source_data[5]": 4283, "ram_a_not_b_vec~23": 4284, "lut_out_tmp[1]": 4285, "empty_dff": 4286, "i_array_out[2][16]~0": 4287, "reg_no_twiddle[0][0][15]": 4288, "ram_a_not_b_vec[16]": 4289, "fft_real_out[6]~feeder": 4290, "wraddress_a_bus[12]~feeder": 4291, "butterfly_st2[3][0][13]": 4292, "result_r_tmp[32]~feeder": 4293, "reg_no_twiddle[5][0][11]": 4294, "butterfly_st1[3][1][16]": 4295, "gain_lut_blk[2]": 4296, "b_ram_data_in_bus[137]": 4297, "ram_in_reg[4][17]~feeder": 4298, "Mux36~4": 4299, "result_ia[0]": 4300, "a_ram_data_in_bus[1]": 4301, "swa_tdl[12][1]": 4302, "Mux68~1": 4303, "add_in_r_d[7]~feeder": 4304, "a_ram_data_in_bus[59]~feeder": 4305, "butterfly_st1[3][1][8]": 4306, "sink_real[0]~input": 4307, "a_ram_data_in_bus[30]~feeder": 4308, "sink_real[7]~input": 4309, "tdl_arr[13]~feeder": 4310, "butterfly_st1[1][1][14]": 4311, "a_ram_data_in_bus[125]": 4312, "butterfly_st1[0][0][11]": 4313, "Mux48~1": 4314, "b_ram_data_in_bus[35]": 4315, "Mux46~3": 4316, "twiddle_data~49": 4317, "source_exp[5]~output": 4318, "lpp_count~0": 4319, "butterfly_st2[1][1][6]": 4320, "reg_no_twiddle[3][1][7]~feeder": 4321, "r_array_out[2][8]": 4322, "fft_imag_out[16]": 4323, "reg_no_twiddle[4][0][8]": 4324, "add_in_r_a[4]": 4325, "b_ram_data_in_bus[115]~feeder": 4326, "twiddle_data[1][1][1]~feeder": 4327, "swd_tdl[4][1]": 4328, "p_tdl[10][1]": 4329, "add_in_i_d[0]": 4330, "Mux37~1": 4331, "Mux57~3": 4332, "result_rb[12]": 4333, "data_in_r[10]": 4334, "reg_no_twiddle[5][0][7]~feeder": 4335, "b_ram_data_in_bus[104]": 4336, "Mux74~2": 4337, "a_ram_data_in_bus[2]~feeder": 4338, "reg_no_twiddle[3][0][1]": 4339, "Add4~2": 4340, "a_ram_data_in_bus[15]~feeder": 4341, "add_in_i_d[8]~feeder": 4342, "data_in_r[15]~feeder": 4343, "b_ram_data_in_bus[54]": 4344, "Selector3~3": 4345, "source_eop~output": 4346, "ram_data_out3[16]": 4347, "swa_tdl[8][0]~feeder": 4348, "twiddle_data~42": 4349, "blk_exp~4": 4350, "ram_data_out0[34]": 4351, "data_imag_in_reg[5]": 4352, "a_ram_data_in_bus[95]": 4353, "sw_0_arr[12][0]": 4354, "butterfly_st1[0][1][0]": 4355, "r_array_out[0][3]~feeder": 4356, "ram_data_out1~9": 4357, "reg_no_twiddle[1][0][12]~feeder": 4358, "swd_tdl[1][1]": 4359, "exponent_out~2": 4360, "butterfly_st2[2][0][17]": 4361, "r_array_out[0][9]": 4362, "sw_0_arr[14][2]~feeder": 4363, "Equal4~0": 4364, "twiddle_data[0][0][6]": 4365, "k_state.HOLD~0": 4366, "wr_address_i_int[3]": 4367, "reg_no_twiddle[6][0][17]~feeder": 4368, "Mux89~2": 4369, "reg_no_twiddle[5][0][0]": 4370, "lpp_count_offset[0]": 4371, "Mux67~2": 4372, "b_ram_data_in_bus[44]~feeder": 4373, "Add2~61": 4374, "a_ram_data_in_bus[135]": 4375, "data_in_r[8]~feeder": 4376, "Add6~29": 4377, "ram_in_reg[0][16]": 4378, "ram_data_out3[33]": 4379, "b_ram_data_in_bus[58]~feeder": 4380, "Mux88~0": 4381, "Mux81~1": 4382, "reg_no_twiddle[4][1][6]": 4383, "reg_no_twiddle[2][1][12]~feeder": 4384, "add_in_r_b[1]": 4385, "reg_no_twiddle[6][0][16]": 4386, "ram_a_not_b_vec~12": 4387, "source_state.run1": 4388, "butterfly_st1[3][0][13]": 4389, "add_in_i_c[5]": 4390, "sw_0_arr[6][0]~feeder": 4391, "str_count_en": 4392, "a_ram_data_in_bus[97]": 4393, "sw_r_tdl[1][1]": 4394, "add_in_r_c[2]~feeder": 4395, "core_real_in[5]": 4396, "ram_data_out3~27": 4397, "lpp_ram_data_out[1][28]": 4398, "a_ram_data_in_bus[135]~feeder": 4399, "lpp_ram_data_out[2][25]": 4400, "Add16~49": 4401, "reg_no_twiddle[6][0][1]": 4402, "r_array_out[2][14]": 4403, "fft_s2_cur.LPP_C_OUTPUT~0": 4404, "b_ram_data_in_bus[140]": 4405, "Mux41~1": 4406, "lpp_ram_data_out~53": 4407, "data_int[38]~feeder": 4408, "a_ram_data_in_bus[13]~feeder": 4409, "result_ib[8]": 4410, "b_ram_data_in_bus[126]~feeder": 4411, "sw_0_arr[10][0]": 4412, "Mux74~3": 4413, "at_sink_ready_s": 4414, "lpp_ram_data_out[1][24]": 4415, "a_ram_data_in_bus[31]~feeder": 4416, "sw_0_arr[12][2]~feeder": 4417, "butterfly_st2[2][1][12]": 4418, "fft_imag_out[3]": 4419, "at_source_data[15]": 4420, "ram_data_out3[27]": 4421, "ram_a_not_b_vec[20]": 4422, "Mux39~1": 4423, "Mux43~3": 4424, "next_block_d2": 4425, "Mux0~3": 4426, "tdl_arr[7]~feeder": 4427, "result_ra[15]": 4428, "butterfly_st2[1][0][3]": 4429, "i_array_out[2][6]": 4430, "Mux135~2": 4431, "result_i_tmp[22]": 4432, "Add10~69": 4433, "Add8~45": 4434, "output_i[4]": 4435, "reg_no_twiddle[4][1][1]": 4436, "twiddle_data~2": 4437, "Add2~57": 4438, "ram_data_out2~7": 4439, "lpp_ram_data_out~63": 4440, "b_ram_data_in_bus[61]": 4441, "data_int[22]~feeder": 4442, "add_in_i_c[7]~feeder": 4443, "gain_lut_8pts[0]": 4444, "add_in_i_c[15]~feeder": 4445, "lpp_ram_data_out[3][12]": 4446, "core_imag_in[16]": 4447, "source_imag[17]~output": 4448, "reg_no_twiddle[6][1][2]~feeder": 4449, "result_r_tmp[27]~feeder": 4450, "reg_no_twiddle[4][1][7]~feeder": 4451, "b_ram_data_in_bus[15]": 4452, "sw_1_arr[13][0]": 4453, "lpp_ram_data_out[2][8]": 4454, "butterfly_st1[2][1][17]": 4455, "swd_tdl[16][0]": 4456, "offset_counter[3]": 4457, "inverse~input": 4458, "ram_data_out1~32": 4459, "ram_data_out2~26": 4460, "swd_tdl[10][0]": 4461, "data_real_o[14]": 4462, "ram_data_out3~16": 4463, "Add12~33": 4464, "data_count_sig[5]~0": 4465, "data_int1[25]~feeder": 4466, "twiddle_data[0][1][15]": 4467, "b_ram_data_in_bus[70]~feeder": 4468, "data_in_i[12]~feeder": 4469, "a_ram_data_in_bus[116]~feeder": 4470, "data_imag_in_reg[14]": 4471, "data_int1[20]": 4472, "tdl_arr[12]~feeder": 4473, "result_rb[8]": 4474, "reg_no_twiddle[1][1][6]~feeder": 4475, "wren_a[0]": 4476, "lpp_ram_data_out[2][3]": 4477, "data_imag_o[17]~17": 4478, "ram_data_out2~9": 4479, "en_i~0": 4480, "at_source_data[1]": 4481, "lpp_ram_data_out[2][20]": 4482, "twiddle_data[2][0][11]": 4483, "twiddle_data[2][1][1]": 4484, "ram_data_out2[24]": 4485, "Add5~45": 4486, "data_take": 4487, "reg_no_twiddle[2][0][13]~feeder": 4488, "reg_no_twiddle[6][0][7]": 4489, "add_in_r_d[10]~feeder": 4490, "ram_data_out1[27]": 4491, "a_ram_data_in_bus[22]": 4492, "reg_no_twiddle[6][1][14]": 4493, "add_in_i_d[8]": 4494, "a_ram_data_in_bus[26]~feeder": 4495, "add_in_i_b[5]": 4496, "data_imag_o[12]": 4497, "core_imag_in[13]~feeder": 4498, "blk_exp_accum[3]": 4499, "twiddle_data~1": 4500, "butterfly_st1[0][1][11]": 4501, "butterfly_st1[3][1][1]": 4502, "fft_real_out[17]~feeder": 4503, "reg_no_twiddle[4][1][8]~feeder": 4504, "butterfly_st1[3][0][14]": 4505, "ram_data_out3~13": 4506, "ram_data_out0~5": 4507, "twiddle_data[1][1][4]~feeder": 4508, "butterfly_st2[0][0][4]": 4509, "Mux86~0": 4510, "wren[0]": 4511, "data_rdy_vec[0]": 4512, "twiddle_data~36": 4513, "out_cnt~2": 4514, "result_ra[18]": 4515, "lpp_ram_data_out[1][33]": 4516, "add_in_i_b[13]": 4517, "data_real_o[10]~feeder": 4518, "reg_no_twiddle[3][0][11]~feeder": 4519, "a_ram_data_in_bus[65]": 4520, "Mux95~0": 4521, "lpp_ram_data_out~43": 4522, "Mux126~0": 4523, "swa_tdl[2][1]": 4524, "ram_data_out1[1]": 4525, "butterfly_st1[0][0][13]": 4526, "data_in_i[3]~feeder": 4527, "fft_real_out[15]": 4528, "lpp_ram_data_out~17": 4529, "twad_temp[2]": 4530, "a_ram_data_in_bus[124]": 4531, "b_ram_data_in_bus[67]~feeder": 4532, "sw_3_arr[10][1]~feeder": 4533, "sink_real[16]~input": 4534, "ram_data_out2~21": 4535, "butterfly_st2[2][1][9]": 4536, "butterfly_st2[1][1][5]": 4537, "butterfly_st1[2][1][8]": 4538, "lpp_ram_data_out[0][12]": 4539, "twiddle_data~16": 4540, "reg_no_twiddle[1][1][14]": 4541, "ram_data_out0[19]": 4542, "fft_s2_cur.IDLE~1": 4543, "twad_temp[0]": 4544, "a_ram_data_in_bus[53]": 4545, "reg_no_twiddle[5][1][5]": 4546, "lpp_ram_data_out[2][0]": 4547, "i_array_out[3][6]": 4548, "wraddress_b_bus[12]": 4549, "gain_lut_8pts~5": 4550, "twiddle_data[2][0][0]": 4551, "Add7~45": 4552, "ram_data_out1~24": 4553, "at_source_data[34]": 4554, "Add5~57": 4555, "lpp_ram_data_out~111": 4556, "b_ram_data_in_bus[121]": 4557, "add_in_i_c[12]": 4558, "add_in_r_d[15]": 4559, "Mux27~0": 4560, "at_sink_data_int[4]": 4561, "Mux64~3": 4562, "core_real_in[11]~feeder": 4563, "twiddle_data[1][1][4]": 4564, "i_array_out[0][8]": 4565, "reg_no_twiddle[1][1][5]": 4566, "butterfly_st1[2][1][12]": 4567, "lpp_ram_data_out~104": 4568, "Mux80~1": 4569, "sw_1_arr[5][1]": 4570, "r_array_out[2][5]": 4571, "twiddle_data[1][0][5]~feeder": 4572, "twad_tdl[4][0]": 4573, "Mux72~2": 4574, "butterfly_st2[0][1][15]": 4575, "lpp_ram_data_out[1][10]": 4576, "data_int1[31]~feeder": 4577, "lpp_ram_data_out[1][9]": 4578, "fft_imag_out[6]~feeder": 4579, "b_ram_data_in_bus[140]~feeder": 4580, "i_array_out[0][5]": 4581, "ram_data_out1~33": 4582, "ram_data_out0~2": 4583, "data_imag_o[13]": 4584, "sw_1_arr[8][0]": 4585, "gain_lut_8pts~6": 4586, "ram_data_out3[5]": 4587, "sink_real[14]~input": 4588, "was_stalled": 4589, "blk_done_int~0": 4590, "lpp_count_offset[2]": 4591, "sink_real[15]~input": 4592, "butterfly_st2[2][1][18]": 4593, "butterfly_st2[0][0][8]": 4594, "p_tdl[11][1]": 4595, "b_ram_data_in_bus[143]~feeder": 4596, "a_ram_data_in_bus[133]": 4597, "twiddle_data[0][1][4]": 4598, "sw_1_arr[10][0]~feeder": 4599, "ram_in_reg[7][3]": 4600, "a_ram_data_in_bus[114]": 4601, "a_ram_data_in_bus[105]": 4602, "tdl_arr[1][2]~feeder": 4603, "add_in_i_c[11]~feeder": 4604, "core_real_in[4]~feeder": 4605, "sw_0_arr[3][3]": 4606, "twiddle_data~18": 4607, "sw_0_arr[7][0]": 4608, "reg_no_twiddle[2][0][3]~feeder": 4609, "ram_data_out1[2]": 4610, "b_ram_data_in_bus[41]~feeder": 4611, "butterfly_st1[3][1][18]": 4612, "Mux90~0": 4613, "ram_data_out2[16]": 4614, "_~0": 4615, "Add6~1": 4616, "butterfly_st1[0][1][13]": 4617, "lpp_ram_data_out~79": 4618, "ram_in_reg[4][9]~feeder": 4619, "Selector2~3": 4620, "fft_imag_out[11]": 4621, "ram_data_out2[32]": 4622, "a_ram_data_in_bus[71]": 4623, "a_ram_data_in_bus[142]": 4624, "core_real_in[3]": 4625, "lpp_ram_data_out[3][18]": 4626, "lpp_ram_data_out[2][7]": 4627, "b_ram_data_in_bus[138]~feeder": 4628, "Mux51~0": 4629, "Add17~5": 4630, "reg_no_twiddle[4][1][3]~feeder": 4631, "butterfly_st1[1][0][1]": 4632, "Add11~1": 4633, "reg_no_twiddle[4][0][12]": 4634, "a_ram_data_in_bus[42]": 4635, "a_ram_data_in_bus[80]~feeder": 4636, "butterfly_st2[1][1][11]": 4637, "fifo_wrreq~0": 4638, "sw_0_arr[15][0]": 4639, "sop": 4640, "at_sink_data_int[27]~feeder": 4641, "r_array_out[0][0]": 4642, "b_ram_data_in_bus[93]~feeder": 4643, "butterfly_st1[1][0][10]": 4644, "Mux113~0": 4645, "twad_tdl[3][3]~feeder": 4646, "ram_data_out1[0]": 4647, "Mux72~3": 4648, "b_ram_data_in_bus[115]": 4649, "butterfly_st2[0][1][2]": 4650, "blk_exp_accum[5]": 4651, "lpp_ram_data_out~8": 4652, "add_in_r_c[12]~feeder": 4653, "fft_imag_out[12]": 4654, "r_array_out[2][13]": 4655, "b_ram_data_in_bus[41]": 4656, "Add11~77": 4657, "twiddle_data[0][0][7]": 4658, "ram_data_out1~23": 4659, "sw_0_arr[14][1]~feeder": 4660, "sw_3_arr[8][1]": 4661, "data_int1[11]": 4662, "data_count_int[4]": 4663, "i_array_out[1][1]": 4664, "b_ram_data_in_bus[107]~feeder": 4665, "result_ia[10]": 4666, "result_i_tmp[34]~feeder": 4667, "twad_tdl[0][2]": 4668, "b_ram_data_in_bus[65]~feeder": 4669, "Mux55~3": 4670, "Mux12~3": 4671, "sw_1_arr[6][1]": 4672, "butterfly_st2[2][1][6]": 4673, "ram_a_not_b_vec[6]": 4674, "a_ram_data_in_bus[50]~feeder": 4675, "twiddle_data[2][1][6]": 4676, "Mux56~3": 4677, "butterfly_st1[2][0][7]": 4678, "lpp_ram_data_out[1][15]": 4679, "b_ram_data_in_bus[63]": 4680, "lpp_ram_data_out~101": 4681, "r_array_out[1][14]": 4682, "add_in_r_c[0]~feeder": 4683, "add_in_r_c[5]": 4684, "ram_data_out3~29": 4685, "p_tdl[8][0]": 4686, "i_array_out[1][12]": 4687, "swd_tdl[2][1]~feeder": 4688, "Add10~49": 4689, "b_ram_data_in_bus[82]~feeder": 4690, "reg_no_twiddle[0][1][4]": 4691, "ram_a_not_b_vec~0": 4692, "twiddle_data[2][1][7]": 4693, "Mux40~2": 4694, "add_in_r_a[11]": 4695, "reg_no_twiddle[1][0][17]~feeder": 4696, "output_r[13]": 4697, "data_real_o[12]~feeder": 4698, "lpp_ram_data_out[1][1]": 4699, "reg_no_twiddle[6][1][17]": 4700, "b_ram_data_in_bus[109]~feeder": 4701, "reg_no_twiddle[5][0][8]": 4702, "Add12~37": 4703, "sink_imag[17]~input": 4704, "ram_data_out3~4": 4705, "a_ram_data_in_bus[103]": 4706, "sw_0_arr[14][2]": 4707, "Add13~49": 4708, "reg_no_twiddle[3][0][6]": 4709, "Add8~65": 4710, "ram_in_reg[5][8]~feeder": 4711, "sink_imag[3]~input": 4712, "p_tdl[4][0]": 4713, "ram_in_reg[7][11]~feeder": 4714, "Mux84~1": 4715, "sw_3_arr[15][1]": 4716, "ram_data_out3~17": 4717, "Add0~25": 4718, "data_imag_in_reg[8]": 4719, "data_imag_o[17]": 4720, "rdaddress_a_bus[9]": 4721, "ram_in_reg[5][15]~feeder": 4722, "add_in_i_c[17]~feeder": 4723, "sw_3_arr[6][1]~feeder": 4724, "lpp_ram_data_out[3][9]": 4725, "butterfly_st1[3][0][17]": 4726, "Mux15~3": 4727, "sw_1_arr[0][1]": 4728, "data_in_i[14]": 4729, "gain_lut_8pts~8": 4730, "at_sink_data_int[10]": 4731, "Add5~53": 4732, "output_r[15]": 4733, "Mux12~2": 4734, "Mux68~0": 4735, "a_ram_data_in_bus[93]~feeder": 4736, "twiddle_data[1][1][15]~feeder": 4737, "twiddle_data~27": 4738, "result_ia[4]": 4739, "a_ram_data_in_bus[112]~feeder": 4740, "Selector5~1": 4741, "anb": 4742, "tdl_arr[8]~feeder": 4743, "reg_no_twiddle[0][1][5]": 4744, "ram_data_out1[19]": 4745, "blk_exp~6": 4746, "data_count_int1[3]": 4747, "result_i_tmp[20]": 4748, "result_ib[12]": 4749, "reg_no_twiddle[2][1][11]~feeder": 4750, "a_ram_data_in_bus[27]": 4751, "Add13~1": 4752, "twiddle_data~38": 4753, "Add1~3": 4754, "Add17~45": 4755, "twiddle_data[0][1][0]~feeder": 4756, "valid_ctrl_int1": 4757, "swd_tdl[0][1]": 4758, "Mux38~2": 4759, "a_ram_data_in_bus[73]~feeder": 4760, "a_ram_data_in_bus[37]~feeder": 4761, "Mux47~1": 4762, "b_ram_data_in_bus[71]~feeder": 4763, "ram_data_out3~3": 4764, "ram_data_out3~35": 4765, "ram_data_out0[9]": 4766, "r_array_out[2][11]": 4767, "wd_vec[1]~feeder": 4768, "twiddle_data[0][1][6]": 4769, "sw_2_arr[10][1]~feeder": 4770, "add_in_i_b[16]": 4771, "fft_real_out[3]": 4772, "lpp_ram_data_out~37": 4773, "r_array_out[1][13]": 4774, "Mux13~3": 4775, "ram_data_out0[33]": 4776, "ram_data_out0~24": 4777, "lpp_ram_data_out[2][16]": 4778, "data_rdy_vec[8]": 4779, "ram_data_out3~12": 4780, "a_ram_data_in_bus[12]~feeder": 4781, "at_source_data[25]": 4782, "Mux58~2": 4783, "twiddle_data~4": 4784, "at_source_data[32]": 4785, "add_in_r_b[0]~feeder": 4786, "a_ram_data_in_bus[86]~feeder": 4787, "Add2~37": 4788, "ram_a_not_b_vec~6": 4789, "lpp_ram_data_out~29": 4790, "a_ram_data_in_bus[94]": 4791, "Add14~37": 4792, "ram_in_reg[7][5]~feeder": 4793, "b_ram_data_in_bus[121]~feeder": 4794, "ram_data_out0~9": 4795, "Add7~37": 4796, "at_sink_ready_s~0": 4797, "lpp_ram_data_out[2][33]": 4798, "lpp_ram_data_out~115": 4799, "output_r[17]": 4800, "Mux5~3": 4801, "del_np_cnt~3": 4802, "stall_int": 4803, "at_source_error[1]~feeder": 4804, "i_array_out[0][12]": 4805, "data_real_o[17]~feeder": 4806, "core_real_in[2]": 4807, "ram_data_out2[3]": 4808, "butterfly_st2[3][1][9]": 4809, "a_ram_data_in_bus[36]": 4810, "data_imag_o[8]": 4811, "lpp_ram_data_out[1][34]": 4812, "Mux5~1": 4813, "butterfly_st2[2][0][18]": 4814, "usedw_is_0_dff": 4815, "add_in_i_a[7]": 4816, "p_tdl[11][0]": 4817, "at_source_data[15]~feeder": 4818, "p[0]": 4819, "reg_no_twiddle[5][1][12]~feeder": 4820, "butterfly_st1[1][0][0]": 4821, "Add5~65": 4822, "a_ram_data_in_bus[78]~feeder": 4823, "ram_data_out3~15": 4824, "Add8~25": 4825, "i_array_out[1][3]~feeder": 4826, "b_ram_data_in_bus[107]": 4827, "butterfly_st2[1][0][18]": 4828, "r_array_out[0][1]": 4829, "data_real_o[17]": 4830, "ram_a_not_b_vec[24]": 4831, "ram_data_out2[20]": 4832, "sw_0_arr[15][2]~feeder": 4833, "add_in_i_c[0]~feeder": 4834, "reg_no_twiddle[2][1][1]": 4835, "Add10~9": 4836, "source_real[7]~output": 4837, "lpp_ram_data_out[3][5]": 4838, "source_real[0]~output": 4839, "Mux46~1": 4840, "Mux134~3": 4841, "lpp_ram_data_out~88": 4842, "add_in_r_b[12]": 4843, "Add12~13": 4844, "butterfly_st2[3][1][12]": 4845, "data_int1[25]": 4846, "ram_in_reg[1][9]~feeder": 4847, "ram_data_out2[27]": 4848, "lpp_ram_data_out[3][6]": 4849, "a_ram_data_in_bus[39]~feeder": 4850, "b_ram_data_in_bus[126]": 4851, "gen_M4K:cos_1n": 4852, "lpp_ram_data_out[2][11]": 4853, "source_imag[4]~output": 4854, "data_int[26]": 4855, "p_tdl[1][1]": 4856, "out_cnt~3": 4857, "add_in_i_b[17]": 4858, "add_in_i_b[1]": 4859, "b_ram_data_in_bus[17]~feeder": 4860, "butterfly_st2[0][1][18]": 4861, "twad_tdl[5][2]": 4862, "sink_ready_ctrl~0": 4863, "lpp_ram_data_out~13": 4864, "add_in_r_c[7]~feeder": 4865, "source_imag[5]~output": 4866, "Mux84~3": 4867, "lpp_ram_data_out[1][12]": 4868, "b_ram_data_in_bus[89]~feeder": 4869, "wr_addr[1]": 4870, "add_in_i_c[10]~feeder": 4871, "lpp_ram_data_out[3][4]": 4872, "lpp_ram_data_out~40": 4873, "ram_data_out1~21": 4874, "a_ram_data_in_bus[8]": 4875, "twiddle_data~8": 4876, "wr_address_i_int[0]": 4877, "sink_error[1]~input": 4878, "at_source_data[41]~feeder": 4879, "at_source_data[7]": 4880, "reg_no_twiddle[1][0][13]~feeder": 4881, "butterfly_st1[2][1][11]": 4882, "butterfly_st1[0][0][3]": 4883, "swa_tdl[0][1]~feeder": 4884, "r_array_out[3][4]": 4885, "reg_no_twiddle[4][1][6]~feeder": 4886, "a_ram_data_in_bus[121]": 4887, "ram_data_out1[34]": 4888, "output_i[12]": 4889, "data_imag_o[14]~14": 4890, "i_array_out[3][17]": 4891, "data_real_o[0]": 4892, "data_real_in_reg[11]~feeder": 4893, "b_ram_data_in_bus[134]~feeder": 4894, "a_ram_data_in_bus[47]": 4895, "twiddle_data~33": 4896, "reg_no_twiddle[2][0][1]": 4897, "swd_tdl[14][1]": 4898, "butterfly_st1[1][0][18]": 4899, "b_ram_data_in_bus[51]": 4900, "a_ram_data_in_bus[80]": 4901, "Mux87~0": 4902, "twiddle_data[2][1][5]": 4903, "reg_no_twiddle[5][1][6]": 4904, "data_int[40]": 4905, "core_real_in[17]": 4906, "sw_3_arr[3][1]~feeder": 4907, "reg_no_twiddle[2][1][10]": 4908, "lpp_ram_data_out~31": 4909, "lpp_ram_data_out~113": 4910, "fft_real_out[13]": 4911, "tdl_arr[3][0]": 4912, "reg_no_twiddle[6][1][9]": 4913, "source_imag[14]~output": 4914, "lpp_ram_data_out~134": 4915, "a_ram_data_in_bus[110]": 4916, "a_ram_data_in_bus[82]": 4917, "lpp_ram_data_out[0][5]": 4918, "data_int1[29]~feeder": 4919, "ram_in_reg[6][17]~feeder": 4920, "lpp_ram_data_out~73": 4921, "reg_no_twiddle[6][0][8]": 4922, "reg_no_twiddle[5][1][10]~feeder": 4923, "lpp_ram_data_out[2][28]": 4924, "at_sink_data_int[17]": 4925, "butterfly_st1[2][1][7]": 4926, "add_in_r_c[6]~feeder": 4927, "tdl_arr[15]": 4928, "data_int[13]": 4929, "Mux7~1": 4930, "reg_no_twiddle[1][1][0]": 4931, "result_rb[0]": 4932, "core_imag_in[13]": 4933, "sign_sel[0]": 4934, "ram_data_out2[26]": 4935, "fft_imag_out[2]": 4936, "k~4": 4937, "reg_no_twiddle[2][0][5]": 4938, "sw_1_arr[2][1]~feeder": 4939, "ram_data_out2[21]": 4940, "reg_no_twiddle[5][0][8]~feeder": 4941, "Add13~29": 4942, "Mux40~3": 4943, "_~1": 4944, "lpp_ram_data_out~3": 4945, "Add0~33": 4946, "data_real_o[3]": 4947, "ram_in_reg[2][2]~feeder": 4948, "gain_lut_8pts~13": 4949, "lpp_ram_data_out~66": 4950, "wraddress_a_bus[12]": 4951, "twiddle_data~29": 4952, "a_ram_data_in_bus[45]": 4953, "lpp_ram_data_out[2][5]": 4954, "lpp_ram_data_out[0][0]": 4955, "butterfly_st2[3][1][4]": 4956, "add_in_r_b[15]": 4957, "ram_data_out1~28": 4958, "a_ram_data_in_bus[5]~feeder": 4959, "twiddle_data[1][1][8]": 4960, "b_ram_data_in_bus[0]~feeder": 4961, "butterfly_st2[2][0][3]": 4962, "sink_real[2]~input": 4963, "ram_in_reg[5][5]~feeder": 4964, "Mux17~2": 4965, "at_source_data[9]": 4966, "butterfly_st1[2][0][14]": 4967, "data_int1[6]": 4968, "i_array_out[1][8]": 4969, "k_state.HOLD": 4970, "butterfly_st1[3][1][13]": 4971, "reg_no_twiddle[6][0][0]": 4972, "reg_no_twiddle[2][1][2]": 4973, "twiddle_data[2][1][10]": 4974, "lpp_count_offset[5]": 4975, "b_ram_data_in_bus[103]": 4976, "a_ram_data_in_bus[98]~feeder": 4977, "r_array_out[1][2]": 4978, "reg_no_twiddle[6][1][7]": 4979, "ram_in_reg[3][1]~feeder": 4980, "data_real_o[13]": 4981, "twad_tdl[0][1]": 4982, "lpp_ram_data_out[2][9]": 4983, "ram_data_out2~6": 4984, "Mux64~2": 4985, "lpp_ram_data_out~91": 4986, "add_in_r_c[1]~feeder": 4987, "a_ram_data_in_bus[70]~feeder": 4988, "b_ram_data_in_bus[19]": 4989, "a_ram_data_in_bus[134]~feeder": 4990, "lpp_ram_data_out~14": 4991, "data_real_in_reg[5]~feeder": 4992, "lpp_ram_data_out~16": 4993, "lpp_ram_data_out~81": 4994, "tdl_arr[1][4]~feeder": 4995, "butterfly_st1[3][0][2]": 4996, "b_ram_data_in_bus[92]~feeder": 4997, "fft_dirn_held_o2~0": 4998, "butterfly_st1[3][0][4]": 4999, "blk_exp_acc[2]": 5000, "b_ram_data_in_bus[51]~feeder": 5001, "oe": 5002, "ram_data_out0~12": 5003, "butterfly_st2[0][0][18]": 5004, "add_in_i_b[3]~feeder": 5005, "butterfly_st1[1][1][17]": 5006, "Mux42~2": 5007, "fft_s2_cur.LAST_LPP_C": 5008, "add_in_r_d[7]": 5009, "twiddle_data~34": 5010, "b_ram_data_in_bus[120]~feeder": 5011, "twiddle_data[1][0][7]~feeder": 5012, "butterfly_st1[3][1][14]": 5013, "Mux86~1": 5014, "a_ram_data_in_bus[77]~feeder": 5015, "data_real_in_reg[12]": 5016, "lpp_ram_data_out[3][3]": 5017, "Add10~29": 5018, "twiddle_data[1][0][10]": 5019, "butterfly_st2[1][1][12]": 5020, "b_ram_data_in_bus[2]~feeder": 5021, "at_source_data[7]~feeder": 5022, "output_r[19]": 5023, "b_ram_data_in_bus[119]": 5024, "reg_no_twiddle[3][0][12]": 5025, "b_ram_data_in_bus[117]": 5026, "Mux11~3": 5027, "butterfly_st2[3][0][9]": 5028, "Mux61~1": 5029, "p_tdl[3][1]~feeder": 5030, "a_ram_data_in_bus[58]~feeder": 5031, "reg_no_twiddle[0][0][0]": 5032, "Add8~73": 5033, "Add13~17": 5034, "r_array_out[3][9]": 5035, "twiddle_data~50": 5036, "Add1~4": 5037, "b_ram_data_in_bus[74]~feeder": 5038, "lpp_ram_data_out[3][19]": 5039, "bfp~0": 5040, "core_imag_in[14]~feeder": 5041, "swd_tdl[13][1]": 5042, "Add16~57": 5043, "at_sink_data_int[31]": 5044, "add_in_i_d[10]~feeder": 5045, "add_in_r_b[2]~feeder": 5046, "Mux39~2": 5047, "a_ram_data_in_bus[82]~feeder": 5048, "add_in_r_d[14]": 5049, "butterfly_st2[1][0][14]": 5050, "a_ram_data_in_bus[62]~feeder": 5051, "a_ram_data_in_bus[143]": 5052, "p_tdl[6][1]~feeder": 5053, "lpp_ram_data_out~33": 5054, "WideNor1~_wirecell": 5055, "lpp_ram_data_out[3][25]": 5056, "a_ram_data_in_bus[8]~feeder": 5057, "lpp_ram_data_out~124": 5058, "data_count_int[1]": 5059, "ram_in_reg[7][6]~feeder": 5060, "ram_data_out3[17]": 5061, "core_real_in[14]~feeder": 5062, "Mux18~1": 5063, "a_ram_data_in_bus[102]~feeder": 5064, "butterfly_st2[2][0][5]": 5065, "ram_data_out3[4]": 5066, "b_ram_data_in_bus[113]~feeder": 5067, "sw_0_arr[9][1]": 5068, "butterfly_st1[1][1][8]": 5069, "Add9~2": 5070, "data_real_o[16]": 5071, "butterfly_st2[1][1][10]": 5072, "lpp_ram_data_out~118": 5073, "Mux60~1": 5074, "data_imag_o[6]": 5075, "data_int[12]": 5076, "butterfly_st1[0][0][0]~feeder": 5077, "lpp_ram_data_out[0][3]": 5078, "reg_no_twiddle[3][1][11]~feeder": 5079, "data_imag_o[6]~6": 5080, "a_ram_data_in_bus[122]~feeder": 5081, "Add2~29": 5082, "p_tdl[2][1]~feeder": 5083, "data_imag_o[4]": 5084, "data_int1[17]": 5085, "Add5~37": 5086, "reg_no_twiddle[2][1][4]": 5087, "a_ram_data_in_bus[74]~feeder": 5088, "b_ram_data_in_bus[30]": 5089, "b_ram_data_in_bus[90]~feeder": 5090, "swa_tdl[14][0]~feeder": 5091, "twad_tdl[1][0]": 5092, "at_sink_data_int[27]": 5093, "reg_no_twiddle[4][0][16]": 5094, "data_count_sig[4]": 5095, "core_imag_in[1]": 5096, "add_in_i_c[6]~feeder": 5097, "lpp_ram_data_out~140": 5098, "ram_a_not_b_vec~17": 5099, "ram_data_out0~29": 5100, "Mux60~3": 5101, "at_source_valid_s": 5102, "b_ram_data_in_bus[31]~feeder": 5103, "butterfly_st2[1][1][13]": 5104, "add_in_r_a[3]": 5105, "fft_real_out[6]": 5106, "fft_real_out[15]~feeder": 5107, "ram_data_out2[6]": 5108, "tdl_arr[3][1]~feeder": 5109, "Add17~29": 5110, "at_source_data[40]~feeder": 5111, "lpp_ram_data_out[0][26]": 5112, "sink_start~0": 5113, "result_ia[17]": 5114, "a_ram_data_in_bus[120]~feeder": 5115, "ram_in_reg[1][3]~feeder": 5116, "sw_2_arr[9][1]": 5117, "butterfly_st2[0][0][9]": 5118, "add_in_r_d[16]": 5119, "reg_no_twiddle[2][0][2]": 5120, "lpp_ram_data_out[2][24]": 5121, "output_r[1]": 5122, "reg_no_twiddle[5][1][7]": 5123, "lpp_count_offset[3]": 5124, "data_int[28]": 5125, "del_np_cnt[3]": 5126, "ram_data_out3[19]": 5127, "blk_exp_acc[3]": 5128, "butterfly_st2[2][0][9]": 5129, "sink_imag[16]~input": 5130, "Mux16~0": 5131, "sink_imag[1]~input": 5132, "lpp_ram_data_out[2][14]": 5133, "reg_no_twiddle[6][1][15]": 5134, "reg_no_twiddle[0][1][12]": 5135, "reg_no_twiddle[4][0][9]": 5136, "data_int[18]~feeder": 5137, "reg_no_twiddle[6][0][6]": 5138, "r_array_out[1][3]": 5139, "reg_no_twiddle[3][0][8]~feeder": 5140, "at_source_data[16]~feeder": 5141, "core_real_in[8]": 5142, "ram_data_out2~28": 5143, "add_in_i_d[6]": 5144, "b_ram_data_in_bus[125]~feeder": 5145, "result_ia[15]": 5146, "at_source_data[5]~feeder": 5147, "k_state.RUN_CNT": 5148, "Mux69~0": 5149, "k[0]~1": 5150, "ram_a_not_b_vec~1": 5151, "swa_tdl[6][0]": 5152, "wd_vec[2]": 5153, "data_count_int1[1]": 5154, "i_array_out[1][16]": 5155, "at_source_data[26]~feeder": 5156, "k_count[0]~feeder": 5157, "lpp_ram_data_out~126": 5158, "ram_data_out1[17]": 5159, "a_ram_data_in_bus[14]~feeder": 5160, "fft_imag_out[3]~feeder": 5161, "Mux17~0": 5162, "send_sop_eop_p~0": 5163, "r_array_out[2][0]": 5164, "twiddle_data[0][1][12]": 5165, "Add17~9": 5166, "a_ram_data_in_bus[104]~feeder": 5167, "source_real[8]~output": 5168, "ram_a_not_b_vec~14": 5169, "Mux115~0": 5170, "lpp_ram_data_out~7": 5171, "output_i[10]": 5172, "at_source_data[20]": 5173, "reg_no_twiddle[0][1][17]": 5174, "add_in_i_b[2]": 5175, "source_real[5]~output": 5176, "a_ram_data_in_bus[126]": 5177, "ram_data_out2[13]": 5178, "ram_data_out2~23": 5179, "b_ram_data_in_bus[73]~feeder": 5180, "Mux90~2DUPLICATE": 5181, "data_int1[4]": 5182, "wc_vec[1]": 5183, "a_ram_data_in_bus[86]": 5184, "data_count_sig[5]~7": 5185, "source_comb_update_2~2": 5186, "swd_tdl[4][0]~feeder": 5187, "data_int1[29]": 5188, "swa_tdl[15][0]": 5189, "i_array_out[1][10]": 5190, "add_in_i_d[9]~feeder": 5191, "sink_error[0]~input": 5192, "source_exp[1]~output": 5193, "data_imag_o[3]": 5194, "ram_data_out2[29]": 5195, "data_imag_o[11]~11": 5196, "lpp_ram_data_out[0][6]": 5197, "a_ram_data_in_bus[43]~feeder": 5198, "at_source_data[29]~feeder": 5199, "result_i_tmp[23]~feeder": 5200, "ram_data_out3[11]": 5201, "add_in_i_a[4]~feeder": 5202, "sw_2_arr[5][1]~feeder": 5203, "data_int[5]": 5204, "Mux18~4": 5205, "data_imag_o[9]": 5206, "twiddle_data[2][0][14]": 5207, "sink_imag[15]~input": 5208, "fft_imag_out[16]~feeder": 5209, "lut_out_tmp~3": 5210, "sw_0_arr[13][0]~feeder": 5211, "butterfly_st1[0][0][16]": 5212, "b_ram_data_in_bus[134]": 5213, "k_state.NEXT_PASS_UPD": 5214, "wren_b[1]": 5215, "reg_no_twiddle[0][1][6]": 5216, "butterfly_st2[1][1][8]": 5217, "r_array_out[0][3]": 5218, "b_ram_data_in_bus[27]": 5219, "lpp_ram_data_out~26": 5220, "a_ram_data_in_bus[128]": 5221, "b_ram_data_in_bus[5]~feeder": 5222, "add_in_i_a[9]~feeder": 5223, "r_array_out[3][10]": 5224, "sw_3_arr[1][1]": 5225, "b_ram_data_in_bus[65]": 5226, "ram_data_out1[25]": 5227, "b_ram_data_in_bus[112]~feeder": 5228, "Add14~41": 5229, "del_npi_cnt[1]": 5230, "reg_no_twiddle[5][0][1]": 5231, "Mux2~3": 5232, "add_in_i_c[2]~feeder": 5233, "source_real[12]~output": 5234, "result_ia[2]": 5235, "b_ram_data_in_bus[63]~feeder": 5236, "a_ram_data_in_bus[115]~feeder": 5237, "butterfly_st1[0][1][15]": 5238, "Add8~33": 5239, "Mux16~3": 5240, "blk_exp[0]~1": 5241, "result_ib[17]": 5242, "Add6~57": 5243, "source_exp[3]~output": 5244, "Mux23~0": 5245, "r_array_out[0][15]": 5246, "butterfly_st2[0][1][10]": 5247, "lpp_ram_data_out~20": 5248, "gain_lut_8pts[3]": 5249, "swa_tdl[6][0]~feeder": 5250, "sink_real[13]~input": 5251, "Mux110~0": 5252, "source_real[2]~output": 5253, "data_real_in_reg[7]~feeder": 5254, "Add16~29": 5255, "a_ram_data_in_bus[34]": 5256, "butterfly_st2[2][1][11]": 5257, "lpp_ram_data_out[0][10]": 5258, "result_ib[2]": 5259, "at_source_data[32]~feeder": 5260, "ram_data_out0~10": 5261, "gen_blk_float:gen_streaming:gen_disc:delay_next_blk": 5262, "reg_no_twiddle[4][0][7]": 5263, "ram_a_not_b_vec~15": 5264, "add_in_r_c[9]": 5265, "reg_no_twiddle[0][0][1]": 5266, "lpp_ram_data_out~141": 5267, "reg_no_twiddle[4][0][6]~feeder": 5268, "lpp_ram_data_out~105": 5269, "i_array_out[3][9]": 5270, "butterfly_st1[0][0][15]": 5271, "data_in_r[13]": 5272, "data_real_in_reg[14]": 5273, "butterfly_st2[1][0][11]": 5274, "Add8~21": 5275, "reg_no_twiddle[2][1][7]~feeder": 5276, "data_int[35]": 5277, "butterfly_st1[2][0][16]": 5278, "Mux41~2": 5279, "reg_no_twiddle[6][1][5]": 5280, "result_r_tmp[24]~feeder": 5281, "twiddle_data[1][1][10]": 5282, "Mux54~4": 5283, "data_int1[26]~feeder": 5284, "ram_data_out2[28]": 5285, "add_in_r_c[17]~feeder": 5286, "Add14~53": 5287, "add_in_r_b[4]": 5288, "lpp_ram_data_out~30": 5289, "swa_tdl[13][1]": 5290, "twiddle_data~39": 5291, "at_source_data[36]": 5292, "data_int1[15]~feeder": 5293, "core_real_in[13]~feeder": 5294, "butterfly_st1[3][1][17]": 5295, "add_in_r_d[3]~feeder": 5296, "i_array_out[2][10]": 5297, "ram_data_out1~20": 5298, "lpp_ram_data_out[1][2]": 5299, "ram_data_out0~21": 5300, "at_sink_data_int[1]": 5301, "output_r[10]": 5302, "r_array_out[2][3]": 5303, "twiddle_data[0][0][10]": 5304, "reg_no_twiddle[3][0][4]": 5305, "was_stalled~1": 5306, "core_real_in[0]": 5307, "ram_data_out0[30]": 5308, "core_real_in[2]~feeder": 5309, "sink_real[9]~input": 5310, "b_ram_data_in_bus[22]": 5311, "Mux85~2": 5312, "add_in_i_c[8]~feeder": 5313, "butterfly_st1[2][0][17]": 5314, "Add7~25": 5315, "core_imag_in[7]~feeder": 5316, "add_in_r_a[10]": 5317, "reg_no_twiddle[6][0][5]": 5318, "butterfly_st1[3][1][4]": 5319, "ram_data_out2[12]": 5320, "sw_3_arr[9][1]~feeder": 5321, "Mux42~0": 5322, "b_ram_data_in_bus[52]~feeder": 5323, "sw_1_arr[3][1]": 5324, "Mux38~3": 5325, "add_in_i_c[14]": 5326, "add_in_i_c[2]": 5327, "p_tdl[10][0]": 5328, "a_ram_data_in_bus[3]": 5329, "a_ram_data_in_bus[66]~feeder": 5330, "b_ram_data_in_bus[28]": 5331, "source_error[0]~output": 5332, "source_sop~output": 5333, "lpp_ram_data_out[0][20]": 5334, "ram_data_out3[35]": 5335, "ram_data_out2[7]": 5336, "data_imag_in_reg[12]": 5337, "a_ram_data_in_bus[42]~feeder": 5338, "butterfly_st2[0][1][17]": 5339, "reg_no_twiddle[1][0][4]~feeder": 5340, "twiddle_data[2][0][13]": 5341, "swd_tdl[16][0]~feeder": 5342, "output_i[14]": 5343, "ram_data_out0~35": 5344, "ram_data_out3[18]": 5345, "ram_data_out2[14]": 5346, "a_ram_data_in_bus[21]~feeder": 5347, "a_ram_data_in_bus[39]": 5348, "ram_a_not_b_vec~2": 5349, "b_ram_data_in_bus[25]": 5350, "ram_in_reg[2][11]~feeder": 5351, "reg_no_twiddle[5][1][11]": 5352, "add_in_r_d[6]~feeder": 5353, "butterfly_st1[2][0][11]": 5354, "sink_imag[10]~input": 5355, "ram_a_not_b_vec~26": 5356, "Mux81~3": 5357, "swa_tdl[1][1]~feeder": 5358, "butterfly_st1[1][0][6]": 5359, "lpp_ram_data_out[3][0]": 5360, "Mux53~1": 5361, "p_tdl[6][0]": 5362, "fft_imag_out[4]~feeder": 5363, "a_ram_data_in_bus[16]~feeder": 5364, "a_ram_data_in_bus[16]": 5365, "wren_a[3]": 5366, "data_int1[30]~feeder": 5367, "reg_no_twiddle[1][1][4]~feeder": 5368, "a_ram_data_in_bus[123]~feeder": 5369, "ram_a_not_b_vec[13]": 5370, "source_real[14]~output": 5371, "ram_data_out3~31": 5372, "lpp_ram_data_out[3][31]": 5373, "Mux52~0": 5374, "tdl_arr[11]~feeder": 5375, "data_in_i[7]~feeder": 5376, "lpp_ram_data_out~25": 5377, "reg_no_twiddle[1][0][10]~feeder": 5378, "ram_data_out1~18": 5379, "Mux48~2": 5380, "data_in_r[0]": 5381, "Mux87~2": 5382, "butterfly_st2[3][1][5]": 5383, "lpp_ram_data_out[3][30]": 5384, "Selector4~1": 5385, "reg_no_twiddle[4][0][17]": 5386, "data_imag_in_reg[3]": 5387, "i_array_out[0][14]": 5388, "data_real_in_reg[16]~feeder": 5389, "Add17~33": 5390, "i_array_out[3][3]~feeder": 5391, "out_cnt~0": 5392, "Mux74~1": 5393, "ram_a_not_b_vec[14]": 5394, "reg_no_twiddle[0][1][3]": 5395, "tdl_arr[16]": 5396, "ram_a_not_b_vec~19": 5397, "r_array_out[1][11]": 5398, "ram_data_out1[6]": 5399, "sdetd.BLOCK_READY": 5400, "ram_data_out1~3": 5401, "b_ram_data_in_bus[32]~feeder": 5402, "twiddle_data[1][0][12]": 5403, "lpp_ram_data_out~38": 5404, "data_int[9]": 5405, "reg_no_twiddle[2][1][1]~feeder": 5406, "lpp_ram_data_out[2][26]": 5407, "b_ram_data_in_bus[75]~feeder": 5408, "ram_a_not_b_vec[22]": 5409, "a_ram_data_in_bus[129]": 5410, "offset_counter[0]": 5411, "a_ram_data_in_bus[31]": 5412, "ram_data_out2~29": 5413, "butterfly_st2[0][0][13]": 5414, "reg_no_twiddle[2][0][0]~feeder": 5415, "result_rb[10]": 5416, "lpp_ram_data_out~106": 5417, "del_npi_cnt~3": 5418, "at_source_data[0]": 5419, "reg_no_twiddle[3][1][10]~feeder": 5420, "reg_no_twiddle[1][1][7]~feeder": 5421, "sw_0_arr[1][3]": 5422, "Add10~25": 5423, "butterfly_st2[3][1][3]": 5424, "sign_vec[3]": 5425, "Mux43~2": 5426, "b_ram_data_in_bus[76]": 5427, "ram_data_out0~3": 5428, "lpp_ram_data_out[1][7]": 5429, "source_exp[2]~output": 5430, "add_in_r_a[9]": 5431, "Add9~81": 5432, "data_imag_o[7]": 5433, "ram_data_out1[26]": 5434, "Mux90~4": 5435, "dffe_af~0": 5436, "lpp_ram_data_out~128": 5437, "en_d": 5438, "b_ram_data_in_bus[72]~feeder": 5439, "a_ram_data_in_bus[60]~feeder": 5440, "add_in_i_a[1]": 5441, "Add0~4": 5442, "core_imag_in[8]~feeder": 5443, "reg_no_twiddle[1][1][7]": 5444, "butterfly_st2[0][1][5]": 5445, "sw_0_arr[11][1]~feeder": 5446, "a_ram_data_in_bus[33]~feeder": 5447, "reg_no_twiddle[4][0][11]": 5448, "reg_no_twiddle[6][0][17]": 5449, "ram_data_out1[33]": 5450, "tdl_arr[17]": 5451, "core_imag_in[15]~feeder": 5452, "twiddle_data~30": 5453, "core_imag_in[5]": 5454, "reg_no_twiddle[1][1][10]~feeder": 5455, "Mux49~2": 5456, "sink_real[8]~input": 5457, "ram_data_out0~19": 5458, "twiddle_data[1][0][14]": 5459, "core_real_in[7]~feeder": 5460, "twad_tdl[3][2]~feeder": 5461, "reg_no_twiddle[2][0][17]~feeder": 5462, "a_ram_data_in_bus[100]~feeder": 5463, "blk_exp_acc[4]": 5464, "data_imag_o[12]~12": 5465, "data_int[32]~feeder": 5466, "slb_i[3]": 5467, "wren_b~1": 5468, "lpp_ram_data_out[3][13]": 5469, "data_imag_o[0]": 5470, "at_sink_data_int[0]": 5471, "butterfly_st1[0][1][5]": 5472, "blk_exp[4]": 5473, "a_ram_data_in_bus[28]~feeder": 5474, "fft_dirn": 5475, "b_ram_data_in_bus[119]~feeder": 5476, "exponent_out~0": 5477, "Mux84~2": 5478, "ram_data_out2[1]": 5479, "ram_data_out3[24]": 5480, "data_imag_in_reg[11]": 5481, "gain_lut_blk[3]": 5482, "a_ram_data_in_bus[92]~feeder": 5483, "butterfly_st1[3][0][8]": 5484, "i_array_out[0][0]": 5485, "twiddle_data[0][0][11]": 5486, "butterfly_st2[1][0][6]": 5487, "result_r_tmp[28]~feeder": 5488, "b_ram_data_in_bus[40]~feeder": 5489, "tdl_arr[1][0]~feeder": 5490, "butterfly_st2[0][0][11]": 5491, "ram_in_reg[7][4]~feeder": 5492, "core_real_in[12]~feeder": 5493, "Mux30~0": 5494, "sw_1_arr[14][0]": 5495, "fft_real_out[17]": 5496, "lpp_ram_data_out~132": 5497, "b_ram_data_in_bus[50]~feeder": 5498, "Mux97~0": 5499, "add_in_i_c[0]": 5500, "at_source_error[0]": 5501, "Mux40~1": 5502, "lpp_count[0]": 5503, "a_ram_data_in_bus[3]~feeder": 5504, "ram_data_out2~27": 5505, "b_ram_data_in_bus[79]": 5506, "ram_data_out2~12": 5507, "ram_in_reg[3][9]~feeder": 5508, "r_array_out[1][16]": 5509, "lpp_count[1]": 5510, "reg_no_twiddle[1][1][10]": 5511, "ram_data_out3~32": 5512, "a_ram_data_in_bus[9]~feeder": 5513, "ram_data_out3~9": 5514, "Mux59~2": 5515, "sdetd.BLOCK_READY~0": 5516, "result_rb[1]": 5517, "offset_counter~3": 5518, "swd_tdl[9][1]": 5519, "Add4~1": 5520, "reg_no_twiddle[5][1][9]~feeder": 5521, "b_ram_data_in_bus[4]": 5522, "tdl_arr[4][0]~feeder": 5523, "Add6~5": 5524, "butterfly_st1[1][0][7]": 5525, "r_array_out[2][9]": 5526, "lpp_ram_data_out~114": 5527, "lpp_ram_data_out[2][29]": 5528, "ram_in_reg[5][7]~feeder": 5529, "swd_tdl[14][0]": 5530, "swa_tdl[11][1]": 5531, "core_imag_in[8]": 5532, "fft_imag_out[15]~feeder": 5533, "twiddle_data[1][0][15]": 5534, "reg_no_twiddle[4][1][4]~feeder": 5535, "sw_1_arr[1][1]": 5536, "ram_data_out3[20]": 5537, "twiddle_data[1][1][3]": 5538, "data_in_i[15]": 5539, "sw_2_arr[15][1]": 5540, "reg_no_twiddle[6][1][3]": 5541, "sw_0_arr[5][1]": 5542, "usedw_is_1_dff": 5543, "b_ram_data_in_bus[92]": 5544, "a_ram_data_in_bus[108]": 5545, "Mux53~0": 5546, "b_ram_data_in_bus[118]~feeder": 5547, "butterfly_st2[2][0][7]": 5548, "swd_tdl[15][1]~feeder": 5549, "lpp_sel~0": 5550, "Add17~41": 5551, "rdaddress_b_bus[9]~feeder": 5552, "add_in_r_c[6]": 5553, "Add15~25": 5554, "Mux99~0": 5555, "FIFOram": 5556, "fft_dirn_stream~0": 5557, "data_in_r[6]~feeder": 5558, "Add5~17": 5559, "ram_data_out3~11": 5560, "data_int1[21]~feeder": 5561, "core_real_in[15]~feeder": 5562, "a_ram_data_in_bus[119]": 5563, "ram_data_out1~7": 5564, "b_ram_data_in_bus[4]~feeder": 5565, "reg_no_twiddle[4][1][4]": 5566, "r_array_out[0][8]": 5567, "i_array_out[1][17]": 5568, "butterfly_st2[1][0][1]": 5569, "add_in_r_d[13]": 5570, "b_ram_data_in_bus[6]": 5571, "at_source_data[23]~feeder": 5572, "b_ram_data_in_bus[110]~feeder": 5573, "i_array_out[2][12]": 5574, "wr_address_i_int[2]~feeder": 5575, "at_source_data[30]~feeder": 5576, "Add10~17": 5577, "ram_in_reg[0][16]~feeder": 5578, "at_sink_data_int[35]": 5579, "del_np_cnt[1]": 5580, "ram_data_out1~16": 5581, "ram_data_out1[30]": 5582, "twiddle_data~17": 5583, "rdaddress_c_bus[0]": 5584, "i_array_out[1][0]": 5585, "fft_real_out[0]": 5586, "b_ram_data_in_bus[122]": 5587, "en_slb~0": 5588, "add_in_r_d[13]~feeder": 5589, "reg_no_twiddle[2][1][15]~feeder": 5590, "fft_imag_out[8]": 5591, "a_ram_data_in_bus[127]": 5592, "b_ram_data_in_bus[99]": 5593, "offset_counter[4]": 5594, "Mux50~1": 5595, "data_real_o[7]": 5596, "a_ram_data_in_bus[140]": 5597, "sink_state.st_err": 5598, "reg_no_twiddle[4][0][0]": 5599, "swd_tdl[2][1]": 5600, "Mux6~2": 5601, "lpp_ram_data_out~47": 5602, "lpp_ram_data_out[1][3]": 5603, "ram_data_out2[17]": 5604, "Mux58~1": 5605, "butterfly_st1[2][1][5]": 5606, "Add2~2": 5607, "butterfly_st2[0][0][7]": 5608, "butterfly_st1[0][0][9]": 5609, "Selector2~2": 5610, "b_ram_data_in_bus[72]": 5611, "k~2": 5612, "reg_no_twiddle[5][1][9]": 5613, "lpp_ram_data_out~15": 5614, "blk_exp_acc[1]": 5615, "a_ram_data_in_bus[138]~feeder": 5616, "reg_no_twiddle[4][1][15]": 5617, "Mux79~3": 5618, "twiddle_data[1][1][11]": 5619, "lpp_ram_data_out[3][26]": 5620, "a_ram_data_in_bus[17]~feeder": 5621, "Add12~9": 5622, "Mux51~3": 5623, "butterfly_st2[2][0][10]": 5624, "source_real[15]~output": 5625, "wraddress_a_bus[0]": 5626, "Mux62~3": 5627, "add_in_r_a[0]": 5628, "result_ra[0]": 5629, "twiddle_data~32": 5630, "sink_imag[12]~input": 5631, "Mux36~5": 5632, "lpp_ram_data_out[1][20]": 5633, "gnd": 5634, "vcc": 5635, "devclrn": 5636, "devpor": 5637, "!\\asj_fft_sglstream_fft_131_inst": 5638, "global_clock_enable~0_combout": 5639, "14'b00000000000000": 5640, "devoe": 5641, "sink_real[6]": 5642, "1'b1": 5643, "1'b0": 5644, "sink_imag[6]": 5645, "36'b000000000000000000000000000000000000": 5646, "clk": 5647, "sink_imag[14]": 5648, "sink_eop": 5649, "sink_imag[9]": 5650, "sink_imag[0]": 5651, "source_ready": 5652, "sink_imag[2]": 5653, "sink_real[3]": 5654, "sink_real[17]": 5655, "sink_real[4]": 5656, "sink_imag[7]": 5657, "sink_real[11]": 5658, "sink_sop": 5659, "sink_imag[5]": 5660, "sink_imag[11]": 5661, "4'b0000": 5662, "sink_imag[4]": 5663, "sink_real[10]": 5664, "sink_real[12]": 5665, "sink_valid": 5666, "reset_n": 5667, "sink_imag[8]": 5668, "sink_real[5]": 5669, "sink_imag[13]": 5670, "sink_real[1]": 5671, "sink_real[0]": 5672, "sink_real[7]": 5673, "inverse": 5674, "sink_real[16]": 5675, "sink_real[14]": 5676, "sink_real[15]": 5677, "sink_imag[17]": 5678, "sink_imag[3]": 5679, "sink_error[1]": 5680, "sink_real[2]": 5681, "sink_imag[16]": 5682, "sink_imag[1]": 5683, "sink_error[0]": 5684, "sink_imag[15]": 5685, "sink_real[13]": 5686, "sink_real[9]": 5687, "sink_imag[10]": 5688, "sink_real[8]": 5689, "sink_imag[12]": 5690}