library IEEE;
use 	  IEEE.STD_LOGIC_1164.all;
use     IEEE.NUMERIC_STD.all;


entity Adder is
		
		port( valor0 : in std_logic;
				valor1 : in std_logic;
				valor2 : in std_logic;
				valor3 : in std_logic;



entity AdderN is
	generic(N: positive := 4);
	port(operand0, operand1: in std_logic_vector (N-1 downto 0);
		  result : out std_logic_vector (N-1 downto 0));
end AdderN;

architecture dataFlow of AdderN is
begin
	result <= std_logic_vector(unsigned(operand0) + unsigned(operand1));
end dataFlow;