<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2902540</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Thu Nov  3 09:47:21 2022</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2020.1 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>679f955e2bf9481387d417f30f799270</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>d92f0fcada08544596c9deb5804ebd06</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>d92f0fcada08544596c9deb5804ebd06</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xczu7ev</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynquplus</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffvc1156</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i5-9400F CPU @ 2.90GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2904 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Windows Server 2016 or Windows 10</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>34.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>basedialog_ok=1</TD>
   <TD>basedialog_yes=1</TD>
   <TD>filesetpanel_file_set_panel_tree=2</TD>
   <TD>pacommandnames_run_bitgen=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>runbitgen=1</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=2</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=1</TD>
   <TD>export_simulation_ies=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=1</TD>
   <TD>export_simulation_questa=1</TD>
   <TD>export_simulation_riviera=1</TD>
   <TD>export_simulation_vcs=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=1</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=5</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=20</TD>
    <TD>bufg_gt_sync=12</TD>
    <TD>carry8=157</TD>
    <TD>diffinbuf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_a_b_data=8</TD>
    <TD>dsp_alu=8</TD>
    <TD>dsp_c_data=8</TD>
    <TD>dsp_m_data=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_multiplier=8</TD>
    <TD>dsp_output=8</TD>
    <TD>dsp_preadd=8</TD>
    <TD>dsp_preadd_data=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=452</TD>
    <TD>fdpe=272</TD>
    <TD>fdre=16667</TD>
    <TD>fdse=265</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=759</TD>
    <TD>gthe4_channel=4</TD>
    <TD>gthe4_common=1</TD>
    <TD>ibufctrl=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte4=2</TD>
    <TD>lut1=208</TD>
    <TD>lut2=1684</TD>
    <TD>lut3=914</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=1265</TD>
    <TD>lut5=2450</TD>
    <TD>lut6=3459</TD>
    <TD>muxf7=588</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=64</TD>
    <TD>ramb36e2=20</TD>
    <TD>ramd32=240</TD>
    <TD>rams32=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=210</TD>
    <TD>vcc=559</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=20</TD>
    <TD>bufg_gt_sync=12</TD>
    <TD>carry8=157</TD>
    <TD>dsp48e2=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=452</TD>
    <TD>fdpe=272</TD>
    <TD>fdre=16667</TD>
    <TD>fdse=265</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=759</TD>
    <TD>gthe4_channel=4</TD>
    <TD>gthe4_common=1</TD>
    <TD>ibufds=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte4=2</TD>
    <TD>lut1=208</TD>
    <TD>lut2=1684</TD>
    <TD>lut3=914</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=1265</TD>
    <TD>lut5=2369</TD>
    <TD>lut6=3378</TD>
    <TD>lut6_2=81</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=588</TD>
    <TD>muxf8=64</TD>
    <TD>ram32m16=8</TD>
    <TD>ram32x1d=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2=20</TD>
    <TD>srl16e=210</TD>
    <TD>vcc=559</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=0</TD>
    <TD>bram_ports_total=40</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=18013</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=210</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>ibert_ultrascale_gth/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_add_rxoutclk_probes=FALSE</TD>
    <TD>c_all_data_widths=0</TD>
    <TD>c_build_revision=0</TD>
    <TD>c_check_refclk_sources=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_component_name=ibert_ultrascale_gth_0</TD>
    <TD>c_core_major_ver=3</TD>
    <TD>c_core_minor_ver=0</TD>
    <TD>c_cpllpd_q0=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllpd_q1=1</TD>
    <TD>c_cpllpd_q10=1</TD>
    <TD>c_cpllpd_q11=1</TD>
    <TD>c_cpllpd_q12=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllpd_q13=1</TD>
    <TD>c_cpllpd_q14=1</TD>
    <TD>c_cpllpd_q15=1</TD>
    <TD>c_cpllpd_q16=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllpd_q17=1</TD>
    <TD>c_cpllpd_q18=1</TD>
    <TD>c_cpllpd_q19=1</TD>
    <TD>c_cpllpd_q2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllpd_q20=1</TD>
    <TD>c_cpllpd_q21=1</TD>
    <TD>c_cpllpd_q22=1</TD>
    <TD>c_cpllpd_q23=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllpd_q24=1</TD>
    <TD>c_cpllpd_q25=1</TD>
    <TD>c_cpllpd_q26=1</TD>
    <TD>c_cpllpd_q27=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllpd_q28=1</TD>
    <TD>c_cpllpd_q29=1</TD>
    <TD>c_cpllpd_q3=1</TD>
    <TD>c_cpllpd_q4=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllpd_q5=1</TD>
    <TD>c_cpllpd_q6=1</TD>
    <TD>c_cpllpd_q7=1</TD>
    <TD>c_cpllpd_q8=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllpd_q9=1</TD>
    <TD>c_cpllrefclksel_q0=001</TD>
    <TD>c_cpllrefclksel_q1=001</TD>
    <TD>c_cpllrefclksel_q10=001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllrefclksel_q11=001</TD>
    <TD>c_cpllrefclksel_q12=001</TD>
    <TD>c_cpllrefclksel_q13=001</TD>
    <TD>c_cpllrefclksel_q14=001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllrefclksel_q15=001</TD>
    <TD>c_cpllrefclksel_q16=001</TD>
    <TD>c_cpllrefclksel_q17=001</TD>
    <TD>c_cpllrefclksel_q18=001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllrefclksel_q19=001</TD>
    <TD>c_cpllrefclksel_q2=001</TD>
    <TD>c_cpllrefclksel_q20=001</TD>
    <TD>c_cpllrefclksel_q21=001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllrefclksel_q22=001</TD>
    <TD>c_cpllrefclksel_q23=001</TD>
    <TD>c_cpllrefclksel_q24=001</TD>
    <TD>c_cpllrefclksel_q25=001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllrefclksel_q26=001</TD>
    <TD>c_cpllrefclksel_q27=001</TD>
    <TD>c_cpllrefclksel_q28=001</TD>
    <TD>c_cpllrefclksel_q29=001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllrefclksel_q3=001</TD>
    <TD>c_cpllrefclksel_q4=001</TD>
    <TD>c_cpllrefclksel_q5=001</TD>
    <TD>c_cpllrefclksel_q6=001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpllrefclksel_q7=001</TD>
    <TD>c_cpllrefclksel_q8=001</TD>
    <TD>c_cpllrefclksel_q9=001</TD>
    <TD>c_data_width=40</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_device_family=101</TD>
    <TD>c_device_package=10</TD>
    <TD>c_device_type=1000</TD>
    <TD>c_disable_sysclk_buf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dmon_trace=0</TD>
    <TD>c_enable_cpll_cal_block=1</TD>
    <TD>c_enable_diff_term=false</TD>
    <TD>c_gt_correct=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev_0=57</TD>
    <TD>c_gt_rev_1=57</TD>
    <TD>c_gt_rev_10=57</TD>
    <TD>c_gt_rev_11=57</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev_12=57</TD>
    <TD>c_gt_rev_13=57</TD>
    <TD>c_gt_rev_14=57</TD>
    <TD>c_gt_rev_15=57</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev_16=57</TD>
    <TD>c_gt_rev_17=57</TD>
    <TD>c_gt_rev_18=57</TD>
    <TD>c_gt_rev_19=57</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev_2=57</TD>
    <TD>c_gt_rev_20=57</TD>
    <TD>c_gt_rev_21=57</TD>
    <TD>c_gt_rev_22=57</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev_23=57</TD>
    <TD>c_gt_rev_24=57</TD>
    <TD>c_gt_rev_25=57</TD>
    <TD>c_gt_rev_26=57</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev_27=57</TD>
    <TD>c_gt_rev_28=57</TD>
    <TD>c_gt_rev_29=57</TD>
    <TD>c_gt_rev_3=57</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev_4=57</TD>
    <TD>c_gt_rev_5=57</TD>
    <TD>c_gt_rev_6=57</TD>
    <TD>c_gt_rev_7=57</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev_8=57</TD>
    <TD>c_gt_rev_9=57</TD>
    <TD>c_major_version=2013</TD>
    <TD>c_max_linerate_q0=000000000000001001010100000010111110010000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_linerate_q1=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q10=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q11=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q12=000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_linerate_q13=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q14=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q15=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q16=000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_linerate_q17=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q18=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q19=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q2=000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_linerate_q20=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q21=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q22=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q23=000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_linerate_q24=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q25=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q26=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q27=000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_linerate_q28=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q29=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q3=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q4=000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_linerate_q5=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q6=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q7=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_linerate_q8=000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_linerate_q9=000000000000000000000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q0=00000111011100110101100101000000</TD>
    <TD>c_max_refclk_freq_q1=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q10=00000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_refclk_freq_q11=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q12=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q13=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q14=00000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_refclk_freq_q15=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q16=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q17=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q18=00000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_refclk_freq_q19=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q2=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q20=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q21=00000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_refclk_freq_q22=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q23=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q24=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q25=00000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_refclk_freq_q26=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q27=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q28=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q29=00000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_refclk_freq_q3=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q4=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q5=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q6=00000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_refclk_freq_q7=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q8=00000000000000000000000000000000</TD>
    <TD>c_max_refclk_freq_q9=00000000000000000000000000000000</TD>
    <TD>c_mgt_coordinate_q0=0000000000001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_coordinate_q1=0000000000000000</TD>
    <TD>c_mgt_coordinate_q10=0000000000000000</TD>
    <TD>c_mgt_coordinate_q11=0000000000000000</TD>
    <TD>c_mgt_coordinate_q12=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_coordinate_q13=0000000000000000</TD>
    <TD>c_mgt_coordinate_q14=0000000000000000</TD>
    <TD>c_mgt_coordinate_q15=0000000000000000</TD>
    <TD>c_mgt_coordinate_q16=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_coordinate_q17=0000000000000000</TD>
    <TD>c_mgt_coordinate_q18=0000000000000000</TD>
    <TD>c_mgt_coordinate_q19=0000000000000000</TD>
    <TD>c_mgt_coordinate_q2=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_coordinate_q20=0000000000000000</TD>
    <TD>c_mgt_coordinate_q21=0000000000000000</TD>
    <TD>c_mgt_coordinate_q22=0000000000000000</TD>
    <TD>c_mgt_coordinate_q23=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_coordinate_q24=0000000000000000</TD>
    <TD>c_mgt_coordinate_q25=0000000000000000</TD>
    <TD>c_mgt_coordinate_q26=0000000000000000</TD>
    <TD>c_mgt_coordinate_q27=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_coordinate_q28=0000000000000000</TD>
    <TD>c_mgt_coordinate_q29=0000000000000000</TD>
    <TD>c_mgt_coordinate_q3=0000000000000000</TD>
    <TD>c_mgt_coordinate_q4=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_coordinate_q5=0000000000000000</TD>
    <TD>c_mgt_coordinate_q6=0000000000000000</TD>
    <TD>c_mgt_coordinate_q7=0000000000000000</TD>
    <TD>c_mgt_coordinate_q8=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_coordinate_q9=0000000000000000</TD>
    <TD>c_mgt_number_q0=0000000011100001</TD>
    <TD>c_mgt_number_q1=0000000000000000</TD>
    <TD>c_mgt_number_q10=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_number_q11=0000000000000000</TD>
    <TD>c_mgt_number_q12=0000000000000000</TD>
    <TD>c_mgt_number_q13=0000000000000000</TD>
    <TD>c_mgt_number_q14=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_number_q15=0000000000000000</TD>
    <TD>c_mgt_number_q16=0000000000000000</TD>
    <TD>c_mgt_number_q17=0000000000000000</TD>
    <TD>c_mgt_number_q18=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_number_q19=0000000000000000</TD>
    <TD>c_mgt_number_q2=0000000000000000</TD>
    <TD>c_mgt_number_q20=0000000000000000</TD>
    <TD>c_mgt_number_q21=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_number_q22=0000000000000000</TD>
    <TD>c_mgt_number_q23=0000000000000000</TD>
    <TD>c_mgt_number_q24=0000000000000000</TD>
    <TD>c_mgt_number_q25=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_number_q26=0000000000000000</TD>
    <TD>c_mgt_number_q27=0000000000000000</TD>
    <TD>c_mgt_number_q28=0000000000000000</TD>
    <TD>c_mgt_number_q29=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_number_q3=0000000000000000</TD>
    <TD>c_mgt_number_q4=0000000000000000</TD>
    <TD>c_mgt_number_q5=0000000000000000</TD>
    <TD>c_mgt_number_q6=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mgt_number_q7=0000000000000000</TD>
    <TD>c_mgt_number_q8=0000000000000000</TD>
    <TD>c_mgt_number_q9=0000000000000000</TD>
    <TD>c_minor_version=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mmcm_clkout0_divide=8</TD>
    <TD>c_mmcm_divclk_divide=1</TD>
    <TD>c_mmcm_mult=5</TD>
    <TD>c_num_quads=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pd_q0=0000</TD>
    <TD>c_pd_q1=0000</TD>
    <TD>c_pd_q10=0000</TD>
    <TD>c_pd_q11=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pd_q12=0000</TD>
    <TD>c_pd_q13=0000</TD>
    <TD>c_pd_q14=0000</TD>
    <TD>c_pd_q15=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pd_q16=0000</TD>
    <TD>c_pd_q17=0000</TD>
    <TD>c_pd_q18=0000</TD>
    <TD>c_pd_q19=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pd_q2=0000</TD>
    <TD>c_pd_q20=0000</TD>
    <TD>c_pd_q21=0000</TD>
    <TD>c_pd_q22=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pd_q23=0000</TD>
    <TD>c_pd_q24=0000</TD>
    <TD>c_pd_q25=0000</TD>
    <TD>c_pd_q26=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pd_q27=0000</TD>
    <TD>c_pd_q28=0000</TD>
    <TD>c_pd_q29=0000</TD>
    <TD>c_pd_q3=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pd_q4=0000</TD>
    <TD>c_pd_q5=0000</TD>
    <TD>c_pd_q6=0000</TD>
    <TD>c_pd_q7=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pd_q8=0000</TD>
    <TD>c_pd_q9=0000</TD>
    <TD>c_protocol_1=Custom_1</TD>
    <TD>c_protocol_2=Custom_2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_3=Custom_3</TD>
    <TD>c_protocol_count=1</TD>
    <TD>c_protocol_datawidth_1=40</TD>
    <TD>c_protocol_datawidth_2=40</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_datawidth_3=40</TD>
    <TD>c_protocol_maxlinerate_1=10</TD>
    <TD>c_protocol_maxlinerate_2=5</TD>
    <TD>c_protocol_maxlinerate_3=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_pll_1=11</TD>
    <TD>c_protocol_pll_2=11</TD>
    <TD>c_protocol_pll_3=11</TD>
    <TD>c_protocol_quad0=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_quad1=None</TD>
    <TD>c_protocol_quad10=None</TD>
    <TD>c_protocol_quad11=None</TD>
    <TD>c_protocol_quad12=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_quad13=None</TD>
    <TD>c_protocol_quad14=None</TD>
    <TD>c_protocol_quad15=None</TD>
    <TD>c_protocol_quad16=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_quad17=None</TD>
    <TD>c_protocol_quad18=None</TD>
    <TD>c_protocol_quad19=None</TD>
    <TD>c_protocol_quad2=Custom_1_/_10_Gbps</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_quad20=None</TD>
    <TD>c_protocol_quad21=None</TD>
    <TD>c_protocol_quad22=None</TD>
    <TD>c_protocol_quad23=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_quad24=None</TD>
    <TD>c_protocol_quad25=None</TD>
    <TD>c_protocol_quad26=None</TD>
    <TD>c_protocol_quad27=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_quad28=None</TD>
    <TD>c_protocol_quad29=None</TD>
    <TD>c_protocol_quad3=None</TD>
    <TD>c_protocol_quad4=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_quad5=None</TD>
    <TD>c_protocol_quad6=None</TD>
    <TD>c_protocol_quad7=None</TD>
    <TD>c_protocol_quad8=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_quad9=None</TD>
    <TD>c_protocol_quad_count_1=1</TD>
    <TD>c_protocol_quad_count_2=0</TD>
    <TD>c_protocol_quad_count_3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_refclk_frequency_1=125</TD>
    <TD>c_protocol_refclk_frequency_2=100</TD>
    <TD>c_protocol_refclk_frequency_3=100</TD>
    <TD>c_protocol_value_quad0=01</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_value_quad1=00</TD>
    <TD>c_protocol_value_quad10=00</TD>
    <TD>c_protocol_value_quad11=00</TD>
    <TD>c_protocol_value_quad12=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_value_quad13=00</TD>
    <TD>c_protocol_value_quad14=00</TD>
    <TD>c_protocol_value_quad15=00</TD>
    <TD>c_protocol_value_quad16=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_value_quad17=00</TD>
    <TD>c_protocol_value_quad18=00</TD>
    <TD>c_protocol_value_quad19=00</TD>
    <TD>c_protocol_value_quad2=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_value_quad20=00</TD>
    <TD>c_protocol_value_quad21=00</TD>
    <TD>c_protocol_value_quad22=00</TD>
    <TD>c_protocol_value_quad23=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_value_quad24=00</TD>
    <TD>c_protocol_value_quad25=00</TD>
    <TD>c_protocol_value_quad26=00</TD>
    <TD>c_protocol_value_quad27=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_value_quad28=00</TD>
    <TD>c_protocol_value_quad29=00</TD>
    <TD>c_protocol_value_quad3=00</TD>
    <TD>c_protocol_value_quad4=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_value_quad5=00</TD>
    <TD>c_protocol_value_quad6=00</TD>
    <TD>c_protocol_value_quad7=00</TD>
    <TD>c_protocol_value_quad8=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_protocol_value_quad9=00</TD>
    <TD>c_qpll0pd_q0=0</TD>
    <TD>c_qpll0pd_q1=1</TD>
    <TD>c_qpll0pd_q10=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0pd_q11=1</TD>
    <TD>c_qpll0pd_q12=1</TD>
    <TD>c_qpll0pd_q13=1</TD>
    <TD>c_qpll0pd_q14=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0pd_q15=1</TD>
    <TD>c_qpll0pd_q16=1</TD>
    <TD>c_qpll0pd_q17=1</TD>
    <TD>c_qpll0pd_q18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0pd_q19=1</TD>
    <TD>c_qpll0pd_q2=1</TD>
    <TD>c_qpll0pd_q20=1</TD>
    <TD>c_qpll0pd_q21=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0pd_q22=1</TD>
    <TD>c_qpll0pd_q23=1</TD>
    <TD>c_qpll0pd_q24=1</TD>
    <TD>c_qpll0pd_q25=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0pd_q26=1</TD>
    <TD>c_qpll0pd_q27=1</TD>
    <TD>c_qpll0pd_q28=1</TD>
    <TD>c_qpll0pd_q29=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0pd_q3=1</TD>
    <TD>c_qpll0pd_q4=1</TD>
    <TD>c_qpll0pd_q5=1</TD>
    <TD>c_qpll0pd_q6=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0pd_q7=1</TD>
    <TD>c_qpll0pd_q8=1</TD>
    <TD>c_qpll0pd_q9=1</TD>
    <TD>c_qpll0refclksel_q0=001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0refclksel_q1=000</TD>
    <TD>c_qpll0refclksel_q10=000</TD>
    <TD>c_qpll0refclksel_q11=000</TD>
    <TD>c_qpll0refclksel_q12=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0refclksel_q13=000</TD>
    <TD>c_qpll0refclksel_q14=000</TD>
    <TD>c_qpll0refclksel_q15=000</TD>
    <TD>c_qpll0refclksel_q16=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0refclksel_q17=000</TD>
    <TD>c_qpll0refclksel_q18=000</TD>
    <TD>c_qpll0refclksel_q19=000</TD>
    <TD>c_qpll0refclksel_q2=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0refclksel_q20=000</TD>
    <TD>c_qpll0refclksel_q21=000</TD>
    <TD>c_qpll0refclksel_q22=000</TD>
    <TD>c_qpll0refclksel_q23=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0refclksel_q24=000</TD>
    <TD>c_qpll0refclksel_q25=000</TD>
    <TD>c_qpll0refclksel_q26=000</TD>
    <TD>c_qpll0refclksel_q27=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0refclksel_q28=000</TD>
    <TD>c_qpll0refclksel_q29=000</TD>
    <TD>c_qpll0refclksel_q3=000</TD>
    <TD>c_qpll0refclksel_q4=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0refclksel_q5=000</TD>
    <TD>c_qpll0refclksel_q6=000</TD>
    <TD>c_qpll0refclksel_q7=000</TD>
    <TD>c_qpll0refclksel_q8=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll0refclksel_q9=000</TD>
    <TD>c_qpll1pd_q0=1</TD>
    <TD>c_qpll1pd_q1=1</TD>
    <TD>c_qpll1pd_q10=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1pd_q11=1</TD>
    <TD>c_qpll1pd_q12=1</TD>
    <TD>c_qpll1pd_q13=1</TD>
    <TD>c_qpll1pd_q14=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1pd_q15=1</TD>
    <TD>c_qpll1pd_q16=1</TD>
    <TD>c_qpll1pd_q17=1</TD>
    <TD>c_qpll1pd_q18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1pd_q19=1</TD>
    <TD>c_qpll1pd_q2=1</TD>
    <TD>c_qpll1pd_q20=1</TD>
    <TD>c_qpll1pd_q21=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1pd_q22=1</TD>
    <TD>c_qpll1pd_q23=1</TD>
    <TD>c_qpll1pd_q24=1</TD>
    <TD>c_qpll1pd_q25=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1pd_q26=1</TD>
    <TD>c_qpll1pd_q27=1</TD>
    <TD>c_qpll1pd_q28=1</TD>
    <TD>c_qpll1pd_q29=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1pd_q3=1</TD>
    <TD>c_qpll1pd_q4=1</TD>
    <TD>c_qpll1pd_q5=1</TD>
    <TD>c_qpll1pd_q6=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1pd_q7=1</TD>
    <TD>c_qpll1pd_q8=1</TD>
    <TD>c_qpll1pd_q9=1</TD>
    <TD>c_qpll1refclksel_q0=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1refclksel_q1=000</TD>
    <TD>c_qpll1refclksel_q10=000</TD>
    <TD>c_qpll1refclksel_q11=000</TD>
    <TD>c_qpll1refclksel_q12=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1refclksel_q13=000</TD>
    <TD>c_qpll1refclksel_q14=000</TD>
    <TD>c_qpll1refclksel_q15=000</TD>
    <TD>c_qpll1refclksel_q16=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1refclksel_q17=000</TD>
    <TD>c_qpll1refclksel_q18=000</TD>
    <TD>c_qpll1refclksel_q19=000</TD>
    <TD>c_qpll1refclksel_q2=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1refclksel_q20=000</TD>
    <TD>c_qpll1refclksel_q21=000</TD>
    <TD>c_qpll1refclksel_q22=000</TD>
    <TD>c_qpll1refclksel_q23=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1refclksel_q24=000</TD>
    <TD>c_qpll1refclksel_q25=000</TD>
    <TD>c_qpll1refclksel_q26=000</TD>
    <TD>c_qpll1refclksel_q27=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1refclksel_q28=000</TD>
    <TD>c_qpll1refclksel_q29=000</TD>
    <TD>c_qpll1refclksel_q3=000</TD>
    <TD>c_qpll1refclksel_q4=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1refclksel_q5=000</TD>
    <TD>c_qpll1refclksel_q6=000</TD>
    <TD>c_qpll1refclksel_q7=000</TD>
    <TD>c_qpll1refclksel_q8=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll1refclksel_q9=000</TD>
    <TD>c_qpll_coordinate_q0=0000000000000010</TD>
    <TD>c_qpll_coordinate_q1=0000000000000000</TD>
    <TD>c_qpll_coordinate_q10=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll_coordinate_q11=0000000000000000</TD>
    <TD>c_qpll_coordinate_q12=0000000000000000</TD>
    <TD>c_qpll_coordinate_q13=0000000000000000</TD>
    <TD>c_qpll_coordinate_q14=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll_coordinate_q15=0000000000000000</TD>
    <TD>c_qpll_coordinate_q16=0000000000000000</TD>
    <TD>c_qpll_coordinate_q17=0000000000000000</TD>
    <TD>c_qpll_coordinate_q18=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll_coordinate_q19=0000000000000000</TD>
    <TD>c_qpll_coordinate_q2=0000000000000000</TD>
    <TD>c_qpll_coordinate_q20=0000000000000000</TD>
    <TD>c_qpll_coordinate_q21=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll_coordinate_q22=0000000000000000</TD>
    <TD>c_qpll_coordinate_q23=0000000000000000</TD>
    <TD>c_qpll_coordinate_q24=0000000000000000</TD>
    <TD>c_qpll_coordinate_q25=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll_coordinate_q26=0000000000000000</TD>
    <TD>c_qpll_coordinate_q27=0000000000000000</TD>
    <TD>c_qpll_coordinate_q28=0000000000000000</TD>
    <TD>c_qpll_coordinate_q29=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll_coordinate_q3=0000000000000000</TD>
    <TD>c_qpll_coordinate_q4=0000000000000000</TD>
    <TD>c_qpll_coordinate_q5=0000000000000000</TD>
    <TD>c_qpll_coordinate_q6=0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_qpll_coordinate_q7=0000000000000000</TD>
    <TD>c_qpll_coordinate_q8=0000000000000000</TD>
    <TD>c_qpll_coordinate_q9=0000000000000000</TD>
    <TD>c_refclk_source_quad_0=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_source_quad_1=None</TD>
    <TD>c_refclk_source_quad_10=None</TD>
    <TD>c_refclk_source_quad_11=None</TD>
    <TD>c_refclk_source_quad_12=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_source_quad_13=None</TD>
    <TD>c_refclk_source_quad_14=None</TD>
    <TD>c_refclk_source_quad_15=None</TD>
    <TD>c_refclk_source_quad_16=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_source_quad_17=None</TD>
    <TD>c_refclk_source_quad_18=None</TD>
    <TD>c_refclk_source_quad_19=None</TD>
    <TD>c_refclk_source_quad_2=MGTREFCLK0_225</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_source_quad_20=None</TD>
    <TD>c_refclk_source_quad_21=None</TD>
    <TD>c_refclk_source_quad_22=None</TD>
    <TD>c_refclk_source_quad_23=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_source_quad_24=None</TD>
    <TD>c_refclk_source_quad_25=None</TD>
    <TD>c_refclk_source_quad_26=None</TD>
    <TD>c_refclk_source_quad_27=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_source_quad_28=None</TD>
    <TD>c_refclk_source_quad_29=None</TD>
    <TD>c_refclk_source_quad_3=None</TD>
    <TD>c_refclk_source_quad_4=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_source_quad_5=None</TD>
    <TD>c_refclk_source_quad_6=None</TD>
    <TD>c_refclk_source_quad_7=None</TD>
    <TD>c_refclk_source_quad_8=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_source_quad_9=None</TD>
    <TD>c_rxoutclk_frequency=250.0</TD>
    <TD>c_rxoutclk_gt_location=0</TD>
    <TD>c_rxoutclk_is_diff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxoutclk_n_pin_location=UNASSIGNED</TD>
    <TD>c_rxoutclk_pin_location=UNASSIGNED</TD>
    <TD>c_rxoutclk_pin_std=LVCMOS25</TD>
    <TD>c_rxoutclk_source_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxpllclksel_q0=11</TD>
    <TD>c_rxpllclksel_q1=00</TD>
    <TD>c_rxpllclksel_q10=00</TD>
    <TD>c_rxpllclksel_q11=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxpllclksel_q12=00</TD>
    <TD>c_rxpllclksel_q13=00</TD>
    <TD>c_rxpllclksel_q14=00</TD>
    <TD>c_rxpllclksel_q15=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxpllclksel_q16=00</TD>
    <TD>c_rxpllclksel_q17=00</TD>
    <TD>c_rxpllclksel_q18=00</TD>
    <TD>c_rxpllclksel_q19=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxpllclksel_q2=00</TD>
    <TD>c_rxpllclksel_q20=00</TD>
    <TD>c_rxpllclksel_q21=00</TD>
    <TD>c_rxpllclksel_q22=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxpllclksel_q23=00</TD>
    <TD>c_rxpllclksel_q24=00</TD>
    <TD>c_rxpllclksel_q25=00</TD>
    <TD>c_rxpllclksel_q26=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxpllclksel_q27=00</TD>
    <TD>c_rxpllclksel_q28=00</TD>
    <TD>c_rxpllclksel_q29=00</TD>
    <TD>c_rxpllclksel_q3=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxpllclksel_q4=00</TD>
    <TD>c_rxpllclksel_q5=00</TD>
    <TD>c_rxpllclksel_q6=00</TD>
    <TD>c_rxpllclksel_q7=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxpllclksel_q8=00</TD>
    <TD>c_rxpllclksel_q9=00</TD>
    <TD>c_rxsysclksel_q0=10</TD>
    <TD>c_rxsysclksel_q1=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxsysclksel_q10=00</TD>
    <TD>c_rxsysclksel_q11=00</TD>
    <TD>c_rxsysclksel_q12=00</TD>
    <TD>c_rxsysclksel_q13=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxsysclksel_q14=00</TD>
    <TD>c_rxsysclksel_q15=00</TD>
    <TD>c_rxsysclksel_q16=00</TD>
    <TD>c_rxsysclksel_q17=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxsysclksel_q18=00</TD>
    <TD>c_rxsysclksel_q19=00</TD>
    <TD>c_rxsysclksel_q2=00</TD>
    <TD>c_rxsysclksel_q20=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxsysclksel_q21=00</TD>
    <TD>c_rxsysclksel_q22=00</TD>
    <TD>c_rxsysclksel_q23=00</TD>
    <TD>c_rxsysclksel_q24=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxsysclksel_q25=00</TD>
    <TD>c_rxsysclksel_q26=00</TD>
    <TD>c_rxsysclksel_q27=00</TD>
    <TD>c_rxsysclksel_q28=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxsysclksel_q29=00</TD>
    <TD>c_rxsysclksel_q3=00</TD>
    <TD>c_rxsysclksel_q4=00</TD>
    <TD>c_rxsysclksel_q5=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxsysclksel_q6=00</TD>
    <TD>c_rxsysclksel_q7=00</TD>
    <TD>c_rxsysclksel_q8=00</TD>
    <TD>c_rxsysclksel_q9=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxusr_driver_q0=11111110</TD>
    <TD>c_rxusr_driver_q1=11111110</TD>
    <TD>c_rxusr_driver_q10=11111110</TD>
    <TD>c_rxusr_driver_q11=11111110</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxusr_driver_q12=11111110</TD>
    <TD>c_rxusr_driver_q13=11111110</TD>
    <TD>c_rxusr_driver_q14=11111110</TD>
    <TD>c_rxusr_driver_q15=11111110</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxusr_driver_q16=11111110</TD>
    <TD>c_rxusr_driver_q17=11111110</TD>
    <TD>c_rxusr_driver_q18=11111110</TD>
    <TD>c_rxusr_driver_q19=11111110</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxusr_driver_q2=11111110</TD>
    <TD>c_rxusr_driver_q20=11111110</TD>
    <TD>c_rxusr_driver_q21=11111110</TD>
    <TD>c_rxusr_driver_q22=11111110</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxusr_driver_q23=11111110</TD>
    <TD>c_rxusr_driver_q24=11111110</TD>
    <TD>c_rxusr_driver_q25=11111110</TD>
    <TD>c_rxusr_driver_q26=11111110</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxusr_driver_q27=11111110</TD>
    <TD>c_rxusr_driver_q28=11111110</TD>
    <TD>c_rxusr_driver_q29=11111110</TD>
    <TD>c_rxusr_driver_q3=11111110</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxusr_driver_q4=11111110</TD>
    <TD>c_rxusr_driver_q5=11111110</TD>
    <TD>c_rxusr_driver_q6=11111110</TD>
    <TD>c_rxusr_driver_q7=11111110</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxusr_driver_q8=11111110</TD>
    <TD>c_rxusr_driver_q9=11111110</TD>
    <TD>c_share_north_clk0_q0=0</TD>
    <TD>c_share_north_clk0_q1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk0_q10=0</TD>
    <TD>c_share_north_clk0_q11=0</TD>
    <TD>c_share_north_clk0_q12=0</TD>
    <TD>c_share_north_clk0_q13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk0_q14=0</TD>
    <TD>c_share_north_clk0_q15=0</TD>
    <TD>c_share_north_clk0_q16=0</TD>
    <TD>c_share_north_clk0_q17=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk0_q18=0</TD>
    <TD>c_share_north_clk0_q19=0</TD>
    <TD>c_share_north_clk0_q2=0</TD>
    <TD>c_share_north_clk0_q20=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk0_q21=0</TD>
    <TD>c_share_north_clk0_q22=0</TD>
    <TD>c_share_north_clk0_q23=0</TD>
    <TD>c_share_north_clk0_q24=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk0_q25=0</TD>
    <TD>c_share_north_clk0_q26=0</TD>
    <TD>c_share_north_clk0_q27=0</TD>
    <TD>c_share_north_clk0_q28=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk0_q29=0</TD>
    <TD>c_share_north_clk0_q3=0</TD>
    <TD>c_share_north_clk0_q4=0</TD>
    <TD>c_share_north_clk0_q5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk0_q6=0</TD>
    <TD>c_share_north_clk0_q7=0</TD>
    <TD>c_share_north_clk0_q8=0</TD>
    <TD>c_share_north_clk0_q9=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk1_q0=0</TD>
    <TD>c_share_north_clk1_q1=0</TD>
    <TD>c_share_north_clk1_q10=0</TD>
    <TD>c_share_north_clk1_q11=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk1_q12=0</TD>
    <TD>c_share_north_clk1_q13=0</TD>
    <TD>c_share_north_clk1_q14=0</TD>
    <TD>c_share_north_clk1_q15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk1_q16=0</TD>
    <TD>c_share_north_clk1_q17=0</TD>
    <TD>c_share_north_clk1_q18=0</TD>
    <TD>c_share_north_clk1_q19=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk1_q2=0</TD>
    <TD>c_share_north_clk1_q20=0</TD>
    <TD>c_share_north_clk1_q21=0</TD>
    <TD>c_share_north_clk1_q22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk1_q23=0</TD>
    <TD>c_share_north_clk1_q24=0</TD>
    <TD>c_share_north_clk1_q25=0</TD>
    <TD>c_share_north_clk1_q26=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk1_q27=0</TD>
    <TD>c_share_north_clk1_q28=0</TD>
    <TD>c_share_north_clk1_q29=0</TD>
    <TD>c_share_north_clk1_q3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk1_q4=0</TD>
    <TD>c_share_north_clk1_q5=0</TD>
    <TD>c_share_north_clk1_q6=0</TD>
    <TD>c_share_north_clk1_q7=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_north_clk1_q8=0</TD>
    <TD>c_share_north_clk1_q9=0</TD>
    <TD>c_share_south_clk0_q0=0</TD>
    <TD>c_share_south_clk0_q1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk0_q10=0</TD>
    <TD>c_share_south_clk0_q11=0</TD>
    <TD>c_share_south_clk0_q12=0</TD>
    <TD>c_share_south_clk0_q13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk0_q14=0</TD>
    <TD>c_share_south_clk0_q15=0</TD>
    <TD>c_share_south_clk0_q16=0</TD>
    <TD>c_share_south_clk0_q17=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk0_q18=0</TD>
    <TD>c_share_south_clk0_q19=0</TD>
    <TD>c_share_south_clk0_q2=0</TD>
    <TD>c_share_south_clk0_q20=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk0_q21=0</TD>
    <TD>c_share_south_clk0_q22=0</TD>
    <TD>c_share_south_clk0_q23=0</TD>
    <TD>c_share_south_clk0_q24=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk0_q25=0</TD>
    <TD>c_share_south_clk0_q26=0</TD>
    <TD>c_share_south_clk0_q27=0</TD>
    <TD>c_share_south_clk0_q28=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk0_q29=0</TD>
    <TD>c_share_south_clk0_q3=0</TD>
    <TD>c_share_south_clk0_q4=0</TD>
    <TD>c_share_south_clk0_q5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk0_q6=0</TD>
    <TD>c_share_south_clk0_q7=0</TD>
    <TD>c_share_south_clk0_q8=0</TD>
    <TD>c_share_south_clk0_q9=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk1_q0=0</TD>
    <TD>c_share_south_clk1_q1=0</TD>
    <TD>c_share_south_clk1_q10=0</TD>
    <TD>c_share_south_clk1_q11=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk1_q12=0</TD>
    <TD>c_share_south_clk1_q13=0</TD>
    <TD>c_share_south_clk1_q14=0</TD>
    <TD>c_share_south_clk1_q15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk1_q16=0</TD>
    <TD>c_share_south_clk1_q17=0</TD>
    <TD>c_share_south_clk1_q18=0</TD>
    <TD>c_share_south_clk1_q19=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk1_q2=0</TD>
    <TD>c_share_south_clk1_q20=0</TD>
    <TD>c_share_south_clk1_q21=0</TD>
    <TD>c_share_south_clk1_q22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk1_q23=0</TD>
    <TD>c_share_south_clk1_q24=0</TD>
    <TD>c_share_south_clk1_q25=0</TD>
    <TD>c_share_south_clk1_q26=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk1_q27=0</TD>
    <TD>c_share_south_clk1_q28=0</TD>
    <TD>c_share_south_clk1_q29=0</TD>
    <TD>c_share_south_clk1_q3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk1_q4=0</TD>
    <TD>c_share_south_clk1_q5=0</TD>
    <TD>c_share_south_clk1_q6=0</TD>
    <TD>c_share_south_clk1_q7=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_share_south_clk1_q8=0</TD>
    <TD>c_share_south_clk1_q9=0</TD>
    <TD>c_si_ver=General_ES</TD>
    <TD>c_sysclk_divider=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sysclk_frequency=200</TD>
    <TD>c_sysclk_io_pin_loc_n=E22</TD>
    <TD>c_sysclk_io_pin_loc_p=AJ9</TD>
    <TD>c_sysclk_io_pin_std=LVDS</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sysclk_is_diff=1</TD>
    <TD>c_sysclk_mode_external=1</TD>
    <TD>c_sysclock_refclk0_source=0</TD>
    <TD>c_sysclock_refclk1_source=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sysclock_source_int=External</TD>
    <TD>c_sysclock_source_value=0</TD>
    <TD>c_tx_rx_linerate_q0=10</TD>
    <TD>c_tx_rx_linerate_q1=3.125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_rx_linerate_q10=3.125</TD>
    <TD>c_tx_rx_linerate_q11=3.125</TD>
    <TD>c_tx_rx_linerate_q12=3.125</TD>
    <TD>c_tx_rx_linerate_q13=3.125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_rx_linerate_q14=3.125</TD>
    <TD>c_tx_rx_linerate_q15=3.125</TD>
    <TD>c_tx_rx_linerate_q16=3.125</TD>
    <TD>c_tx_rx_linerate_q17=3.125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_rx_linerate_q18=3.125</TD>
    <TD>c_tx_rx_linerate_q19=3.125</TD>
    <TD>c_tx_rx_linerate_q2=3.125</TD>
    <TD>c_tx_rx_linerate_q20=3.125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_rx_linerate_q21=3.125</TD>
    <TD>c_tx_rx_linerate_q22=3.125</TD>
    <TD>c_tx_rx_linerate_q23=3.125</TD>
    <TD>c_tx_rx_linerate_q24=3.125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_rx_linerate_q25=3.125</TD>
    <TD>c_tx_rx_linerate_q26=3.125</TD>
    <TD>c_tx_rx_linerate_q27=3.125</TD>
    <TD>c_tx_rx_linerate_q28=3.125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_rx_linerate_q29=3.125</TD>
    <TD>c_tx_rx_linerate_q3=3.125</TD>
    <TD>c_tx_rx_linerate_q4=3.125</TD>
    <TD>c_tx_rx_linerate_q5=3.125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_rx_linerate_q6=3.125</TD>
    <TD>c_tx_rx_linerate_q7=3.125</TD>
    <TD>c_tx_rx_linerate_q8=3.125</TD>
    <TD>c_tx_rx_linerate_q9=3.125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txoutclk_period_in_q0=2480</TD>
    <TD>c_txoutclk_period_in_q1=250.00</TD>
    <TD>c_txoutclk_period_in_q10=250.00</TD>
    <TD>c_txoutclk_period_in_q11=250.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txoutclk_period_in_q12=250.00</TD>
    <TD>c_txoutclk_period_in_q13=250.00</TD>
    <TD>c_txoutclk_period_in_q14=250.00</TD>
    <TD>c_txoutclk_period_in_q15=250.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txoutclk_period_in_q16=250.00</TD>
    <TD>c_txoutclk_period_in_q2=250.00</TD>
    <TD>c_txoutclk_period_in_q3=250.00</TD>
    <TD>c_txoutclk_period_in_q4=250.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txoutclk_period_in_q5=250.00</TD>
    <TD>c_txoutclk_period_in_q6=250.00</TD>
    <TD>c_txoutclk_period_in_q7=250.00</TD>
    <TD>c_txoutclk_period_in_q8=250.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txoutclk_period_in_q9=250.00</TD>
    <TD>c_txpllclksel_q0=11</TD>
    <TD>c_txpllclksel_q1=00</TD>
    <TD>c_txpllclksel_q10=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txpllclksel_q11=00</TD>
    <TD>c_txpllclksel_q12=00</TD>
    <TD>c_txpllclksel_q13=00</TD>
    <TD>c_txpllclksel_q14=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txpllclksel_q15=00</TD>
    <TD>c_txpllclksel_q16=00</TD>
    <TD>c_txpllclksel_q17=00</TD>
    <TD>c_txpllclksel_q18=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txpllclksel_q19=00</TD>
    <TD>c_txpllclksel_q2=00</TD>
    <TD>c_txpllclksel_q20=00</TD>
    <TD>c_txpllclksel_q21=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txpllclksel_q22=00</TD>
    <TD>c_txpllclksel_q23=00</TD>
    <TD>c_txpllclksel_q24=00</TD>
    <TD>c_txpllclksel_q25=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txpllclksel_q26=00</TD>
    <TD>c_txpllclksel_q27=00</TD>
    <TD>c_txpllclksel_q28=00</TD>
    <TD>c_txpllclksel_q29=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txpllclksel_q3=00</TD>
    <TD>c_txpllclksel_q4=00</TD>
    <TD>c_txpllclksel_q5=00</TD>
    <TD>c_txpllclksel_q6=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txpllclksel_q7=00</TD>
    <TD>c_txpllclksel_q8=00</TD>
    <TD>c_txpllclksel_q9=00</TD>
    <TD>c_txsysclksel_q0=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txsysclksel_q1=00</TD>
    <TD>c_txsysclksel_q10=00</TD>
    <TD>c_txsysclksel_q11=00</TD>
    <TD>c_txsysclksel_q12=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txsysclksel_q13=00</TD>
    <TD>c_txsysclksel_q14=00</TD>
    <TD>c_txsysclksel_q15=00</TD>
    <TD>c_txsysclksel_q16=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txsysclksel_q17=00</TD>
    <TD>c_txsysclksel_q18=00</TD>
    <TD>c_txsysclksel_q19=00</TD>
    <TD>c_txsysclksel_q2=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txsysclksel_q20=00</TD>
    <TD>c_txsysclksel_q21=00</TD>
    <TD>c_txsysclksel_q22=00</TD>
    <TD>c_txsysclksel_q23=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txsysclksel_q24=00</TD>
    <TD>c_txsysclksel_q25=00</TD>
    <TD>c_txsysclksel_q26=00</TD>
    <TD>c_txsysclksel_q27=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txsysclksel_q28=00</TD>
    <TD>c_txsysclksel_q29=00</TD>
    <TD>c_txsysclksel_q3=00</TD>
    <TD>c_txsysclksel_q4=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txsysclksel_q5=00</TD>
    <TD>c_txsysclksel_q6=00</TD>
    <TD>c_txsysclksel_q7=00</TD>
    <TD>c_txsysclksel_q8=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txsysclksel_q9=00</TD>
    <TD>c_txusr_driver_q0=00000000</TD>
    <TD>c_txusr_driver_q1=00000000</TD>
    <TD>c_txusr_driver_q10=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txusr_driver_q11=00000000</TD>
    <TD>c_txusr_driver_q12=00000000</TD>
    <TD>c_txusr_driver_q13=00000000</TD>
    <TD>c_txusr_driver_q14=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txusr_driver_q15=00000000</TD>
    <TD>c_txusr_driver_q16=00000000</TD>
    <TD>c_txusr_driver_q17=00000000</TD>
    <TD>c_txusr_driver_q18=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txusr_driver_q19=00000000</TD>
    <TD>c_txusr_driver_q2=00000000</TD>
    <TD>c_txusr_driver_q20=00000000</TD>
    <TD>c_txusr_driver_q21=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txusr_driver_q22=00000000</TD>
    <TD>c_txusr_driver_q23=00000000</TD>
    <TD>c_txusr_driver_q24=00000000</TD>
    <TD>c_txusr_driver_q25=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txusr_driver_q26=00000000</TD>
    <TD>c_txusr_driver_q27=00000000</TD>
    <TD>c_txusr_driver_q28=00000000</TD>
    <TD>c_txusr_driver_q29=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txusr_driver_q3=00000000</TD>
    <TD>c_txusr_driver_q4=00000000</TD>
    <TD>c_txusr_driver_q5=00000000</TD>
    <TD>c_txusr_driver_q6=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txusr_driver_q7=00000000</TD>
    <TD>c_txusr_driver_q8=00000000</TD>
    <TD>c_txusr_driver_q9=00000000</TD>
    <TD>c_xdevice=xczu7ev</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=zynquplus</TD>
    <TD>c_xsdb_period_frc=0</TD>
    <TD>c_xsdb_period_int=10</TD>
    <TD>c_xspeedgrade=-2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=ibert_ultrascale_gth</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_xsdbm_v3_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bscan_mode=false</TD>
    <TD>c_bscan_mode_with_core=false</TD>
    <TD>c_clk_input_freq_hz=200000000</TD>
    <TD>c_en_bscanid_vec=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_clk_divider=true</TD>
    <TD>c_num_bscan_master_ports=0</TD>
    <TD>c_two_prim_mode=false</TD>
    <TD>c_use_ext_bscan=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_scan_chain=1</TD>
    <TD>c_xsdb_num_slaves=5</TD>
    <TD>component_name=dbg_hub_CV</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>aval-155=8</TD>
    <TD>aval-156=8</TD>
    <TD>reqp-1701=8</TD>
    <TD>rtstat-10=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkc-47=2</TD>
    <TD>lutar-1=41</TD>
    <TD>timing-10=1</TD>
    <TD>timing-9=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
    <TD>bidir_output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.013301</TD>
    <TD>clocks=0.114812</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_io_activity=High</TD>
    <TD>confidence_level_overall=Medium</TD>
    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=0.635182</TD>
    <TD>die=xczu7ev-ffvc1156-2-i</TD>
    <TD>dsp=0.004421</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dynamic=1.233665</TD>
    <TD>effective_thetaja=0.98</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>gth=0.915505</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>i/o=0.013571</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=26.8 (C)</TD>
    <TD>logic=0.035153</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_dynamic_current=0.304724</TD>
    <TD>mgtavcc_static_current=0.010393</TD>
    <TD>mgtavcc_total_current=0.315116</TD>
    <TD>mgtavcc_voltage=0.900000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_dynamic_current=0.419388</TD>
    <TD>mgtavtt_static_current=0.022904</TD>
    <TD>mgtavtt_total_current=0.442292</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_dynamic_current=0.012222</TD>
    <TD>mgtvccaux_static_current=0.000017</TD>
    <TD>mgtvccaux_total_current=0.012239</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.097888</TD>
    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=1.868847</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_enable=1.000000</TD>
    <TD>output_load=0.000000</TD>
    <TD>output_toggle=12.500000</TD>
    <TD>package=ffvc1156</TD>
</TR><TR ALIGN='LEFT'>    <TD>pct_clock_constrained=19.000000</TD>
    <TD>pct_inputs_defined=100</TD>
    <TD>platform=nt64</TD>
    <TD>process=typical</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>signal_rate=False</TD>
    <TD>signals=0.039015</TD>
    <TD>simulation_file=None</TD>
    <TD>speedgrade=-2</TD>
</TR><TR ALIGN='LEFT'>    <TD>static_prob=False</TD>
    <TD>temp_grade=industrial</TD>
    <TD>thetajb=2.4 (C/W)</TD>
    <TD>thetasa=1.5 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>toggle_rate=False</TD>
    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=0.98</TD>
    <TD>user_junc_temp=26.8 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetajb=2.4 (C/W)</TD>
    <TD>user_thetasa=1.5 (C/W)</TD>
    <TD>vcc_psadc_dynamic_current=0.000000</TD>
    <TD>vcc_psadc_static_current=0.001500</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psadc_total_current=0.001500</TD>
    <TD>vcc_psadc_voltage=1.800000</TD>
    <TD>vcc_psaux_dynamic_current=0.000000</TD>
    <TD>vcc_psaux_static_current=0.002200</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psaux_total_current=0.002200</TD>
    <TD>vcc_psaux_voltage=1.800000</TD>
    <TD>vcc_psbatt_dynamic_current=0.000000</TD>
    <TD>vcc_psbatt_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psbatt_total_current=0.000000</TD>
    <TD>vcc_psbatt_voltage=1.200000</TD>
    <TD>vcc_psddr_pll_dynamic_current=0.000000</TD>
    <TD>vcc_psddr_pll_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psddr_pll_total_current=0.000000</TD>
    <TD>vcc_psddr_pll_voltage=1.800000</TD>
    <TD>vcc_psintfp_ddr_dynamic_current=0.000000</TD>
    <TD>vcc_psintfp_ddr_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_ddr_total_current=0.000000</TD>
    <TD>vcc_psintfp_ddr_voltage=0.850000</TD>
    <TD>vcc_psintfp_dynamic_current=0.000000</TD>
    <TD>vcc_psintfp_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_total_current=0.000000</TD>
    <TD>vcc_psintfp_voltage=0.850000</TD>
    <TD>vcc_psintlp_dynamic_current=0.000000</TD>
    <TD>vcc_psintlp_static_current=0.005076</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintlp_total_current=0.005076</TD>
    <TD>vcc_psintlp_voltage=0.850000</TD>
    <TD>vcc_pspll_dynamic_current=0.000000</TD>
    <TD>vcc_pspll_static_current=0.001500</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_pspll_total_current=0.001500</TD>
    <TD>vcc_pspll_voltage=1.200000</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.008000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_total_current=0.008000</TD>
    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.054242</TD>
    <TD>vccaux_io_dynamic_current=0.006524</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_static_current=0.055020</TD>
    <TD>vccaux_io_total_current=0.061544</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.147947</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_total_current=0.202189</TD>
    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.000589</TD>
    <TD>vccbram_static_current=0.001859</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_total_current=0.002448</TD>
    <TD>vccbram_voltage=0.850000</TD>
    <TD>vccint_dynamic_current=0.379343</TD>
    <TD>vccint_io_dynamic_current=0.002150</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_static_current=0.070297</TD>
    <TD>vccint_io_total_current=0.072447</TD>
    <TD>vccint_io_voltage=0.850000</TD>
    <TD>vccint_static_current=0.142532</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_total_current=0.521875</TD>
    <TD>vccint_vcu_dynamic_current=0.000000</TD>
    <TD>vccint_vcu_static_current=0.025905</TD>
    <TD>vccint_vcu_total_current=0.025905</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_vcu_voltage=0.900000</TD>
    <TD>vccint_voltage=0.850000</TD>
    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_total_current=0.000000</TD>
    <TD>vcco10_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_total_current=0.000000</TD>
    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_total_current=0.000000</TD>
    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco_psddr_504_dynamic_current=0.000000</TD>
    <TD>vcco_psddr_504_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psddr_504_total_current=0.000000</TD>
    <TD>vcco_psddr_504_voltage=1.200000</TD>
    <TD>vcco_psio0_500_dynamic_current=0.000000</TD>
    <TD>vcco_psio0_500_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio0_500_total_current=0.000000</TD>
    <TD>vcco_psio0_500_voltage=3.300000</TD>
    <TD>vcco_psio1_501_dynamic_current=0.000000</TD>
    <TD>vcco_psio1_501_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio1_501_total_current=0.000000</TD>
    <TD>vcco_psio1_501_voltage=3.300000</TD>
    <TD>vcco_psio2_502_dynamic_current=0.000000</TD>
    <TD>vcco_psio2_502_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio2_502_total_current=0.000000</TD>
    <TD>vcco_psio2_502_voltage=3.300000</TD>
    <TD>vcco_psio3_503_dynamic_current=0.000000</TD>
    <TD>vcco_psio3_503_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio3_503_total_current=0.000000</TD>
    <TD>vcco_psio3_503_voltage=3.300000</TD>
    <TD>version=2020.1</TD>
    <TD>vps_mgtravcc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravcc_static_current=0.000000</TD>
    <TD>vps_mgtravcc_total_current=0.000000</TD>
    <TD>vps_mgtravcc_voltage=0.850000</TD>
    <TD>vps_mgtravtt_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravtt_static_current=0.000000</TD>
    <TD>vps_mgtravtt_total_current=0.000000</TD>
    <TD>vps_mgtravtt_voltage=1.800000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=1</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=0</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mipi_dphy_dci=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl135_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_ii=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_functional_category=Configuration</TD>
    <TD>bscane2_used=1</TD>
    <TD>bufg_gt_functional_category=Clock</TD>
    <TD>bufg_gt_sync_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_gt_sync_used=12</TD>
    <TD>bufg_gt_used=20</TD>
    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=164</TD>
    <TD>diffinbuf_functional_category=I/O</TD>
    <TD>diffinbuf_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e2_functional_category=Arithmetic</TD>
    <TD>dsp48e2_used=8</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=646</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=312</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=16780</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=275</TD>
    <TD>gthe4_channel_functional_category=Advanced</TD>
    <TD>gthe4_channel_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe4_common_functional_category=Advanced</TD>
    <TD>gthe4_common_used=1</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte4_functional_category=I/O</TD>
    <TD>ibufds_gte4_used=2</TD>
    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=179</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=1791</TD>
    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=1080</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=1559</TD>
    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=2387</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=3443</TD>
    <TD>mmcme4_adv_functional_category=Clock</TD>
    <TD>mmcme4_adv_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=588</TD>
    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2_functional_category=Block Ram</TD>
    <TD>ramb36e2_used=20</TD>
    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=296</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=24</TD>
    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=210</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-debug_log=default::[not_specified]</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-include_dirs=default::[not_specified]</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_dsp=default::-1</TD>
    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-part=xczu7ev-ffvc1156-2-i</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shreg_min_size=default::3</TD>
    <TD>-top=example_ibert_ultrascale_gth_0</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:02:42s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1639.391MB</TD>
    <TD>memory_peak=2718.711MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
