<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1271.656 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xD;&#xA;Project:             fir&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020clg484-1&#xD;&#xA;Report date:         Wed Apr 07 15:00:09 +0900 2021&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:          123&#xD;&#xA;LUT:            338&#xD;&#xA;FF:             379&#xD;&#xA;DSP:              3&#xD;&#xA;BRAM:             2&#xD;&#xA;SRL:              0&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    5.745&#xD;&#xA;CP achieved post-implementation:    5.692&#xD;&#xA;Timing met" projectName="fir" solutionName="solution1" date="2021-04-07T15:00:09.676+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="fir" solutionName="solution1" date="2021-04-07T15:00:06.738+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: ae9ce833&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1313.668 ; gain = 57.418&#xD;&#xA;Post Restoration Checksum: NetGraph: 813f32f NumContArr: a688f504 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: ae9ce833&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1313.668 ; gain = 57.418&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: ae9ce833&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1320.023 ; gain = 63.773&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: ae9ce833&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1320.023 ; gain = 63.773&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 17d49b276&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1323.902 ; gain = 67.652" projectName="fir" solutionName="solution1" date="2021-04-07T15:00:01.644+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.197+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.181+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.166+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.150+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.119+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.103+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.087+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.056+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.041+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:22.009+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.994+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.978+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.962+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.947+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.915+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.900+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.884+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.869+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.837+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.806+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.790+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.759+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.744+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.712+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.697+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.681+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.650+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.634+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.603+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.587+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.556+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.540+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.509+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.478+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.447+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.431+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.400+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.384+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.353+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.337+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.306+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.290+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.259+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.244+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.212+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.181+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.165+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.134+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.119+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.087+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.072+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.056+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:21.025+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:20.994+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:20.978+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:20.947+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:20.931+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:20.915+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="fir" solutionName="solution1" date="2021-04-07T14:59:20.884+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="fir" solutionName="solution1" date="2021-04-07T14:59:05.645+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="fir" solutionName="solution1" date="2021-04-07T14:58:09.378+0900" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:36.402+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_cast_reg_197_reg[4]) is unused and will be removed from module fir.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 789.875 ; gain = 521.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name             | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|fir_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | &#xD;&#xA;+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;Distributed RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+------------+-----------------------------------------+----------------+----------------------+-----------------+&#xD;&#xA;|Module Name | RTL Object                              | Inference      | Size (Depth x Width) | Primitives      | &#xD;&#xA;+------------+-----------------------------------------+----------------+----------------------+-----------------+&#xD;&#xA;|fir         | shift_reg_U/fir_shift_reg_ram_U/ram_reg | User Attribute | 16 x 32              | RAM16X1S x 32   | &#xD;&#xA;+------------+-----------------------------------------+----------------+----------------------+-----------------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.&#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|fir         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|fir         | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | &#xD;&#xA;|fir         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|fir         | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | &#xD;&#xA;+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.755+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[17]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.724+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[18]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.708+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[19]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.677+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[20]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.662+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[21]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.646+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[22]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.615+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[23]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.599+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[24]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.568+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[25]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.552+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[26]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.521+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[27]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.505+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[28]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.490+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[29]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.458+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[30]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.443+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[31]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.412+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[32]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.396+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[33]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.365+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[34]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.318+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[35]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.302+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[36]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.271+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[37]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.255+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[38]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.224+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[39]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.208+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[40]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.193+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[41]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.162+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[42]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.146+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[43]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.115+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[44]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.099+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[45]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.068+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[46]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.052+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[47]__0) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.037+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[15]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:12.005+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[16]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.990+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[17]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.974+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[18]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.943+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[19]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.927+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[20]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.912+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[21]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.880+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[22]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.865+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[23]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.833+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[24]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.818+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[25]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.787+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[26]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.771+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[27]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.740+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[28]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.724+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[29]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.693+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[30]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.677+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[31]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.662+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[32]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.630+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[33]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.615+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[34]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.583+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[35]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.568+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[36]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.537+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[37]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.521+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[38]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.505+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[39]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.474+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[40]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.458+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[41]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.427+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[42]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.412+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[43]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.380+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[44]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.349+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[45]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.333+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[46]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.318+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_235_reg[47]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.287+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[0]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.271+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[1]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.255+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[2]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.224+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[3]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.208+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[4]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.177+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[5]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.162+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[6]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.146+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[7]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.115+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[8]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.099+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[9]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.083+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[10]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.052+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[11]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.037+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[12]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:11.005+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[13]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.990+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[14]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.974+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[15]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.943+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (c_load_reg_230_reg[16]) is unused and will be removed from module fir." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.927+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design fir has port s_axi_AXILiteS_BRESP[0] driven by constant 0" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.912+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design fir has port s_axi_AXILiteS_BRESP[1] driven by constant 0" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.896+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design fir has port s_axi_AXILiteS_RRESP[0] driven by constant 0" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.865+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design fir has port s_axi_AXILiteS_RRESP[1] driven by constant 0" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.849+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. &#xD;&#xA;DSP Report: Generating DSP tmp_6_fu_181_p2, operation Mode is: A2*B.&#xD;&#xA;DSP Report: register A is absorbed into DSP tmp_6_fu_181_p2.&#xD;&#xA;DSP Report: operator tmp_6_fu_181_p2 is absorbed into DSP tmp_6_fu_181_p2.&#xD;&#xA;DSP Report: operator tmp_6_fu_181_p2 is absorbed into DSP tmp_6_fu_181_p2.&#xD;&#xA;DSP Report: Generating DSP tmp_6_reg_235_reg, operation Mode is: (PCIN>>17)+A*B2.&#xD;&#xA;DSP Report: register B is absorbed into DSP tmp_6_reg_235_reg.&#xD;&#xA;DSP Report: register tmp_6_reg_235_reg is absorbed into DSP tmp_6_reg_235_reg.&#xD;&#xA;DSP Report: operator tmp_6_fu_181_p2 is absorbed into DSP tmp_6_reg_235_reg.&#xD;&#xA;DSP Report: operator tmp_6_fu_181_p2 is absorbed into DSP tmp_6_reg_235_reg.&#xD;&#xA;DSP Report: Generating DSP tmp_6_fu_181_p2, operation Mode is: A2*B2.&#xD;&#xA;DSP Report: register B is absorbed into DSP tmp_6_fu_181_p2.&#xD;&#xA;DSP Report: register A is absorbed into DSP tmp_6_fu_181_p2.&#xD;&#xA;DSP Report: operator tmp_6_fu_181_p2 is absorbed into DSP tmp_6_fu_181_p2.&#xD;&#xA;DSP Report: operator tmp_6_fu_181_p2 is absorbed into DSP tmp_6_fu_181_p2.&#xD;&#xA;DSP Report: Generating DSP tmp_6_reg_235_reg, operation Mode is: (PCIN>>17)+A2*B2.&#xD;&#xA;DSP Report: register B is absorbed into DSP tmp_6_reg_235_reg.&#xD;&#xA;DSP Report: register A is absorbed into DSP tmp_6_reg_235_reg.&#xD;&#xA;DSP Report: register tmp_6_reg_235_reg is absorbed into DSP tmp_6_reg_235_reg.&#xD;&#xA;DSP Report: operator tmp_6_fu_181_p2 is absorbed into DSP tmp_6_reg_235_reg.&#xD;&#xA;DSP Report: operator tmp_6_fu_181_p2 is absorbed into DSP tmp_6_reg_235_reg." projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.833+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Xilinx/Capston/fir/solution1/impl/verilog/fir.v:250]" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.818+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Xilinx/Capston/fir/solution1/impl/verilog/fir.v:458]" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.802+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Xilinx/Capston/fir/solution1/impl/verilog/fir.v:458]" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.787+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.771+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Xilinx/Capston/fir/solution1/impl/verilog/fir.v:458]" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.755+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element data1_reg_133_reg was removed.  [C:/Xilinx/Capston/fir/solution1/impl/verilog/fir.v:202]" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.724+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_235_reg was removed.  [C:/Xilinx/Capston/fir/solution1/impl/verilog/fir.v:250]" projectName="fir" solutionName="solution1" date="2021-04-07T14:57:10.708+0900" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="fir" solutionName="solution1" date="2021-04-07T14:57:05.676+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fir_shift_reg has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 423.262 ; gain = 154.395&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 423.262 ; gain = 154.395&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 423.262 ; gain = 154.395&#xD;&#xA;---------------------------------------------------------------------------------" projectName="fir" solutionName="solution1" date="2021-04-07T14:56:50.578+0900" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
