//module mux_2_1
//(
//  input   wire      in0,
//  input   wire      in1,
//  input   wire      sel,
//  output  wire      out
//);
//
////assign out = ((~sel)&in0) | (sel&in1);
//assign out = sel?in1:in0;
//
//endmodule

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux_2_1 is
    Port (
        a    : in  STD_LOGIC;
        b    : in  STD_LOGIC;
        sel  : in  STD_LOGIC;
        y    : out STD_LOGIC 
    );
end mux_2_1;

architecture Behavioral of mux_2_1 is
begin
    process(a, b, sel)
    begin
        if (sel = '1') then
            y <= b;
        else
            y <= a;
        end if;
    end process;
end Behavioral;
