
;;
 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
 ;
 ;  Copyright (c) 2024-2025 Advanced Micro Devices, Inc. All Rights Reserved.
 ;
 ;  Permission is hereby granted, free of charge, to any person obtaining a copy
 ;  of this software and associated documentation files (the "Software"), to
 ;  deal in the Software without restriction, including without limitation the
 ;  rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 ;  sell copies of the Software, and to permit persons to whom the Software is
 ;  furnished to do so, subject to the following conditions:
 ;
 ;  The above copyright notice and this permission notice shall be included in all
 ;  copies or substantial portions of the Software.
 ;
 ;  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 ;  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 ;  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 ;  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 ;  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 ;  FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 ;  IN THE SOFTWARE.
 ;
 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --tool lgc --version 4
; RUN: lgc -mcpu=gfx1201 -o - -lgc-use-init-whole-wave -passes="require<lgc-pipeline-state>,lgc-mutate-entry-point" %s | FileCheck --check-prefixes=CHECK %s

; REQUIRES: llvm-main-revision-ge-528172

declare void @lgc.cps.jump(...) #0

define void @test(i32 %cspInit, i32 %arg, ptr %table) !lgc.cps !1 !lgc.shaderstage !2 !continuation !3 !continuation.state !4 {
; CHECK-LABEL: define amdgpu_cs_chain void @test(
; CHECK-SAME: i32 inreg [[GLOBALTABLE:%.*]], ptr addrspace(4) inreg [[NUMWORKGROUPSPTR:%.*]], i32 inreg [[PAD0:%.*]], i32 inreg [[PAD1:%.*]], i32 inreg [[PAD2:%.*]], i32 inreg [[PAD3:%.*]], i32 inreg [[PAD4:%.*]], i32 inreg [[PAD5:%.*]], i32 inreg [[PAD6:%.*]], i32 inreg [[PAD7:%.*]], i32 inreg [[PAD8:%.*]], i32 inreg [[PAD9:%.*]], i32 inreg [[PAD10:%.*]], i32 inreg [[PAD11:%.*]], i32 inreg [[SPILLTABLE:%.*]], i32 [[LOCALINVOCATIONID:%.*]], i32 inreg [[MAXOUTGOINGVGPRCOUNT:%.*]], i32 [[VCR:%.*]], i32 [[CSPINIT:%.*]], i32 [[ARG:%.*]], ptr [[TABLE:%.*]]) #[[ATTR1:[0-9]+]] align 128 !lgc.cps [[META5:![0-9]+]] !lgc.shaderstage [[META6:![0-9]+]] !continuation [[META7:![0-9]+]] !continuation.state [[META8:![0-9]+]] {
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[CSP:%.*]] = alloca i32, align 4
; CHECK-NEXT:    [[TMP1:%.*]] = call i64 @llvm.amdgcn.s.getpc()
; CHECK-NEXT:    [[TMP2:%.*]] = bitcast i64 [[TMP1]] to <2 x i32>
; CHECK-NEXT:    [[TMP3:%.*]] = insertelement <2 x i32> [[TMP2]], i32 [[SPILLTABLE]], i64 0
; CHECK-NEXT:    [[TMP4:%.*]] = bitcast <2 x i32> [[TMP3]] to i64
; CHECK-NEXT:    [[TMP5:%.*]] = inttoptr i64 [[TMP4]] to ptr addrspace(4)
; CHECK-NEXT:    [[TMP11:%.*]] = ptrtoint ptr [[TABLE]] to i64
; CHECK-NEXT:    [[TMP38:%.*]] = bitcast i64 [[TMP11]] to <2 x i32>
; CHECK-NEXT:    [[TMP7:%.*]] = extractelement <2 x i32> [[TMP38]], i64 0
; CHECK-NEXT:    [[TMP8:%.*]] = extractelement <2 x i32> [[TMP38]], i64 1
; CHECK-NEXT:    [[TMP78:%.*]] = call i32 @llvm.amdgcn.dead.i32()
; CHECK-NEXT:    [[TMP9:%.*]] = call i1 @llvm.amdgcn.init.whole.wave()
; CHECK-NEXT:    br i1 [[TMP9]], label [[TMP10:%.*]], label [[TAIL_BLOCK:%.*]]
; CHECK:       11:
; CHECK-NEXT:    store i32 [[CSPINIT]], ptr [[CSP]], align 4
; CHECK-NEXT:    [[TABLE_0:%.*]] = getelementptr i32, ptr [[TABLE]], i32 0
; CHECK-NEXT:    [[CR_THEN:%.*]] = load i32, ptr [[TABLE_0]], align 4
; CHECK-NEXT:    [[THEN_ARG:%.*]] = add i32 [[ARG]], 1
; CHECK-NEXT:    [[TMP6:%.*]] = load i32, ptr [[CSP]], align 4
; CHECK-NEXT:    br label [[TAIL_BLOCK]]
; CHECK:       tail.block:
; CHECK-NEXT:    [[TMP12:%.*]] = phi i32 [ [[VCR]], [[ENTRY:%.*]] ], [ [[CR_THEN]], [[TMP10]] ]
; CHECK-NEXT:    [[TMP13:%.*]] = phi i32 [ [[CSPINIT]], [[ENTRY]] ], [ [[TMP6]], [[TMP10]] ]
; CHECK-NEXT:    [[TMP14:%.*]] = phi i32 [ [[ARG]], [[ENTRY]] ], [ poison, [[TMP10]] ]
; CHECK-NEXT:    [[TMP15:%.*]] = phi i32 [ [[TMP7]], [[ENTRY]] ], [ [[THEN_ARG]], [[TMP10]] ]
; CHECK-NEXT:    [[TMP16:%.*]] = phi i32 [ [[TMP8]], [[ENTRY]] ], [ [[TMP78]], [[TMP10]] ]
; CHECK-NEXT:    [[TMP17:%.*]] = call i64 @llvm.amdgcn.s.getpc()
; CHECK-NEXT:    [[TMP18:%.*]] = bitcast i64 [[TMP17]] to <2 x i32>
; CHECK-NEXT:    [[TMP19:%.*]] = insertvalue { i32, i32, i32, i32, i32, i32 } poison, i32 [[LOCALINVOCATIONID]], 0
; CHECK-NEXT:    [[TMP20:%.*]] = insertvalue { i32, i32, i32, i32, i32, i32 } [[TMP19]], i32 [[TMP12]], 1
; CHECK-NEXT:    [[TMP21:%.*]] = insertvalue { i32, i32, i32, i32, i32, i32 } [[TMP20]], i32 [[TMP13]], 2
; CHECK-NEXT:    [[TMP22:%.*]] = insertvalue { i32, i32, i32, i32, i32, i32 } [[TMP21]], i32 [[TMP14]], 3
; CHECK-NEXT:    [[TMP23:%.*]] = insertvalue { i32, i32, i32, i32, i32, i32 } [[TMP22]], i32 [[TMP15]], 4
; CHECK-NEXT:    [[TMP24:%.*]] = insertvalue { i32, i32, i32, i32, i32, i32 } [[TMP23]], i32 [[TMP16]], 5
; CHECK-NEXT:    [[TMP77:%.*]] = extractvalue { i32, i32, i32, i32, i32, i32 } [[TMP24]], 1
; CHECK-NEXT:    [[TMP25:%.*]] = and i32 [[TMP77]], 7
; CHECK-NEXT:    [[TMP26:%.*]] = icmp ne i32 [[TMP25]], 0
; CHECK-NEXT:    [[TMP27:%.*]] = call i32 @llvm.amdgcn.ballot.i32(i1 [[TMP26]])
; CHECK-NEXT:    [[TMP28:%.*]] = icmp eq i32 [[TMP25]], 3
; CHECK-NEXT:    [[TMP29:%.*]] = call i32 @llvm.amdgcn.ballot.i32(i1 [[TMP28]])
; CHECK-NEXT:    [[TMP30:%.*]] = icmp ne i32 [[TMP29]], 0
; CHECK-NEXT:    [[TMP31:%.*]] = select i1 [[TMP30]], i32 [[TMP29]], i32 [[TMP27]]
; CHECK-NEXT:    [[TMP32:%.*]] = icmp eq i32 [[TMP25]], 2
; CHECK-NEXT:    [[TMP33:%.*]] = call i32 @llvm.amdgcn.ballot.i32(i1 [[TMP32]])
; CHECK-NEXT:    [[TMP34:%.*]] = icmp ne i32 [[TMP33]], 0
; CHECK-NEXT:    [[TMP35:%.*]] = select i1 [[TMP34]], i32 [[TMP33]], i32 [[TMP31]]
; CHECK-NEXT:    [[TMP36:%.*]] = icmp eq i32 [[TMP25]], 1
; CHECK-NEXT:    [[TMP37:%.*]] = call i32 @llvm.amdgcn.ballot.i32(i1 [[TMP36]])
; CHECK-NEXT:    [[TMP39:%.*]] = icmp ne i32 [[TMP37]], 0
; CHECK-NEXT:    [[TMP40:%.*]] = select i1 [[TMP39]], i32 [[TMP37]], i32 [[TMP35]]
; CHECK-NEXT:    [[TMP41:%.*]] = call i32 @llvm.cttz.i32(i32 [[TMP40]], i1 true)
; CHECK-NEXT:    [[TMP42:%.*]] = call i32 @llvm.amdgcn.readlane.i32(i32 [[TMP77]], i32 [[TMP41]])
; CHECK-NEXT:    [[TMP43:%.*]] = icmp eq i32 [[TMP77]], [[TMP42]]
; CHECK-NEXT:    [[TMP44:%.*]] = call i32 @llvm.amdgcn.ballot.i32(i1 [[TMP43]])
; CHECK-NEXT:    [[TMP45:%.*]] = and i32 [[TMP42]], -64
; CHECK-NEXT:    [[TMP46:%.*]] = insertelement <2 x i32> [[TMP18]], i32 [[TMP45]], i64 0
; CHECK-NEXT:    [[TMP47:%.*]] = bitcast <2 x i32> [[TMP46]] to i64
; CHECK-NEXT:    [[TMP48:%.*]] = inttoptr i64 [[TMP47]] to ptr
; CHECK-NEXT:    [[TMP49:%.*]] = and i32 [[TMP42]], 56
; CHECK-NEXT:    [[TMP50:%.*]] = shl i32 [[TMP49]], 1
; CHECK-NEXT:    [[TMP51:%.*]] = add i32 [[TMP50]], 16
; CHECK-NEXT:    [[TMP52:%.*]] = call i32 @llvm.umax.i32(i32 [[TMP51]], i32 [[MAXOUTGOINGVGPRCOUNT]])
; CHECK-NEXT:    [[TMP53:%.*]] = ptrtoint ptr addrspace(4) [[NUMWORKGROUPSPTR]] to i64
; CHECK-NEXT:    [[TMP54:%.*]] = bitcast i64 [[TMP53]] to <2 x i32>
; CHECK-NEXT:    [[TMP55:%.*]] = extractelement <2 x i32> [[TMP54]], i64 0
; CHECK-NEXT:    [[TMP56:%.*]] = extractelement <2 x i32> [[TMP54]], i64 1
; CHECK-NEXT:    [[TMP57:%.*]] = insertelement <20 x i32> poison, i32 [[GLOBALTABLE]], i64 0
; CHECK-NEXT:    [[TMP58:%.*]] = insertelement <20 x i32> [[TMP57]], i32 [[TMP55]], i64 1
; CHECK-NEXT:    [[TMP59:%.*]] = insertelement <20 x i32> [[TMP58]], i32 [[TMP56]], i64 2
; CHECK-NEXT:    [[TMP60:%.*]] = insertelement <20 x i32> [[TMP59]], i32 [[PAD0]], i64 3
; CHECK-NEXT:    [[TMP61:%.*]] = insertelement <20 x i32> [[TMP60]], i32 [[PAD1]], i64 4
; CHECK-NEXT:    [[TMP62:%.*]] = insertelement <20 x i32> [[TMP61]], i32 [[PAD2]], i64 5
; CHECK-NEXT:    [[TMP63:%.*]] = insertelement <20 x i32> [[TMP62]], i32 [[PAD3]], i64 6
; CHECK-NEXT:    [[TMP64:%.*]] = insertelement <20 x i32> [[TMP63]], i32 [[PAD4]], i64 7
; CHECK-NEXT:    [[TMP65:%.*]] = insertelement <20 x i32> [[TMP64]], i32 [[PAD5]], i64 8
; CHECK-NEXT:    [[TMP66:%.*]] = insertelement <20 x i32> [[TMP65]], i32 [[PAD6]], i64 9
; CHECK-NEXT:    [[TMP67:%.*]] = insertelement <20 x i32> [[TMP66]], i32 [[PAD7]], i64 10
; CHECK-NEXT:    [[TMP68:%.*]] = insertelement <20 x i32> [[TMP67]], i32 [[PAD8]], i64 11
; CHECK-NEXT:    [[TMP69:%.*]] = insertelement <20 x i32> [[TMP68]], i32 [[PAD9]], i64 12
; CHECK-NEXT:    [[TMP70:%.*]] = insertelement <20 x i32> [[TMP69]], i32 [[PAD10]], i64 13
; CHECK-NEXT:    [[TMP71:%.*]] = insertelement <20 x i32> [[TMP70]], i32 [[PAD11]], i64 14
; CHECK-NEXT:    [[TMP72:%.*]] = insertelement <20 x i32> [[TMP71]], i32 [[SPILLTABLE]], i64 15
; CHECK-NEXT:    [[TMP73:%.*]] = insertelement <20 x i32> [[TMP72]], i32 [[MAXOUTGOINGVGPRCOUNT]], i64 16
; CHECK-NEXT:    [[TMP74:%.*]] = insertelement <20 x i32> [[TMP73]], i32 [[TMP45]], i64 17
; CHECK-NEXT:    [[TMP75:%.*]] = insertelement <20 x i32> [[TMP74]], i32 [[TMP44]], i64 18
; CHECK-NEXT:    [[TMP76:%.*]] = insertelement <20 x i32> [[TMP75]], i32 [[TMP52]], i64 19
; CHECK-NEXT:    call void (ptr, i32, <20 x i32>, { i32, i32, i32, i32, i32, i32 }, i32, ...) @llvm.amdgcn.cs.chain.p0.i32.v20i32.sl_i32i32i32i32i32i32s(ptr inreg [[TMP48]], i32 inreg [[TMP44]], <20 x i32> inreg [[TMP76]], { i32, i32, i32, i32, i32, i32 } [[TMP24]], i32 1, i32 [[TMP52]], i32 -1, ptr @retry_vgpr_alloc.v20i32)
; CHECK-NEXT:    unreachable
;
entry:
  %csp = alloca i32, align 4
  store i32 %cspInit, ptr %csp, align 4
  %table.0 = getelementptr i32, ptr %table, i32 0
  %cr.then = load i32, ptr %table.0, align 4
  %then.arg = add i32 %arg, 1
  %0 = load i32, ptr %csp, align 4
  call void (...) @lgc.cps.jump(i32 %cr.then, i32 2, i32 %0, i32 poison, i32 %then.arg)
  unreachable
}

; CHECK: !amdgpu.pal.metadata.msgpack = !{[[PAL_MD:![0-9]+]]}
; CHECK: [[PAL_MD]] = {{.*}}outgoing_vgpr_count\0C\{{.*}}

declare !continuation !3 { ptr, ptr } @continuation.prototype.test(ptr, i1)

declare ptr @continuation.malloc(i32)

declare void @continuation.free(ptr)

declare token @llvm.coro.id.retcon(i32, i32, ptr, ptr, ptr, ptr) #1

declare ptr @llvm.coro.begin(token, ptr writeonly) #1

attributes #0 = { noreturn }
attributes #1 = { nounwind }

!continuation.stackAddrspace = !{!0}
!lgc.cps.maxArgumentVgprs = !{!5}

!0 = !{i32 5}
!1 = !{i32 1}
!2 = !{i32 7}
!3 = !{ptr @test}
!4 = !{i32 0}
!5 = !{i32 4}
;.
; CHECK: [[META5]] = !{i32 1}
; CHECK: [[META6]] = !{i32 7}
; CHECK: [[META7]] = !{ptr @test}
; CHECK: [[META8]] = !{i32 0}
;.
