0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v,1689146545,verilog,,,,tb_16mu,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v,1689147042,verilog,,C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v,,SixteenMultiplier,,,,,,,,
