<harm>
	<context name="default">

		<prop exp="reg_int_sim_::xon_cpu" loc="c,dt"/>
		<prop exp="reg_int_sim_::xoff_cpu" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::MAC_rx_add_prom_data" loc="c,dt"/>
		<prop exp="reg_int_sim_::RX_APPEND_CRC" loc="c,dt"/>
		<prop exp="reg_int_sim_::tx_pause_en" loc="c,dt"/>
		<prop exp="reg_int_sim_::LinkFail" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::IFGset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::CPU_rd_addr" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::CPU_rd_dout" loc="c,dt"/>
		<prop exp="reg_int_sim_::UpdateMIIRX_DATAReg" loc="c,dt"/>
		<prop exp="reg_int_sim_::Reset" loc="c,dt"/>
		<prop exp="reg_int_sim_::MAC_rx_add_chk_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::MAC_rx_add_prom_add" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::RX_MIN_LENGTH" loc="c,dt"/>
		<prop exp="reg_int_sim_::MAC_rx_add_prom_wr" loc="c,dt"/>
		<prop exp="reg_int_sim_::MAC_tx_add_en" loc="c,dt"/>
		<prop exp="reg_int_sim_::broadcast_filter_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::RX_IFG_SET" loc="c,dt"/>
		<prop exp="reg_int_sim_::CPU_rd_grant" loc="c,dt"/>
		<prop exp="reg_int_sim_::Busy" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::Tx_Lwmark" loc="c,dt"/>
		<prop exp="reg_int_sim_::CPU_rd_apply" loc="c,dt"/>
		<prop exp="reg_int_sim_::Nvalid" loc="c,dt"/>
		<prop exp="reg_int_sim_::Clk_reg" loc="c,dt"/>
		<prop exp="reg_int_sim_::Line_loop_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::MAC_tx_add_prom_add" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::RX_MAX_LENGTH" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::MAC_tx_add_prom_data" loc="c,dt"/>
		<prop exp="reg_int_sim_::MAC_tx_add_prom_wr" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::Prsd" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::MaxRetry" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::Speed" loc="c,dt"/>
		<prop exp="reg_int_sim_::FullDuplex" loc="c,dt"/>
		<prop exp="reg_int_sim_::CRC_chk_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::Tx_Hwmark" loc="c,dt"/>
		<prop exp="reg_int_sim_::pause_frame_send_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::broadcast_MAX" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="reg_int_sim_::pause_quanta_set" loc="c,dt"/>



		<template dtLimits="5D,3W,15A,-0.1E,R" exp="G({..#1&..}|-> P0)" /> 



		<sort name="causality" exp="1-afct/traceLength"/>
		<sort name="frequency" exp="atct/traceLength"/>
	</context>
</harm>



