Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 11 18:42:53 2024
| Host         : DESKTOP-J5VP46H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  394         
SYNTH-10   Warning           Wide multiplier              18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (394)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (811)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (394)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (811)
--------------------------------------------------
 There are 811 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  827          inf        0.000                      0                  827           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           827 Endpoints
Min Delay           827 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.765ns  (logic 14.274ns (53.331%)  route 12.491ns (46.669%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.446    18.999    p_1_in0_in
    SLICE_X98Y36         LUT5 (Prop_lut5_I0_O)        0.313    19.312 r  green_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.902    20.214    green_OBUF[0]
    SLICE_X88Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.338 r  red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.912    23.250    red_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    26.765 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.765    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.646ns  (logic 14.297ns (53.653%)  route 12.350ns (46.347%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.446    18.999    p_1_in0_in
    SLICE_X98Y36         LUT5 (Prop_lut5_I0_O)        0.313    19.312 r  green_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.902    20.214    green_OBUF[0]
    SLICE_X88Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.338 r  red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.771    23.109    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    26.646 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.646    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.609ns  (logic 14.270ns (53.628%)  route 12.339ns (46.372%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.446    18.999    p_1_in0_in
    SLICE_X98Y36         LUT5 (Prop_lut5_I0_O)        0.313    19.312 r  green_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.902    20.214    green_OBUF[0]
    SLICE_X88Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.338 r  red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.760    23.098    red_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    26.609 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.609    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.487ns  (logic 14.288ns (53.943%)  route 12.199ns (46.057%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.446    18.999    p_1_in0_in
    SLICE_X98Y36         LUT5 (Prop_lut5_I0_O)        0.313    19.312 r  green_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.902    20.214    green_OBUF[0]
    SLICE_X88Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.338 r  red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.620    22.958    red_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    26.487 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.487    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.479ns  (logic 14.193ns (55.706%)  route 11.286ns (44.294%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.446    18.999    p_1_in0_in
    SLICE_X98Y36         LUT5 (Prop_lut5_I0_O)        0.313    19.312 r  green_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.609    21.921    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    25.479 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.479    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.455ns  (logic 14.182ns (55.716%)  route 11.272ns (44.284%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.435    18.988    p_1_in0_in
    SLICE_X98Y36         LUT6 (Prop_lut6_I5_O)        0.313    19.301 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.607    21.907    blue_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    25.455 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.455    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.328ns  (logic 14.182ns (55.994%)  route 11.146ns (44.006%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.446    18.999    p_1_in0_in
    SLICE_X98Y36         LUT5 (Prop_lut5_I0_O)        0.313    19.312 r  green_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.469    21.781    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    25.328 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.328    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.304ns  (logic 14.172ns (56.006%)  route 11.132ns (43.994%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.435    18.988    p_1_in0_in
    SLICE_X98Y36         LUT6 (Prop_lut6_I5_O)        0.313    19.301 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.467    21.767    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    25.304 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.304    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.187ns  (logic 14.192ns (56.344%)  route 10.996ns (43.656%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.446    18.999    p_1_in0_in
    SLICE_X98Y36         LUT5 (Prop_lut5_I0_O)        0.313    19.312 r  green_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.319    21.631    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    25.187 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.187    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.149ns  (logic 14.167ns (56.332%)  route 10.982ns (43.668%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE                         0.000     0.000 r  vcount_reg[5]/C
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vcount_reg[5]/Q
                         net (fo=20, routed)          2.356     2.812    vcount_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.936 r  red3__5_i_35/O
                         net (fo=1, routed)           0.000     2.936    red3__5_i_35_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.486 r  red3__5_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.486    red3__5_i_7_n_0
    SLICE_X78Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.600 r  red3__5_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.600    red3__5_i_6_n_0
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.934 r  red3__5_i_5/O[1]
                         net (fo=11, routed)          2.950     6.884    red3__5_i_5_n_6
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.099 r  red3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    11.101    red3__6_n_106
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.619 r  red3__7/P[2]
                         net (fo=2, routed)           1.221    13.841    red3__7_n_103
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  green_OBUF[3]_inst_i_216/O
                         net (fo=1, routed)           0.000    13.965    green_OBUF[3]_inst_i_216_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.366 r  green_OBUF[3]_inst_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.366    green_OBUF[3]_inst_i_199_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.700 r  green_OBUF[3]_inst_i_195/O[1]
                         net (fo=1, routed)           0.815    15.514    red3__14[21]
    SLICE_X102Y35        LUT2 (Prop_lut2_I1_O)        0.303    15.817 r  green_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    15.817    green_OBUF[3]_inst_i_138_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.350 r  green_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.350    green_OBUF[3]_inst_i_82_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.467 r  green_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.467    green_OBUF[3]_inst_i_43_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.790 f  green_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.886    17.677    green_OBUF[3]_inst_i_8_n_6
    SLICE_X101Y35        LUT2 (Prop_lut2_I0_O)        0.306    17.983 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    17.983    green_OBUF[3]_inst_i_10_n_0
    SLICE_X101Y35        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.553 r  green_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.435    18.988    p_1_in0_in
    SLICE_X98Y36         LUT6 (Prop_lut6_I5_O)        0.313    19.301 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.317    21.617    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    25.149 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.149    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 direction_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            direction_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE                         0.000     0.000 r  direction_reg[0]/C
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  direction_reg[0]/Q
                         net (fo=75, routed)          0.122     0.263    direction[0]
    SLICE_X90Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.308 r  direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.308    direction[2]_i_1_n_0
    SLICE_X90Y46         FDRE                                         r  direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_x_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.268ns (79.228%)  route 0.070ns (20.772%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE                         0.000     0.000 r  white_x_reg[22]/C
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_x_reg[22]/Q
                         net (fo=22, routed)          0.070     0.211    white_x[22]
    SLICE_X75Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.338 r  white_x_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.338    white_x_reg[23]_i_1_n_4
    SLICE_X75Y38         FDRE                                         r  white_x_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_x_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.268ns (79.228%)  route 0.070ns (20.772%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE                         0.000     0.000 r  white_x_reg[26]/C
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_x_reg[26]/Q
                         net (fo=22, routed)          0.070     0.211    white_x[26]
    SLICE_X75Y39         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.338 r  white_x_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.338    white_x_reg[27]_i_1_n_4
    SLICE_X75Y39         FDRE                                         r  white_x_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_x_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y36         FDRE                         0.000     0.000 r  white_x_reg[12]/C
    SLICE_X75Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_x_reg[12]/Q
                         net (fo=22, routed)          0.081     0.222    white_x[12]
    SLICE_X75Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  white_x_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.346    white_x_reg[15]_i_1_n_6
    SLICE_X75Y36         FDRE                                         r  white_x_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_x_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE                         0.000     0.000 r  white_x_reg[16]/C
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_x_reg[16]/Q
                         net (fo=22, routed)          0.081     0.222    white_x[16]
    SLICE_X75Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  white_x_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.346    white_x_reg[19]_i_1_n_6
    SLICE_X75Y37         FDRE                                         r  white_x_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y33         FDRE                         0.000     0.000 r  white_x_reg[0]/C
    SLICE_X75Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_x_reg[0]/Q
                         net (fo=23, routed)          0.081     0.222    white_x[0]
    SLICE_X75Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  white_x_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.346    white_x_reg[3]_i_1_n_6
    SLICE_X75Y33         FDRE                                         r  white_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_x_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE                         0.000     0.000 r  white_x_reg[20]/C
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_x_reg[20]/Q
                         net (fo=22, routed)          0.081     0.222    white_x[20]
    SLICE_X75Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  white_x_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.346    white_x_reg[23]_i_1_n_6
    SLICE_X75Y38         FDRE                                         r  white_x_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_x_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE                         0.000     0.000 r  white_x_reg[24]/C
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_x_reg[24]/Q
                         net (fo=22, routed)          0.081     0.222    white_x[24]
    SLICE_X75Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  white_x_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.346    white_x_reg[27]_i_1_n_6
    SLICE_X75Y39         FDRE                                         r  white_x_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y34         FDRE                         0.000     0.000 r  white_x_reg[4]/C
    SLICE_X75Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_x_reg[4]/Q
                         net (fo=22, routed)          0.081     0.222    white_x[4]
    SLICE_X75Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  white_x_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.346    white_x_reg[7]_i_1_n_6
    SLICE_X75Y34         FDRE                                         r  white_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE                         0.000     0.000 r  white_x_reg[8]/C
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_x_reg[8]/Q
                         net (fo=22, routed)          0.081     0.222    white_x[8]
    SLICE_X75Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  white_x_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.346    white_x_reg[11]_i_1_n_6
    SLICE_X75Y35         FDRE                                         r  white_x_reg[9]/D
  -------------------------------------------------------------------    -------------------





