// Seed: 2671898931
module module_0 #(
    parameter id_9 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_1 = id_4;
  logic ["" : -1  -  -1] id_7, id_8;
  logic _id_9;
  ;
  wire id_10;
  parameter id_11 = module_0;
  assign id_7[id_9] = -1'd0;
endmodule
module module_1 #(
    parameter id_2 = 32'd47
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic [1 'd0 : id_2] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
