{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@160:175@HdlStmProcess", "  STATE_CGS: next_state <= STATE_SYNCHRONIZED;\n  default: next_state <= state_good ? state : STATE_RESET;\n  endcase\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= STATE_RESET;\n  end else begin\n    if (good_cnt_limit_reached_s) begin\n      state <= next_state;\n    end\n  end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[173, "assign event_data_phase = state == STATE_CGS &&\n"], [173, "                          next_state == STATE_SYNCHRONIZED &&\n"], [173, "                          good_cnt_limit_reached_s;\n"]]}}