<?xml version="1.0"?>
<Checkpoint Version="9" Minor="0">
	<BUILD_NUMBER Name="2086221"/>
	<FULL_BUILD Name="SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017"/>
	<PRODUCT Name="Vivado v2017.4 (64-bit)"/>
	<Part Name="xc7z020clg400-1"/>
	<BoardPart Name="www.digilentinc.com:pynq-z1:part0:1.0"/>
	<Top Name="sys_top"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="SHAPE" Name="sys_top.shape" ModTime="1556191728"/>
	<File Type="EDIF" Name="sys_top.edf" ModTime="1556191728"/>
	<File Type="VERILOG_STUB" Name="sys_top_stub.v" ModTime="1556191728"/>
	<File Type="VHDL_STUB" Name="sys_top_stub.vhdl" ModTime="1556191728"/>
	<File Type="XN" Name="sys_top.xn" ModTime="1556191728"/>
	<File Type="INCR" Name="sys_top.incr" ModTime="1556191728"/>
	<File Type="RDA" Name="sys_top.rda" ModTime="1556191728"/>
	<File Type="REPLAY" Name="sys_top_iPhysOpt.replay" ModTime="1556191728"/>
	<File Type="WDF" Name="sys_top.wdf" ModTime="1556191728"/>
</Checkpoint>

