
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105553                       # Number of seconds simulated
sim_ticks                                105552745947                       # Number of ticks simulated
final_tick                               632654808855                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123505                       # Simulator instruction rate (inst/s)
host_op_rate                                   155186                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1474652                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340384                       # Number of bytes of host memory used
host_seconds                                 71578.06                       # Real time elapsed on the host
sim_insts                                  8840222177                       # Number of instructions simulated
sim_ops                                   11107897687                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1890048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1879808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1946496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3230720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1071872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1363712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3231104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3211264                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17864192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5697152                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5697152                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14766                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14686                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15207                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        25240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        10654                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        25243                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        25088                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                139564                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           44509                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                44509                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17906195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17809181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        41231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18440979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     30607636                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        40018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10154847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12919721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        48507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     30611274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     30423311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               169244219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47294                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44869                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        41231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        40018                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        48507                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48507                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             371075                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53974456                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53974456                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53974456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47294                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17906195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17809181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        41231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18440979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     30607636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        40018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10154847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12919721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        48507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     30611274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     30423311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              223218674                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               253124092                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20693425                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16969189                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025241                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8569910                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8090879                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2121681                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90213                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197457488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117620745                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20693425                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10212560                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25877276                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5747370                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6029992                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12164720                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233055448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207178172     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2801884      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3239870      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1783155      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2073162      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126893      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          766017      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2005251      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12081044      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233055448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081752                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464676                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195877811                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7640150                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25673501                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       192213                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3671767                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359767                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18925                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143608738                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93919                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3671767                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196179374                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2743975                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4041432                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25576894                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       842000                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143517821                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        222200                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       392430                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199435563                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668282938                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668282938                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291694                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29143847                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37413                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20796                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2250975                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13704215                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7465603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197068                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1654372                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143296678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135398873                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       188188                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17940204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41550621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4044                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233055448                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580973                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270246                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    176005810     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22944281      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12325798      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8536221      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7462709      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3827884      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       911385      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       595113      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       446247      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233055448                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35155     11.95%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127578     43.35%     55.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131535     44.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113332443     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117980      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12519946      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7411920      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135398873                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534911                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             294268                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002173                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504335649                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161275654                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133160647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135693141                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       341344                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2420534                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1283                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       164933                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8292                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3671767                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2249168                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       146074                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143334298                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        58056                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13704215                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7465603                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20789                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102586                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1283                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138726                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2311128                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133413316                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11756637                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1985556                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19166257                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667264                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7409620                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527067                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133162617                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133160647                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79145163                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207336987                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526069                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381722                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687893                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20647625                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036930                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229383681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534859                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354084                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179271081     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23239337     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9736114      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5850361      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4054270      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2613314      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1359357      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093323      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2166524      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229383681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687893                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584351                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283681                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558822                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2166524                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370551999                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290342892                       # The number of ROB writes
system.switch_cpus0.timesIdled                3024114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20068644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.531241                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.531241                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395063                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395063                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601803893                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184814079                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134002859                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus1.numCycles               253124092                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20651393                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16929895                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2026468                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8511316                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8073070                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2121039                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90853                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197550221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117491895                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20651393                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10194109                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25855271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5739290                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6138150                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12173093                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2013854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233224608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207369337     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2803372      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3239157      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1781674      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2066446      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1123813      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          762388      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2005085      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12073336      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233224608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081586                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464167                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195948340                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7769792                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25652258                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       192203                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3662009                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3356457                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18957                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143480962                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        95648                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3662009                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       196247990                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2340871                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4577779                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25557426                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       838527                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143398954                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          200                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        214578                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       394572                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    199300760                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    667804374                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    667804374                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170302639                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28998121                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37910                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21312                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2250106                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13691627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7462718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       196361                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1652894                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143185858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37993                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135363872                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       181405                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17816511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41183365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4543                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    233224608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269727                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176190919     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22934032      9.83%     85.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12323376      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8538755      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7461223      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3822096      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       913549      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       595107      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       445551      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233224608                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          33216     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130099     44.06%     55.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       131955     44.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113310228     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2120664      1.57%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16585      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12504852      9.24%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7411543      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135363872                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534773                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             295270                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002181                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    504429027                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161041629                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133131237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135659142                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       344697                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2407228                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          824                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1271                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       161593                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8292                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3662009                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1864988                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       134345                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143223968                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        57826                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13691627                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7462718                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21285                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1271                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1174415                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139074                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2313489                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133373738                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11745399                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1990134                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19155218                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18662568                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7409819                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526910                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133132674                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133131237                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79139901                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207316477                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525952                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381735                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100006337                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122695765                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20529020                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2038560                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    229562599                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534476                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.353843                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    179454058     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23237203     10.12%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9734855      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5846671      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4053651      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2612154      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1362390      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1093811      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2167806      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    229562599                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100006337                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122695765                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18585524                       # Number of memory references committed
system.switch_cpus1.commit.loads             11284399                       # Number of loads committed
system.switch_cpus1.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17559993                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110615033                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2496241                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2167806                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           370618902                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          290111648                       # The number of ROB writes
system.switch_cpus1.timesIdled                3029052                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19899484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100006337                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122695765                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100006337                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.531081                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.531081                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395088                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395088                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601640258                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184780599                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133872417                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               253124092                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19298649                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17221429                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1532259                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12799749                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12571152                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1159844                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46355                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    203742009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             109593785                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19298649                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13730996                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24425621                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5029372                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2929129                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12322498                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1504249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    234585221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.766514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       210159600     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3721037      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1879226      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3673422      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1183280      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3401556      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          538268      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          876278      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9152554      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    234585221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076242                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432965                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       201321303                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5396594                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24377455                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19503                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3470365                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1833727                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18097                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     122630346                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        34213                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3470365                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       201593096                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3214030                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1354754                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24128879                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       824091                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     122461821                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          119                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         94582                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       656727                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    160523115                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    555044712                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    555044712                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    130264277                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30258825                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16466                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8328                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1796355                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22033689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3599791                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        24014                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       820460                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         121825498                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        114094331                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        73548                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21914669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     44885201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    234585221                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486366                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.098937                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    184545013     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15797061      6.73%     85.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16695605      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9735947      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5004554      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1256010      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1486842      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        34611      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        29578      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    234585221                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         191391     57.45%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         77239     23.18%     80.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        64535     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89500464     78.44%     78.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       896576      0.79%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8140      0.01%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20119752     17.63%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3569399      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     114094331                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.450745                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             333165                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    463180596                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    143757004                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    111210805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     114427496                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        91621                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4459359                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        88926                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3470365                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2151090                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       102324                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    121842104                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22033689                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3599791                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8325                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1944                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1032965                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       592036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1625001                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    112648114                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19834022                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1446217                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23403264                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17122509                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3569242                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.445031                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             111235276                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            111210805                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67288128                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        146697409                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.439353                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458687                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88600360                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     99774608                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22071881                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16415                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1522574                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    231114856                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.302645                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    193952576     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14607518      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9381035      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2953731      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4896669      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       953834      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       606600      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       554763      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3208130      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    231114856                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88600360                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      99774608                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21085193                       # Number of memory references committed
system.switch_cpus2.commit.loads             17574328                       # Number of loads committed
system.switch_cpus2.commit.membars               8190                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15306243                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87201518                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1249746                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3208130                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           349752890                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          247166060                       # The number of ROB writes
system.switch_cpus2.timesIdled                4516502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18538871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88600360                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             99774608                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88600360                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.856919                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.856919                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.350027                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.350027                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       523559957                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      144929855                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      130190636                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16400                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus3.numCycles               253124092                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19763338                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17833774                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1037155                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7386041                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7064857                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1091159                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        45482                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    209397221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             124360620                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19763338                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8156016                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24589460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3259706                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4701903                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12021220                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1042454                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    240885346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.934317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       216295886     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          876365      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1795005      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          751115      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4088647      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3633216      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          703522      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1478166      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11263424      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    240885346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078078                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491303                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       208265293                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5847039                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24498723                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        78037                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2196249                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1734506                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          513                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     145845892                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2811                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2196249                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       208475776                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4119400                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1067243                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24378146                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       648525                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     145769582                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        274326                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       236654                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         2861                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    171146339                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    686617402                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    686617402                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    151821683                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        19324644                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16921                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8539                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1648925                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     34395028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17394991                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       158156                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       842424                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         145479488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16972                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        139873997                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        71899                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     11211812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     26931749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    240885346                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580666                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378360                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    191232007     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14832491      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12206469      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5279399      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6692004      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6488997      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3682374      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       289714      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       181891      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    240885346                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         354122     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2764178     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        80049      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     87748481     62.73%     62.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1222279      0.87%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8376      0.01%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     33537567     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     17357294     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     139873997                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.552591                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3198349                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022866                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    523903588                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156711828                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138679821                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143072346                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       250397                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1326481                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          584                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3561                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       104330                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        12392                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2196249                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3758782                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       181480                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    145496551                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1374                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     34395028                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     17394991                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8544                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        124112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3561                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       603580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       613426                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1217006                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138892766                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     33422787                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       981231                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   91                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            50778718                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18196967                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          17355931                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548714                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138684350                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138679821                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         74897017                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        147597985                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.547873                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507439                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    112687302                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    132426644                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     13084664                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16882                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1059861                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    238689097                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554808                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378698                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    190696871     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     17493309      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8215105      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      8123466      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2211157      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9457820      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       708235      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       515483      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1267651      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    238689097                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    112687302                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     132426644                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              50359201                       # Number of memory references committed
system.switch_cpus3.commit.loads             33068540                       # Number of loads committed
system.switch_cpus3.commit.membars               8428                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17487615                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        117759412                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1282822                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1267651                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           382932416                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          293219077                       # The number of ROB writes
system.switch_cpus3.timesIdled                4596823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               12238746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          112687302                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            132426644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    112687302                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.246252                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.246252                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.445186                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.445186                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       686639376                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      161045562                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      173651173                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16856                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus4.numCycles               253124092                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22995434                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19146775                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2087460                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8808106                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8420498                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2474633                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        97099                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    200091115                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             126146100                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22995434                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10895131                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26297274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5804825                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6436916                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12422538                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1995358                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    236523702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.655384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.030779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       210226428     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1612176      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2040356      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3239016      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1353187      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1743605      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2034316      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          929643      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13344975      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    236523702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090846                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498357                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       198914139                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7727173                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         26172108                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12429                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3697851                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3499362                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          547                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     154179713                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2641                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3697851                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199115287                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         645055                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6519768                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25983606                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       562128                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     153231796                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         81092                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       392000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    214037259                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    712595027                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    712595027                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    179221197                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        34816049                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37211                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19437                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1974252                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     14332899                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7505258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        84725                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1694995                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         149615326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37347                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        143588092                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       142023                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18057222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36688232                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1493                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    236523702                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607077                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327841                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    175680977     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     27749565     11.73%     86.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11347899      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6357843      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8614242      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2651031      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2608597      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1402889      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       110659      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    236523702                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         989379     79.11%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        133141     10.65%     89.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       128045     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    120967035     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1963258      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17774      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13157550      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7482475      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     143588092                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567264                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1250565                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    525092474                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    167710584                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    139857897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     144838657                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       106955                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2684262                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       103099                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           34                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3697851                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         491325                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        61823                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    149652679                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       117483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     14332899                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7505258                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19437                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         53963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           65                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1237453                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1171333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2408786                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    141092017                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12944506                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2496075                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20426358                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19955064                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7481852                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557403                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             139858322                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            139857897                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83797591                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        225095450                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552527                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372276                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    104267303                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    128481807                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21171474                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35854                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2105357                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    232825851                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.551837                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372325                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    178450545     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     27555348     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10002713      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4988720      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4558012      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1916985      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1893870      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       902584      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2557074      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    232825851                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    104267303                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     128481807                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19050796                       # Number of memory references committed
system.switch_cpus4.commit.loads             11648637                       # Number of loads committed
system.switch_cpus4.commit.membars              17886                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18623339                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        115675314                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2653162                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2557074                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           379921330                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          303004439                       # The number of ROB writes
system.switch_cpus4.timesIdled                3030566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16600390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          104267303                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            128481807                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    104267303                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.427646                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.427646                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.411922                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.411922                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       634873529                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      195432802                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      142615368                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35824                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus5.numCycles               253124092                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20947651                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17140106                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2043703                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8611180                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8236582                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2164150                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        93482                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    201617176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117165138                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20947651                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10400732                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24452554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5588660                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4412458                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12334315                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2045788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    234000525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.614784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.957815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       209547971     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1143606      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1812878      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2448604      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2521304      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2133102      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1189756      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1771187      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11432117      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    234000525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082756                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462876                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199565392                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6481593                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24408944                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        26629                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3517965                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3448146                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143751585                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1959                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3517965                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       200114947                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1361918                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3864546                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23892916                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1248231                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143699667                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          167                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        170525                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       544227                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    200528887                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    668517096                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    668517096                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    173831793                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        26697094                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35561                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18473                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3736311                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13440306                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7289271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        85821                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1783324                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143522073                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        136284462                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        18645                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     15882793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38038751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1225                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    234000525                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582411                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.272976                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    176290660     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     23765203     10.16%     85.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12021304      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9051142      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7113520      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2876527      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1813866      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       943110      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       125193      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    234000525                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          26226     11.61%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         82927     36.72%     48.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       116656     51.66%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    114618197     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2036393      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17086      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12345950      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7266836      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     136284462                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538410                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             225809                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    506813903                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    159441126                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    134241793                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     136510271                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       278020                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2147507                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          573                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       105179                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3517965                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1078620                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       121318                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143557906                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        57978                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13440306                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7289271                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18475                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        102686                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          573                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1187713                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1150311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2338024                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    134406126                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11618738                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1878336                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18885290                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19099171                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7266552                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.530989                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             134242050                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            134241793                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         77065048                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        207646610                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530340                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371136                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    101332723                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    124688729                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18869192                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34465                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2069563                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    230482560                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.540990                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.389367                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    179303568     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     25384325     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9569645      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4566985      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3866804      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2208652      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1916750      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       873465      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2792366      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    230482560                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    101332723                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     124688729                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18476891                       # Number of memory references committed
system.switch_cpus5.commit.loads             11292799                       # Number of loads committed
system.switch_cpus5.commit.membars              17194                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17980379                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        112342967                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2567597                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2792366                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           371247413                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290633864                       # The number of ROB writes
system.switch_cpus5.timesIdled                3053364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               19123567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          101332723                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            124688729                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    101332723                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.497950                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.497950                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400328                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400328                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       604936650                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      186997621                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133276307                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         34434                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               253124092                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19760083                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17829532                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1035147                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7417416                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7068313                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1092105                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        45929                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    209406051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             124341339                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19760083                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8160418                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24592255                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3249893                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4699028                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12019853                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1040632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    240886242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       216293987     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          881801      0.37%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1795142      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          750220      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4093510      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3634772      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          703730      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1471701      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11261379      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    240886242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078065                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491227                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       208287204                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5830808                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24501842                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        77987                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2188396                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1735462                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          513                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     145817313                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2788                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2188396                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       208491837                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4112283                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1069991                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24387131                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       636597                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     145742229                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           97                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        274091                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       230978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2592                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    171089863                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    686501652                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    686501652                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    151867554                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19222297                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16926                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8547                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1610658                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34397447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17400381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       158703                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       844854                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         145456666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        139892536                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        71461                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11152866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26723564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           91                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    240886242                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580741                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378388                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    191226258     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14831236      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12210389      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5281294      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6693334      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6493258      2.70%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3678088      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       290594      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       181791      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    240886242                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         354729     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2764806     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        80027      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     87750533     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1222780      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8378      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33547706     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17363139     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     139892536                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552664                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3199562                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022872                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    523942337                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    156630086                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    138702362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143092098                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       251773                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1316808                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          564                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3588                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       103491                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12385                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2188396                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3752602                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       181100                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    145473729                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34397447                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17400381                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8547                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        123899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3588                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       602334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       612355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1214689                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    138913405                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33434175                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       979131                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            50795974                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18201455                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17361799                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548796                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             138706765                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            138702362                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74908412                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        147581567                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.547962                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507573                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112723376                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    132468696                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     13019378                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16886                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1057878                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    238697846                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554964                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378840                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    190692332     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17496130      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8216203      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8127179      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2211966      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9463051      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       708508      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       515360      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1267117      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    238697846                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112723376                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     132468696                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50377522                       # Number of memory references committed
system.switch_cpus6.commit.loads             33080632                       # Number of loads committed
system.switch_cpus6.commit.membars               8430                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17493023                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        117796729                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1283128                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1267117                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           382918465                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          293164756                       # The number of ROB writes
system.switch_cpus6.timesIdled                4594891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               12237850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112723376                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            132468696                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112723376                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.245533                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.245533                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445329                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445329                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       686769590                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      161046194                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      173650612                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16860                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus7.numCycles               253124092                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19759014                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17829400                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1035139                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7457578                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7067600                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1093206                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        45966                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    209450405                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             124347067                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19759014                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      8160806                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24587871                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3246220                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4703643                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12021630                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1040560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    240927208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.933895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       216339337     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          878061      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1795430      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          750241      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4090099      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3632781      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          707022      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1475040      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11259197      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    240927208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078061                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491249                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       208321220                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5845655                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24498033                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        77512                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2184783                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1734450                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          506                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     145816309                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2803                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2184783                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       208530083                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4123635                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1065241                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24378359                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       645100                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     145741724                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          100                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        273603                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       235198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         2803                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    171097350                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    686499817                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    686499817                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    151900048                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        19197290                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16914                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8531                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1635236                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     34397132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     17403882                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       158247                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       841040                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         145458295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16966                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        139913249                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        72093                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     11124077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     26635217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    240927208                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580728                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378428                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    191259347     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14837172      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12211298      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5280903      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6691260      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      6491614      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3683702      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       289846      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       182066      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    240927208                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         354676     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2764154     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        80106      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     87761670     62.73%     62.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1222318      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8380      0.01%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     33554711     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     17366170     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     139913249                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552746                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3198936                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022864                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    524024735                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    156602883                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    138722357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     143112185                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       251058                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1310326                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          567                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3551                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       103733                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        12391                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2184783                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3763956                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       181182                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    145475346                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     34397132                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     17403882                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8534                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        124058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           78                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3551                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       604795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       609945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1214740                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    138934650                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     33440872                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       978599                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            50805647                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18203357                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          17364775                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548880                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             138726794                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            138722357                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         74911150                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        147579705                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.548041                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507598                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    112746583                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    132496104                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12993621                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16890                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1057862                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    238742425                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554975                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378827                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    190725119     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     17499634      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8220295      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      8131185      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2209940      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      9466402      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       706603      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       515039      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1268208      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    238742425                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    112746583                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     132496104                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              50386948                       # Number of memory references committed
system.switch_cpus7.commit.loads             33086799                       # Number of loads committed
system.switch_cpus7.commit.membars               8432                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17496703                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        117821131                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1283434                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1268208                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           382963604                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          293164425                       # The number of ROB writes
system.switch_cpus7.timesIdled                4596111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               12196884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          112746583                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            132496104                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    112746583                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.245071                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.245071                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.445420                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.445420                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       686881743                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      161083536                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      173664491                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16864                       # number of misc regfile writes
system.l2.replacements                         139584                       # number of replacements
system.l2.tagsinuse                      32765.164675                       # Cycle average of tags in use
system.l2.total_refs                          2294596                       # Total number of references to valid blocks.
system.l2.sampled_refs                         172352                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.313428                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           204.784246                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.901444                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2611.041563                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.880709                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2598.528144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.883153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2604.279430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.325377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   4438.541447                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      5.451449                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1433.123004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.968336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1900.409325                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      6.500716                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   4425.047799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.439290                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   4419.239153                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1053.687723                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1000.656556                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1033.027147                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1152.658133                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            687.255162                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            812.777744                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1148.216169                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1186.541454                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006250                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.079683                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000210                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.079301                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000210                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.079476                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.135454                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.043735                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.057996                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.135042                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.134864                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.032156                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.030538                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.031525                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.035176                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.020973                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.024804                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.035041                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.036210                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999913                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        41256                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40751                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39935                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        55715                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        28245                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        30636                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        55639                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        55832                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  348019                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           135952                       # number of Writeback hits
system.l2.Writeback_hits::total                135952                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   984                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        41412                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40907                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40006                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        55793                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        28457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        30791                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        55717                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        55910                       # number of demand (read+write) hits
system.l2.demand_hits::total                   349003                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        41412                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40907                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40006                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        55793                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        28457                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        30791                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        55717                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        55910                       # number of overall hits
system.l2.overall_hits::total                  349003                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14759                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14682                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15207                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        25239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         8374                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        10654                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        25243                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        25088                       # number of ReadReq misses
system.l2.ReadReq_misses::total                139552                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  12                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14766                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14686                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        25240                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         8374                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        10654                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        25243                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        25088                       # number of demand (read+write) misses
system.l2.demand_misses::total                 139564                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14766                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14686                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15207                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        25240                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         8374                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        10654                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        25243                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        25088                       # number of overall misses
system.l2.overall_misses::total                139564                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5929653                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2448397429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5607181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2428414527                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5104176                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2488007945                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6395887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   4113065896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4950648                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1382675631                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6329307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1752785054                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6038368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4112873465                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6026168                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   4094012881                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     22866614216                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1129537                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       647778                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       184912                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1962227                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5929653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2449526966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5607181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2429062305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5104176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2488007945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6395887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   4113250808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4950648                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1382675631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6329307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1752785054                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6038368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4112873465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6026168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   4094012881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22868576443                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5929653                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2449526966                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5607181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2429062305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5104176                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2488007945                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6395887                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   4113250808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4950648                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1382675631                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6329307                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1752785054                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6038368                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4112873465                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6026168                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   4094012881                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22868576443                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        56015                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        55433                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        55142                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        80954                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        36619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        41290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        80882                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        80920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              487571                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       135952                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            135952                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               996                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        56178                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        55593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        55213                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        81033                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        36831                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        41445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        80960                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        80998                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               488567                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        56178                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        55593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        55213                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        81033                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        36831                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        41445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        80960                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        80998                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              488567                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.263483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.264860                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.275779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.311770                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.228679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.258029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.312097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.310035                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.286219                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.042945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.025000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.012658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012048                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.262843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.264170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.275424                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.311478                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.227363                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.257064                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.311796                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.309736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.285660                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.262843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.264170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.275424                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.311478                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.227363                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.257064                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.311796                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.309736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.285660                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152042.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165891.823904                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151545.432432                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165400.798733                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150122.823529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163609.386796                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152283.023810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 162964.693371                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150019.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165115.312993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154373.341463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164518.965084                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150959.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 162931.246880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150654.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163186.100167                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163857.302052                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 161362.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 161944.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       184912                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 163518.916667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152042.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165889.676690                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151545.432432                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165399.857347                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150122.823529                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163609.386796                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152283.023810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 162965.562916                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150019.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165115.312993                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154373.341463                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164518.965084                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150959.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 162931.246880                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150654.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163186.100167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163857.272957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152042.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165889.676690                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151545.432432                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165399.857347                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150122.823529                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163609.386796                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152283.023810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 162965.562916                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150019.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165115.312993                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154373.341463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164518.965084                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150959.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 162931.246880                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150654.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163186.100167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163857.272957                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                44509                       # number of writebacks
system.l2.writebacks::total                     44509                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14759                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        25239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         8374                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        10654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        25243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        25088                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           139552                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             12                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        25240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         8374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        10654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        25243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        25088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            139564                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        25240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         8374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        10654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        25243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        25088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           139564                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3660509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1588694770                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3454798                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1573179844                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3125493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1601873819                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3950075                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2643505922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3024157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    894990523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3945282                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1132318581                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3710619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2643185535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3698998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2633237522                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  14739556447                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       723408                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       415594                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       126392                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1265394                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3660509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1589418178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3454798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1573595438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3125493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1601873819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3950075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2643632314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3024157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    894990523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3945282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1132318581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3710619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2643185535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3698998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2633237522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14740821841                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3660509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1589418178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3454798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1573595438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3125493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1601873819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3950075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2643632314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3024157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    894990523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3945282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1132318581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3710619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2643185535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3698998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2633237522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14740821841                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.263483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.264860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.275779                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.311770                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.228679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.258029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.312097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.310035                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.286219                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.042945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.025000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.012658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012048                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.262843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.264170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.275424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.311478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.227363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.257064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.311796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.309736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.285660                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.262843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.264170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.275424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.311478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.227363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.257064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.311796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.309736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.285660                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93859.205128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107642.439867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93372.918919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107150.241384                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91926.264706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105337.924574                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94049.404762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104738.932684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91641.121212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106877.301529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96226.390244                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106281.075746                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92765.475000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104709.643664                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92474.950000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104960.041534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105620.531752                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       103344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 103898.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       126392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105449.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93859.205128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107640.402140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93372.918919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107149.355713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91926.264706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105337.924574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94049.404762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104739.790571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91641.121212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106877.301529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96226.390244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106281.075746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92765.475000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104709.643664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92474.950000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 104960.041534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105620.517046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93859.205128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107640.402140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93372.918919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107149.355713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91926.264706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105337.924574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94049.404762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104739.790571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91641.121212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106877.301529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96226.390244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106281.075746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92765.475000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104709.643664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92474.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 104960.041534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105620.517046                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               519.153994                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012172763                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1939028.281609                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.153994                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059542                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.831978                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12164671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12164671                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12164671                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12164671                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12164671                       # number of overall hits
system.cpu0.icache.overall_hits::total       12164671                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7913900                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7913900                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7913900                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7913900                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7913900                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7913900                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12164720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12164720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12164720                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12164720                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12164720                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12164720                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161508.163265                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161508.163265                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161508.163265                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161508.163265                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161508.163265                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161508.163265                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6462562                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6462562                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6462562                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6462562                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6462562                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6462562                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161564.050000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161564.050000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161564.050000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161564.050000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161564.050000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161564.050000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56178                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172662363                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56434                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3059.545008                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.854552                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.145448                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913494                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086506                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8582698                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8582698                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261076                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261076                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17621                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17621                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15843774                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15843774                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15843774                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15843774                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191489                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191489                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3804                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3804                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       195293                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195293                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       195293                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195293                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23327460514                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23327460514                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    477997746                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    477997746                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23805458260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23805458260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23805458260                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23805458260                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8774187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8774187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16039067                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16039067                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16039067                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16039067                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021824                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021824                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000524                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000524                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012176                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012176                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012176                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012176                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 121821.412791                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 121821.412791                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 125656.610410                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 125656.610410                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 121896.116399                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 121896.116399                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 121896.116399                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 121896.116399                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22463                       # number of writebacks
system.cpu0.dcache.writebacks::total            22463                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135474                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135474                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3641                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3641                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139115                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139115                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56015                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56015                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          163                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56178                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56178                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56178                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56178                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5335068915                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5335068915                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     11565915                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11565915                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5346634830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5346634830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5346634830                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5346634830                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95243.576096                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95243.576096                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 70956.533742                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70956.533742                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95173.107444                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95173.107444                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95173.107444                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95173.107444                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.511829                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012181137                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1946502.186538                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.511829                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058513                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830948                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12173045                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12173045                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12173045                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12173045                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12173045                       # number of overall hits
system.cpu1.icache.overall_hits::total       12173045                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7530809                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7530809                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7530809                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7530809                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7530809                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7530809                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12173093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12173093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12173093                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12173093                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12173093                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12173093                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156891.854167                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156891.854167                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156891.854167                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156891.854167                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156891.854167                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156891.854167                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6145536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6145536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6145536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6145536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6145536                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6145536                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161724.631579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161724.631579                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161724.631579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161724.631579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161724.631579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161724.631579                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 55593                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172650337                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55849                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3091.377411                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.809038                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.190962                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913317                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086683                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8570163                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8570163                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7261530                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7261530                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17674                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17674                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16710                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15831693                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15831693                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15831693                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15831693                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189182                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189182                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3802                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3802                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       192984                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        192984                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       192984                       # number of overall misses
system.cpu1.dcache.overall_misses::total       192984                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23020392465                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23020392465                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    470167032                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    470167032                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23490559497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23490559497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23490559497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23490559497                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8759345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8759345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7265332                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7265332                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16024677                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16024677                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16024677                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16024677                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021598                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021598                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000523                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012043                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012043                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012043                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121683.841301                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121683.841301                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 123663.080484                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123663.080484                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121722.834520                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121722.834520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121722.834520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121722.834520                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21967                       # number of writebacks
system.cpu1.dcache.writebacks::total            21967                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       133749                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       133749                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3642                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3642                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137391                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137391                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137391                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137391                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        55433                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        55433                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        55593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        55593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        55593                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55593                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5282771003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5282771003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10896335                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10896335                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5293667338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5293667338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5293667338                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5293667338                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006328                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006328                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003469                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003469                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003469                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003469                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95300.110097                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95300.110097                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68102.093750                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68102.093750                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95221.832569                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95221.832569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95221.832569                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95221.832569                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               558.743548                       # Cycle average of tags in use
system.cpu2.icache.total_refs               931019635                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1656618.567616                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.592903                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.150645                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053835                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841588                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.895422                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12322452                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12322452                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12322452                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12322452                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12322452                       # number of overall hits
system.cpu2.icache.overall_hits::total       12322452                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6884798                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6884798                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6884798                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6884798                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6884798                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6884798                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12322498                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12322498                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12322498                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12322498                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12322498                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12322498                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149669.521739                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149669.521739                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149669.521739                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149669.521739                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149669.521739                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149669.521739                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5504435                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5504435                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5504435                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5504435                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5504435                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5504435                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157269.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157269.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157269.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157269.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157269.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157269.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55213                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224691681                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55469                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4050.761344                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   203.251370                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    52.748630                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.793951                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.206049                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18111727                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18111727                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3493945                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3493945                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8255                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8255                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8200                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21605672                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21605672                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21605672                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21605672                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       187911                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       187911                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          343                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          343                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       188254                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        188254                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       188254                       # number of overall misses
system.cpu2.dcache.overall_misses::total       188254                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20150628218                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20150628218                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30111265                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30111265                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20180739483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20180739483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20180739483                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20180739483                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18299638                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18299638                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3494288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3494288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21793926                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21793926                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21793926                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21793926                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010269                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010269                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000098                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008638                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008638                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008638                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008638                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107234.958134                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107234.958134                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87787.944606                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87787.944606                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107199.525551                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107199.525551                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107199.525551                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107199.525551                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7471                       # number of writebacks
system.cpu2.dcache.writebacks::total             7471                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       132769                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       132769                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          272                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       133041                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       133041                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       133041                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       133041                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55142                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55142                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           71                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55213                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55213                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5285614307                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5285614307                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4760547                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4760547                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5290374854                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5290374854                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5290374854                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5290374854                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002533                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002533                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95854.599162                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95854.599162                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67049.957746                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67049.957746                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95817.558437                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95817.558437                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95817.558437                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95817.558437                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               581.778753                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1041603945                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1777481.134812                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.704383                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.074371                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867106                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.932338                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12021164                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12021164                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12021164                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12021164                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12021164                       # number of overall hits
system.cpu3.icache.overall_hits::total       12021164                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8850058                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8850058                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8850058                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8850058                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8850058                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8850058                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12021220                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12021220                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12021220                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12021220                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12021220                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12021220                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 158036.750000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 158036.750000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 158036.750000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 158036.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 158036.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 158036.750000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7054605                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7054605                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7054605                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7054605                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7054605                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7054605                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 164060.581395                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 164060.581395                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 164060.581395                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 164060.581395                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 164060.581395                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 164060.581395                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 81033                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               450380491                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 81289                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5540.485072                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.908340                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.091660                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437142                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562858                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     31546081                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       31546081                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     17273298                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17273298                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8440                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8440                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8428                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8428                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     48819379                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        48819379                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     48819379                       # number of overall hits
system.cpu3.dcache.overall_hits::total       48819379                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       284432                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       284432                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          264                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       284696                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        284696                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       284696                       # number of overall misses
system.cpu3.dcache.overall_misses::total       284696                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  31807140100                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  31807140100                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     23956532                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23956532                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  31831096632                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  31831096632                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  31831096632                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  31831096632                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     31830513                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     31830513                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     17273562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     17273562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8428                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8428                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     49104075                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     49104075                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     49104075                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     49104075                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008936                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008936                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005798                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005798                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005798                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005798                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111826.869340                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111826.869340                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 90744.439394                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90744.439394                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111807.319499                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111807.319499                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111807.319499                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111807.319499                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21711                       # number of writebacks
system.cpu3.dcache.writebacks::total            21711                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       203478                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       203478                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          185                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          185                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       203663                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       203663                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       203663                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       203663                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        80954                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        80954                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           79                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        81033                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        81033                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        81033                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        81033                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8215806527                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8215806527                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5749375                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5749375                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8221555902                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8221555902                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8221555902                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8221555902                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101487.344998                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101487.344998                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72776.898734                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72776.898734                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101459.354855                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101459.354855                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101459.354855                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101459.354855                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.600948                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1014211452                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2069819.289796                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.600948                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055450                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784617                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12422494                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12422494                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12422494                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12422494                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12422494                       # number of overall hits
system.cpu4.icache.overall_hits::total       12422494                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6756881                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6756881                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6756881                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6756881                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6756881                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6756881                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12422538                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12422538                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12422538                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12422538                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12422538                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12422538                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153565.477273                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153565.477273                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153565.477273                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153565.477273                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153565.477273                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153565.477273                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5421228                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5421228                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5421228                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5421228                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5421228                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5421228                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 154892.228571                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 154892.228571                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 154892.228571                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 154892.228571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 154892.228571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 154892.228571                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 36831                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164348868                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 37087                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4431.441422                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.468251                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.531749                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911985                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088015                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9911021                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9911021                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7363825                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7363825                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19152                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19152                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17912                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17912                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17274846                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17274846                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17274846                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17274846                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        94567                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        94567                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2144                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2144                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        96711                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         96711                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        96711                       # number of overall misses
system.cpu4.dcache.overall_misses::total        96711                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   9470927953                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   9470927953                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    141541733                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    141541733                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   9612469686                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9612469686                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   9612469686                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9612469686                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     10005588                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     10005588                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7365969                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7365969                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17912                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17912                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17371557                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17371557                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17371557                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17371557                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009451                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009451                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000291                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000291                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005567                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005567                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005567                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 100150.453678                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 100150.453678                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 66017.599347                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 66017.599347                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 99393.757546                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 99393.757546                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 99393.757546                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 99393.757546                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       207570                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 25946.250000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8344                       # number of writebacks
system.cpu4.dcache.writebacks::total             8344                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        57948                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        57948                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1932                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1932                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        59880                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        59880                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        59880                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        59880                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        36619                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        36619                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          212                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          212                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        36831                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        36831                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        36831                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        36831                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3325748790                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3325748790                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15829813                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15829813                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3341578603                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3341578603                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3341578603                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3341578603                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002120                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002120                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90820.306125                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90820.306125                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 74668.929245                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 74668.929245                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90727.338465                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90727.338465                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90727.338465                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90727.338465                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.713048                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011030099                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1951795.557915                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.713048                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.066848                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828066                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12334264                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12334264                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12334264                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12334264                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12334264                       # number of overall hits
system.cpu5.icache.overall_hits::total       12334264                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8073954                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8073954                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8073954                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8073954                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8073954                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8073954                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12334315                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12334315                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12334315                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12334315                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12334315                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12334315                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 158312.823529                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 158312.823529                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 158312.823529                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 158312.823529                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 158312.823529                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 158312.823529                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6928232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6928232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6928232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6928232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6928232                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6928232                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 161121.674419                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 161121.674419                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 161121.674419                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 161121.674419                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 161121.674419                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 161121.674419                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 41445                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166576355                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 41701                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3994.541018                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.359854                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.640146                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911562                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088438                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8495067                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8495067                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7150107                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7150107                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18338                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18338                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17217                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17217                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15645174                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15645174                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15645174                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15645174                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       133045                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       133045                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          913                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          913                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       133958                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        133958                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       133958                       # number of overall misses
system.cpu5.dcache.overall_misses::total       133958                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  15328873544                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  15328873544                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     77904981                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     77904981                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  15406778525                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  15406778525                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  15406778525                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  15406778525                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8628112                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8628112                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7151020                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7151020                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17217                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17217                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15779132                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15779132                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15779132                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15779132                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015420                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015420                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000128                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008490                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008490                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008490                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008490                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 115215.705543                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 115215.705543                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85328.566265                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85328.566265                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 115012.007682                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 115012.007682                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 115012.007682                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 115012.007682                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9022                       # number of writebacks
system.cpu5.dcache.writebacks::total             9022                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        91755                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        91755                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          758                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          758                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        92513                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        92513                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        92513                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        92513                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        41290                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        41290                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          155                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        41445                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        41445                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        41445                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        41445                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3883709127                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3883709127                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     10207693                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     10207693                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3893916820                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3893916820                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3893916820                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3893916820                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002627                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002627                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94059.315258                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 94059.315258                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65856.083871                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65856.083871                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 93953.838099                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 93953.838099                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 93953.838099                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 93953.838099                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               580.423224                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1041602581                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1783566.063356                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.386976                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.036248                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.063120                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867045                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930165                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12019800                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12019800                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12019800                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12019800                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12019800                       # number of overall hits
system.cpu6.icache.overall_hits::total       12019800                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8304041                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8304041                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8304041                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8304041                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8304041                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8304041                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12019853                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12019853                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12019853                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12019853                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12019853                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12019853                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 156680.018868                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 156680.018868                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 156680.018868                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 156680.018868                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 156680.018868                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 156680.018868                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6682185                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6682185                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6682185                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6682185                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6682185                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6682185                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162980.121951                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162980.121951                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162980.121951                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162980.121951                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162980.121951                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162980.121951                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80960                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               450396241                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 81216                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5545.658996                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908527                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091473                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437143                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562857                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31555594                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31555594                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17279528                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17279528                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8445                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8445                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8430                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8430                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     48835122                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        48835122                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     48835122                       # number of overall hits
system.cpu6.dcache.overall_hits::total       48835122                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       284617                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       284617                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          259                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       284876                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        284876                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       284876                       # number of overall misses
system.cpu6.dcache.overall_misses::total       284876                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  31824030200                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  31824030200                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     22560658                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     22560658                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  31846590858                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  31846590858                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  31846590858                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  31846590858                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     31840211                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     31840211                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17279787                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17279787                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8430                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8430                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49119998                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49119998                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49119998                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49119998                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008939                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008939                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005800                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005800                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005800                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005800                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111813.525545                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111813.525545                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87106.787645                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87106.787645                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111791.062982                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111791.062982                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111791.062982                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111791.062982                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22376                       # number of writebacks
system.cpu6.dcache.writebacks::total            22376                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       203735                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       203735                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          181                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       203916                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       203916                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       203916                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       203916                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80882                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80882                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80960                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80960                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80960                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80960                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8214750104                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8214750104                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5464467                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5464467                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8220214571                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8220214571                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8220214571                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8220214571                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001648                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001648                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001648                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 101564.626295                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 101564.626295                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70057.269231                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70057.269231                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 101534.270887                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 101534.270887                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 101534.270887                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 101534.270887                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               579.634248                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1041604359                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1783569.107877                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.579850                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   540.054398                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063429                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.865472                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.928901                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12021578                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12021578                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12021578                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12021578                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12021578                       # number of overall hits
system.cpu7.icache.overall_hits::total       12021578                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8242984                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8242984                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8242984                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8242984                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8242984                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8242984                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12021630                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12021630                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12021630                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12021630                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12021630                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12021630                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 158518.923077                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 158518.923077                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 158518.923077                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 158518.923077                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 158518.923077                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 158518.923077                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6714768                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6714768                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6714768                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6714768                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6714768                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6714768                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 163774.829268                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 163774.829268                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 163774.829268                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 163774.829268                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 163774.829268                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 163774.829268                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 80998                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               450406862                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 81254                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5543.196175                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.908750                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.091250                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437144                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562856                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     31562962                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       31562962                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     17282783                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      17282783                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8441                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8441                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8432                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8432                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     48845745                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        48845745                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     48845745                       # number of overall hits
system.cpu7.dcache.overall_hits::total       48845745                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       284339                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       284339                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          259                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       284598                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        284598                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       284598                       # number of overall misses
system.cpu7.dcache.overall_misses::total       284598                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  31763385934                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  31763385934                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     22854949                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     22854949                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  31786240883                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  31786240883                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  31786240883                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  31786240883                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     31847301                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     31847301                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     17283042                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     17283042                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8432                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8432                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     49130343                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     49130343                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     49130343                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     49130343                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008928                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008928                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005793                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005793                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005793                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005793                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111709.564759                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111709.564759                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 88243.046332                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 88243.046332                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111688.208923                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111688.208923                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111688.208923                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111688.208923                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        22598                       # number of writebacks
system.cpu7.dcache.writebacks::total            22598                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       203419                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       203419                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          181                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       203600                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       203600                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       203600                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       203600                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        80920                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        80920                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           78                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        80998                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        80998                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        80998                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        80998                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8204287341                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8204287341                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5561226                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5561226                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8209848567                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8209848567                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8209848567                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8209848567                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001649                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001649                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 101387.633972                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 101387.633972                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 71297.769231                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71297.769231                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 101358.657831                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 101358.657831                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 101358.657831                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 101358.657831                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
