verilog xil_defaultlib --include "/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/f0b6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/66be/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/ec67/hdl" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_clock.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_eq.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_drp.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_rate.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_reset.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_sync.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gtp_pipe_rate.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gtp_pipe_drp.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gtp_pipe_reset.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_user.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_wrapper.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_qpll_drp.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_qpll_reset.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_qpll_wrapper.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_rxeq_scan.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_top.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_core_top.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_top.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_7x.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_7x.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_top_7x.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_brams_7x.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_pipe_lane.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_pipe_misc.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_top.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_common.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gtp_cpllpd_ovrd.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gtx_cpllpd_ovrd.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_wrapper.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie2_top.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_0/sim/top_xdma_0_0_pcie2_ip.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_1/sim/xdma_v4_1_17_blk_mem_64_reg_be.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_2/sim/xdma_v4_1_17_blk_mem_64_noreg_be.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_3/sim/pcie2_fifo_generator_dma_cpl.v" \
"../../../bd/top/ip/top_xdma_0_0/ip_4/sim/pcie2_fifo_generator_tgt_brdg.v" \

sv xil_defaultlib --include "/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/f0b6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/66be/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/ec67/hdl" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_rx_destraddler.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_rx_demux.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_cpl.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_req.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tx_mux.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_axi_stream_intf.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_bram_wrap.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_bram_wrap_1024.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_bram_wrap_2048.sv" \
"../../../bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv" \
"../../../bd/top/ip/top_xdma_0_0/sim/top_xdma_0_0.sv" \

verilog xil_defaultlib --include "/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/f0b6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/66be/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/ec67/hdl" \
"../../../bd/top/ip/top_blk_mem_gen_0_0/sim/top_blk_mem_gen_0_0.v" \
"../../../bd/top/ip/top_util_vector_logic_0_0/sim/top_util_vector_logic_0_0.v" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/sim/bd_b43a.v" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_0/sim/bd_b43a_one_0.v" \

sv xil_defaultlib --include "/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/f0b6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/66be/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/ec67/hdl" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_2/sim/bd_b43a_s00mmu_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_3/sim/bd_b43a_s00tr_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_4/sim/bd_b43a_s00sic_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_5/sim/bd_b43a_s00a2s_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_6/sim/bd_b43a_sarn_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_7/sim/bd_b43a_srn_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_8/sim/bd_b43a_sawn_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_9/sim/bd_b43a_swn_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_10/sim/bd_b43a_sbn_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_11/sim/bd_b43a_m00s2a_0.sv" \
"../../../bd/top/ip/top_axi_smc_0/bd_0/ip/ip_12/sim/bd_b43a_m00e_0.sv" \

verilog xil_defaultlib --include "/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/f0b6/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/66be/hdl/verilog" --include "../../../../hello_world_dma.gen/sources_1/bd/top/ipshared/ec67/hdl" \
"../../../bd/top/ip/top_axi_smc_0/sim/top_axi_smc_0.v" \
"../../../bd/top/sim/top.v" \

verilog xil_defaultlib "glbl.v"

nosort
