// Seed: 3918800481
module module_0;
  reg id_2, id_3;
  assign module_1.id_11 = 0;
  always id_3 <= 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wand id_2,
    input tri0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    inout supply1 id_10,
    input tri0 id_11,
    input wand id_12,
    input wor id_13,
    output tri0 id_14,
    input tri1 id_15,
    input wor id_16,
    output wand id_17
    , id_20,
    output tri1 id_18
);
  assign id_6 = id_10;
  always id_0 = 1 * {id_11, id_3};
  always $display(id_20, id_20, 1'b0, 1);
  wire id_21, id_22;
  assign id_10 = 1;
  wire id_23;
  module_0 modCall_1 ();
  id_24(
      id_10
  );
endmodule
