--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml led.twx led.ncd -o led.twr led.pcf -ucf led.ucf

Design file:              led.ncd
Physical constraint file: led.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1145 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.075ns.
--------------------------------------------------------------------------------

Paths for end point cnt_4 (SLICE_X43Y78.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_23 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.002 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_23 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y87.YQ      Tcko                  0.587   cnt<22>
                                                       cnt_23
    SLICE_X42Y90.G1      net (fanout=3)        1.229   cnt<23>
    SLICE_X42Y90.Y       Tilo                  0.759   led0_mux00009
                                                       led0_mux0000224
    SLICE_X42Y91.G4      net (fanout=1)        0.086   led0_mux0000224
    SLICE_X42Y91.Y       Tilo                  0.759   cnt_cmp_eq0000
                                                       led0_mux0000234
    SLICE_X42Y91.F1      net (fanout=2)        0.418   N2
    SLICE_X42Y91.X       Tilo                  0.759   cnt_cmp_eq0000
                                                       cnt_cmp_eq00001
    SLICE_X43Y78.SR      net (fanout=14)       1.556   cnt_cmp_eq0000
    SLICE_X43Y78.CLK     Tsrck                 0.910   cnt<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (3.774ns logic, 3.289ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_5 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_5 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y78.YQ      Tcko                  0.587   cnt<4>
                                                       cnt_5
    SLICE_X45Y83.F2      net (fanout=2)        1.023   cnt<5>
    SLICE_X45Y83.COUT    Topcyf                1.162   cnt_cmp_eq00001_wg_cy<3>
                                                       cnt_cmp_eq00001_wg_lut<2>
                                                       cnt_cmp_eq00001_wg_cy<2>
                                                       cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.XB      Tcinxb                0.404   cnt_cmp_eq00001_wg_cy<4>
                                                       cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.F3      net (fanout=2)        0.635   cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.X       Tilo                  0.759   cnt_cmp_eq0000
                                                       cnt_cmp_eq00001
    SLICE_X43Y78.SR      net (fanout=14)       1.556   cnt_cmp_eq0000
    SLICE_X43Y78.CLK     Tsrck                 0.910   cnt<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (3.822ns logic, 3.214ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_9 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.986ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.002 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_9 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y80.YQ      Tcko                  0.587   cnt<8>
                                                       cnt_9
    SLICE_X45Y83.F3      net (fanout=2)        0.973   cnt<9>
    SLICE_X45Y83.COUT    Topcyf                1.162   cnt_cmp_eq00001_wg_cy<3>
                                                       cnt_cmp_eq00001_wg_lut<2>
                                                       cnt_cmp_eq00001_wg_cy<2>
                                                       cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.XB      Tcinxb                0.404   cnt_cmp_eq00001_wg_cy<4>
                                                       cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.F3      net (fanout=2)        0.635   cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.X       Tilo                  0.759   cnt_cmp_eq0000
                                                       cnt_cmp_eq00001
    SLICE_X43Y78.SR      net (fanout=14)       1.556   cnt_cmp_eq0000
    SLICE_X43Y78.CLK     Tsrck                 0.910   cnt<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.986ns (3.822ns logic, 3.164ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point cnt_5 (SLICE_X43Y78.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_23 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.002 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_23 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y87.YQ      Tcko                  0.587   cnt<22>
                                                       cnt_23
    SLICE_X42Y90.G1      net (fanout=3)        1.229   cnt<23>
    SLICE_X42Y90.Y       Tilo                  0.759   led0_mux00009
                                                       led0_mux0000224
    SLICE_X42Y91.G4      net (fanout=1)        0.086   led0_mux0000224
    SLICE_X42Y91.Y       Tilo                  0.759   cnt_cmp_eq0000
                                                       led0_mux0000234
    SLICE_X42Y91.F1      net (fanout=2)        0.418   N2
    SLICE_X42Y91.X       Tilo                  0.759   cnt_cmp_eq0000
                                                       cnt_cmp_eq00001
    SLICE_X43Y78.SR      net (fanout=14)       1.556   cnt_cmp_eq0000
    SLICE_X43Y78.CLK     Tsrck                 0.910   cnt<4>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (3.774ns logic, 3.289ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_5 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_5 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y78.YQ      Tcko                  0.587   cnt<4>
                                                       cnt_5
    SLICE_X45Y83.F2      net (fanout=2)        1.023   cnt<5>
    SLICE_X45Y83.COUT    Topcyf                1.162   cnt_cmp_eq00001_wg_cy<3>
                                                       cnt_cmp_eq00001_wg_lut<2>
                                                       cnt_cmp_eq00001_wg_cy<2>
                                                       cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.XB      Tcinxb                0.404   cnt_cmp_eq00001_wg_cy<4>
                                                       cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.F3      net (fanout=2)        0.635   cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.X       Tilo                  0.759   cnt_cmp_eq0000
                                                       cnt_cmp_eq00001
    SLICE_X43Y78.SR      net (fanout=14)       1.556   cnt_cmp_eq0000
    SLICE_X43Y78.CLK     Tsrck                 0.910   cnt<4>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (3.822ns logic, 3.214ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_9 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.986ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.002 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_9 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y80.YQ      Tcko                  0.587   cnt<8>
                                                       cnt_9
    SLICE_X45Y83.F3      net (fanout=2)        0.973   cnt<9>
    SLICE_X45Y83.COUT    Topcyf                1.162   cnt_cmp_eq00001_wg_cy<3>
                                                       cnt_cmp_eq00001_wg_lut<2>
                                                       cnt_cmp_eq00001_wg_cy<2>
                                                       cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.XB      Tcinxb                0.404   cnt_cmp_eq00001_wg_cy<4>
                                                       cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.F3      net (fanout=2)        0.635   cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.X       Tilo                  0.759   cnt_cmp_eq0000
                                                       cnt_cmp_eq00001
    SLICE_X43Y78.SR      net (fanout=14)       1.556   cnt_cmp_eq0000
    SLICE_X43Y78.CLK     Tsrck                 0.910   cnt<4>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.986ns (3.822ns logic, 3.164ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point cnt_6 (SLICE_X43Y79.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_23 (FF)
  Destination:          cnt_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.002 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_23 to cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y87.YQ      Tcko                  0.587   cnt<22>
                                                       cnt_23
    SLICE_X42Y90.G1      net (fanout=3)        1.229   cnt<23>
    SLICE_X42Y90.Y       Tilo                  0.759   led0_mux00009
                                                       led0_mux0000224
    SLICE_X42Y91.G4      net (fanout=1)        0.086   led0_mux0000224
    SLICE_X42Y91.Y       Tilo                  0.759   cnt_cmp_eq0000
                                                       led0_mux0000234
    SLICE_X42Y91.F1      net (fanout=2)        0.418   N2
    SLICE_X42Y91.X       Tilo                  0.759   cnt_cmp_eq0000
                                                       cnt_cmp_eq00001
    SLICE_X43Y79.SR      net (fanout=14)       1.556   cnt_cmp_eq0000
    SLICE_X43Y79.CLK     Tsrck                 0.910   cnt<6>
                                                       cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (3.774ns logic, 3.289ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_5 (FF)
  Destination:          cnt_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_5 to cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y78.YQ      Tcko                  0.587   cnt<4>
                                                       cnt_5
    SLICE_X45Y83.F2      net (fanout=2)        1.023   cnt<5>
    SLICE_X45Y83.COUT    Topcyf                1.162   cnt_cmp_eq00001_wg_cy<3>
                                                       cnt_cmp_eq00001_wg_lut<2>
                                                       cnt_cmp_eq00001_wg_cy<2>
                                                       cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.XB      Tcinxb                0.404   cnt_cmp_eq00001_wg_cy<4>
                                                       cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.F3      net (fanout=2)        0.635   cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.X       Tilo                  0.759   cnt_cmp_eq0000
                                                       cnt_cmp_eq00001
    SLICE_X43Y79.SR      net (fanout=14)       1.556   cnt_cmp_eq0000
    SLICE_X43Y79.CLK     Tsrck                 0.910   cnt<6>
                                                       cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (3.822ns logic, 3.214ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_9 (FF)
  Destination:          cnt_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.986ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.002 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_9 to cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y80.YQ      Tcko                  0.587   cnt<8>
                                                       cnt_9
    SLICE_X45Y83.F3      net (fanout=2)        0.973   cnt<9>
    SLICE_X45Y83.COUT    Topcyf                1.162   cnt_cmp_eq00001_wg_cy<3>
                                                       cnt_cmp_eq00001_wg_lut<2>
                                                       cnt_cmp_eq00001_wg_cy<2>
                                                       cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   cnt_cmp_eq00001_wg_cy<3>
    SLICE_X45Y84.XB      Tcinxb                0.404   cnt_cmp_eq00001_wg_cy<4>
                                                       cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.F3      net (fanout=2)        0.635   cnt_cmp_eq00001_wg_cy<4>
    SLICE_X42Y91.X       Tilo                  0.759   cnt_cmp_eq0000
                                                       cnt_cmp_eq00001
    SLICE_X43Y79.SR      net (fanout=14)       1.556   cnt_cmp_eq0000
    SLICE_X43Y79.CLK     Tsrck                 0.910   cnt<6>
                                                       cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      6.986ns (3.822ns logic, 3.164ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led0 (SLICE_X43Y91.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0 (FF)
  Destination:          led0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led0 to led0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y91.XQ      Tcko                  0.473   led0_OBUF
                                                       led0
    SLICE_X43Y91.F1      net (fanout=2)        0.439   led0_OBUF
    SLICE_X43Y91.CLK     Tckf        (-Th)    -0.516   led0_OBUF
                                                       led0_mux000075
                                                       led0
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (0.989ns logic, 0.439ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point cnt_8 (SLICE_X43Y80.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_8 (FF)
  Destination:          cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_8 to cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y80.XQ      Tcko                  0.473   cnt<8>
                                                       cnt_8
    SLICE_X43Y80.F4      net (fanout=2)        0.333   cnt<8>
    SLICE_X43Y80.CLK     Tckf        (-Th)    -0.801   cnt<8>
                                                       cnt<8>_rt
                                                       Mcount_cnt_xor<8>
                                                       cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point cnt_18 (SLICE_X43Y85.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_18 (FF)
  Destination:          cnt_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_18 to cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.XQ      Tcko                  0.473   cnt<18>
                                                       cnt_18
    SLICE_X43Y85.F4      net (fanout=3)        0.333   cnt<18>
    SLICE_X43Y85.CLK     Tckf        (-Th)    -0.801   cnt<18>
                                                       cnt<18>_rt
                                                       Mcount_cnt_xor<18>
                                                       cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: cnt<0>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X43Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: cnt<0>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X43Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: cnt<0>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X43Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.075|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1145 paths, 0 nets, and 119 connections

Design statistics:
   Minimum period:   7.075ns{1}   (Maximum frequency: 141.343MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 28 14:25:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



