digraph "CFG for '_Z10vector_addPfS_S_i' function" {
	label="CFG for '_Z10vector_addPfS_S_i' function";

	Node0x63c21f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bbd1f870",label="{%4:\l  %5 = tail call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()\l  %6 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 24\l  %7 = bitcast i8 addrspace(4)* %6 to i64 addrspace(4)*\l  %8 = load i64, i64 addrspace(4)* %7, align 8, !tbaa !4\l  %9 = inttoptr i64 %8 to i8 addrspace(1)*\l  %10 = addrspacecast i8 addrspace(1)* %9 to i8*\l  %11 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %10,\l... i64 noundef 33, i64 noundef 0, i64 noundef 0, i64 noundef 0, i64 noundef 0,\l... i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %12 = extractelement \<2 x i64\> %11, i64 0\l  br i1 icmp eq (i8* addrspacecast (i8 addrspace(4)* getelementptr inbounds\l... ([3 x i8], [3 x i8] addrspace(4)* @.str, i64 0, i64 0) to i8*), i8* null),\l... label %13, label %17\l|{<s0>T|<s1>F}}"];
	Node0x63c21f0:s0 -> Node0x63c4110;
	Node0x63c21f0:s1 -> Node0x63c4b00;
	Node0x63c4110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%13:\l13:                                               \l  %14 = and i64 %12, -227\l  %15 = or i64 %14, 34\l  %16 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %10,\l... i64 noundef %15, i64 noundef 0, i64 noundef 0, i64 noundef 0, i64 noundef 0,\l... i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  br label %457\l}"];
	Node0x63c4110 -> Node0x63c4ef0;
	Node0x63c4b00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%17:\l17:                                               \l  %18 = and i64 %12, -3\l  %19 = insertelement \<2 x i64\> \<i64 poison, i64 0\>, i64 %18, i64 0\l  br label %20\l}"];
	Node0x63c4b00 -> Node0x63c5960;
	Node0x63c5960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%20:\l20:                                               \l  %21 = phi i64 [ select (i1 icmp eq (i8* addrspacecast (i8 addrspace(4)*\l... getelementptr inbounds ([3 x i8], [3 x i8] addrspace(4)* @.str, i64 0, i64 0)\l... to i8*), i8* null), i64 0, i64 add (i64 ptrtoint (i8* addrspacecast (i8\l... addrspace(4)* getelementptr inbounds ([3 x i8], [3 x i8] addrspace(4)* @.str,\l... i64 0, i64 2) to i8*) to i64), i64 add (i64 sub (i64 0, i64 ptrtoint ([3 x\l... i8]* addrspacecast ([3 x i8] addrspace(4)* @.str to [3 x i8]*) to i64)), i64\l... 1))), %17 ], [ %454, %446 ]\l  %22 = phi i8 addrspace(4)* [ getelementptr inbounds ([3 x i8], [3 x i8]\l... addrspace(4)* @.str, i64 0, i64 0), %17 ], [ %455, %446 ]\l  %23 = phi \<2 x i64\> [ %19, %17 ], [ %453, %446 ]\l  %24 = icmp ugt i64 %21, 56\l  %25 = extractelement \<2 x i64\> %23, i64 0\l  %26 = or i64 %25, 2\l  %27 = insertelement \<2 x i64\> poison, i64 %26, i64 0\l  %28 = select i1 %24, \<2 x i64\> %23, \<2 x i64\> %27\l  %29 = tail call i64 @llvm.umin.i64(i64 %21, i64 56)\l  %30 = trunc i64 %29 to i32\l  %31 = extractelement \<2 x i64\> %28, i64 0\l  %32 = icmp ugt i32 %30, 7\l  br i1 %32, label %35, label %33\l|{<s0>T|<s1>F}}"];
	Node0x63c5960:s0 -> Node0x63c4de0;
	Node0x63c5960:s1 -> Node0x63c4e70;
	Node0x63c4e70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%33:\l33:                                               \l  %34 = icmp eq i32 %30, 0\l  br i1 %34, label %88, label %75\l|{<s0>T|<s1>F}}"];
	Node0x63c4e70:s0 -> Node0x63c6c40;
	Node0x63c4e70:s1 -> Node0x63c6c90;
	Node0x63c4de0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%35:\l35:                                               \l  %36 = load i8, i8 addrspace(4)* %22, align 1, !tbaa !8\l  %37 = zext i8 %36 to i64\l  %38 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 1\l  %39 = load i8, i8 addrspace(4)* %38, align 1, !tbaa !8\l  %40 = zext i8 %39 to i64\l  %41 = shl nuw nsw i64 %40, 8\l  %42 = or i64 %41, %37\l  %43 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 2\l  %44 = load i8, i8 addrspace(4)* %43, align 1, !tbaa !8\l  %45 = zext i8 %44 to i64\l  %46 = shl nuw nsw i64 %45, 16\l  %47 = or i64 %42, %46\l  %48 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 3\l  %49 = load i8, i8 addrspace(4)* %48, align 1, !tbaa !8\l  %50 = zext i8 %49 to i64\l  %51 = shl nuw nsw i64 %50, 24\l  %52 = or i64 %47, %51\l  %53 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 4\l  %54 = load i8, i8 addrspace(4)* %53, align 1, !tbaa !8\l  %55 = zext i8 %54 to i64\l  %56 = shl nuw nsw i64 %55, 32\l  %57 = or i64 %52, %56\l  %58 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 5\l  %59 = load i8, i8 addrspace(4)* %58, align 1, !tbaa !8\l  %60 = zext i8 %59 to i64\l  %61 = shl nuw nsw i64 %60, 40\l  %62 = or i64 %57, %61\l  %63 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 6\l  %64 = load i8, i8 addrspace(4)* %63, align 1, !tbaa !8\l  %65 = zext i8 %64 to i64\l  %66 = shl nuw nsw i64 %65, 48\l  %67 = or i64 %62, %66\l  %68 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 7\l  %69 = load i8, i8 addrspace(4)* %68, align 1, !tbaa !8\l  %70 = zext i8 %69 to i64\l  %71 = shl nuw i64 %70, 56\l  %72 = or i64 %67, %71\l  %73 = add nsw i32 %30, -8\l  %74 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 8\l  br label %88\l}"];
	Node0x63c4de0 -> Node0x63c6c40;
	Node0x63c6c90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%75:\l75:                                               \l  %76 = phi i32 [ %86, %75 ], [ 0, %33 ]\l  %77 = phi i64 [ %85, %75 ], [ 0, %33 ]\l  %78 = zext i32 %76 to i64\l  %79 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 %78\l  %80 = load i8, i8 addrspace(4)* %79, align 1, !tbaa !8\l  %81 = zext i8 %80 to i64\l  %82 = shl i32 %76, 3\l  %83 = zext i32 %82 to i64\l  %84 = shl nuw i64 %81, %83\l  %85 = or i64 %84, %77\l  %86 = add nuw nsw i32 %76, 1\l  %87 = icmp eq i32 %86, %30\l  br i1 %87, label %88, label %75, !llvm.loop !9\l|{<s0>T|<s1>F}}"];
	Node0x63c6c90:s0 -> Node0x63c6c40;
	Node0x63c6c90:s1 -> Node0x63c6c90;
	Node0x63c6c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%88:\l88:                                               \l  %89 = phi i8 addrspace(4)* [ %74, %35 ], [ %22, %33 ], [ %22, %75 ]\l  %90 = phi i32 [ %73, %35 ], [ 0, %33 ], [ 0, %75 ]\l  %91 = phi i64 [ %72, %35 ], [ 0, %33 ], [ %85, %75 ]\l  %92 = icmp ugt i32 %90, 7\l  br i1 %92, label %95, label %93\l|{<s0>T|<s1>F}}"];
	Node0x63c6c40:s0 -> Node0x63c99c0;
	Node0x63c6c40:s1 -> Node0x63c9a10;
	Node0x63c9a10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%93:\l93:                                               \l  %94 = icmp eq i32 %90, 0\l  br i1 %94, label %148, label %135\l|{<s0>T|<s1>F}}"];
	Node0x63c9a10:s0 -> Node0x63c9be0;
	Node0x63c9a10:s1 -> Node0x63c9c30;
	Node0x63c99c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%95:\l95:                                               \l  %96 = load i8, i8 addrspace(4)* %89, align 1, !tbaa !8\l  %97 = zext i8 %96 to i64\l  %98 = getelementptr inbounds i8, i8 addrspace(4)* %89, i64 1\l  %99 = load i8, i8 addrspace(4)* %98, align 1, !tbaa !8\l  %100 = zext i8 %99 to i64\l  %101 = shl nuw nsw i64 %100, 8\l  %102 = or i64 %101, %97\l  %103 = getelementptr inbounds i8, i8 addrspace(4)* %89, i64 2\l  %104 = load i8, i8 addrspace(4)* %103, align 1, !tbaa !8\l  %105 = zext i8 %104 to i64\l  %106 = shl nuw nsw i64 %105, 16\l  %107 = or i64 %102, %106\l  %108 = getelementptr inbounds i8, i8 addrspace(4)* %89, i64 3\l  %109 = load i8, i8 addrspace(4)* %108, align 1, !tbaa !8\l  %110 = zext i8 %109 to i64\l  %111 = shl nuw nsw i64 %110, 24\l  %112 = or i64 %107, %111\l  %113 = getelementptr inbounds i8, i8 addrspace(4)* %89, i64 4\l  %114 = load i8, i8 addrspace(4)* %113, align 1, !tbaa !8\l  %115 = zext i8 %114 to i64\l  %116 = shl nuw nsw i64 %115, 32\l  %117 = or i64 %112, %116\l  %118 = getelementptr inbounds i8, i8 addrspace(4)* %89, i64 5\l  %119 = load i8, i8 addrspace(4)* %118, align 1, !tbaa !8\l  %120 = zext i8 %119 to i64\l  %121 = shl nuw nsw i64 %120, 40\l  %122 = or i64 %117, %121\l  %123 = getelementptr inbounds i8, i8 addrspace(4)* %89, i64 6\l  %124 = load i8, i8 addrspace(4)* %123, align 1, !tbaa !8\l  %125 = zext i8 %124 to i64\l  %126 = shl nuw nsw i64 %125, 48\l  %127 = or i64 %122, %126\l  %128 = getelementptr inbounds i8, i8 addrspace(4)* %89, i64 7\l  %129 = load i8, i8 addrspace(4)* %128, align 1, !tbaa !8\l  %130 = zext i8 %129 to i64\l  %131 = shl nuw i64 %130, 56\l  %132 = or i64 %127, %131\l  %133 = add nsw i32 %90, -8\l  %134 = getelementptr inbounds i8, i8 addrspace(4)* %89, i64 8\l  br label %148\l}"];
	Node0x63c99c0 -> Node0x63c9be0;
	Node0x63c9c30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%135:\l135:                                              \l  %136 = phi i32 [ %146, %135 ], [ 0, %93 ]\l  %137 = phi i64 [ %145, %135 ], [ 0, %93 ]\l  %138 = zext i32 %136 to i64\l  %139 = getelementptr inbounds i8, i8 addrspace(4)* %89, i64 %138\l  %140 = load i8, i8 addrspace(4)* %139, align 1, !tbaa !8\l  %141 = zext i8 %140 to i64\l  %142 = shl i32 %136, 3\l  %143 = zext i32 %142 to i64\l  %144 = shl nuw i64 %141, %143\l  %145 = or i64 %144, %137\l  %146 = add nuw nsw i32 %136, 1\l  %147 = icmp eq i32 %146, %90\l  br i1 %147, label %148, label %135\l|{<s0>T|<s1>F}}"];
	Node0x63c9c30:s0 -> Node0x63c9be0;
	Node0x63c9c30:s1 -> Node0x63c9c30;
	Node0x63c9be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%148:\l148:                                              \l  %149 = phi i8 addrspace(4)* [ %134, %95 ], [ %89, %93 ], [ %89, %135 ]\l  %150 = phi i32 [ %133, %95 ], [ 0, %93 ], [ 0, %135 ]\l  %151 = phi i64 [ %132, %95 ], [ 0, %93 ], [ %145, %135 ]\l  %152 = icmp ugt i32 %150, 7\l  br i1 %152, label %155, label %153\l|{<s0>T|<s1>F}}"];
	Node0x63c9be0:s0 -> Node0x63cc0f0;
	Node0x63c9be0:s1 -> Node0x63cc140;
	Node0x63cc140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%153:\l153:                                              \l  %154 = icmp eq i32 %150, 0\l  br i1 %154, label %208, label %195\l|{<s0>T|<s1>F}}"];
	Node0x63cc140:s0 -> Node0x63cc2d0;
	Node0x63cc140:s1 -> Node0x63cc320;
	Node0x63cc0f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%155:\l155:                                              \l  %156 = load i8, i8 addrspace(4)* %149, align 1, !tbaa !8\l  %157 = zext i8 %156 to i64\l  %158 = getelementptr inbounds i8, i8 addrspace(4)* %149, i64 1\l  %159 = load i8, i8 addrspace(4)* %158, align 1, !tbaa !8\l  %160 = zext i8 %159 to i64\l  %161 = shl nuw nsw i64 %160, 8\l  %162 = or i64 %161, %157\l  %163 = getelementptr inbounds i8, i8 addrspace(4)* %149, i64 2\l  %164 = load i8, i8 addrspace(4)* %163, align 1, !tbaa !8\l  %165 = zext i8 %164 to i64\l  %166 = shl nuw nsw i64 %165, 16\l  %167 = or i64 %162, %166\l  %168 = getelementptr inbounds i8, i8 addrspace(4)* %149, i64 3\l  %169 = load i8, i8 addrspace(4)* %168, align 1, !tbaa !8\l  %170 = zext i8 %169 to i64\l  %171 = shl nuw nsw i64 %170, 24\l  %172 = or i64 %167, %171\l  %173 = getelementptr inbounds i8, i8 addrspace(4)* %149, i64 4\l  %174 = load i8, i8 addrspace(4)* %173, align 1, !tbaa !8\l  %175 = zext i8 %174 to i64\l  %176 = shl nuw nsw i64 %175, 32\l  %177 = or i64 %172, %176\l  %178 = getelementptr inbounds i8, i8 addrspace(4)* %149, i64 5\l  %179 = load i8, i8 addrspace(4)* %178, align 1, !tbaa !8\l  %180 = zext i8 %179 to i64\l  %181 = shl nuw nsw i64 %180, 40\l  %182 = or i64 %177, %181\l  %183 = getelementptr inbounds i8, i8 addrspace(4)* %149, i64 6\l  %184 = load i8, i8 addrspace(4)* %183, align 1, !tbaa !8\l  %185 = zext i8 %184 to i64\l  %186 = shl nuw nsw i64 %185, 48\l  %187 = or i64 %182, %186\l  %188 = getelementptr inbounds i8, i8 addrspace(4)* %149, i64 7\l  %189 = load i8, i8 addrspace(4)* %188, align 1, !tbaa !8\l  %190 = zext i8 %189 to i64\l  %191 = shl nuw i64 %190, 56\l  %192 = or i64 %187, %191\l  %193 = add nsw i32 %150, -8\l  %194 = getelementptr inbounds i8, i8 addrspace(4)* %149, i64 8\l  br label %208\l}"];
	Node0x63cc0f0 -> Node0x63cc2d0;
	Node0x63cc320 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%195:\l195:                                              \l  %196 = phi i32 [ %206, %195 ], [ 0, %153 ]\l  %197 = phi i64 [ %205, %195 ], [ 0, %153 ]\l  %198 = zext i32 %196 to i64\l  %199 = getelementptr inbounds i8, i8 addrspace(4)* %149, i64 %198\l  %200 = load i8, i8 addrspace(4)* %199, align 1, !tbaa !8\l  %201 = zext i8 %200 to i64\l  %202 = shl i32 %196, 3\l  %203 = zext i32 %202 to i64\l  %204 = shl nuw i64 %201, %203\l  %205 = or i64 %204, %197\l  %206 = add nuw nsw i32 %196, 1\l  %207 = icmp eq i32 %206, %150\l  br i1 %207, label %208, label %195\l|{<s0>T|<s1>F}}"];
	Node0x63cc320:s0 -> Node0x63cc2d0;
	Node0x63cc320:s1 -> Node0x63cc320;
	Node0x63cc2d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%208:\l208:                                              \l  %209 = phi i8 addrspace(4)* [ %194, %155 ], [ %149, %153 ], [ %149, %195 ]\l  %210 = phi i32 [ %193, %155 ], [ 0, %153 ], [ 0, %195 ]\l  %211 = phi i64 [ %192, %155 ], [ 0, %153 ], [ %205, %195 ]\l  %212 = icmp ugt i32 %210, 7\l  br i1 %212, label %215, label %213\l|{<s0>T|<s1>F}}"];
	Node0x63cc2d0:s0 -> Node0x63ce340;
	Node0x63cc2d0:s1 -> Node0x63ce390;
	Node0x63ce390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%213:\l213:                                              \l  %214 = icmp eq i32 %210, 0\l  br i1 %214, label %268, label %255\l|{<s0>T|<s1>F}}"];
	Node0x63ce390:s0 -> Node0x63ce520;
	Node0x63ce390:s1 -> Node0x63ce570;
	Node0x63ce340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%215:\l215:                                              \l  %216 = load i8, i8 addrspace(4)* %209, align 1, !tbaa !8\l  %217 = zext i8 %216 to i64\l  %218 = getelementptr inbounds i8, i8 addrspace(4)* %209, i64 1\l  %219 = load i8, i8 addrspace(4)* %218, align 1, !tbaa !8\l  %220 = zext i8 %219 to i64\l  %221 = shl nuw nsw i64 %220, 8\l  %222 = or i64 %221, %217\l  %223 = getelementptr inbounds i8, i8 addrspace(4)* %209, i64 2\l  %224 = load i8, i8 addrspace(4)* %223, align 1, !tbaa !8\l  %225 = zext i8 %224 to i64\l  %226 = shl nuw nsw i64 %225, 16\l  %227 = or i64 %222, %226\l  %228 = getelementptr inbounds i8, i8 addrspace(4)* %209, i64 3\l  %229 = load i8, i8 addrspace(4)* %228, align 1, !tbaa !8\l  %230 = zext i8 %229 to i64\l  %231 = shl nuw nsw i64 %230, 24\l  %232 = or i64 %227, %231\l  %233 = getelementptr inbounds i8, i8 addrspace(4)* %209, i64 4\l  %234 = load i8, i8 addrspace(4)* %233, align 1, !tbaa !8\l  %235 = zext i8 %234 to i64\l  %236 = shl nuw nsw i64 %235, 32\l  %237 = or i64 %232, %236\l  %238 = getelementptr inbounds i8, i8 addrspace(4)* %209, i64 5\l  %239 = load i8, i8 addrspace(4)* %238, align 1, !tbaa !8\l  %240 = zext i8 %239 to i64\l  %241 = shl nuw nsw i64 %240, 40\l  %242 = or i64 %237, %241\l  %243 = getelementptr inbounds i8, i8 addrspace(4)* %209, i64 6\l  %244 = load i8, i8 addrspace(4)* %243, align 1, !tbaa !8\l  %245 = zext i8 %244 to i64\l  %246 = shl nuw nsw i64 %245, 48\l  %247 = or i64 %242, %246\l  %248 = getelementptr inbounds i8, i8 addrspace(4)* %209, i64 7\l  %249 = load i8, i8 addrspace(4)* %248, align 1, !tbaa !8\l  %250 = zext i8 %249 to i64\l  %251 = shl nuw i64 %250, 56\l  %252 = or i64 %247, %251\l  %253 = add nsw i32 %210, -8\l  %254 = getelementptr inbounds i8, i8 addrspace(4)* %209, i64 8\l  br label %268\l}"];
	Node0x63ce340 -> Node0x63ce520;
	Node0x63ce570 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%255:\l255:                                              \l  %256 = phi i32 [ %266, %255 ], [ 0, %213 ]\l  %257 = phi i64 [ %265, %255 ], [ 0, %213 ]\l  %258 = zext i32 %256 to i64\l  %259 = getelementptr inbounds i8, i8 addrspace(4)* %209, i64 %258\l  %260 = load i8, i8 addrspace(4)* %259, align 1, !tbaa !8\l  %261 = zext i8 %260 to i64\l  %262 = shl i32 %256, 3\l  %263 = zext i32 %262 to i64\l  %264 = shl nuw i64 %261, %263\l  %265 = or i64 %264, %257\l  %266 = add nuw nsw i32 %256, 1\l  %267 = icmp eq i32 %266, %210\l  br i1 %267, label %268, label %255\l|{<s0>T|<s1>F}}"];
	Node0x63ce570:s0 -> Node0x63ce520;
	Node0x63ce570:s1 -> Node0x63ce570;
	Node0x63ce520 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%268:\l268:                                              \l  %269 = phi i8 addrspace(4)* [ %254, %215 ], [ %209, %213 ], [ %209, %255 ]\l  %270 = phi i32 [ %253, %215 ], [ 0, %213 ], [ 0, %255 ]\l  %271 = phi i64 [ %252, %215 ], [ 0, %213 ], [ %265, %255 ]\l  %272 = icmp ugt i32 %270, 7\l  br i1 %272, label %275, label %273\l|{<s0>T|<s1>F}}"];
	Node0x63ce520:s0 -> Node0x63d0da0;
	Node0x63ce520:s1 -> Node0x63d0df0;
	Node0x63d0df0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%273:\l273:                                              \l  %274 = icmp eq i32 %270, 0\l  br i1 %274, label %328, label %315\l|{<s0>T|<s1>F}}"];
	Node0x63d0df0:s0 -> Node0x63d0f80;
	Node0x63d0df0:s1 -> Node0x63d0fd0;
	Node0x63d0da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%275:\l275:                                              \l  %276 = load i8, i8 addrspace(4)* %269, align 1, !tbaa !8\l  %277 = zext i8 %276 to i64\l  %278 = getelementptr inbounds i8, i8 addrspace(4)* %269, i64 1\l  %279 = load i8, i8 addrspace(4)* %278, align 1, !tbaa !8\l  %280 = zext i8 %279 to i64\l  %281 = shl nuw nsw i64 %280, 8\l  %282 = or i64 %281, %277\l  %283 = getelementptr inbounds i8, i8 addrspace(4)* %269, i64 2\l  %284 = load i8, i8 addrspace(4)* %283, align 1, !tbaa !8\l  %285 = zext i8 %284 to i64\l  %286 = shl nuw nsw i64 %285, 16\l  %287 = or i64 %282, %286\l  %288 = getelementptr inbounds i8, i8 addrspace(4)* %269, i64 3\l  %289 = load i8, i8 addrspace(4)* %288, align 1, !tbaa !8\l  %290 = zext i8 %289 to i64\l  %291 = shl nuw nsw i64 %290, 24\l  %292 = or i64 %287, %291\l  %293 = getelementptr inbounds i8, i8 addrspace(4)* %269, i64 4\l  %294 = load i8, i8 addrspace(4)* %293, align 1, !tbaa !8\l  %295 = zext i8 %294 to i64\l  %296 = shl nuw nsw i64 %295, 32\l  %297 = or i64 %292, %296\l  %298 = getelementptr inbounds i8, i8 addrspace(4)* %269, i64 5\l  %299 = load i8, i8 addrspace(4)* %298, align 1, !tbaa !8\l  %300 = zext i8 %299 to i64\l  %301 = shl nuw nsw i64 %300, 40\l  %302 = or i64 %297, %301\l  %303 = getelementptr inbounds i8, i8 addrspace(4)* %269, i64 6\l  %304 = load i8, i8 addrspace(4)* %303, align 1, !tbaa !8\l  %305 = zext i8 %304 to i64\l  %306 = shl nuw nsw i64 %305, 48\l  %307 = or i64 %302, %306\l  %308 = getelementptr inbounds i8, i8 addrspace(4)* %269, i64 7\l  %309 = load i8, i8 addrspace(4)* %308, align 1, !tbaa !8\l  %310 = zext i8 %309 to i64\l  %311 = shl nuw i64 %310, 56\l  %312 = or i64 %307, %311\l  %313 = add nsw i32 %270, -8\l  %314 = getelementptr inbounds i8, i8 addrspace(4)* %269, i64 8\l  br label %328\l}"];
	Node0x63d0da0 -> Node0x63d0f80;
	Node0x63d0fd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%315:\l315:                                              \l  %316 = phi i32 [ %326, %315 ], [ 0, %273 ]\l  %317 = phi i64 [ %325, %315 ], [ 0, %273 ]\l  %318 = zext i32 %316 to i64\l  %319 = getelementptr inbounds i8, i8 addrspace(4)* %269, i64 %318\l  %320 = load i8, i8 addrspace(4)* %319, align 1, !tbaa !8\l  %321 = zext i8 %320 to i64\l  %322 = shl i32 %316, 3\l  %323 = zext i32 %322 to i64\l  %324 = shl nuw i64 %321, %323\l  %325 = or i64 %324, %317\l  %326 = add nuw nsw i32 %316, 1\l  %327 = icmp eq i32 %326, %270\l  br i1 %327, label %328, label %315\l|{<s0>T|<s1>F}}"];
	Node0x63d0fd0:s0 -> Node0x63d0f80;
	Node0x63d0fd0:s1 -> Node0x63d0fd0;
	Node0x63d0f80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%328:\l328:                                              \l  %329 = phi i8 addrspace(4)* [ %314, %275 ], [ %269, %273 ], [ %269, %315 ]\l  %330 = phi i32 [ %313, %275 ], [ 0, %273 ], [ 0, %315 ]\l  %331 = phi i64 [ %312, %275 ], [ 0, %273 ], [ %325, %315 ]\l  %332 = icmp ugt i32 %330, 7\l  br i1 %332, label %335, label %333\l|{<s0>T|<s1>F}}"];
	Node0x63d0f80:s0 -> Node0x63d2ff0;
	Node0x63d0f80:s1 -> Node0x63d3040;
	Node0x63d3040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%333:\l333:                                              \l  %334 = icmp eq i32 %330, 0\l  br i1 %334, label %388, label %375\l|{<s0>T|<s1>F}}"];
	Node0x63d3040:s0 -> Node0x63d31d0;
	Node0x63d3040:s1 -> Node0x63d3220;
	Node0x63d2ff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%335:\l335:                                              \l  %336 = load i8, i8 addrspace(4)* %329, align 1, !tbaa !8\l  %337 = zext i8 %336 to i64\l  %338 = getelementptr inbounds i8, i8 addrspace(4)* %329, i64 1\l  %339 = load i8, i8 addrspace(4)* %338, align 1, !tbaa !8\l  %340 = zext i8 %339 to i64\l  %341 = shl nuw nsw i64 %340, 8\l  %342 = or i64 %341, %337\l  %343 = getelementptr inbounds i8, i8 addrspace(4)* %329, i64 2\l  %344 = load i8, i8 addrspace(4)* %343, align 1, !tbaa !8\l  %345 = zext i8 %344 to i64\l  %346 = shl nuw nsw i64 %345, 16\l  %347 = or i64 %342, %346\l  %348 = getelementptr inbounds i8, i8 addrspace(4)* %329, i64 3\l  %349 = load i8, i8 addrspace(4)* %348, align 1, !tbaa !8\l  %350 = zext i8 %349 to i64\l  %351 = shl nuw nsw i64 %350, 24\l  %352 = or i64 %347, %351\l  %353 = getelementptr inbounds i8, i8 addrspace(4)* %329, i64 4\l  %354 = load i8, i8 addrspace(4)* %353, align 1, !tbaa !8\l  %355 = zext i8 %354 to i64\l  %356 = shl nuw nsw i64 %355, 32\l  %357 = or i64 %352, %356\l  %358 = getelementptr inbounds i8, i8 addrspace(4)* %329, i64 5\l  %359 = load i8, i8 addrspace(4)* %358, align 1, !tbaa !8\l  %360 = zext i8 %359 to i64\l  %361 = shl nuw nsw i64 %360, 40\l  %362 = or i64 %357, %361\l  %363 = getelementptr inbounds i8, i8 addrspace(4)* %329, i64 6\l  %364 = load i8, i8 addrspace(4)* %363, align 1, !tbaa !8\l  %365 = zext i8 %364 to i64\l  %366 = shl nuw nsw i64 %365, 48\l  %367 = or i64 %362, %366\l  %368 = getelementptr inbounds i8, i8 addrspace(4)* %329, i64 7\l  %369 = load i8, i8 addrspace(4)* %368, align 1, !tbaa !8\l  %370 = zext i8 %369 to i64\l  %371 = shl nuw i64 %370, 56\l  %372 = or i64 %367, %371\l  %373 = add nsw i32 %330, -8\l  %374 = getelementptr inbounds i8, i8 addrspace(4)* %329, i64 8\l  br label %388\l}"];
	Node0x63d2ff0 -> Node0x63d31d0;
	Node0x63d3220 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%375:\l375:                                              \l  %376 = phi i32 [ %386, %375 ], [ 0, %333 ]\l  %377 = phi i64 [ %385, %375 ], [ 0, %333 ]\l  %378 = zext i32 %376 to i64\l  %379 = getelementptr inbounds i8, i8 addrspace(4)* %329, i64 %378\l  %380 = load i8, i8 addrspace(4)* %379, align 1, !tbaa !8\l  %381 = zext i8 %380 to i64\l  %382 = shl i32 %376, 3\l  %383 = zext i32 %382 to i64\l  %384 = shl nuw i64 %381, %383\l  %385 = or i64 %384, %377\l  %386 = add nuw nsw i32 %376, 1\l  %387 = icmp eq i32 %386, %330\l  br i1 %387, label %388, label %375\l|{<s0>T|<s1>F}}"];
	Node0x63d3220:s0 -> Node0x63d31d0;
	Node0x63d3220:s1 -> Node0x63d3220;
	Node0x63d31d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%388:\l388:                                              \l  %389 = phi i8 addrspace(4)* [ %374, %335 ], [ %329, %333 ], [ %329, %375 ]\l  %390 = phi i32 [ %373, %335 ], [ 0, %333 ], [ 0, %375 ]\l  %391 = phi i64 [ %372, %335 ], [ 0, %333 ], [ %385, %375 ]\l  %392 = icmp ugt i32 %390, 7\l  br i1 %392, label %395, label %393\l|{<s0>T|<s1>F}}"];
	Node0x63d31d0:s0 -> Node0x63d62a0;
	Node0x63d31d0:s1 -> Node0x63d62f0;
	Node0x63d62f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%393:\l393:                                              \l  %394 = icmp eq i32 %390, 0\l  br i1 %394, label %446, label %433\l|{<s0>T|<s1>F}}"];
	Node0x63d62f0:s0 -> Node0x63c5de0;
	Node0x63d62f0:s1 -> Node0x63d6480;
	Node0x63d62a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%395:\l395:                                              \l  %396 = load i8, i8 addrspace(4)* %389, align 1, !tbaa !8\l  %397 = zext i8 %396 to i64\l  %398 = getelementptr inbounds i8, i8 addrspace(4)* %389, i64 1\l  %399 = load i8, i8 addrspace(4)* %398, align 1, !tbaa !8\l  %400 = zext i8 %399 to i64\l  %401 = shl nuw nsw i64 %400, 8\l  %402 = or i64 %401, %397\l  %403 = getelementptr inbounds i8, i8 addrspace(4)* %389, i64 2\l  %404 = load i8, i8 addrspace(4)* %403, align 1, !tbaa !8\l  %405 = zext i8 %404 to i64\l  %406 = shl nuw nsw i64 %405, 16\l  %407 = or i64 %402, %406\l  %408 = getelementptr inbounds i8, i8 addrspace(4)* %389, i64 3\l  %409 = load i8, i8 addrspace(4)* %408, align 1, !tbaa !8\l  %410 = zext i8 %409 to i64\l  %411 = shl nuw nsw i64 %410, 24\l  %412 = or i64 %407, %411\l  %413 = getelementptr inbounds i8, i8 addrspace(4)* %389, i64 4\l  %414 = load i8, i8 addrspace(4)* %413, align 1, !tbaa !8\l  %415 = zext i8 %414 to i64\l  %416 = shl nuw nsw i64 %415, 32\l  %417 = or i64 %412, %416\l  %418 = getelementptr inbounds i8, i8 addrspace(4)* %389, i64 5\l  %419 = load i8, i8 addrspace(4)* %418, align 1, !tbaa !8\l  %420 = zext i8 %419 to i64\l  %421 = shl nuw nsw i64 %420, 40\l  %422 = or i64 %417, %421\l  %423 = getelementptr inbounds i8, i8 addrspace(4)* %389, i64 6\l  %424 = load i8, i8 addrspace(4)* %423, align 1, !tbaa !8\l  %425 = zext i8 %424 to i64\l  %426 = shl nuw nsw i64 %425, 48\l  %427 = or i64 %422, %426\l  %428 = getelementptr inbounds i8, i8 addrspace(4)* %389, i64 7\l  %429 = load i8, i8 addrspace(4)* %428, align 1, !tbaa !8\l  %430 = zext i8 %429 to i64\l  %431 = shl nuw i64 %430, 56\l  %432 = or i64 %427, %431\l  br label %446\l}"];
	Node0x63d62a0 -> Node0x63c5de0;
	Node0x63d6480 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%433:\l433:                                              \l  %434 = phi i32 [ %444, %433 ], [ 0, %393 ]\l  %435 = phi i64 [ %443, %433 ], [ 0, %393 ]\l  %436 = zext i32 %434 to i64\l  %437 = getelementptr inbounds i8, i8 addrspace(4)* %389, i64 %436\l  %438 = load i8, i8 addrspace(4)* %437, align 1, !tbaa !8\l  %439 = zext i8 %438 to i64\l  %440 = shl i32 %434, 3\l  %441 = zext i32 %440 to i64\l  %442 = shl nuw i64 %439, %441\l  %443 = or i64 %442, %435\l  %444 = add nuw nsw i32 %434, 1\l  %445 = icmp eq i32 %444, %390\l  br i1 %445, label %446, label %433\l|{<s0>T|<s1>F}}"];
	Node0x63d6480:s0 -> Node0x63c5de0;
	Node0x63d6480:s1 -> Node0x63d6480;
	Node0x63c5de0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%446:\l446:                                              \l  %447 = phi i64 [ %432, %395 ], [ 0, %393 ], [ %443, %433 ]\l  %448 = shl nuw nsw i64 %29, 2\l  %449 = add nuw nsw i64 %448, 28\l  %450 = and i64 %449, 480\l  %451 = and i64 %31, -225\l  %452 = or i64 %451, %450\l  %453 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %10,\l... i64 noundef %452, i64 noundef %91, i64 noundef %151, i64 noundef %211, i64\l... noundef %271, i64 noundef %331, i64 noundef %391, i64 noundef %447) #10\l  %454 = sub i64 %21, %29\l  %455 = getelementptr inbounds i8, i8 addrspace(4)* %22, i64 %29\l  %456 = icmp eq i64 %454, 0\l  br i1 %456, label %457, label %20\l|{<s0>T|<s1>F}}"];
	Node0x63c5de0:s0 -> Node0x63c4ef0;
	Node0x63c5de0:s1 -> Node0x63c5960;
	Node0x63c4ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bbd1f870",label="{%457:\l457:                                              \l  %458 = icmp sgt i32 %3, 0\l  br i1 %458, label %459, label %480\l|{<s0>T|<s1>F}}"];
	Node0x63c4ef0:s0 -> Node0x63d8920;
	Node0x63c4ef0:s1 -> Node0x63d8970;
	Node0x63d8920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%459:\l459:                                              \l  %460 = and i32 %3, 7\l  %461 = icmp ult i32 %3, 8\l  br i1 %461, label %464, label %462\l|{<s0>T|<s1>F}}"];
	Node0x63d8920:s0 -> Node0x63d8b90;
	Node0x63d8920:s1 -> Node0x63d8be0;
	Node0x63d8be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%462:\l462:                                              \l  %463 = and i32 %3, -8\l  br label %481\l}"];
	Node0x63d8be0 -> Node0x63d8d70;
	Node0x63d8b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%464:\l464:                                              \l  %465 = phi i32 [ 0, %459 ], [ %547, %481 ]\l  %466 = icmp eq i32 %460, 0\l  br i1 %466, label %480, label %467\l|{<s0>T|<s1>F}}"];
	Node0x63d8b90:s0 -> Node0x63d8970;
	Node0x63d8b90:s1 -> Node0x63d8f70;
	Node0x63d8f70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%467:\l467:                                              \l  %468 = phi i32 [ %477, %467 ], [ %465, %464 ]\l  %469 = phi i32 [ %478, %467 ], [ 0, %464 ]\l  %470 = zext i32 %468 to i64\l  %471 = getelementptr inbounds float, float addrspace(1)* %1, i64 %470\l  %472 = load float, float addrspace(1)* %471, align 4, !tbaa !11\l  %473 = getelementptr inbounds float, float addrspace(1)* %2, i64 %470\l  %474 = load float, float addrspace(1)* %473, align 4, !tbaa !11\l  %475 = fadd contract float %472, %474\l  %476 = getelementptr inbounds float, float addrspace(1)* %0, i64 %470\l  store float %475, float addrspace(1)* %476, align 4, !tbaa !11\l  %477 = add nuw nsw i32 %468, 1\l  %478 = add i32 %469, 1\l  %479 = icmp eq i32 %478, %460\l  br i1 %479, label %480, label %467, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x63d8f70:s0 -> Node0x63d8970;
	Node0x63d8f70:s1 -> Node0x63d8f70;
	Node0x63d8970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bbd1f870",label="{%480:\l480:                                              \l  ret void\l}"];
	Node0x63d8d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%481:\l481:                                              \l  %482 = phi i32 [ 0, %462 ], [ %547, %481 ]\l  %483 = phi i32 [ 0, %462 ], [ %548, %481 ]\l  %484 = zext i32 %482 to i64\l  %485 = getelementptr inbounds float, float addrspace(1)* %1, i64 %484\l  %486 = load float, float addrspace(1)* %485, align 4, !tbaa !11\l  %487 = getelementptr inbounds float, float addrspace(1)* %2, i64 %484\l  %488 = load float, float addrspace(1)* %487, align 4, !tbaa !11\l  %489 = fadd contract float %486, %488\l  %490 = getelementptr inbounds float, float addrspace(1)* %0, i64 %484\l  store float %489, float addrspace(1)* %490, align 4, !tbaa !11\l  %491 = or i32 %482, 1\l  %492 = zext i32 %491 to i64\l  %493 = getelementptr inbounds float, float addrspace(1)* %1, i64 %492\l  %494 = load float, float addrspace(1)* %493, align 4, !tbaa !11\l  %495 = getelementptr inbounds float, float addrspace(1)* %2, i64 %492\l  %496 = load float, float addrspace(1)* %495, align 4, !tbaa !11\l  %497 = fadd contract float %494, %496\l  %498 = getelementptr inbounds float, float addrspace(1)* %0, i64 %492\l  store float %497, float addrspace(1)* %498, align 4, !tbaa !11\l  %499 = or i32 %482, 2\l  %500 = zext i32 %499 to i64\l  %501 = getelementptr inbounds float, float addrspace(1)* %1, i64 %500\l  %502 = load float, float addrspace(1)* %501, align 4, !tbaa !11\l  %503 = getelementptr inbounds float, float addrspace(1)* %2, i64 %500\l  %504 = load float, float addrspace(1)* %503, align 4, !tbaa !11\l  %505 = fadd contract float %502, %504\l  %506 = getelementptr inbounds float, float addrspace(1)* %0, i64 %500\l  store float %505, float addrspace(1)* %506, align 4, !tbaa !11\l  %507 = or i32 %482, 3\l  %508 = zext i32 %507 to i64\l  %509 = getelementptr inbounds float, float addrspace(1)* %1, i64 %508\l  %510 = load float, float addrspace(1)* %509, align 4, !tbaa !11\l  %511 = getelementptr inbounds float, float addrspace(1)* %2, i64 %508\l  %512 = load float, float addrspace(1)* %511, align 4, !tbaa !11\l  %513 = fadd contract float %510, %512\l  %514 = getelementptr inbounds float, float addrspace(1)* %0, i64 %508\l  store float %513, float addrspace(1)* %514, align 4, !tbaa !11\l  %515 = or i32 %482, 4\l  %516 = zext i32 %515 to i64\l  %517 = getelementptr inbounds float, float addrspace(1)* %1, i64 %516\l  %518 = load float, float addrspace(1)* %517, align 4, !tbaa !11\l  %519 = getelementptr inbounds float, float addrspace(1)* %2, i64 %516\l  %520 = load float, float addrspace(1)* %519, align 4, !tbaa !11\l  %521 = fadd contract float %518, %520\l  %522 = getelementptr inbounds float, float addrspace(1)* %0, i64 %516\l  store float %521, float addrspace(1)* %522, align 4, !tbaa !11\l  %523 = or i32 %482, 5\l  %524 = zext i32 %523 to i64\l  %525 = getelementptr inbounds float, float addrspace(1)* %1, i64 %524\l  %526 = load float, float addrspace(1)* %525, align 4, !tbaa !11\l  %527 = getelementptr inbounds float, float addrspace(1)* %2, i64 %524\l  %528 = load float, float addrspace(1)* %527, align 4, !tbaa !11\l  %529 = fadd contract float %526, %528\l  %530 = getelementptr inbounds float, float addrspace(1)* %0, i64 %524\l  store float %529, float addrspace(1)* %530, align 4, !tbaa !11\l  %531 = or i32 %482, 6\l  %532 = zext i32 %531 to i64\l  %533 = getelementptr inbounds float, float addrspace(1)* %1, i64 %532\l  %534 = load float, float addrspace(1)* %533, align 4, !tbaa !11\l  %535 = getelementptr inbounds float, float addrspace(1)* %2, i64 %532\l  %536 = load float, float addrspace(1)* %535, align 4, !tbaa !11\l  %537 = fadd contract float %534, %536\l  %538 = getelementptr inbounds float, float addrspace(1)* %0, i64 %532\l  store float %537, float addrspace(1)* %538, align 4, !tbaa !11\l  %539 = or i32 %482, 7\l  %540 = zext i32 %539 to i64\l  %541 = getelementptr inbounds float, float addrspace(1)* %1, i64 %540\l  %542 = load float, float addrspace(1)* %541, align 4, !tbaa !11\l  %543 = getelementptr inbounds float, float addrspace(1)* %2, i64 %540\l  %544 = load float, float addrspace(1)* %543, align 4, !tbaa !11\l  %545 = fadd contract float %542, %544\l  %546 = getelementptr inbounds float, float addrspace(1)* %0, i64 %540\l  store float %545, float addrspace(1)* %546, align 4, !tbaa !11\l  %547 = add nuw nsw i32 %482, 8\l  %548 = add i32 %483, 8\l  %549 = icmp eq i32 %548, %463\l  br i1 %549, label %464, label %481, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x63d8d70:s0 -> Node0x63d8b90;
	Node0x63d8d70:s1 -> Node0x63d8d70;
}
