
3DLED_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abd8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000848  0800ad78  0800ad78  0001ad78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5c0  0800b5c0  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800b5c0  0800b5c0  0001b5c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5c8  0800b5c8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5c8  0800b5c8  0001b5c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b5cc  0800b5cc  0001b5cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800b5d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d34  20000088  0800b658  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001dbc  0800b658  00021dbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016210  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003122  00000000  00000000  000362c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001338  00000000  00000000  000393f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f0  00000000  00000000  0003a728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000190c8  00000000  00000000  0003b918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018b83  00000000  00000000  000549e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009211c  00000000  00000000  0006d563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ff67f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005540  00000000  00000000  000ff6d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ad60 	.word	0x0800ad60

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	0800ad60 	.word	0x0800ad60

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000596:	f5ad 4dc3 	sub.w	sp, sp, #24960	; 0x6180
 800059a:	b097      	sub	sp, #92	; 0x5c
 800059c:	af02      	add	r7, sp, #8
    /* USER CODE BEGIN 1 */

    // Layers configuration
    Layer0.timer = &htim1;
 800059e:	4bc6      	ldr	r3, [pc, #792]	; (80008b8 <main+0x324>)
 80005a0:	4ac6      	ldr	r2, [pc, #792]	; (80008bc <main+0x328>)
 80005a2:	601a      	str	r2, [r3, #0]
    Layer0.dma = &hdma_tim1_ch1;
 80005a4:	4bc4      	ldr	r3, [pc, #784]	; (80008b8 <main+0x324>)
 80005a6:	4ac6      	ldr	r2, [pc, #792]	; (80008c0 <main+0x32c>)
 80005a8:	605a      	str	r2, [r3, #4]
    Layer0.channel = TIM_CHANNEL_1;
 80005aa:	4bc3      	ldr	r3, [pc, #780]	; (80008b8 <main+0x324>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	721a      	strb	r2, [r3, #8]

    Layer1.timer = &htim1;
 80005b0:	4bc4      	ldr	r3, [pc, #784]	; (80008c4 <main+0x330>)
 80005b2:	4ac2      	ldr	r2, [pc, #776]	; (80008bc <main+0x328>)
 80005b4:	601a      	str	r2, [r3, #0]
    Layer1.dma = &hdma_tim1_ch4_trig_com;
 80005b6:	4bc3      	ldr	r3, [pc, #780]	; (80008c4 <main+0x330>)
 80005b8:	4ac3      	ldr	r2, [pc, #780]	; (80008c8 <main+0x334>)
 80005ba:	605a      	str	r2, [r3, #4]
    Layer1.channel = TIM_CHANNEL_4;
 80005bc:	4bc1      	ldr	r3, [pc, #772]	; (80008c4 <main+0x330>)
 80005be:	220c      	movs	r2, #12
 80005c0:	721a      	strb	r2, [r3, #8]

    Layer2.timer = &htim3;
 80005c2:	4bc2      	ldr	r3, [pc, #776]	; (80008cc <main+0x338>)
 80005c4:	4ac2      	ldr	r2, [pc, #776]	; (80008d0 <main+0x33c>)
 80005c6:	601a      	str	r2, [r3, #0]
    Layer2.dma = &hdma_tim3_ch1_trig;
 80005c8:	4bc0      	ldr	r3, [pc, #768]	; (80008cc <main+0x338>)
 80005ca:	4ac2      	ldr	r2, [pc, #776]	; (80008d4 <main+0x340>)
 80005cc:	605a      	str	r2, [r3, #4]
    Layer2.channel = TIM_CHANNEL_1;
 80005ce:	4bbf      	ldr	r3, [pc, #764]	; (80008cc <main+0x338>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	721a      	strb	r2, [r3, #8]

    Layer3.timer = &htim3;
 80005d4:	4bc0      	ldr	r3, [pc, #768]	; (80008d8 <main+0x344>)
 80005d6:	4abe      	ldr	r2, [pc, #760]	; (80008d0 <main+0x33c>)
 80005d8:	601a      	str	r2, [r3, #0]
    Layer3.dma = &hdma_tim3_ch2;
 80005da:	4bbf      	ldr	r3, [pc, #764]	; (80008d8 <main+0x344>)
 80005dc:	4abf      	ldr	r2, [pc, #764]	; (80008dc <main+0x348>)
 80005de:	605a      	str	r2, [r3, #4]
    Layer3.channel = TIM_CHANNEL_2;
 80005e0:	4bbd      	ldr	r3, [pc, #756]	; (80008d8 <main+0x344>)
 80005e2:	2204      	movs	r2, #4
 80005e4:	721a      	strb	r2, [r3, #8]

    Layer4.timer = &htim3;
 80005e6:	4bbe      	ldr	r3, [pc, #760]	; (80008e0 <main+0x34c>)
 80005e8:	4ab9      	ldr	r2, [pc, #740]	; (80008d0 <main+0x33c>)
 80005ea:	601a      	str	r2, [r3, #0]
    Layer4.dma = &hdma_tim3_ch3;
 80005ec:	4bbc      	ldr	r3, [pc, #752]	; (80008e0 <main+0x34c>)
 80005ee:	4abd      	ldr	r2, [pc, #756]	; (80008e4 <main+0x350>)
 80005f0:	605a      	str	r2, [r3, #4]
    Layer4.channel = TIM_CHANNEL_3;
 80005f2:	4bbb      	ldr	r3, [pc, #748]	; (80008e0 <main+0x34c>)
 80005f4:	2208      	movs	r2, #8
 80005f6:	721a      	strb	r2, [r3, #8]

    Layers *layers_array[5];
    layers_array[0] = &Layer0;
 80005f8:	4baf      	ldr	r3, [pc, #700]	; (80008b8 <main+0x324>)
 80005fa:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 80005fe:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8000602:	6013      	str	r3, [r2, #0]
    layers_array[1] = &Layer1;
 8000604:	4baf      	ldr	r3, [pc, #700]	; (80008c4 <main+0x330>)
 8000606:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 800060a:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800060e:	6013      	str	r3, [r2, #0]
    layers_array[2] = &Layer2;
 8000610:	4bae      	ldr	r3, [pc, #696]	; (80008cc <main+0x338>)
 8000612:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000616:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800061a:	6013      	str	r3, [r2, #0]
    layers_array[3] = &Layer3;
 800061c:	4bae      	ldr	r3, [pc, #696]	; (80008d8 <main+0x344>)
 800061e:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000622:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8000626:	6013      	str	r3, [r2, #0]
    layers_array[4] = &Layer4;
 8000628:	4bad      	ldr	r3, [pc, #692]	; (80008e0 <main+0x34c>)
 800062a:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 800062e:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8000632:	6013      	str	r3, [r2, #0]
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8000634:	f002 fe32 	bl	800329c <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8000638:	f000 fae2 	bl	8000c00 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800063c:	f000 fd68 	bl	8001110 <MX_GPIO_Init>
    MX_DMA_Init();
 8000640:	f000 fd18 	bl	8001074 <MX_DMA_Init>
    MX_TIM1_Init();
 8000644:	f000 fbb4 	bl	8000db0 <MX_TIM1_Init>
    MX_FATFS_Init();
 8000648:	f006 fae4 	bl	8006c14 <MX_FATFS_Init>
    MX_SPI1_Init();
 800064c:	f000 fb44 	bl	8000cd8 <MX_SPI1_Init>
    MX_USART2_UART_Init();
 8000650:	f000 fce6 	bl	8001020 <MX_USART2_UART_Init>
    MX_SPI3_Init();
 8000654:	f000 fb76 	bl	8000d44 <MX_SPI3_Init>
    MX_TIM3_Init();
 8000658:	f000 fc56 	bl	8000f08 <MX_TIM3_Init>
    /* USER CODE BEGIN 2 */

    // GPIO configuration
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800065c:	2007      	movs	r0, #7
 800065e:	f002 ffce 	bl	80035fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000662:	2008      	movs	r0, #8
 8000664:	f002 ffcb 	bl	80035fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000668:	2009      	movs	r0, #9
 800066a:	f002 ffc8 	bl	80035fe <HAL_NVIC_EnableIRQ>

    // LCD initialization
    PCD8544_Init(0x24);
 800066e:	2024      	movs	r0, #36	; 0x24
 8000670:	f002 f94a 	bl	8002908 <PCD8544_Init>
    PCD8544_GotoXY(8, 21);
 8000674:	2115      	movs	r1, #21
 8000676:	2008      	movs	r0, #8
 8000678:	f002 fad6 	bl	8002c28 <PCD8544_GotoXY>
    PCD8544_Puts("3D_LED_CUBE", PCD8544_Pixel_Set, PCD8544_FontSize_5x7);
 800067c:	2200      	movs	r2, #0
 800067e:	2101      	movs	r1, #1
 8000680:	4899      	ldr	r0, [pc, #612]	; (80008e8 <main+0x354>)
 8000682:	f002 fb93 	bl	8002dac <PCD8544_Puts>
    PCD8544_Refresh();
 8000686:	f002 fa31 	bl	8002aec <PCD8544_Refresh>
    HAL_Delay(2000);
 800068a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800068e:	f002 fe77 	bl	8003380 <HAL_Delay>

    // SD Card initialization
    uint8_t walk_array[32][256][3] = { 0 };
 8000692:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000696:	3b20      	subs	r3, #32
 8000698:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f009 fe1c 	bl	800a2dc <memset>
    ret_status result = STATUS_NULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 80006aa:	f102 0247 	add.w	r2, r2, #71	; 0x47
 80006ae:	7013      	strb	r3, [r2, #0]
    uint8_t number_of_images = 0;
 80006b0:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 80006b4:	2200      	movs	r2, #0
 80006b6:	f803 2c21 	strb.w	r2, [r3, #-33]
    uint8_t speed_of_animation = 0;
 80006ba:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 80006be:	2200      	movs	r2, #0
 80006c0:	f803 2c22 	strb.w	r2, [r3, #-34]

    result = sd_card_init();
 80006c4:	f001 f86a 	bl	800179c <sd_card_init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 80006ce:	f102 0247 	add.w	r2, r2, #71	; 0x47
 80006d2:	7013      	strb	r3, [r2, #0]
    if (STATUS_OK != result) {
 80006d4:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 80006d8:	f103 0347 	add.w	r3, r3, #71	; 0x47
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d009      	beq.n	80006f6 <main+0x162>
        PCD8544_Clear();
 80006e2:	f002 f9d1 	bl	8002a88 <PCD8544_Clear>
        PCD8544_Puts("Problem with card initialization. Try re-attach SD card and press RESET", PCD8544_Pixel_Set, PCD8544_FontSize_5x7);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2101      	movs	r1, #1
 80006ea:	4880      	ldr	r0, [pc, #512]	; (80008ec <main+0x358>)
 80006ec:	f002 fb5e 	bl	8002dac <PCD8544_Puts>
        PCD8544_Refresh();
 80006f0:	f002 f9fc 	bl	8002aec <PCD8544_Refresh>
        while (1)
 80006f4:	e7fe      	b.n	80006f4 <main+0x160>
            ;
    }

    char path[256];

    strcpy(path, "0:/");
 80006f6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80006fa:	3b24      	subs	r3, #36	; 0x24
 80006fc:	4a7c      	ldr	r2, [pc, #496]	; (80008f0 <main+0x35c>)
 80006fe:	601a      	str	r2, [r3, #0]
    myprintf("Starting scan dir\n");
 8000700:	487c      	ldr	r0, [pc, #496]	; (80008f4 <main+0x360>)
 8000702:	f001 f825 	bl	8001750 <myprintf>
    result = sd_card_scan_file((char*) path, (char*) buffor_dirs,
 8000706:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800070a:	3b24      	subs	r3, #36	; 0x24
 800070c:	4a7a      	ldr	r2, [pc, #488]	; (80008f8 <main+0x364>)
 800070e:	497b      	ldr	r1, [pc, #492]	; (80008fc <main+0x368>)
 8000710:	4618      	mov	r0, r3
 8000712:	f001 f8a3 	bl	800185c <sd_card_scan_file>
 8000716:	4603      	mov	r3, r0
 8000718:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 800071c:	f102 0247 	add.w	r2, r2, #71	; 0x47
 8000720:	7013      	strb	r3, [r2, #0]
            &number_of_dirs);
    if (STATUS_OK != result) {
 8000722:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000726:	f103 0347 	add.w	r3, r3, #71	; 0x47
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b01      	cmp	r3, #1
 800072e:	d00b      	beq.n	8000748 <main+0x1b4>
        PCD8544_Clear();
 8000730:	f002 f9aa 	bl	8002a88 <PCD8544_Clear>
        PCD8544_Puts("Problem with scanning card", PCD8544_Pixel_Set, PCD8544_FontSize_5x7);
 8000734:	2200      	movs	r2, #0
 8000736:	2101      	movs	r1, #1
 8000738:	4871      	ldr	r0, [pc, #452]	; (8000900 <main+0x36c>)
 800073a:	f002 fb37 	bl	8002dac <PCD8544_Puts>
        PCD8544_Refresh();
 800073e:	f002 f9d5 	bl	8002aec <PCD8544_Refresh>
        sd_card_close();
 8000742:	f001 f91f 	bl	8001984 <sd_card_close>
        while (1)
 8000746:	e7fe      	b.n	8000746 <main+0x1b2>
            ;
    }

    while (1) {
        HAL_Delay(500);
 8000748:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800074c:	f002 fe18 	bl	8003380 <HAL_Delay>
        handleMenu();
 8000750:	f000 fd92 	bl	8001278 <handleMenu>
        if (playState)
 8000754:	4b6b      	ldr	r3, [pc, #428]	; (8000904 <main+0x370>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d100      	bne.n	800075e <main+0x1ca>
        HAL_Delay(500);
 800075c:	e7f4      	b.n	8000748 <main+0x1b4>
            break;
 800075e:	bf00      	nop
    }
    HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8000760:	2007      	movs	r0, #7
 8000762:	f002 ff5a 	bl	800361a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8000766:	2008      	movs	r0, #8
 8000768:	f002 ff57 	bl	800361a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 800076c:	2009      	movs	r0, #9
 800076e:	f002 ff54 	bl	800361a <HAL_NVIC_DisableIRQ>

    myprintf("Starting read data\n");
 8000772:	4865      	ldr	r0, [pc, #404]	; (8000908 <main+0x374>)
 8000774:	f000 ffec 	bl	8001750 <myprintf>
    struct layers_struct layers_config[5];
    result = sd_card_read_data((char*) buffor_dirs[selected],(uint8_t*) walk_array, layers_config, &number_of_images, &speed_of_animation);
 8000778:	4b64      	ldr	r3, [pc, #400]	; (800090c <main+0x378>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	011b      	lsls	r3, r3, #4
 800077e:	4a5f      	ldr	r2, [pc, #380]	; (80008fc <main+0x368>)
 8000780:	189c      	adds	r4, r3, r2
 8000782:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
 8000786:	3821      	subs	r0, #33	; 0x21
 8000788:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800078c:	3a50      	subs	r2, #80	; 0x50
 800078e:	f507 71e8 	add.w	r1, r7, #464	; 0x1d0
 8000792:	3920      	subs	r1, #32
 8000794:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000798:	3b22      	subs	r3, #34	; 0x22
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	4603      	mov	r3, r0
 800079e:	4620      	mov	r0, r4
 80007a0:	f001 f906 	bl	80019b0 <sd_card_read_data>
 80007a4:	4603      	mov	r3, r0
 80007a6:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 80007aa:	f102 0247 	add.w	r2, r2, #71	; 0x47
 80007ae:	7013      	strb	r3, [r2, #0]

    sd_card_close();
 80007b0:	f001 f8e8 	bl	8001984 <sd_card_close>

    if (STATUS_OK != result) {
 80007b4:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 80007b8:	f103 0347 	add.w	r3, r3, #71	; 0x47
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	2b01      	cmp	r3, #1
 80007c0:	d00d      	beq.n	80007de <main+0x24a>
        PCD8544_Clear();
 80007c2:	f002 f961 	bl	8002a88 <PCD8544_Clear>
        PCD8544_GotoXY(0, 0);
 80007c6:	2100      	movs	r1, #0
 80007c8:	2000      	movs	r0, #0
 80007ca:	f002 fa2d 	bl	8002c28 <PCD8544_GotoXY>
        PCD8544_Puts("Problem with reading data", PCD8544_Pixel_Set, PCD8544_FontSize_5x7);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2101      	movs	r1, #1
 80007d2:	484f      	ldr	r0, [pc, #316]	; (8000910 <main+0x37c>)
 80007d4:	f002 faea 	bl	8002dac <PCD8544_Puts>
        PCD8544_Refresh();
 80007d8:	f002 f988 	bl	8002aec <PCD8544_Refresh>
        while (1)
 80007dc:	e7fe      	b.n	80007dc <main+0x248>
            ;
    }
    PCD8544_GotoXY(20, 38);
 80007de:	2126      	movs	r1, #38	; 0x26
 80007e0:	2014      	movs	r0, #20
 80007e2:	f002 fa21 	bl	8002c28 <PCD8544_GotoXY>
    PCD8544_Puts("Playing...", PCD8544_Pixel_Set, PCD8544_FontSize_5x7);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2101      	movs	r1, #1
 80007ea:	484a      	ldr	r0, [pc, #296]	; (8000914 <main+0x380>)
 80007ec:	f002 fade 	bl	8002dac <PCD8544_Puts>
    PCD8544_Refresh();
 80007f0:	f002 f97c 	bl	8002aec <PCD8544_Refresh>


    uint8_t odd = 1U;
 80007f4:	2301      	movs	r3, #1
 80007f6:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 80007fa:	f102 024f 	add.w	r2, r2, #79	; 0x4f
 80007fe:	7013      	strb	r3, [r2, #0]
    uint8_t index = 0U;
 8000800:	2300      	movs	r3, #0
 8000802:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000806:	f102 024e 	add.w	r2, r2, #78	; 0x4e
 800080a:	7013      	strb	r3, [r2, #0]
    uint8_t counter = 1U;
 800080c:	2301      	movs	r3, #1
 800080e:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000812:	f102 024d 	add.w	r2, r2, #77	; 0x4d
 8000816:	7013      	strb	r3, [r2, #0]
    uint8_t number_of_animation = 0U;
 8000818:	2300      	movs	r3, #0
 800081a:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 800081e:	f102 024c 	add.w	r2, r2, #76	; 0x4c
 8000822:	7013      	strb	r3, [r2, #0]
    /* USER CODE BEGIN WHILE */
    while (1) {
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
        for (uint8_t layer_index = 0U; layer_index < 5U; layer_index++) {
 8000824:	2300      	movs	r3, #0
 8000826:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 800082a:	f102 024b 	add.w	r2, r2, #75	; 0x4b
 800082e:	7013      	strb	r3, [r2, #0]
 8000830:	e1ba      	b.n	8000ba8 <main+0x614>
            for (uint8_t x = 0U; x < layers_config[layer_index].count; x++) {
 8000832:	2300      	movs	r3, #0
 8000834:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000838:	f102 024a 	add.w	r2, r2, #74	; 0x4a
 800083c:	7013      	strb	r3, [r2, #0]
 800083e:	e16d      	b.n	8000b1c <main+0x588>
                if (layers_config[layer_index].values[x] == number_of_animation)
 8000840:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000844:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 8000848:	781a      	ldrb	r2, [r3, #0]
 800084a:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 800084e:	f103 034a 	add.w	r3, r3, #74	; 0x4a
 8000852:	7819      	ldrb	r1, [r3, #0]
 8000854:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000858:	f5a3 70e8 	sub.w	r0, r3, #464	; 0x1d0
 800085c:	4613      	mov	r3, r2
 800085e:	011b      	lsls	r3, r3, #4
 8000860:	4413      	add	r3, r2
 8000862:	005b      	lsls	r3, r3, #1
 8000864:	4403      	add	r3, r0
 8000866:	440b      	add	r3, r1
 8000868:	3302      	adds	r3, #2
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000870:	f102 024c 	add.w	r2, r2, #76	; 0x4c
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	429a      	cmp	r2, r3
 8000878:	f040 8122 	bne.w	8000ac0 <main+0x52c>
                {
                    layers_config[layer_index].isSet = 1;
 800087c:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000880:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 8000884:	781a      	ldrb	r2, [r3, #0]
 8000886:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 800088a:	f5a3 71e8 	sub.w	r1, r3, #464	; 0x1d0
 800088e:	4613      	mov	r3, r2
 8000890:	011b      	lsls	r3, r3, #4
 8000892:	4413      	add	r3, r2
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	440b      	add	r3, r1
 8000898:	2201      	movs	r2, #1
 800089a:	701a      	strb	r2, [r3, #0]
                    counter = 0U;
 800089c:	2300      	movs	r3, #0
 800089e:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 80008a2:	f102 024d 	add.w	r2, r2, #77	; 0x4d
 80008a6:	7013      	strb	r3, [r2, #0]
                    for (uint16_t i = 0U; i < NUM_PIXELS; i++) {
 80008a8:	2300      	movs	r3, #0
 80008aa:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 80008ae:	f102 0248 	add.w	r2, r2, #72	; 0x48
 80008b2:	8013      	strh	r3, [r2, #0]
 80008b4:	e0fb      	b.n	8000aae <main+0x51a>
 80008b6:	bf00      	nop
 80008b8:	200004b0 	.word	0x200004b0
 80008bc:	20000154 	.word	0x20000154
 80008c0:	200001e4 	.word	0x200001e4
 80008c4:	20000820 	.word	0x20000820
 80008c8:	20000244 	.word	0x20000244
 80008cc:	20000b90 	.word	0x20000b90
 80008d0:	2000019c 	.word	0x2000019c
 80008d4:	200002a4 	.word	0x200002a4
 80008d8:	20000f00 	.word	0x20000f00
 80008dc:	20000304 	.word	0x20000304
 80008e0:	20001270 	.word	0x20001270
 80008e4:	20000364 	.word	0x20000364
 80008e8:	0800ad78 	.word	0x0800ad78
 80008ec:	0800ad84 	.word	0x0800ad84
 80008f0:	002f3a30 	.word	0x002f3a30
 80008f4:	0800adcc 	.word	0x0800adcc
 80008f8:	200004ac 	.word	0x200004ac
 80008fc:	2000040c 	.word	0x2000040c
 8000900:	0800ade0 	.word	0x0800ade0
 8000904:	200004ae 	.word	0x200004ae
 8000908:	0800adfc 	.word	0x0800adfc
 800090c:	200004ad 	.word	0x200004ad
 8000910:	0800ae10 	.word	0x0800ae10
 8000914:	0800ae2c 	.word	0x0800ae2c
//                        if (!odd) {
//                            index = (counter * 16 - 1) - (i % 16);
//                        } else {
//                            index = i;
//                        }
                        if ( (i % 16U) == 0U ) {
 8000918:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 800091c:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8000920:	881b      	ldrh	r3, [r3, #0]
 8000922:	f003 030f 	and.w	r3, r3, #15
 8000926:	b29b      	uxth	r3, r3
 8000928:	2b00      	cmp	r3, #0
 800092a:	d116      	bne.n	800095a <main+0x3c6>
                            odd ^= 1U;
 800092c:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000930:	f103 034f 	add.w	r3, r3, #79	; 0x4f
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	f083 0301 	eor.w	r3, r3, #1
 800093a:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 800093e:	f102 024f 	add.w	r2, r2, #79	; 0x4f
 8000942:	7013      	strb	r3, [r2, #0]
                            counter++;
 8000944:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000948:	f103 034d 	add.w	r3, r3, #77	; 0x4d
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	3301      	adds	r3, #1
 8000950:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000954:	f102 024d 	add.w	r2, r2, #77	; 0x4d
 8000958:	7013      	strb	r3, [r2, #0]
                        }
                        if (!odd) {
 800095a:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 800095e:	f103 034f 	add.w	r3, r3, #79	; 0x4f
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d117      	bne.n	8000998 <main+0x404>
                            index = 16*(16-(i%16)) - counter;
 8000968:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 800096c:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8000970:	881b      	ldrh	r3, [r3, #0]
 8000972:	f003 030f 	and.w	r3, r3, #15
 8000976:	f1c3 0310 	rsb	r3, r3, #16
 800097a:	b2db      	uxtb	r3, r3
 800097c:	011b      	lsls	r3, r3, #4
 800097e:	b2da      	uxtb	r2, r3
 8000980:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000984:	f103 034d 	add.w	r3, r3, #77	; 0x4d
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	1ad3      	subs	r3, r2, r3
 800098c:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000990:	f102 024e 	add.w	r2, r2, #78	; 0x4e
 8000994:	7013      	strb	r3, [r2, #0]
 8000996:	e01e      	b.n	80009d6 <main+0x442>
                        } else {
                            index = 256-(16*(16-((i+1)%16))+counter);
 8000998:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 800099c:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80009a0:	881b      	ldrh	r3, [r3, #0]
 80009a2:	3301      	adds	r3, #1
 80009a4:	425a      	negs	r2, r3
 80009a6:	f003 030f 	and.w	r3, r3, #15
 80009aa:	f002 020f 	and.w	r2, r2, #15
 80009ae:	bf58      	it	pl
 80009b0:	4253      	negpl	r3, r2
 80009b2:	f1c3 0310 	rsb	r3, r3, #16
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	011b      	lsls	r3, r3, #4
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 80009c0:	f103 034d 	add.w	r3, r3, #77	; 0x4d
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	4413      	add	r3, r2
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	425b      	negs	r3, r3
 80009cc:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 80009d0:	f102 024e 	add.w	r2, r2, #78	; 0x4e
 80009d4:	7013      	strb	r3, [r2, #0]
                        }
                        led_set_RGB(layers_array[layer_index], i,
 80009d6:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 80009da:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	f503 43c3 	add.w	r3, r3, #24960	; 0x6180
 80009e6:	f103 0350 	add.w	r3, r3, #80	; 0x50
 80009ea:	443b      	add	r3, r7
 80009ec:	f853 0c20 	ldr.w	r0, [r3, #-32]
 80009f0:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 80009f4:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80009f8:	881b      	ldrh	r3, [r3, #0]
 80009fa:	b2dc      	uxtb	r4, r3
 80009fc:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000a00:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 8000a04:	7819      	ldrb	r1, [r3, #0]
 8000a06:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000a0a:	f103 034e 	add.w	r3, r3, #78	; 0x4e
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8000a14:	4615      	mov	r5, r2
 8000a16:	461a      	mov	r2, r3
 8000a18:	0052      	lsls	r2, r2, #1
 8000a1a:	441a      	add	r2, r3
 8000a1c:	460b      	mov	r3, r1
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	440b      	add	r3, r1
 8000a22:	021b      	lsls	r3, r3, #8
 8000a24:	4413      	add	r3, r2
 8000a26:	442b      	add	r3, r5
 8000a28:	3b20      	subs	r3, #32
 8000a2a:	781d      	ldrb	r5, [r3, #0]
 8000a2c:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000a30:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 8000a34:	7819      	ldrb	r1, [r3, #0]
 8000a36:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000a3a:	f103 034e 	add.w	r3, r3, #78	; 0x4e
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8000a44:	4616      	mov	r6, r2
 8000a46:	461a      	mov	r2, r3
 8000a48:	0052      	lsls	r2, r2, #1
 8000a4a:	441a      	add	r2, r3
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	440b      	add	r3, r1
 8000a52:	021b      	lsls	r3, r3, #8
 8000a54:	4413      	add	r3, r2
 8000a56:	4433      	add	r3, r6
 8000a58:	3b1f      	subs	r3, #31
 8000a5a:	781e      	ldrb	r6, [r3, #0]
 8000a5c:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000a60:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 8000a64:	7819      	ldrb	r1, [r3, #0]
 8000a66:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000a6a:	f103 034e 	add.w	r3, r3, #78	; 0x4e
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8000a74:	4694      	mov	ip, r2
 8000a76:	461a      	mov	r2, r3
 8000a78:	0052      	lsls	r2, r2, #1
 8000a7a:	441a      	add	r2, r3
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	440b      	add	r3, r1
 8000a82:	021b      	lsls	r3, r3, #8
 8000a84:	4413      	add	r3, r2
 8000a86:	4463      	add	r3, ip
 8000a88:	3b1e      	subs	r3, #30
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	9300      	str	r3, [sp, #0]
 8000a8e:	4633      	mov	r3, r6
 8000a90:	462a      	mov	r2, r5
 8000a92:	4621      	mov	r1, r4
 8000a94:	f002 faaf 	bl	8002ff6 <led_set_RGB>
                    for (uint16_t i = 0U; i < NUM_PIXELS; i++) {
 8000a98:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000a9c:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8000aa0:	881b      	ldrh	r3, [r3, #0]
 8000aa2:	3301      	adds	r3, #1
 8000aa4:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000aa8:	f102 0248 	add.w	r2, r2, #72	; 0x48
 8000aac:	8013      	strh	r3, [r2, #0]
 8000aae:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000ab2:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	2bff      	cmp	r3, #255	; 0xff
 8000aba:	f67f af2d 	bls.w	8000918 <main+0x384>
 8000abe:	e022      	b.n	8000b06 <main+0x572>
                                walk_array[number_of_animation][index][0],
                                walk_array[number_of_animation][index][1],
                                walk_array[number_of_animation][index][2]);
                    }
                } else if (layers_config[layer_index].isSet == 0) {
 8000ac0:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000ac4:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 8000ac8:	781a      	ldrb	r2, [r3, #0]
 8000aca:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000ace:	f5a3 71e8 	sub.w	r1, r3, #464	; 0x1d0
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	011b      	lsls	r3, r3, #4
 8000ad6:	4413      	add	r3, r2
 8000ad8:	005b      	lsls	r3, r3, #1
 8000ada:	440b      	add	r3, r1
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d111      	bne.n	8000b06 <main+0x572>
                    led_set_all_RGB(layers_array[layer_index], 100, 0, 0);
 8000ae2:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000ae6:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	f503 43c3 	add.w	r3, r3, #24960	; 0x6180
 8000af2:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8000af6:	443b      	add	r3, r7
 8000af8:	f853 0c20 	ldr.w	r0, [r3, #-32]
 8000afc:	2300      	movs	r3, #0
 8000afe:	2200      	movs	r2, #0
 8000b00:	2164      	movs	r1, #100	; 0x64
 8000b02:	f002 faaf 	bl	8003064 <led_set_all_RGB>
            for (uint8_t x = 0U; x < layers_config[layer_index].count; x++) {
 8000b06:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000b0a:	f103 034a 	add.w	r3, r3, #74	; 0x4a
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	3301      	adds	r3, #1
 8000b12:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000b16:	f102 024a 	add.w	r2, r2, #74	; 0x4a
 8000b1a:	7013      	strb	r3, [r2, #0]
 8000b1c:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000b20:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 8000b24:	781a      	ldrb	r2, [r3, #0]
 8000b26:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000b2a:	f5a3 71e8 	sub.w	r1, r3, #464	; 0x1d0
 8000b2e:	4613      	mov	r3, r2
 8000b30:	011b      	lsls	r3, r3, #4
 8000b32:	4413      	add	r3, r2
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	440b      	add	r3, r1
 8000b38:	3301      	adds	r3, #1
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000b40:	f102 024a 	add.w	r2, r2, #74	; 0x4a
 8000b44:	7812      	ldrb	r2, [r2, #0]
 8000b46:	429a      	cmp	r2, r3
 8000b48:	f4ff ae7a 	bcc.w	8000840 <main+0x2ac>
                }
            }
            layers_config[layer_index].isSet = 0;
 8000b4c:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000b50:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 8000b54:	781a      	ldrb	r2, [r3, #0]
 8000b56:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000b5a:	f5a3 71e8 	sub.w	r1, r3, #464	; 0x1d0
 8000b5e:	4613      	mov	r3, r2
 8000b60:	011b      	lsls	r3, r3, #4
 8000b62:	4413      	add	r3, r2
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	440b      	add	r3, r1
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]
            led_render(layers_array[layer_index]);
 8000b6c:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000b70:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	f503 43c3 	add.w	r3, r3, #24960	; 0x6180
 8000b7c:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8000b80:	443b      	add	r3, r7
 8000b82:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f002 fa91 	bl	80030ae <led_render>
            HAL_Delay(10);
 8000b8c:	200a      	movs	r0, #10
 8000b8e:	f002 fbf7 	bl	8003380 <HAL_Delay>
        for (uint8_t layer_index = 0U; layer_index < 5U; layer_index++) {
 8000b92:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000b96:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000ba2:	f102 024b 	add.w	r2, r2, #75	; 0x4b
 8000ba6:	7013      	strb	r3, [r2, #0]
 8000ba8:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000bac:	f103 034b 	add.w	r3, r3, #75	; 0x4b
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	f67f ae3d 	bls.w	8000832 <main+0x29e>
        }
        if (++number_of_animation == number_of_images)
 8000bb8:	f507 43c3 	add.w	r3, r7, #24960	; 0x6180
 8000bbc:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000bc8:	f102 024c 	add.w	r2, r2, #76	; 0x4c
 8000bcc:	7013      	strb	r3, [r2, #0]
 8000bce:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000bd2:	f813 3c21 	ldrb.w	r3, [r3, #-33]
 8000bd6:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000bda:	f102 024c 	add.w	r2, r2, #76	; 0x4c
 8000bde:	7812      	ldrb	r2, [r2, #0]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d105      	bne.n	8000bf0 <main+0x65c>
            number_of_animation = 0;
 8000be4:	2300      	movs	r3, #0
 8000be6:	f507 42c3 	add.w	r2, r7, #24960	; 0x6180
 8000bea:	f102 024c 	add.w	r2, r2, #76	; 0x4c
 8000bee:	7013      	strb	r3, [r2, #0]

        HAL_Delay(speed_of_animation);
 8000bf0:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000bf4:	f813 3c22 	ldrb.w	r3, [r3, #-34]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f002 fbc1 	bl	8003380 <HAL_Delay>
        for (uint8_t layer_index = 0U; layer_index < 5U; layer_index++) {
 8000bfe:	e611      	b.n	8000824 <main+0x290>

08000c00 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b094      	sub	sp, #80	; 0x50
 8000c04:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000c06:	f107 0320 	add.w	r3, r7, #32
 8000c0a:	2230      	movs	r2, #48	; 0x30
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f009 fb64 	bl	800a2dc <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000c14:	f107 030c 	add.w	r3, r7, #12
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
 8000c22:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8000c24:	2300      	movs	r3, #0
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	4b29      	ldr	r3, [pc, #164]	; (8000cd0 <SystemClock_Config+0xd0>)
 8000c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2c:	4a28      	ldr	r2, [pc, #160]	; (8000cd0 <SystemClock_Config+0xd0>)
 8000c2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c32:	6413      	str	r3, [r2, #64]	; 0x40
 8000c34:	4b26      	ldr	r3, [pc, #152]	; (8000cd0 <SystemClock_Config+0xd0>)
 8000c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c40:	2300      	movs	r3, #0
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	4b23      	ldr	r3, [pc, #140]	; (8000cd4 <SystemClock_Config+0xd4>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000c4c:	4a21      	ldr	r2, [pc, #132]	; (8000cd4 <SystemClock_Config+0xd4>)
 8000c4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c52:	6013      	str	r3, [r2, #0]
 8000c54:	4b1f      	ldr	r3, [pc, #124]	; (8000cd4 <SystemClock_Config+0xd4>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c60:	2302      	movs	r3, #2
 8000c62:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c64:	2301      	movs	r3, #1
 8000c66:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c68:	2310      	movs	r3, #16
 8000c6a:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c70:	2300      	movs	r3, #0
 8000c72:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLM = 8;
 8000c74:	2308      	movs	r3, #8
 8000c76:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLN = 84;
 8000c78:	2354      	movs	r3, #84	; 0x54
 8000c7a:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLQ = 3;
 8000c80:	2303      	movs	r3, #3
 8000c82:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c84:	f107 0320 	add.w	r3, r7, #32
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f003 fa29 	bl	80040e0 <HAL_RCC_OscConfig>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <SystemClock_Config+0x98>
        Error_Handler();
 8000c94:	f000 fd56 	bl	8001744 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000c98:	230f      	movs	r3, #15
 8000c9a:	60fb      	str	r3, [r7, #12]
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ca4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ca8:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000caa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cae:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000cb0:	f107 030c 	add.w	r3, r7, #12
 8000cb4:	2102      	movs	r1, #2
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f003 fc8a 	bl	80045d0 <HAL_RCC_ClockConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0xc6>
        Error_Handler();
 8000cc2:	f000 fd3f 	bl	8001744 <Error_Handler>
    }
}
 8000cc6:	bf00      	nop
 8000cc8:	3750      	adds	r7, #80	; 0x50
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40007000 	.word	0x40007000

08000cd8 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 8000cdc:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000cde:	4a18      	ldr	r2, [pc, #96]	; (8000d40 <MX_SPI1_Init+0x68>)
 8000ce0:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ce2:	4b16      	ldr	r3, [pc, #88]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000ce4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ce8:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cf0:	4b12      	ldr	r3, [pc, #72]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d02:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000d04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d08:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000d0c:	2238      	movs	r2, #56	; 0x38
 8000d0e:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d10:	4b0a      	ldr	r3, [pc, #40]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d16:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d1c:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;
 8000d22:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000d24:	220a      	movs	r2, #10
 8000d26:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000d28:	4804      	ldr	r0, [pc, #16]	; (8000d3c <MX_SPI1_Init+0x64>)
 8000d2a:	f003 fe71 	bl	8004a10 <HAL_SPI_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_SPI1_Init+0x60>
        Error_Handler();
 8000d34:	f000 fd06 	bl	8001744 <Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */

}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	200000a4 	.word	0x200000a4
 8000d40:	40013000 	.word	0x40013000

08000d44 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI3_Init 1 */

    /* USER CODE END SPI3_Init 1 */
    /* SPI3 parameter configuration*/
    hspi3.Instance = SPI3;
 8000d48:	4b17      	ldr	r3, [pc, #92]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d4a:	4a18      	ldr	r2, [pc, #96]	; (8000dac <MX_SPI3_Init+0x68>)
 8000d4c:	601a      	str	r2, [r3, #0]
    hspi3.Init.Mode = SPI_MODE_MASTER;
 8000d4e:	4b16      	ldr	r3, [pc, #88]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d54:	605a      	str	r2, [r3, #4]
    hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000d56:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
    hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d5c:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	60da      	str	r2, [r3, #12]
    hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d62:	4b11      	ldr	r3, [pc, #68]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	611a      	str	r2, [r3, #16]
    hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	615a      	str	r2, [r3, #20]
    hspi3.Init.NSS = SPI_NSS_SOFT;
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d74:	619a      	str	r2, [r3, #24]
    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000d76:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d78:	2228      	movs	r2, #40	; 0x28
 8000d7a:	61da      	str	r2, [r3, #28]
    hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d7c:	4b0a      	ldr	r3, [pc, #40]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	621a      	str	r2, [r3, #32]
    hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d82:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	625a      	str	r2, [r3, #36]	; 0x24
    hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d88:	4b07      	ldr	r3, [pc, #28]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	629a      	str	r2, [r3, #40]	; 0x28
    hspi3.Init.CRCPolynomial = 10;
 8000d8e:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d90:	220a      	movs	r2, #10
 8000d92:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8000d94:	4804      	ldr	r0, [pc, #16]	; (8000da8 <MX_SPI3_Init+0x64>)
 8000d96:	f003 fe3b 	bl	8004a10 <HAL_SPI_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_SPI3_Init+0x60>
        Error_Handler();
 8000da0:	f000 fcd0 	bl	8001744 <Error_Handler>
    }
    /* USER CODE BEGIN SPI3_Init 2 */

    /* USER CODE END SPI3_Init 2 */

}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	200000fc 	.word	0x200000fc
 8000dac:	40003c00 	.word	0x40003c00

08000db0 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b096      	sub	sp, #88	; 0x58
 8000db4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM1_Init 0 */

    /* USER CODE END TIM1_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000db6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000dc4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000dce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
 8000ddc:	611a      	str	r2, [r3, #16]
 8000dde:	615a      	str	r2, [r3, #20]
 8000de0:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000de2:	1d3b      	adds	r3, r7, #4
 8000de4:	2220      	movs	r2, #32
 8000de6:	2100      	movs	r1, #0
 8000de8:	4618      	mov	r0, r3
 8000dea:	f009 fa77 	bl	800a2dc <memset>

    /* USER CODE BEGIN TIM1_Init 1 */

    /* USER CODE END TIM1_Init 1 */
    htim1.Instance = TIM1;
 8000dee:	4b44      	ldr	r3, [pc, #272]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000df0:	4a44      	ldr	r2, [pc, #272]	; (8000f04 <MX_TIM1_Init+0x154>)
 8000df2:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 0;
 8000df4:	4b42      	ldr	r3, [pc, #264]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfa:	4b41      	ldr	r3, [pc, #260]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 104;
 8000e00:	4b3f      	ldr	r3, [pc, #252]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000e02:	2268      	movs	r2, #104	; 0x68
 8000e04:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e06:	4b3e      	ldr	r3, [pc, #248]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 8000e0c:	4b3c      	ldr	r3, [pc, #240]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e12:	4b3b      	ldr	r3, [pc, #236]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000e18:	4839      	ldr	r0, [pc, #228]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000e1a:	f004 fa2b 	bl	8005274 <HAL_TIM_Base_Init>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <MX_TIM1_Init+0x78>
        Error_Handler();
 8000e24:	f000 fc8e 	bl	8001744 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e2c:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000e2e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000e32:	4619      	mov	r1, r3
 8000e34:	4832      	ldr	r0, [pc, #200]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000e36:	f004 fdfd 	bl	8005a34 <HAL_TIM_ConfigClockSource>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_TIM1_Init+0x94>
        Error_Handler();
 8000e40:	f000 fc80 	bl	8001744 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8000e44:	482e      	ldr	r0, [pc, #184]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000e46:	f004 fa64 	bl	8005312 <HAL_TIM_PWM_Init>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_TIM1_Init+0xa4>
        Error_Handler();
 8000e50:	f000 fc78 	bl	8001744 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e54:	2300      	movs	r3, #0
 8000e56:	643b      	str	r3, [r7, #64]	; 0x40
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8000e5c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000e60:	4619      	mov	r1, r3
 8000e62:	4827      	ldr	r0, [pc, #156]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000e64:	f005 fa54 	bl	8006310 <HAL_TIMEx_MasterConfigSynchronization>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <MX_TIM1_Init+0xc2>
            != HAL_OK) {
        Error_Handler();
 8000e6e:	f000 fc69 	bl	8001744 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e72:	2360      	movs	r3, #96	; 0x60
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
    sConfigOC.Pulse = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	62bb      	str	r3, [r7, #40]	; 0x28
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	633b      	str	r3, [r7, #48]	; 0x30
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e82:	2300      	movs	r3, #0
 8000e84:	637b      	str	r3, [r7, #52]	; 0x34
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e86:	2300      	movs	r3, #0
 8000e88:	63bb      	str	r3, [r7, #56]	; 0x38
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8000e8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e92:	2200      	movs	r2, #0
 8000e94:	4619      	mov	r1, r3
 8000e96:	481a      	ldr	r0, [pc, #104]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000e98:	f004 fd0a 	bl	80058b0 <HAL_TIM_PWM_ConfigChannel>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_TIM1_Init+0xf6>
            != HAL_OK) {
        Error_Handler();
 8000ea2:	f000 fc4f 	bl	8001744 <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4)
 8000ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eaa:	220c      	movs	r2, #12
 8000eac:	4619      	mov	r1, r3
 8000eae:	4814      	ldr	r0, [pc, #80]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000eb0:	f004 fcfe 	bl	80058b0 <HAL_TIM_PWM_ConfigChannel>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_TIM1_Init+0x10e>
            != HAL_OK) {
        Error_Handler();
 8000eba:	f000 fc43 	bl	8001744 <Error_Handler>
    }
    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	607b      	str	r3, [r7, #4]
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60bb      	str	r3, [r7, #8]
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
    sBreakDeadTimeConfig.DeadTime = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	613b      	str	r3, [r7, #16]
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	617b      	str	r3, [r7, #20]
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ed2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ed6:	61bb      	str	r3, [r7, #24]
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	623b      	str	r3, [r7, #32]
    if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8000edc:	1d3b      	adds	r3, r7, #4
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4807      	ldr	r0, [pc, #28]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000ee2:	f005 fa83 	bl	80063ec <HAL_TIMEx_ConfigBreakDeadTime>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_TIM1_Init+0x140>
            != HAL_OK) {
        Error_Handler();
 8000eec:	f000 fc2a 	bl	8001744 <Error_Handler>
    }
    /* USER CODE BEGIN TIM1_Init 2 */

    /* USER CODE END TIM1_Init 2 */
    HAL_TIM_MspPostInit(&htim1);
 8000ef0:	4803      	ldr	r0, [pc, #12]	; (8000f00 <MX_TIM1_Init+0x150>)
 8000ef2:	f001 fb25 	bl	8002540 <HAL_TIM_MspPostInit>

}
 8000ef6:	bf00      	nop
 8000ef8:	3758      	adds	r7, #88	; 0x58
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000154 	.word	0x20000154
 8000f04:	40010000 	.word	0x40010000

08000f08 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08e      	sub	sp, #56	; 0x38
 8000f0c:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM3_Init 0 */

    /* USER CODE END TIM3_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000f0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000f1c:	f107 0320 	add.w	r3, r7, #32
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]
 8000f34:	615a      	str	r2, [r3, #20]
 8000f36:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM3_Init 1 */

    /* USER CODE END TIM3_Init 1 */
    htim3.Instance = TIM3;
 8000f38:	4b37      	ldr	r3, [pc, #220]	; (8001018 <MX_TIM3_Init+0x110>)
 8000f3a:	4a38      	ldr	r2, [pc, #224]	; (800101c <MX_TIM3_Init+0x114>)
 8000f3c:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 8000f3e:	4b36      	ldr	r3, [pc, #216]	; (8001018 <MX_TIM3_Init+0x110>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f44:	4b34      	ldr	r3, [pc, #208]	; (8001018 <MX_TIM3_Init+0x110>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 104;
 8000f4a:	4b33      	ldr	r3, [pc, #204]	; (8001018 <MX_TIM3_Init+0x110>)
 8000f4c:	2268      	movs	r2, #104	; 0x68
 8000f4e:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f50:	4b31      	ldr	r3, [pc, #196]	; (8001018 <MX_TIM3_Init+0x110>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f56:	4b30      	ldr	r3, [pc, #192]	; (8001018 <MX_TIM3_Init+0x110>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8000f5c:	482e      	ldr	r0, [pc, #184]	; (8001018 <MX_TIM3_Init+0x110>)
 8000f5e:	f004 f989 	bl	8005274 <HAL_TIM_Base_Init>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_TIM3_Init+0x64>
        Error_Handler();
 8000f68:	f000 fbec 	bl	8001744 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f70:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8000f72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f76:	4619      	mov	r1, r3
 8000f78:	4827      	ldr	r0, [pc, #156]	; (8001018 <MX_TIM3_Init+0x110>)
 8000f7a:	f004 fd5b 	bl	8005a34 <HAL_TIM_ConfigClockSource>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM3_Init+0x80>
        Error_Handler();
 8000f84:	f000 fbde 	bl	8001744 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8000f88:	4823      	ldr	r0, [pc, #140]	; (8001018 <MX_TIM3_Init+0x110>)
 8000f8a:	f004 f9c2 	bl	8005312 <HAL_TIM_PWM_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_TIM3_Init+0x90>
        Error_Handler();
 8000f94:	f000 fbd6 	bl	8001744 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8000fa0:	f107 0320 	add.w	r3, r7, #32
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	481c      	ldr	r0, [pc, #112]	; (8001018 <MX_TIM3_Init+0x110>)
 8000fa8:	f005 f9b2 	bl	8006310 <HAL_TIMEx_MasterConfigSynchronization>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_TIM3_Init+0xae>
            != HAL_OK) {
        Error_Handler();
 8000fb2:	f000 fbc7 	bl	8001744 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fb6:	2360      	movs	r3, #96	; 0x60
 8000fb8:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	2200      	movs	r2, #0
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4812      	ldr	r0, [pc, #72]	; (8001018 <MX_TIM3_Init+0x110>)
 8000fce:	f004 fc6f 	bl	80058b0 <HAL_TIM_PWM_ConfigChannel>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_TIM3_Init+0xd4>
            != HAL_OK) {
        Error_Handler();
 8000fd8:	f000 fbb4 	bl	8001744 <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	2204      	movs	r2, #4
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	480d      	ldr	r0, [pc, #52]	; (8001018 <MX_TIM3_Init+0x110>)
 8000fe4:	f004 fc64 	bl	80058b0 <HAL_TIM_PWM_ConfigChannel>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_TIM3_Init+0xea>
            != HAL_OK) {
        Error_Handler();
 8000fee:	f000 fba9 	bl	8001744 <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	2208      	movs	r2, #8
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4807      	ldr	r0, [pc, #28]	; (8001018 <MX_TIM3_Init+0x110>)
 8000ffa:	f004 fc59 	bl	80058b0 <HAL_TIM_PWM_ConfigChannel>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_TIM3_Init+0x100>
            != HAL_OK) {
        Error_Handler();
 8001004:	f000 fb9e 	bl	8001744 <Error_Handler>
    }
    /* USER CODE BEGIN TIM3_Init 2 */

    /* USER CODE END TIM3_Init 2 */
    HAL_TIM_MspPostInit(&htim3);
 8001008:	4803      	ldr	r0, [pc, #12]	; (8001018 <MX_TIM3_Init+0x110>)
 800100a:	f001 fa99 	bl	8002540 <HAL_TIM_MspPostInit>

}
 800100e:	bf00      	nop
 8001010:	3738      	adds	r7, #56	; 0x38
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	2000019c 	.word	0x2000019c
 800101c:	40000400 	.word	0x40000400

08001020 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 8001024:	4b11      	ldr	r3, [pc, #68]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001026:	4a12      	ldr	r2, [pc, #72]	; (8001070 <MX_USART2_UART_Init+0x50>)
 8001028:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800102a:	4b10      	ldr	r3, [pc, #64]	; (800106c <MX_USART2_UART_Init+0x4c>)
 800102c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001030:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001032:	4b0e      	ldr	r3, [pc, #56]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001038:	4b0c      	ldr	r3, [pc, #48]	; (800106c <MX_USART2_UART_Init+0x4c>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 800103e:	4b0b      	ldr	r3, [pc, #44]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8001044:	4b09      	ldr	r3, [pc, #36]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001046:	220c      	movs	r2, #12
 8001048:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104a:	4b08      	ldr	r3, [pc, #32]	; (800106c <MX_USART2_UART_Init+0x4c>)
 800104c:	2200      	movs	r2, #0
 800104e:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001052:	2200      	movs	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001056:	4805      	ldr	r0, [pc, #20]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001058:	f005 fa1a 	bl	8006490 <HAL_UART_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_USART2_UART_Init+0x46>
        Error_Handler();
 8001062:	f000 fb6f 	bl	8001744 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */

}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	200003c4 	.word	0x200003c4
 8001070:	40004400 	.word	0x40004400

08001074 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	4b23      	ldr	r3, [pc, #140]	; (800110c <MX_DMA_Init+0x98>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a22      	ldr	r2, [pc, #136]	; (800110c <MX_DMA_Init+0x98>)
 8001084:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b20      	ldr	r3, [pc, #128]	; (800110c <MX_DMA_Init+0x98>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_DMA1_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	603b      	str	r3, [r7, #0]
 800109a:	4b1c      	ldr	r3, [pc, #112]	; (800110c <MX_DMA_Init+0x98>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a1b      	ldr	r2, [pc, #108]	; (800110c <MX_DMA_Init+0x98>)
 80010a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b19      	ldr	r3, [pc, #100]	; (800110c <MX_DMA_Init+0x98>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010ae:	603b      	str	r3, [r7, #0]
 80010b0:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    /* DMA1_Stream4_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2100      	movs	r1, #0
 80010b6:	200f      	movs	r0, #15
 80010b8:	f002 fa85 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80010bc:	200f      	movs	r0, #15
 80010be:	f002 fa9e 	bl	80035fe <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream5_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80010c2:	2200      	movs	r2, #0
 80010c4:	2100      	movs	r1, #0
 80010c6:	2010      	movs	r0, #16
 80010c8:	f002 fa7d 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80010cc:	2010      	movs	r0, #16
 80010ce:	f002 fa96 	bl	80035fe <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream7_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2100      	movs	r1, #0
 80010d6:	202f      	movs	r0, #47	; 0x2f
 80010d8:	f002 fa75 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80010dc:	202f      	movs	r0, #47	; 0x2f
 80010de:	f002 fa8e 	bl	80035fe <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream1_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2100      	movs	r1, #0
 80010e6:	2039      	movs	r0, #57	; 0x39
 80010e8:	f002 fa6d 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80010ec:	2039      	movs	r0, #57	; 0x39
 80010ee:	f002 fa86 	bl	80035fe <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream4_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2100      	movs	r1, #0
 80010f6:	203c      	movs	r0, #60	; 0x3c
 80010f8:	f002 fa65 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80010fc:	203c      	movs	r0, #60	; 0x3c
 80010fe:	f002 fa7e 	bl	80035fe <HAL_NVIC_EnableIRQ>

}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800

08001110 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001116:	f107 030c 	add.w	r3, r7, #12
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	609a      	str	r2, [r3, #8]
 8001122:	60da      	str	r2, [r3, #12]
 8001124:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	4b3d      	ldr	r3, [pc, #244]	; (8001220 <MX_GPIO_Init+0x110>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	4a3c      	ldr	r2, [pc, #240]	; (8001220 <MX_GPIO_Init+0x110>)
 8001130:	f043 0304 	orr.w	r3, r3, #4
 8001134:	6313      	str	r3, [r2, #48]	; 0x30
 8001136:	4b3a      	ldr	r3, [pc, #232]	; (8001220 <MX_GPIO_Init+0x110>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	f003 0304 	and.w	r3, r3, #4
 800113e:	60bb      	str	r3, [r7, #8]
 8001140:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	607b      	str	r3, [r7, #4]
 8001146:	4b36      	ldr	r3, [pc, #216]	; (8001220 <MX_GPIO_Init+0x110>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	4a35      	ldr	r2, [pc, #212]	; (8001220 <MX_GPIO_Init+0x110>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6313      	str	r3, [r2, #48]	; 0x30
 8001152:	4b33      	ldr	r3, [pc, #204]	; (8001220 <MX_GPIO_Init+0x110>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	603b      	str	r3, [r7, #0]
 8001162:	4b2f      	ldr	r3, [pc, #188]	; (8001220 <MX_GPIO_Init+0x110>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	4a2e      	ldr	r2, [pc, #184]	; (8001220 <MX_GPIO_Init+0x110>)
 8001168:	f043 0302 	orr.w	r3, r3, #2
 800116c:	6313      	str	r3, [r2, #48]	; 0x30
 800116e:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <MX_GPIO_Init+0x110>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	603b      	str	r3, [r7, #0]
 8001178:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, LCD_BL_Pin | SD_CS_Pin | LCD_CE_Pin,
 800117a:	2200      	movs	r2, #0
 800117c:	f240 6102 	movw	r1, #1538	; 0x602
 8001180:	4828      	ldr	r0, [pc, #160]	; (8001224 <MX_GPIO_Init+0x114>)
 8001182:	f002 ff7b 	bl	800407c <HAL_GPIO_WritePin>
            GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin | LCD_DC_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 6182 	mov.w	r1, #1040	; 0x410
 800118c:	4826      	ldr	r0, [pc, #152]	; (8001228 <MX_GPIO_Init+0x118>)
 800118e:	f002 ff75 	bl	800407c <HAL_GPIO_WritePin>

    /*Configure GPIO pins : BUTTON_UP_Pin BUTTON_MID_Pin BUTTON_DOWN_Pin */
    GPIO_InitStruct.Pin = BUTTON_UP_Pin | BUTTON_MID_Pin | BUTTON_DOWN_Pin;
 8001192:	230e      	movs	r3, #14
 8001194:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001196:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800119a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800119c:	2302      	movs	r3, #2
 800119e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a0:	f107 030c 	add.w	r3, r7, #12
 80011a4:	4619      	mov	r1, r3
 80011a6:	4821      	ldr	r0, [pc, #132]	; (800122c <MX_GPIO_Init+0x11c>)
 80011a8:	f002 fde4 	bl	8003d74 <HAL_GPIO_Init>

    /*Configure GPIO pins : LCD_BL_Pin SD_CS_Pin LCD_CE_Pin */
    GPIO_InitStruct.Pin = LCD_BL_Pin | SD_CS_Pin | LCD_CE_Pin;
 80011ac:	f240 6302 	movw	r3, #1538	; 0x602
 80011b0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b2:	2301      	movs	r3, #1
 80011b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	4619      	mov	r1, r3
 80011c4:	4817      	ldr	r0, [pc, #92]	; (8001224 <MX_GPIO_Init+0x114>)
 80011c6:	f002 fdd5 	bl	8003d74 <HAL_GPIO_Init>

    /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin */
    GPIO_InitStruct.Pin = LCD_RST_Pin | LCD_DC_Pin;
 80011ca:	f44f 6382 	mov.w	r3, #1040	; 0x410
 80011ce:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d0:	2301      	movs	r3, #1
 80011d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d8:	2300      	movs	r3, #0
 80011da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	4619      	mov	r1, r3
 80011e2:	4811      	ldr	r0, [pc, #68]	; (8001228 <MX_GPIO_Init+0x118>)
 80011e4:	f002 fdc6 	bl	8003d74 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2100      	movs	r1, #0
 80011ec:	2007      	movs	r0, #7
 80011ee:	f002 f9ea 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80011f2:	2007      	movs	r0, #7
 80011f4:	f002 fa03 	bl	80035fe <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2100      	movs	r1, #0
 80011fc:	2008      	movs	r0, #8
 80011fe:	f002 f9e2 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001202:	2008      	movs	r0, #8
 8001204:	f002 f9fb 	bl	80035fe <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001208:	2200      	movs	r2, #0
 800120a:	2100      	movs	r1, #0
 800120c:	2009      	movs	r0, #9
 800120e:	f002 f9da 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001212:	2009      	movs	r0, #9
 8001214:	f002 f9f3 	bl	80035fe <HAL_NVIC_EnableIRQ>

}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40023800 	.word	0x40023800
 8001224:	40020000 	.word	0x40020000
 8001228:	40020400 	.word	0x40020400
 800122c:	40020800 	.word	0x40020800

08001230 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 800123a:	88fb      	ldrh	r3, [r7, #6]
 800123c:	2b08      	cmp	r3, #8
 800123e:	d006      	beq.n	800124e <HAL_GPIO_EXTI_Callback+0x1e>
 8001240:	2b08      	cmp	r3, #8
 8001242:	dc10      	bgt.n	8001266 <HAL_GPIO_EXTI_Callback+0x36>
 8001244:	2b02      	cmp	r3, #2
 8001246:	d00a      	beq.n	800125e <HAL_GPIO_EXTI_Callback+0x2e>
 8001248:	2b04      	cmp	r3, #4
 800124a:	d004      	beq.n	8001256 <HAL_GPIO_EXTI_Callback+0x26>
    case BUTTON_UP_Pin:
        button_event = BUTTON_UP;
        break;
    }

}
 800124c:	e00b      	b.n	8001266 <HAL_GPIO_EXTI_Callback+0x36>
        button_event = BUTTON_DOWN;
 800124e:	4b09      	ldr	r3, [pc, #36]	; (8001274 <HAL_GPIO_EXTI_Callback+0x44>)
 8001250:	2203      	movs	r2, #3
 8001252:	701a      	strb	r2, [r3, #0]
        break;
 8001254:	e007      	b.n	8001266 <HAL_GPIO_EXTI_Callback+0x36>
        button_event = BUTTON_MID;
 8001256:	4b07      	ldr	r3, [pc, #28]	; (8001274 <HAL_GPIO_EXTI_Callback+0x44>)
 8001258:	2202      	movs	r2, #2
 800125a:	701a      	strb	r2, [r3, #0]
        break;
 800125c:	e003      	b.n	8001266 <HAL_GPIO_EXTI_Callback+0x36>
        button_event = BUTTON_UP;
 800125e:	4b05      	ldr	r3, [pc, #20]	; (8001274 <HAL_GPIO_EXTI_Callback+0x44>)
 8001260:	2201      	movs	r2, #1
 8001262:	701a      	strb	r2, [r3, #0]
        break;
 8001264:	bf00      	nop
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	20000408 	.word	0x20000408

08001278 <handleMenu>:

void handleMenu(void) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af02      	add	r7, sp, #8
    switch (button_event) {
 800127e:	4b48      	ldr	r3, [pc, #288]	; (80013a0 <handleMenu+0x128>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	2b03      	cmp	r3, #3
 8001286:	d82c      	bhi.n	80012e2 <handleMenu+0x6a>
 8001288:	a201      	add	r2, pc, #4	; (adr r2, 8001290 <handleMenu+0x18>)
 800128a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800128e:	bf00      	nop
 8001290:	080012e3 	.word	0x080012e3
 8001294:	080012cd 	.word	0x080012cd
 8001298:	080012bd 	.word	0x080012bd
 800129c:	080012a1 	.word	0x080012a1
    case BUTTON_NULL:
        break;
    case BUTTON_DOWN:
        if ((selected + 1) < number_of_dirs)
 80012a0:	4b40      	ldr	r3, [pc, #256]	; (80013a4 <handleMenu+0x12c>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	3301      	adds	r3, #1
 80012a6:	4a40      	ldr	r2, [pc, #256]	; (80013a8 <handleMenu+0x130>)
 80012a8:	7812      	ldrb	r2, [r2, #0]
 80012aa:	4293      	cmp	r3, r2
 80012ac:	da1b      	bge.n	80012e6 <handleMenu+0x6e>
            selected++;
 80012ae:	4b3d      	ldr	r3, [pc, #244]	; (80013a4 <handleMenu+0x12c>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	3301      	adds	r3, #1
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4b3b      	ldr	r3, [pc, #236]	; (80013a4 <handleMenu+0x12c>)
 80012b8:	701a      	strb	r2, [r3, #0]
        break;
 80012ba:	e014      	b.n	80012e6 <handleMenu+0x6e>
    case BUTTON_MID:
        playState ^= 1;
 80012bc:	4b3b      	ldr	r3, [pc, #236]	; (80013ac <handleMenu+0x134>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	f083 0301 	eor.w	r3, r3, #1
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4b39      	ldr	r3, [pc, #228]	; (80013ac <handleMenu+0x134>)
 80012c8:	701a      	strb	r2, [r3, #0]
        break;
 80012ca:	e00f      	b.n	80012ec <handleMenu+0x74>
    case BUTTON_UP:
        if (0 < selected)
 80012cc:	4b35      	ldr	r3, [pc, #212]	; (80013a4 <handleMenu+0x12c>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00a      	beq.n	80012ea <handleMenu+0x72>
            selected--;
 80012d4:	4b33      	ldr	r3, [pc, #204]	; (80013a4 <handleMenu+0x12c>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	3b01      	subs	r3, #1
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	4b31      	ldr	r3, [pc, #196]	; (80013a4 <handleMenu+0x12c>)
 80012de:	701a      	strb	r2, [r3, #0]
        break;
 80012e0:	e003      	b.n	80012ea <handleMenu+0x72>
    default:
        break;
 80012e2:	bf00      	nop
 80012e4:	e002      	b.n	80012ec <handleMenu+0x74>
        break;
 80012e6:	bf00      	nop
 80012e8:	e000      	b.n	80012ec <handleMenu+0x74>
        break;
 80012ea:	bf00      	nop
    }

    PCD8544_Clear();
 80012ec:	f001 fbcc 	bl	8002a88 <PCD8544_Clear>

    for (int i = 0; i < number_of_dirs; i++) {
 80012f0:	2300      	movs	r3, #0
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	e048      	b.n	8001388 <handleMenu+0x110>
        if (i == selected) {
 80012f6:	4b2b      	ldr	r3, [pc, #172]	; (80013a4 <handleMenu+0x12c>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	461a      	mov	r2, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4293      	cmp	r3, r2
 8001300:	d129      	bne.n	8001356 <handleMenu+0xde>
            PCD8544_DrawFilledRectangle(0, i * 9, 84, i * 9 + 9,
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	b2db      	uxtb	r3, r3
 8001306:	461a      	mov	r2, r3
 8001308:	00d2      	lsls	r2, r2, #3
 800130a:	4413      	add	r3, r2
 800130c:	b2d9      	uxtb	r1, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	3301      	adds	r3, #1
 8001312:	b2db      	uxtb	r3, r3
 8001314:	461a      	mov	r2, r3
 8001316:	00d2      	lsls	r2, r2, #3
 8001318:	4413      	add	r3, r2
 800131a:	b2db      	uxtb	r3, r3
 800131c:	2201      	movs	r2, #1
 800131e:	9200      	str	r2, [sp, #0]
 8001320:	2254      	movs	r2, #84	; 0x54
 8001322:	2000      	movs	r0, #0
 8001324:	f001 fe2e 	bl	8002f84 <PCD8544_DrawFilledRectangle>
                    PCD8544_Pixel_Set);
            PCD8544_GotoXY(4, i * 9 + 1);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	b2db      	uxtb	r3, r3
 800132c:	461a      	mov	r2, r3
 800132e:	00d2      	lsls	r2, r2, #3
 8001330:	4413      	add	r3, r2
 8001332:	b2db      	uxtb	r3, r3
 8001334:	3301      	adds	r3, #1
 8001336:	b2db      	uxtb	r3, r3
 8001338:	4619      	mov	r1, r3
 800133a:	2004      	movs	r0, #4
 800133c:	f001 fc74 	bl	8002c28 <PCD8544_GotoXY>
            PCD8544_Puts(&buffor_dirs[i][4], PCD8544_Pixel_Clear,
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	011b      	lsls	r3, r3, #4
 8001344:	3304      	adds	r3, #4
 8001346:	4a1a      	ldr	r2, [pc, #104]	; (80013b0 <handleMenu+0x138>)
 8001348:	4413      	add	r3, r2
 800134a:	2200      	movs	r2, #0
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f001 fd2c 	bl	8002dac <PCD8544_Puts>
 8001354:	e015      	b.n	8001382 <handleMenu+0x10a>
                    PCD8544_FontSize_5x7);
        } else {
            PCD8544_GotoXY(4, i * 9 + 1);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	b2db      	uxtb	r3, r3
 800135a:	461a      	mov	r2, r3
 800135c:	00d2      	lsls	r2, r2, #3
 800135e:	4413      	add	r3, r2
 8001360:	b2db      	uxtb	r3, r3
 8001362:	3301      	adds	r3, #1
 8001364:	b2db      	uxtb	r3, r3
 8001366:	4619      	mov	r1, r3
 8001368:	2004      	movs	r0, #4
 800136a:	f001 fc5d 	bl	8002c28 <PCD8544_GotoXY>
            PCD8544_Puts(&buffor_dirs[i][4], PCD8544_Pixel_Set,
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	011b      	lsls	r3, r3, #4
 8001372:	3304      	adds	r3, #4
 8001374:	4a0e      	ldr	r2, [pc, #56]	; (80013b0 <handleMenu+0x138>)
 8001376:	4413      	add	r3, r2
 8001378:	2200      	movs	r2, #0
 800137a:	2101      	movs	r1, #1
 800137c:	4618      	mov	r0, r3
 800137e:	f001 fd15 	bl	8002dac <PCD8544_Puts>
    for (int i = 0; i < number_of_dirs; i++) {
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	3301      	adds	r3, #1
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	4b07      	ldr	r3, [pc, #28]	; (80013a8 <handleMenu+0x130>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	461a      	mov	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4293      	cmp	r3, r2
 8001392:	dbb0      	blt.n	80012f6 <handleMenu+0x7e>
                    PCD8544_FontSize_5x7);
        }
    }
    PCD8544_Refresh();
 8001394:	f001 fbaa 	bl	8002aec <PCD8544_Refresh>
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000408 	.word	0x20000408
 80013a4:	200004ad 	.word	0x200004ad
 80013a8:	200004ac 	.word	0x200004ac
 80013ac:	200004ae 	.word	0x200004ae
 80013b0:	2000040c 	.word	0x2000040c

080013b4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

    return (((uint32_t) r + m) << 16) | (((uint32_t) g + m) << 8)
            | ((uint32_t) b + m);
}

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 80013b4:	b480      	push	{r7}
 80013b6:	b087      	sub	sp, #28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]

    Layers *layer;

    if (htim == &htim1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	4a65      	ldr	r2, [pc, #404]	; (8001554 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1a0>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d106      	bne.n	80013d2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1e>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	7f1b      	ldrb	r3, [r3, #28]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d102      	bne.n	80013d2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1e>
        layer = &Layer0;
 80013cc:	4b62      	ldr	r3, [pc, #392]	; (8001558 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1a4>)
 80013ce:	617b      	str	r3, [r7, #20]
 80013d0:	e02c      	b.n	800142c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x78>
    } else if (htim == &htim1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a5f      	ldr	r2, [pc, #380]	; (8001554 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1a0>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d106      	bne.n	80013e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x34>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	7f1b      	ldrb	r3, [r3, #28]
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d102      	bne.n	80013e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x34>
        layer = &Layer1;
 80013e2:	4b5e      	ldr	r3, [pc, #376]	; (800155c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1a8>)
 80013e4:	617b      	str	r3, [r7, #20]
 80013e6:	e021      	b.n	800142c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x78>
    } else if (htim == &htim3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4a5d      	ldr	r2, [pc, #372]	; (8001560 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1ac>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d106      	bne.n	80013fe <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x4a>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	7f1b      	ldrb	r3, [r3, #28]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d102      	bne.n	80013fe <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x4a>
        layer = &Layer2;
 80013f8:	4b5a      	ldr	r3, [pc, #360]	; (8001564 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1b0>)
 80013fa:	617b      	str	r3, [r7, #20]
 80013fc:	e016      	b.n	800142c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x78>
    } else if (htim == &htim3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4a57      	ldr	r2, [pc, #348]	; (8001560 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1ac>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d106      	bne.n	8001414 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x60>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	7f1b      	ldrb	r3, [r3, #28]
 800140a:	2b02      	cmp	r3, #2
 800140c:	d102      	bne.n	8001414 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x60>
        layer = &Layer3;
 800140e:	4b56      	ldr	r3, [pc, #344]	; (8001568 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1b4>)
 8001410:	617b      	str	r3, [r7, #20]
 8001412:	e00b      	b.n	800142c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x78>
    } else if (htim == &htim3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a52      	ldr	r2, [pc, #328]	; (8001560 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1ac>)
 8001418:	4293      	cmp	r3, r2
 800141a:	f040 8094 	bne.w	8001546 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x192>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	7f1b      	ldrb	r3, [r3, #28]
 8001422:	2b04      	cmp	r3, #4
 8001424:	f040 808f 	bne.w	8001546 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x192>
        layer = &Layer4;
 8001428:	4b50      	ldr	r3, [pc, #320]	; (800156c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1b8>)
 800142a:	617b      	str	r3, [r7, #20]
    } else
        return;

    // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
    if (layer->wr_buf_p < NUM_PIXELS) {
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 8001432:	2bff      	cmp	r3, #255	; 0xff
 8001434:	d868      	bhi.n	8001508 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x154>
        // We're in. Fill the even buffer
        for (uint_fast8_t i = 0; i < 8; ++i) {
 8001436:	2300      	movs	r3, #0
 8001438:	613b      	str	r3, [r7, #16]
 800143a:	e05a      	b.n	80014f2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x13e>
            layer->wr_buf[i] =
            PWM_LO << (((layer->rgb_arr[3 * layer->wr_buf_p] << i) & 0x80) > 0);
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	f8d3 236c 	ldr.w	r2, [r3, #876]	; 0x36c
 8001442:	4613      	mov	r3, r2
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	4413      	add	r3, r2
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	4413      	add	r3, r2
 800144c:	7a5b      	ldrb	r3, [r3, #9]
 800144e:	461a      	mov	r2, r3
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	f003 0380 	and.w	r3, r3, #128	; 0x80
            layer->wr_buf[i] =
 800145a:	2b00      	cmp	r3, #0
 800145c:	dd01      	ble.n	8001462 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xae>
 800145e:	2142      	movs	r1, #66	; 0x42
 8001460:	e000      	b.n	8001464 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb0>
 8001462:	2121      	movs	r1, #33	; 0x21
 8001464:	697a      	ldr	r2, [r7, #20]
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	4413      	add	r3, r2
 8001470:	460a      	mov	r2, r1
 8001472:	805a      	strh	r2, [r3, #2]
            layer->wr_buf[i + 8] = PWM_LO<< (((layer->rgb_arr[3 * layer->wr_buf_p + 1] << i) & 0x80)> 0);
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	f8d3 236c 	ldr.w	r2, [r3, #876]	; 0x36c
 800147a:	4613      	mov	r3, r2
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	4413      	add	r3, r2
 8001480:	3301      	adds	r3, #1
 8001482:	697a      	ldr	r2, [r7, #20]
 8001484:	4413      	add	r3, r2
 8001486:	7a5b      	ldrb	r3, [r3, #9]
 8001488:	461a      	mov	r2, r3
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001494:	2b00      	cmp	r3, #0
 8001496:	dd01      	ble.n	800149c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe8>
 8001498:	2142      	movs	r1, #66	; 0x42
 800149a:	e000      	b.n	800149e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xea>
 800149c:	2121      	movs	r1, #33	; 0x21
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	3308      	adds	r3, #8
 80014a2:	697a      	ldr	r2, [r7, #20]
 80014a4:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	4413      	add	r3, r2
 80014ac:	460a      	mov	r2, r1
 80014ae:	805a      	strh	r2, [r3, #2]
            layer->wr_buf[i + 16] = PWM_LO<< (((layer->rgb_arr[3 * layer->wr_buf_p + 2] << i) & 0x80)> 0);
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	f8d3 236c 	ldr.w	r2, [r3, #876]	; 0x36c
 80014b6:	4613      	mov	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	4413      	add	r3, r2
 80014bc:	3302      	adds	r3, #2
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	4413      	add	r3, r2
 80014c2:	7a5b      	ldrb	r3, [r3, #9]
 80014c4:	461a      	mov	r2, r3
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	dd01      	ble.n	80014d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x124>
 80014d4:	2142      	movs	r1, #66	; 0x42
 80014d6:	e000      	b.n	80014da <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x126>
 80014d8:	2121      	movs	r1, #33	; 0x21
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	3310      	adds	r3, #16
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	4413      	add	r3, r2
 80014e8:	460a      	mov	r2, r1
 80014ea:	805a      	strh	r2, [r3, #2]
        for (uint_fast8_t i = 0; i < 8; ++i) {
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	3301      	adds	r3, #1
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	2b07      	cmp	r3, #7
 80014f6:	d9a1      	bls.n	800143c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x88>
        }
        layer->wr_buf_p++;
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 80014fe:	1c5a      	adds	r2, r3, #1
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	f8c3 236c 	str.w	r2, [r3, #876]	; 0x36c
 8001506:	e01f      	b.n	8001548 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x194>
    } else if (layer->wr_buf_p < NUM_PIXELS + 2) {
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 800150e:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001512:	d219      	bcs.n	8001548 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x194>
        // Last two transfers are resets.
        //                               WS2812B: 48 * 1.25 us = 60 us == good enough reset
        // First half reset zero fill
        for (uint8_t i = 0; i < WR_BUF_LEN / 2; ++i)
 8001514:	2300      	movs	r3, #0
 8001516:	73fb      	strb	r3, [r7, #15]
 8001518:	e00a      	b.n	8001530 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x17c>
            layer->wr_buf[i] = 0;
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	4413      	add	r3, r2
 8001526:	2200      	movs	r2, #0
 8001528:	805a      	strh	r2, [r3, #2]
        for (uint8_t i = 0; i < WR_BUF_LEN / 2; ++i)
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	3301      	adds	r3, #1
 800152e:	73fb      	strb	r3, [r7, #15]
 8001530:	7bfb      	ldrb	r3, [r7, #15]
 8001532:	2b17      	cmp	r3, #23
 8001534:	d9f1      	bls.n	800151a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x166>
        layer->wr_buf_p++;
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 800153c:	1c5a      	adds	r2, r3, #1
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	f8c3 236c 	str.w	r2, [r3, #876]	; 0x36c
 8001544:	e000      	b.n	8001548 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x194>
        return;
 8001546:	bf00      	nop
    }
}
 8001548:	371c      	adds	r7, #28
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	20000154 	.word	0x20000154
 8001558:	200004b0 	.word	0x200004b0
 800155c:	20000820 	.word	0x20000820
 8001560:	2000019c 	.word	0x2000019c
 8001564:	20000b90 	.word	0x20000b90
 8001568:	20000f00 	.word	0x20000f00
 800156c:	20001270 	.word	0x20001270

08001570 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]

    Layers *layer;

    if (htim == &htim1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4a6b      	ldr	r2, [pc, #428]	; (8001728 <HAL_TIM_PWM_PulseFinishedCallback+0x1b8>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d106      	bne.n	800158e <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	7f1b      	ldrb	r3, [r3, #28]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d102      	bne.n	800158e <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
        layer = &Layer0;
 8001588:	4b68      	ldr	r3, [pc, #416]	; (800172c <HAL_TIM_PWM_PulseFinishedCallback+0x1bc>)
 800158a:	617b      	str	r3, [r7, #20]
 800158c:	e02c      	b.n	80015e8 <HAL_TIM_PWM_PulseFinishedCallback+0x78>
    } else if (htim == &htim1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a65      	ldr	r2, [pc, #404]	; (8001728 <HAL_TIM_PWM_PulseFinishedCallback+0x1b8>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d106      	bne.n	80015a4 <HAL_TIM_PWM_PulseFinishedCallback+0x34>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	7f1b      	ldrb	r3, [r3, #28]
 800159a:	2b08      	cmp	r3, #8
 800159c:	d102      	bne.n	80015a4 <HAL_TIM_PWM_PulseFinishedCallback+0x34>
        layer = &Layer1;
 800159e:	4b64      	ldr	r3, [pc, #400]	; (8001730 <HAL_TIM_PWM_PulseFinishedCallback+0x1c0>)
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	e021      	b.n	80015e8 <HAL_TIM_PWM_PulseFinishedCallback+0x78>
    } else if (htim == &htim3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4a63      	ldr	r2, [pc, #396]	; (8001734 <HAL_TIM_PWM_PulseFinishedCallback+0x1c4>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d106      	bne.n	80015ba <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	7f1b      	ldrb	r3, [r3, #28]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d102      	bne.n	80015ba <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
        layer = &Layer2;
 80015b4:	4b60      	ldr	r3, [pc, #384]	; (8001738 <HAL_TIM_PWM_PulseFinishedCallback+0x1c8>)
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	e016      	b.n	80015e8 <HAL_TIM_PWM_PulseFinishedCallback+0x78>
    } else if (htim == &htim3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a5d      	ldr	r2, [pc, #372]	; (8001734 <HAL_TIM_PWM_PulseFinishedCallback+0x1c4>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d106      	bne.n	80015d0 <HAL_TIM_PWM_PulseFinishedCallback+0x60>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	7f1b      	ldrb	r3, [r3, #28]
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d102      	bne.n	80015d0 <HAL_TIM_PWM_PulseFinishedCallback+0x60>
        layer = &Layer3;
 80015ca:	4b5c      	ldr	r3, [pc, #368]	; (800173c <HAL_TIM_PWM_PulseFinishedCallback+0x1cc>)
 80015cc:	617b      	str	r3, [r7, #20]
 80015ce:	e00b      	b.n	80015e8 <HAL_TIM_PWM_PulseFinishedCallback+0x78>
    } else if (htim == &htim3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a58      	ldr	r2, [pc, #352]	; (8001734 <HAL_TIM_PWM_PulseFinishedCallback+0x1c4>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	f040 80a2 	bne.w	800171e <HAL_TIM_PWM_PulseFinishedCallback+0x1ae>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	7f1b      	ldrb	r3, [r3, #28]
 80015de:	2b04      	cmp	r3, #4
 80015e0:	f040 809d 	bne.w	800171e <HAL_TIM_PWM_PulseFinishedCallback+0x1ae>
        layer = &Layer4;
 80015e4:	4b56      	ldr	r3, [pc, #344]	; (8001740 <HAL_TIM_PWM_PulseFinishedCallback+0x1d0>)
 80015e6:	617b      	str	r3, [r7, #20]
    } else
        return;

    // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
    if (layer->wr_buf_p < NUM_PIXELS) {
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 80015ee:	2bff      	cmp	r3, #255	; 0xff
 80015f0:	d869      	bhi.n	80016c6 <HAL_TIM_PWM_PulseFinishedCallback+0x156>
        // We're in. Fill the odd buffer
        for (uint_fast8_t i = 0; i < 8; ++i) {
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	e05b      	b.n	80016b0 <HAL_TIM_PWM_PulseFinishedCallback+0x140>
            layer->wr_buf[i + 24] =
            PWM_LO << (((layer->rgb_arr[3 * layer->wr_buf_p] << i) & 0x80) > 0);
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	f8d3 236c 	ldr.w	r2, [r3, #876]	; 0x36c
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	697a      	ldr	r2, [r7, #20]
 8001606:	4413      	add	r3, r2
 8001608:	7a5b      	ldrb	r3, [r3, #9]
 800160a:	461a      	mov	r2, r3
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	f003 0380 	and.w	r3, r3, #128	; 0x80
            layer->wr_buf[i + 24] =
 8001616:	2b00      	cmp	r3, #0
 8001618:	dd01      	ble.n	800161e <HAL_TIM_PWM_PulseFinishedCallback+0xae>
 800161a:	2142      	movs	r1, #66	; 0x42
 800161c:	e000      	b.n	8001620 <HAL_TIM_PWM_PulseFinishedCallback+0xb0>
 800161e:	2121      	movs	r1, #33	; 0x21
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	3318      	adds	r3, #24
 8001624:	697a      	ldr	r2, [r7, #20]
 8001626:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4413      	add	r3, r2
 800162e:	460a      	mov	r2, r1
 8001630:	805a      	strh	r2, [r3, #2]
            layer->wr_buf[i + 32] = PWM_LO
                    << (((layer->rgb_arr[3 * layer->wr_buf_p + 1] << i) & 0x80)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	f8d3 236c 	ldr.w	r2, [r3, #876]	; 0x36c
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	3301      	adds	r3, #1
 8001640:	697a      	ldr	r2, [r7, #20]
 8001642:	4413      	add	r3, r2
 8001644:	7a5b      	ldrb	r3, [r3, #9]
 8001646:	461a      	mov	r2, r3
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	f003 0380 	and.w	r3, r3, #128	; 0x80
            layer->wr_buf[i + 32] = PWM_LO
 8001652:	2b00      	cmp	r3, #0
 8001654:	dd01      	ble.n	800165a <HAL_TIM_PWM_PulseFinishedCallback+0xea>
 8001656:	2142      	movs	r1, #66	; 0x42
 8001658:	e000      	b.n	800165c <HAL_TIM_PWM_PulseFinishedCallback+0xec>
 800165a:	2121      	movs	r1, #33	; 0x21
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	3320      	adds	r3, #32
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	4413      	add	r3, r2
 800166a:	460a      	mov	r2, r1
 800166c:	805a      	strh	r2, [r3, #2]
                            > 0);
            layer->wr_buf[i + 40] = PWM_LO
                    << (((layer->rgb_arr[3 * layer->wr_buf_p + 2] << i) & 0x80)
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	f8d3 236c 	ldr.w	r2, [r3, #876]	; 0x36c
 8001674:	4613      	mov	r3, r2
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	4413      	add	r3, r2
 800167a:	3302      	adds	r3, #2
 800167c:	697a      	ldr	r2, [r7, #20]
 800167e:	4413      	add	r3, r2
 8001680:	7a5b      	ldrb	r3, [r3, #9]
 8001682:	461a      	mov	r2, r3
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	f003 0380 	and.w	r3, r3, #128	; 0x80
            layer->wr_buf[i + 40] = PWM_LO
 800168e:	2b00      	cmp	r3, #0
 8001690:	dd01      	ble.n	8001696 <HAL_TIM_PWM_PulseFinishedCallback+0x126>
 8001692:	2142      	movs	r1, #66	; 0x42
 8001694:	e000      	b.n	8001698 <HAL_TIM_PWM_PulseFinishedCallback+0x128>
 8001696:	2121      	movs	r1, #33	; 0x21
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	3328      	adds	r3, #40	; 0x28
 800169c:	697a      	ldr	r2, [r7, #20]
 800169e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	4413      	add	r3, r2
 80016a6:	460a      	mov	r2, r1
 80016a8:	805a      	strh	r2, [r3, #2]
        for (uint_fast8_t i = 0; i < 8; ++i) {
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	3301      	adds	r3, #1
 80016ae:	613b      	str	r3, [r7, #16]
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	2b07      	cmp	r3, #7
 80016b4:	d9a0      	bls.n	80015f8 <HAL_TIM_PWM_PulseFinishedCallback+0x88>
                            > 0);
        }

        layer->wr_buf_p++;
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	f8c3 236c 	str.w	r2, [r3, #876]	; 0x36c
 80016c4:	e02c      	b.n	8001720 <HAL_TIM_PWM_PulseFinishedCallback+0x1b0>

    } else if (layer->wr_buf_p < NUM_PIXELS + 2) {
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 80016cc:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 80016d0:	d218      	bcs.n	8001704 <HAL_TIM_PWM_PulseFinishedCallback+0x194>
        // Second half reset zero fill
        for (uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i)
 80016d2:	2318      	movs	r3, #24
 80016d4:	73fb      	strb	r3, [r7, #15]
 80016d6:	e00a      	b.n	80016ee <HAL_TIM_PWM_PulseFinishedCallback+0x17e>
            layer->wr_buf[i] = 0;
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	697a      	ldr	r2, [r7, #20]
 80016dc:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	4413      	add	r3, r2
 80016e4:	2200      	movs	r2, #0
 80016e6:	805a      	strh	r2, [r3, #2]
        for (uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i)
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	3301      	adds	r3, #1
 80016ec:	73fb      	strb	r3, [r7, #15]
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	2b2f      	cmp	r3, #47	; 0x2f
 80016f2:	d9f1      	bls.n	80016d8 <HAL_TIM_PWM_PulseFinishedCallback+0x168>
        ++layer->wr_buf_p;
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	f8c3 236c 	str.w	r2, [r3, #876]	; 0x36c
 8001702:	e00d      	b.n	8001720 <HAL_TIM_PWM_PulseFinishedCallback+0x1b0>
    } else {
        // We're done. Lean back and until next time!
        layer->wr_buf_p = 0;
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	2200      	movs	r2, #0
 8001708:	f8c3 236c 	str.w	r2, [r3, #876]	; 0x36c
        HAL_TIM_PWM_Stop_DMA(layer->timer, layer->channel);
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	7a1b      	ldrb	r3, [r3, #8]
 8001714:	4619      	mov	r1, r3
 8001716:	4610      	mov	r0, r2
 8001718:	f004 f804 	bl	8005724 <HAL_TIM_PWM_Stop_DMA>
 800171c:	e000      	b.n	8001720 <HAL_TIM_PWM_PulseFinishedCallback+0x1b0>
        return;
 800171e:	bf00      	nop
    }
}
 8001720:	3718      	adds	r7, #24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000154 	.word	0x20000154
 800172c:	200004b0 	.word	0x200004b0
 8001730:	20000820 	.word	0x20000820
 8001734:	2000019c 	.word	0x2000019c
 8001738:	20000b90 	.word	0x20000b90
 800173c:	20000f00 	.word	0x20000f00
 8001740:	20001270 	.word	0x20001270

08001744 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 800174c:	e7fe      	b.n	800174c <Error_Handler+0x8>
	...

08001750 <myprintf>:
    { "FR_NOT_ENOUGH_CORE" }, /* (17) LFN working buffer could not be allocated */
    { "FR_TOO_MANY_OPEN_FILES" }, /* (18) Number of open files > _FS_LOCK */
    { "FR_INVALID_PARAMETER" } /* (19) Given parameter is invalid */
};

void myprintf(const char *fmt, ...) {
 8001750:	b40f      	push	{r0, r1, r2, r3}
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
    static char buffer[256];
    va_list args;
    va_start(args, fmt);
 8001758:	f107 0314 	add.w	r3, r7, #20
 800175c:	603b      	str	r3, [r7, #0]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001766:	480b      	ldr	r0, [pc, #44]	; (8001794 <myprintf+0x44>)
 8001768:	f008 feac 	bl	800a4c4 <vsniprintf>
    va_end(args);

    int len = strlen(buffer);
 800176c:	4809      	ldr	r0, [pc, #36]	; (8001794 <myprintf+0x44>)
 800176e:	f7fe fd37 	bl	80001e0 <strlen>
 8001772:	4603      	mov	r3, r0
 8001774:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*) buffer, len, -1);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	b29a      	uxth	r2, r3
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
 800177e:	4905      	ldr	r1, [pc, #20]	; (8001794 <myprintf+0x44>)
 8001780:	4805      	ldr	r0, [pc, #20]	; (8001798 <myprintf+0x48>)
 8001782:	f004 fed2 	bl	800652a <HAL_UART_Transmit>

}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001790:	b004      	add	sp, #16
 8001792:	4770      	bx	lr
 8001794:	20001a44 	.word	0x20001a44
 8001798:	200003c4 	.word	0x200003c4

0800179c <sd_card_init>:
//some variables for FatFs
FATFS FatFs; 	//Fatfs handle
FIL fil; 		//File handle
FRESULT fres; //Result after operations

ret_status sd_card_init(void) {
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
    myprintf("\r\n~ SD card demo by kiwih ~\r\n\r\n");
 80017a2:	4827      	ldr	r0, [pc, #156]	; (8001840 <sd_card_init+0xa4>)
 80017a4:	f7ff ffd4 	bl	8001750 <myprintf>

    HAL_Delay(1000); //a short delay is important to let the SD card settle
 80017a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ac:	f001 fde8 	bl	8003380 <HAL_Delay>

    fres = f_mount(&FatFs, "", 1); //1=mount now
 80017b0:	2201      	movs	r2, #1
 80017b2:	4924      	ldr	r1, [pc, #144]	; (8001844 <sd_card_init+0xa8>)
 80017b4:	4824      	ldr	r0, [pc, #144]	; (8001848 <sd_card_init+0xac>)
 80017b6:	f007 fd79 	bl	80092ac <f_mount>
 80017ba:	4603      	mov	r3, r0
 80017bc:	461a      	mov	r2, r3
 80017be:	4b23      	ldr	r3, [pc, #140]	; (800184c <sd_card_init+0xb0>)
 80017c0:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK) {
 80017c2:	4b22      	ldr	r3, [pc, #136]	; (800184c <sd_card_init+0xb0>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d007      	beq.n	80017da <sd_card_init+0x3e>
        myprintf("f_mount error (%i)\r\n", fres);
 80017ca:	4b20      	ldr	r3, [pc, #128]	; (800184c <sd_card_init+0xb0>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	4619      	mov	r1, r3
 80017d0:	481f      	ldr	r0, [pc, #124]	; (8001850 <sd_card_init+0xb4>)
 80017d2:	f7ff ffbd 	bl	8001750 <myprintf>
        return STATUS_ERROR;
 80017d6:	2302      	movs	r3, #2
 80017d8:	e02d      	b.n	8001836 <sd_card_init+0x9a>
    }
    DWORD free_clusters, free_sectors, total_sectors;

    FATFS *getFreeFs;

    fres = f_getfree("", &free_clusters, &getFreeFs);
 80017da:	463a      	mov	r2, r7
 80017dc:	1d3b      	adds	r3, r7, #4
 80017de:	4619      	mov	r1, r3
 80017e0:	4818      	ldr	r0, [pc, #96]	; (8001844 <sd_card_init+0xa8>)
 80017e2:	f008 fc2d 	bl	800a040 <f_getfree>
 80017e6:	4603      	mov	r3, r0
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b18      	ldr	r3, [pc, #96]	; (800184c <sd_card_init+0xb0>)
 80017ec:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK) {
 80017ee:	4b17      	ldr	r3, [pc, #92]	; (800184c <sd_card_init+0xb0>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d007      	beq.n	8001806 <sd_card_init+0x6a>
        myprintf("f_getfree error (%i)\r\n", fres);
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <sd_card_init+0xb0>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	4619      	mov	r1, r3
 80017fc:	4815      	ldr	r0, [pc, #84]	; (8001854 <sd_card_init+0xb8>)
 80017fe:	f7ff ffa7 	bl	8001750 <myprintf>

        return STATUS_ERROR;
 8001802:	2302      	movs	r3, #2
 8001804:	e017      	b.n	8001836 <sd_card_init+0x9a>
    }

    //Formula comes from ChaN's documentation
    total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	695b      	ldr	r3, [r3, #20]
 800180a:	3b02      	subs	r3, #2
 800180c:	683a      	ldr	r2, [r7, #0]
 800180e:	8952      	ldrh	r2, [r2, #10]
 8001810:	fb02 f303 	mul.w	r3, r2, r3
 8001814:	60fb      	str	r3, [r7, #12]
    free_sectors = free_clusters * getFreeFs->csize;
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	895b      	ldrh	r3, [r3, #10]
 800181a:	461a      	mov	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	fb02 f303 	mul.w	r3, r2, r3
 8001822:	60bb      	str	r3, [r7, #8]

    myprintf(
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	0859      	lsrs	r1, r3, #1
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	085b      	lsrs	r3, r3, #1
 800182c:	461a      	mov	r2, r3
 800182e:	480a      	ldr	r0, [pc, #40]	; (8001858 <sd_card_init+0xbc>)
 8001830:	f7ff ff8e 	bl	8001750 <myprintf>
            "SD card stats:\r\n%10lu KiB total drive space.\r\n%10lu KiB available.\r\n",
            total_sectors / 2, free_sectors / 2);

    return STATUS_OK;
 8001834:	2301      	movs	r3, #1
}
 8001836:	4618      	mov	r0, r3
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	0800ae38 	.word	0x0800ae38
 8001844:	0800ae58 	.word	0x0800ae58
 8001848:	200015e0 	.word	0x200015e0
 800184c:	20001a40 	.word	0x20001a40
 8001850:	0800ae5c 	.word	0x0800ae5c
 8001854:	0800ae74 	.word	0x0800ae74
 8001858:	0800ae8c 	.word	0x0800ae8c

0800185c <sd_card_scan_file>:

ret_status sd_card_scan_file(char *path, char* buffor_dirs, uint8_t* number_of_dirs) {
 800185c:	b580      	push	{r7, lr}
 800185e:	b092      	sub	sp, #72	; 0x48
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]

    FRESULT res;
    DIR dir;
    UINT i;
    static FILINFO fno;
    res = f_opendir(&dir, path); /* Open the directory */
 8001868:	f107 0310 	add.w	r3, r7, #16
 800186c:	68f9      	ldr	r1, [r7, #12]
 800186e:	4618      	mov	r0, r3
 8001870:	f008 fb10 	bl	8009e94 <f_opendir>
 8001874:	4603      	mov	r3, r0
 8001876:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (res == FR_OK) {
 800187a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800187e:	2b00      	cmp	r3, #0
 8001880:	d162      	bne.n	8001948 <sd_card_scan_file+0xec>
        while (1) {
            res = f_readdir(&dir, &fno); /* Read a directory item */
 8001882:	f107 0310 	add.w	r3, r7, #16
 8001886:	4939      	ldr	r1, [pc, #228]	; (800196c <sd_card_scan_file+0x110>)
 8001888:	4618      	mov	r0, r3
 800188a:	f008 fb9c 	bl	8009fc6 <f_readdir>
 800188e:	4603      	mov	r3, r0
 8001890:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            if (res != FR_OK || fno.fname[0] == 0)
 8001894:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001898:	2b00      	cmp	r3, #0
 800189a:	d150      	bne.n	800193e <sd_card_scan_file+0xe2>
 800189c:	4b33      	ldr	r3, [pc, #204]	; (800196c <sd_card_scan_file+0x110>)
 800189e:	7a5b      	ldrb	r3, [r3, #9]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d04c      	beq.n	800193e <sd_card_scan_file+0xe2>
                break; /* Break on error or end of dir */
            if (fno.fattrib & AM_DIR && !(fno.fattrib & AM_HID)
 80018a4:	4b31      	ldr	r3, [pc, #196]	; (800196c <sd_card_scan_file+0x110>)
 80018a6:	7a1b      	ldrb	r3, [r3, #8]
 80018a8:	f003 0310 	and.w	r3, r3, #16
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d040      	beq.n	8001932 <sd_card_scan_file+0xd6>
 80018b0:	4b2e      	ldr	r3, [pc, #184]	; (800196c <sd_card_scan_file+0x110>)
 80018b2:	7a1b      	ldrb	r3, [r3, #8]
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d13a      	bne.n	8001932 <sd_card_scan_file+0xd6>
                    && !(fno.fattrib & AM_SYS)) { /* It is a directory */
 80018bc:	4b2b      	ldr	r3, [pc, #172]	; (800196c <sd_card_scan_file+0x110>)
 80018be:	7a1b      	ldrb	r3, [r3, #8]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d134      	bne.n	8001932 <sd_card_scan_file+0xd6>
                i = strlen(path);
 80018c8:	68f8      	ldr	r0, [r7, #12]
 80018ca:	f7fe fc89 	bl	80001e0 <strlen>
 80018ce:	6438      	str	r0, [r7, #64]	; 0x40
                sprintf(&path[i], "/%s", fno.fname);
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018d4:	4413      	add	r3, r2
 80018d6:	4a26      	ldr	r2, [pc, #152]	; (8001970 <sd_card_scan_file+0x114>)
 80018d8:	4926      	ldr	r1, [pc, #152]	; (8001974 <sd_card_scan_file+0x118>)
 80018da:	4618      	mov	r0, r3
 80018dc:	f008 fd06 	bl	800a2ec <siprintf>
                sprintf((char*)(buffor_dirs + (*number_of_dirs)*16), "%s", path);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	011b      	lsls	r3, r3, #4
 80018e6:	461a      	mov	r2, r3
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	4413      	add	r3, r2
 80018ec:	68fa      	ldr	r2, [r7, #12]
 80018ee:	4922      	ldr	r1, [pc, #136]	; (8001978 <sd_card_scan_file+0x11c>)
 80018f0:	4618      	mov	r0, r3
 80018f2:	f008 fcfb 	bl	800a2ec <siprintf>
                (*number_of_dirs)++;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	3301      	adds	r3, #1
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	701a      	strb	r2, [r3, #0]
                res = sd_card_scan_file(path, NULL, NULL); /* Enter the directory */
 8001902:	2200      	movs	r2, #0
 8001904:	2100      	movs	r1, #0
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f7ff ffa8 	bl	800185c <sd_card_scan_file>
 800190c:	4603      	mov	r3, r0
 800190e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                if (res != STATUS_OK)
 8001912:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001916:	2b01      	cmp	r3, #1
 8001918:	d005      	beq.n	8001926 <sd_card_scan_file+0xca>
                    myprintf("Error!!! Scanning dir error: %d\n", res);
 800191a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800191e:	4619      	mov	r1, r3
 8001920:	4816      	ldr	r0, [pc, #88]	; (800197c <sd_card_scan_file+0x120>)
 8001922:	f7ff ff15 	bl	8001750 <myprintf>
                path[i] = 0;
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800192a:	4413      	add	r3, r2
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
 8001930:	e004      	b.n	800193c <sd_card_scan_file+0xe0>
            } else { /* It is a file. */
                myprintf("%s/%s\r\n", path, fno.fname);
 8001932:	4a0f      	ldr	r2, [pc, #60]	; (8001970 <sd_card_scan_file+0x114>)
 8001934:	68f9      	ldr	r1, [r7, #12]
 8001936:	4812      	ldr	r0, [pc, #72]	; (8001980 <sd_card_scan_file+0x124>)
 8001938:	f7ff ff0a 	bl	8001750 <myprintf>
            res = f_readdir(&dir, &fno); /* Read a directory item */
 800193c:	e7a1      	b.n	8001882 <sd_card_scan_file+0x26>
            }
        }
        f_closedir(&dir);
 800193e:	f107 0310 	add.w	r3, r7, #16
 8001942:	4618      	mov	r0, r3
 8001944:	f008 fb19 	bl	8009f7a <f_closedir>
    }

    if (res != FR_OK){
 8001948:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800194c:	2b00      	cmp	r3, #0
 800194e:	d007      	beq.n	8001960 <sd_card_scan_file+0x104>
        myprintf("Error!!! Scanning dir error: %d\n", res);
 8001950:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001954:	4619      	mov	r1, r3
 8001956:	4809      	ldr	r0, [pc, #36]	; (800197c <sd_card_scan_file+0x120>)
 8001958:	f7ff fefa 	bl	8001750 <myprintf>
        return STATUS_ERROR;
 800195c:	2302      	movs	r3, #2
 800195e:	e000      	b.n	8001962 <sd_card_scan_file+0x106>
    }
    else
        return STATUS_OK;
 8001960:	2301      	movs	r3, #1
}
 8001962:	4618      	mov	r0, r3
 8001964:	3748      	adds	r7, #72	; 0x48
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20001b44 	.word	0x20001b44
 8001970:	20001b4d 	.word	0x20001b4d
 8001974:	0800aed4 	.word	0x0800aed4
 8001978:	0800aed8 	.word	0x0800aed8
 800197c:	0800aedc 	.word	0x0800aedc
 8001980:	0800af00 	.word	0x0800af00

08001984 <sd_card_close>:

ret_status sd_card_close(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
    f_close(&fil);
 8001988:	4806      	ldr	r0, [pc, #24]	; (80019a4 <sd_card_close+0x20>)
 800198a:	f008 f850 	bl	8009a2e <f_close>
    f_mount(NULL, "", 0);
 800198e:	2200      	movs	r2, #0
 8001990:	4905      	ldr	r1, [pc, #20]	; (80019a8 <sd_card_close+0x24>)
 8001992:	2000      	movs	r0, #0
 8001994:	f007 fc8a 	bl	80092ac <f_mount>
    myprintf("\r\nSD card is UNMOUNTED\r\n");
 8001998:	4804      	ldr	r0, [pc, #16]	; (80019ac <sd_card_close+0x28>)
 800199a:	f7ff fed9 	bl	8001750 <myprintf>
    return STATUS_ERROR;
 800199e:	2302      	movs	r3, #2
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20001810 	.word	0x20001810
 80019a8:	0800ae58 	.word	0x0800ae58
 80019ac:	0800af08 	.word	0x0800af08

080019b0 <sd_card_read_data>:

ret_status sd_card_read_data(char *path, uint8_t *data, struct layers_struct *layers, uint8_t *number_of_images, uint8_t *speed_of_animation)
{
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	f5ad 7d33 	sub.w	sp, sp, #716	; 0x2cc
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	f507 7432 	add.w	r4, r7, #712	; 0x2c8
 80019bc:	f5a4 742f 	sub.w	r4, r4, #700	; 0x2bc
 80019c0:	6020      	str	r0, [r4, #0]
 80019c2:	f507 7032 	add.w	r0, r7, #712	; 0x2c8
 80019c6:	f5a0 7030 	sub.w	r0, r0, #704	; 0x2c0
 80019ca:	6001      	str	r1, [r0, #0]
 80019cc:	f507 7132 	add.w	r1, r7, #712	; 0x2c8
 80019d0:	f5a1 7131 	sub.w	r1, r1, #708	; 0x2c4
 80019d4:	600a      	str	r2, [r1, #0]
 80019d6:	f507 7232 	add.w	r2, r7, #712	; 0x2c8
 80019da:	f5a2 7232 	sub.w	r2, r2, #712	; 0x2c8
 80019de:	6013      	str	r3, [r2, #0]
    FIL file;
    UINT br;
    char name[20] = { 0 };
 80019e0:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80019e4:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	3304      	adds	r3, #4
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	605a      	str	r2, [r3, #4]
 80019f4:	609a      	str	r2, [r3, #8]
 80019f6:	60da      	str	r2, [r3, #12]

    // #### READING CONGFIGURATION
    sprintf((char*)name, "%s//%s", (char*)path, "CONFIG~1.txt");
 80019f8:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80019fc:	f5a3 722f 	sub.w	r2, r3, #700	; 0x2bc
 8001a00:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8001a04:	4bbd      	ldr	r3, [pc, #756]	; (8001cfc <sd_card_read_data+0x34c>)
 8001a06:	6812      	ldr	r2, [r2, #0]
 8001a08:	49bd      	ldr	r1, [pc, #756]	; (8001d00 <sd_card_read_data+0x350>)
 8001a0a:	f008 fc6f 	bl	800a2ec <siprintf>
    myprintf("start reading file: %s\r\n", name);
 8001a0e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001a12:	4619      	mov	r1, r3
 8001a14:	48bb      	ldr	r0, [pc, #748]	; (8001d04 <sd_card_read_data+0x354>)
 8001a16:	f7ff fe9b 	bl	8001750 <myprintf>
    fres = f_open(&file, name, FA_READ);
 8001a1a:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8001a1e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001a22:	2201      	movs	r2, #1
 8001a24:	4618      	mov	r0, r3
 8001a26:	f007 fc87 	bl	8009338 <f_open>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4bb6      	ldr	r3, [pc, #728]	; (8001d08 <sd_card_read_data+0x358>)
 8001a30:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK) {
 8001a32:	4bb5      	ldr	r3, [pc, #724]	; (8001d08 <sd_card_read_data+0x358>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d007      	beq.n	8001a4a <sd_card_read_data+0x9a>
        myprintf("f_open error (%i)\r\n", fres);
 8001a3a:	4bb3      	ldr	r3, [pc, #716]	; (8001d08 <sd_card_read_data+0x358>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	4619      	mov	r1, r3
 8001a40:	48b2      	ldr	r0, [pc, #712]	; (8001d0c <sd_card_read_data+0x35c>)
 8001a42:	f7ff fe85 	bl	8001750 <myprintf>
        return STATUS_ERROR;
 8001a46:	2302      	movs	r3, #2
 8001a48:	e377      	b.n	800213a <sd_card_read_data+0x78a>
    }

    UINT num = 0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4

    uint8_t isComment = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	f887 32c3 	strb.w	r3, [r7, #707]	; 0x2c3
    char ch;
    TCHAR buffor[32] = {0};
 8001a56:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001a5a:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	3304      	adds	r3, #4
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	611a      	str	r2, [r3, #16]
 8001a70:	615a      	str	r2, [r3, #20]
 8001a72:	619a      	str	r2, [r3, #24]
    while(!f_eof(&file)){
 8001a74:	e233      	b.n	8001ede <sd_card_read_data+0x52e>
        fres = f_read(&file, &ch, 1, &br);
 8001a76:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001a7a:	f107 015b 	add.w	r1, r7, #91	; 0x5b
 8001a7e:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001a82:	2201      	movs	r2, #1
 8001a84:	f007 fe16 	bl	80096b4 <f_read>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b9e      	ldr	r3, [pc, #632]	; (8001d08 <sd_card_read_data+0x358>)
 8001a8e:	701a      	strb	r2, [r3, #0]
        if (FR_OK != fres) {
 8001a90:	4b9d      	ldr	r3, [pc, #628]	; (8001d08 <sd_card_read_data+0x358>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d007      	beq.n	8001aa8 <sd_card_read_data+0xf8>
            myprintf("f_read error (%i)\r\n", fres);
 8001a98:	4b9b      	ldr	r3, [pc, #620]	; (8001d08 <sd_card_read_data+0x358>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	489c      	ldr	r0, [pc, #624]	; (8001d10 <sd_card_read_data+0x360>)
 8001aa0:	f7ff fe56 	bl	8001750 <myprintf>
            return STATUS_ERROR;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	e348      	b.n	800213a <sd_card_read_data+0x78a>
        }

        if('\n' == ch){
 8001aa8:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001aac:	f2a3 236d 	subw	r3, r3, #621	; 0x26d
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b0a      	cmp	r3, #10
 8001ab4:	d103      	bne.n	8001abe <sd_card_read_data+0x10e>
            isComment = 0;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	f887 32c3 	strb.w	r3, [r7, #707]	; 0x2c3
            continue;
 8001abc:	e20f      	b.n	8001ede <sd_card_read_data+0x52e>
        }
        if(isComment) continue;
 8001abe:	f897 32c3 	ldrb.w	r3, [r7, #707]	; 0x2c3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d000      	beq.n	8001ac8 <sd_card_read_data+0x118>
 8001ac6:	e20a      	b.n	8001ede <sd_card_read_data+0x52e>
        if('#' == ch){
 8001ac8:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001acc:	f2a3 236d 	subw	r3, r3, #621	; 0x26d
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2b23      	cmp	r3, #35	; 0x23
 8001ad4:	d103      	bne.n	8001ade <sd_card_read_data+0x12e>
            isComment = 1;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	f887 32c3 	strb.w	r3, [r7, #707]	; 0x2c3
            continue;
 8001adc:	e1ff      	b.n	8001ede <sd_card_read_data+0x52e>
        }
        // Check speed of animation
        if('S' == ch){
 8001ade:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001ae2:	f2a3 236d 	subw	r3, r3, #621	; 0x26d
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b53      	cmp	r3, #83	; 0x53
 8001aea:	f040 8099 	bne.w	8001c20 <sd_card_read_data+0x270>
            uint8_t length_of_line = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	f887 32c2 	strb.w	r3, [r7, #706]	; 0x2c2
            uint8_t position_of_char = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f887 32c1 	strb.w	r3, [r7, #705]	; 0x2c1
            char c = 0;
 8001afa:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001afe:	f2a3 2391 	subw	r3, r3, #657	; 0x291
 8001b02:	2200      	movs	r2, #0
 8001b04:	701a      	strb	r2, [r3, #0]
            while(';' != c){
 8001b06:	e028      	b.n	8001b5a <sd_card_read_data+0x1aa>
                length_of_line++;
 8001b08:	f897 32c2 	ldrb.w	r3, [r7, #706]	; 0x2c2
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	f887 32c2 	strb.w	r3, [r7, #706]	; 0x2c2

                if('=' == c) position_of_char = length_of_line;
 8001b12:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001b16:	f2a3 2391 	subw	r3, r3, #657	; 0x291
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b3d      	cmp	r3, #61	; 0x3d
 8001b1e:	d103      	bne.n	8001b28 <sd_card_read_data+0x178>
 8001b20:	f897 32c2 	ldrb.w	r3, [r7, #706]	; 0x2c2
 8001b24:	f887 32c1 	strb.w	r3, [r7, #705]	; 0x2c1

                fres = f_read(&file, &c, 1, &br);
 8001b28:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001b2c:	f107 0137 	add.w	r1, r7, #55	; 0x37
 8001b30:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001b34:	2201      	movs	r2, #1
 8001b36:	f007 fdbd 	bl	80096b4 <f_read>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	4b72      	ldr	r3, [pc, #456]	; (8001d08 <sd_card_read_data+0x358>)
 8001b40:	701a      	strb	r2, [r3, #0]
                if (FR_OK != fres) {
 8001b42:	4b71      	ldr	r3, [pc, #452]	; (8001d08 <sd_card_read_data+0x358>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d007      	beq.n	8001b5a <sd_card_read_data+0x1aa>
                    myprintf("f_read error (%i)\r\n", fres);
 8001b4a:	4b6f      	ldr	r3, [pc, #444]	; (8001d08 <sd_card_read_data+0x358>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	486f      	ldr	r0, [pc, #444]	; (8001d10 <sd_card_read_data+0x360>)
 8001b52:	f7ff fdfd 	bl	8001750 <myprintf>
                    return STATUS_ERROR;
 8001b56:	2302      	movs	r3, #2
 8001b58:	e2ef      	b.n	800213a <sd_card_read_data+0x78a>
            while(';' != c){
 8001b5a:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001b5e:	f2a3 2391 	subw	r3, r3, #657	; 0x291
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b3b      	cmp	r3, #59	; 0x3b
 8001b66:	d1cf      	bne.n	8001b08 <sd_card_read_data+0x158>
                }
            }
            f_lseek(&file, f_tell(&file)-length_of_line);
 8001b68:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001b6c:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001b70:	699a      	ldr	r2, [r3, #24]
 8001b72:	f897 32c2 	ldrb.w	r3, [r7, #706]	; 0x2c2
 8001b76:	1ad2      	subs	r2, r2, r3
 8001b78:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f007 ff7f 	bl	8009a82 <f_lseek>
            fres = f_read(&file, &buffor, length_of_line, &br);
 8001b84:	f897 22c2 	ldrb.w	r2, [r7, #706]	; 0x2c2
 8001b88:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001b8c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001b90:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001b94:	f007 fd8e 	bl	80096b4 <f_read>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	4b5a      	ldr	r3, [pc, #360]	; (8001d08 <sd_card_read_data+0x358>)
 8001b9e:	701a      	strb	r2, [r3, #0]
            if (FR_OK != fres) {
 8001ba0:	4b59      	ldr	r3, [pc, #356]	; (8001d08 <sd_card_read_data+0x358>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d007      	beq.n	8001bb8 <sd_card_read_data+0x208>
                myprintf("f_read error (%i)\r\n", fres);
 8001ba8:	4b57      	ldr	r3, [pc, #348]	; (8001d08 <sd_card_read_data+0x358>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	4619      	mov	r1, r3
 8001bae:	4858      	ldr	r0, [pc, #352]	; (8001d10 <sd_card_read_data+0x360>)
 8001bb0:	f7ff fdce 	bl	8001750 <myprintf>
                return STATUS_ERROR;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	e2c0      	b.n	800213a <sd_card_read_data+0x78a>
            }
            char buffor_speed[3] = {0};
 8001bb8:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001bbc:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 8001bc0:	4a54      	ldr	r2, [pc, #336]	; (8001d14 <sd_card_read_data+0x364>)
 8001bc2:	8812      	ldrh	r2, [r2, #0]
 8001bc4:	801a      	strh	r2, [r3, #0]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	709a      	strb	r2, [r3, #2]
            buffor_speed[2] = '\0';
 8001bca:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001bce:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	709a      	strb	r2, [r3, #2]
            if('=' != buffor[4]){
 8001bd6:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001bda:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8001bde:	791b      	ldrb	r3, [r3, #4]
 8001be0:	2b3d      	cmp	r3, #61	; 0x3d
 8001be2:	d004      	beq.n	8001bee <sd_card_read_data+0x23e>
                myprintf("Wrong format of SPEED in configuration.txt");
 8001be4:	484c      	ldr	r0, [pc, #304]	; (8001d18 <sd_card_read_data+0x368>)
 8001be6:	f7ff fdb3 	bl	8001750 <myprintf>
                return STATUS_ERROR;
 8001bea:	2302      	movs	r3, #2
 8001bec:	e2a5      	b.n	800213a <sd_card_read_data+0x78a>
            }
            strncpy(buffor_speed, &buffor[5], length_of_line-position_of_char);
 8001bee:	f897 22c2 	ldrb.w	r2, [r7, #706]	; 0x2c2
 8001bf2:	f897 32c1 	ldrb.w	r3, [r7, #705]	; 0x2c1
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bfe:	1d59      	adds	r1, r3, #5
 8001c00:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c04:	4618      	mov	r0, r3
 8001c06:	f008 fb91 	bl	800a32c <strncpy>
            *speed_of_animation = (uint8_t)atoi(buffor_speed);
 8001c0a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f008 fb27 	bl	800a262 <atoi>
 8001c14:	4603      	mov	r3, r0
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 8001c1c:	701a      	strb	r2, [r3, #0]
 8001c1e:	e15e      	b.n	8001ede <sd_card_read_data+0x52e>
            continue;
        }
        // Check number of images in animation
        if('N' == ch){
 8001c20:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001c24:	f2a3 236d 	subw	r3, r3, #621	; 0x26d
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b4e      	cmp	r3, #78	; 0x4e
 8001c2c:	f040 80ae 	bne.w	8001d8c <sd_card_read_data+0x3dc>
            uint8_t length_of_line = 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	f887 32c0 	strb.w	r3, [r7, #704]	; 0x2c0
            uint8_t position_of_char = 0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	f887 32bf 	strb.w	r3, [r7, #703]	; 0x2bf
            char c = 0;
 8001c3c:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001c40:	f2a3 2395 	subw	r3, r3, #661	; 0x295
 8001c44:	2200      	movs	r2, #0
 8001c46:	701a      	strb	r2, [r3, #0]
            while(';' != c){
 8001c48:	e028      	b.n	8001c9c <sd_card_read_data+0x2ec>
                length_of_line++;
 8001c4a:	f897 32c0 	ldrb.w	r3, [r7, #704]	; 0x2c0
 8001c4e:	3301      	adds	r3, #1
 8001c50:	f887 32c0 	strb.w	r3, [r7, #704]	; 0x2c0

                if('=' == c) position_of_char = length_of_line;
 8001c54:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001c58:	f2a3 2395 	subw	r3, r3, #661	; 0x295
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b3d      	cmp	r3, #61	; 0x3d
 8001c60:	d103      	bne.n	8001c6a <sd_card_read_data+0x2ba>
 8001c62:	f897 32c0 	ldrb.w	r3, [r7, #704]	; 0x2c0
 8001c66:	f887 32bf 	strb.w	r3, [r7, #703]	; 0x2bf

                fres = f_read(&file, &c, 1, &br);
 8001c6a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001c6e:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001c72:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001c76:	2201      	movs	r2, #1
 8001c78:	f007 fd1c 	bl	80096b4 <f_read>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	461a      	mov	r2, r3
 8001c80:	4b21      	ldr	r3, [pc, #132]	; (8001d08 <sd_card_read_data+0x358>)
 8001c82:	701a      	strb	r2, [r3, #0]
                if (FR_OK != fres) {
 8001c84:	4b20      	ldr	r3, [pc, #128]	; (8001d08 <sd_card_read_data+0x358>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d007      	beq.n	8001c9c <sd_card_read_data+0x2ec>
                    myprintf("f_read error (%i)\r\n", fres);
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <sd_card_read_data+0x358>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	4619      	mov	r1, r3
 8001c92:	481f      	ldr	r0, [pc, #124]	; (8001d10 <sd_card_read_data+0x360>)
 8001c94:	f7ff fd5c 	bl	8001750 <myprintf>
                    return STATUS_ERROR;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	e24e      	b.n	800213a <sd_card_read_data+0x78a>
            while(';' != c){
 8001c9c:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001ca0:	f2a3 2395 	subw	r3, r3, #661	; 0x295
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b3b      	cmp	r3, #59	; 0x3b
 8001ca8:	d1cf      	bne.n	8001c4a <sd_card_read_data+0x29a>
                }
            }
            f_lseek(&file, f_tell(&file)-length_of_line);
 8001caa:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001cae:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001cb2:	699a      	ldr	r2, [r3, #24]
 8001cb4:	f897 32c0 	ldrb.w	r3, [r7, #704]	; 0x2c0
 8001cb8:	1ad2      	subs	r2, r2, r3
 8001cba:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001cbe:	4611      	mov	r1, r2
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f007 fede 	bl	8009a82 <f_lseek>
            fres = f_read(&file, &buffor, length_of_line, &br);
 8001cc6:	f897 22c0 	ldrb.w	r2, [r7, #704]	; 0x2c0
 8001cca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001cce:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001cd2:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001cd6:	f007 fced 	bl	80096b4 <f_read>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <sd_card_read_data+0x358>)
 8001ce0:	701a      	strb	r2, [r3, #0]
            if (FR_OK != fres) {
 8001ce2:	4b09      	ldr	r3, [pc, #36]	; (8001d08 <sd_card_read_data+0x358>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d018      	beq.n	8001d1c <sd_card_read_data+0x36c>
                myprintf("f_read error (%i)\r\n", fres);
 8001cea:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <sd_card_read_data+0x358>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4807      	ldr	r0, [pc, #28]	; (8001d10 <sd_card_read_data+0x360>)
 8001cf2:	f7ff fd2d 	bl	8001750 <myprintf>
                return STATUS_ERROR;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e21f      	b.n	800213a <sd_card_read_data+0x78a>
 8001cfa:	bf00      	nop
 8001cfc:	0800af24 	.word	0x0800af24
 8001d00:	0800af34 	.word	0x0800af34
 8001d04:	0800af3c 	.word	0x0800af3c
 8001d08:	20001a40 	.word	0x20001a40
 8001d0c:	0800af58 	.word	0x0800af58
 8001d10:	0800af6c 	.word	0x0800af6c
 8001d14:	0800b01c 	.word	0x0800b01c
 8001d18:	0800af80 	.word	0x0800af80
            }
            char buffor_number_of_image[3] = {0};
 8001d1c:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001d20:	f5a3 7326 	sub.w	r3, r3, #664	; 0x298
 8001d24:	4ab9      	ldr	r2, [pc, #740]	; (800200c <sd_card_read_data+0x65c>)
 8001d26:	8812      	ldrh	r2, [r2, #0]
 8001d28:	801a      	strh	r2, [r3, #0]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	709a      	strb	r2, [r3, #2]
            buffor_number_of_image[2] = '\0';
 8001d2e:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001d32:	f5a3 7326 	sub.w	r3, r3, #664	; 0x298
 8001d36:	2200      	movs	r2, #0
 8001d38:	709a      	strb	r2, [r3, #2]
            if('=' != buffor[15]){
 8001d3a:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001d3e:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8001d42:	7bdb      	ldrb	r3, [r3, #15]
 8001d44:	2b3d      	cmp	r3, #61	; 0x3d
 8001d46:	d004      	beq.n	8001d52 <sd_card_read_data+0x3a2>
                myprintf("Wrong format of NUMBER_OF_IMAGES in configuration.txt");
 8001d48:	48b1      	ldr	r0, [pc, #708]	; (8002010 <sd_card_read_data+0x660>)
 8001d4a:	f7ff fd01 	bl	8001750 <myprintf>
                return STATUS_ERROR;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	e1f3      	b.n	800213a <sd_card_read_data+0x78a>
            }
            strncpy(buffor_number_of_image, &buffor[16], length_of_line-position_of_char);
 8001d52:	f897 22c0 	ldrb.w	r2, [r7, #704]	; 0x2c0
 8001d56:	f897 32bf 	ldrb.w	r3, [r7, #703]	; 0x2bf
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001d62:	f103 0110 	add.w	r1, r3, #16
 8001d66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f008 fade 	bl	800a32c <strncpy>
            *number_of_images = (uint8_t)atoi(buffor_number_of_image);
 8001d70:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d74:	4618      	mov	r0, r3
 8001d76:	f008 fa74 	bl	800a262 <atoi>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001d82:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	701a      	strb	r2, [r3, #0]
 8001d8a:	e0a8      	b.n	8001ede <sd_card_read_data+0x52e>
            continue;
        }


        // Check what image should show on the property layer
        if('L' == ch){
 8001d8c:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001d90:	f2a3 236d 	subw	r3, r3, #621	; 0x26d
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	2b4c      	cmp	r3, #76	; 0x4c
 8001d98:	f040 80a1 	bne.w	8001ede <sd_card_read_data+0x52e>
            uint8_t length = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f887 32be 	strb.w	r3, [r7, #702]	; 0x2be
            char c = 0;
 8001da2:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001da6:	f2a3 2399 	subw	r3, r3, #665	; 0x299
 8001daa:	2200      	movs	r2, #0
 8001dac:	701a      	strb	r2, [r3, #0]
            while(';' != c){
 8001dae:	e01d      	b.n	8001dec <sd_card_read_data+0x43c>
                length++;
 8001db0:	f897 32be 	ldrb.w	r3, [r7, #702]	; 0x2be
 8001db4:	3301      	adds	r3, #1
 8001db6:	f887 32be 	strb.w	r3, [r7, #702]	; 0x2be
                fres = f_read(&file, &c, 1, &br);
 8001dba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001dbe:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 8001dc2:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f007 fc74 	bl	80096b4 <f_read>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	461a      	mov	r2, r3
 8001dd0:	4b90      	ldr	r3, [pc, #576]	; (8002014 <sd_card_read_data+0x664>)
 8001dd2:	701a      	strb	r2, [r3, #0]
                if (fres != FR_OK) {
 8001dd4:	4b8f      	ldr	r3, [pc, #572]	; (8002014 <sd_card_read_data+0x664>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d007      	beq.n	8001dec <sd_card_read_data+0x43c>
                    myprintf("f_read error (%i)\r\n", fres);
 8001ddc:	4b8d      	ldr	r3, [pc, #564]	; (8002014 <sd_card_read_data+0x664>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	4619      	mov	r1, r3
 8001de2:	488d      	ldr	r0, [pc, #564]	; (8002018 <sd_card_read_data+0x668>)
 8001de4:	f7ff fcb4 	bl	8001750 <myprintf>
                    return STATUS_ERROR;
 8001de8:	2302      	movs	r3, #2
 8001dea:	e1a6      	b.n	800213a <sd_card_read_data+0x78a>
            while(';' != c){
 8001dec:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001df0:	f2a3 2399 	subw	r3, r3, #665	; 0x299
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b3b      	cmp	r3, #59	; 0x3b
 8001df8:	d1da      	bne.n	8001db0 <sd_card_read_data+0x400>
                }
            }
            f_lseek(&file, f_tell(&file)-length);
 8001dfa:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001dfe:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001e02:	699a      	ldr	r2, [r3, #24]
 8001e04:	f897 32be 	ldrb.w	r3, [r7, #702]	; 0x2be
 8001e08:	1ad2      	subs	r2, r2, r3
 8001e0a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e0e:	4611      	mov	r1, r2
 8001e10:	4618      	mov	r0, r3
 8001e12:	f007 fe36 	bl	8009a82 <f_lseek>
            fres = f_read(&file, &buffor, length, &br);
 8001e16:	f897 22be 	ldrb.w	r2, [r7, #702]	; 0x2be
 8001e1a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001e1e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001e22:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001e26:	f007 fc45 	bl	80096b4 <f_read>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b79      	ldr	r3, [pc, #484]	; (8002014 <sd_card_read_data+0x664>)
 8001e30:	701a      	strb	r2, [r3, #0]
            if (fres != FR_OK) {
 8001e32:	4b78      	ldr	r3, [pc, #480]	; (8002014 <sd_card_read_data+0x664>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d007      	beq.n	8001e4a <sd_card_read_data+0x49a>
                myprintf("f_read error (%i)\r\n", fres);
 8001e3a:	4b76      	ldr	r3, [pc, #472]	; (8002014 <sd_card_read_data+0x664>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4875      	ldr	r0, [pc, #468]	; (8002018 <sd_card_read_data+0x668>)
 8001e42:	f7ff fc85 	bl	8001750 <myprintf>
                return STATUS_ERROR;
 8001e46:	2302      	movs	r3, #2
 8001e48:	e177      	b.n	800213a <sd_card_read_data+0x78a>
            }
            int i = 7;
 8001e4a:	2307      	movs	r3, #7
 8001e4c:	f8c7 32b8 	str.w	r3, [r7, #696]	; 0x2b8
            int count = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
            while(length > i){
 8001e56:	e026      	b.n	8001ea6 <sd_card_read_data+0x4f6>
                layers[num].values[count] = atoi(&buffor[i]);
 8001e58:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001e5c:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8001e60:	4413      	add	r3, r2
 8001e62:	4618      	mov	r0, r3
 8001e64:	f008 f9fd 	bl	800a262 <atoi>
 8001e68:	4601      	mov	r1, r0
 8001e6a:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 8001e6e:	4613      	mov	r3, r2
 8001e70:	011b      	lsls	r3, r3, #4
 8001e72:	4413      	add	r3, r2
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	461a      	mov	r2, r3
 8001e78:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001e7c:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	441a      	add	r2, r3
 8001e84:	b2c9      	uxtb	r1, r1
 8001e86:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8001e8a:	4413      	add	r3, r2
 8001e8c:	3302      	adds	r3, #2
 8001e8e:	460a      	mov	r2, r1
 8001e90:	701a      	strb	r2, [r3, #0]
                i+=2;
 8001e92:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8001e96:	3302      	adds	r3, #2
 8001e98:	f8c7 32b8 	str.w	r3, [r7, #696]	; 0x2b8
                count++;
 8001e9c:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
            while(length > i){
 8001ea6:	f897 32be 	ldrb.w	r3, [r7, #702]	; 0x2be
 8001eaa:	f8d7 22b8 	ldr.w	r2, [r7, #696]	; 0x2b8
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	dbd2      	blt.n	8001e58 <sd_card_read_data+0x4a8>
            }
            layers[num].count = count;
 8001eb2:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	011b      	lsls	r3, r3, #4
 8001eba:	4413      	add	r3, r2
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001ec4:	f5a3 7331 	sub.w	r3, r3, #708	; 0x2c4
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4413      	add	r3, r2
 8001ecc:	f8d7 22b4 	ldr.w	r2, [r7, #692]	; 0x2b4
 8001ed0:	b2d2      	uxtb	r2, r2
 8001ed2:	705a      	strb	r2, [r3, #1]
            num++;
 8001ed4:	f8d7 32c4 	ldr.w	r3, [r7, #708]	; 0x2c4
 8001ed8:	3301      	adds	r3, #1
 8001eda:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
    while(!f_eof(&file)){
 8001ede:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001ee2:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001ee6:	699a      	ldr	r2, [r3, #24]
 8001ee8:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001eec:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	f47f adbf 	bne.w	8001a76 <sd_card_read_data+0xc6>
        }

    }
    f_close(&file);
 8001ef8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001efc:	4618      	mov	r0, r3
 8001efe:	f007 fd96 	bl	8009a2e <f_close>

    // #### READING FILES
//    myprintf("Reading files with animation\r\n");
    for (uint8_t image = 0; image < *number_of_images; image++) {
 8001f02:	2300      	movs	r3, #0
 8001f04:	f887 32b3 	strb.w	r3, [r7, #691]	; 0x2b3
 8001f08:	e10b      	b.n	8002122 <sd_card_read_data+0x772>
        char name[20] = { 0 };
 8001f0a:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001f0e:	f5a3 732c 	sub.w	r3, r3, #688	; 0x2b0
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	3304      	adds	r3, #4
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
        sprintf((char*)name, "%s//%d.txt", (char*)path, image);
 8001f22:	f897 32b3 	ldrb.w	r3, [r7, #691]	; 0x2b3
 8001f26:	f507 7232 	add.w	r2, r7, #712	; 0x2c8
 8001f2a:	f5a2 722f 	sub.w	r2, r2, #700	; 0x2bc
 8001f2e:	f107 0018 	add.w	r0, r7, #24
 8001f32:	6812      	ldr	r2, [r2, #0]
 8001f34:	4939      	ldr	r1, [pc, #228]	; (800201c <sd_card_read_data+0x66c>)
 8001f36:	f008 f9d9 	bl	800a2ec <siprintf>

		fres = f_open(&file, name, FA_READ);
 8001f3a:	f107 0118 	add.w	r1, r7, #24
 8001f3e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001f42:	2201      	movs	r2, #1
 8001f44:	4618      	mov	r0, r3
 8001f46:	f007 f9f7 	bl	8009338 <f_open>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4b31      	ldr	r3, [pc, #196]	; (8002014 <sd_card_read_data+0x664>)
 8001f50:	701a      	strb	r2, [r3, #0]
		if (fres != FR_OK) {
 8001f52:	4b30      	ldr	r3, [pc, #192]	; (8002014 <sd_card_read_data+0x664>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d007      	beq.n	8001f6a <sd_card_read_data+0x5ba>
			myprintf("f_open error (%i)\r\n", fres);
 8001f5a:	4b2e      	ldr	r3, [pc, #184]	; (8002014 <sd_card_read_data+0x664>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	4619      	mov	r1, r3
 8001f60:	482f      	ldr	r0, [pc, #188]	; (8002020 <sd_card_read_data+0x670>)
 8001f62:	f7ff fbf5 	bl	8001750 <myprintf>
			return STATUS_ERROR;
 8001f66:	2302      	movs	r3, #2
 8001f68:	e0e7      	b.n	800213a <sd_card_read_data+0x78a>
		}

        UINT num = 0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
        int i = 0;
 8001f70:	2300      	movs	r3, #0
 8001f72:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
        int j = 0;
 8001f76:	2300      	movs	r3, #0
 8001f78:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
        while(i < 256){
 8001f7c:	e0bc      	b.n	80020f8 <sd_card_read_data+0x748>
            num = 1;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
            TCHAR c[2] = {0};
 8001f84:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001f88:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	801a      	strh	r2, [r3, #0]
            TCHAR string[4] = {0};
 8001f90:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001f94:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]

            fres = f_read(&file, c, 1, &br);
 8001f9c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001fa0:	f107 0114 	add.w	r1, r7, #20
 8001fa4:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001fa8:	2201      	movs	r2, #1
 8001faa:	f007 fb83 	bl	80096b4 <f_read>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4b18      	ldr	r3, [pc, #96]	; (8002014 <sd_card_read_data+0x664>)
 8001fb4:	701a      	strb	r2, [r3, #0]
            if (fres != FR_OK) {
 8001fb6:	4b17      	ldr	r3, [pc, #92]	; (8002014 <sd_card_read_data+0x664>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d032      	beq.n	8002024 <sd_card_read_data+0x674>
                myprintf("f_read error (%i)\r\n", fres);
 8001fbe:	4b15      	ldr	r3, [pc, #84]	; (8002014 <sd_card_read_data+0x664>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4814      	ldr	r0, [pc, #80]	; (8002018 <sd_card_read_data+0x668>)
 8001fc6:	f7ff fbc3 	bl	8001750 <myprintf>
                return STATUS_ERROR;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	e0b5      	b.n	800213a <sd_card_read_data+0x78a>
            }
            while(',' != c[0]){
                num++;
 8001fce:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
                fres = f_read(&file, c, 1, &br);
 8001fd8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001fdc:	f107 0114 	add.w	r1, r7, #20
 8001fe0:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f007 fb65 	bl	80096b4 <f_read>
 8001fea:	4603      	mov	r3, r0
 8001fec:	461a      	mov	r2, r3
 8001fee:	4b09      	ldr	r3, [pc, #36]	; (8002014 <sd_card_read_data+0x664>)
 8001ff0:	701a      	strb	r2, [r3, #0]
                if (fres != FR_OK) {
 8001ff2:	4b08      	ldr	r3, [pc, #32]	; (8002014 <sd_card_read_data+0x664>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d014      	beq.n	8002024 <sd_card_read_data+0x674>
                    myprintf("f_read error (%i)\r\n", fres);
 8001ffa:	4b06      	ldr	r3, [pc, #24]	; (8002014 <sd_card_read_data+0x664>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	4619      	mov	r1, r3
 8002000:	4805      	ldr	r0, [pc, #20]	; (8002018 <sd_card_read_data+0x668>)
 8002002:	f7ff fba5 	bl	8001750 <myprintf>
                    return STATUS_ERROR;
 8002006:	2302      	movs	r3, #2
 8002008:	e075      	b.n	80020f6 <sd_card_read_data+0x746>
 800200a:	bf00      	nop
 800200c:	0800b01c 	.word	0x0800b01c
 8002010:	0800afac 	.word	0x0800afac
 8002014:	20001a40 	.word	0x20001a40
 8002018:	0800af6c 	.word	0x0800af6c
 800201c:	0800afe4 	.word	0x0800afe4
 8002020:	0800af58 	.word	0x0800af58
            while(',' != c[0]){
 8002024:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002028:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b2c      	cmp	r3, #44	; 0x2c
 8002030:	d1cd      	bne.n	8001fce <sd_card_read_data+0x61e>
                }
            }
            f_lseek(&file, f_tell(&file)-num);
 8002032:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002036:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 800203a:	699a      	ldr	r2, [r3, #24]
 800203c:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8002040:	1ad2      	subs	r2, r2, r3
 8002042:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002046:	4611      	mov	r1, r2
 8002048:	4618      	mov	r0, r3
 800204a:	f007 fd1a 	bl	8009a82 <f_lseek>
            fres = f_read(&file, string, num-1, &br);
 800204e:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8002052:	1e5a      	subs	r2, r3, #1
 8002054:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002058:	f107 0110 	add.w	r1, r7, #16
 800205c:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8002060:	f007 fb28 	bl	80096b4 <f_read>
 8002064:	4603      	mov	r3, r0
 8002066:	461a      	mov	r2, r3
 8002068:	4b36      	ldr	r3, [pc, #216]	; (8002144 <sd_card_read_data+0x794>)
 800206a:	701a      	strb	r2, [r3, #0]
            if (fres != FR_OK) {
 800206c:	4b35      	ldr	r3, [pc, #212]	; (8002144 <sd_card_read_data+0x794>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d007      	beq.n	8002084 <sd_card_read_data+0x6d4>
                myprintf("f_read error (%i)\r\n", fres);
 8002074:	4b33      	ldr	r3, [pc, #204]	; (8002144 <sd_card_read_data+0x794>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	4619      	mov	r1, r3
 800207a:	4833      	ldr	r0, [pc, #204]	; (8002148 <sd_card_read_data+0x798>)
 800207c:	f7ff fb68 	bl	8001750 <myprintf>
                return STATUS_ERROR;
 8002080:	2302      	movs	r3, #2
 8002082:	e038      	b.n	80020f6 <sd_card_read_data+0x746>
            }
            f_lseek(&file, f_tell(&file)+1);
 8002084:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002088:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	1c5a      	adds	r2, r3, #1
 8002090:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002094:	4611      	mov	r1, r2
 8002096:	4618      	mov	r0, r3
 8002098:	f007 fcf3 	bl	8009a82 <f_lseek>
            *(data + image*256*3 + i*3 + j++) = atoi(string);
 800209c:	f107 0310 	add.w	r3, r7, #16
 80020a0:	4618      	mov	r0, r3
 80020a2:	f008 f8de 	bl	800a262 <atoi>
 80020a6:	f897 22b3 	ldrb.w	r2, [r7, #691]	; 0x2b3
 80020aa:	4613      	mov	r3, r2
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	4413      	add	r3, r2
 80020b0:	021b      	lsls	r3, r3, #8
 80020b2:	4619      	mov	r1, r3
 80020b4:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 80020b8:	4613      	mov	r3, r2
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	4413      	add	r3, r2
 80020be:	18ca      	adds	r2, r1, r3
 80020c0:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80020c4:	1c59      	adds	r1, r3, #1
 80020c6:	f8c7 12a4 	str.w	r1, [r7, #676]	; 0x2a4
 80020ca:	4413      	add	r3, r2
 80020cc:	f507 7232 	add.w	r2, r7, #712	; 0x2c8
 80020d0:	f5a2 7230 	sub.w	r2, r2, #704	; 0x2c0
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	4413      	add	r3, r2
 80020d8:	b2c2      	uxtb	r2, r0
 80020da:	701a      	strb	r2, [r3, #0]
            if(j>2){
 80020dc:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	dd09      	ble.n	80020f8 <sd_card_read_data+0x748>
                j = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
                i++;
 80020ea:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 80020ee:	3301      	adds	r3, #1
 80020f0:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 80020f4:	e000      	b.n	80020f8 <sd_card_read_data+0x748>
			return STATUS_ERROR;
 80020f6:	e020      	b.n	800213a <sd_card_read_data+0x78a>
        while(i < 256){
 80020f8:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 80020fc:	2bff      	cmp	r3, #255	; 0xff
 80020fe:	f77f af3e 	ble.w	8001f7e <sd_card_read_data+0x5ce>
            }
        }
        f_close(&file);
 8002102:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002106:	4618      	mov	r0, r3
 8002108:	f007 fc91 	bl	8009a2e <f_close>
        myprintf("Reading file %s is completed successfully\n", name);
 800210c:	f107 0318 	add.w	r3, r7, #24
 8002110:	4619      	mov	r1, r3
 8002112:	480e      	ldr	r0, [pc, #56]	; (800214c <sd_card_read_data+0x79c>)
 8002114:	f7ff fb1c 	bl	8001750 <myprintf>
    for (uint8_t image = 0; image < *number_of_images; image++) {
 8002118:	f897 32b3 	ldrb.w	r3, [r7, #691]	; 0x2b3
 800211c:	3301      	adds	r3, #1
 800211e:	f887 32b3 	strb.w	r3, [r7, #691]	; 0x2b3
 8002122:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002126:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	f897 22b3 	ldrb.w	r2, [r7, #691]	; 0x2b3
 8002132:	429a      	cmp	r2, r3
 8002134:	f4ff aee9 	bcc.w	8001f0a <sd_card_read_data+0x55a>
    }
    return STATUS_OK;
 8002138:	2301      	movs	r3, #1
}
 800213a:	4618      	mov	r0, r3
 800213c:	f507 7733 	add.w	r7, r7, #716	; 0x2cc
 8002140:	46bd      	mov	sp, r7
 8002142:	bd90      	pop	{r4, r7, pc}
 8002144:	20001a40 	.word	0x20001a40
 8002148:	0800af6c 	.word	0x0800af6c
 800214c:	0800aff0 	.word	0x0800aff0

08002150 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	607b      	str	r3, [r7, #4]
 800215a:	4b10      	ldr	r3, [pc, #64]	; (800219c <HAL_MspInit+0x4c>)
 800215c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215e:	4a0f      	ldr	r2, [pc, #60]	; (800219c <HAL_MspInit+0x4c>)
 8002160:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002164:	6453      	str	r3, [r2, #68]	; 0x44
 8002166:	4b0d      	ldr	r3, [pc, #52]	; (800219c <HAL_MspInit+0x4c>)
 8002168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800216e:	607b      	str	r3, [r7, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	603b      	str	r3, [r7, #0]
 8002176:	4b09      	ldr	r3, [pc, #36]	; (800219c <HAL_MspInit+0x4c>)
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	4a08      	ldr	r2, [pc, #32]	; (800219c <HAL_MspInit+0x4c>)
 800217c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002180:	6413      	str	r3, [r2, #64]	; 0x40
 8002182:	4b06      	ldr	r3, [pc, #24]	; (800219c <HAL_MspInit+0x4c>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218a:	603b      	str	r3, [r7, #0]
 800218c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	40023800 	.word	0x40023800

080021a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08c      	sub	sp, #48	; 0x30
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a8:	f107 031c 	add.w	r3, r7, #28
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]
 80021b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a32      	ldr	r2, [pc, #200]	; (8002288 <HAL_SPI_MspInit+0xe8>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d12c      	bne.n	800221c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	61bb      	str	r3, [r7, #24]
 80021c6:	4b31      	ldr	r3, [pc, #196]	; (800228c <HAL_SPI_MspInit+0xec>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ca:	4a30      	ldr	r2, [pc, #192]	; (800228c <HAL_SPI_MspInit+0xec>)
 80021cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021d0:	6453      	str	r3, [r2, #68]	; 0x44
 80021d2:	4b2e      	ldr	r3, [pc, #184]	; (800228c <HAL_SPI_MspInit+0xec>)
 80021d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021da:	61bb      	str	r3, [r7, #24]
 80021dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
 80021e2:	4b2a      	ldr	r3, [pc, #168]	; (800228c <HAL_SPI_MspInit+0xec>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	4a29      	ldr	r2, [pc, #164]	; (800228c <HAL_SPI_MspInit+0xec>)
 80021e8:	f043 0301 	orr.w	r3, r3, #1
 80021ec:	6313      	str	r3, [r2, #48]	; 0x30
 80021ee:	4b27      	ldr	r3, [pc, #156]	; (800228c <HAL_SPI_MspInit+0xec>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	617b      	str	r3, [r7, #20]
 80021f8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80021fa:	23e0      	movs	r3, #224	; 0xe0
 80021fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002206:	2303      	movs	r3, #3
 8002208:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800220a:	2305      	movs	r3, #5
 800220c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220e:	f107 031c 	add.w	r3, r7, #28
 8002212:	4619      	mov	r1, r3
 8002214:	481e      	ldr	r0, [pc, #120]	; (8002290 <HAL_SPI_MspInit+0xf0>)
 8002216:	f001 fdad 	bl	8003d74 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800221a:	e030      	b.n	800227e <HAL_SPI_MspInit+0xde>
  else if(hspi->Instance==SPI3)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a1c      	ldr	r2, [pc, #112]	; (8002294 <HAL_SPI_MspInit+0xf4>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d12b      	bne.n	800227e <HAL_SPI_MspInit+0xde>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
 800222a:	4b18      	ldr	r3, [pc, #96]	; (800228c <HAL_SPI_MspInit+0xec>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	4a17      	ldr	r2, [pc, #92]	; (800228c <HAL_SPI_MspInit+0xec>)
 8002230:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002234:	6413      	str	r3, [r2, #64]	; 0x40
 8002236:	4b15      	ldr	r3, [pc, #84]	; (800228c <HAL_SPI_MspInit+0xec>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800223e:	613b      	str	r3, [r7, #16]
 8002240:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	4b11      	ldr	r3, [pc, #68]	; (800228c <HAL_SPI_MspInit+0xec>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	4a10      	ldr	r2, [pc, #64]	; (800228c <HAL_SPI_MspInit+0xec>)
 800224c:	f043 0302 	orr.w	r3, r3, #2
 8002250:	6313      	str	r3, [r2, #48]	; 0x30
 8002252:	4b0e      	ldr	r3, [pc, #56]	; (800228c <HAL_SPI_MspInit+0xec>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_CLK_Pin|LCD_DIN_Pin;
 800225e:	2328      	movs	r3, #40	; 0x28
 8002260:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002262:	2302      	movs	r3, #2
 8002264:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226a:	2303      	movs	r3, #3
 800226c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800226e:	2306      	movs	r3, #6
 8002270:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002272:	f107 031c 	add.w	r3, r7, #28
 8002276:	4619      	mov	r1, r3
 8002278:	4807      	ldr	r0, [pc, #28]	; (8002298 <HAL_SPI_MspInit+0xf8>)
 800227a:	f001 fd7b 	bl	8003d74 <HAL_GPIO_Init>
}
 800227e:	bf00      	nop
 8002280:	3730      	adds	r7, #48	; 0x30
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40013000 	.word	0x40013000
 800228c:	40023800 	.word	0x40023800
 8002290:	40020000 	.word	0x40020000
 8002294:	40003c00 	.word	0x40003c00
 8002298:	40020400 	.word	0x40020400

0800229c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a98      	ldr	r2, [pc, #608]	; (800250c <HAL_TIM_Base_MspInit+0x270>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d17c      	bne.n	80023a8 <HAL_TIM_Base_MspInit+0x10c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	4b97      	ldr	r3, [pc, #604]	; (8002510 <HAL_TIM_Base_MspInit+0x274>)
 80022b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b6:	4a96      	ldr	r2, [pc, #600]	; (8002510 <HAL_TIM_Base_MspInit+0x274>)
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	6453      	str	r3, [r2, #68]	; 0x44
 80022be:	4b94      	ldr	r3, [pc, #592]	; (8002510 <HAL_TIM_Base_MspInit+0x274>)
 80022c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 80022ca:	4b92      	ldr	r3, [pc, #584]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 80022cc:	4a92      	ldr	r2, [pc, #584]	; (8002518 <HAL_TIM_Base_MspInit+0x27c>)
 80022ce:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 80022d0:	4b90      	ldr	r3, [pc, #576]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 80022d2:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80022d6:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022d8:	4b8e      	ldr	r3, [pc, #568]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 80022da:	2240      	movs	r2, #64	; 0x40
 80022dc:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022de:	4b8d      	ldr	r3, [pc, #564]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80022e4:	4b8b      	ldr	r3, [pc, #556]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 80022e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022ea:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80022ec:	4b89      	ldr	r3, [pc, #548]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 80022ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022f2:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022f4:	4b87      	ldr	r3, [pc, #540]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 80022f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022fa:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 80022fc:	4b85      	ldr	r3, [pc, #532]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 80022fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002302:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002304:	4b83      	ldr	r3, [pc, #524]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 8002306:	2200      	movs	r2, #0
 8002308:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800230a:	4b82      	ldr	r3, [pc, #520]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 800230c:	2200      	movs	r2, #0
 800230e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002310:	4880      	ldr	r0, [pc, #512]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 8002312:	f001 f99d 	bl	8003650 <HAL_DMA_Init>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 800231c:	f7ff fa12 	bl	8001744 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a7c      	ldr	r2, [pc, #496]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 8002324:	625a      	str	r2, [r3, #36]	; 0x24
 8002326:	4a7b      	ldr	r2, [pc, #492]	; (8002514 <HAL_TIM_Base_MspInit+0x278>)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA2_Stream4;
 800232c:	4b7b      	ldr	r3, [pc, #492]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 800232e:	4a7c      	ldr	r2, [pc, #496]	; (8002520 <HAL_TIM_Base_MspInit+0x284>)
 8002330:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch4_trig_com.Init.Channel = DMA_CHANNEL_6;
 8002332:	4b7a      	ldr	r3, [pc, #488]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002334:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8002338:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800233a:	4b78      	ldr	r3, [pc, #480]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 800233c:	2240      	movs	r2, #64	; 0x40
 800233e:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8002340:	4b76      	ldr	r3, [pc, #472]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002342:	2200      	movs	r2, #0
 8002344:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8002346:	4b75      	ldr	r3, [pc, #468]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002348:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800234c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800234e:	4b73      	ldr	r3, [pc, #460]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002350:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002354:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002356:	4b71      	ldr	r3, [pc, #452]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002358:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800235c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 800235e:	4b6f      	ldr	r3, [pc, #444]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002360:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002364:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
 8002366:	4b6d      	ldr	r3, [pc, #436]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002368:	2200      	movs	r2, #0
 800236a:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800236c:	4b6b      	ldr	r3, [pc, #428]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 800236e:	2200      	movs	r2, #0
 8002370:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8002372:	486a      	ldr	r0, [pc, #424]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002374:	f001 f96c 	bl	8003650 <HAL_DMA_Init>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <HAL_TIM_Base_MspInit+0xe6>
    {
      Error_Handler();
 800237e:	f7ff f9e1 	bl	8001744 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a65      	ldr	r2, [pc, #404]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002386:	631a      	str	r2, [r3, #48]	; 0x30
 8002388:	4a64      	ldr	r2, [pc, #400]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a62      	ldr	r2, [pc, #392]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002392:	639a      	str	r2, [r3, #56]	; 0x38
 8002394:	4a61      	ldr	r2, [pc, #388]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a5f      	ldr	r2, [pc, #380]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 800239e:	635a      	str	r2, [r3, #52]	; 0x34
 80023a0:	4a5e      	ldr	r2, [pc, #376]	; (800251c <HAL_TIM_Base_MspInit+0x280>)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80023a6:	e0ac      	b.n	8002502 <HAL_TIM_Base_MspInit+0x266>
  else if(htim_base->Instance==TIM3)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a5d      	ldr	r2, [pc, #372]	; (8002524 <HAL_TIM_Base_MspInit+0x288>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	f040 80a7 	bne.w	8002502 <HAL_TIM_Base_MspInit+0x266>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023b4:	2300      	movs	r3, #0
 80023b6:	60bb      	str	r3, [r7, #8]
 80023b8:	4b55      	ldr	r3, [pc, #340]	; (8002510 <HAL_TIM_Base_MspInit+0x274>)
 80023ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023bc:	4a54      	ldr	r2, [pc, #336]	; (8002510 <HAL_TIM_Base_MspInit+0x274>)
 80023be:	f043 0302 	orr.w	r3, r3, #2
 80023c2:	6413      	str	r3, [r2, #64]	; 0x40
 80023c4:	4b52      	ldr	r3, [pc, #328]	; (8002510 <HAL_TIM_Base_MspInit+0x274>)
 80023c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	60bb      	str	r3, [r7, #8]
 80023ce:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 80023d0:	4b55      	ldr	r3, [pc, #340]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 80023d2:	4a56      	ldr	r2, [pc, #344]	; (800252c <HAL_TIM_Base_MspInit+0x290>)
 80023d4:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 80023d6:	4b54      	ldr	r3, [pc, #336]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 80023d8:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80023dc:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023de:	4b52      	ldr	r3, [pc, #328]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 80023e0:	2240      	movs	r2, #64	; 0x40
 80023e2:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80023e4:	4b50      	ldr	r3, [pc, #320]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80023ea:	4b4f      	ldr	r3, [pc, #316]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 80023ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023f0:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023f2:	4b4d      	ldr	r3, [pc, #308]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 80023f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023f8:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80023fa:	4b4b      	ldr	r3, [pc, #300]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 80023fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002400:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 8002402:	4b49      	ldr	r3, [pc, #292]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 8002404:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002408:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 800240a:	4b47      	ldr	r3, [pc, #284]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 800240c:	2200      	movs	r2, #0
 800240e:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002410:	4b45      	ldr	r3, [pc, #276]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 8002412:	2200      	movs	r2, #0
 8002414:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8002416:	4844      	ldr	r0, [pc, #272]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 8002418:	f001 f91a 	bl	8003650 <HAL_DMA_Init>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_TIM_Base_MspInit+0x18a>
      Error_Handler();
 8002422:	f7ff f98f 	bl	8001744 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a3f      	ldr	r2, [pc, #252]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 800242a:	625a      	str	r2, [r3, #36]	; 0x24
 800242c:	4a3e      	ldr	r2, [pc, #248]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a3c      	ldr	r2, [pc, #240]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 8002436:	639a      	str	r2, [r3, #56]	; 0x38
 8002438:	4a3b      	ldr	r2, [pc, #236]	; (8002528 <HAL_TIM_Base_MspInit+0x28c>)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 800243e:	4b3c      	ldr	r3, [pc, #240]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 8002440:	4a3c      	ldr	r2, [pc, #240]	; (8002534 <HAL_TIM_Base_MspInit+0x298>)
 8002442:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 8002444:	4b3a      	ldr	r3, [pc, #232]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 8002446:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800244a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800244c:	4b38      	ldr	r3, [pc, #224]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 800244e:	2240      	movs	r2, #64	; 0x40
 8002450:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002452:	4b37      	ldr	r3, [pc, #220]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 8002454:	2200      	movs	r2, #0
 8002456:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002458:	4b35      	ldr	r3, [pc, #212]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 800245a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800245e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002460:	4b33      	ldr	r3, [pc, #204]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 8002462:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002466:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002468:	4b31      	ldr	r3, [pc, #196]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 800246a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800246e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 8002470:	4b2f      	ldr	r3, [pc, #188]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 8002472:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002476:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002478:	4b2d      	ldr	r3, [pc, #180]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 800247a:	2200      	movs	r2, #0
 800247c:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800247e:	4b2c      	ldr	r3, [pc, #176]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 8002480:	2200      	movs	r2, #0
 8002482:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8002484:	482a      	ldr	r0, [pc, #168]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 8002486:	f001 f8e3 	bl	8003650 <HAL_DMA_Init>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <HAL_TIM_Base_MspInit+0x1f8>
      Error_Handler();
 8002490:	f7ff f958 	bl	8001744 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a26      	ldr	r2, [pc, #152]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 8002498:	629a      	str	r2, [r3, #40]	; 0x28
 800249a:	4a25      	ldr	r2, [pc, #148]	; (8002530 <HAL_TIM_Base_MspInit+0x294>)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 80024a0:	4b25      	ldr	r3, [pc, #148]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024a2:	4a26      	ldr	r2, [pc, #152]	; (800253c <HAL_TIM_Base_MspInit+0x2a0>)
 80024a4:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 80024a6:	4b24      	ldr	r3, [pc, #144]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024a8:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80024ac:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024ae:	4b22      	ldr	r3, [pc, #136]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024b0:	2240      	movs	r2, #64	; 0x40
 80024b2:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80024b4:	4b20      	ldr	r3, [pc, #128]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80024ba:	4b1f      	ldr	r3, [pc, #124]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024c0:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80024c2:	4b1d      	ldr	r3, [pc, #116]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024c8:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024ca:	4b1b      	ldr	r3, [pc, #108]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024d0:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 80024d2:	4b19      	ldr	r3, [pc, #100]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024d8:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80024da:	4b17      	ldr	r3, [pc, #92]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024e0:	4b15      	ldr	r3, [pc, #84]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 80024e6:	4814      	ldr	r0, [pc, #80]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024e8:	f001 f8b2 	bl	8003650 <HAL_DMA_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <HAL_TIM_Base_MspInit+0x25a>
      Error_Handler();
 80024f2:	f7ff f927 	bl	8001744 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a0f      	ldr	r2, [pc, #60]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80024fc:	4a0e      	ldr	r2, [pc, #56]	; (8002538 <HAL_TIM_Base_MspInit+0x29c>)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40010000 	.word	0x40010000
 8002510:	40023800 	.word	0x40023800
 8002514:	200001e4 	.word	0x200001e4
 8002518:	40026428 	.word	0x40026428
 800251c:	20000244 	.word	0x20000244
 8002520:	40026470 	.word	0x40026470
 8002524:	40000400 	.word	0x40000400
 8002528:	200002a4 	.word	0x200002a4
 800252c:	40026070 	.word	0x40026070
 8002530:	20000304 	.word	0x20000304
 8002534:	40026088 	.word	0x40026088
 8002538:	20000364 	.word	0x20000364
 800253c:	400260b8 	.word	0x400260b8

08002540 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b08a      	sub	sp, #40	; 0x28
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002548:	f107 0314 	add.w	r3, r7, #20
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	609a      	str	r2, [r3, #8]
 8002554:	60da      	str	r2, [r3, #12]
 8002556:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a33      	ldr	r2, [pc, #204]	; (800262c <HAL_TIM_MspPostInit+0xec>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d11f      	bne.n	80025a2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	613b      	str	r3, [r7, #16]
 8002566:	4b32      	ldr	r3, [pc, #200]	; (8002630 <HAL_TIM_MspPostInit+0xf0>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	4a31      	ldr	r2, [pc, #196]	; (8002630 <HAL_TIM_MspPostInit+0xf0>)
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	6313      	str	r3, [r2, #48]	; 0x30
 8002572:	4b2f      	ldr	r3, [pc, #188]	; (8002630 <HAL_TIM_MspPostInit+0xf0>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	613b      	str	r3, [r7, #16]
 800257c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 800257e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8002582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002584:	2302      	movs	r3, #2
 8002586:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258c:	2300      	movs	r3, #0
 800258e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002590:	2301      	movs	r3, #1
 8002592:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002594:	f107 0314 	add.w	r3, r7, #20
 8002598:	4619      	mov	r1, r3
 800259a:	4826      	ldr	r0, [pc, #152]	; (8002634 <HAL_TIM_MspPostInit+0xf4>)
 800259c:	f001 fbea 	bl	8003d74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80025a0:	e040      	b.n	8002624 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a24      	ldr	r2, [pc, #144]	; (8002638 <HAL_TIM_MspPostInit+0xf8>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d13b      	bne.n	8002624 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ac:	2300      	movs	r3, #0
 80025ae:	60fb      	str	r3, [r7, #12]
 80025b0:	4b1f      	ldr	r3, [pc, #124]	; (8002630 <HAL_TIM_MspPostInit+0xf0>)
 80025b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b4:	4a1e      	ldr	r2, [pc, #120]	; (8002630 <HAL_TIM_MspPostInit+0xf0>)
 80025b6:	f043 0302 	orr.w	r3, r3, #2
 80025ba:	6313      	str	r3, [r2, #48]	; 0x30
 80025bc:	4b1c      	ldr	r3, [pc, #112]	; (8002630 <HAL_TIM_MspPostInit+0xf0>)
 80025be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	60fb      	str	r3, [r7, #12]
 80025c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025c8:	2300      	movs	r3, #0
 80025ca:	60bb      	str	r3, [r7, #8]
 80025cc:	4b18      	ldr	r3, [pc, #96]	; (8002630 <HAL_TIM_MspPostInit+0xf0>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d0:	4a17      	ldr	r2, [pc, #92]	; (8002630 <HAL_TIM_MspPostInit+0xf0>)
 80025d2:	f043 0304 	orr.w	r3, r3, #4
 80025d6:	6313      	str	r3, [r2, #48]	; 0x30
 80025d8:	4b15      	ldr	r3, [pc, #84]	; (8002630 <HAL_TIM_MspPostInit+0xf0>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	60bb      	str	r3, [r7, #8]
 80025e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80025e4:	2301      	movs	r3, #1
 80025e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e8:	2302      	movs	r3, #2
 80025ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ec:	2300      	movs	r3, #0
 80025ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f0:	2300      	movs	r3, #0
 80025f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025f4:	2302      	movs	r3, #2
 80025f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f8:	f107 0314 	add.w	r3, r7, #20
 80025fc:	4619      	mov	r1, r3
 80025fe:	480f      	ldr	r0, [pc, #60]	; (800263c <HAL_TIM_MspPostInit+0xfc>)
 8002600:	f001 fbb8 	bl	8003d74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002604:	23c0      	movs	r3, #192	; 0xc0
 8002606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002608:	2302      	movs	r3, #2
 800260a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260c:	2300      	movs	r3, #0
 800260e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002610:	2300      	movs	r3, #0
 8002612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002614:	2302      	movs	r3, #2
 8002616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	4619      	mov	r1, r3
 800261e:	4808      	ldr	r0, [pc, #32]	; (8002640 <HAL_TIM_MspPostInit+0x100>)
 8002620:	f001 fba8 	bl	8003d74 <HAL_GPIO_Init>
}
 8002624:	bf00      	nop
 8002626:	3728      	adds	r7, #40	; 0x28
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40010000 	.word	0x40010000
 8002630:	40023800 	.word	0x40023800
 8002634:	40020000 	.word	0x40020000
 8002638:	40000400 	.word	0x40000400
 800263c:	40020400 	.word	0x40020400
 8002640:	40020800 	.word	0x40020800

08002644 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08a      	sub	sp, #40	; 0x28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	f107 0314 	add.w	r3, r7, #20
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a19      	ldr	r2, [pc, #100]	; (80026c8 <HAL_UART_MspInit+0x84>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d12b      	bne.n	80026be <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	4b18      	ldr	r3, [pc, #96]	; (80026cc <HAL_UART_MspInit+0x88>)
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	4a17      	ldr	r2, [pc, #92]	; (80026cc <HAL_UART_MspInit+0x88>)
 8002670:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002674:	6413      	str	r3, [r2, #64]	; 0x40
 8002676:	4b15      	ldr	r3, [pc, #84]	; (80026cc <HAL_UART_MspInit+0x88>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	4b11      	ldr	r3, [pc, #68]	; (80026cc <HAL_UART_MspInit+0x88>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	4a10      	ldr	r2, [pc, #64]	; (80026cc <HAL_UART_MspInit+0x88>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6313      	str	r3, [r2, #48]	; 0x30
 8002692:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <HAL_UART_MspInit+0x88>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800269e:	230c      	movs	r3, #12
 80026a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a2:	2302      	movs	r3, #2
 80026a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a6:	2300      	movs	r3, #0
 80026a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026aa:	2303      	movs	r3, #3
 80026ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026ae:	2307      	movs	r3, #7
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026b2:	f107 0314 	add.w	r3, r7, #20
 80026b6:	4619      	mov	r1, r3
 80026b8:	4805      	ldr	r0, [pc, #20]	; (80026d0 <HAL_UART_MspInit+0x8c>)
 80026ba:	f001 fb5b 	bl	8003d74 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026be:	bf00      	nop
 80026c0:	3728      	adds	r7, #40	; 0x28
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40004400 	.word	0x40004400
 80026cc:	40023800 	.word	0x40023800
 80026d0:	40020000 	.word	0x40020000

080026d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026d8:	e7fe      	b.n	80026d8 <NMI_Handler+0x4>

080026da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026da:	b480      	push	{r7}
 80026dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026de:	e7fe      	b.n	80026de <HardFault_Handler+0x4>

080026e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026e4:	e7fe      	b.n	80026e4 <MemManage_Handler+0x4>

080026e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026e6:	b480      	push	{r7}
 80026e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026ea:	e7fe      	b.n	80026ea <BusFault_Handler+0x4>

080026ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026f0:	e7fe      	b.n	80026f0 <UsageFault_Handler+0x4>

080026f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026f2:	b480      	push	{r7}
 80026f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002704:	bf00      	nop
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800270e:	b480      	push	{r7}
 8002710:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002712:	bf00      	nop
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002720:	f000 fe0e 	bl	8003340 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002724:	bf00      	nop
 8002726:	bd80      	pop	{r7, pc}

08002728 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_UP_Pin);
 800272c:	2002      	movs	r0, #2
 800272e:	f001 fcbf 	bl	80040b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}

08002736 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_MID_Pin);
 800273a:	2004      	movs	r0, #4
 800273c:	f001 fcb8 	bl	80040b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002740:	bf00      	nop
 8002742:	bd80      	pop	{r7, pc}

08002744 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_DOWN_Pin);
 8002748:	2008      	movs	r0, #8
 800274a:	f001 fcb1 	bl	80040b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800274e:	bf00      	nop
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8002758:	4802      	ldr	r0, [pc, #8]	; (8002764 <DMA1_Stream4_IRQHandler+0x10>)
 800275a:	f001 f8a1 	bl	80038a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	200002a4 	.word	0x200002a4

08002768 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 800276c:	4802      	ldr	r0, [pc, #8]	; (8002778 <DMA1_Stream5_IRQHandler+0x10>)
 800276e:	f001 f897 	bl	80038a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20000304 	.word	0x20000304

0800277c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8002780:	4802      	ldr	r0, [pc, #8]	; (800278c <DMA1_Stream7_IRQHandler+0x10>)
 8002782:	f001 f88d 	bl	80038a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000364 	.word	0x20000364

08002790 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002794:	4802      	ldr	r0, [pc, #8]	; (80027a0 <DMA2_Stream1_IRQHandler+0x10>)
 8002796:	f001 f883 	bl	80038a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	200001e4 	.word	0x200001e4

080027a4 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch4_trig_com);
 80027a8:	4802      	ldr	r0, [pc, #8]	; (80027b4 <DMA2_Stream4_IRQHandler+0x10>)
 80027aa:	f001 f879 	bl	80038a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80027ae:	bf00      	nop
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	20000244 	.word	0x20000244

080027b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027c0:	4a14      	ldr	r2, [pc, #80]	; (8002814 <_sbrk+0x5c>)
 80027c2:	4b15      	ldr	r3, [pc, #84]	; (8002818 <_sbrk+0x60>)
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027cc:	4b13      	ldr	r3, [pc, #76]	; (800281c <_sbrk+0x64>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d102      	bne.n	80027da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027d4:	4b11      	ldr	r3, [pc, #68]	; (800281c <_sbrk+0x64>)
 80027d6:	4a12      	ldr	r2, [pc, #72]	; (8002820 <_sbrk+0x68>)
 80027d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027da:	4b10      	ldr	r3, [pc, #64]	; (800281c <_sbrk+0x64>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4413      	add	r3, r2
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d207      	bcs.n	80027f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027e8:	f007 fd40 	bl	800a26c <__errno>
 80027ec:	4603      	mov	r3, r0
 80027ee:	220c      	movs	r2, #12
 80027f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027f2:	f04f 33ff 	mov.w	r3, #4294967295
 80027f6:	e009      	b.n	800280c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027f8:	4b08      	ldr	r3, [pc, #32]	; (800281c <_sbrk+0x64>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027fe:	4b07      	ldr	r3, [pc, #28]	; (800281c <_sbrk+0x64>)
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	4a05      	ldr	r2, [pc, #20]	; (800281c <_sbrk+0x64>)
 8002808:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800280a:	68fb      	ldr	r3, [r7, #12]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20018000 	.word	0x20018000
 8002818:	00000400 	.word	0x00000400
 800281c:	20001b5c 	.word	0x20001b5c
 8002820:	20001dc0 	.word	0x20001dc0

08002824 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <SystemInit+0x20>)
 800282a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800282e:	4a05      	ldr	r2, [pc, #20]	; (8002844 <SystemInit+0x20>)
 8002830:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002834:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <PCD8544_send>:
	{ 0x11, 0x1B, 0x04 },   // }
	{ 0x04, 0x06, 0x02 },   // ~
	{ 0x1F, 0x1F, 0x1F },   // delete
};

void PCD8544_send(unsigned char data) {
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	71fb      	strb	r3, [r7, #7]
    PCD8544_CE_LOW;
 8002852:	2200      	movs	r2, #0
 8002854:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002858:	4809      	ldr	r0, [pc, #36]	; (8002880 <PCD8544_send+0x38>)
 800285a:	f001 fc0f 	bl	800407c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, &data, 1, HAL_MAX_DELAY);
 800285e:	1df9      	adds	r1, r7, #7
 8002860:	f04f 33ff 	mov.w	r3, #4294967295
 8002864:	2201      	movs	r2, #1
 8002866:	4807      	ldr	r0, [pc, #28]	; (8002884 <PCD8544_send+0x3c>)
 8002868:	f002 f95b 	bl	8004b22 <HAL_SPI_Transmit>
    PCD8544_CE_HIGH;
 800286c:	2201      	movs	r2, #1
 800286e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002872:	4803      	ldr	r0, [pc, #12]	; (8002880 <PCD8544_send+0x38>)
 8002874:	f001 fc02 	bl	800407c <HAL_GPIO_WritePin>
}
 8002878:	bf00      	nop
 800287a:	3708      	adds	r7, #8
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40020000 	.word	0x40020000
 8002884:	200000fc 	.word	0x200000fc

08002888 <PCD8544_Pin>:

void PCD8544_Pin(PCD8544_Pin_t pin, PCD8544_State_t state) {
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	460a      	mov	r2, r1
 8002892:	71fb      	strb	r3, [r7, #7]
 8002894:	4613      	mov	r3, r2
 8002896:	71bb      	strb	r3, [r7, #6]
	switch (pin) {
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d002      	beq.n	80028a4 <PCD8544_Pin+0x1c>
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d00f      	beq.n	80028c2 <PCD8544_Pin+0x3a>
			    HAL_GPIO_WritePin(PCD8544_RST_PORT, PCD8544_RST_PIN, GPIO_PIN_SET);
			} else {
			    HAL_GPIO_WritePin(PCD8544_RST_PORT, PCD8544_RST_PIN, GPIO_PIN_RESET);
			}
			break;
		default: break;
 80028a2:	e01f      	b.n	80028e4 <PCD8544_Pin+0x5c>
			if (state != PCD8544_State_Low) {
 80028a4:	79bb      	ldrb	r3, [r7, #6]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <PCD8544_Pin+0x2e>
				HAL_GPIO_WritePin(PCD8544_DC_PORT, PCD8544_DC_PIN, GPIO_PIN_SET);
 80028aa:	2201      	movs	r2, #1
 80028ac:	2110      	movs	r1, #16
 80028ae:	480f      	ldr	r0, [pc, #60]	; (80028ec <PCD8544_Pin+0x64>)
 80028b0:	f001 fbe4 	bl	800407c <HAL_GPIO_WritePin>
			break;
 80028b4:	e016      	b.n	80028e4 <PCD8544_Pin+0x5c>
			    HAL_GPIO_WritePin(PCD8544_DC_PORT, PCD8544_DC_PIN, GPIO_PIN_RESET);
 80028b6:	2200      	movs	r2, #0
 80028b8:	2110      	movs	r1, #16
 80028ba:	480c      	ldr	r0, [pc, #48]	; (80028ec <PCD8544_Pin+0x64>)
 80028bc:	f001 fbde 	bl	800407c <HAL_GPIO_WritePin>
			break;
 80028c0:	e010      	b.n	80028e4 <PCD8544_Pin+0x5c>
			if (state != PCD8544_State_Low) {
 80028c2:	79bb      	ldrb	r3, [r7, #6]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d006      	beq.n	80028d6 <PCD8544_Pin+0x4e>
			    HAL_GPIO_WritePin(PCD8544_RST_PORT, PCD8544_RST_PIN, GPIO_PIN_SET);
 80028c8:	2201      	movs	r2, #1
 80028ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028ce:	4807      	ldr	r0, [pc, #28]	; (80028ec <PCD8544_Pin+0x64>)
 80028d0:	f001 fbd4 	bl	800407c <HAL_GPIO_WritePin>
			break;
 80028d4:	e005      	b.n	80028e2 <PCD8544_Pin+0x5a>
			    HAL_GPIO_WritePin(PCD8544_RST_PORT, PCD8544_RST_PIN, GPIO_PIN_RESET);
 80028d6:	2200      	movs	r2, #0
 80028d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028dc:	4803      	ldr	r0, [pc, #12]	; (80028ec <PCD8544_Pin+0x64>)
 80028de:	f001 fbcd 	bl	800407c <HAL_GPIO_WritePin>
			break;
 80028e2:	bf00      	nop
	}
}
 80028e4:	bf00      	nop
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40020400 	.word	0x40020400

080028f0 <PCD8544_Delay>:


void PCD8544_Delay(unsigned long micros) {
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
    HAL_Delay(micros);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 fd41 	bl	8003380 <HAL_Delay>
}
 80028fe:	bf00      	nop
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
	...

08002908 <PCD8544_Init>:

void PCD8544_Init(unsigned char contrast) {
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	71fb      	strb	r3, [r7, #7]
	//Reset
	PCD8544_Pin(PCD8544_Pin_RST, PCD8544_State_Low);
 8002912:	2100      	movs	r1, #0
 8002914:	2002      	movs	r0, #2
 8002916:	f7ff ffb7 	bl	8002888 <PCD8544_Pin>
	PCD8544_Delay(2000);
 800291a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800291e:	f7ff ffe7 	bl	80028f0 <PCD8544_Delay>
	PCD8544_Pin(PCD8544_Pin_RST, PCD8544_State_High);
 8002922:	2101      	movs	r1, #1
 8002924:	2002      	movs	r0, #2
 8002926:	f7ff ffaf 	bl	8002888 <PCD8544_Pin>

	//Turn ON BL
	HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 800292a:	2201      	movs	r2, #1
 800292c:	2102      	movs	r1, #2
 800292e:	4816      	ldr	r0, [pc, #88]	; (8002988 <PCD8544_Init+0x80>)
 8002930:	f001 fba4 	bl	800407c <HAL_GPIO_WritePin>
	// Go in extended mode
	PCD8544_Write(PCD8544_COMMAND, PCD8544_FUNCTIONSET | PCD8544_EXTENDEDINSTRUCTION);
 8002934:	2121      	movs	r1, #33	; 0x21
 8002936:	2000      	movs	r0, #0
 8002938:	f000 f828 	bl	800298c <PCD8544_Write>

	// LCD bias select
	PCD8544_Write(PCD8544_COMMAND, PCD8544_SETBIAS | 0x4);
 800293c:	2114      	movs	r1, #20
 800293e:	2000      	movs	r0, #0
 8002940:	f000 f824 	bl	800298c <PCD8544_Write>

	// set VOP
	if (contrast > 0x7F) {
 8002944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002948:	2b00      	cmp	r3, #0
 800294a:	da01      	bge.n	8002950 <PCD8544_Init+0x48>
		contrast = 0x7F;
 800294c:	237f      	movs	r3, #127	; 0x7f
 800294e:	71fb      	strb	r3, [r7, #7]
	}
	PCD8544_Write(PCD8544_COMMAND, PCD8544_SETVOP | contrast);
 8002950:	79fb      	ldrb	r3, [r7, #7]
 8002952:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002956:	b2db      	uxtb	r3, r3
 8002958:	4619      	mov	r1, r3
 800295a:	2000      	movs	r0, #0
 800295c:	f000 f816 	bl	800298c <PCD8544_Write>

	// normal mode
	PCD8544_Write(PCD8544_COMMAND, PCD8544_FUNCTIONSET);
 8002960:	2120      	movs	r1, #32
 8002962:	2000      	movs	r0, #0
 8002964:	f000 f812 	bl	800298c <PCD8544_Write>

	// Set display to Normal
	PCD8544_Write(PCD8544_COMMAND, PCD8544_DISPLAYCONTROL | PCD8544_DISPLAYNORMAL);
 8002968:	210c      	movs	r1, #12
 800296a:	2000      	movs	r0, #0
 800296c:	f000 f80e 	bl	800298c <PCD8544_Write>

	//Set cursor to home position
	PCD8544_Home();
 8002970:	f000 f8b0 	bl	8002ad4 <PCD8544_Home>

	//Normal display
	PCD8544_Write(PCD8544_COMMAND, PCD8544_DISPLAYCONTROL | PCD8544_DISPLAYNORMAL);
 8002974:	210c      	movs	r1, #12
 8002976:	2000      	movs	r0, #0
 8002978:	f000 f808 	bl	800298c <PCD8544_Write>

	//Clear display
	PCD8544_Clear();
 800297c:	f000 f884 	bl	8002a88 <PCD8544_Clear>
}
 8002980:	bf00      	nop
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40020000 	.word	0x40020000

0800298c <PCD8544_Write>:

void PCD8544_Write(PCD8544_WriteType_t cd, unsigned char data) {
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	460a      	mov	r2, r1
 8002996:	71fb      	strb	r3, [r7, #7]
 8002998:	4613      	mov	r3, r2
 800299a:	71bb      	strb	r3, [r7, #6]
	switch (cd) {
 800299c:	79fb      	ldrb	r3, [r7, #7]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d006      	beq.n	80029b0 <PCD8544_Write+0x24>
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d109      	bne.n	80029ba <PCD8544_Write+0x2e>
		//Send data to lcd's ram
		case PCD8544_DATA:
			//Set DC pin HIGH
			PCD8544_Pin(PCD8544_Pin_DC, PCD8544_State_High);
 80029a6:	2101      	movs	r1, #1
 80029a8:	2001      	movs	r0, #1
 80029aa:	f7ff ff6d 	bl	8002888 <PCD8544_Pin>
			break;
 80029ae:	e005      	b.n	80029bc <PCD8544_Write+0x30>
		//Send command to lcd
		case PCD8544_COMMAND:
			//Set DC pin LOW
			PCD8544_Pin(PCD8544_Pin_DC, PCD8544_State_Low);
 80029b0:	2100      	movs	r1, #0
 80029b2:	2001      	movs	r0, #1
 80029b4:	f7ff ff68 	bl	8002888 <PCD8544_Pin>
			break;
 80029b8:	e000      	b.n	80029bc <PCD8544_Write+0x30>
		default: break;
 80029ba:	bf00      	nop
	}
	//Send data
	PCD8544_send(data);
 80029bc:	79bb      	ldrb	r3, [r7, #6]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff ff42 	bl	8002848 <PCD8544_send>
}
 80029c4:	bf00      	nop
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <PCD8544_DrawPixel>:

	// normal mode
	PCD8544_Write(PCD8544_COMMAND, PCD8544_FUNCTIONSET);
}

void PCD8544_DrawPixel(unsigned char x, unsigned char y, PCD8544_Pixel_t pixel) {
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	71fb      	strb	r3, [r7, #7]
 80029d6:	460b      	mov	r3, r1
 80029d8:	71bb      	strb	r3, [r7, #6]
 80029da:	4613      	mov	r3, r2
 80029dc:	717b      	strb	r3, [r7, #5]
	if (x >= PCD8544_WIDTH) {
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	2b53      	cmp	r3, #83	; 0x53
 80029e2:	d849      	bhi.n	8002a78 <PCD8544_DrawPixel+0xac>
		return;
	}
	if (y >= PCD8544_HEIGHT) {
 80029e4:	79bb      	ldrb	r3, [r7, #6]
 80029e6:	2b2f      	cmp	r3, #47	; 0x2f
 80029e8:	d848      	bhi.n	8002a7c <PCD8544_DrawPixel+0xb0>
		return;
	}

	if (pixel != PCD8544_Pixel_Clear) {
 80029ea:	797b      	ldrb	r3, [r7, #5]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d01d      	beq.n	8002a2c <PCD8544_DrawPixel+0x60>
		PCD8544_Buffer[x + (y / 8) * PCD8544_WIDTH] |= 1 << (y % 8);
 80029f0:	79fa      	ldrb	r2, [r7, #7]
 80029f2:	79bb      	ldrb	r3, [r7, #6]
 80029f4:	08db      	lsrs	r3, r3, #3
 80029f6:	b2d8      	uxtb	r0, r3
 80029f8:	4601      	mov	r1, r0
 80029fa:	2354      	movs	r3, #84	; 0x54
 80029fc:	fb01 f303 	mul.w	r3, r1, r3
 8002a00:	4413      	add	r3, r2
 8002a02:	4a20      	ldr	r2, [pc, #128]	; (8002a84 <PCD8544_DrawPixel+0xb8>)
 8002a04:	5cd3      	ldrb	r3, [r2, r3]
 8002a06:	b25a      	sxtb	r2, r3
 8002a08:	79bb      	ldrb	r3, [r7, #6]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	2101      	movs	r1, #1
 8002a10:	fa01 f303 	lsl.w	r3, r1, r3
 8002a14:	b25b      	sxtb	r3, r3
 8002a16:	4313      	orrs	r3, r2
 8002a18:	b259      	sxtb	r1, r3
 8002a1a:	79fa      	ldrb	r2, [r7, #7]
 8002a1c:	2354      	movs	r3, #84	; 0x54
 8002a1e:	fb00 f303 	mul.w	r3, r0, r3
 8002a22:	4413      	add	r3, r2
 8002a24:	b2c9      	uxtb	r1, r1
 8002a26:	4a17      	ldr	r2, [pc, #92]	; (8002a84 <PCD8544_DrawPixel+0xb8>)
 8002a28:	54d1      	strb	r1, [r2, r3]
 8002a2a:	e01e      	b.n	8002a6a <PCD8544_DrawPixel+0x9e>
	} else {
		PCD8544_Buffer[x + (y / 8) * PCD8544_WIDTH] &= ~(1 << (y % 8));
 8002a2c:	79fa      	ldrb	r2, [r7, #7]
 8002a2e:	79bb      	ldrb	r3, [r7, #6]
 8002a30:	08db      	lsrs	r3, r3, #3
 8002a32:	b2d8      	uxtb	r0, r3
 8002a34:	4601      	mov	r1, r0
 8002a36:	2354      	movs	r3, #84	; 0x54
 8002a38:	fb01 f303 	mul.w	r3, r1, r3
 8002a3c:	4413      	add	r3, r2
 8002a3e:	4a11      	ldr	r2, [pc, #68]	; (8002a84 <PCD8544_DrawPixel+0xb8>)
 8002a40:	5cd3      	ldrb	r3, [r2, r3]
 8002a42:	b25a      	sxtb	r2, r3
 8002a44:	79bb      	ldrb	r3, [r7, #6]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a50:	b25b      	sxtb	r3, r3
 8002a52:	43db      	mvns	r3, r3
 8002a54:	b25b      	sxtb	r3, r3
 8002a56:	4013      	ands	r3, r2
 8002a58:	b259      	sxtb	r1, r3
 8002a5a:	79fa      	ldrb	r2, [r7, #7]
 8002a5c:	2354      	movs	r3, #84	; 0x54
 8002a5e:	fb00 f303 	mul.w	r3, r0, r3
 8002a62:	4413      	add	r3, r2
 8002a64:	b2c9      	uxtb	r1, r1
 8002a66:	4a07      	ldr	r2, [pc, #28]	; (8002a84 <PCD8544_DrawPixel+0xb8>)
 8002a68:	54d1      	strb	r1, [r2, r3]
	}
	PCD8544_UpdateArea(x, y, x, y);
 8002a6a:	79bb      	ldrb	r3, [r7, #6]
 8002a6c:	79fa      	ldrb	r2, [r7, #7]
 8002a6e:	79b9      	ldrb	r1, [r7, #6]
 8002a70:	79f8      	ldrb	r0, [r7, #7]
 8002a72:	f000 f89d 	bl	8002bb0 <PCD8544_UpdateArea>
 8002a76:	e002      	b.n	8002a7e <PCD8544_DrawPixel+0xb2>
		return;
 8002a78:	bf00      	nop
 8002a7a:	e000      	b.n	8002a7e <PCD8544_DrawPixel+0xb2>
		return;
 8002a7c:	bf00      	nop
}
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	20001b60 	.word	0x20001b60

08002a88 <PCD8544_Clear>:
	} else {
		PCD8544_Write(PCD8544_COMMAND, PCD8544_DISPLAYCONTROL | PCD8544_DISPLAYNORMAL);
	}
}

void PCD8544_Clear(void) {
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
	unsigned int i;
	PCD8544_Home();
 8002a8e:	f000 f821 	bl	8002ad4 <PCD8544_Home>
	for (i = 0; i < PCD8544_BUFFER_SIZE; i++) {
 8002a92:	2300      	movs	r3, #0
 8002a94:	607b      	str	r3, [r7, #4]
 8002a96:	e007      	b.n	8002aa8 <PCD8544_Clear+0x20>
		PCD8544_Buffer[i] = 0x00;
 8002a98:	4a0d      	ldr	r2, [pc, #52]	; (8002ad0 <PCD8544_Clear+0x48>)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < PCD8544_BUFFER_SIZE; i++) {
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	607b      	str	r3, [r7, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8002aae:	d3f3      	bcc.n	8002a98 <PCD8544_Clear+0x10>
		//PCD8544_Write(PCD8544_DATA, 0x00);
	}
	PCD8544_GotoXY(0, 0);
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	f000 f8b8 	bl	8002c28 <PCD8544_GotoXY>
	PCD8544_UpdateArea(0, 0, PCD8544_WIDTH - 1, PCD8544_HEIGHT - 1);
 8002ab8:	232f      	movs	r3, #47	; 0x2f
 8002aba:	2253      	movs	r2, #83	; 0x53
 8002abc:	2100      	movs	r1, #0
 8002abe:	2000      	movs	r0, #0
 8002ac0:	f000 f876 	bl	8002bb0 <PCD8544_UpdateArea>
	PCD8544_Refresh();
 8002ac4:	f000 f812 	bl	8002aec <PCD8544_Refresh>
}
 8002ac8:	bf00      	nop
 8002aca:	3708      	adds	r7, #8
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20001b60 	.word	0x20001b60

08002ad4 <PCD8544_Home>:

void PCD8544_Home(void) {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
	PCD8544_Write(PCD8544_COMMAND, PCD8544_SETXADDR | 0);
 8002ad8:	2180      	movs	r1, #128	; 0x80
 8002ada:	2000      	movs	r0, #0
 8002adc:	f7ff ff56 	bl	800298c <PCD8544_Write>
	PCD8544_Write(PCD8544_COMMAND, PCD8544_SETYADDR | 0);
 8002ae0:	2140      	movs	r1, #64	; 0x40
 8002ae2:	2000      	movs	r0, #0
 8002ae4:	f7ff ff52 	bl	800298c <PCD8544_Write>
}
 8002ae8:	bf00      	nop
 8002aea:	bd80      	pop	{r7, pc}

08002aec <PCD8544_Refresh>:

void PCD8544_Refresh(void) {
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
	unsigned char i, j;
	for (i = 0; i < 6; i++) {
 8002af2:	2300      	movs	r3, #0
 8002af4:	71fb      	strb	r3, [r7, #7]
 8002af6:	e03b      	b.n	8002b70 <PCD8544_Refresh+0x84>
		//Not in range yet
		if (PCD8544_UpdateYmin > ((i + 1) * 8)) {
 8002af8:	4b28      	ldr	r3, [pc, #160]	; (8002b9c <PCD8544_Refresh+0xb0>)
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	461a      	mov	r2, r3
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	3301      	adds	r3, #1
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	429a      	cmp	r2, r3
 8002b06:	dc2f      	bgt.n	8002b68 <PCD8544_Refresh+0x7c>
			continue;
		}
		//Over range, stop
		if ((i * 8) > PCD8544_UpdateYmax) {
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	4a24      	ldr	r2, [pc, #144]	; (8002ba0 <PCD8544_Refresh+0xb4>)
 8002b0e:	7812      	ldrb	r2, [r2, #0]
 8002b10:	4293      	cmp	r3, r2
 8002b12:	dc31      	bgt.n	8002b78 <PCD8544_Refresh+0x8c>
			break;
		}

		PCD8544_Write(PCD8544_COMMAND, PCD8544_SETYADDR | i);
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	2000      	movs	r0, #0
 8002b20:	f7ff ff34 	bl	800298c <PCD8544_Write>
		PCD8544_Write(PCD8544_COMMAND, PCD8544_SETXADDR | PCD8544_UpdateXmin);
 8002b24:	4b1f      	ldr	r3, [pc, #124]	; (8002ba4 <PCD8544_Refresh+0xb8>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	4619      	mov	r1, r3
 8002b30:	2000      	movs	r0, #0
 8002b32:	f7ff ff2b 	bl	800298c <PCD8544_Write>

		for (j = PCD8544_UpdateXmin; j <= PCD8544_UpdateXmax; j++) {
 8002b36:	4b1b      	ldr	r3, [pc, #108]	; (8002ba4 <PCD8544_Refresh+0xb8>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	71bb      	strb	r3, [r7, #6]
 8002b3c:	e00e      	b.n	8002b5c <PCD8544_Refresh+0x70>
			PCD8544_Write(PCD8544_DATA, PCD8544_Buffer[(i * PCD8544_WIDTH) + j]);
 8002b3e:	79fb      	ldrb	r3, [r7, #7]
 8002b40:	2254      	movs	r2, #84	; 0x54
 8002b42:	fb03 f202 	mul.w	r2, r3, r2
 8002b46:	79bb      	ldrb	r3, [r7, #6]
 8002b48:	4413      	add	r3, r2
 8002b4a:	4a17      	ldr	r2, [pc, #92]	; (8002ba8 <PCD8544_Refresh+0xbc>)
 8002b4c:	5cd3      	ldrb	r3, [r2, r3]
 8002b4e:	4619      	mov	r1, r3
 8002b50:	2001      	movs	r0, #1
 8002b52:	f7ff ff1b 	bl	800298c <PCD8544_Write>
		for (j = PCD8544_UpdateXmin; j <= PCD8544_UpdateXmax; j++) {
 8002b56:	79bb      	ldrb	r3, [r7, #6]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	71bb      	strb	r3, [r7, #6]
 8002b5c:	4b13      	ldr	r3, [pc, #76]	; (8002bac <PCD8544_Refresh+0xc0>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	79ba      	ldrb	r2, [r7, #6]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d9eb      	bls.n	8002b3e <PCD8544_Refresh+0x52>
 8002b66:	e000      	b.n	8002b6a <PCD8544_Refresh+0x7e>
			continue;
 8002b68:	bf00      	nop
	for (i = 0; i < 6; i++) {
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	71fb      	strb	r3, [r7, #7]
 8002b70:	79fb      	ldrb	r3, [r7, #7]
 8002b72:	2b05      	cmp	r3, #5
 8002b74:	d9c0      	bls.n	8002af8 <PCD8544_Refresh+0xc>
 8002b76:	e000      	b.n	8002b7a <PCD8544_Refresh+0x8e>
			break;
 8002b78:	bf00      	nop
		}
	}

	PCD8544_UpdateXmin = PCD8544_WIDTH - 1;
 8002b7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ba4 <PCD8544_Refresh+0xb8>)
 8002b7c:	2253      	movs	r2, #83	; 0x53
 8002b7e:	701a      	strb	r2, [r3, #0]
	PCD8544_UpdateXmax = 0;
 8002b80:	4b0a      	ldr	r3, [pc, #40]	; (8002bac <PCD8544_Refresh+0xc0>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	701a      	strb	r2, [r3, #0]
	PCD8544_UpdateYmin = PCD8544_HEIGHT - 1;
 8002b86:	4b05      	ldr	r3, [pc, #20]	; (8002b9c <PCD8544_Refresh+0xb0>)
 8002b88:	222f      	movs	r2, #47	; 0x2f
 8002b8a:	701a      	strb	r2, [r3, #0]
	PCD8544_UpdateYmax = 0;
 8002b8c:	4b04      	ldr	r3, [pc, #16]	; (8002ba0 <PCD8544_Refresh+0xb4>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	701a      	strb	r2, [r3, #0]
}
 8002b92:	bf00      	nop
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20001d5a 	.word	0x20001d5a
 8002ba0:	20001d5b 	.word	0x20001d5b
 8002ba4:	20001d58 	.word	0x20001d58
 8002ba8:	20001b60 	.word	0x20001b60
 8002bac:	20001d59 	.word	0x20001d59

08002bb0 <PCD8544_UpdateArea>:

void PCD8544_UpdateArea(unsigned char xMin, unsigned char yMin, unsigned char xMax, unsigned char yMax) {
 8002bb0:	b490      	push	{r4, r7}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4604      	mov	r4, r0
 8002bb8:	4608      	mov	r0, r1
 8002bba:	4611      	mov	r1, r2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4623      	mov	r3, r4
 8002bc0:	71fb      	strb	r3, [r7, #7]
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	71bb      	strb	r3, [r7, #6]
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	717b      	strb	r3, [r7, #5]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	713b      	strb	r3, [r7, #4]
	if (xMin < PCD8544_UpdateXmin) {
 8002bce:	4b12      	ldr	r3, [pc, #72]	; (8002c18 <PCD8544_UpdateArea+0x68>)
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	79fa      	ldrb	r2, [r7, #7]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d202      	bcs.n	8002bde <PCD8544_UpdateArea+0x2e>
		PCD8544_UpdateXmin = xMin;
 8002bd8:	4a0f      	ldr	r2, [pc, #60]	; (8002c18 <PCD8544_UpdateArea+0x68>)
 8002bda:	79fb      	ldrb	r3, [r7, #7]
 8002bdc:	7013      	strb	r3, [r2, #0]
	}
	if (xMax > PCD8544_UpdateXmax) {
 8002bde:	4b0f      	ldr	r3, [pc, #60]	; (8002c1c <PCD8544_UpdateArea+0x6c>)
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	797a      	ldrb	r2, [r7, #5]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d902      	bls.n	8002bee <PCD8544_UpdateArea+0x3e>
		PCD8544_UpdateXmax = xMax;
 8002be8:	4a0c      	ldr	r2, [pc, #48]	; (8002c1c <PCD8544_UpdateArea+0x6c>)
 8002bea:	797b      	ldrb	r3, [r7, #5]
 8002bec:	7013      	strb	r3, [r2, #0]
	}
	if (yMin < PCD8544_UpdateYmin) {
 8002bee:	4b0c      	ldr	r3, [pc, #48]	; (8002c20 <PCD8544_UpdateArea+0x70>)
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	79ba      	ldrb	r2, [r7, #6]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d202      	bcs.n	8002bfe <PCD8544_UpdateArea+0x4e>
		PCD8544_UpdateYmin = yMin;
 8002bf8:	4a09      	ldr	r2, [pc, #36]	; (8002c20 <PCD8544_UpdateArea+0x70>)
 8002bfa:	79bb      	ldrb	r3, [r7, #6]
 8002bfc:	7013      	strb	r3, [r2, #0]
	}
	if (yMax > PCD8544_UpdateYmax) {
 8002bfe:	4b09      	ldr	r3, [pc, #36]	; (8002c24 <PCD8544_UpdateArea+0x74>)
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	793a      	ldrb	r2, [r7, #4]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d902      	bls.n	8002c0e <PCD8544_UpdateArea+0x5e>
		PCD8544_UpdateYmax = yMax;
 8002c08:	4a06      	ldr	r2, [pc, #24]	; (8002c24 <PCD8544_UpdateArea+0x74>)
 8002c0a:	793b      	ldrb	r3, [r7, #4]
 8002c0c:	7013      	strb	r3, [r2, #0]
	}
}
 8002c0e:	bf00      	nop
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc90      	pop	{r4, r7}
 8002c16:	4770      	bx	lr
 8002c18:	20001d58 	.word	0x20001d58
 8002c1c:	20001d59 	.word	0x20001d59
 8002c20:	20001d5a 	.word	0x20001d5a
 8002c24:	20001d5b 	.word	0x20001d5b

08002c28 <PCD8544_GotoXY>:

void PCD8544_GotoXY(unsigned char x, unsigned char y) {
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	460a      	mov	r2, r1
 8002c32:	71fb      	strb	r3, [r7, #7]
 8002c34:	4613      	mov	r3, r2
 8002c36:	71bb      	strb	r3, [r7, #6]
	PCD8544_x = x;
 8002c38:	4a05      	ldr	r2, [pc, #20]	; (8002c50 <PCD8544_GotoXY+0x28>)
 8002c3a:	79fb      	ldrb	r3, [r7, #7]
 8002c3c:	7013      	strb	r3, [r2, #0]
	PCD8544_y = y;
 8002c3e:	4a05      	ldr	r2, [pc, #20]	; (8002c54 <PCD8544_GotoXY+0x2c>)
 8002c40:	79bb      	ldrb	r3, [r7, #6]
 8002c42:	7013      	strb	r3, [r2, #0]
}
 8002c44:	bf00      	nop
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	20001d5c 	.word	0x20001d5c
 8002c54:	20001d5d 	.word	0x20001d5d

08002c58 <PCD8544_Putc>:

void PCD8544_Putc(char c, PCD8544_Pixel_t color, PCD8544_FontSize_t size) {
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	71fb      	strb	r3, [r7, #7]
 8002c62:	460b      	mov	r3, r1
 8002c64:	71bb      	strb	r3, [r7, #6]
 8002c66:	4613      	mov	r3, r2
 8002c68:	717b      	strb	r3, [r7, #5]
	unsigned char c_height, c_width, i, b, j;
	if (size == PCD8544_FontSize_3x5) {
 8002c6a:	797b      	ldrb	r3, [r7, #5]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d104      	bne.n	8002c7a <PCD8544_Putc+0x22>
		c_width = PCD8544_CHAR3x5_WIDTH;
 8002c70:	2304      	movs	r3, #4
 8002c72:	73bb      	strb	r3, [r7, #14]
		c_height = PCD8544_CHAR3x5_HEIGHT;
 8002c74:	2306      	movs	r3, #6
 8002c76:	73fb      	strb	r3, [r7, #15]
 8002c78:	e003      	b.n	8002c82 <PCD8544_Putc+0x2a>
	} else {
		c_width = PCD8544_CHAR5x7_WIDTH;
 8002c7a:	2306      	movs	r3, #6
 8002c7c:	73bb      	strb	r3, [r7, #14]
		c_height = PCD8544_CHAR5x7_HEIGHT;
 8002c7e:	2308      	movs	r3, #8
 8002c80:	73fb      	strb	r3, [r7, #15]
	}
	if ((PCD8544_x + c_width) > PCD8544_WIDTH) {
 8002c82:	4b46      	ldr	r3, [pc, #280]	; (8002d9c <PCD8544_Putc+0x144>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	461a      	mov	r2, r3
 8002c88:	7bbb      	ldrb	r3, [r7, #14]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	2b54      	cmp	r3, #84	; 0x54
 8002c8e:	dd09      	ble.n	8002ca4 <PCD8544_Putc+0x4c>
		//If at the end of a line of display, go to new line and set x to 0 position
		PCD8544_y += c_height;
 8002c90:	4b43      	ldr	r3, [pc, #268]	; (8002da0 <PCD8544_Putc+0x148>)
 8002c92:	781a      	ldrb	r2, [r3, #0]
 8002c94:	7bfb      	ldrb	r3, [r7, #15]
 8002c96:	4413      	add	r3, r2
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	4b41      	ldr	r3, [pc, #260]	; (8002da0 <PCD8544_Putc+0x148>)
 8002c9c:	701a      	strb	r2, [r3, #0]
		PCD8544_x = 0;
 8002c9e:	4b3f      	ldr	r3, [pc, #252]	; (8002d9c <PCD8544_Putc+0x144>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	701a      	strb	r2, [r3, #0]
	}
	for (i = 0; i < c_width - 1; i++) {
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	737b      	strb	r3, [r7, #13]
 8002ca8:	e068      	b.n	8002d7c <PCD8544_Putc+0x124>
		if (c < 32) {
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	2b1f      	cmp	r3, #31
 8002cae:	d91c      	bls.n	8002cea <PCD8544_Putc+0x92>
			//b = _custom_chars[_font_size][(uint8_t)chr][i];
		} else if (size == PCD8544_FontSize_3x5) {
 8002cb0:	797b      	ldrb	r3, [r7, #5]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d10c      	bne.n	8002cd0 <PCD8544_Putc+0x78>
			b = PCD8544_Font3x5[c - 32][i];
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	f1a3 0220 	sub.w	r2, r3, #32
 8002cbc:	7b79      	ldrb	r1, [r7, #13]
 8002cbe:	4839      	ldr	r0, [pc, #228]	; (8002da4 <PCD8544_Putc+0x14c>)
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	4413      	add	r3, r2
 8002cc6:	4403      	add	r3, r0
 8002cc8:	440b      	add	r3, r1
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	733b      	strb	r3, [r7, #12]
 8002cce:	e00c      	b.n	8002cea <PCD8544_Putc+0x92>
		} else {
			b = PCD8544_Font5x7[c - 32][i];
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	f1a3 0220 	sub.w	r2, r3, #32
 8002cd6:	7b79      	ldrb	r1, [r7, #13]
 8002cd8:	4833      	ldr	r0, [pc, #204]	; (8002da8 <PCD8544_Putc+0x150>)
 8002cda:	4613      	mov	r3, r2
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	4413      	add	r3, r2
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	4403      	add	r3, r0
 8002ce4:	440b      	add	r3, r1
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	733b      	strb	r3, [r7, #12]
		}
		if (b == 0x00 && (c != 0 && c != 32)) {
 8002cea:	7b3b      	ldrb	r3, [r7, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d105      	bne.n	8002cfc <PCD8544_Putc+0xa4>
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d002      	beq.n	8002cfc <PCD8544_Putc+0xa4>
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	2b20      	cmp	r3, #32
 8002cfa:	d13b      	bne.n	8002d74 <PCD8544_Putc+0x11c>
			continue;
		}
		for (j = 0; j < c_height; j++) {
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	72fb      	strb	r3, [r7, #11]
 8002d00:	e02d      	b.n	8002d5e <PCD8544_Putc+0x106>
			if (color == PCD8544_Pixel_Set) {
 8002d02:	79bb      	ldrb	r3, [r7, #6]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d112      	bne.n	8002d2e <PCD8544_Putc+0xd6>
				PCD8544_DrawPixel(PCD8544_x, (PCD8544_y + j), ((b >> j) & 1) ? PCD8544_Pixel_Set : PCD8544_Pixel_Clear);
 8002d08:	4b24      	ldr	r3, [pc, #144]	; (8002d9c <PCD8544_Putc+0x144>)
 8002d0a:	7818      	ldrb	r0, [r3, #0]
 8002d0c:	4b24      	ldr	r3, [pc, #144]	; (8002da0 <PCD8544_Putc+0x148>)
 8002d0e:	781a      	ldrb	r2, [r3, #0]
 8002d10:	7afb      	ldrb	r3, [r7, #11]
 8002d12:	4413      	add	r3, r2
 8002d14:	b2d9      	uxtb	r1, r3
 8002d16:	7b3a      	ldrb	r2, [r7, #12]
 8002d18:	7afb      	ldrb	r3, [r7, #11]
 8002d1a:	fa42 f303 	asr.w	r3, r2, r3
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	461a      	mov	r2, r3
 8002d28:	f7ff fe50 	bl	80029cc <PCD8544_DrawPixel>
 8002d2c:	e014      	b.n	8002d58 <PCD8544_Putc+0x100>
			} else {
				PCD8544_DrawPixel(PCD8544_x, (PCD8544_y + j), ((b >> j) & 1) ? PCD8544_Pixel_Clear : PCD8544_Pixel_Set);
 8002d2e:	4b1b      	ldr	r3, [pc, #108]	; (8002d9c <PCD8544_Putc+0x144>)
 8002d30:	7818      	ldrb	r0, [r3, #0]
 8002d32:	4b1b      	ldr	r3, [pc, #108]	; (8002da0 <PCD8544_Putc+0x148>)
 8002d34:	781a      	ldrb	r2, [r3, #0]
 8002d36:	7afb      	ldrb	r3, [r7, #11]
 8002d38:	4413      	add	r3, r2
 8002d3a:	b2d9      	uxtb	r1, r3
 8002d3c:	7b3a      	ldrb	r2, [r7, #12]
 8002d3e:	7afb      	ldrb	r3, [r7, #11]
 8002d40:	fa42 f303 	asr.w	r3, r2, r3
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bf0c      	ite	eq
 8002d4c:	2301      	moveq	r3, #1
 8002d4e:	2300      	movne	r3, #0
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	461a      	mov	r2, r3
 8002d54:	f7ff fe3a 	bl	80029cc <PCD8544_DrawPixel>
		for (j = 0; j < c_height; j++) {
 8002d58:	7afb      	ldrb	r3, [r7, #11]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	72fb      	strb	r3, [r7, #11]
 8002d5e:	7afa      	ldrb	r2, [r7, #11]
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d3cd      	bcc.n	8002d02 <PCD8544_Putc+0xaa>
			}
		}
		PCD8544_x++;
 8002d66:	4b0d      	ldr	r3, [pc, #52]	; (8002d9c <PCD8544_Putc+0x144>)
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	4b0b      	ldr	r3, [pc, #44]	; (8002d9c <PCD8544_Putc+0x144>)
 8002d70:	701a      	strb	r2, [r3, #0]
 8002d72:	e000      	b.n	8002d76 <PCD8544_Putc+0x11e>
			continue;
 8002d74:	bf00      	nop
	for (i = 0; i < c_width - 1; i++) {
 8002d76:	7b7b      	ldrb	r3, [r7, #13]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	737b      	strb	r3, [r7, #13]
 8002d7c:	7b7a      	ldrb	r2, [r7, #13]
 8002d7e:	7bbb      	ldrb	r3, [r7, #14]
 8002d80:	3b01      	subs	r3, #1
 8002d82:	429a      	cmp	r2, r3
 8002d84:	db91      	blt.n	8002caa <PCD8544_Putc+0x52>
	}
	PCD8544_x++;
 8002d86:	4b05      	ldr	r3, [pc, #20]	; (8002d9c <PCD8544_Putc+0x144>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	4b03      	ldr	r3, [pc, #12]	; (8002d9c <PCD8544_Putc+0x144>)
 8002d90:	701a      	strb	r2, [r3, #0]
}
 8002d92:	bf00      	nop
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	20001d5c 	.word	0x20001d5c
 8002da0:	20001d5d 	.word	0x20001d5d
 8002da4:	0800b2c4 	.word	0x0800b2c4
 8002da8:	0800b07c 	.word	0x0800b07c

08002dac <PCD8544_Puts>:

void PCD8544_Puts(char *c, PCD8544_Pixel_t color, PCD8544_FontSize_t size) {
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	70fb      	strb	r3, [r7, #3]
 8002db8:	4613      	mov	r3, r2
 8002dba:	70bb      	strb	r3, [r7, #2]
	while (*c) {
 8002dbc:	e008      	b.n	8002dd0 <PCD8544_Puts+0x24>
		PCD8544_Putc(*c++, color, size);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	607a      	str	r2, [r7, #4]
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	78ba      	ldrb	r2, [r7, #2]
 8002dc8:	78f9      	ldrb	r1, [r7, #3]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff ff44 	bl	8002c58 <PCD8544_Putc>
	while (*c) {
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1f2      	bne.n	8002dbe <PCD8544_Puts+0x12>
	}
}
 8002dd8:	bf00      	nop
 8002dda:	bf00      	nop
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <PCD8544_DrawLine>:

void PCD8544_DrawLine(unsigned char x0, unsigned char y0, unsigned char x1, unsigned char y1, PCD8544_Pixel_t color) {
 8002de2:	b590      	push	{r4, r7, lr}
 8002de4:	b085      	sub	sp, #20
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	4604      	mov	r4, r0
 8002dea:	4608      	mov	r0, r1
 8002dec:	4611      	mov	r1, r2
 8002dee:	461a      	mov	r2, r3
 8002df0:	4623      	mov	r3, r4
 8002df2:	71fb      	strb	r3, [r7, #7]
 8002df4:	4603      	mov	r3, r0
 8002df6:	71bb      	strb	r3, [r7, #6]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	717b      	strb	r3, [r7, #5]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	713b      	strb	r3, [r7, #4]
	short dx, dy;
	short temp;

	if (x0 > x1) {
 8002e00:	79fa      	ldrb	r2, [r7, #7]
 8002e02:	797b      	ldrb	r3, [r7, #5]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d905      	bls.n	8002e14 <PCD8544_DrawLine+0x32>
		temp = x1;
 8002e08:	797b      	ldrb	r3, [r7, #5]
 8002e0a:	81fb      	strh	r3, [r7, #14]
		x1 = x0;
 8002e0c:	79fb      	ldrb	r3, [r7, #7]
 8002e0e:	717b      	strb	r3, [r7, #5]
		x0 = temp;
 8002e10:	89fb      	ldrh	r3, [r7, #14]
 8002e12:	71fb      	strb	r3, [r7, #7]
	}
	if (y0 > y1) {
 8002e14:	79ba      	ldrb	r2, [r7, #6]
 8002e16:	793b      	ldrb	r3, [r7, #4]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d905      	bls.n	8002e28 <PCD8544_DrawLine+0x46>
		temp = y1;
 8002e1c:	793b      	ldrb	r3, [r7, #4]
 8002e1e:	81fb      	strh	r3, [r7, #14]
		y1 = y0;
 8002e20:	79bb      	ldrb	r3, [r7, #6]
 8002e22:	713b      	strb	r3, [r7, #4]
		y0 = temp;
 8002e24:	89fb      	ldrh	r3, [r7, #14]
 8002e26:	71bb      	strb	r3, [r7, #6]
	}

	dx = x1 - x0;
 8002e28:	797b      	ldrb	r3, [r7, #5]
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	79fb      	ldrb	r3, [r7, #7]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	81bb      	strh	r3, [r7, #12]
	dy = y1 - y0;
 8002e36:	793b      	ldrb	r3, [r7, #4]
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	79bb      	ldrb	r3, [r7, #6]
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	817b      	strh	r3, [r7, #10]

	if (dx == 0) {
 8002e44:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10e      	bne.n	8002e6a <PCD8544_DrawLine+0x88>
		do {
			PCD8544_DrawPixel(x0, y0, color);
 8002e4c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e50:	79b9      	ldrb	r1, [r7, #6]
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fdb9 	bl	80029cc <PCD8544_DrawPixel>
			y0++;
 8002e5a:	79bb      	ldrb	r3, [r7, #6]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	71bb      	strb	r3, [r7, #6]
		} while (y1 >= y0);
 8002e60:	793a      	ldrb	r2, [r7, #4]
 8002e62:	79bb      	ldrb	r3, [r7, #6]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d2f1      	bcs.n	8002e4c <PCD8544_DrawLine+0x6a>
		return;
 8002e68:	e089      	b.n	8002f7e <PCD8544_DrawLine+0x19c>
	}
	if (dy == 0) {
 8002e6a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10e      	bne.n	8002e90 <PCD8544_DrawLine+0xae>
		do {
			PCD8544_DrawPixel(x0, y0, color);
 8002e72:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e76:	79b9      	ldrb	r1, [r7, #6]
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff fda6 	bl	80029cc <PCD8544_DrawPixel>
			x0++;
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	3301      	adds	r3, #1
 8002e84:	71fb      	strb	r3, [r7, #7]
		} while (x1 >= x0);
 8002e86:	797a      	ldrb	r2, [r7, #5]
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d2f1      	bcs.n	8002e72 <PCD8544_DrawLine+0x90>
		return;
 8002e8e:	e076      	b.n	8002f7e <PCD8544_DrawLine+0x19c>
	}

	/* Based on Bresenham's line algorithm  */
	if (dx > dy) {
 8002e90:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002e94:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	dd38      	ble.n	8002f0e <PCD8544_DrawLine+0x12c>
		temp = 2 * dy - dx;
 8002e9c:	897b      	ldrh	r3, [r7, #10]
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	89bb      	ldrh	r3, [r7, #12]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	81fb      	strh	r3, [r7, #14]
		while (x0 != x1) {
 8002eaa:	e024      	b.n	8002ef6 <PCD8544_DrawLine+0x114>
			PCD8544_DrawPixel(x0, y0, color);
 8002eac:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002eb0:	79b9      	ldrb	r1, [r7, #6]
 8002eb2:	79fb      	ldrb	r3, [r7, #7]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff fd89 	bl	80029cc <PCD8544_DrawPixel>
			x0++;
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	71fb      	strb	r3, [r7, #7]
			if (temp > 0) {
 8002ec0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	dd0f      	ble.n	8002ee8 <PCD8544_DrawLine+0x106>
				y0++;
 8002ec8:	79bb      	ldrb	r3, [r7, #6]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	71bb      	strb	r3, [r7, #6]
				temp += 2 * dy - 2 * dx;
 8002ece:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002ed2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	89fb      	ldrh	r3, [r7, #14]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	81fb      	strh	r3, [r7, #14]
 8002ee6:	e006      	b.n	8002ef6 <PCD8544_DrawLine+0x114>
			} else {
				temp += 2 * dy;
 8002ee8:	897b      	ldrh	r3, [r7, #10]
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	89fb      	ldrh	r3, [r7, #14]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	81fb      	strh	r3, [r7, #14]
		while (x0 != x1) {
 8002ef6:	79fa      	ldrb	r2, [r7, #7]
 8002ef8:	797b      	ldrb	r3, [r7, #5]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d1d6      	bne.n	8002eac <PCD8544_DrawLine+0xca>
			}
		}
		PCD8544_DrawPixel(x0, y0, color);
 8002efe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002f02:	79b9      	ldrb	r1, [r7, #6]
 8002f04:	79fb      	ldrb	r3, [r7, #7]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff fd60 	bl	80029cc <PCD8544_DrawPixel>
 8002f0c:	e037      	b.n	8002f7e <PCD8544_DrawLine+0x19c>
	} else {
		temp = 2 * dx - dy;
 8002f0e:	89bb      	ldrh	r3, [r7, #12]
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	897b      	ldrh	r3, [r7, #10]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	81fb      	strh	r3, [r7, #14]
		while (y0 != y1) {
 8002f1c:	e024      	b.n	8002f68 <PCD8544_DrawLine+0x186>
			PCD8544_DrawPixel(x0, y0, color);
 8002f1e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002f22:	79b9      	ldrb	r1, [r7, #6]
 8002f24:	79fb      	ldrb	r3, [r7, #7]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff fd50 	bl	80029cc <PCD8544_DrawPixel>
			y0++;
 8002f2c:	79bb      	ldrb	r3, [r7, #6]
 8002f2e:	3301      	adds	r3, #1
 8002f30:	71bb      	strb	r3, [r7, #6]
			if (temp > 0) {
 8002f32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	dd0f      	ble.n	8002f5a <PCD8544_DrawLine+0x178>
				x0++;
 8002f3a:	79fb      	ldrb	r3, [r7, #7]
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	71fb      	strb	r3, [r7, #7]
				temp += 2 * dy - 2 * dx;
 8002f40:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002f44:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	89fb      	ldrh	r3, [r7, #14]
 8002f52:	4413      	add	r3, r2
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	81fb      	strh	r3, [r7, #14]
 8002f58:	e006      	b.n	8002f68 <PCD8544_DrawLine+0x186>
			} else {
				temp += 2 * dy;
 8002f5a:	897b      	ldrh	r3, [r7, #10]
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	89fb      	ldrh	r3, [r7, #14]
 8002f62:	4413      	add	r3, r2
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	81fb      	strh	r3, [r7, #14]
		while (y0 != y1) {
 8002f68:	79ba      	ldrb	r2, [r7, #6]
 8002f6a:	793b      	ldrb	r3, [r7, #4]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d1d6      	bne.n	8002f1e <PCD8544_DrawLine+0x13c>
			}
		}
		PCD8544_DrawPixel(x0, y0, color);
 8002f70:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002f74:	79b9      	ldrb	r1, [r7, #6]
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff fd27 	bl	80029cc <PCD8544_DrawPixel>
	}
}
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd90      	pop	{r4, r7, pc}

08002f84 <PCD8544_DrawFilledRectangle>:
	PCD8544_DrawLine(x0, y0, x0, y1, color);	//Left
	PCD8544_DrawLine(x1, y0, x1, y1, color);	//Right
	PCD8544_DrawLine(x0, y1, x1, y1, color);	//Bottom
}

void PCD8544_DrawFilledRectangle(unsigned char x0, unsigned char y0, unsigned char x1, unsigned char y1, PCD8544_Pixel_t color) {
 8002f84:	b590      	push	{r4, r7, lr}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af02      	add	r7, sp, #8
 8002f8a:	4604      	mov	r4, r0
 8002f8c:	4608      	mov	r0, r1
 8002f8e:	4611      	mov	r1, r2
 8002f90:	461a      	mov	r2, r3
 8002f92:	4623      	mov	r3, r4
 8002f94:	71fb      	strb	r3, [r7, #7]
 8002f96:	4603      	mov	r3, r0
 8002f98:	71bb      	strb	r3, [r7, #6]
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	717b      	strb	r3, [r7, #5]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	713b      	strb	r3, [r7, #4]
	for (; y0 < y1; y0++) {
 8002fa2:	e00b      	b.n	8002fbc <PCD8544_DrawFilledRectangle+0x38>
		PCD8544_DrawLine(x0, y0, x1, y0, color);
 8002fa4:	79bc      	ldrb	r4, [r7, #6]
 8002fa6:	797a      	ldrb	r2, [r7, #5]
 8002fa8:	79b9      	ldrb	r1, [r7, #6]
 8002faa:	79f8      	ldrb	r0, [r7, #7]
 8002fac:	7e3b      	ldrb	r3, [r7, #24]
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	4623      	mov	r3, r4
 8002fb2:	f7ff ff16 	bl	8002de2 <PCD8544_DrawLine>
	for (; y0 < y1; y0++) {
 8002fb6:	79bb      	ldrb	r3, [r7, #6]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	71bb      	strb	r3, [r7, #6]
 8002fbc:	79ba      	ldrb	r2, [r7, #6]
 8002fbe:	793b      	ldrb	r3, [r7, #4]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d3ef      	bcc.n	8002fa4 <PCD8544_DrawFilledRectangle+0x20>
	}
}
 8002fc4:	bf00      	nop
 8002fc6:	bf00      	nop
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd90      	pop	{r4, r7, pc}

08002fce <scale8>:
// Peripheral usage
#include "stm32f4xx_hal.h"

#include "ws2812b.h"

static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 8002fce:	b480      	push	{r7}
 8002fd0:	b083      	sub	sp, #12
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	460a      	mov	r2, r1
 8002fd8:	71fb      	strb	r3, [r7, #7]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	79ba      	ldrb	r2, [r7, #6]
 8002fe2:	fb02 f303 	mul.w	r3, r2, r3
 8002fe6:	121b      	asrs	r3, r3, #8
 8002fe8:	b2db      	uxtb	r3, r3
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <led_set_RGB>:

// Set a single color (RGB) to index
void led_set_RGB(Layers *layer, uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 8002ff6:	b590      	push	{r4, r7, lr}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
 8002ffe:	4608      	mov	r0, r1
 8003000:	4611      	mov	r1, r2
 8003002:	461a      	mov	r2, r3
 8003004:	4603      	mov	r3, r0
 8003006:	70fb      	strb	r3, [r7, #3]
 8003008:	460b      	mov	r3, r1
 800300a:	70bb      	strb	r3, [r7, #2]
 800300c:	4613      	mov	r3, r2
 800300e:	707b      	strb	r3, [r7, #1]
	layer->rgb_arr[3 * index] = scale8(g, 0xB0); // g;
 8003010:	78fa      	ldrb	r2, [r7, #3]
 8003012:	4613      	mov	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	189c      	adds	r4, r3, r2
 8003018:	787b      	ldrb	r3, [r7, #1]
 800301a:	21b0      	movs	r1, #176	; 0xb0
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff ffd6 	bl	8002fce <scale8>
 8003022:	4603      	mov	r3, r0
 8003024:	461a      	mov	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4423      	add	r3, r4
 800302a:	725a      	strb	r2, [r3, #9]
	layer->rgb_arr[3 * index + 1] = r;
 800302c:	78fa      	ldrb	r2, [r7, #3]
 800302e:	4613      	mov	r3, r2
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	4413      	add	r3, r2
 8003034:	3301      	adds	r3, #1
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	4413      	add	r3, r2
 800303a:	78ba      	ldrb	r2, [r7, #2]
 800303c:	725a      	strb	r2, [r3, #9]
	layer->rgb_arr[3 * index + 2] = scale8(b, 0xF0); // b;
 800303e:	78fa      	ldrb	r2, [r7, #3]
 8003040:	4613      	mov	r3, r2
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	4413      	add	r3, r2
 8003046:	1c9c      	adds	r4, r3, #2
 8003048:	7e3b      	ldrb	r3, [r7, #24]
 800304a:	21f0      	movs	r1, #240	; 0xf0
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff ffbe 	bl	8002fce <scale8>
 8003052:	4603      	mov	r3, r0
 8003054:	461a      	mov	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4423      	add	r3, r4
 800305a:	725a      	strb	r2, [r3, #9]
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	bd90      	pop	{r4, r7, pc}

08003064 <led_set_all_RGB>:

// Set all colors to RGB
void led_set_all_RGB(Layers *layer, uint8_t r, uint8_t g, uint8_t b) {
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af02      	add	r7, sp, #8
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	4608      	mov	r0, r1
 800306e:	4611      	mov	r1, r2
 8003070:	461a      	mov	r2, r3
 8003072:	4603      	mov	r3, r0
 8003074:	70fb      	strb	r3, [r7, #3]
 8003076:	460b      	mov	r3, r1
 8003078:	70bb      	strb	r3, [r7, #2]
 800307a:	4613      	mov	r3, r2
 800307c:	707b      	strb	r3, [r7, #1]
  for(uint_fast8_t i = 0; i < NUM_PIXELS; ++i) led_set_RGB(layer, i, r, g, b);
 800307e:	2300      	movs	r3, #0
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	e00c      	b.n	800309e <led_set_all_RGB+0x3a>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	b2d9      	uxtb	r1, r3
 8003088:	78b8      	ldrb	r0, [r7, #2]
 800308a:	78fa      	ldrb	r2, [r7, #3]
 800308c:	787b      	ldrb	r3, [r7, #1]
 800308e:	9300      	str	r3, [sp, #0]
 8003090:	4603      	mov	r3, r0
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7ff ffaf 	bl	8002ff6 <led_set_RGB>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	3301      	adds	r3, #1
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2bff      	cmp	r3, #255	; 0xff
 80030a2:	d9ef      	bls.n	8003084 <led_set_all_RGB+0x20>
}
 80030a4:	bf00      	nop
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <led_render>:

// Shuttle the data to the LEDs!
void led_render(Layers *layer) {
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b084      	sub	sp, #16
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  if(layer->wr_buf_p != 0 || layer->dma->State != HAL_DMA_STATE_READY) {
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d106      	bne.n	80030ce <led_render+0x20>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d01d      	beq.n	800310a <led_render+0x5c>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) layer->wr_buf[i] = 0;
 80030ce:	2300      	movs	r3, #0
 80030d0:	73fb      	strb	r3, [r7, #15]
 80030d2:	e00a      	b.n	80030ea <led_render+0x3c>
 80030d4:	7bfb      	ldrb	r3, [r7, #15]
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	4413      	add	r3, r2
 80030e0:	2200      	movs	r2, #0
 80030e2:	805a      	strh	r2, [r3, #2]
 80030e4:	7bfb      	ldrb	r3, [r7, #15]
 80030e6:	3301      	adds	r3, #1
 80030e8:	73fb      	strb	r3, [r7, #15]
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	2b2f      	cmp	r3, #47	; 0x2f
 80030ee:	d9f1      	bls.n	80030d4 <led_render+0x26>
    layer->wr_buf_p = 0;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f8c3 236c 	str.w	r2, [r3, #876]	; 0x36c
    HAL_TIM_PWM_Stop_DMA(layer->timer, layer->channel);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	7a1b      	ldrb	r3, [r3, #8]
 8003100:	4619      	mov	r1, r3
 8003102:	4610      	mov	r0, r2
 8003104:	f002 fb0e 	bl	8005724 <HAL_TIM_PWM_Stop_DMA>
    return;
 8003108:	e09b      	b.n	8003242 <led_render+0x194>
  }
  // Ooh boi the first data buffer half (and the second!)
  for(uint_fast8_t i = 0; i < 8; ++i) {
 800310a:	2300      	movs	r3, #0
 800310c:	60bb      	str	r3, [r7, #8]
 800310e:	e085      	b.n	800321c <led_render+0x16e>
	  layer->wr_buf[i     ] = PWM_LO << (((layer->rgb_arr[0] << i) & 0x80) > 0);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	7a5b      	ldrb	r3, [r3, #9]
 8003114:	461a      	mov	r2, r3
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003120:	2b00      	cmp	r3, #0
 8003122:	dd01      	ble.n	8003128 <led_render+0x7a>
 8003124:	2142      	movs	r1, #66	; 0x42
 8003126:	e000      	b.n	800312a <led_render+0x7c>
 8003128:	2121      	movs	r1, #33	; 0x21
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	4413      	add	r3, r2
 8003136:	460a      	mov	r2, r1
 8003138:	805a      	strh	r2, [r3, #2]
	  layer->wr_buf[i +  8] = PWM_LO << (((layer->rgb_arr[1] << i) & 0x80) > 0);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	7a9b      	ldrb	r3, [r3, #10]
 800313e:	461a      	mov	r2, r3
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	fa02 f303 	lsl.w	r3, r2, r3
 8003146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800314a:	2b00      	cmp	r3, #0
 800314c:	dd01      	ble.n	8003152 <led_render+0xa4>
 800314e:	2142      	movs	r1, #66	; 0x42
 8003150:	e000      	b.n	8003154 <led_render+0xa6>
 8003152:	2121      	movs	r1, #33	; 0x21
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	3308      	adds	r3, #8
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800315e:	005b      	lsls	r3, r3, #1
 8003160:	4413      	add	r3, r2
 8003162:	460a      	mov	r2, r1
 8003164:	805a      	strh	r2, [r3, #2]
	  layer->wr_buf[i + 16] = PWM_LO << (((layer->rgb_arr[2] << i) & 0x80) > 0);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	7adb      	ldrb	r3, [r3, #11]
 800316a:	461a      	mov	r2, r3
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003176:	2b00      	cmp	r3, #0
 8003178:	dd01      	ble.n	800317e <led_render+0xd0>
 800317a:	2142      	movs	r1, #66	; 0x42
 800317c:	e000      	b.n	8003180 <led_render+0xd2>
 800317e:	2121      	movs	r1, #33	; 0x21
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	3310      	adds	r3, #16
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	4413      	add	r3, r2
 800318e:	460a      	mov	r2, r1
 8003190:	805a      	strh	r2, [r3, #2]
	  layer->wr_buf[i + 24] = PWM_LO << (((layer->rgb_arr[3] << i) & 0x80) > 0);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	7b1b      	ldrb	r3, [r3, #12]
 8003196:	461a      	mov	r2, r3
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	dd01      	ble.n	80031aa <led_render+0xfc>
 80031a6:	2142      	movs	r1, #66	; 0x42
 80031a8:	e000      	b.n	80031ac <led_render+0xfe>
 80031aa:	2121      	movs	r1, #33	; 0x21
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	3318      	adds	r3, #24
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	4413      	add	r3, r2
 80031ba:	460a      	mov	r2, r1
 80031bc:	805a      	strh	r2, [r3, #2]
	  layer->wr_buf[i + 32] = PWM_LO << (((layer->rgb_arr[4] << i) & 0x80) > 0);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	7b5b      	ldrb	r3, [r3, #13]
 80031c2:	461a      	mov	r2, r3
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	dd01      	ble.n	80031d6 <led_render+0x128>
 80031d2:	2142      	movs	r1, #66	; 0x42
 80031d4:	e000      	b.n	80031d8 <led_render+0x12a>
 80031d6:	2121      	movs	r1, #33	; 0x21
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	3320      	adds	r3, #32
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	4413      	add	r3, r2
 80031e6:	460a      	mov	r2, r1
 80031e8:	805a      	strh	r2, [r3, #2]
	  layer->wr_buf[i + 40] = PWM_LO << (((layer->rgb_arr[5] << i) & 0x80) > 0);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	7b9b      	ldrb	r3, [r3, #14]
 80031ee:	461a      	mov	r2, r3
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	dd01      	ble.n	8003202 <led_render+0x154>
 80031fe:	2142      	movs	r1, #66	; 0x42
 8003200:	e000      	b.n	8003204 <led_render+0x156>
 8003202:	2121      	movs	r1, #33	; 0x21
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	3328      	adds	r3, #40	; 0x28
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	4413      	add	r3, r2
 8003212:	460a      	mov	r2, r1
 8003214:	805a      	strh	r2, [r3, #2]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	3301      	adds	r3, #1
 800321a:	60bb      	str	r3, [r7, #8]
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	2b07      	cmp	r3, #7
 8003220:	f67f af76 	bls.w	8003110 <led_render+0x62>
  }
  HAL_TIM_PWM_Start_DMA(layer->timer, layer->channel, (uint32_t *)layer->wr_buf, WR_BUF_LEN);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6818      	ldr	r0, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	7a1b      	ldrb	r3, [r3, #8]
 800322c:	4619      	mov	r1, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f203 320a 	addw	r2, r3, #778	; 0x30a
 8003234:	2330      	movs	r3, #48	; 0x30
 8003236:	f002 f8c5 	bl	80053c4 <HAL_TIM_PWM_Start_DMA>
  layer->wr_buf_p = 2; // Since we're ready for the next buffer
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2202      	movs	r2, #2
 800323e:	f8c3 236c 	str.w	r2, [r3, #876]	; 0x36c
}
 8003242:	3710      	adds	r7, #16
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003248:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003280 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800324c:	480d      	ldr	r0, [pc, #52]	; (8003284 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800324e:	490e      	ldr	r1, [pc, #56]	; (8003288 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003250:	4a0e      	ldr	r2, [pc, #56]	; (800328c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003254:	e002      	b.n	800325c <LoopCopyDataInit>

08003256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800325a:	3304      	adds	r3, #4

0800325c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800325c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800325e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003260:	d3f9      	bcc.n	8003256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003262:	4a0b      	ldr	r2, [pc, #44]	; (8003290 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003264:	4c0b      	ldr	r4, [pc, #44]	; (8003294 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003268:	e001      	b.n	800326e <LoopFillZerobss>

0800326a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800326a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800326c:	3204      	adds	r2, #4

0800326e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800326e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003270:	d3fb      	bcc.n	800326a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003272:	f7ff fad7 	bl	8002824 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003276:	f006 ffff 	bl	800a278 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800327a:	f7fd f98b 	bl	8000594 <main>
  bx  lr    
 800327e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003280:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003288:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 800328c:	0800b5d0 	.word	0x0800b5d0
  ldr r2, =_sbss
 8003290:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8003294:	20001dbc 	.word	0x20001dbc

08003298 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003298:	e7fe      	b.n	8003298 <ADC_IRQHandler>
	...

0800329c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032a0:	4b0e      	ldr	r3, [pc, #56]	; (80032dc <HAL_Init+0x40>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a0d      	ldr	r2, [pc, #52]	; (80032dc <HAL_Init+0x40>)
 80032a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032ac:	4b0b      	ldr	r3, [pc, #44]	; (80032dc <HAL_Init+0x40>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a0a      	ldr	r2, [pc, #40]	; (80032dc <HAL_Init+0x40>)
 80032b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032b8:	4b08      	ldr	r3, [pc, #32]	; (80032dc <HAL_Init+0x40>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a07      	ldr	r2, [pc, #28]	; (80032dc <HAL_Init+0x40>)
 80032be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032c4:	2003      	movs	r0, #3
 80032c6:	f000 f973 	bl	80035b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032ca:	2000      	movs	r0, #0
 80032cc:	f000 f808 	bl	80032e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032d0:	f7fe ff3e 	bl	8002150 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	40023c00 	.word	0x40023c00

080032e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032e8:	4b12      	ldr	r3, [pc, #72]	; (8003334 <HAL_InitTick+0x54>)
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	4b12      	ldr	r3, [pc, #72]	; (8003338 <HAL_InitTick+0x58>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	4619      	mov	r1, r3
 80032f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80032fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fe:	4618      	mov	r0, r3
 8003300:	f000 f999 	bl	8003636 <HAL_SYSTICK_Config>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e00e      	b.n	800332c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2b0f      	cmp	r3, #15
 8003312:	d80a      	bhi.n	800332a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003314:	2200      	movs	r2, #0
 8003316:	6879      	ldr	r1, [r7, #4]
 8003318:	f04f 30ff 	mov.w	r0, #4294967295
 800331c:	f000 f953 	bl	80035c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003320:	4a06      	ldr	r2, [pc, #24]	; (800333c <HAL_InitTick+0x5c>)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003326:	2300      	movs	r3, #0
 8003328:	e000      	b.n	800332c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
}
 800332c:	4618      	mov	r0, r3
 800332e:	3708      	adds	r7, #8
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}
 8003334:	20000000 	.word	0x20000000
 8003338:	20000008 	.word	0x20000008
 800333c:	20000004 	.word	0x20000004

08003340 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003344:	4b06      	ldr	r3, [pc, #24]	; (8003360 <HAL_IncTick+0x20>)
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	461a      	mov	r2, r3
 800334a:	4b06      	ldr	r3, [pc, #24]	; (8003364 <HAL_IncTick+0x24>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4413      	add	r3, r2
 8003350:	4a04      	ldr	r2, [pc, #16]	; (8003364 <HAL_IncTick+0x24>)
 8003352:	6013      	str	r3, [r2, #0]
}
 8003354:	bf00      	nop
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	20000008 	.word	0x20000008
 8003364:	20001d60 	.word	0x20001d60

08003368 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  return uwTick;
 800336c:	4b03      	ldr	r3, [pc, #12]	; (800337c <HAL_GetTick+0x14>)
 800336e:	681b      	ldr	r3, [r3, #0]
}
 8003370:	4618      	mov	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	20001d60 	.word	0x20001d60

08003380 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003388:	f7ff ffee 	bl	8003368 <HAL_GetTick>
 800338c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003398:	d005      	beq.n	80033a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800339a:	4b0a      	ldr	r3, [pc, #40]	; (80033c4 <HAL_Delay+0x44>)
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	461a      	mov	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	4413      	add	r3, r2
 80033a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033a6:	bf00      	nop
 80033a8:	f7ff ffde 	bl	8003368 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d8f7      	bhi.n	80033a8 <HAL_Delay+0x28>
  {
  }
}
 80033b8:	bf00      	nop
 80033ba:	bf00      	nop
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000008 	.word	0x20000008

080033c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033d8:	4b0c      	ldr	r3, [pc, #48]	; (800340c <__NVIC_SetPriorityGrouping+0x44>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033e4:	4013      	ands	r3, r2
 80033e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033fa:	4a04      	ldr	r2, [pc, #16]	; (800340c <__NVIC_SetPriorityGrouping+0x44>)
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	60d3      	str	r3, [r2, #12]
}
 8003400:	bf00      	nop
 8003402:	3714      	adds	r7, #20
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	e000ed00 	.word	0xe000ed00

08003410 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003414:	4b04      	ldr	r3, [pc, #16]	; (8003428 <__NVIC_GetPriorityGrouping+0x18>)
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	0a1b      	lsrs	r3, r3, #8
 800341a:	f003 0307 	and.w	r3, r3, #7
}
 800341e:	4618      	mov	r0, r3
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	e000ed00 	.word	0xe000ed00

0800342c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	4603      	mov	r3, r0
 8003434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343a:	2b00      	cmp	r3, #0
 800343c:	db0b      	blt.n	8003456 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800343e:	79fb      	ldrb	r3, [r7, #7]
 8003440:	f003 021f 	and.w	r2, r3, #31
 8003444:	4907      	ldr	r1, [pc, #28]	; (8003464 <__NVIC_EnableIRQ+0x38>)
 8003446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344a:	095b      	lsrs	r3, r3, #5
 800344c:	2001      	movs	r0, #1
 800344e:	fa00 f202 	lsl.w	r2, r0, r2
 8003452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003456:	bf00      	nop
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	e000e100 	.word	0xe000e100

08003468 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003476:	2b00      	cmp	r3, #0
 8003478:	db12      	blt.n	80034a0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800347a:	79fb      	ldrb	r3, [r7, #7]
 800347c:	f003 021f 	and.w	r2, r3, #31
 8003480:	490a      	ldr	r1, [pc, #40]	; (80034ac <__NVIC_DisableIRQ+0x44>)
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	095b      	lsrs	r3, r3, #5
 8003488:	2001      	movs	r0, #1
 800348a:	fa00 f202 	lsl.w	r2, r0, r2
 800348e:	3320      	adds	r3, #32
 8003490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003494:	f3bf 8f4f 	dsb	sy
}
 8003498:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800349a:	f3bf 8f6f 	isb	sy
}
 800349e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	e000e100 	.word	0xe000e100

080034b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	4603      	mov	r3, r0
 80034b8:	6039      	str	r1, [r7, #0]
 80034ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	db0a      	blt.n	80034da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	490c      	ldr	r1, [pc, #48]	; (80034fc <__NVIC_SetPriority+0x4c>)
 80034ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ce:	0112      	lsls	r2, r2, #4
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	440b      	add	r3, r1
 80034d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034d8:	e00a      	b.n	80034f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	b2da      	uxtb	r2, r3
 80034de:	4908      	ldr	r1, [pc, #32]	; (8003500 <__NVIC_SetPriority+0x50>)
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	f003 030f 	and.w	r3, r3, #15
 80034e6:	3b04      	subs	r3, #4
 80034e8:	0112      	lsls	r2, r2, #4
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	440b      	add	r3, r1
 80034ee:	761a      	strb	r2, [r3, #24]
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	e000e100 	.word	0xe000e100
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003504:	b480      	push	{r7}
 8003506:	b089      	sub	sp, #36	; 0x24
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f1c3 0307 	rsb	r3, r3, #7
 800351e:	2b04      	cmp	r3, #4
 8003520:	bf28      	it	cs
 8003522:	2304      	movcs	r3, #4
 8003524:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	3304      	adds	r3, #4
 800352a:	2b06      	cmp	r3, #6
 800352c:	d902      	bls.n	8003534 <NVIC_EncodePriority+0x30>
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	3b03      	subs	r3, #3
 8003532:	e000      	b.n	8003536 <NVIC_EncodePriority+0x32>
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003538:	f04f 32ff 	mov.w	r2, #4294967295
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	43da      	mvns	r2, r3
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	401a      	ands	r2, r3
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800354c:	f04f 31ff 	mov.w	r1, #4294967295
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	fa01 f303 	lsl.w	r3, r1, r3
 8003556:	43d9      	mvns	r1, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800355c:	4313      	orrs	r3, r2
         );
}
 800355e:	4618      	mov	r0, r3
 8003560:	3724      	adds	r7, #36	; 0x24
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
	...

0800356c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3b01      	subs	r3, #1
 8003578:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800357c:	d301      	bcc.n	8003582 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800357e:	2301      	movs	r3, #1
 8003580:	e00f      	b.n	80035a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003582:	4a0a      	ldr	r2, [pc, #40]	; (80035ac <SysTick_Config+0x40>)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3b01      	subs	r3, #1
 8003588:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800358a:	210f      	movs	r1, #15
 800358c:	f04f 30ff 	mov.w	r0, #4294967295
 8003590:	f7ff ff8e 	bl	80034b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003594:	4b05      	ldr	r3, [pc, #20]	; (80035ac <SysTick_Config+0x40>)
 8003596:	2200      	movs	r2, #0
 8003598:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800359a:	4b04      	ldr	r3, [pc, #16]	; (80035ac <SysTick_Config+0x40>)
 800359c:	2207      	movs	r2, #7
 800359e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	e000e010 	.word	0xe000e010

080035b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7ff ff05 	bl	80033c8 <__NVIC_SetPriorityGrouping>
}
 80035be:	bf00      	nop
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b086      	sub	sp, #24
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	4603      	mov	r3, r0
 80035ce:	60b9      	str	r1, [r7, #8]
 80035d0:	607a      	str	r2, [r7, #4]
 80035d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035d8:	f7ff ff1a 	bl	8003410 <__NVIC_GetPriorityGrouping>
 80035dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	68b9      	ldr	r1, [r7, #8]
 80035e2:	6978      	ldr	r0, [r7, #20]
 80035e4:	f7ff ff8e 	bl	8003504 <NVIC_EncodePriority>
 80035e8:	4602      	mov	r2, r0
 80035ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ee:	4611      	mov	r1, r2
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff ff5d 	bl	80034b0 <__NVIC_SetPriority>
}
 80035f6:	bf00      	nop
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b082      	sub	sp, #8
 8003602:	af00      	add	r7, sp, #0
 8003604:	4603      	mov	r3, r0
 8003606:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff ff0d 	bl	800342c <__NVIC_EnableIRQ>
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	4603      	mov	r3, r0
 8003622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff ff1d 	bl	8003468 <__NVIC_DisableIRQ>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b082      	sub	sp, #8
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7ff ff94 	bl	800356c <SysTick_Config>
 8003644:	4603      	mov	r3, r0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
	...

08003650 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800365c:	f7ff fe84 	bl	8003368 <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e099      	b.n	80037a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2202      	movs	r2, #2
 8003670:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f022 0201 	bic.w	r2, r2, #1
 800368a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800368c:	e00f      	b.n	80036ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800368e:	f7ff fe6b 	bl	8003368 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b05      	cmp	r3, #5
 800369a:	d908      	bls.n	80036ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2220      	movs	r2, #32
 80036a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2203      	movs	r2, #3
 80036a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e078      	b.n	80037a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1e8      	bne.n	800368e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	4b38      	ldr	r3, [pc, #224]	; (80037a8 <HAL_DMA_Init+0x158>)
 80036c8:	4013      	ands	r3, r2
 80036ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685a      	ldr	r2, [r3, #4]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	699b      	ldr	r3, [r3, #24]
 80036ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003704:	2b04      	cmp	r3, #4
 8003706:	d107      	bne.n	8003718 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003710:	4313      	orrs	r3, r2
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	4313      	orrs	r3, r2
 8003716:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	f023 0307 	bic.w	r3, r3, #7
 800372e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003734:	697a      	ldr	r2, [r7, #20]
 8003736:	4313      	orrs	r3, r2
 8003738:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373e:	2b04      	cmp	r3, #4
 8003740:	d117      	bne.n	8003772 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	4313      	orrs	r3, r2
 800374a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00e      	beq.n	8003772 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 fa91 	bl	8003c7c <DMA_CheckFifoParam>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d008      	beq.n	8003772 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2240      	movs	r2, #64	; 0x40
 8003764:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800376e:	2301      	movs	r3, #1
 8003770:	e016      	b.n	80037a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 fa48 	bl	8003c10 <DMA_CalcBaseAndBitshift>
 8003780:	4603      	mov	r3, r0
 8003782:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003788:	223f      	movs	r2, #63	; 0x3f
 800378a:	409a      	lsls	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3718      	adds	r7, #24
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	f010803f 	.word	0xf010803f

080037ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
 80037b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ba:	2300      	movs	r3, #0
 80037bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d101      	bne.n	80037d2 <HAL_DMA_Start_IT+0x26>
 80037ce:	2302      	movs	r3, #2
 80037d0:	e040      	b.n	8003854 <HAL_DMA_Start_IT+0xa8>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d12f      	bne.n	8003846 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2202      	movs	r2, #2
 80037ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	68b9      	ldr	r1, [r7, #8]
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 f9da 	bl	8003bb4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003804:	223f      	movs	r2, #63	; 0x3f
 8003806:	409a      	lsls	r2, r3
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0216 	orr.w	r2, r2, #22
 800381a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	2b00      	cmp	r3, #0
 8003822:	d007      	beq.n	8003834 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0208 	orr.w	r2, r2, #8
 8003832:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0201 	orr.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]
 8003844:	e005      	b.n	8003852 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800384e:	2302      	movs	r3, #2
 8003850:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003852:	7dfb      	ldrb	r3, [r7, #23]
}
 8003854:	4618      	mov	r0, r3
 8003856:	3718      	adds	r7, #24
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d004      	beq.n	800387a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2280      	movs	r2, #128	; 0x80
 8003874:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e00c      	b.n	8003894 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2205      	movs	r2, #5
 800387e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 0201 	bic.w	r2, r2, #1
 8003890:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038ac:	4b8e      	ldr	r3, [pc, #568]	; (8003ae8 <HAL_DMA_IRQHandler+0x248>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a8e      	ldr	r2, [pc, #568]	; (8003aec <HAL_DMA_IRQHandler+0x24c>)
 80038b2:	fba2 2303 	umull	r2, r3, r2, r3
 80038b6:	0a9b      	lsrs	r3, r3, #10
 80038b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ca:	2208      	movs	r2, #8
 80038cc:	409a      	lsls	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	4013      	ands	r3, r2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d01a      	beq.n	800390c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d013      	beq.n	800390c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 0204 	bic.w	r2, r2, #4
 80038f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f8:	2208      	movs	r2, #8
 80038fa:	409a      	lsls	r2, r3
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003904:	f043 0201 	orr.w	r2, r3, #1
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003910:	2201      	movs	r2, #1
 8003912:	409a      	lsls	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	4013      	ands	r3, r2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d012      	beq.n	8003942 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00b      	beq.n	8003942 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800392e:	2201      	movs	r2, #1
 8003930:	409a      	lsls	r2, r3
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800393a:	f043 0202 	orr.w	r2, r3, #2
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003946:	2204      	movs	r2, #4
 8003948:	409a      	lsls	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	4013      	ands	r3, r2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d012      	beq.n	8003978 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00b      	beq.n	8003978 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003964:	2204      	movs	r2, #4
 8003966:	409a      	lsls	r2, r3
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003970:	f043 0204 	orr.w	r2, r3, #4
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397c:	2210      	movs	r2, #16
 800397e:	409a      	lsls	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	4013      	ands	r3, r2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d043      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0308 	and.w	r3, r3, #8
 8003992:	2b00      	cmp	r3, #0
 8003994:	d03c      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800399a:	2210      	movs	r2, #16
 800399c:	409a      	lsls	r2, r3
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d018      	beq.n	80039e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d108      	bne.n	80039d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d024      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	4798      	blx	r3
 80039ce:	e01f      	b.n	8003a10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d01b      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	4798      	blx	r3
 80039e0:	e016      	b.n	8003a10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d107      	bne.n	8003a00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0208 	bic.w	r2, r2, #8
 80039fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a14:	2220      	movs	r2, #32
 8003a16:	409a      	lsls	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	f000 808f 	beq.w	8003b40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0310 	and.w	r3, r3, #16
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 8087 	beq.w	8003b40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a36:	2220      	movs	r2, #32
 8003a38:	409a      	lsls	r2, r3
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b05      	cmp	r3, #5
 8003a48:	d136      	bne.n	8003ab8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0216 	bic.w	r2, r2, #22
 8003a58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	695a      	ldr	r2, [r3, #20]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d103      	bne.n	8003a7a <HAL_DMA_IRQHandler+0x1da>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d007      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0208 	bic.w	r2, r2, #8
 8003a88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8e:	223f      	movs	r2, #63	; 0x3f
 8003a90:	409a      	lsls	r2, r3
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d07e      	beq.n	8003bac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	4798      	blx	r3
        }
        return;
 8003ab6:	e079      	b.n	8003bac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d01d      	beq.n	8003b02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10d      	bne.n	8003af0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d031      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	4798      	blx	r3
 8003ae4:	e02c      	b.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
 8003ae6:	bf00      	nop
 8003ae8:	20000000 	.word	0x20000000
 8003aec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d023      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	4798      	blx	r3
 8003b00:	e01e      	b.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10f      	bne.n	8003b30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 0210 	bic.w	r2, r2, #16
 8003b1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d032      	beq.n	8003bae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d022      	beq.n	8003b9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2205      	movs	r2, #5
 8003b58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0201 	bic.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	60bb      	str	r3, [r7, #8]
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d307      	bcc.n	8003b88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1f2      	bne.n	8003b6c <HAL_DMA_IRQHandler+0x2cc>
 8003b86:	e000      	b.n	8003b8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d005      	beq.n	8003bae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	4798      	blx	r3
 8003baa:	e000      	b.n	8003bae <HAL_DMA_IRQHandler+0x30e>
        return;
 8003bac:	bf00      	nop
    }
  }
}
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
 8003bc0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bd0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	2b40      	cmp	r3, #64	; 0x40
 8003be0:	d108      	bne.n	8003bf4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003bf2:	e007      	b.n	8003c04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	60da      	str	r2, [r3, #12]
}
 8003c04:	bf00      	nop
 8003c06:	3714      	adds	r7, #20
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	3b10      	subs	r3, #16
 8003c20:	4a14      	ldr	r2, [pc, #80]	; (8003c74 <DMA_CalcBaseAndBitshift+0x64>)
 8003c22:	fba2 2303 	umull	r2, r3, r2, r3
 8003c26:	091b      	lsrs	r3, r3, #4
 8003c28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c2a:	4a13      	ldr	r2, [pc, #76]	; (8003c78 <DMA_CalcBaseAndBitshift+0x68>)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	4413      	add	r3, r2
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	461a      	mov	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2b03      	cmp	r3, #3
 8003c3c:	d909      	bls.n	8003c52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c46:	f023 0303 	bic.w	r3, r3, #3
 8003c4a:	1d1a      	adds	r2, r3, #4
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	659a      	str	r2, [r3, #88]	; 0x58
 8003c50:	e007      	b.n	8003c62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c5a:	f023 0303 	bic.w	r3, r3, #3
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3714      	adds	r7, #20
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	aaaaaaab 	.word	0xaaaaaaab
 8003c78:	0800b404 	.word	0x0800b404

08003c7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c84:	2300      	movs	r3, #0
 8003c86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d11f      	bne.n	8003cd6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	2b03      	cmp	r3, #3
 8003c9a:	d856      	bhi.n	8003d4a <DMA_CheckFifoParam+0xce>
 8003c9c:	a201      	add	r2, pc, #4	; (adr r2, 8003ca4 <DMA_CheckFifoParam+0x28>)
 8003c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca2:	bf00      	nop
 8003ca4:	08003cb5 	.word	0x08003cb5
 8003ca8:	08003cc7 	.word	0x08003cc7
 8003cac:	08003cb5 	.word	0x08003cb5
 8003cb0:	08003d4b 	.word	0x08003d4b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d046      	beq.n	8003d4e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cc4:	e043      	b.n	8003d4e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cce:	d140      	bne.n	8003d52 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cd4:	e03d      	b.n	8003d52 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cde:	d121      	bne.n	8003d24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	d837      	bhi.n	8003d56 <DMA_CheckFifoParam+0xda>
 8003ce6:	a201      	add	r2, pc, #4	; (adr r2, 8003cec <DMA_CheckFifoParam+0x70>)
 8003ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cec:	08003cfd 	.word	0x08003cfd
 8003cf0:	08003d03 	.word	0x08003d03
 8003cf4:	08003cfd 	.word	0x08003cfd
 8003cf8:	08003d15 	.word	0x08003d15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8003d00:	e030      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d025      	beq.n	8003d5a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d12:	e022      	b.n	8003d5a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d18:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d1c:	d11f      	bne.n	8003d5e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d22:	e01c      	b.n	8003d5e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d903      	bls.n	8003d32 <DMA_CheckFifoParam+0xb6>
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2b03      	cmp	r3, #3
 8003d2e:	d003      	beq.n	8003d38 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d30:	e018      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	73fb      	strb	r3, [r7, #15]
      break;
 8003d36:	e015      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00e      	beq.n	8003d62 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	73fb      	strb	r3, [r7, #15]
      break;
 8003d48:	e00b      	b.n	8003d62 <DMA_CheckFifoParam+0xe6>
      break;
 8003d4a:	bf00      	nop
 8003d4c:	e00a      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d4e:	bf00      	nop
 8003d50:	e008      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d52:	bf00      	nop
 8003d54:	e006      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d56:	bf00      	nop
 8003d58:	e004      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d5a:	bf00      	nop
 8003d5c:	e002      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;   
 8003d5e:	bf00      	nop
 8003d60:	e000      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d62:	bf00      	nop
    }
  } 
  
  return status; 
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3714      	adds	r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop

08003d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b089      	sub	sp, #36	; 0x24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	61fb      	str	r3, [r7, #28]
 8003d8e:	e159      	b.n	8004044 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d90:	2201      	movs	r2, #1
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	f040 8148 	bne.w	800403e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f003 0303 	and.w	r3, r3, #3
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d005      	beq.n	8003dc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d130      	bne.n	8003e28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	2203      	movs	r2, #3
 8003dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	f003 0201 	and.w	r2, r3, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f003 0303 	and.w	r3, r3, #3
 8003e30:	2b03      	cmp	r3, #3
 8003e32:	d017      	beq.n	8003e64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	2203      	movs	r2, #3
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	43db      	mvns	r3, r3
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f003 0303 	and.w	r3, r3, #3
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d123      	bne.n	8003eb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	08da      	lsrs	r2, r3, #3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3208      	adds	r2, #8
 8003e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	220f      	movs	r2, #15
 8003e88:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8c:	43db      	mvns	r3, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4013      	ands	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	691a      	ldr	r2, [r3, #16]
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	f003 0307 	and.w	r3, r3, #7
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	08da      	lsrs	r2, r3, #3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3208      	adds	r2, #8
 8003eb2:	69b9      	ldr	r1, [r7, #24]
 8003eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f003 0203 	and.w	r2, r3, #3
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	005b      	lsls	r3, r3, #1
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 80a2 	beq.w	800403e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efa:	2300      	movs	r3, #0
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	4b57      	ldr	r3, [pc, #348]	; (800405c <HAL_GPIO_Init+0x2e8>)
 8003f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f02:	4a56      	ldr	r2, [pc, #344]	; (800405c <HAL_GPIO_Init+0x2e8>)
 8003f04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f08:	6453      	str	r3, [r2, #68]	; 0x44
 8003f0a:	4b54      	ldr	r3, [pc, #336]	; (800405c <HAL_GPIO_Init+0x2e8>)
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f12:	60fb      	str	r3, [r7, #12]
 8003f14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f16:	4a52      	ldr	r2, [pc, #328]	; (8004060 <HAL_GPIO_Init+0x2ec>)
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	089b      	lsrs	r3, r3, #2
 8003f1c:	3302      	adds	r3, #2
 8003f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	220f      	movs	r2, #15
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	43db      	mvns	r3, r3
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	4013      	ands	r3, r2
 8003f38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a49      	ldr	r2, [pc, #292]	; (8004064 <HAL_GPIO_Init+0x2f0>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d019      	beq.n	8003f76 <HAL_GPIO_Init+0x202>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a48      	ldr	r2, [pc, #288]	; (8004068 <HAL_GPIO_Init+0x2f4>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d013      	beq.n	8003f72 <HAL_GPIO_Init+0x1fe>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a47      	ldr	r2, [pc, #284]	; (800406c <HAL_GPIO_Init+0x2f8>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d00d      	beq.n	8003f6e <HAL_GPIO_Init+0x1fa>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a46      	ldr	r2, [pc, #280]	; (8004070 <HAL_GPIO_Init+0x2fc>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d007      	beq.n	8003f6a <HAL_GPIO_Init+0x1f6>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a45      	ldr	r2, [pc, #276]	; (8004074 <HAL_GPIO_Init+0x300>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d101      	bne.n	8003f66 <HAL_GPIO_Init+0x1f2>
 8003f62:	2304      	movs	r3, #4
 8003f64:	e008      	b.n	8003f78 <HAL_GPIO_Init+0x204>
 8003f66:	2307      	movs	r3, #7
 8003f68:	e006      	b.n	8003f78 <HAL_GPIO_Init+0x204>
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e004      	b.n	8003f78 <HAL_GPIO_Init+0x204>
 8003f6e:	2302      	movs	r3, #2
 8003f70:	e002      	b.n	8003f78 <HAL_GPIO_Init+0x204>
 8003f72:	2301      	movs	r3, #1
 8003f74:	e000      	b.n	8003f78 <HAL_GPIO_Init+0x204>
 8003f76:	2300      	movs	r3, #0
 8003f78:	69fa      	ldr	r2, [r7, #28]
 8003f7a:	f002 0203 	and.w	r2, r2, #3
 8003f7e:	0092      	lsls	r2, r2, #2
 8003f80:	4093      	lsls	r3, r2
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f88:	4935      	ldr	r1, [pc, #212]	; (8004060 <HAL_GPIO_Init+0x2ec>)
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	089b      	lsrs	r3, r3, #2
 8003f8e:	3302      	adds	r3, #2
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f96:	4b38      	ldr	r3, [pc, #224]	; (8004078 <HAL_GPIO_Init+0x304>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	43db      	mvns	r3, r3
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fba:	4a2f      	ldr	r2, [pc, #188]	; (8004078 <HAL_GPIO_Init+0x304>)
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fc0:	4b2d      	ldr	r3, [pc, #180]	; (8004078 <HAL_GPIO_Init+0x304>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	43db      	mvns	r3, r3
 8003fca:	69ba      	ldr	r2, [r7, #24]
 8003fcc:	4013      	ands	r3, r2
 8003fce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003fdc:	69ba      	ldr	r2, [r7, #24]
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003fe4:	4a24      	ldr	r2, [pc, #144]	; (8004078 <HAL_GPIO_Init+0x304>)
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003fea:	4b23      	ldr	r3, [pc, #140]	; (8004078 <HAL_GPIO_Init+0x304>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	43db      	mvns	r3, r3
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	4313      	orrs	r3, r2
 800400c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800400e:	4a1a      	ldr	r2, [pc, #104]	; (8004078 <HAL_GPIO_Init+0x304>)
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004014:	4b18      	ldr	r3, [pc, #96]	; (8004078 <HAL_GPIO_Init+0x304>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	43db      	mvns	r3, r3
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	4013      	ands	r3, r2
 8004022:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d003      	beq.n	8004038 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	4313      	orrs	r3, r2
 8004036:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004038:	4a0f      	ldr	r2, [pc, #60]	; (8004078 <HAL_GPIO_Init+0x304>)
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	3301      	adds	r3, #1
 8004042:	61fb      	str	r3, [r7, #28]
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	2b0f      	cmp	r3, #15
 8004048:	f67f aea2 	bls.w	8003d90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800404c:	bf00      	nop
 800404e:	bf00      	nop
 8004050:	3724      	adds	r7, #36	; 0x24
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	40023800 	.word	0x40023800
 8004060:	40013800 	.word	0x40013800
 8004064:	40020000 	.word	0x40020000
 8004068:	40020400 	.word	0x40020400
 800406c:	40020800 	.word	0x40020800
 8004070:	40020c00 	.word	0x40020c00
 8004074:	40021000 	.word	0x40021000
 8004078:	40013c00 	.word	0x40013c00

0800407c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	460b      	mov	r3, r1
 8004086:	807b      	strh	r3, [r7, #2]
 8004088:	4613      	mov	r3, r2
 800408a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800408c:	787b      	ldrb	r3, [r7, #1]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004092:	887a      	ldrh	r2, [r7, #2]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004098:	e003      	b.n	80040a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800409a:	887b      	ldrh	r3, [r7, #2]
 800409c:	041a      	lsls	r2, r3, #16
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	619a      	str	r2, [r3, #24]
}
 80040a2:	bf00      	nop
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
	...

080040b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	4603      	mov	r3, r0
 80040b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80040ba:	4b08      	ldr	r3, [pc, #32]	; (80040dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040bc:	695a      	ldr	r2, [r3, #20]
 80040be:	88fb      	ldrh	r3, [r7, #6]
 80040c0:	4013      	ands	r3, r2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d006      	beq.n	80040d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040c6:	4a05      	ldr	r2, [pc, #20]	; (80040dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040c8:	88fb      	ldrh	r3, [r7, #6]
 80040ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040cc:	88fb      	ldrh	r3, [r7, #6]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fd f8ae 	bl	8001230 <HAL_GPIO_EXTI_Callback>
  }
}
 80040d4:	bf00      	nop
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40013c00 	.word	0x40013c00

080040e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d101      	bne.n	80040f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e267      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d075      	beq.n	80041ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040fe:	4b88      	ldr	r3, [pc, #544]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f003 030c 	and.w	r3, r3, #12
 8004106:	2b04      	cmp	r3, #4
 8004108:	d00c      	beq.n	8004124 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800410a:	4b85      	ldr	r3, [pc, #532]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004112:	2b08      	cmp	r3, #8
 8004114:	d112      	bne.n	800413c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004116:	4b82      	ldr	r3, [pc, #520]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800411e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004122:	d10b      	bne.n	800413c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004124:	4b7e      	ldr	r3, [pc, #504]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d05b      	beq.n	80041e8 <HAL_RCC_OscConfig+0x108>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d157      	bne.n	80041e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e242      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004144:	d106      	bne.n	8004154 <HAL_RCC_OscConfig+0x74>
 8004146:	4b76      	ldr	r3, [pc, #472]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a75      	ldr	r2, [pc, #468]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 800414c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004150:	6013      	str	r3, [r2, #0]
 8004152:	e01d      	b.n	8004190 <HAL_RCC_OscConfig+0xb0>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800415c:	d10c      	bne.n	8004178 <HAL_RCC_OscConfig+0x98>
 800415e:	4b70      	ldr	r3, [pc, #448]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a6f      	ldr	r2, [pc, #444]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004164:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	4b6d      	ldr	r3, [pc, #436]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a6c      	ldr	r2, [pc, #432]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004174:	6013      	str	r3, [r2, #0]
 8004176:	e00b      	b.n	8004190 <HAL_RCC_OscConfig+0xb0>
 8004178:	4b69      	ldr	r3, [pc, #420]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a68      	ldr	r2, [pc, #416]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 800417e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004182:	6013      	str	r3, [r2, #0]
 8004184:	4b66      	ldr	r3, [pc, #408]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a65      	ldr	r2, [pc, #404]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 800418a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800418e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d013      	beq.n	80041c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004198:	f7ff f8e6 	bl	8003368 <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041a0:	f7ff f8e2 	bl	8003368 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b64      	cmp	r3, #100	; 0x64
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e207      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041b2:	4b5b      	ldr	r3, [pc, #364]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d0f0      	beq.n	80041a0 <HAL_RCC_OscConfig+0xc0>
 80041be:	e014      	b.n	80041ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c0:	f7ff f8d2 	bl	8003368 <HAL_GetTick>
 80041c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041c6:	e008      	b.n	80041da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041c8:	f7ff f8ce 	bl	8003368 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b64      	cmp	r3, #100	; 0x64
 80041d4:	d901      	bls.n	80041da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e1f3      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041da:	4b51      	ldr	r3, [pc, #324]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1f0      	bne.n	80041c8 <HAL_RCC_OscConfig+0xe8>
 80041e6:	e000      	b.n	80041ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d063      	beq.n	80042be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041f6:	4b4a      	ldr	r3, [pc, #296]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	f003 030c 	and.w	r3, r3, #12
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00b      	beq.n	800421a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004202:	4b47      	ldr	r3, [pc, #284]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800420a:	2b08      	cmp	r3, #8
 800420c:	d11c      	bne.n	8004248 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800420e:	4b44      	ldr	r3, [pc, #272]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d116      	bne.n	8004248 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800421a:	4b41      	ldr	r3, [pc, #260]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d005      	beq.n	8004232 <HAL_RCC_OscConfig+0x152>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d001      	beq.n	8004232 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e1c7      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004232:	4b3b      	ldr	r3, [pc, #236]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	00db      	lsls	r3, r3, #3
 8004240:	4937      	ldr	r1, [pc, #220]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004242:	4313      	orrs	r3, r2
 8004244:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004246:	e03a      	b.n	80042be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d020      	beq.n	8004292 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004250:	4b34      	ldr	r3, [pc, #208]	; (8004324 <HAL_RCC_OscConfig+0x244>)
 8004252:	2201      	movs	r2, #1
 8004254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004256:	f7ff f887 	bl	8003368 <HAL_GetTick>
 800425a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800425c:	e008      	b.n	8004270 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800425e:	f7ff f883 	bl	8003368 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e1a8      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004270:	4b2b      	ldr	r3, [pc, #172]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d0f0      	beq.n	800425e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800427c:	4b28      	ldr	r3, [pc, #160]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	00db      	lsls	r3, r3, #3
 800428a:	4925      	ldr	r1, [pc, #148]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 800428c:	4313      	orrs	r3, r2
 800428e:	600b      	str	r3, [r1, #0]
 8004290:	e015      	b.n	80042be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004292:	4b24      	ldr	r3, [pc, #144]	; (8004324 <HAL_RCC_OscConfig+0x244>)
 8004294:	2200      	movs	r2, #0
 8004296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004298:	f7ff f866 	bl	8003368 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042a0:	f7ff f862 	bl	8003368 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e187      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042b2:	4b1b      	ldr	r3, [pc, #108]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1f0      	bne.n	80042a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0308 	and.w	r3, r3, #8
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d036      	beq.n	8004338 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d016      	beq.n	8004300 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042d2:	4b15      	ldr	r3, [pc, #84]	; (8004328 <HAL_RCC_OscConfig+0x248>)
 80042d4:	2201      	movs	r2, #1
 80042d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d8:	f7ff f846 	bl	8003368 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042e0:	f7ff f842 	bl	8003368 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e167      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042f2:	4b0b      	ldr	r3, [pc, #44]	; (8004320 <HAL_RCC_OscConfig+0x240>)
 80042f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0f0      	beq.n	80042e0 <HAL_RCC_OscConfig+0x200>
 80042fe:	e01b      	b.n	8004338 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004300:	4b09      	ldr	r3, [pc, #36]	; (8004328 <HAL_RCC_OscConfig+0x248>)
 8004302:	2200      	movs	r2, #0
 8004304:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004306:	f7ff f82f 	bl	8003368 <HAL_GetTick>
 800430a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800430c:	e00e      	b.n	800432c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800430e:	f7ff f82b 	bl	8003368 <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	2b02      	cmp	r3, #2
 800431a:	d907      	bls.n	800432c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e150      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
 8004320:	40023800 	.word	0x40023800
 8004324:	42470000 	.word	0x42470000
 8004328:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800432c:	4b88      	ldr	r3, [pc, #544]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 800432e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1ea      	bne.n	800430e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 8097 	beq.w	8004474 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004346:	2300      	movs	r3, #0
 8004348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800434a:	4b81      	ldr	r3, [pc, #516]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10f      	bne.n	8004376 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004356:	2300      	movs	r3, #0
 8004358:	60bb      	str	r3, [r7, #8]
 800435a:	4b7d      	ldr	r3, [pc, #500]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	4a7c      	ldr	r2, [pc, #496]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 8004360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004364:	6413      	str	r3, [r2, #64]	; 0x40
 8004366:	4b7a      	ldr	r3, [pc, #488]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800436e:	60bb      	str	r3, [r7, #8]
 8004370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004372:	2301      	movs	r3, #1
 8004374:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004376:	4b77      	ldr	r3, [pc, #476]	; (8004554 <HAL_RCC_OscConfig+0x474>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800437e:	2b00      	cmp	r3, #0
 8004380:	d118      	bne.n	80043b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004382:	4b74      	ldr	r3, [pc, #464]	; (8004554 <HAL_RCC_OscConfig+0x474>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a73      	ldr	r2, [pc, #460]	; (8004554 <HAL_RCC_OscConfig+0x474>)
 8004388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800438c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800438e:	f7fe ffeb 	bl	8003368 <HAL_GetTick>
 8004392:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004394:	e008      	b.n	80043a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004396:	f7fe ffe7 	bl	8003368 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d901      	bls.n	80043a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e10c      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a8:	4b6a      	ldr	r3, [pc, #424]	; (8004554 <HAL_RCC_OscConfig+0x474>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d0f0      	beq.n	8004396 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d106      	bne.n	80043ca <HAL_RCC_OscConfig+0x2ea>
 80043bc:	4b64      	ldr	r3, [pc, #400]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043c0:	4a63      	ldr	r2, [pc, #396]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043c2:	f043 0301 	orr.w	r3, r3, #1
 80043c6:	6713      	str	r3, [r2, #112]	; 0x70
 80043c8:	e01c      	b.n	8004404 <HAL_RCC_OscConfig+0x324>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	2b05      	cmp	r3, #5
 80043d0:	d10c      	bne.n	80043ec <HAL_RCC_OscConfig+0x30c>
 80043d2:	4b5f      	ldr	r3, [pc, #380]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043d6:	4a5e      	ldr	r2, [pc, #376]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043d8:	f043 0304 	orr.w	r3, r3, #4
 80043dc:	6713      	str	r3, [r2, #112]	; 0x70
 80043de:	4b5c      	ldr	r3, [pc, #368]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e2:	4a5b      	ldr	r2, [pc, #364]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043e4:	f043 0301 	orr.w	r3, r3, #1
 80043e8:	6713      	str	r3, [r2, #112]	; 0x70
 80043ea:	e00b      	b.n	8004404 <HAL_RCC_OscConfig+0x324>
 80043ec:	4b58      	ldr	r3, [pc, #352]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f0:	4a57      	ldr	r2, [pc, #348]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043f2:	f023 0301 	bic.w	r3, r3, #1
 80043f6:	6713      	str	r3, [r2, #112]	; 0x70
 80043f8:	4b55      	ldr	r3, [pc, #340]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043fc:	4a54      	ldr	r2, [pc, #336]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80043fe:	f023 0304 	bic.w	r3, r3, #4
 8004402:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d015      	beq.n	8004438 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800440c:	f7fe ffac 	bl	8003368 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004412:	e00a      	b.n	800442a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004414:	f7fe ffa8 	bl	8003368 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004422:	4293      	cmp	r3, r2
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e0cb      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800442a:	4b49      	ldr	r3, [pc, #292]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 800442c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0ee      	beq.n	8004414 <HAL_RCC_OscConfig+0x334>
 8004436:	e014      	b.n	8004462 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004438:	f7fe ff96 	bl	8003368 <HAL_GetTick>
 800443c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800443e:	e00a      	b.n	8004456 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004440:	f7fe ff92 	bl	8003368 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	f241 3288 	movw	r2, #5000	; 0x1388
 800444e:	4293      	cmp	r3, r2
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e0b5      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004456:	4b3e      	ldr	r3, [pc, #248]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 8004458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1ee      	bne.n	8004440 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004462:	7dfb      	ldrb	r3, [r7, #23]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d105      	bne.n	8004474 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004468:	4b39      	ldr	r3, [pc, #228]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 800446a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446c:	4a38      	ldr	r2, [pc, #224]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 800446e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004472:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	2b00      	cmp	r3, #0
 800447a:	f000 80a1 	beq.w	80045c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800447e:	4b34      	ldr	r3, [pc, #208]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f003 030c 	and.w	r3, r3, #12
 8004486:	2b08      	cmp	r3, #8
 8004488:	d05c      	beq.n	8004544 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	2b02      	cmp	r3, #2
 8004490:	d141      	bne.n	8004516 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004492:	4b31      	ldr	r3, [pc, #196]	; (8004558 <HAL_RCC_OscConfig+0x478>)
 8004494:	2200      	movs	r2, #0
 8004496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004498:	f7fe ff66 	bl	8003368 <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800449e:	e008      	b.n	80044b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044a0:	f7fe ff62 	bl	8003368 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e087      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044b2:	4b27      	ldr	r3, [pc, #156]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1f0      	bne.n	80044a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	69da      	ldr	r2, [r3, #28]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	431a      	orrs	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	019b      	lsls	r3, r3, #6
 80044ce:	431a      	orrs	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d4:	085b      	lsrs	r3, r3, #1
 80044d6:	3b01      	subs	r3, #1
 80044d8:	041b      	lsls	r3, r3, #16
 80044da:	431a      	orrs	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e0:	061b      	lsls	r3, r3, #24
 80044e2:	491b      	ldr	r1, [pc, #108]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044e8:	4b1b      	ldr	r3, [pc, #108]	; (8004558 <HAL_RCC_OscConfig+0x478>)
 80044ea:	2201      	movs	r2, #1
 80044ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ee:	f7fe ff3b 	bl	8003368 <HAL_GetTick>
 80044f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044f4:	e008      	b.n	8004508 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044f6:	f7fe ff37 	bl	8003368 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d901      	bls.n	8004508 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	e05c      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004508:	4b11      	ldr	r3, [pc, #68]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d0f0      	beq.n	80044f6 <HAL_RCC_OscConfig+0x416>
 8004514:	e054      	b.n	80045c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004516:	4b10      	ldr	r3, [pc, #64]	; (8004558 <HAL_RCC_OscConfig+0x478>)
 8004518:	2200      	movs	r2, #0
 800451a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800451c:	f7fe ff24 	bl	8003368 <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004522:	e008      	b.n	8004536 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004524:	f7fe ff20 	bl	8003368 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b02      	cmp	r3, #2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e045      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004536:	4b06      	ldr	r3, [pc, #24]	; (8004550 <HAL_RCC_OscConfig+0x470>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1f0      	bne.n	8004524 <HAL_RCC_OscConfig+0x444>
 8004542:	e03d      	b.n	80045c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d107      	bne.n	800455c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e038      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
 8004550:	40023800 	.word	0x40023800
 8004554:	40007000 	.word	0x40007000
 8004558:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800455c:	4b1b      	ldr	r3, [pc, #108]	; (80045cc <HAL_RCC_OscConfig+0x4ec>)
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d028      	beq.n	80045bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004574:	429a      	cmp	r2, r3
 8004576:	d121      	bne.n	80045bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004582:	429a      	cmp	r2, r3
 8004584:	d11a      	bne.n	80045bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800458c:	4013      	ands	r3, r2
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004592:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004594:	4293      	cmp	r3, r2
 8004596:	d111      	bne.n	80045bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a2:	085b      	lsrs	r3, r3, #1
 80045a4:	3b01      	subs	r3, #1
 80045a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d107      	bne.n	80045bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d001      	beq.n	80045c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e000      	b.n	80045c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3718      	adds	r7, #24
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	40023800 	.word	0x40023800

080045d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e0cc      	b.n	800477e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045e4:	4b68      	ldr	r3, [pc, #416]	; (8004788 <HAL_RCC_ClockConfig+0x1b8>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d90c      	bls.n	800460c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045f2:	4b65      	ldr	r3, [pc, #404]	; (8004788 <HAL_RCC_ClockConfig+0x1b8>)
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	b2d2      	uxtb	r2, r2
 80045f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045fa:	4b63      	ldr	r3, [pc, #396]	; (8004788 <HAL_RCC_ClockConfig+0x1b8>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0307 	and.w	r3, r3, #7
 8004602:	683a      	ldr	r2, [r7, #0]
 8004604:	429a      	cmp	r2, r3
 8004606:	d001      	beq.n	800460c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e0b8      	b.n	800477e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d020      	beq.n	800465a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004624:	4b59      	ldr	r3, [pc, #356]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	4a58      	ldr	r2, [pc, #352]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 800462a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800462e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0308 	and.w	r3, r3, #8
 8004638:	2b00      	cmp	r3, #0
 800463a:	d005      	beq.n	8004648 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800463c:	4b53      	ldr	r3, [pc, #332]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	4a52      	ldr	r2, [pc, #328]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 8004642:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004646:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004648:	4b50      	ldr	r3, [pc, #320]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	494d      	ldr	r1, [pc, #308]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 8004656:	4313      	orrs	r3, r2
 8004658:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	d044      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d107      	bne.n	800467e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800466e:	4b47      	ldr	r3, [pc, #284]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d119      	bne.n	80046ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e07f      	b.n	800477e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	2b02      	cmp	r3, #2
 8004684:	d003      	beq.n	800468e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800468a:	2b03      	cmp	r3, #3
 800468c:	d107      	bne.n	800469e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800468e:	4b3f      	ldr	r3, [pc, #252]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d109      	bne.n	80046ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e06f      	b.n	800477e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800469e:	4b3b      	ldr	r3, [pc, #236]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e067      	b.n	800477e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ae:	4b37      	ldr	r3, [pc, #220]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f023 0203 	bic.w	r2, r3, #3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	4934      	ldr	r1, [pc, #208]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046c0:	f7fe fe52 	bl	8003368 <HAL_GetTick>
 80046c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046c6:	e00a      	b.n	80046de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046c8:	f7fe fe4e 	bl	8003368 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e04f      	b.n	800477e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046de:	4b2b      	ldr	r3, [pc, #172]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 020c 	and.w	r2, r3, #12
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d1eb      	bne.n	80046c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046f0:	4b25      	ldr	r3, [pc, #148]	; (8004788 <HAL_RCC_ClockConfig+0x1b8>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0307 	and.w	r3, r3, #7
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d20c      	bcs.n	8004718 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046fe:	4b22      	ldr	r3, [pc, #136]	; (8004788 <HAL_RCC_ClockConfig+0x1b8>)
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	b2d2      	uxtb	r2, r2
 8004704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004706:	4b20      	ldr	r3, [pc, #128]	; (8004788 <HAL_RCC_ClockConfig+0x1b8>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	683a      	ldr	r2, [r7, #0]
 8004710:	429a      	cmp	r2, r3
 8004712:	d001      	beq.n	8004718 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e032      	b.n	800477e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0304 	and.w	r3, r3, #4
 8004720:	2b00      	cmp	r3, #0
 8004722:	d008      	beq.n	8004736 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004724:	4b19      	ldr	r3, [pc, #100]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	4916      	ldr	r1, [pc, #88]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 8004732:	4313      	orrs	r3, r2
 8004734:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0308 	and.w	r3, r3, #8
 800473e:	2b00      	cmp	r3, #0
 8004740:	d009      	beq.n	8004756 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004742:	4b12      	ldr	r3, [pc, #72]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	00db      	lsls	r3, r3, #3
 8004750:	490e      	ldr	r1, [pc, #56]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 8004752:	4313      	orrs	r3, r2
 8004754:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004756:	f000 f821 	bl	800479c <HAL_RCC_GetSysClockFreq>
 800475a:	4602      	mov	r2, r0
 800475c:	4b0b      	ldr	r3, [pc, #44]	; (800478c <HAL_RCC_ClockConfig+0x1bc>)
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	091b      	lsrs	r3, r3, #4
 8004762:	f003 030f 	and.w	r3, r3, #15
 8004766:	490a      	ldr	r1, [pc, #40]	; (8004790 <HAL_RCC_ClockConfig+0x1c0>)
 8004768:	5ccb      	ldrb	r3, [r1, r3]
 800476a:	fa22 f303 	lsr.w	r3, r2, r3
 800476e:	4a09      	ldr	r2, [pc, #36]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 8004770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004772:	4b09      	ldr	r3, [pc, #36]	; (8004798 <HAL_RCC_ClockConfig+0x1c8>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4618      	mov	r0, r3
 8004778:	f7fe fdb2 	bl	80032e0 <HAL_InitTick>

  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3710      	adds	r7, #16
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	40023c00 	.word	0x40023c00
 800478c:	40023800 	.word	0x40023800
 8004790:	0800b064 	.word	0x0800b064
 8004794:	20000000 	.word	0x20000000
 8004798:	20000004 	.word	0x20000004

0800479c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800479c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047a0:	b094      	sub	sp, #80	; 0x50
 80047a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	647b      	str	r3, [r7, #68]	; 0x44
 80047a8:	2300      	movs	r3, #0
 80047aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047ac:	2300      	movs	r3, #0
 80047ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047b4:	4b79      	ldr	r3, [pc, #484]	; (800499c <HAL_RCC_GetSysClockFreq+0x200>)
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	f003 030c 	and.w	r3, r3, #12
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d00d      	beq.n	80047dc <HAL_RCC_GetSysClockFreq+0x40>
 80047c0:	2b08      	cmp	r3, #8
 80047c2:	f200 80e1 	bhi.w	8004988 <HAL_RCC_GetSysClockFreq+0x1ec>
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <HAL_RCC_GetSysClockFreq+0x34>
 80047ca:	2b04      	cmp	r3, #4
 80047cc:	d003      	beq.n	80047d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80047ce:	e0db      	b.n	8004988 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047d0:	4b73      	ldr	r3, [pc, #460]	; (80049a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80047d2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80047d4:	e0db      	b.n	800498e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047d6:	4b73      	ldr	r3, [pc, #460]	; (80049a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80047d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047da:	e0d8      	b.n	800498e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047dc:	4b6f      	ldr	r3, [pc, #444]	; (800499c <HAL_RCC_GetSysClockFreq+0x200>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047e4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047e6:	4b6d      	ldr	r3, [pc, #436]	; (800499c <HAL_RCC_GetSysClockFreq+0x200>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d063      	beq.n	80048ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047f2:	4b6a      	ldr	r3, [pc, #424]	; (800499c <HAL_RCC_GetSysClockFreq+0x200>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	099b      	lsrs	r3, r3, #6
 80047f8:	2200      	movs	r2, #0
 80047fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80047fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80047fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004804:	633b      	str	r3, [r7, #48]	; 0x30
 8004806:	2300      	movs	r3, #0
 8004808:	637b      	str	r3, [r7, #52]	; 0x34
 800480a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800480e:	4622      	mov	r2, r4
 8004810:	462b      	mov	r3, r5
 8004812:	f04f 0000 	mov.w	r0, #0
 8004816:	f04f 0100 	mov.w	r1, #0
 800481a:	0159      	lsls	r1, r3, #5
 800481c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004820:	0150      	lsls	r0, r2, #5
 8004822:	4602      	mov	r2, r0
 8004824:	460b      	mov	r3, r1
 8004826:	4621      	mov	r1, r4
 8004828:	1a51      	subs	r1, r2, r1
 800482a:	6139      	str	r1, [r7, #16]
 800482c:	4629      	mov	r1, r5
 800482e:	eb63 0301 	sbc.w	r3, r3, r1
 8004832:	617b      	str	r3, [r7, #20]
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	f04f 0300 	mov.w	r3, #0
 800483c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004840:	4659      	mov	r1, fp
 8004842:	018b      	lsls	r3, r1, #6
 8004844:	4651      	mov	r1, sl
 8004846:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800484a:	4651      	mov	r1, sl
 800484c:	018a      	lsls	r2, r1, #6
 800484e:	4651      	mov	r1, sl
 8004850:	ebb2 0801 	subs.w	r8, r2, r1
 8004854:	4659      	mov	r1, fp
 8004856:	eb63 0901 	sbc.w	r9, r3, r1
 800485a:	f04f 0200 	mov.w	r2, #0
 800485e:	f04f 0300 	mov.w	r3, #0
 8004862:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004866:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800486a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800486e:	4690      	mov	r8, r2
 8004870:	4699      	mov	r9, r3
 8004872:	4623      	mov	r3, r4
 8004874:	eb18 0303 	adds.w	r3, r8, r3
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	462b      	mov	r3, r5
 800487c:	eb49 0303 	adc.w	r3, r9, r3
 8004880:	60fb      	str	r3, [r7, #12]
 8004882:	f04f 0200 	mov.w	r2, #0
 8004886:	f04f 0300 	mov.w	r3, #0
 800488a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800488e:	4629      	mov	r1, r5
 8004890:	024b      	lsls	r3, r1, #9
 8004892:	4621      	mov	r1, r4
 8004894:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004898:	4621      	mov	r1, r4
 800489a:	024a      	lsls	r2, r1, #9
 800489c:	4610      	mov	r0, r2
 800489e:	4619      	mov	r1, r3
 80048a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048a2:	2200      	movs	r2, #0
 80048a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80048a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80048ac:	f7fb fcf0 	bl	8000290 <__aeabi_uldivmod>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	4613      	mov	r3, r2
 80048b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048b8:	e058      	b.n	800496c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048ba:	4b38      	ldr	r3, [pc, #224]	; (800499c <HAL_RCC_GetSysClockFreq+0x200>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	099b      	lsrs	r3, r3, #6
 80048c0:	2200      	movs	r2, #0
 80048c2:	4618      	mov	r0, r3
 80048c4:	4611      	mov	r1, r2
 80048c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048ca:	623b      	str	r3, [r7, #32]
 80048cc:	2300      	movs	r3, #0
 80048ce:	627b      	str	r3, [r7, #36]	; 0x24
 80048d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80048d4:	4642      	mov	r2, r8
 80048d6:	464b      	mov	r3, r9
 80048d8:	f04f 0000 	mov.w	r0, #0
 80048dc:	f04f 0100 	mov.w	r1, #0
 80048e0:	0159      	lsls	r1, r3, #5
 80048e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048e6:	0150      	lsls	r0, r2, #5
 80048e8:	4602      	mov	r2, r0
 80048ea:	460b      	mov	r3, r1
 80048ec:	4641      	mov	r1, r8
 80048ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80048f2:	4649      	mov	r1, r9
 80048f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	f04f 0300 	mov.w	r3, #0
 8004900:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004904:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004908:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800490c:	ebb2 040a 	subs.w	r4, r2, sl
 8004910:	eb63 050b 	sbc.w	r5, r3, fp
 8004914:	f04f 0200 	mov.w	r2, #0
 8004918:	f04f 0300 	mov.w	r3, #0
 800491c:	00eb      	lsls	r3, r5, #3
 800491e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004922:	00e2      	lsls	r2, r4, #3
 8004924:	4614      	mov	r4, r2
 8004926:	461d      	mov	r5, r3
 8004928:	4643      	mov	r3, r8
 800492a:	18e3      	adds	r3, r4, r3
 800492c:	603b      	str	r3, [r7, #0]
 800492e:	464b      	mov	r3, r9
 8004930:	eb45 0303 	adc.w	r3, r5, r3
 8004934:	607b      	str	r3, [r7, #4]
 8004936:	f04f 0200 	mov.w	r2, #0
 800493a:	f04f 0300 	mov.w	r3, #0
 800493e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004942:	4629      	mov	r1, r5
 8004944:	028b      	lsls	r3, r1, #10
 8004946:	4621      	mov	r1, r4
 8004948:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800494c:	4621      	mov	r1, r4
 800494e:	028a      	lsls	r2, r1, #10
 8004950:	4610      	mov	r0, r2
 8004952:	4619      	mov	r1, r3
 8004954:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004956:	2200      	movs	r2, #0
 8004958:	61bb      	str	r3, [r7, #24]
 800495a:	61fa      	str	r2, [r7, #28]
 800495c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004960:	f7fb fc96 	bl	8000290 <__aeabi_uldivmod>
 8004964:	4602      	mov	r2, r0
 8004966:	460b      	mov	r3, r1
 8004968:	4613      	mov	r3, r2
 800496a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800496c:	4b0b      	ldr	r3, [pc, #44]	; (800499c <HAL_RCC_GetSysClockFreq+0x200>)
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	0c1b      	lsrs	r3, r3, #16
 8004972:	f003 0303 	and.w	r3, r3, #3
 8004976:	3301      	adds	r3, #1
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800497c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800497e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004980:	fbb2 f3f3 	udiv	r3, r2, r3
 8004984:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004986:	e002      	b.n	800498e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004988:	4b05      	ldr	r3, [pc, #20]	; (80049a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800498a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800498c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800498e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004990:	4618      	mov	r0, r3
 8004992:	3750      	adds	r7, #80	; 0x50
 8004994:	46bd      	mov	sp, r7
 8004996:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800499a:	bf00      	nop
 800499c:	40023800 	.word	0x40023800
 80049a0:	00f42400 	.word	0x00f42400
 80049a4:	007a1200 	.word	0x007a1200

080049a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049ac:	4b03      	ldr	r3, [pc, #12]	; (80049bc <HAL_RCC_GetHCLKFreq+0x14>)
 80049ae:	681b      	ldr	r3, [r3, #0]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	20000000 	.word	0x20000000

080049c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049c4:	f7ff fff0 	bl	80049a8 <HAL_RCC_GetHCLKFreq>
 80049c8:	4602      	mov	r2, r0
 80049ca:	4b05      	ldr	r3, [pc, #20]	; (80049e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	0a9b      	lsrs	r3, r3, #10
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	4903      	ldr	r1, [pc, #12]	; (80049e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049d6:	5ccb      	ldrb	r3, [r1, r3]
 80049d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049dc:	4618      	mov	r0, r3
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	40023800 	.word	0x40023800
 80049e4:	0800b074 	.word	0x0800b074

080049e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80049ec:	f7ff ffdc 	bl	80049a8 <HAL_RCC_GetHCLKFreq>
 80049f0:	4602      	mov	r2, r0
 80049f2:	4b05      	ldr	r3, [pc, #20]	; (8004a08 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	0b5b      	lsrs	r3, r3, #13
 80049f8:	f003 0307 	and.w	r3, r3, #7
 80049fc:	4903      	ldr	r1, [pc, #12]	; (8004a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80049fe:	5ccb      	ldrb	r3, [r1, r3]
 8004a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	40023800 	.word	0x40023800
 8004a0c:	0800b074 	.word	0x0800b074

08004a10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e07b      	b.n	8004b1a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d108      	bne.n	8004a3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a32:	d009      	beq.n	8004a48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	61da      	str	r2, [r3, #28]
 8004a3a:	e005      	b.n	8004a48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d106      	bne.n	8004a68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f7fd fb9c 	bl	80021a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a7e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a90:	431a      	orrs	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	431a      	orrs	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	f003 0301 	and.w	r3, r3, #1
 8004aae:	431a      	orrs	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ab8:	431a      	orrs	r2, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	69db      	ldr	r3, [r3, #28]
 8004abe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ac2:	431a      	orrs	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a1b      	ldr	r3, [r3, #32]
 8004ac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004acc:	ea42 0103 	orr.w	r1, r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	430a      	orrs	r2, r1
 8004ade:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	0c1b      	lsrs	r3, r3, #16
 8004ae6:	f003 0104 	and.w	r1, r3, #4
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aee:	f003 0210 	and.w	r2, r3, #16
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	430a      	orrs	r2, r1
 8004af8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69da      	ldr	r2, [r3, #28]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b088      	sub	sp, #32
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	603b      	str	r3, [r7, #0]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b32:	2300      	movs	r3, #0
 8004b34:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_SPI_Transmit+0x22>
 8004b40:	2302      	movs	r3, #2
 8004b42:	e126      	b.n	8004d92 <HAL_SPI_Transmit+0x270>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b4c:	f7fe fc0c 	bl	8003368 <HAL_GetTick>
 8004b50:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004b52:	88fb      	ldrh	r3, [r7, #6]
 8004b54:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d002      	beq.n	8004b68 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004b62:	2302      	movs	r3, #2
 8004b64:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004b66:	e10b      	b.n	8004d80 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d002      	beq.n	8004b74 <HAL_SPI_Transmit+0x52>
 8004b6e:	88fb      	ldrh	r3, [r7, #6]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d102      	bne.n	8004b7a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004b78:	e102      	b.n	8004d80 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2203      	movs	r2, #3
 8004b7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2200      	movs	r2, #0
 8004b86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	68ba      	ldr	r2, [r7, #8]
 8004b8c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	88fa      	ldrh	r2, [r7, #6]
 8004b92:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	88fa      	ldrh	r2, [r7, #6]
 8004b98:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bc0:	d10f      	bne.n	8004be2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bd0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004be0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bec:	2b40      	cmp	r3, #64	; 0x40
 8004bee:	d007      	beq.n	8004c00 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bfe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c08:	d14b      	bne.n	8004ca2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d002      	beq.n	8004c18 <HAL_SPI_Transmit+0xf6>
 8004c12:	8afb      	ldrh	r3, [r7, #22]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d13e      	bne.n	8004c96 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1c:	881a      	ldrh	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c28:	1c9a      	adds	r2, r3, #2
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	3b01      	subs	r3, #1
 8004c36:	b29a      	uxth	r2, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c3c:	e02b      	b.n	8004c96 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d112      	bne.n	8004c72 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c50:	881a      	ldrh	r2, [r3, #0]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5c:	1c9a      	adds	r2, r3, #2
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c70:	e011      	b.n	8004c96 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c72:	f7fe fb79 	bl	8003368 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	683a      	ldr	r2, [r7, #0]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d803      	bhi.n	8004c8a <HAL_SPI_Transmit+0x168>
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c88:	d102      	bne.n	8004c90 <HAL_SPI_Transmit+0x16e>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d102      	bne.n	8004c96 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c94:	e074      	b.n	8004d80 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1ce      	bne.n	8004c3e <HAL_SPI_Transmit+0x11c>
 8004ca0:	e04c      	b.n	8004d3c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d002      	beq.n	8004cb0 <HAL_SPI_Transmit+0x18e>
 8004caa:	8afb      	ldrh	r3, [r7, #22]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d140      	bne.n	8004d32 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	330c      	adds	r3, #12
 8004cba:	7812      	ldrb	r2, [r2, #0]
 8004cbc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004cd6:	e02c      	b.n	8004d32 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d113      	bne.n	8004d0e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	330c      	adds	r3, #12
 8004cf0:	7812      	ldrb	r2, [r2, #0]
 8004cf2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf8:	1c5a      	adds	r2, r3, #1
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d0c:	e011      	b.n	8004d32 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d0e:	f7fe fb2b 	bl	8003368 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d803      	bhi.n	8004d26 <HAL_SPI_Transmit+0x204>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d24:	d102      	bne.n	8004d2c <HAL_SPI_Transmit+0x20a>
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d102      	bne.n	8004d32 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d30:	e026      	b.n	8004d80 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1cd      	bne.n	8004cd8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	6839      	ldr	r1, [r7, #0]
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f000 fa55 	bl	80051f0 <SPI_EndRxTxTransaction>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d002      	beq.n	8004d52 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2220      	movs	r2, #32
 8004d50:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10a      	bne.n	8004d70 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	613b      	str	r3, [r7, #16]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	613b      	str	r3, [r7, #16]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	613b      	str	r3, [r7, #16]
 8004d6e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d002      	beq.n	8004d7e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	77fb      	strb	r3, [r7, #31]
 8004d7c:	e000      	b.n	8004d80 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004d7e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004d90:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3720      	adds	r7, #32
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b08c      	sub	sp, #48	; 0x30
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	60f8      	str	r0, [r7, #12]
 8004da2:	60b9      	str	r1, [r7, #8]
 8004da4:	607a      	str	r2, [r7, #4]
 8004da6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004da8:	2301      	movs	r3, #1
 8004daa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004dac:	2300      	movs	r3, #0
 8004dae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d101      	bne.n	8004dc0 <HAL_SPI_TransmitReceive+0x26>
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	e18a      	b.n	80050d6 <HAL_SPI_TransmitReceive+0x33c>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dc8:	f7fe face 	bl	8003368 <HAL_GetTick>
 8004dcc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004dd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004dde:	887b      	ldrh	r3, [r7, #2]
 8004de0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004de2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d00f      	beq.n	8004e0a <HAL_SPI_TransmitReceive+0x70>
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004df0:	d107      	bne.n	8004e02 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d103      	bne.n	8004e02 <HAL_SPI_TransmitReceive+0x68>
 8004dfa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004dfe:	2b04      	cmp	r3, #4
 8004e00:	d003      	beq.n	8004e0a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004e02:	2302      	movs	r3, #2
 8004e04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004e08:	e15b      	b.n	80050c2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d005      	beq.n	8004e1c <HAL_SPI_TransmitReceive+0x82>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d002      	beq.n	8004e1c <HAL_SPI_TransmitReceive+0x82>
 8004e16:	887b      	ldrh	r3, [r7, #2]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d103      	bne.n	8004e24 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004e22:	e14e      	b.n	80050c2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	2b04      	cmp	r3, #4
 8004e2e:	d003      	beq.n	8004e38 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2205      	movs	r2, #5
 8004e34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	887a      	ldrh	r2, [r7, #2]
 8004e48:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	887a      	ldrh	r2, [r7, #2]
 8004e4e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	887a      	ldrh	r2, [r7, #2]
 8004e5a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	887a      	ldrh	r2, [r7, #2]
 8004e60:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e78:	2b40      	cmp	r3, #64	; 0x40
 8004e7a:	d007      	beq.n	8004e8c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e94:	d178      	bne.n	8004f88 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d002      	beq.n	8004ea4 <HAL_SPI_TransmitReceive+0x10a>
 8004e9e:	8b7b      	ldrh	r3, [r7, #26]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d166      	bne.n	8004f72 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea8:	881a      	ldrh	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb4:	1c9a      	adds	r2, r3, #2
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ec8:	e053      	b.n	8004f72 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f003 0302 	and.w	r3, r3, #2
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d11b      	bne.n	8004f10 <HAL_SPI_TransmitReceive+0x176>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d016      	beq.n	8004f10 <HAL_SPI_TransmitReceive+0x176>
 8004ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d113      	bne.n	8004f10 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eec:	881a      	ldrh	r2, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef8:	1c9a      	adds	r2, r3, #2
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	3b01      	subs	r3, #1
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d119      	bne.n	8004f52 <HAL_SPI_TransmitReceive+0x1b8>
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d014      	beq.n	8004f52 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68da      	ldr	r2, [r3, #12]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f32:	b292      	uxth	r2, r2
 8004f34:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f3a:	1c9a      	adds	r2, r3, #2
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	3b01      	subs	r3, #1
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f52:	f7fe fa09 	bl	8003368 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d807      	bhi.n	8004f72 <HAL_SPI_TransmitReceive+0x1d8>
 8004f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f68:	d003      	beq.n	8004f72 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004f70:	e0a7      	b.n	80050c2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d1a6      	bne.n	8004eca <HAL_SPI_TransmitReceive+0x130>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1a1      	bne.n	8004eca <HAL_SPI_TransmitReceive+0x130>
 8004f86:	e07c      	b.n	8005082 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d002      	beq.n	8004f96 <HAL_SPI_TransmitReceive+0x1fc>
 8004f90:	8b7b      	ldrh	r3, [r7, #26]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d16b      	bne.n	800506e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	330c      	adds	r3, #12
 8004fa0:	7812      	ldrb	r2, [r2, #0]
 8004fa2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fbc:	e057      	b.n	800506e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f003 0302 	and.w	r3, r3, #2
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d11c      	bne.n	8005006 <HAL_SPI_TransmitReceive+0x26c>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d017      	beq.n	8005006 <HAL_SPI_TransmitReceive+0x26c>
 8004fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d114      	bne.n	8005006 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	330c      	adds	r3, #12
 8004fe6:	7812      	ldrb	r2, [r2, #0]
 8004fe8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fee:	1c5a      	adds	r2, r3, #1
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005002:	2300      	movs	r3, #0
 8005004:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	2b01      	cmp	r3, #1
 8005012:	d119      	bne.n	8005048 <HAL_SPI_TransmitReceive+0x2ae>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005018:	b29b      	uxth	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d014      	beq.n	8005048 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68da      	ldr	r2, [r3, #12]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005028:	b2d2      	uxtb	r2, r2
 800502a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005030:	1c5a      	adds	r2, r3, #1
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800503a:	b29b      	uxth	r3, r3
 800503c:	3b01      	subs	r3, #1
 800503e:	b29a      	uxth	r2, r3
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005044:	2301      	movs	r3, #1
 8005046:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005048:	f7fe f98e 	bl	8003368 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005054:	429a      	cmp	r2, r3
 8005056:	d803      	bhi.n	8005060 <HAL_SPI_TransmitReceive+0x2c6>
 8005058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800505a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800505e:	d102      	bne.n	8005066 <HAL_SPI_TransmitReceive+0x2cc>
 8005060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005062:	2b00      	cmp	r3, #0
 8005064:	d103      	bne.n	800506e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800506c:	e029      	b.n	80050c2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005072:	b29b      	uxth	r3, r3
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1a2      	bne.n	8004fbe <HAL_SPI_TransmitReceive+0x224>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800507c:	b29b      	uxth	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d19d      	bne.n	8004fbe <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005082:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005084:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 f8b2 	bl	80051f0 <SPI_EndRxTxTransaction>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d006      	beq.n	80050a0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2220      	movs	r2, #32
 800509c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800509e:	e010      	b.n	80050c2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10b      	bne.n	80050c0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050a8:	2300      	movs	r3, #0
 80050aa:	617b      	str	r3, [r7, #20]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	617b      	str	r3, [r7, #20]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	617b      	str	r3, [r7, #20]
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	e000      	b.n	80050c2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80050c0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80050d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3730      	adds	r7, #48	; 0x30
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
	...

080050e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b088      	sub	sp, #32
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	603b      	str	r3, [r7, #0]
 80050ec:	4613      	mov	r3, r2
 80050ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80050f0:	f7fe f93a 	bl	8003368 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f8:	1a9b      	subs	r3, r3, r2
 80050fa:	683a      	ldr	r2, [r7, #0]
 80050fc:	4413      	add	r3, r2
 80050fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005100:	f7fe f932 	bl	8003368 <HAL_GetTick>
 8005104:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005106:	4b39      	ldr	r3, [pc, #228]	; (80051ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	015b      	lsls	r3, r3, #5
 800510c:	0d1b      	lsrs	r3, r3, #20
 800510e:	69fa      	ldr	r2, [r7, #28]
 8005110:	fb02 f303 	mul.w	r3, r2, r3
 8005114:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005116:	e054      	b.n	80051c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511e:	d050      	beq.n	80051c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005120:	f7fe f922 	bl	8003368 <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	69fa      	ldr	r2, [r7, #28]
 800512c:	429a      	cmp	r2, r3
 800512e:	d902      	bls.n	8005136 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d13d      	bne.n	80051b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005144:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800514e:	d111      	bne.n	8005174 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005158:	d004      	beq.n	8005164 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005162:	d107      	bne.n	8005174 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005172:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005178:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800517c:	d10f      	bne.n	800519e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800519c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2201      	movs	r2, #1
 80051a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e017      	b.n	80051e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80051b8:	2300      	movs	r3, #0
 80051ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	3b01      	subs	r3, #1
 80051c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	4013      	ands	r3, r2
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	bf0c      	ite	eq
 80051d2:	2301      	moveq	r3, #1
 80051d4:	2300      	movne	r3, #0
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	461a      	mov	r2, r3
 80051da:	79fb      	ldrb	r3, [r7, #7]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d19b      	bne.n	8005118 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3720      	adds	r7, #32
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	20000000 	.word	0x20000000

080051f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b088      	sub	sp, #32
 80051f4:	af02      	add	r7, sp, #8
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80051fc:	4b1b      	ldr	r3, [pc, #108]	; (800526c <SPI_EndRxTxTransaction+0x7c>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a1b      	ldr	r2, [pc, #108]	; (8005270 <SPI_EndRxTxTransaction+0x80>)
 8005202:	fba2 2303 	umull	r2, r3, r2, r3
 8005206:	0d5b      	lsrs	r3, r3, #21
 8005208:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800520c:	fb02 f303 	mul.w	r3, r2, r3
 8005210:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800521a:	d112      	bne.n	8005242 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	9300      	str	r3, [sp, #0]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	2200      	movs	r2, #0
 8005224:	2180      	movs	r1, #128	; 0x80
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f7ff ff5a 	bl	80050e0 <SPI_WaitFlagStateUntilTimeout>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d016      	beq.n	8005260 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005236:	f043 0220 	orr.w	r2, r3, #32
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e00f      	b.n	8005262 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00a      	beq.n	800525e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	3b01      	subs	r3, #1
 800524c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005258:	2b80      	cmp	r3, #128	; 0x80
 800525a:	d0f2      	beq.n	8005242 <SPI_EndRxTxTransaction+0x52>
 800525c:	e000      	b.n	8005260 <SPI_EndRxTxTransaction+0x70>
        break;
 800525e:	bf00      	nop
  }

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3718      	adds	r7, #24
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	20000000 	.word	0x20000000
 8005270:	165e9f81 	.word	0x165e9f81

08005274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e041      	b.n	800530a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d106      	bne.n	80052a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f7fc fffe 	bl	800229c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	3304      	adds	r3, #4
 80052b0:	4619      	mov	r1, r3
 80052b2:	4610      	mov	r0, r2
 80052b4:	f000 fd60 	bl	8005d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3708      	adds	r7, #8
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}

08005312 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005312:	b580      	push	{r7, lr}
 8005314:	b082      	sub	sp, #8
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e041      	b.n	80053a8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800532a:	b2db      	uxtb	r3, r3
 800532c:	2b00      	cmp	r3, #0
 800532e:	d106      	bne.n	800533e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 f839 	bl	80053b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2202      	movs	r2, #2
 8005342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	3304      	adds	r3, #4
 800534e:	4619      	mov	r1, r3
 8005350:	4610      	mov	r0, r2
 8005352:	f000 fd11 	bl	8005d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3708      	adds	r7, #8
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053b8:	bf00      	nop
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b086      	sub	sp, #24
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	607a      	str	r2, [r7, #4]
 80053d0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80053d2:	2300      	movs	r3, #0
 80053d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d109      	bne.n	80053f0 <HAL_TIM_PWM_Start_DMA+0x2c>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	bf0c      	ite	eq
 80053e8:	2301      	moveq	r3, #1
 80053ea:	2300      	movne	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	e022      	b.n	8005436 <HAL_TIM_PWM_Start_DMA+0x72>
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d109      	bne.n	800540a <HAL_TIM_PWM_Start_DMA+0x46>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b02      	cmp	r3, #2
 8005400:	bf0c      	ite	eq
 8005402:	2301      	moveq	r3, #1
 8005404:	2300      	movne	r3, #0
 8005406:	b2db      	uxtb	r3, r3
 8005408:	e015      	b.n	8005436 <HAL_TIM_PWM_Start_DMA+0x72>
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2b08      	cmp	r3, #8
 800540e:	d109      	bne.n	8005424 <HAL_TIM_PWM_Start_DMA+0x60>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	bf0c      	ite	eq
 800541c:	2301      	moveq	r3, #1
 800541e:	2300      	movne	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	e008      	b.n	8005436 <HAL_TIM_PWM_Start_DMA+0x72>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800542a:	b2db      	uxtb	r3, r3
 800542c:	2b02      	cmp	r3, #2
 800542e:	bf0c      	ite	eq
 8005430:	2301      	moveq	r3, #1
 8005432:	2300      	movne	r3, #0
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d001      	beq.n	800543e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800543a:	2302      	movs	r3, #2
 800543c:	e15d      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d109      	bne.n	8005458 <HAL_TIM_PWM_Start_DMA+0x94>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b01      	cmp	r3, #1
 800544e:	bf0c      	ite	eq
 8005450:	2301      	moveq	r3, #1
 8005452:	2300      	movne	r3, #0
 8005454:	b2db      	uxtb	r3, r3
 8005456:	e022      	b.n	800549e <HAL_TIM_PWM_Start_DMA+0xda>
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	2b04      	cmp	r3, #4
 800545c:	d109      	bne.n	8005472 <HAL_TIM_PWM_Start_DMA+0xae>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b01      	cmp	r3, #1
 8005468:	bf0c      	ite	eq
 800546a:	2301      	moveq	r3, #1
 800546c:	2300      	movne	r3, #0
 800546e:	b2db      	uxtb	r3, r3
 8005470:	e015      	b.n	800549e <HAL_TIM_PWM_Start_DMA+0xda>
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	2b08      	cmp	r3, #8
 8005476:	d109      	bne.n	800548c <HAL_TIM_PWM_Start_DMA+0xc8>
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b01      	cmp	r3, #1
 8005482:	bf0c      	ite	eq
 8005484:	2301      	moveq	r3, #1
 8005486:	2300      	movne	r3, #0
 8005488:	b2db      	uxtb	r3, r3
 800548a:	e008      	b.n	800549e <HAL_TIM_PWM_Start_DMA+0xda>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b01      	cmp	r3, #1
 8005496:	bf0c      	ite	eq
 8005498:	2301      	moveq	r3, #1
 800549a:	2300      	movne	r3, #0
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d024      	beq.n	80054ec <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d104      	bne.n	80054b2 <HAL_TIM_PWM_Start_DMA+0xee>
 80054a8:	887b      	ldrh	r3, [r7, #2]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d001      	beq.n	80054b2 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e123      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d104      	bne.n	80054c2 <HAL_TIM_PWM_Start_DMA+0xfe>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054c0:	e016      	b.n	80054f0 <HAL_TIM_PWM_Start_DMA+0x12c>
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	2b04      	cmp	r3, #4
 80054c6:	d104      	bne.n	80054d2 <HAL_TIM_PWM_Start_DMA+0x10e>
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2202      	movs	r2, #2
 80054cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054d0:	e00e      	b.n	80054f0 <HAL_TIM_PWM_Start_DMA+0x12c>
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	2b08      	cmp	r3, #8
 80054d6:	d104      	bne.n	80054e2 <HAL_TIM_PWM_Start_DMA+0x11e>
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054e0:	e006      	b.n	80054f0 <HAL_TIM_PWM_Start_DMA+0x12c>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2202      	movs	r2, #2
 80054e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054ea:	e001      	b.n	80054f0 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e104      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	2b0c      	cmp	r3, #12
 80054f4:	f200 80ae 	bhi.w	8005654 <HAL_TIM_PWM_Start_DMA+0x290>
 80054f8:	a201      	add	r2, pc, #4	; (adr r2, 8005500 <HAL_TIM_PWM_Start_DMA+0x13c>)
 80054fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054fe:	bf00      	nop
 8005500:	08005535 	.word	0x08005535
 8005504:	08005655 	.word	0x08005655
 8005508:	08005655 	.word	0x08005655
 800550c:	08005655 	.word	0x08005655
 8005510:	0800557d 	.word	0x0800557d
 8005514:	08005655 	.word	0x08005655
 8005518:	08005655 	.word	0x08005655
 800551c:	08005655 	.word	0x08005655
 8005520:	080055c5 	.word	0x080055c5
 8005524:	08005655 	.word	0x08005655
 8005528:	08005655 	.word	0x08005655
 800552c:	08005655 	.word	0x08005655
 8005530:	0800560d 	.word	0x0800560d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005538:	4a72      	ldr	r2, [pc, #456]	; (8005704 <HAL_TIM_PWM_Start_DMA+0x340>)
 800553a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005540:	4a71      	ldr	r2, [pc, #452]	; (8005708 <HAL_TIM_PWM_Start_DMA+0x344>)
 8005542:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	4a70      	ldr	r2, [pc, #448]	; (800570c <HAL_TIM_PWM_Start_DMA+0x348>)
 800554a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005550:	6879      	ldr	r1, [r7, #4]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3334      	adds	r3, #52	; 0x34
 8005558:	461a      	mov	r2, r3
 800555a:	887b      	ldrh	r3, [r7, #2]
 800555c:	f7fe f926 	bl	80037ac <HAL_DMA_Start_IT>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e0c7      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68da      	ldr	r2, [r3, #12]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005578:	60da      	str	r2, [r3, #12]
      break;
 800557a:	e06e      	b.n	800565a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005580:	4a60      	ldr	r2, [pc, #384]	; (8005704 <HAL_TIM_PWM_Start_DMA+0x340>)
 8005582:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	4a5f      	ldr	r2, [pc, #380]	; (8005708 <HAL_TIM_PWM_Start_DMA+0x344>)
 800558a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005590:	4a5e      	ldr	r2, [pc, #376]	; (800570c <HAL_TIM_PWM_Start_DMA+0x348>)
 8005592:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005598:	6879      	ldr	r1, [r7, #4]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	3338      	adds	r3, #56	; 0x38
 80055a0:	461a      	mov	r2, r3
 80055a2:	887b      	ldrh	r3, [r7, #2]
 80055a4:	f7fe f902 	bl	80037ac <HAL_DMA_Start_IT>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d001      	beq.n	80055b2 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e0a3      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68da      	ldr	r2, [r3, #12]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055c0:	60da      	str	r2, [r3, #12]
      break;
 80055c2:	e04a      	b.n	800565a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c8:	4a4e      	ldr	r2, [pc, #312]	; (8005704 <HAL_TIM_PWM_Start_DMA+0x340>)
 80055ca:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d0:	4a4d      	ldr	r2, [pc, #308]	; (8005708 <HAL_TIM_PWM_Start_DMA+0x344>)
 80055d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d8:	4a4c      	ldr	r2, [pc, #304]	; (800570c <HAL_TIM_PWM_Start_DMA+0x348>)
 80055da:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80055e0:	6879      	ldr	r1, [r7, #4]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	333c      	adds	r3, #60	; 0x3c
 80055e8:	461a      	mov	r2, r3
 80055ea:	887b      	ldrh	r3, [r7, #2]
 80055ec:	f7fe f8de 	bl	80037ac <HAL_DMA_Start_IT>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d001      	beq.n	80055fa <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e07f      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68da      	ldr	r2, [r3, #12]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005608:	60da      	str	r2, [r3, #12]
      break;
 800560a:	e026      	b.n	800565a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005610:	4a3c      	ldr	r2, [pc, #240]	; (8005704 <HAL_TIM_PWM_Start_DMA+0x340>)
 8005612:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005618:	4a3b      	ldr	r2, [pc, #236]	; (8005708 <HAL_TIM_PWM_Start_DMA+0x344>)
 800561a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005620:	4a3a      	ldr	r2, [pc, #232]	; (800570c <HAL_TIM_PWM_Start_DMA+0x348>)
 8005622:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005628:	6879      	ldr	r1, [r7, #4]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	3340      	adds	r3, #64	; 0x40
 8005630:	461a      	mov	r2, r3
 8005632:	887b      	ldrh	r3, [r7, #2]
 8005634:	f7fe f8ba 	bl	80037ac <HAL_DMA_Start_IT>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e05b      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68da      	ldr	r2, [r3, #12]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005650:	60da      	str	r2, [r3, #12]
      break;
 8005652:	e002      	b.n	800565a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	75fb      	strb	r3, [r7, #23]
      break;
 8005658:	bf00      	nop
  }

  if (status == HAL_OK)
 800565a:	7dfb      	ldrb	r3, [r7, #23]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d14b      	bne.n	80056f8 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2201      	movs	r2, #1
 8005666:	68b9      	ldr	r1, [r7, #8]
 8005668:	4618      	mov	r0, r3
 800566a:	f000 fe2b 	bl	80062c4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a27      	ldr	r2, [pc, #156]	; (8005710 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d107      	bne.n	8005688 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005686:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a20      	ldr	r2, [pc, #128]	; (8005710 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d018      	beq.n	80056c4 <HAL_TIM_PWM_Start_DMA+0x300>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800569a:	d013      	beq.n	80056c4 <HAL_TIM_PWM_Start_DMA+0x300>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a1c      	ldr	r2, [pc, #112]	; (8005714 <HAL_TIM_PWM_Start_DMA+0x350>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d00e      	beq.n	80056c4 <HAL_TIM_PWM_Start_DMA+0x300>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a1b      	ldr	r2, [pc, #108]	; (8005718 <HAL_TIM_PWM_Start_DMA+0x354>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d009      	beq.n	80056c4 <HAL_TIM_PWM_Start_DMA+0x300>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a19      	ldr	r2, [pc, #100]	; (800571c <HAL_TIM_PWM_Start_DMA+0x358>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d004      	beq.n	80056c4 <HAL_TIM_PWM_Start_DMA+0x300>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a18      	ldr	r2, [pc, #96]	; (8005720 <HAL_TIM_PWM_Start_DMA+0x35c>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d111      	bne.n	80056e8 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 0307 	and.w	r3, r3, #7
 80056ce:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	2b06      	cmp	r3, #6
 80056d4:	d010      	beq.n	80056f8 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f042 0201 	orr.w	r2, r2, #1
 80056e4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e6:	e007      	b.n	80056f8 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0201 	orr.w	r2, r2, #1
 80056f6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80056f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3718      	adds	r7, #24
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	08005c69 	.word	0x08005c69
 8005708:	08005d11 	.word	0x08005d11
 800570c:	08005bd7 	.word	0x08005bd7
 8005710:	40010000 	.word	0x40010000
 8005714:	40000400 	.word	0x40000400
 8005718:	40000800 	.word	0x40000800
 800571c:	40000c00 	.word	0x40000c00
 8005720:	40014000 	.word	0x40014000

08005724 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800572e:	2300      	movs	r3, #0
 8005730:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	2b0c      	cmp	r3, #12
 8005736:	d855      	bhi.n	80057e4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8005738:	a201      	add	r2, pc, #4	; (adr r2, 8005740 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800573a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800573e:	bf00      	nop
 8005740:	08005775 	.word	0x08005775
 8005744:	080057e5 	.word	0x080057e5
 8005748:	080057e5 	.word	0x080057e5
 800574c:	080057e5 	.word	0x080057e5
 8005750:	08005791 	.word	0x08005791
 8005754:	080057e5 	.word	0x080057e5
 8005758:	080057e5 	.word	0x080057e5
 800575c:	080057e5 	.word	0x080057e5
 8005760:	080057ad 	.word	0x080057ad
 8005764:	080057e5 	.word	0x080057e5
 8005768:	080057e5 	.word	0x080057e5
 800576c:	080057e5 	.word	0x080057e5
 8005770:	080057c9 	.word	0x080057c9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68da      	ldr	r2, [r3, #12]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005782:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005788:	4618      	mov	r0, r3
 800578a:	f7fe f867 	bl	800385c <HAL_DMA_Abort_IT>
      break;
 800578e:	e02c      	b.n	80057ea <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800579e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7fe f859 	bl	800385c <HAL_DMA_Abort_IT>
      break;
 80057aa:	e01e      	b.n	80057ea <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68da      	ldr	r2, [r3, #12]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057ba:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7fe f84b 	bl	800385c <HAL_DMA_Abort_IT>
      break;
 80057c6:	e010      	b.n	80057ea <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68da      	ldr	r2, [r3, #12]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057d6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057dc:	4618      	mov	r0, r3
 80057de:	f7fe f83d 	bl	800385c <HAL_DMA_Abort_IT>
      break;
 80057e2:	e002      	b.n	80057ea <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	73fb      	strb	r3, [r7, #15]
      break;
 80057e8:	bf00      	nop
  }

  if (status == HAL_OK)
 80057ea:	7bfb      	ldrb	r3, [r7, #15]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d157      	bne.n	80058a0 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	2200      	movs	r2, #0
 80057f6:	6839      	ldr	r1, [r7, #0]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f000 fd63 	bl	80062c4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a2a      	ldr	r2, [pc, #168]	; (80058ac <HAL_TIM_PWM_Stop_DMA+0x188>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d117      	bne.n	8005838 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6a1a      	ldr	r2, [r3, #32]
 800580e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005812:	4013      	ands	r3, r2
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10f      	bne.n	8005838 <HAL_TIM_PWM_Stop_DMA+0x114>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6a1a      	ldr	r2, [r3, #32]
 800581e:	f240 4344 	movw	r3, #1092	; 0x444
 8005822:	4013      	ands	r3, r2
 8005824:	2b00      	cmp	r3, #0
 8005826:	d107      	bne.n	8005838 <HAL_TIM_PWM_Stop_DMA+0x114>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005836:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6a1a      	ldr	r2, [r3, #32]
 800583e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005842:	4013      	ands	r3, r2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10f      	bne.n	8005868 <HAL_TIM_PWM_Stop_DMA+0x144>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6a1a      	ldr	r2, [r3, #32]
 800584e:	f240 4344 	movw	r3, #1092	; 0x444
 8005852:	4013      	ands	r3, r2
 8005854:	2b00      	cmp	r3, #0
 8005856:	d107      	bne.n	8005868 <HAL_TIM_PWM_Stop_DMA+0x144>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 0201 	bic.w	r2, r2, #1
 8005866:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d104      	bne.n	8005878 <HAL_TIM_PWM_Stop_DMA+0x154>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005876:	e013      	b.n	80058a0 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	2b04      	cmp	r3, #4
 800587c:	d104      	bne.n	8005888 <HAL_TIM_PWM_Stop_DMA+0x164>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2201      	movs	r2, #1
 8005882:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005886:	e00b      	b.n	80058a0 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	2b08      	cmp	r3, #8
 800588c:	d104      	bne.n	8005898 <HAL_TIM_PWM_Stop_DMA+0x174>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2201      	movs	r2, #1
 8005892:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005896:	e003      	b.n	80058a0 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 80058a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	40010000 	.word	0x40010000

080058b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058bc:	2300      	movs	r3, #0
 80058be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d101      	bne.n	80058ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058ca:	2302      	movs	r3, #2
 80058cc:	e0ae      	b.n	8005a2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2b0c      	cmp	r3, #12
 80058da:	f200 809f 	bhi.w	8005a1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80058de:	a201      	add	r2, pc, #4	; (adr r2, 80058e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e4:	08005919 	.word	0x08005919
 80058e8:	08005a1d 	.word	0x08005a1d
 80058ec:	08005a1d 	.word	0x08005a1d
 80058f0:	08005a1d 	.word	0x08005a1d
 80058f4:	08005959 	.word	0x08005959
 80058f8:	08005a1d 	.word	0x08005a1d
 80058fc:	08005a1d 	.word	0x08005a1d
 8005900:	08005a1d 	.word	0x08005a1d
 8005904:	0800599b 	.word	0x0800599b
 8005908:	08005a1d 	.word	0x08005a1d
 800590c:	08005a1d 	.word	0x08005a1d
 8005910:	08005a1d 	.word	0x08005a1d
 8005914:	080059db 	.word	0x080059db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68b9      	ldr	r1, [r7, #8]
 800591e:	4618      	mov	r0, r3
 8005920:	f000 faaa 	bl	8005e78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	699a      	ldr	r2, [r3, #24]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f042 0208 	orr.w	r2, r2, #8
 8005932:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	699a      	ldr	r2, [r3, #24]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 0204 	bic.w	r2, r2, #4
 8005942:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	6999      	ldr	r1, [r3, #24]
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	691a      	ldr	r2, [r3, #16]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	430a      	orrs	r2, r1
 8005954:	619a      	str	r2, [r3, #24]
      break;
 8005956:	e064      	b.n	8005a22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68b9      	ldr	r1, [r7, #8]
 800595e:	4618      	mov	r0, r3
 8005960:	f000 faf0 	bl	8005f44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	699a      	ldr	r2, [r3, #24]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005972:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	699a      	ldr	r2, [r3, #24]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005982:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	6999      	ldr	r1, [r3, #24]
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	021a      	lsls	r2, r3, #8
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	430a      	orrs	r2, r1
 8005996:	619a      	str	r2, [r3, #24]
      break;
 8005998:	e043      	b.n	8005a22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68b9      	ldr	r1, [r7, #8]
 80059a0:	4618      	mov	r0, r3
 80059a2:	f000 fb3b 	bl	800601c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	69da      	ldr	r2, [r3, #28]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f042 0208 	orr.w	r2, r2, #8
 80059b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	69da      	ldr	r2, [r3, #28]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f022 0204 	bic.w	r2, r2, #4
 80059c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	69d9      	ldr	r1, [r3, #28]
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	691a      	ldr	r2, [r3, #16]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	430a      	orrs	r2, r1
 80059d6:	61da      	str	r2, [r3, #28]
      break;
 80059d8:	e023      	b.n	8005a22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68b9      	ldr	r1, [r7, #8]
 80059e0:	4618      	mov	r0, r3
 80059e2:	f000 fb85 	bl	80060f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	69da      	ldr	r2, [r3, #28]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	69da      	ldr	r2, [r3, #28]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69d9      	ldr	r1, [r3, #28]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	021a      	lsls	r2, r3, #8
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	430a      	orrs	r2, r1
 8005a18:	61da      	str	r2, [r3, #28]
      break;
 8005a1a:	e002      	b.n	8005a22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	75fb      	strb	r3, [r7, #23]
      break;
 8005a20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3718      	adds	r7, #24
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d101      	bne.n	8005a50 <HAL_TIM_ConfigClockSource+0x1c>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	e0b4      	b.n	8005bba <HAL_TIM_ConfigClockSource+0x186>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68ba      	ldr	r2, [r7, #8]
 8005a7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a88:	d03e      	beq.n	8005b08 <HAL_TIM_ConfigClockSource+0xd4>
 8005a8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a8e:	f200 8087 	bhi.w	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a96:	f000 8086 	beq.w	8005ba6 <HAL_TIM_ConfigClockSource+0x172>
 8005a9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a9e:	d87f      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa0:	2b70      	cmp	r3, #112	; 0x70
 8005aa2:	d01a      	beq.n	8005ada <HAL_TIM_ConfigClockSource+0xa6>
 8005aa4:	2b70      	cmp	r3, #112	; 0x70
 8005aa6:	d87b      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa8:	2b60      	cmp	r3, #96	; 0x60
 8005aaa:	d050      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0x11a>
 8005aac:	2b60      	cmp	r3, #96	; 0x60
 8005aae:	d877      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab0:	2b50      	cmp	r3, #80	; 0x50
 8005ab2:	d03c      	beq.n	8005b2e <HAL_TIM_ConfigClockSource+0xfa>
 8005ab4:	2b50      	cmp	r3, #80	; 0x50
 8005ab6:	d873      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab8:	2b40      	cmp	r3, #64	; 0x40
 8005aba:	d058      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x13a>
 8005abc:	2b40      	cmp	r3, #64	; 0x40
 8005abe:	d86f      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac0:	2b30      	cmp	r3, #48	; 0x30
 8005ac2:	d064      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0x15a>
 8005ac4:	2b30      	cmp	r3, #48	; 0x30
 8005ac6:	d86b      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac8:	2b20      	cmp	r3, #32
 8005aca:	d060      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0x15a>
 8005acc:	2b20      	cmp	r3, #32
 8005ace:	d867      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d05c      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0x15a>
 8005ad4:	2b10      	cmp	r3, #16
 8005ad6:	d05a      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0x15a>
 8005ad8:	e062      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6818      	ldr	r0, [r3, #0]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	6899      	ldr	r1, [r3, #8]
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	685a      	ldr	r2, [r3, #4]
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	f000 fbcb 	bl	8006284 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005afc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68ba      	ldr	r2, [r7, #8]
 8005b04:	609a      	str	r2, [r3, #8]
      break;
 8005b06:	e04f      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6818      	ldr	r0, [r3, #0]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	6899      	ldr	r1, [r3, #8]
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685a      	ldr	r2, [r3, #4]
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	f000 fbb4 	bl	8006284 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689a      	ldr	r2, [r3, #8]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b2a:	609a      	str	r2, [r3, #8]
      break;
 8005b2c:	e03c      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6818      	ldr	r0, [r3, #0]
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	6859      	ldr	r1, [r3, #4]
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	f000 fb28 	bl	8006190 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2150      	movs	r1, #80	; 0x50
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 fb81 	bl	800624e <TIM_ITRx_SetConfig>
      break;
 8005b4c:	e02c      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6818      	ldr	r0, [r3, #0]
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6859      	ldr	r1, [r3, #4]
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	f000 fb47 	bl	80061ee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2160      	movs	r1, #96	; 0x60
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 fb71 	bl	800624e <TIM_ITRx_SetConfig>
      break;
 8005b6c:	e01c      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6818      	ldr	r0, [r3, #0]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	6859      	ldr	r1, [r3, #4]
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	f000 fb08 	bl	8006190 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2140      	movs	r1, #64	; 0x40
 8005b86:	4618      	mov	r0, r3
 8005b88:	f000 fb61 	bl	800624e <TIM_ITRx_SetConfig>
      break;
 8005b8c:	e00c      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4619      	mov	r1, r3
 8005b98:	4610      	mov	r0, r2
 8005b9a:	f000 fb58 	bl	800624e <TIM_ITRx_SetConfig>
      break;
 8005b9e:	e003      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ba4:	e000      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ba6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005bc2:	b480      	push	{r7}
 8005bc4:	b083      	sub	sp, #12
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005bca:	bf00      	nop
 8005bcc:	370c      	adds	r7, #12
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b084      	sub	sp, #16
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d107      	bne.n	8005bfe <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bfc:	e02a      	b.n	8005c54 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d107      	bne.n	8005c18 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2201      	movs	r2, #1
 8005c12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c16:	e01d      	b.n	8005c54 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d107      	bne.n	8005c32 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2204      	movs	r2, #4
 8005c26:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c30:	e010      	b.n	8005c54 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d107      	bne.n	8005c4c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2208      	movs	r2, #8
 8005c40:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c4a:	e003      	b.n	8005c54 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f7ff ffb4 	bl	8005bc2 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	771a      	strb	r2, [r3, #28]
}
 8005c60:	bf00      	nop
 8005c62:	3710      	adds	r7, #16
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c74:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d10b      	bne.n	8005c98 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2201      	movs	r2, #1
 8005c84:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	69db      	ldr	r3, [r3, #28]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d136      	bne.n	8005cfc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2201      	movs	r2, #1
 8005c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c96:	e031      	b.n	8005cfc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d10b      	bne.n	8005cba <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	69db      	ldr	r3, [r3, #28]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d125      	bne.n	8005cfc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cb8:	e020      	b.n	8005cfc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d10b      	bne.n	8005cdc <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2204      	movs	r2, #4
 8005cc8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	69db      	ldr	r3, [r3, #28]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d114      	bne.n	8005cfc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cda:	e00f      	b.n	8005cfc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d10a      	bne.n	8005cfc <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2208      	movs	r2, #8
 8005cea:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	69db      	ldr	r3, [r3, #28]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d103      	bne.n	8005cfc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f7fb fc37 	bl	8001570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2200      	movs	r2, #0
 8005d06:	771a      	strb	r2, [r3, #28]
}
 8005d08:	bf00      	nop
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d103      	bne.n	8005d30 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	771a      	strb	r2, [r3, #28]
 8005d2e:	e019      	b.n	8005d64 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d103      	bne.n	8005d42 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2202      	movs	r2, #2
 8005d3e:	771a      	strb	r2, [r3, #28]
 8005d40:	e010      	b.n	8005d64 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d103      	bne.n	8005d54 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2204      	movs	r2, #4
 8005d50:	771a      	strb	r2, [r3, #28]
 8005d52:	e007      	b.n	8005d64 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d102      	bne.n	8005d64 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2208      	movs	r2, #8
 8005d62:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f7fb fb25 	bl	80013b4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	771a      	strb	r2, [r3, #28]
}
 8005d70:	bf00      	nop
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a34      	ldr	r2, [pc, #208]	; (8005e5c <TIM_Base_SetConfig+0xe4>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d00f      	beq.n	8005db0 <TIM_Base_SetConfig+0x38>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d96:	d00b      	beq.n	8005db0 <TIM_Base_SetConfig+0x38>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a31      	ldr	r2, [pc, #196]	; (8005e60 <TIM_Base_SetConfig+0xe8>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d007      	beq.n	8005db0 <TIM_Base_SetConfig+0x38>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4a30      	ldr	r2, [pc, #192]	; (8005e64 <TIM_Base_SetConfig+0xec>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d003      	beq.n	8005db0 <TIM_Base_SetConfig+0x38>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a2f      	ldr	r2, [pc, #188]	; (8005e68 <TIM_Base_SetConfig+0xf0>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d108      	bne.n	8005dc2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005db6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a25      	ldr	r2, [pc, #148]	; (8005e5c <TIM_Base_SetConfig+0xe4>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d01b      	beq.n	8005e02 <TIM_Base_SetConfig+0x8a>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dd0:	d017      	beq.n	8005e02 <TIM_Base_SetConfig+0x8a>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a22      	ldr	r2, [pc, #136]	; (8005e60 <TIM_Base_SetConfig+0xe8>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d013      	beq.n	8005e02 <TIM_Base_SetConfig+0x8a>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a21      	ldr	r2, [pc, #132]	; (8005e64 <TIM_Base_SetConfig+0xec>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d00f      	beq.n	8005e02 <TIM_Base_SetConfig+0x8a>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a20      	ldr	r2, [pc, #128]	; (8005e68 <TIM_Base_SetConfig+0xf0>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d00b      	beq.n	8005e02 <TIM_Base_SetConfig+0x8a>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a1f      	ldr	r2, [pc, #124]	; (8005e6c <TIM_Base_SetConfig+0xf4>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d007      	beq.n	8005e02 <TIM_Base_SetConfig+0x8a>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a1e      	ldr	r2, [pc, #120]	; (8005e70 <TIM_Base_SetConfig+0xf8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d003      	beq.n	8005e02 <TIM_Base_SetConfig+0x8a>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a1d      	ldr	r2, [pc, #116]	; (8005e74 <TIM_Base_SetConfig+0xfc>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d108      	bne.n	8005e14 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	689a      	ldr	r2, [r3, #8]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a08      	ldr	r2, [pc, #32]	; (8005e5c <TIM_Base_SetConfig+0xe4>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d103      	bne.n	8005e48 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	691a      	ldr	r2, [r3, #16]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	615a      	str	r2, [r3, #20]
}
 8005e4e:	bf00      	nop
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	40010000 	.word	0x40010000
 8005e60:	40000400 	.word	0x40000400
 8005e64:	40000800 	.word	0x40000800
 8005e68:	40000c00 	.word	0x40000c00
 8005e6c:	40014000 	.word	0x40014000
 8005e70:	40014400 	.word	0x40014400
 8005e74:	40014800 	.word	0x40014800

08005e78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b087      	sub	sp, #28
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	f023 0201 	bic.w	r2, r3, #1
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a1b      	ldr	r3, [r3, #32]
 8005e92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f023 0303 	bic.w	r3, r3, #3
 8005eae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	f023 0302 	bic.w	r3, r3, #2
 8005ec0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a1c      	ldr	r2, [pc, #112]	; (8005f40 <TIM_OC1_SetConfig+0xc8>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d10c      	bne.n	8005eee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	f023 0308 	bic.w	r3, r3, #8
 8005eda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	697a      	ldr	r2, [r7, #20]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	f023 0304 	bic.w	r3, r3, #4
 8005eec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a13      	ldr	r2, [pc, #76]	; (8005f40 <TIM_OC1_SetConfig+0xc8>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d111      	bne.n	8005f1a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005efc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	693a      	ldr	r2, [r7, #16]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	621a      	str	r2, [r3, #32]
}
 8005f34:	bf00      	nop
 8005f36:	371c      	adds	r7, #28
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr
 8005f40:	40010000 	.word	0x40010000

08005f44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b087      	sub	sp, #28
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	f023 0210 	bic.w	r2, r3, #16
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a1b      	ldr	r3, [r3, #32]
 8005f5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	021b      	lsls	r3, r3, #8
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	f023 0320 	bic.w	r3, r3, #32
 8005f8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	011b      	lsls	r3, r3, #4
 8005f96:	697a      	ldr	r2, [r7, #20]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a1e      	ldr	r2, [pc, #120]	; (8006018 <TIM_OC2_SetConfig+0xd4>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d10d      	bne.n	8005fc0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005faa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a15      	ldr	r2, [pc, #84]	; (8006018 <TIM_OC2_SetConfig+0xd4>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d113      	bne.n	8005ff0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	693a      	ldr	r2, [r7, #16]
 8005ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	621a      	str	r2, [r3, #32]
}
 800600a:	bf00      	nop
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
 8006016:	bf00      	nop
 8006018:	40010000 	.word	0x40010000

0800601c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800604a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0303 	bic.w	r3, r3, #3
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006064:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	021b      	lsls	r3, r3, #8
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	4313      	orrs	r3, r2
 8006070:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a1d      	ldr	r2, [pc, #116]	; (80060ec <TIM_OC3_SetConfig+0xd0>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d10d      	bne.n	8006096 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006080:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	021b      	lsls	r3, r3, #8
 8006088:	697a      	ldr	r2, [r7, #20]
 800608a:	4313      	orrs	r3, r2
 800608c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006094:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a14      	ldr	r2, [pc, #80]	; (80060ec <TIM_OC3_SetConfig+0xd0>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d113      	bne.n	80060c6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	011b      	lsls	r3, r3, #4
 80060b4:	693a      	ldr	r2, [r7, #16]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	011b      	lsls	r3, r3, #4
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	685a      	ldr	r2, [r3, #4]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	621a      	str	r2, [r3, #32]
}
 80060e0:	bf00      	nop
 80060e2:	371c      	adds	r7, #28
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr
 80060ec:	40010000 	.word	0x40010000

080060f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	69db      	ldr	r3, [r3, #28]
 8006116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800611e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006126:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	021b      	lsls	r3, r3, #8
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	4313      	orrs	r3, r2
 8006132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800613a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	031b      	lsls	r3, r3, #12
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	4313      	orrs	r3, r2
 8006146:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a10      	ldr	r2, [pc, #64]	; (800618c <TIM_OC4_SetConfig+0x9c>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d109      	bne.n	8006164 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006156:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	695b      	ldr	r3, [r3, #20]
 800615c:	019b      	lsls	r3, r3, #6
 800615e:	697a      	ldr	r2, [r7, #20]
 8006160:	4313      	orrs	r3, r2
 8006162:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685a      	ldr	r2, [r3, #4]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	621a      	str	r2, [r3, #32]
}
 800617e:	bf00      	nop
 8006180:	371c      	adds	r7, #28
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	40010000 	.word	0x40010000

08006190 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006190:	b480      	push	{r7}
 8006192:	b087      	sub	sp, #28
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6a1b      	ldr	r3, [r3, #32]
 80061a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6a1b      	ldr	r3, [r3, #32]
 80061a6:	f023 0201 	bic.w	r2, r3, #1
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	011b      	lsls	r3, r3, #4
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	f023 030a 	bic.w	r3, r3, #10
 80061cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061ce:	697a      	ldr	r2, [r7, #20]
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	621a      	str	r2, [r3, #32]
}
 80061e2:	bf00      	nop
 80061e4:	371c      	adds	r7, #28
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr

080061ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061ee:	b480      	push	{r7}
 80061f0:	b087      	sub	sp, #28
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	60f8      	str	r0, [r7, #12]
 80061f6:	60b9      	str	r1, [r7, #8]
 80061f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	f023 0210 	bic.w	r2, r3, #16
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6a1b      	ldr	r3, [r3, #32]
 8006210:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006218:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	031b      	lsls	r3, r3, #12
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	4313      	orrs	r3, r2
 8006222:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800622a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	011b      	lsls	r3, r3, #4
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	4313      	orrs	r3, r2
 8006234:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	621a      	str	r2, [r3, #32]
}
 8006242:	bf00      	nop
 8006244:	371c      	adds	r7, #28
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr

0800624e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800624e:	b480      	push	{r7}
 8006250:	b085      	sub	sp, #20
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
 8006256:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006264:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006266:	683a      	ldr	r2, [r7, #0]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	4313      	orrs	r3, r2
 800626c:	f043 0307 	orr.w	r3, r3, #7
 8006270:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	609a      	str	r2, [r3, #8]
}
 8006278:	bf00      	nop
 800627a:	3714      	adds	r7, #20
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006284:	b480      	push	{r7}
 8006286:	b087      	sub	sp, #28
 8006288:	af00      	add	r7, sp, #0
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
 8006290:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800629e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	021a      	lsls	r2, r3, #8
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	431a      	orrs	r2, r3
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	609a      	str	r2, [r3, #8]
}
 80062b8:	bf00      	nop
 80062ba:	371c      	adds	r7, #28
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b087      	sub	sp, #28
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	f003 031f 	and.w	r3, r3, #31
 80062d6:	2201      	movs	r2, #1
 80062d8:	fa02 f303 	lsl.w	r3, r2, r3
 80062dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6a1a      	ldr	r2, [r3, #32]
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	43db      	mvns	r3, r3
 80062e6:	401a      	ands	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6a1a      	ldr	r2, [r3, #32]
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	f003 031f 	and.w	r3, r3, #31
 80062f6:	6879      	ldr	r1, [r7, #4]
 80062f8:	fa01 f303 	lsl.w	r3, r1, r3
 80062fc:	431a      	orrs	r2, r3
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	621a      	str	r2, [r3, #32]
}
 8006302:	bf00      	nop
 8006304:	371c      	adds	r7, #28
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
	...

08006310 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006320:	2b01      	cmp	r3, #1
 8006322:	d101      	bne.n	8006328 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006324:	2302      	movs	r3, #2
 8006326:	e050      	b.n	80063ca <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2202      	movs	r2, #2
 8006334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800634e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a1c      	ldr	r2, [pc, #112]	; (80063d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d018      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006374:	d013      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a18      	ldr	r2, [pc, #96]	; (80063dc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d00e      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a16      	ldr	r2, [pc, #88]	; (80063e0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d009      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a15      	ldr	r2, [pc, #84]	; (80063e4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d004      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a13      	ldr	r2, [pc, #76]	; (80063e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d10c      	bne.n	80063b8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68ba      	ldr	r2, [r7, #8]
 80063b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063c8:	2300      	movs	r3, #0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr
 80063d6:	bf00      	nop
 80063d8:	40010000 	.word	0x40010000
 80063dc:	40000400 	.word	0x40000400
 80063e0:	40000800 	.word	0x40000800
 80063e4:	40000c00 	.word	0x40000c00
 80063e8:	40014000 	.word	0x40014000

080063ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80063f6:	2300      	movs	r3, #0
 80063f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006400:	2b01      	cmp	r3, #1
 8006402:	d101      	bne.n	8006408 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006404:	2302      	movs	r3, #2
 8006406:	e03d      	b.n	8006484 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	4313      	orrs	r3, r2
 800641c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	4313      	orrs	r3, r2
 800642a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	4313      	orrs	r3, r2
 8006438:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4313      	orrs	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	4313      	orrs	r3, r2
 8006454:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	4313      	orrs	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	69db      	ldr	r3, [r3, #28]
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006482:	2300      	movs	r3, #0
}
 8006484:	4618      	mov	r0, r3
 8006486:	3714      	adds	r7, #20
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d101      	bne.n	80064a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e03f      	b.n	8006522 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d106      	bne.n	80064bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f7fc f8c4 	bl	8002644 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2224      	movs	r2, #36	; 0x24
 80064c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68da      	ldr	r2, [r3, #12]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f000 f929 	bl	800672c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	691a      	ldr	r2, [r3, #16]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	695a      	ldr	r2, [r3, #20]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80064f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68da      	ldr	r2, [r3, #12]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006508:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2220      	movs	r2, #32
 8006514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2220      	movs	r2, #32
 800651c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3708      	adds	r7, #8
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800652a:	b580      	push	{r7, lr}
 800652c:	b08a      	sub	sp, #40	; 0x28
 800652e:	af02      	add	r7, sp, #8
 8006530:	60f8      	str	r0, [r7, #12]
 8006532:	60b9      	str	r1, [r7, #8]
 8006534:	603b      	str	r3, [r7, #0]
 8006536:	4613      	mov	r3, r2
 8006538:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800653a:	2300      	movs	r3, #0
 800653c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006544:	b2db      	uxtb	r3, r3
 8006546:	2b20      	cmp	r3, #32
 8006548:	d17c      	bne.n	8006644 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d002      	beq.n	8006556 <HAL_UART_Transmit+0x2c>
 8006550:	88fb      	ldrh	r3, [r7, #6]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d101      	bne.n	800655a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e075      	b.n	8006646 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006560:	2b01      	cmp	r3, #1
 8006562:	d101      	bne.n	8006568 <HAL_UART_Transmit+0x3e>
 8006564:	2302      	movs	r3, #2
 8006566:	e06e      	b.n	8006646 <HAL_UART_Transmit+0x11c>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2221      	movs	r2, #33	; 0x21
 800657a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800657e:	f7fc fef3 	bl	8003368 <HAL_GetTick>
 8006582:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	88fa      	ldrh	r2, [r7, #6]
 8006588:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	88fa      	ldrh	r2, [r7, #6]
 800658e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006598:	d108      	bne.n	80065ac <HAL_UART_Transmit+0x82>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d104      	bne.n	80065ac <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80065a2:	2300      	movs	r3, #0
 80065a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	61bb      	str	r3, [r7, #24]
 80065aa:	e003      	b.n	80065b4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065b0:	2300      	movs	r3, #0
 80065b2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80065bc:	e02a      	b.n	8006614 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	9300      	str	r3, [sp, #0]
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	2200      	movs	r2, #0
 80065c6:	2180      	movs	r1, #128	; 0x80
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f000 f840 	bl	800664e <UART_WaitOnFlagUntilTimeout>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d001      	beq.n	80065d8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e036      	b.n	8006646 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10b      	bne.n	80065f6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	881b      	ldrh	r3, [r3, #0]
 80065e2:	461a      	mov	r2, r3
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	3302      	adds	r3, #2
 80065f2:	61bb      	str	r3, [r7, #24]
 80065f4:	e007      	b.n	8006606 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	781a      	ldrb	r2, [r3, #0]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006600:	69fb      	ldr	r3, [r7, #28]
 8006602:	3301      	adds	r3, #1
 8006604:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800660a:	b29b      	uxth	r3, r3
 800660c:	3b01      	subs	r3, #1
 800660e:	b29a      	uxth	r2, r3
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006618:	b29b      	uxth	r3, r3
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1cf      	bne.n	80065be <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	2200      	movs	r2, #0
 8006626:	2140      	movs	r1, #64	; 0x40
 8006628:	68f8      	ldr	r0, [r7, #12]
 800662a:	f000 f810 	bl	800664e <UART_WaitOnFlagUntilTimeout>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e006      	b.n	8006646 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2220      	movs	r2, #32
 800663c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006640:	2300      	movs	r3, #0
 8006642:	e000      	b.n	8006646 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006644:	2302      	movs	r3, #2
  }
}
 8006646:	4618      	mov	r0, r3
 8006648:	3720      	adds	r7, #32
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}

0800664e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800664e:	b580      	push	{r7, lr}
 8006650:	b090      	sub	sp, #64	; 0x40
 8006652:	af00      	add	r7, sp, #0
 8006654:	60f8      	str	r0, [r7, #12]
 8006656:	60b9      	str	r1, [r7, #8]
 8006658:	603b      	str	r3, [r7, #0]
 800665a:	4613      	mov	r3, r2
 800665c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800665e:	e050      	b.n	8006702 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006660:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006666:	d04c      	beq.n	8006702 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006668:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800666a:	2b00      	cmp	r3, #0
 800666c:	d007      	beq.n	800667e <UART_WaitOnFlagUntilTimeout+0x30>
 800666e:	f7fc fe7b 	bl	8003368 <HAL_GetTick>
 8006672:	4602      	mov	r2, r0
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800667a:	429a      	cmp	r2, r3
 800667c:	d241      	bcs.n	8006702 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	330c      	adds	r3, #12
 8006684:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006688:	e853 3f00 	ldrex	r3, [r3]
 800668c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800668e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006690:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006694:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	330c      	adds	r3, #12
 800669c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800669e:	637a      	str	r2, [r7, #52]	; 0x34
 80066a0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80066a6:	e841 2300 	strex	r3, r2, [r1]
 80066aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80066ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1e5      	bne.n	800667e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	3314      	adds	r3, #20
 80066b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	e853 3f00 	ldrex	r3, [r3]
 80066c0:	613b      	str	r3, [r7, #16]
   return(result);
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	f023 0301 	bic.w	r3, r3, #1
 80066c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	3314      	adds	r3, #20
 80066d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066d2:	623a      	str	r2, [r7, #32]
 80066d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d6:	69f9      	ldr	r1, [r7, #28]
 80066d8:	6a3a      	ldr	r2, [r7, #32]
 80066da:	e841 2300 	strex	r3, r2, [r1]
 80066de:	61bb      	str	r3, [r7, #24]
   return(result);
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1e5      	bne.n	80066b2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2220      	movs	r2, #32
 80066ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2220      	movs	r2, #32
 80066f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e00f      	b.n	8006722 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	4013      	ands	r3, r2
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	429a      	cmp	r2, r3
 8006710:	bf0c      	ite	eq
 8006712:	2301      	moveq	r3, #1
 8006714:	2300      	movne	r3, #0
 8006716:	b2db      	uxtb	r3, r3
 8006718:	461a      	mov	r2, r3
 800671a:	79fb      	ldrb	r3, [r7, #7]
 800671c:	429a      	cmp	r2, r3
 800671e:	d09f      	beq.n	8006660 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006720:	2300      	movs	r3, #0
}
 8006722:	4618      	mov	r0, r3
 8006724:	3740      	adds	r7, #64	; 0x40
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
	...

0800672c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800672c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006730:	b0c0      	sub	sp, #256	; 0x100
 8006732:	af00      	add	r7, sp, #0
 8006734:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006748:	68d9      	ldr	r1, [r3, #12]
 800674a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	ea40 0301 	orr.w	r3, r0, r1
 8006754:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800675a:	689a      	ldr	r2, [r3, #8]
 800675c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	431a      	orrs	r2, r3
 8006764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	431a      	orrs	r2, r3
 800676c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006770:	69db      	ldr	r3, [r3, #28]
 8006772:	4313      	orrs	r3, r2
 8006774:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006784:	f021 010c 	bic.w	r1, r1, #12
 8006788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006792:	430b      	orrs	r3, r1
 8006794:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	695b      	ldr	r3, [r3, #20]
 800679e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80067a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067a6:	6999      	ldr	r1, [r3, #24]
 80067a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	ea40 0301 	orr.w	r3, r0, r1
 80067b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	4b8f      	ldr	r3, [pc, #572]	; (80069f8 <UART_SetConfig+0x2cc>)
 80067bc:	429a      	cmp	r2, r3
 80067be:	d005      	beq.n	80067cc <UART_SetConfig+0xa0>
 80067c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	4b8d      	ldr	r3, [pc, #564]	; (80069fc <UART_SetConfig+0x2d0>)
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d104      	bne.n	80067d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067cc:	f7fe f90c 	bl	80049e8 <HAL_RCC_GetPCLK2Freq>
 80067d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80067d4:	e003      	b.n	80067de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067d6:	f7fe f8f3 	bl	80049c0 <HAL_RCC_GetPCLK1Freq>
 80067da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067e2:	69db      	ldr	r3, [r3, #28]
 80067e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067e8:	f040 810c 	bne.w	8006a04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067f0:	2200      	movs	r2, #0
 80067f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80067f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80067fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80067fe:	4622      	mov	r2, r4
 8006800:	462b      	mov	r3, r5
 8006802:	1891      	adds	r1, r2, r2
 8006804:	65b9      	str	r1, [r7, #88]	; 0x58
 8006806:	415b      	adcs	r3, r3
 8006808:	65fb      	str	r3, [r7, #92]	; 0x5c
 800680a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800680e:	4621      	mov	r1, r4
 8006810:	eb12 0801 	adds.w	r8, r2, r1
 8006814:	4629      	mov	r1, r5
 8006816:	eb43 0901 	adc.w	r9, r3, r1
 800681a:	f04f 0200 	mov.w	r2, #0
 800681e:	f04f 0300 	mov.w	r3, #0
 8006822:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006826:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800682a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800682e:	4690      	mov	r8, r2
 8006830:	4699      	mov	r9, r3
 8006832:	4623      	mov	r3, r4
 8006834:	eb18 0303 	adds.w	r3, r8, r3
 8006838:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800683c:	462b      	mov	r3, r5
 800683e:	eb49 0303 	adc.w	r3, r9, r3
 8006842:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006852:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006856:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800685a:	460b      	mov	r3, r1
 800685c:	18db      	adds	r3, r3, r3
 800685e:	653b      	str	r3, [r7, #80]	; 0x50
 8006860:	4613      	mov	r3, r2
 8006862:	eb42 0303 	adc.w	r3, r2, r3
 8006866:	657b      	str	r3, [r7, #84]	; 0x54
 8006868:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800686c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006870:	f7f9 fd0e 	bl	8000290 <__aeabi_uldivmod>
 8006874:	4602      	mov	r2, r0
 8006876:	460b      	mov	r3, r1
 8006878:	4b61      	ldr	r3, [pc, #388]	; (8006a00 <UART_SetConfig+0x2d4>)
 800687a:	fba3 2302 	umull	r2, r3, r3, r2
 800687e:	095b      	lsrs	r3, r3, #5
 8006880:	011c      	lsls	r4, r3, #4
 8006882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006886:	2200      	movs	r2, #0
 8006888:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800688c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006890:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006894:	4642      	mov	r2, r8
 8006896:	464b      	mov	r3, r9
 8006898:	1891      	adds	r1, r2, r2
 800689a:	64b9      	str	r1, [r7, #72]	; 0x48
 800689c:	415b      	adcs	r3, r3
 800689e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80068a4:	4641      	mov	r1, r8
 80068a6:	eb12 0a01 	adds.w	sl, r2, r1
 80068aa:	4649      	mov	r1, r9
 80068ac:	eb43 0b01 	adc.w	fp, r3, r1
 80068b0:	f04f 0200 	mov.w	r2, #0
 80068b4:	f04f 0300 	mov.w	r3, #0
 80068b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80068bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80068c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068c4:	4692      	mov	sl, r2
 80068c6:	469b      	mov	fp, r3
 80068c8:	4643      	mov	r3, r8
 80068ca:	eb1a 0303 	adds.w	r3, sl, r3
 80068ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80068d2:	464b      	mov	r3, r9
 80068d4:	eb4b 0303 	adc.w	r3, fp, r3
 80068d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80068dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80068e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80068ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80068f0:	460b      	mov	r3, r1
 80068f2:	18db      	adds	r3, r3, r3
 80068f4:	643b      	str	r3, [r7, #64]	; 0x40
 80068f6:	4613      	mov	r3, r2
 80068f8:	eb42 0303 	adc.w	r3, r2, r3
 80068fc:	647b      	str	r3, [r7, #68]	; 0x44
 80068fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006902:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006906:	f7f9 fcc3 	bl	8000290 <__aeabi_uldivmod>
 800690a:	4602      	mov	r2, r0
 800690c:	460b      	mov	r3, r1
 800690e:	4611      	mov	r1, r2
 8006910:	4b3b      	ldr	r3, [pc, #236]	; (8006a00 <UART_SetConfig+0x2d4>)
 8006912:	fba3 2301 	umull	r2, r3, r3, r1
 8006916:	095b      	lsrs	r3, r3, #5
 8006918:	2264      	movs	r2, #100	; 0x64
 800691a:	fb02 f303 	mul.w	r3, r2, r3
 800691e:	1acb      	subs	r3, r1, r3
 8006920:	00db      	lsls	r3, r3, #3
 8006922:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006926:	4b36      	ldr	r3, [pc, #216]	; (8006a00 <UART_SetConfig+0x2d4>)
 8006928:	fba3 2302 	umull	r2, r3, r3, r2
 800692c:	095b      	lsrs	r3, r3, #5
 800692e:	005b      	lsls	r3, r3, #1
 8006930:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006934:	441c      	add	r4, r3
 8006936:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800693a:	2200      	movs	r2, #0
 800693c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006940:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006944:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006948:	4642      	mov	r2, r8
 800694a:	464b      	mov	r3, r9
 800694c:	1891      	adds	r1, r2, r2
 800694e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006950:	415b      	adcs	r3, r3
 8006952:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006954:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006958:	4641      	mov	r1, r8
 800695a:	1851      	adds	r1, r2, r1
 800695c:	6339      	str	r1, [r7, #48]	; 0x30
 800695e:	4649      	mov	r1, r9
 8006960:	414b      	adcs	r3, r1
 8006962:	637b      	str	r3, [r7, #52]	; 0x34
 8006964:	f04f 0200 	mov.w	r2, #0
 8006968:	f04f 0300 	mov.w	r3, #0
 800696c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006970:	4659      	mov	r1, fp
 8006972:	00cb      	lsls	r3, r1, #3
 8006974:	4651      	mov	r1, sl
 8006976:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800697a:	4651      	mov	r1, sl
 800697c:	00ca      	lsls	r2, r1, #3
 800697e:	4610      	mov	r0, r2
 8006980:	4619      	mov	r1, r3
 8006982:	4603      	mov	r3, r0
 8006984:	4642      	mov	r2, r8
 8006986:	189b      	adds	r3, r3, r2
 8006988:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800698c:	464b      	mov	r3, r9
 800698e:	460a      	mov	r2, r1
 8006990:	eb42 0303 	adc.w	r3, r2, r3
 8006994:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80069a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80069a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80069ac:	460b      	mov	r3, r1
 80069ae:	18db      	adds	r3, r3, r3
 80069b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80069b2:	4613      	mov	r3, r2
 80069b4:	eb42 0303 	adc.w	r3, r2, r3
 80069b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80069c2:	f7f9 fc65 	bl	8000290 <__aeabi_uldivmod>
 80069c6:	4602      	mov	r2, r0
 80069c8:	460b      	mov	r3, r1
 80069ca:	4b0d      	ldr	r3, [pc, #52]	; (8006a00 <UART_SetConfig+0x2d4>)
 80069cc:	fba3 1302 	umull	r1, r3, r3, r2
 80069d0:	095b      	lsrs	r3, r3, #5
 80069d2:	2164      	movs	r1, #100	; 0x64
 80069d4:	fb01 f303 	mul.w	r3, r1, r3
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	00db      	lsls	r3, r3, #3
 80069dc:	3332      	adds	r3, #50	; 0x32
 80069de:	4a08      	ldr	r2, [pc, #32]	; (8006a00 <UART_SetConfig+0x2d4>)
 80069e0:	fba2 2303 	umull	r2, r3, r2, r3
 80069e4:	095b      	lsrs	r3, r3, #5
 80069e6:	f003 0207 	and.w	r2, r3, #7
 80069ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4422      	add	r2, r4
 80069f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80069f4:	e105      	b.n	8006c02 <UART_SetConfig+0x4d6>
 80069f6:	bf00      	nop
 80069f8:	40011000 	.word	0x40011000
 80069fc:	40011400 	.word	0x40011400
 8006a00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006a0e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006a12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006a16:	4642      	mov	r2, r8
 8006a18:	464b      	mov	r3, r9
 8006a1a:	1891      	adds	r1, r2, r2
 8006a1c:	6239      	str	r1, [r7, #32]
 8006a1e:	415b      	adcs	r3, r3
 8006a20:	627b      	str	r3, [r7, #36]	; 0x24
 8006a22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a26:	4641      	mov	r1, r8
 8006a28:	1854      	adds	r4, r2, r1
 8006a2a:	4649      	mov	r1, r9
 8006a2c:	eb43 0501 	adc.w	r5, r3, r1
 8006a30:	f04f 0200 	mov.w	r2, #0
 8006a34:	f04f 0300 	mov.w	r3, #0
 8006a38:	00eb      	lsls	r3, r5, #3
 8006a3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a3e:	00e2      	lsls	r2, r4, #3
 8006a40:	4614      	mov	r4, r2
 8006a42:	461d      	mov	r5, r3
 8006a44:	4643      	mov	r3, r8
 8006a46:	18e3      	adds	r3, r4, r3
 8006a48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006a4c:	464b      	mov	r3, r9
 8006a4e:	eb45 0303 	adc.w	r3, r5, r3
 8006a52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006a62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a66:	f04f 0200 	mov.w	r2, #0
 8006a6a:	f04f 0300 	mov.w	r3, #0
 8006a6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006a72:	4629      	mov	r1, r5
 8006a74:	008b      	lsls	r3, r1, #2
 8006a76:	4621      	mov	r1, r4
 8006a78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a7c:	4621      	mov	r1, r4
 8006a7e:	008a      	lsls	r2, r1, #2
 8006a80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006a84:	f7f9 fc04 	bl	8000290 <__aeabi_uldivmod>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	4b60      	ldr	r3, [pc, #384]	; (8006c10 <UART_SetConfig+0x4e4>)
 8006a8e:	fba3 2302 	umull	r2, r3, r3, r2
 8006a92:	095b      	lsrs	r3, r3, #5
 8006a94:	011c      	lsls	r4, r3, #4
 8006a96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006aa0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006aa4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006aa8:	4642      	mov	r2, r8
 8006aaa:	464b      	mov	r3, r9
 8006aac:	1891      	adds	r1, r2, r2
 8006aae:	61b9      	str	r1, [r7, #24]
 8006ab0:	415b      	adcs	r3, r3
 8006ab2:	61fb      	str	r3, [r7, #28]
 8006ab4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ab8:	4641      	mov	r1, r8
 8006aba:	1851      	adds	r1, r2, r1
 8006abc:	6139      	str	r1, [r7, #16]
 8006abe:	4649      	mov	r1, r9
 8006ac0:	414b      	adcs	r3, r1
 8006ac2:	617b      	str	r3, [r7, #20]
 8006ac4:	f04f 0200 	mov.w	r2, #0
 8006ac8:	f04f 0300 	mov.w	r3, #0
 8006acc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ad0:	4659      	mov	r1, fp
 8006ad2:	00cb      	lsls	r3, r1, #3
 8006ad4:	4651      	mov	r1, sl
 8006ad6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ada:	4651      	mov	r1, sl
 8006adc:	00ca      	lsls	r2, r1, #3
 8006ade:	4610      	mov	r0, r2
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	4642      	mov	r2, r8
 8006ae6:	189b      	adds	r3, r3, r2
 8006ae8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006aec:	464b      	mov	r3, r9
 8006aee:	460a      	mov	r2, r1
 8006af0:	eb42 0303 	adc.w	r3, r2, r3
 8006af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b02:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006b04:	f04f 0200 	mov.w	r2, #0
 8006b08:	f04f 0300 	mov.w	r3, #0
 8006b0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006b10:	4649      	mov	r1, r9
 8006b12:	008b      	lsls	r3, r1, #2
 8006b14:	4641      	mov	r1, r8
 8006b16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b1a:	4641      	mov	r1, r8
 8006b1c:	008a      	lsls	r2, r1, #2
 8006b1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006b22:	f7f9 fbb5 	bl	8000290 <__aeabi_uldivmod>
 8006b26:	4602      	mov	r2, r0
 8006b28:	460b      	mov	r3, r1
 8006b2a:	4b39      	ldr	r3, [pc, #228]	; (8006c10 <UART_SetConfig+0x4e4>)
 8006b2c:	fba3 1302 	umull	r1, r3, r3, r2
 8006b30:	095b      	lsrs	r3, r3, #5
 8006b32:	2164      	movs	r1, #100	; 0x64
 8006b34:	fb01 f303 	mul.w	r3, r1, r3
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	011b      	lsls	r3, r3, #4
 8006b3c:	3332      	adds	r3, #50	; 0x32
 8006b3e:	4a34      	ldr	r2, [pc, #208]	; (8006c10 <UART_SetConfig+0x4e4>)
 8006b40:	fba2 2303 	umull	r2, r3, r2, r3
 8006b44:	095b      	lsrs	r3, r3, #5
 8006b46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b4a:	441c      	add	r4, r3
 8006b4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b50:	2200      	movs	r2, #0
 8006b52:	673b      	str	r3, [r7, #112]	; 0x70
 8006b54:	677a      	str	r2, [r7, #116]	; 0x74
 8006b56:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006b5a:	4642      	mov	r2, r8
 8006b5c:	464b      	mov	r3, r9
 8006b5e:	1891      	adds	r1, r2, r2
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	415b      	adcs	r3, r3
 8006b64:	60fb      	str	r3, [r7, #12]
 8006b66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b6a:	4641      	mov	r1, r8
 8006b6c:	1851      	adds	r1, r2, r1
 8006b6e:	6039      	str	r1, [r7, #0]
 8006b70:	4649      	mov	r1, r9
 8006b72:	414b      	adcs	r3, r1
 8006b74:	607b      	str	r3, [r7, #4]
 8006b76:	f04f 0200 	mov.w	r2, #0
 8006b7a:	f04f 0300 	mov.w	r3, #0
 8006b7e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b82:	4659      	mov	r1, fp
 8006b84:	00cb      	lsls	r3, r1, #3
 8006b86:	4651      	mov	r1, sl
 8006b88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b8c:	4651      	mov	r1, sl
 8006b8e:	00ca      	lsls	r2, r1, #3
 8006b90:	4610      	mov	r0, r2
 8006b92:	4619      	mov	r1, r3
 8006b94:	4603      	mov	r3, r0
 8006b96:	4642      	mov	r2, r8
 8006b98:	189b      	adds	r3, r3, r2
 8006b9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b9c:	464b      	mov	r3, r9
 8006b9e:	460a      	mov	r2, r1
 8006ba0:	eb42 0303 	adc.w	r3, r2, r3
 8006ba4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	663b      	str	r3, [r7, #96]	; 0x60
 8006bb0:	667a      	str	r2, [r7, #100]	; 0x64
 8006bb2:	f04f 0200 	mov.w	r2, #0
 8006bb6:	f04f 0300 	mov.w	r3, #0
 8006bba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	008b      	lsls	r3, r1, #2
 8006bc2:	4641      	mov	r1, r8
 8006bc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bc8:	4641      	mov	r1, r8
 8006bca:	008a      	lsls	r2, r1, #2
 8006bcc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006bd0:	f7f9 fb5e 	bl	8000290 <__aeabi_uldivmod>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	4b0d      	ldr	r3, [pc, #52]	; (8006c10 <UART_SetConfig+0x4e4>)
 8006bda:	fba3 1302 	umull	r1, r3, r3, r2
 8006bde:	095b      	lsrs	r3, r3, #5
 8006be0:	2164      	movs	r1, #100	; 0x64
 8006be2:	fb01 f303 	mul.w	r3, r1, r3
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	011b      	lsls	r3, r3, #4
 8006bea:	3332      	adds	r3, #50	; 0x32
 8006bec:	4a08      	ldr	r2, [pc, #32]	; (8006c10 <UART_SetConfig+0x4e4>)
 8006bee:	fba2 2303 	umull	r2, r3, r2, r3
 8006bf2:	095b      	lsrs	r3, r3, #5
 8006bf4:	f003 020f 	and.w	r2, r3, #15
 8006bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4422      	add	r2, r4
 8006c00:	609a      	str	r2, [r3, #8]
}
 8006c02:	bf00      	nop
 8006c04:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c0e:	bf00      	nop
 8006c10:	51eb851f 	.word	0x51eb851f

08006c14 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006c18:	4904      	ldr	r1, [pc, #16]	; (8006c2c <MX_FATFS_Init+0x18>)
 8006c1a:	4805      	ldr	r0, [pc, #20]	; (8006c30 <MX_FATFS_Init+0x1c>)
 8006c1c:	f003 fb12 	bl	800a244 <FATFS_LinkDriver>
 8006c20:	4603      	mov	r3, r0
 8006c22:	461a      	mov	r2, r3
 8006c24:	4b03      	ldr	r3, [pc, #12]	; (8006c34 <MX_FATFS_Init+0x20>)
 8006c26:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006c28:	bf00      	nop
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	20001d68 	.word	0x20001d68
 8006c30:	2000000c 	.word	0x2000000c
 8006c34:	20001d64 	.word	0x20001d64

08006c38 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006c3c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	4603      	mov	r3, r0
 8006c50:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8006c52:	79fb      	ldrb	r3, [r7, #7]
 8006c54:	4618      	mov	r0, r3
 8006c56:	f000 f9dd 	bl	8007014 <USER_SPI_initialize>
 8006c5a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3708      	adds	r7, #8
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b082      	sub	sp, #8
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8006c6e:	79fb      	ldrb	r3, [r7, #7]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 fab9 	bl	80071e8 <USER_SPI_status>
 8006c76:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3708      	adds	r7, #8
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60b9      	str	r1, [r7, #8]
 8006c88:	607a      	str	r2, [r7, #4]
 8006c8a:	603b      	str	r3, [r7, #0]
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 8006c90:	7bf8      	ldrb	r0, [r7, #15]
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	68b9      	ldr	r1, [r7, #8]
 8006c98:	f000 fabc 	bl	8007214 <USER_SPI_read>
 8006c9c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}

08006ca6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006ca6:	b580      	push	{r7, lr}
 8006ca8:	b084      	sub	sp, #16
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	603b      	str	r3, [r7, #0]
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 8006cb6:	7bf8      	ldrb	r0, [r7, #15]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	68b9      	ldr	r1, [r7, #8]
 8006cbe:	f000 fb0f 	bl	80072e0 <USER_SPI_write>
 8006cc2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	603a      	str	r2, [r7, #0]
 8006cd6:	71fb      	strb	r3, [r7, #7]
 8006cd8:	460b      	mov	r3, r1
 8006cda:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8006cdc:	79b9      	ldrb	r1, [r7, #6]
 8006cde:	79fb      	ldrb	r3, [r7, #7]
 8006ce0:	683a      	ldr	r2, [r7, #0]
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f000 fb78 	bl	80073d8 <USER_SPI_ioctl>
 8006ce8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3708      	adds	r7, #8
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
	...

08006cf4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006cfc:	f7fc fb34 	bl	8003368 <HAL_GetTick>
 8006d00:	4603      	mov	r3, r0
 8006d02:	4a04      	ldr	r2, [pc, #16]	; (8006d14 <SPI_Timer_On+0x20>)
 8006d04:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8006d06:	4a04      	ldr	r2, [pc, #16]	; (8006d18 <SPI_Timer_On+0x24>)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6013      	str	r3, [r2, #0]
}
 8006d0c:	bf00      	nop
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	20001d70 	.word	0x20001d70
 8006d18:	20001d74 	.word	0x20001d74

08006d1c <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006d20:	f7fc fb22 	bl	8003368 <HAL_GetTick>
 8006d24:	4602      	mov	r2, r0
 8006d26:	4b06      	ldr	r3, [pc, #24]	; (8006d40 <SPI_Timer_Status+0x24>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	1ad2      	subs	r2, r2, r3
 8006d2c:	4b05      	ldr	r3, [pc, #20]	; (8006d44 <SPI_Timer_Status+0x28>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	bf34      	ite	cc
 8006d34:	2301      	movcc	r3, #1
 8006d36:	2300      	movcs	r3, #0
 8006d38:	b2db      	uxtb	r3, r3
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	20001d70 	.word	0x20001d70
 8006d44:	20001d74 	.word	0x20001d74

08006d48 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b086      	sub	sp, #24
 8006d4c:	af02      	add	r7, sp, #8
 8006d4e:	4603      	mov	r3, r0
 8006d50:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006d52:	f107 020f 	add.w	r2, r7, #15
 8006d56:	1df9      	adds	r1, r7, #7
 8006d58:	2332      	movs	r3, #50	; 0x32
 8006d5a:	9300      	str	r3, [sp, #0]
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	4804      	ldr	r0, [pc, #16]	; (8006d70 <xchg_spi+0x28>)
 8006d60:	f7fe f81b 	bl	8004d9a <HAL_SPI_TransmitReceive>
    return rxDat;
 8006d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3710      	adds	r7, #16
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	200000a4 	.word	0x200000a4

08006d74 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8006d74:	b590      	push	{r4, r7, lr}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006d7e:	2300      	movs	r3, #0
 8006d80:	60fb      	str	r3, [r7, #12]
 8006d82:	e00a      	b.n	8006d9a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	18d4      	adds	r4, r2, r3
 8006d8a:	20ff      	movs	r0, #255	; 0xff
 8006d8c:	f7ff ffdc 	bl	8006d48 <xchg_spi>
 8006d90:	4603      	mov	r3, r0
 8006d92:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	3301      	adds	r3, #1
 8006d98:	60fb      	str	r3, [r7, #12]
 8006d9a:	68fa      	ldr	r2, [r7, #12]
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d3f0      	bcc.n	8006d84 <rcvr_spi_multi+0x10>
	}
}
 8006da2:	bf00      	nop
 8006da4:	bf00      	nop
 8006da6:	3714      	adds	r7, #20
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd90      	pop	{r4, r7, pc}

08006dac <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8006db6:	2300      	movs	r3, #0
 8006db8:	60fb      	str	r3, [r7, #12]
 8006dba:	e009      	b.n	8006dd0 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7ff ffbf 	bl	8006d48 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	60fb      	str	r3, [r7, #12]
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d3f1      	bcc.n	8006dbc <xmit_spi_multi+0x10>
	}
}
 8006dd8:	bf00      	nop
 8006dda:	bf00      	nop
 8006ddc:	3710      	adds	r7, #16
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b086      	sub	sp, #24
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006dea:	f7fc fabd 	bl	8003368 <HAL_GetTick>
 8006dee:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006df4:	20ff      	movs	r0, #255	; 0xff
 8006df6:	f7ff ffa7 	bl	8006d48 <xchg_spi>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006dfe:	7bfb      	ldrb	r3, [r7, #15]
 8006e00:	2bff      	cmp	r3, #255	; 0xff
 8006e02:	d007      	beq.n	8006e14 <wait_ready+0x32>
 8006e04:	f7fc fab0 	bl	8003368 <HAL_GetTick>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	693a      	ldr	r2, [r7, #16]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d8ef      	bhi.n	8006df4 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006e14:	7bfb      	ldrb	r3, [r7, #15]
 8006e16:	2bff      	cmp	r3, #255	; 0xff
 8006e18:	bf0c      	ite	eq
 8006e1a:	2301      	moveq	r3, #1
 8006e1c:	2300      	movne	r3, #0
 8006e1e:	b2db      	uxtb	r3, r3
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3718      	adds	r7, #24
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e32:	4804      	ldr	r0, [pc, #16]	; (8006e44 <despiselect+0x1c>)
 8006e34:	f7fd f922 	bl	800407c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006e38:	20ff      	movs	r0, #255	; 0xff
 8006e3a:	f7ff ff85 	bl	8006d48 <xchg_spi>

}
 8006e3e:	bf00      	nop
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	40020000 	.word	0x40020000

08006e48 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e52:	480a      	ldr	r0, [pc, #40]	; (8006e7c <spiselect+0x34>)
 8006e54:	f7fd f912 	bl	800407c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006e58:	20ff      	movs	r0, #255	; 0xff
 8006e5a:	f7ff ff75 	bl	8006d48 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006e5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006e62:	f7ff ffbe 	bl	8006de2 <wait_ready>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d001      	beq.n	8006e70 <spiselect+0x28>
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e002      	b.n	8006e76 <spiselect+0x2e>

	despiselect();
 8006e70:	f7ff ffda 	bl	8006e28 <despiselect>
	return 0;	/* Timeout */
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	40020000 	.word	0x40020000

08006e80 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006e8a:	20c8      	movs	r0, #200	; 0xc8
 8006e8c:	f7ff ff32 	bl	8006cf4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006e90:	20ff      	movs	r0, #255	; 0xff
 8006e92:	f7ff ff59 	bl	8006d48 <xchg_spi>
 8006e96:	4603      	mov	r3, r0
 8006e98:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006e9a:	7bfb      	ldrb	r3, [r7, #15]
 8006e9c:	2bff      	cmp	r3, #255	; 0xff
 8006e9e:	d104      	bne.n	8006eaa <rcvr_datablock+0x2a>
 8006ea0:	f7ff ff3c 	bl	8006d1c <SPI_Timer_Status>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d1f2      	bne.n	8006e90 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006eaa:	7bfb      	ldrb	r3, [r7, #15]
 8006eac:	2bfe      	cmp	r3, #254	; 0xfe
 8006eae:	d001      	beq.n	8006eb4 <rcvr_datablock+0x34>
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	e00a      	b.n	8006eca <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006eb4:	6839      	ldr	r1, [r7, #0]
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f7ff ff5c 	bl	8006d74 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006ebc:	20ff      	movs	r0, #255	; 0xff
 8006ebe:	f7ff ff43 	bl	8006d48 <xchg_spi>
 8006ec2:	20ff      	movs	r0, #255	; 0xff
 8006ec4:	f7ff ff40 	bl	8006d48 <xchg_spi>

	return 1;						/* Function succeeded */
 8006ec8:	2301      	movs	r3, #1
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3710      	adds	r7, #16
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b084      	sub	sp, #16
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
 8006eda:	460b      	mov	r3, r1
 8006edc:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006ede:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006ee2:	f7ff ff7e 	bl	8006de2 <wait_ready>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d101      	bne.n	8006ef0 <xmit_datablock+0x1e>
 8006eec:	2300      	movs	r3, #0
 8006eee:	e01e      	b.n	8006f2e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006ef0:	78fb      	ldrb	r3, [r7, #3]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7ff ff28 	bl	8006d48 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006ef8:	78fb      	ldrb	r3, [r7, #3]
 8006efa:	2bfd      	cmp	r3, #253	; 0xfd
 8006efc:	d016      	beq.n	8006f2c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006efe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f7ff ff52 	bl	8006dac <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006f08:	20ff      	movs	r0, #255	; 0xff
 8006f0a:	f7ff ff1d 	bl	8006d48 <xchg_spi>
 8006f0e:	20ff      	movs	r0, #255	; 0xff
 8006f10:	f7ff ff1a 	bl	8006d48 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006f14:	20ff      	movs	r0, #255	; 0xff
 8006f16:	f7ff ff17 	bl	8006d48 <xchg_spi>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006f1e:	7bfb      	ldrb	r3, [r7, #15]
 8006f20:	f003 031f 	and.w	r3, r3, #31
 8006f24:	2b05      	cmp	r3, #5
 8006f26:	d001      	beq.n	8006f2c <xmit_datablock+0x5a>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	e000      	b.n	8006f2e <xmit_datablock+0x5c>
	}
	return 1;
 8006f2c:	2301      	movs	r3, #1
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3710      	adds	r7, #16
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}

08006f36 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006f36:	b580      	push	{r7, lr}
 8006f38:	b084      	sub	sp, #16
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	6039      	str	r1, [r7, #0]
 8006f40:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	da0e      	bge.n	8006f68 <send_cmd+0x32>
		cmd &= 0x7F;
 8006f4a:	79fb      	ldrb	r3, [r7, #7]
 8006f4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f50:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006f52:	2100      	movs	r1, #0
 8006f54:	2037      	movs	r0, #55	; 0x37
 8006f56:	f7ff ffee 	bl	8006f36 <send_cmd>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006f5e:	7bbb      	ldrb	r3, [r7, #14]
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d901      	bls.n	8006f68 <send_cmd+0x32>
 8006f64:	7bbb      	ldrb	r3, [r7, #14]
 8006f66:	e051      	b.n	800700c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006f68:	79fb      	ldrb	r3, [r7, #7]
 8006f6a:	2b0c      	cmp	r3, #12
 8006f6c:	d008      	beq.n	8006f80 <send_cmd+0x4a>
		despiselect();
 8006f6e:	f7ff ff5b 	bl	8006e28 <despiselect>
		if (!spiselect()) return 0xFF;
 8006f72:	f7ff ff69 	bl	8006e48 <spiselect>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d101      	bne.n	8006f80 <send_cmd+0x4a>
 8006f7c:	23ff      	movs	r3, #255	; 0xff
 8006f7e:	e045      	b.n	800700c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006f80:	79fb      	ldrb	r3, [r7, #7]
 8006f82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff fedd 	bl	8006d48 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	0e1b      	lsrs	r3, r3, #24
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	4618      	mov	r0, r3
 8006f96:	f7ff fed7 	bl	8006d48 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	0c1b      	lsrs	r3, r3, #16
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f7ff fed1 	bl	8006d48 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	0a1b      	lsrs	r3, r3, #8
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7ff fecb 	bl	8006d48 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f7ff fec6 	bl	8006d48 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006fc0:	79fb      	ldrb	r3, [r7, #7]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d101      	bne.n	8006fca <send_cmd+0x94>
 8006fc6:	2395      	movs	r3, #149	; 0x95
 8006fc8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006fca:	79fb      	ldrb	r3, [r7, #7]
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d101      	bne.n	8006fd4 <send_cmd+0x9e>
 8006fd0:	2387      	movs	r3, #135	; 0x87
 8006fd2:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006fd4:	7bfb      	ldrb	r3, [r7, #15]
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7ff feb6 	bl	8006d48 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006fdc:	79fb      	ldrb	r3, [r7, #7]
 8006fde:	2b0c      	cmp	r3, #12
 8006fe0:	d102      	bne.n	8006fe8 <send_cmd+0xb2>
 8006fe2:	20ff      	movs	r0, #255	; 0xff
 8006fe4:	f7ff feb0 	bl	8006d48 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006fe8:	230a      	movs	r3, #10
 8006fea:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006fec:	20ff      	movs	r0, #255	; 0xff
 8006fee:	f7ff feab 	bl	8006d48 <xchg_spi>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006ff6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	da05      	bge.n	800700a <send_cmd+0xd4>
 8006ffe:	7bfb      	ldrb	r3, [r7, #15]
 8007000:	3b01      	subs	r3, #1
 8007002:	73fb      	strb	r3, [r7, #15]
 8007004:	7bfb      	ldrb	r3, [r7, #15]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d1f0      	bne.n	8006fec <send_cmd+0xb6>

	return res;							/* Return received response */
 800700a:	7bbb      	ldrb	r3, [r7, #14]
}
 800700c:	4618      	mov	r0, r3
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007014:	b590      	push	{r4, r7, lr}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	4603      	mov	r3, r0
 800701c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800701e:	79fb      	ldrb	r3, [r7, #7]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d001      	beq.n	8007028 <USER_SPI_initialize+0x14>
 8007024:	2301      	movs	r3, #1
 8007026:	e0d4      	b.n	80071d2 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007028:	4b6c      	ldr	r3, [pc, #432]	; (80071dc <USER_SPI_initialize+0x1c8>)
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	b2db      	uxtb	r3, r3
 800702e:	f003 0302 	and.w	r3, r3, #2
 8007032:	2b00      	cmp	r3, #0
 8007034:	d003      	beq.n	800703e <USER_SPI_initialize+0x2a>
 8007036:	4b69      	ldr	r3, [pc, #420]	; (80071dc <USER_SPI_initialize+0x1c8>)
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	b2db      	uxtb	r3, r3
 800703c:	e0c9      	b.n	80071d2 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800703e:	4b68      	ldr	r3, [pc, #416]	; (80071e0 <USER_SPI_initialize+0x1cc>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	4b66      	ldr	r3, [pc, #408]	; (80071e0 <USER_SPI_initialize+0x1cc>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800704c:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800704e:	230a      	movs	r3, #10
 8007050:	73fb      	strb	r3, [r7, #15]
 8007052:	e005      	b.n	8007060 <USER_SPI_initialize+0x4c>
 8007054:	20ff      	movs	r0, #255	; 0xff
 8007056:	f7ff fe77 	bl	8006d48 <xchg_spi>
 800705a:	7bfb      	ldrb	r3, [r7, #15]
 800705c:	3b01      	subs	r3, #1
 800705e:	73fb      	strb	r3, [r7, #15]
 8007060:	7bfb      	ldrb	r3, [r7, #15]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1f6      	bne.n	8007054 <USER_SPI_initialize+0x40>

	ty = 0;
 8007066:	2300      	movs	r3, #0
 8007068:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800706a:	2100      	movs	r1, #0
 800706c:	2000      	movs	r0, #0
 800706e:	f7ff ff62 	bl	8006f36 <send_cmd>
 8007072:	4603      	mov	r3, r0
 8007074:	2b01      	cmp	r3, #1
 8007076:	f040 808b 	bne.w	8007190 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800707a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800707e:	f7ff fe39 	bl	8006cf4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8007082:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007086:	2008      	movs	r0, #8
 8007088:	f7ff ff55 	bl	8006f36 <send_cmd>
 800708c:	4603      	mov	r3, r0
 800708e:	2b01      	cmp	r3, #1
 8007090:	d151      	bne.n	8007136 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8007092:	2300      	movs	r3, #0
 8007094:	73fb      	strb	r3, [r7, #15]
 8007096:	e00d      	b.n	80070b4 <USER_SPI_initialize+0xa0>
 8007098:	7bfc      	ldrb	r4, [r7, #15]
 800709a:	20ff      	movs	r0, #255	; 0xff
 800709c:	f7ff fe54 	bl	8006d48 <xchg_spi>
 80070a0:	4603      	mov	r3, r0
 80070a2:	461a      	mov	r2, r3
 80070a4:	f104 0310 	add.w	r3, r4, #16
 80070a8:	443b      	add	r3, r7
 80070aa:	f803 2c08 	strb.w	r2, [r3, #-8]
 80070ae:	7bfb      	ldrb	r3, [r7, #15]
 80070b0:	3301      	adds	r3, #1
 80070b2:	73fb      	strb	r3, [r7, #15]
 80070b4:	7bfb      	ldrb	r3, [r7, #15]
 80070b6:	2b03      	cmp	r3, #3
 80070b8:	d9ee      	bls.n	8007098 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80070ba:	7abb      	ldrb	r3, [r7, #10]
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d167      	bne.n	8007190 <USER_SPI_initialize+0x17c>
 80070c0:	7afb      	ldrb	r3, [r7, #11]
 80070c2:	2baa      	cmp	r3, #170	; 0xaa
 80070c4:	d164      	bne.n	8007190 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80070c6:	bf00      	nop
 80070c8:	f7ff fe28 	bl	8006d1c <SPI_Timer_Status>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d007      	beq.n	80070e2 <USER_SPI_initialize+0xce>
 80070d2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80070d6:	20a9      	movs	r0, #169	; 0xa9
 80070d8:	f7ff ff2d 	bl	8006f36 <send_cmd>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1f2      	bne.n	80070c8 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80070e2:	f7ff fe1b 	bl	8006d1c <SPI_Timer_Status>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d051      	beq.n	8007190 <USER_SPI_initialize+0x17c>
 80070ec:	2100      	movs	r1, #0
 80070ee:	203a      	movs	r0, #58	; 0x3a
 80070f0:	f7ff ff21 	bl	8006f36 <send_cmd>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d14a      	bne.n	8007190 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80070fa:	2300      	movs	r3, #0
 80070fc:	73fb      	strb	r3, [r7, #15]
 80070fe:	e00d      	b.n	800711c <USER_SPI_initialize+0x108>
 8007100:	7bfc      	ldrb	r4, [r7, #15]
 8007102:	20ff      	movs	r0, #255	; 0xff
 8007104:	f7ff fe20 	bl	8006d48 <xchg_spi>
 8007108:	4603      	mov	r3, r0
 800710a:	461a      	mov	r2, r3
 800710c:	f104 0310 	add.w	r3, r4, #16
 8007110:	443b      	add	r3, r7
 8007112:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007116:	7bfb      	ldrb	r3, [r7, #15]
 8007118:	3301      	adds	r3, #1
 800711a:	73fb      	strb	r3, [r7, #15]
 800711c:	7bfb      	ldrb	r3, [r7, #15]
 800711e:	2b03      	cmp	r3, #3
 8007120:	d9ee      	bls.n	8007100 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8007122:	7a3b      	ldrb	r3, [r7, #8]
 8007124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007128:	2b00      	cmp	r3, #0
 800712a:	d001      	beq.n	8007130 <USER_SPI_initialize+0x11c>
 800712c:	230c      	movs	r3, #12
 800712e:	e000      	b.n	8007132 <USER_SPI_initialize+0x11e>
 8007130:	2304      	movs	r3, #4
 8007132:	737b      	strb	r3, [r7, #13]
 8007134:	e02c      	b.n	8007190 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007136:	2100      	movs	r1, #0
 8007138:	20a9      	movs	r0, #169	; 0xa9
 800713a:	f7ff fefc 	bl	8006f36 <send_cmd>
 800713e:	4603      	mov	r3, r0
 8007140:	2b01      	cmp	r3, #1
 8007142:	d804      	bhi.n	800714e <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007144:	2302      	movs	r3, #2
 8007146:	737b      	strb	r3, [r7, #13]
 8007148:	23a9      	movs	r3, #169	; 0xa9
 800714a:	73bb      	strb	r3, [r7, #14]
 800714c:	e003      	b.n	8007156 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800714e:	2301      	movs	r3, #1
 8007150:	737b      	strb	r3, [r7, #13]
 8007152:	2301      	movs	r3, #1
 8007154:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007156:	bf00      	nop
 8007158:	f7ff fde0 	bl	8006d1c <SPI_Timer_Status>
 800715c:	4603      	mov	r3, r0
 800715e:	2b00      	cmp	r3, #0
 8007160:	d007      	beq.n	8007172 <USER_SPI_initialize+0x15e>
 8007162:	7bbb      	ldrb	r3, [r7, #14]
 8007164:	2100      	movs	r1, #0
 8007166:	4618      	mov	r0, r3
 8007168:	f7ff fee5 	bl	8006f36 <send_cmd>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1f2      	bne.n	8007158 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007172:	f7ff fdd3 	bl	8006d1c <SPI_Timer_Status>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d007      	beq.n	800718c <USER_SPI_initialize+0x178>
 800717c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007180:	2010      	movs	r0, #16
 8007182:	f7ff fed8 	bl	8006f36 <send_cmd>
 8007186:	4603      	mov	r3, r0
 8007188:	2b00      	cmp	r3, #0
 800718a:	d001      	beq.n	8007190 <USER_SPI_initialize+0x17c>
				ty = 0;
 800718c:	2300      	movs	r3, #0
 800718e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007190:	4a14      	ldr	r2, [pc, #80]	; (80071e4 <USER_SPI_initialize+0x1d0>)
 8007192:	7b7b      	ldrb	r3, [r7, #13]
 8007194:	7013      	strb	r3, [r2, #0]
	despiselect();
 8007196:	f7ff fe47 	bl	8006e28 <despiselect>

	if (ty) {			/* OK */
 800719a:	7b7b      	ldrb	r3, [r7, #13]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d012      	beq.n	80071c6 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 80071a0:	4b0f      	ldr	r3, [pc, #60]	; (80071e0 <USER_SPI_initialize+0x1cc>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80071aa:	4b0d      	ldr	r3, [pc, #52]	; (80071e0 <USER_SPI_initialize+0x1cc>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f042 0218 	orr.w	r2, r2, #24
 80071b2:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80071b4:	4b09      	ldr	r3, [pc, #36]	; (80071dc <USER_SPI_initialize+0x1c8>)
 80071b6:	781b      	ldrb	r3, [r3, #0]
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	f023 0301 	bic.w	r3, r3, #1
 80071be:	b2da      	uxtb	r2, r3
 80071c0:	4b06      	ldr	r3, [pc, #24]	; (80071dc <USER_SPI_initialize+0x1c8>)
 80071c2:	701a      	strb	r2, [r3, #0]
 80071c4:	e002      	b.n	80071cc <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80071c6:	4b05      	ldr	r3, [pc, #20]	; (80071dc <USER_SPI_initialize+0x1c8>)
 80071c8:	2201      	movs	r2, #1
 80071ca:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80071cc:	4b03      	ldr	r3, [pc, #12]	; (80071dc <USER_SPI_initialize+0x1c8>)
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	b2db      	uxtb	r3, r3
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3714      	adds	r7, #20
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd90      	pop	{r4, r7, pc}
 80071da:	bf00      	nop
 80071dc:	20000020 	.word	0x20000020
 80071e0:	200000a4 	.word	0x200000a4
 80071e4:	20001d6c 	.word	0x20001d6c

080071e8 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	4603      	mov	r3, r0
 80071f0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80071f2:	79fb      	ldrb	r3, [r7, #7]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d001      	beq.n	80071fc <USER_SPI_status+0x14>
 80071f8:	2301      	movs	r3, #1
 80071fa:	e002      	b.n	8007202 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80071fc:	4b04      	ldr	r3, [pc, #16]	; (8007210 <USER_SPI_status+0x28>)
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	b2db      	uxtb	r3, r3
}
 8007202:	4618      	mov	r0, r3
 8007204:	370c      	adds	r7, #12
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	20000020 	.word	0x20000020

08007214 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	60b9      	str	r1, [r7, #8]
 800721c:	607a      	str	r2, [r7, #4]
 800721e:	603b      	str	r3, [r7, #0]
 8007220:	4603      	mov	r3, r0
 8007222:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007224:	7bfb      	ldrb	r3, [r7, #15]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d102      	bne.n	8007230 <USER_SPI_read+0x1c>
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d101      	bne.n	8007234 <USER_SPI_read+0x20>
 8007230:	2304      	movs	r3, #4
 8007232:	e04d      	b.n	80072d0 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007234:	4b28      	ldr	r3, [pc, #160]	; (80072d8 <USER_SPI_read+0xc4>)
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	b2db      	uxtb	r3, r3
 800723a:	f003 0301 	and.w	r3, r3, #1
 800723e:	2b00      	cmp	r3, #0
 8007240:	d001      	beq.n	8007246 <USER_SPI_read+0x32>
 8007242:	2303      	movs	r3, #3
 8007244:	e044      	b.n	80072d0 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007246:	4b25      	ldr	r3, [pc, #148]	; (80072dc <USER_SPI_read+0xc8>)
 8007248:	781b      	ldrb	r3, [r3, #0]
 800724a:	f003 0308 	and.w	r3, r3, #8
 800724e:	2b00      	cmp	r3, #0
 8007250:	d102      	bne.n	8007258 <USER_SPI_read+0x44>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	025b      	lsls	r3, r3, #9
 8007256:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	2b01      	cmp	r3, #1
 800725c:	d111      	bne.n	8007282 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800725e:	6879      	ldr	r1, [r7, #4]
 8007260:	2011      	movs	r0, #17
 8007262:	f7ff fe68 	bl	8006f36 <send_cmd>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d129      	bne.n	80072c0 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800726c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007270:	68b8      	ldr	r0, [r7, #8]
 8007272:	f7ff fe05 	bl	8006e80 <rcvr_datablock>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	d021      	beq.n	80072c0 <USER_SPI_read+0xac>
			count = 0;
 800727c:	2300      	movs	r3, #0
 800727e:	603b      	str	r3, [r7, #0]
 8007280:	e01e      	b.n	80072c0 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007282:	6879      	ldr	r1, [r7, #4]
 8007284:	2012      	movs	r0, #18
 8007286:	f7ff fe56 	bl	8006f36 <send_cmd>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d117      	bne.n	80072c0 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007290:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007294:	68b8      	ldr	r0, [r7, #8]
 8007296:	f7ff fdf3 	bl	8006e80 <rcvr_datablock>
 800729a:	4603      	mov	r3, r0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d00a      	beq.n	80072b6 <USER_SPI_read+0xa2>
				buff += 512;
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80072a6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	3b01      	subs	r3, #1
 80072ac:	603b      	str	r3, [r7, #0]
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1ed      	bne.n	8007290 <USER_SPI_read+0x7c>
 80072b4:	e000      	b.n	80072b8 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80072b6:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80072b8:	2100      	movs	r1, #0
 80072ba:	200c      	movs	r0, #12
 80072bc:	f7ff fe3b 	bl	8006f36 <send_cmd>
		}
	}
	despiselect();
 80072c0:	f7ff fdb2 	bl	8006e28 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	bf14      	ite	ne
 80072ca:	2301      	movne	r3, #1
 80072cc:	2300      	moveq	r3, #0
 80072ce:	b2db      	uxtb	r3, r3
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	20000020 	.word	0x20000020
 80072dc:	20001d6c 	.word	0x20001d6c

080072e0 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	60b9      	str	r1, [r7, #8]
 80072e8:	607a      	str	r2, [r7, #4]
 80072ea:	603b      	str	r3, [r7, #0]
 80072ec:	4603      	mov	r3, r0
 80072ee:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80072f0:	7bfb      	ldrb	r3, [r7, #15]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d102      	bne.n	80072fc <USER_SPI_write+0x1c>
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d101      	bne.n	8007300 <USER_SPI_write+0x20>
 80072fc:	2304      	movs	r3, #4
 80072fe:	e063      	b.n	80073c8 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007300:	4b33      	ldr	r3, [pc, #204]	; (80073d0 <USER_SPI_write+0xf0>)
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	b2db      	uxtb	r3, r3
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	d001      	beq.n	8007312 <USER_SPI_write+0x32>
 800730e:	2303      	movs	r3, #3
 8007310:	e05a      	b.n	80073c8 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8007312:	4b2f      	ldr	r3, [pc, #188]	; (80073d0 <USER_SPI_write+0xf0>)
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	b2db      	uxtb	r3, r3
 8007318:	f003 0304 	and.w	r3, r3, #4
 800731c:	2b00      	cmp	r3, #0
 800731e:	d001      	beq.n	8007324 <USER_SPI_write+0x44>
 8007320:	2302      	movs	r3, #2
 8007322:	e051      	b.n	80073c8 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007324:	4b2b      	ldr	r3, [pc, #172]	; (80073d4 <USER_SPI_write+0xf4>)
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	f003 0308 	and.w	r3, r3, #8
 800732c:	2b00      	cmp	r3, #0
 800732e:	d102      	bne.n	8007336 <USER_SPI_write+0x56>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	025b      	lsls	r3, r3, #9
 8007334:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b01      	cmp	r3, #1
 800733a:	d110      	bne.n	800735e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800733c:	6879      	ldr	r1, [r7, #4]
 800733e:	2018      	movs	r0, #24
 8007340:	f7ff fdf9 	bl	8006f36 <send_cmd>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d136      	bne.n	80073b8 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800734a:	21fe      	movs	r1, #254	; 0xfe
 800734c:	68b8      	ldr	r0, [r7, #8]
 800734e:	f7ff fdc0 	bl	8006ed2 <xmit_datablock>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d02f      	beq.n	80073b8 <USER_SPI_write+0xd8>
			count = 0;
 8007358:	2300      	movs	r3, #0
 800735a:	603b      	str	r3, [r7, #0]
 800735c:	e02c      	b.n	80073b8 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800735e:	4b1d      	ldr	r3, [pc, #116]	; (80073d4 <USER_SPI_write+0xf4>)
 8007360:	781b      	ldrb	r3, [r3, #0]
 8007362:	f003 0306 	and.w	r3, r3, #6
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <USER_SPI_write+0x92>
 800736a:	6839      	ldr	r1, [r7, #0]
 800736c:	2097      	movs	r0, #151	; 0x97
 800736e:	f7ff fde2 	bl	8006f36 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007372:	6879      	ldr	r1, [r7, #4]
 8007374:	2019      	movs	r0, #25
 8007376:	f7ff fdde 	bl	8006f36 <send_cmd>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d11b      	bne.n	80073b8 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007380:	21fc      	movs	r1, #252	; 0xfc
 8007382:	68b8      	ldr	r0, [r7, #8]
 8007384:	f7ff fda5 	bl	8006ed2 <xmit_datablock>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <USER_SPI_write+0xc4>
				buff += 512;
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007394:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	3b01      	subs	r3, #1
 800739a:	603b      	str	r3, [r7, #0]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d1ee      	bne.n	8007380 <USER_SPI_write+0xa0>
 80073a2:	e000      	b.n	80073a6 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80073a4:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80073a6:	21fd      	movs	r1, #253	; 0xfd
 80073a8:	2000      	movs	r0, #0
 80073aa:	f7ff fd92 	bl	8006ed2 <xmit_datablock>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d101      	bne.n	80073b8 <USER_SPI_write+0xd8>
 80073b4:	2301      	movs	r3, #1
 80073b6:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80073b8:	f7ff fd36 	bl	8006e28 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	bf14      	ite	ne
 80073c2:	2301      	movne	r3, #1
 80073c4:	2300      	moveq	r3, #0
 80073c6:	b2db      	uxtb	r3, r3
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3710      	adds	r7, #16
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	20000020 	.word	0x20000020
 80073d4:	20001d6c 	.word	0x20001d6c

080073d8 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b08c      	sub	sp, #48	; 0x30
 80073dc:	af00      	add	r7, sp, #0
 80073de:	4603      	mov	r3, r0
 80073e0:	603a      	str	r2, [r7, #0]
 80073e2:	71fb      	strb	r3, [r7, #7]
 80073e4:	460b      	mov	r3, r1
 80073e6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80073e8:	79fb      	ldrb	r3, [r7, #7]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d001      	beq.n	80073f2 <USER_SPI_ioctl+0x1a>
 80073ee:	2304      	movs	r3, #4
 80073f0:	e15a      	b.n	80076a8 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80073f2:	4baf      	ldr	r3, [pc, #700]	; (80076b0 <USER_SPI_ioctl+0x2d8>)
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	f003 0301 	and.w	r3, r3, #1
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d001      	beq.n	8007404 <USER_SPI_ioctl+0x2c>
 8007400:	2303      	movs	r3, #3
 8007402:	e151      	b.n	80076a8 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800740a:	79bb      	ldrb	r3, [r7, #6]
 800740c:	2b04      	cmp	r3, #4
 800740e:	f200 8136 	bhi.w	800767e <USER_SPI_ioctl+0x2a6>
 8007412:	a201      	add	r2, pc, #4	; (adr r2, 8007418 <USER_SPI_ioctl+0x40>)
 8007414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007418:	0800742d 	.word	0x0800742d
 800741c:	08007441 	.word	0x08007441
 8007420:	0800767f 	.word	0x0800767f
 8007424:	080074ed 	.word	0x080074ed
 8007428:	080075e3 	.word	0x080075e3
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800742c:	f7ff fd0c 	bl	8006e48 <spiselect>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	f000 8127 	beq.w	8007686 <USER_SPI_ioctl+0x2ae>
 8007438:	2300      	movs	r3, #0
 800743a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800743e:	e122      	b.n	8007686 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007440:	2100      	movs	r1, #0
 8007442:	2009      	movs	r0, #9
 8007444:	f7ff fd77 	bl	8006f36 <send_cmd>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	f040 811d 	bne.w	800768a <USER_SPI_ioctl+0x2b2>
 8007450:	f107 030c 	add.w	r3, r7, #12
 8007454:	2110      	movs	r1, #16
 8007456:	4618      	mov	r0, r3
 8007458:	f7ff fd12 	bl	8006e80 <rcvr_datablock>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	f000 8113 	beq.w	800768a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007464:	7b3b      	ldrb	r3, [r7, #12]
 8007466:	099b      	lsrs	r3, r3, #6
 8007468:	b2db      	uxtb	r3, r3
 800746a:	2b01      	cmp	r3, #1
 800746c:	d111      	bne.n	8007492 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800746e:	7d7b      	ldrb	r3, [r7, #21]
 8007470:	461a      	mov	r2, r3
 8007472:	7d3b      	ldrb	r3, [r7, #20]
 8007474:	021b      	lsls	r3, r3, #8
 8007476:	4413      	add	r3, r2
 8007478:	461a      	mov	r2, r3
 800747a:	7cfb      	ldrb	r3, [r7, #19]
 800747c:	041b      	lsls	r3, r3, #16
 800747e:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8007482:	4413      	add	r3, r2
 8007484:	3301      	adds	r3, #1
 8007486:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	029a      	lsls	r2, r3, #10
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	601a      	str	r2, [r3, #0]
 8007490:	e028      	b.n	80074e4 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007492:	7c7b      	ldrb	r3, [r7, #17]
 8007494:	f003 030f 	and.w	r3, r3, #15
 8007498:	b2da      	uxtb	r2, r3
 800749a:	7dbb      	ldrb	r3, [r7, #22]
 800749c:	09db      	lsrs	r3, r3, #7
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	4413      	add	r3, r2
 80074a2:	b2da      	uxtb	r2, r3
 80074a4:	7d7b      	ldrb	r3, [r7, #21]
 80074a6:	005b      	lsls	r3, r3, #1
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	f003 0306 	and.w	r3, r3, #6
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	4413      	add	r3, r2
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	3302      	adds	r3, #2
 80074b6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80074ba:	7d3b      	ldrb	r3, [r7, #20]
 80074bc:	099b      	lsrs	r3, r3, #6
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	461a      	mov	r2, r3
 80074c2:	7cfb      	ldrb	r3, [r7, #19]
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	441a      	add	r2, r3
 80074c8:	7cbb      	ldrb	r3, [r7, #18]
 80074ca:	029b      	lsls	r3, r3, #10
 80074cc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80074d0:	4413      	add	r3, r2
 80074d2:	3301      	adds	r3, #1
 80074d4:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80074d6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80074da:	3b09      	subs	r3, #9
 80074dc:	69fa      	ldr	r2, [r7, #28]
 80074de:	409a      	lsls	r2, r3
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80074e4:	2300      	movs	r3, #0
 80074e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80074ea:	e0ce      	b.n	800768a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80074ec:	4b71      	ldr	r3, [pc, #452]	; (80076b4 <USER_SPI_ioctl+0x2dc>)
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	f003 0304 	and.w	r3, r3, #4
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d031      	beq.n	800755c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80074f8:	2100      	movs	r1, #0
 80074fa:	208d      	movs	r0, #141	; 0x8d
 80074fc:	f7ff fd1b 	bl	8006f36 <send_cmd>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	f040 80c3 	bne.w	800768e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007508:	20ff      	movs	r0, #255	; 0xff
 800750a:	f7ff fc1d 	bl	8006d48 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800750e:	f107 030c 	add.w	r3, r7, #12
 8007512:	2110      	movs	r1, #16
 8007514:	4618      	mov	r0, r3
 8007516:	f7ff fcb3 	bl	8006e80 <rcvr_datablock>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	f000 80b6 	beq.w	800768e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007522:	2330      	movs	r3, #48	; 0x30
 8007524:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8007528:	e007      	b.n	800753a <USER_SPI_ioctl+0x162>
 800752a:	20ff      	movs	r0, #255	; 0xff
 800752c:	f7ff fc0c 	bl	8006d48 <xchg_spi>
 8007530:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007534:	3b01      	subs	r3, #1
 8007536:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800753a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800753e:	2b00      	cmp	r3, #0
 8007540:	d1f3      	bne.n	800752a <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007542:	7dbb      	ldrb	r3, [r7, #22]
 8007544:	091b      	lsrs	r3, r3, #4
 8007546:	b2db      	uxtb	r3, r3
 8007548:	461a      	mov	r2, r3
 800754a:	2310      	movs	r3, #16
 800754c:	fa03 f202 	lsl.w	r2, r3, r2
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007554:	2300      	movs	r3, #0
 8007556:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800755a:	e098      	b.n	800768e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800755c:	2100      	movs	r1, #0
 800755e:	2009      	movs	r0, #9
 8007560:	f7ff fce9 	bl	8006f36 <send_cmd>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	f040 8091 	bne.w	800768e <USER_SPI_ioctl+0x2b6>
 800756c:	f107 030c 	add.w	r3, r7, #12
 8007570:	2110      	movs	r1, #16
 8007572:	4618      	mov	r0, r3
 8007574:	f7ff fc84 	bl	8006e80 <rcvr_datablock>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	f000 8087 	beq.w	800768e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007580:	4b4c      	ldr	r3, [pc, #304]	; (80076b4 <USER_SPI_ioctl+0x2dc>)
 8007582:	781b      	ldrb	r3, [r3, #0]
 8007584:	f003 0302 	and.w	r3, r3, #2
 8007588:	2b00      	cmp	r3, #0
 800758a:	d012      	beq.n	80075b2 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800758c:	7dbb      	ldrb	r3, [r7, #22]
 800758e:	005b      	lsls	r3, r3, #1
 8007590:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8007594:	7dfa      	ldrb	r2, [r7, #23]
 8007596:	09d2      	lsrs	r2, r2, #7
 8007598:	b2d2      	uxtb	r2, r2
 800759a:	4413      	add	r3, r2
 800759c:	1c5a      	adds	r2, r3, #1
 800759e:	7e7b      	ldrb	r3, [r7, #25]
 80075a0:	099b      	lsrs	r3, r3, #6
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	3b01      	subs	r3, #1
 80075a6:	fa02 f303 	lsl.w	r3, r2, r3
 80075aa:	461a      	mov	r2, r3
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	601a      	str	r2, [r3, #0]
 80075b0:	e013      	b.n	80075da <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80075b2:	7dbb      	ldrb	r3, [r7, #22]
 80075b4:	109b      	asrs	r3, r3, #2
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	f003 031f 	and.w	r3, r3, #31
 80075bc:	3301      	adds	r3, #1
 80075be:	7dfa      	ldrb	r2, [r7, #23]
 80075c0:	00d2      	lsls	r2, r2, #3
 80075c2:	f002 0218 	and.w	r2, r2, #24
 80075c6:	7df9      	ldrb	r1, [r7, #23]
 80075c8:	0949      	lsrs	r1, r1, #5
 80075ca:	b2c9      	uxtb	r1, r1
 80075cc:	440a      	add	r2, r1
 80075ce:	3201      	adds	r2, #1
 80075d0:	fb02 f303 	mul.w	r3, r2, r3
 80075d4:	461a      	mov	r2, r3
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80075da:	2300      	movs	r3, #0
 80075dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80075e0:	e055      	b.n	800768e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80075e2:	4b34      	ldr	r3, [pc, #208]	; (80076b4 <USER_SPI_ioctl+0x2dc>)
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	f003 0306 	and.w	r3, r3, #6
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d051      	beq.n	8007692 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80075ee:	f107 020c 	add.w	r2, r7, #12
 80075f2:	79fb      	ldrb	r3, [r7, #7]
 80075f4:	210b      	movs	r1, #11
 80075f6:	4618      	mov	r0, r3
 80075f8:	f7ff feee 	bl	80073d8 <USER_SPI_ioctl>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d149      	bne.n	8007696 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007602:	7b3b      	ldrb	r3, [r7, #12]
 8007604:	099b      	lsrs	r3, r3, #6
 8007606:	b2db      	uxtb	r3, r3
 8007608:	2b00      	cmp	r3, #0
 800760a:	d104      	bne.n	8007616 <USER_SPI_ioctl+0x23e>
 800760c:	7dbb      	ldrb	r3, [r7, #22]
 800760e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007612:	2b00      	cmp	r3, #0
 8007614:	d041      	beq.n	800769a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	623b      	str	r3, [r7, #32]
 800761a:	6a3b      	ldr	r3, [r7, #32]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007620:	6a3b      	ldr	r3, [r7, #32]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8007626:	4b23      	ldr	r3, [pc, #140]	; (80076b4 <USER_SPI_ioctl+0x2dc>)
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	f003 0308 	and.w	r3, r3, #8
 800762e:	2b00      	cmp	r3, #0
 8007630:	d105      	bne.n	800763e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007634:	025b      	lsls	r3, r3, #9
 8007636:	62bb      	str	r3, [r7, #40]	; 0x28
 8007638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763a:	025b      	lsls	r3, r3, #9
 800763c:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800763e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007640:	2020      	movs	r0, #32
 8007642:	f7ff fc78 	bl	8006f36 <send_cmd>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d128      	bne.n	800769e <USER_SPI_ioctl+0x2c6>
 800764c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800764e:	2021      	movs	r0, #33	; 0x21
 8007650:	f7ff fc71 	bl	8006f36 <send_cmd>
 8007654:	4603      	mov	r3, r0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d121      	bne.n	800769e <USER_SPI_ioctl+0x2c6>
 800765a:	2100      	movs	r1, #0
 800765c:	2026      	movs	r0, #38	; 0x26
 800765e:	f7ff fc6a 	bl	8006f36 <send_cmd>
 8007662:	4603      	mov	r3, r0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d11a      	bne.n	800769e <USER_SPI_ioctl+0x2c6>
 8007668:	f247 5030 	movw	r0, #30000	; 0x7530
 800766c:	f7ff fbb9 	bl	8006de2 <wait_ready>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d013      	beq.n	800769e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007676:	2300      	movs	r3, #0
 8007678:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800767c:	e00f      	b.n	800769e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800767e:	2304      	movs	r3, #4
 8007680:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007684:	e00c      	b.n	80076a0 <USER_SPI_ioctl+0x2c8>
		break;
 8007686:	bf00      	nop
 8007688:	e00a      	b.n	80076a0 <USER_SPI_ioctl+0x2c8>
		break;
 800768a:	bf00      	nop
 800768c:	e008      	b.n	80076a0 <USER_SPI_ioctl+0x2c8>
		break;
 800768e:	bf00      	nop
 8007690:	e006      	b.n	80076a0 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007692:	bf00      	nop
 8007694:	e004      	b.n	80076a0 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007696:	bf00      	nop
 8007698:	e002      	b.n	80076a0 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800769a:	bf00      	nop
 800769c:	e000      	b.n	80076a0 <USER_SPI_ioctl+0x2c8>
		break;
 800769e:	bf00      	nop
	}

	despiselect();
 80076a0:	f7ff fbc2 	bl	8006e28 <despiselect>

	return res;
 80076a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3730      	adds	r7, #48	; 0x30
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}
 80076b0:	20000020 	.word	0x20000020
 80076b4:	20001d6c 	.word	0x20001d6c

080076b8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b084      	sub	sp, #16
 80076bc:	af00      	add	r7, sp, #0
 80076be:	4603      	mov	r3, r0
 80076c0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80076c2:	79fb      	ldrb	r3, [r7, #7]
 80076c4:	4a08      	ldr	r2, [pc, #32]	; (80076e8 <disk_status+0x30>)
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	4413      	add	r3, r2
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	79fa      	ldrb	r2, [r7, #7]
 80076d0:	4905      	ldr	r1, [pc, #20]	; (80076e8 <disk_status+0x30>)
 80076d2:	440a      	add	r2, r1
 80076d4:	7a12      	ldrb	r2, [r2, #8]
 80076d6:	4610      	mov	r0, r2
 80076d8:	4798      	blx	r3
 80076da:	4603      	mov	r3, r0
 80076dc:	73fb      	strb	r3, [r7, #15]
  return stat;
 80076de:	7bfb      	ldrb	r3, [r7, #15]
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}
 80076e8:	20001da0 	.word	0x20001da0

080076ec <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	4603      	mov	r3, r0
 80076f4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80076f6:	2300      	movs	r3, #0
 80076f8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80076fa:	79fb      	ldrb	r3, [r7, #7]
 80076fc:	4a0d      	ldr	r2, [pc, #52]	; (8007734 <disk_initialize+0x48>)
 80076fe:	5cd3      	ldrb	r3, [r2, r3]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d111      	bne.n	8007728 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007704:	79fb      	ldrb	r3, [r7, #7]
 8007706:	4a0b      	ldr	r2, [pc, #44]	; (8007734 <disk_initialize+0x48>)
 8007708:	2101      	movs	r1, #1
 800770a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800770c:	79fb      	ldrb	r3, [r7, #7]
 800770e:	4a09      	ldr	r2, [pc, #36]	; (8007734 <disk_initialize+0x48>)
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4413      	add	r3, r2
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	79fa      	ldrb	r2, [r7, #7]
 800771a:	4906      	ldr	r1, [pc, #24]	; (8007734 <disk_initialize+0x48>)
 800771c:	440a      	add	r2, r1
 800771e:	7a12      	ldrb	r2, [r2, #8]
 8007720:	4610      	mov	r0, r2
 8007722:	4798      	blx	r3
 8007724:	4603      	mov	r3, r0
 8007726:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007728:	7bfb      	ldrb	r3, [r7, #15]
}
 800772a:	4618      	mov	r0, r3
 800772c:	3710      	adds	r7, #16
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}
 8007732:	bf00      	nop
 8007734:	20001da0 	.word	0x20001da0

08007738 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007738:	b590      	push	{r4, r7, lr}
 800773a:	b087      	sub	sp, #28
 800773c:	af00      	add	r7, sp, #0
 800773e:	60b9      	str	r1, [r7, #8]
 8007740:	607a      	str	r2, [r7, #4]
 8007742:	603b      	str	r3, [r7, #0]
 8007744:	4603      	mov	r3, r0
 8007746:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007748:	7bfb      	ldrb	r3, [r7, #15]
 800774a:	4a0a      	ldr	r2, [pc, #40]	; (8007774 <disk_read+0x3c>)
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	4413      	add	r3, r2
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	689c      	ldr	r4, [r3, #8]
 8007754:	7bfb      	ldrb	r3, [r7, #15]
 8007756:	4a07      	ldr	r2, [pc, #28]	; (8007774 <disk_read+0x3c>)
 8007758:	4413      	add	r3, r2
 800775a:	7a18      	ldrb	r0, [r3, #8]
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	68b9      	ldr	r1, [r7, #8]
 8007762:	47a0      	blx	r4
 8007764:	4603      	mov	r3, r0
 8007766:	75fb      	strb	r3, [r7, #23]
  return res;
 8007768:	7dfb      	ldrb	r3, [r7, #23]
}
 800776a:	4618      	mov	r0, r3
 800776c:	371c      	adds	r7, #28
 800776e:	46bd      	mov	sp, r7
 8007770:	bd90      	pop	{r4, r7, pc}
 8007772:	bf00      	nop
 8007774:	20001da0 	.word	0x20001da0

08007778 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007778:	b590      	push	{r4, r7, lr}
 800777a:	b087      	sub	sp, #28
 800777c:	af00      	add	r7, sp, #0
 800777e:	60b9      	str	r1, [r7, #8]
 8007780:	607a      	str	r2, [r7, #4]
 8007782:	603b      	str	r3, [r7, #0]
 8007784:	4603      	mov	r3, r0
 8007786:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007788:	7bfb      	ldrb	r3, [r7, #15]
 800778a:	4a0a      	ldr	r2, [pc, #40]	; (80077b4 <disk_write+0x3c>)
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	4413      	add	r3, r2
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	68dc      	ldr	r4, [r3, #12]
 8007794:	7bfb      	ldrb	r3, [r7, #15]
 8007796:	4a07      	ldr	r2, [pc, #28]	; (80077b4 <disk_write+0x3c>)
 8007798:	4413      	add	r3, r2
 800779a:	7a18      	ldrb	r0, [r3, #8]
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	68b9      	ldr	r1, [r7, #8]
 80077a2:	47a0      	blx	r4
 80077a4:	4603      	mov	r3, r0
 80077a6:	75fb      	strb	r3, [r7, #23]
  return res;
 80077a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	371c      	adds	r7, #28
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd90      	pop	{r4, r7, pc}
 80077b2:	bf00      	nop
 80077b4:	20001da0 	.word	0x20001da0

080077b8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	4603      	mov	r3, r0
 80077c0:	603a      	str	r2, [r7, #0]
 80077c2:	71fb      	strb	r3, [r7, #7]
 80077c4:	460b      	mov	r3, r1
 80077c6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80077c8:	79fb      	ldrb	r3, [r7, #7]
 80077ca:	4a09      	ldr	r2, [pc, #36]	; (80077f0 <disk_ioctl+0x38>)
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	4413      	add	r3, r2
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	79fa      	ldrb	r2, [r7, #7]
 80077d6:	4906      	ldr	r1, [pc, #24]	; (80077f0 <disk_ioctl+0x38>)
 80077d8:	440a      	add	r2, r1
 80077da:	7a10      	ldrb	r0, [r2, #8]
 80077dc:	79b9      	ldrb	r1, [r7, #6]
 80077de:	683a      	ldr	r2, [r7, #0]
 80077e0:	4798      	blx	r3
 80077e2:	4603      	mov	r3, r0
 80077e4:	73fb      	strb	r3, [r7, #15]
  return res;
 80077e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3710      	adds	r7, #16
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}
 80077f0:	20001da0 	.word	0x20001da0

080077f4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80077f4:	b480      	push	{r7}
 80077f6:	b085      	sub	sp, #20
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	3301      	adds	r3, #1
 8007800:	781b      	ldrb	r3, [r3, #0]
 8007802:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007804:	89fb      	ldrh	r3, [r7, #14]
 8007806:	021b      	lsls	r3, r3, #8
 8007808:	b21a      	sxth	r2, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	b21b      	sxth	r3, r3
 8007810:	4313      	orrs	r3, r2
 8007812:	b21b      	sxth	r3, r3
 8007814:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007816:	89fb      	ldrh	r3, [r7, #14]
}
 8007818:	4618      	mov	r0, r3
 800781a:	3714      	adds	r7, #20
 800781c:	46bd      	mov	sp, r7
 800781e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007822:	4770      	bx	lr

08007824 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007824:	b480      	push	{r7}
 8007826:	b085      	sub	sp, #20
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	3303      	adds	r3, #3
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	021b      	lsls	r3, r3, #8
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	3202      	adds	r2, #2
 800783c:	7812      	ldrb	r2, [r2, #0]
 800783e:	4313      	orrs	r3, r2
 8007840:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	021b      	lsls	r3, r3, #8
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	3201      	adds	r2, #1
 800784a:	7812      	ldrb	r2, [r2, #0]
 800784c:	4313      	orrs	r3, r2
 800784e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	021b      	lsls	r3, r3, #8
 8007854:	687a      	ldr	r2, [r7, #4]
 8007856:	7812      	ldrb	r2, [r2, #0]
 8007858:	4313      	orrs	r3, r2
 800785a:	60fb      	str	r3, [r7, #12]
	return rv;
 800785c:	68fb      	ldr	r3, [r7, #12]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3714      	adds	r7, #20
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr

0800786a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800786a:	b480      	push	{r7}
 800786c:	b083      	sub	sp, #12
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
 8007872:	460b      	mov	r3, r1
 8007874:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	607a      	str	r2, [r7, #4]
 800787c:	887a      	ldrh	r2, [r7, #2]
 800787e:	b2d2      	uxtb	r2, r2
 8007880:	701a      	strb	r2, [r3, #0]
 8007882:	887b      	ldrh	r3, [r7, #2]
 8007884:	0a1b      	lsrs	r3, r3, #8
 8007886:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	1c5a      	adds	r2, r3, #1
 800788c:	607a      	str	r2, [r7, #4]
 800788e:	887a      	ldrh	r2, [r7, #2]
 8007890:	b2d2      	uxtb	r2, r2
 8007892:	701a      	strb	r2, [r3, #0]
}
 8007894:	bf00      	nop
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	1c5a      	adds	r2, r3, #1
 80078ae:	607a      	str	r2, [r7, #4]
 80078b0:	683a      	ldr	r2, [r7, #0]
 80078b2:	b2d2      	uxtb	r2, r2
 80078b4:	701a      	strb	r2, [r3, #0]
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	0a1b      	lsrs	r3, r3, #8
 80078ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	1c5a      	adds	r2, r3, #1
 80078c0:	607a      	str	r2, [r7, #4]
 80078c2:	683a      	ldr	r2, [r7, #0]
 80078c4:	b2d2      	uxtb	r2, r2
 80078c6:	701a      	strb	r2, [r3, #0]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	0a1b      	lsrs	r3, r3, #8
 80078cc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	1c5a      	adds	r2, r3, #1
 80078d2:	607a      	str	r2, [r7, #4]
 80078d4:	683a      	ldr	r2, [r7, #0]
 80078d6:	b2d2      	uxtb	r2, r2
 80078d8:	701a      	strb	r2, [r3, #0]
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	0a1b      	lsrs	r3, r3, #8
 80078de:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	1c5a      	adds	r2, r3, #1
 80078e4:	607a      	str	r2, [r7, #4]
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	b2d2      	uxtb	r2, r2
 80078ea:	701a      	strb	r2, [r3, #0]
}
 80078ec:	bf00      	nop
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80078f8:	b480      	push	{r7}
 80078fa:	b087      	sub	sp, #28
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d00d      	beq.n	800792e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007912:	693a      	ldr	r2, [r7, #16]
 8007914:	1c53      	adds	r3, r2, #1
 8007916:	613b      	str	r3, [r7, #16]
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	1c59      	adds	r1, r3, #1
 800791c:	6179      	str	r1, [r7, #20]
 800791e:	7812      	ldrb	r2, [r2, #0]
 8007920:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	3b01      	subs	r3, #1
 8007926:	607b      	str	r3, [r7, #4]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1f1      	bne.n	8007912 <mem_cpy+0x1a>
	}
}
 800792e:	bf00      	nop
 8007930:	371c      	adds	r7, #28
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800793a:	b480      	push	{r7}
 800793c:	b087      	sub	sp, #28
 800793e:	af00      	add	r7, sp, #0
 8007940:	60f8      	str	r0, [r7, #12]
 8007942:	60b9      	str	r1, [r7, #8]
 8007944:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	1c5a      	adds	r2, r3, #1
 800794e:	617a      	str	r2, [r7, #20]
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	b2d2      	uxtb	r2, r2
 8007954:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	3b01      	subs	r3, #1
 800795a:	607b      	str	r3, [r7, #4]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1f3      	bne.n	800794a <mem_set+0x10>
}
 8007962:	bf00      	nop
 8007964:	bf00      	nop
 8007966:	371c      	adds	r7, #28
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007970:	b480      	push	{r7}
 8007972:	b089      	sub	sp, #36	; 0x24
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	61fb      	str	r3, [r7, #28]
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007984:	2300      	movs	r3, #0
 8007986:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	1c5a      	adds	r2, r3, #1
 800798c:	61fa      	str	r2, [r7, #28]
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	4619      	mov	r1, r3
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	1c5a      	adds	r2, r3, #1
 8007996:	61ba      	str	r2, [r7, #24]
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	1acb      	subs	r3, r1, r3
 800799c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	3b01      	subs	r3, #1
 80079a2:	607b      	str	r3, [r7, #4]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d002      	beq.n	80079b0 <mem_cmp+0x40>
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d0eb      	beq.n	8007988 <mem_cmp+0x18>

	return r;
 80079b0:	697b      	ldr	r3, [r7, #20]
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3724      	adds	r7, #36	; 0x24
 80079b6:	46bd      	mov	sp, r7
 80079b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079bc:	4770      	bx	lr

080079be <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80079be:	b480      	push	{r7}
 80079c0:	b083      	sub	sp, #12
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
 80079c6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80079c8:	e002      	b.n	80079d0 <chk_chr+0x12>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	3301      	adds	r3, #1
 80079ce:	607b      	str	r3, [r7, #4]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d005      	beq.n	80079e4 <chk_chr+0x26>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	781b      	ldrb	r3, [r3, #0]
 80079dc:	461a      	mov	r2, r3
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d1f2      	bne.n	80079ca <chk_chr+0xc>
	return *str;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	781b      	ldrb	r3, [r3, #0]
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80079fe:	2300      	movs	r3, #0
 8007a00:	60bb      	str	r3, [r7, #8]
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	60fb      	str	r3, [r7, #12]
 8007a06:	e029      	b.n	8007a5c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007a08:	4a27      	ldr	r2, [pc, #156]	; (8007aa8 <chk_lock+0xb4>)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	011b      	lsls	r3, r3, #4
 8007a0e:	4413      	add	r3, r2
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d01d      	beq.n	8007a52 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007a16:	4a24      	ldr	r2, [pc, #144]	; (8007aa8 <chk_lock+0xb4>)
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	011b      	lsls	r3, r3, #4
 8007a1c:	4413      	add	r3, r2
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d116      	bne.n	8007a56 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007a28:	4a1f      	ldr	r2, [pc, #124]	; (8007aa8 <chk_lock+0xb4>)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	011b      	lsls	r3, r3, #4
 8007a2e:	4413      	add	r3, r2
 8007a30:	3304      	adds	r3, #4
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d10c      	bne.n	8007a56 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007a3c:	4a1a      	ldr	r2, [pc, #104]	; (8007aa8 <chk_lock+0xb4>)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	011b      	lsls	r3, r3, #4
 8007a42:	4413      	add	r3, r2
 8007a44:	3308      	adds	r3, #8
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d102      	bne.n	8007a56 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007a50:	e007      	b.n	8007a62 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007a52:	2301      	movs	r3, #1
 8007a54:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	60fb      	str	r3, [r7, #12]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d9d2      	bls.n	8007a08 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2b02      	cmp	r3, #2
 8007a66:	d109      	bne.n	8007a7c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d102      	bne.n	8007a74 <chk_lock+0x80>
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	2b02      	cmp	r3, #2
 8007a72:	d101      	bne.n	8007a78 <chk_lock+0x84>
 8007a74:	2300      	movs	r3, #0
 8007a76:	e010      	b.n	8007a9a <chk_lock+0xa6>
 8007a78:	2312      	movs	r3, #18
 8007a7a:	e00e      	b.n	8007a9a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d108      	bne.n	8007a94 <chk_lock+0xa0>
 8007a82:	4a09      	ldr	r2, [pc, #36]	; (8007aa8 <chk_lock+0xb4>)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	011b      	lsls	r3, r3, #4
 8007a88:	4413      	add	r3, r2
 8007a8a:	330c      	adds	r3, #12
 8007a8c:	881b      	ldrh	r3, [r3, #0]
 8007a8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a92:	d101      	bne.n	8007a98 <chk_lock+0xa4>
 8007a94:	2310      	movs	r3, #16
 8007a96:	e000      	b.n	8007a9a <chk_lock+0xa6>
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3714      	adds	r7, #20
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	20001d80 	.word	0x20001d80

08007aac <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	607b      	str	r3, [r7, #4]
 8007ab6:	e002      	b.n	8007abe <enq_lock+0x12>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	3301      	adds	r3, #1
 8007abc:	607b      	str	r3, [r7, #4]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d806      	bhi.n	8007ad2 <enq_lock+0x26>
 8007ac4:	4a09      	ldr	r2, [pc, #36]	; (8007aec <enq_lock+0x40>)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	011b      	lsls	r3, r3, #4
 8007aca:	4413      	add	r3, r2
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d1f2      	bne.n	8007ab8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2b02      	cmp	r3, #2
 8007ad6:	bf14      	ite	ne
 8007ad8:	2301      	movne	r3, #1
 8007ada:	2300      	moveq	r3, #0
 8007adc:	b2db      	uxtb	r3, r3
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	370c      	adds	r7, #12
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr
 8007aea:	bf00      	nop
 8007aec:	20001d80 	.word	0x20001d80

08007af0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b085      	sub	sp, #20
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007afa:	2300      	movs	r3, #0
 8007afc:	60fb      	str	r3, [r7, #12]
 8007afe:	e01f      	b.n	8007b40 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007b00:	4a41      	ldr	r2, [pc, #260]	; (8007c08 <inc_lock+0x118>)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	011b      	lsls	r3, r3, #4
 8007b06:	4413      	add	r3, r2
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d113      	bne.n	8007b3a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007b12:	4a3d      	ldr	r2, [pc, #244]	; (8007c08 <inc_lock+0x118>)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	011b      	lsls	r3, r3, #4
 8007b18:	4413      	add	r3, r2
 8007b1a:	3304      	adds	r3, #4
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d109      	bne.n	8007b3a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007b26:	4a38      	ldr	r2, [pc, #224]	; (8007c08 <inc_lock+0x118>)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	011b      	lsls	r3, r3, #4
 8007b2c:	4413      	add	r3, r2
 8007b2e:	3308      	adds	r3, #8
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d006      	beq.n	8007b48 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	3301      	adds	r3, #1
 8007b3e:	60fb      	str	r3, [r7, #12]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d9dc      	bls.n	8007b00 <inc_lock+0x10>
 8007b46:	e000      	b.n	8007b4a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007b48:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2b02      	cmp	r3, #2
 8007b4e:	d132      	bne.n	8007bb6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007b50:	2300      	movs	r3, #0
 8007b52:	60fb      	str	r3, [r7, #12]
 8007b54:	e002      	b.n	8007b5c <inc_lock+0x6c>
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	3301      	adds	r3, #1
 8007b5a:	60fb      	str	r3, [r7, #12]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d806      	bhi.n	8007b70 <inc_lock+0x80>
 8007b62:	4a29      	ldr	r2, [pc, #164]	; (8007c08 <inc_lock+0x118>)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	011b      	lsls	r3, r3, #4
 8007b68:	4413      	add	r3, r2
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d1f2      	bne.n	8007b56 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d101      	bne.n	8007b7a <inc_lock+0x8a>
 8007b76:	2300      	movs	r3, #0
 8007b78:	e040      	b.n	8007bfc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	4922      	ldr	r1, [pc, #136]	; (8007c08 <inc_lock+0x118>)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	011b      	lsls	r3, r3, #4
 8007b84:	440b      	add	r3, r1
 8007b86:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	689a      	ldr	r2, [r3, #8]
 8007b8c:	491e      	ldr	r1, [pc, #120]	; (8007c08 <inc_lock+0x118>)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	011b      	lsls	r3, r3, #4
 8007b92:	440b      	add	r3, r1
 8007b94:	3304      	adds	r3, #4
 8007b96:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	695a      	ldr	r2, [r3, #20]
 8007b9c:	491a      	ldr	r1, [pc, #104]	; (8007c08 <inc_lock+0x118>)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	011b      	lsls	r3, r3, #4
 8007ba2:	440b      	add	r3, r1
 8007ba4:	3308      	adds	r3, #8
 8007ba6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007ba8:	4a17      	ldr	r2, [pc, #92]	; (8007c08 <inc_lock+0x118>)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	011b      	lsls	r3, r3, #4
 8007bae:	4413      	add	r3, r2
 8007bb0:	330c      	adds	r3, #12
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d009      	beq.n	8007bd0 <inc_lock+0xe0>
 8007bbc:	4a12      	ldr	r2, [pc, #72]	; (8007c08 <inc_lock+0x118>)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	011b      	lsls	r3, r3, #4
 8007bc2:	4413      	add	r3, r2
 8007bc4:	330c      	adds	r3, #12
 8007bc6:	881b      	ldrh	r3, [r3, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d001      	beq.n	8007bd0 <inc_lock+0xe0>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	e015      	b.n	8007bfc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d108      	bne.n	8007be8 <inc_lock+0xf8>
 8007bd6:	4a0c      	ldr	r2, [pc, #48]	; (8007c08 <inc_lock+0x118>)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	011b      	lsls	r3, r3, #4
 8007bdc:	4413      	add	r3, r2
 8007bde:	330c      	adds	r3, #12
 8007be0:	881b      	ldrh	r3, [r3, #0]
 8007be2:	3301      	adds	r3, #1
 8007be4:	b29a      	uxth	r2, r3
 8007be6:	e001      	b.n	8007bec <inc_lock+0xfc>
 8007be8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007bec:	4906      	ldr	r1, [pc, #24]	; (8007c08 <inc_lock+0x118>)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	011b      	lsls	r3, r3, #4
 8007bf2:	440b      	add	r3, r1
 8007bf4:	330c      	adds	r3, #12
 8007bf6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	3301      	adds	r3, #1
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3714      	adds	r7, #20
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr
 8007c08:	20001d80 	.word	0x20001d80

08007c0c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	3b01      	subs	r3, #1
 8007c18:	607b      	str	r3, [r7, #4]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d825      	bhi.n	8007c6c <dec_lock+0x60>
		n = Files[i].ctr;
 8007c20:	4a17      	ldr	r2, [pc, #92]	; (8007c80 <dec_lock+0x74>)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	011b      	lsls	r3, r3, #4
 8007c26:	4413      	add	r3, r2
 8007c28:	330c      	adds	r3, #12
 8007c2a:	881b      	ldrh	r3, [r3, #0]
 8007c2c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007c2e:	89fb      	ldrh	r3, [r7, #14]
 8007c30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c34:	d101      	bne.n	8007c3a <dec_lock+0x2e>
 8007c36:	2300      	movs	r3, #0
 8007c38:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007c3a:	89fb      	ldrh	r3, [r7, #14]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d002      	beq.n	8007c46 <dec_lock+0x3a>
 8007c40:	89fb      	ldrh	r3, [r7, #14]
 8007c42:	3b01      	subs	r3, #1
 8007c44:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007c46:	4a0e      	ldr	r2, [pc, #56]	; (8007c80 <dec_lock+0x74>)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	011b      	lsls	r3, r3, #4
 8007c4c:	4413      	add	r3, r2
 8007c4e:	330c      	adds	r3, #12
 8007c50:	89fa      	ldrh	r2, [r7, #14]
 8007c52:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007c54:	89fb      	ldrh	r3, [r7, #14]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d105      	bne.n	8007c66 <dec_lock+0x5a>
 8007c5a:	4a09      	ldr	r2, [pc, #36]	; (8007c80 <dec_lock+0x74>)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	011b      	lsls	r3, r3, #4
 8007c60:	4413      	add	r3, r2
 8007c62:	2200      	movs	r2, #0
 8007c64:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007c66:	2300      	movs	r3, #0
 8007c68:	737b      	strb	r3, [r7, #13]
 8007c6a:	e001      	b.n	8007c70 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007c6c:	2302      	movs	r3, #2
 8007c6e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007c70:	7b7b      	ldrb	r3, [r7, #13]
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3714      	adds	r7, #20
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr
 8007c7e:	bf00      	nop
 8007c80:	20001d80 	.word	0x20001d80

08007c84 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	60fb      	str	r3, [r7, #12]
 8007c90:	e010      	b.n	8007cb4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007c92:	4a0d      	ldr	r2, [pc, #52]	; (8007cc8 <clear_lock+0x44>)
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	011b      	lsls	r3, r3, #4
 8007c98:	4413      	add	r3, r2
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d105      	bne.n	8007cae <clear_lock+0x2a>
 8007ca2:	4a09      	ldr	r2, [pc, #36]	; (8007cc8 <clear_lock+0x44>)
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	011b      	lsls	r3, r3, #4
 8007ca8:	4413      	add	r3, r2
 8007caa:	2200      	movs	r2, #0
 8007cac:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	60fb      	str	r3, [r7, #12]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d9eb      	bls.n	8007c92 <clear_lock+0xe>
	}
}
 8007cba:	bf00      	nop
 8007cbc:	bf00      	nop
 8007cbe:	3714      	adds	r7, #20
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr
 8007cc8:	20001d80 	.word	0x20001d80

08007ccc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	78db      	ldrb	r3, [r3, #3]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d034      	beq.n	8007d4a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	7858      	ldrb	r0, [r3, #1]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	697a      	ldr	r2, [r7, #20]
 8007cf4:	f7ff fd40 	bl	8007778 <disk_write>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d002      	beq.n	8007d04 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	73fb      	strb	r3, [r7, #15]
 8007d02:	e022      	b.n	8007d4a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
 8007d0e:	697a      	ldr	r2, [r7, #20]
 8007d10:	1ad2      	subs	r2, r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d217      	bcs.n	8007d4a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	789b      	ldrb	r3, [r3, #2]
 8007d1e:	613b      	str	r3, [r7, #16]
 8007d20:	e010      	b.n	8007d44 <sync_window+0x78>
					wsect += fs->fsize;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	699b      	ldr	r3, [r3, #24]
 8007d26:	697a      	ldr	r2, [r7, #20]
 8007d28:	4413      	add	r3, r2
 8007d2a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	7858      	ldrb	r0, [r3, #1]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007d36:	2301      	movs	r3, #1
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	f7ff fd1d 	bl	8007778 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	3b01      	subs	r3, #1
 8007d42:	613b      	str	r3, [r7, #16]
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d8eb      	bhi.n	8007d22 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3718      	adds	r7, #24
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d66:	683a      	ldr	r2, [r7, #0]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d01b      	beq.n	8007da4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f7ff ffad 	bl	8007ccc <sync_window>
 8007d72:	4603      	mov	r3, r0
 8007d74:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007d76:	7bfb      	ldrb	r3, [r7, #15]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d113      	bne.n	8007da4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	7858      	ldrb	r0, [r3, #1]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007d86:	2301      	movs	r3, #1
 8007d88:	683a      	ldr	r2, [r7, #0]
 8007d8a:	f7ff fcd5 	bl	8007738 <disk_read>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d004      	beq.n	8007d9e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007d94:	f04f 33ff 	mov.w	r3, #4294967295
 8007d98:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	683a      	ldr	r2, [r7, #0]
 8007da2:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
	...

08007db0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f7ff ff87 	bl	8007ccc <sync_window>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007dc2:	7bfb      	ldrb	r3, [r7, #15]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d158      	bne.n	8007e7a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	2b03      	cmp	r3, #3
 8007dce:	d148      	bne.n	8007e62 <sync_fs+0xb2>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	791b      	ldrb	r3, [r3, #4]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d144      	bne.n	8007e62 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	3330      	adds	r3, #48	; 0x30
 8007ddc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007de0:	2100      	movs	r1, #0
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7ff fda9 	bl	800793a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	3330      	adds	r3, #48	; 0x30
 8007dec:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007df0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007df4:	4618      	mov	r0, r3
 8007df6:	f7ff fd38 	bl	800786a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	3330      	adds	r3, #48	; 0x30
 8007dfe:	4921      	ldr	r1, [pc, #132]	; (8007e84 <sync_fs+0xd4>)
 8007e00:	4618      	mov	r0, r3
 8007e02:	f7ff fd4d 	bl	80078a0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	3330      	adds	r3, #48	; 0x30
 8007e0a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007e0e:	491e      	ldr	r1, [pc, #120]	; (8007e88 <sync_fs+0xd8>)
 8007e10:	4618      	mov	r0, r3
 8007e12:	f7ff fd45 	bl	80078a0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	3330      	adds	r3, #48	; 0x30
 8007e1a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	691b      	ldr	r3, [r3, #16]
 8007e22:	4619      	mov	r1, r3
 8007e24:	4610      	mov	r0, r2
 8007e26:	f7ff fd3b 	bl	80078a0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	3330      	adds	r3, #48	; 0x30
 8007e2e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	68db      	ldr	r3, [r3, #12]
 8007e36:	4619      	mov	r1, r3
 8007e38:	4610      	mov	r0, r2
 8007e3a:	f7ff fd31 	bl	80078a0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	69db      	ldr	r3, [r3, #28]
 8007e42:	1c5a      	adds	r2, r3, #1
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	7858      	ldrb	r0, [r3, #1]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e56:	2301      	movs	r3, #1
 8007e58:	f7ff fc8e 	bl	8007778 <disk_write>
			fs->fsi_flag = 0;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	785b      	ldrb	r3, [r3, #1]
 8007e66:	2200      	movs	r2, #0
 8007e68:	2100      	movs	r1, #0
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7ff fca4 	bl	80077b8 <disk_ioctl>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d001      	beq.n	8007e7a <sync_fs+0xca>
 8007e76:	2301      	movs	r3, #1
 8007e78:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	41615252 	.word	0x41615252
 8007e88:	61417272 	.word	0x61417272

08007e8c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	3b02      	subs	r3, #2
 8007e9a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	695b      	ldr	r3, [r3, #20]
 8007ea0:	3b02      	subs	r3, #2
 8007ea2:	683a      	ldr	r2, [r7, #0]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d301      	bcc.n	8007eac <clust2sect+0x20>
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	e008      	b.n	8007ebe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	895b      	ldrh	r3, [r3, #10]
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	fb03 f202 	mul.w	r2, r3, r2
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ebc:	4413      	add	r3, r2
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	370c      	adds	r7, #12
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr

08007eca <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007eca:	b580      	push	{r7, lr}
 8007ecc:	b086      	sub	sp, #24
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
 8007ed2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d904      	bls.n	8007eea <get_fat+0x20>
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	695b      	ldr	r3, [r3, #20]
 8007ee4:	683a      	ldr	r2, [r7, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d302      	bcc.n	8007ef0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007eea:	2301      	movs	r3, #1
 8007eec:	617b      	str	r3, [r7, #20]
 8007eee:	e08f      	b.n	8008010 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	2b03      	cmp	r3, #3
 8007efc:	d062      	beq.n	8007fc4 <get_fat+0xfa>
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	dc7c      	bgt.n	8007ffc <get_fat+0x132>
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d002      	beq.n	8007f0c <get_fat+0x42>
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d042      	beq.n	8007f90 <get_fat+0xc6>
 8007f0a:	e077      	b.n	8007ffc <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	60fb      	str	r3, [r7, #12]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	085b      	lsrs	r3, r3, #1
 8007f14:	68fa      	ldr	r2, [r7, #12]
 8007f16:	4413      	add	r3, r2
 8007f18:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	6a1a      	ldr	r2, [r3, #32]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	0a5b      	lsrs	r3, r3, #9
 8007f22:	4413      	add	r3, r2
 8007f24:	4619      	mov	r1, r3
 8007f26:	6938      	ldr	r0, [r7, #16]
 8007f28:	f7ff ff14 	bl	8007d54 <move_window>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d167      	bne.n	8008002 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	1c5a      	adds	r2, r3, #1
 8007f36:	60fa      	str	r2, [r7, #12]
 8007f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f3c:	693a      	ldr	r2, [r7, #16]
 8007f3e:	4413      	add	r3, r2
 8007f40:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007f44:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	6a1a      	ldr	r2, [r3, #32]
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	0a5b      	lsrs	r3, r3, #9
 8007f4e:	4413      	add	r3, r2
 8007f50:	4619      	mov	r1, r3
 8007f52:	6938      	ldr	r0, [r7, #16]
 8007f54:	f7ff fefe 	bl	8007d54 <move_window>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d153      	bne.n	8008006 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f64:	693a      	ldr	r2, [r7, #16]
 8007f66:	4413      	add	r3, r2
 8007f68:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007f6c:	021b      	lsls	r3, r3, #8
 8007f6e:	461a      	mov	r2, r3
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	f003 0301 	and.w	r3, r3, #1
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d002      	beq.n	8007f86 <get_fat+0xbc>
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	091b      	lsrs	r3, r3, #4
 8007f84:	e002      	b.n	8007f8c <get_fat+0xc2>
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f8c:	617b      	str	r3, [r7, #20]
			break;
 8007f8e:	e03f      	b.n	8008010 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	6a1a      	ldr	r2, [r3, #32]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	0a1b      	lsrs	r3, r3, #8
 8007f98:	4413      	add	r3, r2
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	6938      	ldr	r0, [r7, #16]
 8007f9e:	f7ff fed9 	bl	8007d54 <move_window>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d130      	bne.n	800800a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	005b      	lsls	r3, r3, #1
 8007fb2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007fb6:	4413      	add	r3, r2
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f7ff fc1b 	bl	80077f4 <ld_word>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	617b      	str	r3, [r7, #20]
			break;
 8007fc2:	e025      	b.n	8008010 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	6a1a      	ldr	r2, [r3, #32]
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	09db      	lsrs	r3, r3, #7
 8007fcc:	4413      	add	r3, r2
 8007fce:	4619      	mov	r1, r3
 8007fd0:	6938      	ldr	r0, [r7, #16]
 8007fd2:	f7ff febf 	bl	8007d54 <move_window>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d118      	bne.n	800800e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007fea:	4413      	add	r3, r2
 8007fec:	4618      	mov	r0, r3
 8007fee:	f7ff fc19 	bl	8007824 <ld_dword>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007ff8:	617b      	str	r3, [r7, #20]
			break;
 8007ffa:	e009      	b.n	8008010 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	617b      	str	r3, [r7, #20]
 8008000:	e006      	b.n	8008010 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008002:	bf00      	nop
 8008004:	e004      	b.n	8008010 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008006:	bf00      	nop
 8008008:	e002      	b.n	8008010 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800800a:	bf00      	nop
 800800c:	e000      	b.n	8008010 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800800e:	bf00      	nop
		}
	}

	return val;
 8008010:	697b      	ldr	r3, [r7, #20]
}
 8008012:	4618      	mov	r0, r3
 8008014:	3718      	adds	r7, #24
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}

0800801a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800801a:	b590      	push	{r4, r7, lr}
 800801c:	b089      	sub	sp, #36	; 0x24
 800801e:	af00      	add	r7, sp, #0
 8008020:	60f8      	str	r0, [r7, #12]
 8008022:	60b9      	str	r1, [r7, #8]
 8008024:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008026:	2302      	movs	r3, #2
 8008028:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	2b01      	cmp	r3, #1
 800802e:	f240 80d2 	bls.w	80081d6 <put_fat+0x1bc>
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	695b      	ldr	r3, [r3, #20]
 8008036:	68ba      	ldr	r2, [r7, #8]
 8008038:	429a      	cmp	r2, r3
 800803a:	f080 80cc 	bcs.w	80081d6 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	2b03      	cmp	r3, #3
 8008044:	f000 8096 	beq.w	8008174 <put_fat+0x15a>
 8008048:	2b03      	cmp	r3, #3
 800804a:	f300 80cd 	bgt.w	80081e8 <put_fat+0x1ce>
 800804e:	2b01      	cmp	r3, #1
 8008050:	d002      	beq.n	8008058 <put_fat+0x3e>
 8008052:	2b02      	cmp	r3, #2
 8008054:	d06e      	beq.n	8008134 <put_fat+0x11a>
 8008056:	e0c7      	b.n	80081e8 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	61bb      	str	r3, [r7, #24]
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	085b      	lsrs	r3, r3, #1
 8008060:	69ba      	ldr	r2, [r7, #24]
 8008062:	4413      	add	r3, r2
 8008064:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6a1a      	ldr	r2, [r3, #32]
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	0a5b      	lsrs	r3, r3, #9
 800806e:	4413      	add	r3, r2
 8008070:	4619      	mov	r1, r3
 8008072:	68f8      	ldr	r0, [r7, #12]
 8008074:	f7ff fe6e 	bl	8007d54 <move_window>
 8008078:	4603      	mov	r3, r0
 800807a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800807c:	7ffb      	ldrb	r3, [r7, #31]
 800807e:	2b00      	cmp	r3, #0
 8008080:	f040 80ab 	bne.w	80081da <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	1c59      	adds	r1, r3, #1
 800808e:	61b9      	str	r1, [r7, #24]
 8008090:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008094:	4413      	add	r3, r2
 8008096:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00d      	beq.n	80080be <put_fat+0xa4>
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	b25b      	sxtb	r3, r3
 80080a8:	f003 030f 	and.w	r3, r3, #15
 80080ac:	b25a      	sxtb	r2, r3
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	011b      	lsls	r3, r3, #4
 80080b4:	b25b      	sxtb	r3, r3
 80080b6:	4313      	orrs	r3, r2
 80080b8:	b25b      	sxtb	r3, r3
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	e001      	b.n	80080c2 <put_fat+0xa8>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	b2db      	uxtb	r3, r3
 80080c2:	697a      	ldr	r2, [r7, #20]
 80080c4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2201      	movs	r2, #1
 80080ca:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6a1a      	ldr	r2, [r3, #32]
 80080d0:	69bb      	ldr	r3, [r7, #24]
 80080d2:	0a5b      	lsrs	r3, r3, #9
 80080d4:	4413      	add	r3, r2
 80080d6:	4619      	mov	r1, r3
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f7ff fe3b 	bl	8007d54 <move_window>
 80080de:	4603      	mov	r3, r0
 80080e0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80080e2:	7ffb      	ldrb	r3, [r7, #31]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d17a      	bne.n	80081de <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80080ee:	69bb      	ldr	r3, [r7, #24]
 80080f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080f4:	4413      	add	r3, r2
 80080f6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	f003 0301 	and.w	r3, r3, #1
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d003      	beq.n	800810a <put_fat+0xf0>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	091b      	lsrs	r3, r3, #4
 8008106:	b2db      	uxtb	r3, r3
 8008108:	e00e      	b.n	8008128 <put_fat+0x10e>
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	b25b      	sxtb	r3, r3
 8008110:	f023 030f 	bic.w	r3, r3, #15
 8008114:	b25a      	sxtb	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	0a1b      	lsrs	r3, r3, #8
 800811a:	b25b      	sxtb	r3, r3
 800811c:	f003 030f 	and.w	r3, r3, #15
 8008120:	b25b      	sxtb	r3, r3
 8008122:	4313      	orrs	r3, r2
 8008124:	b25b      	sxtb	r3, r3
 8008126:	b2db      	uxtb	r3, r3
 8008128:	697a      	ldr	r2, [r7, #20]
 800812a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2201      	movs	r2, #1
 8008130:	70da      	strb	r2, [r3, #3]
			break;
 8008132:	e059      	b.n	80081e8 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6a1a      	ldr	r2, [r3, #32]
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	0a1b      	lsrs	r3, r3, #8
 800813c:	4413      	add	r3, r2
 800813e:	4619      	mov	r1, r3
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	f7ff fe07 	bl	8007d54 <move_window>
 8008146:	4603      	mov	r3, r0
 8008148:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800814a:	7ffb      	ldrb	r3, [r7, #31]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d148      	bne.n	80081e2 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	005b      	lsls	r3, r3, #1
 800815a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800815e:	4413      	add	r3, r2
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	b292      	uxth	r2, r2
 8008164:	4611      	mov	r1, r2
 8008166:	4618      	mov	r0, r3
 8008168:	f7ff fb7f 	bl	800786a <st_word>
			fs->wflag = 1;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2201      	movs	r2, #1
 8008170:	70da      	strb	r2, [r3, #3]
			break;
 8008172:	e039      	b.n	80081e8 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6a1a      	ldr	r2, [r3, #32]
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	09db      	lsrs	r3, r3, #7
 800817c:	4413      	add	r3, r2
 800817e:	4619      	mov	r1, r3
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f7ff fde7 	bl	8007d54 <move_window>
 8008186:	4603      	mov	r3, r0
 8008188:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800818a:	7ffb      	ldrb	r3, [r7, #31]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d12a      	bne.n	80081e6 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	009b      	lsls	r3, r3, #2
 80081a0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80081a4:	4413      	add	r3, r2
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7ff fb3c 	bl	8007824 <ld_dword>
 80081ac:	4603      	mov	r3, r0
 80081ae:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80081b2:	4323      	orrs	r3, r4
 80081b4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80081c4:	4413      	add	r3, r2
 80081c6:	6879      	ldr	r1, [r7, #4]
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7ff fb69 	bl	80078a0 <st_dword>
			fs->wflag = 1;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2201      	movs	r2, #1
 80081d2:	70da      	strb	r2, [r3, #3]
			break;
 80081d4:	e008      	b.n	80081e8 <put_fat+0x1ce>
		}
	}
 80081d6:	bf00      	nop
 80081d8:	e006      	b.n	80081e8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80081da:	bf00      	nop
 80081dc:	e004      	b.n	80081e8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80081de:	bf00      	nop
 80081e0:	e002      	b.n	80081e8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80081e2:	bf00      	nop
 80081e4:	e000      	b.n	80081e8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80081e6:	bf00      	nop
	return res;
 80081e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3724      	adds	r7, #36	; 0x24
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd90      	pop	{r4, r7, pc}

080081f2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b088      	sub	sp, #32
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	60f8      	str	r0, [r7, #12]
 80081fa:	60b9      	str	r1, [r7, #8]
 80081fc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80081fe:	2300      	movs	r3, #0
 8008200:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	2b01      	cmp	r3, #1
 800820c:	d904      	bls.n	8008218 <remove_chain+0x26>
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	695b      	ldr	r3, [r3, #20]
 8008212:	68ba      	ldr	r2, [r7, #8]
 8008214:	429a      	cmp	r2, r3
 8008216:	d301      	bcc.n	800821c <remove_chain+0x2a>
 8008218:	2302      	movs	r3, #2
 800821a:	e04b      	b.n	80082b4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00c      	beq.n	800823c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008222:	f04f 32ff 	mov.w	r2, #4294967295
 8008226:	6879      	ldr	r1, [r7, #4]
 8008228:	69b8      	ldr	r0, [r7, #24]
 800822a:	f7ff fef6 	bl	800801a <put_fat>
 800822e:	4603      	mov	r3, r0
 8008230:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008232:	7ffb      	ldrb	r3, [r7, #31]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d001      	beq.n	800823c <remove_chain+0x4a>
 8008238:	7ffb      	ldrb	r3, [r7, #31]
 800823a:	e03b      	b.n	80082b4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800823c:	68b9      	ldr	r1, [r7, #8]
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f7ff fe43 	bl	8007eca <get_fat>
 8008244:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d031      	beq.n	80082b0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	2b01      	cmp	r3, #1
 8008250:	d101      	bne.n	8008256 <remove_chain+0x64>
 8008252:	2302      	movs	r3, #2
 8008254:	e02e      	b.n	80082b4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800825c:	d101      	bne.n	8008262 <remove_chain+0x70>
 800825e:	2301      	movs	r3, #1
 8008260:	e028      	b.n	80082b4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008262:	2200      	movs	r2, #0
 8008264:	68b9      	ldr	r1, [r7, #8]
 8008266:	69b8      	ldr	r0, [r7, #24]
 8008268:	f7ff fed7 	bl	800801a <put_fat>
 800826c:	4603      	mov	r3, r0
 800826e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008270:	7ffb      	ldrb	r3, [r7, #31]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d001      	beq.n	800827a <remove_chain+0x88>
 8008276:	7ffb      	ldrb	r3, [r7, #31]
 8008278:	e01c      	b.n	80082b4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	691a      	ldr	r2, [r3, #16]
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	3b02      	subs	r3, #2
 8008284:	429a      	cmp	r2, r3
 8008286:	d20b      	bcs.n	80082a0 <remove_chain+0xae>
			fs->free_clst++;
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	691b      	ldr	r3, [r3, #16]
 800828c:	1c5a      	adds	r2, r3, #1
 800828e:	69bb      	ldr	r3, [r7, #24]
 8008290:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	791b      	ldrb	r3, [r3, #4]
 8008296:	f043 0301 	orr.w	r3, r3, #1
 800829a:	b2da      	uxtb	r2, r3
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	695b      	ldr	r3, [r3, #20]
 80082a8:	68ba      	ldr	r2, [r7, #8]
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d3c6      	bcc.n	800823c <remove_chain+0x4a>
 80082ae:	e000      	b.n	80082b2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80082b0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3720      	adds	r7, #32
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b088      	sub	sp, #32
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d10d      	bne.n	80082ee <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	68db      	ldr	r3, [r3, #12]
 80082d6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80082d8:	69bb      	ldr	r3, [r7, #24]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d004      	beq.n	80082e8 <create_chain+0x2c>
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	695b      	ldr	r3, [r3, #20]
 80082e2:	69ba      	ldr	r2, [r7, #24]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d31b      	bcc.n	8008320 <create_chain+0x64>
 80082e8:	2301      	movs	r3, #1
 80082ea:	61bb      	str	r3, [r7, #24]
 80082ec:	e018      	b.n	8008320 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80082ee:	6839      	ldr	r1, [r7, #0]
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f7ff fdea 	bl	8007eca <get_fat>
 80082f6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d801      	bhi.n	8008302 <create_chain+0x46>
 80082fe:	2301      	movs	r3, #1
 8008300:	e070      	b.n	80083e4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008308:	d101      	bne.n	800830e <create_chain+0x52>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	e06a      	b.n	80083e4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	695b      	ldr	r3, [r3, #20]
 8008312:	68fa      	ldr	r2, [r7, #12]
 8008314:	429a      	cmp	r2, r3
 8008316:	d201      	bcs.n	800831c <create_chain+0x60>
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	e063      	b.n	80083e4 <create_chain+0x128>
		scl = clst;
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	3301      	adds	r3, #1
 8008328:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	695b      	ldr	r3, [r3, #20]
 800832e:	69fa      	ldr	r2, [r7, #28]
 8008330:	429a      	cmp	r2, r3
 8008332:	d307      	bcc.n	8008344 <create_chain+0x88>
				ncl = 2;
 8008334:	2302      	movs	r3, #2
 8008336:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008338:	69fa      	ldr	r2, [r7, #28]
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	429a      	cmp	r2, r3
 800833e:	d901      	bls.n	8008344 <create_chain+0x88>
 8008340:	2300      	movs	r3, #0
 8008342:	e04f      	b.n	80083e4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008344:	69f9      	ldr	r1, [r7, #28]
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f7ff fdbf 	bl	8007eca <get_fat>
 800834c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d00e      	beq.n	8008372 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2b01      	cmp	r3, #1
 8008358:	d003      	beq.n	8008362 <create_chain+0xa6>
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008360:	d101      	bne.n	8008366 <create_chain+0xaa>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	e03e      	b.n	80083e4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008366:	69fa      	ldr	r2, [r7, #28]
 8008368:	69bb      	ldr	r3, [r7, #24]
 800836a:	429a      	cmp	r2, r3
 800836c:	d1da      	bne.n	8008324 <create_chain+0x68>
 800836e:	2300      	movs	r3, #0
 8008370:	e038      	b.n	80083e4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008372:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008374:	f04f 32ff 	mov.w	r2, #4294967295
 8008378:	69f9      	ldr	r1, [r7, #28]
 800837a:	6938      	ldr	r0, [r7, #16]
 800837c:	f7ff fe4d 	bl	800801a <put_fat>
 8008380:	4603      	mov	r3, r0
 8008382:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008384:	7dfb      	ldrb	r3, [r7, #23]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d109      	bne.n	800839e <create_chain+0xe2>
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d006      	beq.n	800839e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008390:	69fa      	ldr	r2, [r7, #28]
 8008392:	6839      	ldr	r1, [r7, #0]
 8008394:	6938      	ldr	r0, [r7, #16]
 8008396:	f7ff fe40 	bl	800801a <put_fat>
 800839a:	4603      	mov	r3, r0
 800839c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800839e:	7dfb      	ldrb	r3, [r7, #23]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d116      	bne.n	80083d2 <create_chain+0x116>
		fs->last_clst = ncl;
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	69fa      	ldr	r2, [r7, #28]
 80083a8:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	691a      	ldr	r2, [r3, #16]
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	3b02      	subs	r3, #2
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d804      	bhi.n	80083c2 <create_chain+0x106>
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	691b      	ldr	r3, [r3, #16]
 80083bc:	1e5a      	subs	r2, r3, #1
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	791b      	ldrb	r3, [r3, #4]
 80083c6:	f043 0301 	orr.w	r3, r3, #1
 80083ca:	b2da      	uxtb	r2, r3
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	711a      	strb	r2, [r3, #4]
 80083d0:	e007      	b.n	80083e2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80083d2:	7dfb      	ldrb	r3, [r7, #23]
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d102      	bne.n	80083de <create_chain+0x122>
 80083d8:	f04f 33ff 	mov.w	r3, #4294967295
 80083dc:	e000      	b.n	80083e0 <create_chain+0x124>
 80083de:	2301      	movs	r3, #1
 80083e0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80083e2:	69fb      	ldr	r3, [r7, #28]
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3720      	adds	r7, #32
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}

080083ec <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b087      	sub	sp, #28
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008400:	3304      	adds	r3, #4
 8008402:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	0a5b      	lsrs	r3, r3, #9
 8008408:	68fa      	ldr	r2, [r7, #12]
 800840a:	8952      	ldrh	r2, [r2, #10]
 800840c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008410:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	1d1a      	adds	r2, r3, #4
 8008416:	613a      	str	r2, [r7, #16]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d101      	bne.n	8008426 <clmt_clust+0x3a>
 8008422:	2300      	movs	r3, #0
 8008424:	e010      	b.n	8008448 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008426:	697a      	ldr	r2, [r7, #20]
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	429a      	cmp	r2, r3
 800842c:	d307      	bcc.n	800843e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800842e:	697a      	ldr	r2, [r7, #20]
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	617b      	str	r3, [r7, #20]
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	3304      	adds	r3, #4
 800843a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800843c:	e7e9      	b.n	8008412 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800843e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	4413      	add	r3, r2
}
 8008448:	4618      	mov	r0, r3
 800844a:	371c      	adds	r7, #28
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b086      	sub	sp, #24
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800846a:	d204      	bcs.n	8008476 <dir_sdi+0x22>
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	f003 031f 	and.w	r3, r3, #31
 8008472:	2b00      	cmp	r3, #0
 8008474:	d001      	beq.n	800847a <dir_sdi+0x26>
		return FR_INT_ERR;
 8008476:	2302      	movs	r3, #2
 8008478:	e063      	b.n	8008542 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d106      	bne.n	800849a <dir_sdi+0x46>
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	781b      	ldrb	r3, [r3, #0]
 8008490:	2b02      	cmp	r3, #2
 8008492:	d902      	bls.n	800849a <dir_sdi+0x46>
		clst = fs->dirbase;
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008498:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d10c      	bne.n	80084ba <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	095b      	lsrs	r3, r3, #5
 80084a4:	693a      	ldr	r2, [r7, #16]
 80084a6:	8912      	ldrh	r2, [r2, #8]
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d301      	bcc.n	80084b0 <dir_sdi+0x5c>
 80084ac:	2302      	movs	r3, #2
 80084ae:	e048      	b.n	8008542 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	61da      	str	r2, [r3, #28]
 80084b8:	e029      	b.n	800850e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	895b      	ldrh	r3, [r3, #10]
 80084be:	025b      	lsls	r3, r3, #9
 80084c0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80084c2:	e019      	b.n	80084f8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6979      	ldr	r1, [r7, #20]
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7ff fcfe 	bl	8007eca <get_fat>
 80084ce:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084d6:	d101      	bne.n	80084dc <dir_sdi+0x88>
 80084d8:	2301      	movs	r3, #1
 80084da:	e032      	b.n	8008542 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d904      	bls.n	80084ec <dir_sdi+0x98>
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	695b      	ldr	r3, [r3, #20]
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d301      	bcc.n	80084f0 <dir_sdi+0x9c>
 80084ec:	2302      	movs	r3, #2
 80084ee:	e028      	b.n	8008542 <dir_sdi+0xee>
			ofs -= csz;
 80084f0:	683a      	ldr	r2, [r7, #0]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	1ad3      	subs	r3, r2, r3
 80084f6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80084f8:	683a      	ldr	r2, [r7, #0]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d2e1      	bcs.n	80084c4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008500:	6979      	ldr	r1, [r7, #20]
 8008502:	6938      	ldr	r0, [r7, #16]
 8008504:	f7ff fcc2 	bl	8007e8c <clust2sect>
 8008508:	4602      	mov	r2, r0
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	697a      	ldr	r2, [r7, #20]
 8008512:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	69db      	ldr	r3, [r3, #28]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d101      	bne.n	8008520 <dir_sdi+0xcc>
 800851c:	2302      	movs	r3, #2
 800851e:	e010      	b.n	8008542 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	69da      	ldr	r2, [r3, #28]
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	0a5b      	lsrs	r3, r3, #9
 8008528:	441a      	add	r2, r3
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800853a:	441a      	add	r2, r3
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3718      	adds	r7, #24
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b086      	sub	sp, #24
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
 8008552:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	695b      	ldr	r3, [r3, #20]
 800855e:	3320      	adds	r3, #32
 8008560:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	69db      	ldr	r3, [r3, #28]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d003      	beq.n	8008572 <dir_next+0x28>
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008570:	d301      	bcc.n	8008576 <dir_next+0x2c>
 8008572:	2304      	movs	r3, #4
 8008574:	e0aa      	b.n	80086cc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800857c:	2b00      	cmp	r3, #0
 800857e:	f040 8098 	bne.w	80086b2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	69db      	ldr	r3, [r3, #28]
 8008586:	1c5a      	adds	r2, r3, #1
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	699b      	ldr	r3, [r3, #24]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10b      	bne.n	80085ac <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	095b      	lsrs	r3, r3, #5
 8008598:	68fa      	ldr	r2, [r7, #12]
 800859a:	8912      	ldrh	r2, [r2, #8]
 800859c:	4293      	cmp	r3, r2
 800859e:	f0c0 8088 	bcc.w	80086b2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	61da      	str	r2, [r3, #28]
 80085a8:	2304      	movs	r3, #4
 80085aa:	e08f      	b.n	80086cc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	0a5b      	lsrs	r3, r3, #9
 80085b0:	68fa      	ldr	r2, [r7, #12]
 80085b2:	8952      	ldrh	r2, [r2, #10]
 80085b4:	3a01      	subs	r2, #1
 80085b6:	4013      	ands	r3, r2
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d17a      	bne.n	80086b2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	699b      	ldr	r3, [r3, #24]
 80085c2:	4619      	mov	r1, r3
 80085c4:	4610      	mov	r0, r2
 80085c6:	f7ff fc80 	bl	8007eca <get_fat>
 80085ca:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d801      	bhi.n	80085d6 <dir_next+0x8c>
 80085d2:	2302      	movs	r3, #2
 80085d4:	e07a      	b.n	80086cc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085dc:	d101      	bne.n	80085e2 <dir_next+0x98>
 80085de:	2301      	movs	r3, #1
 80085e0:	e074      	b.n	80086cc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	695b      	ldr	r3, [r3, #20]
 80085e6:	697a      	ldr	r2, [r7, #20]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d358      	bcc.n	800869e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d104      	bne.n	80085fc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	61da      	str	r2, [r3, #28]
 80085f8:	2304      	movs	r3, #4
 80085fa:	e067      	b.n	80086cc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80085fc:	687a      	ldr	r2, [r7, #4]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	699b      	ldr	r3, [r3, #24]
 8008602:	4619      	mov	r1, r3
 8008604:	4610      	mov	r0, r2
 8008606:	f7ff fe59 	bl	80082bc <create_chain>
 800860a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d101      	bne.n	8008616 <dir_next+0xcc>
 8008612:	2307      	movs	r3, #7
 8008614:	e05a      	b.n	80086cc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	2b01      	cmp	r3, #1
 800861a:	d101      	bne.n	8008620 <dir_next+0xd6>
 800861c:	2302      	movs	r3, #2
 800861e:	e055      	b.n	80086cc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008626:	d101      	bne.n	800862c <dir_next+0xe2>
 8008628:	2301      	movs	r3, #1
 800862a:	e04f      	b.n	80086cc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f7ff fb4d 	bl	8007ccc <sync_window>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d001      	beq.n	800863c <dir_next+0xf2>
 8008638:	2301      	movs	r3, #1
 800863a:	e047      	b.n	80086cc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	3330      	adds	r3, #48	; 0x30
 8008640:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008644:	2100      	movs	r1, #0
 8008646:	4618      	mov	r0, r3
 8008648:	f7ff f977 	bl	800793a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800864c:	2300      	movs	r3, #0
 800864e:	613b      	str	r3, [r7, #16]
 8008650:	6979      	ldr	r1, [r7, #20]
 8008652:	68f8      	ldr	r0, [r7, #12]
 8008654:	f7ff fc1a 	bl	8007e8c <clust2sect>
 8008658:	4602      	mov	r2, r0
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	62da      	str	r2, [r3, #44]	; 0x2c
 800865e:	e012      	b.n	8008686 <dir_next+0x13c>
						fs->wflag = 1;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2201      	movs	r2, #1
 8008664:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008666:	68f8      	ldr	r0, [r7, #12]
 8008668:	f7ff fb30 	bl	8007ccc <sync_window>
 800866c:	4603      	mov	r3, r0
 800866e:	2b00      	cmp	r3, #0
 8008670:	d001      	beq.n	8008676 <dir_next+0x12c>
 8008672:	2301      	movs	r3, #1
 8008674:	e02a      	b.n	80086cc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	3301      	adds	r3, #1
 800867a:	613b      	str	r3, [r7, #16]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008680:	1c5a      	adds	r2, r3, #1
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	62da      	str	r2, [r3, #44]	; 0x2c
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	895b      	ldrh	r3, [r3, #10]
 800868a:	461a      	mov	r2, r3
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	4293      	cmp	r3, r2
 8008690:	d3e6      	bcc.n	8008660 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	1ad2      	subs	r2, r2, r3
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	697a      	ldr	r2, [r7, #20]
 80086a2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80086a4:	6979      	ldr	r1, [r7, #20]
 80086a6:	68f8      	ldr	r0, [r7, #12]
 80086a8:	f7ff fbf0 	bl	8007e8c <clust2sect>
 80086ac:	4602      	mov	r2, r0
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	68ba      	ldr	r2, [r7, #8]
 80086b6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086c4:	441a      	add	r2, r3
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80086ca:	2300      	movs	r3, #0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3718      	adds	r7, #24
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b086      	sub	sp, #24
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80086e4:	2100      	movs	r1, #0
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f7ff feb4 	bl	8008454 <dir_sdi>
 80086ec:	4603      	mov	r3, r0
 80086ee:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80086f0:	7dfb      	ldrb	r3, [r7, #23]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d12b      	bne.n	800874e <dir_alloc+0x7a>
		n = 0;
 80086f6:	2300      	movs	r3, #0
 80086f8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	69db      	ldr	r3, [r3, #28]
 80086fe:	4619      	mov	r1, r3
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f7ff fb27 	bl	8007d54 <move_window>
 8008706:	4603      	mov	r3, r0
 8008708:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800870a:	7dfb      	ldrb	r3, [r7, #23]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d11d      	bne.n	800874c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6a1b      	ldr	r3, [r3, #32]
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	2be5      	cmp	r3, #229	; 0xe5
 8008718:	d004      	beq.n	8008724 <dir_alloc+0x50>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6a1b      	ldr	r3, [r3, #32]
 800871e:	781b      	ldrb	r3, [r3, #0]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d107      	bne.n	8008734 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	3301      	adds	r3, #1
 8008728:	613b      	str	r3, [r7, #16]
 800872a:	693a      	ldr	r2, [r7, #16]
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	429a      	cmp	r2, r3
 8008730:	d102      	bne.n	8008738 <dir_alloc+0x64>
 8008732:	e00c      	b.n	800874e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008734:	2300      	movs	r3, #0
 8008736:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008738:	2101      	movs	r1, #1
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f7ff ff05 	bl	800854a <dir_next>
 8008740:	4603      	mov	r3, r0
 8008742:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008744:	7dfb      	ldrb	r3, [r7, #23]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d0d7      	beq.n	80086fa <dir_alloc+0x26>
 800874a:	e000      	b.n	800874e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800874c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800874e:	7dfb      	ldrb	r3, [r7, #23]
 8008750:	2b04      	cmp	r3, #4
 8008752:	d101      	bne.n	8008758 <dir_alloc+0x84>
 8008754:	2307      	movs	r3, #7
 8008756:	75fb      	strb	r3, [r7, #23]
	return res;
 8008758:	7dfb      	ldrb	r3, [r7, #23]
}
 800875a:	4618      	mov	r0, r3
 800875c:	3718      	adds	r7, #24
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}

08008762 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008762:	b580      	push	{r7, lr}
 8008764:	b084      	sub	sp, #16
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
 800876a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	331a      	adds	r3, #26
 8008770:	4618      	mov	r0, r3
 8008772:	f7ff f83f 	bl	80077f4 <ld_word>
 8008776:	4603      	mov	r3, r0
 8008778:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	781b      	ldrb	r3, [r3, #0]
 800877e:	2b03      	cmp	r3, #3
 8008780:	d109      	bne.n	8008796 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	3314      	adds	r3, #20
 8008786:	4618      	mov	r0, r3
 8008788:	f7ff f834 	bl	80077f4 <ld_word>
 800878c:	4603      	mov	r3, r0
 800878e:	041b      	lsls	r3, r3, #16
 8008790:	68fa      	ldr	r2, [r7, #12]
 8008792:	4313      	orrs	r3, r2
 8008794:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008796:	68fb      	ldr	r3, [r7, #12]
}
 8008798:	4618      	mov	r0, r3
 800879a:	3710      	adds	r7, #16
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}

080087a0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	60f8      	str	r0, [r7, #12]
 80087a8:	60b9      	str	r1, [r7, #8]
 80087aa:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	331a      	adds	r3, #26
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	b292      	uxth	r2, r2
 80087b4:	4611      	mov	r1, r2
 80087b6:	4618      	mov	r0, r3
 80087b8:	f7ff f857 	bl	800786a <st_word>
	if (fs->fs_type == FS_FAT32) {
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	2b03      	cmp	r3, #3
 80087c2:	d109      	bne.n	80087d8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	f103 0214 	add.w	r2, r3, #20
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	0c1b      	lsrs	r3, r3, #16
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	4619      	mov	r1, r3
 80087d2:	4610      	mov	r0, r2
 80087d4:	f7ff f849 	bl	800786a <st_word>
	}
}
 80087d8:	bf00      	nop
 80087da:	3710      	adds	r7, #16
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b086      	sub	sp, #24
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80087ea:	2304      	movs	r3, #4
 80087ec:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80087f4:	e03c      	b.n	8008870 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	69db      	ldr	r3, [r3, #28]
 80087fa:	4619      	mov	r1, r3
 80087fc:	6938      	ldr	r0, [r7, #16]
 80087fe:	f7ff faa9 	bl	8007d54 <move_window>
 8008802:	4603      	mov	r3, r0
 8008804:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008806:	7dfb      	ldrb	r3, [r7, #23]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d136      	bne.n	800887a <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a1b      	ldr	r3, [r3, #32]
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8008814:	7bfb      	ldrb	r3, [r7, #15]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d102      	bne.n	8008820 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800881a:	2304      	movs	r3, #4
 800881c:	75fb      	strb	r3, [r7, #23]
 800881e:	e031      	b.n	8008884 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6a1b      	ldr	r3, [r3, #32]
 8008824:	330b      	adds	r3, #11
 8008826:	781b      	ldrb	r3, [r3, #0]
 8008828:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800882c:	73bb      	strb	r3, [r7, #14]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	7bba      	ldrb	r2, [r7, #14]
 8008832:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8008834:	7bfb      	ldrb	r3, [r7, #15]
 8008836:	2be5      	cmp	r3, #229	; 0xe5
 8008838:	d011      	beq.n	800885e <dir_read+0x7e>
 800883a:	7bfb      	ldrb	r3, [r7, #15]
 800883c:	2b2e      	cmp	r3, #46	; 0x2e
 800883e:	d00e      	beq.n	800885e <dir_read+0x7e>
 8008840:	7bbb      	ldrb	r3, [r7, #14]
 8008842:	2b0f      	cmp	r3, #15
 8008844:	d00b      	beq.n	800885e <dir_read+0x7e>
 8008846:	7bbb      	ldrb	r3, [r7, #14]
 8008848:	f023 0320 	bic.w	r3, r3, #32
 800884c:	2b08      	cmp	r3, #8
 800884e:	bf0c      	ite	eq
 8008850:	2301      	moveq	r3, #1
 8008852:	2300      	movne	r3, #0
 8008854:	b2db      	uxtb	r3, r3
 8008856:	461a      	mov	r2, r3
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	4293      	cmp	r3, r2
 800885c:	d00f      	beq.n	800887e <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800885e:	2100      	movs	r1, #0
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f7ff fe72 	bl	800854a <dir_next>
 8008866:	4603      	mov	r3, r0
 8008868:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800886a:	7dfb      	ldrb	r3, [r7, #23]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d108      	bne.n	8008882 <dir_read+0xa2>
	while (dp->sect) {
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	69db      	ldr	r3, [r3, #28]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d1be      	bne.n	80087f6 <dir_read+0x16>
 8008878:	e004      	b.n	8008884 <dir_read+0xa4>
		if (res != FR_OK) break;
 800887a:	bf00      	nop
 800887c:	e002      	b.n	8008884 <dir_read+0xa4>
				break;
 800887e:	bf00      	nop
 8008880:	e000      	b.n	8008884 <dir_read+0xa4>
		if (res != FR_OK) break;
 8008882:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8008884:	7dfb      	ldrb	r3, [r7, #23]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d002      	beq.n	8008890 <dir_read+0xb0>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	61da      	str	r2, [r3, #28]
	return res;
 8008890:	7dfb      	ldrb	r3, [r7, #23]
}
 8008892:	4618      	mov	r0, r3
 8008894:	3718      	adds	r7, #24
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800889a:	b580      	push	{r7, lr}
 800889c:	b086      	sub	sp, #24
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80088a8:	2100      	movs	r1, #0
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f7ff fdd2 	bl	8008454 <dir_sdi>
 80088b0:	4603      	mov	r3, r0
 80088b2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80088b4:	7dfb      	ldrb	r3, [r7, #23]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d001      	beq.n	80088be <dir_find+0x24>
 80088ba:	7dfb      	ldrb	r3, [r7, #23]
 80088bc:	e03e      	b.n	800893c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	69db      	ldr	r3, [r3, #28]
 80088c2:	4619      	mov	r1, r3
 80088c4:	6938      	ldr	r0, [r7, #16]
 80088c6:	f7ff fa45 	bl	8007d54 <move_window>
 80088ca:	4603      	mov	r3, r0
 80088cc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80088ce:	7dfb      	ldrb	r3, [r7, #23]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d12f      	bne.n	8008934 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6a1b      	ldr	r3, [r3, #32]
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80088dc:	7bfb      	ldrb	r3, [r7, #15]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d102      	bne.n	80088e8 <dir_find+0x4e>
 80088e2:	2304      	movs	r3, #4
 80088e4:	75fb      	strb	r3, [r7, #23]
 80088e6:	e028      	b.n	800893a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a1b      	ldr	r3, [r3, #32]
 80088ec:	330b      	adds	r3, #11
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80088f4:	b2da      	uxtb	r2, r3
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6a1b      	ldr	r3, [r3, #32]
 80088fe:	330b      	adds	r3, #11
 8008900:	781b      	ldrb	r3, [r3, #0]
 8008902:	f003 0308 	and.w	r3, r3, #8
 8008906:	2b00      	cmp	r3, #0
 8008908:	d10a      	bne.n	8008920 <dir_find+0x86>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6a18      	ldr	r0, [r3, #32]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	3324      	adds	r3, #36	; 0x24
 8008912:	220b      	movs	r2, #11
 8008914:	4619      	mov	r1, r3
 8008916:	f7ff f82b 	bl	8007970 <mem_cmp>
 800891a:	4603      	mov	r3, r0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d00b      	beq.n	8008938 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008920:	2100      	movs	r1, #0
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f7ff fe11 	bl	800854a <dir_next>
 8008928:	4603      	mov	r3, r0
 800892a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800892c:	7dfb      	ldrb	r3, [r7, #23]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d0c5      	beq.n	80088be <dir_find+0x24>
 8008932:	e002      	b.n	800893a <dir_find+0xa0>
		if (res != FR_OK) break;
 8008934:	bf00      	nop
 8008936:	e000      	b.n	800893a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008938:	bf00      	nop

	return res;
 800893a:	7dfb      	ldrb	r3, [r7, #23]
}
 800893c:	4618      	mov	r0, r3
 800893e:	3718      	adds	r7, #24
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b084      	sub	sp, #16
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008952:	2101      	movs	r1, #1
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f7ff febd 	bl	80086d4 <dir_alloc>
 800895a:	4603      	mov	r3, r0
 800895c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800895e:	7bfb      	ldrb	r3, [r7, #15]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d11c      	bne.n	800899e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	69db      	ldr	r3, [r3, #28]
 8008968:	4619      	mov	r1, r3
 800896a:	68b8      	ldr	r0, [r7, #8]
 800896c:	f7ff f9f2 	bl	8007d54 <move_window>
 8008970:	4603      	mov	r3, r0
 8008972:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008974:	7bfb      	ldrb	r3, [r7, #15]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d111      	bne.n	800899e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a1b      	ldr	r3, [r3, #32]
 800897e:	2220      	movs	r2, #32
 8008980:	2100      	movs	r1, #0
 8008982:	4618      	mov	r0, r3
 8008984:	f7fe ffd9 	bl	800793a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6a18      	ldr	r0, [r3, #32]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	3324      	adds	r3, #36	; 0x24
 8008990:	220b      	movs	r2, #11
 8008992:	4619      	mov	r1, r3
 8008994:	f7fe ffb0 	bl	80078f8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	2201      	movs	r2, #1
 800899c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800899e:	7bfb      	ldrb	r3, [r7, #15]
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3710      	adds	r7, #16
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b086      	sub	sp, #24
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	2200      	movs	r2, #0
 80089b6:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	69db      	ldr	r3, [r3, #28]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d04e      	beq.n	8008a5e <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 80089c0:	2300      	movs	r3, #0
 80089c2:	613b      	str	r3, [r7, #16]
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 80089c8:	e021      	b.n	8008a0e <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a1a      	ldr	r2, [r3, #32]
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	1c59      	adds	r1, r3, #1
 80089d2:	6179      	str	r1, [r7, #20]
 80089d4:	4413      	add	r3, r2
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 80089da:	7bfb      	ldrb	r3, [r7, #15]
 80089dc:	2b20      	cmp	r3, #32
 80089de:	d100      	bne.n	80089e2 <get_fileinfo+0x3a>
 80089e0:	e015      	b.n	8008a0e <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80089e2:	7bfb      	ldrb	r3, [r7, #15]
 80089e4:	2b05      	cmp	r3, #5
 80089e6:	d101      	bne.n	80089ec <get_fileinfo+0x44>
 80089e8:	23e5      	movs	r3, #229	; 0xe5
 80089ea:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	2b09      	cmp	r3, #9
 80089f0:	d106      	bne.n	8008a00 <get_fileinfo+0x58>
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	1c5a      	adds	r2, r3, #1
 80089f6:	613a      	str	r2, [r7, #16]
 80089f8:	683a      	ldr	r2, [r7, #0]
 80089fa:	4413      	add	r3, r2
 80089fc:	222e      	movs	r2, #46	; 0x2e
 80089fe:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	1c5a      	adds	r2, r3, #1
 8008a04:	613a      	str	r2, [r7, #16]
 8008a06:	683a      	ldr	r2, [r7, #0]
 8008a08:	4413      	add	r3, r2
 8008a0a:	7bfa      	ldrb	r2, [r7, #15]
 8008a0c:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2b0a      	cmp	r3, #10
 8008a12:	d9da      	bls.n	80089ca <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8008a14:	683a      	ldr	r2, [r7, #0]
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	4413      	add	r3, r2
 8008a1a:	3309      	adds	r3, #9
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6a1b      	ldr	r3, [r3, #32]
 8008a24:	7ada      	ldrb	r2, [r3, #11]
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a1b      	ldr	r3, [r3, #32]
 8008a2e:	331c      	adds	r3, #28
 8008a30:	4618      	mov	r0, r3
 8008a32:	f7fe fef7 	bl	8007824 <ld_dword>
 8008a36:	4602      	mov	r2, r0
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6a1b      	ldr	r3, [r3, #32]
 8008a40:	3316      	adds	r3, #22
 8008a42:	4618      	mov	r0, r3
 8008a44:	f7fe feee 	bl	8007824 <ld_dword>
 8008a48:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	80da      	strh	r2, [r3, #6]
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	0c1b      	lsrs	r3, r3, #16
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	809a      	strh	r2, [r3, #4]
 8008a5c:	e000      	b.n	8008a60 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8008a5e:	bf00      	nop
}
 8008a60:	3718      	adds	r7, #24
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
	...

08008a68 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b088      	sub	sp, #32
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	60fb      	str	r3, [r7, #12]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	3324      	adds	r3, #36	; 0x24
 8008a7c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008a7e:	220b      	movs	r2, #11
 8008a80:	2120      	movs	r1, #32
 8008a82:	68b8      	ldr	r0, [r7, #8]
 8008a84:	f7fe ff59 	bl	800793a <mem_set>
	si = i = 0; ni = 8;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	613b      	str	r3, [r7, #16]
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	61fb      	str	r3, [r7, #28]
 8008a90:	2308      	movs	r3, #8
 8008a92:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	1c5a      	adds	r2, r3, #1
 8008a98:	61fa      	str	r2, [r7, #28]
 8008a9a:	68fa      	ldr	r2, [r7, #12]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	781b      	ldrb	r3, [r3, #0]
 8008aa0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008aa2:	7efb      	ldrb	r3, [r7, #27]
 8008aa4:	2b20      	cmp	r3, #32
 8008aa6:	d94e      	bls.n	8008b46 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008aa8:	7efb      	ldrb	r3, [r7, #27]
 8008aaa:	2b2f      	cmp	r3, #47	; 0x2f
 8008aac:	d006      	beq.n	8008abc <create_name+0x54>
 8008aae:	7efb      	ldrb	r3, [r7, #27]
 8008ab0:	2b5c      	cmp	r3, #92	; 0x5c
 8008ab2:	d110      	bne.n	8008ad6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008ab4:	e002      	b.n	8008abc <create_name+0x54>
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	3301      	adds	r3, #1
 8008aba:	61fb      	str	r3, [r7, #28]
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	69fb      	ldr	r3, [r7, #28]
 8008ac0:	4413      	add	r3, r2
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	2b2f      	cmp	r3, #47	; 0x2f
 8008ac6:	d0f6      	beq.n	8008ab6 <create_name+0x4e>
 8008ac8:	68fa      	ldr	r2, [r7, #12]
 8008aca:	69fb      	ldr	r3, [r7, #28]
 8008acc:	4413      	add	r3, r2
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	2b5c      	cmp	r3, #92	; 0x5c
 8008ad2:	d0f0      	beq.n	8008ab6 <create_name+0x4e>
			break;
 8008ad4:	e038      	b.n	8008b48 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008ad6:	7efb      	ldrb	r3, [r7, #27]
 8008ad8:	2b2e      	cmp	r3, #46	; 0x2e
 8008ada:	d003      	beq.n	8008ae4 <create_name+0x7c>
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d30c      	bcc.n	8008afe <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	2b0b      	cmp	r3, #11
 8008ae8:	d002      	beq.n	8008af0 <create_name+0x88>
 8008aea:	7efb      	ldrb	r3, [r7, #27]
 8008aec:	2b2e      	cmp	r3, #46	; 0x2e
 8008aee:	d001      	beq.n	8008af4 <create_name+0x8c>
 8008af0:	2306      	movs	r3, #6
 8008af2:	e044      	b.n	8008b7e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008af4:	2308      	movs	r3, #8
 8008af6:	613b      	str	r3, [r7, #16]
 8008af8:	230b      	movs	r3, #11
 8008afa:	617b      	str	r3, [r7, #20]
			continue;
 8008afc:	e022      	b.n	8008b44 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8008afe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	da04      	bge.n	8008b10 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008b06:	7efb      	ldrb	r3, [r7, #27]
 8008b08:	3b80      	subs	r3, #128	; 0x80
 8008b0a:	4a1f      	ldr	r2, [pc, #124]	; (8008b88 <create_name+0x120>)
 8008b0c:	5cd3      	ldrb	r3, [r2, r3]
 8008b0e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008b10:	7efb      	ldrb	r3, [r7, #27]
 8008b12:	4619      	mov	r1, r3
 8008b14:	481d      	ldr	r0, [pc, #116]	; (8008b8c <create_name+0x124>)
 8008b16:	f7fe ff52 	bl	80079be <chk_chr>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d001      	beq.n	8008b24 <create_name+0xbc>
 8008b20:	2306      	movs	r3, #6
 8008b22:	e02c      	b.n	8008b7e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008b24:	7efb      	ldrb	r3, [r7, #27]
 8008b26:	2b60      	cmp	r3, #96	; 0x60
 8008b28:	d905      	bls.n	8008b36 <create_name+0xce>
 8008b2a:	7efb      	ldrb	r3, [r7, #27]
 8008b2c:	2b7a      	cmp	r3, #122	; 0x7a
 8008b2e:	d802      	bhi.n	8008b36 <create_name+0xce>
 8008b30:	7efb      	ldrb	r3, [r7, #27]
 8008b32:	3b20      	subs	r3, #32
 8008b34:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	1c5a      	adds	r2, r3, #1
 8008b3a:	613a      	str	r2, [r7, #16]
 8008b3c:	68ba      	ldr	r2, [r7, #8]
 8008b3e:	4413      	add	r3, r2
 8008b40:	7efa      	ldrb	r2, [r7, #27]
 8008b42:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008b44:	e7a6      	b.n	8008a94 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008b46:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008b48:	68fa      	ldr	r2, [r7, #12]
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	441a      	add	r2, r3
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d101      	bne.n	8008b5c <create_name+0xf4>
 8008b58:	2306      	movs	r3, #6
 8008b5a:	e010      	b.n	8008b7e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	781b      	ldrb	r3, [r3, #0]
 8008b60:	2be5      	cmp	r3, #229	; 0xe5
 8008b62:	d102      	bne.n	8008b6a <create_name+0x102>
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	2205      	movs	r2, #5
 8008b68:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008b6a:	7efb      	ldrb	r3, [r7, #27]
 8008b6c:	2b20      	cmp	r3, #32
 8008b6e:	d801      	bhi.n	8008b74 <create_name+0x10c>
 8008b70:	2204      	movs	r2, #4
 8008b72:	e000      	b.n	8008b76 <create_name+0x10e>
 8008b74:	2200      	movs	r2, #0
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	330b      	adds	r3, #11
 8008b7a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008b7c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3720      	adds	r7, #32
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}
 8008b86:	bf00      	nop
 8008b88:	0800b40c 	.word	0x0800b40c
 8008b8c:	0800b020 	.word	0x0800b020

08008b90 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b086      	sub	sp, #24
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008ba4:	e002      	b.n	8008bac <follow_path+0x1c>
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	3301      	adds	r3, #1
 8008baa:	603b      	str	r3, [r7, #0]
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	2b2f      	cmp	r3, #47	; 0x2f
 8008bb2:	d0f8      	beq.n	8008ba6 <follow_path+0x16>
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	2b5c      	cmp	r3, #92	; 0x5c
 8008bba:	d0f4      	beq.n	8008ba6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	2b1f      	cmp	r3, #31
 8008bc8:	d80a      	bhi.n	8008be0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2280      	movs	r2, #128	; 0x80
 8008bce:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008bd2:	2100      	movs	r1, #0
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f7ff fc3d 	bl	8008454 <dir_sdi>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	75fb      	strb	r3, [r7, #23]
 8008bde:	e043      	b.n	8008c68 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008be0:	463b      	mov	r3, r7
 8008be2:	4619      	mov	r1, r3
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f7ff ff3f 	bl	8008a68 <create_name>
 8008bea:	4603      	mov	r3, r0
 8008bec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008bee:	7dfb      	ldrb	r3, [r7, #23]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d134      	bne.n	8008c5e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f7ff fe50 	bl	800889a <dir_find>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008c04:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008c06:	7dfb      	ldrb	r3, [r7, #23]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00a      	beq.n	8008c22 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008c0c:	7dfb      	ldrb	r3, [r7, #23]
 8008c0e:	2b04      	cmp	r3, #4
 8008c10:	d127      	bne.n	8008c62 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008c12:	7afb      	ldrb	r3, [r7, #11]
 8008c14:	f003 0304 	and.w	r3, r3, #4
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d122      	bne.n	8008c62 <follow_path+0xd2>
 8008c1c:	2305      	movs	r3, #5
 8008c1e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008c20:	e01f      	b.n	8008c62 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008c22:	7afb      	ldrb	r3, [r7, #11]
 8008c24:	f003 0304 	and.w	r3, r3, #4
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d11c      	bne.n	8008c66 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	799b      	ldrb	r3, [r3, #6]
 8008c30:	f003 0310 	and.w	r3, r3, #16
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d102      	bne.n	8008c3e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008c38:	2305      	movs	r3, #5
 8008c3a:	75fb      	strb	r3, [r7, #23]
 8008c3c:	e014      	b.n	8008c68 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	695b      	ldr	r3, [r3, #20]
 8008c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c4c:	4413      	add	r3, r2
 8008c4e:	4619      	mov	r1, r3
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f7ff fd86 	bl	8008762 <ld_clust>
 8008c56:	4602      	mov	r2, r0
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008c5c:	e7c0      	b.n	8008be0 <follow_path+0x50>
			if (res != FR_OK) break;
 8008c5e:	bf00      	nop
 8008c60:	e002      	b.n	8008c68 <follow_path+0xd8>
				break;
 8008c62:	bf00      	nop
 8008c64:	e000      	b.n	8008c68 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008c66:	bf00      	nop
			}
		}
	}

	return res;
 8008c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3718      	adds	r7, #24
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}

08008c72 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008c72:	b480      	push	{r7}
 8008c74:	b087      	sub	sp, #28
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c7e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d031      	beq.n	8008cec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	617b      	str	r3, [r7, #20]
 8008c8e:	e002      	b.n	8008c96 <get_ldnumber+0x24>
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	3301      	adds	r3, #1
 8008c94:	617b      	str	r3, [r7, #20]
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	2b20      	cmp	r3, #32
 8008c9c:	d903      	bls.n	8008ca6 <get_ldnumber+0x34>
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	781b      	ldrb	r3, [r3, #0]
 8008ca2:	2b3a      	cmp	r3, #58	; 0x3a
 8008ca4:	d1f4      	bne.n	8008c90 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	781b      	ldrb	r3, [r3, #0]
 8008caa:	2b3a      	cmp	r3, #58	; 0x3a
 8008cac:	d11c      	bne.n	8008ce8 <get_ldnumber+0x76>
			tp = *path;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	1c5a      	adds	r2, r3, #1
 8008cb8:	60fa      	str	r2, [r7, #12]
 8008cba:	781b      	ldrb	r3, [r3, #0]
 8008cbc:	3b30      	subs	r3, #48	; 0x30
 8008cbe:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	2b09      	cmp	r3, #9
 8008cc4:	d80e      	bhi.n	8008ce4 <get_ldnumber+0x72>
 8008cc6:	68fa      	ldr	r2, [r7, #12]
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	d10a      	bne.n	8008ce4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d107      	bne.n	8008ce4 <get_ldnumber+0x72>
					vol = (int)i;
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	3301      	adds	r3, #1
 8008cdc:	617b      	str	r3, [r7, #20]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	697a      	ldr	r2, [r7, #20]
 8008ce2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	e002      	b.n	8008cee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008ce8:	2300      	movs	r3, #0
 8008cea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008cec:	693b      	ldr	r3, [r7, #16]
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	371c      	adds	r7, #28
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr
	...

08008cfc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b082      	sub	sp, #8
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	70da      	strb	r2, [r3, #3]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d12:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008d14:	6839      	ldr	r1, [r7, #0]
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f7ff f81c 	bl	8007d54 <move_window>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d001      	beq.n	8008d26 <check_fs+0x2a>
 8008d22:	2304      	movs	r3, #4
 8008d24:	e038      	b.n	8008d98 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	3330      	adds	r3, #48	; 0x30
 8008d2a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f7fe fd60 	bl	80077f4 <ld_word>
 8008d34:	4603      	mov	r3, r0
 8008d36:	461a      	mov	r2, r3
 8008d38:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d001      	beq.n	8008d44 <check_fs+0x48>
 8008d40:	2303      	movs	r3, #3
 8008d42:	e029      	b.n	8008d98 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008d4a:	2be9      	cmp	r3, #233	; 0xe9
 8008d4c:	d009      	beq.n	8008d62 <check_fs+0x66>
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008d54:	2beb      	cmp	r3, #235	; 0xeb
 8008d56:	d11e      	bne.n	8008d96 <check_fs+0x9a>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008d5e:	2b90      	cmp	r3, #144	; 0x90
 8008d60:	d119      	bne.n	8008d96 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	3330      	adds	r3, #48	; 0x30
 8008d66:	3336      	adds	r3, #54	; 0x36
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f7fe fd5b 	bl	8007824 <ld_dword>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008d74:	4a0a      	ldr	r2, [pc, #40]	; (8008da0 <check_fs+0xa4>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d101      	bne.n	8008d7e <check_fs+0x82>
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	e00c      	b.n	8008d98 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	3330      	adds	r3, #48	; 0x30
 8008d82:	3352      	adds	r3, #82	; 0x52
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7fe fd4d 	bl	8007824 <ld_dword>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	4a05      	ldr	r2, [pc, #20]	; (8008da4 <check_fs+0xa8>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d101      	bne.n	8008d96 <check_fs+0x9a>
 8008d92:	2300      	movs	r3, #0
 8008d94:	e000      	b.n	8008d98 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008d96:	2302      	movs	r3, #2
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3708      	adds	r7, #8
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}
 8008da0:	00544146 	.word	0x00544146
 8008da4:	33544146 	.word	0x33544146

08008da8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b096      	sub	sp, #88	; 0x58
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	4613      	mov	r3, r2
 8008db4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	2200      	movs	r2, #0
 8008dba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f7ff ff58 	bl	8008c72 <get_ldnumber>
 8008dc2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008dc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	da01      	bge.n	8008dce <find_volume+0x26>
 8008dca:	230b      	movs	r3, #11
 8008dcc:	e22d      	b.n	800922a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008dce:	4aa1      	ldr	r2, [pc, #644]	; (8009054 <find_volume+0x2ac>)
 8008dd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008dd6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d101      	bne.n	8008de2 <find_volume+0x3a>
 8008dde:	230c      	movs	r3, #12
 8008de0:	e223      	b.n	800922a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008de6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008de8:	79fb      	ldrb	r3, [r7, #7]
 8008dea:	f023 0301 	bic.w	r3, r3, #1
 8008dee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008df2:	781b      	ldrb	r3, [r3, #0]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d01a      	beq.n	8008e2e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dfa:	785b      	ldrb	r3, [r3, #1]
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f7fe fc5b 	bl	80076b8 <disk_status>
 8008e02:	4603      	mov	r3, r0
 8008e04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008e08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e0c:	f003 0301 	and.w	r3, r3, #1
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d10c      	bne.n	8008e2e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008e14:	79fb      	ldrb	r3, [r7, #7]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d007      	beq.n	8008e2a <find_volume+0x82>
 8008e1a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e1e:	f003 0304 	and.w	r3, r3, #4
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d001      	beq.n	8008e2a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008e26:	230a      	movs	r3, #10
 8008e28:	e1ff      	b.n	800922a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	e1fd      	b.n	800922a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e30:	2200      	movs	r2, #0
 8008e32:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e36:	b2da      	uxtb	r2, r3
 8008e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e3a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e3e:	785b      	ldrb	r3, [r3, #1]
 8008e40:	4618      	mov	r0, r3
 8008e42:	f7fe fc53 	bl	80076ec <disk_initialize>
 8008e46:	4603      	mov	r3, r0
 8008e48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008e4c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e50:	f003 0301 	and.w	r3, r3, #1
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d001      	beq.n	8008e5c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008e58:	2303      	movs	r3, #3
 8008e5a:	e1e6      	b.n	800922a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008e5c:	79fb      	ldrb	r3, [r7, #7]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d007      	beq.n	8008e72 <find_volume+0xca>
 8008e62:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e66:	f003 0304 	and.w	r3, r3, #4
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d001      	beq.n	8008e72 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008e6e:	230a      	movs	r3, #10
 8008e70:	e1db      	b.n	800922a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008e72:	2300      	movs	r3, #0
 8008e74:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008e76:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008e78:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008e7a:	f7ff ff3f 	bl	8008cfc <check_fs>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008e84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d149      	bne.n	8008f20 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	643b      	str	r3, [r7, #64]	; 0x40
 8008e90:	e01e      	b.n	8008ed0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e94:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008e98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e9a:	011b      	lsls	r3, r3, #4
 8008e9c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008ea0:	4413      	add	r3, r2
 8008ea2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea6:	3304      	adds	r3, #4
 8008ea8:	781b      	ldrb	r3, [r3, #0]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d006      	beq.n	8008ebc <find_volume+0x114>
 8008eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb0:	3308      	adds	r3, #8
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f7fe fcb6 	bl	8007824 <ld_dword>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	e000      	b.n	8008ebe <find_volume+0x116>
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ec0:	009b      	lsls	r3, r3, #2
 8008ec2:	3358      	adds	r3, #88	; 0x58
 8008ec4:	443b      	add	r3, r7
 8008ec6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008eca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ecc:	3301      	adds	r3, #1
 8008ece:	643b      	str	r3, [r7, #64]	; 0x40
 8008ed0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ed2:	2b03      	cmp	r3, #3
 8008ed4:	d9dd      	bls.n	8008e92 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008eda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d002      	beq.n	8008ee6 <find_volume+0x13e>
 8008ee0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008ee6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	3358      	adds	r3, #88	; 0x58
 8008eec:	443b      	add	r3, r7
 8008eee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008ef2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008ef4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d005      	beq.n	8008f06 <find_volume+0x15e>
 8008efa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008efc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008efe:	f7ff fefd 	bl	8008cfc <check_fs>
 8008f02:	4603      	mov	r3, r0
 8008f04:	e000      	b.n	8008f08 <find_volume+0x160>
 8008f06:	2303      	movs	r3, #3
 8008f08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008f0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d905      	bls.n	8008f20 <find_volume+0x178>
 8008f14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f16:	3301      	adds	r3, #1
 8008f18:	643b      	str	r3, [r7, #64]	; 0x40
 8008f1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f1c:	2b03      	cmp	r3, #3
 8008f1e:	d9e2      	bls.n	8008ee6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008f20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f24:	2b04      	cmp	r3, #4
 8008f26:	d101      	bne.n	8008f2c <find_volume+0x184>
 8008f28:	2301      	movs	r3, #1
 8008f2a:	e17e      	b.n	800922a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008f2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d901      	bls.n	8008f38 <find_volume+0x190>
 8008f34:	230d      	movs	r3, #13
 8008f36:	e178      	b.n	800922a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f3a:	3330      	adds	r3, #48	; 0x30
 8008f3c:	330b      	adds	r3, #11
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f7fe fc58 	bl	80077f4 <ld_word>
 8008f44:	4603      	mov	r3, r0
 8008f46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f4a:	d001      	beq.n	8008f50 <find_volume+0x1a8>
 8008f4c:	230d      	movs	r3, #13
 8008f4e:	e16c      	b.n	800922a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f52:	3330      	adds	r3, #48	; 0x30
 8008f54:	3316      	adds	r3, #22
 8008f56:	4618      	mov	r0, r3
 8008f58:	f7fe fc4c 	bl	80077f4 <ld_word>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d106      	bne.n	8008f74 <find_volume+0x1cc>
 8008f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f68:	3330      	adds	r3, #48	; 0x30
 8008f6a:	3324      	adds	r3, #36	; 0x24
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f7fe fc59 	bl	8007824 <ld_dword>
 8008f72:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f76:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008f78:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f7c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8008f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f82:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f86:	789b      	ldrb	r3, [r3, #2]
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d005      	beq.n	8008f98 <find_volume+0x1f0>
 8008f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8e:	789b      	ldrb	r3, [r3, #2]
 8008f90:	2b02      	cmp	r3, #2
 8008f92:	d001      	beq.n	8008f98 <find_volume+0x1f0>
 8008f94:	230d      	movs	r3, #13
 8008f96:	e148      	b.n	800922a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f9a:	789b      	ldrb	r3, [r3, #2]
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fa0:	fb02 f303 	mul.w	r3, r2, r3
 8008fa4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fac:	b29a      	uxth	r2, r3
 8008fae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb4:	895b      	ldrh	r3, [r3, #10]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d008      	beq.n	8008fcc <find_volume+0x224>
 8008fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fbc:	895b      	ldrh	r3, [r3, #10]
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc2:	895b      	ldrh	r3, [r3, #10]
 8008fc4:	3b01      	subs	r3, #1
 8008fc6:	4013      	ands	r3, r2
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d001      	beq.n	8008fd0 <find_volume+0x228>
 8008fcc:	230d      	movs	r3, #13
 8008fce:	e12c      	b.n	800922a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd2:	3330      	adds	r3, #48	; 0x30
 8008fd4:	3311      	adds	r3, #17
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f7fe fc0c 	bl	80077f4 <ld_word>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	461a      	mov	r2, r3
 8008fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fe2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fe6:	891b      	ldrh	r3, [r3, #8]
 8008fe8:	f003 030f 	and.w	r3, r3, #15
 8008fec:	b29b      	uxth	r3, r3
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d001      	beq.n	8008ff6 <find_volume+0x24e>
 8008ff2:	230d      	movs	r3, #13
 8008ff4:	e119      	b.n	800922a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ff8:	3330      	adds	r3, #48	; 0x30
 8008ffa:	3313      	adds	r3, #19
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f7fe fbf9 	bl	80077f4 <ld_word>
 8009002:	4603      	mov	r3, r0
 8009004:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009006:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009008:	2b00      	cmp	r3, #0
 800900a:	d106      	bne.n	800901a <find_volume+0x272>
 800900c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800900e:	3330      	adds	r3, #48	; 0x30
 8009010:	3320      	adds	r3, #32
 8009012:	4618      	mov	r0, r3
 8009014:	f7fe fc06 	bl	8007824 <ld_dword>
 8009018:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800901a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800901c:	3330      	adds	r3, #48	; 0x30
 800901e:	330e      	adds	r3, #14
 8009020:	4618      	mov	r0, r3
 8009022:	f7fe fbe7 	bl	80077f4 <ld_word>
 8009026:	4603      	mov	r3, r0
 8009028:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800902a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800902c:	2b00      	cmp	r3, #0
 800902e:	d101      	bne.n	8009034 <find_volume+0x28c>
 8009030:	230d      	movs	r3, #13
 8009032:	e0fa      	b.n	800922a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009034:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009036:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009038:	4413      	add	r3, r2
 800903a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800903c:	8912      	ldrh	r2, [r2, #8]
 800903e:	0912      	lsrs	r2, r2, #4
 8009040:	b292      	uxth	r2, r2
 8009042:	4413      	add	r3, r2
 8009044:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009046:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800904a:	429a      	cmp	r2, r3
 800904c:	d204      	bcs.n	8009058 <find_volume+0x2b0>
 800904e:	230d      	movs	r3, #13
 8009050:	e0eb      	b.n	800922a <find_volume+0x482>
 8009052:	bf00      	nop
 8009054:	20001d78 	.word	0x20001d78
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009058:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800905a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800905c:	1ad3      	subs	r3, r2, r3
 800905e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009060:	8952      	ldrh	r2, [r2, #10]
 8009062:	fbb3 f3f2 	udiv	r3, r3, r2
 8009066:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906a:	2b00      	cmp	r3, #0
 800906c:	d101      	bne.n	8009072 <find_volume+0x2ca>
 800906e:	230d      	movs	r3, #13
 8009070:	e0db      	b.n	800922a <find_volume+0x482>
		fmt = FS_FAT32;
 8009072:	2303      	movs	r3, #3
 8009074:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800907a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800907e:	4293      	cmp	r3, r2
 8009080:	d802      	bhi.n	8009088 <find_volume+0x2e0>
 8009082:	2302      	movs	r3, #2
 8009084:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800908a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800908e:	4293      	cmp	r3, r2
 8009090:	d802      	bhi.n	8009098 <find_volume+0x2f0>
 8009092:	2301      	movs	r3, #1
 8009094:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800909a:	1c9a      	adds	r2, r3, #2
 800909c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800909e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80090a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090a2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80090a4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80090a6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80090a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090aa:	441a      	add	r2, r3
 80090ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ae:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80090b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80090b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090b4:	441a      	add	r2, r3
 80090b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090b8:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80090ba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80090be:	2b03      	cmp	r3, #3
 80090c0:	d11e      	bne.n	8009100 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80090c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090c4:	3330      	adds	r3, #48	; 0x30
 80090c6:	332a      	adds	r3, #42	; 0x2a
 80090c8:	4618      	mov	r0, r3
 80090ca:	f7fe fb93 	bl	80077f4 <ld_word>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d001      	beq.n	80090d8 <find_volume+0x330>
 80090d4:	230d      	movs	r3, #13
 80090d6:	e0a8      	b.n	800922a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80090d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090da:	891b      	ldrh	r3, [r3, #8]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d001      	beq.n	80090e4 <find_volume+0x33c>
 80090e0:	230d      	movs	r3, #13
 80090e2:	e0a2      	b.n	800922a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80090e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090e6:	3330      	adds	r3, #48	; 0x30
 80090e8:	332c      	adds	r3, #44	; 0x2c
 80090ea:	4618      	mov	r0, r3
 80090ec:	f7fe fb9a 	bl	8007824 <ld_dword>
 80090f0:	4602      	mov	r2, r0
 80090f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f4:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80090f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f8:	695b      	ldr	r3, [r3, #20]
 80090fa:	009b      	lsls	r3, r3, #2
 80090fc:	647b      	str	r3, [r7, #68]	; 0x44
 80090fe:	e01f      	b.n	8009140 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009102:	891b      	ldrh	r3, [r3, #8]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d101      	bne.n	800910c <find_volume+0x364>
 8009108:	230d      	movs	r3, #13
 800910a:	e08e      	b.n	800922a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800910c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800910e:	6a1a      	ldr	r2, [r3, #32]
 8009110:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009112:	441a      	add	r2, r3
 8009114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009116:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009118:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800911c:	2b02      	cmp	r3, #2
 800911e:	d103      	bne.n	8009128 <find_volume+0x380>
 8009120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009122:	695b      	ldr	r3, [r3, #20]
 8009124:	005b      	lsls	r3, r3, #1
 8009126:	e00a      	b.n	800913e <find_volume+0x396>
 8009128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800912a:	695a      	ldr	r2, [r3, #20]
 800912c:	4613      	mov	r3, r2
 800912e:	005b      	lsls	r3, r3, #1
 8009130:	4413      	add	r3, r2
 8009132:	085a      	lsrs	r2, r3, #1
 8009134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009136:	695b      	ldr	r3, [r3, #20]
 8009138:	f003 0301 	and.w	r3, r3, #1
 800913c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800913e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009142:	699a      	ldr	r2, [r3, #24]
 8009144:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009146:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800914a:	0a5b      	lsrs	r3, r3, #9
 800914c:	429a      	cmp	r2, r3
 800914e:	d201      	bcs.n	8009154 <find_volume+0x3ac>
 8009150:	230d      	movs	r3, #13
 8009152:	e06a      	b.n	800922a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009156:	f04f 32ff 	mov.w	r2, #4294967295
 800915a:	611a      	str	r2, [r3, #16]
 800915c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915e:	691a      	ldr	r2, [r3, #16]
 8009160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009162:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009166:	2280      	movs	r2, #128	; 0x80
 8009168:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800916a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800916e:	2b03      	cmp	r3, #3
 8009170:	d149      	bne.n	8009206 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009174:	3330      	adds	r3, #48	; 0x30
 8009176:	3330      	adds	r3, #48	; 0x30
 8009178:	4618      	mov	r0, r3
 800917a:	f7fe fb3b 	bl	80077f4 <ld_word>
 800917e:	4603      	mov	r3, r0
 8009180:	2b01      	cmp	r3, #1
 8009182:	d140      	bne.n	8009206 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009184:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009186:	3301      	adds	r3, #1
 8009188:	4619      	mov	r1, r3
 800918a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800918c:	f7fe fde2 	bl	8007d54 <move_window>
 8009190:	4603      	mov	r3, r0
 8009192:	2b00      	cmp	r3, #0
 8009194:	d137      	bne.n	8009206 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009198:	2200      	movs	r2, #0
 800919a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800919c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800919e:	3330      	adds	r3, #48	; 0x30
 80091a0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80091a4:	4618      	mov	r0, r3
 80091a6:	f7fe fb25 	bl	80077f4 <ld_word>
 80091aa:	4603      	mov	r3, r0
 80091ac:	461a      	mov	r2, r3
 80091ae:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d127      	bne.n	8009206 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80091b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091b8:	3330      	adds	r3, #48	; 0x30
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7fe fb32 	bl	8007824 <ld_dword>
 80091c0:	4603      	mov	r3, r0
 80091c2:	4a1c      	ldr	r2, [pc, #112]	; (8009234 <find_volume+0x48c>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d11e      	bne.n	8009206 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80091c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ca:	3330      	adds	r3, #48	; 0x30
 80091cc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80091d0:	4618      	mov	r0, r3
 80091d2:	f7fe fb27 	bl	8007824 <ld_dword>
 80091d6:	4603      	mov	r3, r0
 80091d8:	4a17      	ldr	r2, [pc, #92]	; (8009238 <find_volume+0x490>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d113      	bne.n	8009206 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80091de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091e0:	3330      	adds	r3, #48	; 0x30
 80091e2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7fe fb1c 	bl	8007824 <ld_dword>
 80091ec:	4602      	mov	r2, r0
 80091ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80091f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f4:	3330      	adds	r3, #48	; 0x30
 80091f6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80091fa:	4618      	mov	r0, r3
 80091fc:	f7fe fb12 	bl	8007824 <ld_dword>
 8009200:	4602      	mov	r2, r0
 8009202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009204:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009208:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800920c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800920e:	4b0b      	ldr	r3, [pc, #44]	; (800923c <find_volume+0x494>)
 8009210:	881b      	ldrh	r3, [r3, #0]
 8009212:	3301      	adds	r3, #1
 8009214:	b29a      	uxth	r2, r3
 8009216:	4b09      	ldr	r3, [pc, #36]	; (800923c <find_volume+0x494>)
 8009218:	801a      	strh	r2, [r3, #0]
 800921a:	4b08      	ldr	r3, [pc, #32]	; (800923c <find_volume+0x494>)
 800921c:	881a      	ldrh	r2, [r3, #0]
 800921e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009220:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009222:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009224:	f7fe fd2e 	bl	8007c84 <clear_lock>
#endif
	return FR_OK;
 8009228:	2300      	movs	r3, #0
}
 800922a:	4618      	mov	r0, r3
 800922c:	3758      	adds	r7, #88	; 0x58
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}
 8009232:	bf00      	nop
 8009234:	41615252 	.word	0x41615252
 8009238:	61417272 	.word	0x61417272
 800923c:	20001d7c 	.word	0x20001d7c

08009240 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b084      	sub	sp, #16
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800924a:	2309      	movs	r3, #9
 800924c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d01c      	beq.n	800928e <validate+0x4e>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d018      	beq.n	800928e <validate+0x4e>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d013      	beq.n	800928e <validate+0x4e>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	889a      	ldrh	r2, [r3, #4]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	88db      	ldrh	r3, [r3, #6]
 8009270:	429a      	cmp	r2, r3
 8009272:	d10c      	bne.n	800928e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	785b      	ldrb	r3, [r3, #1]
 800927a:	4618      	mov	r0, r3
 800927c:	f7fe fa1c 	bl	80076b8 <disk_status>
 8009280:	4603      	mov	r3, r0
 8009282:	f003 0301 	and.w	r3, r3, #1
 8009286:	2b00      	cmp	r3, #0
 8009288:	d101      	bne.n	800928e <validate+0x4e>
			res = FR_OK;
 800928a:	2300      	movs	r3, #0
 800928c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800928e:	7bfb      	ldrb	r3, [r7, #15]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d102      	bne.n	800929a <validate+0x5a>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	e000      	b.n	800929c <validate+0x5c>
 800929a:	2300      	movs	r3, #0
 800929c:	683a      	ldr	r2, [r7, #0]
 800929e:	6013      	str	r3, [r2, #0]
	return res;
 80092a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3710      	adds	r7, #16
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}
	...

080092ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b088      	sub	sp, #32
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	60f8      	str	r0, [r7, #12]
 80092b4:	60b9      	str	r1, [r7, #8]
 80092b6:	4613      	mov	r3, r2
 80092b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80092be:	f107 0310 	add.w	r3, r7, #16
 80092c2:	4618      	mov	r0, r3
 80092c4:	f7ff fcd5 	bl	8008c72 <get_ldnumber>
 80092c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80092ca:	69fb      	ldr	r3, [r7, #28]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	da01      	bge.n	80092d4 <f_mount+0x28>
 80092d0:	230b      	movs	r3, #11
 80092d2:	e02b      	b.n	800932c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80092d4:	4a17      	ldr	r2, [pc, #92]	; (8009334 <f_mount+0x88>)
 80092d6:	69fb      	ldr	r3, [r7, #28]
 80092d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d005      	beq.n	80092f0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80092e4:	69b8      	ldr	r0, [r7, #24]
 80092e6:	f7fe fccd 	bl	8007c84 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80092ea:	69bb      	ldr	r3, [r7, #24]
 80092ec:	2200      	movs	r2, #0
 80092ee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d002      	beq.n	80092fc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2200      	movs	r2, #0
 80092fa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80092fc:	68fa      	ldr	r2, [r7, #12]
 80092fe:	490d      	ldr	r1, [pc, #52]	; (8009334 <f_mount+0x88>)
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d002      	beq.n	8009312 <f_mount+0x66>
 800930c:	79fb      	ldrb	r3, [r7, #7]
 800930e:	2b01      	cmp	r3, #1
 8009310:	d001      	beq.n	8009316 <f_mount+0x6a>
 8009312:	2300      	movs	r3, #0
 8009314:	e00a      	b.n	800932c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009316:	f107 010c 	add.w	r1, r7, #12
 800931a:	f107 0308 	add.w	r3, r7, #8
 800931e:	2200      	movs	r2, #0
 8009320:	4618      	mov	r0, r3
 8009322:	f7ff fd41 	bl	8008da8 <find_volume>
 8009326:	4603      	mov	r3, r0
 8009328:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800932a:	7dfb      	ldrb	r3, [r7, #23]
}
 800932c:	4618      	mov	r0, r3
 800932e:	3720      	adds	r7, #32
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}
 8009334:	20001d78 	.word	0x20001d78

08009338 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b098      	sub	sp, #96	; 0x60
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	4613      	mov	r3, r2
 8009344:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d101      	bne.n	8009350 <f_open+0x18>
 800934c:	2309      	movs	r3, #9
 800934e:	e1ad      	b.n	80096ac <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009350:	79fb      	ldrb	r3, [r7, #7]
 8009352:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009356:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009358:	79fa      	ldrb	r2, [r7, #7]
 800935a:	f107 0110 	add.w	r1, r7, #16
 800935e:	f107 0308 	add.w	r3, r7, #8
 8009362:	4618      	mov	r0, r3
 8009364:	f7ff fd20 	bl	8008da8 <find_volume>
 8009368:	4603      	mov	r3, r0
 800936a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800936e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009372:	2b00      	cmp	r3, #0
 8009374:	f040 8191 	bne.w	800969a <f_open+0x362>
		dj.obj.fs = fs;
 8009378:	693b      	ldr	r3, [r7, #16]
 800937a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800937c:	68ba      	ldr	r2, [r7, #8]
 800937e:	f107 0314 	add.w	r3, r7, #20
 8009382:	4611      	mov	r1, r2
 8009384:	4618      	mov	r0, r3
 8009386:	f7ff fc03 	bl	8008b90 <follow_path>
 800938a:	4603      	mov	r3, r0
 800938c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009390:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009394:	2b00      	cmp	r3, #0
 8009396:	d11a      	bne.n	80093ce <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009398:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800939c:	b25b      	sxtb	r3, r3
 800939e:	2b00      	cmp	r3, #0
 80093a0:	da03      	bge.n	80093aa <f_open+0x72>
				res = FR_INVALID_NAME;
 80093a2:	2306      	movs	r3, #6
 80093a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80093a8:	e011      	b.n	80093ce <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80093aa:	79fb      	ldrb	r3, [r7, #7]
 80093ac:	f023 0301 	bic.w	r3, r3, #1
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	bf14      	ite	ne
 80093b4:	2301      	movne	r3, #1
 80093b6:	2300      	moveq	r3, #0
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	461a      	mov	r2, r3
 80093bc:	f107 0314 	add.w	r3, r7, #20
 80093c0:	4611      	mov	r1, r2
 80093c2:	4618      	mov	r0, r3
 80093c4:	f7fe fb16 	bl	80079f4 <chk_lock>
 80093c8:	4603      	mov	r3, r0
 80093ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80093ce:	79fb      	ldrb	r3, [r7, #7]
 80093d0:	f003 031c 	and.w	r3, r3, #28
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d07f      	beq.n	80094d8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80093d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d017      	beq.n	8009410 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80093e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80093e4:	2b04      	cmp	r3, #4
 80093e6:	d10e      	bne.n	8009406 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80093e8:	f7fe fb60 	bl	8007aac <enq_lock>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d006      	beq.n	8009400 <f_open+0xc8>
 80093f2:	f107 0314 	add.w	r3, r7, #20
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7ff faa4 	bl	8008944 <dir_register>
 80093fc:	4603      	mov	r3, r0
 80093fe:	e000      	b.n	8009402 <f_open+0xca>
 8009400:	2312      	movs	r3, #18
 8009402:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009406:	79fb      	ldrb	r3, [r7, #7]
 8009408:	f043 0308 	orr.w	r3, r3, #8
 800940c:	71fb      	strb	r3, [r7, #7]
 800940e:	e010      	b.n	8009432 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009410:	7ebb      	ldrb	r3, [r7, #26]
 8009412:	f003 0311 	and.w	r3, r3, #17
 8009416:	2b00      	cmp	r3, #0
 8009418:	d003      	beq.n	8009422 <f_open+0xea>
					res = FR_DENIED;
 800941a:	2307      	movs	r3, #7
 800941c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009420:	e007      	b.n	8009432 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009422:	79fb      	ldrb	r3, [r7, #7]
 8009424:	f003 0304 	and.w	r3, r3, #4
 8009428:	2b00      	cmp	r3, #0
 800942a:	d002      	beq.n	8009432 <f_open+0xfa>
 800942c:	2308      	movs	r3, #8
 800942e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009432:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009436:	2b00      	cmp	r3, #0
 8009438:	d168      	bne.n	800950c <f_open+0x1d4>
 800943a:	79fb      	ldrb	r3, [r7, #7]
 800943c:	f003 0308 	and.w	r3, r3, #8
 8009440:	2b00      	cmp	r3, #0
 8009442:	d063      	beq.n	800950c <f_open+0x1d4>
				dw = GET_FATTIME();
 8009444:	f7fd fbf8 	bl	8006c38 <get_fattime>
 8009448:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800944a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800944c:	330e      	adds	r3, #14
 800944e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009450:	4618      	mov	r0, r3
 8009452:	f7fe fa25 	bl	80078a0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009458:	3316      	adds	r3, #22
 800945a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800945c:	4618      	mov	r0, r3
 800945e:	f7fe fa1f 	bl	80078a0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009464:	330b      	adds	r3, #11
 8009466:	2220      	movs	r2, #32
 8009468:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800946a:	693b      	ldr	r3, [r7, #16]
 800946c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800946e:	4611      	mov	r1, r2
 8009470:	4618      	mov	r0, r3
 8009472:	f7ff f976 	bl	8008762 <ld_clust>
 8009476:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800947c:	2200      	movs	r2, #0
 800947e:	4618      	mov	r0, r3
 8009480:	f7ff f98e 	bl	80087a0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009486:	331c      	adds	r3, #28
 8009488:	2100      	movs	r1, #0
 800948a:	4618      	mov	r0, r3
 800948c:	f7fe fa08 	bl	80078a0 <st_dword>
					fs->wflag = 1;
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	2201      	movs	r2, #1
 8009494:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009496:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009498:	2b00      	cmp	r3, #0
 800949a:	d037      	beq.n	800950c <f_open+0x1d4>
						dw = fs->winsect;
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094a0:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80094a2:	f107 0314 	add.w	r3, r7, #20
 80094a6:	2200      	movs	r2, #0
 80094a8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80094aa:	4618      	mov	r0, r3
 80094ac:	f7fe fea1 	bl	80081f2 <remove_chain>
 80094b0:	4603      	mov	r3, r0
 80094b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80094b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d126      	bne.n	800950c <f_open+0x1d4>
							res = move_window(fs, dw);
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7fe fc46 	bl	8007d54 <move_window>
 80094c8:	4603      	mov	r3, r0
 80094ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80094d2:	3a01      	subs	r2, #1
 80094d4:	60da      	str	r2, [r3, #12]
 80094d6:	e019      	b.n	800950c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80094d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d115      	bne.n	800950c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80094e0:	7ebb      	ldrb	r3, [r7, #26]
 80094e2:	f003 0310 	and.w	r3, r3, #16
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d003      	beq.n	80094f2 <f_open+0x1ba>
					res = FR_NO_FILE;
 80094ea:	2304      	movs	r3, #4
 80094ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80094f0:	e00c      	b.n	800950c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80094f2:	79fb      	ldrb	r3, [r7, #7]
 80094f4:	f003 0302 	and.w	r3, r3, #2
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d007      	beq.n	800950c <f_open+0x1d4>
 80094fc:	7ebb      	ldrb	r3, [r7, #26]
 80094fe:	f003 0301 	and.w	r3, r3, #1
 8009502:	2b00      	cmp	r3, #0
 8009504:	d002      	beq.n	800950c <f_open+0x1d4>
						res = FR_DENIED;
 8009506:	2307      	movs	r3, #7
 8009508:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800950c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009510:	2b00      	cmp	r3, #0
 8009512:	d128      	bne.n	8009566 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009514:	79fb      	ldrb	r3, [r7, #7]
 8009516:	f003 0308 	and.w	r3, r3, #8
 800951a:	2b00      	cmp	r3, #0
 800951c:	d003      	beq.n	8009526 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800951e:	79fb      	ldrb	r3, [r7, #7]
 8009520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009524:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800952e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009534:	79fb      	ldrb	r3, [r7, #7]
 8009536:	f023 0301 	bic.w	r3, r3, #1
 800953a:	2b00      	cmp	r3, #0
 800953c:	bf14      	ite	ne
 800953e:	2301      	movne	r3, #1
 8009540:	2300      	moveq	r3, #0
 8009542:	b2db      	uxtb	r3, r3
 8009544:	461a      	mov	r2, r3
 8009546:	f107 0314 	add.w	r3, r7, #20
 800954a:	4611      	mov	r1, r2
 800954c:	4618      	mov	r0, r3
 800954e:	f7fe facf 	bl	8007af0 <inc_lock>
 8009552:	4602      	mov	r2, r0
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	691b      	ldr	r3, [r3, #16]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d102      	bne.n	8009566 <f_open+0x22e>
 8009560:	2302      	movs	r3, #2
 8009562:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009566:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800956a:	2b00      	cmp	r3, #0
 800956c:	f040 8095 	bne.w	800969a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009570:	693b      	ldr	r3, [r7, #16]
 8009572:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009574:	4611      	mov	r1, r2
 8009576:	4618      	mov	r0, r3
 8009578:	f7ff f8f3 	bl	8008762 <ld_clust>
 800957c:	4602      	mov	r2, r0
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009584:	331c      	adds	r3, #28
 8009586:	4618      	mov	r0, r3
 8009588:	f7fe f94c 	bl	8007824 <ld_dword>
 800958c:	4602      	mov	r2, r0
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	2200      	movs	r2, #0
 8009596:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009598:	693a      	ldr	r2, [r7, #16]
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	88da      	ldrh	r2, [r3, #6]
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	79fa      	ldrb	r2, [r7, #7]
 80095aa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2200      	movs	r2, #0
 80095b6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	2200      	movs	r2, #0
 80095bc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	3330      	adds	r3, #48	; 0x30
 80095c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80095c6:	2100      	movs	r1, #0
 80095c8:	4618      	mov	r0, r3
 80095ca:	f7fe f9b6 	bl	800793a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80095ce:	79fb      	ldrb	r3, [r7, #7]
 80095d0:	f003 0320 	and.w	r3, r3, #32
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d060      	beq.n	800969a <f_open+0x362>
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d05c      	beq.n	800969a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	68da      	ldr	r2, [r3, #12]
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	895b      	ldrh	r3, [r3, #10]
 80095ec:	025b      	lsls	r3, r3, #9
 80095ee:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	68db      	ldr	r3, [r3, #12]
 80095fa:	657b      	str	r3, [r7, #84]	; 0x54
 80095fc:	e016      	b.n	800962c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009602:	4618      	mov	r0, r3
 8009604:	f7fe fc61 	bl	8007eca <get_fat>
 8009608:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800960a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800960c:	2b01      	cmp	r3, #1
 800960e:	d802      	bhi.n	8009616 <f_open+0x2de>
 8009610:	2302      	movs	r3, #2
 8009612:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009616:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800961c:	d102      	bne.n	8009624 <f_open+0x2ec>
 800961e:	2301      	movs	r3, #1
 8009620:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009624:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009626:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009628:	1ad3      	subs	r3, r2, r3
 800962a:	657b      	str	r3, [r7, #84]	; 0x54
 800962c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009630:	2b00      	cmp	r3, #0
 8009632:	d103      	bne.n	800963c <f_open+0x304>
 8009634:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009636:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009638:	429a      	cmp	r2, r3
 800963a:	d8e0      	bhi.n	80095fe <f_open+0x2c6>
				}
				fp->clust = clst;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009640:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009642:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009646:	2b00      	cmp	r3, #0
 8009648:	d127      	bne.n	800969a <f_open+0x362>
 800964a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800964c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009650:	2b00      	cmp	r3, #0
 8009652:	d022      	beq.n	800969a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009658:	4618      	mov	r0, r3
 800965a:	f7fe fc17 	bl	8007e8c <clust2sect>
 800965e:	6478      	str	r0, [r7, #68]	; 0x44
 8009660:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009662:	2b00      	cmp	r3, #0
 8009664:	d103      	bne.n	800966e <f_open+0x336>
						res = FR_INT_ERR;
 8009666:	2302      	movs	r3, #2
 8009668:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800966c:	e015      	b.n	800969a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800966e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009670:	0a5a      	lsrs	r2, r3, #9
 8009672:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009674:	441a      	add	r2, r3
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	7858      	ldrb	r0, [r3, #1]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6a1a      	ldr	r2, [r3, #32]
 8009688:	2301      	movs	r3, #1
 800968a:	f7fe f855 	bl	8007738 <disk_read>
 800968e:	4603      	mov	r3, r0
 8009690:	2b00      	cmp	r3, #0
 8009692:	d002      	beq.n	800969a <f_open+0x362>
 8009694:	2301      	movs	r3, #1
 8009696:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800969a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d002      	beq.n	80096a8 <f_open+0x370>
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2200      	movs	r2, #0
 80096a6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80096a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3760      	adds	r7, #96	; 0x60
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}

080096b4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b08e      	sub	sp, #56	; 0x38
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	60f8      	str	r0, [r7, #12]
 80096bc:	60b9      	str	r1, [r7, #8]
 80096be:	607a      	str	r2, [r7, #4]
 80096c0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	2200      	movs	r2, #0
 80096ca:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f107 0214 	add.w	r2, r7, #20
 80096d2:	4611      	mov	r1, r2
 80096d4:	4618      	mov	r0, r3
 80096d6:	f7ff fdb3 	bl	8009240 <validate>
 80096da:	4603      	mov	r3, r0
 80096dc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80096e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d107      	bne.n	80096f8 <f_read+0x44>
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	7d5b      	ldrb	r3, [r3, #21]
 80096ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80096f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d002      	beq.n	80096fe <f_read+0x4a>
 80096f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80096fc:	e115      	b.n	800992a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	7d1b      	ldrb	r3, [r3, #20]
 8009702:	f003 0301 	and.w	r3, r3, #1
 8009706:	2b00      	cmp	r3, #0
 8009708:	d101      	bne.n	800970e <f_read+0x5a>
 800970a:	2307      	movs	r3, #7
 800970c:	e10d      	b.n	800992a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	68da      	ldr	r2, [r3, #12]
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	699b      	ldr	r3, [r3, #24]
 8009716:	1ad3      	subs	r3, r2, r3
 8009718:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800971a:	687a      	ldr	r2, [r7, #4]
 800971c:	6a3b      	ldr	r3, [r7, #32]
 800971e:	429a      	cmp	r2, r3
 8009720:	f240 80fe 	bls.w	8009920 <f_read+0x26c>
 8009724:	6a3b      	ldr	r3, [r7, #32]
 8009726:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009728:	e0fa      	b.n	8009920 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	699b      	ldr	r3, [r3, #24]
 800972e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009732:	2b00      	cmp	r3, #0
 8009734:	f040 80c6 	bne.w	80098c4 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	699b      	ldr	r3, [r3, #24]
 800973c:	0a5b      	lsrs	r3, r3, #9
 800973e:	697a      	ldr	r2, [r7, #20]
 8009740:	8952      	ldrh	r2, [r2, #10]
 8009742:	3a01      	subs	r2, #1
 8009744:	4013      	ands	r3, r2
 8009746:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8009748:	69fb      	ldr	r3, [r7, #28]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d12f      	bne.n	80097ae <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	699b      	ldr	r3, [r3, #24]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d103      	bne.n	800975e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	633b      	str	r3, [r7, #48]	; 0x30
 800975c:	e013      	b.n	8009786 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009762:	2b00      	cmp	r3, #0
 8009764:	d007      	beq.n	8009776 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	699b      	ldr	r3, [r3, #24]
 800976a:	4619      	mov	r1, r3
 800976c:	68f8      	ldr	r0, [r7, #12]
 800976e:	f7fe fe3d 	bl	80083ec <clmt_clust>
 8009772:	6338      	str	r0, [r7, #48]	; 0x30
 8009774:	e007      	b.n	8009786 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8009776:	68fa      	ldr	r2, [r7, #12]
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	69db      	ldr	r3, [r3, #28]
 800977c:	4619      	mov	r1, r3
 800977e:	4610      	mov	r0, r2
 8009780:	f7fe fba3 	bl	8007eca <get_fat>
 8009784:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009788:	2b01      	cmp	r3, #1
 800978a:	d804      	bhi.n	8009796 <f_read+0xe2>
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2202      	movs	r2, #2
 8009790:	755a      	strb	r2, [r3, #21]
 8009792:	2302      	movs	r3, #2
 8009794:	e0c9      	b.n	800992a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800979c:	d104      	bne.n	80097a8 <f_read+0xf4>
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2201      	movs	r2, #1
 80097a2:	755a      	strb	r2, [r3, #21]
 80097a4:	2301      	movs	r3, #1
 80097a6:	e0c0      	b.n	800992a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097ac:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	69db      	ldr	r3, [r3, #28]
 80097b4:	4619      	mov	r1, r3
 80097b6:	4610      	mov	r0, r2
 80097b8:	f7fe fb68 	bl	8007e8c <clust2sect>
 80097bc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80097be:	69bb      	ldr	r3, [r7, #24]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d104      	bne.n	80097ce <f_read+0x11a>
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2202      	movs	r2, #2
 80097c8:	755a      	strb	r2, [r3, #21]
 80097ca:	2302      	movs	r3, #2
 80097cc:	e0ad      	b.n	800992a <f_read+0x276>
			sect += csect;
 80097ce:	69ba      	ldr	r2, [r7, #24]
 80097d0:	69fb      	ldr	r3, [r7, #28]
 80097d2:	4413      	add	r3, r2
 80097d4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	0a5b      	lsrs	r3, r3, #9
 80097da:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80097dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d039      	beq.n	8009856 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80097e2:	69fa      	ldr	r2, [r7, #28]
 80097e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e6:	4413      	add	r3, r2
 80097e8:	697a      	ldr	r2, [r7, #20]
 80097ea:	8952      	ldrh	r2, [r2, #10]
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d905      	bls.n	80097fc <f_read+0x148>
					cc = fs->csize - csect;
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	895b      	ldrh	r3, [r3, #10]
 80097f4:	461a      	mov	r2, r3
 80097f6:	69fb      	ldr	r3, [r7, #28]
 80097f8:	1ad3      	subs	r3, r2, r3
 80097fa:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80097fc:	697b      	ldr	r3, [r7, #20]
 80097fe:	7858      	ldrb	r0, [r3, #1]
 8009800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009802:	69ba      	ldr	r2, [r7, #24]
 8009804:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009806:	f7fd ff97 	bl	8007738 <disk_read>
 800980a:	4603      	mov	r3, r0
 800980c:	2b00      	cmp	r3, #0
 800980e:	d004      	beq.n	800981a <f_read+0x166>
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2201      	movs	r2, #1
 8009814:	755a      	strb	r2, [r3, #21]
 8009816:	2301      	movs	r3, #1
 8009818:	e087      	b.n	800992a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	7d1b      	ldrb	r3, [r3, #20]
 800981e:	b25b      	sxtb	r3, r3
 8009820:	2b00      	cmp	r3, #0
 8009822:	da14      	bge.n	800984e <f_read+0x19a>
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6a1a      	ldr	r2, [r3, #32]
 8009828:	69bb      	ldr	r3, [r7, #24]
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800982e:	429a      	cmp	r2, r3
 8009830:	d90d      	bls.n	800984e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	6a1a      	ldr	r2, [r3, #32]
 8009836:	69bb      	ldr	r3, [r7, #24]
 8009838:	1ad3      	subs	r3, r2, r3
 800983a:	025b      	lsls	r3, r3, #9
 800983c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800983e:	18d0      	adds	r0, r2, r3
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	3330      	adds	r3, #48	; 0x30
 8009844:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009848:	4619      	mov	r1, r3
 800984a:	f7fe f855 	bl	80078f8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800984e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009850:	025b      	lsls	r3, r3, #9
 8009852:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8009854:	e050      	b.n	80098f8 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	6a1b      	ldr	r3, [r3, #32]
 800985a:	69ba      	ldr	r2, [r7, #24]
 800985c:	429a      	cmp	r2, r3
 800985e:	d02e      	beq.n	80098be <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	7d1b      	ldrb	r3, [r3, #20]
 8009864:	b25b      	sxtb	r3, r3
 8009866:	2b00      	cmp	r3, #0
 8009868:	da18      	bge.n	800989c <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	7858      	ldrb	r0, [r3, #1]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	6a1a      	ldr	r2, [r3, #32]
 8009878:	2301      	movs	r3, #1
 800987a:	f7fd ff7d 	bl	8007778 <disk_write>
 800987e:	4603      	mov	r3, r0
 8009880:	2b00      	cmp	r3, #0
 8009882:	d004      	beq.n	800988e <f_read+0x1da>
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2201      	movs	r2, #1
 8009888:	755a      	strb	r2, [r3, #21]
 800988a:	2301      	movs	r3, #1
 800988c:	e04d      	b.n	800992a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	7d1b      	ldrb	r3, [r3, #20]
 8009892:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009896:	b2da      	uxtb	r2, r3
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	7858      	ldrb	r0, [r3, #1]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80098a6:	2301      	movs	r3, #1
 80098a8:	69ba      	ldr	r2, [r7, #24]
 80098aa:	f7fd ff45 	bl	8007738 <disk_read>
 80098ae:	4603      	mov	r3, r0
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d004      	beq.n	80098be <f_read+0x20a>
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	2201      	movs	r2, #1
 80098b8:	755a      	strb	r2, [r3, #21]
 80098ba:	2301      	movs	r3, #1
 80098bc:	e035      	b.n	800992a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	69ba      	ldr	r2, [r7, #24]
 80098c2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	699b      	ldr	r3, [r3, #24]
 80098c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098cc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80098d0:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80098d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d901      	bls.n	80098de <f_read+0x22a>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	699b      	ldr	r3, [r3, #24]
 80098e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098ec:	4413      	add	r3, r2
 80098ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80098f0:	4619      	mov	r1, r3
 80098f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80098f4:	f7fe f800 	bl	80078f8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80098f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098fc:	4413      	add	r3, r2
 80098fe:	627b      	str	r3, [r7, #36]	; 0x24
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	699a      	ldr	r2, [r3, #24]
 8009904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009906:	441a      	add	r2, r3
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	619a      	str	r2, [r3, #24]
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	681a      	ldr	r2, [r3, #0]
 8009910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009912:	441a      	add	r2, r3
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	601a      	str	r2, [r3, #0]
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800991c:	1ad3      	subs	r3, r2, r3
 800991e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2b00      	cmp	r3, #0
 8009924:	f47f af01 	bne.w	800972a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8009928:	2300      	movs	r3, #0
}
 800992a:	4618      	mov	r0, r3
 800992c:	3738      	adds	r7, #56	; 0x38
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}

08009932 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009932:	b580      	push	{r7, lr}
 8009934:	b086      	sub	sp, #24
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f107 0208 	add.w	r2, r7, #8
 8009940:	4611      	mov	r1, r2
 8009942:	4618      	mov	r0, r3
 8009944:	f7ff fc7c 	bl	8009240 <validate>
 8009948:	4603      	mov	r3, r0
 800994a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800994c:	7dfb      	ldrb	r3, [r7, #23]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d168      	bne.n	8009a24 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	7d1b      	ldrb	r3, [r3, #20]
 8009956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800995a:	2b00      	cmp	r3, #0
 800995c:	d062      	beq.n	8009a24 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	7d1b      	ldrb	r3, [r3, #20]
 8009962:	b25b      	sxtb	r3, r3
 8009964:	2b00      	cmp	r3, #0
 8009966:	da15      	bge.n	8009994 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	7858      	ldrb	r0, [r3, #1]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a1a      	ldr	r2, [r3, #32]
 8009976:	2301      	movs	r3, #1
 8009978:	f7fd fefe 	bl	8007778 <disk_write>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d001      	beq.n	8009986 <f_sync+0x54>
 8009982:	2301      	movs	r3, #1
 8009984:	e04f      	b.n	8009a26 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	7d1b      	ldrb	r3, [r3, #20]
 800998a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800998e:	b2da      	uxtb	r2, r3
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009994:	f7fd f950 	bl	8006c38 <get_fattime>
 8009998:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800999a:	68ba      	ldr	r2, [r7, #8]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099a0:	4619      	mov	r1, r3
 80099a2:	4610      	mov	r0, r2
 80099a4:	f7fe f9d6 	bl	8007d54 <move_window>
 80099a8:	4603      	mov	r3, r0
 80099aa:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80099ac:	7dfb      	ldrb	r3, [r7, #23]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d138      	bne.n	8009a24 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099b6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	330b      	adds	r3, #11
 80099bc:	781a      	ldrb	r2, [r3, #0]
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	330b      	adds	r3, #11
 80099c2:	f042 0220 	orr.w	r2, r2, #32
 80099c6:	b2d2      	uxtb	r2, r2
 80099c8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6818      	ldr	r0, [r3, #0]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	461a      	mov	r2, r3
 80099d4:	68f9      	ldr	r1, [r7, #12]
 80099d6:	f7fe fee3 	bl	80087a0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f103 021c 	add.w	r2, r3, #28
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	68db      	ldr	r3, [r3, #12]
 80099e4:	4619      	mov	r1, r3
 80099e6:	4610      	mov	r0, r2
 80099e8:	f7fd ff5a 	bl	80078a0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	3316      	adds	r3, #22
 80099f0:	6939      	ldr	r1, [r7, #16]
 80099f2:	4618      	mov	r0, r3
 80099f4:	f7fd ff54 	bl	80078a0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	3312      	adds	r3, #18
 80099fc:	2100      	movs	r1, #0
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7fd ff33 	bl	800786a <st_word>
					fs->wflag = 1;
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	2201      	movs	r2, #1
 8009a08:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f7fe f9cf 	bl	8007db0 <sync_fs>
 8009a12:	4603      	mov	r3, r0
 8009a14:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	7d1b      	ldrb	r3, [r3, #20]
 8009a1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a1e:	b2da      	uxtb	r2, r3
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009a24:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3718      	adds	r7, #24
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}

08009a2e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009a2e:	b580      	push	{r7, lr}
 8009a30:	b084      	sub	sp, #16
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f7ff ff7b 	bl	8009932 <f_sync>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009a40:	7bfb      	ldrb	r3, [r7, #15]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d118      	bne.n	8009a78 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f107 0208 	add.w	r2, r7, #8
 8009a4c:	4611      	mov	r1, r2
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f7ff fbf6 	bl	8009240 <validate>
 8009a54:	4603      	mov	r3, r0
 8009a56:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009a58:	7bfb      	ldrb	r3, [r7, #15]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d10c      	bne.n	8009a78 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	691b      	ldr	r3, [r3, #16]
 8009a62:	4618      	mov	r0, r3
 8009a64:	f7fe f8d2 	bl	8007c0c <dec_lock>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009a6c:	7bfb      	ldrb	r3, [r7, #15]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d102      	bne.n	8009a78 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2200      	movs	r2, #0
 8009a76:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3710      	adds	r7, #16
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}

08009a82 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b090      	sub	sp, #64	; 0x40
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	6078      	str	r0, [r7, #4]
 8009a8a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f107 0208 	add.w	r2, r7, #8
 8009a92:	4611      	mov	r1, r2
 8009a94:	4618      	mov	r0, r3
 8009a96:	f7ff fbd3 	bl	8009240 <validate>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8009aa0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d103      	bne.n	8009ab0 <f_lseek+0x2e>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	7d5b      	ldrb	r3, [r3, #21]
 8009aac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8009ab0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d002      	beq.n	8009abe <f_lseek+0x3c>
 8009ab8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009abc:	e1e6      	b.n	8009e8c <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	f000 80d1 	beq.w	8009c6a <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ace:	d15a      	bne.n	8009b86 <f_lseek+0x104>
			tbl = fp->cltbl;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ad4:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad8:	1d1a      	adds	r2, r3, #4
 8009ada:	627a      	str	r2, [r7, #36]	; 0x24
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	617b      	str	r3, [r7, #20]
 8009ae0:	2302      	movs	r3, #2
 8009ae2:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	689b      	ldr	r3, [r3, #8]
 8009ae8:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8009aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d03a      	beq.n	8009b66 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8009af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af2:	613b      	str	r3, [r7, #16]
 8009af4:	2300      	movs	r3, #0
 8009af6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009afa:	3302      	adds	r3, #2
 8009afc:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8009afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b00:	60fb      	str	r3, [r7, #12]
 8009b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b04:	3301      	adds	r3, #1
 8009b06:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f7fe f9dc 	bl	8007eca <get_fat>
 8009b12:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	d804      	bhi.n	8009b24 <f_lseek+0xa2>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2202      	movs	r2, #2
 8009b1e:	755a      	strb	r2, [r3, #21]
 8009b20:	2302      	movs	r3, #2
 8009b22:	e1b3      	b.n	8009e8c <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b2a:	d104      	bne.n	8009b36 <f_lseek+0xb4>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2201      	movs	r2, #1
 8009b30:	755a      	strb	r2, [r3, #21]
 8009b32:	2301      	movs	r3, #1
 8009b34:	e1aa      	b.n	8009e8c <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	3301      	adds	r3, #1
 8009b3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d0de      	beq.n	8009afe <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8009b40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d809      	bhi.n	8009b5c <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8009b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b4a:	1d1a      	adds	r2, r3, #4
 8009b4c:	627a      	str	r2, [r7, #36]	; 0x24
 8009b4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b50:	601a      	str	r2, [r3, #0]
 8009b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b54:	1d1a      	adds	r2, r3, #4
 8009b56:	627a      	str	r2, [r7, #36]	; 0x24
 8009b58:	693a      	ldr	r2, [r7, #16]
 8009b5a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	695b      	ldr	r3, [r3, #20]
 8009b60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b62:	429a      	cmp	r2, r3
 8009b64:	d3c4      	bcc.n	8009af0 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b6c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8009b6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	429a      	cmp	r2, r3
 8009b74:	d803      	bhi.n	8009b7e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8009b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b78:	2200      	movs	r2, #0
 8009b7a:	601a      	str	r2, [r3, #0]
 8009b7c:	e184      	b.n	8009e88 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8009b7e:	2311      	movs	r3, #17
 8009b80:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8009b84:	e180      	b.n	8009e88 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	68db      	ldr	r3, [r3, #12]
 8009b8a:	683a      	ldr	r2, [r7, #0]
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	d902      	bls.n	8009b96 <f_lseek+0x114>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	68db      	ldr	r3, [r3, #12]
 8009b94:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	683a      	ldr	r2, [r7, #0]
 8009b9a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	f000 8172 	beq.w	8009e88 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	3b01      	subs	r3, #1
 8009ba8:	4619      	mov	r1, r3
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f7fe fc1e 	bl	80083ec <clmt_clust>
 8009bb0:	4602      	mov	r2, r0
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009bb6:	68ba      	ldr	r2, [r7, #8]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	69db      	ldr	r3, [r3, #28]
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	4610      	mov	r0, r2
 8009bc0:	f7fe f964 	bl	8007e8c <clust2sect>
 8009bc4:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d104      	bne.n	8009bd6 <f_lseek+0x154>
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2202      	movs	r2, #2
 8009bd0:	755a      	strb	r2, [r3, #21]
 8009bd2:	2302      	movs	r3, #2
 8009bd4:	e15a      	b.n	8009e8c <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	3b01      	subs	r3, #1
 8009bda:	0a5b      	lsrs	r3, r3, #9
 8009bdc:	68ba      	ldr	r2, [r7, #8]
 8009bde:	8952      	ldrh	r2, [r2, #10]
 8009be0:	3a01      	subs	r2, #1
 8009be2:	4013      	ands	r3, r2
 8009be4:	69ba      	ldr	r2, [r7, #24]
 8009be6:	4413      	add	r3, r2
 8009be8:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	699b      	ldr	r3, [r3, #24]
 8009bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	f000 8148 	beq.w	8009e88 <f_lseek+0x406>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6a1b      	ldr	r3, [r3, #32]
 8009bfc:	69ba      	ldr	r2, [r7, #24]
 8009bfe:	429a      	cmp	r2, r3
 8009c00:	f000 8142 	beq.w	8009e88 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	7d1b      	ldrb	r3, [r3, #20]
 8009c08:	b25b      	sxtb	r3, r3
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	da18      	bge.n	8009c40 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	7858      	ldrb	r0, [r3, #1]
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6a1a      	ldr	r2, [r3, #32]
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	f7fd fdab 	bl	8007778 <disk_write>
 8009c22:	4603      	mov	r3, r0
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d004      	beq.n	8009c32 <f_lseek+0x1b0>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2201      	movs	r2, #1
 8009c2c:	755a      	strb	r2, [r3, #21]
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e12c      	b.n	8009e8c <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	7d1b      	ldrb	r3, [r3, #20]
 8009c36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c3a:	b2da      	uxtb	r2, r3
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	7858      	ldrb	r0, [r3, #1]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	69ba      	ldr	r2, [r7, #24]
 8009c4e:	f7fd fd73 	bl	8007738 <disk_read>
 8009c52:	4603      	mov	r3, r0
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d004      	beq.n	8009c62 <f_lseek+0x1e0>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	755a      	strb	r2, [r3, #21]
 8009c5e:	2301      	movs	r3, #1
 8009c60:	e114      	b.n	8009e8c <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	69ba      	ldr	r2, [r7, #24]
 8009c66:	621a      	str	r2, [r3, #32]
 8009c68:	e10e      	b.n	8009e88 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	68db      	ldr	r3, [r3, #12]
 8009c6e:	683a      	ldr	r2, [r7, #0]
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d908      	bls.n	8009c86 <f_lseek+0x204>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	7d1b      	ldrb	r3, [r3, #20]
 8009c78:	f003 0302 	and.w	r3, r3, #2
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d102      	bne.n	8009c86 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	699b      	ldr	r3, [r3, #24]
 8009c8a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	637b      	str	r3, [r7, #52]	; 0x34
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c94:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	f000 80a7 	beq.w	8009dec <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	895b      	ldrh	r3, [r3, #10]
 8009ca2:	025b      	lsls	r3, r3, #9
 8009ca4:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8009ca6:	6a3b      	ldr	r3, [r7, #32]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d01b      	beq.n	8009ce4 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	1e5a      	subs	r2, r3, #1
 8009cb0:	69fb      	ldr	r3, [r7, #28]
 8009cb2:	fbb2 f2f3 	udiv	r2, r2, r3
 8009cb6:	6a3b      	ldr	r3, [r7, #32]
 8009cb8:	1e59      	subs	r1, r3, #1
 8009cba:	69fb      	ldr	r3, [r7, #28]
 8009cbc:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8009cc0:	429a      	cmp	r2, r3
 8009cc2:	d30f      	bcc.n	8009ce4 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8009cc4:	6a3b      	ldr	r3, [r7, #32]
 8009cc6:	1e5a      	subs	r2, r3, #1
 8009cc8:	69fb      	ldr	r3, [r7, #28]
 8009cca:	425b      	negs	r3, r3
 8009ccc:	401a      	ands	r2, r3
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	699b      	ldr	r3, [r3, #24]
 8009cd6:	683a      	ldr	r2, [r7, #0]
 8009cd8:	1ad3      	subs	r3, r2, r3
 8009cda:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	69db      	ldr	r3, [r3, #28]
 8009ce0:	63bb      	str	r3, [r7, #56]	; 0x38
 8009ce2:	e022      	b.n	8009d2a <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8009cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d119      	bne.n	8009d24 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2100      	movs	r1, #0
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f7fe fae1 	bl	80082bc <create_chain>
 8009cfa:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d104      	bne.n	8009d0c <f_lseek+0x28a>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2202      	movs	r2, #2
 8009d06:	755a      	strb	r2, [r3, #21]
 8009d08:	2302      	movs	r3, #2
 8009d0a:	e0bf      	b.n	8009e8c <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d12:	d104      	bne.n	8009d1e <f_lseek+0x29c>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2201      	movs	r2, #1
 8009d18:	755a      	strb	r2, [r3, #21]
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	e0b6      	b.n	8009e8c <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d22:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d28:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8009d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d05d      	beq.n	8009dec <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8009d30:	e03a      	b.n	8009da8 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8009d32:	683a      	ldr	r2, [r7, #0]
 8009d34:	69fb      	ldr	r3, [r7, #28]
 8009d36:	1ad3      	subs	r3, r2, r3
 8009d38:	603b      	str	r3, [r7, #0]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	699a      	ldr	r2, [r3, #24]
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	441a      	add	r2, r3
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	7d1b      	ldrb	r3, [r3, #20]
 8009d4a:	f003 0302 	and.w	r3, r3, #2
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d00b      	beq.n	8009d6a <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009d56:	4618      	mov	r0, r3
 8009d58:	f7fe fab0 	bl	80082bc <create_chain>
 8009d5c:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8009d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d108      	bne.n	8009d76 <f_lseek+0x2f4>
							ofs = 0; break;
 8009d64:	2300      	movs	r3, #0
 8009d66:	603b      	str	r3, [r7, #0]
 8009d68:	e022      	b.n	8009db0 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7fe f8ab 	bl	8007eca <get_fat>
 8009d74:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d7c:	d104      	bne.n	8009d88 <f_lseek+0x306>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2201      	movs	r2, #1
 8009d82:	755a      	strb	r2, [r3, #21]
 8009d84:	2301      	movs	r3, #1
 8009d86:	e081      	b.n	8009e8c <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8009d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d8a:	2b01      	cmp	r3, #1
 8009d8c:	d904      	bls.n	8009d98 <f_lseek+0x316>
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	695b      	ldr	r3, [r3, #20]
 8009d92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d304      	bcc.n	8009da2 <f_lseek+0x320>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	755a      	strb	r2, [r3, #21]
 8009d9e:	2302      	movs	r3, #2
 8009da0:	e074      	b.n	8009e8c <f_lseek+0x40a>
					fp->clust = clst;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009da6:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8009da8:	683a      	ldr	r2, [r7, #0]
 8009daa:	69fb      	ldr	r3, [r7, #28]
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d8c0      	bhi.n	8009d32 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	699a      	ldr	r2, [r3, #24]
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	441a      	add	r2, r3
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d012      	beq.n	8009dec <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7fe f85e 	bl	8007e8c <clust2sect>
 8009dd0:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8009dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d104      	bne.n	8009de2 <f_lseek+0x360>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2202      	movs	r2, #2
 8009ddc:	755a      	strb	r2, [r3, #21]
 8009dde:	2302      	movs	r3, #2
 8009de0:	e054      	b.n	8009e8c <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	0a5b      	lsrs	r3, r3, #9
 8009de6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009de8:	4413      	add	r3, r2
 8009dea:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	699a      	ldr	r2, [r3, #24]
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	68db      	ldr	r3, [r3, #12]
 8009df4:	429a      	cmp	r2, r3
 8009df6:	d90a      	bls.n	8009e0e <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	699a      	ldr	r2, [r3, #24]
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	7d1b      	ldrb	r3, [r3, #20]
 8009e04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e08:	b2da      	uxtb	r2, r3
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	699b      	ldr	r3, [r3, #24]
 8009e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d036      	beq.n	8009e88 <f_lseek+0x406>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6a1b      	ldr	r3, [r3, #32]
 8009e1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d031      	beq.n	8009e88 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	7d1b      	ldrb	r3, [r3, #20]
 8009e28:	b25b      	sxtb	r3, r3
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	da18      	bge.n	8009e60 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	7858      	ldrb	r0, [r3, #1]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6a1a      	ldr	r2, [r3, #32]
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	f7fd fc9b 	bl	8007778 <disk_write>
 8009e42:	4603      	mov	r3, r0
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d004      	beq.n	8009e52 <f_lseek+0x3d0>
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	755a      	strb	r2, [r3, #21]
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e01c      	b.n	8009e8c <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	7d1b      	ldrb	r3, [r3, #20]
 8009e56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e5a:	b2da      	uxtb	r2, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	7858      	ldrb	r0, [r3, #1]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e6e:	f7fd fc63 	bl	8007738 <disk_read>
 8009e72:	4603      	mov	r3, r0
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d004      	beq.n	8009e82 <f_lseek+0x400>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	755a      	strb	r2, [r3, #21]
 8009e7e:	2301      	movs	r3, #1
 8009e80:	e004      	b.n	8009e8c <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e86:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8009e88:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3740      	adds	r7, #64	; 0x40
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}

08009e94 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b086      	sub	sp, #24
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d101      	bne.n	8009ea8 <f_opendir+0x14>
 8009ea4:	2309      	movs	r3, #9
 8009ea6:	e064      	b.n	8009f72 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8009eac:	f107 010c 	add.w	r1, r7, #12
 8009eb0:	463b      	mov	r3, r7
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7fe ff77 	bl	8008da8 <find_volume>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009ebe:	7dfb      	ldrb	r3, [r7, #23]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d14f      	bne.n	8009f64 <f_opendir+0xd0>
		obj->fs = fs;
 8009ec4:	68fa      	ldr	r2, [r7, #12]
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	4619      	mov	r1, r3
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f7fe fe5e 	bl	8008b90 <follow_path>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8009ed8:	7dfb      	ldrb	r3, [r7, #23]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d13d      	bne.n	8009f5a <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009ee4:	b25b      	sxtb	r3, r3
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	db12      	blt.n	8009f10 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	799b      	ldrb	r3, [r3, #6]
 8009eee:	f003 0310 	and.w	r3, r3, #16
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d00a      	beq.n	8009f0c <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8009ef6:	68fa      	ldr	r2, [r7, #12]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6a1b      	ldr	r3, [r3, #32]
 8009efc:	4619      	mov	r1, r3
 8009efe:	4610      	mov	r0, r2
 8009f00:	f7fe fc2f 	bl	8008762 <ld_clust>
 8009f04:	4602      	mov	r2, r0
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	609a      	str	r2, [r3, #8]
 8009f0a:	e001      	b.n	8009f10 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8009f0c:	2305      	movs	r3, #5
 8009f0e:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8009f10:	7dfb      	ldrb	r3, [r7, #23]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d121      	bne.n	8009f5a <f_opendir+0xc6>
				obj->id = fs->id;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	88da      	ldrh	r2, [r3, #6]
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8009f1e:	2100      	movs	r1, #0
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f7fe fa97 	bl	8008454 <dir_sdi>
 8009f26:	4603      	mov	r3, r0
 8009f28:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8009f2a:	7dfb      	ldrb	r3, [r7, #23]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d114      	bne.n	8009f5a <f_opendir+0xc6>
					if (obj->sclust) {
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	689b      	ldr	r3, [r3, #8]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d00d      	beq.n	8009f54 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8009f38:	2100      	movs	r1, #0
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f7fd fdd8 	bl	8007af0 <inc_lock>
 8009f40:	4602      	mov	r2, r0
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8009f46:	693b      	ldr	r3, [r7, #16]
 8009f48:	691b      	ldr	r3, [r3, #16]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d105      	bne.n	8009f5a <f_opendir+0xc6>
 8009f4e:	2312      	movs	r3, #18
 8009f50:	75fb      	strb	r3, [r7, #23]
 8009f52:	e002      	b.n	8009f5a <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	2200      	movs	r2, #0
 8009f58:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8009f5a:	7dfb      	ldrb	r3, [r7, #23]
 8009f5c:	2b04      	cmp	r3, #4
 8009f5e:	d101      	bne.n	8009f64 <f_opendir+0xd0>
 8009f60:	2305      	movs	r3, #5
 8009f62:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8009f64:	7dfb      	ldrb	r3, [r7, #23]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d002      	beq.n	8009f70 <f_opendir+0xdc>
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009f70:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3718      	adds	r7, #24
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b084      	sub	sp, #16
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f107 0208 	add.w	r2, r7, #8
 8009f88:	4611      	mov	r1, r2
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f7ff f958 	bl	8009240 <validate>
 8009f90:	4603      	mov	r3, r0
 8009f92:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009f94:	7bfb      	ldrb	r3, [r7, #15]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d110      	bne.n	8009fbc <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	691b      	ldr	r3, [r3, #16]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d006      	beq.n	8009fb0 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	691b      	ldr	r3, [r3, #16]
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f7fd fe30 	bl	8007c0c <dec_lock>
 8009fac:	4603      	mov	r3, r0
 8009fae:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8009fb0:	7bfb      	ldrb	r3, [r7, #15]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d102      	bne.n	8009fbc <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8009fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b084      	sub	sp, #16
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
 8009fce:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f107 0208 	add.w	r2, r7, #8
 8009fd6:	4611      	mov	r1, r2
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f7ff f931 	bl	8009240 <validate>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009fe2:	7bfb      	ldrb	r3, [r7, #15]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d126      	bne.n	800a036 <f_readdir+0x70>
		if (!fno) {
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d106      	bne.n	8009ffc <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8009fee:	2100      	movs	r1, #0
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f7fe fa2f 	bl	8008454 <dir_sdi>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	73fb      	strb	r3, [r7, #15]
 8009ffa:	e01c      	b.n	800a036 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f7fe fbee 	bl	80087e0 <dir_read>
 800a004:	4603      	mov	r3, r0
 800a006:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800a008:	7bfb      	ldrb	r3, [r7, #15]
 800a00a:	2b04      	cmp	r3, #4
 800a00c:	d101      	bne.n	800a012 <f_readdir+0x4c>
 800a00e:	2300      	movs	r3, #0
 800a010:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800a012:	7bfb      	ldrb	r3, [r7, #15]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d10e      	bne.n	800a036 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800a018:	6839      	ldr	r1, [r7, #0]
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f7fe fcc4 	bl	80089a8 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800a020:	2100      	movs	r1, #0
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f7fe fa91 	bl	800854a <dir_next>
 800a028:	4603      	mov	r3, r0
 800a02a:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800a02c:	7bfb      	ldrb	r3, [r7, #15]
 800a02e:	2b04      	cmp	r3, #4
 800a030:	d101      	bne.n	800a036 <f_readdir+0x70>
 800a032:	2300      	movs	r3, #0
 800a034:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800a036:	7bfb      	ldrb	r3, [r7, #15]
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3710      	adds	r7, #16
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b092      	sub	sp, #72	; 0x48
 800a044:	af00      	add	r7, sp, #0
 800a046:	60f8      	str	r0, [r7, #12]
 800a048:	60b9      	str	r1, [r7, #8]
 800a04a:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800a04c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800a050:	f107 030c 	add.w	r3, r7, #12
 800a054:	2200      	movs	r2, #0
 800a056:	4618      	mov	r0, r3
 800a058:	f7fe fea6 	bl	8008da8 <find_volume>
 800a05c:	4603      	mov	r3, r0
 800a05e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800a062:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a066:	2b00      	cmp	r3, #0
 800a068:	f040 8099 	bne.w	800a19e <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800a06c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800a072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a074:	691a      	ldr	r2, [r3, #16]
 800a076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a078:	695b      	ldr	r3, [r3, #20]
 800a07a:	3b02      	subs	r3, #2
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d804      	bhi.n	800a08a <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800a080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a082:	691a      	ldr	r2, [r3, #16]
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	601a      	str	r2, [r3, #0]
 800a088:	e089      	b.n	800a19e <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800a08a:	2300      	movs	r3, #0
 800a08c:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800a08e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	2b01      	cmp	r3, #1
 800a094:	d128      	bne.n	800a0e8 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800a096:	2302      	movs	r3, #2
 800a098:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a09a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a09c:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800a09e:	f107 0314 	add.w	r3, r7, #20
 800a0a2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	f7fd ff10 	bl	8007eca <get_fat>
 800a0aa:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800a0ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0b2:	d103      	bne.n	800a0bc <f_getfree+0x7c>
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a0ba:	e063      	b.n	800a184 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800a0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d103      	bne.n	800a0ca <f_getfree+0x8a>
 800a0c2:	2302      	movs	r3, #2
 800a0c4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a0c8:	e05c      	b.n	800a184 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800a0ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d102      	bne.n	800a0d6 <f_getfree+0x96>
 800a0d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800a0d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0d8:	3301      	adds	r3, #1
 800a0da:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a0dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0de:	695b      	ldr	r3, [r3, #20]
 800a0e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d3db      	bcc.n	800a09e <f_getfree+0x5e>
 800a0e6:	e04d      	b.n	800a184 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800a0e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ea:	695b      	ldr	r3, [r3, #20]
 800a0ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a0ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f0:	6a1b      	ldr	r3, [r3, #32]
 800a0f2:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	637b      	str	r3, [r7, #52]	; 0x34
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800a0fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d113      	bne.n	800a12a <f_getfree+0xea>
							res = move_window(fs, sect++);
 800a102:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a106:	1c5a      	adds	r2, r3, #1
 800a108:	63ba      	str	r2, [r7, #56]	; 0x38
 800a10a:	4619      	mov	r1, r3
 800a10c:	f7fd fe22 	bl	8007d54 <move_window>
 800a110:	4603      	mov	r3, r0
 800a112:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800a116:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d131      	bne.n	800a182 <f_getfree+0x142>
							p = fs->win;
 800a11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a120:	3330      	adds	r3, #48	; 0x30
 800a122:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800a124:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a128:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800a12a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a12c:	781b      	ldrb	r3, [r3, #0]
 800a12e:	2b02      	cmp	r3, #2
 800a130:	d10f      	bne.n	800a152 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800a132:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a134:	f7fd fb5e 	bl	80077f4 <ld_word>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d102      	bne.n	800a144 <f_getfree+0x104>
 800a13e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a140:	3301      	adds	r3, #1
 800a142:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800a144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a146:	3302      	adds	r3, #2
 800a148:	633b      	str	r3, [r7, #48]	; 0x30
 800a14a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a14c:	3b02      	subs	r3, #2
 800a14e:	637b      	str	r3, [r7, #52]	; 0x34
 800a150:	e010      	b.n	800a174 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800a152:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a154:	f7fd fb66 	bl	8007824 <ld_dword>
 800a158:	4603      	mov	r3, r0
 800a15a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d102      	bne.n	800a168 <f_getfree+0x128>
 800a162:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a164:	3301      	adds	r3, #1
 800a166:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800a168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a16a:	3304      	adds	r3, #4
 800a16c:	633b      	str	r3, [r7, #48]	; 0x30
 800a16e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a170:	3b04      	subs	r3, #4
 800a172:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800a174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a176:	3b01      	subs	r3, #1
 800a178:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a17a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d1bd      	bne.n	800a0fc <f_getfree+0xbc>
 800a180:	e000      	b.n	800a184 <f_getfree+0x144>
							if (res != FR_OK) break;
 800a182:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a188:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800a18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a18e:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800a190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a192:	791a      	ldrb	r2, [r3, #4]
 800a194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a196:	f042 0201 	orr.w	r2, r2, #1
 800a19a:	b2d2      	uxtb	r2, r2
 800a19c:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800a19e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3748      	adds	r7, #72	; 0x48
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
	...

0800a1ac <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b087      	sub	sp, #28
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	4613      	mov	r3, r2
 800a1b8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a1c2:	4b1f      	ldr	r3, [pc, #124]	; (800a240 <FATFS_LinkDriverEx+0x94>)
 800a1c4:	7a5b      	ldrb	r3, [r3, #9]
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d131      	bne.n	800a230 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a1cc:	4b1c      	ldr	r3, [pc, #112]	; (800a240 <FATFS_LinkDriverEx+0x94>)
 800a1ce:	7a5b      	ldrb	r3, [r3, #9]
 800a1d0:	b2db      	uxtb	r3, r3
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	4b1a      	ldr	r3, [pc, #104]	; (800a240 <FATFS_LinkDriverEx+0x94>)
 800a1d6:	2100      	movs	r1, #0
 800a1d8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a1da:	4b19      	ldr	r3, [pc, #100]	; (800a240 <FATFS_LinkDriverEx+0x94>)
 800a1dc:	7a5b      	ldrb	r3, [r3, #9]
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	4a17      	ldr	r2, [pc, #92]	; (800a240 <FATFS_LinkDriverEx+0x94>)
 800a1e2:	009b      	lsls	r3, r3, #2
 800a1e4:	4413      	add	r3, r2
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a1ea:	4b15      	ldr	r3, [pc, #84]	; (800a240 <FATFS_LinkDriverEx+0x94>)
 800a1ec:	7a5b      	ldrb	r3, [r3, #9]
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	4b13      	ldr	r3, [pc, #76]	; (800a240 <FATFS_LinkDriverEx+0x94>)
 800a1f4:	4413      	add	r3, r2
 800a1f6:	79fa      	ldrb	r2, [r7, #7]
 800a1f8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a1fa:	4b11      	ldr	r3, [pc, #68]	; (800a240 <FATFS_LinkDriverEx+0x94>)
 800a1fc:	7a5b      	ldrb	r3, [r3, #9]
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	1c5a      	adds	r2, r3, #1
 800a202:	b2d1      	uxtb	r1, r2
 800a204:	4a0e      	ldr	r2, [pc, #56]	; (800a240 <FATFS_LinkDriverEx+0x94>)
 800a206:	7251      	strb	r1, [r2, #9]
 800a208:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a20a:	7dbb      	ldrb	r3, [r7, #22]
 800a20c:	3330      	adds	r3, #48	; 0x30
 800a20e:	b2da      	uxtb	r2, r3
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	3301      	adds	r3, #1
 800a218:	223a      	movs	r2, #58	; 0x3a
 800a21a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	3302      	adds	r3, #2
 800a220:	222f      	movs	r2, #47	; 0x2f
 800a222:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	3303      	adds	r3, #3
 800a228:	2200      	movs	r2, #0
 800a22a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a22c:	2300      	movs	r3, #0
 800a22e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a230:	7dfb      	ldrb	r3, [r7, #23]
}
 800a232:	4618      	mov	r0, r3
 800a234:	371c      	adds	r7, #28
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	20001da0 	.word	0x20001da0

0800a244 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a24e:	2200      	movs	r2, #0
 800a250:	6839      	ldr	r1, [r7, #0]
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	f7ff ffaa 	bl	800a1ac <FATFS_LinkDriverEx>
 800a258:	4603      	mov	r3, r0
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3708      	adds	r7, #8
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}

0800a262 <atoi>:
 800a262:	220a      	movs	r2, #10
 800a264:	2100      	movs	r1, #0
 800a266:	f000 b8f7 	b.w	800a458 <strtol>
	...

0800a26c <__errno>:
 800a26c:	4b01      	ldr	r3, [pc, #4]	; (800a274 <__errno+0x8>)
 800a26e:	6818      	ldr	r0, [r3, #0]
 800a270:	4770      	bx	lr
 800a272:	bf00      	nop
 800a274:	20000024 	.word	0x20000024

0800a278 <__libc_init_array>:
 800a278:	b570      	push	{r4, r5, r6, lr}
 800a27a:	4d0d      	ldr	r5, [pc, #52]	; (800a2b0 <__libc_init_array+0x38>)
 800a27c:	4c0d      	ldr	r4, [pc, #52]	; (800a2b4 <__libc_init_array+0x3c>)
 800a27e:	1b64      	subs	r4, r4, r5
 800a280:	10a4      	asrs	r4, r4, #2
 800a282:	2600      	movs	r6, #0
 800a284:	42a6      	cmp	r6, r4
 800a286:	d109      	bne.n	800a29c <__libc_init_array+0x24>
 800a288:	4d0b      	ldr	r5, [pc, #44]	; (800a2b8 <__libc_init_array+0x40>)
 800a28a:	4c0c      	ldr	r4, [pc, #48]	; (800a2bc <__libc_init_array+0x44>)
 800a28c:	f000 fd68 	bl	800ad60 <_init>
 800a290:	1b64      	subs	r4, r4, r5
 800a292:	10a4      	asrs	r4, r4, #2
 800a294:	2600      	movs	r6, #0
 800a296:	42a6      	cmp	r6, r4
 800a298:	d105      	bne.n	800a2a6 <__libc_init_array+0x2e>
 800a29a:	bd70      	pop	{r4, r5, r6, pc}
 800a29c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2a0:	4798      	blx	r3
 800a2a2:	3601      	adds	r6, #1
 800a2a4:	e7ee      	b.n	800a284 <__libc_init_array+0xc>
 800a2a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2aa:	4798      	blx	r3
 800a2ac:	3601      	adds	r6, #1
 800a2ae:	e7f2      	b.n	800a296 <__libc_init_array+0x1e>
 800a2b0:	0800b5c8 	.word	0x0800b5c8
 800a2b4:	0800b5c8 	.word	0x0800b5c8
 800a2b8:	0800b5c8 	.word	0x0800b5c8
 800a2bc:	0800b5cc 	.word	0x0800b5cc

0800a2c0 <memcpy>:
 800a2c0:	440a      	add	r2, r1
 800a2c2:	4291      	cmp	r1, r2
 800a2c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2c8:	d100      	bne.n	800a2cc <memcpy+0xc>
 800a2ca:	4770      	bx	lr
 800a2cc:	b510      	push	{r4, lr}
 800a2ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a2d6:	4291      	cmp	r1, r2
 800a2d8:	d1f9      	bne.n	800a2ce <memcpy+0xe>
 800a2da:	bd10      	pop	{r4, pc}

0800a2dc <memset>:
 800a2dc:	4402      	add	r2, r0
 800a2de:	4603      	mov	r3, r0
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d100      	bne.n	800a2e6 <memset+0xa>
 800a2e4:	4770      	bx	lr
 800a2e6:	f803 1b01 	strb.w	r1, [r3], #1
 800a2ea:	e7f9      	b.n	800a2e0 <memset+0x4>

0800a2ec <siprintf>:
 800a2ec:	b40e      	push	{r1, r2, r3}
 800a2ee:	b500      	push	{lr}
 800a2f0:	b09c      	sub	sp, #112	; 0x70
 800a2f2:	ab1d      	add	r3, sp, #116	; 0x74
 800a2f4:	9002      	str	r0, [sp, #8]
 800a2f6:	9006      	str	r0, [sp, #24]
 800a2f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a2fc:	4809      	ldr	r0, [pc, #36]	; (800a324 <siprintf+0x38>)
 800a2fe:	9107      	str	r1, [sp, #28]
 800a300:	9104      	str	r1, [sp, #16]
 800a302:	4909      	ldr	r1, [pc, #36]	; (800a328 <siprintf+0x3c>)
 800a304:	f853 2b04 	ldr.w	r2, [r3], #4
 800a308:	9105      	str	r1, [sp, #20]
 800a30a:	6800      	ldr	r0, [r0, #0]
 800a30c:	9301      	str	r3, [sp, #4]
 800a30e:	a902      	add	r1, sp, #8
 800a310:	f000 f942 	bl	800a598 <_svfiprintf_r>
 800a314:	9b02      	ldr	r3, [sp, #8]
 800a316:	2200      	movs	r2, #0
 800a318:	701a      	strb	r2, [r3, #0]
 800a31a:	b01c      	add	sp, #112	; 0x70
 800a31c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a320:	b003      	add	sp, #12
 800a322:	4770      	bx	lr
 800a324:	20000024 	.word	0x20000024
 800a328:	ffff0208 	.word	0xffff0208

0800a32c <strncpy>:
 800a32c:	b510      	push	{r4, lr}
 800a32e:	3901      	subs	r1, #1
 800a330:	4603      	mov	r3, r0
 800a332:	b132      	cbz	r2, 800a342 <strncpy+0x16>
 800a334:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a338:	f803 4b01 	strb.w	r4, [r3], #1
 800a33c:	3a01      	subs	r2, #1
 800a33e:	2c00      	cmp	r4, #0
 800a340:	d1f7      	bne.n	800a332 <strncpy+0x6>
 800a342:	441a      	add	r2, r3
 800a344:	2100      	movs	r1, #0
 800a346:	4293      	cmp	r3, r2
 800a348:	d100      	bne.n	800a34c <strncpy+0x20>
 800a34a:	bd10      	pop	{r4, pc}
 800a34c:	f803 1b01 	strb.w	r1, [r3], #1
 800a350:	e7f9      	b.n	800a346 <strncpy+0x1a>
	...

0800a354 <_strtol_l.constprop.0>:
 800a354:	2b01      	cmp	r3, #1
 800a356:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a35a:	d001      	beq.n	800a360 <_strtol_l.constprop.0+0xc>
 800a35c:	2b24      	cmp	r3, #36	; 0x24
 800a35e:	d906      	bls.n	800a36e <_strtol_l.constprop.0+0x1a>
 800a360:	f7ff ff84 	bl	800a26c <__errno>
 800a364:	2316      	movs	r3, #22
 800a366:	6003      	str	r3, [r0, #0]
 800a368:	2000      	movs	r0, #0
 800a36a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a36e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a454 <_strtol_l.constprop.0+0x100>
 800a372:	460d      	mov	r5, r1
 800a374:	462e      	mov	r6, r5
 800a376:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a37a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a37e:	f017 0708 	ands.w	r7, r7, #8
 800a382:	d1f7      	bne.n	800a374 <_strtol_l.constprop.0+0x20>
 800a384:	2c2d      	cmp	r4, #45	; 0x2d
 800a386:	d132      	bne.n	800a3ee <_strtol_l.constprop.0+0x9a>
 800a388:	782c      	ldrb	r4, [r5, #0]
 800a38a:	2701      	movs	r7, #1
 800a38c:	1cb5      	adds	r5, r6, #2
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d05b      	beq.n	800a44a <_strtol_l.constprop.0+0xf6>
 800a392:	2b10      	cmp	r3, #16
 800a394:	d109      	bne.n	800a3aa <_strtol_l.constprop.0+0x56>
 800a396:	2c30      	cmp	r4, #48	; 0x30
 800a398:	d107      	bne.n	800a3aa <_strtol_l.constprop.0+0x56>
 800a39a:	782c      	ldrb	r4, [r5, #0]
 800a39c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a3a0:	2c58      	cmp	r4, #88	; 0x58
 800a3a2:	d14d      	bne.n	800a440 <_strtol_l.constprop.0+0xec>
 800a3a4:	786c      	ldrb	r4, [r5, #1]
 800a3a6:	2310      	movs	r3, #16
 800a3a8:	3502      	adds	r5, #2
 800a3aa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a3ae:	f108 38ff 	add.w	r8, r8, #4294967295
 800a3b2:	f04f 0c00 	mov.w	ip, #0
 800a3b6:	fbb8 f9f3 	udiv	r9, r8, r3
 800a3ba:	4666      	mov	r6, ip
 800a3bc:	fb03 8a19 	mls	sl, r3, r9, r8
 800a3c0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a3c4:	f1be 0f09 	cmp.w	lr, #9
 800a3c8:	d816      	bhi.n	800a3f8 <_strtol_l.constprop.0+0xa4>
 800a3ca:	4674      	mov	r4, lr
 800a3cc:	42a3      	cmp	r3, r4
 800a3ce:	dd24      	ble.n	800a41a <_strtol_l.constprop.0+0xc6>
 800a3d0:	f1bc 0f00 	cmp.w	ip, #0
 800a3d4:	db1e      	blt.n	800a414 <_strtol_l.constprop.0+0xc0>
 800a3d6:	45b1      	cmp	r9, r6
 800a3d8:	d31c      	bcc.n	800a414 <_strtol_l.constprop.0+0xc0>
 800a3da:	d101      	bne.n	800a3e0 <_strtol_l.constprop.0+0x8c>
 800a3dc:	45a2      	cmp	sl, r4
 800a3de:	db19      	blt.n	800a414 <_strtol_l.constprop.0+0xc0>
 800a3e0:	fb06 4603 	mla	r6, r6, r3, r4
 800a3e4:	f04f 0c01 	mov.w	ip, #1
 800a3e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a3ec:	e7e8      	b.n	800a3c0 <_strtol_l.constprop.0+0x6c>
 800a3ee:	2c2b      	cmp	r4, #43	; 0x2b
 800a3f0:	bf04      	itt	eq
 800a3f2:	782c      	ldrbeq	r4, [r5, #0]
 800a3f4:	1cb5      	addeq	r5, r6, #2
 800a3f6:	e7ca      	b.n	800a38e <_strtol_l.constprop.0+0x3a>
 800a3f8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a3fc:	f1be 0f19 	cmp.w	lr, #25
 800a400:	d801      	bhi.n	800a406 <_strtol_l.constprop.0+0xb2>
 800a402:	3c37      	subs	r4, #55	; 0x37
 800a404:	e7e2      	b.n	800a3cc <_strtol_l.constprop.0+0x78>
 800a406:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a40a:	f1be 0f19 	cmp.w	lr, #25
 800a40e:	d804      	bhi.n	800a41a <_strtol_l.constprop.0+0xc6>
 800a410:	3c57      	subs	r4, #87	; 0x57
 800a412:	e7db      	b.n	800a3cc <_strtol_l.constprop.0+0x78>
 800a414:	f04f 3cff 	mov.w	ip, #4294967295
 800a418:	e7e6      	b.n	800a3e8 <_strtol_l.constprop.0+0x94>
 800a41a:	f1bc 0f00 	cmp.w	ip, #0
 800a41e:	da05      	bge.n	800a42c <_strtol_l.constprop.0+0xd8>
 800a420:	2322      	movs	r3, #34	; 0x22
 800a422:	6003      	str	r3, [r0, #0]
 800a424:	4646      	mov	r6, r8
 800a426:	b942      	cbnz	r2, 800a43a <_strtol_l.constprop.0+0xe6>
 800a428:	4630      	mov	r0, r6
 800a42a:	e79e      	b.n	800a36a <_strtol_l.constprop.0+0x16>
 800a42c:	b107      	cbz	r7, 800a430 <_strtol_l.constprop.0+0xdc>
 800a42e:	4276      	negs	r6, r6
 800a430:	2a00      	cmp	r2, #0
 800a432:	d0f9      	beq.n	800a428 <_strtol_l.constprop.0+0xd4>
 800a434:	f1bc 0f00 	cmp.w	ip, #0
 800a438:	d000      	beq.n	800a43c <_strtol_l.constprop.0+0xe8>
 800a43a:	1e69      	subs	r1, r5, #1
 800a43c:	6011      	str	r1, [r2, #0]
 800a43e:	e7f3      	b.n	800a428 <_strtol_l.constprop.0+0xd4>
 800a440:	2430      	movs	r4, #48	; 0x30
 800a442:	2b00      	cmp	r3, #0
 800a444:	d1b1      	bne.n	800a3aa <_strtol_l.constprop.0+0x56>
 800a446:	2308      	movs	r3, #8
 800a448:	e7af      	b.n	800a3aa <_strtol_l.constprop.0+0x56>
 800a44a:	2c30      	cmp	r4, #48	; 0x30
 800a44c:	d0a5      	beq.n	800a39a <_strtol_l.constprop.0+0x46>
 800a44e:	230a      	movs	r3, #10
 800a450:	e7ab      	b.n	800a3aa <_strtol_l.constprop.0+0x56>
 800a452:	bf00      	nop
 800a454:	0800b48d 	.word	0x0800b48d

0800a458 <strtol>:
 800a458:	4613      	mov	r3, r2
 800a45a:	460a      	mov	r2, r1
 800a45c:	4601      	mov	r1, r0
 800a45e:	4802      	ldr	r0, [pc, #8]	; (800a468 <strtol+0x10>)
 800a460:	6800      	ldr	r0, [r0, #0]
 800a462:	f7ff bf77 	b.w	800a354 <_strtol_l.constprop.0>
 800a466:	bf00      	nop
 800a468:	20000024 	.word	0x20000024

0800a46c <_vsniprintf_r>:
 800a46c:	b530      	push	{r4, r5, lr}
 800a46e:	4614      	mov	r4, r2
 800a470:	2c00      	cmp	r4, #0
 800a472:	b09b      	sub	sp, #108	; 0x6c
 800a474:	4605      	mov	r5, r0
 800a476:	461a      	mov	r2, r3
 800a478:	da05      	bge.n	800a486 <_vsniprintf_r+0x1a>
 800a47a:	238b      	movs	r3, #139	; 0x8b
 800a47c:	6003      	str	r3, [r0, #0]
 800a47e:	f04f 30ff 	mov.w	r0, #4294967295
 800a482:	b01b      	add	sp, #108	; 0x6c
 800a484:	bd30      	pop	{r4, r5, pc}
 800a486:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a48a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a48e:	bf14      	ite	ne
 800a490:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a494:	4623      	moveq	r3, r4
 800a496:	9302      	str	r3, [sp, #8]
 800a498:	9305      	str	r3, [sp, #20]
 800a49a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a49e:	9100      	str	r1, [sp, #0]
 800a4a0:	9104      	str	r1, [sp, #16]
 800a4a2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a4a6:	4669      	mov	r1, sp
 800a4a8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a4aa:	f000 f875 	bl	800a598 <_svfiprintf_r>
 800a4ae:	1c43      	adds	r3, r0, #1
 800a4b0:	bfbc      	itt	lt
 800a4b2:	238b      	movlt	r3, #139	; 0x8b
 800a4b4:	602b      	strlt	r3, [r5, #0]
 800a4b6:	2c00      	cmp	r4, #0
 800a4b8:	d0e3      	beq.n	800a482 <_vsniprintf_r+0x16>
 800a4ba:	9b00      	ldr	r3, [sp, #0]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	701a      	strb	r2, [r3, #0]
 800a4c0:	e7df      	b.n	800a482 <_vsniprintf_r+0x16>
	...

0800a4c4 <vsniprintf>:
 800a4c4:	b507      	push	{r0, r1, r2, lr}
 800a4c6:	9300      	str	r3, [sp, #0]
 800a4c8:	4613      	mov	r3, r2
 800a4ca:	460a      	mov	r2, r1
 800a4cc:	4601      	mov	r1, r0
 800a4ce:	4803      	ldr	r0, [pc, #12]	; (800a4dc <vsniprintf+0x18>)
 800a4d0:	6800      	ldr	r0, [r0, #0]
 800a4d2:	f7ff ffcb 	bl	800a46c <_vsniprintf_r>
 800a4d6:	b003      	add	sp, #12
 800a4d8:	f85d fb04 	ldr.w	pc, [sp], #4
 800a4dc:	20000024 	.word	0x20000024

0800a4e0 <__ssputs_r>:
 800a4e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4e4:	688e      	ldr	r6, [r1, #8]
 800a4e6:	429e      	cmp	r6, r3
 800a4e8:	4682      	mov	sl, r0
 800a4ea:	460c      	mov	r4, r1
 800a4ec:	4690      	mov	r8, r2
 800a4ee:	461f      	mov	r7, r3
 800a4f0:	d838      	bhi.n	800a564 <__ssputs_r+0x84>
 800a4f2:	898a      	ldrh	r2, [r1, #12]
 800a4f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a4f8:	d032      	beq.n	800a560 <__ssputs_r+0x80>
 800a4fa:	6825      	ldr	r5, [r4, #0]
 800a4fc:	6909      	ldr	r1, [r1, #16]
 800a4fe:	eba5 0901 	sub.w	r9, r5, r1
 800a502:	6965      	ldr	r5, [r4, #20]
 800a504:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a508:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a50c:	3301      	adds	r3, #1
 800a50e:	444b      	add	r3, r9
 800a510:	106d      	asrs	r5, r5, #1
 800a512:	429d      	cmp	r5, r3
 800a514:	bf38      	it	cc
 800a516:	461d      	movcc	r5, r3
 800a518:	0553      	lsls	r3, r2, #21
 800a51a:	d531      	bpl.n	800a580 <__ssputs_r+0xa0>
 800a51c:	4629      	mov	r1, r5
 800a51e:	f000 fb55 	bl	800abcc <_malloc_r>
 800a522:	4606      	mov	r6, r0
 800a524:	b950      	cbnz	r0, 800a53c <__ssputs_r+0x5c>
 800a526:	230c      	movs	r3, #12
 800a528:	f8ca 3000 	str.w	r3, [sl]
 800a52c:	89a3      	ldrh	r3, [r4, #12]
 800a52e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a532:	81a3      	strh	r3, [r4, #12]
 800a534:	f04f 30ff 	mov.w	r0, #4294967295
 800a538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a53c:	6921      	ldr	r1, [r4, #16]
 800a53e:	464a      	mov	r2, r9
 800a540:	f7ff febe 	bl	800a2c0 <memcpy>
 800a544:	89a3      	ldrh	r3, [r4, #12]
 800a546:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a54a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a54e:	81a3      	strh	r3, [r4, #12]
 800a550:	6126      	str	r6, [r4, #16]
 800a552:	6165      	str	r5, [r4, #20]
 800a554:	444e      	add	r6, r9
 800a556:	eba5 0509 	sub.w	r5, r5, r9
 800a55a:	6026      	str	r6, [r4, #0]
 800a55c:	60a5      	str	r5, [r4, #8]
 800a55e:	463e      	mov	r6, r7
 800a560:	42be      	cmp	r6, r7
 800a562:	d900      	bls.n	800a566 <__ssputs_r+0x86>
 800a564:	463e      	mov	r6, r7
 800a566:	6820      	ldr	r0, [r4, #0]
 800a568:	4632      	mov	r2, r6
 800a56a:	4641      	mov	r1, r8
 800a56c:	f000 faa8 	bl	800aac0 <memmove>
 800a570:	68a3      	ldr	r3, [r4, #8]
 800a572:	1b9b      	subs	r3, r3, r6
 800a574:	60a3      	str	r3, [r4, #8]
 800a576:	6823      	ldr	r3, [r4, #0]
 800a578:	4433      	add	r3, r6
 800a57a:	6023      	str	r3, [r4, #0]
 800a57c:	2000      	movs	r0, #0
 800a57e:	e7db      	b.n	800a538 <__ssputs_r+0x58>
 800a580:	462a      	mov	r2, r5
 800a582:	f000 fb97 	bl	800acb4 <_realloc_r>
 800a586:	4606      	mov	r6, r0
 800a588:	2800      	cmp	r0, #0
 800a58a:	d1e1      	bne.n	800a550 <__ssputs_r+0x70>
 800a58c:	6921      	ldr	r1, [r4, #16]
 800a58e:	4650      	mov	r0, sl
 800a590:	f000 fab0 	bl	800aaf4 <_free_r>
 800a594:	e7c7      	b.n	800a526 <__ssputs_r+0x46>
	...

0800a598 <_svfiprintf_r>:
 800a598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59c:	4698      	mov	r8, r3
 800a59e:	898b      	ldrh	r3, [r1, #12]
 800a5a0:	061b      	lsls	r3, r3, #24
 800a5a2:	b09d      	sub	sp, #116	; 0x74
 800a5a4:	4607      	mov	r7, r0
 800a5a6:	460d      	mov	r5, r1
 800a5a8:	4614      	mov	r4, r2
 800a5aa:	d50e      	bpl.n	800a5ca <_svfiprintf_r+0x32>
 800a5ac:	690b      	ldr	r3, [r1, #16]
 800a5ae:	b963      	cbnz	r3, 800a5ca <_svfiprintf_r+0x32>
 800a5b0:	2140      	movs	r1, #64	; 0x40
 800a5b2:	f000 fb0b 	bl	800abcc <_malloc_r>
 800a5b6:	6028      	str	r0, [r5, #0]
 800a5b8:	6128      	str	r0, [r5, #16]
 800a5ba:	b920      	cbnz	r0, 800a5c6 <_svfiprintf_r+0x2e>
 800a5bc:	230c      	movs	r3, #12
 800a5be:	603b      	str	r3, [r7, #0]
 800a5c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5c4:	e0d1      	b.n	800a76a <_svfiprintf_r+0x1d2>
 800a5c6:	2340      	movs	r3, #64	; 0x40
 800a5c8:	616b      	str	r3, [r5, #20]
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	9309      	str	r3, [sp, #36]	; 0x24
 800a5ce:	2320      	movs	r3, #32
 800a5d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5d8:	2330      	movs	r3, #48	; 0x30
 800a5da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a784 <_svfiprintf_r+0x1ec>
 800a5de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5e2:	f04f 0901 	mov.w	r9, #1
 800a5e6:	4623      	mov	r3, r4
 800a5e8:	469a      	mov	sl, r3
 800a5ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5ee:	b10a      	cbz	r2, 800a5f4 <_svfiprintf_r+0x5c>
 800a5f0:	2a25      	cmp	r2, #37	; 0x25
 800a5f2:	d1f9      	bne.n	800a5e8 <_svfiprintf_r+0x50>
 800a5f4:	ebba 0b04 	subs.w	fp, sl, r4
 800a5f8:	d00b      	beq.n	800a612 <_svfiprintf_r+0x7a>
 800a5fa:	465b      	mov	r3, fp
 800a5fc:	4622      	mov	r2, r4
 800a5fe:	4629      	mov	r1, r5
 800a600:	4638      	mov	r0, r7
 800a602:	f7ff ff6d 	bl	800a4e0 <__ssputs_r>
 800a606:	3001      	adds	r0, #1
 800a608:	f000 80aa 	beq.w	800a760 <_svfiprintf_r+0x1c8>
 800a60c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a60e:	445a      	add	r2, fp
 800a610:	9209      	str	r2, [sp, #36]	; 0x24
 800a612:	f89a 3000 	ldrb.w	r3, [sl]
 800a616:	2b00      	cmp	r3, #0
 800a618:	f000 80a2 	beq.w	800a760 <_svfiprintf_r+0x1c8>
 800a61c:	2300      	movs	r3, #0
 800a61e:	f04f 32ff 	mov.w	r2, #4294967295
 800a622:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a626:	f10a 0a01 	add.w	sl, sl, #1
 800a62a:	9304      	str	r3, [sp, #16]
 800a62c:	9307      	str	r3, [sp, #28]
 800a62e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a632:	931a      	str	r3, [sp, #104]	; 0x68
 800a634:	4654      	mov	r4, sl
 800a636:	2205      	movs	r2, #5
 800a638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a63c:	4851      	ldr	r0, [pc, #324]	; (800a784 <_svfiprintf_r+0x1ec>)
 800a63e:	f7f5 fdd7 	bl	80001f0 <memchr>
 800a642:	9a04      	ldr	r2, [sp, #16]
 800a644:	b9d8      	cbnz	r0, 800a67e <_svfiprintf_r+0xe6>
 800a646:	06d0      	lsls	r0, r2, #27
 800a648:	bf44      	itt	mi
 800a64a:	2320      	movmi	r3, #32
 800a64c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a650:	0711      	lsls	r1, r2, #28
 800a652:	bf44      	itt	mi
 800a654:	232b      	movmi	r3, #43	; 0x2b
 800a656:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a65a:	f89a 3000 	ldrb.w	r3, [sl]
 800a65e:	2b2a      	cmp	r3, #42	; 0x2a
 800a660:	d015      	beq.n	800a68e <_svfiprintf_r+0xf6>
 800a662:	9a07      	ldr	r2, [sp, #28]
 800a664:	4654      	mov	r4, sl
 800a666:	2000      	movs	r0, #0
 800a668:	f04f 0c0a 	mov.w	ip, #10
 800a66c:	4621      	mov	r1, r4
 800a66e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a672:	3b30      	subs	r3, #48	; 0x30
 800a674:	2b09      	cmp	r3, #9
 800a676:	d94e      	bls.n	800a716 <_svfiprintf_r+0x17e>
 800a678:	b1b0      	cbz	r0, 800a6a8 <_svfiprintf_r+0x110>
 800a67a:	9207      	str	r2, [sp, #28]
 800a67c:	e014      	b.n	800a6a8 <_svfiprintf_r+0x110>
 800a67e:	eba0 0308 	sub.w	r3, r0, r8
 800a682:	fa09 f303 	lsl.w	r3, r9, r3
 800a686:	4313      	orrs	r3, r2
 800a688:	9304      	str	r3, [sp, #16]
 800a68a:	46a2      	mov	sl, r4
 800a68c:	e7d2      	b.n	800a634 <_svfiprintf_r+0x9c>
 800a68e:	9b03      	ldr	r3, [sp, #12]
 800a690:	1d19      	adds	r1, r3, #4
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	9103      	str	r1, [sp, #12]
 800a696:	2b00      	cmp	r3, #0
 800a698:	bfbb      	ittet	lt
 800a69a:	425b      	neglt	r3, r3
 800a69c:	f042 0202 	orrlt.w	r2, r2, #2
 800a6a0:	9307      	strge	r3, [sp, #28]
 800a6a2:	9307      	strlt	r3, [sp, #28]
 800a6a4:	bfb8      	it	lt
 800a6a6:	9204      	strlt	r2, [sp, #16]
 800a6a8:	7823      	ldrb	r3, [r4, #0]
 800a6aa:	2b2e      	cmp	r3, #46	; 0x2e
 800a6ac:	d10c      	bne.n	800a6c8 <_svfiprintf_r+0x130>
 800a6ae:	7863      	ldrb	r3, [r4, #1]
 800a6b0:	2b2a      	cmp	r3, #42	; 0x2a
 800a6b2:	d135      	bne.n	800a720 <_svfiprintf_r+0x188>
 800a6b4:	9b03      	ldr	r3, [sp, #12]
 800a6b6:	1d1a      	adds	r2, r3, #4
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	9203      	str	r2, [sp, #12]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	bfb8      	it	lt
 800a6c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a6c4:	3402      	adds	r4, #2
 800a6c6:	9305      	str	r3, [sp, #20]
 800a6c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a794 <_svfiprintf_r+0x1fc>
 800a6cc:	7821      	ldrb	r1, [r4, #0]
 800a6ce:	2203      	movs	r2, #3
 800a6d0:	4650      	mov	r0, sl
 800a6d2:	f7f5 fd8d 	bl	80001f0 <memchr>
 800a6d6:	b140      	cbz	r0, 800a6ea <_svfiprintf_r+0x152>
 800a6d8:	2340      	movs	r3, #64	; 0x40
 800a6da:	eba0 000a 	sub.w	r0, r0, sl
 800a6de:	fa03 f000 	lsl.w	r0, r3, r0
 800a6e2:	9b04      	ldr	r3, [sp, #16]
 800a6e4:	4303      	orrs	r3, r0
 800a6e6:	3401      	adds	r4, #1
 800a6e8:	9304      	str	r3, [sp, #16]
 800a6ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6ee:	4826      	ldr	r0, [pc, #152]	; (800a788 <_svfiprintf_r+0x1f0>)
 800a6f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6f4:	2206      	movs	r2, #6
 800a6f6:	f7f5 fd7b 	bl	80001f0 <memchr>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	d038      	beq.n	800a770 <_svfiprintf_r+0x1d8>
 800a6fe:	4b23      	ldr	r3, [pc, #140]	; (800a78c <_svfiprintf_r+0x1f4>)
 800a700:	bb1b      	cbnz	r3, 800a74a <_svfiprintf_r+0x1b2>
 800a702:	9b03      	ldr	r3, [sp, #12]
 800a704:	3307      	adds	r3, #7
 800a706:	f023 0307 	bic.w	r3, r3, #7
 800a70a:	3308      	adds	r3, #8
 800a70c:	9303      	str	r3, [sp, #12]
 800a70e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a710:	4433      	add	r3, r6
 800a712:	9309      	str	r3, [sp, #36]	; 0x24
 800a714:	e767      	b.n	800a5e6 <_svfiprintf_r+0x4e>
 800a716:	fb0c 3202 	mla	r2, ip, r2, r3
 800a71a:	460c      	mov	r4, r1
 800a71c:	2001      	movs	r0, #1
 800a71e:	e7a5      	b.n	800a66c <_svfiprintf_r+0xd4>
 800a720:	2300      	movs	r3, #0
 800a722:	3401      	adds	r4, #1
 800a724:	9305      	str	r3, [sp, #20]
 800a726:	4619      	mov	r1, r3
 800a728:	f04f 0c0a 	mov.w	ip, #10
 800a72c:	4620      	mov	r0, r4
 800a72e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a732:	3a30      	subs	r2, #48	; 0x30
 800a734:	2a09      	cmp	r2, #9
 800a736:	d903      	bls.n	800a740 <_svfiprintf_r+0x1a8>
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d0c5      	beq.n	800a6c8 <_svfiprintf_r+0x130>
 800a73c:	9105      	str	r1, [sp, #20]
 800a73e:	e7c3      	b.n	800a6c8 <_svfiprintf_r+0x130>
 800a740:	fb0c 2101 	mla	r1, ip, r1, r2
 800a744:	4604      	mov	r4, r0
 800a746:	2301      	movs	r3, #1
 800a748:	e7f0      	b.n	800a72c <_svfiprintf_r+0x194>
 800a74a:	ab03      	add	r3, sp, #12
 800a74c:	9300      	str	r3, [sp, #0]
 800a74e:	462a      	mov	r2, r5
 800a750:	4b0f      	ldr	r3, [pc, #60]	; (800a790 <_svfiprintf_r+0x1f8>)
 800a752:	a904      	add	r1, sp, #16
 800a754:	4638      	mov	r0, r7
 800a756:	f3af 8000 	nop.w
 800a75a:	1c42      	adds	r2, r0, #1
 800a75c:	4606      	mov	r6, r0
 800a75e:	d1d6      	bne.n	800a70e <_svfiprintf_r+0x176>
 800a760:	89ab      	ldrh	r3, [r5, #12]
 800a762:	065b      	lsls	r3, r3, #25
 800a764:	f53f af2c 	bmi.w	800a5c0 <_svfiprintf_r+0x28>
 800a768:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a76a:	b01d      	add	sp, #116	; 0x74
 800a76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a770:	ab03      	add	r3, sp, #12
 800a772:	9300      	str	r3, [sp, #0]
 800a774:	462a      	mov	r2, r5
 800a776:	4b06      	ldr	r3, [pc, #24]	; (800a790 <_svfiprintf_r+0x1f8>)
 800a778:	a904      	add	r1, sp, #16
 800a77a:	4638      	mov	r0, r7
 800a77c:	f000 f87a 	bl	800a874 <_printf_i>
 800a780:	e7eb      	b.n	800a75a <_svfiprintf_r+0x1c2>
 800a782:	bf00      	nop
 800a784:	0800b58d 	.word	0x0800b58d
 800a788:	0800b597 	.word	0x0800b597
 800a78c:	00000000 	.word	0x00000000
 800a790:	0800a4e1 	.word	0x0800a4e1
 800a794:	0800b593 	.word	0x0800b593

0800a798 <_printf_common>:
 800a798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a79c:	4616      	mov	r6, r2
 800a79e:	4699      	mov	r9, r3
 800a7a0:	688a      	ldr	r2, [r1, #8]
 800a7a2:	690b      	ldr	r3, [r1, #16]
 800a7a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	bfb8      	it	lt
 800a7ac:	4613      	movlt	r3, r2
 800a7ae:	6033      	str	r3, [r6, #0]
 800a7b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a7b4:	4607      	mov	r7, r0
 800a7b6:	460c      	mov	r4, r1
 800a7b8:	b10a      	cbz	r2, 800a7be <_printf_common+0x26>
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	6033      	str	r3, [r6, #0]
 800a7be:	6823      	ldr	r3, [r4, #0]
 800a7c0:	0699      	lsls	r1, r3, #26
 800a7c2:	bf42      	ittt	mi
 800a7c4:	6833      	ldrmi	r3, [r6, #0]
 800a7c6:	3302      	addmi	r3, #2
 800a7c8:	6033      	strmi	r3, [r6, #0]
 800a7ca:	6825      	ldr	r5, [r4, #0]
 800a7cc:	f015 0506 	ands.w	r5, r5, #6
 800a7d0:	d106      	bne.n	800a7e0 <_printf_common+0x48>
 800a7d2:	f104 0a19 	add.w	sl, r4, #25
 800a7d6:	68e3      	ldr	r3, [r4, #12]
 800a7d8:	6832      	ldr	r2, [r6, #0]
 800a7da:	1a9b      	subs	r3, r3, r2
 800a7dc:	42ab      	cmp	r3, r5
 800a7de:	dc26      	bgt.n	800a82e <_printf_common+0x96>
 800a7e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a7e4:	1e13      	subs	r3, r2, #0
 800a7e6:	6822      	ldr	r2, [r4, #0]
 800a7e8:	bf18      	it	ne
 800a7ea:	2301      	movne	r3, #1
 800a7ec:	0692      	lsls	r2, r2, #26
 800a7ee:	d42b      	bmi.n	800a848 <_printf_common+0xb0>
 800a7f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a7f4:	4649      	mov	r1, r9
 800a7f6:	4638      	mov	r0, r7
 800a7f8:	47c0      	blx	r8
 800a7fa:	3001      	adds	r0, #1
 800a7fc:	d01e      	beq.n	800a83c <_printf_common+0xa4>
 800a7fe:	6823      	ldr	r3, [r4, #0]
 800a800:	68e5      	ldr	r5, [r4, #12]
 800a802:	6832      	ldr	r2, [r6, #0]
 800a804:	f003 0306 	and.w	r3, r3, #6
 800a808:	2b04      	cmp	r3, #4
 800a80a:	bf08      	it	eq
 800a80c:	1aad      	subeq	r5, r5, r2
 800a80e:	68a3      	ldr	r3, [r4, #8]
 800a810:	6922      	ldr	r2, [r4, #16]
 800a812:	bf0c      	ite	eq
 800a814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a818:	2500      	movne	r5, #0
 800a81a:	4293      	cmp	r3, r2
 800a81c:	bfc4      	itt	gt
 800a81e:	1a9b      	subgt	r3, r3, r2
 800a820:	18ed      	addgt	r5, r5, r3
 800a822:	2600      	movs	r6, #0
 800a824:	341a      	adds	r4, #26
 800a826:	42b5      	cmp	r5, r6
 800a828:	d11a      	bne.n	800a860 <_printf_common+0xc8>
 800a82a:	2000      	movs	r0, #0
 800a82c:	e008      	b.n	800a840 <_printf_common+0xa8>
 800a82e:	2301      	movs	r3, #1
 800a830:	4652      	mov	r2, sl
 800a832:	4649      	mov	r1, r9
 800a834:	4638      	mov	r0, r7
 800a836:	47c0      	blx	r8
 800a838:	3001      	adds	r0, #1
 800a83a:	d103      	bne.n	800a844 <_printf_common+0xac>
 800a83c:	f04f 30ff 	mov.w	r0, #4294967295
 800a840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a844:	3501      	adds	r5, #1
 800a846:	e7c6      	b.n	800a7d6 <_printf_common+0x3e>
 800a848:	18e1      	adds	r1, r4, r3
 800a84a:	1c5a      	adds	r2, r3, #1
 800a84c:	2030      	movs	r0, #48	; 0x30
 800a84e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a852:	4422      	add	r2, r4
 800a854:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a858:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a85c:	3302      	adds	r3, #2
 800a85e:	e7c7      	b.n	800a7f0 <_printf_common+0x58>
 800a860:	2301      	movs	r3, #1
 800a862:	4622      	mov	r2, r4
 800a864:	4649      	mov	r1, r9
 800a866:	4638      	mov	r0, r7
 800a868:	47c0      	blx	r8
 800a86a:	3001      	adds	r0, #1
 800a86c:	d0e6      	beq.n	800a83c <_printf_common+0xa4>
 800a86e:	3601      	adds	r6, #1
 800a870:	e7d9      	b.n	800a826 <_printf_common+0x8e>
	...

0800a874 <_printf_i>:
 800a874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a878:	7e0f      	ldrb	r7, [r1, #24]
 800a87a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a87c:	2f78      	cmp	r7, #120	; 0x78
 800a87e:	4691      	mov	r9, r2
 800a880:	4680      	mov	r8, r0
 800a882:	460c      	mov	r4, r1
 800a884:	469a      	mov	sl, r3
 800a886:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a88a:	d807      	bhi.n	800a89c <_printf_i+0x28>
 800a88c:	2f62      	cmp	r7, #98	; 0x62
 800a88e:	d80a      	bhi.n	800a8a6 <_printf_i+0x32>
 800a890:	2f00      	cmp	r7, #0
 800a892:	f000 80d8 	beq.w	800aa46 <_printf_i+0x1d2>
 800a896:	2f58      	cmp	r7, #88	; 0x58
 800a898:	f000 80a3 	beq.w	800a9e2 <_printf_i+0x16e>
 800a89c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a8a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a8a4:	e03a      	b.n	800a91c <_printf_i+0xa8>
 800a8a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a8aa:	2b15      	cmp	r3, #21
 800a8ac:	d8f6      	bhi.n	800a89c <_printf_i+0x28>
 800a8ae:	a101      	add	r1, pc, #4	; (adr r1, 800a8b4 <_printf_i+0x40>)
 800a8b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8b4:	0800a90d 	.word	0x0800a90d
 800a8b8:	0800a921 	.word	0x0800a921
 800a8bc:	0800a89d 	.word	0x0800a89d
 800a8c0:	0800a89d 	.word	0x0800a89d
 800a8c4:	0800a89d 	.word	0x0800a89d
 800a8c8:	0800a89d 	.word	0x0800a89d
 800a8cc:	0800a921 	.word	0x0800a921
 800a8d0:	0800a89d 	.word	0x0800a89d
 800a8d4:	0800a89d 	.word	0x0800a89d
 800a8d8:	0800a89d 	.word	0x0800a89d
 800a8dc:	0800a89d 	.word	0x0800a89d
 800a8e0:	0800aa2d 	.word	0x0800aa2d
 800a8e4:	0800a951 	.word	0x0800a951
 800a8e8:	0800aa0f 	.word	0x0800aa0f
 800a8ec:	0800a89d 	.word	0x0800a89d
 800a8f0:	0800a89d 	.word	0x0800a89d
 800a8f4:	0800aa4f 	.word	0x0800aa4f
 800a8f8:	0800a89d 	.word	0x0800a89d
 800a8fc:	0800a951 	.word	0x0800a951
 800a900:	0800a89d 	.word	0x0800a89d
 800a904:	0800a89d 	.word	0x0800a89d
 800a908:	0800aa17 	.word	0x0800aa17
 800a90c:	682b      	ldr	r3, [r5, #0]
 800a90e:	1d1a      	adds	r2, r3, #4
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	602a      	str	r2, [r5, #0]
 800a914:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a918:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a91c:	2301      	movs	r3, #1
 800a91e:	e0a3      	b.n	800aa68 <_printf_i+0x1f4>
 800a920:	6820      	ldr	r0, [r4, #0]
 800a922:	6829      	ldr	r1, [r5, #0]
 800a924:	0606      	lsls	r6, r0, #24
 800a926:	f101 0304 	add.w	r3, r1, #4
 800a92a:	d50a      	bpl.n	800a942 <_printf_i+0xce>
 800a92c:	680e      	ldr	r6, [r1, #0]
 800a92e:	602b      	str	r3, [r5, #0]
 800a930:	2e00      	cmp	r6, #0
 800a932:	da03      	bge.n	800a93c <_printf_i+0xc8>
 800a934:	232d      	movs	r3, #45	; 0x2d
 800a936:	4276      	negs	r6, r6
 800a938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a93c:	485e      	ldr	r0, [pc, #376]	; (800aab8 <_printf_i+0x244>)
 800a93e:	230a      	movs	r3, #10
 800a940:	e019      	b.n	800a976 <_printf_i+0x102>
 800a942:	680e      	ldr	r6, [r1, #0]
 800a944:	602b      	str	r3, [r5, #0]
 800a946:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a94a:	bf18      	it	ne
 800a94c:	b236      	sxthne	r6, r6
 800a94e:	e7ef      	b.n	800a930 <_printf_i+0xbc>
 800a950:	682b      	ldr	r3, [r5, #0]
 800a952:	6820      	ldr	r0, [r4, #0]
 800a954:	1d19      	adds	r1, r3, #4
 800a956:	6029      	str	r1, [r5, #0]
 800a958:	0601      	lsls	r1, r0, #24
 800a95a:	d501      	bpl.n	800a960 <_printf_i+0xec>
 800a95c:	681e      	ldr	r6, [r3, #0]
 800a95e:	e002      	b.n	800a966 <_printf_i+0xf2>
 800a960:	0646      	lsls	r6, r0, #25
 800a962:	d5fb      	bpl.n	800a95c <_printf_i+0xe8>
 800a964:	881e      	ldrh	r6, [r3, #0]
 800a966:	4854      	ldr	r0, [pc, #336]	; (800aab8 <_printf_i+0x244>)
 800a968:	2f6f      	cmp	r7, #111	; 0x6f
 800a96a:	bf0c      	ite	eq
 800a96c:	2308      	moveq	r3, #8
 800a96e:	230a      	movne	r3, #10
 800a970:	2100      	movs	r1, #0
 800a972:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a976:	6865      	ldr	r5, [r4, #4]
 800a978:	60a5      	str	r5, [r4, #8]
 800a97a:	2d00      	cmp	r5, #0
 800a97c:	bfa2      	ittt	ge
 800a97e:	6821      	ldrge	r1, [r4, #0]
 800a980:	f021 0104 	bicge.w	r1, r1, #4
 800a984:	6021      	strge	r1, [r4, #0]
 800a986:	b90e      	cbnz	r6, 800a98c <_printf_i+0x118>
 800a988:	2d00      	cmp	r5, #0
 800a98a:	d04d      	beq.n	800aa28 <_printf_i+0x1b4>
 800a98c:	4615      	mov	r5, r2
 800a98e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a992:	fb03 6711 	mls	r7, r3, r1, r6
 800a996:	5dc7      	ldrb	r7, [r0, r7]
 800a998:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a99c:	4637      	mov	r7, r6
 800a99e:	42bb      	cmp	r3, r7
 800a9a0:	460e      	mov	r6, r1
 800a9a2:	d9f4      	bls.n	800a98e <_printf_i+0x11a>
 800a9a4:	2b08      	cmp	r3, #8
 800a9a6:	d10b      	bne.n	800a9c0 <_printf_i+0x14c>
 800a9a8:	6823      	ldr	r3, [r4, #0]
 800a9aa:	07de      	lsls	r6, r3, #31
 800a9ac:	d508      	bpl.n	800a9c0 <_printf_i+0x14c>
 800a9ae:	6923      	ldr	r3, [r4, #16]
 800a9b0:	6861      	ldr	r1, [r4, #4]
 800a9b2:	4299      	cmp	r1, r3
 800a9b4:	bfde      	ittt	le
 800a9b6:	2330      	movle	r3, #48	; 0x30
 800a9b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a9bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a9c0:	1b52      	subs	r2, r2, r5
 800a9c2:	6122      	str	r2, [r4, #16]
 800a9c4:	f8cd a000 	str.w	sl, [sp]
 800a9c8:	464b      	mov	r3, r9
 800a9ca:	aa03      	add	r2, sp, #12
 800a9cc:	4621      	mov	r1, r4
 800a9ce:	4640      	mov	r0, r8
 800a9d0:	f7ff fee2 	bl	800a798 <_printf_common>
 800a9d4:	3001      	adds	r0, #1
 800a9d6:	d14c      	bne.n	800aa72 <_printf_i+0x1fe>
 800a9d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a9dc:	b004      	add	sp, #16
 800a9de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9e2:	4835      	ldr	r0, [pc, #212]	; (800aab8 <_printf_i+0x244>)
 800a9e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a9e8:	6829      	ldr	r1, [r5, #0]
 800a9ea:	6823      	ldr	r3, [r4, #0]
 800a9ec:	f851 6b04 	ldr.w	r6, [r1], #4
 800a9f0:	6029      	str	r1, [r5, #0]
 800a9f2:	061d      	lsls	r5, r3, #24
 800a9f4:	d514      	bpl.n	800aa20 <_printf_i+0x1ac>
 800a9f6:	07df      	lsls	r7, r3, #31
 800a9f8:	bf44      	itt	mi
 800a9fa:	f043 0320 	orrmi.w	r3, r3, #32
 800a9fe:	6023      	strmi	r3, [r4, #0]
 800aa00:	b91e      	cbnz	r6, 800aa0a <_printf_i+0x196>
 800aa02:	6823      	ldr	r3, [r4, #0]
 800aa04:	f023 0320 	bic.w	r3, r3, #32
 800aa08:	6023      	str	r3, [r4, #0]
 800aa0a:	2310      	movs	r3, #16
 800aa0c:	e7b0      	b.n	800a970 <_printf_i+0xfc>
 800aa0e:	6823      	ldr	r3, [r4, #0]
 800aa10:	f043 0320 	orr.w	r3, r3, #32
 800aa14:	6023      	str	r3, [r4, #0]
 800aa16:	2378      	movs	r3, #120	; 0x78
 800aa18:	4828      	ldr	r0, [pc, #160]	; (800aabc <_printf_i+0x248>)
 800aa1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aa1e:	e7e3      	b.n	800a9e8 <_printf_i+0x174>
 800aa20:	0659      	lsls	r1, r3, #25
 800aa22:	bf48      	it	mi
 800aa24:	b2b6      	uxthmi	r6, r6
 800aa26:	e7e6      	b.n	800a9f6 <_printf_i+0x182>
 800aa28:	4615      	mov	r5, r2
 800aa2a:	e7bb      	b.n	800a9a4 <_printf_i+0x130>
 800aa2c:	682b      	ldr	r3, [r5, #0]
 800aa2e:	6826      	ldr	r6, [r4, #0]
 800aa30:	6961      	ldr	r1, [r4, #20]
 800aa32:	1d18      	adds	r0, r3, #4
 800aa34:	6028      	str	r0, [r5, #0]
 800aa36:	0635      	lsls	r5, r6, #24
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	d501      	bpl.n	800aa40 <_printf_i+0x1cc>
 800aa3c:	6019      	str	r1, [r3, #0]
 800aa3e:	e002      	b.n	800aa46 <_printf_i+0x1d2>
 800aa40:	0670      	lsls	r0, r6, #25
 800aa42:	d5fb      	bpl.n	800aa3c <_printf_i+0x1c8>
 800aa44:	8019      	strh	r1, [r3, #0]
 800aa46:	2300      	movs	r3, #0
 800aa48:	6123      	str	r3, [r4, #16]
 800aa4a:	4615      	mov	r5, r2
 800aa4c:	e7ba      	b.n	800a9c4 <_printf_i+0x150>
 800aa4e:	682b      	ldr	r3, [r5, #0]
 800aa50:	1d1a      	adds	r2, r3, #4
 800aa52:	602a      	str	r2, [r5, #0]
 800aa54:	681d      	ldr	r5, [r3, #0]
 800aa56:	6862      	ldr	r2, [r4, #4]
 800aa58:	2100      	movs	r1, #0
 800aa5a:	4628      	mov	r0, r5
 800aa5c:	f7f5 fbc8 	bl	80001f0 <memchr>
 800aa60:	b108      	cbz	r0, 800aa66 <_printf_i+0x1f2>
 800aa62:	1b40      	subs	r0, r0, r5
 800aa64:	6060      	str	r0, [r4, #4]
 800aa66:	6863      	ldr	r3, [r4, #4]
 800aa68:	6123      	str	r3, [r4, #16]
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa70:	e7a8      	b.n	800a9c4 <_printf_i+0x150>
 800aa72:	6923      	ldr	r3, [r4, #16]
 800aa74:	462a      	mov	r2, r5
 800aa76:	4649      	mov	r1, r9
 800aa78:	4640      	mov	r0, r8
 800aa7a:	47d0      	blx	sl
 800aa7c:	3001      	adds	r0, #1
 800aa7e:	d0ab      	beq.n	800a9d8 <_printf_i+0x164>
 800aa80:	6823      	ldr	r3, [r4, #0]
 800aa82:	079b      	lsls	r3, r3, #30
 800aa84:	d413      	bmi.n	800aaae <_printf_i+0x23a>
 800aa86:	68e0      	ldr	r0, [r4, #12]
 800aa88:	9b03      	ldr	r3, [sp, #12]
 800aa8a:	4298      	cmp	r0, r3
 800aa8c:	bfb8      	it	lt
 800aa8e:	4618      	movlt	r0, r3
 800aa90:	e7a4      	b.n	800a9dc <_printf_i+0x168>
 800aa92:	2301      	movs	r3, #1
 800aa94:	4632      	mov	r2, r6
 800aa96:	4649      	mov	r1, r9
 800aa98:	4640      	mov	r0, r8
 800aa9a:	47d0      	blx	sl
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	d09b      	beq.n	800a9d8 <_printf_i+0x164>
 800aaa0:	3501      	adds	r5, #1
 800aaa2:	68e3      	ldr	r3, [r4, #12]
 800aaa4:	9903      	ldr	r1, [sp, #12]
 800aaa6:	1a5b      	subs	r3, r3, r1
 800aaa8:	42ab      	cmp	r3, r5
 800aaaa:	dcf2      	bgt.n	800aa92 <_printf_i+0x21e>
 800aaac:	e7eb      	b.n	800aa86 <_printf_i+0x212>
 800aaae:	2500      	movs	r5, #0
 800aab0:	f104 0619 	add.w	r6, r4, #25
 800aab4:	e7f5      	b.n	800aaa2 <_printf_i+0x22e>
 800aab6:	bf00      	nop
 800aab8:	0800b59e 	.word	0x0800b59e
 800aabc:	0800b5af 	.word	0x0800b5af

0800aac0 <memmove>:
 800aac0:	4288      	cmp	r0, r1
 800aac2:	b510      	push	{r4, lr}
 800aac4:	eb01 0402 	add.w	r4, r1, r2
 800aac8:	d902      	bls.n	800aad0 <memmove+0x10>
 800aaca:	4284      	cmp	r4, r0
 800aacc:	4623      	mov	r3, r4
 800aace:	d807      	bhi.n	800aae0 <memmove+0x20>
 800aad0:	1e43      	subs	r3, r0, #1
 800aad2:	42a1      	cmp	r1, r4
 800aad4:	d008      	beq.n	800aae8 <memmove+0x28>
 800aad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aada:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aade:	e7f8      	b.n	800aad2 <memmove+0x12>
 800aae0:	4402      	add	r2, r0
 800aae2:	4601      	mov	r1, r0
 800aae4:	428a      	cmp	r2, r1
 800aae6:	d100      	bne.n	800aaea <memmove+0x2a>
 800aae8:	bd10      	pop	{r4, pc}
 800aaea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aaee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aaf2:	e7f7      	b.n	800aae4 <memmove+0x24>

0800aaf4 <_free_r>:
 800aaf4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aaf6:	2900      	cmp	r1, #0
 800aaf8:	d044      	beq.n	800ab84 <_free_r+0x90>
 800aafa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aafe:	9001      	str	r0, [sp, #4]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	f1a1 0404 	sub.w	r4, r1, #4
 800ab06:	bfb8      	it	lt
 800ab08:	18e4      	addlt	r4, r4, r3
 800ab0a:	f000 f913 	bl	800ad34 <__malloc_lock>
 800ab0e:	4a1e      	ldr	r2, [pc, #120]	; (800ab88 <_free_r+0x94>)
 800ab10:	9801      	ldr	r0, [sp, #4]
 800ab12:	6813      	ldr	r3, [r2, #0]
 800ab14:	b933      	cbnz	r3, 800ab24 <_free_r+0x30>
 800ab16:	6063      	str	r3, [r4, #4]
 800ab18:	6014      	str	r4, [r2, #0]
 800ab1a:	b003      	add	sp, #12
 800ab1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab20:	f000 b90e 	b.w	800ad40 <__malloc_unlock>
 800ab24:	42a3      	cmp	r3, r4
 800ab26:	d908      	bls.n	800ab3a <_free_r+0x46>
 800ab28:	6825      	ldr	r5, [r4, #0]
 800ab2a:	1961      	adds	r1, r4, r5
 800ab2c:	428b      	cmp	r3, r1
 800ab2e:	bf01      	itttt	eq
 800ab30:	6819      	ldreq	r1, [r3, #0]
 800ab32:	685b      	ldreq	r3, [r3, #4]
 800ab34:	1949      	addeq	r1, r1, r5
 800ab36:	6021      	streq	r1, [r4, #0]
 800ab38:	e7ed      	b.n	800ab16 <_free_r+0x22>
 800ab3a:	461a      	mov	r2, r3
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	b10b      	cbz	r3, 800ab44 <_free_r+0x50>
 800ab40:	42a3      	cmp	r3, r4
 800ab42:	d9fa      	bls.n	800ab3a <_free_r+0x46>
 800ab44:	6811      	ldr	r1, [r2, #0]
 800ab46:	1855      	adds	r5, r2, r1
 800ab48:	42a5      	cmp	r5, r4
 800ab4a:	d10b      	bne.n	800ab64 <_free_r+0x70>
 800ab4c:	6824      	ldr	r4, [r4, #0]
 800ab4e:	4421      	add	r1, r4
 800ab50:	1854      	adds	r4, r2, r1
 800ab52:	42a3      	cmp	r3, r4
 800ab54:	6011      	str	r1, [r2, #0]
 800ab56:	d1e0      	bne.n	800ab1a <_free_r+0x26>
 800ab58:	681c      	ldr	r4, [r3, #0]
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	6053      	str	r3, [r2, #4]
 800ab5e:	4421      	add	r1, r4
 800ab60:	6011      	str	r1, [r2, #0]
 800ab62:	e7da      	b.n	800ab1a <_free_r+0x26>
 800ab64:	d902      	bls.n	800ab6c <_free_r+0x78>
 800ab66:	230c      	movs	r3, #12
 800ab68:	6003      	str	r3, [r0, #0]
 800ab6a:	e7d6      	b.n	800ab1a <_free_r+0x26>
 800ab6c:	6825      	ldr	r5, [r4, #0]
 800ab6e:	1961      	adds	r1, r4, r5
 800ab70:	428b      	cmp	r3, r1
 800ab72:	bf04      	itt	eq
 800ab74:	6819      	ldreq	r1, [r3, #0]
 800ab76:	685b      	ldreq	r3, [r3, #4]
 800ab78:	6063      	str	r3, [r4, #4]
 800ab7a:	bf04      	itt	eq
 800ab7c:	1949      	addeq	r1, r1, r5
 800ab7e:	6021      	streq	r1, [r4, #0]
 800ab80:	6054      	str	r4, [r2, #4]
 800ab82:	e7ca      	b.n	800ab1a <_free_r+0x26>
 800ab84:	b003      	add	sp, #12
 800ab86:	bd30      	pop	{r4, r5, pc}
 800ab88:	20001dac 	.word	0x20001dac

0800ab8c <sbrk_aligned>:
 800ab8c:	b570      	push	{r4, r5, r6, lr}
 800ab8e:	4e0e      	ldr	r6, [pc, #56]	; (800abc8 <sbrk_aligned+0x3c>)
 800ab90:	460c      	mov	r4, r1
 800ab92:	6831      	ldr	r1, [r6, #0]
 800ab94:	4605      	mov	r5, r0
 800ab96:	b911      	cbnz	r1, 800ab9e <sbrk_aligned+0x12>
 800ab98:	f000 f8bc 	bl	800ad14 <_sbrk_r>
 800ab9c:	6030      	str	r0, [r6, #0]
 800ab9e:	4621      	mov	r1, r4
 800aba0:	4628      	mov	r0, r5
 800aba2:	f000 f8b7 	bl	800ad14 <_sbrk_r>
 800aba6:	1c43      	adds	r3, r0, #1
 800aba8:	d00a      	beq.n	800abc0 <sbrk_aligned+0x34>
 800abaa:	1cc4      	adds	r4, r0, #3
 800abac:	f024 0403 	bic.w	r4, r4, #3
 800abb0:	42a0      	cmp	r0, r4
 800abb2:	d007      	beq.n	800abc4 <sbrk_aligned+0x38>
 800abb4:	1a21      	subs	r1, r4, r0
 800abb6:	4628      	mov	r0, r5
 800abb8:	f000 f8ac 	bl	800ad14 <_sbrk_r>
 800abbc:	3001      	adds	r0, #1
 800abbe:	d101      	bne.n	800abc4 <sbrk_aligned+0x38>
 800abc0:	f04f 34ff 	mov.w	r4, #4294967295
 800abc4:	4620      	mov	r0, r4
 800abc6:	bd70      	pop	{r4, r5, r6, pc}
 800abc8:	20001db0 	.word	0x20001db0

0800abcc <_malloc_r>:
 800abcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abd0:	1ccd      	adds	r5, r1, #3
 800abd2:	f025 0503 	bic.w	r5, r5, #3
 800abd6:	3508      	adds	r5, #8
 800abd8:	2d0c      	cmp	r5, #12
 800abda:	bf38      	it	cc
 800abdc:	250c      	movcc	r5, #12
 800abde:	2d00      	cmp	r5, #0
 800abe0:	4607      	mov	r7, r0
 800abe2:	db01      	blt.n	800abe8 <_malloc_r+0x1c>
 800abe4:	42a9      	cmp	r1, r5
 800abe6:	d905      	bls.n	800abf4 <_malloc_r+0x28>
 800abe8:	230c      	movs	r3, #12
 800abea:	603b      	str	r3, [r7, #0]
 800abec:	2600      	movs	r6, #0
 800abee:	4630      	mov	r0, r6
 800abf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abf4:	4e2e      	ldr	r6, [pc, #184]	; (800acb0 <_malloc_r+0xe4>)
 800abf6:	f000 f89d 	bl	800ad34 <__malloc_lock>
 800abfa:	6833      	ldr	r3, [r6, #0]
 800abfc:	461c      	mov	r4, r3
 800abfe:	bb34      	cbnz	r4, 800ac4e <_malloc_r+0x82>
 800ac00:	4629      	mov	r1, r5
 800ac02:	4638      	mov	r0, r7
 800ac04:	f7ff ffc2 	bl	800ab8c <sbrk_aligned>
 800ac08:	1c43      	adds	r3, r0, #1
 800ac0a:	4604      	mov	r4, r0
 800ac0c:	d14d      	bne.n	800acaa <_malloc_r+0xde>
 800ac0e:	6834      	ldr	r4, [r6, #0]
 800ac10:	4626      	mov	r6, r4
 800ac12:	2e00      	cmp	r6, #0
 800ac14:	d140      	bne.n	800ac98 <_malloc_r+0xcc>
 800ac16:	6823      	ldr	r3, [r4, #0]
 800ac18:	4631      	mov	r1, r6
 800ac1a:	4638      	mov	r0, r7
 800ac1c:	eb04 0803 	add.w	r8, r4, r3
 800ac20:	f000 f878 	bl	800ad14 <_sbrk_r>
 800ac24:	4580      	cmp	r8, r0
 800ac26:	d13a      	bne.n	800ac9e <_malloc_r+0xd2>
 800ac28:	6821      	ldr	r1, [r4, #0]
 800ac2a:	3503      	adds	r5, #3
 800ac2c:	1a6d      	subs	r5, r5, r1
 800ac2e:	f025 0503 	bic.w	r5, r5, #3
 800ac32:	3508      	adds	r5, #8
 800ac34:	2d0c      	cmp	r5, #12
 800ac36:	bf38      	it	cc
 800ac38:	250c      	movcc	r5, #12
 800ac3a:	4629      	mov	r1, r5
 800ac3c:	4638      	mov	r0, r7
 800ac3e:	f7ff ffa5 	bl	800ab8c <sbrk_aligned>
 800ac42:	3001      	adds	r0, #1
 800ac44:	d02b      	beq.n	800ac9e <_malloc_r+0xd2>
 800ac46:	6823      	ldr	r3, [r4, #0]
 800ac48:	442b      	add	r3, r5
 800ac4a:	6023      	str	r3, [r4, #0]
 800ac4c:	e00e      	b.n	800ac6c <_malloc_r+0xa0>
 800ac4e:	6822      	ldr	r2, [r4, #0]
 800ac50:	1b52      	subs	r2, r2, r5
 800ac52:	d41e      	bmi.n	800ac92 <_malloc_r+0xc6>
 800ac54:	2a0b      	cmp	r2, #11
 800ac56:	d916      	bls.n	800ac86 <_malloc_r+0xba>
 800ac58:	1961      	adds	r1, r4, r5
 800ac5a:	42a3      	cmp	r3, r4
 800ac5c:	6025      	str	r5, [r4, #0]
 800ac5e:	bf18      	it	ne
 800ac60:	6059      	strne	r1, [r3, #4]
 800ac62:	6863      	ldr	r3, [r4, #4]
 800ac64:	bf08      	it	eq
 800ac66:	6031      	streq	r1, [r6, #0]
 800ac68:	5162      	str	r2, [r4, r5]
 800ac6a:	604b      	str	r3, [r1, #4]
 800ac6c:	4638      	mov	r0, r7
 800ac6e:	f104 060b 	add.w	r6, r4, #11
 800ac72:	f000 f865 	bl	800ad40 <__malloc_unlock>
 800ac76:	f026 0607 	bic.w	r6, r6, #7
 800ac7a:	1d23      	adds	r3, r4, #4
 800ac7c:	1af2      	subs	r2, r6, r3
 800ac7e:	d0b6      	beq.n	800abee <_malloc_r+0x22>
 800ac80:	1b9b      	subs	r3, r3, r6
 800ac82:	50a3      	str	r3, [r4, r2]
 800ac84:	e7b3      	b.n	800abee <_malloc_r+0x22>
 800ac86:	6862      	ldr	r2, [r4, #4]
 800ac88:	42a3      	cmp	r3, r4
 800ac8a:	bf0c      	ite	eq
 800ac8c:	6032      	streq	r2, [r6, #0]
 800ac8e:	605a      	strne	r2, [r3, #4]
 800ac90:	e7ec      	b.n	800ac6c <_malloc_r+0xa0>
 800ac92:	4623      	mov	r3, r4
 800ac94:	6864      	ldr	r4, [r4, #4]
 800ac96:	e7b2      	b.n	800abfe <_malloc_r+0x32>
 800ac98:	4634      	mov	r4, r6
 800ac9a:	6876      	ldr	r6, [r6, #4]
 800ac9c:	e7b9      	b.n	800ac12 <_malloc_r+0x46>
 800ac9e:	230c      	movs	r3, #12
 800aca0:	603b      	str	r3, [r7, #0]
 800aca2:	4638      	mov	r0, r7
 800aca4:	f000 f84c 	bl	800ad40 <__malloc_unlock>
 800aca8:	e7a1      	b.n	800abee <_malloc_r+0x22>
 800acaa:	6025      	str	r5, [r4, #0]
 800acac:	e7de      	b.n	800ac6c <_malloc_r+0xa0>
 800acae:	bf00      	nop
 800acb0:	20001dac 	.word	0x20001dac

0800acb4 <_realloc_r>:
 800acb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acb8:	4680      	mov	r8, r0
 800acba:	4614      	mov	r4, r2
 800acbc:	460e      	mov	r6, r1
 800acbe:	b921      	cbnz	r1, 800acca <_realloc_r+0x16>
 800acc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acc4:	4611      	mov	r1, r2
 800acc6:	f7ff bf81 	b.w	800abcc <_malloc_r>
 800acca:	b92a      	cbnz	r2, 800acd8 <_realloc_r+0x24>
 800accc:	f7ff ff12 	bl	800aaf4 <_free_r>
 800acd0:	4625      	mov	r5, r4
 800acd2:	4628      	mov	r0, r5
 800acd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acd8:	f000 f838 	bl	800ad4c <_malloc_usable_size_r>
 800acdc:	4284      	cmp	r4, r0
 800acde:	4607      	mov	r7, r0
 800ace0:	d802      	bhi.n	800ace8 <_realloc_r+0x34>
 800ace2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ace6:	d812      	bhi.n	800ad0e <_realloc_r+0x5a>
 800ace8:	4621      	mov	r1, r4
 800acea:	4640      	mov	r0, r8
 800acec:	f7ff ff6e 	bl	800abcc <_malloc_r>
 800acf0:	4605      	mov	r5, r0
 800acf2:	2800      	cmp	r0, #0
 800acf4:	d0ed      	beq.n	800acd2 <_realloc_r+0x1e>
 800acf6:	42bc      	cmp	r4, r7
 800acf8:	4622      	mov	r2, r4
 800acfa:	4631      	mov	r1, r6
 800acfc:	bf28      	it	cs
 800acfe:	463a      	movcs	r2, r7
 800ad00:	f7ff fade 	bl	800a2c0 <memcpy>
 800ad04:	4631      	mov	r1, r6
 800ad06:	4640      	mov	r0, r8
 800ad08:	f7ff fef4 	bl	800aaf4 <_free_r>
 800ad0c:	e7e1      	b.n	800acd2 <_realloc_r+0x1e>
 800ad0e:	4635      	mov	r5, r6
 800ad10:	e7df      	b.n	800acd2 <_realloc_r+0x1e>
	...

0800ad14 <_sbrk_r>:
 800ad14:	b538      	push	{r3, r4, r5, lr}
 800ad16:	4d06      	ldr	r5, [pc, #24]	; (800ad30 <_sbrk_r+0x1c>)
 800ad18:	2300      	movs	r3, #0
 800ad1a:	4604      	mov	r4, r0
 800ad1c:	4608      	mov	r0, r1
 800ad1e:	602b      	str	r3, [r5, #0]
 800ad20:	f7f7 fd4a 	bl	80027b8 <_sbrk>
 800ad24:	1c43      	adds	r3, r0, #1
 800ad26:	d102      	bne.n	800ad2e <_sbrk_r+0x1a>
 800ad28:	682b      	ldr	r3, [r5, #0]
 800ad2a:	b103      	cbz	r3, 800ad2e <_sbrk_r+0x1a>
 800ad2c:	6023      	str	r3, [r4, #0]
 800ad2e:	bd38      	pop	{r3, r4, r5, pc}
 800ad30:	20001db4 	.word	0x20001db4

0800ad34 <__malloc_lock>:
 800ad34:	4801      	ldr	r0, [pc, #4]	; (800ad3c <__malloc_lock+0x8>)
 800ad36:	f000 b811 	b.w	800ad5c <__retarget_lock_acquire_recursive>
 800ad3a:	bf00      	nop
 800ad3c:	20001db8 	.word	0x20001db8

0800ad40 <__malloc_unlock>:
 800ad40:	4801      	ldr	r0, [pc, #4]	; (800ad48 <__malloc_unlock+0x8>)
 800ad42:	f000 b80c 	b.w	800ad5e <__retarget_lock_release_recursive>
 800ad46:	bf00      	nop
 800ad48:	20001db8 	.word	0x20001db8

0800ad4c <_malloc_usable_size_r>:
 800ad4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad50:	1f18      	subs	r0, r3, #4
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	bfbc      	itt	lt
 800ad56:	580b      	ldrlt	r3, [r1, r0]
 800ad58:	18c0      	addlt	r0, r0, r3
 800ad5a:	4770      	bx	lr

0800ad5c <__retarget_lock_acquire_recursive>:
 800ad5c:	4770      	bx	lr

0800ad5e <__retarget_lock_release_recursive>:
 800ad5e:	4770      	bx	lr

0800ad60 <_init>:
 800ad60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad62:	bf00      	nop
 800ad64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad66:	bc08      	pop	{r3}
 800ad68:	469e      	mov	lr, r3
 800ad6a:	4770      	bx	lr

0800ad6c <_fini>:
 800ad6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad6e:	bf00      	nop
 800ad70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad72:	bc08      	pop	{r3}
 800ad74:	469e      	mov	lr, r3
 800ad76:	4770      	bx	lr
