v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 41500 49600 1 0 0 input-2.sym
{
T 41500 49800 5 10 0 0 0 0 1
net=MEMADDR0:1
T 42100 50300 5 10 0 0 0 0 1
device=none
T 42000 49700 5 10 1 1 0 7 1
value=MEMADDR0
}
C 41500 49300 1 0 0 input-2.sym
{
T 41500 49500 5 10 0 0 0 0 1
net=MEMADDR1:1
T 42100 50000 5 10 0 0 0 0 1
device=none
T 42000 49400 5 10 1 1 0 7 1
value=MEMADDR1
}
C 41500 49000 1 0 0 input-2.sym
{
T 41500 49200 5 10 0 0 0 0 1
net=MEMADDR2:1
T 42100 49700 5 10 0 0 0 0 1
device=none
T 42000 49100 5 10 1 1 0 7 1
value=MEMADDR2
}
C 41500 48700 1 0 0 input-2.sym
{
T 41500 48900 5 10 0 0 0 0 1
net=MEMADDR3:1
T 42100 49400 5 10 0 0 0 0 1
device=none
T 42000 48800 5 10 1 1 0 7 1
value=MEMADDR3
}
C 41500 48400 1 0 0 input-2.sym
{
T 41500 48600 5 10 0 0 0 0 1
net=MEMADDR4:1
T 42100 49100 5 10 0 0 0 0 1
device=none
T 42000 48500 5 10 1 1 0 7 1
value=MEMADDR4
}
C 41500 48100 1 0 0 input-2.sym
{
T 41500 48300 5 10 0 0 0 0 1
net=MEMADDR5:1
T 42100 48800 5 10 0 0 0 0 1
device=none
T 42000 48200 5 10 1 1 0 7 1
value=MEMADDR5
}
C 41500 47800 1 0 0 input-2.sym
{
T 41500 48000 5 10 0 0 0 0 1
net=MEMADDR6:1
T 42100 48500 5 10 0 0 0 0 1
device=none
T 42000 47900 5 10 1 1 0 7 1
value=MEMADDR6
}
C 41500 47500 1 0 0 input-2.sym
{
T 41500 47700 5 10 0 0 0 0 1
net=MEMADDR7:1
T 42100 48200 5 10 0 0 0 0 1
device=none
T 42000 47600 5 10 1 1 0 7 1
value=MEMADDR7
}
C 41500 47200 1 0 0 input-2.sym
{
T 41500 47400 5 10 0 0 0 0 1
net=MEMADDR8:1
T 42100 47900 5 10 0 0 0 0 1
device=none
T 42000 47300 5 10 1 1 0 7 1
value=MEMADDR8
}
C 41500 46900 1 0 0 input-2.sym
{
T 41500 47100 5 10 0 0 0 0 1
net=MEMADDR9:1
T 42100 47600 5 10 0 0 0 0 1
device=none
T 42000 47000 5 10 1 1 0 7 1
value=MEMADDR9
}
C 41500 46600 1 0 0 input-2.sym
{
T 41500 46800 5 10 0 0 0 0 1
net=MEMADDR10:1
T 42100 47300 5 10 0 0 0 0 1
device=none
T 42000 46700 5 10 1 1 0 7 1
value=MEMADDR10
}
C 41500 46300 1 0 0 input-2.sym
{
T 41500 46500 5 10 0 0 0 0 1
net=MEMADDR11:1
T 42100 47000 5 10 0 0 0 0 1
device=none
T 42000 46400 5 10 1 1 0 7 1
value=MEMADDR11
}
C 41500 46000 1 0 0 input-2.sym
{
T 41500 46200 5 10 0 0 0 0 1
net=MEMADDR12:1
T 42100 46700 5 10 0 0 0 0 1
device=none
T 42000 46100 5 10 1 1 0 7 1
value=MEMADDR12
}
C 41500 45700 1 0 0 input-2.sym
{
T 41500 45900 5 10 0 0 0 0 1
net=MEMADDR13:1
T 42100 46400 5 10 0 0 0 0 1
device=none
T 42000 45800 5 10 1 1 0 7 1
value=MEMADDR13
}
C 41500 45400 1 0 0 input-2.sym
{
T 41500 45600 5 10 0 0 0 0 1
net=MEMADDR14:1
T 42100 46100 5 10 0 0 0 0 1
device=none
T 42000 45500 5 10 1 1 0 7 1
value=MEMADDR14
}
N 42900 49700 43100 49700 4
N 42900 49400 43100 49400 4
N 42900 49100 43100 49100 4
N 42900 48800 43100 48800 4
N 42900 48500 43100 48500 4
N 42900 48200 43100 48200 4
N 42900 47900 43100 47900 4
N 42900 47600 43100 47600 4
N 42900 47300 43100 47300 4
N 42900 47000 43100 47000 4
N 42900 46700 43100 46700 4
N 43100 46400 42900 46400 4
N 42900 46100 43100 46100 4
N 42900 45800 43100 45800 4
N 42900 45500 43100 45500 4
N 45700 49700 45900 49700 4
N 45700 49400 45900 49400 4
N 45700 49100 45900 49100 4
N 45700 48800 45900 48800 4
N 45700 48500 45900 48500 4
N 45700 48200 45900 48200 4
N 45700 47900 45900 47900 4
N 45700 47600 45900 47600 4
C 49900 49600 1 0 0 input-2.sym
{
T 49900 49800 5 10 0 0 0 0 1
net=MEMADDR0:1
T 50500 50300 5 10 0 0 0 0 1
device=none
T 50400 49700 5 10 1 1 0 7 1
value=MEMADDR0
}
C 49900 49300 1 0 0 input-2.sym
{
T 49900 49500 5 10 0 0 0 0 1
net=MEMADDR1:1
T 50500 50000 5 10 0 0 0 0 1
device=none
T 50400 49400 5 10 1 1 0 7 1
value=MEMADDR1
}
C 49900 49000 1 0 0 input-2.sym
{
T 49900 49200 5 10 0 0 0 0 1
net=MEMADDR2:1
T 50500 49700 5 10 0 0 0 0 1
device=none
T 50400 49100 5 10 1 1 0 7 1
value=MEMADDR2
}
C 49900 48700 1 0 0 input-2.sym
{
T 49900 48900 5 10 0 0 0 0 1
net=MEMADDR3:1
T 50500 49400 5 10 0 0 0 0 1
device=none
T 50400 48800 5 10 1 1 0 7 1
value=MEMADDR3
}
C 49900 48400 1 0 0 input-2.sym
{
T 49900 48600 5 10 0 0 0 0 1
net=MEMADDR4:1
T 50500 49100 5 10 0 0 0 0 1
device=none
T 50400 48500 5 10 1 1 0 7 1
value=MEMADDR4
}
C 49900 48100 1 0 0 input-2.sym
{
T 49900 48300 5 10 0 0 0 0 1
net=MEMADDR5:1
T 50500 48800 5 10 0 0 0 0 1
device=none
T 50400 48200 5 10 1 1 0 7 1
value=MEMADDR5
}
C 49900 47800 1 0 0 input-2.sym
{
T 49900 48000 5 10 0 0 0 0 1
net=MEMADDR6:1
T 50500 48500 5 10 0 0 0 0 1
device=none
T 50400 47900 5 10 1 1 0 7 1
value=MEMADDR6
}
C 49900 47500 1 0 0 input-2.sym
{
T 49900 47700 5 10 0 0 0 0 1
net=MEMADDR7:1
T 50500 48200 5 10 0 0 0 0 1
device=none
T 50400 47600 5 10 1 1 0 7 1
value=MEMADDR7
}
C 49900 47200 1 0 0 input-2.sym
{
T 49900 47400 5 10 0 0 0 0 1
net=MEMADDR8:1
T 50500 47900 5 10 0 0 0 0 1
device=none
T 50400 47300 5 10 1 1 0 7 1
value=MEMADDR8
}
C 49900 46900 1 0 0 input-2.sym
{
T 49900 47100 5 10 0 0 0 0 1
net=MEMADDR9:1
T 50500 47600 5 10 0 0 0 0 1
device=none
T 50400 47000 5 10 1 1 0 7 1
value=MEMADDR9
}
C 49900 46600 1 0 0 input-2.sym
{
T 49900 46800 5 10 0 0 0 0 1
net=MEMADDR10:1
T 50500 47300 5 10 0 0 0 0 1
device=none
T 50400 46700 5 10 1 1 0 7 1
value=MEMADDR10
}
C 49900 46300 1 0 0 input-2.sym
{
T 49900 46500 5 10 0 0 0 0 1
net=MEMADDR11:1
T 50500 47000 5 10 0 0 0 0 1
device=none
T 50400 46400 5 10 1 1 0 7 1
value=MEMADDR11
}
C 49900 46000 1 0 0 input-2.sym
{
T 49900 46200 5 10 0 0 0 0 1
net=MEMADDR12:1
T 50500 46700 5 10 0 0 0 0 1
device=none
T 50400 46100 5 10 1 1 0 7 1
value=MEMADDR12
}
C 49900 45700 1 0 0 input-2.sym
{
T 49900 45900 5 10 0 0 0 0 1
net=MEMADDR13:1
T 50500 46400 5 10 0 0 0 0 1
device=none
T 50400 45800 5 10 1 1 0 7 1
value=MEMADDR13
}
C 49900 45400 1 0 0 input-2.sym
{
T 49900 45600 5 10 0 0 0 0 1
net=MEMADDR14:1
T 50500 46100 5 10 0 0 0 0 1
device=none
T 50400 45500 5 10 1 1 0 7 1
value=MEMADDR14
}
N 51300 49700 51500 49700 4
N 51300 49400 51500 49400 4
N 51300 49100 51500 49100 4
N 51300 48800 51500 48800 4
N 51300 48500 51500 48500 4
N 51300 48200 51500 48200 4
N 51300 47900 51500 47900 4
N 51300 47600 51500 47600 4
N 51300 47300 51500 47300 4
N 51300 47000 51500 47000 4
N 51300 46700 51500 46700 4
N 51500 46400 51300 46400 4
N 51300 46100 51500 46100 4
N 51300 45800 51500 45800 4
N 51300 45500 51500 45500 4
N 54100 49700 54300 49700 4
N 54100 49400 54300 49400 4
N 54100 49100 54300 49100 4
N 54100 48800 54300 48800 4
N 54100 48500 54300 48500 4
N 54100 48200 54300 48200 4
N 54100 47900 54300 47900 4
N 54100 47600 54300 47600 4
C 41500 45000 1 0 0 input-2.sym
{
T 41500 45200 5 10 0 0 0 0 1
net=-DO_ST:1
T 42100 45700 5 10 0 0 0 0 1
device=none
T 42000 45100 5 10 1 1 0 7 1
value=\_DO_ST\_
}
C 49900 45000 1 0 0 input-2.sym
{
T 49900 45200 5 10 0 0 0 0 1
net=-DO_ST:1
T 50500 45700 5 10 0 0 0 0 1
device=none
T 50400 45100 5 10 1 1 0 7 1
value=\_DO_ST\_
}
C 41500 44700 1 0 0 input-2.sym
{
T 41500 44900 5 10 0 0 0 0 1
net=-DO_LD:1
T 42100 45400 5 10 0 0 0 0 1
device=none
T 42000 44800 5 10 1 1 0 7 1
value=\_DO_LD\_
}
C 49900 44700 1 0 0 input-2.sym
{
T 49900 44900 5 10 0 0 0 0 1
net=-DO_LD:1
T 50500 45400 5 10 0 0 0 0 1
device=none
T 50400 44800 5 10 1 1 0 7 1
value=\_DO_LD\_
}
N 42900 45100 43100 45100 4
N 51300 45100 51500 45100 4
N 51300 44800 51500 44800 4
C 43500 42100 1 0 0 7400-1.sym
{
T 44000 43000 5 10 0 0 0 0 1
device=7400
T 43800 43000 5 10 1 1 0 0 1
refdes=U3
T 44000 44350 5 10 0 0 0 0 1
footprint=DIP14
T 43500 42100 5 10 0 0 0 0 1
slot=1
T 43500 42100 5 10 0 0 0 0 1
x-appdesc=Data memory chip select logic
}
C 46200 40600 1 0 0 7400-1.sym
{
T 46700 41500 5 10 0 0 0 0 1
device=7400
T 46500 41500 5 10 1 1 0 0 1
refdes=U3
T 46700 42850 5 10 0 0 0 0 1
footprint=DIP14
T 46200 40600 5 10 0 0 0 0 1
slot=3
}
N 42900 44800 43100 44800 4
C 46200 41900 1 0 0 7400-1.sym
{
T 46700 42800 5 10 0 0 0 0 1
device=7400
T 46500 42800 5 10 1 1 0 0 1
refdes=U3
T 46700 44150 5 10 0 0 0 0 1
footprint=DIP14
T 46200 41900 5 10 0 0 0 0 1
slot=2
}
N 44800 42600 46200 42600 4
{
T 45800 42600 5 10 0 0 0 0 1
netname=-MEMADDR15
}
N 43500 42800 43300 42800 4
N 43300 41300 43300 42800 4
N 43100 41300 46200 41300 4
N 43500 42400 43300 42400 4
N 46200 42200 46000 42200 4
N 46000 42200 46000 40900 4
N 43100 40900 46200 40900 4
C 41700 41200 1 0 0 input-2.sym
{
T 41700 41400 5 10 0 0 0 0 1
net=MEMADDR15:1
T 42300 41900 5 10 0 0 0 0 1
device=none
T 42200 41300 5 10 1 1 0 7 1
value=MEMADDR15
}
C 41700 40800 1 0 0 input-2.sym
{
T 41700 41000 5 10 0 0 0 0 1
net=RUN:1
T 42300 41500 5 10 0 0 0 0 1
device=none
T 42200 40900 5 10 1 1 0 7 1
value=RUN
}
N 47500 42400 47700 42400 4
N 47700 42400 47700 43800 4
N 42900 43800 47700 43800 4
{
T 42900 43800 5 10 0 0 0 0 1
netname=-DMCS0
}
N 42900 43800 42900 44500 4
N 42900 44500 43100 44500 4
N 47500 41100 48300 41100 4
N 48300 41100 48300 43800 4
N 48300 43800 51300 43800 4
{
T 48300 41800 5 10 0 0 0 0 1
netname=-DMCS1
}
T 50000 40700 9 10 1 0 0 0 1
Data memory
T 49900 40400 9 10 1 0 0 0 1
dmem.sch
C 55000 42200 1 0 0 7400-1.sym
{
T 55500 43100 5 10 0 0 0 0 1
device=7400
T 55500 44450 5 10 0 0 0 0 1
footprint=DIP14
T 55000 42200 5 10 0 0 0 0 1
slot=4
T 55300 43100 5 10 1 1 0 0 1
refdes=U3
}
C 54600 43100 1 0 0 vcc-1.sym
N 55000 42900 54800 42900 4
N 54800 42500 54800 43100 4
N 55000 42500 54800 42500 4
T 55600 42000 9 10 1 0 0 3 1
(unused slot)
C 43100 44300 1 0 0 62256-1.sym
{
T 43400 50250 5 10 0 0 0 0 1
device=62256
T 45400 50100 5 10 1 1 0 6 1
refdes=U1
T 43400 50650 5 10 0 0 0 0 1
footprint=DIP28
T 43100 44300 5 10 0 0 0 0 1
x-appdesc=Data memory (bank 0)
}
C 51500 44300 1 0 0 62256-1.sym
{
T 51800 50250 5 10 0 0 0 0 1
device=62256
T 53800 50100 5 10 1 1 0 6 1
refdes=U2
T 51800 50650 5 10 0 0 0 0 1
footprint=DIP28
T 51500 44300 5 10 0 0 0 0 1
x-appdesc=Data memory (bank 1)
}
T 44900 42600 5 10 1 0 0 0 1
\_MEMADDR15\_
T 43000 43800 5 10 1 0 0 0 1
\_DMCS0\_
T 48400 43800 5 10 1 0 0 0 1
\_DMCS1\_
N 51500 44500 51300 44500 4
N 51300 44500 51300 43800 4
C 45900 49600 1 0 0 io-1.sym
{
T 46800 49800 5 10 0 0 0 0 1
net=MEMDATA0:1
T 46100 50200 5 10 0 0 0 0 1
device=none
T 46800 49700 5 10 1 1 0 1 1
value=MEMDATA0
}
C 45900 49300 1 0 0 io-1.sym
{
T 46800 49500 5 10 0 0 0 0 1
net=MEMDATA1:1
T 46100 49900 5 10 0 0 0 0 1
device=none
T 46800 49400 5 10 1 1 0 1 1
value=MEMDATA1
}
C 45900 49000 1 0 0 io-1.sym
{
T 46800 49200 5 10 0 0 0 0 1
net=MEMDATA2:1
T 46100 49600 5 10 0 0 0 0 1
device=none
T 46800 49100 5 10 1 1 0 1 1
value=MEMDATA2
}
C 45900 48700 1 0 0 io-1.sym
{
T 46800 48900 5 10 0 0 0 0 1
net=MEMDATA3:1
T 46100 49300 5 10 0 0 0 0 1
device=none
T 46800 48800 5 10 1 1 0 1 1
value=MEMDATA3
}
C 45900 48400 1 0 0 io-1.sym
{
T 46800 48600 5 10 0 0 0 0 1
net=MEMDATA4:1
T 46100 49000 5 10 0 0 0 0 1
device=none
T 46800 48500 5 10 1 1 0 1 1
value=MEMDATA4
}
C 45900 48100 1 0 0 io-1.sym
{
T 46800 48300 5 10 0 0 0 0 1
net=MEMDATA5:1
T 46100 48700 5 10 0 0 0 0 1
device=none
T 46800 48200 5 10 1 1 0 1 1
value=MEMDATA5
}
C 45900 47800 1 0 0 io-1.sym
{
T 46800 48000 5 10 0 0 0 0 1
net=MEMDATA6:1
T 46100 48400 5 10 0 0 0 0 1
device=none
T 46800 47900 5 10 1 1 0 1 1
value=MEMDATA6
}
C 45900 47500 1 0 0 io-1.sym
{
T 46800 47700 5 10 0 0 0 0 1
net=MEMDATA7:1
T 46100 48100 5 10 0 0 0 0 1
device=none
T 46800 47600 5 10 1 1 0 1 1
value=MEMDATA7
}
C 54300 49600 1 0 0 io-1.sym
{
T 55200 49800 5 10 0 0 0 0 1
net=MEMDATA0:1
T 54500 50200 5 10 0 0 0 0 1
device=none
T 55200 49700 5 10 1 1 0 1 1
value=MEMDATA0
}
C 54300 49300 1 0 0 io-1.sym
{
T 55200 49500 5 10 0 0 0 0 1
net=MEMDATA1:1
T 54500 49900 5 10 0 0 0 0 1
device=none
T 55200 49400 5 10 1 1 0 1 1
value=MEMDATA1
}
C 54300 49000 1 0 0 io-1.sym
{
T 55200 49200 5 10 0 0 0 0 1
net=MEMDATA2:1
T 54500 49600 5 10 0 0 0 0 1
device=none
T 55200 49100 5 10 1 1 0 1 1
value=MEMDATA2
}
C 54300 48700 1 0 0 io-1.sym
{
T 55200 48900 5 10 0 0 0 0 1
net=MEMDATA3:1
T 54500 49300 5 10 0 0 0 0 1
device=none
T 55200 48800 5 10 1 1 0 1 1
value=MEMDATA3
}
C 54300 48400 1 0 0 io-1.sym
{
T 55200 48600 5 10 0 0 0 0 1
net=MEMDATA4:1
T 54500 49000 5 10 0 0 0 0 1
device=none
T 55200 48500 5 10 1 1 0 1 1
value=MEMDATA4
}
C 54300 48100 1 0 0 io-1.sym
{
T 55200 48300 5 10 0 0 0 0 1
net=MEMDATA5:1
T 54500 48700 5 10 0 0 0 0 1
device=none
T 55200 48200 5 10 1 1 0 1 1
value=MEMDATA5
}
C 54300 47800 1 0 0 io-1.sym
{
T 55200 48000 5 10 0 0 0 0 1
net=MEMDATA6:1
T 54500 48400 5 10 0 0 0 0 1
device=none
T 55200 47900 5 10 1 1 0 1 1
value=MEMDATA6
}
C 54300 47500 1 0 0 io-1.sym
{
T 55200 47700 5 10 0 0 0 0 1
net=MEMDATA7:1
T 54500 48100 5 10 0 0 0 0 1
device=none
T 55200 47600 5 10 1 1 0 1 1
value=MEMDATA7
}
