/********************************************************************
*
* SOC QOS PROPERTIES. header file
*
* Copyright (C) 2015-2019 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR_SOC_QOS_H_
#define CSLR_SOC_QOS_H_

#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* Auto-generated CSL definitions for SoC QOS Instances:
*/


/* Properties of QOS in: MCU_R5FSS0 */
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST0_MMR_BASE                                                   (0x45d10100UL)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST0_CHANNEL_COUNT                                              (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST0_QOS_CAPABLE                                                (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST0_VIRTID_CAPABLE                                             (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST0_ORDERID_CAPABLE                                            (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST0_EPRIORITY_CAPABLE                                          (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST0_ATYPE_CAPABLE                                              (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST0_ASEL_CAPABLE                                               (0U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST0_MMR_BASE                                                   (0x45d10500UL)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST0_CHANNEL_COUNT                                              (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST0_QOS_CAPABLE                                                (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST0_VIRTID_CAPABLE                                             (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST0_ORDERID_CAPABLE                                            (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST0_EPRIORITY_CAPABLE                                          (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST0_ATYPE_CAPABLE                                              (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST0_ASEL_CAPABLE                                               (0U)
#define CSL_QOS_MCU_R5FSS0_CPU0_PMST_MMR_BASE                                                      (0x45d10900UL)
#define CSL_QOS_MCU_R5FSS0_CPU0_PMST_CHANNEL_COUNT                                                 (1U)
#define CSL_QOS_MCU_R5FSS0_CPU0_PMST_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_MCU_R5FSS0_CPU0_PMST_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_MCU_R5FSS0_CPU0_PMST_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_MCU_R5FSS0_CPU0_PMST_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_MCU_R5FSS0_CPU0_PMST_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_MCU_R5FSS0_CPU0_PMST_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST1_MMR_BASE                                                   (0x45d11100UL)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST1_CHANNEL_COUNT                                              (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST1_QOS_CAPABLE                                                (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST1_VIRTID_CAPABLE                                             (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST1_ORDERID_CAPABLE                                            (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST1_EPRIORITY_CAPABLE                                          (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST1_ATYPE_CAPABLE                                              (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_RMST1_ASEL_CAPABLE                                               (0U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST1_MMR_BASE                                                   (0x45d11500UL)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST1_CHANNEL_COUNT                                              (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST1_QOS_CAPABLE                                                (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST1_VIRTID_CAPABLE                                             (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST1_ORDERID_CAPABLE                                            (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST1_EPRIORITY_CAPABLE                                          (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST1_ATYPE_CAPABLE                                              (1U)
#define CSL_QOS_MCU_R5FSS0_MEMBDG_WMST1_ASEL_CAPABLE                                               (0U)
#define CSL_QOS_MCU_R5FSS0_CPU1_PMST_MMR_BASE                                                      (0x45d11900UL)
#define CSL_QOS_MCU_R5FSS0_CPU1_PMST_CHANNEL_COUNT                                                 (1U)
#define CSL_QOS_MCU_R5FSS0_CPU1_PMST_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_MCU_R5FSS0_CPU1_PMST_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_MCU_R5FSS0_CPU1_PMST_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_MCU_R5FSS0_CPU1_PMST_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_MCU_R5FSS0_CPU1_PMST_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_MCU_R5FSS0_CPU1_PMST_ASEL_CAPABLE                                                  (0U)

/* Properties of QOS in: MCU_SA2_UL0 */
#define CSL_QOS_MCU_SA2_UL0_CTXCACH_EXT_DMA_MMR_BASE                                               (0x45d13100UL)
#define CSL_QOS_MCU_SA2_UL0_CTXCACH_EXT_DMA_CHANNEL_COUNT                                          (1U)
#define CSL_QOS_MCU_SA2_UL0_CTXCACH_EXT_DMA_QOS_CAPABLE                                            (1U)
#define CSL_QOS_MCU_SA2_UL0_CTXCACH_EXT_DMA_VIRTID_CAPABLE                                         (0U)
#define CSL_QOS_MCU_SA2_UL0_CTXCACH_EXT_DMA_ORDERID_CAPABLE                                        (1U)
#define CSL_QOS_MCU_SA2_UL0_CTXCACH_EXT_DMA_EPRIORITY_CAPABLE                                      (1U)
#define CSL_QOS_MCU_SA2_UL0_CTXCACH_EXT_DMA_ATYPE_CAPABLE                                          (0U)
#define CSL_QOS_MCU_SA2_UL0_CTXCACH_EXT_DMA_ASEL_CAPABLE                                           (0U)

/* Properties of QOS in: MCU_NAVSS0 */
#define CSL_QOS_MCU_NAVSS0_PROXY0_DST_MMR_BASE                                                     (0x45d20100UL)
#define CSL_QOS_MCU_NAVSS0_PROXY0_DST_CHANNEL_COUNT                                                (1U)
#define CSL_QOS_MCU_NAVSS0_PROXY0_DST_QOS_CAPABLE                                                  (1U)
#define CSL_QOS_MCU_NAVSS0_PROXY0_DST_VIRTID_CAPABLE                                               (0U)
#define CSL_QOS_MCU_NAVSS0_PROXY0_DST_ORDERID_CAPABLE                                              (1U)
#define CSL_QOS_MCU_NAVSS0_PROXY0_DST_EPRIORITY_CAPABLE                                            (1U)
#define CSL_QOS_MCU_NAVSS0_PROXY0_DST_ATYPE_CAPABLE                                                (1U)
#define CSL_QOS_MCU_NAVSS0_PROXY0_DST_ASEL_CAPABLE                                                 (0U)
#define CSL_QOS_MCU_NAVSS0_SEC_PROXY0_DST_MMR_BASE                                                 (0x45d20500UL)
#define CSL_QOS_MCU_NAVSS0_SEC_PROXY0_DST_CHANNEL_COUNT                                            (1U)
#define CSL_QOS_MCU_NAVSS0_SEC_PROXY0_DST_QOS_CAPABLE                                              (1U)
#define CSL_QOS_MCU_NAVSS0_SEC_PROXY0_DST_VIRTID_CAPABLE                                           (0U)
#define CSL_QOS_MCU_NAVSS0_SEC_PROXY0_DST_ORDERID_CAPABLE                                          (0U)
#define CSL_QOS_MCU_NAVSS0_SEC_PROXY0_DST_EPRIORITY_CAPABLE                                        (1U)
#define CSL_QOS_MCU_NAVSS0_SEC_PROXY0_DST_ATYPE_CAPABLE                                            (1U)
#define CSL_QOS_MCU_NAVSS0_SEC_PROXY0_DST_ASEL_CAPABLE                                             (0U)
#define CSL_QOS_MCU_NAVSS0_RINGACC0_DST_MMR_BASE                                                   (0x45d20d00UL)
#define CSL_QOS_MCU_NAVSS0_RINGACC0_DST_CHANNEL_COUNT                                              (1U)
#define CSL_QOS_MCU_NAVSS0_RINGACC0_DST_QOS_CAPABLE                                                (0U)
#define CSL_QOS_MCU_NAVSS0_RINGACC0_DST_VIRTID_CAPABLE                                             (0U)
#define CSL_QOS_MCU_NAVSS0_RINGACC0_DST_ORDERID_CAPABLE                                            (0U)
#define CSL_QOS_MCU_NAVSS0_RINGACC0_DST_EPRIORITY_CAPABLE                                          (0U)
#define CSL_QOS_MCU_NAVSS0_RINGACC0_DST_ATYPE_CAPABLE                                              (1U)
#define CSL_QOS_MCU_NAVSS0_RINGACC0_DST_ASEL_CAPABLE                                               (0U)

/* Properties of QOS in: NAVSS0 */
#define CSL_QOS_NAVSS0_PROXY0_DST_MMR_BASE                                                         (0x45d40100UL)
#define CSL_QOS_NAVSS0_PROXY0_DST_CHANNEL_COUNT                                                    (1U)
#define CSL_QOS_NAVSS0_PROXY0_DST_QOS_CAPABLE                                                      (1U)
#define CSL_QOS_NAVSS0_PROXY0_DST_VIRTID_CAPABLE                                                   (0U)
#define CSL_QOS_NAVSS0_PROXY0_DST_ORDERID_CAPABLE                                                  (1U)
#define CSL_QOS_NAVSS0_PROXY0_DST_EPRIORITY_CAPABLE                                                (1U)
#define CSL_QOS_NAVSS0_PROXY0_DST_ATYPE_CAPABLE                                                    (1U)
#define CSL_QOS_NAVSS0_PROXY0_DST_ASEL_CAPABLE                                                     (0U)
#define CSL_QOS_NAVSS0_SEC_PROXY0_DST_MMR_BASE                                                     (0x45d40500UL)
#define CSL_QOS_NAVSS0_SEC_PROXY0_DST_CHANNEL_COUNT                                                (1U)
#define CSL_QOS_NAVSS0_SEC_PROXY0_DST_QOS_CAPABLE                                                  (1U)
#define CSL_QOS_NAVSS0_SEC_PROXY0_DST_VIRTID_CAPABLE                                               (0U)
#define CSL_QOS_NAVSS0_SEC_PROXY0_DST_ORDERID_CAPABLE                                              (0U)
#define CSL_QOS_NAVSS0_SEC_PROXY0_DST_EPRIORITY_CAPABLE                                            (1U)
#define CSL_QOS_NAVSS0_SEC_PROXY0_DST_ATYPE_CAPABLE                                                (1U)
#define CSL_QOS_NAVSS0_SEC_PROXY0_DST_ASEL_CAPABLE                                                 (0U)
#define CSL_QOS_NAVSS0_RINGACC0_DST_MMR_BASE                                                       (0x45d48100UL)
#define CSL_QOS_NAVSS0_RINGACC0_DST_CHANNEL_COUNT                                                  (1U)
#define CSL_QOS_NAVSS0_RINGACC0_DST_QOS_CAPABLE                                                    (0U)
#define CSL_QOS_NAVSS0_RINGACC0_DST_VIRTID_CAPABLE                                                 (0U)
#define CSL_QOS_NAVSS0_RINGACC0_DST_ORDERID_CAPABLE                                                (0U)
#define CSL_QOS_NAVSS0_RINGACC0_DST_EPRIORITY_CAPABLE                                              (0U)
#define CSL_QOS_NAVSS0_RINGACC0_DST_ATYPE_CAPABLE                                                  (1U)
#define CSL_QOS_NAVSS0_RINGACC0_DST_ASEL_CAPABLE                                                   (0U)
#define CSL_QOS_NAVSS0_TCU_MSTR_MMR_BASE                                                           (0x45d50100UL)
#define CSL_QOS_NAVSS0_TCU_MSTR_CHANNEL_COUNT                                                      (1U)
#define CSL_QOS_NAVSS0_TCU_MSTR_QOS_CAPABLE                                                        (1U)
#define CSL_QOS_NAVSS0_TCU_MSTR_VIRTID_CAPABLE                                                     (0U)
#define CSL_QOS_NAVSS0_TCU_MSTR_ORDERID_CAPABLE                                                    (1U)
#define CSL_QOS_NAVSS0_TCU_MSTR_EPRIORITY_CAPABLE                                                  (1U)
#define CSL_QOS_NAVSS0_TCU_MSTR_ATYPE_CAPABLE                                                      (0U)
#define CSL_QOS_NAVSS0_TCU_MSTR_ASEL_CAPABLE                                                       (0U)
#define CSL_QOS_NAVSS0_TCU_MSTW_MMR_BASE                                                           (0x45d50500UL)
#define CSL_QOS_NAVSS0_TCU_MSTW_CHANNEL_COUNT                                                      (1U)
#define CSL_QOS_NAVSS0_TCU_MSTW_QOS_CAPABLE                                                        (1U)
#define CSL_QOS_NAVSS0_TCU_MSTW_VIRTID_CAPABLE                                                     (0U)
#define CSL_QOS_NAVSS0_TCU_MSTW_ORDERID_CAPABLE                                                    (1U)
#define CSL_QOS_NAVSS0_TCU_MSTW_EPRIORITY_CAPABLE                                                  (1U)
#define CSL_QOS_NAVSS0_TCU_MSTW_ATYPE_CAPABLE                                                      (0U)
#define CSL_QOS_NAVSS0_TCU_MSTW_ASEL_CAPABLE                                                       (0U)

/* Properties of QOS in: PRU_ICSSG0 */
#define CSL_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MMR_BASE                                                  (0x45d80100UL)
#define CSL_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_CHANNEL_COUNT                                             (10U)
#define CSL_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_QOS_CAPABLE                                               (0U)
#define CSL_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_VIRTID_CAPABLE                                            (0U)
#define CSL_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_ORDERID_CAPABLE                                           (1U)
#define CSL_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_EPRIORITY_CAPABLE                                         (1U)
#define CSL_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_ATYPE_CAPABLE                                             (0U)
#define CSL_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_ASEL_CAPABLE                                              (0U)

/* Properties of QOS in: PRU_ICSSG1 */
#define CSL_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MMR_BASE                                                  (0x45d80500UL)
#define CSL_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_CHANNEL_COUNT                                             (10U)
#define CSL_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_QOS_CAPABLE                                               (0U)
#define CSL_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_VIRTID_CAPABLE                                            (0U)
#define CSL_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_ORDERID_CAPABLE                                           (1U)
#define CSL_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_EPRIORITY_CAPABLE                                         (1U)
#define CSL_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_ATYPE_CAPABLE                                             (0U)
#define CSL_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_ASEL_CAPABLE                                              (0U)

/* Properties of QOS in: C66SS0 */
#define CSL_QOS_C66SS0_C66_MDMA_MMR_BASE                                                           (0x45d81100UL)
#define CSL_QOS_C66SS0_C66_MDMA_CHANNEL_COUNT                                                      (1U)
#define CSL_QOS_C66SS0_C66_MDMA_QOS_CAPABLE                                                        (1U)
#define CSL_QOS_C66SS0_C66_MDMA_VIRTID_CAPABLE                                                     (1U)
#define CSL_QOS_C66SS0_C66_MDMA_ORDERID_CAPABLE                                                    (1U)
#define CSL_QOS_C66SS0_C66_MDMA_EPRIORITY_CAPABLE                                                  (1U)
#define CSL_QOS_C66SS0_C66_MDMA_ATYPE_CAPABLE                                                      (1U)
#define CSL_QOS_C66SS0_C66_MDMA_ASEL_CAPABLE                                                       (0U)
#define CSL_QOS_C66SS0_C66_CFG_MMR_BASE                                                            (0x45d87100UL)
#define CSL_QOS_C66SS0_C66_CFG_CHANNEL_COUNT                                                       (1U)
#define CSL_QOS_C66SS0_C66_CFG_QOS_CAPABLE                                                         (1U)
#define CSL_QOS_C66SS0_C66_CFG_VIRTID_CAPABLE                                                      (1U)
#define CSL_QOS_C66SS0_C66_CFG_ORDERID_CAPABLE                                                     (1U)
#define CSL_QOS_C66SS0_C66_CFG_EPRIORITY_CAPABLE                                                   (1U)
#define CSL_QOS_C66SS0_C66_CFG_ATYPE_CAPABLE                                                       (1U)
#define CSL_QOS_C66SS0_C66_CFG_ASEL_CAPABLE                                                        (0U)

/* Properties of QOS in: C66SS1 */
#define CSL_QOS_C66SS1_C66_MDMA_MMR_BASE                                                           (0x45d81500UL)
#define CSL_QOS_C66SS1_C66_MDMA_CHANNEL_COUNT                                                      (1U)
#define CSL_QOS_C66SS1_C66_MDMA_QOS_CAPABLE                                                        (1U)
#define CSL_QOS_C66SS1_C66_MDMA_VIRTID_CAPABLE                                                     (1U)
#define CSL_QOS_C66SS1_C66_MDMA_ORDERID_CAPABLE                                                    (1U)
#define CSL_QOS_C66SS1_C66_MDMA_EPRIORITY_CAPABLE                                                  (1U)
#define CSL_QOS_C66SS1_C66_MDMA_ATYPE_CAPABLE                                                      (1U)
#define CSL_QOS_C66SS1_C66_MDMA_ASEL_CAPABLE                                                       (0U)
#define CSL_QOS_C66SS1_C66_CFG_MMR_BASE                                                            (0x45d87500UL)
#define CSL_QOS_C66SS1_C66_CFG_CHANNEL_COUNT                                                       (1U)
#define CSL_QOS_C66SS1_C66_CFG_QOS_CAPABLE                                                         (1U)
#define CSL_QOS_C66SS1_C66_CFG_VIRTID_CAPABLE                                                      (1U)
#define CSL_QOS_C66SS1_C66_CFG_ORDERID_CAPABLE                                                     (1U)
#define CSL_QOS_C66SS1_C66_CFG_EPRIORITY_CAPABLE                                                   (1U)
#define CSL_QOS_C66SS1_C66_CFG_ATYPE_CAPABLE                                                       (1U)
#define CSL_QOS_C66SS1_C66_CFG_ASEL_CAPABLE                                                        (0U)

/* Properties of QOS in: MMCSD1 */
#define CSL_QOS_MMCSD1_EMMCSDSS_RD_MMR_BASE                                                        (0x45d82100UL)
#define CSL_QOS_MMCSD1_EMMCSDSS_RD_CHANNEL_COUNT                                                   (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_RD_QOS_CAPABLE                                                     (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_RD_VIRTID_CAPABLE                                                  (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_RD_ORDERID_CAPABLE                                                 (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_RD_EPRIORITY_CAPABLE                                               (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_RD_ATYPE_CAPABLE                                                   (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_RD_ASEL_CAPABLE                                                    (0U)
#define CSL_QOS_MMCSD1_EMMCSDSS_WR_MMR_BASE                                                        (0x45d82500UL)
#define CSL_QOS_MMCSD1_EMMCSDSS_WR_CHANNEL_COUNT                                                   (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_WR_QOS_CAPABLE                                                     (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_WR_VIRTID_CAPABLE                                                  (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_WR_ORDERID_CAPABLE                                                 (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_WR_EPRIORITY_CAPABLE                                               (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_WR_ATYPE_CAPABLE                                                   (1U)
#define CSL_QOS_MMCSD1_EMMCSDSS_WR_ASEL_CAPABLE                                                    (0U)

/* Properties of QOS in: MMCSD2 */
#define CSL_QOS_MMCSD2_EMMCSDSS_RD_MMR_BASE                                                        (0x45d82900UL)
#define CSL_QOS_MMCSD2_EMMCSDSS_RD_CHANNEL_COUNT                                                   (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_RD_QOS_CAPABLE                                                     (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_RD_VIRTID_CAPABLE                                                  (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_RD_ORDERID_CAPABLE                                                 (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_RD_EPRIORITY_CAPABLE                                               (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_RD_ATYPE_CAPABLE                                                   (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_RD_ASEL_CAPABLE                                                    (0U)
#define CSL_QOS_MMCSD2_EMMCSDSS_WR_MMR_BASE                                                        (0x45d82d00UL)
#define CSL_QOS_MMCSD2_EMMCSDSS_WR_CHANNEL_COUNT                                                   (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_WR_QOS_CAPABLE                                                     (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_WR_VIRTID_CAPABLE                                                  (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_WR_ORDERID_CAPABLE                                                 (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_WR_EPRIORITY_CAPABLE                                               (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_WR_ATYPE_CAPABLE                                                   (1U)
#define CSL_QOS_MMCSD2_EMMCSDSS_WR_ASEL_CAPABLE                                                    (0U)

/* Properties of QOS in: R5FSS0 */
#define CSL_QOS_R5FSS0_MEMBDG_RMST0_MMR_BASE                                                       (0x45d84100UL)
#define CSL_QOS_R5FSS0_MEMBDG_RMST0_CHANNEL_COUNT                                                  (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST0_QOS_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST0_VIRTID_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST0_ORDERID_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST0_EPRIORITY_CAPABLE                                              (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST0_ATYPE_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST0_ASEL_CAPABLE                                                   (0U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST1_MMR_BASE                                                       (0x45d84500UL)
#define CSL_QOS_R5FSS0_MEMBDG_RMST1_CHANNEL_COUNT                                                  (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST1_QOS_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST1_VIRTID_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST1_ORDERID_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST1_EPRIORITY_CAPABLE                                              (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST1_ATYPE_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS0_MEMBDG_RMST1_ASEL_CAPABLE                                                   (0U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST0_MMR_BASE                                                       (0x45d84900UL)
#define CSL_QOS_R5FSS0_MEMBDG_WMST0_CHANNEL_COUNT                                                  (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST0_QOS_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST0_VIRTID_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST0_ORDERID_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST0_EPRIORITY_CAPABLE                                              (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST0_ATYPE_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST0_ASEL_CAPABLE                                                   (0U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST1_MMR_BASE                                                       (0x45d84d00UL)
#define CSL_QOS_R5FSS0_MEMBDG_WMST1_CHANNEL_COUNT                                                  (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST1_QOS_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST1_VIRTID_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST1_ORDERID_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST1_EPRIORITY_CAPABLE                                              (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST1_ATYPE_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS0_MEMBDG_WMST1_ASEL_CAPABLE                                                   (0U)
#define CSL_QOS_R5FSS0_PBDG_RMST0_MMR_BASE                                                         (0x45d89900UL)
#define CSL_QOS_R5FSS0_PBDG_RMST0_CHANNEL_COUNT                                                    (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST0_QOS_CAPABLE                                                      (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST0_VIRTID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST0_ORDERID_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST0_EPRIORITY_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST0_ATYPE_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST0_ASEL_CAPABLE                                                     (0U)
#define CSL_QOS_R5FSS0_PBDG_RMST1_MMR_BASE                                                         (0x45d89d00UL)
#define CSL_QOS_R5FSS0_PBDG_RMST1_CHANNEL_COUNT                                                    (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST1_QOS_CAPABLE                                                      (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST1_VIRTID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST1_ORDERID_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST1_EPRIORITY_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST1_ATYPE_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_PBDG_RMST1_ASEL_CAPABLE                                                     (0U)
#define CSL_QOS_R5FSS0_PBDG_WMST0_MMR_BASE                                                         (0x45d8a100UL)
#define CSL_QOS_R5FSS0_PBDG_WMST0_CHANNEL_COUNT                                                    (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST0_QOS_CAPABLE                                                      (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST0_VIRTID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST0_ORDERID_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST0_EPRIORITY_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST0_ATYPE_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST0_ASEL_CAPABLE                                                     (0U)
#define CSL_QOS_R5FSS0_PBDG_WMST1_MMR_BASE                                                         (0x45d8a500UL)
#define CSL_QOS_R5FSS0_PBDG_WMST1_CHANNEL_COUNT                                                    (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST1_QOS_CAPABLE                                                      (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST1_VIRTID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST1_ORDERID_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST1_EPRIORITY_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST1_ATYPE_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_PBDG_WMST1_ASEL_CAPABLE                                                     (0U)
#define CSL_QOS_R5FSS0_CPU0_PMST_MMR_BASE                                                          (0x45da4100UL)
#define CSL_QOS_R5FSS0_CPU0_PMST_CHANNEL_COUNT                                                     (1U)
#define CSL_QOS_R5FSS0_CPU0_PMST_QOS_CAPABLE                                                       (1U)
#define CSL_QOS_R5FSS0_CPU0_PMST_VIRTID_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_CPU0_PMST_ORDERID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS0_CPU0_PMST_EPRIORITY_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS0_CPU0_PMST_ATYPE_CAPABLE                                                     (1U)
#define CSL_QOS_R5FSS0_CPU0_PMST_ASEL_CAPABLE                                                      (0U)
#define CSL_QOS_R5FSS0_CPU1_PMST_MMR_BASE                                                          (0x45da4500UL)
#define CSL_QOS_R5FSS0_CPU1_PMST_CHANNEL_COUNT                                                     (1U)
#define CSL_QOS_R5FSS0_CPU1_PMST_QOS_CAPABLE                                                       (1U)
#define CSL_QOS_R5FSS0_CPU1_PMST_VIRTID_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS0_CPU1_PMST_ORDERID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS0_CPU1_PMST_EPRIORITY_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS0_CPU1_PMST_ATYPE_CAPABLE                                                     (1U)
#define CSL_QOS_R5FSS0_CPU1_PMST_ASEL_CAPABLE                                                      (0U)

/* Properties of QOS in: R5FSS1 */
#define CSL_QOS_R5FSS1_MEMBDG_RMST0_MMR_BASE                                                       (0x45d85100UL)
#define CSL_QOS_R5FSS1_MEMBDG_RMST0_CHANNEL_COUNT                                                  (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST0_QOS_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST0_VIRTID_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST0_ORDERID_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST0_EPRIORITY_CAPABLE                                              (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST0_ATYPE_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST0_ASEL_CAPABLE                                                   (0U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST1_MMR_BASE                                                       (0x45d85500UL)
#define CSL_QOS_R5FSS1_MEMBDG_RMST1_CHANNEL_COUNT                                                  (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST1_QOS_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST1_VIRTID_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST1_ORDERID_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST1_EPRIORITY_CAPABLE                                              (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST1_ATYPE_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS1_MEMBDG_RMST1_ASEL_CAPABLE                                                   (0U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST0_MMR_BASE                                                       (0x45d85900UL)
#define CSL_QOS_R5FSS1_MEMBDG_WMST0_CHANNEL_COUNT                                                  (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST0_QOS_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST0_VIRTID_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST0_ORDERID_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST0_EPRIORITY_CAPABLE                                              (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST0_ATYPE_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST0_ASEL_CAPABLE                                                   (0U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST1_MMR_BASE                                                       (0x45d85d00UL)
#define CSL_QOS_R5FSS1_MEMBDG_WMST1_CHANNEL_COUNT                                                  (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST1_QOS_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST1_VIRTID_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST1_ORDERID_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST1_EPRIORITY_CAPABLE                                              (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST1_ATYPE_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS1_MEMBDG_WMST1_ASEL_CAPABLE                                                   (0U)
#define CSL_QOS_R5FSS1_PBDG_RMST0_MMR_BASE                                                         (0x45d8a900UL)
#define CSL_QOS_R5FSS1_PBDG_RMST0_CHANNEL_COUNT                                                    (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST0_QOS_CAPABLE                                                      (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST0_VIRTID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST0_ORDERID_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST0_EPRIORITY_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST0_ATYPE_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST0_ASEL_CAPABLE                                                     (0U)
#define CSL_QOS_R5FSS1_PBDG_RMST1_MMR_BASE                                                         (0x45d8ad00UL)
#define CSL_QOS_R5FSS1_PBDG_RMST1_CHANNEL_COUNT                                                    (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST1_QOS_CAPABLE                                                      (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST1_VIRTID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST1_ORDERID_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST1_EPRIORITY_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST1_ATYPE_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_PBDG_RMST1_ASEL_CAPABLE                                                     (0U)
#define CSL_QOS_R5FSS1_PBDG_WMST0_MMR_BASE                                                         (0x45d8b100UL)
#define CSL_QOS_R5FSS1_PBDG_WMST0_CHANNEL_COUNT                                                    (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST0_QOS_CAPABLE                                                      (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST0_VIRTID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST0_ORDERID_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST0_EPRIORITY_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST0_ATYPE_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST0_ASEL_CAPABLE                                                     (0U)
#define CSL_QOS_R5FSS1_PBDG_WMST1_MMR_BASE                                                         (0x45d8b500UL)
#define CSL_QOS_R5FSS1_PBDG_WMST1_CHANNEL_COUNT                                                    (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST1_QOS_CAPABLE                                                      (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST1_VIRTID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST1_ORDERID_CAPABLE                                                  (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST1_EPRIORITY_CAPABLE                                                (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST1_ATYPE_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_PBDG_WMST1_ASEL_CAPABLE                                                     (0U)
#define CSL_QOS_R5FSS1_CPU0_PMST_MMR_BASE                                                          (0x45da4900UL)
#define CSL_QOS_R5FSS1_CPU0_PMST_CHANNEL_COUNT                                                     (1U)
#define CSL_QOS_R5FSS1_CPU0_PMST_QOS_CAPABLE                                                       (1U)
#define CSL_QOS_R5FSS1_CPU0_PMST_VIRTID_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_CPU0_PMST_ORDERID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS1_CPU0_PMST_EPRIORITY_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS1_CPU0_PMST_ATYPE_CAPABLE                                                     (1U)
#define CSL_QOS_R5FSS1_CPU0_PMST_ASEL_CAPABLE                                                      (0U)
#define CSL_QOS_R5FSS1_CPU1_PMST_MMR_BASE                                                          (0x45da4d00UL)
#define CSL_QOS_R5FSS1_CPU1_PMST_CHANNEL_COUNT                                                     (1U)
#define CSL_QOS_R5FSS1_CPU1_PMST_QOS_CAPABLE                                                       (1U)
#define CSL_QOS_R5FSS1_CPU1_PMST_VIRTID_CAPABLE                                                    (1U)
#define CSL_QOS_R5FSS1_CPU1_PMST_ORDERID_CAPABLE                                                   (1U)
#define CSL_QOS_R5FSS1_CPU1_PMST_EPRIORITY_CAPABLE                                                 (1U)
#define CSL_QOS_R5FSS1_CPU1_PMST_ATYPE_CAPABLE                                                     (1U)
#define CSL_QOS_R5FSS1_CPU1_PMST_ASEL_CAPABLE                                                      (0U)

/* Properties of QOS in: COMPUTE_CLUSTER0 */
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MMR_BASE                                         (0x45d86100UL)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_CHANNEL_COUNT                                    (1U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_QOS_CAPABLE                                      (1U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_VIRTID_CAPABLE                                   (0U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ORDERID_CAPABLE                                  (1U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_EPRIORITY_CAPABLE                                (1U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ATYPE_CAPABLE                                    (0U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ASEL_CAPABLE                                     (0U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MMR_BASE                                         (0x45d86500UL)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_CHANNEL_COUNT                                    (1U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_QOS_CAPABLE                                      (1U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_VIRTID_CAPABLE                                   (0U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ORDERID_CAPABLE                                  (1U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_EPRIORITY_CAPABLE                                (1U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ATYPE_CAPABLE                                    (0U)
#define CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ASEL_CAPABLE                                     (0U)

/* Properties of QOS in: SA2_UL0 */
#define CSL_QOS_SA2_UL0_CTXCACH_EXT_DMA_MMR_BASE                                                   (0x45d88900UL)
#define CSL_QOS_SA2_UL0_CTXCACH_EXT_DMA_CHANNEL_COUNT                                              (1U)
#define CSL_QOS_SA2_UL0_CTXCACH_EXT_DMA_QOS_CAPABLE                                                (1U)
#define CSL_QOS_SA2_UL0_CTXCACH_EXT_DMA_VIRTID_CAPABLE                                             (1U)
#define CSL_QOS_SA2_UL0_CTXCACH_EXT_DMA_ORDERID_CAPABLE                                            (1U)
#define CSL_QOS_SA2_UL0_CTXCACH_EXT_DMA_EPRIORITY_CAPABLE                                          (1U)
#define CSL_QOS_SA2_UL0_CTXCACH_EXT_DMA_ATYPE_CAPABLE                                              (1U)
#define CSL_QOS_SA2_UL0_CTXCACH_EXT_DMA_ASEL_CAPABLE                                               (0U)

/* Properties of QOS in: VPFE0 */
#define CSL_QOS_VPFE0_VBUSM_DMA_MMR_BASE                                                           (0x45d8c100UL)
#define CSL_QOS_VPFE0_VBUSM_DMA_CHANNEL_COUNT                                                      (1U)
#define CSL_QOS_VPFE0_VBUSM_DMA_QOS_CAPABLE                                                        (1U)
#define CSL_QOS_VPFE0_VBUSM_DMA_VIRTID_CAPABLE                                                     (1U)
#define CSL_QOS_VPFE0_VBUSM_DMA_ORDERID_CAPABLE                                                    (1U)
#define CSL_QOS_VPFE0_VBUSM_DMA_EPRIORITY_CAPABLE                                                  (1U)
#define CSL_QOS_VPFE0_VBUSM_DMA_ATYPE_CAPABLE                                                      (1U)
#define CSL_QOS_VPFE0_VBUSM_DMA_ASEL_CAPABLE                                                       (0U)

/* Properties of QOS in: PCIE0 */
#define CSL_QOS_PCIE0_PCIE_MST_RD_HP_MMR_BASE                                                      (0x45d90100UL)
#define CSL_QOS_PCIE0_PCIE_MST_RD_HP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_HP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_HP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_HP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_HP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_HP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_HP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_LP_MMR_BASE                                                      (0x45d90500UL)
#define CSL_QOS_PCIE0_PCIE_MST_RD_LP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_LP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_LP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_LP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_LP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_LP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE0_PCIE_MST_RD_LP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_HP_MMR_BASE                                                      (0x45d90900UL)
#define CSL_QOS_PCIE0_PCIE_MST_WR_HP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_HP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_HP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_HP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_HP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_HP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_HP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_LP_MMR_BASE                                                      (0x45d90d00UL)
#define CSL_QOS_PCIE0_PCIE_MST_WR_LP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_LP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_LP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_LP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_LP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_LP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE0_PCIE_MST_WR_LP_ASEL_CAPABLE                                                  (0U)

/* Properties of QOS in: PCIE1 */
#define CSL_QOS_PCIE1_PCIE_MST_RD_HP_MMR_BASE                                                      (0x45d91100UL)
#define CSL_QOS_PCIE1_PCIE_MST_RD_HP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_HP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_HP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_HP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_HP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_HP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_HP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_LP_MMR_BASE                                                      (0x45d91500UL)
#define CSL_QOS_PCIE1_PCIE_MST_RD_LP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_LP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_LP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_LP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_LP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_LP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE1_PCIE_MST_RD_LP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_HP_MMR_BASE                                                      (0x45d91900UL)
#define CSL_QOS_PCIE1_PCIE_MST_WR_HP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_HP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_HP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_HP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_HP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_HP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_HP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_LP_MMR_BASE                                                      (0x45d91d00UL)
#define CSL_QOS_PCIE1_PCIE_MST_WR_LP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_LP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_LP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_LP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_LP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_LP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE1_PCIE_MST_WR_LP_ASEL_CAPABLE                                                  (0U)

/* Properties of QOS in: PCIE2 */
#define CSL_QOS_PCIE2_PCIE_MST_RD_HP_MMR_BASE                                                      (0x45d92100UL)
#define CSL_QOS_PCIE2_PCIE_MST_RD_HP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_HP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_HP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_HP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_HP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_HP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_HP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_LP_MMR_BASE                                                      (0x45d92500UL)
#define CSL_QOS_PCIE2_PCIE_MST_RD_LP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_LP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_LP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_LP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_LP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_LP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE2_PCIE_MST_RD_LP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_HP_MMR_BASE                                                      (0x45d92900UL)
#define CSL_QOS_PCIE2_PCIE_MST_WR_HP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_HP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_HP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_HP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_HP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_HP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_HP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_LP_MMR_BASE                                                      (0x45d92d00UL)
#define CSL_QOS_PCIE2_PCIE_MST_WR_LP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_LP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_LP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_LP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_LP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_LP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE2_PCIE_MST_WR_LP_ASEL_CAPABLE                                                  (0U)

/* Properties of QOS in: PCIE3 */
#define CSL_QOS_PCIE3_PCIE_MST_RD_HP_MMR_BASE                                                      (0x45d93100UL)
#define CSL_QOS_PCIE3_PCIE_MST_RD_HP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_HP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_HP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_HP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_HP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_HP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_HP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_LP_MMR_BASE                                                      (0x45d93500UL)
#define CSL_QOS_PCIE3_PCIE_MST_RD_LP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_LP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_LP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_LP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_LP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_LP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE3_PCIE_MST_RD_LP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_HP_MMR_BASE                                                      (0x45d93900UL)
#define CSL_QOS_PCIE3_PCIE_MST_WR_HP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_HP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_HP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_HP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_HP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_HP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_HP_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_LP_MMR_BASE                                                      (0x45d93d00UL)
#define CSL_QOS_PCIE3_PCIE_MST_WR_LP_CHANNEL_COUNT                                                 (4U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_LP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_LP_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_LP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_LP_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_LP_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_PCIE3_PCIE_MST_WR_LP_ASEL_CAPABLE                                                  (0U)

/* Properties of QOS in: USB0 */
#define CSL_QOS_USB0_MSTR0_MMR_BASE                                                                (0x45d98100UL)
#define CSL_QOS_USB0_MSTR0_CHANNEL_COUNT                                                           (8U)
#define CSL_QOS_USB0_MSTR0_QOS_CAPABLE                                                             (1U)
#define CSL_QOS_USB0_MSTR0_VIRTID_CAPABLE                                                          (1U)
#define CSL_QOS_USB0_MSTR0_ORDERID_CAPABLE                                                         (1U)
#define CSL_QOS_USB0_MSTR0_EPRIORITY_CAPABLE                                                       (1U)
#define CSL_QOS_USB0_MSTR0_ATYPE_CAPABLE                                                           (1U)
#define CSL_QOS_USB0_MSTR0_ASEL_CAPABLE                                                            (0U)
#define CSL_QOS_USB0_MSTW0_MMR_BASE                                                                (0x45d98500UL)
#define CSL_QOS_USB0_MSTW0_CHANNEL_COUNT                                                           (8U)
#define CSL_QOS_USB0_MSTW0_QOS_CAPABLE                                                             (1U)
#define CSL_QOS_USB0_MSTW0_VIRTID_CAPABLE                                                          (1U)
#define CSL_QOS_USB0_MSTW0_ORDERID_CAPABLE                                                         (1U)
#define CSL_QOS_USB0_MSTW0_EPRIORITY_CAPABLE                                                       (1U)
#define CSL_QOS_USB0_MSTW0_ATYPE_CAPABLE                                                           (1U)
#define CSL_QOS_USB0_MSTW0_ASEL_CAPABLE                                                            (0U)

/* Properties of QOS in: USB1 */
#define CSL_QOS_USB1_MSTR0_MMR_BASE                                                                (0x45d98900UL)
#define CSL_QOS_USB1_MSTR0_CHANNEL_COUNT                                                           (8U)
#define CSL_QOS_USB1_MSTR0_QOS_CAPABLE                                                             (1U)
#define CSL_QOS_USB1_MSTR0_VIRTID_CAPABLE                                                          (1U)
#define CSL_QOS_USB1_MSTR0_ORDERID_CAPABLE                                                         (1U)
#define CSL_QOS_USB1_MSTR0_EPRIORITY_CAPABLE                                                       (1U)
#define CSL_QOS_USB1_MSTR0_ATYPE_CAPABLE                                                           (1U)
#define CSL_QOS_USB1_MSTR0_ASEL_CAPABLE                                                            (0U)
#define CSL_QOS_USB1_MSTW0_MMR_BASE                                                                (0x45d98d00UL)
#define CSL_QOS_USB1_MSTW0_CHANNEL_COUNT                                                           (8U)
#define CSL_QOS_USB1_MSTW0_QOS_CAPABLE                                                             (1U)
#define CSL_QOS_USB1_MSTW0_VIRTID_CAPABLE                                                          (1U)
#define CSL_QOS_USB1_MSTW0_ORDERID_CAPABLE                                                         (1U)
#define CSL_QOS_USB1_MSTW0_EPRIORITY_CAPABLE                                                       (1U)
#define CSL_QOS_USB1_MSTW0_ATYPE_CAPABLE                                                           (1U)
#define CSL_QOS_USB1_MSTW0_ASEL_CAPABLE                                                            (0U)

/* Properties of QOS in: MLB0 */
#define CSL_QOS_MLB0_MLBSS_DMA_VBUSP_MMR_BASE                                                      (0x45d99d00UL)
#define CSL_QOS_MLB0_MLBSS_DMA_VBUSP_CHANNEL_COUNT                                                 (1U)
#define CSL_QOS_MLB0_MLBSS_DMA_VBUSP_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_MLB0_MLBSS_DMA_VBUSP_VIRTID_CAPABLE                                                (1U)
#define CSL_QOS_MLB0_MLBSS_DMA_VBUSP_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_MLB0_MLBSS_DMA_VBUSP_EPRIORITY_CAPABLE                                             (0U)
#define CSL_QOS_MLB0_MLBSS_DMA_VBUSP_ATYPE_CAPABLE                                                 (1U)
#define CSL_QOS_MLB0_MLBSS_DMA_VBUSP_ASEL_CAPABLE                                                  (0U)

/* Properties of QOS in: MMCSD0 */
#define CSL_QOS_MMCSD0_EMMCSS_RD_MMR_BASE                                                          (0x45d9a100UL)
#define CSL_QOS_MMCSD0_EMMCSS_RD_CHANNEL_COUNT                                                     (1U)
#define CSL_QOS_MMCSD0_EMMCSS_RD_QOS_CAPABLE                                                       (1U)
#define CSL_QOS_MMCSD0_EMMCSS_RD_VIRTID_CAPABLE                                                    (1U)
#define CSL_QOS_MMCSD0_EMMCSS_RD_ORDERID_CAPABLE                                                   (1U)
#define CSL_QOS_MMCSD0_EMMCSS_RD_EPRIORITY_CAPABLE                                                 (1U)
#define CSL_QOS_MMCSD0_EMMCSS_RD_ATYPE_CAPABLE                                                     (1U)
#define CSL_QOS_MMCSD0_EMMCSS_RD_ASEL_CAPABLE                                                      (0U)
#define CSL_QOS_MMCSD0_EMMCSS_WR_MMR_BASE                                                          (0x45d9a500UL)
#define CSL_QOS_MMCSD0_EMMCSS_WR_CHANNEL_COUNT                                                     (1U)
#define CSL_QOS_MMCSD0_EMMCSS_WR_QOS_CAPABLE                                                       (1U)
#define CSL_QOS_MMCSD0_EMMCSS_WR_VIRTID_CAPABLE                                                    (1U)
#define CSL_QOS_MMCSD0_EMMCSS_WR_ORDERID_CAPABLE                                                   (1U)
#define CSL_QOS_MMCSD0_EMMCSS_WR_EPRIORITY_CAPABLE                                                 (1U)
#define CSL_QOS_MMCSD0_EMMCSS_WR_ATYPE_CAPABLE                                                     (1U)
#define CSL_QOS_MMCSD0_EMMCSS_WR_ASEL_CAPABLE                                                      (0U)

/* Properties of QOS in: UFS0 */
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_RD_MMR_BASE                                                    (0x45d9b100UL)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_RD_CHANNEL_COUNT                                               (2U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_RD_QOS_CAPABLE                                                 (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_RD_VIRTID_CAPABLE                                              (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_RD_ORDERID_CAPABLE                                             (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_RD_EPRIORITY_CAPABLE                                           (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_RD_ATYPE_CAPABLE                                               (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_RD_ASEL_CAPABLE                                                (0U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_WR_MMR_BASE                                                    (0x45d9b500UL)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_WR_CHANNEL_COUNT                                               (4U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_WR_QOS_CAPABLE                                                 (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_WR_VIRTID_CAPABLE                                              (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_WR_ORDERID_CAPABLE                                             (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_WR_EPRIORITY_CAPABLE                                           (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_WR_ATYPE_CAPABLE                                               (1U)
#define CSL_QOS_UFS0_UFSHCI_VBM_MST_WR_ASEL_CAPABLE                                                (0U)

/* Properties of QOS in: DEBUGSS_WRAP0 */
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMR_MMR_BASE                                                      (0x45da0100UL)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMR_CHANNEL_COUNT                                                 (1U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMR_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMR_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMR_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMR_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMR_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMR_ASEL_CAPABLE                                                  (0U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMW_MMR_BASE                                                      (0x45da0500UL)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMW_CHANNEL_COUNT                                                 (1U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMW_QOS_CAPABLE                                                   (1U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMW_VIRTID_CAPABLE                                                (0U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMW_ORDERID_CAPABLE                                               (1U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMW_EPRIORITY_CAPABLE                                             (1U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMW_ATYPE_CAPABLE                                                 (0U)
#define CSL_QOS_DEBUGSS_WRAP0_VBUSMW_ASEL_CAPABLE                                                  (0U)

/* Properties of QOS in: DMPAC0 */
#define CSL_QOS_DMPAC0_DATA_MST_MMR_BASE                                                           (0x45dc0100UL)
#define CSL_QOS_DMPAC0_DATA_MST_CHANNEL_COUNT                                                      (32U)
#define CSL_QOS_DMPAC0_DATA_MST_QOS_CAPABLE                                                        (0U)
#define CSL_QOS_DMPAC0_DATA_MST_VIRTID_CAPABLE                                                     (1U)
#define CSL_QOS_DMPAC0_DATA_MST_ORDERID_CAPABLE                                                    (0U)
#define CSL_QOS_DMPAC0_DATA_MST_EPRIORITY_CAPABLE                                                  (0U)
#define CSL_QOS_DMPAC0_DATA_MST_ATYPE_CAPABLE                                                      (1U)
#define CSL_QOS_DMPAC0_DATA_MST_ASEL_CAPABLE                                                       (0U)

/* Properties of QOS in: DECODER0 */
#define CSL_QOS_DECODER0_M_VBUSM_R_MMR_BASE                                                        (0x45dc0500UL)
#define CSL_QOS_DECODER0_M_VBUSM_R_CHANNEL_COUNT                                                   (2U)
#define CSL_QOS_DECODER0_M_VBUSM_R_QOS_CAPABLE                                                     (1U)
#define CSL_QOS_DECODER0_M_VBUSM_R_VIRTID_CAPABLE                                                  (1U)
#define CSL_QOS_DECODER0_M_VBUSM_R_ORDERID_CAPABLE                                                 (1U)
#define CSL_QOS_DECODER0_M_VBUSM_R_EPRIORITY_CAPABLE                                               (1U)
#define CSL_QOS_DECODER0_M_VBUSM_R_ATYPE_CAPABLE                                                   (1U)
#define CSL_QOS_DECODER0_M_VBUSM_R_ASEL_CAPABLE                                                    (0U)
#define CSL_QOS_DECODER0_M_VBUSM_W_MMR_BASE                                                        (0x45dc0900UL)
#define CSL_QOS_DECODER0_M_VBUSM_W_CHANNEL_COUNT                                                   (2U)
#define CSL_QOS_DECODER0_M_VBUSM_W_QOS_CAPABLE                                                     (1U)
#define CSL_QOS_DECODER0_M_VBUSM_W_VIRTID_CAPABLE                                                  (1U)
#define CSL_QOS_DECODER0_M_VBUSM_W_ORDERID_CAPABLE                                                 (1U)
#define CSL_QOS_DECODER0_M_VBUSM_W_EPRIORITY_CAPABLE                                               (1U)
#define CSL_QOS_DECODER0_M_VBUSM_W_ATYPE_CAPABLE                                                   (1U)
#define CSL_QOS_DECODER0_M_VBUSM_W_ASEL_CAPABLE                                                    (0U)

/* Properties of QOS in: ENCODER0 */
#define CSL_QOS_ENCODER0_M_VBUSM_R_MMR_BASE                                                        (0x45dc0d00UL)
#define CSL_QOS_ENCODER0_M_VBUSM_R_CHANNEL_COUNT                                                   (5U)
#define CSL_QOS_ENCODER0_M_VBUSM_R_QOS_CAPABLE                                                     (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_R_VIRTID_CAPABLE                                                  (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_R_ORDERID_CAPABLE                                                 (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_R_EPRIORITY_CAPABLE                                               (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_R_ATYPE_CAPABLE                                                   (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_R_ASEL_CAPABLE                                                    (0U)
#define CSL_QOS_ENCODER0_M_VBUSM_W_MMR_BASE                                                        (0x45dc1100UL)
#define CSL_QOS_ENCODER0_M_VBUSM_W_CHANNEL_COUNT                                                   (5U)
#define CSL_QOS_ENCODER0_M_VBUSM_W_QOS_CAPABLE                                                     (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_W_VIRTID_CAPABLE                                                  (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_W_ORDERID_CAPABLE                                                 (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_W_EPRIORITY_CAPABLE                                               (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_W_ATYPE_CAPABLE                                                   (1U)
#define CSL_QOS_ENCODER0_M_VBUSM_W_ASEL_CAPABLE                                                    (0U)

/* Properties of QOS in: VPAC0 */
#define CSL_QOS_VPAC0_DATA_MST_0_MMR_BASE                                                          (0x45dc1500UL)
#define CSL_QOS_VPAC0_DATA_MST_0_CHANNEL_COUNT                                                     (32U)
#define CSL_QOS_VPAC0_DATA_MST_0_QOS_CAPABLE                                                       (0U)
#define CSL_QOS_VPAC0_DATA_MST_0_VIRTID_CAPABLE                                                    (1U)
#define CSL_QOS_VPAC0_DATA_MST_0_ORDERID_CAPABLE                                                   (0U)
#define CSL_QOS_VPAC0_DATA_MST_0_EPRIORITY_CAPABLE                                                 (0U)
#define CSL_QOS_VPAC0_DATA_MST_0_ATYPE_CAPABLE                                                     (1U)
#define CSL_QOS_VPAC0_DATA_MST_0_ASEL_CAPABLE                                                      (0U)
#define CSL_QOS_VPAC0_DATA_MST_1_MMR_BASE                                                          (0x45dc1900UL)
#define CSL_QOS_VPAC0_DATA_MST_1_CHANNEL_COUNT                                                     (64U)
#define CSL_QOS_VPAC0_DATA_MST_1_QOS_CAPABLE                                                       (0U)
#define CSL_QOS_VPAC0_DATA_MST_1_VIRTID_CAPABLE                                                    (1U)
#define CSL_QOS_VPAC0_DATA_MST_1_ORDERID_CAPABLE                                                   (0U)
#define CSL_QOS_VPAC0_DATA_MST_1_EPRIORITY_CAPABLE                                                 (0U)
#define CSL_QOS_VPAC0_DATA_MST_1_ATYPE_CAPABLE                                                     (1U)
#define CSL_QOS_VPAC0_DATA_MST_1_ASEL_CAPABLE                                                      (0U)
#define CSL_QOS_VPAC0_LDC0_M_MST_MMR_BASE                                                          (0x45dc1d00UL)
#define CSL_QOS_VPAC0_LDC0_M_MST_CHANNEL_COUNT                                                     (3U)
#define CSL_QOS_VPAC0_LDC0_M_MST_QOS_CAPABLE                                                       (1U)
#define CSL_QOS_VPAC0_LDC0_M_MST_VIRTID_CAPABLE                                                    (1U)
#define CSL_QOS_VPAC0_LDC0_M_MST_ORDERID_CAPABLE                                                   (1U)
#define CSL_QOS_VPAC0_LDC0_M_MST_EPRIORITY_CAPABLE                                                 (1U)
#define CSL_QOS_VPAC0_LDC0_M_MST_ATYPE_CAPABLE                                                     (1U)
#define CSL_QOS_VPAC0_LDC0_M_MST_ASEL_CAPABLE                                                      (0U)

/* Properties of QOS in: DSS0 */
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_DMA_MMR_BASE                                                  (0x45dc2100UL)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_DMA_CHANNEL_COUNT                                             (10U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_DMA_QOS_CAPABLE                                               (1U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_DMA_VIRTID_CAPABLE                                            (1U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_DMA_ORDERID_CAPABLE                                           (1U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_DMA_EPRIORITY_CAPABLE                                         (0U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_DMA_ATYPE_CAPABLE                                             (1U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_DMA_ASEL_CAPABLE                                              (0U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MMR_BASE                                                 (0x45dc2500UL)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_FBDC_CHANNEL_COUNT                                            (10U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_FBDC_QOS_CAPABLE                                              (1U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_FBDC_VIRTID_CAPABLE                                           (1U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_FBDC_ORDERID_CAPABLE                                          (1U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_FBDC_EPRIORITY_CAPABLE                                        (0U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_FBDC_ATYPE_CAPABLE                                            (1U)
#define CSL_QOS_DSS0_DSS_INST0_VBUSM_FBDC_ASEL_CAPABLE                                             (0U)

/* Properties of QOS in: GPU0 */
#define CSL_QOS_GPU0_M0_VBUSM_R_ASYNC_MMR_BASE                                                     (0x45dc5100UL)
#define CSL_QOS_GPU0_M0_VBUSM_R_ASYNC_CHANNEL_COUNT                                                (48U)
#define CSL_QOS_GPU0_M0_VBUSM_R_ASYNC_QOS_CAPABLE                                                  (1U)
#define CSL_QOS_GPU0_M0_VBUSM_R_ASYNC_VIRTID_CAPABLE                                               (1U)
#define CSL_QOS_GPU0_M0_VBUSM_R_ASYNC_ORDERID_CAPABLE                                              (1U)
#define CSL_QOS_GPU0_M0_VBUSM_R_ASYNC_EPRIORITY_CAPABLE                                            (1U)
#define CSL_QOS_GPU0_M0_VBUSM_R_ASYNC_ATYPE_CAPABLE                                                (1U)
#define CSL_QOS_GPU0_M0_VBUSM_R_ASYNC_ASEL_CAPABLE                                                 (0U)
#define CSL_QOS_GPU0_M0_VBUSM_W_ASYNC_MMR_BASE                                                     (0x45dc5900UL)
#define CSL_QOS_GPU0_M0_VBUSM_W_ASYNC_CHANNEL_COUNT                                                (48U)
#define CSL_QOS_GPU0_M0_VBUSM_W_ASYNC_QOS_CAPABLE                                                  (1U)
#define CSL_QOS_GPU0_M0_VBUSM_W_ASYNC_VIRTID_CAPABLE                                               (1U)
#define CSL_QOS_GPU0_M0_VBUSM_W_ASYNC_ORDERID_CAPABLE                                              (1U)
#define CSL_QOS_GPU0_M0_VBUSM_W_ASYNC_EPRIORITY_CAPABLE                                            (1U)
#define CSL_QOS_GPU0_M0_VBUSM_W_ASYNC_ATYPE_CAPABLE                                                (1U)
#define CSL_QOS_GPU0_M0_VBUSM_W_ASYNC_ASEL_CAPABLE                                                 (0U)
#define CSL_QOS_GPU0_M1_VBUSM_R_ASYNC_MMR_BASE                                                     (0x45dc6100UL)
#define CSL_QOS_GPU0_M1_VBUSM_R_ASYNC_CHANNEL_COUNT                                                (48U)
#define CSL_QOS_GPU0_M1_VBUSM_R_ASYNC_QOS_CAPABLE                                                  (1U)
#define CSL_QOS_GPU0_M1_VBUSM_R_ASYNC_VIRTID_CAPABLE                                               (1U)
#define CSL_QOS_GPU0_M1_VBUSM_R_ASYNC_ORDERID_CAPABLE                                              (1U)
#define CSL_QOS_GPU0_M1_VBUSM_R_ASYNC_EPRIORITY_CAPABLE                                            (1U)
#define CSL_QOS_GPU0_M1_VBUSM_R_ASYNC_ATYPE_CAPABLE                                                (1U)
#define CSL_QOS_GPU0_M1_VBUSM_R_ASYNC_ASEL_CAPABLE                                                 (0U)
#define CSL_QOS_GPU0_M1_VBUSM_W_ASYNC_MMR_BASE                                                     (0x45dc6900UL)
#define CSL_QOS_GPU0_M1_VBUSM_W_ASYNC_CHANNEL_COUNT                                                (48U)
#define CSL_QOS_GPU0_M1_VBUSM_W_ASYNC_QOS_CAPABLE                                                  (1U)
#define CSL_QOS_GPU0_M1_VBUSM_W_ASYNC_VIRTID_CAPABLE                                               (1U)
#define CSL_QOS_GPU0_M1_VBUSM_W_ASYNC_ORDERID_CAPABLE                                              (1U)
#define CSL_QOS_GPU0_M1_VBUSM_W_ASYNC_EPRIORITY_CAPABLE                                            (1U)
#define CSL_QOS_GPU0_M1_VBUSM_W_ASYNC_ATYPE_CAPABLE                                                (1U)
#define CSL_QOS_GPU0_M1_VBUSM_W_ASYNC_ASEL_CAPABLE                                                 (0U)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_SOC_QOS_H_ */

