$date
   06 12 2020 15:56
$end
$version
   Generated from HDLRuby simulator
$end
$comment
   Is it an easter egg?
$end
$timescale 1ps $end
$scope module __$T0 $end
$var wire 1 __$T0$__$T$clk clk $end
$var wire 1 __$T0$__$T$rst rst $end
$var wire 1 __$T0$__$T$req req $end
$var wire 1 __$T0$__$T$fill fill $end
$var wire 8 __$T0$__$T$$10 $10 $end
$var wire 1 __$T0$__$T$$8 $8 $end
$var wire 1 __$T0$__$T$$9 $9 $end
$var wire 8 __$T0$__$T$$25 $25 $end
$var wire 1 __$T0$__$T$$23 $23 $end
$var wire 1 __$T0$__$T$$24 $24 $end
$var wire 1 __$T0$__$T$$47 $47 $end
$var wire 1 __$T0$__$T$$48 $48 $end
$var wire 8 __$T0$__$T$$49 $49 $end
$scope module rom_inputs_x$1 $end
$var wire 1 __$T0$__$T$rom_inputs_x$1$trig_r trig_r $end
$var wire 8 __$T0$__$T$rom_inputs_x$1$dbus_r dbus_r $end
$var wire 1 __$T0$__$T$rom_inputs_x$1$abus_r abus_r $end
$var wire 16 __$T0$__$T$rom_inputs_x$1$mem mem $end
$upscope $end
$scope module rom_inputs_h$16 $end
$var wire 1 __$T0$__$T$rom_inputs_h$16$trig_r trig_r $end
$var wire 8 __$T0$__$T$rom_inputs_h$16$dbus_r dbus_r $end
$var wire 1 __$T0$__$T$rom_inputs_h$16$abus_r abus_r $end
$var wire 16 __$T0$__$T$rom_inputs_h$16$mem mem $end
$upscope $end
$scope module ram_inputs_serializer$31 $end
$var wire 1 __$T0$__$T$ram_inputs_serializer$31$trig_r trig_r $end
$var wire 1 __$T0$__$T$ram_inputs_serializer$31$trig_w trig_w $end
$var wire 8 __$T0$__$T$ram_inputs_serializer$31$dbus_r dbus_r $end
$var wire 8 __$T0$__$T$ram_inputs_serializer$31$dbus_w dbus_w $end
$var wire 1 __$T0$__$T$ram_inputs_serializer$31$abus_r abus_r $end
$var wire 1 __$T0$__$T$ram_inputs_serializer$31$abus_w abus_w $end
$var wire 16 __$T0$__$T$ram_inputs_serializer$31$mem mem $end
$upscope $end
$scope module ram_inputs_merger$60 $end
$var wire 1 __$T0$__$T$ram_inputs_merger$60$trig_r trig_r $end
$var wire 1 __$T0$__$T$ram_inputs_merger$60$trig_w trig_w $end
$var wire 8 __$T0$__$T$ram_inputs_merger$60$dbus_r dbus_r $end
$var wire 8 __$T0$__$T$ram_inputs_merger$60$dbus_w dbus_w $end
$var wire 1 __$T0$__$T$ram_inputs_merger$60$abus_r abus_r $end
$var wire 1 __$T0$__$T$ram_inputs_merger$60$abus_w abus_w $end
$var wire 16 __$T0$__$T$ram_inputs_merger$60$mem mem $end
$upscope $end
$scope module serializer$89 $end
$var wire 1 __$T0$__$T$serializer$89$out_ack out_ack $end
$var wire 1 __$T0$__$T$serializer$89$in_ack0 in_ack0 $end
$var wire 1 __$T0$__$T$serializer$89$in_ack1 in_ack1 $end
$var wire 8 __$T0$__$T$serializer$89$data0 data0 $end
$var wire 8 __$T0$__$T$serializer$89$data1 data1 $end
$var wire 2 __$T0$__$T$serializer$89$idx idx $end
$var wire 1 __$T0$__$T$serializer$89$reading reading $end
$upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
bx __$T0$__$T$clk
bx __$T0$__$T$rst
bx __$T0$__$T$req
bx __$T0$__$T$fill
bxxxxxxxx __$T0$__$T$$10
bx __$T0$__$T$$8
bx __$T0$__$T$$9
bxxxxxxxx __$T0$__$T$$25
bx __$T0$__$T$$23
bx __$T0$__$T$$24
bx __$T0$__$T$$47
bx __$T0$__$T$$48
bxxxxxxxx __$T0$__$T$$49
bx __$T0$__$T$rom_inputs_x$1$trig_r
bxxxxxxxx __$T0$__$T$rom_inputs_x$1$dbus_r
bx __$T0$__$T$rom_inputs_x$1$abus_r
b0000000000010000 __$T0$__$T$rom_inputs_x$1$mem
bx __$T0$__$T$rom_inputs_h$16$trig_r
bxxxxxxxx __$T0$__$T$rom_inputs_h$16$dbus_r
bx __$T0$__$T$rom_inputs_h$16$abus_r
b0001000000000000 __$T0$__$T$rom_inputs_h$16$mem
bx __$T0$__$T$ram_inputs_serializer$31$trig_r
bx __$T0$__$T$ram_inputs_serializer$31$trig_w
bxxxxxxxx __$T0$__$T$ram_inputs_serializer$31$dbus_r
bxxxxxxxx __$T0$__$T$ram_inputs_serializer$31$dbus_w
bx __$T0$__$T$ram_inputs_serializer$31$abus_r
bx __$T0$__$T$ram_inputs_serializer$31$abus_w
bxxxxxxxxxxxxxxxx __$T0$__$T$ram_inputs_serializer$31$mem
bx __$T0$__$T$ram_inputs_merger$60$trig_r
bx __$T0$__$T$ram_inputs_merger$60$trig_w
bxxxxxxxx __$T0$__$T$ram_inputs_merger$60$dbus_r
bxxxxxxxx __$T0$__$T$ram_inputs_merger$60$dbus_w
bx __$T0$__$T$ram_inputs_merger$60$abus_r
bx __$T0$__$T$ram_inputs_merger$60$abus_w
bxxxxxxxxxxxxxxxx __$T0$__$T$ram_inputs_merger$60$mem
bx __$T0$__$T$serializer$89$out_ack
bx __$T0$__$T$serializer$89$in_ack0
bx __$T0$__$T$serializer$89$in_ack1
bxxxxxxxx __$T0$__$T$serializer$89$data0
bxxxxxxxx __$T0$__$T$serializer$89$data1
bxx __$T0$__$T$serializer$89$idx
bx __$T0$__$T$serializer$89$reading
$end
#0
b0 __$T0$__$T$clk
b0 __$T0$__$T$rst
b0 __$T0$__$T$req
b0 __$T0$__$T$fill
b00010000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00000000 __$T0$__$T$rom_inputs_h$16$dbus_r
b0 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$serializer$89$out_ack
b00010000 __$T0$__$T$$10
b00000000 __$T0$__$T$$25
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
#10
#10
b1 __$T0$__$T$rst
#20
b1 __$T0$__$T$clk
#30
b0 __$T0$__$T$clk
b1 __$T0$__$T$$48
b1 __$T0$__$T$$48
b1 __$T0$__$T$$24
b1 __$T0$__$T$$9
b1 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$serializer$89$in_ack0
b0 __$T0$__$T$serializer$89$in_ack1
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
b1 __$T0$__$T$rom_inputs_h$16$abus_r
b1 __$T0$__$T$rom_inputs_x$1$abus_r
#40
b1 __$T0$__$T$clk
#50
b0 __$T0$__$T$clk
b0 __$T0$__$T$rst
b1 __$T0$__$T$fill
b00000000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00010000 __$T0$__$T$rom_inputs_h$16$dbus_r
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b0 __$T0$__$T$$9
b0 __$T0$__$T$$24
b00000000 __$T0$__$T$$10
b00010000 __$T0$__$T$$25
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$rom_inputs_x$1$abus_r
b0 __$T0$__$T$rom_inputs_h$16$abus_r
#60
b1 __$T0$__$T$clk
#70
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00000000 __$T0$__$T$rom_inputs_h$16$dbus_r
b1 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$$48
b00000000 __$T0$__$T$$49
b00000000 __$T0$__$T$serializer$89$data0
b1 __$T0$__$T$serializer$89$in_ack0
b00010000 __$T0$__$T$serializer$89$data1
b1 __$T0$__$T$serializer$89$in_ack1
b00010000 __$T0$__$T$$10
b00000000 __$T0$__$T$$25
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#80
b1 __$T0$__$T$clk
#90
b0 __$T0$__$T$clk
bxxxxxxxx00000000 __$T0$__$T$ram_inputs_serializer$31$mem
b10 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$$48
b00010000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#100
b1 __$T0$__$T$clk
#110
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_r
b0001000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b0 __$T0$__$T$$47
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
#120
b1 __$T0$__$T$clk
#130
b0 __$T0$__$T$clk
b1 __$T0$__$T$$47
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$serializer$89$in_ack0
b0 __$T0$__$T$serializer$89$in_ack1
b1 __$T0$__$T$$9
b1 __$T0$__$T$$24
b0 __$T0$__$T$$48
b00000000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$rom_inputs_x$1$abus_r
b1 __$T0$__$T$rom_inputs_h$16$abus_r
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#140
b1 __$T0$__$T$clk
#150
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00010000 __$T0$__$T$rom_inputs_h$16$dbus_r
b0 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$serializer$89$out_ack
b00000000 __$T0$__$T$$10
b00010000 __$T0$__$T$$25
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
#160
b1 __$T0$__$T$clk
#170
b0 __$T0$__$T$clk
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b1 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$9
b0 __$T0$__$T$$24
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$rom_inputs_x$1$abus_r
b0 __$T0$__$T$rom_inputs_h$16$abus_r
#180
b1 __$T0$__$T$clk
#190
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00000000 __$T0$__$T$rom_inputs_h$16$dbus_r
b1 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$out_ack
b1 __$T0$__$T$$48
b1 __$T0$__$T$serializer$89$in_ack0
b1 __$T0$__$T$serializer$89$in_ack1
b00010000 __$T0$__$T$$10
b00000000 __$T0$__$T$$25
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
#200
b1 __$T0$__$T$clk
#210
b0 __$T0$__$T$clk
b0000000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b10 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$48
b00010000 __$T0$__$T$$49
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#220
b1 __$T0$__$T$clk
#230
b0 __$T0$__$T$clk
b0000000000010000 __$T0$__$T$ram_inputs_serializer$31$mem
b0 __$T0$__$T$$47
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
#240
b1 __$T0$__$T$clk
#250
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_r
b1 __$T0$__$T$$47
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$serializer$89$in_ack0
b0 __$T0$__$T$serializer$89$in_ack1
b1 __$T0$__$T$$9
b1 __$T0$__$T$$24
b1 __$T0$__$T$$48
b00000000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$rom_inputs_x$1$abus_r
b1 __$T0$__$T$rom_inputs_h$16$abus_r
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#260
b0 __$T0$__$T$fill
b1 __$T0$__$T$clk
#270
b0 __$T0$__$T$clk
b1 __$T0$__$T$req
b00000000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00010000 __$T0$__$T$rom_inputs_h$16$dbus_r
b0 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$serializer$89$out_ack
b00000000 __$T0$__$T$$10
b00010000 __$T0$__$T$$25
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
#280
b1 __$T0$__$T$clk
#290
b0 __$T0$__$T$clk
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b1 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$9
b0 __$T0$__$T$$24
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$rom_inputs_x$1$abus_r
b0 __$T0$__$T$rom_inputs_h$16$abus_r
#300
b1 __$T0$__$T$clk
#310
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00000000 __$T0$__$T$rom_inputs_h$16$dbus_r
b1 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$$48
b1 __$T0$__$T$serializer$89$in_ack0
b1 __$T0$__$T$serializer$89$in_ack1
b00010000 __$T0$__$T$$10
b00000000 __$T0$__$T$$25
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
#320
b1 __$T0$__$T$clk
#330
b0 __$T0$__$T$clk
b0000000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b10 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$$48
b00010000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#340
b1 __$T0$__$T$clk
#350
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_r
b0001000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b0 __$T0$__$T$$47
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
#360
b1 __$T0$__$T$clk
#370
b0 __$T0$__$T$clk
b1 __$T0$__$T$$47
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$serializer$89$in_ack0
b0 __$T0$__$T$serializer$89$in_ack1
b1 __$T0$__$T$$9
b1 __$T0$__$T$$24
b0 __$T0$__$T$$48
b00000000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$rom_inputs_x$1$abus_r
b1 __$T0$__$T$rom_inputs_h$16$abus_r
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#380
b1 __$T0$__$T$clk
#390
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00010000 __$T0$__$T$rom_inputs_h$16$dbus_r
b0 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$serializer$89$out_ack
b00000000 __$T0$__$T$$10
b00010000 __$T0$__$T$$25
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
#400
b1 __$T0$__$T$clk
#410
b0 __$T0$__$T$clk
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b1 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$9
b0 __$T0$__$T$$24
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$rom_inputs_x$1$abus_r
b0 __$T0$__$T$rom_inputs_h$16$abus_r
#420
b1 __$T0$__$T$clk
#430
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00000000 __$T0$__$T$rom_inputs_h$16$dbus_r
b1 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$out_ack
b1 __$T0$__$T$$48
b1 __$T0$__$T$serializer$89$in_ack0
b1 __$T0$__$T$serializer$89$in_ack1
b00010000 __$T0$__$T$$10
b00000000 __$T0$__$T$$25
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
#440
b1 __$T0$__$T$clk
#450
b0 __$T0$__$T$clk
b0000000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b10 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$48
b00010000 __$T0$__$T$$49
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#460
b1 __$T0$__$T$clk
#470
b0 __$T0$__$T$clk
b0000000000010000 __$T0$__$T$ram_inputs_serializer$31$mem
b0 __$T0$__$T$$47
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
#480
b1 __$T0$__$T$clk
#490
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_r
b1 __$T0$__$T$$47
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$serializer$89$in_ack0
b0 __$T0$__$T$serializer$89$in_ack1
b1 __$T0$__$T$$9
b1 __$T0$__$T$$24
b1 __$T0$__$T$$48
b00000000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$rom_inputs_x$1$abus_r
b1 __$T0$__$T$rom_inputs_h$16$abus_r
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#500
b1 __$T0$__$T$clk
#510
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00010000 __$T0$__$T$rom_inputs_h$16$dbus_r
b0 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$serializer$89$out_ack
b00000000 __$T0$__$T$$10
b00010000 __$T0$__$T$$25
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
#520
b1 __$T0$__$T$clk
#530
b0 __$T0$__$T$clk
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b1 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$9
b0 __$T0$__$T$$24
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$rom_inputs_x$1$abus_r
b0 __$T0$__$T$rom_inputs_h$16$abus_r
#540
b1 __$T0$__$T$clk
#550
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00000000 __$T0$__$T$rom_inputs_h$16$dbus_r
b1 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$$48
b1 __$T0$__$T$serializer$89$in_ack0
b1 __$T0$__$T$serializer$89$in_ack1
b00010000 __$T0$__$T$$10
b00000000 __$T0$__$T$$25
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
#560
b1 __$T0$__$T$clk
#570
b0 __$T0$__$T$clk
b0000000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b10 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$$48
b00010000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#580
b1 __$T0$__$T$clk
#590
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_r
b0001000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b0 __$T0$__$T$$47
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
#600
b1 __$T0$__$T$clk
#610
b0 __$T0$__$T$clk
b1 __$T0$__$T$$47
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$serializer$89$in_ack0
b0 __$T0$__$T$serializer$89$in_ack1
b1 __$T0$__$T$$9
b1 __$T0$__$T$$24
b0 __$T0$__$T$$48
b00000000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$rom_inputs_x$1$abus_r
b1 __$T0$__$T$rom_inputs_h$16$abus_r
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#620
b1 __$T0$__$T$clk
#630
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00010000 __$T0$__$T$rom_inputs_h$16$dbus_r
b0 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$serializer$89$out_ack
b00000000 __$T0$__$T$$10
b00010000 __$T0$__$T$$25
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
#640
b1 __$T0$__$T$clk
#650
b0 __$T0$__$T$clk
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b1 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$9
b0 __$T0$__$T$$24
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$rom_inputs_x$1$abus_r
b0 __$T0$__$T$rom_inputs_h$16$abus_r
#660
b1 __$T0$__$T$clk
#670
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00000000 __$T0$__$T$rom_inputs_h$16$dbus_r
b1 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$out_ack
b1 __$T0$__$T$$48
b1 __$T0$__$T$serializer$89$in_ack0
b1 __$T0$__$T$serializer$89$in_ack1
b00010000 __$T0$__$T$$10
b00000000 __$T0$__$T$$25
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
#680
b1 __$T0$__$T$clk
#690
b0 __$T0$__$T$clk
b0000000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b10 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$48
b00010000 __$T0$__$T$$49
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#700
b1 __$T0$__$T$clk
#710
b0 __$T0$__$T$clk
b0000000000010000 __$T0$__$T$ram_inputs_serializer$31$mem
b0 __$T0$__$T$$47
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
#720
b1 __$T0$__$T$clk
#730
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_r
b1 __$T0$__$T$$47
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$serializer$89$in_ack0
b0 __$T0$__$T$serializer$89$in_ack1
b1 __$T0$__$T$$9
b1 __$T0$__$T$$24
b1 __$T0$__$T$$48
b00000000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$rom_inputs_x$1$abus_r
b1 __$T0$__$T$rom_inputs_h$16$abus_r
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#740
b1 __$T0$__$T$clk
#750
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00010000 __$T0$__$T$rom_inputs_h$16$dbus_r
b0 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$serializer$89$out_ack
b00000000 __$T0$__$T$$10
b00010000 __$T0$__$T$$25
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
#760
b1 __$T0$__$T$clk
#770
b0 __$T0$__$T$clk
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b1 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$9
b0 __$T0$__$T$$24
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$rom_inputs_x$1$abus_r
b0 __$T0$__$T$rom_inputs_h$16$abus_r
#780
b1 __$T0$__$T$clk
#790
b0 __$T0$__$T$clk
b00010000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00000000 __$T0$__$T$rom_inputs_h$16$dbus_r
b1 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$$48
b1 __$T0$__$T$serializer$89$in_ack0
b1 __$T0$__$T$serializer$89$in_ack1
b00010000 __$T0$__$T$$10
b00000000 __$T0$__$T$$25
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
#800
b1 __$T0$__$T$clk
#810
b0 __$T0$__$T$clk
b0000000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b10 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$$48
b00010000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00010000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#820
b1 __$T0$__$T$clk
#830
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_r
b0001000000000000 __$T0$__$T$ram_inputs_serializer$31$mem
b0 __$T0$__$T$$47
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
#840
b1 __$T0$__$T$clk
#850
b0 __$T0$__$T$clk
b1 __$T0$__$T$$47
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b01 __$T0$__$T$serializer$89$idx
b1 __$T0$__$T$serializer$89$reading
b1 __$T0$__$T$serializer$89$out_ack
b0 __$T0$__$T$serializer$89$in_ack0
b0 __$T0$__$T$serializer$89$in_ack1
b1 __$T0$__$T$$9
b1 __$T0$__$T$$24
b0 __$T0$__$T$$48
b00000000 __$T0$__$T$$49
b1 __$T0$__$T$ram_inputs_serializer$31$trig_w
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b1 __$T0$__$T$rom_inputs_x$1$abus_r
b1 __$T0$__$T$rom_inputs_h$16$abus_r
b0 __$T0$__$T$ram_inputs_serializer$31$abus_w
b00000000 __$T0$__$T$ram_inputs_serializer$31$dbus_w
#860
b1 __$T0$__$T$clk
#870
b0 __$T0$__$T$clk
b00000000 __$T0$__$T$rom_inputs_x$1$dbus_r
b00010000 __$T0$__$T$rom_inputs_h$16$dbus_r
b0 __$T0$__$T$$47
b0 __$T0$__$T$$23
b0 __$T0$__$T$$8
b00 __$T0$__$T$serializer$89$idx
b0 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$serializer$89$out_ack
b00000000 __$T0$__$T$$10
b00010000 __$T0$__$T$$25
b0 __$T0$__$T$ram_inputs_serializer$31$trig_w
b0 __$T0$__$T$rom_inputs_h$16$trig_r
b0 __$T0$__$T$rom_inputs_x$1$trig_r
#880
b1 __$T0$__$T$clk
#890
b0 __$T0$__$T$clk
b1 __$T0$__$T$$23
b1 __$T0$__$T$$8
b1 __$T0$__$T$serializer$89$reading
b0 __$T0$__$T$$9
b0 __$T0$__$T$$24
b1 __$T0$__$T$rom_inputs_h$16$trig_r
b1 __$T0$__$T$rom_inputs_x$1$trig_r
b0 __$T0$__$T$rom_inputs_x$1$abus_r
b0 __$T0$__$T$rom_inputs_h$16$abus_r
#900
