Warning: Design 'DCT4_TOP_N_int8_N_float8_N_size4' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DCT4_TOP_N_int8_N_float8_N_size4
Version: F-2011.09-SP3
Date   : Sat May 27 19:33:54 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt28_0.90V_0.00V_0.00V_0.00V_25C   Library: C28SOI_SC_12_CORE_LL
Wire Load Model Mode: enclosed

  Startpoint: sub_dct_0_0/S[2] (internal pin)
  Endpoint: OUT_DCT[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DCT4_TOP_N_int8_N_float8_N_size4
                     wl_zero               C28SOI_SC_12_CORE_LL
  booth_mux_generic_N32_15
                     wl_zero               C28SOI_SC_12_CORE_LL
  MUX21_GENERIC_N32_57
                     wl_zero               C28SOI_SC_12_CORE_LL
  booth_mul_red_Nbit16_2
                     wl_zero               C28SOI_SC_12_CORE_LL
  sparce_tree_POWER5_14
                     wl_zero               C28SOI_SC_12_CORE_LL
  P4adder_N32_PowerN5_14
                     wl_zero               C28SOI_SC_12_CORE_LL
  MUX21_GENERIC_N4_111
                     wl_zero               C28SOI_SC_12_CORE_LL
  RCA_generic_N4_206 wl_zero               C28SOI_SC_12_CORE_LL
  cs_generic_N4_103  wl_zero               C28SOI_SC_12_CORE_LL
  MUX21_GENERIC_N4_103
                     wl_zero               C28SOI_SC_12_CORE_LL
  sparce_tree_POWER5_12
                     wl_zero               C28SOI_SC_12_CORE_LL
  P4adder_N32_PowerN5_12
                     wl_zero               C28SOI_SC_12_CORE_LL
  MUX21_GENERIC_N4_94
                     wl_zero               C28SOI_SC_12_CORE_LL
  RCA_generic_N4_172 wl_zero               C28SOI_SC_12_CORE_LL
  cs_generic_N4_86   wl_zero               C28SOI_SC_12_CORE_LL
  MUX21_GENERIC_N4_86
                     wl_zero               C28SOI_SC_12_CORE_LL
  sparce_tree_POWER5_10
                     wl_zero               C28SOI_SC_12_CORE_LL
  P4adder_N32_PowerN5_10
                     wl_zero               C28SOI_SC_12_CORE_LL
  MUX21_GENERIC_N4_77
                     wl_zero               C28SOI_SC_12_CORE_LL
  cs_generic_N4_69   wl_zero               C28SOI_SC_12_CORE_LL
  MUX21_GENERIC_N4_69
                     wl_zero               C28SOI_SC_12_CORE_LL
  cs_generic_N4_61   wl_zero               C28SOI_SC_12_CORE_LL
  MUX21_GENERIC_N4_61
                     wl_zero               C28SOI_SC_12_CORE_LL
  DCT_LLM_rotation_N_int8_N_float8
                     wl_zero               C28SOI_SC_12_CORE_LL
  RCA_generic_N4_570 wl_zero               C28SOI_SC_12_CORE_LL
  cs_generic_N4_285  wl_zero               C28SOI_SC_12_CORE_LL
  MUX21_GENERIC_N4_285
                     wl_zero               C28SOI_SC_12_CORE_LL

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  sub_dct_0_0/S[2] (SUB_P4adder)                          0.00       0.00 r
  c3_rot/IN_B[2] (DCT_LLM_rotation_N_int8_N_float8)       0.00       0.00 r
  c3_rot/mult_1/B[2] (booth_mul_red_Nbit16_2)             0.00       0.00 r
  c3_rot/mult_1/Muxes_1/SEL[1] (booth_mux_generic_N32_15)
                                                          0.00       0.00 r
  c3_rot/mult_1/Muxes_1/U1/Z (C12T28SOI_LLS_XOR2X6_P0)
                                                          0.05       0.05 r
  c3_rot/mult_1/Muxes_1/mux4/SEL (MUX21_GENERIC_N32_57)
                                                          0.00       0.05 r
  c3_rot/mult_1/Muxes_1/mux4/UIV/A (IV_349)               0.00       0.05 r
  c3_rot/mult_1/Muxes_1/mux4/UIV/U1/Z (C12T28SOI_LL_IVX4_P0)
                                                          0.07       0.12 f
  c3_rot/mult_1/Muxes_1/mux4/UIV/Y (IV_349)               0.00       0.12 f
  c3_rot/mult_1/Muxes_1/mux4/U1/Z (C12T28SOI_LL_BFX4_P0)
                                                          0.05       0.17 f
  c3_rot/mult_1/Muxes_1/mux4/UND2_3/B (ND2_8891)          0.00       0.17 f
  c3_rot/mult_1/Muxes_1/mux4/UND2_3/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.02       0.19 r
  c3_rot/mult_1/Muxes_1/mux4/UND2_3/Y (ND2_8891)          0.00       0.19 r
  c3_rot/mult_1/Muxes_1/mux4/UND3_3/B (ND2_8890)          0.00       0.19 r
  c3_rot/mult_1/Muxes_1/mux4/UND3_3/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.05       0.24 f
  c3_rot/mult_1/Muxes_1/mux4/UND3_3/Y (ND2_8890)          0.00       0.24 f
  c3_rot/mult_1/Muxes_1/mux4/Y[3] (MUX21_GENERIC_N32_57)
                                                          0.00       0.24 f
  c3_rot/mult_1/Muxes_1/Y[3] (booth_mux_generic_N32_15)
                                                          0.00       0.24 f
  c3_rot/mult_1/sum_1/A[3] (P4adder_N32_PowerN5_14)       0.00       0.24 f
  c3_rot/mult_1/sum_1/Usparce_tree/A[4] (sparce_tree_POWER5_14)
                                                          0.00       0.24 f
  c3_rot/mult_1/sum_1/Usparce_tree/U7/Z (C12T28SOI_LLS_XOR2X6_P0)
                                                          0.04       0.28 f
  c3_rot/mult_1/sum_1/Usparce_tree/blkpg_1_2/Pik (block_pg_378)
                                                          0.00       0.28 f
  c3_rot/mult_1/sum_1/Usparce_tree/blkpg_1_2/U2/Z (C12T28SOI_LL_AO12X8_P0)
                                                          0.03       0.31 f
  c3_rot/mult_1/sum_1/Usparce_tree/blkpg_1_2/Gij (block_pg_378)
                                                          0.00       0.31 f
  c3_rot/mult_1/sum_1/Usparce_tree/blkg_2_1/Gik (block_g_138)
                                                          0.00       0.31 f
  c3_rot/mult_1/sum_1/Usparce_tree/blkg_2_1/U1/Z (C12T28SOI_LL_AO12X8_P0)
                                                          0.03       0.35 f
  c3_rot/mult_1/sum_1/Usparce_tree/blkg_2_1/Gij (block_g_138)
                                                          0.00       0.35 f
  c3_rot/mult_1/sum_1/Usparce_tree/Cout[1] (sparce_tree_POWER5_14)
                                                          0.00       0.35 f
  c3_rot/mult_1/sum_1/USum_generator/Ci[1] (Sum_generator_Nbit32_Nblock8_14)
                                                          0.00       0.35 f
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/Ci (cs_generic_N4_111)
                                                          0.00       0.35 f
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/SEL (MUX21_GENERIC_N4_111)
                                                          0.00       0.35 f
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/UIV/A (IV_111)
                                                          0.00       0.35 f
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/UIV/U1/Z (C12T28SOI_LL_IVX4_P0)
                                                          0.02       0.37 r
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/UIV/Y (IV_111)
                                                          0.00       0.37 r
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/UND2_0/B (ND2_1322)
                                                          0.00       0.37 r
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/UND2_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.01       0.38 f
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/UND2_0/Y (ND2_1322)
                                                          0.00       0.38 f
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/UND3_0/B (ND2_1321)
                                                          0.00       0.38 f
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/UND3_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.04       0.42 r
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/UND3_0/Y (ND2_1321)
                                                          0.00       0.42 r
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/U1/Y[0] (MUX21_GENERIC_N4_111)
                                                          0.00       0.42 r
  c3_rot/mult_1/sum_1/USum_generator/cs_gen_2/S[0] (cs_generic_N4_111)
                                                          0.00       0.42 r
  c3_rot/mult_1/sum_1/USum_generator/S[4] (Sum_generator_Nbit32_Nblock8_14)
                                                          0.00       0.42 r
  c3_rot/mult_1/sum_1/S[4] (P4adder_N32_PowerN5_14)       0.00       0.42 r
  c3_rot/mult_1/sum_2/B[4] (P4adder_N32_PowerN5_13)       0.00       0.42 r
  c3_rot/mult_1/sum_2/USum_generator/B[4] (Sum_generator_Nbit32_Nblock8_13)
                                                          0.00       0.42 r
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/B[0] (cs_generic_N4_103)
                                                          0.00       0.42 r
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/UADDER1/B[0] (RCA_generic_N4_206)
                                                          0.00       0.42 r
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/UADDER1/add_1_root_add_46_2/U1_0/CO (C12T28SOI_LL_FA1X8_P0)
                                                          0.05       0.47 r
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/UADDER1/add_1_root_add_46_2/U1_1/CO (C12T28SOI_LL_FA1X8_P0)
                                                          0.03       0.50 r
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/UADDER1/add_1_root_add_46_2/U1_2/CO (C12T28SOI_LL_FA1X8_P0)
                                                          0.03       0.54 r
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/UADDER1/add_1_root_add_46_2/U1_3/S0 (C12T28SOI_LL_FA1X8_P0)
                                                          0.04       0.58 f
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/UADDER1/S[3] (RCA_generic_N4_206)
                                                          0.00       0.58 f
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/U1/A[3] (MUX21_GENERIC_N4_103)
                                                          0.00       0.58 f
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/U1/UND2_3/A (ND2_1235)
                                                          0.00       0.58 f
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/U1/UND2_3/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.01       0.59 r
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/U1/UND2_3/Y (ND2_1235)
                                                          0.00       0.59 r
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/U1/UND3_3/B (ND2_1234)
                                                          0.00       0.59 r
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/U1/UND3_3/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.04       0.63 f
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/U1/UND3_3/Y (ND2_1234)
                                                          0.00       0.63 f
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/U1/Y[3] (MUX21_GENERIC_N4_103)
                                                          0.00       0.63 f
  c3_rot/mult_1/sum_2/USum_generator/cs_gen_2/S[3] (cs_generic_N4_103)
                                                          0.00       0.63 f
  c3_rot/mult_1/sum_2/USum_generator/S[7] (Sum_generator_Nbit32_Nblock8_13)
                                                          0.00       0.63 f
  c3_rot/mult_1/sum_2/S[7] (P4adder_N32_PowerN5_13)       0.00       0.63 f
  c3_rot/mult_1/sum_3/B[7] (P4adder_N32_PowerN5_12)       0.00       0.63 f
  c3_rot/mult_1/sum_3/Usparce_tree/B[8] (sparce_tree_POWER5_12)
                                                          0.00       0.63 f
  c3_rot/mult_1/sum_3/Usparce_tree/U34/Z (C12T28SOI_LL_AND2X8_P0)
                                                          0.04       0.68 f
  c3_rot/mult_1/sum_3/Usparce_tree/blkpg_1_4/Gik (block_pg_322)
                                                          0.00       0.68 f
  c3_rot/mult_1/sum_3/Usparce_tree/blkpg_1_4/U2/Z (C12T28SOI_LL_AO12X8_P0)
                                                          0.03       0.71 f
  c3_rot/mult_1/sum_3/Usparce_tree/blkpg_1_4/Gij (block_pg_322)
                                                          0.00       0.71 f
  c3_rot/mult_1/sum_3/Usparce_tree/blkpg_2_2/Gik (block_pg_309)
                                                          0.00       0.71 f
  c3_rot/mult_1/sum_3/Usparce_tree/blkpg_2_2/U2/Z (C12T28SOI_LL_AO12X8_P0)
                                                          0.03       0.74 f
  c3_rot/mult_1/sum_3/Usparce_tree/blkpg_2_2/Gij (block_pg_309)
                                                          0.00       0.74 f
  c3_rot/mult_1/sum_3/Usparce_tree/blkg_3_1/Gik (block_g_117)
                                                          0.00       0.74 f
  c3_rot/mult_1/sum_3/Usparce_tree/blkg_3_1/U1/Z (C12T28SOI_LL_AO12X8_P0)
                                                          0.04       0.77 f
  c3_rot/mult_1/sum_3/Usparce_tree/blkg_3_1/Gij (block_g_117)
                                                          0.00       0.77 f
  c3_rot/mult_1/sum_3/Usparce_tree/Cout[2] (sparce_tree_POWER5_12)
                                                          0.00       0.77 f
  c3_rot/mult_1/sum_3/USum_generator/Ci[2] (Sum_generator_Nbit32_Nblock8_12)
                                                          0.00       0.77 f
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/Ci (cs_generic_N4_94)
                                                          0.00       0.77 f
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/SEL (MUX21_GENERIC_N4_94)
                                                          0.00       0.77 f
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/UIV/A (IV_94)
                                                          0.00       0.77 f
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/UIV/U1/Z (C12T28SOI_LL_IVX4_P0)
                                                          0.02       0.79 r
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/UIV/Y (IV_94)
                                                          0.00       0.79 r
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/UND2_0/B (ND2_1118)
                                                          0.00       0.79 r
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/UND2_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.01       0.81 f
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/UND2_0/Y (ND2_1118)
                                                          0.00       0.81 f
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/UND3_0/B (ND2_1117)
                                                          0.00       0.81 f
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/UND3_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.04       0.85 r
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/UND3_0/Y (ND2_1117)
                                                          0.00       0.85 r
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/U1/Y[0] (MUX21_GENERIC_N4_94)
                                                          0.00       0.85 r
  c3_rot/mult_1/sum_3/USum_generator/cs_gen_3/S[0] (cs_generic_N4_94)
                                                          0.00       0.85 r
  c3_rot/mult_1/sum_3/USum_generator/S[8] (Sum_generator_Nbit32_Nblock8_12)
                                                          0.00       0.85 r
  c3_rot/mult_1/sum_3/S[8] (P4adder_N32_PowerN5_12)       0.00       0.85 r
  c3_rot/mult_1/sum_4/B[8] (P4adder_N32_PowerN5_11)       0.00       0.85 r
  c3_rot/mult_1/sum_4/USum_generator/B[8] (Sum_generator_Nbit32_Nblock8_11)
                                                          0.00       0.85 r
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/B[0] (cs_generic_N4_86)
                                                          0.00       0.85 r
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/UADDER1/B[0] (RCA_generic_N4_172)
                                                          0.00       0.85 r
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/UADDER1/add_1_root_add_46_2/U1_0/CO (C12T28SOI_LL_FA1X8_P0)
                                                          0.05       0.90 r
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/UADDER1/add_1_root_add_46_2/U1_1/CO (C12T28SOI_LL_FA1X8_P0)
                                                          0.03       0.93 r
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/UADDER1/add_1_root_add_46_2/U1_2/CO (C12T28SOI_LL_FA1X8_P0)
                                                          0.03       0.96 r
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/UADDER1/add_1_root_add_46_2/U1_3/S0 (C12T28SOI_LL_FA1X8_P0)
                                                          0.04       1.01 f
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/UADDER1/S[3] (RCA_generic_N4_172)
                                                          0.00       1.01 f
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/U1/A[3] (MUX21_GENERIC_N4_86)
                                                          0.00       1.01 f
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/U1/UND2_3/A (ND2_1031)
                                                          0.00       1.01 f
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/U1/UND2_3/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.01       1.02 r
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/U1/UND2_3/Y (ND2_1031)
                                                          0.00       1.02 r
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/U1/UND3_3/B (ND2_1030)
                                                          0.00       1.02 r
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/U1/UND3_3/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.04       1.06 f
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/U1/UND3_3/Y (ND2_1030)
                                                          0.00       1.06 f
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/U1/Y[3] (MUX21_GENERIC_N4_86)
                                                          0.00       1.06 f
  c3_rot/mult_1/sum_4/USum_generator/cs_gen_3/S[3] (cs_generic_N4_86)
                                                          0.00       1.06 f
  c3_rot/mult_1/sum_4/USum_generator/S[11] (Sum_generator_Nbit32_Nblock8_11)
                                                          0.00       1.06 f
  c3_rot/mult_1/sum_4/S[11] (P4adder_N32_PowerN5_11)      0.00       1.06 f
  c3_rot/mult_1/sum_5/B[11] (P4adder_N32_PowerN5_10)      0.00       1.06 f
  c3_rot/mult_1/sum_5/Usparce_tree/B[12] (sparce_tree_POWER5_10)
                                                          0.00       1.06 f
  c3_rot/mult_1/sum_5/Usparce_tree/U61/Z (C12T28SOI_LL_AND2X8_P0)
                                                          0.04       1.10 f
  c3_rot/mult_1/sum_5/Usparce_tree/blkpg_1_6/Gik (block_pg_266)
                                                          0.00       1.10 f
  c3_rot/mult_1/sum_5/Usparce_tree/blkpg_1_6/U2/Z (C12T28SOI_LL_AO12X8_P0)
                                                          0.03       1.13 f
  c3_rot/mult_1/sum_5/Usparce_tree/blkpg_1_6/Gij (block_pg_266)
                                                          0.00       1.13 f
  c3_rot/mult_1/sum_5/Usparce_tree/blkpg_2_3/Gik (block_pg_254)
                                                          0.00       1.13 f
  c3_rot/mult_1/sum_5/Usparce_tree/blkpg_2_3/U2/Z (C12T28SOI_LL_AO12X8_P0)
                                                          0.03       1.17 f
  c3_rot/mult_1/sum_5/Usparce_tree/blkpg_2_3/Gij (block_pg_254)
                                                          0.00       1.17 f
  c3_rot/mult_1/sum_5/Usparce_tree/blkg_4_1_1/Gik (block_g_95)
                                                          0.00       1.17 f
  c3_rot/mult_1/sum_5/Usparce_tree/blkg_4_1_1/U1/Z (C12T28SOI_LL_AO12X8_P0)
                                                          0.03       1.20 f
  c3_rot/mult_1/sum_5/Usparce_tree/blkg_4_1_1/Gij (block_g_95)
                                                          0.00       1.20 f
  c3_rot/mult_1/sum_5/Usparce_tree/Cout[3] (sparce_tree_POWER5_10)
                                                          0.00       1.20 f
  c3_rot/mult_1/sum_5/USum_generator/Ci[3] (Sum_generator_Nbit32_Nblock8_10)
                                                          0.00       1.20 f
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/Ci (cs_generic_N4_77)
                                                          0.00       1.20 f
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/SEL (MUX21_GENERIC_N4_77)
                                                          0.00       1.20 f
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/UIV/A (IV_77)
                                                          0.00       1.20 f
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/UIV/U1/Z (C12T28SOI_LL_IVX4_P0)
                                                          0.02       1.22 r
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/UIV/Y (IV_77)
                                                          0.00       1.22 r
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/UND2_0/B (ND2_914)
                                                          0.00       1.22 r
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/UND2_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.01       1.23 f
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/UND2_0/Y (ND2_914)
                                                          0.00       1.23 f
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/UND3_0/B (ND2_913)
                                                          0.00       1.23 f
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/UND3_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.04       1.27 r
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/UND3_0/Y (ND2_913)
                                                          0.00       1.27 r
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/U1/Y[0] (MUX21_GENERIC_N4_77)
                                                          0.00       1.27 r
  c3_rot/mult_1/sum_5/USum_generator/cs_gen_4/S[0] (cs_generic_N4_77)
                                                          0.00       1.27 r
  c3_rot/mult_1/sum_5/USum_generator/S[12] (Sum_generator_Nbit32_Nblock8_10)
                                                          0.00       1.27 r
  c3_rot/mult_1/sum_5/S[12] (P4adder_N32_PowerN5_10)      0.00       1.27 r
  c3_rot/mult_1/sum_6/B[12] (P4adder_N32_PowerN5_9)       0.00       1.27 r
  c3_rot/mult_1/sum_6/USum_generator/B[12] (Sum_generator_Nbit32_Nblock8_9)
                                                          0.00       1.27 r
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/B[0] (cs_generic_N4_69)
                                                          0.00       1.27 r
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/UADDER1/B[0] (RCA_generic_N4_138)
                                                          0.00       1.27 r
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/UADDER1/add_1_root_add_46_2/U1_0/S0 (C12T28SOI_LL_FA1X8_P0)
                                                          0.06       1.33 f
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/UADDER1/S[0] (RCA_generic_N4_138)
                                                          0.00       1.33 f
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/U1/A[0] (MUX21_GENERIC_N4_69)
                                                          0.00       1.33 f
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/U1/UND2_0/A (ND2_818)
                                                          0.00       1.33 f
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/U1/UND2_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.01       1.34 r
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/U1/UND2_0/Y (ND2_818)
                                                          0.00       1.34 r
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/U1/UND3_0/B (ND2_817)
                                                          0.00       1.34 r
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/U1/UND3_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.04       1.39 f
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/U1/UND3_0/Y (ND2_817)
                                                          0.00       1.39 f
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/U1/Y[0] (MUX21_GENERIC_N4_69)
                                                          0.00       1.39 f
  c3_rot/mult_1/sum_6/USum_generator/cs_gen_4/S[0] (cs_generic_N4_69)
                                                          0.00       1.39 f
  c3_rot/mult_1/sum_6/USum_generator/S[12] (Sum_generator_Nbit32_Nblock8_9)
                                                          0.00       1.39 f
  c3_rot/mult_1/sum_6/S[12] (P4adder_N32_PowerN5_9)       0.00       1.39 f
  c3_rot/mult_1/sum_7/B[12] (P4adder_N32_PowerN5_8)       0.00       1.39 f
  c3_rot/mult_1/sum_7/USum_generator/B[12] (Sum_generator_Nbit32_Nblock8_8)
                                                          0.00       1.39 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/B[0] (cs_generic_N4_61)
                                                          0.00       1.39 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/UADDER1/B[0] (RCA_generic_N4_122)
                                                          0.00       1.39 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/UADDER1/add_1_root_add_46_2/U1_0/S0 (C12T28SOI_LL_FA1X8_P0)
                                                          0.05       1.44 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/UADDER1/S[0] (RCA_generic_N4_122)
                                                          0.00       1.44 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/U1/A[0] (MUX21_GENERIC_N4_61)
                                                          0.00       1.44 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/U1/UND2_0/A (ND2_722)
                                                          0.00       1.44 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/U1/UND2_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.01       1.45 r
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/U1/UND2_0/Y (ND2_722)
                                                          0.00       1.45 r
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/U1/UND3_0/B (ND2_721)
                                                          0.00       1.45 r
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/U1/UND3_0/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.04       1.49 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/U1/UND3_0/Y (ND2_721)
                                                          0.00       1.49 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/U1/Y[0] (MUX21_GENERIC_N4_61)
                                                          0.00       1.49 f
  c3_rot/mult_1/sum_7/USum_generator/cs_gen_4/S[0] (cs_generic_N4_61)
                                                          0.00       1.49 f
  c3_rot/mult_1/sum_7/USum_generator/S[12] (Sum_generator_Nbit32_Nblock8_8)
                                                          0.00       1.49 f
  c3_rot/mult_1/sum_7/S[12] (P4adder_N32_PowerN5_8)       0.00       1.49 f
  c3_rot/mult_1/Res[12] (booth_mul_red_Nbit16_2)          0.00       1.49 f
  c3_rot/add_1/A[12] (P4adder_N16_PowerN4_2)              0.00       1.49 f
  c3_rot/add_1/USum_generator/A[12] (Sum_generator_Nbit16_Nblock4_2)
                                                          0.00       1.49 f
  c3_rot/add_1/USum_generator/cs_gen_4/A[0] (cs_generic_N4_285)
                                                          0.00       1.49 f
  c3_rot/add_1/USum_generator/cs_gen_4/UADDER1/A[0] (RCA_generic_N4_570)
                                                          0.00       1.49 f
  c3_rot/add_1/USum_generator/cs_gen_4/UADDER1/add_1_root_add_46_2/U1_0/CO (C12T28SOI_LL_FA1X8_P0)
                                                          0.06       1.56 f
  c3_rot/add_1/USum_generator/cs_gen_4/UADDER1/add_1_root_add_46_2/U1_1/CO (C12T28SOI_LL_FA1X8_P0)
                                                          0.04       1.59 f
  c3_rot/add_1/USum_generator/cs_gen_4/UADDER1/add_1_root_add_46_2/U1_2/CO (C12T28SOI_LL_FA1X8_P0)
                                                          0.04       1.63 f
  c3_rot/add_1/USum_generator/cs_gen_4/UADDER1/add_1_root_add_46_2/U1_3/S0 (C12T28SOI_LL_FA1X8_P0)
                                                          0.05       1.69 r
  c3_rot/add_1/USum_generator/cs_gen_4/UADDER1/S[3] (RCA_generic_N4_570)
                                                          0.00       1.69 r
  c3_rot/add_1/USum_generator/cs_gen_4/U1/A[3] (MUX21_GENERIC_N4_285)
                                                          0.00       1.69 r
  c3_rot/add_1/USum_generator/cs_gen_4/U1/UND2_3/A (ND2_3419)
                                                          0.00       1.69 r
  c3_rot/add_1/USum_generator/cs_gen_4/U1/UND2_3/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.01       1.70 f
  c3_rot/add_1/USum_generator/cs_gen_4/U1/UND2_3/Y (ND2_3419)
                                                          0.00       1.70 f
  c3_rot/add_1/USum_generator/cs_gen_4/U1/UND3_3/B (ND2_3418)
                                                          0.00       1.70 f
  c3_rot/add_1/USum_generator/cs_gen_4/U1/UND3_3/U1/Z (C12T28SOI_LL_NAND2X3_P0)
                                                          0.01       1.70 r
  c3_rot/add_1/USum_generator/cs_gen_4/U1/UND3_3/Y (ND2_3418)
                                                          0.00       1.70 r
  c3_rot/add_1/USum_generator/cs_gen_4/U1/Y[3] (MUX21_GENERIC_N4_285)
                                                          0.00       1.70 r
  c3_rot/add_1/USum_generator/cs_gen_4/S[3] (cs_generic_N4_285)
                                                          0.00       1.70 r
  c3_rot/add_1/USum_generator/S[15] (Sum_generator_Nbit16_Nblock4_2)
                                                          0.00       1.70 r
  c3_rot/add_1/S[15] (P4adder_N16_PowerN4_2)              0.00       1.70 r
  c3_rot/SUM1[15] (DCT_LLM_rotation_N_int8_N_float8)      0.00       1.70 r
  OUT_DCT[47] (out)                                       0.00       1.70 r
  data arrival time                                                  1.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
