{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748786438605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748786438625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 19:30:38 2025 " "Processing started: Sun Jun 01 19:30:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748786438625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786438625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PicoRV -c PicoRV " "Command: quartus_map --read_settings_files=on --write_settings_files=off PicoRV -c PicoRV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786438625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748786439189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748786439189 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SAM_Con.sv(23) " "Verilog HDL warning at SAM_Con.sv(23): extended using \"x\" or \"z\"" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SAM_Con.sv(20) " "Verilog HDL information at SAM_Con.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748786448416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sam_con.sv 1 1 " "Found 1 design units, including 1 entities, in source file sam_con.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SAM_Con " "Found entity 1: SAM_Con" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution " "Found entity 1: Convolution" {  } { { "Convolution.sv" "" { Text "E:/Semester_5/PicoRV/Convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 2 2 " "Found 2 design units, including 2 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Adder_32.v" "" { Text "E:/Semester_5/PicoRV/Adder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448424 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder_32 " "Found entity 2: Adder_32" {  } { { "Adder_32.v" "" { Text "E:/Semester_5/PicoRV/Adder_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(300) " "Verilog HDL warning at picorv32.sv(300): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448426 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(320) " "Verilog HDL warning at picorv32.sv(320): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448426 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(327) " "Verilog HDL warning at picorv32.sv(327): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448426 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(331) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(331)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448426 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(386) " "Verilog HDL warning at picorv32.sv(386): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448426 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(388) " "Verilog HDL warning at picorv32.sv(388): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448426 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(402) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(402)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448426 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1038) " "Verilog HDL warning at picorv32.sv(1038): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1038 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448427 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1119) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1119)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1250) " "Verilog HDL warning at picorv32.sv(1250): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448427 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1251) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1251)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448427 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(1251) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(1251)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1267) " "Verilog HDL warning at picorv32.sv(1267): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1267 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1268) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1268)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(1268) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(1268)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1311) " "Verilog HDL warning at picorv32.sv(1311): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1314) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1314)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1349) " "Verilog HDL warning at picorv32.sv(1349): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1349 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1404) " "Verilog HDL warning at picorv32.sv(1404): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1404 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1405) " "Verilog HDL warning at picorv32.sv(1405): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1417) " "Verilog HDL warning at picorv32.sv(1417): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1418) " "Verilog HDL warning at picorv32.sv(1418): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1436) " "Verilog HDL warning at picorv32.sv(1436): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1436 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1437) " "Verilog HDL warning at picorv32.sv(1437): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1437 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1440) " "Verilog HDL warning at picorv32.sv(1440): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1440 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1455) " "Verilog HDL warning at picorv32.sv(1455): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1455 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1485) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1485)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(1485) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(1485)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1497) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1497)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1497 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1580) " "Verilog HDL warning at picorv32.sv(1580): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1580 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1581) " "Verilog HDL warning at picorv32.sv(1581): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448431 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1583) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1583)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448431 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1627) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1627)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448431 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(1627) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(1627)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448431 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1735) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1735)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1735 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1766) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1766)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1766 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1836) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1836)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(1836) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(1836)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1844) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1844)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(1844) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(1844)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1859) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1859)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(1859) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(1859)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1884) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1884)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(1884) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(1884)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.sv(1901) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.sv(1901)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.sv(1901) " "Unrecognized synthesis attribute \"full_case\" at picorv32.sv(1901)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1974) " "Verilog HDL warning at picorv32.sv(1974): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.sv(1402) " "Verilog HDL information at picorv32.sv(1402): always construct contains both blocking and non-blocking assignments" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1402 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748786448433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(2467) " "Verilog HDL warning at picorv32.sv(2467): extended using \"x\" or \"z\"" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 2467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748786448433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32.sv 8 8 " "Found 8 design units, including 8 entities, in source file picorv32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448435 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 2174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448435 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 2197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448435 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 2318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448435 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 2420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448435 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 2517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448435 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 2731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448435 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 2815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ez.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ez.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ez " "Found entity 1: testbench_ez" {  } { { "testbench_ez.v" "" { Text "E:/Semester_5/PicoRV/testbench_ez.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448437 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SAM_Con_Wrapper.sv(33) " "Verilog HDL information at SAM_Con_Wrapper.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "SAM_Con_Wrapper.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748786448437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sam_con_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sam_con_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SAM_Con_Wrapper " "Found entity 1: SAM_Con_Wrapper" {  } { { "SAM_Con_Wrapper.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "E:/Semester_5/PicoRV/toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786448437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786448437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SAM_Con_Rst SAM_Con_Wrapper.sv(148) " "Verilog HDL Implicit Net warning at SAM_Con_Wrapper.sv(148): created implicit net for \"SAM_Con_Rst\"" {  } { { "SAM_Con_Wrapper.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748786448437 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SAM_Con SAM_Con.sv(15) " "Verilog HDL Parameter Declaration warning at SAM_Con.sv(15): Parameter Declaration in module \"SAM_Con\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748786448437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748786448573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32:uut " "Elaborating entity \"picorv32\" for hierarchy \"picorv32:uut\"" {  } { { "toplevel.sv" "uut" { Text "E:/Semester_5/PicoRV/toplevel.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748786448573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.sv(181) " "Verilog HDL or VHDL warning at picorv32.sv(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.sv(183) " "Verilog HDL or VHDL warning at picorv32.sv(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.sv(184) " "Verilog HDL or VHDL warning at picorv32.sv(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.sv(185) " "Verilog HDL or VHDL warning at picorv32.sv(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.sv(186) " "Verilog HDL or VHDL warning at picorv32.sv(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.sv(187) " "Verilog HDL or VHDL warning at picorv32.sv(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.sv(188) " "Verilog HDL or VHDL warning at picorv32.sv(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.sv(189) " "Verilog HDL or VHDL warning at picorv32.sv(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.sv(375) " "Verilog HDL or VHDL warning at picorv32.sv(375): object \"mem_busy\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.sv(696) " "Verilog HDL or VHDL warning at picorv32.sv(696): object \"dbg_rs1val\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.sv(697) " "Verilog HDL or VHDL warning at picorv32.sv(697): object \"dbg_rs2val\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.sv(698) " "Verilog HDL or VHDL warning at picorv32.sv(698): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.sv(699) " "Verilog HDL or VHDL warning at picorv32.sv(699): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.sv(769) " "Verilog HDL or VHDL warning at picorv32.sv(769): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 769 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.sv(1184) " "Verilog HDL or VHDL warning at picorv32.sv(1184): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.sv(334) " "Verilog HDL assignment warning at picorv32.sv(334): truncated value with size 32 to match size of target (1)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(332) " "Verilog HDL Case Statement warning at picorv32.sv(332): incomplete case statement has no default case item" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.sv(617) " "Verilog HDL assignment warning at picorv32.sv(617): truncated value with size 32 to match size of target (2)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.sv(1245) " "Verilog HDL assignment warning at picorv32.sv(1245): truncated value with size 33 to match size of target (32)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.sv(1250) " "Verilog HDL assignment warning at picorv32.sv(1250): truncated value with size 32 to match size of target (1)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1252) " "Verilog HDL warning at picorv32.sv(1252): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1252 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1252) " "Verilog HDL Case Statement warning at picorv32.sv(1252): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1252 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1269) " "Verilog HDL warning at picorv32.sv(1269): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1269 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1269) " "Verilog HDL Case Statement warning at picorv32.sv(1269): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1269 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1315) " "Verilog HDL warning at picorv32.sv(1315): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1315 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(1315) " "Verilog HDL Case Statement warning at picorv32.sv(1315): incomplete case statement has no default case item" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1315 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1349) " "Verilog HDL assignment warning at picorv32.sv(1349): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1404) " "Verilog HDL assignment warning at picorv32.sv(1404): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.sv(1426) " "Verilog HDL assignment warning at picorv32.sv(1426): truncated value with size 32 to match size of target (4)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.sv(1428) " "Verilog HDL assignment warning at picorv32.sv(1428): truncated value with size 32 to match size of target (4)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1498) " "Verilog HDL warning at picorv32.sv(1498): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1498 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1594) " "Verilog HDL assignment warning at picorv32.sv(1594): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1628) " "Verilog HDL warning at picorv32.sv(1628): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1628 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1628) " "Verilog HDL Case Statement warning at picorv32.sv(1628): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1628 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1731) " "Verilog HDL assignment warning at picorv32.sv(1731): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1761) " "Verilog HDL assignment warning at picorv32.sv(1761): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1837) " "Verilog HDL warning at picorv32.sv(1837): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1837 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1837) " "Verilog HDL Case Statement warning at picorv32.sv(1837): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1837 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1842) " "Verilog HDL assignment warning at picorv32.sv(1842): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1845) " "Verilog HDL warning at picorv32.sv(1845): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1845 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1845) " "Verilog HDL Case Statement warning at picorv32.sv(1845): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1845 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1850) " "Verilog HDL assignment warning at picorv32.sv(1850): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1860) " "Verilog HDL warning at picorv32.sv(1860): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1860 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1860) " "Verilog HDL Case Statement warning at picorv32.sv(1860): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1860 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1885) " "Verilog HDL warning at picorv32.sv(1885): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1885 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1885) " "Verilog HDL Case Statement warning at picorv32.sv(1885): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1885 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1902) " "Verilog HDL warning at picorv32.sv(1902): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1902 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1902) " "Verilog HDL Case Statement warning at picorv32.sv(1902): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.sv" "" { Text "E:/Semester_5/PicoRV/picorv32.sv" 1902 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 "|picorv32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAM_Con_Wrapper SAM_Con_Wrapper:SAM_PCPI " "Elaborating entity \"SAM_Con_Wrapper\" for hierarchy \"SAM_Con_Wrapper:SAM_PCPI\"" {  } { { "toplevel.sv" "SAM_PCPI" { Text "E:/Semester_5/PicoRV/toplevel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748786448577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SAM_Con_rst SAM_Con_Wrapper.sv(24) " "Verilog HDL or VHDL warning at SAM_Con_Wrapper.sv(24): object \"SAM_Con_rst\" assigned a value but never read" {  } { { "SAM_Con_Wrapper.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748786448589 "|toplevel|SAM_Con_Wrapper:SAM_PCPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAM_Con_Wrapper.sv(130) " "Verilog HDL assignment warning at SAM_Con_Wrapper.sv(130): truncated value with size 32 to match size of target (8)" {  } { { "SAM_Con_Wrapper.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448589 "|toplevel|SAM_Con_Wrapper:SAM_PCPI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SAM_Con_Rst 0 SAM_Con_Wrapper.sv(148) " "Net \"SAM_Con_Rst\" at SAM_Con_Wrapper.sv(148) has no driver or initial value, using a default initial value '0'" {  } { { "SAM_Con_Wrapper.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748786448589 "|toplevel|SAM_Con_Wrapper:SAM_PCPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAM_Con SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner " "Elaborating entity \"SAM_Con\" for hierarchy \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\"" {  } { { "SAM_Con_Wrapper.sv" "Convolutioner" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748786448589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAM_Con.sv(51) " "Verilog HDL assignment warning at SAM_Con.sv(51): truncated value with size 32 to match size of target (8)" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448605 "|toplevel|SAM_Con_Wrapper:SAM_PCPI|SAM_Con:Convolutioner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAM_Con.sv(99) " "Verilog HDL assignment warning at SAM_Con.sv(99): truncated value with size 32 to match size of target (8)" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748786448605 "|toplevel|SAM_Con_Wrapper:SAM_PCPI|SAM_Con:Convolutioner"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[0\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[0\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[1\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[1\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[2\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[2\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[3\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[3\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[4\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[4\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[5\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[5\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[6\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[6\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[7\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[7\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[8\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[8\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[9\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[9\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[10\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[10\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[11\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[11\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[12\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[12\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[13\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[13\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[14\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[14\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[15\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[15\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[16\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[16\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[17\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[17\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[18\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[18\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[19\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[19\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[20\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[20\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[21\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[21\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[22\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[22\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[23\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[23\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[24\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[24\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[25\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[25\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[26\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[26\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[27\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[27\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[28\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[28\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[29\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[29\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[30\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[30\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[31\] " "Converted tri-state buffer \"SAM_Con_Wrapper:SAM_PCPI\|SAM_Con:Convolutioner\|Data_Out\[31\]\" feeding internal logic into a wire" {  } { { "SAM_Con.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748786449129 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1748786449129 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32:uut\|cpuregs_rtl_0 " "Inferred RAM node \"picorv32:uut\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1748786449809 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32:uut\|cpuregs_rtl_1 " "Inferred RAM node \"picorv32:uut\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1748786449809 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32:uut\|cpuregs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32:uut\|cpuregs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32:uut\|cpuregs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"picorv32:uut\|cpuregs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748786451126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1748786451126 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748786451126 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SAM_Con_Wrapper:SAM_PCPI\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SAM_Con_Wrapper:SAM_PCPI\|Mod0\"" {  } { { "SAM_Con_Wrapper.sv" "Mod0" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748786451126 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748786451126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32:uut\|altsyncram:cpuregs_rtl_0 " "Elaborated megafunction instantiation \"picorv32:uut\|altsyncram:cpuregs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748786451207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32:uut\|altsyncram:cpuregs_rtl_0 " "Instantiated megafunction \"picorv32:uut\|altsyncram:cpuregs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451207 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748786451207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6d1 " "Found entity 1: altsyncram_j6d1" {  } { { "db/altsyncram_j6d1.tdf" "" { Text "E:/Semester_5/PicoRV/db/altsyncram_j6d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786451253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786451253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SAM_Con_Wrapper:SAM_PCPI\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SAM_Con_Wrapper:SAM_PCPI\|lpm_divide:Mod0\"" {  } { { "SAM_Con_Wrapper.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748786451300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SAM_Con_Wrapper:SAM_PCPI\|lpm_divide:Mod0 " "Instantiated megafunction \"SAM_Con_Wrapper:SAM_PCPI\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748786451300 ""}  } { { "SAM_Con_Wrapper.sv" "" { Text "E:/Semester_5/PicoRV/SAM_Con_Wrapper.sv" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748786451300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkl " "Found entity 1: lpm_divide_hkl" {  } { { "db/lpm_divide_hkl.tdf" "" { Text "E:/Semester_5/PicoRV/db/lpm_divide_hkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786451348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786451348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gkh " "Found entity 1: sign_div_unsign_gkh" {  } { { "db/sign_div_unsign_gkh.tdf" "" { Text "E:/Semester_5/PicoRV/db/sign_div_unsign_gkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786451366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786451366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_afe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_afe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_afe " "Found entity 1: alt_u_div_afe" {  } { { "db/alt_u_div_afe.tdf" "" { Text "E:/Semester_5/PicoRV/db/alt_u_div_afe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786451395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786451395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "E:/Semester_5/PicoRV/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786451443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786451443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "E:/Semester_5/PicoRV/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748786451490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786451490 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748786451950 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[0\] GND " "Pin \"mem_addr\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "E:/Semester_5/PicoRV/toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748786453807 "|toplevel|mem_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[1\] GND " "Pin \"mem_addr\[1\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "E:/Semester_5/PicoRV/toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748786453807 "|toplevel|mem_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_SAM\[0\] GND " "Pin \"mem_addr_SAM\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "E:/Semester_5/PicoRV/toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748786453807 "|toplevel|mem_addr_SAM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_SAM\[1\] GND " "Pin \"mem_addr_SAM\[1\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "E:/Semester_5/PicoRV/toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748786453807 "|toplevel|mem_addr_SAM[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748786453807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748786453990 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748786456429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Semester_5/PicoRV/output_files/PicoRV.map.smsg " "Generated suppressed messages file E:/Semester_5/PicoRV/output_files/PicoRV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786456576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748786456824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748786456824 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "trap " "No output dependent on input pin \"trap\"" {  } { { "toplevel.sv" "" { Text "E:/Semester_5/PicoRV/toplevel.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748786457214 "|toplevel|trap"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748786457214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5129 " "Implemented 5129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748786457214 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748786457214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4858 " "Implemented 4858 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748786457214 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748786457214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748786457214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748786457263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 19:30:57 2025 " "Processing ended: Sun Jun 01 19:30:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748786457263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748786457263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748786457263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748786457263 ""}
