static void T_1\r\nF_1 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 ;\r\nint V_8 = ( V_1 >> 16 ) & 0xf ;\r\nint V_9 = V_1 & 0xf ;\r\nunsigned long V_10 = ( V_8 == 15 ) ? V_6 : V_5 -> V_11 [ V_8 ] ;\r\nunsigned long V_12 = V_5 -> V_11 [ V_9 ] ;\r\nunsigned int V_13 ;\r\nif ( V_1 & 0x10 )\r\nV_13 = ( ( V_14 * ) V_10 ) [ V_12 ] ;\r\nelse\r\nV_13 = ( ( V_15 * ) V_10 ) [ V_12 ] ;\r\nV_5 -> V_7 = V_6 + 2 * V_13 ;\r\n}\r\nstatic void T_1\r\nF_2 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nint V_16 = ( V_1 >> 8 ) & 0xf ;\r\nunsigned long V_17 = 0xf8ff03df ;\r\nV_5 -> V_11 [ V_16 ] = V_5 -> V_18 & V_17 ;\r\n}\r\nstatic void T_1\r\nF_3 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 ;\r\nlong V_19 = V_1 & 0x7ff ;\r\nV_19 += ( V_1 & 0x003f0000 ) >> 5 ;\r\nV_19 += ( V_1 & 0x00002000 ) << 4 ;\r\nV_19 += ( V_1 & 0x00000800 ) << 7 ;\r\nV_19 -= ( V_1 & 0x04000000 ) >> 7 ;\r\nV_5 -> V_7 = V_6 + ( V_19 * 2 ) ;\r\n}\r\nstatic enum V_20 T_1\r\nF_4 ( T_2 V_1 , struct V_2 * V_3 ,\r\nconst struct V_21 * V_22 )\r\n{\r\nint V_23 = ( V_1 >> 22 ) & 0xf ;\r\nV_3 -> V_24 = V_25 [ V_23 ] ;\r\nV_3 -> V_26 = F_3 ;\r\nreturn V_27 ;\r\n}\r\nstatic void T_1\r\nF_5 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 ;\r\nlong V_19 = V_1 & 0x7ff ;\r\nV_19 += ( V_1 & 0x03ff0000 ) >> 5 ;\r\nV_19 += ( V_1 & 0x00002000 ) << 9 ;\r\nV_19 += ( V_1 & 0x00000800 ) << 10 ;\r\nif ( V_1 & 0x04000000 )\r\nV_19 -= 0x00800000 ;\r\nelse\r\nV_19 ^= 0x00600000 ;\r\nif ( V_1 & ( 1 << 14 ) ) {\r\nV_5 -> V_28 = V_5 -> V_7 | 1 ;\r\nif ( ! ( V_1 & ( 1 << 12 ) ) ) {\r\nV_5 -> V_18 &= ~ V_29 ;\r\nV_6 &= ~ 3 ;\r\n}\r\n}\r\nV_5 -> V_7 = V_6 + ( V_19 * 2 ) ;\r\n}\r\nstatic void T_1\r\nF_6 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_30 = V_5 -> V_7 & ~ 3 ;\r\nint V_31 = ( V_1 >> 12 ) & 0xf ;\r\nunsigned long V_32 ;\r\nlong V_19 = V_1 & 0xfff ;\r\nif ( V_1 & 0x00800000 )\r\nV_30 += V_19 ;\r\nelse\r\nV_30 -= V_19 ;\r\nif ( V_1 & 0x00400000 ) {\r\nV_32 = * ( unsigned long * ) V_30 ;\r\nif ( V_31 == 15 ) {\r\nF_7 ( V_32 , V_5 ) ;\r\nreturn;\r\n}\r\n} else if ( V_1 & 0x00200000 ) {\r\nif ( V_1 & 0x01000000 )\r\nV_32 = * ( V_33 * ) V_30 ;\r\nelse\r\nV_32 = * ( V_14 * ) V_30 ;\r\n} else {\r\nif ( V_1 & 0x01000000 )\r\nV_32 = * ( V_34 * ) V_30 ;\r\nelse\r\nV_32 = * ( V_15 * ) V_30 ;\r\n}\r\nV_5 -> V_11 [ V_31 ] = V_32 ;\r\n}\r\nstatic enum V_20 T_1\r\nF_8 ( T_2 V_1 , struct V_2 * V_3 ,\r\nconst struct V_21 * V_22 )\r\n{\r\nenum V_20 V_35 = F_9 ( V_1 , V_3 , V_22 ) ;\r\nV_1 = F_10 ( V_3 -> V_1 [ 0 ] ) ;\r\n( ( V_14 * ) V_3 -> V_1 ) [ 0 ] = F_11 ( V_1 >> 16 ) ;\r\n( ( V_14 * ) V_3 -> V_1 ) [ 1 ] = F_11 ( V_1 & 0xffff ) ;\r\nreturn V_35 ;\r\n}\r\nstatic void T_1\r\nF_12 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 & ~ 3 ;\r\nint V_36 = ( V_1 >> 12 ) & 0xf ;\r\nint V_37 = ( V_1 >> 8 ) & 0xf ;\r\nint V_8 = ( V_1 >> 16 ) & 0xf ;\r\nregister unsigned long T_3 V_38 ( L_1 ) = V_5 -> V_11 [ V_36 ] ;\r\nregister unsigned long T_4 V_38 ( L_2 ) = V_5 -> V_11 [ V_37 ] ;\r\nregister unsigned long V_10 V_38 ( L_3 ) = ( V_8 == 15 ) ? V_6\r\n: V_5 -> V_11 [ V_8 ] ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rt1v), "=r" (rt2v), "=r" (rnv)\r\n: "0" (rt1v), "1" (rt2v), "2" (rnv), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( V_8 != 15 )\r\nV_5 -> V_11 [ V_8 ] = V_10 ;\r\nV_5 -> V_11 [ V_36 ] = T_3 ;\r\nV_5 -> V_11 [ V_37 ] = T_4 ;\r\n}\r\nstatic void T_1\r\nF_13 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nint V_31 = ( V_1 >> 12 ) & 0xf ;\r\nint V_8 = ( V_1 >> 16 ) & 0xf ;\r\nint V_9 = V_1 & 0xf ;\r\nregister unsigned long V_32 V_38 ( L_1 ) = V_5 -> V_11 [ V_31 ] ;\r\nregister unsigned long V_10 V_38 ( L_3 ) = V_5 -> V_11 [ V_8 ] ;\r\nregister unsigned long V_12 V_38 ( L_4 ) = V_5 -> V_11 [ V_9 ] ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rtv), "=r" (rnv)\r\n: "0" (rtv), "1" (rnv), "r" (rmv), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_11 [ V_8 ] = V_10 ;\r\nif ( V_31 == 15 )\r\nF_7 ( V_32 , V_5 ) ;\r\nelse\r\nV_5 -> V_11 [ V_31 ] = V_32 ;\r\n}\r\nstatic void T_1\r\nF_14 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nint V_16 = ( V_1 >> 8 ) & 0xf ;\r\nint V_8 = ( V_1 >> 16 ) & 0xf ;\r\nint V_9 = V_1 & 0xf ;\r\nregister unsigned long T_5 V_38 ( L_2 ) = V_5 -> V_11 [ V_16 ] ;\r\nregister unsigned long V_10 V_38 ( L_3 ) = V_5 -> V_11 [ V_8 ] ;\r\nregister unsigned long V_12 V_38 ( L_4 ) = V_5 -> V_11 [ V_9 ] ;\r\nunsigned long V_39 = V_5 -> V_18 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\n"blx %[fn] \n\t"\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdv), [cpsr] "=r" (cpsr)\r\n: "0" (rdv), "r" (rnv), "r" (rmv),\r\n"1" (cpsr), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_11 [ V_16 ] = T_5 ;\r\nV_5 -> V_18 = ( V_5 -> V_18 & ~ V_40 ) | ( V_39 & V_40 ) ;\r\n}\r\nstatic void T_1\r\nF_15 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 ;\r\nint V_16 = ( V_1 >> 8 ) & 0xf ;\r\nregister unsigned long T_5 V_38 ( L_2 ) = V_5 -> V_11 [ V_16 ] ;\r\nregister unsigned long V_10 V_38 ( L_3 ) = V_6 & ~ 3 ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rdv)\r\n: "0" (rdv), "r" (rnv), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_11 [ V_16 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_16 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nint V_16 = ( V_1 >> 8 ) & 0xf ;\r\nint V_8 = ( V_1 >> 16 ) & 0xf ;\r\nregister unsigned long T_5 V_38 ( L_2 ) = V_5 -> V_11 [ V_16 ] ;\r\nregister unsigned long V_10 V_38 ( L_3 ) = V_5 -> V_11 [ V_8 ] ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rdv)\r\n: "0" (rdv), "r" (rnv), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_11 [ V_16 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_17 ( T_2 V_1 ,\r\nstruct V_2 * V_3 ,\r\nstruct V_4 * V_5 )\r\n{\r\nint V_41 = ( V_1 >> 12 ) & 0xf ;\r\nint V_42 = ( V_1 >> 8 ) & 0xf ;\r\nint V_8 = ( V_1 >> 16 ) & 0xf ;\r\nint V_9 = V_1 & 0xf ;\r\nregister unsigned long T_6 V_38 ( L_1 ) = V_5 -> V_11 [ V_41 ] ;\r\nregister unsigned long T_7 V_38 ( L_2 ) = V_5 -> V_11 [ V_42 ] ;\r\nregister unsigned long V_10 V_38 ( L_3 ) = V_5 -> V_11 [ V_8 ] ;\r\nregister unsigned long V_12 V_38 ( L_4 ) = V_5 -> V_11 [ V_9 ] ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rdlov), "=r" (rdhiv)\r\n: "0" (rdlov), "1" (rdhiv), "r" (rnv), "r" (rmv),\r\n[fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_11 [ V_41 ] = T_6 ;\r\nV_5 -> V_11 [ V_42 ] = T_7 ;\r\n}\r\nstatic void T_1\r\nF_18 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 + 2 ;\r\nint V_9 = ( V_1 >> 3 ) & 0xf ;\r\nunsigned long V_12 = ( V_9 == 15 ) ? V_6 : V_5 -> V_11 [ V_9 ] ;\r\nif ( V_1 & ( 1 << 7 ) )\r\nV_5 -> V_28 = V_5 -> V_7 | 1 ;\r\nF_7 ( V_12 , V_5 ) ;\r\n}\r\nstatic void T_1\r\nF_19 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long * V_43 = ( unsigned long * ) ( ( V_5 -> V_7 + 2 ) & ~ 3 ) ;\r\nlong V_44 = V_1 & 0xff ;\r\nint V_31 = ( V_1 >> 8 ) & 0x7 ;\r\nV_5 -> V_11 [ V_31 ] = V_43 [ V_44 ] ;\r\n}\r\nstatic void T_1\r\nF_20 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long * V_43 = ( unsigned long * ) V_5 -> V_45 ;\r\nlong V_44 = V_1 & 0xff ;\r\nint V_31 = ( V_1 >> 8 ) & 0x7 ;\r\nif ( V_1 & 0x800 )\r\nV_5 -> V_11 [ V_31 ] = V_43 [ V_44 ] ;\r\nelse\r\nV_43 [ V_44 ] = V_5 -> V_11 [ V_31 ] ;\r\n}\r\nstatic void T_1\r\nF_21 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_43 = ( V_1 & 0x800 ) ? V_5 -> V_45\r\n: ( ( V_5 -> V_7 + 2 ) & ~ 3 ) ;\r\nlong V_19 = V_1 & 0xff ;\r\nint V_31 = ( V_1 >> 8 ) & 0x7 ;\r\nV_5 -> V_11 [ V_31 ] = V_43 + V_19 * 4 ;\r\n}\r\nstatic void T_1\r\nF_22 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nlong V_46 = V_1 & 0x7f ;\r\nif ( V_1 & 0x80 )\r\nV_5 -> V_45 -= V_46 * 4 ;\r\nelse\r\nV_5 -> V_45 += V_46 * 4 ;\r\n}\r\nstatic void T_1\r\nF_23 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nint V_8 = V_1 & 0x7 ;\r\nT_2 V_47 = V_5 -> V_11 [ V_8 ] ? V_1 : ~ V_1 ;\r\nif ( V_47 & 0x800 ) {\r\nlong V_48 = V_1 & 0x200 ;\r\nlong V_49 = V_1 & 0xf8 ;\r\nunsigned long V_6 = V_5 -> V_7 + 2 ;\r\nV_5 -> V_7 = V_6 + ( V_48 >> 3 ) + ( V_49 >> 2 ) ;\r\n}\r\n}\r\nstatic void T_1\r\nF_24 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_39 = V_5 -> V_18 ;\r\nV_39 &= ~ V_50 ;\r\nV_39 |= ( V_1 & 0xfc ) << 8 ;\r\nV_39 |= ( V_1 & 0x03 ) << 25 ;\r\nV_5 -> V_18 = V_39 ;\r\n}\r\nstatic void T_1\r\nF_25 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nV_5 -> V_7 += 2 ;\r\nF_24 ( V_1 , V_3 , V_5 ) ;\r\n}\r\nstatic enum V_20 T_1\r\nF_26 ( T_2 V_1 , struct V_2 * V_3 ,\r\nconst struct V_21 * V_22 )\r\n{\r\nV_3 -> V_51 = F_25 ;\r\nreturn V_27 ;\r\n}\r\nstatic void T_1\r\nF_27 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 + 2 ;\r\nlong V_19 = V_1 & 0x7f ;\r\nV_19 -= V_1 & 0x80 ;\r\nV_5 -> V_7 = V_6 + ( V_19 * 2 ) ;\r\n}\r\nstatic enum V_20 T_1\r\nF_28 ( T_2 V_1 , struct V_2 * V_3 ,\r\nconst struct V_21 * V_22 )\r\n{\r\nint V_23 = ( V_1 >> 8 ) & 0xf ;\r\nV_3 -> V_24 = V_25 [ V_23 ] ;\r\nV_3 -> V_26 = F_27 ;\r\nreturn V_27 ;\r\n}\r\nstatic void T_1\r\nF_29 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 + 2 ;\r\nlong V_19 = V_1 & 0x3ff ;\r\nV_19 -= V_1 & 0x400 ;\r\nV_5 -> V_7 = V_6 + ( V_19 * 2 ) ;\r\n}\r\nstatic unsigned long T_1\r\nF_30 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_52 = V_5 -> V_18 ;\r\nunsigned long V_53 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[oldcpsr] \n\t"\r\n"ldmia %[regs], {r0-r7} \n\t"\r\n"blx %[fn] \n\t"\r\n"stmia %[regs], {r0-r7} \n\t"\r\n"mrs %[newcpsr], cpsr \n\t"\r\n: [newcpsr] "=r" (newcpsr)\r\n: [oldcpsr] "r" (oldcpsr), [regs] "r" (regs),\r\n[fn] "r" (asi->insn_fn)\r\n: "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",\r\n"lr", "memory", "cc"\r\n);\r\nreturn ( V_52 & ~ V_40 ) | ( V_53 & V_40 ) ;\r\n}\r\nstatic void T_1\r\nF_31 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nV_5 -> V_18 = F_30 ( V_1 , V_3 , V_5 ) ;\r\n}\r\nstatic void T_1\r\nF_32 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_39 = F_30 ( V_1 , V_3 , V_5 ) ;\r\nif ( ! F_33 ( V_39 ) )\r\nV_5 -> V_18 = V_39 ;\r\n}\r\nstatic void T_1\r\nF_34 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 + 2 ;\r\nint V_54 = ( V_1 & 0x7 ) | ( ( V_1 & 0x80 ) >> 4 ) ;\r\nint V_9 = ( V_1 >> 3 ) & 0xf ;\r\nregister unsigned long T_8 V_38 ( L_2 ) ;\r\nregister unsigned long V_12 V_38 ( L_1 ) ;\r\nunsigned long V_39 = V_5 -> V_18 ;\r\nT_8 = ( V_54 == 15 ) ? V_6 : V_5 -> V_11 [ V_54 ] ;\r\nV_12 = ( V_9 == 15 ) ? V_6 : V_5 -> V_11 [ V_9 ] ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\n"blx %[fn] \n\t"\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdnv), [cpsr] "=r" (cpsr)\r\n: "0" (rdnv), "r" (rmv), "1" (cpsr), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( V_54 == 15 )\r\nT_8 &= ~ 1 ;\r\nV_5 -> V_11 [ V_54 ] = T_8 ;\r\nV_5 -> V_18 = ( V_5 -> V_18 & ~ V_40 ) | ( V_39 & V_40 ) ;\r\n}\r\nstatic enum V_20 T_1\r\nF_35 ( T_2 V_1 , struct V_2 * V_3 ,\r\nconst struct V_21 * V_22 )\r\n{\r\nV_1 &= ~ 0x00ff ;\r\nV_1 |= 0x001 ;\r\n( ( V_14 * ) V_3 -> V_1 ) [ 0 ] = F_11 ( V_1 ) ;\r\nV_3 -> V_26 = F_34 ;\r\nreturn V_55 ;\r\n}\r\nstatic void T_1\r\nF_36 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\n__asm__ __volatile__ (\r\n"ldr r9, [%[regs], #13*4] \n\t"\r\n"ldr r8, [%[regs], #14*4] \n\t"\r\n"ldmia %[regs], {r0-r7} \n\t"\r\n"blx %[fn] \n\t"\r\n"str r9, [%[regs], #13*4] \n\t"\r\n:\r\n: [regs] "r" (regs), [fn] "r" (asi->insn_fn)\r\n: "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9",\r\n"lr", "memory", "cc"\r\n);\r\n}\r\nstatic enum V_20 T_1\r\nF_37 ( T_2 V_1 , struct V_2 * V_3 ,\r\nconst struct V_21 * V_22 )\r\n{\r\n( ( V_14 * ) V_3 -> V_1 ) [ 0 ] = F_11 ( 0xe929 ) ;\r\n( ( V_14 * ) V_3 -> V_1 ) [ 1 ] = F_11 ( V_1 & 0x1ff ) ;\r\nV_3 -> V_26 = F_36 ;\r\nreturn V_55 ;\r\n}\r\nstatic void T_1\r\nF_38 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\n__asm__ __volatile__ (\r\n"ldr r9, [%[regs], #13*4] \n\t"\r\n"ldmia %[regs], {r0-r7} \n\t"\r\n"blx %[fn] \n\t"\r\n"stmia %[regs], {r0-r7} \n\t"\r\n"str r9, [%[regs], #13*4] \n\t"\r\n:\r\n: [regs] "r" (regs), [fn] "r" (asi->insn_fn)\r\n: "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r9",\r\n"lr", "memory", "cc"\r\n);\r\n}\r\nstatic void T_1\r\nF_39 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nregister unsigned long V_6 V_38 ( L_5 ) ;\r\n__asm__ __volatile__ (\r\n"ldr r9, [%[regs], #13*4] \n\t"\r\n"ldmia %[regs], {r0-r7} \n\t"\r\n"blx %[fn] \n\t"\r\n"stmia %[regs], {r0-r7} \n\t"\r\n"str r9, [%[regs], #13*4] \n\t"\r\n: "=r" (pc)\r\n: [regs] "r" (regs), [fn] "r" (asi->insn_fn)\r\n: "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r9",\r\n"lr", "memory", "cc"\r\n);\r\nF_7 ( V_6 , V_5 ) ;\r\n}\r\nstatic enum V_20 T_1\r\nF_40 ( T_2 V_1 , struct V_2 * V_3 ,\r\nconst struct V_21 * V_22 )\r\n{\r\n( ( V_14 * ) V_3 -> V_1 ) [ 0 ] = F_11 ( 0xe8b9 ) ;\r\n( ( V_14 * ) V_3 -> V_1 ) [ 1 ] = F_11 ( V_1 & 0x1ff ) ;\r\nV_3 -> V_26 = V_1 & 0x100 ? F_39\r\n: F_38 ;\r\nreturn V_55 ;\r\n}
