{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 19:04:10 2022 " "Info: Processing started: Fri Jun 03 19:04:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../judge/judge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../judge/judge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 judge-arc " "Info: Found design unit 1: judge-arc" {  } { { "../judge/judge.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/judge/judge.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 judge " "Info: Found entity 1: judge" {  } { { "../judge/judge.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/judge/judge.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../judge_seven/judge_seven.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../judge_seven/judge_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 judge_seven-arc " "Info: Found design unit 1: judge_seven-arc" {  } { { "../judge_seven/judge_seven.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/judge_seven/judge_seven.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 judge_seven " "Info: Found entity 1: judge_seven" {  } { { "../judge_seven/judge_seven.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/judge_seven/judge_seven.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd " "Warning: Can't analyze file -- file D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ring_bell/ring_bell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ring_bell/ring_bell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_bell-arc " "Info: Found design unit 1: ring_bell-arc" {  } { { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ring_bell " "Info: Found entity 1: ring_bell" {  } { { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../display/display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../display/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arc " "Info: Found design unit 1: display-arc" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../two_four_trans/two_four_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../two_four_trans/two_four_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_four_trans-arc " "Info: Found design unit 1: two_four_trans-arc" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 two_four_trans " "Info: Found entity 1: two_four_trans" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../count_60/count_60.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../count_60/count_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_60-arc " "Info: Found design unit 1: count_60-arc" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count_60 " "Info: Found entity 1: count_60" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../count_24/count_24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../count_24/count_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_24-arc " "Info: Found design unit 1: count_24-arc" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count_24 " "Info: Found entity 1: count_24" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-art " "Info: Found design unit 1: clock-art" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide0-SYN " "Info: Found design unit 1: divide0-SYN" {  } { { "divide0.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/divide0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divide0 " "Info: Found entity 1: divide0" {  } { { "divide0.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/divide0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "divide0 work divide0.vhd(42) " "Error (10430): VHDL Primary Unit Declaration error at divide0.vhd(42): primary unit \"divide0\" already exists in library \"work\"" {  } { { "../divide/divide0.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide0.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "divide0 divide0.vhd(42) " "Error (10784): HDL error at divide0.vhd(42): see declaration for object \"divide0\"" {  } { { "divide0.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/divide0.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../divide/divide0.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../divide/divide0.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Error: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 03 19:04:10 2022 " "Error: Processing ended: Fri Jun 03 19:04:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
