{
  "Top": "instrumentation_wrapper",
  "RtlTop": "instrumentation_wrapper",
  "RtlPrefix": "",
  "RtlSubPrefix": "instrumentation_wrapper_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "versal",
    "Device": "xcvm1802",
    "Package": "-vsva2197",
    "Speed": "-2MP-e-S",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "finnix": {
      "index": "0",
      "direction": "out",
      "srcType": "stream<ap_uint<392>, 0>&",
      "srcSize": "512",
      "hwRefs": [{
          "type": "interface",
          "interface": "finnix",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "finnox": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "finnox",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cfg": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "cfg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "status": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "status_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "status_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "status_o_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "latency": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "latency",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "latency_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "interval": {
      "index": "5",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "interval",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "interval_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "checksum": {
      "index": "6",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "checksum",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "checksum_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_export -format=xo"
    ],
    "DirectiveTcl": ["set_directive_top instrumentation_wrapper -name instrumentation_wrapper"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "instrumentation_wrapper"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "Uncertainty": "0.891",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "instrumentation_wrapper",
    "Version": "1.0",
    "DisplayName": "Instrumentation_wrapper",
    "Revision": "2113679617",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_instrumentation_wrapper_1_0.zip"
  },
  "Files": {
    "CSource": ["\/scratch\/hannayan\/finn_instr_wrap_test\/finn\/tests\/performance\/instr_wrap_platform_v2\/output_tfc_w1a1_VMK180\/instrumentation_wrapper\/top_instrumentation_wrapper.cpp"],
    "Vhdl": [
      "impl\/vhdl\/instrumentation_wrapper_ctrl_s_axi.vhd",
      "impl\/vhdl\/instrumentation_wrapper_entry_proc.vhd",
      "impl\/vhdl\/instrumentation_wrapper_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/instrumentation_wrapper_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/instrumentation_wrapper_fifo_w32_d34_A.vhd",
      "impl\/vhdl\/instrumentation_wrapper_fifo_w392_d2_S.vhd",
      "impl\/vhdl\/instrumentation_wrapper_instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s.vhd",
      "impl\/vhdl\/instrumentation_wrapper_move_ap_uint_8_s.vhd",
      "impl\/vhdl\/instrumentation_wrapper_move_ap_uint_392_s.vhd",
      "impl\/vhdl\/instrumentation_wrapper_regslice_both.vhd",
      "impl\/vhdl\/instrumentation_wrapper.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/instrumentation_wrapper_ctrl_s_axi.v",
      "impl\/verilog\/instrumentation_wrapper_entry_proc.v",
      "impl\/verilog\/instrumentation_wrapper_fifo_w8_d2_S.v",
      "impl\/verilog\/instrumentation_wrapper_fifo_w32_d3_S.v",
      "impl\/verilog\/instrumentation_wrapper_fifo_w32_d34_A.v",
      "impl\/verilog\/instrumentation_wrapper_fifo_w392_d2_S.v",
      "impl\/verilog\/instrumentation_wrapper_hls_deadlock_detection_unit.v",
      "impl\/verilog\/instrumentation_wrapper_hls_deadlock_detector.vh",
      "impl\/verilog\/instrumentation_wrapper_hls_deadlock_report_unit.vh",
      "impl\/verilog\/instrumentation_wrapper_instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s.v",
      "impl\/verilog\/instrumentation_wrapper_move_ap_uint_8_s.v",
      "impl\/verilog\/instrumentation_wrapper_move_ap_uint_392_s.v",
      "impl\/verilog\/instrumentation_wrapper_regslice_both.v",
      "impl\/verilog\/instrumentation_wrapper.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/instrumentation_wrapper_v1_0\/data\/instrumentation_wrapper.mdd",
      "impl\/misc\/drivers\/instrumentation_wrapper_v1_0\/data\/instrumentation_wrapper.tcl",
      "impl\/misc\/drivers\/instrumentation_wrapper_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/instrumentation_wrapper_v1_0\/src\/xinstrumentation_wrapper.c",
      "impl\/misc\/drivers\/instrumentation_wrapper_v1_0\/src\/xinstrumentation_wrapper.h",
      "impl\/misc\/drivers\/instrumentation_wrapper_v1_0\/src\/xinstrumentation_wrapper_hw.h",
      "impl\/misc\/drivers\/instrumentation_wrapper_v1_0\/src\/xinstrumentation_wrapper_linux.c",
      "impl\/misc\/drivers\/instrumentation_wrapper_v1_0\/src\/xinstrumentation_wrapper_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/instrumentation_wrapper.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_ctrl": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_ctrl_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_ctrl_ARADDR",
        "s_axi_ctrl_ARREADY",
        "s_axi_ctrl_ARVALID",
        "s_axi_ctrl_AWADDR",
        "s_axi_ctrl_AWREADY",
        "s_axi_ctrl_AWVALID",
        "s_axi_ctrl_BREADY",
        "s_axi_ctrl_BRESP",
        "s_axi_ctrl_BVALID",
        "s_axi_ctrl_RDATA",
        "s_axi_ctrl_RREADY",
        "s_axi_ctrl_RRESP",
        "s_axi_ctrl_RVALID",
        "s_axi_ctrl_WDATA",
        "s_axi_ctrl_WREADY",
        "s_axi_ctrl_WSTRB",
        "s_axi_ctrl_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "cfg",
          "access": "W",
          "description": "Data signal of cfg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cfg",
              "access": "W",
              "description": "Bit 31 to 0 of cfg"
            }]
        },
        {
          "offset": "0x18",
          "name": "status_i",
          "access": "W",
          "description": "Data signal of status_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_i",
              "access": "W",
              "description": "Bit 31 to 0 of status_i"
            }]
        },
        {
          "offset": "0x20",
          "name": "status_o",
          "access": "R",
          "description": "Data signal of status_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_o",
              "access": "R",
              "description": "Bit 31 to 0 of status_o"
            }]
        },
        {
          "offset": "0x24",
          "name": "status_o_ctrl",
          "access": "R",
          "description": "Control signal of status_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_o_ap_vld",
              "access": "R",
              "description": "Control signal status_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "latency",
          "access": "R",
          "description": "Data signal of latency",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "latency",
              "access": "R",
              "description": "Bit 31 to 0 of latency"
            }]
        },
        {
          "offset": "0x2c",
          "name": "latency_ctrl",
          "access": "R",
          "description": "Control signal of latency",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "latency_ap_vld",
              "access": "R",
              "description": "Control signal latency_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "interval",
          "access": "R",
          "description": "Data signal of interval",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "interval",
              "access": "R",
              "description": "Bit 31 to 0 of interval"
            }]
        },
        {
          "offset": "0x3c",
          "name": "interval_ctrl",
          "access": "R",
          "description": "Control signal of interval",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "interval_ap_vld",
              "access": "R",
              "description": "Control signal interval_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "checksum",
          "access": "R",
          "description": "Data signal of checksum",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "checksum",
              "access": "R",
              "description": "Bit 31 to 0 of checksum"
            }]
        },
        {
          "offset": "0x4c",
          "name": "checksum_ctrl",
          "access": "R",
          "description": "Control signal of checksum",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "checksum_ap_vld",
              "access": "R",
              "description": "Control signal checksum_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "cfg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "status"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "latency"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "interval"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "checksum"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl:finnix:finnox",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "finnix": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "392",
      "portPrefix": "finnix_",
      "ports": [
        "finnix_TDATA",
        "finnix_TREADY",
        "finnix_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "finnix"
        }]
    },
    "finnox": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "finnox_",
      "ports": [
        "finnox_TDATA",
        "finnox_TREADY",
        "finnox_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "finnox"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "finnix_TDATA": {
      "dir": "out",
      "width": "392"
    },
    "finnix_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "finnix_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "finnox_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "finnox_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "finnox_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "instrumentation_wrapper",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "move_ap_uint_8_s",
          "InstanceName": "move_ap_uint_8_U0"
        },
        {
          "ModuleName": "instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s",
          "InstanceName": "instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_U0"
        },
        {
          "ModuleName": "move_ap_uint_392_s",
          "InstanceName": "move_ap_uint_392_U0"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "move_ap_uint_8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "move_ap_uint_392_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "instrumentation_wrapper": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "0.846"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "1799680",
          "UTIL_FF": "~0",
          "LUT": "6",
          "AVAIL_LUT": "899840",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1934",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "463",
          "UTIL_URAM": "0"
        }
      },
      "move_ap_uint_8_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "0.790"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "1799680",
          "UTIL_FF": "~0",
          "LUT": "8",
          "AVAIL_LUT": "899840",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1934",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "463",
          "UTIL_URAM": "0"
        }
      },
      "instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.351"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1934",
          "UTIL_BRAM": "0",
          "FF": "847",
          "AVAIL_FF": "1799680",
          "UTIL_FF": "~0",
          "LUT": "1601",
          "AVAIL_LUT": "899840",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "463",
          "UTIL_URAM": "0"
        }
      },
      "move_ap_uint_392_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "0.864"
        },
        "Area": {
          "FF": "4",
          "AVAIL_FF": "1799680",
          "UTIL_FF": "~0",
          "LUT": "12",
          "AVAIL_LUT": "899840",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1934",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "463",
          "UTIL_URAM": "0"
        }
      },
      "instrumentation_wrapper": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.351"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1934",
          "UTIL_BRAM": "0",
          "FF": "1654",
          "AVAIL_FF": "1799680",
          "UTIL_FF": "~0",
          "LUT": "2227",
          "AVAIL_LUT": "899840",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "463",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-07 11:37:36 +0000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
