
*** Running vivado
    with args -log median_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median_filter.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source median_filter.tcl -notrace
Command: synth_design -top median_filter -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1116.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median_filter' [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/median_filter.vhd:32]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 65536 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter G_INIT_FILENAME bound to: lenaCorrupted.dat - type: string 
INFO: [Synth 8-3491] module 'im_ram' declared at 'C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/im_ram.vhd:8' bound to instance 'RAM' of component 'im_ram' [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/median_filter.vhd:109]
INFO: [Synth 8-638] synthesizing module 'im_ram' [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 65536 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter G_INIT_FILENAME bound to: lenaCorrupted.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (1#1) [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/im_ram.vhd:28]
	Parameter G_DATAWIDTH bound to: 8 - type: integer 
	Parameter G_FIFODEPTH bound to: 253 - type: integer 
INFO: [Synth 8-3491] module 'ram_fifo' declared at 'C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/ram_fifo.vhd:8' bound to instance 'fifo_i' of component 'ram_fifo' [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/median_filter.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ram_fifo' [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/ram_fifo.vhd:23]
	Parameter G_DATAWIDTH bound to: 8 - type: integer 
	Parameter G_FIFODEPTH bound to: 253 - type: integer 
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 253 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter G_INIT_FILENAME bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (1#1) [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ram_fifo' (2#1) [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/ram_fifo.vhd:23]
	Parameter G_DATAWIDTH bound to: 8 - type: integer 
	Parameter G_FIFODEPTH bound to: 253 - type: integer 
INFO: [Synth 8-3491] module 'ram_fifo' declared at 'C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/ram_fifo.vhd:8' bound to instance 'fifo_i' of component 'ram_fifo' [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/median_filter.vhd:132]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'systolic_MedianSorter' declared at 'C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:7' bound to instance 'MEDIAN_SORTER' of component 'systolic_MedianSorter' [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/median_filter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'systolic_MedianSorter' [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:18]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'systolic_MedianSorter' (3#1) [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'median_filter' (4#1) [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/median_filter.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1370.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Toma/vlsi/median_filter/median_filter.srcs/constrs_1/new/clock_constraints.xdc]
Finished Parsing XDC File [C:/Toma/vlsi/median_filter/median_filter.srcs/constrs_1/new/clock_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1370.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1370.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:34 ; elapsed = 00:02:36 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'median_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               filtering |                               01 |                               01
                 reading |                               10 |                               10
                finished |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'median_filter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:35 ; elapsed = 00:02:38 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 84    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             512K Bit	(65536 X 8 bit)          RAMs := 1     
	               1K Bit	(253 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 61    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:44 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|median_filter | RAM/ram_name_reg                | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|median_filter | FIFO[0].fifo_i/RAM/ram_name_reg | 253 x 8(READ_FIRST)    | W |   | 253 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|median_filter | FIFO[1].fifo_i/RAM/ram_name_reg | 253 x 8(READ_FIRST)    | W |   | 253 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:02:59 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|median_filter | RAM/ram_name_reg                | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|median_filter | FIFO[0].fifo_i/RAM/ram_name_reg | 253 x 8(READ_FIRST)    | W |   | 253 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|median_filter | FIFO[1].fifo_i/RAM/ram_name_reg | 253 x 8(READ_FIRST)    | W |   | 253 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][9][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][9][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][9][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][9][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][9][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][9][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][9][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][9][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][9][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][9][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][9][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][9][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][9][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][9][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][9][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][9][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][9][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][9][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][9][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][9][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][9][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][9][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][9][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][9][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][9][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][9][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][9][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][9][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][9][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][9][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][9][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][9][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][9][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][9][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][9][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][9][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][9][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][9][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][9][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][9][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][9][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][9][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][9][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][9][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][9][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][9][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][9][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][9][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][9][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][9][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][0][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][0][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][0][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][0][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][0][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][0][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][0][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][0][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][0][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][0][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][0][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][0][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][0][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][0][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][0][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][0][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][0][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][0][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][0][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][0][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][0][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[2][0][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[2][0][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[2][0][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[1].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[2][0][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][0][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][0][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][0][7] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][7] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][0][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][0][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][0][6] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][6] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][0][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][0][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][0][5] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][5] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][0][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][0][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][0][4] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][4] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][0][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][0][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][0][3] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][3] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][0][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][0][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][0][2] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][2] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][0][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][0][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][0][1] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][1] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[1].regs_reg[4][0][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[2].regs_reg[4][0][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-4765] Removing register instance (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[3].regs_reg[4][0][0] ) from module (median_filter) as it is equivalent to (\MEDIAN_SORTER/STAGE_i[3].ODD_STAGE.COMPARATORS_GEN_ODD[4].regs_reg[4][0][0] ) and driving same net [C:/Toma/vlsi/median_filter/median_filter.srcs/sources_1/new/systolic_MedianSorter.vhd:69]
INFO: [Synth 8-7052] The timing for the instance RAM/ram_name_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/ram_name_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/ram_name_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/ram_name_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/ram_name_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/ram_name_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/ram_name_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/ram_name_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:03:00 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:03:06 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:06 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:03:06 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:03 ; elapsed = 00:03:06 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:03 ; elapsed = 00:03:06 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:03 ; elapsed = 00:03:06 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    46|
|2     |LUT1     |     1|
|3     |LUT2     |    53|
|4     |LUT3     |   437|
|5     |LUT4     |   272|
|6     |LUT5     |    31|
|7     |LUT6     |    36|
|8     |RAMB18E1 |     2|
|9     |RAMB36E1 |    16|
|25    |FDRE     |   705|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:03 ; elapsed = 00:03:06 . Memory (MB): peak = 1370.266 ; gain = 253.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:03:01 . Memory (MB): peak = 1370.266 ; gain = 253.625
Synthesis Optimization Complete : Time (s): cpu = 00:03:03 ; elapsed = 00:03:07 . Memory (MB): peak = 1370.266 ; gain = 253.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1370.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1370.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7807f7e9
INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:03:23 . Memory (MB): peak = 1370.266 ; gain = 253.625
INFO: [Common 17-1381] The checkpoint 'C:/Toma/vlsi/median_filter/median_filter.runs/synth_1/median_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median_filter_utilization_synth.rpt -pb median_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 11 12:16:51 2025...
