// Seed: 1424162414
`timescale 1ps / 1ps
module module_0;
  always @(posedge 1 > 1 or negedge id_0) begin
    id_0 <= id_0;
  end
  logic id_1;
endmodule
