AR clock_divider behavioral "C:/Users/J/Desktop/vhdl vezba/registar8bit/register8bit/clock_divider.vhd" sub00/vhpl01 1719332514
EN register8bit NULL "C:/Users/J/Desktop/vhdl vezba/registar8bit/register8bit/register8bit.vhd" sub00/vhpl02 1719332515
EN clock_divider NULL "C:/Users/J/Desktop/vhdl vezba/registar8bit/register8bit/clock_divider.vhd" sub00/vhpl00 1719332513
AR register8bit behavioral "C:/Users/J/Desktop/vhdl vezba/registar8bit/register8bit/register8bit.vhd" sub00/vhpl03 1719332516
