vsim LIB_CORE_BENCH.tb_alu(bench_arch)
# vsim LIB_CORE_BENCH.tb_alu(bench_arch) 
# Start time: 12:24:45 on Nov 28,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading lib_core.riscv_core_config
# Loading LIB_CORE_BENCH.riscv_core_config_bench
# Loading LIB_CORE_BENCH.tb_alu(bench_arch)
# Loading lib_core.alu(alu_arch)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/tb_alu/alu_op1 \
sim:/tb_alu/alu_op2 \
sim:/tb_alu/alu_signed \
sim:/tb_alu/alu_amount \
sim:/tb_alu/alu_sel \
sim:/tb_alu/alu_result
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Problem in the register value !
#    Time: 30 ns  Iteration: 0  Instance: /tb_alu
# ** Error: Problem in the register value !
#    Time: 40 ns  Iteration: 0  Instance: /tb_alu
# ** Failure: End of the Simulation !
#    Time: 45 ns  Iteration: 0  Process: /tb_alu/line__44 File: /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/alu_bench.vhd
# Break in Process line__44 at /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/alu_bench.vhd line 68
# End time: 12:25:57 on Nov 28,2017, Elapsed time: 0:01:12
# Errors: 3, Warnings: 1
