

================================================================
== Vitis HLS Report for 'correlator'
================================================================
* Date:           Sat Jan 10 14:44:58 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_correlator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     1034|    22544|  10.340 us|  0.225 ms|  1035|  22545|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                |                                                                     |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                    Instance                                    |                                Module                               |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3_fu_147  |correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3  |    20482|    20482|   0.205 ms|   0.205 ms|  20482|  20482|       no|
        |grp_correlator_Pipeline_Process_Frame_Loop_fu_191                               |correlator_Pipeline_Process_Frame_Loop                               |     1029|     1029|  10.290 us|  10.290 us|   1029|   1029|       no|
        |grp_correlator_Pipeline_Offload_Loop_fu_236                                     |correlator_Pipeline_Offload_Loop                                     |     1026|     1026|  10.260 us|  10.260 us|   1026|   1026|       no|
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      78|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        0|   32|    1796|    1748|    -|
|Memory           |      132|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|    1522|    -|
|Register         |        -|    -|     111|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |      132|   32|    1907|    3348|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       12|    3|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                    |                                Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                                 |control_s_axi                                                        |        0|   0|    74|   104|    0|
    |grp_correlator_Pipeline_Offload_Loop_fu_236                                     |correlator_Pipeline_Offload_Loop                                     |        0|   0|    14|   165|    0|
    |grp_correlator_Pipeline_Process_Frame_Loop_fu_191                               |correlator_Pipeline_Process_Frame_Loop                               |        0|  32|  1642|  1262|    0|
    |grp_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3_fu_147  |correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3  |        0|   0|    66|   217|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                           |                                                                     |        0|  32|  1796|  1748|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                     Memory                                    |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_Rcud  |        1|  0|   0|    0|  2048|    1|     1|         2048|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_Rcud  |        1|  0|   0|    0|  2048|    1|     1|         2048|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_Rcud  |        1|  0|   0|    0|  2048|    1|     1|         2048|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_Rcud  |        1|  0|   0|    0|  2048|    1|     1|         2048|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_U   |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_U   |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_U   |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_U   |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_U   |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_U   |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_U  |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_U   |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_U   |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_U     |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_U   |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                          |                                                                                  |      132|  0|   0|    0| 40960| 1028|    20|      2105344|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln89_fu_328_p2                                               |         +|   0|  0|  32|          32|           1|
    |ap_block_state2_on_subcall_done                                  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_00_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_01_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_02_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_03_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_11_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_12_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_13_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_22_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_23_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_dout_data_33_TREADY  |       and|   0|  0|   1|           1|           1|
    |icmp_ln91_fu_334_p2                                              |      icmp|   0|  0|  32|          32|          32|
    |ap_block_state8                                                  |        or|   0|  0|   1|           1|           1|
    |xor_ln95_fu_339_p2                                               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                            |          |   0|  0|  78|          77|          47|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                         Name                                         | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                             |  37|          9|    1|          9|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address1  |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0       |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_d1        |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address1  |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0       |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_d1        |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address1  |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0       |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_d1        |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address1  |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0       |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_d1        |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_address1  |  13|          3|   11|         33|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_ce1       |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_d1        |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_we1       |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_address1  |  13|          3|   11|         33|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_ce1       |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_d1        |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_we1       |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_address1  |  13|          3|   11|         33|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_ce1       |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_d1        |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_we1       |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_address1  |  13|          3|   11|         33|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_ce1       |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_d1        |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_we1       |  13|          3|    1|          3|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address1  |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0       |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_d1        |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address1  |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0       |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_d1        |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1       |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address1   |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0        |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_d1         |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address1   |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0        |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_d1         |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address1   |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0        |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_d1         |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address1   |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0        |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_d1         |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address1   |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0        |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_d1         |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address1   |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0        |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_d1         |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address1   |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0        |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_d1         |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address1   |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0        |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_d1         |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address1   |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0        |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_d1         |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1        |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address1     |  17|          4|   11|         44|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0          |   9|          2|    1|          2|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1          |  17|          4|    1|          4|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_d1           |  17|          4|   64|        256|
    |correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1          |  17|          4|    1|          4|
    |din_data_0_TREADY_int_regslice                                                        |   9|          2|    1|          2|
    |din_data_1_TREADY_int_regslice                                                        |   9|          2|    1|          2|
    |din_data_2_TREADY_int_regslice                                                        |   9|          2|    1|          2|
    |din_data_3_TREADY_int_regslice                                                        |   9|          2|    1|          2|
    |frame_count_new_0_reg_136                                                             |   9|          2|   32|         64|
    +--------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                 |1522|        355| 1341|       5209|
    +--------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |   8|   0|    8|          0|
    |bank_sel                                                                                     |   1|   0|    1|          0|
    |first_run                                                                                    |   1|   0|    1|          0|
    |first_run_load_reg_361                                                                       |   1|   0|    1|          0|
    |frame_count                                                                                  |  32|   0|   32|          0|
    |frame_count_new_0_reg_136                                                                    |  32|   0|   32|          0|
    |grp_correlator_Pipeline_Offload_Loop_fu_236_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_correlator_Pipeline_Process_Frame_Loop_fu_191_ap_start_reg                               |   1|   0|    1|          0|
    |grp_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3_fu_147_ap_start_reg  |   1|   0|    1|          0|
    |integration_time_frames_read_reg_356                                                         |  32|   0|   32|          0|
    |tmp_1_reg_368                                                                                |   1|   0|   11|         10|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        | 111|   0|  121|         10|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    correlator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    correlator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    correlator|  return value|
|din_data_0_TDATA       |   in|   32|        axis|    din_data_0|       pointer|
|din_data_0_TVALID      |   in|    1|        axis|    din_data_0|       pointer|
|din_data_0_TREADY      |  out|    1|        axis|    din_data_0|       pointer|
|din_data_1_TDATA       |   in|   32|        axis|    din_data_1|       pointer|
|din_data_1_TVALID      |   in|    1|        axis|    din_data_1|       pointer|
|din_data_1_TREADY      |  out|    1|        axis|    din_data_1|       pointer|
|din_data_2_TDATA       |   in|   32|        axis|    din_data_2|       pointer|
|din_data_2_TVALID      |   in|    1|        axis|    din_data_2|       pointer|
|din_data_2_TREADY      |  out|    1|        axis|    din_data_2|       pointer|
|din_data_3_TDATA       |   in|   32|        axis|    din_data_3|       pointer|
|din_data_3_TVALID      |   in|    1|        axis|    din_data_3|       pointer|
|din_data_3_TREADY      |  out|    1|        axis|    din_data_3|       pointer|
|dout_data_00_TDATA     |  out|  128|        axis|  dout_data_00|       pointer|
|dout_data_00_TVALID    |  out|    1|        axis|  dout_data_00|       pointer|
|dout_data_00_TREADY    |   in|    1|        axis|  dout_data_00|       pointer|
|dout_data_11_TDATA     |  out|  128|        axis|  dout_data_11|       pointer|
|dout_data_11_TVALID    |  out|    1|        axis|  dout_data_11|       pointer|
|dout_data_11_TREADY    |   in|    1|        axis|  dout_data_11|       pointer|
|dout_data_22_TDATA     |  out|  128|        axis|  dout_data_22|       pointer|
|dout_data_22_TVALID    |  out|    1|        axis|  dout_data_22|       pointer|
|dout_data_22_TREADY    |   in|    1|        axis|  dout_data_22|       pointer|
|dout_data_33_TDATA     |  out|  128|        axis|  dout_data_33|       pointer|
|dout_data_33_TVALID    |  out|    1|        axis|  dout_data_33|       pointer|
|dout_data_33_TREADY    |   in|    1|        axis|  dout_data_33|       pointer|
|dout_data_01_TDATA     |  out|  128|        axis|  dout_data_01|       pointer|
|dout_data_01_TVALID    |  out|    1|        axis|  dout_data_01|       pointer|
|dout_data_01_TREADY    |   in|    1|        axis|  dout_data_01|       pointer|
|dout_data_02_TDATA     |  out|  128|        axis|  dout_data_02|       pointer|
|dout_data_02_TVALID    |  out|    1|        axis|  dout_data_02|       pointer|
|dout_data_02_TREADY    |   in|    1|        axis|  dout_data_02|       pointer|
|dout_data_03_TDATA     |  out|  128|        axis|  dout_data_03|       pointer|
|dout_data_03_TVALID    |  out|    1|        axis|  dout_data_03|       pointer|
|dout_data_03_TREADY    |   in|    1|        axis|  dout_data_03|       pointer|
|dout_data_12_TDATA     |  out|  128|        axis|  dout_data_12|       pointer|
|dout_data_12_TVALID    |  out|    1|        axis|  dout_data_12|       pointer|
|dout_data_12_TREADY    |   in|    1|        axis|  dout_data_12|       pointer|
|dout_data_13_TDATA     |  out|  128|        axis|  dout_data_13|       pointer|
|dout_data_13_TVALID    |  out|    1|        axis|  dout_data_13|       pointer|
|dout_data_13_TREADY    |   in|    1|        axis|  dout_data_13|       pointer|
|dout_data_23_TDATA     |  out|  128|        axis|  dout_data_23|       pointer|
|dout_data_23_TVALID    |  out|    1|        axis|  dout_data_23|       pointer|
|dout_data_23_TREADY    |   in|    1|        axis|  dout_data_23|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:3]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_0, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din_data_0"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_1, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din_data_1"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_2, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din_data_2"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_3, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din_data_3"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_00, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_00"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_11, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_11"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_22, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_22"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_33, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_33"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_01, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_01"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_02, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_02"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_03, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_03"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_12, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_12"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_13, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_13"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_23, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_23"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %integration_time_frames"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %integration_time_frames, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %integration_time_frames, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%integration_time_frames_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %integration_time_frames" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:4]   --->   Operation 42 'read' 'integration_time_frames_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 43 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 44 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 45 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 46 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 47 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 48 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 49 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 50 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 51 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 52 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 53 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 54 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 55 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 56 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 57 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 58 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 59 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 60 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 61 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 62 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%first_run_load = load i1 %first_run" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:51]   --->   Operation 63 'load' 'first_run_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %first_run_load, void %Process_Frame_Loop, void %for.inc.preheader" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:51]   --->   Operation 64 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8"   --->   Operation 65 'call' 'call_ln0' <Predicate = (first_run_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8"   --->   Operation 66 'call' 'call_ln0' <Predicate = (first_run_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln56 = store i1 0, i1 %first_run" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:56]   --->   Operation 67 'store' 'store_ln56' <Predicate = (first_run_load)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln57 = br void %Process_Frame_Loop" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:57]   --->   Operation 68 'br' 'br_ln57' <Predicate = (first_run_load)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bank_sel_load = load i1 %bank_sel"   --->   Operation 70 'load' 'bank_sel_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 %bank_sel_load, i10 0" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 71 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.56ns)   --->   "%call_ln76 = call void @correlator_Pipeline_Process_Frame_Loop, i11 %tmp_1, i32 %din_data_0, i32 %din_data_1, i32 %din_data_2, i32 %din_data_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 72 'call' 'call_ln76' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln76 = call void @correlator_Pipeline_Process_Frame_Loop, i11 %tmp_1, i32 %din_data_0, i32 %din_data_1, i32 %din_data_2, i32 %din_data_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 73 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.09>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_14 = wait i32 @_ssdm_op_Wait"   --->   Operation 74 'wait' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%frame_count_load = load i32 %frame_count" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89]   --->   Operation 75 'load' 'frame_count_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.89ns)   --->   "%add_ln89 = add i32 %frame_count_load, i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89]   --->   Operation 76 'add' 'add_ln89' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.89ns)   --->   "%icmp_ln91 = icmp_slt  i32 %add_ln89, i32 %integration_time_frames_read" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:91]   --->   Operation 77 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.29ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %if.then142, void %mergeST" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:91]   --->   Operation 78 'br' 'br_ln91' <Predicate = true> <Delay = 1.29>
ST_5 : Operation 79 [1/1] (0.80ns)   --->   "%xor_ln95 = xor i1 %bank_sel_load, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:95]   --->   Operation 79 'xor' 'xor_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln95 = store i1 %xor_ln95, i1 %bank_sel" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:95]   --->   Operation 80 'store' 'store_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.25>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (4.25ns)   --->   "%call_ln76 = call void @correlator_Pipeline_Offload_Loop, i11 %tmp_1, i128 %dout_data_00, i128 %dout_data_11, i128 %dout_data_22, i128 %dout_data_33, i128 %dout_data_01, i128 %dout_data_02, i128 %dout_data_03, i128 %dout_data_12, i128 %dout_data_13, i128 %dout_data_23, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 82 'call' 'call_ln76' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.77>
ST_7 : Operation 83 [1/2] (3.77ns)   --->   "%call_ln76 = call void @correlator_Pipeline_Offload_Loop, i11 %tmp_1, i128 %dout_data_00, i128 %dout_data_11, i128 %dout_data_22, i128 %dout_data_33, i128 %dout_data_01, i128 %dout_data_02, i128 %dout_data_03, i128 %dout_data_12, i128 %dout_data_13, i128 %dout_data_23, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 83 'call' 'call_ln76' <Predicate = true> <Delay = 3.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 84 [1/1] (1.29ns)   --->   "%br_ln0 = br void %mergeST"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%frame_count_new_0 = phi i32 0, void %if.then142, i32 %add_ln89, void %Process_Frame_Loop" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89]   --->   Operation 85 'phi' 'frame_count_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln89 = store i32 %frame_count_new_0, i32 %frame_count" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89]   --->   Operation 86 'store' 'store_ln89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:117]   --->   Operation 87 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_00]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ integration_time_frames]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ first_run]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ bank_sel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ frame_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3            (spectopmodule ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specbitsmap_ln0              (specbitsmap   ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
specinterface_ln0            (specinterface ) [ 000000000]
integration_time_frames_read (read          ) [ 001111000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
specmemcore_ln43             (specmemcore   ) [ 000000000]
first_run_load               (load          ) [ 011000000]
br_ln51                      (br            ) [ 000000000]
call_ln0                     (call          ) [ 000000000]
store_ln56                   (store         ) [ 000000000]
br_ln57                      (br            ) [ 000000000]
empty                        (wait          ) [ 000000000]
bank_sel_load                (load          ) [ 000011000]
tmp_1                        (bitconcatenate) [ 000011110]
call_ln76                    (call          ) [ 000000000]
empty_14                     (wait          ) [ 000000000]
frame_count_load             (load          ) [ 000000000]
add_ln89                     (add           ) [ 000001111]
icmp_ln91                    (icmp          ) [ 000001000]
br_ln91                      (br            ) [ 000001111]
xor_ln95                     (xor           ) [ 000000000]
store_ln95                   (store         ) [ 000000000]
empty_15                     (wait          ) [ 000000000]
call_ln76                    (call          ) [ 000000000]
br_ln0                       (br            ) [ 000001011]
frame_count_new_0            (phi           ) [ 000000001]
store_ln89                   (store         ) [ 000000000]
ret_ln117                    (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_data_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_data_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_data_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dout_data_00">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_00"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dout_data_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dout_data_22">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_22"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dout_data_33">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_33"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dout_data_01">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_01"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dout_data_02">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_02"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dout_data_03">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_03"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dout_data_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dout_data_13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dout_data_23">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_23"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="integration_time_frames">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integration_time_frames"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="first_run">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_run"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="bank_sel">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bank_sel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="frame_count">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_Pipeline_Process_Frame_Loop"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_Pipeline_Offload_Loop"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="integration_time_frames_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="integration_time_frames_read/1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="frame_count_new_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_count_new_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="frame_count_new_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="3"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="frame_count_new_0/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="0" index="3" bw="64" slack="0"/>
<pin id="152" dir="0" index="4" bw="1" slack="0"/>
<pin id="153" dir="0" index="5" bw="64" slack="0"/>
<pin id="154" dir="0" index="6" bw="1" slack="0"/>
<pin id="155" dir="0" index="7" bw="64" slack="0"/>
<pin id="156" dir="0" index="8" bw="1" slack="0"/>
<pin id="157" dir="0" index="9" bw="64" slack="0"/>
<pin id="158" dir="0" index="10" bw="64" slack="0"/>
<pin id="159" dir="0" index="11" bw="64" slack="0"/>
<pin id="160" dir="0" index="12" bw="64" slack="0"/>
<pin id="161" dir="0" index="13" bw="64" slack="0"/>
<pin id="162" dir="0" index="14" bw="64" slack="0"/>
<pin id="163" dir="0" index="15" bw="64" slack="0"/>
<pin id="164" dir="0" index="16" bw="64" slack="0"/>
<pin id="165" dir="0" index="17" bw="64" slack="0"/>
<pin id="166" dir="0" index="18" bw="64" slack="0"/>
<pin id="167" dir="0" index="19" bw="64" slack="0"/>
<pin id="168" dir="0" index="20" bw="64" slack="0"/>
<pin id="169" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_correlator_Pipeline_Process_Frame_Loop_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="11" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="0" index="3" bw="32" slack="0"/>
<pin id="196" dir="0" index="4" bw="32" slack="0"/>
<pin id="197" dir="0" index="5" bw="32" slack="0"/>
<pin id="198" dir="0" index="6" bw="64" slack="0"/>
<pin id="199" dir="0" index="7" bw="64" slack="0"/>
<pin id="200" dir="0" index="8" bw="64" slack="0"/>
<pin id="201" dir="0" index="9" bw="64" slack="0"/>
<pin id="202" dir="0" index="10" bw="64" slack="0"/>
<pin id="203" dir="0" index="11" bw="64" slack="0"/>
<pin id="204" dir="0" index="12" bw="64" slack="0"/>
<pin id="205" dir="0" index="13" bw="64" slack="0"/>
<pin id="206" dir="0" index="14" bw="64" slack="0"/>
<pin id="207" dir="0" index="15" bw="64" slack="0"/>
<pin id="208" dir="0" index="16" bw="64" slack="0"/>
<pin id="209" dir="0" index="17" bw="64" slack="0"/>
<pin id="210" dir="0" index="18" bw="64" slack="0"/>
<pin id="211" dir="0" index="19" bw="64" slack="0"/>
<pin id="212" dir="0" index="20" bw="64" slack="0"/>
<pin id="213" dir="0" index="21" bw="64" slack="0"/>
<pin id="214" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_correlator_Pipeline_Offload_Loop_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="11" slack="3"/>
<pin id="239" dir="0" index="2" bw="128" slack="0"/>
<pin id="240" dir="0" index="3" bw="128" slack="0"/>
<pin id="241" dir="0" index="4" bw="128" slack="0"/>
<pin id="242" dir="0" index="5" bw="128" slack="0"/>
<pin id="243" dir="0" index="6" bw="128" slack="0"/>
<pin id="244" dir="0" index="7" bw="128" slack="0"/>
<pin id="245" dir="0" index="8" bw="128" slack="0"/>
<pin id="246" dir="0" index="9" bw="128" slack="0"/>
<pin id="247" dir="0" index="10" bw="128" slack="0"/>
<pin id="248" dir="0" index="11" bw="128" slack="0"/>
<pin id="249" dir="0" index="12" bw="64" slack="0"/>
<pin id="250" dir="0" index="13" bw="1" slack="0"/>
<pin id="251" dir="0" index="14" bw="64" slack="0"/>
<pin id="252" dir="0" index="15" bw="1" slack="0"/>
<pin id="253" dir="0" index="16" bw="64" slack="0"/>
<pin id="254" dir="0" index="17" bw="1" slack="0"/>
<pin id="255" dir="0" index="18" bw="64" slack="0"/>
<pin id="256" dir="0" index="19" bw="1" slack="0"/>
<pin id="257" dir="0" index="20" bw="64" slack="0"/>
<pin id="258" dir="0" index="21" bw="64" slack="0"/>
<pin id="259" dir="0" index="22" bw="64" slack="0"/>
<pin id="260" dir="0" index="23" bw="64" slack="0"/>
<pin id="261" dir="0" index="24" bw="64" slack="0"/>
<pin id="262" dir="0" index="25" bw="64" slack="0"/>
<pin id="263" dir="0" index="26" bw="64" slack="0"/>
<pin id="264" dir="0" index="27" bw="64" slack="0"/>
<pin id="265" dir="0" index="28" bw="64" slack="0"/>
<pin id="266" dir="0" index="29" bw="64" slack="0"/>
<pin id="267" dir="0" index="30" bw="64" slack="0"/>
<pin id="268" dir="0" index="31" bw="64" slack="0"/>
<pin id="269" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="first_run_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_run_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln56_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="bank_sel_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bank_sel_load/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="frame_count_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_load/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln89_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln91_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="4"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="xor_ln95_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln95_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln89_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/8 "/>
</bind>
</comp>

<comp id="356" class="1005" name="integration_time_frames_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="4"/>
<pin id="358" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="integration_time_frames_read "/>
</bind>
</comp>

<comp id="361" class="1005" name="first_run_load_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_run_load "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="1"/>
<pin id="370" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_ln89_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="3"/>
<pin id="376" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="104" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="88" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="170"><net_src comp="114" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="147" pin=5"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="147" pin=6"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="147" pin=7"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="147" pin=8"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="147" pin=9"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="147" pin=10"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="147" pin=11"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="147" pin=12"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="147" pin=13"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="147" pin=14"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="147" pin=15"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="147" pin=16"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="147" pin=17"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="147" pin=18"/></net>

<net id="189"><net_src comp="68" pin="0"/><net_sink comp="147" pin=19"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="147" pin=20"/></net>

<net id="215"><net_src comp="124" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="191" pin=4"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="191" pin=5"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="191" pin=6"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="191" pin=7"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="191" pin=8"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="191" pin=9"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="191" pin=10"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="191" pin=11"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="191" pin=12"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="191" pin=13"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="191" pin=14"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="191" pin=15"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="191" pin=16"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="191" pin=17"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="191" pin=18"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="191" pin=19"/></net>

<net id="234"><net_src comp="68" pin="0"/><net_sink comp="191" pin=20"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="191" pin=21"/></net>

<net id="270"><net_src comp="128" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="236" pin=5"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="236" pin=6"/></net>

<net id="276"><net_src comp="18" pin="0"/><net_sink comp="236" pin=7"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="236" pin=8"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="236" pin=9"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="236" pin=10"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="236" pin=11"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="236" pin=12"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="236" pin=13"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="236" pin=14"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="236" pin=15"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="236" pin=16"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="236" pin=17"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="236" pin=18"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="236" pin=19"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="236" pin=20"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="236" pin=21"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="236" pin=22"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="236" pin=23"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="236" pin=24"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="236" pin=25"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="236" pin=26"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="236" pin=27"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="236" pin=28"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="236" pin=29"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="236" pin=30"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="236" pin=31"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="116" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="72" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="120" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="122" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="315" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="84" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="126" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="140" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="130" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="364"><net_src comp="301" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="315" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="377"><net_src comp="328" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="140" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_data_00 | {6 7 }
	Port: dout_data_11 | {6 7 }
	Port: dout_data_22 | {6 7 }
	Port: dout_data_33 | {6 7 }
	Port: dout_data_01 | {6 7 }
	Port: dout_data_02 | {6 7 }
	Port: dout_data_03 | {6 7 }
	Port: dout_data_12 | {6 7 }
	Port: dout_data_13 | {6 7 }
	Port: dout_data_23 | {6 7 }
	Port: first_run | {2 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17 | {1 2 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16 | {1 2 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15 | {1 2 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14 | {1 2 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9 | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea | {1 2 3 4 6 7 }
	Port: correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8 | {1 2 3 4 6 7 }
	Port: bank_sel | {5 }
	Port: frame_count | {8 }
 - Input state : 
	Port: correlator : din_data_0 | {3 4 }
	Port: correlator : din_data_1 | {3 4 }
	Port: correlator : din_data_2 | {3 4 }
	Port: correlator : din_data_3 | {3 4 }
	Port: correlator : integration_time_frames | {1 }
	Port: correlator : first_run | {1 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17 | {6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16 | {6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15 | {6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14 | {6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9 | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea | {3 4 6 7 }
	Port: correlator : correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8 | {3 4 6 7 }
	Port: correlator : bank_sel | {3 }
	Port: correlator : frame_count | {5 }
  - Chain level:
	State 1
		br_ln51 : 1
	State 2
	State 3
		tmp_1 : 1
		call_ln76 : 2
	State 4
	State 5
		add_ln89 : 1
		icmp_ln91 : 2
		br_ln91 : 3
	State 6
	State 7
	State 8
		store_ln89 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3_fu_147 |    0    |    0    |    62   |   141   |
|   call   |                grp_correlator_Pipeline_Process_Frame_Loop_fu_191               |    32   | 62.7101 |   1639  |   1677  |
|          |                   grp_correlator_Pipeline_Offload_Loop_fu_236                  |    0    |  25.96  |   231   |   213   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                 add_ln89_fu_328                                |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                icmp_ln91_fu_334                                |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                                 xor_ln95_fu_339                                |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                    integration_time_frames_read_read_fu_130                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                  tmp_1_fu_315                                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                |    32   | 88.6701 |   1932  |   2096  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------------+--------+--------+--------+
|                                                                           |  BRAM  |   FF   |   LUT  |
+---------------------------------------------------------------------------+--------+--------+--------+
|  correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea |    8   |    0   |    0   |
| correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1|    8   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10|    8   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11|    8   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12|    8   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13|    8   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14|    1   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15|    1   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16|    1   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17|    1   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18|    8   |    0   |    0   |
|correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19|    8   |    0   |    0   |
| correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2|    8   |    0   |    0   |
| correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3|    8   |    0   |    0   |
| correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4|    8   |    0   |    0   |
| correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5|    8   |    0   |    0   |
| correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6|    8   |    0   |    0   |
| correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7|    8   |    0   |    0   |
| correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8|    8   |    0   |    0   |
| correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9|    8   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+
|                                   Total                                   |   132  |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln89_reg_374          |   32   |
|       first_run_load_reg_361       |    1   |
|      frame_count_new_0_reg_136     |   32   |
|integration_time_frames_read_reg_356|   32   |
|            tmp_1_reg_368           |   11   |
+------------------------------------+--------+
|                Total               |   108  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
| grp_correlator_Pipeline_Process_Frame_Loop_fu_191 |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   22   ||  1.298  ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   32   |   88   |  1932  |  2096  |
|   Memory  |   132  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   108  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   132  |   32   |   89   |  2040  |  2105  |
+-----------+--------+--------+--------+--------+--------+
