Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 13 18:50:42 2019
| Host         : PC160-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file girador_control_sets_placed.rpt
| Design       : girador
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|     10 |            2 |
|     13 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |              69 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              33 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------+----------------------------------+------------------+----------------+
|                     Clock Signal                     |        Enable Signal       |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------------------------------+----------------------------+----------------------------------+------------------+----------------+
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 |                            |                                  |                1 |              1 |
|  sys_clk_IBUF_BUFG                                   |                            |                                  |                1 |              1 |
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 |                            | rst_IBUF                         |                3 |              4 |
|  sys_clk_IBUF_BUFG                                   | dir[18]_i_1_n_0            | dir[17]_i_1_n_0                  |                4 |              6 |
|  pix_clock_BUFG                                      |                            |                                  |                4 |              8 |
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 | pix_clock_BUFG             |                                  |                4 |             10 |
|  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1 | VGA/vga_sync_unit/v_count0 |                                  |                3 |             10 |
|  sys_clk_IBUF_BUFG                                   | dir[18]_i_1_n_0            |                                  |                8 |             13 |
|  pix_clock_BUFG                                      |                            | VGA/vga_sync_unit/conteo_reg[28] |                8 |             32 |
|  sys_clk_IBUF_BUFG                                   |                            | rst_IBUF                         |               12 |             33 |
+------------------------------------------------------+----------------------------+----------------------------------+------------------+----------------+


