[{"name": "\u6881\u6587\u8000", "email": "wyliang@ntut.edu.tw", "latestUpdate": "2007-09-28 19:11:26", "objective": "\u8cc7\u6599\u8868\u793a\u6cd5\uff1a\u5b9a\u9ede\u7cfb\u7d71(fixed point system)\uff0c\u6d6e\u9ede\u7cfb\u7d71(floating point system)\uff0c2.\u904b\u7b97\u5de5\u4f5c\uff1a\u5b9a\u9ede\u4e4b\u52a0\u6e1b\u4e58\u9664\uff0c\u5feb\u901f\u4e4b\u904b\u7b97\uff0c\u6d6e\u9ede\u904b\u7b97\uff0c3.\u6307\u4ee4\u8207\u63a7\u5236\uff1a\u5404\u7a2e\u6307\u4ee4\u4ecb\u7d39\uff0c\u4e2d\u65b7\uff0c\u786c\u9ad4\u63a7\u5236\u55ae\u5143\u8a2d\u8a08(hardwired control)\uff0c\u5fae\u7a0b\u5f0f\u63a7\u5236\u55ae\u5143\u8a2d\u8a08(microprogramming)\uff0c4.\u8a18\u61b6\u7cfb\u7d71\uff1a\u8a18\u61b6\u9ad4\u4e4b\u5c64\u6b21 (memory hierarchy)\uff0c\u865b\u64ec\u8a18\u61b6\u7cfb\u7d71 (virtual memory)\uff0c\u5feb\u901f\u8a18\u61b6 (cache memory)\u3002", "schedule": "Week1:\t\tIntroduction\r\nWeek2:\t\tThe Role of Performance\r\nWeek3-4:\t\tInstructions: Language of the Machine\r\nWeek5-6:\t\tArithmetic for Computers\r\nWeek7-8:\t\tSingle Cycle Processor Design\r\nWeek9:\t\tMid-term Exam\r\nWeek10:\t\tSingle Cycle Processor Design\r\nWeek11-13:\tMulti-cycle Processor Design\r\nWeek14-16:\tPipeline Processor Design\r\nWeek17:\t\tMemory and I/O", "scorePolicy": "Homework Assignments & quizzes    \t30%\r\nMidterm Exam: \t\t\t35%\r\nFinal Exam:\t\t\t35%", "materials": "Computer Organization and Design: The Hardware and Software Interface, 3rd ed., D. Patterson and J. Hennessy, 2005", "foreignLanguageTextbooks": false}]