#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  9 00:30:32 2018
# Process ID: 1636
# Current directory: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13764 C:\Users\ricky\Desktop\Xilinx-designtool\project\ip_repo\matrix_control\matrix_control.xpr
# Log file: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/vivado.log
# Journal file: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 888.445 ; gain = 135.355
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0/bram_control_ooc.xdc
import_files -fileset constrs_1 C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0/bram_control_ooc.xdc
set_property USED_IN {synthesis implementation out_of_context} [get_files C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc]
ipx::open_ipxact_file {C:\Users\ricky\Desktop\Xilinx-designtool\project\ip_repo\matrix_control\matrix_control.srcs\sources_1\imports\matrix_control\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/bram_control_2.0/bram_control.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/bram_control_2.0/bram_control.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
ipx::add_bus_interface BRAM_A [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
ipx::add_port_map RST [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property physical_name mem_rst_n_A [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]]
ipx::add_port_map CLK [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property physical_name mem_clk_A [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]]
ipx::add_port_map DIN [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property physical_name mem_data_in_A [ipx::get_port_maps DIN -of_objects [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]]
ipx::add_port_map EN [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property physical_name mem_en_A [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]]
ipx::add_port_map DOUT [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property physical_name mem_data_out_A [ipx::get_port_maps DOUT -of_objects [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]]
ipx::add_port_map WE [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property physical_name mem_byte_we_A [ipx::get_port_maps WE -of_objects [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]]
ipx::add_port_map ADDR [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property physical_name mem_address_A [ipx::get_port_maps ADDR -of_objects [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]]
ipx::add_bus_interface BRAM_B [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
ipx::add_port_map RST [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property physical_name mem_rst_n_B [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]]
ipx::add_port_map CLK [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property physical_name mem_clk_B [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]]
ipx::add_port_map DIN [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property physical_name mem_data_in_B [ipx::get_port_maps DIN -of_objects [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]]
ipx::add_port_map EN [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property physical_name mem_en_B [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]]
ipx::add_port_map DOUT [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property physical_name mem_data_out_B [ipx::get_port_maps DOUT -of_objects [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]]
ipx::add_port_map WE [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property physical_name mem_byte_we_B [ipx::get_port_maps WE -of_objects [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]]
ipx::add_port_map ADDR [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property physical_name mem_address_B [ipx::get_port_maps ADDR -of_objects [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]]
ipx::add_bus_interface BRAM_C [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
ipx::add_port_map RST [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_rst_n_C [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map CLK [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_clk_C [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map DIN [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_data_in_C [ipx::get_port_maps DIN -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map EN [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_en_C [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map DOUT [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_data_out_C [ipx::get_port_maps DOUT -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map WE [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_byte_we_C [ipx::get_port_maps WE -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map ADDR [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_address_C [ipx::get_port_maps ADDR -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (mem_rst_n_A) was removed from the interface 'BRAM_A'. Please review the IP interface 'BRAM_A'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (mem_rst_n_B) was removed from the interface 'BRAM_B'. Please review the IP interface 'BRAM_B'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (mem_rst_n_C) was removed from the interface 'BRAM_C'. Please review the IP interface 'BRAM_C'.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::add_port_map RST [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]
set_property physical_name mem_rst_A [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces BRAM_A -of_objects [ipx::current_core]]]
ipx::add_port_map RST [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]
set_property physical_name mem_rst_A [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]]
ipx::add_port_map RST [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_rst_C [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
set_property physical_name mem_rst_B [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces BRAM_B -of_objects [ipx::current_core]]]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
export_ip_user_files -of_objects  [get_files C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/bram_control_2.0/bram_control.v] -no_script -reset -force -quiet
remove_files  C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/bram_control_2.0/bram_control.v
file delete -force C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/bram_control_2.0/bram_control.v
ipx::remove_file ../bram_control_2.0/bram_control.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../bram_control_2.0/bram_control.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  9 02:54:04 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/synth_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  9 03:23:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/synth_1/runme.log
[Sun Dec  9 03:23:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/impl_1/runme.log
open_project C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.695 ; gain = 75.680
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:l2_hw2_top:1.0 - l2_hw2_top_0
Successfully read diagram <design_1> from BD file <C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1435.633 ; gain = 93.480
launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name l2_hw2_top_v1_0_project -directory C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ricky/desktop/xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1464.945 ; gain = 10.898
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/sim/RGB_LED.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/sim/bram_control.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/sim/debounce.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/sim/l2_hw2_top.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/component.xml' ignored by IP packager.
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
update_ip_catalog
delete_bd_objs [get_bd_nets sw_1] [get_bd_nets l2_hw2_top_0_led4_r] [get_bd_nets l2_hw2_top_0_led4_b] [get_bd_intf_nets l2_hw2_top_0_bram] [get_bd_nets btn_1] [get_bd_nets l2_hw2_top_0_led] [get_bd_nets l2_hw2_top_0_led4_g] [get_bd_cells l2_hw2_top_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:l2_hw2_top:1.0 l2_hw2_top_0
endgroup
set_property location {2 439 146} [get_bd_cells l2_hw2_top_0]
connect_bd_net [get_bd_ports btn] [get_bd_pins l2_hw2_top_0/btn]
connect_bd_net [get_bd_ports sw] [get_bd_pins l2_hw2_top_0/sw]
connect_bd_net [get_bd_pins l2_hw2_top_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins l2_hw2_top_0/bram] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
connect_bd_net [get_bd_ports led] [get_bd_pins l2_hw2_top_0/led4_r]
delete_bd_objs [get_bd_nets l2_hw2_top_0_led4_r]
connect_bd_net [get_bd_ports led] [get_bd_pins l2_hw2_top_0/led]
connect_bd_net [get_bd_ports led4_g] [get_bd_pins l2_hw2_top_0/led4_r]
delete_bd_objs [get_bd_nets l2_hw2_top_0_led4_r]
connect_bd_net [get_bd_ports led4_r] [get_bd_pins l2_hw2_top_0/led4_r]
connect_bd_net [get_bd_ports led4_g] [get_bd_pins l2_hw2_top_0/led4_g]
connect_bd_net [get_bd_ports led4_b] [get_bd_pins l2_hw2_top_0/led4_b]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(BRAM_CTRL) and /l2_hw2_top_0/bram(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block l2_hw2_top_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 07:44:19 2018] Launched design_1_l2_hw2_top_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_l2_hw2_top_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.runs/design_1_l2_hw2_top_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.runs/synth_1/runme.log
[Sun Dec  9 07:44:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1778.000 ; gain = 206.656
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name l2_hw2_top_v1_0_project -directory C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ricky/desktop/xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1797.754 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1797.754 ; gain = 0.000
update_compile_order -fileset sources_1
current_project test2
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project l2_hw2_top_v1_0_project
close_project
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  9 08:28:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/synth_1/runme.log
[Sun Dec  9 08:28:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/impl_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  9 08:31:08 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Dec  9 08:31:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/impl_1/runme.log
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  9 09:39:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/synth_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control\matrix_processor_ctrl.v:28]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/matrix_processor_ctrl.v:28]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'matrix_processor_ctrl.v'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::remove_bus_interface BRAM_C [ipx::current_core]
ipx::remove_port mem_address_C [ipx::current_core]
ipx::remove_port mem_clk_C [ipx::current_core]
ipx::remove_port mem_data_in_C [ipx::current_core]
ipx::remove_port mem_data_out_C [ipx::current_core]
ipx::remove_port mem_en_C [ipx::current_core]
ipx::remove_port mem_rst_C [ipx::current_core]
ipx::remove_port mem_byte_we_C [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 15 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  9 11:17:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  9 11:19:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.runs/synth_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 16 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 17 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'ope_Read' has its value changed from '"001"' to '"010"'.
WARNING: [IP_Flow 19-4300] HDL parameter 'ope_Write' has its value changed from '"010"' to '"011"'.
set_property core_revision 18 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::add_bus_interface BRAM_C [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
ipx::add_port_map RST [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_rst_C [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map CLK [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_clk_C [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map DIN [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_data_in_C [ipx::get_port_maps DIN -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map EN [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_en_C [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map DOUT [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_data_out_C [ipx::get_port_maps DOUT -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map WE [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_byte_we_C [ipx::get_port_maps WE -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
ipx::add_port_map ADDR [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]
set_property physical_name mem_address_C [ipx::get_port_maps ADDR -of_objects [ipx::get_bus_interfaces BRAM_C -of_objects [ipx::current_core]]]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 20 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 21 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 22 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  9 13:08:34 2018...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              open_project C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2076.438 ; gain = 1.207
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:l2_hw2_top:1.0 - l2_hw2_top_0
Successfully read diagram <design_1> from BD file <C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.469 ; gain = 69.871
ipx::edit_ip_in_project -upgrade true -name l2_hw2_top_v1_0_project -directory C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ricky/desktop/xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.250 ; gain = 16.781
update_compile_order -fileset sources_1
close_project
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
delete_bd_objs [get_bd_nets matrix_processor_ctrl_0_address_A] [get_bd_intf_nets bram_control_0_bram_interface] [get_bd_nets matrix_processor_ctrl_0_cmd_valid_A] [get_bd_nets matrix_processor_ctrl_0_data_to_A] [get_bd_nets bram_control_0_data_out] [get_bd_nets matrix_processor_ctrl_0_rst_n_A] [get_bd_nets matrix_processor_ctrl_0_cmdA] [get_bd_nets bram_control_0_cmd_done] [get_bd_cells bram_control_0]
delete_bd_objs [get_bd_nets matrix_processor_ctrl_0_address_B] [get_bd_nets matrix_processor_ctrl_0_data_to_B] [get_bd_nets matrix_processor_ctrl_0_cmdB] [get_bd_nets bram_control_1_data_out] [get_bd_nets matrix_processor_ctrl_0_rst_n_B] [get_bd_nets matrix_processor_ctrl_0_cmd_valid_B] [get_bd_intf_nets bram_control_1_bram_interface] [get_bd_nets bram_control_1_cmd_done] [get_bd_cells bram_control_1]
delete_bd_objs [get_bd_nets matrix_processor_ctrl_0_rst_n_C] [get_bd_nets matrix_processor_ctrl_0_data_to_C] [get_bd_intf_nets bram_control_2_bram_interface] [get_bd_nets matrix_processor_ctrl_0_address_C] [get_bd_nets bram_control_2_data_out] [get_bd_nets matrix_processor_ctrl_0_cmd_valid_C] [get_bd_nets matrix_processor_ctrl_0_cmdC] [get_bd_nets bram_control_2_cmd_done] [get_bd_cells bram_control_2]
delete_bd_objs [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2.5 1019 121} [get_bd_cells matrix_processor_ctrl_0]
set_property location {2.5 1281 91} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1.5 1007 111} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1.5 872 -253} [get_bd_cells processing_system7_0]
set_property location {1 978 91} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
set_property location {2 1541 373} [get_bd_cells axi_bram_ctrl_2]
set_property location {3 1941 499} [get_bd_cells blk_mem_gen_2]
startgroup
set_property location {2 1563 255} [get_bd_cells axi_bram_ctrl_2]
set_property location {3 1923 255} [get_bd_cells blk_mem_gen_1]
set_property location {3 1923 385} [get_bd_cells blk_mem_gen_2]
set_property location {2 1563 -5} [get_bd_cells axi_bram_ctrl_1]
endgroup
set_property location {3 1982 -134} [get_bd_cells blk_mem_gen_0]
set_property location {3 1996 7} [get_bd_cells blk_mem_gen_1]
set_property location {2 1611 175} [get_bd_cells axi_bram_ctrl_2]
set_property location {3 2009 176} [get_bd_cells blk_mem_gen_2]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2167.793 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 00:51:59 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
[Sun Dec  9 00:51:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2241.965 ; gain = 74.172
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 819 33} [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
delete_bd_objs [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 896 28} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 974 13} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2279.438 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 00:58:10 2018] Launched design_1_matrix_processor_ctrl_0_2_synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_2_synth_1/runme.log
[Sun Dec  9 00:58:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2367.176 ; gain = 87.738
launch_runs impl_1 -jobs 8
[Sun Dec  9 00:59:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  9 01:03:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
file mkdir C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.215 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 01:18:40 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 01:18:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.699 ; gain = 136.484
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {1 903 143} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.066 ; gain = 3.676
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 02:49:40 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 02:49:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2663.246 ; gain = 150.855
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {1 950 220} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.109 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 03:04:34 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 03:04:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2775.590 ; gain = 109.480
open_run impl_1
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3721.195 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3721.195 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 111 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 111 instances

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 3810.129 ; gain = 968.891
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3812.594 ; gain = 2.465
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {1 937 -71} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3825.434 ; gain = 2.195
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 08:35:04 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 08:35:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 3976.516 ; gain = 153.746
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_project C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4006.719 ; gain = 10.949
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:l2_hw2_top:1.0 - l2_hw2_top_0
Successfully read diagram <design_1> from BD file <C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4077.688 ; gain = 70.801
ipx::edit_ip_in_project -upgrade true -name l2_hw2_top_v1_0_project -directory C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ricky/desktop/xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4121.801 ; gain = 44.113
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/sim/RGB_LED.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/sim/bram_control.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/sim/debounce.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/sim/l2_hw2_top.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/component.xml' ignored by IP packager.
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
update_ip_catalog
delete_bd_objs [get_bd_intf_nets l2_hw2_top_0_bram] [get_bd_nets sw_1] [get_bd_nets btn_1] [get_bd_nets l2_hw2_top_0_led] [get_bd_nets l2_hw2_top_0_led4_r] [get_bd_nets l2_hw2_top_0_led4_g] [get_bd_nets l2_hw2_top_0_led4_b] [get_bd_cells l2_hw2_top_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:l2_hw2_top:1.0 l2_hw2_top_0
endgroup
set_property location {2 454 126} [get_bd_cells l2_hw2_top_0]
set_property location {1 455 125} [get_bd_cells l2_hw2_top_0]
connect_bd_intf_net [get_bd_intf_pins l2_hw2_top_0/bram] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
connect_bd_net [get_bd_ports led4_r] [get_bd_pins l2_hw2_top_0/led4_r]
connect_bd_net [get_bd_ports led4_g] [get_bd_pins l2_hw2_top_0/led4_g]
connect_bd_net [get_bd_ports led] [get_bd_pins l2_hw2_top_0/led]
connect_bd_net [get_bd_ports led4_b] [get_bd_pins l2_hw2_top_0/led4_b]
connect_bd_net [get_bd_ports btn] [get_bd_pins l2_hw2_top_0/btn]
connect_bd_net [get_bd_pins l2_hw2_top_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_ports sw] [get_bd_pins l2_hw2_top_0/sw]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(BRAM_CTRL) and /l2_hw2_top_0/bram(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block l2_hw2_top_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 08:53:36 2018] Launched design_1_l2_hw2_top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_l2_hw2_top_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.runs/design_1_l2_hw2_top_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.runs/synth_1/runme.log
[Sun Dec  9 08:53:36 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 4261.020 ; gain = 139.219
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name l2_hw2_top_v1_0_project -directory C:/Users/ricky/Desktop/Xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/test/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ricky/desktop/xilinx-designtool/project/test2/test2.tmp/l2_hw2_top_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4277.078 ; gain = 11.816
update_compile_order -fileset sources_1
close_project
current_project Lab6
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [BD 41-1712] IP name 'bd_afc3_one_0' is already in use in this project.  Please choose a different name.

ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:xlconstant:1.1 -type ip -name one .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [Ipptcl 7-5] XIT evaluation error: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'f:/xilinx/Vivado/2018.2/data/ip/xilinx/smartconnect_v1_0/xit/update_contents.xit': ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'axi_smc'. Failed to generate 'Elaborate BD' outputs: Failed to elaborate IP.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [BD 41-1712] IP name 'bd_afc3_one_0' is already in use in this project.  Please choose a different name.

ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:xlconstant:1.1 -type ip -name one .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [Ipptcl 7-5] XIT evaluation error: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

ERROR: [Common 17-39] 'xit::source_ipfile' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'f:/xilinx/Vivado/2018.2/data/ip/xilinx/smartconnect_v1_0/xit/update_contents.xit': ERROR: [Common 17-39] 'xit::source_ipfile' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'axi_smc'. Failed to generate 'Elaborate BD' outputs: Failed to elaborate IP.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
ERROR: [BD 41-1712] IP name 'bd_afc3_one_0' is already in use in this project.  Please choose a different name.

ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:xlconstant:1.1 -type ip -name one .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [Ipptcl 7-5] XIT evaluation error: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

ERROR: [Common 17-39] 'xit::source_ipfile' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'f:/xilinx/Vivado/2018.2/data/ip/xilinx/smartconnect_v1_0/xit/update_contents.xit': ERROR: [Common 17-39] 'xit::source_ipfile' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'axi_smc'. Failed to generate 'Elaborate BD' outputs: Failed to elaborate IP.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
current_project test2
close_project
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
launch_runs synth_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4288.063 ; gain = 0.000
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 09:05:17 2018] Launched design_1_axi_smc_0_synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_axi_smc_0_synth_1/runme.log
[Sun Dec  9 09:05:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 4354.816 ; gain = 66.754
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
reset_run synth_1
reset_run design_1_axi_smc_0_synth_1
set_property location {2 918 -140} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4355.789 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 5757a512c4f88fd0; cache size = 23.125 MB.
[Sun Dec  9 09:06:27 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 09:06:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 4456.316 ; gain = 100.527
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4456.316 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 09:24:23 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 09:24:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 4556.043 ; gain = 99.727
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {1 858 -161} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4559.672 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 09:46:54 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 09:46:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 4677.031 ; gain = 117.359
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {1 860 -139} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C]
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4680.660 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 10:08:38 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 10:08:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 4813.602 ; gain = 132.941
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4818.316 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 10:42:32 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 10:42:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 4944.152 ; gain = 125.836
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 937 -207} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4947.836 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 11:13:24 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 11:13:25 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 5076.199 ; gain = 128.363
reset_run impl_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 957 -167} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5217.344 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 11:21:32 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 11:21:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 5346.734 ; gain = 129.391
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 858 -239} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 808 -299} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5350.848 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 11:34:50 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 11:34:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 5480.020 ; gain = 129.172
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 830 -307} [get_bd_cells matrix_processor_ctrl_0]
delete_bd_objs [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 783 -270} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5484.133 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 12:12:30 2018] Launched design_1_matrix_processor_ctrl_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_2_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_2_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 12:12:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 5600.246 ; gain = 116.113
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 757 -319} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5612.309 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 12:34:03 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
[Sun Dec  9 12:34:03 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 5756.430 ; gain = 144.484
launch_runs impl_1 -jobs 8
[Sun Dec  9 12:35:38 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
reset_run impl_1
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 901 -272} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5768.137 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 12:40:49 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 12:40:49 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 5885.168 ; gain = 117.031
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5931.695 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5931.695 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 5931.695 ; gain = 42.402
open_report: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5935.285 ; gain = 3.590
report_ip_status -name ip_status 
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_1/design_1_axi_bram_ctrl_1_1.dcp' for cell 'design_1_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.dcp' for cell 'design_1_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_1/design_1_matrix_processor_ctrl_0_1.dcp' for cell 'design_1_i/matrix_processor_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 346 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 335 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 11 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5937.332 ; gain = 0.000
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 872 -260} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5937.332 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  9 12:56:52 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 12:56:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 5995.629 ; gain = 58.297
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  9 13:08:29 2018...
