Time resolution is 1 ps
Written bits: 11111110
Written bits: 00000010
Written bits: 00000010
Written bits: 00100000
Written bits: 00000010
Written bits: 00000000
Written bits: 00111111
Written bits: 00000000
Written bits: 00000000
Written bits: 00000000
Written bits: 11110000
Programm finished. Receiving Data...
Received bits: xxxxxxxx 	(addr: 00000)
Received bits: xxxxxxxx 	(addr: 00000)
Received bits: xxxxxxxx 	(addr: 00001)
Received bits: xxxxxxxx 	(addr: 00010)
Received bits: xxxxxxxx 	(addr: 00011)
Received bits: xxxxxxxx 	(addr: 00011)
Received bits: xxxxxxxx 	(addr: 00100)
Received bits: xxxxxxxx 	(addr: 00101)
Received bits: xxxxxxxx 	(addr: 00110)
Received bits: xxxxxxxx 	(addr: 00110)
Received bits: xxxxxxxx 	(addr: 00111)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
Received bits: xxxxxxxx 	(addr: 01000)
$stop called at time : 5713565 ns : File "/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/PIPELINE_Test/DEBUGGER/sims/pipeline_uart_tb.v" Line 190
