// Seed: 4046237449
module module_0 (
    output tri0 id_0,
    input supply1 id_1
    , id_19,
    output supply0 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wand id_7,
    input tri0 id_8,
    input tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri1 id_13,
    input tri0 id_14,
    output wire id_15,
    output wire id_16,
    input wand id_17
);
  final
    if (1'b0) @* id_16 = 1'b0;
    else;
  wire id_20;
endmodule
module module_1 (
    input tri0 void id_0,
    input wand id_1,
    output uwire id_2,
    input wor id_3,
    input tri0 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    output tri id_12,
    input supply0 id_13,
    output uwire id_14,
    input supply0 id_15,
    output wor id_16,
    output wand id_17,
    input tri0 id_18,
    output wor id_19
    , id_21
);
  wire id_22, id_23, id_24;
  module_0(
      id_2,
      id_18,
      id_2,
      id_6,
      id_9,
      id_0,
      id_14,
      id_15,
      id_1,
      id_9,
      id_18,
      id_9,
      id_15,
      id_19,
      id_1,
      id_14,
      id_14,
      id_4
  );
endmodule
