INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/lib/src/gen/d_flip_flop.sv" into library work
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/lib/src/gen/sr_flip_flop.sv" into library work
INFO: [VRFC 10-311] analyzing module sr_flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/central_processing_unit/src/gen/central_processing_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module central_processing_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/central_processing_unit/src/gen/arithmetic_logic_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/central_processing_unit/src/gen/register_file.sv" into library work
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/central_processing_unit/src/gen/comparator.sv" into library work
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/central_processing_unit/src/gen/decoder.sv" into library work
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/central_processing_unit/src/gen/control_and_status_registers.sv" into library work
INFO: [VRFC 10-311] analyzing module control_and_status_registers
INFO: [VRFC 10-2458] undeclared symbol mstatus___spie, assumed default net type wire [/home/seankent/bluejay/ip/central_processing_unit/src/gen/control_and_status_registers.sv:413]
INFO: [VRFC 10-2458] undeclared symbol en__scratch, assumed default net type wire [/home/seankent/bluejay/ip/central_processing_unit/src/gen/control_and_status_registers.sv:764]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/central_processing_unit/tb/gen/tb.sv" into library work
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/central_processing_unit/tb/gen/memory.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/machine_timer_registers/src/gen/machine_timer_registers.sv" into library work
INFO: [VRFC 10-311] analyzing module machine_timer_registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/platform_level_interrupt_controller/src/gen/platform_level_interrupt_controller.sv" into library work
INFO: [VRFC 10-311] analyzing module platform_level_interrupt_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/platform_level_interrupt_controller/src/gen/platform_level_interrupt_controller__core.sv" into library work
INFO: [VRFC 10-311] analyzing module platform_level_interrupt_controller__core
INFO: [VRFC 10-2458] undeclared symbol context__0__id, assumed default net type wire [/home/seankent/bluejay/ip/platform_level_interrupt_controller/src/gen/platform_level_interrupt_controller__core.sv:134]
INFO: [VRFC 10-2458] undeclared symbol context__0__priority, assumed default net type wire [/home/seankent/bluejay/ip/platform_level_interrupt_controller/src/gen/platform_level_interrupt_controller__core.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/platform_level_interrupt_controller/src/gen/platform_level_interrupt_controller__gateway.sv" into library work
INFO: [VRFC 10-311] analyzing module platform_level_interrupt_controller__gateway
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/platform_level_interrupt_controller/src/gen/platform_level_interrupt_controller__priority_mux.sv" into library work
INFO: [VRFC 10-311] analyzing module platform_level_interrupt_controller__priority_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/physical_memory_attribute_registers/src/gen/physical_memory_attribute_registers.sv" into library work
INFO: [VRFC 10-311] analyzing module physical_memory_attribute_registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/general_purpose_input_output/src/gen/general_purpose_input_output.sv" into library work
INFO: [VRFC 10-311] analyzing module general_purpose_input_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/memory_controller/src/gen/memory_controller.sv" into library work
INFO: [VRFC 10-311] analyzing module memory_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/bus/src/gen/bus.sv" into library work
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/bus/src/gen/bus__decoder.sv" into library work
INFO: [VRFC 10-311] analyzing module bus__decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/bus/src/gen/bus__multiplexer.sv" into library work
INFO: [VRFC 10-311] analyzing module bus__multiplexer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/bus/src/gen/bus__physical_memory_attribute_multiplexer.sv" into library work
INFO: [VRFC 10-311] analyzing module bus__physical_memory_attribute_multiplexer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/bus/src/gen/bus__physical_memory_attribute_checker.sv" into library work
INFO: [VRFC 10-311] analyzing module bus__physical_memory_attribute_checker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/bus/src/gen/bus__trap.sv" into library work
INFO: [VRFC 10-311] analyzing module bus__trap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/jay/src/gen/jay.sv" into library work
INFO: [VRFC 10-311] analyzing module jay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/seankent/bluejay/ip/top/src/gen/top.sv" into library work
INFO: [VRFC 10-311] analyzing module top
