<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="_BuildYourOwnZ80Computer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="VRAM32Ko_Amstrad.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="amstrad_motherboard.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="amstrad_switch_z80_vga_sd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="amstrad_switch_z80_vga_sd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="amstrad_switch_z80_vga_sd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="amstrad_switch_z80_vga_sd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="amstrad_switch_z80_vga_sd.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="amstrad_switch_z80_vga_sd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="amstrad_switch_z80_vga_sd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="amstrad_switch_z80_vga_sd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="amstrad_switch_z80_vga_sd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="amstrad_switch_z80_vga_sd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="amstrad_switch_z80_vga_sd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="amstrad_switch_z80_vga_sd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="amstrad_switch_z80_vga_sd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="amstrad_switch_z80_vga_sd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="amstrad_switch_z80_vga_sd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="amstrad_switch_z80_vga_sd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="amstrad_switch_z80_vga_sd.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="amstrad_switch_z80_vga_sd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="amstrad_switch_z80_vga_sd.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="amstrad_switch_z80_vga_sd_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="amstrad_switch_z80_vga_sd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="amstrad_switch_z80_vga_sd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="amstrad_switch_z80_vga_sd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="amstrad_switch_z80_vga_sd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="amstrad_switch_z80_vga_sd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="amstrad_switch_z80_vga_sd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="amstrad_switch_z80_vga_sd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="amstrad_switch_z80_vga_sd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="amstrad_switch_z80_vga_sd_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="amstrad_switch_z80_vga_sd_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="amstrad_video.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="bootloader_sd.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="divideby2.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="divideby3.vhf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="joybuf.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="joykeyb.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511442809" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1511442809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511442812" xil_pn:in_ck="189476199234634003" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8651761007263570692" xil_pn:start_ts="1511442809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VRAM32Ko_Amstrad.vhf"/>
      <outfile xil_pn:name="amstrad_motherboard.vhf"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.vhf"/>
      <outfile xil_pn:name="amstrad_video.vhf"/>
      <outfile xil_pn:name="bootloader_sd.vhf"/>
      <outfile xil_pn:name="divideby2.vhf"/>
      <outfile xil_pn:name="divideby3.vhf"/>
      <outfile xil_pn:name="joybuf.vhf"/>
      <outfile xil_pn:name="joykeyb.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1511383199" xil_pn:in_ck="2453451246532121561" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5098853262177520044" xil_pn:start_ts="1511383199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/PALETTE_RAM2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/PALETTE_RAM2.vhd"/>
      <outfile xil_pn:name="ipcore_dir/xilinx_syncram_dp.ngc"/>
      <outfile xil_pn:name="ipcore_dir/xilinx_syncram_dp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511110748" xil_pn:in_ck="2282522927926765207" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1511110748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511377758" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5727918894629920130" xil_pn:start_ts="1511377758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511377758" xil_pn:in_ck="2282522927926765207" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1511377758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511377758" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="884389040839345910" xil_pn:start_ts="1511377758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511442879" xil_pn:in_ck="5392292779807816960" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6370024455873788677" xil_pn:start_ts="1511442812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.jhd"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.lso"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.ngc"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.ngr"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.prj"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.stx"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.syr"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.xst"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1511377816" xil_pn:in_ck="-595860939995778649" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8537905039242174707" xil_pn:start_ts="1511377816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511442889" xil_pn:in_ck="-6858461151490717517" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8357745261853009481" xil_pn:start_ts="1511442879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.bld"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.ngd"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1511442929" xil_pn:in_ck="8665833318915229279" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1511442889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.pcf"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_map.map"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_map.mrp"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_map.ncd"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_map.ngm"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_map.xrpt"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_summary.xml"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1511442961" xil_pn:in_ck="2037181793944221368" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1511442929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.ncd"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.pad"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.par"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.ptwx"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.unroutes"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.xpi"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_pad.csv"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_pad.txt"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1511443001" xil_pn:in_ck="-7763846531372278220" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1511442961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.bgn"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.bit"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.drc"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1511443090" xil_pn:in_ck="-7763846531372291074" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1511443089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511442961" xil_pn:in_ck="-340053076167636773" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1511442955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.twr"/>
      <outfile xil_pn:name="amstrad_switch_z80_vga_sd.twx"/>
    </transform>
  </transforms>

</generated_project>
