{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734869092289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734869092289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 20:04:52 2024 " "Processing started: Sun Dec 22 20:04:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734869092289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734869092289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signal_generator -c signal_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off signal_generator -c signal_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734869092289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1734869092648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "signal_generator.v" "" { Text "E:/signal_generator/signal_generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734869092695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734869092695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file read_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_rom " "Found entity 1: read_rom" {  } { { "read_rom.v" "" { Text "E:/signal_generator/read_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734869092695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734869092695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file key_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_detection " "Found entity 1: key_detection" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734869092695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734869092695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "signal_generator " "Elaborating entity \"signal_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734869092726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detection key_detection:key_int " "Elaborating entity \"key_detection\" for hierarchy \"key_detection:key_int\"" {  } { { "signal_generator.v" "key_int" { Text "E:/signal_generator/signal_generator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869092742 ""}
{ "Warning" "WSGN_SEARCH_FILE" "address_calculation.v 1 1 " "Using design file address_calculation.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 address_calculation " "Found entity 1: address_calculation" {  } { { "address_calculation.v" "" { Text "E:/signal_generator/address_calculation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734869092757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1734869092757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_calculation address_calculation:address_int " "Elaborating entity \"address_calculation\" for hierarchy \"address_calculation:address_int\"" {  } { { "signal_generator.v" "address_int" { Text "E:/signal_generator/signal_generator.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869092757 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "phase_word address_calculation.v(9) " "Verilog HDL warning at address_calculation.v(9): object phase_word used but never assigned" {  } { { "address_calculation.v" "" { Text "E:/signal_generator/address_calculation.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1734869092757 "|signal_generator|address_calculation:address_int"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phase_word 0 address_calculation.v(9) " "Net \"phase_word\" at address_calculation.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "address_calculation.v" "" { Text "E:/signal_generator/address_calculation.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734869092757 "|signal_generator|address_calculation:address_int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_rom address_calculation:address_int\|read_rom:dds_rom_int " "Elaborating entity \"read_rom\" for hierarchy \"address_calculation:address_int\|read_rom:dds_rom_int\"" {  } { { "address_calculation.v" "dds_rom_int" { Text "E:/signal_generator/address_calculation.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869092757 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 read_rom.v(7) " "Net \"rom.data_a\" at read_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "read_rom.v" "" { Text "E:/signal_generator/read_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734869092757 "|signal_generator|address_calculation:address_int|read_rom:dds_rom_int"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 read_rom.v(7) " "Net \"rom.waddr_a\" at read_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "read_rom.v" "" { Text "E:/signal_generator/read_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734869092757 "|signal_generator|address_calculation:address_int|read_rom:dds_rom_int"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 read_rom.v(7) " "Net \"rom.we_a\" at read_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "read_rom.v" "" { Text "E:/signal_generator/read_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734869092757 "|signal_generator|address_calculation:address_int|read_rom:dds_rom_int"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "address_calculation:address_int\|read_rom:dds_rom_int\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"address_calculation:address_int\|read_rom:dds_rom_int\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/signal_generator.ram0_read_rom_99046a0a.hdl.mif " "Parameter INIT_FILE set to db/signal_generator.ram0_read_rom_99046a0a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734869093039 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1734869093039 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1734869093039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "address_calculation:address_int\|read_rom:dds_rom_int\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"address_calculation:address_int\|read_rom:dds_rom_int\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "address_calculation:address_int\|read_rom:dds_rom_int\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"address_calculation:address_int\|read_rom:dds_rom_int\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/signal_generator.ram0_read_rom_99046a0a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/signal_generator.ram0_read_rom_99046a0a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734869093070 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734869093070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8e1 " "Found entity 1: altsyncram_n8e1" {  } { { "db/altsyncram_n8e1.tdf" "" { Text "E:/signal_generator/db/altsyncram_n8e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734869093132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734869093132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "E:/signal_generator/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734869093179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734869093179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "E:/signal_generator/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734869093242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734869093242 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[2\] key_detection:key_int\|freq_word\[2\]~_emulated key_detection:key_int\|freq_word\[2\]~1 " "Register \"key_detection:key_int\|freq_word\[2\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[2\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[2\]~1\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[3\] key_detection:key_int\|freq_word\[3\]~_emulated key_detection:key_int\|freq_word\[3\]~5 " "Register \"key_detection:key_int\|freq_word\[3\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[3\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[3\]~5\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[4\] key_detection:key_int\|freq_word\[4\]~_emulated key_detection:key_int\|freq_word\[4\]~9 " "Register \"key_detection:key_int\|freq_word\[4\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[4\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[4\]~9\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[5\] key_detection:key_int\|freq_word\[5\]~_emulated key_detection:key_int\|freq_word\[5\]~13 " "Register \"key_detection:key_int\|freq_word\[5\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[5\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[5\]~13\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[6\] key_detection:key_int\|freq_word\[6\]~_emulated key_detection:key_int\|freq_word\[6\]~17 " "Register \"key_detection:key_int\|freq_word\[6\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[6\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[6\]~17\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[7\] key_detection:key_int\|freq_word\[7\]~_emulated key_detection:key_int\|freq_word\[7\]~21 " "Register \"key_detection:key_int\|freq_word\[7\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[7\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[7\]~21\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[8\] key_detection:key_int\|freq_word\[8\]~_emulated key_detection:key_int\|freq_word\[8\]~25 " "Register \"key_detection:key_int\|freq_word\[8\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[8\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[8\]~25\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[9\] key_detection:key_int\|freq_word\[9\]~_emulated key_detection:key_int\|freq_word\[9\]~29 " "Register \"key_detection:key_int\|freq_word\[9\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[9\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[9\]~29\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[10\] key_detection:key_int\|freq_word\[10\]~_emulated key_detection:key_int\|freq_word\[10\]~33 " "Register \"key_detection:key_int\|freq_word\[10\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[10\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[10\]~33\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "key_detection:key_int\|freq_word\[11\] key_detection:key_int\|freq_word\[11\]~_emulated key_detection:key_int\|freq_word\[11\]~37 " "Register \"key_detection:key_int\|freq_word\[11\]\" is converted into an equivalent circuit using register \"key_detection:key_int\|freq_word\[11\]~_emulated\" and latch \"key_detection:key_int\|freq_word\[11\]~37\"" {  } { { "key_detection.v" "" { Text "E:/signal_generator/key_detection.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734869093335 "|signal_generator|key_detection:key_int|freq_word[11]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1734869093335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734869093460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734869093710 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734869093710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734869093741 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734869093741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734869093741 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734869093741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734869093741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734869093757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 20:04:53 2024 " "Processing ended: Sun Dec 22 20:04:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734869093757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734869093757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734869093757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734869093757 ""}
