

================================================================
== Vitis HLS Report for 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI'
================================================================
* Date:           Sat Oct 15 11:10:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.182 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  2.570 us|  2.570 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3  |      512|      512|         2|          1|          1|   512|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c7_V = alloca i32 1"   --->   Operation 5 'alloca' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c5_V = alloca i32 1"   --->   Operation 7 'alloca' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_1_079, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_1_079, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten11"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c5_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c7_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i10 %indvar_flatten11"   --->   Operation 17 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "%icmp_ln1069 = icmp_eq  i10 %indvar_flatten11_load, i10 512"   --->   Operation 18 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%add_ln1069_7 = add i10 %indvar_flatten11_load, i10 1"   --->   Operation 19 'add' 'add_ln1069_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.preheader, void %.loopexit.loopexit.exitStub"   --->   Operation 20 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c7_V_load = load i4 %c7_V"   --->   Operation 21 'load' 'c7_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten"   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c5_V_load = load i4 %c5_V"   --->   Operation 23 'load' 'c5_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln870 = add i4 %c5_V_load, i4 1"   --->   Operation 24 'add' 'add_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln1069_16 = icmp_eq  i8 %indvar_flatten_load, i8 64"   --->   Operation 25 'icmp' 'icmp_ln1069_16' <Predicate = (!icmp_ln1069)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.35ns)   --->   "%select_ln72 = select i1 %icmp_ln1069_16, i4 %add_ln870, i4 %c5_V_load" [src/kernel_kernel.cpp:72]   --->   Operation 26 'select' 'select_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln72, i32 3" [src/kernel_kernel.cpp:72]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i1 %tmp" [src/kernel_kernel.cpp:72]   --->   Operation 28 'zext' 'zext_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i4 %select_ln72" [src/kernel_kernel.cpp:72]   --->   Operation 29 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%xor_ln72 = xor i1 %icmp_ln1069_16, i1 1" [src/kernel_kernel.cpp:72]   --->   Operation 30 'xor' 'xor_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln1069_17 = icmp_eq  i4 %c7_V_load, i4 8"   --->   Operation 31 'icmp' 'icmp_ln1069_17' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%and_ln72 = and i1 %icmp_ln1069_17, i1 %xor_ln72" [src/kernel_kernel.cpp:72]   --->   Operation 32 'and' 'and_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%or_ln74 = or i1 %and_ln72, i1 %icmp_ln1069_16" [src/kernel_kernel.cpp:74]   --->   Operation 33 'or' 'or_ln74' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln74 = select i1 %or_ln74, i4 0, i4 %c7_V_load" [src/kernel_kernel.cpp:74]   --->   Operation 34 'select' 'select_ln74' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i4 %select_ln74" [src/kernel_kernel.cpp:82]   --->   Operation 35 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.57ns)   --->   "%add_ln82 = add i3 %trunc_ln82, i3 %zext_ln72" [src/kernel_kernel.cpp:82]   --->   Operation 36 'add' 'add_ln82' <Predicate = (!icmp_ln1069)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i3 %add_ln82" [src/kernel_kernel.cpp:82]   --->   Operation 37 'zext' 'zext_ln82' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_A_addr = getelementptr i256 %local_A, i64 0, i64 %zext_ln82" [src/kernel_kernel.cpp:82]   --->   Operation 38 'getelementptr' 'local_A_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.20ns)   --->   "%in_data_V = load i3 %local_A_addr" [src/kernel_kernel.cpp:82]   --->   Operation 39 'load' 'in_data_V' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln870_13 = add i4 %select_ln74, i4 1"   --->   Operation 40 'add' 'add_ln870_13' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln1069 = add i8 %indvar_flatten_load, i8 1"   --->   Operation 41 'add' 'add_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.30ns)   --->   "%select_ln1069 = select i1 %icmp_ln1069_16, i8 1, i8 %add_ln1069"   --->   Operation 42 'select' 'select_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln1069 = store i10 %add_ln1069_7, i10 %indvar_flatten11"   --->   Operation 43 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln72 = store i4 %select_ln72, i4 %c5_V" [src/kernel_kernel.cpp:72]   --->   Operation 44 'store' 'store_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln1069 = store i8 %select_ln1069, i8 %indvar_flatten"   --->   Operation 45 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln870 = store i4 %add_ln870_13, i4 %c7_V"   --->   Operation 46 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_st"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_76_3_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/kernel_kernel.cpp:76]   --->   Operation 50 'specpipeline' 'specpipeline_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/kernel_kernel.cpp:76]   --->   Operation 51 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.20ns)   --->   "%in_data_V = load i3 %local_A_addr" [src/kernel_kernel.cpp:82]   --->   Operation 52 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i256 %in_data_V"   --->   Operation 53 'trunc' 'data_split_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 32, i32 63"   --->   Operation 54 'partselect' 'data_split_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 64, i32 95"   --->   Operation 55 'partselect' 'data_split_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 96, i32 127"   --->   Operation 56 'partselect' 'data_split_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_split_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 128, i32 159"   --->   Operation 57 'partselect' 'data_split_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 160, i32 191"   --->   Operation 58 'partselect' 'data_split_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 192, i32 223"   --->   Operation 59 'partselect' 'data_split_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%data_split_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 224, i32 255"   --->   Operation 60 'partselect' 'data_split_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.58ns)   --->   "%p_0 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_0, i32 %data_split_V_1, i32 %data_split_V_2, i32 %data_split_V_3, i32 %data_split_V_4, i32 %data_split_V_5, i32 %data_split_V_6, i32 %data_split_V_7, i3 %trunc_ln72" [src/kernel_kernel.cpp:89]   --->   Operation 61 'mux' 'p_0' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_A_PE_1_079, i32 %p_0" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	'alloca' operation ('c5.V') [5]  (0 ns)
	'load' operation ('c5_V_load') on local variable 'c5.V' [23]  (0 ns)
	'add' operation ('add_ln870') [24]  (0.708 ns)
	'select' operation ('select_ln72', src/kernel_kernel.cpp:72) [28]  (0.351 ns)
	'add' operation ('add_ln82', src/kernel_kernel.cpp:82) [39]  (0.572 ns)
	'getelementptr' operation ('local_A_addr', src/kernel_kernel.cpp:82) [41]  (0 ns)
	'load' operation ('in_data.V', src/kernel_kernel.cpp:82) on array 'local_A' [44]  (1.2 ns)

 <State 2>: 3.18ns
The critical path consists of the following:
	'load' operation ('in_data.V', src/kernel_kernel.cpp:82) on array 'local_A' [44]  (1.2 ns)
	'mux' operation ('p_0', src/kernel_kernel.cpp:89) [53]  (0.584 ns)
	fifo write operation ('write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_A_PE_1_079' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [54]  (1.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
