<session jtag_chain="DE-SoC [USB-1]" jtag_device="@2: 5CSE(BA5|MA5)/5CSTFD5D5/.. (0x02D120DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130816"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2016/04/18 18:53:35  #0">
      <clock name="div_clock:clock_divider|div_clks[20]" polarity="posedge" tap_mode="classic"/>
      <config ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="256" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="file_register:reg_file|read0_addr[0]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[1]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[2]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[3]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[4]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[0]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[1]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[2]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[3]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[4]" tap_mode="classic"/>
          <wire name="KEY[0]" tap_mode="probeonly"/>
          <wire name="SW[8]" tap_mode="probeonly"/>
          <wire name="SW[9]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[0]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[1]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[2]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[3]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[4]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[5]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[6]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|db_state[0]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|db_state[1]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[0]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[1]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[2]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[3]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[4]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[5]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[6]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[7]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[0]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[1]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[2]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[3]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[4]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[5]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[6]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[7]" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[0]~0" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[1]~1" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[2]~2" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[3]~3" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[4]~4" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[5]~5" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[6]~6" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[7]~7" tap_mode="probeonly"/>
          <wire name="sys_clk" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="file_register:reg_file|read0_addr[0]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[1]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[2]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[3]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[4]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[0]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[1]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[2]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[3]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[4]" tap_mode="classic"/>
          <wire name="KEY[0]" tap_mode="probeonly"/>
          <wire name="SW[8]" tap_mode="probeonly"/>
          <wire name="SW[9]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[0]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[1]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[2]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[3]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[4]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[5]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[6]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|db_state[0]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|db_state[1]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[0]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[1]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[2]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[3]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[4]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[5]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[6]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[7]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[0]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[1]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[2]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[3]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[4]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[5]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[6]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[7]" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[0]~0" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[1]~1" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[2]~2" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[3]~3" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[4]~4" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[5]~5" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[6]~6" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[7]~7" tap_mode="probeonly"/>
          <wire name="sys_clk" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="file_register:reg_file|read0_addr[0]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[1]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[2]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[3]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read0_addr[4]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[0]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[1]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[2]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[3]" tap_mode="classic"/>
          <wire name="file_register:reg_file|read1_addr[4]" tap_mode="classic"/>
          <wire name="KEY[0]" tap_mode="probeonly"/>
          <wire name="SW[8]" tap_mode="probeonly"/>
          <wire name="SW[9]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[0]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[1]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[2]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[3]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[4]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[5]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|data_bus[6]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|db_state[0]" tap_mode="probeonly"/>
          <wire name="fr_sram_demo_sm:state_mach|db_state[1]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[0]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[1]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[2]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[3]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[4]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[5]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[6]" tap_mode="probeonly"/>
          <wire name="sram:memory|mar[7]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[0]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[1]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[2]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[3]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[4]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[5]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[6]" tap_mode="probeonly"/>
          <wire name="sram:memory|mdr[7]" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[0]~0" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[1]~1" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[2]~2" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[3]~3" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[4]~4" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[5]~5" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[6]~6" tap_mode="probeonly"/>
          <wire name="sram:memory|sram_data_bus[7]~7" tap_mode="probeonly"/>
          <wire name="sys_clk" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sys_clk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="file_register:reg_file|read0_addr[4..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[4]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[3]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[2]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[1]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="sram:memory|mdr[0..7]" order="lsb_to_msb" radix="unsigned_dec" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="probeonly" trigger_index="30" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="probeonly" trigger_index="31" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="probeonly" trigger_index="32" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="probeonly" trigger_index="33" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" trigger_index="34" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" trigger_index="35" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" trigger_index="36" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" trigger_index="37" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="sram:memory|sram_data_bus[0..7]" order="lsb_to_msb" radix="unsigned_dec" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[0]~0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[1]~1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[2]~2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[3]~3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[4]~4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[5]~5" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[6]~6" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[7]~7" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="sram:memory|mar[0..7]" order="lsb_to_msb" radix="unsigned_dec" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="probeonly" trigger_index="22" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="probeonly" trigger_index="23" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="probeonly" trigger_index="24" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="probeonly" trigger_index="25" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="probeonly" trigger_index="26" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="probeonly" trigger_index="27" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="probeonly" trigger_index="28" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="probeonly" trigger_index="29" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="fr_sram_demo_sm:state_mach|data_bus[0..6]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="probeonly" trigger_index="13" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="probeonly" trigger_index="14" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="probeonly" trigger_index="15" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="probeonly" trigger_index="16" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="probeonly" trigger_index="17" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="probeonly" trigger_index="18" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="probeonly" trigger_index="19" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="fr_sram_demo_sm:state_mach|db_state[0..1]" order="lsb_to_msb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|db_state[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="probeonly" trigger_index="20" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|db_state[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="probeonly" trigger_index="21" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="file_register:reg_file|read1_addr[4..0]" order="msb_to_lsb" radix="unsigned_dec" type="combinatorial">
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[4]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[3]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[2]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[1]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[0]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          </node>
          <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="KEY[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="probeonly" trigger_index="10" type="unknown"/>
          <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="SW[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="probeonly" trigger_index="11" type="unknown"/>
          <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="SW[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="probeonly" trigger_index="12" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sys_clk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="file_register:reg_file|read0_addr[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[4]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[3]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[2]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[1]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sram:memory|mdr[0..7]" order="lsb_to_msb" radix="unsigned_dec" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="probeonly" trigger_index="30" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="probeonly" trigger_index="31" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="probeonly" trigger_index="32" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="probeonly" trigger_index="33" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" trigger_index="34" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" trigger_index="35" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" trigger_index="36" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" trigger_index="37" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sram:memory|sram_data_bus[0..7]" order="lsb_to_msb" radix="unsigned_dec" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[0]~0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[1]~1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[2]~2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[3]~3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[4]~4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[5]~5" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[6]~6" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[7]~7" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sram:memory|mar[0..7]" order="lsb_to_msb" radix="unsigned_dec" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="probeonly" trigger_index="22" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="probeonly" trigger_index="23" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="probeonly" trigger_index="24" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="probeonly" trigger_index="25" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="probeonly" trigger_index="26" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="probeonly" trigger_index="27" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="probeonly" trigger_index="28" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="probeonly" trigger_index="29" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fr_sram_demo_sm:state_mach|data_bus[0..6]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="probeonly" trigger_index="13" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="probeonly" trigger_index="14" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="probeonly" trigger_index="15" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="probeonly" trigger_index="16" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="probeonly" trigger_index="17" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="probeonly" trigger_index="18" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="probeonly" trigger_index="19" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fr_sram_demo_sm:state_mach|db_state[0..1]" order="lsb_to_msb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|db_state[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="probeonly" trigger_index="20" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|db_state[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="probeonly" trigger_index="21" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="file_register:reg_file|read1_addr[4..0]" order="msb_to_lsb" radix="unsigned_dec" type="combinatorial">
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[4]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[3]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[2]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[1]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[0]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          </bus>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="KEY[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="probeonly" trigger_index="10" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="SW[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="probeonly" trigger_index="11" type="unknown"/>
          <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="SW[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="probeonly" trigger_index="12" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sys_clk" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="file_register:reg_file|read0_addr[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[4]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[3]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[2]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[1]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read0_addr[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sram:memory|mdr[0..7]" order="lsb_to_msb" radix="unsigned_dec" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="probeonly" trigger_index="30" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="probeonly" trigger_index="31" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="probeonly" trigger_index="32" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="probeonly" trigger_index="33" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" trigger_index="34" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" trigger_index="35" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" trigger_index="36" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mdr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" trigger_index="37" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sram:memory|sram_data_bus[0..7]" order="lsb_to_msb" radix="unsigned_dec" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[0]~0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[1]~1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[2]~2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[3]~3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[4]~4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[5]~5" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[6]~6" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|sram_data_bus[7]~7" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sram:memory|mar[0..7]" order="lsb_to_msb" radix="unsigned_dec" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="probeonly" trigger_index="22" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="probeonly" trigger_index="23" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="probeonly" trigger_index="24" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="probeonly" trigger_index="25" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="probeonly" trigger_index="26" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="probeonly" trigger_index="27" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="probeonly" trigger_index="28" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sram:memory|mar[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="probeonly" trigger_index="29" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fr_sram_demo_sm:state_mach|data_bus[0..6]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="probeonly" trigger_index="13" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="probeonly" trigger_index="14" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="probeonly" trigger_index="15" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="probeonly" trigger_index="16" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="probeonly" trigger_index="17" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="probeonly" trigger_index="18" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|data_bus[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="probeonly" trigger_index="19" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="fr_sram_demo_sm:state_mach|db_state[0..1]" order="lsb_to_msb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|db_state[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="probeonly" trigger_index="20" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="fr_sram_demo_sm:state_mach|db_state[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="probeonly" trigger_index="21" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="file_register:reg_file|read1_addr[4..0]" order="msb_to_lsb" radix="unsigned_dec" type="combinatorial">
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[4]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[3]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[2]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[1]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="file_register:reg_file|read1_addr[0]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          </bus>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="KEY[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="probeonly" trigger_index="10" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="SW[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="probeonly" trigger_index="11" type="unknown"/>
          <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="SW[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="probeonly" trigger_index="12" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="B7A4F3D1" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2016/04/18 18:53:35  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>11111111111111111111111111111111111111111111111
            <pwr_up_transitional>11111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: Trig @ 2016/04/18 19:30:55 (0:0:20.4 elapsed)" power_up_mode="false" sample_depth="256" trigger_position="32">00000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000100000000011010000000001111111000000000000000001000000000110100000000011111110000000000000000010000000001101000000000111111100000000000000000000000000011010000000001111111000000000000000000000000000110100000000011111110000000000000000000000000001101000000000111111100000000000000000000000000011010000000101111111000000000000000001000000000110100000001011111110000000000000000010000000001101000000010111111100000000000000000100000000011010000000101111111000000000000000001000000000110100000001000001101111110001111100000000000001101000000010000011011111100011111000000000000011010000000100000110111111000111110000000000000110100000001000001101111110001111100001000010001101000000010000011011111100011111000110000100011010000000100000110111111000111110001100001000110100000001000001101111110001111100011000010001101000000010000011011111100011111000110000100011010000000101000110101111000011110000100001000110100000001010001101011110000111100001000010001101000000010100011010111100001111000010000100011010000000101000110101111000011110000010000100110100000001010001101011110000111100010100001001101000000010100011010111100001111000101000010011010000000101000110101111000011110001010000100110100000001010001101011110000111100010100001001101000000010010011011011100010111000001000010011010000000100100110110111000101110000010000100110100000001001001101101110001011100000100001001101000000010010011011011100010111000011000110011010000000100100110110111000101110001110001100110100000001001001101101110001011100011100011001101000000010010011011011100010111000111000110011010000000100100110110111000101110001110001100110100000001011001101001110000011100001100011001101000000010110011010011100000111000011000110011010000000101100110100111000001110000110001100110100000001011001101001110000011100000010000101101000000010110011010011100000111000100100001011010000000101100110100111000001110001001000010110100000001011001101001110000011100010010000101101000000010110011010011100000111000100100001011010000000100010110111011000110110000001000010110100000001000101101110110001101100000010000101101000000010001011011101100011011000000100001011010000000100010110111011000110110000101001010110100000001000101101110110001101100011010010101101000000010001011011101100011011000110100101011010000000100010110111011000110110001101001010110100000001000101101110110001101100011010010101101000000010101011010101100001011000010100101011010000000101010110101011000010110000101001010110100000001010101101010110000101100001010010101101000000010101011010101100001011000001100011011010000000101010110101011000010110001011000110110100000001010101101010110000101100010110001101101000000010101011010101100001011000101100011011010000000101010110101011000010110001011000110110100000001001101101100110001001100000110001101101000000010011011011001100010011000001100011011010000000100110110110011000100110000011000110110100000001001101101100110001001100001110011101101000000010011011011001100010011000111100111011010000000100110110110011000100110001111001110110100000001001101101100110001001100011110011101101000000010011011011001100010011000111100111011010000000101110110100011000000110000111001110110100000001011101101000110000001100001110011101101000000010111011010001100000011000011100111011010000000101110110100011000000110000000100001110100000001011101101000110000001100010001000011101000000010111011010001100000011000100010000111010000000101110110100011000000110001000100001110100000001011101101000110000001100010001000011101000000010000111011110100011101000000010000111010000000100001110111101000111010000000100001110100000001000011101111010001110100000001000011101000000010000111011110100011101000010010100111010000000100001110111101000111010001100101001110100000001000011101111010001110100011001010011101000000010000111011110100011101000110010100111010000000100001110111101000111010001100101001110100000001010011101011010000110100001001010011101000000010100111010110100001101000010010100111010000000101001110101101000011010000100101001110100000001010011101011010000110100000101001011101000000010100111010110100001101000101010010111010000000101001110101101000011010001010100101110100000001010011101011010000110100010101001011101000000010100111010110100001101000101010010111010000000100101110110101000101010000010100101110100000001001011101101010001010100000101001011101000000010010111011010100010101000001010010111010000000100101110110101000101010000110101101110100000001001011101101010001010100011101011011101000000010010111011010100010101000111010110111010000000100101110110101000101010001110101101110100000001001011101101010001010100011101011011101000000010110111010010100000101000011010110111010000000101101110100101000001010000110101101110100000001011011101001010000010100001101011011101000000010110111010010100000101000000110001111010000000101101110100101000001010001001100011110100000001011011101001010000010100010011000111101000000010110111010010100000101000100110001111010000000101101110100101000001010001001100011110100000001000111101110010001100100000011000111101000000010001111011100100011001000000110001111010000000100011110111001000110010000001100011110100000001000111101110010001100100001011010111101000000010001111011100100011001000110110101111010000000100011110111001000110010001101101011110100000001000111101110010001100100011011010111101000000010001111011100100011001000110110101111010000000101011110101001000010010000101101011110100000001010111101010010000100100001011010111101000000010101111010100100001001000010110101111010000000101011110101001000010010000011100111110100000001010111101010010000100100010111001111101000000010101111010100100001001000101110011111010000000101011110101001000010010001011100111110100000001010111101010010000100100010111001111101000000010011111011000100010001000001110011111010000000100111110110001000100010000011100111110100000001001111101100010001000100000111001111101000000010011111011000100010001000011110111111010000000100111110110001000100010001111101111110100000001001111101100010001000100011111011111101000000010011111011000100010001000111110111111010000000100111110110001000100010001111101111110100000001011111101000010000000100001111011111101000000010111111010000100000001000011110111111010000000101111110100001000000010000111101111110100000001011111101000010000000100001111011111101000000010111111010000100000001000111110111111010000000101111110100001000000010001111101111110100000001011111101000010000000100011111011111101000000010111111010000100000001000111110111111010000000101111110100001000000010000111101111110100000001011111101000010000000100001111011111101000000010111111010000100000001000011110111111010000000101111110100001000000010000111101111110100000000011111101000010000000100011111011111101000000000111111010000100000001000111110111111010000000001111110100001000000010001111101111110100000000011111101000010000000100011111011111101000000000111111010000100000001000011110111111010000000001111110100001000000010000111101111110100000000011111101000010000000100001111011111101000000000111111010000100000001000011110111111010000000001111110100001000000010001111101111110100000000011111101000010000000100011111011111101000000000111111010000100000001000111110111111010000000001111110100001000000010001111101111110100000000011111101000010000000100001111011111101000000000111111010000100000001000011110111111010000000001111110100001000000010000111101111110100000000011111101000010000000100001111011111101000000000111111010000100000001000111110111111010000000001111110100001000000010001111101111110100000000011111101000010000000100011111011111101000000000111111010000100000001000111110111111010000000001111110100001000000010000111101111110100000000011111101000010000000100001111011111101000000000111111010000100000001000011110111111010000000001111110100001000000010000111101111110100000000011111101000010000000100011111011111101000000000111111010000100000001000111110111111010000000001111110100001000000010001111101111110100000000011111101000010000000100011111011111101000000000111111010000100000001000011110111111010000000001111110100001000000010000111101111110100000000011111101000010000000100001111011111101000000000111111010000100000001000011110111111010000000001111110100001000000010001111101111110100000000011111101000010000000100011111011111101000000000111111010000100000001000111110111111010000000001111110100001000000010001111101111110100000000011111101000010000000100001111011111101000000000111111010000100000001000011110111111010000000001111110100001000000010000111101111110100000000011111101000010000000100001111011111101000000000111111010000100000001000111110111111010000000001111110100001000000010001</data>
          <extradata>11111111111111111111111111111111T1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="column width" size="23" value="34,33,268,74,68,78,95,96,98,98,88,88,213,101,101,101,101,101,101,101,101,107,10"/>
    <multi attribute="frame size" size="2" value="1366,721"/>
    <multi attribute="jtag widget size" size="2" value="311,120"/>
    <single attribute="hierarchy widget height" value="127"/>
  </global_info>
</session>
