--A1L6 is altera_internal_jtag~TDO at ELA_X0_Y15_N0
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !D1L3Q);

--A1L7 is altera_internal_jtag~TMSUTAP at ELA_X0_Y15_N0
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !D1L3Q);

--A1L5 is altera_internal_jtag~TCKUTAP at ELA_X0_Y15_N0
A1L5 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !D1L3Q);

--altera_internal_jtag is altera_internal_jtag at ELA_X0_Y15_N0
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !D1L3Q);

--A1L4 is altera_internal_jtag~SHIFTUSER at ELA_X0_Y15_N0
A1L4 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !D1L3Q);

--A1L2 is altera_internal_jtag~CLKDRUSER at ELA_X0_Y15_N0
A1L2 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !D1L3Q);

--A1L8 is altera_internal_jtag~UPDATEUSER at ELA_X0_Y15_N0
A1L8 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !D1L3Q);


--JB1L1 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~1 at LC_X23_Y4_N1
--operation mode is arithmetic

JB1L1 = M7_safe_q[0] $ M6_safe_q[0];

--JB1L3 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~1COUT0 at LC_X23_Y4_N1
--operation mode is arithmetic

JB1L3_cout_0 = M7_safe_q[0] # !M6_safe_q[0];
JB1L3 = CARRY(JB1L3_cout_0);

--JB1L4 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~1COUT1 at LC_X23_Y4_N1
--operation mode is arithmetic

JB1L4_cout_1 = M7_safe_q[0] # !M6_safe_q[0];
JB1L4 = CARRY(JB1L4_cout_1);


--JB1L5 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~2 at LC_X23_Y4_N2
--operation mode is arithmetic

JB1L5 = M6_safe_q[1] $ M7_safe_q[1] $ !JB1L3;

--JB1L7 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~2COUT0 at LC_X23_Y4_N2
--operation mode is arithmetic

JB1L7_cout_0 = M6_safe_q[1] & (!JB1L3 # !M7_safe_q[1]) # !M6_safe_q[1] & !M7_safe_q[1] & !JB1L3;
JB1L7 = CARRY(JB1L7_cout_0);

--JB1L8 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~2COUT1 at LC_X23_Y4_N2
--operation mode is arithmetic

JB1L8_cout_1 = M6_safe_q[1] & (!JB1L4 # !M7_safe_q[1]) # !M6_safe_q[1] & !M7_safe_q[1] & !JB1L4;
JB1L8 = CARRY(JB1L8_cout_1);


--JB1L9 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~3 at LC_X23_Y4_N3
--operation mode is arithmetic

JB1L9 = M7_safe_q[2] $ M6_safe_q[2] $ JB1L7;

--JB1L11 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~3COUT0 at LC_X23_Y4_N3
--operation mode is arithmetic

JB1L11_cout_0 = M7_safe_q[2] & (!JB1L7 # !M6_safe_q[2]) # !M7_safe_q[2] & !M6_safe_q[2] & !JB1L7;
JB1L11 = CARRY(JB1L11_cout_0);

--JB1L21 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~3COUT1 at LC_X23_Y4_N3
--operation mode is arithmetic

JB1L21_cout_1 = M7_safe_q[2] & (!JB1L8 # !M6_safe_q[2]) # !M7_safe_q[2] & !M6_safe_q[2] & !JB1L8;
JB1L21 = CARRY(JB1L21_cout_1);


--JB1L31 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~4 at LC_X23_Y4_N4
--operation mode is arithmetic

JB1L31 = M7_safe_q[3] $ M6_safe_q[3] $ !JB1L11;

--JB1L41 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~4COUT at LC_X23_Y4_N4
--operation mode is arithmetic

JB1L41 = JB1L51;


--JB1L71 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~5 at LC_X23_Y4_N5
--operation mode is arithmetic

JB1L71_carry_eqn = (!JB1L41 & GND) # (JB1L41 & VCC);
JB1L71 = M7_safe_q[4] $ M6_safe_q[4] $ JB1L71_carry_eqn;

--JB1L91 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~5COUT0 at LC_X23_Y4_N5
--operation mode is arithmetic

JB1L91_cout_0 = M7_safe_q[4] & (!JB1L41 # !M6_safe_q[4]) # !M7_safe_q[4] & !M6_safe_q[4] & !JB1L41;
JB1L91 = CARRY(JB1L91_cout_0);

--JB1L02 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~5COUT1 at LC_X23_Y4_N5
--operation mode is arithmetic

JB1L02_cout_1 = M7_safe_q[4] & (!JB1L41 # !M6_safe_q[4]) # !M7_safe_q[4] & !M6_safe_q[4] & !JB1L41;
JB1L02 = CARRY(JB1L02_cout_1);


--JB1L12 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~6 at LC_X23_Y4_N6
--operation mode is arithmetic

JB1L12_carry_eqn = (!JB1L41 & JB1L91) # (JB1L41 & JB1L02);
JB1L12 = M6_safe_q[5] $ M7_safe_q[5] $ !JB1L12_carry_eqn;

--JB1L32 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~6COUT0 at LC_X23_Y4_N6
--operation mode is arithmetic

JB1L32_cout_0 = M6_safe_q[5] & (!JB1L91 # !M7_safe_q[5]) # !M6_safe_q[5] & !M7_safe_q[5] & !JB1L91;
JB1L32 = CARRY(JB1L32_cout_0);

--JB1L42 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~6COUT1 at LC_X23_Y4_N6
--operation mode is arithmetic

JB1L42_cout_1 = M6_safe_q[5] & (!JB1L02 # !M7_safe_q[5]) # !M6_safe_q[5] & !M7_safe_q[5] & !JB1L02;
JB1L42 = CARRY(JB1L42_cout_1);


--JB1L52 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|add_2131~7 at LC_X23_Y4_N7
--operation mode is normal

JB1L52_carry_eqn = (!JB1L41 & JB1L32) # (JB1L41 & JB1L42);
JB1L52 = M7_safe_q[6] $ JB1L52_carry_eqn $ M6_safe_q[6];


--M7_safe_q[6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X24_Y4_N7
--operation mode is normal

M7_safe_q[6]_carry_eqn = (!M7L9 & M7L23) # (M7L9 & M7L33);
M7_safe_q[6]_lut_out = M7_safe_q[6] $ !M7_safe_q[6]_carry_eqn;
M7_safe_q[6]_reg_input = !JB1_reduce_nor_1035 & M7_safe_q[6]_lut_out;
M7_safe_q[6] = DFFEA(M7_safe_q[6]_reg_input, GLOBAL(FB1L041), !GLOBAL(rst_i), , , , );


--M7_safe_q[5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X24_Y4_N6
--operation mode is arithmetic

M7_safe_q[5]_carry_eqn = (!M7L9 & M7L92) # (M7L9 & M7L03);
M7_safe_q[5]_lut_out = M7_safe_q[5] $ M7_safe_q[5]_carry_eqn;
M7_safe_q[5]_reg_input = !JB1_reduce_nor_1035 & M7_safe_q[5]_lut_out;
M7_safe_q[5] = DFFEA(M7_safe_q[5]_reg_input, GLOBAL(FB1L041), !GLOBAL(rst_i), , , , );

--M7L23 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X24_Y4_N6
--operation mode is arithmetic

M7L23_cout_0 = !M7L92 # !M7_safe_q[5];
M7L23 = CARRY(M7L23_cout_0);

--M7L33 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X24_Y4_N6
--operation mode is arithmetic

M7L33_cout_1 = !M7L03 # !M7_safe_q[5];
M7L33 = CARRY(M7L33_cout_1);


--M7_safe_q[4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X24_Y4_N5
--operation mode is arithmetic

M7_safe_q[4]_carry_eqn = (!M7L9 & GND) # (M7L9 & VCC);
M7_safe_q[4]_lut_out = M7_safe_q[4] $ !M7_safe_q[4]_carry_eqn;
M7_safe_q[4]_reg_input = !JB1_reduce_nor_1035 & M7_safe_q[4]_lut_out;
M7_safe_q[4] = DFFEA(M7_safe_q[4]_reg_input, GLOBAL(FB1L041), !GLOBAL(rst_i), , , , );

--M7L92 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X24_Y4_N5
--operation mode is arithmetic

M7L92_cout_0 = M7_safe_q[4] & !M7L9;
M7L92 = CARRY(M7L92_cout_0);

--M7L03 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X24_Y4_N5
--operation mode is arithmetic

M7L03_cout_1 = M7_safe_q[4] & !M7L9;
M7L03 = CARRY(M7L03_cout_1);


--M7_safe_q[3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X24_Y4_N4
--operation mode is arithmetic

M7_safe_q[3]_lut_out = M7_safe_q[3] $ M7L32;
M7_safe_q[3]_reg_input = !JB1_reduce_nor_1035 & M7_safe_q[3]_lut_out;
M7_safe_q[3] = DFFEA(M7_safe_q[3]_reg_input, GLOBAL(FB1L041), !GLOBAL(rst_i), , , , );

--M7L9 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT at LC_X24_Y4_N4
--operation mode is arithmetic

M7L9 = M7L62;


--M7_safe_q[2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X24_Y4_N3
--operation mode is arithmetic

M7_safe_q[2]_lut_out = M7_safe_q[2] $ !M7L02;
M7_safe_q[2]_reg_input = !JB1_reduce_nor_1035 & M7_safe_q[2]_lut_out;
M7_safe_q[2] = DFFEA(M7_safe_q[2]_reg_input, GLOBAL(FB1L041), !GLOBAL(rst_i), , , , );

--M7L32 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X24_Y4_N3
--operation mode is arithmetic

M7L32_cout_0 = M7_safe_q[2] & !M7L02;
M7L32 = CARRY(M7L32_cout_0);

--M7L42 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X24_Y4_N3
--operation mode is arithmetic

M7L42_cout_1 = M7_safe_q[2] & !M7L12;
M7L42 = CARRY(M7L42_cout_1);


--M7_safe_q[1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X24_Y4_N2
--operation mode is arithmetic

M7_safe_q[1]_lut_out = M7_safe_q[1] $ M7L71;
M7_safe_q[1]_reg_input = !JB1_reduce_nor_1035 & M7_safe_q[1]_lut_out;
M7_safe_q[1] = DFFEA(M7_safe_q[1]_reg_input, GLOBAL(FB1L041), !GLOBAL(rst_i), , , , );

--M7L02 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X24_Y4_N2
--operation mode is arithmetic

M7L02_cout_0 = !M7L71 # !M7_safe_q[1];
M7L02 = CARRY(M7L02_cout_0);

--M7L12 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X24_Y4_N2
--operation mode is arithmetic

M7L12_cout_1 = !M7L81 # !M7_safe_q[1];
M7L12 = CARRY(M7L12_cout_1);


--M7_safe_q[0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X24_Y4_N1
--operation mode is arithmetic

M7_safe_q[0]_lut_out = !M7_safe_q[0];
M7_safe_q[0]_reg_input = !JB1_reduce_nor_1035 & M7_safe_q[0]_lut_out;
M7_safe_q[0] = DFFEA(M7_safe_q[0]_reg_input, GLOBAL(FB1L041), !GLOBAL(rst_i), , , , );

--M7L71 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X24_Y4_N1
--operation mode is arithmetic

M7L71_cout_0 = M7_safe_q[0];
M7L71 = CARRY(M7L71_cout_0);

--M7L81 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:write_addr_rtl_236|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X24_Y4_N1
--operation mode is arithmetic

M7L81_cout_1 = M7_safe_q[0];
M7L81 = CARRY(M7L81_cout_1);


--M6_safe_q[6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X31_Y4_N7
--operation mode is normal

M6_safe_q[6]_carry_eqn = (!M6L9 & M6L23) # (M6L9 & M6L33);
M6_safe_q[6]_lut_out = M6_safe_q[6] $ !M6_safe_q[6]_carry_eqn;
M6_safe_q[6]_reg_input = !JB1_reduce_nor_2090 & M6_safe_q[6]_lut_out;
M6_safe_q[6] = DFFEA(M6_safe_q[6]_reg_input, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );


--M6_safe_q[5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X31_Y4_N6
--operation mode is arithmetic

M6_safe_q[5]_carry_eqn = (!M6L9 & M6L92) # (M6L9 & M6L03);
M6_safe_q[5]_lut_out = M6_safe_q[5] $ M6_safe_q[5]_carry_eqn;
M6_safe_q[5]_reg_input = !JB1_reduce_nor_2090 & M6_safe_q[5]_lut_out;
M6_safe_q[5] = DFFEA(M6_safe_q[5]_reg_input, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );

--M6L23 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X31_Y4_N6
--operation mode is arithmetic

M6L23_cout_0 = !M6L92 # !M6_safe_q[5];
M6L23 = CARRY(M6L23_cout_0);

--M6L33 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X31_Y4_N6
--operation mode is arithmetic

M6L33_cout_1 = !M6L03 # !M6_safe_q[5];
M6L33 = CARRY(M6L33_cout_1);


--M6_safe_q[4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X31_Y4_N5
--operation mode is arithmetic

M6_safe_q[4]_carry_eqn = (!M6L9 & GND) # (M6L9 & VCC);
M6_safe_q[4]_lut_out = M6_safe_q[4] $ !M6_safe_q[4]_carry_eqn;
M6_safe_q[4]_reg_input = !JB1_reduce_nor_2090 & M6_safe_q[4]_lut_out;
M6_safe_q[4] = DFFEA(M6_safe_q[4]_reg_input, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );

--M6L92 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X31_Y4_N5
--operation mode is arithmetic

M6L92_cout_0 = M6_safe_q[4] & !M6L9;
M6L92 = CARRY(M6L92_cout_0);

--M6L03 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X31_Y4_N5
--operation mode is arithmetic

M6L03_cout_1 = M6_safe_q[4] & !M6L9;
M6L03 = CARRY(M6L03_cout_1);


--M6_safe_q[3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X31_Y4_N4
--operation mode is arithmetic

M6_safe_q[3]_lut_out = M6_safe_q[3] $ M6L32;
M6_safe_q[3]_reg_input = !JB1_reduce_nor_2090 & M6_safe_q[3]_lut_out;
M6_safe_q[3] = DFFEA(M6_safe_q[3]_reg_input, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );

--M6L9 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT at LC_X31_Y4_N4
--operation mode is arithmetic

M6L9 = M6L62;


--M6_safe_q[2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X31_Y4_N3
--operation mode is arithmetic

M6_safe_q[2]_lut_out = M6_safe_q[2] $ !M6L02;
M6_safe_q[2]_reg_input = !JB1_reduce_nor_2090 & M6_safe_q[2]_lut_out;
M6_safe_q[2] = DFFEA(M6_safe_q[2]_reg_input, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );

--M6L32 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X31_Y4_N3
--operation mode is arithmetic

M6L32_cout_0 = M6_safe_q[2] & !M6L02;
M6L32 = CARRY(M6L32_cout_0);

--M6L42 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X31_Y4_N3
--operation mode is arithmetic

M6L42_cout_1 = M6_safe_q[2] & !M6L12;
M6L42 = CARRY(M6L42_cout_1);


--M6_safe_q[1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X31_Y4_N2
--operation mode is arithmetic

M6_safe_q[1]_lut_out = M6_safe_q[1] $ M6L71;
M6_safe_q[1]_reg_input = !JB1_reduce_nor_2090 & M6_safe_q[1]_lut_out;
M6_safe_q[1] = DFFEA(M6_safe_q[1]_reg_input, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );

--M6L02 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X31_Y4_N2
--operation mode is arithmetic

M6L02_cout_0 = !M6L71 # !M6_safe_q[1];
M6L02 = CARRY(M6L02_cout_0);

--M6L12 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X31_Y4_N2
--operation mode is arithmetic

M6L12_cout_1 = !M6L81 # !M6_safe_q[1];
M6L12 = CARRY(M6L12_cout_1);


--M6_safe_q[0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X31_Y4_N1
--operation mode is arithmetic

M6_safe_q[0]_lut_out = !M6_safe_q[0];
M6_safe_q[0]_reg_input = !JB1_reduce_nor_2090 & M6_safe_q[0]_lut_out;
M6_safe_q[0] = DFFEA(M6_safe_q[0]_reg_input, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );

--M6L71 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X31_Y4_N1
--operation mode is arithmetic

M6L71_cout_0 = M6_safe_q[0];
M6L71 = CARRY(M6L71_cout_0);

--M6L81 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|lpm_counter:read_addr_rtl_235|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X31_Y4_N1
--operation mode is arithmetic

M6L81_cout_1 = M6_safe_q[0];
M6L81 = CARRY(M6L81_cout_1);


--M5_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X17_Y11_N7
--operation mode is normal

M5_safe_q[7]_carry_eqn = (!M5L11 & M5L73) # (M5L11 & M5L83);
M5_safe_q[7]_lut_out = M5_safe_q[7] $ M5_safe_q[7]_carry_eqn;
M5_safe_q[7] = DFFEA(M5_safe_q[7]_lut_out, !GLOBAL(A1L2), !GLOBAL(J1_acq_buf_read_reset), , J1_reduce_nor_7, , );


--M5_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X17_Y11_N6
--operation mode is arithmetic

M5_safe_q[6]_carry_eqn = (!M5L11 & M5L43) # (M5L11 & M5L53);
M5_safe_q[6]_lut_out = M5_safe_q[6] $ !M5_safe_q[6]_carry_eqn;
M5_safe_q[6] = DFFEA(M5_safe_q[6]_lut_out, !GLOBAL(A1L2), !GLOBAL(J1_acq_buf_read_reset), , J1_reduce_nor_7, , );

--M5L73 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X17_Y11_N6
--operation mode is arithmetic

M5L73_cout_0 = M5_safe_q[6] & !M5L43;
M5L73 = CARRY(M5L73_cout_0);

--M5L83 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X17_Y11_N6
--operation mode is arithmetic

M5L83_cout_1 = M5_safe_q[6] & !M5L53;
M5L83 = CARRY(M5L83_cout_1);


--M5_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X17_Y11_N5
--operation mode is arithmetic

M5_safe_q[5]_carry_eqn = (!M5L11 & GND) # (M5L11 & VCC);
M5_safe_q[5]_lut_out = M5_safe_q[5] $ M5_safe_q[5]_carry_eqn;
M5_safe_q[5] = DFFEA(M5_safe_q[5]_lut_out, !GLOBAL(A1L2), !GLOBAL(J1_acq_buf_read_reset), , J1_reduce_nor_7, , );

--M5L43 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X17_Y11_N5
--operation mode is arithmetic

M5L43_cout_0 = !M5L11 # !M5_safe_q[5];
M5L43 = CARRY(M5L43_cout_0);

--M5L53 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X17_Y11_N5
--operation mode is arithmetic

M5L53_cout_1 = !M5L11 # !M5_safe_q[5];
M5L53 = CARRY(M5L53_cout_1);


--M5_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X17_Y11_N4
--operation mode is arithmetic

M5_safe_q[4]_lut_out = M5_safe_q[4] $ !M5L82;
M5_safe_q[4] = DFFEA(M5_safe_q[4]_lut_out, !GLOBAL(A1L2), !GLOBAL(J1_acq_buf_read_reset), , J1_reduce_nor_7, , );

--M5L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X17_Y11_N4
--operation mode is arithmetic

M5L11 = M5L13;


--M5_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X17_Y11_N3
--operation mode is arithmetic

M5_safe_q[3]_lut_out = M5_safe_q[3] $ M5L52;
M5_safe_q[3] = DFFEA(M5_safe_q[3]_lut_out, !GLOBAL(A1L2), !GLOBAL(J1_acq_buf_read_reset), , J1_reduce_nor_7, , );

--M5L82 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X17_Y11_N3
--operation mode is arithmetic

M5L82_cout_0 = !M5L52 # !M5_safe_q[3];
M5L82 = CARRY(M5L82_cout_0);

--M5L92 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X17_Y11_N3
--operation mode is arithmetic

M5L92_cout_1 = !M5L62 # !M5_safe_q[3];
M5L92 = CARRY(M5L92_cout_1);


--M5_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X17_Y11_N2
--operation mode is arithmetic

M5_safe_q[2]_lut_out = M5_safe_q[2] $ !M5L22;
M5_safe_q[2] = DFFEA(M5_safe_q[2]_lut_out, !GLOBAL(A1L2), !GLOBAL(J1_acq_buf_read_reset), , J1_reduce_nor_7, , );

--M5L52 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X17_Y11_N2
--operation mode is arithmetic

M5L52_cout_0 = M5_safe_q[2] & !M5L22;
M5L52 = CARRY(M5L52_cout_0);

--M5L62 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X17_Y11_N2
--operation mode is arithmetic

M5L62_cout_1 = M5_safe_q[2] & !M5L32;
M5L62 = CARRY(M5L62_cout_1);


--M5_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X17_Y11_N1
--operation mode is arithmetic

M5_safe_q[1]_lut_out = M5_safe_q[1] $ M5L91;
M5_safe_q[1] = DFFEA(M5_safe_q[1]_lut_out, !GLOBAL(A1L2), !GLOBAL(J1_acq_buf_read_reset), , J1_reduce_nor_7, , );

--M5L22 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X17_Y11_N1
--operation mode is arithmetic

M5L22_cout_0 = !M5L91 # !M5_safe_q[1];
M5L22 = CARRY(M5L22_cout_0);

--M5L32 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X17_Y11_N1
--operation mode is arithmetic

M5L32_cout_1 = !M5L02 # !M5_safe_q[1];
M5L32 = CARRY(M5L32_cout_1);


--M5_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X17_Y11_N0
--operation mode is arithmetic

M5_safe_q[0]_lut_out = !M5_safe_q[0];
M5_safe_q[0] = DFFEA(M5_safe_q[0]_lut_out, !GLOBAL(A1L2), !GLOBAL(J1_acq_buf_read_reset), , J1_reduce_nor_7, , );

--M5L91 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X17_Y11_N0
--operation mode is arithmetic

M5L91_cout_0 = M5_safe_q[0];
M5L91 = CARRY(M5L91_cout_0);

--M5L02 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X17_Y11_N0
--operation mode is arithmetic

M5L02_cout_1 = M5_safe_q[0];
M5L02 = CARRY(M5L02_cout_1);


--M4_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X12_Y8_N8
--operation mode is arithmetic

M4_safe_q[8]_carry_eqn = (!M4L11 & M4L34) # (M4L11 & M4L44);
M4_safe_q[8]_lut_out = M4_safe_q[8] $ !M4_safe_q[8]_carry_eqn;
M4_safe_q[8]_sload_eqn = (M4_modulus_trigger & ~GND) # (!M4_modulus_trigger & M4_safe_q[8]_lut_out);
M4_safe_q[8] = DFFEA(M4_safe_q[8]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(J1L2), , , , );

--M4L64 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X12_Y8_N8
--operation mode is arithmetic

M4L64_cout_0 = M4_safe_q[8] & !M4L34;
M4L64 = CARRY(M4L64_cout_0);

--M4L74 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X12_Y8_N8
--operation mode is arithmetic

M4L74_cout_1 = M4_safe_q[8] & !M4L44;
M4L74 = CARRY(M4L74_cout_1);


--M4_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X12_Y8_N7
--operation mode is arithmetic

M4_safe_q[7]_carry_eqn = (!M4L11 & M4L04) # (M4L11 & M4L14);
M4_safe_q[7]_lut_out = M4_safe_q[7] $ M4_safe_q[7]_carry_eqn;
M4_safe_q[7]_sload_eqn = (M4_modulus_trigger & ~GND) # (!M4_modulus_trigger & M4_safe_q[7]_lut_out);
M4_safe_q[7] = DFFEA(M4_safe_q[7]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(J1L2), , , , );

--M4L34 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X12_Y8_N7
--operation mode is arithmetic

M4L34_cout_0 = !M4L04 # !M4_safe_q[7];
M4L34 = CARRY(M4L34_cout_0);

--M4L44 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X12_Y8_N7
--operation mode is arithmetic

M4L44_cout_1 = !M4L14 # !M4_safe_q[7];
M4L44 = CARRY(M4L44_cout_1);


--M4_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X12_Y8_N6
--operation mode is arithmetic

M4_safe_q[6]_carry_eqn = (!M4L11 & M4L73) # (M4L11 & M4L83);
M4_safe_q[6]_lut_out = M4_safe_q[6] $ !M4_safe_q[6]_carry_eqn;
M4_safe_q[6]_sload_eqn = (M4_modulus_trigger & ~GND) # (!M4_modulus_trigger & M4_safe_q[6]_lut_out);
M4_safe_q[6] = DFFEA(M4_safe_q[6]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(J1L2), , , , );

--M4L04 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X12_Y8_N6
--operation mode is arithmetic

M4L04_cout_0 = M4_safe_q[6] & !M4L73;
M4L04 = CARRY(M4L04_cout_0);

--M4L14 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X12_Y8_N6
--operation mode is arithmetic

M4L14_cout_1 = M4_safe_q[6] & !M4L83;
M4L14 = CARRY(M4L14_cout_1);


--M4_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X12_Y8_N5
--operation mode is arithmetic

M4_safe_q[5]_carry_eqn = M4L11;
M4_safe_q[5]_lut_out = M4_safe_q[5] $ M4_safe_q[5]_carry_eqn;
M4_safe_q[5]_sload_eqn = (M4_modulus_trigger & ~GND) # (!M4_modulus_trigger & M4_safe_q[5]_lut_out);
M4_safe_q[5] = DFFEA(M4_safe_q[5]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(J1L2), , , , );

--M4L73 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X12_Y8_N5
--operation mode is arithmetic

M4L73_cout_0 = !M4L11 # !M4_safe_q[5];
M4L73 = CARRY(M4L73_cout_0);

--M4L83 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X12_Y8_N5
--operation mode is arithmetic

M4L83_cout_1 = !M4L11 # !M4_safe_q[5];
M4L83 = CARRY(M4L83_cout_1);


--M4_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X12_Y8_N4
--operation mode is arithmetic

M4_safe_q[4]_lut_out = M4_safe_q[4] $ !M4L33;
M4_safe_q[4]_sload_eqn = (M4_modulus_trigger & ~GND) # (!M4_modulus_trigger & M4_safe_q[4]_lut_out);
M4_safe_q[4] = DFFEA(M4_safe_q[4]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(J1L2), , , , );

--M4L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X12_Y8_N4
--operation mode is arithmetic

M4L11 = CARRY(M4_safe_q[4] & !M4L43);


--M4_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X12_Y8_N3
--operation mode is arithmetic

M4_safe_q[3]_lut_out = M4_safe_q[3] $ M4L03;
M4_safe_q[3]_sload_eqn = (M4_modulus_trigger & ~GND) # (!M4_modulus_trigger & M4_safe_q[3]_lut_out);
M4_safe_q[3] = DFFEA(M4_safe_q[3]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(J1L2), , , , );

--M4L33 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X12_Y8_N3
--operation mode is arithmetic

M4L33_cout_0 = !M4L03 # !M4_safe_q[3];
M4L33 = CARRY(M4L33_cout_0);

--M4L43 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X12_Y8_N3
--operation mode is arithmetic

M4L43_cout_1 = !M4L13 # !M4_safe_q[3];
M4L43 = CARRY(M4L43_cout_1);


--M4_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X12_Y8_N2
--operation mode is arithmetic

M4_safe_q[2]_lut_out = M4_safe_q[2] $ !M4L72;
M4_safe_q[2]_sload_eqn = (M4_modulus_trigger & ~GND) # (!M4_modulus_trigger & M4_safe_q[2]_lut_out);
M4_safe_q[2] = DFFEA(M4_safe_q[2]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(J1L2), , , , );

--M4L03 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X12_Y8_N2
--operation mode is arithmetic

M4L03_cout_0 = M4_safe_q[2] & !M4L72;
M4L03 = CARRY(M4L03_cout_0);

--M4L13 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X12_Y8_N2
--operation mode is arithmetic

M4L13_cout_1 = M4_safe_q[2] & !M4L82;
M4L13 = CARRY(M4L13_cout_1);


--M4_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X12_Y8_N1
--operation mode is arithmetic

M4_safe_q[1]_lut_out = M4_safe_q[1] $ M4L42;
M4_safe_q[1]_sload_eqn = (M4_modulus_trigger & ~GND) # (!M4_modulus_trigger & M4_safe_q[1]_lut_out);
M4_safe_q[1] = DFFEA(M4_safe_q[1]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(J1L2), , , , );

--M4L72 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X12_Y8_N1
--operation mode is arithmetic

M4L72_cout_0 = !M4L42 # !M4_safe_q[1];
M4L72 = CARRY(M4L72_cout_0);

--M4L82 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X12_Y8_N1
--operation mode is arithmetic

M4L82_cout_1 = !M4L52 # !M4_safe_q[1];
M4L82 = CARRY(M4L82_cout_1);


--M4_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X12_Y8_N0
--operation mode is arithmetic

M4_safe_q[0]_lut_out = !M4_safe_q[0];
M4_safe_q[0]_sload_eqn = (M4_modulus_trigger & ~GND) # (!M4_modulus_trigger & M4_safe_q[0]_lut_out);
M4_safe_q[0] = DFFEA(M4_safe_q[0]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(J1L2), , , , );

--M4L42 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X12_Y8_N0
--operation mode is arithmetic

M4L42_cout_0 = M4_safe_q[0];
M4L42 = CARRY(M4L42_cout_0);

--M4L52 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X12_Y8_N0
--operation mode is arithmetic

M4L52_cout_1 = M4_safe_q[0];
M4L52 = CARRY(M4L52_cout_1);


--M4_modulus_trigger is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|modulus_trigger at LC_X12_Y8_N9
--operation mode is normal

M4_modulus_trigger_carry_eqn = (!M4L11 & M4L64) # (M4L11 & M4L74);
M4_modulus_trigger = M4_modulus_trigger_carry_eqn # !J1_reduce_nor_12;


--K1_q_b[275] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[275] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[275] = K1_q_b[275]_PORT_B_data_out[0];

--K1_q_b[0] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[0] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[0] = K1_q_b[275]_PORT_B_data_out[17];

--K1_q_b[1] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[1] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[1] = K1_q_b[275]_PORT_B_data_out[16];

--K1_q_b[4] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[4] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[4] = K1_q_b[275]_PORT_B_data_out[15];

--K1_q_b[6] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[6] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[6] = K1_q_b[275]_PORT_B_data_out[14];

--K1_q_b[9] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[9] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[9] = K1_q_b[275]_PORT_B_data_out[13];

--K1_q_b[11] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[11] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[11] = K1_q_b[275]_PORT_B_data_out[12];

--K1_q_b[42] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[42] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[42] = K1_q_b[275]_PORT_B_data_out[11];

--K1_q_b[43] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[43] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[43] = K1_q_b[275]_PORT_B_data_out[10];

--K1_q_b[51] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[51] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[51] = K1_q_b[275]_PORT_B_data_out[9];

--K1_q_b[162] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[162] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[162] = K1_q_b[275]_PORT_B_data_out[8];

--K1_q_b[166] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[166] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[166] = K1_q_b[275]_PORT_B_data_out[7];

--K1_q_b[167] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[167] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[167] = K1_q_b[275]_PORT_B_data_out[6];

--K1_q_b[196] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[196] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[196] = K1_q_b[275]_PORT_B_data_out[5];

--K1_q_b[197] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[197] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[197] = K1_q_b[275]_PORT_B_data_out[4];

--K1_q_b[203] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[203] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[203] = K1_q_b[275]_PORT_B_data_out[3];

--K1_q_b[273] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[273] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[273] = K1_q_b[275]_PORT_B_data_out[2];

--K1_q_b[274] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[274] at M4K_X15_Y17
K1_q_b[275]_PORT_A_data_in = BUS(W672_holdff, W572_holdff, W472_holdff, W402_holdff, W891_holdff, W791_holdff, W861_holdff, W761_holdff, W361_holdff, W25_holdff, W44_holdff, W34_holdff, W21_holdff, W01_holdff, W7_holdff, W5_holdff, W2_holdff, W1_holdff);
K1_q_b[275]_PORT_A_data_in_reg = DFFE(K1_q_b[275]_PORT_A_data_in, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[275]_PORT_A_address_reg = DFFE(K1_q_b[275]_PORT_A_address, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[275]_PORT_B_address_reg = DFFE(K1_q_b[275]_PORT_B_address, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_PORT_A_write_enable = F1L4;
K1_q_b[275]_PORT_A_write_enable_reg = DFFE(K1_q_b[275]_PORT_A_write_enable, K1_q_b[275]_clock_0, , , K1_q_b[275]_clock_enable_0);
K1_q_b[275]_PORT_B_read_enable = VCC;
K1_q_b[275]_PORT_B_read_enable_reg = DFFE(K1_q_b[275]_PORT_B_read_enable, K1_q_b[275]_clock_1, , , );
K1_q_b[275]_clock_0 = GLOBAL(clk_i);
K1_q_b[275]_clock_1 = !GLOBAL(A1L2);
K1_q_b[275]_clock_enable_0 = VCC;
K1_q_b[275]_PORT_B_data_out = MEMORY(K1_q_b[275]_PORT_A_data_in_reg, , K1_q_b[275]_PORT_A_address_reg, K1_q_b[275]_PORT_B_address_reg, K1_q_b[275]_PORT_A_write_enable_reg, K1_q_b[275]_PORT_B_read_enable_reg, , , K1_q_b[275]_clock_0, K1_q_b[275]_clock_1, K1_q_b[275]_clock_enable_0, , , );
K1_q_b[274] = K1_q_b[275]_PORT_B_data_out[1];


--K1_q_b[272] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[272] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[272] = K1_q_b[272]_PORT_B_data_out[0];

--K1_q_b[3] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[3] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[3] = K1_q_b[272]_PORT_B_data_out[17];

--K1_q_b[5] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[5] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[5] = K1_q_b[272]_PORT_B_data_out[16];

--K1_q_b[88] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[88] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[88] = K1_q_b[272]_PORT_B_data_out[15];

--K1_q_b[89] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[89] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[89] = K1_q_b[272]_PORT_B_data_out[14];

--K1_q_b[92] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[92] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[92] = K1_q_b[272]_PORT_B_data_out[13];

--K1_q_b[151] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[151] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[151] = K1_q_b[272]_PORT_B_data_out[12];

--K1_q_b[153] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[153] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[153] = K1_q_b[272]_PORT_B_data_out[11];

--K1_q_b[156] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[156] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[156] = K1_q_b[272]_PORT_B_data_out[10];

--K1_q_b[158] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[158] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[158] = K1_q_b[272]_PORT_B_data_out[9];

--K1_q_b[192] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[192] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[192] = K1_q_b[272]_PORT_B_data_out[8];

--K1_q_b[194] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[194] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[194] = K1_q_b[272]_PORT_B_data_out[7];

--K1_q_b[219] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[219] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[219] = K1_q_b[272]_PORT_B_data_out[6];

--K1_q_b[220] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[220] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[220] = K1_q_b[272]_PORT_B_data_out[5];

--K1_q_b[221] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[221] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[221] = K1_q_b[272]_PORT_B_data_out[4];

--K1_q_b[222] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[222] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[222] = K1_q_b[272]_PORT_B_data_out[3];

--K1_q_b[264] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[264] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[264] = K1_q_b[272]_PORT_B_data_out[2];

--K1_q_b[269] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[269] at M4K_X15_Y19
K1_q_b[272]_PORT_A_data_in = BUS(W372_holdff, W072_holdff, W562_holdff, W322_holdff, W222_holdff, W122_holdff, W022_holdff, W591_holdff, W391_holdff, W951_holdff, W751_holdff, W451_holdff, W251_holdff, W39_holdff, W09_holdff, W98_holdff, W6_holdff, W4_holdff);
K1_q_b[272]_PORT_A_data_in_reg = DFFE(K1_q_b[272]_PORT_A_data_in, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[272]_PORT_A_address_reg = DFFE(K1_q_b[272]_PORT_A_address, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[272]_PORT_B_address_reg = DFFE(K1_q_b[272]_PORT_B_address, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_PORT_A_write_enable = F1L4;
K1_q_b[272]_PORT_A_write_enable_reg = DFFE(K1_q_b[272]_PORT_A_write_enable, K1_q_b[272]_clock_0, , , K1_q_b[272]_clock_enable_0);
K1_q_b[272]_PORT_B_read_enable = VCC;
K1_q_b[272]_PORT_B_read_enable_reg = DFFE(K1_q_b[272]_PORT_B_read_enable, K1_q_b[272]_clock_1, , , );
K1_q_b[272]_clock_0 = GLOBAL(clk_i);
K1_q_b[272]_clock_1 = !GLOBAL(A1L2);
K1_q_b[272]_clock_enable_0 = VCC;
K1_q_b[272]_PORT_B_data_out = MEMORY(K1_q_b[272]_PORT_A_data_in_reg, , K1_q_b[272]_PORT_A_address_reg, K1_q_b[272]_PORT_B_address_reg, K1_q_b[272]_PORT_A_write_enable_reg, K1_q_b[272]_PORT_B_read_enable_reg, , , K1_q_b[272]_clock_0, K1_q_b[272]_clock_1, K1_q_b[272]_clock_enable_0, , , );
K1_q_b[269] = K1_q_b[272]_PORT_B_data_out[1];


--K1_q_b[271] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[271] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[271] = K1_q_b[271]_PORT_B_data_out[0];

--K1_q_b[45] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[45] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[45] = K1_q_b[271]_PORT_B_data_out[17];

--K1_q_b[46] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[46] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[46] = K1_q_b[271]_PORT_B_data_out[16];

--K1_q_b[60] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[60] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[60] = K1_q_b[271]_PORT_B_data_out[15];

--K1_q_b[61] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[61] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[61] = K1_q_b[271]_PORT_B_data_out[14];

--K1_q_b[62] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[62] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[62] = K1_q_b[271]_PORT_B_data_out[13];

--K1_q_b[64] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[64] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[64] = K1_q_b[271]_PORT_B_data_out[12];

--K1_q_b[65] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[65] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[65] = K1_q_b[271]_PORT_B_data_out[11];

--K1_q_b[117] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[117] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[117] = K1_q_b[271]_PORT_B_data_out[10];

--K1_q_b[164] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[164] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[164] = K1_q_b[271]_PORT_B_data_out[9];

--K1_q_b[165] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[165] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[165] = K1_q_b[271]_PORT_B_data_out[8];

--K1_q_b[168] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[168] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[168] = K1_q_b[271]_PORT_B_data_out[7];

--K1_q_b[199] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[199] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[199] = K1_q_b[271]_PORT_B_data_out[6];

--K1_q_b[200] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[200] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[200] = K1_q_b[271]_PORT_B_data_out[5];

--K1_q_b[201] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[201] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[201] = K1_q_b[271]_PORT_B_data_out[4];

--K1_q_b[202] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[202] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[202] = K1_q_b[271]_PORT_B_data_out[3];

--K1_q_b[267] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[267] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[267] = K1_q_b[271]_PORT_B_data_out[2];

--K1_q_b[268] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[268] at M4K_X15_Y18
K1_q_b[271]_PORT_A_data_in = BUS(W272_holdff, W962_holdff, W862_holdff, W302_holdff, W202_holdff, W102_holdff, W002_holdff, W961_holdff, W661_holdff, W561_holdff, W811_holdff, W66_holdff, W56_holdff, W36_holdff, W26_holdff, W16_holdff, W74_holdff, W64_holdff);
K1_q_b[271]_PORT_A_data_in_reg = DFFE(K1_q_b[271]_PORT_A_data_in, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[271]_PORT_A_address_reg = DFFE(K1_q_b[271]_PORT_A_address, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[271]_PORT_B_address_reg = DFFE(K1_q_b[271]_PORT_B_address, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_PORT_A_write_enable = F1L4;
K1_q_b[271]_PORT_A_write_enable_reg = DFFE(K1_q_b[271]_PORT_A_write_enable, K1_q_b[271]_clock_0, , , K1_q_b[271]_clock_enable_0);
K1_q_b[271]_PORT_B_read_enable = VCC;
K1_q_b[271]_PORT_B_read_enable_reg = DFFE(K1_q_b[271]_PORT_B_read_enable, K1_q_b[271]_clock_1, , , );
K1_q_b[271]_clock_0 = GLOBAL(clk_i);
K1_q_b[271]_clock_1 = !GLOBAL(A1L2);
K1_q_b[271]_clock_enable_0 = VCC;
K1_q_b[271]_PORT_B_data_out = MEMORY(K1_q_b[271]_PORT_A_data_in_reg, , K1_q_b[271]_PORT_A_address_reg, K1_q_b[271]_PORT_B_address_reg, K1_q_b[271]_PORT_A_write_enable_reg, K1_q_b[271]_PORT_B_read_enable_reg, , , K1_q_b[271]_clock_0, K1_q_b[271]_clock_1, K1_q_b[271]_clock_enable_0, , , );
K1_q_b[268] = K1_q_b[271]_PORT_B_data_out[1];


--K1_q_b[270] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[270] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[270] = K1_q_b[270]_PORT_B_data_out[0];

--K1_q_b[170] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[170] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[170] = K1_q_b[270]_PORT_B_data_out[17];

--K1_q_b[171] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[171] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[171] = K1_q_b[270]_PORT_B_data_out[16];

--K1_q_b[208] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[208] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[208] = K1_q_b[270]_PORT_B_data_out[15];

--K1_q_b[209] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[209] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[209] = K1_q_b[270]_PORT_B_data_out[14];

--K1_q_b[210] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[210] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[210] = K1_q_b[270]_PORT_B_data_out[13];

--K1_q_b[224] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[224] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[224] = K1_q_b[270]_PORT_B_data_out[12];

--K1_q_b[226] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[226] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[226] = K1_q_b[270]_PORT_B_data_out[11];

--K1_q_b[228] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[228] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[228] = K1_q_b[270]_PORT_B_data_out[10];

--K1_q_b[231] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[231] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[231] = K1_q_b[270]_PORT_B_data_out[9];

--K1_q_b[233] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[233] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[233] = K1_q_b[270]_PORT_B_data_out[8];

--K1_q_b[234] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[234] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[234] = K1_q_b[270]_PORT_B_data_out[7];

--K1_q_b[239] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[239] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[239] = K1_q_b[270]_PORT_B_data_out[6];

--K1_q_b[241] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[241] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[241] = K1_q_b[270]_PORT_B_data_out[5];

--K1_q_b[242] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[242] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[242] = K1_q_b[270]_PORT_B_data_out[4];

--K1_q_b[263] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[263] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[263] = K1_q_b[270]_PORT_B_data_out[3];

--K1_q_b[265] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[265] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[265] = K1_q_b[270]_PORT_B_data_out[2];

--K1_q_b[266] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[266] at M4K_X15_Y22
K1_q_b[270]_PORT_A_data_in = BUS(W172_holdff, W762_holdff, ~GND, W462_holdff, W342_holdff, W242_holdff, W042_holdff, W532_holdff, W432_holdff, W232_holdff, W922_holdff, W722_holdff, W522_holdff, W112_holdff, W012_holdff, W902_holdff, W271_holdff, W171_holdff);
K1_q_b[270]_PORT_A_data_in_reg = DFFE(K1_q_b[270]_PORT_A_data_in, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[270]_PORT_A_address_reg = DFFE(K1_q_b[270]_PORT_A_address, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[270]_PORT_B_address_reg = DFFE(K1_q_b[270]_PORT_B_address, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_PORT_A_write_enable = F1L4;
K1_q_b[270]_PORT_A_write_enable_reg = DFFE(K1_q_b[270]_PORT_A_write_enable, K1_q_b[270]_clock_0, , , K1_q_b[270]_clock_enable_0);
K1_q_b[270]_PORT_B_read_enable = VCC;
K1_q_b[270]_PORT_B_read_enable_reg = DFFE(K1_q_b[270]_PORT_B_read_enable, K1_q_b[270]_clock_1, , , );
K1_q_b[270]_clock_0 = GLOBAL(clk_i);
K1_q_b[270]_clock_1 = !GLOBAL(A1L2);
K1_q_b[270]_clock_enable_0 = VCC;
K1_q_b[270]_PORT_B_data_out = MEMORY(K1_q_b[270]_PORT_A_data_in_reg, , K1_q_b[270]_PORT_A_address_reg, K1_q_b[270]_PORT_B_address_reg, K1_q_b[270]_PORT_A_write_enable_reg, K1_q_b[270]_PORT_B_read_enable_reg, , , K1_q_b[270]_clock_0, K1_q_b[270]_clock_1, K1_q_b[270]_clock_enable_0, , , );
K1_q_b[266] = K1_q_b[270]_PORT_B_data_out[1];


--K1_q_b[262] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[262] at M4K_X15_Y11
K1_q_b[262]_PORT_A_data_in = BUS(W362_holdff, W062_holdff, W952_holdff, W852_holdff, W691_holdff, W491_holdff);
K1_q_b[262]_PORT_A_data_in_reg = DFFE(K1_q_b[262]_PORT_A_data_in, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[262]_PORT_A_address_reg = DFFE(K1_q_b[262]_PORT_A_address, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[262]_PORT_B_address_reg = DFFE(K1_q_b[262]_PORT_B_address, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_PORT_A_write_enable = F1L4;
K1_q_b[262]_PORT_A_write_enable_reg = DFFE(K1_q_b[262]_PORT_A_write_enable, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_read_enable = VCC;
K1_q_b[262]_PORT_B_read_enable_reg = DFFE(K1_q_b[262]_PORT_B_read_enable, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_clock_0 = GLOBAL(clk_i);
K1_q_b[262]_clock_1 = !GLOBAL(A1L2);
K1_q_b[262]_clock_enable_0 = VCC;
K1_q_b[262]_PORT_B_data_out = MEMORY(K1_q_b[262]_PORT_A_data_in_reg, , K1_q_b[262]_PORT_A_address_reg, K1_q_b[262]_PORT_B_address_reg, K1_q_b[262]_PORT_A_write_enable_reg, K1_q_b[262]_PORT_B_read_enable_reg, , , K1_q_b[262]_clock_0, K1_q_b[262]_clock_1, K1_q_b[262]_clock_enable_0, , , );
K1_q_b[262] = K1_q_b[262]_PORT_B_data_out[0];

--K1_q_b[193] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[193] at M4K_X15_Y11
K1_q_b[262]_PORT_A_data_in = BUS(W362_holdff, W062_holdff, W952_holdff, W852_holdff, W691_holdff, W491_holdff);
K1_q_b[262]_PORT_A_data_in_reg = DFFE(K1_q_b[262]_PORT_A_data_in, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[262]_PORT_A_address_reg = DFFE(K1_q_b[262]_PORT_A_address, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[262]_PORT_B_address_reg = DFFE(K1_q_b[262]_PORT_B_address, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_PORT_A_write_enable = F1L4;
K1_q_b[262]_PORT_A_write_enable_reg = DFFE(K1_q_b[262]_PORT_A_write_enable, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_read_enable = VCC;
K1_q_b[262]_PORT_B_read_enable_reg = DFFE(K1_q_b[262]_PORT_B_read_enable, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_clock_0 = GLOBAL(clk_i);
K1_q_b[262]_clock_1 = !GLOBAL(A1L2);
K1_q_b[262]_clock_enable_0 = VCC;
K1_q_b[262]_PORT_B_data_out = MEMORY(K1_q_b[262]_PORT_A_data_in_reg, , K1_q_b[262]_PORT_A_address_reg, K1_q_b[262]_PORT_B_address_reg, K1_q_b[262]_PORT_A_write_enable_reg, K1_q_b[262]_PORT_B_read_enable_reg, , , K1_q_b[262]_clock_0, K1_q_b[262]_clock_1, K1_q_b[262]_clock_enable_0, , , );
K1_q_b[193] = K1_q_b[262]_PORT_B_data_out[5];

--K1_q_b[195] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[195] at M4K_X15_Y11
K1_q_b[262]_PORT_A_data_in = BUS(W362_holdff, W062_holdff, W952_holdff, W852_holdff, W691_holdff, W491_holdff);
K1_q_b[262]_PORT_A_data_in_reg = DFFE(K1_q_b[262]_PORT_A_data_in, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[262]_PORT_A_address_reg = DFFE(K1_q_b[262]_PORT_A_address, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[262]_PORT_B_address_reg = DFFE(K1_q_b[262]_PORT_B_address, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_PORT_A_write_enable = F1L4;
K1_q_b[262]_PORT_A_write_enable_reg = DFFE(K1_q_b[262]_PORT_A_write_enable, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_read_enable = VCC;
K1_q_b[262]_PORT_B_read_enable_reg = DFFE(K1_q_b[262]_PORT_B_read_enable, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_clock_0 = GLOBAL(clk_i);
K1_q_b[262]_clock_1 = !GLOBAL(A1L2);
K1_q_b[262]_clock_enable_0 = VCC;
K1_q_b[262]_PORT_B_data_out = MEMORY(K1_q_b[262]_PORT_A_data_in_reg, , K1_q_b[262]_PORT_A_address_reg, K1_q_b[262]_PORT_B_address_reg, K1_q_b[262]_PORT_A_write_enable_reg, K1_q_b[262]_PORT_B_read_enable_reg, , , K1_q_b[262]_clock_0, K1_q_b[262]_clock_1, K1_q_b[262]_clock_enable_0, , , );
K1_q_b[195] = K1_q_b[262]_PORT_B_data_out[4];

--K1_q_b[257] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[257] at M4K_X15_Y11
K1_q_b[262]_PORT_A_data_in = BUS(W362_holdff, W062_holdff, W952_holdff, W852_holdff, W691_holdff, W491_holdff);
K1_q_b[262]_PORT_A_data_in_reg = DFFE(K1_q_b[262]_PORT_A_data_in, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[262]_PORT_A_address_reg = DFFE(K1_q_b[262]_PORT_A_address, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[262]_PORT_B_address_reg = DFFE(K1_q_b[262]_PORT_B_address, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_PORT_A_write_enable = F1L4;
K1_q_b[262]_PORT_A_write_enable_reg = DFFE(K1_q_b[262]_PORT_A_write_enable, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_read_enable = VCC;
K1_q_b[262]_PORT_B_read_enable_reg = DFFE(K1_q_b[262]_PORT_B_read_enable, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_clock_0 = GLOBAL(clk_i);
K1_q_b[262]_clock_1 = !GLOBAL(A1L2);
K1_q_b[262]_clock_enable_0 = VCC;
K1_q_b[262]_PORT_B_data_out = MEMORY(K1_q_b[262]_PORT_A_data_in_reg, , K1_q_b[262]_PORT_A_address_reg, K1_q_b[262]_PORT_B_address_reg, K1_q_b[262]_PORT_A_write_enable_reg, K1_q_b[262]_PORT_B_read_enable_reg, , , K1_q_b[262]_clock_0, K1_q_b[262]_clock_1, K1_q_b[262]_clock_enable_0, , , );
K1_q_b[257] = K1_q_b[262]_PORT_B_data_out[3];

--K1_q_b[258] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[258] at M4K_X15_Y11
K1_q_b[262]_PORT_A_data_in = BUS(W362_holdff, W062_holdff, W952_holdff, W852_holdff, W691_holdff, W491_holdff);
K1_q_b[262]_PORT_A_data_in_reg = DFFE(K1_q_b[262]_PORT_A_data_in, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[262]_PORT_A_address_reg = DFFE(K1_q_b[262]_PORT_A_address, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[262]_PORT_B_address_reg = DFFE(K1_q_b[262]_PORT_B_address, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_PORT_A_write_enable = F1L4;
K1_q_b[262]_PORT_A_write_enable_reg = DFFE(K1_q_b[262]_PORT_A_write_enable, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_read_enable = VCC;
K1_q_b[262]_PORT_B_read_enable_reg = DFFE(K1_q_b[262]_PORT_B_read_enable, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_clock_0 = GLOBAL(clk_i);
K1_q_b[262]_clock_1 = !GLOBAL(A1L2);
K1_q_b[262]_clock_enable_0 = VCC;
K1_q_b[262]_PORT_B_data_out = MEMORY(K1_q_b[262]_PORT_A_data_in_reg, , K1_q_b[262]_PORT_A_address_reg, K1_q_b[262]_PORT_B_address_reg, K1_q_b[262]_PORT_A_write_enable_reg, K1_q_b[262]_PORT_B_read_enable_reg, , , K1_q_b[262]_clock_0, K1_q_b[262]_clock_1, K1_q_b[262]_clock_enable_0, , , );
K1_q_b[258] = K1_q_b[262]_PORT_B_data_out[2];

--K1_q_b[259] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[259] at M4K_X15_Y11
K1_q_b[262]_PORT_A_data_in = BUS(W362_holdff, W062_holdff, W952_holdff, W852_holdff, W691_holdff, W491_holdff);
K1_q_b[262]_PORT_A_data_in_reg = DFFE(K1_q_b[262]_PORT_A_data_in, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[262]_PORT_A_address_reg = DFFE(K1_q_b[262]_PORT_A_address, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[262]_PORT_B_address_reg = DFFE(K1_q_b[262]_PORT_B_address, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_PORT_A_write_enable = F1L4;
K1_q_b[262]_PORT_A_write_enable_reg = DFFE(K1_q_b[262]_PORT_A_write_enable, K1_q_b[262]_clock_0, , , K1_q_b[262]_clock_enable_0);
K1_q_b[262]_PORT_B_read_enable = VCC;
K1_q_b[262]_PORT_B_read_enable_reg = DFFE(K1_q_b[262]_PORT_B_read_enable, K1_q_b[262]_clock_1, , , );
K1_q_b[262]_clock_0 = GLOBAL(clk_i);
K1_q_b[262]_clock_1 = !GLOBAL(A1L2);
K1_q_b[262]_clock_enable_0 = VCC;
K1_q_b[262]_PORT_B_data_out = MEMORY(K1_q_b[262]_PORT_A_data_in_reg, , K1_q_b[262]_PORT_A_address_reg, K1_q_b[262]_PORT_B_address_reg, K1_q_b[262]_PORT_A_write_enable_reg, K1_q_b[262]_PORT_B_read_enable_reg, , , K1_q_b[262]_clock_0, K1_q_b[262]_clock_1, K1_q_b[262]_clock_enable_0, , , );
K1_q_b[259] = K1_q_b[262]_PORT_B_data_out[1];


--K1_q_b[261] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[261] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[261] = K1_q_b[261]_PORT_B_data_out[0];

--K1_q_b[10] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[10] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[10] = K1_q_b[261]_PORT_B_data_out[17];

--K1_q_b[90] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[90] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[90] = K1_q_b[261]_PORT_B_data_out[16];

--K1_q_b[91] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[91] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[91] = K1_q_b[261]_PORT_B_data_out[15];

--K1_q_b[93] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[93] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[93] = K1_q_b[261]_PORT_B_data_out[14];

--K1_q_b[95] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[95] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[95] = K1_q_b[261]_PORT_B_data_out[13];

--K1_q_b[108] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[108] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[108] = K1_q_b[261]_PORT_B_data_out[12];

--K1_q_b[109] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[109] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[109] = K1_q_b[261]_PORT_B_data_out[11];

--K1_q_b[150] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[150] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[150] = K1_q_b[261]_PORT_B_data_out[10];

--K1_q_b[152] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[152] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[152] = K1_q_b[261]_PORT_B_data_out[9];

--K1_q_b[154] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[154] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[154] = K1_q_b[261]_PORT_B_data_out[8];

--K1_q_b[159] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[159] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[159] = K1_q_b[261]_PORT_B_data_out[7];

--K1_q_b[172] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[172] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[172] = K1_q_b[261]_PORT_B_data_out[6];

--K1_q_b[173] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[173] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[173] = K1_q_b[261]_PORT_B_data_out[5];

--K1_q_b[174] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[174] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[174] = K1_q_b[261]_PORT_B_data_out[4];

--K1_q_b[175] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[175] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[175] = K1_q_b[261]_PORT_B_data_out[3];

--K1_q_b[255] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[255] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[255] = K1_q_b[261]_PORT_B_data_out[2];

--K1_q_b[260] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[260] at M4K_X15_Y12
K1_q_b[261]_PORT_A_data_in = BUS(W262_holdff, W162_holdff, W652_holdff, W671_holdff, W571_holdff, W471_holdff, W371_holdff, W061_holdff, W551_holdff, W351_holdff, W151_holdff, W011_holdff, W901_holdff, W69_holdff, W49_holdff, W29_holdff, W19_holdff, W11_holdff);
K1_q_b[261]_PORT_A_data_in_reg = DFFE(K1_q_b[261]_PORT_A_data_in, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[261]_PORT_A_address_reg = DFFE(K1_q_b[261]_PORT_A_address, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[261]_PORT_B_address_reg = DFFE(K1_q_b[261]_PORT_B_address, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_PORT_A_write_enable = F1L4;
K1_q_b[261]_PORT_A_write_enable_reg = DFFE(K1_q_b[261]_PORT_A_write_enable, K1_q_b[261]_clock_0, , , K1_q_b[261]_clock_enable_0);
K1_q_b[261]_PORT_B_read_enable = VCC;
K1_q_b[261]_PORT_B_read_enable_reg = DFFE(K1_q_b[261]_PORT_B_read_enable, K1_q_b[261]_clock_1, , , );
K1_q_b[261]_clock_0 = GLOBAL(clk_i);
K1_q_b[261]_clock_1 = !GLOBAL(A1L2);
K1_q_b[261]_clock_enable_0 = VCC;
K1_q_b[261]_PORT_B_data_out = MEMORY(K1_q_b[261]_PORT_A_data_in_reg, , K1_q_b[261]_PORT_A_address_reg, K1_q_b[261]_PORT_B_address_reg, K1_q_b[261]_PORT_A_write_enable_reg, K1_q_b[261]_PORT_B_read_enable_reg, , , K1_q_b[261]_clock_0, K1_q_b[261]_clock_1, K1_q_b[261]_clock_enable_0, , , );
K1_q_b[260] = K1_q_b[261]_PORT_B_data_out[1];


--K1_q_b[256] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[256] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[256] = K1_q_b[256]_PORT_B_data_out[0];

--K1_q_b[78] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[78] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[78] = K1_q_b[256]_PORT_B_data_out[17];

--K1_q_b[79] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[79] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[79] = K1_q_b[256]_PORT_B_data_out[16];

--K1_q_b[122] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[122] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[122] = K1_q_b[256]_PORT_B_data_out[15];

--K1_q_b[124] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[124] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[124] = K1_q_b[256]_PORT_B_data_out[14];

--K1_q_b[125] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[125] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[125] = K1_q_b[256]_PORT_B_data_out[13];

--K1_q_b[143] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[143] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[143] = K1_q_b[256]_PORT_B_data_out[12];

--K1_q_b[148] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[148] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[148] = K1_q_b[256]_PORT_B_data_out[11];

--K1_q_b[183] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[183] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[183] = K1_q_b[256]_PORT_B_data_out[10];

--K1_q_b[185] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[185] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[185] = K1_q_b[256]_PORT_B_data_out[9];

--K1_q_b[186] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[186] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[186] = K1_q_b[256]_PORT_B_data_out[8];

--K1_q_b[187] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[187] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[187] = K1_q_b[256]_PORT_B_data_out[7];

--K1_q_b[188] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[188] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[188] = K1_q_b[256]_PORT_B_data_out[6];

--K1_q_b[190] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[190] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[190] = K1_q_b[256]_PORT_B_data_out[5];

--K1_q_b[191] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[191] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[191] = K1_q_b[256]_PORT_B_data_out[4];

--K1_q_b[251] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[251] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[251] = K1_q_b[256]_PORT_B_data_out[3];

--K1_q_b[253] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[253] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[253] = K1_q_b[256]_PORT_B_data_out[2];

--K1_q_b[254] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[254] at M4K_X15_Y13
K1_q_b[256]_PORT_A_data_in = BUS(W752_holdff, W552_holdff, W452_holdff, W252_holdff, W291_holdff, W191_holdff, W981_holdff, W881_holdff, W781_holdff, W681_holdff, W481_holdff, W941_holdff, W441_holdff, W621_holdff, W521_holdff, W321_holdff, W08_holdff, W97_holdff);
K1_q_b[256]_PORT_A_data_in_reg = DFFE(K1_q_b[256]_PORT_A_data_in, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[256]_PORT_A_address_reg = DFFE(K1_q_b[256]_PORT_A_address, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[256]_PORT_B_address_reg = DFFE(K1_q_b[256]_PORT_B_address, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_PORT_A_write_enable = F1L4;
K1_q_b[256]_PORT_A_write_enable_reg = DFFE(K1_q_b[256]_PORT_A_write_enable, K1_q_b[256]_clock_0, , , K1_q_b[256]_clock_enable_0);
K1_q_b[256]_PORT_B_read_enable = VCC;
K1_q_b[256]_PORT_B_read_enable_reg = DFFE(K1_q_b[256]_PORT_B_read_enable, K1_q_b[256]_clock_1, , , );
K1_q_b[256]_clock_0 = GLOBAL(clk_i);
K1_q_b[256]_clock_1 = !GLOBAL(A1L2);
K1_q_b[256]_clock_enable_0 = VCC;
K1_q_b[256]_PORT_B_data_out = MEMORY(K1_q_b[256]_PORT_A_data_in_reg, , K1_q_b[256]_PORT_A_address_reg, K1_q_b[256]_PORT_B_address_reg, K1_q_b[256]_PORT_A_write_enable_reg, K1_q_b[256]_PORT_B_read_enable_reg, , , K1_q_b[256]_clock_0, K1_q_b[256]_clock_1, K1_q_b[256]_clock_enable_0, , , );
K1_q_b[254] = K1_q_b[256]_PORT_B_data_out[1];


--K1_q_b[252] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[252] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[252] = K1_q_b[252]_PORT_B_data_out[0];

--K1_q_b[71] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[71] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[71] = K1_q_b[252]_PORT_B_data_out[17];

--K1_q_b[72] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[72] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[72] = K1_q_b[252]_PORT_B_data_out[16];

--K1_q_b[73] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[73] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[73] = K1_q_b[252]_PORT_B_data_out[15];

--K1_q_b[74] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[74] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[74] = K1_q_b[252]_PORT_B_data_out[14];

--K1_q_b[75] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[75] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[75] = K1_q_b[252]_PORT_B_data_out[13];

--K1_q_b[76] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[76] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[76] = K1_q_b[252]_PORT_B_data_out[12];

--K1_q_b[106] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[106] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[106] = K1_q_b[252]_PORT_B_data_out[11];

--K1_q_b[107] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[107] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[107] = K1_q_b[252]_PORT_B_data_out[10];

--K1_q_b[132] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[132] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[132] = K1_q_b[252]_PORT_B_data_out[9];

--K1_q_b[137] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[137] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[137] = K1_q_b[252]_PORT_B_data_out[8];

--K1_q_b[138] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[138] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[138] = K1_q_b[252]_PORT_B_data_out[7];

--K1_q_b[139] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[139] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[139] = K1_q_b[252]_PORT_B_data_out[6];

--K1_q_b[181] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[181] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[181] = K1_q_b[252]_PORT_B_data_out[5];

--K1_q_b[243] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[243] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[243] = K1_q_b[252]_PORT_B_data_out[4];

--K1_q_b[244] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[244] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[244] = K1_q_b[252]_PORT_B_data_out[3];

--K1_q_b[245] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[245] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[245] = K1_q_b[252]_PORT_B_data_out[2];

--K1_q_b[246] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[246] at M4K_X15_Y14
K1_q_b[252]_PORT_A_data_in = BUS(W352_holdff, W742_holdff, W642_holdff, W542_holdff, W442_holdff, W281_holdff, W041_holdff, W931_holdff, W831_holdff, W331_holdff, W801_holdff, W701_holdff, W77_holdff, W67_holdff, W57_holdff, W47_holdff, W37_holdff, W27_holdff);
K1_q_b[252]_PORT_A_data_in_reg = DFFE(K1_q_b[252]_PORT_A_data_in, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[252]_PORT_A_address_reg = DFFE(K1_q_b[252]_PORT_A_address, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[252]_PORT_B_address_reg = DFFE(K1_q_b[252]_PORT_B_address, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_PORT_A_write_enable = F1L4;
K1_q_b[252]_PORT_A_write_enable_reg = DFFE(K1_q_b[252]_PORT_A_write_enable, K1_q_b[252]_clock_0, , , K1_q_b[252]_clock_enable_0);
K1_q_b[252]_PORT_B_read_enable = VCC;
K1_q_b[252]_PORT_B_read_enable_reg = DFFE(K1_q_b[252]_PORT_B_read_enable, K1_q_b[252]_clock_1, , , );
K1_q_b[252]_clock_0 = GLOBAL(clk_i);
K1_q_b[252]_clock_1 = !GLOBAL(A1L2);
K1_q_b[252]_clock_enable_0 = VCC;
K1_q_b[252]_PORT_B_data_out = MEMORY(K1_q_b[252]_PORT_A_data_in_reg, , K1_q_b[252]_PORT_A_address_reg, K1_q_b[252]_PORT_B_address_reg, K1_q_b[252]_PORT_A_write_enable_reg, K1_q_b[252]_PORT_B_read_enable_reg, , , K1_q_b[252]_clock_0, K1_q_b[252]_clock_1, K1_q_b[252]_clock_enable_0, , , );
K1_q_b[246] = K1_q_b[252]_PORT_B_data_out[1];


--K1_q_b[250] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[250] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[250] = K1_q_b[250]_PORT_B_data_out[0];

--K1_q_b[2] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[2] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[2] = K1_q_b[250]_PORT_B_data_out[17];

--K1_q_b[70] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[70] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[70] = K1_q_b[250]_PORT_B_data_out[16];

--K1_q_b[77] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[77] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[77] = K1_q_b[250]_PORT_B_data_out[15];

--K1_q_b[140] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[140] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[140] = K1_q_b[250]_PORT_B_data_out[14];

--K1_q_b[141] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[141] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[141] = K1_q_b[250]_PORT_B_data_out[13];

--K1_q_b[160] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[160] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[160] = K1_q_b[250]_PORT_B_data_out[12];

--K1_q_b[161] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[161] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[161] = K1_q_b[250]_PORT_B_data_out[11];

--K1_q_b[163] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[163] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[163] = K1_q_b[250]_PORT_B_data_out[10];

--K1_q_b[169] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[169] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[169] = K1_q_b[250]_PORT_B_data_out[9];

--K1_q_b[198] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[198] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[198] = K1_q_b[250]_PORT_B_data_out[8];

--K1_q_b[204] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[204] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[204] = K1_q_b[250]_PORT_B_data_out[7];

--K1_q_b[205] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[205] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[205] = K1_q_b[250]_PORT_B_data_out[6];

--K1_q_b[206] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[206] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[206] = K1_q_b[250]_PORT_B_data_out[5];

--K1_q_b[207] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[207] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[207] = K1_q_b[250]_PORT_B_data_out[4];

--K1_q_b[247] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[247] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[247] = K1_q_b[250]_PORT_B_data_out[3];

--K1_q_b[248] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[248] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[248] = K1_q_b[250]_PORT_B_data_out[2];

--K1_q_b[249] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[249] at M4K_X15_Y16
K1_q_b[250]_PORT_A_data_in = BUS(W152_holdff, W052_holdff, W942_holdff, W842_holdff, W802_holdff, W702_holdff, W602_holdff, W502_holdff, W991_holdff, W071_holdff, W461_holdff, W261_holdff, W161_holdff, W241_holdff, W141_holdff, W87_holdff, W17_holdff, W3_holdff);
K1_q_b[250]_PORT_A_data_in_reg = DFFE(K1_q_b[250]_PORT_A_data_in, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[250]_PORT_A_address_reg = DFFE(K1_q_b[250]_PORT_A_address, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[250]_PORT_B_address_reg = DFFE(K1_q_b[250]_PORT_B_address, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_PORT_A_write_enable = F1L4;
K1_q_b[250]_PORT_A_write_enable_reg = DFFE(K1_q_b[250]_PORT_A_write_enable, K1_q_b[250]_clock_0, , , K1_q_b[250]_clock_enable_0);
K1_q_b[250]_PORT_B_read_enable = VCC;
K1_q_b[250]_PORT_B_read_enable_reg = DFFE(K1_q_b[250]_PORT_B_read_enable, K1_q_b[250]_clock_1, , , );
K1_q_b[250]_clock_0 = GLOBAL(clk_i);
K1_q_b[250]_clock_1 = !GLOBAL(A1L2);
K1_q_b[250]_clock_enable_0 = VCC;
K1_q_b[250]_PORT_B_data_out = MEMORY(K1_q_b[250]_PORT_A_data_in_reg, , K1_q_b[250]_PORT_A_address_reg, K1_q_b[250]_PORT_B_address_reg, K1_q_b[250]_PORT_A_write_enable_reg, K1_q_b[250]_PORT_B_read_enable_reg, , , K1_q_b[250]_clock_0, K1_q_b[250]_clock_1, K1_q_b[250]_clock_enable_0, , , );
K1_q_b[249] = K1_q_b[250]_PORT_B_data_out[1];


--K1_q_b[240] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[240] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[240] = K1_q_b[240]_PORT_B_data_out[0];

--K1_q_b[30] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[30] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[30] = K1_q_b[240]_PORT_B_data_out[17];

--K1_q_b[32] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[32] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[32] = K1_q_b[240]_PORT_B_data_out[16];

--K1_q_b[33] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[33] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[33] = K1_q_b[240]_PORT_B_data_out[15];

--K1_q_b[37] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[37] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[37] = K1_q_b[240]_PORT_B_data_out[14];

--K1_q_b[54] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[54] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[54] = K1_q_b[240]_PORT_B_data_out[13];

--K1_q_b[55] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[55] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[55] = K1_q_b[240]_PORT_B_data_out[12];

--K1_q_b[57] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[57] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[57] = K1_q_b[240]_PORT_B_data_out[11];

--K1_q_b[68] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[68] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[68] = K1_q_b[240]_PORT_B_data_out[10];

--K1_q_b[69] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[69] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[69] = K1_q_b[240]_PORT_B_data_out[9];

--K1_q_b[98] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[98] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[98] = K1_q_b[240]_PORT_B_data_out[8];

--K1_q_b[99] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[99] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[99] = K1_q_b[240]_PORT_B_data_out[7];

--K1_q_b[102] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[102] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[102] = K1_q_b[240]_PORT_B_data_out[6];

--K1_q_b[103] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[103] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[103] = K1_q_b[240]_PORT_B_data_out[5];

--K1_q_b[235] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[235] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[235] = K1_q_b[240]_PORT_B_data_out[4];

--K1_q_b[236] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[236] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[236] = K1_q_b[240]_PORT_B_data_out[3];

--K1_q_b[237] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[237] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[237] = K1_q_b[240]_PORT_B_data_out[2];

--K1_q_b[238] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[238] at M4K_X15_Y9
K1_q_b[240]_PORT_A_data_in = BUS(W142_holdff, W932_holdff, W832_holdff, W732_holdff, W632_holdff, W401_holdff, W301_holdff, W001_holdff, W99_holdff, W07_holdff, W96_holdff, W85_holdff, W65_holdff, W55_holdff, W83_holdff, W43_holdff, W33_holdff, W13_holdff);
K1_q_b[240]_PORT_A_data_in_reg = DFFE(K1_q_b[240]_PORT_A_data_in, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[240]_PORT_A_address_reg = DFFE(K1_q_b[240]_PORT_A_address, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[240]_PORT_B_address_reg = DFFE(K1_q_b[240]_PORT_B_address, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_PORT_A_write_enable = F1L4;
K1_q_b[240]_PORT_A_write_enable_reg = DFFE(K1_q_b[240]_PORT_A_write_enable, K1_q_b[240]_clock_0, , , K1_q_b[240]_clock_enable_0);
K1_q_b[240]_PORT_B_read_enable = VCC;
K1_q_b[240]_PORT_B_read_enable_reg = DFFE(K1_q_b[240]_PORT_B_read_enable, K1_q_b[240]_clock_1, , , );
K1_q_b[240]_clock_0 = GLOBAL(clk_i);
K1_q_b[240]_clock_1 = !GLOBAL(A1L2);
K1_q_b[240]_clock_enable_0 = VCC;
K1_q_b[240]_PORT_B_data_out = MEMORY(K1_q_b[240]_PORT_A_data_in_reg, , K1_q_b[240]_PORT_A_address_reg, K1_q_b[240]_PORT_B_address_reg, K1_q_b[240]_PORT_A_write_enable_reg, K1_q_b[240]_PORT_B_read_enable_reg, , , K1_q_b[240]_clock_0, K1_q_b[240]_clock_1, K1_q_b[240]_clock_enable_0, , , );
K1_q_b[238] = K1_q_b[240]_PORT_B_data_out[1];


--K1_q_b[232] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[232] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[232] = K1_q_b[232]_PORT_B_data_out[0];

--K1_q_b[14] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[14] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[14] = K1_q_b[232]_PORT_B_data_out[17];

--K1_q_b[16] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[16] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[16] = K1_q_b[232]_PORT_B_data_out[16];

--K1_q_b[17] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[17] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[17] = K1_q_b[232]_PORT_B_data_out[15];

--K1_q_b[18] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[18] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[18] = K1_q_b[232]_PORT_B_data_out[14];

--K1_q_b[21] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[21] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[21] = K1_q_b[232]_PORT_B_data_out[13];

--K1_q_b[22] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[22] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[22] = K1_q_b[232]_PORT_B_data_out[12];

--K1_q_b[80] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[80] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[80] = K1_q_b[232]_PORT_B_data_out[11];

--K1_q_b[81] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[81] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[81] = K1_q_b[232]_PORT_B_data_out[10];

--K1_q_b[83] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[83] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[83] = K1_q_b[232]_PORT_B_data_out[9];

--K1_q_b[84] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[84] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[84] = K1_q_b[232]_PORT_B_data_out[8];

--K1_q_b[126] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[126] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[126] = K1_q_b[232]_PORT_B_data_out[7];

--K1_q_b[218] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[218] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[218] = K1_q_b[232]_PORT_B_data_out[6];

--K1_q_b[223] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[223] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[223] = K1_q_b[232]_PORT_B_data_out[5];

--K1_q_b[225] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[225] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[225] = K1_q_b[232]_PORT_B_data_out[4];

--K1_q_b[227] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[227] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[227] = K1_q_b[232]_PORT_B_data_out[3];

--K1_q_b[229] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[229] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[229] = K1_q_b[232]_PORT_B_data_out[2];

--K1_q_b[230] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[230] at M4K_X15_Y23
K1_q_b[232]_PORT_A_data_in = BUS(W332_holdff, W132_holdff, W032_holdff, W822_holdff, W622_holdff, W422_holdff, W912_holdff, W721_holdff, W58_holdff, W48_holdff, W28_holdff, W18_holdff, W32_holdff, W22_holdff, W91_holdff, W81_holdff, W71_holdff, W51_holdff);
K1_q_b[232]_PORT_A_data_in_reg = DFFE(K1_q_b[232]_PORT_A_data_in, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[232]_PORT_A_address_reg = DFFE(K1_q_b[232]_PORT_A_address, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[232]_PORT_B_address_reg = DFFE(K1_q_b[232]_PORT_B_address, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_PORT_A_write_enable = F1L4;
K1_q_b[232]_PORT_A_write_enable_reg = DFFE(K1_q_b[232]_PORT_A_write_enable, K1_q_b[232]_clock_0, , , K1_q_b[232]_clock_enable_0);
K1_q_b[232]_PORT_B_read_enable = VCC;
K1_q_b[232]_PORT_B_read_enable_reg = DFFE(K1_q_b[232]_PORT_B_read_enable, K1_q_b[232]_clock_1, , , );
K1_q_b[232]_clock_0 = GLOBAL(clk_i);
K1_q_b[232]_clock_1 = !GLOBAL(A1L2);
K1_q_b[232]_clock_enable_0 = VCC;
K1_q_b[232]_PORT_B_data_out = MEMORY(K1_q_b[232]_PORT_A_data_in_reg, , K1_q_b[232]_PORT_A_address_reg, K1_q_b[232]_PORT_B_address_reg, K1_q_b[232]_PORT_A_write_enable_reg, K1_q_b[232]_PORT_B_read_enable_reg, , , K1_q_b[232]_clock_0, K1_q_b[232]_clock_1, K1_q_b[232]_clock_enable_0, , , );
K1_q_b[230] = K1_q_b[232]_PORT_B_data_out[1];


--K1_q_b[217] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[217] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[217] = K1_q_b[217]_PORT_B_data_out[0];

--K1_q_b[7] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[7] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[7] = K1_q_b[217]_PORT_B_data_out[17];

--K1_q_b[8] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[8] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[8] = K1_q_b[217]_PORT_B_data_out[16];

--K1_q_b[12] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[12] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[12] = K1_q_b[217]_PORT_B_data_out[15];

--K1_q_b[35] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[35] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[35] = K1_q_b[217]_PORT_B_data_out[14];

--K1_q_b[52] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[52] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[52] = K1_q_b[217]_PORT_B_data_out[13];

--K1_q_b[53] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[53] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[53] = K1_q_b[217]_PORT_B_data_out[12];

--K1_q_b[56] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[56] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[56] = K1_q_b[217]_PORT_B_data_out[11];

--K1_q_b[123] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[123] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[123] = K1_q_b[217]_PORT_B_data_out[10];

--K1_q_b[127] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[127] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[127] = K1_q_b[217]_PORT_B_data_out[9];

--K1_q_b[128] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[128] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[128] = K1_q_b[217]_PORT_B_data_out[8];

--K1_q_b[129] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[129] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[129] = K1_q_b[217]_PORT_B_data_out[7];

--K1_q_b[211] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[211] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[211] = K1_q_b[217]_PORT_B_data_out[6];

--K1_q_b[212] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[212] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[212] = K1_q_b[217]_PORT_B_data_out[5];

--K1_q_b[213] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[213] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[213] = K1_q_b[217]_PORT_B_data_out[4];

--K1_q_b[214] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[214] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[214] = K1_q_b[217]_PORT_B_data_out[3];

--K1_q_b[215] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[215] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[215] = K1_q_b[217]_PORT_B_data_out[2];

--K1_q_b[216] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[216] at M4K_X15_Y21
K1_q_b[217]_PORT_A_data_in = BUS(W812_holdff, W712_holdff, W612_holdff, W512_holdff, W412_holdff, W312_holdff, W212_holdff, W031_holdff, W921_holdff, W821_holdff, W421_holdff, W75_holdff, W45_holdff, W35_holdff, W63_holdff, W31_holdff, W9_holdff, W8_holdff);
K1_q_b[217]_PORT_A_data_in_reg = DFFE(K1_q_b[217]_PORT_A_data_in, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[217]_PORT_A_address_reg = DFFE(K1_q_b[217]_PORT_A_address, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[217]_PORT_B_address_reg = DFFE(K1_q_b[217]_PORT_B_address, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_PORT_A_write_enable = F1L4;
K1_q_b[217]_PORT_A_write_enable_reg = DFFE(K1_q_b[217]_PORT_A_write_enable, K1_q_b[217]_clock_0, , , K1_q_b[217]_clock_enable_0);
K1_q_b[217]_PORT_B_read_enable = VCC;
K1_q_b[217]_PORT_B_read_enable_reg = DFFE(K1_q_b[217]_PORT_B_read_enable, K1_q_b[217]_clock_1, , , );
K1_q_b[217]_clock_0 = GLOBAL(clk_i);
K1_q_b[217]_clock_1 = !GLOBAL(A1L2);
K1_q_b[217]_clock_enable_0 = VCC;
K1_q_b[217]_PORT_B_data_out = MEMORY(K1_q_b[217]_PORT_A_data_in_reg, , K1_q_b[217]_PORT_A_address_reg, K1_q_b[217]_PORT_B_address_reg, K1_q_b[217]_PORT_A_write_enable_reg, K1_q_b[217]_PORT_B_read_enable_reg, , , K1_q_b[217]_clock_0, K1_q_b[217]_clock_1, K1_q_b[217]_clock_enable_0, , , );
K1_q_b[216] = K1_q_b[217]_PORT_B_data_out[1];


--K1_q_b[189] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[189] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[189] = K1_q_b[189]_PORT_B_data_out[0];

--K1_q_b[13] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[13] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[13] = K1_q_b[189]_PORT_B_data_out[17];

--K1_q_b[15] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[15] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[15] = K1_q_b[189]_PORT_B_data_out[16];

--K1_q_b[19] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[19] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[19] = K1_q_b[189]_PORT_B_data_out[15];

--K1_q_b[20] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[20] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[20] = K1_q_b[189]_PORT_B_data_out[14];

--K1_q_b[40] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[40] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[40] = K1_q_b[189]_PORT_B_data_out[13];

--K1_q_b[41] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[41] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[41] = K1_q_b[189]_PORT_B_data_out[12];

--K1_q_b[58] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[58] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[58] = K1_q_b[189]_PORT_B_data_out[11];

--K1_q_b[59] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[59] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[59] = K1_q_b[189]_PORT_B_data_out[10];

--K1_q_b[63] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[63] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[63] = K1_q_b[189]_PORT_B_data_out[9];

--K1_q_b[66] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[66] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[66] = K1_q_b[189]_PORT_B_data_out[8];

--K1_q_b[67] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[67] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[67] = K1_q_b[189]_PORT_B_data_out[7];

--K1_q_b[142] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[142] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[142] = K1_q_b[189]_PORT_B_data_out[6];

--K1_q_b[144] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[144] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[144] = K1_q_b[189]_PORT_B_data_out[5];

--K1_q_b[145] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[145] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[145] = K1_q_b[189]_PORT_B_data_out[4];

--K1_q_b[146] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[146] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[146] = K1_q_b[189]_PORT_B_data_out[3];

--K1_q_b[182] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[182] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[182] = K1_q_b[189]_PORT_B_data_out[2];

--K1_q_b[184] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[184] at M4K_X15_Y20
K1_q_b[189]_PORT_A_data_in = BUS(W091_holdff, W581_holdff, W381_holdff, W741_holdff, W641_holdff, W541_holdff, W341_holdff, W86_holdff, W76_holdff, W46_holdff, W06_holdff, W95_holdff, W24_holdff, W14_holdff, W12_holdff, W02_holdff, W61_holdff, W41_holdff);
K1_q_b[189]_PORT_A_data_in_reg = DFFE(K1_q_b[189]_PORT_A_data_in, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[189]_PORT_A_address_reg = DFFE(K1_q_b[189]_PORT_A_address, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[189]_PORT_B_address_reg = DFFE(K1_q_b[189]_PORT_B_address, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_PORT_A_write_enable = F1L4;
K1_q_b[189]_PORT_A_write_enable_reg = DFFE(K1_q_b[189]_PORT_A_write_enable, K1_q_b[189]_clock_0, , , K1_q_b[189]_clock_enable_0);
K1_q_b[189]_PORT_B_read_enable = VCC;
K1_q_b[189]_PORT_B_read_enable_reg = DFFE(K1_q_b[189]_PORT_B_read_enable, K1_q_b[189]_clock_1, , , );
K1_q_b[189]_clock_0 = GLOBAL(clk_i);
K1_q_b[189]_clock_1 = !GLOBAL(A1L2);
K1_q_b[189]_clock_enable_0 = VCC;
K1_q_b[189]_PORT_B_data_out = MEMORY(K1_q_b[189]_PORT_A_data_in_reg, , K1_q_b[189]_PORT_A_address_reg, K1_q_b[189]_PORT_B_address_reg, K1_q_b[189]_PORT_A_write_enable_reg, K1_q_b[189]_PORT_B_read_enable_reg, , , K1_q_b[189]_clock_0, K1_q_b[189]_clock_1, K1_q_b[189]_clock_enable_0, , , );
K1_q_b[184] = K1_q_b[189]_PORT_B_data_out[1];


--K1_q_b[180] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[180] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[180] = K1_q_b[180]_PORT_B_data_out[0];

--K1_q_b[23] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[23] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[23] = K1_q_b[180]_PORT_B_data_out[17];

--K1_q_b[24] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[24] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[24] = K1_q_b[180]_PORT_B_data_out[16];

--K1_q_b[25] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[25] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[25] = K1_q_b[180]_PORT_B_data_out[15];

--K1_q_b[26] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[26] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[26] = K1_q_b[180]_PORT_B_data_out[14];

--K1_q_b[27] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[27] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[27] = K1_q_b[180]_PORT_B_data_out[13];

--K1_q_b[28] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[28] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[28] = K1_q_b[180]_PORT_B_data_out[12];

--K1_q_b[29] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[29] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[29] = K1_q_b[180]_PORT_B_data_out[11];

--K1_q_b[111] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[111] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[111] = K1_q_b[180]_PORT_B_data_out[10];

--K1_q_b[112] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[112] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[112] = K1_q_b[180]_PORT_B_data_out[9];

--K1_q_b[113] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[113] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[113] = K1_q_b[180]_PORT_B_data_out[8];

--K1_q_b[114] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[114] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[114] = K1_q_b[180]_PORT_B_data_out[7];

--K1_q_b[131] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[131] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[131] = K1_q_b[180]_PORT_B_data_out[6];

--K1_q_b[134] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[134] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[134] = K1_q_b[180]_PORT_B_data_out[5];

--K1_q_b[136] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[136] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[136] = K1_q_b[180]_PORT_B_data_out[4];

--K1_q_b[176] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[176] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[176] = K1_q_b[180]_PORT_B_data_out[3];

--K1_q_b[177] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[177] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[177] = K1_q_b[180]_PORT_B_data_out[2];

--K1_q_b[178] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[178] at M4K_X15_Y10
K1_q_b[180]_PORT_A_data_in = BUS(W181_holdff, W971_holdff, W871_holdff, W771_holdff, W731_holdff, W531_holdff, W231_holdff, W511_holdff, W411_holdff, W311_holdff, W211_holdff, W03_holdff, W92_holdff, W82_holdff, W72_holdff, W62_holdff, W52_holdff, W42_holdff);
K1_q_b[180]_PORT_A_data_in_reg = DFFE(K1_q_b[180]_PORT_A_data_in, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[180]_PORT_A_address_reg = DFFE(K1_q_b[180]_PORT_A_address, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[180]_PORT_B_address_reg = DFFE(K1_q_b[180]_PORT_B_address, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_PORT_A_write_enable = F1L4;
K1_q_b[180]_PORT_A_write_enable_reg = DFFE(K1_q_b[180]_PORT_A_write_enable, K1_q_b[180]_clock_0, , , K1_q_b[180]_clock_enable_0);
K1_q_b[180]_PORT_B_read_enable = VCC;
K1_q_b[180]_PORT_B_read_enable_reg = DFFE(K1_q_b[180]_PORT_B_read_enable, K1_q_b[180]_clock_1, , , );
K1_q_b[180]_clock_0 = GLOBAL(clk_i);
K1_q_b[180]_clock_1 = !GLOBAL(A1L2);
K1_q_b[180]_clock_enable_0 = VCC;
K1_q_b[180]_PORT_B_data_out = MEMORY(K1_q_b[180]_PORT_A_data_in_reg, , K1_q_b[180]_PORT_A_address_reg, K1_q_b[180]_PORT_B_address_reg, K1_q_b[180]_PORT_A_write_enable_reg, K1_q_b[180]_PORT_B_read_enable_reg, , , K1_q_b[180]_clock_0, K1_q_b[180]_clock_1, K1_q_b[180]_clock_enable_0, , , );
K1_q_b[178] = K1_q_b[180]_PORT_B_data_out[1];


--K1_q_b[179] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[179] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[179] = K1_q_b[179]_PORT_B_data_out[0];

--K1_q_b[44] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[44] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[44] = K1_q_b[179]_PORT_B_data_out[17];

--K1_q_b[47] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[47] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[47] = K1_q_b[179]_PORT_B_data_out[16];

--K1_q_b[48] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[48] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[48] = K1_q_b[179]_PORT_B_data_out[15];

--K1_q_b[49] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[49] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[49] = K1_q_b[179]_PORT_B_data_out[14];

--K1_q_b[50] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[50] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[50] = K1_q_b[179]_PORT_B_data_out[13];

--K1_q_b[82] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[82] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[82] = K1_q_b[179]_PORT_B_data_out[12];

--K1_q_b[85] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[85] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[85] = K1_q_b[179]_PORT_B_data_out[11];

--K1_q_b[86] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[86] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[86] = K1_q_b[179]_PORT_B_data_out[10];

--K1_q_b[87] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[87] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[87] = K1_q_b[179]_PORT_B_data_out[9];

--K1_q_b[94] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[94] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[94] = K1_q_b[179]_PORT_B_data_out[8];

--K1_q_b[120] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[120] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[120] = K1_q_b[179]_PORT_B_data_out[7];

--K1_q_b[121] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[121] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[121] = K1_q_b[179]_PORT_B_data_out[6];

--K1_q_b[130] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[130] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[130] = K1_q_b[179]_PORT_B_data_out[5];

--K1_q_b[133] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[133] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[133] = K1_q_b[179]_PORT_B_data_out[4];

--K1_q_b[135] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[135] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[135] = K1_q_b[179]_PORT_B_data_out[3];

--K1_q_b[147] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[147] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[147] = K1_q_b[179]_PORT_B_data_out[2];

--K1_q_b[149] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[149] at M4K_X15_Y15
K1_q_b[179]_PORT_A_data_in = BUS(W081_holdff, W051_holdff, W841_holdff, W631_holdff, W431_holdff, W131_holdff, W221_holdff, W121_holdff, W59_holdff, W88_holdff, W78_holdff, W68_holdff, W38_holdff, W15_holdff, W05_holdff, W94_holdff, W84_holdff, W54_holdff);
K1_q_b[179]_PORT_A_data_in_reg = DFFE(K1_q_b[179]_PORT_A_data_in, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[179]_PORT_A_address_reg = DFFE(K1_q_b[179]_PORT_A_address, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[179]_PORT_B_address_reg = DFFE(K1_q_b[179]_PORT_B_address, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_PORT_A_write_enable = F1L4;
K1_q_b[179]_PORT_A_write_enable_reg = DFFE(K1_q_b[179]_PORT_A_write_enable, K1_q_b[179]_clock_0, , , K1_q_b[179]_clock_enable_0);
K1_q_b[179]_PORT_B_read_enable = VCC;
K1_q_b[179]_PORT_B_read_enable_reg = DFFE(K1_q_b[179]_PORT_B_read_enable, K1_q_b[179]_clock_1, , , );
K1_q_b[179]_clock_0 = GLOBAL(clk_i);
K1_q_b[179]_clock_1 = !GLOBAL(A1L2);
K1_q_b[179]_clock_enable_0 = VCC;
K1_q_b[179]_PORT_B_data_out = MEMORY(K1_q_b[179]_PORT_A_data_in_reg, , K1_q_b[179]_PORT_A_address_reg, K1_q_b[179]_PORT_B_address_reg, K1_q_b[179]_PORT_A_write_enable_reg, K1_q_b[179]_PORT_B_read_enable_reg, , , K1_q_b[179]_clock_0, K1_q_b[179]_clock_1, K1_q_b[179]_clock_enable_0, , , );
K1_q_b[149] = K1_q_b[179]_PORT_B_data_out[1];


--K1_q_b[157] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[157] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[157] = K1_q_b[157]_PORT_B_data_out[0];

--K1_q_b[31] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[31] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[31] = K1_q_b[157]_PORT_B_data_out[17];

--K1_q_b[34] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[34] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[34] = K1_q_b[157]_PORT_B_data_out[16];

--K1_q_b[36] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[36] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[36] = K1_q_b[157]_PORT_B_data_out[15];

--K1_q_b[38] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[38] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[38] = K1_q_b[157]_PORT_B_data_out[14];

--K1_q_b[39] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[39] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[39] = K1_q_b[157]_PORT_B_data_out[13];

--K1_q_b[96] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[96] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[96] = K1_q_b[157]_PORT_B_data_out[12];

--K1_q_b[97] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[97] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[97] = K1_q_b[157]_PORT_B_data_out[11];

--K1_q_b[100] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[100] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[100] = K1_q_b[157]_PORT_B_data_out[10];

--K1_q_b[101] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[101] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[101] = K1_q_b[157]_PORT_B_data_out[9];

--K1_q_b[104] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[104] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[104] = K1_q_b[157]_PORT_B_data_out[8];

--K1_q_b[105] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[105] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[105] = K1_q_b[157]_PORT_B_data_out[7];

--K1_q_b[110] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[110] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[110] = K1_q_b[157]_PORT_B_data_out[6];

--K1_q_b[115] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[115] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[115] = K1_q_b[157]_PORT_B_data_out[5];

--K1_q_b[116] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[116] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[116] = K1_q_b[157]_PORT_B_data_out[4];

--K1_q_b[118] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[118] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[118] = K1_q_b[157]_PORT_B_data_out[3];

--K1_q_b[119] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[119] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[119] = K1_q_b[157]_PORT_B_data_out[2];

--K1_q_b[155] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[155] at M4K_X15_Y8
K1_q_b[157]_PORT_A_data_in = BUS(W851_holdff, W651_holdff, W021_holdff, W911_holdff, W711_holdff, W611_holdff, W111_holdff, W601_holdff, W501_holdff, W201_holdff, W101_holdff, W89_holdff, W79_holdff, W04_holdff, W93_holdff, W73_holdff, W53_holdff, W23_holdff);
K1_q_b[157]_PORT_A_data_in_reg = DFFE(K1_q_b[157]_PORT_A_data_in, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_A_address = BUS(M3_safe_q[0], M3_safe_q[1], M3_safe_q[2], M3_safe_q[3], M3_safe_q[4], M3_safe_q[5], M3_safe_q[6], M3_safe_q[7]);
K1_q_b[157]_PORT_A_address_reg = DFFE(K1_q_b[157]_PORT_A_address, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_address = BUS(M5_safe_q[0], M5_safe_q[1], M5_safe_q[2], M5_safe_q[3], M5_safe_q[4], M5_safe_q[5], M5_safe_q[6], M5_safe_q[7]);
K1_q_b[157]_PORT_B_address_reg = DFFE(K1_q_b[157]_PORT_B_address, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_PORT_A_write_enable = F1L4;
K1_q_b[157]_PORT_A_write_enable_reg = DFFE(K1_q_b[157]_PORT_A_write_enable, K1_q_b[157]_clock_0, , , K1_q_b[157]_clock_enable_0);
K1_q_b[157]_PORT_B_read_enable = VCC;
K1_q_b[157]_PORT_B_read_enable_reg = DFFE(K1_q_b[157]_PORT_B_read_enable, K1_q_b[157]_clock_1, , , );
K1_q_b[157]_clock_0 = GLOBAL(clk_i);
K1_q_b[157]_clock_1 = !GLOBAL(A1L2);
K1_q_b[157]_clock_enable_0 = VCC;
K1_q_b[157]_PORT_B_data_out = MEMORY(K1_q_b[157]_PORT_A_data_in_reg, , K1_q_b[157]_PORT_A_address_reg, K1_q_b[157]_PORT_B_address_reg, K1_q_b[157]_PORT_A_write_enable_reg, K1_q_b[157]_PORT_B_read_enable_reg, , , K1_q_b[157]_clock_0, K1_q_b[157]_clock_1, K1_q_b[157]_clock_enable_0, , , );
K1_q_b[155] = K1_q_b[157]_PORT_B_data_out[1];


--M3_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X12_Y14_N7
--operation mode is arithmetic

M3_safe_q[7]_carry_eqn = (!M3L11 & M3L04) # (M3L11 & M3L14);
M3_safe_q[7]_lut_out = M3_safe_q[7] $ M3_safe_q[7]_carry_eqn;
M3_safe_q[7] = DFFEA(M3_safe_q[7]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , F1L1, , );

--M3L34 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X12_Y14_N7
--operation mode is arithmetic

M3L34_cout_0 = !M3L04 # !M3_safe_q[7];
M3L34 = CARRY(M3L34_cout_0);

--M3L44 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X12_Y14_N7
--operation mode is arithmetic

M3L44_cout_1 = !M3L14 # !M3_safe_q[7];
M3L44 = CARRY(M3L44_cout_1);


--M3_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X12_Y14_N6
--operation mode is arithmetic

M3_safe_q[6]_carry_eqn = (!M3L11 & M3L73) # (M3L11 & M3L83);
M3_safe_q[6]_lut_out = M3_safe_q[6] $ !M3_safe_q[6]_carry_eqn;
M3_safe_q[6] = DFFEA(M3_safe_q[6]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , F1L1, , );

--M3L04 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X12_Y14_N6
--operation mode is arithmetic

M3L04_cout_0 = M3_safe_q[6] & !M3L73;
M3L04 = CARRY(M3L04_cout_0);

--M3L14 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X12_Y14_N6
--operation mode is arithmetic

M3L14_cout_1 = M3_safe_q[6] & !M3L83;
M3L14 = CARRY(M3L14_cout_1);


--M3_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X12_Y14_N5
--operation mode is arithmetic

M3_safe_q[5]_carry_eqn = (!M3L11 & GND) # (M3L11 & VCC);
M3_safe_q[5]_lut_out = M3_safe_q[5] $ M3_safe_q[5]_carry_eqn;
M3_safe_q[5] = DFFEA(M3_safe_q[5]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , F1L1, , );

--M3L73 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X12_Y14_N5
--operation mode is arithmetic

M3L73_cout_0 = !M3L11 # !M3_safe_q[5];
M3L73 = CARRY(M3L73_cout_0);

--M3L83 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X12_Y14_N5
--operation mode is arithmetic

M3L83_cout_1 = !M3L11 # !M3_safe_q[5];
M3L83 = CARRY(M3L83_cout_1);


--M3_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X12_Y14_N4
--operation mode is arithmetic

M3_safe_q[4]_lut_out = M3_safe_q[4] $ !M3L13;
M3_safe_q[4] = DFFEA(M3_safe_q[4]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , F1L1, , );

--M3L11 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X12_Y14_N4
--operation mode is arithmetic

M3L11 = M3L43;


--M3_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X12_Y14_N3
--operation mode is arithmetic

M3_safe_q[3]_lut_out = M3_safe_q[3] $ M3L82;
M3_safe_q[3] = DFFEA(M3_safe_q[3]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , F1L1, , );

--M3L13 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X12_Y14_N3
--operation mode is arithmetic

M3L13_cout_0 = !M3L82 # !M3_safe_q[3];
M3L13 = CARRY(M3L13_cout_0);

--M3L23 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X12_Y14_N3
--operation mode is arithmetic

M3L23_cout_1 = !M3L92 # !M3_safe_q[3];
M3L23 = CARRY(M3L23_cout_1);


--M3_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X12_Y14_N2
--operation mode is arithmetic

M3_safe_q[2]_lut_out = M3_safe_q[2] $ !M3L52;
M3_safe_q[2] = DFFEA(M3_safe_q[2]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , F1L1, , );

--M3L82 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X12_Y14_N2
--operation mode is arithmetic

M3L82_cout_0 = M3_safe_q[2] & !M3L52;
M3L82 = CARRY(M3L82_cout_0);

--M3L92 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X12_Y14_N2
--operation mode is arithmetic

M3L92_cout_1 = M3_safe_q[2] & !M3L62;
M3L92 = CARRY(M3L92_cout_1);


--M3_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X12_Y14_N1
--operation mode is arithmetic

M3_safe_q[1]_lut_out = M3_safe_q[1] $ M3L22;
M3_safe_q[1] = DFFEA(M3_safe_q[1]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , F1L1, , );

--M3L52 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X12_Y14_N1
--operation mode is arithmetic

M3L52_cout_0 = !M3L22 # !M3_safe_q[1];
M3L52 = CARRY(M3L52_cout_0);

--M3L62 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X12_Y14_N1
--operation mode is arithmetic

M3L62_cout_1 = !M3L32 # !M3_safe_q[1];
M3L62 = CARRY(M3L62_cout_1);


--M3_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X12_Y14_N0
--operation mode is arithmetic

M3_safe_q[0]_lut_out = !M3_safe_q[0];
M3_safe_q[0] = DFFEA(M3_safe_q[0]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , F1L1, , );

--M3L22 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X12_Y14_N0
--operation mode is arithmetic

M3L22_cout_0 = M3_safe_q[0];
M3L22 = CARRY(M3L22_cout_0);

--M3L32 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X12_Y14_N0
--operation mode is arithmetic

M3L32_cout_1 = M3_safe_q[0];
M3L32 = CARRY(M3L32_cout_1);


--M3_cout is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|cout at LC_X12_Y14_N8
--operation mode is normal

M3_cout_carry_eqn = (!M3L11 & M3L34) # (M3L11 & M3L44);
M3_cout = !M3_cout_carry_eqn;


--M2_counter_cell[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[7] at LC_X8_Y14_N7
--operation mode is normal

M2_counter_cell[7]_carry_eqn = (!M2L91 & M2L82) # (M2L91 & M2L92);
M2_counter_cell[7]_lut_out = M2_counter_cell[7] $ M2_counter_cell[7]_carry_eqn;
M2_counter_cell[7] = DFFEA(M2_counter_cell[7]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , R1L5Q, , );


--M2_counter_cell[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6] at LC_X8_Y14_N6
--operation mode is arithmetic

M2_counter_cell[6]_carry_eqn = (!M2L91 & M2L42) # (M2L91 & M2L52);
M2_counter_cell[6]_lut_out = M2_counter_cell[6] $ !M2_counter_cell[6]_carry_eqn;
M2_counter_cell[6] = DFFEA(M2_counter_cell[6]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , R1L5Q, , );

--M2L82 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT0 at LC_X8_Y14_N6
--operation mode is arithmetic

M2L82_cout_0 = M2_counter_cell[6] & !M2L42;
M2L82 = CARRY(M2L82_cout_0);

--M2L92 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT1 at LC_X8_Y14_N6
--operation mode is arithmetic

M2L92_cout_1 = M2_counter_cell[6] & !M2L52;
M2L92 = CARRY(M2L92_cout_1);


--M2_counter_cell[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5] at LC_X8_Y14_N5
--operation mode is arithmetic

M2_counter_cell[5]_carry_eqn = (!M2L91 & GND) # (M2L91 & VCC);
M2_counter_cell[5]_lut_out = M2_counter_cell[5] $ M2_counter_cell[5]_carry_eqn;
M2_counter_cell[5] = DFFEA(M2_counter_cell[5]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , R1L5Q, , );

--M2L42 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT0 at LC_X8_Y14_N5
--operation mode is arithmetic

M2L42_cout_0 = !M2L91 # !M2_counter_cell[5];
M2L42 = CARRY(M2L42_cout_0);

--M2L52 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT1 at LC_X8_Y14_N5
--operation mode is arithmetic

M2L52_cout_1 = !M2L91 # !M2_counter_cell[5];
M2L52 = CARRY(M2L52_cout_1);


--M2_counter_cell[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[4] at LC_X8_Y14_N4
--operation mode is arithmetic

M2_counter_cell[4]_lut_out = M2_counter_cell[4] $ !M2L61;
M2_counter_cell[4] = DFFEA(M2_counter_cell[4]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , R1L5Q, , );

--M2L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X8_Y14_N4
--operation mode is arithmetic

M2L91 = M2L02;


--M2_counter_cell[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3] at LC_X8_Y14_N3
--operation mode is arithmetic

M2_counter_cell[3]_lut_out = M2_counter_cell[3] $ M2L21;
M2_counter_cell[3] = DFFEA(M2_counter_cell[3]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , R1L5Q, , );

--M2L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT0 at LC_X8_Y14_N3
--operation mode is arithmetic

M2L61_cout_0 = !M2L21 # !M2_counter_cell[3];
M2L61 = CARRY(M2L61_cout_0);

--M2L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT1 at LC_X8_Y14_N3
--operation mode is arithmetic

M2L71_cout_1 = !M2L31 # !M2_counter_cell[3];
M2L71 = CARRY(M2L71_cout_1);


--M2_counter_cell[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2] at LC_X8_Y14_N2
--operation mode is arithmetic

M2_counter_cell[2]_lut_out = M2_counter_cell[2] $ !M2L8;
M2_counter_cell[2] = DFFEA(M2_counter_cell[2]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , R1L5Q, , );

--M2L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT0 at LC_X8_Y14_N2
--operation mode is arithmetic

M2L21_cout_0 = M2_counter_cell[2] & !M2L8;
M2L21 = CARRY(M2L21_cout_0);

--M2L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT1 at LC_X8_Y14_N2
--operation mode is arithmetic

M2L31_cout_1 = M2_counter_cell[2] & !M2L9;
M2L31 = CARRY(M2L31_cout_1);


--M2_counter_cell[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1] at LC_X8_Y14_N1
--operation mode is arithmetic

M2_counter_cell[1]_lut_out = M2_counter_cell[1] $ M2L4;
M2_counter_cell[1] = DFFEA(M2_counter_cell[1]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , R1L5Q, , );

--M2L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT0 at LC_X8_Y14_N1
--operation mode is arithmetic

M2L8_cout_0 = M2_counter_cell[1] # !M2L4;
M2L8 = CARRY(M2L8_cout_0);

--M2L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT1 at LC_X8_Y14_N1
--operation mode is arithmetic

M2L9_cout_1 = M2_counter_cell[1] # !M2L5;
M2L9 = CARRY(M2L9_cout_1);


--M2_counter_cell[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0] at LC_X8_Y14_N0
--operation mode is arithmetic

M2_counter_cell[0]_lut_out = !M2_counter_cell[0];
M2_counter_cell[0] = DFFEA(M2_counter_cell[0]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , R1L5Q, , );

--M2L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT0 at LC_X8_Y14_N0
--operation mode is arithmetic

M2L4_cout_0 = !M2_counter_cell[0];
M2L4 = CARRY(M2L4_cout_0);

--M2L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT1 at LC_X8_Y14_N0
--operation mode is arithmetic

M2L5_cout_1 = !M2_counter_cell[0];
M2L5 = CARRY(M2L5_cout_1);


--M1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X9_Y11_N4
--operation mode is normal

M1_safe_q[3]_lut_out = M1L71 $ M1_safe_q[3];
M1_safe_q[3]_reg_input = !E1L6 & M1_safe_q[3]_lut_out;
M1_safe_q[3] = DFFEA(M1_safe_q[3]_reg_input, !GLOBAL(A1L2), !GLOBAL(E1_clear_signal), , E1L7, , );


--M1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X9_Y11_N3
--operation mode is arithmetic

M1_safe_q[2]_lut_out = M1_safe_q[2] $ !M1L41;
M1_safe_q[2]_reg_input = !E1L6 & M1_safe_q[2]_lut_out;
M1_safe_q[2] = DFFEA(M1_safe_q[2]_reg_input, !GLOBAL(A1L2), !GLOBAL(E1_clear_signal), , E1L7, , );

--M1L71 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X9_Y11_N3
--operation mode is arithmetic

M1L71_cout_0 = M1_safe_q[2] & !M1L41;
M1L71 = CARRY(M1L71_cout_0);

--M1L81 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X9_Y11_N3
--operation mode is arithmetic

M1L81_cout_1 = M1_safe_q[2] & !M1L51;
M1L81 = CARRY(M1L81_cout_1);


--M1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X9_Y11_N2
--operation mode is arithmetic

M1_safe_q[1]_lut_out = M1_safe_q[1] $ M1L11;
M1_safe_q[1]_reg_input = !E1L6 & M1_safe_q[1]_lut_out;
M1_safe_q[1] = DFFEA(M1_safe_q[1]_reg_input, !GLOBAL(A1L2), !GLOBAL(E1_clear_signal), , E1L7, , );

--M1L41 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X9_Y11_N2
--operation mode is arithmetic

M1L41_cout_0 = !M1L11 # !M1_safe_q[1];
M1L41 = CARRY(M1L41_cout_0);

--M1L51 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X9_Y11_N2
--operation mode is arithmetic

M1L51_cout_1 = !M1L21 # !M1_safe_q[1];
M1L51 = CARRY(M1L51_cout_1);


--M1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X9_Y11_N1
--operation mode is arithmetic

M1_safe_q[0]_lut_out = !M1_safe_q[0];
M1_safe_q[0]_reg_input = !E1L6 & M1_safe_q[0]_lut_out;
M1_safe_q[0] = DFFEA(M1_safe_q[0]_reg_input, !GLOBAL(A1L2), !GLOBAL(E1_clear_signal), , E1L7, , );

--M1L11 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X9_Y11_N1
--operation mode is arithmetic

M1L11_cout_0 = M1_safe_q[0];
M1L11 = CARRY(M1L11_cout_0);

--M1L21 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_680|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X9_Y11_N1
--operation mode is arithmetic

M1L21_cout_1 = M1_safe_q[0];
M1L21 = CARRY(M1L21_cout_1);


--M8_safe_q[4] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X6_Y11_N9
--operation mode is normal

M8_safe_q[4]_lut_out = M8L22 $ !M8_safe_q[4];
M8_safe_q[4]_reg_input = !E2_reduce_nor_6 & M8_safe_q[4]_lut_out;
M8_safe_q[4] = DFFEA(M8_safe_q[4]_reg_input, !GLOBAL(A1L5), !GLOBAL(E2_clear_signal), , E2L7, , );


--M8_safe_q[3] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X6_Y11_N8
--operation mode is arithmetic

M8_safe_q[3]_lut_out = M8_safe_q[3] $ M8L91;
M8_safe_q[3]_reg_input = !E2_reduce_nor_6 & M8_safe_q[3]_lut_out;
M8_safe_q[3] = DFFEA(M8_safe_q[3]_reg_input, !GLOBAL(A1L5), !GLOBAL(E2_clear_signal), , E2L7, , );

--M8L22 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X6_Y11_N8
--operation mode is arithmetic

M8L22_cout_0 = !M8L91 # !M8_safe_q[3];
M8L22 = CARRY(M8L22_cout_0);

--M8L32 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X6_Y11_N8
--operation mode is arithmetic

M8L32_cout_1 = !M8L02 # !M8_safe_q[3];
M8L32 = CARRY(M8L32_cout_1);


--M8_safe_q[2] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X6_Y11_N7
--operation mode is arithmetic

M8_safe_q[2]_lut_out = M8_safe_q[2] $ !M8L61;
M8_safe_q[2]_reg_input = !E2_reduce_nor_6 & M8_safe_q[2]_lut_out;
M8_safe_q[2] = DFFEA(M8_safe_q[2]_reg_input, !GLOBAL(A1L5), !GLOBAL(E2_clear_signal), , E2L7, , );

--M8L91 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X6_Y11_N7
--operation mode is arithmetic

M8L91_cout_0 = M8_safe_q[2] & !M8L61;
M8L91 = CARRY(M8L91_cout_0);

--M8L02 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X6_Y11_N7
--operation mode is arithmetic

M8L02_cout_1 = M8_safe_q[2] & !M8L71;
M8L02 = CARRY(M8L02_cout_1);


--M8_safe_q[1] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X6_Y11_N6
--operation mode is arithmetic

M8_safe_q[1]_lut_out = M8_safe_q[1] $ M8L31;
M8_safe_q[1]_reg_input = !E2_reduce_nor_6 & M8_safe_q[1]_lut_out;
M8_safe_q[1] = DFFEA(M8_safe_q[1]_reg_input, !GLOBAL(A1L5), !GLOBAL(E2_clear_signal), , E2L7, , );

--M8L61 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X6_Y11_N6
--operation mode is arithmetic

M8L61_cout_0 = !M8L31 # !M8_safe_q[1];
M8L61 = CARRY(M8L61_cout_0);

--M8L71 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X6_Y11_N6
--operation mode is arithmetic

M8L71_cout_1 = !M8L41 # !M8_safe_q[1];
M8L71 = CARRY(M8L71_cout_1);


--M8_safe_q[0] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X6_Y11_N5
--operation mode is arithmetic

M8_safe_q[0]_lut_out = !M8_safe_q[0];
M8_safe_q[0]_reg_input = !E2_reduce_nor_6 & M8_safe_q[0]_lut_out;
M8_safe_q[0] = DFFEA(M8_safe_q[0]_reg_input, !GLOBAL(A1L5), !GLOBAL(E2_clear_signal), , E2L7, , );

--M8L31 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X6_Y11_N5
--operation mode is arithmetic

M8L31_cout_0 = M8_safe_q[0];
M8L31 = CARRY(M8L31_cout_0);

--M8L41 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_712|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X6_Y11_N5
--operation mode is arithmetic

M8L41_cout_1 = M8_safe_q[0];
M8L41 = CARRY(M8L41_cout_1);


--JB1L1002Q is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|q_o[7]~reg0 at LC_X36_Y18_N5
--operation mode is normal

JB1L1002Q_lut_out = M6_safe_q[6] & JB1L5631 # !M6_safe_q[6] & JB1L3231;
JB1L1002Q = DFFEA(JB1L1002Q_lut_out, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );


--JB1L0002Q is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|q_o[6]~reg0 at LC_X30_Y20_N7
--operation mode is normal

JB1L0002Q_lut_out = M6_safe_q[6] & JB1L9441 # !M6_safe_q[6] & JB1L7041;
JB1L0002Q = DFFEA(JB1L0002Q_lut_out, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );


--JB1L9991Q is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|q_o[5]~reg0 at LC_X36_Y20_N9
--operation mode is normal

JB1L9991Q_lut_out = M6_safe_q[6] & JB1L3351 # !M6_safe_q[6] & JB1L1941;
JB1L9991Q = DFFEA(JB1L9991Q_lut_out, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );


--JB1L8991Q is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|q_o[4]~reg0 at LC_X33_Y16_N9
--operation mode is normal

JB1L8991Q_lut_out = M6_safe_q[6] & JB1L7161 # !M6_safe_q[6] & JB1L5751;
JB1L8991Q = DFFEA(JB1L8991Q_lut_out, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );


--JB1L7991Q is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|q_o[3]~reg0 at LC_X36_Y20_N8
--operation mode is normal

JB1L7991Q_lut_out = M6_safe_q[6] & JB1L1071 # !M6_safe_q[6] & JB1L9561;
JB1L7991Q = DFFEA(JB1L7991Q_lut_out, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );


--JB1L6991Q is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|q_o[2]~reg0 at LC_X39_Y21_N6
--operation mode is normal

JB1L6991Q_lut_out = M6_safe_q[6] & JB1L5871 # !M6_safe_q[6] & JB1L3471;
JB1L6991Q = DFFEA(JB1L6991Q_lut_out, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );


--JB1L5991Q is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|q_o[1]~reg0 at LC_X28_Y21_N3
--operation mode is normal

JB1L5991Q_lut_out = M6_safe_q[6] & JB1L9681 # !M6_safe_q[6] & JB1L7281;
JB1L5991Q = DFFEA(JB1L5991Q_lut_out, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );


--JB1L4991Q is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|q_o[0]~reg0 at LC_X39_Y22_N6
--operation mode is normal

JB1L4991Q_lut_out = M6_safe_q[6] & JB1L3591 # !M6_safe_q[6] & JB1L1191;
JB1L4991Q = DFFEA(JB1L4991Q_lut_out, GLOBAL(A1L81), !GLOBAL(rst_i), , , , );


--JB1L7002 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|reduce_nor_2140~20 at LC_X23_Y4_N0
--operation mode is normal

JB1L7002 = JB1L31 # JB1L1 # JB1L9 # JB1L5;


--JB1_reduce_nor_2140 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|reduce_nor_2140 at LC_X23_Y4_N8
--operation mode is normal

JB1_reduce_nor_2140 = JB1L52 # JB1L12 # JB1L71 # JB1L7002;


--A1L62Q is read_current_state~12 at LC_X22_Y4_N4
--operation mode is normal

A1L62Q_sload_eqn = A1L52Q;
A1L62Q = DFFEA(A1L62Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--JB1_memory[84][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[84][7] at LC_X35_Y24_N7
--operation mode is normal

JB1_memory[84][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[84][7] = DFFEA(JB1_memory[84][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L011, , );


--JB1L0831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_368~0 at LC_X36_Y24_N9
--operation mode is normal

JB1_memory[86][7]_qfbk = JB1_memory[86][7];
JB1L0831 = M6_safe_q[1] & (JB1_memory[86][7]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[84][7] & !M6_safe_q[0];

--JB1_memory[86][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[86][7] at LC_X36_Y24_N9
--operation mode is normal

JB1_memory[86][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[86][7] = DFFEA(JB1_memory[86][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L211, , );


--JB1_memory[87][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[87][7] at LC_X36_Y25_N4
--operation mode is normal

JB1_memory[87][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[87][7] = DFFEA(JB1_memory[87][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L311, , );


--JB1L1831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_368~1 at LC_X36_Y24_N1
--operation mode is normal

JB1_memory[85][7]_qfbk = JB1_memory[85][7];
JB1L1831 = JB1L0831 & (JB1_memory[87][7] # !M6_safe_q[0]) # !JB1L0831 & JB1_memory[85][7]_qfbk & M6_safe_q[0];

--JB1_memory[85][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[85][7] at LC_X36_Y24_N1
--operation mode is normal

JB1_memory[85][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[85][7] = DFFEA(JB1_memory[85][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L111, , );


--JB1_memory[88][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[88][7] at LC_X40_Y26_N7
--operation mode is normal

JB1_memory[88][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[88][7] = DFFEA(JB1_memory[88][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L411, , );


--JB1L2831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_369~0 at LC_X40_Y25_N8
--operation mode is normal

JB1_memory[89][7]_qfbk = JB1_memory[89][7];
JB1L2831 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[89][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[88][7];

--JB1_memory[89][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[89][7] at LC_X40_Y25_N8
--operation mode is normal

JB1_memory[89][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[89][7] = DFFEA(JB1_memory[89][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L511, , );


--JB1_memory[91][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[91][7] at LC_X41_Y26_N7
--operation mode is normal

JB1_memory[91][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[91][7] = DFFEA(JB1_memory[91][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L711, , );


--JB1L3831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_369~1 at LC_X40_Y25_N9
--operation mode is normal

JB1_memory[90][7]_qfbk = JB1_memory[90][7];
JB1L3831 = JB1L2831 & (JB1_memory[91][7] # !M6_safe_q[1]) # !JB1L2831 & M6_safe_q[1] & JB1_memory[90][7]_qfbk;

--JB1_memory[90][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[90][7] at LC_X40_Y25_N9
--operation mode is normal

JB1_memory[90][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[90][7] = DFFEA(JB1_memory[90][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L611, , );


--JB1_memory[80][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[80][7] at LC_X40_Y24_N1
--operation mode is normal

JB1_memory[80][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[80][7] = DFFEA(JB1_memory[80][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L601, , );


--JB1L8731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_367~0 at LC_X40_Y26_N9
--operation mode is normal

JB1_memory[81][7]_qfbk = JB1_memory[81][7];
JB1L8731 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[81][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[80][7];

--JB1_memory[81][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[81][7] at LC_X40_Y26_N9
--operation mode is normal

JB1_memory[81][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[81][7] = DFFEA(JB1_memory[81][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L701, , );


--JB1_memory[83][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[83][7] at LC_X41_Y24_N2
--operation mode is normal

JB1_memory[83][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[83][7] = DFFEA(JB1_memory[83][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L901, , );


--JB1L9731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_367~1 at LC_X40_Y27_N4
--operation mode is normal

JB1_memory[82][7]_qfbk = JB1_memory[82][7];
JB1L9731 = JB1L8731 & (JB1_memory[83][7] # !M6_safe_q[1]) # !JB1L8731 & M6_safe_q[1] & JB1_memory[82][7]_qfbk;

--JB1_memory[82][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[82][7] at LC_X40_Y27_N4
--operation mode is normal

JB1_memory[82][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[82][7] = DFFEA(JB1_memory[82][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L801, , );


--JB1L6731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_366~0 at LC_X33_Y21_N3
--operation mode is normal

JB1L6731 = M6_safe_q[3] & (M6_safe_q[2] # JB1L3831) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L9731;


--JB1_memory[92][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[92][7] at LC_X40_Y5_N9
--operation mode is normal

JB1_memory[92][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[92][7] = DFFEA(JB1_memory[92][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L811, , );


--JB1L4831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_370~0 at LC_X39_Y5_N4
--operation mode is normal

JB1_memory[94][7]_qfbk = JB1_memory[94][7];
JB1L4831 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[94][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[92][7];

--JB1_memory[94][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[94][7] at LC_X39_Y5_N4
--operation mode is normal

JB1_memory[94][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[94][7] = DFFEA(JB1_memory[94][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L021, , );


--JB1_memory[95][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[95][7] at LC_X39_Y6_N4
--operation mode is normal

JB1_memory[95][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[95][7] = DFFEA(JB1_memory[95][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L121, , );


--JB1L5831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_370~1 at LC_X39_Y5_N2
--operation mode is normal

JB1_memory[93][7]_qfbk = JB1_memory[93][7];
JB1L5831 = JB1L4831 & (JB1_memory[95][7] # !M6_safe_q[0]) # !JB1L4831 & M6_safe_q[0] & JB1_memory[93][7]_qfbk;

--JB1_memory[93][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[93][7] at LC_X39_Y5_N2
--operation mode is normal

JB1_memory[93][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[93][7] = DFFEA(JB1_memory[93][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L911, , );


--JB1L7731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_268_rtl_366~1 at LC_X33_Y21_N4
--operation mode is normal

JB1L7731 = JB1L6731 & (JB1L5831 # !M6_safe_q[2]) # !JB1L6731 & JB1L1831 & M6_safe_q[2];


--JB1_memory[104][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[104][7] at LC_X44_Y23_N9
--operation mode is normal

JB1_memory[104][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[104][7] = DFFEA(JB1_memory[104][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L031, , );


--JB1L2931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_374~0 at LC_X45_Y22_N1
--operation mode is normal

JB1_memory[105][7]_qfbk = JB1_memory[105][7];
JB1L2931 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[105][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[104][7];

--JB1_memory[105][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[105][7] at LC_X45_Y22_N1
--operation mode is normal

JB1_memory[105][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[105][7] = DFFEA(JB1_memory[105][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L131, , );


--JB1_memory[107][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[107][7] at LC_X45_Y23_N2
--operation mode is normal

JB1_memory[107][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[107][7] = DFFEA(JB1_memory[107][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L331, , );


--JB1L3931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_374~1 at LC_X45_Y22_N7
--operation mode is normal

JB1_memory[106][7]_qfbk = JB1_memory[106][7];
JB1L3931 = JB1L2931 & (JB1_memory[107][7] # !M6_safe_q[1]) # !JB1L2931 & JB1_memory[106][7]_qfbk & M6_safe_q[1];

--JB1_memory[106][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[106][7] at LC_X45_Y22_N7
--operation mode is normal

JB1_memory[106][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[106][7] = DFFEA(JB1_memory[106][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L231, , );


--JB1_memory[100][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[100][7] at LC_X35_Y21_N2
--operation mode is normal

JB1_memory[100][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[100][7] = DFFEA(JB1_memory[100][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L621, , );


--JB1L0931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_373~0 at LC_X35_Y21_N1
--operation mode is normal

JB1_memory[102][7]_qfbk = JB1_memory[102][7];
JB1L0931 = M6_safe_q[1] & (JB1_memory[102][7]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[100][7] & !M6_safe_q[0];

--JB1_memory[102][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[102][7] at LC_X35_Y21_N1
--operation mode is normal

JB1_memory[102][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[102][7] = DFFEA(JB1_memory[102][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L821, , );


--JB1_memory[103][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[103][7] at LC_X36_Y21_N1
--operation mode is normal

JB1_memory[103][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[103][7] = DFFEA(JB1_memory[103][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L921, , );


--JB1L1931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_373~1 at LC_X36_Y21_N2
--operation mode is normal

JB1_memory[101][7]_qfbk = JB1_memory[101][7];
JB1L1931 = JB1L0931 & (JB1_memory[103][7] # !M6_safe_q[0]) # !JB1L0931 & M6_safe_q[0] & JB1_memory[101][7]_qfbk;

--JB1_memory[101][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[101][7] at LC_X36_Y21_N2
--operation mode is normal

JB1_memory[101][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[101][7] = DFFEA(JB1_memory[101][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L721, , );


--JB1_memory[96][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[96][7] at LC_X40_Y19_N5
--operation mode is normal

JB1_memory[96][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[96][7] = DFFEA(JB1_memory[96][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L221, , );


--JB1L8831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_372~0 at LC_X40_Y18_N6
--operation mode is normal

JB1_memory[97][7]_qfbk = JB1_memory[97][7];
JB1L8831 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[97][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[96][7];

--JB1_memory[97][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[97][7] at LC_X40_Y18_N6
--operation mode is normal

JB1_memory[97][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[97][7] = DFFEA(JB1_memory[97][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L321, , );


--JB1_memory[99][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[99][7] at LC_X41_Y18_N5
--operation mode is normal

JB1_memory[99][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[99][7] = DFFEA(JB1_memory[99][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L521, , );


--JB1L9831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_372~1 at LC_X39_Y18_N4
--operation mode is normal

JB1_memory[98][7]_qfbk = JB1_memory[98][7];
JB1L9831 = JB1L8831 & (JB1_memory[99][7] # !M6_safe_q[1]) # !JB1L8831 & M6_safe_q[1] & JB1_memory[98][7]_qfbk;

--JB1_memory[98][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[98][7] at LC_X39_Y18_N4
--operation mode is normal

JB1_memory[98][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[98][7] = DFFEA(JB1_memory[98][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L421, , );


--JB1L6831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_371~0 at LC_X39_Y18_N5
--operation mode is normal

JB1L6831 = M6_safe_q[2] & (M6_safe_q[3] # JB1L1931) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L9831;


--JB1_memory[108][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[108][7] at LC_X39_Y9_N9
--operation mode is normal

JB1_memory[108][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[108][7] = DFFEA(JB1_memory[108][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L431, , );


--JB1L4931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_375~0 at LC_X39_Y10_N8
--operation mode is normal

JB1_memory[110][7]_qfbk = JB1_memory[110][7];
JB1L4931 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[110][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[108][7];

--JB1_memory[110][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[110][7] at LC_X39_Y10_N8
--operation mode is normal

JB1_memory[110][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[110][7] = DFFEA(JB1_memory[110][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L631, , );


--JB1_memory[111][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[111][7] at LC_X40_Y11_N6
--operation mode is normal

JB1_memory[111][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[111][7] = DFFEA(JB1_memory[111][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L731, , );


--JB1L5931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_375~1 at LC_X39_Y10_N5
--operation mode is normal

JB1_memory[109][7]_qfbk = JB1_memory[109][7];
JB1L5931 = JB1L4931 & (JB1_memory[111][7] # !M6_safe_q[0]) # !JB1L4931 & M6_safe_q[0] & JB1_memory[109][7]_qfbk;

--JB1_memory[109][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[109][7] at LC_X39_Y10_N5
--operation mode is normal

JB1_memory[109][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[109][7] = DFFEA(JB1_memory[109][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L531, , );


--JB1L7831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_269_rtl_371~1 at LC_X39_Y18_N6
--operation mode is normal

JB1L7831 = JB1L6831 & (JB1L5931 # !M6_safe_q[3]) # !JB1L6831 & JB1L3931 & M6_safe_q[3];


--JB1_memory[72][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[72][7] at LC_X34_Y23_N7
--operation mode is normal

JB1_memory[72][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[72][7] = DFFEA(JB1_memory[72][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L89, , );


--JB1L2731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_364~0 at LC_X35_Y23_N1
--operation mode is normal

JB1_memory[73][7]_qfbk = JB1_memory[73][7];
JB1L2731 = M6_safe_q[0] & (JB1_memory[73][7]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[72][7] & !M6_safe_q[1];

--JB1_memory[73][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[73][7] at LC_X35_Y23_N1
--operation mode is normal

JB1_memory[73][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[73][7] = DFFEA(JB1_memory[73][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L99, , );


--JB1_memory[75][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[75][7] at LC_X35_Y22_N2
--operation mode is normal

JB1_memory[75][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[75][7] = DFFEA(JB1_memory[75][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L101, , );


--JB1L3731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_364~1 at LC_X35_Y23_N2
--operation mode is normal

JB1_memory[74][7]_qfbk = JB1_memory[74][7];
JB1L3731 = JB1L2731 & (JB1_memory[75][7] # !M6_safe_q[1]) # !JB1L2731 & M6_safe_q[1] & JB1_memory[74][7]_qfbk;

--JB1_memory[74][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[74][7] at LC_X35_Y23_N2
--operation mode is normal

JB1_memory[74][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[74][7] = DFFEA(JB1_memory[74][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L001, , );


--JB1_memory[68][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[68][7] at LC_X45_Y24_N3
--operation mode is normal

JB1_memory[68][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[68][7] = DFFEA(JB1_memory[68][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L49, , );


--JB1L0731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_363~0 at LC_X44_Y21_N2
--operation mode is normal

JB1_memory[70][7]_qfbk = JB1_memory[70][7];
JB1L0731 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[70][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[68][7];

--JB1_memory[70][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[70][7] at LC_X44_Y21_N2
--operation mode is normal

JB1_memory[70][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[70][7] = DFFEA(JB1_memory[70][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L69, , );


--JB1_memory[71][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[71][7] at LC_X44_Y26_N6
--operation mode is normal

JB1_memory[71][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[71][7] = DFFEA(JB1_memory[71][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L79, , );


--JB1L1731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_363~1 at LC_X44_Y21_N3
--operation mode is normal

JB1_memory[69][7]_qfbk = JB1_memory[69][7];
JB1L1731 = JB1L0731 & (JB1_memory[71][7] # !M6_safe_q[0]) # !JB1L0731 & M6_safe_q[0] & JB1_memory[69][7]_qfbk;

--JB1_memory[69][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[69][7] at LC_X44_Y21_N3
--operation mode is normal

JB1_memory[69][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[69][7] = DFFEA(JB1_memory[69][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L59, , );


--JB1_memory[64][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[64][7] at LC_X41_Y22_N1
--operation mode is normal

JB1_memory[64][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[64][7] = DFFEA(JB1_memory[64][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L09, , );


--JB1L8631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_362~0 at LC_X41_Y21_N9
--operation mode is normal

JB1_memory[65][7]_qfbk = JB1_memory[65][7];
JB1L8631 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[65][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[64][7];

--JB1_memory[65][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[65][7] at LC_X41_Y21_N9
--operation mode is normal

JB1_memory[65][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[65][7] = DFFEA(JB1_memory[65][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L19, , );


--JB1_memory[67][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[67][7] at LC_X41_Y20_N4
--operation mode is normal

JB1_memory[67][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[67][7] = DFFEA(JB1_memory[67][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L39, , );


--JB1L9631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_362~1 at LC_X41_Y21_N4
--operation mode is normal

JB1_memory[66][7]_qfbk = JB1_memory[66][7];
JB1L9631 = JB1L8631 & (JB1_memory[67][7] # !M6_safe_q[1]) # !JB1L8631 & M6_safe_q[1] & JB1_memory[66][7]_qfbk;

--JB1_memory[66][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[66][7] at LC_X41_Y21_N4
--operation mode is normal

JB1_memory[66][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[66][7] = DFFEA(JB1_memory[66][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L29, , );


--JB1L6631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_361~0 at LC_X44_Y21_N4
--operation mode is normal

JB1L6631 = M6_safe_q[2] & (M6_safe_q[3] # JB1L1731) # !M6_safe_q[2] & JB1L9631 & !M6_safe_q[3];


--JB1_memory[76][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[76][7] at LC_X40_Y8_N2
--operation mode is normal

JB1_memory[76][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[76][7] = DFFEA(JB1_memory[76][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L201, , );


--JB1L4731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_365~0 at LC_X39_Y8_N1
--operation mode is normal

JB1_memory[78][7]_qfbk = JB1_memory[78][7];
JB1L4731 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[78][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[76][7];

--JB1_memory[78][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[78][7] at LC_X39_Y8_N1
--operation mode is normal

JB1_memory[78][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[78][7] = DFFEA(JB1_memory[78][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L401, , );


--JB1_memory[79][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[79][7] at LC_X39_Y7_N6
--operation mode is normal

JB1_memory[79][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[79][7] = DFFEA(JB1_memory[79][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L501, , );


--JB1L5731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_365~1 at LC_X39_Y8_N2
--operation mode is normal

JB1_memory[77][7]_qfbk = JB1_memory[77][7];
JB1L5731 = JB1L4731 & (JB1_memory[79][7] # !M6_safe_q[0]) # !JB1L4731 & M6_safe_q[0] & JB1_memory[77][7]_qfbk;

--JB1_memory[77][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[77][7] at LC_X39_Y8_N2
--operation mode is normal

JB1_memory[77][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[77][7] = DFFEA(JB1_memory[77][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L301, , );


--JB1L7631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_267_rtl_361~1 at LC_X39_Y18_N2
--operation mode is normal

JB1L7631 = JB1L6631 & (JB1L5731 # !M6_safe_q[3]) # !JB1L6631 & JB1L3731 & M6_safe_q[3];


--JB1L4631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_266~0 at LC_X36_Y18_N6
--operation mode is normal

JB1L4631 = M6_safe_q[5] & (M6_safe_q[4] # JB1L7831) # !M6_safe_q[5] & !M6_safe_q[4] & JB1L7631;


--JB1_memory[116][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[116][7] at LC_X44_Y20_N9
--operation mode is normal

JB1_memory[116][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[116][7] = DFFEA(JB1_memory[116][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L241, , );


--JB1L0041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_378~0 at LC_X44_Y19_N3
--operation mode is normal

JB1_memory[118][7]_qfbk = JB1_memory[118][7];
JB1L0041 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[118][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[116][7];

--JB1_memory[118][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[118][7] at LC_X44_Y19_N3
--operation mode is normal

JB1_memory[118][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[118][7] = DFFEA(JB1_memory[118][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L441, , );


--JB1_memory[119][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[119][7] at LC_X45_Y21_N6
--operation mode is normal

JB1_memory[119][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[119][7] = DFFEA(JB1_memory[119][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L541, , );


--JB1L1041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_378~1 at LC_X44_Y19_N4
--operation mode is normal

JB1_memory[117][7]_qfbk = JB1_memory[117][7];
JB1L1041 = JB1L0041 & (JB1_memory[119][7] # !M6_safe_q[0]) # !JB1L0041 & M6_safe_q[0] & JB1_memory[117][7]_qfbk;

--JB1_memory[117][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[117][7] at LC_X44_Y19_N4
--operation mode is normal

JB1_memory[117][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[117][7] = DFFEA(JB1_memory[117][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L341, , );


--JB1_memory[120][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[120][7] at LC_X45_Y17_N9
--operation mode is normal

JB1_memory[120][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[120][7] = DFFEA(JB1_memory[120][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L641, , );


--JB1L2041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_379~0 at LC_X41_Y18_N3
--operation mode is normal

JB1_memory[121][7]_qfbk = JB1_memory[121][7];
JB1L2041 = M6_safe_q[0] & (JB1_memory[121][7]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[120][7] & !M6_safe_q[1];

--JB1_memory[121][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[121][7] at LC_X41_Y18_N3
--operation mode is normal

JB1_memory[121][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[121][7] = DFFEA(JB1_memory[121][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L741, , );


--JB1_memory[123][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[123][7] at LC_X45_Y16_N4
--operation mode is normal

JB1_memory[123][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[123][7] = DFFEA(JB1_memory[123][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L941, , );


--JB1L3041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_379~1 at LC_X44_Y18_N4
--operation mode is normal

JB1_memory[122][7]_qfbk = JB1_memory[122][7];
JB1L3041 = JB1L2041 & (JB1_memory[123][7] # !M6_safe_q[1]) # !JB1L2041 & JB1_memory[122][7]_qfbk & M6_safe_q[1];

--JB1_memory[122][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[122][7] at LC_X44_Y18_N4
--operation mode is normal

JB1_memory[122][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[122][7] = DFFEA(JB1_memory[122][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L841, , );


--JB1_memory[112][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[112][7] at LC_X44_Y13_N5
--operation mode is normal

JB1_memory[112][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[112][7] = DFFEA(JB1_memory[112][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L831, , );


--JB1L8931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_377~0 at LC_X44_Y12_N1
--operation mode is normal

JB1_memory[113][7]_qfbk = JB1_memory[113][7];
JB1L8931 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[113][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[112][7];

--JB1_memory[113][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[113][7] at LC_X44_Y12_N1
--operation mode is normal

JB1_memory[113][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[113][7] = DFFEA(JB1_memory[113][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L931, , );


--JB1_memory[115][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[115][7] at LC_X45_Y12_N3
--operation mode is normal

JB1_memory[115][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[115][7] = DFFEA(JB1_memory[115][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L141, , );


--JB1L9931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_377~1 at LC_X44_Y12_N0
--operation mode is normal

JB1_memory[114][7]_qfbk = JB1_memory[114][7];
JB1L9931 = JB1L8931 & (JB1_memory[115][7] # !M6_safe_q[1]) # !JB1L8931 & M6_safe_q[1] & JB1_memory[114][7]_qfbk;

--JB1_memory[114][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[114][7] at LC_X44_Y12_N0
--operation mode is normal

JB1_memory[114][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[114][7] = DFFEA(JB1_memory[114][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L041, , );


--JB1L6931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_376~0 at LC_X44_Y18_N5
--operation mode is normal

JB1L6931 = M6_safe_q[3] & (M6_safe_q[2] # JB1L3041) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L9931;


--JB1_memory[124][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[124][7] at LC_X45_Y9_N3
--operation mode is normal

JB1_memory[124][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[124][7] = DFFEA(JB1_memory[124][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L051, , );


--JB1L4041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_380~0 at LC_X44_Y9_N6
--operation mode is normal

JB1_memory[126][7]_qfbk = JB1_memory[126][7];
JB1L4041 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[126][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[124][7];

--JB1_memory[126][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[126][7] at LC_X44_Y9_N6
--operation mode is normal

JB1_memory[126][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[126][7] = DFFEA(JB1_memory[126][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L251, , );


--JB1_memory[127][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[127][7] at LC_X44_Y8_N5
--operation mode is normal

JB1_memory[127][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[127][7] = DFFEA(JB1_memory[127][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L351, , );


--JB1L5041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_380~1 at LC_X44_Y9_N7
--operation mode is normal

JB1_memory[125][7]_qfbk = JB1_memory[125][7];
JB1L5041 = JB1L4041 & (JB1_memory[127][7] # !M6_safe_q[0]) # !JB1L4041 & M6_safe_q[0] & JB1_memory[125][7]_qfbk;

--JB1_memory[125][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[125][7] at LC_X44_Y9_N7
--operation mode is normal

JB1_memory[125][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[125][7] = DFFEA(JB1_memory[125][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L151, , );


--JB1L7931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_270_rtl_376~1 at LC_X44_Y18_N8
--operation mode is normal

JB1L7931 = JB1L6931 & (JB1L5041 # !M6_safe_q[2]) # !JB1L6931 & M6_safe_q[2] & JB1L1041;


--JB1L5631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_239_rtl_266~1 at LC_X36_Y18_N7
--operation mode is normal

JB1L5631 = JB1L4631 & (JB1L7931 # !M6_safe_q[4]) # !JB1L4631 & M6_safe_q[4] & JB1L7731;


--JB1_memory[40][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[40][7] at LC_X41_Y17_N2
--operation mode is normal

JB1_memory[40][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[40][7] = DFFEA(JB1_memory[40][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L66, , );


--JB1L0531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_354~0 at LC_X41_Y16_N0
--operation mode is normal

JB1_memory[41][7]_qfbk = JB1_memory[41][7];
JB1L0531 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[41][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[40][7];

--JB1_memory[41][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[41][7] at LC_X41_Y16_N0
--operation mode is normal

JB1_memory[41][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[41][7] = DFFEA(JB1_memory[41][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L76, , );


--JB1_memory[43][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[43][7] at LC_X41_Y14_N3
--operation mode is normal

JB1_memory[43][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[43][7] = DFFEA(JB1_memory[43][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L96, , );


--JB1L1531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_354~1 at LC_X41_Y16_N1
--operation mode is normal

JB1_memory[42][7]_qfbk = JB1_memory[42][7];
JB1L1531 = JB1L0531 & (JB1_memory[43][7] # !M6_safe_q[1]) # !JB1L0531 & M6_safe_q[1] & JB1_memory[42][7]_qfbk;

--JB1_memory[42][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[42][7] at LC_X41_Y16_N1
--operation mode is normal

JB1_memory[42][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[42][7] = DFFEA(JB1_memory[42][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L86, , );


--JB1_memory[36][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[36][7] at LC_X41_Y15_N5
--operation mode is normal

JB1_memory[36][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[36][7] = DFFEA(JB1_memory[36][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L26, , );


--JB1L8431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_353~0 at LC_X40_Y15_N8
--operation mode is normal

JB1_memory[38][7]_qfbk = JB1_memory[38][7];
JB1L8431 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[38][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[36][7];

--JB1_memory[38][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[38][7] at LC_X40_Y15_N8
--operation mode is normal

JB1_memory[38][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[38][7] = DFFEA(JB1_memory[38][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L46, , );


--JB1_memory[39][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[39][7] at LC_X40_Y14_N1
--operation mode is normal

JB1_memory[39][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[39][7] = DFFEA(JB1_memory[39][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L56, , );


--JB1L9431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_353~1 at LC_X40_Y15_N0
--operation mode is normal

JB1_memory[37][7]_qfbk = JB1_memory[37][7];
JB1L9431 = JB1L8431 & (JB1_memory[39][7] # !M6_safe_q[0]) # !JB1L8431 & M6_safe_q[0] & JB1_memory[37][7]_qfbk;

--JB1_memory[37][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[37][7] at LC_X40_Y15_N0
--operation mode is normal

JB1_memory[37][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[37][7] = DFFEA(JB1_memory[37][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L36, , );


--JB1_memory[32][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[32][7] at LC_X39_Y17_N5
--operation mode is normal

JB1_memory[32][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[32][7] = DFFEA(JB1_memory[32][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L85, , );


--JB1L6431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_352~0 at LC_X40_Y17_N3
--operation mode is normal

JB1_memory[33][7]_qfbk = JB1_memory[33][7];
JB1L6431 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[33][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[32][7];

--JB1_memory[33][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[33][7] at LC_X40_Y17_N3
--operation mode is normal

JB1_memory[33][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[33][7] = DFFEA(JB1_memory[33][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L95, , );


--JB1_memory[35][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[35][7] at LC_X39_Y18_N1
--operation mode is normal

JB1_memory[35][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[35][7] = DFFEA(JB1_memory[35][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L16, , );


--JB1L7431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_352~1 at LC_X40_Y17_N4
--operation mode is normal

JB1_memory[34][7]_qfbk = JB1_memory[34][7];
JB1L7431 = JB1L6431 & (JB1_memory[35][7] # !M6_safe_q[1]) # !JB1L6431 & M6_safe_q[1] & JB1_memory[34][7]_qfbk;

--JB1_memory[34][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[34][7] at LC_X40_Y17_N4
--operation mode is normal

JB1_memory[34][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[34][7] = DFFEA(JB1_memory[34][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L06, , );


--JB1L4431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_351~0 at LC_X40_Y15_N2
--operation mode is normal

JB1L4431 = M6_safe_q[2] & (M6_safe_q[3] # JB1L9431) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L7431;


--JB1_memory[44][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[44][7] at LC_X41_Y13_N4
--operation mode is normal

JB1_memory[44][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[44][7] = DFFEA(JB1_memory[44][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L07, , );


--JB1L2531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_355~0 at LC_X41_Y13_N6
--operation mode is normal

JB1_memory[46][7]_qfbk = JB1_memory[46][7];
JB1L2531 = M6_safe_q[1] & (JB1_memory[46][7]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[44][7] & !M6_safe_q[0];

--JB1_memory[46][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[46][7] at LC_X41_Y13_N6
--operation mode is normal

JB1_memory[46][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[46][7] = DFFEA(JB1_memory[46][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L27, , );


--JB1_memory[47][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[47][7] at LC_X39_Y13_N0
--operation mode is normal

JB1_memory[47][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[47][7] = DFFEA(JB1_memory[47][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L37, , );


--JB1L3531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_355~1 at LC_X40_Y13_N7
--operation mode is normal

JB1_memory[45][7]_qfbk = JB1_memory[45][7];
JB1L3531 = JB1L2531 & (JB1_memory[47][7] # !M6_safe_q[0]) # !JB1L2531 & JB1_memory[45][7]_qfbk & M6_safe_q[0];

--JB1_memory[45][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[45][7] at LC_X40_Y13_N7
--operation mode is normal

JB1_memory[45][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[45][7] = DFFEA(JB1_memory[45][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L17, , );


--JB1L5431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_264_rtl_351~1 at LC_X40_Y15_N7
--operation mode is normal

JB1L5431 = JB1L4431 & (JB1L3531 # !M6_safe_q[3]) # !JB1L4431 & JB1L1531 & M6_safe_q[3];


--JB1_memory[20][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[20][7] at LC_X30_Y5_N5
--operation mode is normal

JB1_memory[20][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[20][7] = DFFEA(JB1_memory[20][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L64, , );


--JB1L8331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_348~0 at LC_X24_Y5_N0
--operation mode is normal

JB1_memory[22][7]_qfbk = JB1_memory[22][7];
JB1L8331 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[22][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[20][7];

--JB1_memory[22][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[22][7] at LC_X24_Y5_N0
--operation mode is normal

JB1_memory[22][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[22][7] = DFFEA(JB1_memory[22][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L84, , );


--JB1_memory[23][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[23][7] at LC_X22_Y5_N6
--operation mode is normal

JB1_memory[23][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[23][7] = DFFEA(JB1_memory[23][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L94, , );


--JB1L9331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_348~1 at LC_X24_Y5_N9
--operation mode is normal

JB1_memory[21][7]_qfbk = JB1_memory[21][7];
JB1L9331 = JB1L8331 & (JB1_memory[23][7] # !M6_safe_q[0]) # !JB1L8331 & M6_safe_q[0] & JB1_memory[21][7]_qfbk;

--JB1_memory[21][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[21][7] at LC_X24_Y5_N9
--operation mode is normal

JB1_memory[21][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[21][7] = DFFEA(JB1_memory[21][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L74, , );


--JB1_memory[24][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[24][7] at LC_X19_Y19_N4
--operation mode is normal

JB1_memory[24][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[24][7] = DFFEA(JB1_memory[24][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L05, , );


--JB1L0431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_349~0 at LC_X19_Y21_N5
--operation mode is normal

JB1_memory[25][7]_qfbk = JB1_memory[25][7];
JB1L0431 = M6_safe_q[0] & (JB1_memory[25][7]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[24][7] & !M6_safe_q[1];

--JB1_memory[25][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[25][7] at LC_X19_Y21_N5
--operation mode is normal

JB1_memory[25][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[25][7] = DFFEA(JB1_memory[25][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L15, , );


--JB1_memory[27][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[27][7] at LC_X23_Y21_N2
--operation mode is normal

JB1_memory[27][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[27][7] = DFFEA(JB1_memory[27][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L35, , );


--JB1L1431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_349~1 at LC_X19_Y21_N6
--operation mode is normal

JB1_memory[26][7]_qfbk = JB1_memory[26][7];
JB1L1431 = JB1L0431 & (JB1_memory[27][7] # !M6_safe_q[1]) # !JB1L0431 & M6_safe_q[1] & JB1_memory[26][7]_qfbk;

--JB1_memory[26][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[26][7] at LC_X19_Y21_N6
--operation mode is normal

JB1_memory[26][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[26][7] = DFFEA(JB1_memory[26][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L25, , );


--JB1_memory[16][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[16][7] at LC_X22_Y20_N3
--operation mode is normal

JB1_memory[16][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[16][7] = DFFEA(JB1_memory[16][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L24, , );


--JB1L6331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_347~0 at LC_X33_Y21_N7
--operation mode is normal

JB1_memory[17][7]_qfbk = JB1_memory[17][7];
JB1L6331 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[17][7]_qfbk) # !M6_safe_q[0] & JB1_memory[16][7] & !M6_safe_q[1];

--JB1_memory[17][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[17][7] at LC_X33_Y21_N7
--operation mode is normal

JB1_memory[17][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[17][7] = DFFEA(JB1_memory[17][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L34, , );


--JB1_memory[19][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[19][7] at LC_X34_Y25_N5
--operation mode is normal

JB1_memory[19][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[19][7] = DFFEA(JB1_memory[19][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L54, , );


--JB1L7331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_347~1 at LC_X33_Y21_N2
--operation mode is normal

JB1_memory[18][7]_qfbk = JB1_memory[18][7];
JB1L7331 = JB1L6331 & (JB1_memory[19][7] # !M6_safe_q[1]) # !JB1L6331 & M6_safe_q[1] & JB1_memory[18][7]_qfbk;

--JB1_memory[18][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[18][7] at LC_X33_Y21_N2
--operation mode is normal

JB1_memory[18][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[18][7] = DFFEA(JB1_memory[18][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L44, , );


--JB1L4331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_346~0 at LC_X33_Y21_N5
--operation mode is normal

JB1L4331 = M6_safe_q[3] & (JB1L1431 # M6_safe_q[2]) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L7331;


--JB1_memory[28][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[28][7] at LC_X36_Y7_N8
--operation mode is normal

JB1_memory[28][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[28][7] = DFFEA(JB1_memory[28][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L45, , );


--JB1L2431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_350~0 at LC_X33_Y7_N6
--operation mode is normal

JB1_memory[30][7]_qfbk = JB1_memory[30][7];
JB1L2431 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[30][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[28][7];

--JB1_memory[30][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[30][7] at LC_X33_Y7_N6
--operation mode is normal

JB1_memory[30][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[30][7] = DFFEA(JB1_memory[30][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L65, , );


--JB1_memory[31][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[31][7] at LC_X33_Y6_N5
--operation mode is normal

JB1_memory[31][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[31][7] = DFFEA(JB1_memory[31][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L75, , );


--JB1L3431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_350~1 at LC_X33_Y7_N7
--operation mode is normal

JB1_memory[29][7]_qfbk = JB1_memory[29][7];
JB1L3431 = JB1L2431 & (JB1_memory[31][7] # !M6_safe_q[0]) # !JB1L2431 & M6_safe_q[0] & JB1_memory[29][7]_qfbk;

--JB1_memory[29][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[29][7] at LC_X33_Y7_N7
--operation mode is normal

JB1_memory[29][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[29][7] = DFFEA(JB1_memory[29][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L55, , );


--JB1L5331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_263_rtl_346~1 at LC_X33_Y21_N6
--operation mode is normal

JB1L5331 = JB1L4331 & (JB1L3431 # !M6_safe_q[2]) # !JB1L4331 & JB1L9331 & M6_safe_q[2];


--JB1_memory[8][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[8][7] at LC_X17_Y26_N0
--operation mode is normal

JB1_memory[8][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[8][7] = DFFEA(JB1_memory[8][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L43, , );


--JB1L0331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_344~0 at LC_X17_Y24_N5
--operation mode is normal

JB1_memory[9][7]_qfbk = JB1_memory[9][7];
JB1L0331 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[9][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[8][7];

--JB1_memory[9][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[9][7] at LC_X17_Y24_N5
--operation mode is normal

JB1_memory[9][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[9][7] = DFFEA(JB1_memory[9][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L53, , );


--JB1_memory[11][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[11][7] at LC_X17_Y25_N1
--operation mode is normal

JB1_memory[11][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[11][7] = DFFEA(JB1_memory[11][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L73, , );


--JB1L1331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_344~1 at LC_X17_Y24_N9
--operation mode is normal

JB1_memory[10][7]_qfbk = JB1_memory[10][7];
JB1L1331 = JB1L0331 & (JB1_memory[11][7] # !M6_safe_q[1]) # !JB1L0331 & JB1_memory[10][7]_qfbk & M6_safe_q[1];

--JB1_memory[10][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[10][7] at LC_X17_Y24_N9
--operation mode is normal

JB1_memory[10][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[10][7] = DFFEA(JB1_memory[10][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L63, , );


--JB1_memory[4][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[4][7] at LC_X28_Y24_N6
--operation mode is normal

JB1_memory[4][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[4][7] = DFFEA(JB1_memory[4][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L03, , );


--JB1L8231 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_343~0 at LC_X29_Y24_N9
--operation mode is normal

JB1_memory[6][7]_qfbk = JB1_memory[6][7];
JB1L8231 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[6][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[4][7];

--JB1_memory[6][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[6][7] at LC_X29_Y24_N9
--operation mode is normal

JB1_memory[6][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[6][7] = DFFEA(JB1_memory[6][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L23, , );


--JB1_memory[7][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[7][7] at LC_X29_Y26_N5
--operation mode is normal

JB1_memory[7][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[7][7] = DFFEA(JB1_memory[7][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L33, , );


--JB1L9231 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_343~1 at LC_X29_Y24_N7
--operation mode is normal

JB1_memory[5][7]_qfbk = JB1_memory[5][7];
JB1L9231 = JB1L8231 & (JB1_memory[7][7] # !M6_safe_q[0]) # !JB1L8231 & M6_safe_q[0] & JB1_memory[5][7]_qfbk;

--JB1_memory[5][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[5][7] at LC_X29_Y24_N7
--operation mode is normal

JB1_memory[5][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[5][7] = DFFEA(JB1_memory[5][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L13, , );


--JB1_memory[0][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[0][7] at LC_X21_Y22_N2
--operation mode is normal

JB1_memory[0][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[0][7] = DFFEA(JB1_memory[0][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L62, , );


--JB1L6231 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_342~0 at LC_X29_Y22_N7
--operation mode is normal

JB1_memory[1][7]_qfbk = JB1_memory[1][7];
JB1L6231 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[1][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[0][7];

--JB1_memory[1][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[1][7] at LC_X29_Y22_N7
--operation mode is normal

JB1_memory[1][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[1][7] = DFFEA(JB1_memory[1][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L72, , );


--JB1_memory[3][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[3][7] at LC_X28_Y23_N1
--operation mode is normal

JB1_memory[3][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[3][7] = DFFEA(JB1_memory[3][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L92, , );


--JB1L7231 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_342~1 at LC_X29_Y22_N8
--operation mode is normal

JB1_memory[2][7]_qfbk = JB1_memory[2][7];
JB1L7231 = JB1L6231 & (JB1_memory[3][7] # !M6_safe_q[1]) # !JB1L6231 & M6_safe_q[1] & JB1_memory[2][7]_qfbk;

--JB1_memory[2][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[2][7] at LC_X29_Y22_N8
--operation mode is normal

JB1_memory[2][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[2][7] = DFFEA(JB1_memory[2][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L82, , );


--JB1L4231 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_341~0 at LC_X29_Y22_N6
--operation mode is normal

JB1L4231 = M6_safe_q[2] & (M6_safe_q[3] # JB1L9231) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L7231;


--JB1_memory[12][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[12][7] at LC_X17_Y7_N4
--operation mode is normal

JB1_memory[12][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[12][7] = DFFEA(JB1_memory[12][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L83, , );


--JB1L2331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_345~0 at LC_X18_Y7_N6
--operation mode is normal

JB1_memory[14][7]_qfbk = JB1_memory[14][7];
JB1L2331 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[14][7]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[12][7];

--JB1_memory[14][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[14][7] at LC_X18_Y7_N6
--operation mode is normal

JB1_memory[14][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[14][7] = DFFEA(JB1_memory[14][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L04, , );


--JB1_memory[15][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[15][7] at LC_X19_Y8_N6
--operation mode is normal

JB1_memory[15][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[15][7] = DFFEA(JB1_memory[15][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L14, , );


--JB1L3331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_345~1 at LC_X18_Y7_N7
--operation mode is normal

JB1_memory[13][7]_qfbk = JB1_memory[13][7];
JB1L3331 = JB1L2331 & (JB1_memory[15][7] # !M6_safe_q[0]) # !JB1L2331 & M6_safe_q[0] & JB1_memory[13][7]_qfbk;

--JB1_memory[13][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[13][7] at LC_X18_Y7_N7
--operation mode is normal

JB1_memory[13][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[13][7] = DFFEA(JB1_memory[13][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L93, , );


--JB1L5231 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_262_rtl_341~1 at LC_X27_Y22_N9
--operation mode is normal

JB1L5231 = JB1L4231 & (JB1L3331 # !M6_safe_q[3]) # !JB1L4231 & M6_safe_q[3] & JB1L1331;


--JB1L2231 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_261~0 at LC_X36_Y18_N3
--operation mode is normal

JB1L2231 = M6_safe_q[4] & (M6_safe_q[5] # JB1L5331) # !M6_safe_q[4] & !M6_safe_q[5] & JB1L5231;


--JB1_memory[52][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[52][7] at LC_X36_Y15_N0
--operation mode is normal

JB1_memory[52][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[52][7] = DFFEA(JB1_memory[52][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L87, , );


--JB1L8531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_358~0 at LC_X36_Y15_N7
--operation mode is normal

JB1_memory[54][7]_qfbk = JB1_memory[54][7];
JB1L8531 = M6_safe_q[1] & (JB1_memory[54][7]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[52][7] & !M6_safe_q[0];

--JB1_memory[54][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[54][7] at LC_X36_Y15_N7
--operation mode is normal

JB1_memory[54][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[54][7] = DFFEA(JB1_memory[54][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L08, , );


--JB1_memory[55][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[55][7] at LC_X35_Y16_N0
--operation mode is normal

JB1_memory[55][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[55][7] = DFFEA(JB1_memory[55][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L18, , );


--JB1L9531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_358~1 at LC_X35_Y16_N2
--operation mode is normal

JB1_memory[53][7]_qfbk = JB1_memory[53][7];
JB1L9531 = JB1L8531 & (JB1_memory[55][7] # !M6_safe_q[0]) # !JB1L8531 & M6_safe_q[0] & JB1_memory[53][7]_qfbk;

--JB1_memory[53][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[53][7] at LC_X35_Y16_N2
--operation mode is normal

JB1_memory[53][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[53][7] = DFFEA(JB1_memory[53][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L97, , );


--JB1_memory[56][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[56][7] at LC_X35_Y17_N6
--operation mode is normal

JB1_memory[56][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[56][7] = DFFEA(JB1_memory[56][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L28, , );


--JB1L0631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_359~0 at LC_X35_Y18_N4
--operation mode is normal

JB1_memory[57][7]_qfbk = JB1_memory[57][7];
JB1L0631 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[57][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[56][7];

--JB1_memory[57][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[57][7] at LC_X35_Y18_N4
--operation mode is normal

JB1_memory[57][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[57][7] = DFFEA(JB1_memory[57][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L38, , );


--JB1_memory[59][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[59][7] at LC_X33_Y17_N4
--operation mode is normal

JB1_memory[59][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[59][7] = DFFEA(JB1_memory[59][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L58, , );


--JB1L1631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_359~1 at LC_X35_Y18_N5
--operation mode is normal

JB1_memory[58][7]_qfbk = JB1_memory[58][7];
JB1L1631 = JB1L0631 & (JB1_memory[59][7] # !M6_safe_q[1]) # !JB1L0631 & M6_safe_q[1] & JB1_memory[58][7]_qfbk;

--JB1_memory[58][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[58][7] at LC_X35_Y18_N5
--operation mode is normal

JB1_memory[58][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[58][7] = DFFEA(JB1_memory[58][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L48, , );


--JB1_memory[48][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[48][7] at LC_X34_Y14_N4
--operation mode is normal

JB1_memory[48][7]_lut_out = FB1_reduce_or_1577;
JB1_memory[48][7] = DFFEA(JB1_memory[48][7]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L47, , );


--JB1L6531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_357~0 at LC_X34_Y13_N6
--operation mode is normal

JB1_memory[49][7]_qfbk = JB1_memory[49][7];
JB1L6531 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[49][7]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[48][7];

--JB1_memory[49][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[49][7] at LC_X34_Y13_N6
--operation mode is normal

JB1_memory[49][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[49][7] = DFFEA(JB1_memory[49][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L57, , );


--JB1_memory[51][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[51][7] at LC_X36_Y13_N5
--operation mode is normal

JB1_memory[51][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[51][7] = DFFEA(JB1_memory[51][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L77, , );


--JB1L7531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_357~1 at LC_X35_Y13_N7
--operation mode is normal

JB1_memory[50][7]_qfbk = JB1_memory[50][7];
JB1L7531 = JB1L6531 & (JB1_memory[51][7] # !M6_safe_q[1]) # !JB1L6531 & M6_safe_q[1] & JB1_memory[50][7]_qfbk;

--JB1_memory[50][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[50][7] at LC_X35_Y13_N7
--operation mode is normal

JB1_memory[50][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[50][7] = DFFEA(JB1_memory[50][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L67, , );


--JB1L4531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_356~0 at LC_X36_Y18_N0
--operation mode is normal

JB1L4531 = M6_safe_q[3] & (M6_safe_q[2] # JB1L1631) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L7531;


--JB1_memory[60][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[60][7] at LC_X36_Y12_N5
--operation mode is normal

JB1_memory[60][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[60][7] = DFFEA(JB1_memory[60][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L68, , );


--JB1L2631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_360~0 at LC_X35_Y12_N8
--operation mode is normal

JB1_memory[62][7]_qfbk = JB1_memory[62][7];
JB1L2631 = M6_safe_q[1] & (JB1_memory[62][7]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[60][7] & !M6_safe_q[0];

--JB1_memory[62][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[62][7] at LC_X35_Y12_N8
--operation mode is normal

JB1_memory[62][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[62][7] = DFFEA(JB1_memory[62][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L88, , );


--JB1_memory[63][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[63][7] at LC_X40_Y12_N8
--operation mode is normal

JB1_memory[63][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[63][7] = DFFEA(JB1_memory[63][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L98, , );


--JB1L3631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_360~1 at LC_X36_Y12_N7
--operation mode is normal

JB1_memory[61][7]_qfbk = JB1_memory[61][7];
JB1L3631 = JB1L2631 & (JB1_memory[63][7] # !M6_safe_q[0]) # !JB1L2631 & JB1_memory[61][7]_qfbk & M6_safe_q[0];

--JB1_memory[61][7] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[61][7] at LC_X36_Y12_N7
--operation mode is normal

JB1_memory[61][7]_sload_eqn = FB1_reduce_or_1577;
JB1_memory[61][7] = DFFEA(JB1_memory[61][7]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L78, , );


--JB1L5531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_265_rtl_356~1 at LC_X36_Y18_N1
--operation mode is normal

JB1L5531 = JB1L4531 & (JB1L3631 # !M6_safe_q[2]) # !JB1L4531 & JB1L9531 & M6_safe_q[2];


--JB1L3231 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2075_rtl_238_rtl_261~1 at LC_X36_Y18_N4
--operation mode is normal

JB1L3231 = JB1L2231 & (JB1L5531 # !M6_safe_q[5]) # !JB1L2231 & M6_safe_q[5] & JB1L5431;


--A1L52Q is read_current_state~11 at LC_X22_Y4_N5
--operation mode is normal

A1L52Q_lut_out = A1L42Q & (JB1L7002 # JB1L8002);
A1L52Q = DFFEA(A1L52Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--A1L81 is i~2 at LC_X22_Y4_N8
--operation mode is normal

A1L81 = A1L52Q # A1L62Q;

--B1_acq_trigger_in_reg[266] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[266] at LC_X22_Y4_N8
--operation mode is normal

B1_acq_trigger_in_reg[266] = AMPP_FUNCTION(clk_i, A1L52Q, A1L62Q, VCC);


--JB1_memory[84][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[84][6] at LC_X35_Y24_N9
--operation mode is normal

JB1_memory[84][6]_sload_eqn = FB1L552;
JB1_memory[84][6] = DFFEA(JB1_memory[84][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L011, , );


--JB1L4641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_408~0 at LC_X35_Y24_N4
--operation mode is normal

JB1_memory[86][6]_qfbk = JB1_memory[86][6];
JB1L4641 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[86][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[84][6];

--JB1_memory[86][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[86][6] at LC_X35_Y24_N4
--operation mode is normal

JB1_memory[86][6]_sload_eqn = FB1L552;
JB1_memory[86][6] = DFFEA(JB1_memory[86][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L211, , );


--JB1_memory[87][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[87][6] at LC_X36_Y25_N6
--operation mode is normal

JB1_memory[87][6]_sload_eqn = FB1L552;
JB1_memory[87][6] = DFFEA(JB1_memory[87][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L311, , );


--JB1L5641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_408~1 at LC_X36_Y24_N7
--operation mode is normal

JB1_memory[85][6]_qfbk = JB1_memory[85][6];
JB1L5641 = JB1L4641 & (JB1_memory[87][6] # !M6_safe_q[0]) # !JB1L4641 & M6_safe_q[0] & JB1_memory[85][6]_qfbk;

--JB1_memory[85][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[85][6] at LC_X36_Y24_N7
--operation mode is normal

JB1_memory[85][6]_sload_eqn = FB1L552;
JB1_memory[85][6] = DFFEA(JB1_memory[85][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L111, , );


--JB1_memory[88][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[88][6] at LC_X41_Y26_N6
--operation mode is normal

JB1_memory[88][6]_lut_out = FB1L552;
JB1_memory[88][6] = DFFEA(JB1_memory[88][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L411, , );


--JB1L6641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_409~0 at LC_X40_Y25_N1
--operation mode is normal

JB1_memory[89][6]_qfbk = JB1_memory[89][6];
JB1L6641 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[89][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[88][6];

--JB1_memory[89][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[89][6] at LC_X40_Y25_N1
--operation mode is normal

JB1_memory[89][6]_sload_eqn = FB1L552;
JB1_memory[89][6] = DFFEA(JB1_memory[89][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L511, , );


--JB1_memory[91][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[91][6] at LC_X41_Y26_N2
--operation mode is normal

JB1_memory[91][6]_lut_out = FB1L552;
JB1_memory[91][6] = DFFEA(JB1_memory[91][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L711, , );


--JB1L7641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_409~1 at LC_X40_Y25_N7
--operation mode is normal

JB1_memory[90][6]_qfbk = JB1_memory[90][6];
JB1L7641 = JB1L6641 & (JB1_memory[91][6] # !M6_safe_q[1]) # !JB1L6641 & M6_safe_q[1] & JB1_memory[90][6]_qfbk;

--JB1_memory[90][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[90][6] at LC_X40_Y25_N7
--operation mode is normal

JB1_memory[90][6]_sload_eqn = FB1L552;
JB1_memory[90][6] = DFFEA(JB1_memory[90][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L611, , );


--JB1_memory[80][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[80][6] at LC_X40_Y24_N7
--operation mode is normal

JB1_memory[80][6]_lut_out = FB1L552;
JB1_memory[80][6] = DFFEA(JB1_memory[80][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L601, , );


--JB1L2641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_407~0 at LC_X41_Y25_N1
--operation mode is normal

JB1_memory[81][6]_qfbk = JB1_memory[81][6];
JB1L2641 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[81][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[80][6];

--JB1_memory[81][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[81][6] at LC_X41_Y25_N1
--operation mode is normal

JB1_memory[81][6]_sload_eqn = FB1L552;
JB1_memory[81][6] = DFFEA(JB1_memory[81][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L701, , );


--JB1_memory[83][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[83][6] at LC_X41_Y24_N7
--operation mode is normal

JB1_memory[83][6]_lut_out = FB1L552;
JB1_memory[83][6] = DFFEA(JB1_memory[83][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L901, , );


--JB1L3641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_407~1 at LC_X41_Y25_N2
--operation mode is normal

JB1_memory[82][6]_qfbk = JB1_memory[82][6];
JB1L3641 = JB1L2641 & (JB1_memory[83][6] # !M6_safe_q[1]) # !JB1L2641 & M6_safe_q[1] & JB1_memory[82][6]_qfbk;

--JB1_memory[82][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[82][6] at LC_X41_Y25_N2
--operation mode is normal

JB1_memory[82][6]_sload_eqn = FB1L552;
JB1_memory[82][6] = DFFEA(JB1_memory[82][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L801, , );


--JB1L0641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_406~0 at LC_X40_Y25_N2
--operation mode is normal

JB1L0641 = M6_safe_q[3] & (M6_safe_q[2] # JB1L7641) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L3641;


--JB1_memory[92][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[92][6] at LC_X40_Y5_N5
--operation mode is normal

JB1_memory[92][6]_sload_eqn = FB1L552;
JB1_memory[92][6] = DFFEA(JB1_memory[92][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L811, , );


--JB1L8641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_410~0 at LC_X39_Y5_N0
--operation mode is normal

JB1_memory[94][6]_qfbk = JB1_memory[94][6];
JB1L8641 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[94][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[92][6];

--JB1_memory[94][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[94][6] at LC_X39_Y5_N0
--operation mode is normal

JB1_memory[94][6]_sload_eqn = FB1L552;
JB1_memory[94][6] = DFFEA(JB1_memory[94][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L021, , );


--JB1_memory[95][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[95][6] at LC_X39_Y6_N9
--operation mode is normal

JB1_memory[95][6]_sload_eqn = FB1L552;
JB1_memory[95][6] = DFFEA(JB1_memory[95][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L121, , );


--JB1L9641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_410~1 at LC_X39_Y5_N7
--operation mode is normal

JB1_memory[93][6]_qfbk = JB1_memory[93][6];
JB1L9641 = JB1L8641 & (JB1_memory[95][6] # !M6_safe_q[0]) # !JB1L8641 & M6_safe_q[0] & JB1_memory[93][6]_qfbk;

--JB1_memory[93][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[93][6] at LC_X39_Y5_N7
--operation mode is normal

JB1_memory[93][6]_sload_eqn = FB1L552;
JB1_memory[93][6] = DFFEA(JB1_memory[93][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L911, , );


--JB1L1641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_278_rtl_406~1 at LC_X40_Y20_N8
--operation mode is normal

JB1L1641 = JB1L0641 & (JB1L9641 # !M6_safe_q[2]) # !JB1L0641 & M6_safe_q[2] & JB1L5641;


--JB1_memory[104][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[104][6] at LC_X44_Y23_N8
--operation mode is normal

JB1_memory[104][6]_lut_out = FB1L552;
JB1_memory[104][6] = DFFEA(JB1_memory[104][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L031, , );


--JB1L6741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_414~0 at LC_X45_Y22_N2
--operation mode is normal

JB1_memory[105][6]_qfbk = JB1_memory[105][6];
JB1L6741 = M6_safe_q[0] & (JB1_memory[105][6]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[104][6] & !M6_safe_q[1];

--JB1_memory[105][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[105][6] at LC_X45_Y22_N2
--operation mode is normal

JB1_memory[105][6]_sload_eqn = FB1L552;
JB1_memory[105][6] = DFFEA(JB1_memory[105][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L131, , );


--JB1_memory[107][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[107][6] at LC_X45_Y23_N6
--operation mode is normal

JB1_memory[107][6]_sload_eqn = FB1L552;
JB1_memory[107][6] = DFFEA(JB1_memory[107][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L331, , );


--JB1L7741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_414~1 at LC_X45_Y22_N3
--operation mode is normal

JB1_memory[106][6]_qfbk = JB1_memory[106][6];
JB1L7741 = JB1L6741 & (JB1_memory[107][6] # !M6_safe_q[1]) # !JB1L6741 & M6_safe_q[1] & JB1_memory[106][6]_qfbk;

--JB1_memory[106][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[106][6] at LC_X45_Y22_N3
--operation mode is normal

JB1_memory[106][6]_sload_eqn = FB1L552;
JB1_memory[106][6] = DFFEA(JB1_memory[106][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L231, , );


--JB1_memory[100][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[100][6] at LC_X35_Y20_N9
--operation mode is normal

JB1_memory[100][6]_lut_out = FB1L552;
JB1_memory[100][6] = DFFEA(JB1_memory[100][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L621, , );


--JB1L4741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_413~0 at LC_X35_Y20_N7
--operation mode is normal

JB1_memory[102][6]_qfbk = JB1_memory[102][6];
JB1L4741 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[102][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[100][6];

--JB1_memory[102][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[102][6] at LC_X35_Y20_N7
--operation mode is normal

JB1_memory[102][6]_sload_eqn = FB1L552;
JB1_memory[102][6] = DFFEA(JB1_memory[102][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L821, , );


--JB1_memory[103][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[103][6] at LC_X39_Y20_N5
--operation mode is normal

JB1_memory[103][6]_lut_out = FB1L552;
JB1_memory[103][6] = DFFEA(JB1_memory[103][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L921, , );


--JB1L5741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_413~1 at LC_X40_Y20_N0
--operation mode is normal

JB1_memory[101][6]_qfbk = JB1_memory[101][6];
JB1L5741 = JB1L4741 & (JB1_memory[103][6] # !M6_safe_q[0]) # !JB1L4741 & M6_safe_q[0] & JB1_memory[101][6]_qfbk;

--JB1_memory[101][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[101][6] at LC_X40_Y20_N0
--operation mode is normal

JB1_memory[101][6]_sload_eqn = FB1L552;
JB1_memory[101][6] = DFFEA(JB1_memory[101][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L721, , );


--JB1_memory[96][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[96][6] at LC_X40_Y19_N4
--operation mode is normal

JB1_memory[96][6]_sload_eqn = FB1L552;
JB1_memory[96][6] = DFFEA(JB1_memory[96][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L221, , );


--JB1L2741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_412~0 at LC_X40_Y18_N8
--operation mode is normal

JB1_memory[97][6]_qfbk = JB1_memory[97][6];
JB1L2741 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[97][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[96][6];

--JB1_memory[97][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[97][6] at LC_X40_Y18_N8
--operation mode is normal

JB1_memory[97][6]_sload_eqn = FB1L552;
JB1_memory[97][6] = DFFEA(JB1_memory[97][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L321, , );


--JB1_memory[99][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[99][6] at LC_X41_Y18_N4
--operation mode is normal

JB1_memory[99][6]_sload_eqn = FB1L552;
JB1_memory[99][6] = DFFEA(JB1_memory[99][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L521, , );


--JB1L3741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_412~1 at LC_X40_Y18_N9
--operation mode is normal

JB1_memory[98][6]_qfbk = JB1_memory[98][6];
JB1L3741 = JB1L2741 & (JB1_memory[99][6] # !M6_safe_q[1]) # !JB1L2741 & M6_safe_q[1] & JB1_memory[98][6]_qfbk;

--JB1_memory[98][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[98][6] at LC_X40_Y18_N9
--operation mode is normal

JB1_memory[98][6]_sload_eqn = FB1L552;
JB1_memory[98][6] = DFFEA(JB1_memory[98][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L421, , );


--JB1L0741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_411~0 at LC_X40_Y20_N1
--operation mode is normal

JB1L0741 = M6_safe_q[2] & (M6_safe_q[3] # JB1L5741) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L3741;


--JB1_memory[108][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[108][6] at LC_X39_Y9_N6
--operation mode is normal

JB1_memory[108][6]_sload_eqn = FB1L552;
JB1_memory[108][6] = DFFEA(JB1_memory[108][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L431, , );


--JB1L8741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_415~0 at LC_X39_Y10_N6
--operation mode is normal

JB1_memory[110][6]_qfbk = JB1_memory[110][6];
JB1L8741 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[110][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[108][6];

--JB1_memory[110][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[110][6] at LC_X39_Y10_N6
--operation mode is normal

JB1_memory[110][6]_sload_eqn = FB1L552;
JB1_memory[110][6] = DFFEA(JB1_memory[110][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L631, , );


--JB1_memory[111][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[111][6] at LC_X40_Y10_N5
--operation mode is normal

JB1_memory[111][6]_sload_eqn = FB1L552;
JB1_memory[111][6] = DFFEA(JB1_memory[111][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L731, , );


--JB1L9741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_415~1 at LC_X39_Y10_N7
--operation mode is normal

JB1_memory[109][6]_qfbk = JB1_memory[109][6];
JB1L9741 = JB1L8741 & (JB1_memory[111][6] # !M6_safe_q[0]) # !JB1L8741 & M6_safe_q[0] & JB1_memory[109][6]_qfbk;

--JB1_memory[109][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[109][6] at LC_X39_Y10_N7
--operation mode is normal

JB1_memory[109][6]_sload_eqn = FB1L552;
JB1_memory[109][6] = DFFEA(JB1_memory[109][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L531, , );


--JB1L1741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_279_rtl_411~1 at LC_X40_Y20_N2
--operation mode is normal

JB1L1741 = JB1L0741 & (JB1L9741 # !M6_safe_q[3]) # !JB1L0741 & JB1L7741 & M6_safe_q[3];


--JB1_memory[72][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[72][6] at LC_X34_Y23_N8
--operation mode is normal

JB1_memory[72][6]_sload_eqn = FB1L552;
JB1_memory[72][6] = DFFEA(JB1_memory[72][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L89, , );


--JB1L6541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_404~0 at LC_X35_Y23_N5
--operation mode is normal

JB1_memory[73][6]_qfbk = JB1_memory[73][6];
JB1L6541 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[73][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[72][6];

--JB1_memory[73][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[73][6] at LC_X35_Y23_N5
--operation mode is normal

JB1_memory[73][6]_sload_eqn = FB1L552;
JB1_memory[73][6] = DFFEA(JB1_memory[73][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L99, , );


--JB1_memory[75][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[75][6] at LC_X35_Y22_N8
--operation mode is normal

JB1_memory[75][6]_sload_eqn = FB1L552;
JB1_memory[75][6] = DFFEA(JB1_memory[75][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L101, , );


--JB1L7541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_404~1 at LC_X35_Y23_N6
--operation mode is normal

JB1_memory[74][6]_qfbk = JB1_memory[74][6];
JB1L7541 = JB1L6541 & (JB1_memory[75][6] # !M6_safe_q[1]) # !JB1L6541 & M6_safe_q[1] & JB1_memory[74][6]_qfbk;

--JB1_memory[74][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[74][6] at LC_X35_Y23_N6
--operation mode is normal

JB1_memory[74][6]_sload_eqn = FB1L552;
JB1_memory[74][6] = DFFEA(JB1_memory[74][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L001, , );


--JB1_memory[68][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[68][6] at LC_X45_Y24_N2
--operation mode is normal

JB1_memory[68][6]_sload_eqn = FB1L552;
JB1_memory[68][6] = DFFEA(JB1_memory[68][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L49, , );


--JB1L4541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_403~0 at LC_X45_Y25_N4
--operation mode is normal

JB1_memory[70][6]_qfbk = JB1_memory[70][6];
JB1L4541 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[70][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[68][6];

--JB1_memory[70][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[70][6] at LC_X45_Y25_N4
--operation mode is normal

JB1_memory[70][6]_sload_eqn = FB1L552;
JB1_memory[70][6] = DFFEA(JB1_memory[70][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L69, , );


--JB1_memory[71][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[71][6] at LC_X44_Y26_N8
--operation mode is normal

JB1_memory[71][6]_lut_out = FB1L552;
JB1_memory[71][6] = DFFEA(JB1_memory[71][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L79, , );


--JB1L5541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_403~1 at LC_X45_Y25_N5
--operation mode is normal

JB1_memory[69][6]_qfbk = JB1_memory[69][6];
JB1L5541 = JB1L4541 & (JB1_memory[71][6] # !M6_safe_q[0]) # !JB1L4541 & M6_safe_q[0] & JB1_memory[69][6]_qfbk;

--JB1_memory[69][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[69][6] at LC_X45_Y25_N5
--operation mode is normal

JB1_memory[69][6]_sload_eqn = FB1L552;
JB1_memory[69][6] = DFFEA(JB1_memory[69][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L59, , );


--JB1_memory[64][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[64][6] at LC_X41_Y22_N7
--operation mode is normal

JB1_memory[64][6]_sload_eqn = FB1L552;
JB1_memory[64][6] = DFFEA(JB1_memory[64][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L09, , );


--JB1L2541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_402~0 at LC_X41_Y21_N6
--operation mode is normal

JB1_memory[65][6]_qfbk = JB1_memory[65][6];
JB1L2541 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[65][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[64][6];

--JB1_memory[65][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[65][6] at LC_X41_Y21_N6
--operation mode is normal

JB1_memory[65][6]_sload_eqn = FB1L552;
JB1_memory[65][6] = DFFEA(JB1_memory[65][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L19, , );


--JB1_memory[67][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[67][6] at LC_X41_Y20_N8
--operation mode is normal

JB1_memory[67][6]_sload_eqn = FB1L552;
JB1_memory[67][6] = DFFEA(JB1_memory[67][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L39, , );


--JB1L3541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_402~1 at LC_X41_Y21_N7
--operation mode is normal

JB1_memory[66][6]_qfbk = JB1_memory[66][6];
JB1L3541 = JB1L2541 & (JB1_memory[67][6] # !M6_safe_q[1]) # !JB1L2541 & M6_safe_q[1] & JB1_memory[66][6]_qfbk;

--JB1_memory[66][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[66][6] at LC_X41_Y21_N7
--operation mode is normal

JB1_memory[66][6]_sload_eqn = FB1L552;
JB1_memory[66][6] = DFFEA(JB1_memory[66][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L29, , );


--JB1L0541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_401~0 at LC_X40_Y20_N6
--operation mode is normal

JB1L0541 = M6_safe_q[2] & (M6_safe_q[3] # JB1L5541) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L3541;


--JB1_memory[76][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[76][6] at LC_X40_Y8_N4
--operation mode is normal

JB1_memory[76][6]_sload_eqn = FB1L552;
JB1_memory[76][6] = DFFEA(JB1_memory[76][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L201, , );


--JB1L8541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_405~0 at LC_X39_Y8_N0
--operation mode is normal

JB1_memory[78][6]_qfbk = JB1_memory[78][6];
JB1L8541 = M6_safe_q[1] & (JB1_memory[78][6]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[76][6] & !M6_safe_q[0];

--JB1_memory[78][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[78][6] at LC_X39_Y8_N0
--operation mode is normal

JB1_memory[78][6]_sload_eqn = FB1L552;
JB1_memory[78][6] = DFFEA(JB1_memory[78][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L401, , );


--JB1_memory[79][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[79][6] at LC_X39_Y7_N5
--operation mode is normal

JB1_memory[79][6]_sload_eqn = FB1L552;
JB1_memory[79][6] = DFFEA(JB1_memory[79][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L501, , );


--JB1L9541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_405~1 at LC_X39_Y8_N3
--operation mode is normal

JB1_memory[77][6]_qfbk = JB1_memory[77][6];
JB1L9541 = JB1L8541 & (JB1_memory[79][6] # !M6_safe_q[0]) # !JB1L8541 & M6_safe_q[0] & JB1_memory[77][6]_qfbk;

--JB1_memory[77][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[77][6] at LC_X39_Y8_N3
--operation mode is normal

JB1_memory[77][6]_sload_eqn = FB1L552;
JB1_memory[77][6] = DFFEA(JB1_memory[77][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L301, , );


--JB1L1541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_277_rtl_401~1 at LC_X40_Y20_N7
--operation mode is normal

JB1L1541 = JB1L0541 & (JB1L9541 # !M6_safe_q[3]) # !JB1L0541 & M6_safe_q[3] & JB1L7541;


--JB1L8441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_276~0 at LC_X40_Y20_N3
--operation mode is normal

JB1L8441 = M6_safe_q[5] & (M6_safe_q[4] # JB1L1741) # !M6_safe_q[5] & !M6_safe_q[4] & JB1L1541;


--JB1_memory[116][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[116][6] at LC_X44_Y20_N3
--operation mode is normal

JB1_memory[116][6]_sload_eqn = FB1L552;
JB1_memory[116][6] = DFFEA(JB1_memory[116][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L241, , );


--JB1L4841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_418~0 at LC_X44_Y19_N6
--operation mode is normal

JB1_memory[118][6]_qfbk = JB1_memory[118][6];
JB1L4841 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[118][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[116][6];

--JB1_memory[118][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[118][6] at LC_X44_Y19_N6
--operation mode is normal

JB1_memory[118][6]_sload_eqn = FB1L552;
JB1_memory[118][6] = DFFEA(JB1_memory[118][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L441, , );


--JB1_memory[119][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[119][6] at LC_X45_Y21_N7
--operation mode is normal

JB1_memory[119][6]_sload_eqn = FB1L552;
JB1_memory[119][6] = DFFEA(JB1_memory[119][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L541, , );


--JB1L5841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_418~1 at LC_X44_Y19_N7
--operation mode is normal

JB1_memory[117][6]_qfbk = JB1_memory[117][6];
JB1L5841 = JB1L4841 & (JB1_memory[119][6] # !M6_safe_q[0]) # !JB1L4841 & M6_safe_q[0] & JB1_memory[117][6]_qfbk;

--JB1_memory[117][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[117][6] at LC_X44_Y19_N7
--operation mode is normal

JB1_memory[117][6]_sload_eqn = FB1L552;
JB1_memory[117][6] = DFFEA(JB1_memory[117][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L341, , );


--JB1_memory[120][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[120][6] at LC_X45_Y17_N6
--operation mode is normal

JB1_memory[120][6]_sload_eqn = FB1L552;
JB1_memory[120][6] = DFFEA(JB1_memory[120][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L641, , );


--JB1L6841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_419~0 at LC_X44_Y16_N9
--operation mode is normal

JB1_memory[121][6]_qfbk = JB1_memory[121][6];
JB1L6841 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[121][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[120][6];

--JB1_memory[121][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[121][6] at LC_X44_Y16_N9
--operation mode is normal

JB1_memory[121][6]_sload_eqn = FB1L552;
JB1_memory[121][6] = DFFEA(JB1_memory[121][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L741, , );


--JB1_memory[123][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[123][6] at LC_X45_Y16_N2
--operation mode is normal

JB1_memory[123][6]_sload_eqn = FB1L552;
JB1_memory[123][6] = DFFEA(JB1_memory[123][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L941, , );


--JB1L7841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_419~1 at LC_X44_Y16_N0
--operation mode is normal

JB1_memory[122][6]_qfbk = JB1_memory[122][6];
JB1L7841 = JB1L6841 & (JB1_memory[123][6] # !M6_safe_q[1]) # !JB1L6841 & M6_safe_q[1] & JB1_memory[122][6]_qfbk;

--JB1_memory[122][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[122][6] at LC_X44_Y16_N0
--operation mode is normal

JB1_memory[122][6]_sload_eqn = FB1L552;
JB1_memory[122][6] = DFFEA(JB1_memory[122][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L841, , );


--JB1_memory[112][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[112][6] at LC_X44_Y13_N6
--operation mode is normal

JB1_memory[112][6]_sload_eqn = FB1L552;
JB1_memory[112][6] = DFFEA(JB1_memory[112][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L831, , );


--JB1L2841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_417~0 at LC_X44_Y12_N4
--operation mode is normal

JB1_memory[113][6]_qfbk = JB1_memory[113][6];
JB1L2841 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[113][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[112][6];

--JB1_memory[113][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[113][6] at LC_X44_Y12_N4
--operation mode is normal

JB1_memory[113][6]_sload_eqn = FB1L552;
JB1_memory[113][6] = DFFEA(JB1_memory[113][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L931, , );


--JB1_memory[115][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[115][6] at LC_X45_Y12_N0
--operation mode is normal

JB1_memory[115][6]_sload_eqn = FB1L552;
JB1_memory[115][6] = DFFEA(JB1_memory[115][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L141, , );


--JB1L3841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_417~1 at LC_X44_Y12_N5
--operation mode is normal

JB1_memory[114][6]_qfbk = JB1_memory[114][6];
JB1L3841 = JB1L2841 & (JB1_memory[115][6] # !M6_safe_q[1]) # !JB1L2841 & M6_safe_q[1] & JB1_memory[114][6]_qfbk;

--JB1_memory[114][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[114][6] at LC_X44_Y12_N5
--operation mode is normal

JB1_memory[114][6]_sload_eqn = FB1L552;
JB1_memory[114][6] = DFFEA(JB1_memory[114][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L041, , );


--JB1L0841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_416~0 at LC_X44_Y16_N1
--operation mode is normal

JB1L0841 = M6_safe_q[3] & (M6_safe_q[2] # JB1L7841) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L3841;


--JB1_memory[124][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[124][6] at LC_X45_Y9_N9
--operation mode is normal

JB1_memory[124][6]_lut_out = FB1L552;
JB1_memory[124][6] = DFFEA(JB1_memory[124][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L051, , );


--JB1L8841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_420~0 at LC_X44_Y9_N2
--operation mode is normal

JB1_memory[126][6]_qfbk = JB1_memory[126][6];
JB1L8841 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[126][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[124][6];

--JB1_memory[126][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[126][6] at LC_X44_Y9_N2
--operation mode is normal

JB1_memory[126][6]_sload_eqn = FB1L552;
JB1_memory[126][6] = DFFEA(JB1_memory[126][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L251, , );


--JB1_memory[127][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[127][6] at LC_X44_Y8_N7
--operation mode is normal

JB1_memory[127][6]_sload_eqn = FB1L552;
JB1_memory[127][6] = DFFEA(JB1_memory[127][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L351, , );


--JB1L9841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_420~1 at LC_X44_Y9_N5
--operation mode is normal

JB1_memory[125][6]_qfbk = JB1_memory[125][6];
JB1L9841 = JB1L8841 & (JB1_memory[127][6] # !M6_safe_q[0]) # !JB1L8841 & M6_safe_q[0] & JB1_memory[125][6]_qfbk;

--JB1_memory[125][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[125][6] at LC_X44_Y9_N5
--operation mode is normal

JB1_memory[125][6]_sload_eqn = FB1L552;
JB1_memory[125][6] = DFFEA(JB1_memory[125][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L151, , );


--JB1L1841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_280_rtl_416~1 at LC_X44_Y16_N2
--operation mode is normal

JB1L1841 = JB1L0841 & (JB1L9841 # !M6_safe_q[2]) # !JB1L0841 & M6_safe_q[2] & JB1L5841;


--JB1L9441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_242_rtl_276~1 at LC_X40_Y20_N9
--operation mode is normal

JB1L9441 = JB1L8441 & (JB1L1841 # !M6_safe_q[4]) # !JB1L8441 & M6_safe_q[4] & JB1L1641;


--JB1_memory[40][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[40][6] at LC_X41_Y17_N1
--operation mode is normal

JB1_memory[40][6]_sload_eqn = FB1L552;
JB1_memory[40][6] = DFFEA(JB1_memory[40][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L66, , );


--JB1L4341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_394~0 at LC_X41_Y16_N2
--operation mode is normal

JB1_memory[41][6]_qfbk = JB1_memory[41][6];
JB1L4341 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[41][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[40][6];

--JB1_memory[41][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[41][6] at LC_X41_Y16_N2
--operation mode is normal

JB1_memory[41][6]_sload_eqn = FB1L552;
JB1_memory[41][6] = DFFEA(JB1_memory[41][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L76, , );


--JB1_memory[43][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[43][6] at LC_X41_Y14_N9
--operation mode is normal

JB1_memory[43][6]_sload_eqn = FB1L552;
JB1_memory[43][6] = DFFEA(JB1_memory[43][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L96, , );


--JB1L5341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_394~1 at LC_X41_Y16_N5
--operation mode is normal

JB1_memory[42][6]_qfbk = JB1_memory[42][6];
JB1L5341 = JB1L4341 & (JB1_memory[43][6] # !M6_safe_q[1]) # !JB1L4341 & M6_safe_q[1] & JB1_memory[42][6]_qfbk;

--JB1_memory[42][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[42][6] at LC_X41_Y16_N5
--operation mode is normal

JB1_memory[42][6]_sload_eqn = FB1L552;
JB1_memory[42][6] = DFFEA(JB1_memory[42][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L86, , );


--JB1_memory[36][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[36][6] at LC_X41_Y15_N6
--operation mode is normal

JB1_memory[36][6]_sload_eqn = FB1L552;
JB1_memory[36][6] = DFFEA(JB1_memory[36][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L26, , );


--JB1L2341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_393~0 at LC_X40_Y15_N1
--operation mode is normal

JB1_memory[38][6]_qfbk = JB1_memory[38][6];
JB1L2341 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[38][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[36][6];

--JB1_memory[38][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[38][6] at LC_X40_Y15_N1
--operation mode is normal

JB1_memory[38][6]_sload_eqn = FB1L552;
JB1_memory[38][6] = DFFEA(JB1_memory[38][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L46, , );


--JB1_memory[39][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[39][6] at LC_X40_Y14_N8
--operation mode is normal

JB1_memory[39][6]_sload_eqn = FB1L552;
JB1_memory[39][6] = DFFEA(JB1_memory[39][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L56, , );


--JB1L3341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_393~1 at LC_X40_Y15_N6
--operation mode is normal

JB1_memory[37][6]_qfbk = JB1_memory[37][6];
JB1L3341 = JB1L2341 & (JB1_memory[39][6] # !M6_safe_q[0]) # !JB1L2341 & M6_safe_q[0] & JB1_memory[37][6]_qfbk;

--JB1_memory[37][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[37][6] at LC_X40_Y15_N6
--operation mode is normal

JB1_memory[37][6]_sload_eqn = FB1L552;
JB1_memory[37][6] = DFFEA(JB1_memory[37][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L36, , );


--JB1_memory[32][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[32][6] at LC_X39_Y17_N0
--operation mode is normal

JB1_memory[32][6]_sload_eqn = FB1L552;
JB1_memory[32][6] = DFFEA(JB1_memory[32][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L85, , );


--JB1L0341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_392~0 at LC_X40_Y17_N0
--operation mode is normal

JB1_memory[33][6]_qfbk = JB1_memory[33][6];
JB1L0341 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[33][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[32][6];

--JB1_memory[33][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[33][6] at LC_X40_Y17_N0
--operation mode is normal

JB1_memory[33][6]_sload_eqn = FB1L552;
JB1_memory[33][6] = DFFEA(JB1_memory[33][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L95, , );


--JB1_memory[35][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[35][6] at LC_X39_Y15_N8
--operation mode is normal

JB1_memory[35][6]_lut_out = FB1L552;
JB1_memory[35][6] = DFFEA(JB1_memory[35][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L16, , );


--JB1L1341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_392~1 at LC_X40_Y17_N8
--operation mode is normal

JB1_memory[34][6]_qfbk = JB1_memory[34][6];
JB1L1341 = JB1L0341 & (JB1_memory[35][6] # !M6_safe_q[1]) # !JB1L0341 & M6_safe_q[1] & JB1_memory[34][6]_qfbk;

--JB1_memory[34][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[34][6] at LC_X40_Y17_N8
--operation mode is normal

JB1_memory[34][6]_sload_eqn = FB1L552;
JB1_memory[34][6] = DFFEA(JB1_memory[34][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L06, , );


--JB1L8241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_391~0 at LC_X40_Y15_N9
--operation mode is normal

JB1L8241 = M6_safe_q[2] & (M6_safe_q[3] # JB1L3341) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L1341;


--JB1_memory[44][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[44][6] at LC_X41_Y13_N8
--operation mode is normal

JB1_memory[44][6]_lut_out = FB1L552;
JB1_memory[44][6] = DFFEA(JB1_memory[44][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L07, , );


--JB1L6341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_395~0 at LC_X40_Y13_N5
--operation mode is normal

JB1_memory[46][6]_qfbk = JB1_memory[46][6];
JB1L6341 = M6_safe_q[1] & (JB1_memory[46][6]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[44][6] & !M6_safe_q[0];

--JB1_memory[46][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[46][6] at LC_X40_Y13_N5
--operation mode is normal

JB1_memory[46][6]_sload_eqn = FB1L552;
JB1_memory[46][6] = DFFEA(JB1_memory[46][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L27, , );


--JB1_memory[47][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[47][6] at LC_X39_Y13_N1
--operation mode is normal

JB1_memory[47][6]_sload_eqn = FB1L552;
JB1_memory[47][6] = DFFEA(JB1_memory[47][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L37, , );


--JB1L7341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_395~1 at LC_X40_Y13_N6
--operation mode is normal

JB1_memory[45][6]_qfbk = JB1_memory[45][6];
JB1L7341 = JB1L6341 & (JB1_memory[47][6] # !M6_safe_q[0]) # !JB1L6341 & JB1_memory[45][6]_qfbk & M6_safe_q[0];

--JB1_memory[45][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[45][6] at LC_X40_Y13_N6
--operation mode is normal

JB1_memory[45][6]_sload_eqn = FB1L552;
JB1_memory[45][6] = DFFEA(JB1_memory[45][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L17, , );


--JB1L9241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_274_rtl_391~1 at LC_X39_Y15_N5
--operation mode is normal

JB1L9241 = JB1L8241 & (JB1L7341 # !M6_safe_q[3]) # !JB1L8241 & JB1L5341 & M6_safe_q[3];


--JB1_memory[20][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[20][6] at LC_X30_Y5_N0
--operation mode is normal

JB1_memory[20][6]_lut_out = FB1L552;
JB1_memory[20][6] = DFFEA(JB1_memory[20][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L64, , );


--JB1L2241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_388~0 at LC_X24_Y5_N4
--operation mode is normal

JB1_memory[22][6]_qfbk = JB1_memory[22][6];
JB1L2241 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[22][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[20][6];

--JB1_memory[22][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[22][6] at LC_X24_Y5_N4
--operation mode is normal

JB1_memory[22][6]_sload_eqn = FB1L552;
JB1_memory[22][6] = DFFEA(JB1_memory[22][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L84, , );


--JB1_memory[23][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[23][6] at LC_X22_Y5_N2
--operation mode is normal

JB1_memory[23][6]_lut_out = FB1L552;
JB1_memory[23][6] = DFFEA(JB1_memory[23][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L94, , );


--JB1L3241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_388~1 at LC_X24_Y5_N1
--operation mode is normal

JB1_memory[21][6]_qfbk = JB1_memory[21][6];
JB1L3241 = JB1L2241 & (JB1_memory[23][6] # !M6_safe_q[0]) # !JB1L2241 & M6_safe_q[0] & JB1_memory[21][6]_qfbk;

--JB1_memory[21][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[21][6] at LC_X24_Y5_N1
--operation mode is normal

JB1_memory[21][6]_sload_eqn = FB1L552;
JB1_memory[21][6] = DFFEA(JB1_memory[21][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L74, , );


--JB1_memory[24][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[24][6] at LC_X19_Y19_N7
--operation mode is normal

JB1_memory[24][6]_sload_eqn = FB1L552;
JB1_memory[24][6] = DFFEA(JB1_memory[24][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L05, , );


--JB1L4241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_389~0 at LC_X23_Y20_N8
--operation mode is normal

JB1_memory[25][6]_qfbk = JB1_memory[25][6];
JB1L4241 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[25][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[24][6];

--JB1_memory[25][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[25][6] at LC_X23_Y20_N8
--operation mode is normal

JB1_memory[25][6]_sload_eqn = FB1L552;
JB1_memory[25][6] = DFFEA(JB1_memory[25][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L15, , );


--JB1_memory[27][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[27][6] at LC_X23_Y21_N9
--operation mode is normal

JB1_memory[27][6]_lut_out = FB1L552;
JB1_memory[27][6] = DFFEA(JB1_memory[27][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L35, , );


--JB1L5241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_389~1 at LC_X23_Y20_N5
--operation mode is normal

JB1_memory[26][6]_qfbk = JB1_memory[26][6];
JB1L5241 = JB1L4241 & (JB1_memory[27][6] # !M6_safe_q[1]) # !JB1L4241 & M6_safe_q[1] & JB1_memory[26][6]_qfbk;

--JB1_memory[26][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[26][6] at LC_X23_Y20_N5
--operation mode is normal

JB1_memory[26][6]_sload_eqn = FB1L552;
JB1_memory[26][6] = DFFEA(JB1_memory[26][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L25, , );


--JB1_memory[16][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[16][6] at LC_X22_Y20_N4
--operation mode is normal

JB1_memory[16][6]_sload_eqn = FB1L552;
JB1_memory[16][6] = DFFEA(JB1_memory[16][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L24, , );


--JB1L0241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_387~0 at LC_X25_Y20_N2
--operation mode is normal

JB1_memory[17][6]_qfbk = JB1_memory[17][6];
JB1L0241 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[17][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[16][6];

--JB1_memory[17][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[17][6] at LC_X25_Y20_N2
--operation mode is normal

JB1_memory[17][6]_sload_eqn = FB1L552;
JB1_memory[17][6] = DFFEA(JB1_memory[17][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L34, , );


--JB1_memory[19][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[19][6] at LC_X34_Y24_N5
--operation mode is normal

JB1_memory[19][6]_sload_eqn = FB1L552;
JB1_memory[19][6] = DFFEA(JB1_memory[19][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L54, , );


--JB1L1241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_387~1 at LC_X25_Y20_N3
--operation mode is normal

JB1_memory[18][6]_qfbk = JB1_memory[18][6];
JB1L1241 = JB1L0241 & (JB1_memory[19][6] # !M6_safe_q[1]) # !JB1L0241 & M6_safe_q[1] & JB1_memory[18][6]_qfbk;

--JB1_memory[18][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[18][6] at LC_X25_Y20_N3
--operation mode is normal

JB1_memory[18][6]_sload_eqn = FB1L552;
JB1_memory[18][6] = DFFEA(JB1_memory[18][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L44, , );


--JB1L8141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_386~0 at LC_X27_Y20_N5
--operation mode is normal

JB1L8141 = M6_safe_q[3] & (M6_safe_q[2] # JB1L5241) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L1241;


--JB1_memory[28][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[28][6] at LC_X36_Y7_N5
--operation mode is normal

JB1_memory[28][6]_sload_eqn = FB1L552;
JB1_memory[28][6] = DFFEA(JB1_memory[28][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L45, , );


--JB1L6241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_390~0 at LC_X33_Y7_N2
--operation mode is normal

JB1_memory[30][6]_qfbk = JB1_memory[30][6];
JB1L6241 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[30][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[28][6];

--JB1_memory[30][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[30][6] at LC_X33_Y7_N2
--operation mode is normal

JB1_memory[30][6]_sload_eqn = FB1L552;
JB1_memory[30][6] = DFFEA(JB1_memory[30][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L65, , );


--JB1_memory[31][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[31][6] at LC_X33_Y6_N0
--operation mode is normal

JB1_memory[31][6]_sload_eqn = FB1L552;
JB1_memory[31][6] = DFFEA(JB1_memory[31][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L75, , );


--JB1L7241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_390~1 at LC_X33_Y7_N3
--operation mode is normal

JB1_memory[29][6]_qfbk = JB1_memory[29][6];
JB1L7241 = JB1L6241 & (JB1_memory[31][6] # !M6_safe_q[0]) # !JB1L6241 & M6_safe_q[0] & JB1_memory[29][6]_qfbk;

--JB1_memory[29][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[29][6] at LC_X33_Y7_N3
--operation mode is normal

JB1_memory[29][6]_sload_eqn = FB1L552;
JB1_memory[29][6] = DFFEA(JB1_memory[29][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L55, , );


--JB1L9141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_273_rtl_386~1 at LC_X28_Y20_N8
--operation mode is normal

JB1L9141 = JB1L8141 & (JB1L7241 # !M6_safe_q[2]) # !JB1L8141 & M6_safe_q[2] & JB1L3241;


--JB1_memory[8][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[8][6] at LC_X17_Y26_N8
--operation mode is normal

JB1_memory[8][6]_lut_out = FB1L552;
JB1_memory[8][6] = DFFEA(JB1_memory[8][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L43, , );


--JB1L4141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_384~0 at LC_X17_Y24_N0
--operation mode is normal

JB1_memory[9][6]_qfbk = JB1_memory[9][6];
JB1L4141 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[9][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[8][6];

--JB1_memory[9][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[9][6] at LC_X17_Y24_N0
--operation mode is normal

JB1_memory[9][6]_sload_eqn = FB1L552;
JB1_memory[9][6] = DFFEA(JB1_memory[9][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L53, , );


--JB1_memory[11][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[11][6] at LC_X17_Y25_N4
--operation mode is normal

JB1_memory[11][6]_sload_eqn = FB1L552;
JB1_memory[11][6] = DFFEA(JB1_memory[11][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L73, , );


--JB1L5141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_384~1 at LC_X17_Y24_N1
--operation mode is normal

JB1_memory[10][6]_qfbk = JB1_memory[10][6];
JB1L5141 = JB1L4141 & (JB1_memory[11][6] # !M6_safe_q[1]) # !JB1L4141 & M6_safe_q[1] & JB1_memory[10][6]_qfbk;

--JB1_memory[10][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[10][6] at LC_X17_Y24_N1
--operation mode is normal

JB1_memory[10][6]_sload_eqn = FB1L552;
JB1_memory[10][6] = DFFEA(JB1_memory[10][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L63, , );


--JB1_memory[4][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[4][6] at LC_X28_Y24_N7
--operation mode is normal

JB1_memory[4][6]_sload_eqn = FB1L552;
JB1_memory[4][6] = DFFEA(JB1_memory[4][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L03, , );


--JB1L2141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_383~0 at LC_X29_Y24_N6
--operation mode is normal

JB1_memory[6][6]_qfbk = JB1_memory[6][6];
JB1L2141 = M6_safe_q[1] & (JB1_memory[6][6]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[4][6] & !M6_safe_q[0];

--JB1_memory[6][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[6][6] at LC_X29_Y24_N6
--operation mode is normal

JB1_memory[6][6]_sload_eqn = FB1L552;
JB1_memory[6][6] = DFFEA(JB1_memory[6][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L23, , );


--JB1_memory[7][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[7][6] at LC_X29_Y26_N0
--operation mode is normal

JB1_memory[7][6]_sload_eqn = FB1L552;
JB1_memory[7][6] = DFFEA(JB1_memory[7][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L33, , );


--JB1L3141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_383~1 at LC_X29_Y24_N8
--operation mode is normal

JB1_memory[5][6]_qfbk = JB1_memory[5][6];
JB1L3141 = JB1L2141 & (JB1_memory[7][6] # !M6_safe_q[0]) # !JB1L2141 & JB1_memory[5][6]_qfbk & M6_safe_q[0];

--JB1_memory[5][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[5][6] at LC_X29_Y24_N8
--operation mode is normal

JB1_memory[5][6]_sload_eqn = FB1L552;
JB1_memory[5][6] = DFFEA(JB1_memory[5][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L13, , );


--JB1_memory[0][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[0][6] at LC_X21_Y22_N8
--operation mode is normal

JB1_memory[0][6]_lut_out = FB1L552;
JB1_memory[0][6] = DFFEA(JB1_memory[0][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L62, , );


--JB1L0141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_382~0 at LC_X29_Y22_N9
--operation mode is normal

JB1_memory[1][6]_qfbk = JB1_memory[1][6];
JB1L0141 = M6_safe_q[0] & (JB1_memory[1][6]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[0][6] & !M6_safe_q[1];

--JB1_memory[1][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[1][6] at LC_X29_Y22_N9
--operation mode is normal

JB1_memory[1][6]_sload_eqn = FB1L552;
JB1_memory[1][6] = DFFEA(JB1_memory[1][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L72, , );


--JB1_memory[3][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[3][6] at LC_X28_Y23_N9
--operation mode is normal

JB1_memory[3][6]_lut_out = FB1L552;
JB1_memory[3][6] = DFFEA(JB1_memory[3][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L92, , );


--JB1L1141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_382~1 at LC_X29_Y22_N0
--operation mode is normal

JB1_memory[2][6]_qfbk = JB1_memory[2][6];
JB1L1141 = JB1L0141 & (JB1_memory[3][6] # !M6_safe_q[1]) # !JB1L0141 & M6_safe_q[1] & JB1_memory[2][6]_qfbk;

--JB1_memory[2][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[2][6] at LC_X29_Y22_N0
--operation mode is normal

JB1_memory[2][6]_sload_eqn = FB1L552;
JB1_memory[2][6] = DFFEA(JB1_memory[2][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L82, , );


--JB1L8041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_381~0 at LC_X29_Y20_N9
--operation mode is normal

JB1L8041 = M6_safe_q[2] & (M6_safe_q[3] # JB1L3141) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L1141;


--JB1_memory[12][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[12][6] at LC_X17_Y7_N7
--operation mode is normal

JB1_memory[12][6]_sload_eqn = FB1L552;
JB1_memory[12][6] = DFFEA(JB1_memory[12][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L83, , );


--JB1L6141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_385~0 at LC_X18_Y7_N1
--operation mode is normal

JB1_memory[14][6]_qfbk = JB1_memory[14][6];
JB1L6141 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[14][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[12][6];

--JB1_memory[14][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[14][6] at LC_X18_Y7_N1
--operation mode is normal

JB1_memory[14][6]_sload_eqn = FB1L552;
JB1_memory[14][6] = DFFEA(JB1_memory[14][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L04, , );


--JB1_memory[15][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[15][6] at LC_X19_Y8_N9
--operation mode is normal

JB1_memory[15][6]_sload_eqn = FB1L552;
JB1_memory[15][6] = DFFEA(JB1_memory[15][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L14, , );


--JB1L7141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_385~1 at LC_X18_Y7_N0
--operation mode is normal

JB1_memory[13][6]_qfbk = JB1_memory[13][6];
JB1L7141 = JB1L6141 & (JB1_memory[15][6] # !M6_safe_q[0]) # !JB1L6141 & M6_safe_q[0] & JB1_memory[13][6]_qfbk;

--JB1_memory[13][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[13][6] at LC_X18_Y7_N0
--operation mode is normal

JB1_memory[13][6]_sload_eqn = FB1L552;
JB1_memory[13][6] = DFFEA(JB1_memory[13][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L93, , );


--JB1L9041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_272_rtl_381~1 at LC_X28_Y20_N3
--operation mode is normal

JB1L9041 = JB1L8041 & (JB1L7141 # !M6_safe_q[3]) # !JB1L8041 & M6_safe_q[3] & JB1L5141;


--JB1L6041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_271~0 at LC_X28_Y20_N9
--operation mode is normal

JB1L6041 = M6_safe_q[4] & (M6_safe_q[5] # JB1L9141) # !M6_safe_q[4] & !M6_safe_q[5] & JB1L9041;


--JB1_memory[52][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[52][6] at LC_X33_Y15_N2
--operation mode is normal

JB1_memory[52][6]_lut_out = FB1L552;
JB1_memory[52][6] = DFFEA(JB1_memory[52][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L87, , );


--JB1L2441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_398~0 at LC_X35_Y15_N3
--operation mode is normal

JB1_memory[54][6]_qfbk = JB1_memory[54][6];
JB1L2441 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[54][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[52][6];

--JB1_memory[54][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[54][6] at LC_X35_Y15_N3
--operation mode is normal

JB1_memory[54][6]_sload_eqn = FB1L552;
JB1_memory[54][6] = DFFEA(JB1_memory[54][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L08, , );


--JB1_memory[55][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[55][6] at LC_X34_Y16_N7
--operation mode is normal

JB1_memory[55][6]_sload_eqn = FB1L552;
JB1_memory[55][6] = DFFEA(JB1_memory[55][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L18, , );


--JB1L3441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_398~1 at LC_X35_Y15_N1
--operation mode is normal

JB1_memory[53][6]_qfbk = JB1_memory[53][6];
JB1L3441 = JB1L2441 & (JB1_memory[55][6] # !M6_safe_q[0]) # !JB1L2441 & M6_safe_q[0] & JB1_memory[53][6]_qfbk;

--JB1_memory[53][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[53][6] at LC_X35_Y15_N1
--operation mode is normal

JB1_memory[53][6]_sload_eqn = FB1L552;
JB1_memory[53][6] = DFFEA(JB1_memory[53][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L97, , );


--JB1_memory[56][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[56][6] at LC_X35_Y17_N2
--operation mode is normal

JB1_memory[56][6]_sload_eqn = FB1L552;
JB1_memory[56][6] = DFFEA(JB1_memory[56][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L28, , );


--JB1L4441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_399~0 at LC_X36_Y17_N1
--operation mode is normal

JB1_memory[57][6]_qfbk = JB1_memory[57][6];
JB1L4441 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[57][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[56][6];

--JB1_memory[57][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[57][6] at LC_X36_Y17_N1
--operation mode is normal

JB1_memory[57][6]_sload_eqn = FB1L552;
JB1_memory[57][6] = DFFEA(JB1_memory[57][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L38, , );


--JB1_memory[59][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[59][6] at LC_X33_Y17_N5
--operation mode is normal

JB1_memory[59][6]_lut_out = FB1L552;
JB1_memory[59][6] = DFFEA(JB1_memory[59][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L58, , );


--JB1L5441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_399~1 at LC_X36_Y17_N2
--operation mode is normal

JB1_memory[58][6]_qfbk = JB1_memory[58][6];
JB1L5441 = JB1L4441 & (JB1_memory[59][6] # !M6_safe_q[1]) # !JB1L4441 & M6_safe_q[1] & JB1_memory[58][6]_qfbk;

--JB1_memory[58][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[58][6] at LC_X36_Y17_N2
--operation mode is normal

JB1_memory[58][6]_sload_eqn = FB1L552;
JB1_memory[58][6] = DFFEA(JB1_memory[58][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L48, , );


--JB1_memory[48][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[48][6] at LC_X34_Y14_N9
--operation mode is normal

JB1_memory[48][6]_sload_eqn = FB1L552;
JB1_memory[48][6] = DFFEA(JB1_memory[48][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L47, , );


--JB1L0441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_397~0 at LC_X35_Y13_N5
--operation mode is normal

JB1_memory[49][6]_qfbk = JB1_memory[49][6];
JB1L0441 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[49][6]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[48][6];

--JB1_memory[49][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[49][6] at LC_X35_Y13_N5
--operation mode is normal

JB1_memory[49][6]_sload_eqn = FB1L552;
JB1_memory[49][6] = DFFEA(JB1_memory[49][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L57, , );


--JB1_memory[51][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[51][6] at LC_X36_Y13_N3
--operation mode is normal

JB1_memory[51][6]_lut_out = FB1L552;
JB1_memory[51][6] = DFFEA(JB1_memory[51][6]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L77, , );


--JB1L1441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_397~1 at LC_X35_Y13_N9
--operation mode is normal

JB1_memory[50][6]_qfbk = JB1_memory[50][6];
JB1L1441 = JB1L0441 & (JB1_memory[51][6] # !M6_safe_q[1]) # !JB1L0441 & M6_safe_q[1] & JB1_memory[50][6]_qfbk;

--JB1_memory[50][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[50][6] at LC_X35_Y13_N9
--operation mode is normal

JB1_memory[50][6]_sload_eqn = FB1L552;
JB1_memory[50][6] = DFFEA(JB1_memory[50][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L67, , );


--JB1L8341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_396~0 at LC_X35_Y13_N3
--operation mode is normal

JB1L8341 = M6_safe_q[3] & (M6_safe_q[2] # JB1L5441) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L1441;


--JB1_memory[60][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[60][6] at LC_X36_Y12_N1
--operation mode is normal

JB1_memory[60][6]_sload_eqn = FB1L552;
JB1_memory[60][6] = DFFEA(JB1_memory[60][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L68, , );


--JB1L6441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_400~0 at LC_X35_Y12_N2
--operation mode is normal

JB1_memory[62][6]_qfbk = JB1_memory[62][6];
JB1L6441 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[62][6]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[60][6];

--JB1_memory[62][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[62][6] at LC_X35_Y12_N2
--operation mode is normal

JB1_memory[62][6]_sload_eqn = FB1L552;
JB1_memory[62][6] = DFFEA(JB1_memory[62][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L88, , );


--JB1_memory[63][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[63][6] at LC_X40_Y12_N0
--operation mode is normal

JB1_memory[63][6]_sload_eqn = FB1L552;
JB1_memory[63][6] = DFFEA(JB1_memory[63][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L98, , );


--JB1L7441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_400~1 at LC_X35_Y12_N5
--operation mode is normal

JB1_memory[61][6]_qfbk = JB1_memory[61][6];
JB1L7441 = JB1L6441 & (JB1_memory[63][6] # !M6_safe_q[0]) # !JB1L6441 & M6_safe_q[0] & JB1_memory[61][6]_qfbk;

--JB1_memory[61][6] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[61][6] at LC_X35_Y12_N5
--operation mode is normal

JB1_memory[61][6]_sload_eqn = FB1L552;
JB1_memory[61][6] = DFFEA(JB1_memory[61][6]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L78, , );


--JB1L9341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_275_rtl_396~1 at LC_X35_Y13_N4
--operation mode is normal

JB1L9341 = JB1L8341 & (JB1L7441 # !M6_safe_q[2]) # !JB1L8341 & M6_safe_q[2] & JB1L3441;


--JB1L7041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2076_rtl_241_rtl_271~1 at LC_X30_Y20_N6
--operation mode is normal

JB1L7041 = JB1L6041 & (JB1L9341 # !M6_safe_q[5]) # !JB1L6041 & M6_safe_q[5] & JB1L9241;


--JB1_memory[84][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[84][5] at LC_X35_Y24_N6
--operation mode is normal

JB1_memory[84][5]_sload_eqn = FB1L062;
JB1_memory[84][5] = DFFEA(JB1_memory[84][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L011, , );


--JB1L8451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_448~0 at LC_X36_Y24_N8
--operation mode is normal

JB1_memory[86][5]_qfbk = JB1_memory[86][5];
JB1L8451 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[86][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[84][5];

--JB1_memory[86][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[86][5] at LC_X36_Y24_N8
--operation mode is normal

JB1_memory[86][5]_sload_eqn = FB1L062;
JB1_memory[86][5] = DFFEA(JB1_memory[86][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L211, , );


--JB1_memory[87][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[87][5] at LC_X36_Y25_N8
--operation mode is normal

JB1_memory[87][5]_sload_eqn = FB1L062;
JB1_memory[87][5] = DFFEA(JB1_memory[87][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L311, , );


--JB1L9451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_448~1 at LC_X36_Y24_N5
--operation mode is normal

JB1_memory[85][5]_qfbk = JB1_memory[85][5];
JB1L9451 = JB1L8451 & (JB1_memory[87][5] # !M6_safe_q[0]) # !JB1L8451 & M6_safe_q[0] & JB1_memory[85][5]_qfbk;

--JB1_memory[85][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[85][5] at LC_X36_Y24_N5
--operation mode is normal

JB1_memory[85][5]_sload_eqn = FB1L062;
JB1_memory[85][5] = DFFEA(JB1_memory[85][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L111, , );


--JB1_memory[88][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[88][5] at LC_X40_Y26_N3
--operation mode is normal

JB1_memory[88][5]_sload_eqn = FB1L062;
JB1_memory[88][5] = DFFEA(JB1_memory[88][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L411, , );


--JB1L0551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_449~0 at LC_X40_Y25_N6
--operation mode is normal

JB1_memory[89][5]_qfbk = JB1_memory[89][5];
JB1L0551 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[89][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[88][5];

--JB1_memory[89][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[89][5] at LC_X40_Y25_N6
--operation mode is normal

JB1_memory[89][5]_sload_eqn = FB1L062;
JB1_memory[89][5] = DFFEA(JB1_memory[89][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L511, , );


--JB1_memory[91][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[91][5] at LC_X41_Y26_N0
--operation mode is normal

JB1_memory[91][5]_sload_eqn = FB1L062;
JB1_memory[91][5] = DFFEA(JB1_memory[91][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L711, , );


--JB1L1551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_449~1 at LC_X40_Y25_N0
--operation mode is normal

JB1_memory[90][5]_qfbk = JB1_memory[90][5];
JB1L1551 = JB1L0551 & (JB1_memory[91][5] # !M6_safe_q[1]) # !JB1L0551 & M6_safe_q[1] & JB1_memory[90][5]_qfbk;

--JB1_memory[90][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[90][5] at LC_X40_Y25_N0
--operation mode is normal

JB1_memory[90][5]_sload_eqn = FB1L062;
JB1_memory[90][5] = DFFEA(JB1_memory[90][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L611, , );


--JB1_memory[80][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[80][5] at LC_X40_Y24_N9
--operation mode is normal

JB1_memory[80][5]_sload_eqn = FB1L062;
JB1_memory[80][5] = DFFEA(JB1_memory[80][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L601, , );


--JB1L6451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_447~0 at LC_X40_Y23_N1
--operation mode is normal

JB1_memory[81][5]_qfbk = JB1_memory[81][5];
JB1L6451 = M6_safe_q[0] & (JB1_memory[81][5]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[80][5] & !M6_safe_q[1];

--JB1_memory[81][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[81][5] at LC_X40_Y23_N1
--operation mode is normal

JB1_memory[81][5]_sload_eqn = FB1L062;
JB1_memory[81][5] = DFFEA(JB1_memory[81][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L701, , );


--JB1_memory[83][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[83][5] at LC_X41_Y24_N6
--operation mode is normal

JB1_memory[83][5]_sload_eqn = FB1L062;
JB1_memory[83][5] = DFFEA(JB1_memory[83][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L901, , );


--JB1L7451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_447~1 at LC_X40_Y23_N2
--operation mode is normal

JB1_memory[82][5]_qfbk = JB1_memory[82][5];
JB1L7451 = JB1L6451 & (JB1_memory[83][5] # !M6_safe_q[1]) # !JB1L6451 & M6_safe_q[1] & JB1_memory[82][5]_qfbk;

--JB1_memory[82][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[82][5] at LC_X40_Y23_N2
--operation mode is normal

JB1_memory[82][5]_sload_eqn = FB1L062;
JB1_memory[82][5] = DFFEA(JB1_memory[82][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L801, , );


--JB1L4451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_446~0 at LC_X40_Y23_N3
--operation mode is normal

JB1L4451 = M6_safe_q[3] & (M6_safe_q[2] # JB1L1551) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L7451;


--JB1_memory[92][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[92][5] at LC_X40_Y5_N8
--operation mode is normal

JB1_memory[92][5]_lut_out = FB1L062;
JB1_memory[92][5] = DFFEA(JB1_memory[92][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L811, , );


--JB1L2551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_450~0 at LC_X40_Y5_N7
--operation mode is normal

JB1_memory[94][5]_qfbk = JB1_memory[94][5];
JB1L2551 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[94][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[92][5];

--JB1_memory[94][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[94][5] at LC_X40_Y5_N7
--operation mode is normal

JB1_memory[94][5]_sload_eqn = FB1L062;
JB1_memory[94][5] = DFFEA(JB1_memory[94][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L021, , );


--JB1_memory[95][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[95][5] at LC_X39_Y6_N1
--operation mode is normal

JB1_memory[95][5]_sload_eqn = FB1L062;
JB1_memory[95][5] = DFFEA(JB1_memory[95][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L121, , );


--JB1L3551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_450~1 at LC_X40_Y6_N0
--operation mode is normal

JB1_memory[93][5]_qfbk = JB1_memory[93][5];
JB1L3551 = JB1L2551 & (JB1_memory[95][5] # !M6_safe_q[0]) # !JB1L2551 & M6_safe_q[0] & JB1_memory[93][5]_qfbk;

--JB1_memory[93][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[93][5] at LC_X40_Y6_N0
--operation mode is normal

JB1_memory[93][5]_sload_eqn = FB1L062;
JB1_memory[93][5] = DFFEA(JB1_memory[93][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L911, , );


--JB1L5451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_288_rtl_446~1 at LC_X39_Y20_N8
--operation mode is normal

JB1L5451 = JB1L4451 & (JB1L3551 # !M6_safe_q[2]) # !JB1L4451 & M6_safe_q[2] & JB1L9451;


--JB1_memory[104][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[104][5] at LC_X44_Y23_N2
--operation mode is normal

JB1_memory[104][5]_sload_eqn = FB1L062;
JB1_memory[104][5] = DFFEA(JB1_memory[104][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L031, , );


--JB1L0651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_454~0 at LC_X45_Y22_N8
--operation mode is normal

JB1_memory[105][5]_qfbk = JB1_memory[105][5];
JB1L0651 = M6_safe_q[0] & (JB1_memory[105][5]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[104][5] & !M6_safe_q[1];

--JB1_memory[105][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[105][5] at LC_X45_Y22_N8
--operation mode is normal

JB1_memory[105][5]_sload_eqn = FB1L062;
JB1_memory[105][5] = DFFEA(JB1_memory[105][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L131, , );


--JB1_memory[107][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[107][5] at LC_X45_Y23_N0
--operation mode is normal

JB1_memory[107][5]_lut_out = FB1L062;
JB1_memory[107][5] = DFFEA(JB1_memory[107][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L331, , );


--JB1L1651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_454~1 at LC_X45_Y22_N9
--operation mode is normal

JB1_memory[106][5]_qfbk = JB1_memory[106][5];
JB1L1651 = JB1L0651 & (JB1_memory[107][5] # !M6_safe_q[1]) # !JB1L0651 & M6_safe_q[1] & JB1_memory[106][5]_qfbk;

--JB1_memory[106][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[106][5] at LC_X45_Y22_N9
--operation mode is normal

JB1_memory[106][5]_sload_eqn = FB1L062;
JB1_memory[106][5] = DFFEA(JB1_memory[106][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L231, , );


--JB1_memory[100][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[100][5] at LC_X35_Y21_N0
--operation mode is normal

JB1_memory[100][5]_sload_eqn = FB1L062;
JB1_memory[100][5] = DFFEA(JB1_memory[100][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L621, , );


--JB1L8551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_453~0 at LC_X35_Y21_N5
--operation mode is normal

JB1_memory[102][5]_qfbk = JB1_memory[102][5];
JB1L8551 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[102][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[100][5];

--JB1_memory[102][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[102][5] at LC_X35_Y21_N5
--operation mode is normal

JB1_memory[102][5]_sload_eqn = FB1L062;
JB1_memory[102][5] = DFFEA(JB1_memory[102][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L821, , );


--JB1_memory[103][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[103][5] at LC_X36_Y21_N9
--operation mode is normal

JB1_memory[103][5]_sload_eqn = FB1L062;
JB1_memory[103][5] = DFFEA(JB1_memory[103][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L921, , );


--JB1L9551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_453~1 at LC_X36_Y21_N6
--operation mode is normal

JB1_memory[101][5]_qfbk = JB1_memory[101][5];
JB1L9551 = JB1L8551 & (JB1_memory[103][5] # !M6_safe_q[0]) # !JB1L8551 & M6_safe_q[0] & JB1_memory[101][5]_qfbk;

--JB1_memory[101][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[101][5] at LC_X36_Y21_N6
--operation mode is normal

JB1_memory[101][5]_sload_eqn = FB1L062;
JB1_memory[101][5] = DFFEA(JB1_memory[101][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L721, , );


--JB1_memory[96][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[96][5] at LC_X40_Y19_N3
--operation mode is normal

JB1_memory[96][5]_sload_eqn = FB1L062;
JB1_memory[96][5] = DFFEA(JB1_memory[96][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L221, , );


--JB1L6551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_452~0 at LC_X40_Y18_N1
--operation mode is normal

JB1_memory[97][5]_qfbk = JB1_memory[97][5];
JB1L6551 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[97][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[96][5];

--JB1_memory[97][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[97][5] at LC_X40_Y18_N1
--operation mode is normal

JB1_memory[97][5]_sload_eqn = FB1L062;
JB1_memory[97][5] = DFFEA(JB1_memory[97][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L321, , );


--JB1_memory[99][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[99][5] at LC_X41_Y18_N2
--operation mode is normal

JB1_memory[99][5]_sload_eqn = FB1L062;
JB1_memory[99][5] = DFFEA(JB1_memory[99][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L521, , );


--JB1L7551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_452~1 at LC_X40_Y18_N2
--operation mode is normal

JB1_memory[98][5]_qfbk = JB1_memory[98][5];
JB1L7551 = JB1L6551 & (JB1_memory[99][5] # !M6_safe_q[1]) # !JB1L6551 & M6_safe_q[1] & JB1_memory[98][5]_qfbk;

--JB1_memory[98][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[98][5] at LC_X40_Y18_N2
--operation mode is normal

JB1_memory[98][5]_sload_eqn = FB1L062;
JB1_memory[98][5] = DFFEA(JB1_memory[98][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L421, , );


--JB1L4551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_451~0 at LC_X39_Y20_N1
--operation mode is normal

JB1L4551 = M6_safe_q[2] & (M6_safe_q[3] # JB1L9551) # !M6_safe_q[2] & JB1L7551 & !M6_safe_q[3];


--JB1_memory[108][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[108][5] at LC_X39_Y9_N4
--operation mode is normal

JB1_memory[108][5]_lut_out = FB1L062;
JB1_memory[108][5] = DFFEA(JB1_memory[108][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L431, , );


--JB1L2651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_455~0 at LC_X39_Y10_N1
--operation mode is normal

JB1_memory[110][5]_qfbk = JB1_memory[110][5];
JB1L2651 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[110][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[108][5];

--JB1_memory[110][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[110][5] at LC_X39_Y10_N1
--operation mode is normal

JB1_memory[110][5]_sload_eqn = FB1L062;
JB1_memory[110][5] = DFFEA(JB1_memory[110][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L631, , );


--JB1_memory[111][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[111][5] at LC_X40_Y10_N0
--operation mode is normal

JB1_memory[111][5]_sload_eqn = FB1L062;
JB1_memory[111][5] = DFFEA(JB1_memory[111][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L731, , );


--JB1L3651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_455~1 at LC_X39_Y10_N2
--operation mode is normal

JB1_memory[109][5]_qfbk = JB1_memory[109][5];
JB1L3651 = JB1L2651 & (JB1_memory[111][5] # !M6_safe_q[0]) # !JB1L2651 & M6_safe_q[0] & JB1_memory[109][5]_qfbk;

--JB1_memory[109][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[109][5] at LC_X39_Y10_N2
--operation mode is normal

JB1_memory[109][5]_sload_eqn = FB1L062;
JB1_memory[109][5] = DFFEA(JB1_memory[109][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L531, , );


--JB1L5551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_289_rtl_451~1 at LC_X39_Y20_N2
--operation mode is normal

JB1L5551 = JB1L4551 & (JB1L3651 # !M6_safe_q[3]) # !JB1L4551 & M6_safe_q[3] & JB1L1651;


--JB1_memory[72][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[72][5] at LC_X34_Y23_N2
--operation mode is normal

JB1_memory[72][5]_sload_eqn = FB1L062;
JB1_memory[72][5] = DFFEA(JB1_memory[72][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L89, , );


--JB1L0451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_444~0 at LC_X35_Y23_N9
--operation mode is normal

JB1_memory[73][5]_qfbk = JB1_memory[73][5];
JB1L0451 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[73][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[72][5];

--JB1_memory[73][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[73][5] at LC_X35_Y23_N9
--operation mode is normal

JB1_memory[73][5]_sload_eqn = FB1L062;
JB1_memory[73][5] = DFFEA(JB1_memory[73][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L99, , );


--JB1_memory[75][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[75][5] at LC_X35_Y22_N3
--operation mode is normal

JB1_memory[75][5]_lut_out = FB1L062;
JB1_memory[75][5] = DFFEA(JB1_memory[75][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L101, , );


--JB1L1451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_444~1 at LC_X35_Y22_N7
--operation mode is normal

JB1_memory[74][5]_qfbk = JB1_memory[74][5];
JB1L1451 = JB1L0451 & (JB1_memory[75][5] # !M6_safe_q[1]) # !JB1L0451 & M6_safe_q[1] & JB1_memory[74][5]_qfbk;

--JB1_memory[74][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[74][5] at LC_X35_Y22_N7
--operation mode is normal

JB1_memory[74][5]_sload_eqn = FB1L062;
JB1_memory[74][5] = DFFEA(JB1_memory[74][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L001, , );


--JB1_memory[68][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[68][5] at LC_X45_Y24_N1
--operation mode is normal

JB1_memory[68][5]_lut_out = FB1L062;
JB1_memory[68][5] = DFFEA(JB1_memory[68][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L49, , );


--JB1L8351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_443~0 at LC_X44_Y24_N5
--operation mode is normal

JB1_memory[70][5]_qfbk = JB1_memory[70][5];
JB1L8351 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[70][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[68][5];

--JB1_memory[70][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[70][5] at LC_X44_Y24_N5
--operation mode is normal

JB1_memory[70][5]_sload_eqn = FB1L062;
JB1_memory[70][5] = DFFEA(JB1_memory[70][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L69, , );


--JB1_memory[71][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[71][5] at LC_X44_Y26_N2
--operation mode is normal

JB1_memory[71][5]_sload_eqn = FB1L062;
JB1_memory[71][5] = DFFEA(JB1_memory[71][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L79, , );


--JB1L9351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_443~1 at LC_X44_Y24_N6
--operation mode is normal

JB1_memory[69][5]_qfbk = JB1_memory[69][5];
JB1L9351 = JB1L8351 & (JB1_memory[71][5] # !M6_safe_q[0]) # !JB1L8351 & M6_safe_q[0] & JB1_memory[69][5]_qfbk;

--JB1_memory[69][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[69][5] at LC_X44_Y24_N6
--operation mode is normal

JB1_memory[69][5]_sload_eqn = FB1L062;
JB1_memory[69][5] = DFFEA(JB1_memory[69][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L59, , );


--JB1_memory[64][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[64][5] at LC_X41_Y22_N6
--operation mode is normal

JB1_memory[64][5]_sload_eqn = FB1L062;
JB1_memory[64][5] = DFFEA(JB1_memory[64][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L09, , );


--JB1L6351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_442~0 at LC_X41_Y23_N2
--operation mode is normal

JB1_memory[65][5]_qfbk = JB1_memory[65][5];
JB1L6351 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[65][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[64][5];

--JB1_memory[65][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[65][5] at LC_X41_Y23_N2
--operation mode is normal

JB1_memory[65][5]_sload_eqn = FB1L062;
JB1_memory[65][5] = DFFEA(JB1_memory[65][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L19, , );


--JB1_memory[67][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[67][5] at LC_X41_Y20_N2
--operation mode is normal

JB1_memory[67][5]_lut_out = FB1L062;
JB1_memory[67][5] = DFFEA(JB1_memory[67][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L39, , );


--JB1L7351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_442~1 at LC_X41_Y23_N3
--operation mode is normal

JB1_memory[66][5]_qfbk = JB1_memory[66][5];
JB1L7351 = JB1L6351 & (JB1_memory[67][5] # !M6_safe_q[1]) # !JB1L6351 & M6_safe_q[1] & JB1_memory[66][5]_qfbk;

--JB1_memory[66][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[66][5] at LC_X41_Y23_N3
--operation mode is normal

JB1_memory[66][5]_sload_eqn = FB1L062;
JB1_memory[66][5] = DFFEA(JB1_memory[66][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L29, , );


--JB1L4351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_441~0 at LC_X40_Y23_N6
--operation mode is normal

JB1L4351 = M6_safe_q[2] & (M6_safe_q[3] # JB1L9351) # !M6_safe_q[2] & JB1L7351 & !M6_safe_q[3];


--JB1_memory[76][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[76][5] at LC_X40_Y8_N1
--operation mode is normal

JB1_memory[76][5]_lut_out = FB1L062;
JB1_memory[76][5] = DFFEA(JB1_memory[76][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L201, , );


--JB1L2451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_445~0 at LC_X39_Y8_N4
--operation mode is normal

JB1_memory[78][5]_qfbk = JB1_memory[78][5];
JB1L2451 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[78][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[76][5];

--JB1_memory[78][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[78][5] at LC_X39_Y8_N4
--operation mode is normal

JB1_memory[78][5]_sload_eqn = FB1L062;
JB1_memory[78][5] = DFFEA(JB1_memory[78][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L401, , );


--JB1_memory[79][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[79][5] at LC_X39_Y7_N2
--operation mode is normal

JB1_memory[79][5]_sload_eqn = FB1L062;
JB1_memory[79][5] = DFFEA(JB1_memory[79][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L501, , );


--JB1L3451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_445~1 at LC_X39_Y8_N5
--operation mode is normal

JB1_memory[77][5]_qfbk = JB1_memory[77][5];
JB1L3451 = JB1L2451 & (JB1_memory[79][5] # !M6_safe_q[0]) # !JB1L2451 & M6_safe_q[0] & JB1_memory[77][5]_qfbk;

--JB1_memory[77][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[77][5] at LC_X39_Y8_N5
--operation mode is normal

JB1_memory[77][5]_sload_eqn = FB1L062;
JB1_memory[77][5] = DFFEA(JB1_memory[77][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L301, , );


--JB1L5351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_287_rtl_441~1 at LC_X39_Y20_N7
--operation mode is normal

JB1L5351 = JB1L4351 & (JB1L3451 # !M6_safe_q[3]) # !JB1L4351 & M6_safe_q[3] & JB1L1451;


--JB1L2351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_286~0 at LC_X39_Y20_N3
--operation mode is normal

JB1L2351 = M6_safe_q[5] & (M6_safe_q[4] # JB1L5551) # !M6_safe_q[5] & !M6_safe_q[4] & JB1L5351;


--JB1_memory[116][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[116][5] at LC_X44_Y20_N6
--operation mode is normal

JB1_memory[116][5]_sload_eqn = FB1L062;
JB1_memory[116][5] = DFFEA(JB1_memory[116][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L241, , );


--JB1L8651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_458~0 at LC_X44_Y19_N1
--operation mode is normal

JB1_memory[118][5]_qfbk = JB1_memory[118][5];
JB1L8651 = M6_safe_q[1] & (JB1_memory[118][5]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[116][5] & !M6_safe_q[0];

--JB1_memory[118][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[118][5] at LC_X44_Y19_N1
--operation mode is normal

JB1_memory[118][5]_sload_eqn = FB1L062;
JB1_memory[118][5] = DFFEA(JB1_memory[118][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L441, , );


--JB1_memory[119][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[119][5] at LC_X45_Y21_N8
--operation mode is normal

JB1_memory[119][5]_sload_eqn = FB1L062;
JB1_memory[119][5] = DFFEA(JB1_memory[119][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L541, , );


--JB1L9651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_458~1 at LC_X44_Y19_N2
--operation mode is normal

JB1_memory[117][5]_qfbk = JB1_memory[117][5];
JB1L9651 = JB1L8651 & (JB1_memory[119][5] # !M6_safe_q[0]) # !JB1L8651 & M6_safe_q[0] & JB1_memory[117][5]_qfbk;

--JB1_memory[117][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[117][5] at LC_X44_Y19_N2
--operation mode is normal

JB1_memory[117][5]_sload_eqn = FB1L062;
JB1_memory[117][5] = DFFEA(JB1_memory[117][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L341, , );


--JB1_memory[120][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[120][5] at LC_X45_Y17_N3
--operation mode is normal

JB1_memory[120][5]_sload_eqn = FB1L062;
JB1_memory[120][5] = DFFEA(JB1_memory[120][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L641, , );


--JB1L0751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_459~0 at LC_X44_Y17_N2
--operation mode is normal

JB1_memory[121][5]_qfbk = JB1_memory[121][5];
JB1L0751 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[121][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[120][5];

--JB1_memory[121][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[121][5] at LC_X44_Y17_N2
--operation mode is normal

JB1_memory[121][5]_sload_eqn = FB1L062;
JB1_memory[121][5] = DFFEA(JB1_memory[121][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L741, , );


--JB1_memory[123][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[123][5] at LC_X45_Y16_N1
--operation mode is normal

JB1_memory[123][5]_lut_out = FB1L062;
JB1_memory[123][5] = DFFEA(JB1_memory[123][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L941, , );


--JB1L1751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_459~1 at LC_X44_Y17_N3
--operation mode is normal

JB1_memory[122][5]_qfbk = JB1_memory[122][5];
JB1L1751 = JB1L0751 & (JB1_memory[123][5] # !M6_safe_q[1]) # !JB1L0751 & M6_safe_q[1] & JB1_memory[122][5]_qfbk;

--JB1_memory[122][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[122][5] at LC_X44_Y17_N3
--operation mode is normal

JB1_memory[122][5]_sload_eqn = FB1L062;
JB1_memory[122][5] = DFFEA(JB1_memory[122][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L841, , );


--JB1_memory[112][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[112][5] at LC_X44_Y13_N1
--operation mode is normal

JB1_memory[112][5]_sload_eqn = FB1L062;
JB1_memory[112][5] = DFFEA(JB1_memory[112][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L831, , );


--JB1L6651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_457~0 at LC_X44_Y12_N6
--operation mode is normal

JB1_memory[113][5]_qfbk = JB1_memory[113][5];
JB1L6651 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[113][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[112][5];

--JB1_memory[113][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[113][5] at LC_X44_Y12_N6
--operation mode is normal

JB1_memory[113][5]_sload_eqn = FB1L062;
JB1_memory[113][5] = DFFEA(JB1_memory[113][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L931, , );


--JB1_memory[115][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[115][5] at LC_X45_Y12_N2
--operation mode is normal

JB1_memory[115][5]_sload_eqn = FB1L062;
JB1_memory[115][5] = DFFEA(JB1_memory[115][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L141, , );


--JB1L7651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_457~1 at LC_X44_Y12_N7
--operation mode is normal

JB1_memory[114][5]_qfbk = JB1_memory[114][5];
JB1L7651 = JB1L6651 & (JB1_memory[115][5] # !M6_safe_q[1]) # !JB1L6651 & M6_safe_q[1] & JB1_memory[114][5]_qfbk;

--JB1_memory[114][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[114][5] at LC_X44_Y12_N7
--operation mode is normal

JB1_memory[114][5]_sload_eqn = FB1L062;
JB1_memory[114][5] = DFFEA(JB1_memory[114][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L041, , );


--JB1L4651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_456~0 at LC_X44_Y12_N8
--operation mode is normal

JB1L4651 = M6_safe_q[3] & (M6_safe_q[2] # JB1L1751) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L7651;


--JB1_memory[124][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[124][5] at LC_X45_Y9_N1
--operation mode is normal

JB1_memory[124][5]_sload_eqn = FB1L062;
JB1_memory[124][5] = DFFEA(JB1_memory[124][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L051, , );


--JB1L2751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_460~0 at LC_X44_Y9_N8
--operation mode is normal

JB1_memory[126][5]_qfbk = JB1_memory[126][5];
JB1L2751 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[126][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[124][5];

--JB1_memory[126][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[126][5] at LC_X44_Y9_N8
--operation mode is normal

JB1_memory[126][5]_sload_eqn = FB1L062;
JB1_memory[126][5] = DFFEA(JB1_memory[126][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L251, , );


--JB1_memory[127][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[127][5] at LC_X44_Y8_N1
--operation mode is normal

JB1_memory[127][5]_sload_eqn = FB1L062;
JB1_memory[127][5] = DFFEA(JB1_memory[127][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L351, , );


--JB1L3751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_460~1 at LC_X44_Y9_N9
--operation mode is normal

JB1_memory[125][5]_qfbk = JB1_memory[125][5];
JB1L3751 = JB1L2751 & (JB1_memory[127][5] # !M6_safe_q[0]) # !JB1L2751 & M6_safe_q[0] & JB1_memory[125][5]_qfbk;

--JB1_memory[125][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[125][5] at LC_X44_Y9_N9
--operation mode is normal

JB1_memory[125][5]_sload_eqn = FB1L062;
JB1_memory[125][5] = DFFEA(JB1_memory[125][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L151, , );


--JB1L5651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_290_rtl_456~1 at LC_X44_Y12_N9
--operation mode is normal

JB1L5651 = JB1L4651 & (JB1L3751 # !M6_safe_q[2]) # !JB1L4651 & M6_safe_q[2] & JB1L9651;


--JB1L3351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_245_rtl_286~1 at LC_X39_Y20_N9
--operation mode is normal

JB1L3351 = JB1L2351 & (JB1L5651 # !M6_safe_q[4]) # !JB1L2351 & M6_safe_q[4] & JB1L5451;


--JB1_memory[40][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[40][5] at LC_X41_Y17_N9
--operation mode is normal

JB1_memory[40][5]_sload_eqn = FB1L062;
JB1_memory[40][5] = DFFEA(JB1_memory[40][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L66, , );


--JB1L8151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_434~0 at LC_X41_Y16_N8
--operation mode is normal

JB1_memory[41][5]_qfbk = JB1_memory[41][5];
JB1L8151 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[41][5]_qfbk) # !M6_safe_q[0] & JB1_memory[40][5] & !M6_safe_q[1];

--JB1_memory[41][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[41][5] at LC_X41_Y16_N8
--operation mode is normal

JB1_memory[41][5]_sload_eqn = FB1L062;
JB1_memory[41][5] = DFFEA(JB1_memory[41][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L76, , );


--JB1_memory[43][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[43][5] at LC_X41_Y14_N1
--operation mode is normal

JB1_memory[43][5]_lut_out = FB1L062;
JB1_memory[43][5] = DFFEA(JB1_memory[43][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L96, , );


--JB1L9151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_434~1 at LC_X41_Y16_N9
--operation mode is normal

JB1_memory[42][5]_qfbk = JB1_memory[42][5];
JB1L9151 = JB1L8151 & (JB1_memory[43][5] # !M6_safe_q[1]) # !JB1L8151 & M6_safe_q[1] & JB1_memory[42][5]_qfbk;

--JB1_memory[42][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[42][5] at LC_X41_Y16_N9
--operation mode is normal

JB1_memory[42][5]_sload_eqn = FB1L062;
JB1_memory[42][5] = DFFEA(JB1_memory[42][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L86, , );


--JB1_memory[36][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[36][5] at LC_X41_Y15_N8
--operation mode is normal

JB1_memory[36][5]_lut_out = FB1L062;
JB1_memory[36][5] = DFFEA(JB1_memory[36][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L26, , );


--JB1L6151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_433~0 at LC_X40_Y16_N4
--operation mode is normal

JB1_memory[38][5]_qfbk = JB1_memory[38][5];
JB1L6151 = M6_safe_q[1] & (JB1_memory[38][5]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[36][5] & !M6_safe_q[0];

--JB1_memory[38][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[38][5] at LC_X40_Y16_N4
--operation mode is normal

JB1_memory[38][5]_sload_eqn = FB1L062;
JB1_memory[38][5] = DFFEA(JB1_memory[38][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L46, , );


--JB1_memory[39][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[39][5] at LC_X40_Y14_N5
--operation mode is normal

JB1_memory[39][5]_lut_out = FB1L062;
JB1_memory[39][5] = DFFEA(JB1_memory[39][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L56, , );


--JB1L7151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_433~1 at LC_X40_Y16_N5
--operation mode is normal

JB1_memory[37][5]_qfbk = JB1_memory[37][5];
JB1L7151 = JB1L6151 & (JB1_memory[39][5] # !M6_safe_q[0]) # !JB1L6151 & M6_safe_q[0] & JB1_memory[37][5]_qfbk;

--JB1_memory[37][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[37][5] at LC_X40_Y16_N5
--operation mode is normal

JB1_memory[37][5]_sload_eqn = FB1L062;
JB1_memory[37][5] = DFFEA(JB1_memory[37][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L36, , );


--JB1_memory[32][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[32][5] at LC_X39_Y17_N6
--operation mode is normal

JB1_memory[32][5]_sload_eqn = FB1L062;
JB1_memory[32][5] = DFFEA(JB1_memory[32][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L85, , );


--JB1L4151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_432~0 at LC_X40_Y17_N6
--operation mode is normal

JB1_memory[33][5]_qfbk = JB1_memory[33][5];
JB1L4151 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[33][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[32][5];

--JB1_memory[33][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[33][5] at LC_X40_Y17_N6
--operation mode is normal

JB1_memory[33][5]_sload_eqn = FB1L062;
JB1_memory[33][5] = DFFEA(JB1_memory[33][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L95, , );


--JB1_memory[35][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[35][5] at LC_X39_Y15_N7
--operation mode is normal

JB1_memory[35][5]_sload_eqn = FB1L062;
JB1_memory[35][5] = DFFEA(JB1_memory[35][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L16, , );


--JB1L5151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_432~1 at LC_X40_Y17_N7
--operation mode is normal

JB1_memory[34][5]_qfbk = JB1_memory[34][5];
JB1L5151 = JB1L4151 & (JB1_memory[35][5] # !M6_safe_q[1]) # !JB1L4151 & M6_safe_q[1] & JB1_memory[34][5]_qfbk;

--JB1_memory[34][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[34][5] at LC_X40_Y17_N7
--operation mode is normal

JB1_memory[34][5]_sload_eqn = FB1L062;
JB1_memory[34][5] = DFFEA(JB1_memory[34][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L06, , );


--JB1L2151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_431~0 at LC_X40_Y17_N9
--operation mode is normal

JB1L2151 = M6_safe_q[2] & (M6_safe_q[3] # JB1L7151) # !M6_safe_q[2] & JB1L5151 & !M6_safe_q[3];


--JB1_memory[44][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[44][5] at LC_X41_Y13_N1
--operation mode is normal

JB1_memory[44][5]_lut_out = FB1L062;
JB1_memory[44][5] = DFFEA(JB1_memory[44][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L07, , );


--JB1L0251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_435~0 at LC_X40_Y13_N8
--operation mode is normal

JB1_memory[46][5]_qfbk = JB1_memory[46][5];
JB1L0251 = M6_safe_q[1] & (JB1_memory[46][5]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[44][5] & !M6_safe_q[0];

--JB1_memory[46][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[46][5] at LC_X40_Y13_N8
--operation mode is normal

JB1_memory[46][5]_sload_eqn = FB1L062;
JB1_memory[46][5] = DFFEA(JB1_memory[46][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L27, , );


--JB1_memory[47][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[47][5] at LC_X39_Y13_N7
--operation mode is normal

JB1_memory[47][5]_sload_eqn = FB1L062;
JB1_memory[47][5] = DFFEA(JB1_memory[47][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L37, , );


--JB1L1251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_435~1 at LC_X40_Y13_N9
--operation mode is normal

JB1_memory[45][5]_qfbk = JB1_memory[45][5];
JB1L1251 = JB1L0251 & (JB1_memory[47][5] # !M6_safe_q[0]) # !JB1L0251 & M6_safe_q[0] & JB1_memory[45][5]_qfbk;

--JB1_memory[45][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[45][5] at LC_X40_Y13_N9
--operation mode is normal

JB1_memory[45][5]_sload_eqn = FB1L062;
JB1_memory[45][5] = DFFEA(JB1_memory[45][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L17, , );


--JB1L3151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_284_rtl_431~1 at LC_X40_Y17_N5
--operation mode is normal

JB1L3151 = JB1L2151 & (JB1L1251 # !M6_safe_q[3]) # !JB1L2151 & M6_safe_q[3] & JB1L9151;


--JB1_memory[20][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[20][5] at LC_X30_Y5_N8
--operation mode is normal

JB1_memory[20][5]_lut_out = FB1L062;
JB1_memory[20][5] = DFFEA(JB1_memory[20][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L64, , );


--JB1L6051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_428~0 at LC_X24_Y5_N5
--operation mode is normal

JB1_memory[22][5]_qfbk = JB1_memory[22][5];
JB1L6051 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[22][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[20][5];

--JB1_memory[22][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[22][5] at LC_X24_Y5_N5
--operation mode is normal

JB1_memory[22][5]_sload_eqn = FB1L062;
JB1_memory[22][5] = DFFEA(JB1_memory[22][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L84, , );


--JB1_memory[23][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[23][5] at LC_X22_Y5_N8
--operation mode is normal

JB1_memory[23][5]_lut_out = FB1L062;
JB1_memory[23][5] = DFFEA(JB1_memory[23][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L94, , );


--JB1L7051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_428~1 at LC_X24_Y5_N6
--operation mode is normal

JB1_memory[21][5]_qfbk = JB1_memory[21][5];
JB1L7051 = JB1L6051 & (JB1_memory[23][5] # !M6_safe_q[0]) # !JB1L6051 & M6_safe_q[0] & JB1_memory[21][5]_qfbk;

--JB1_memory[21][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[21][5] at LC_X24_Y5_N6
--operation mode is normal

JB1_memory[21][5]_sload_eqn = FB1L062;
JB1_memory[21][5] = DFFEA(JB1_memory[21][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L74, , );


--JB1_memory[24][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[24][5] at LC_X19_Y19_N2
--operation mode is normal

JB1_memory[24][5]_sload_eqn = FB1L062;
JB1_memory[24][5] = DFFEA(JB1_memory[24][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L05, , );


--JB1L8051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_429~0 at LC_X27_Y20_N3
--operation mode is normal

JB1_memory[25][5]_qfbk = JB1_memory[25][5];
JB1L8051 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[25][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[24][5];

--JB1_memory[25][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[25][5] at LC_X27_Y20_N3
--operation mode is normal

JB1_memory[25][5]_sload_eqn = FB1L062;
JB1_memory[25][5] = DFFEA(JB1_memory[25][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L15, , );


--JB1_memory[27][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[27][5] at LC_X23_Y21_N6
--operation mode is normal

JB1_memory[27][5]_sload_eqn = FB1L062;
JB1_memory[27][5] = DFFEA(JB1_memory[27][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L35, , );


--JB1L9051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_429~1 at LC_X27_Y20_N4
--operation mode is normal

JB1_memory[26][5]_qfbk = JB1_memory[26][5];
JB1L9051 = JB1L8051 & (JB1_memory[27][5] # !M6_safe_q[1]) # !JB1L8051 & M6_safe_q[1] & JB1_memory[26][5]_qfbk;

--JB1_memory[26][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[26][5] at LC_X27_Y20_N4
--operation mode is normal

JB1_memory[26][5]_sload_eqn = FB1L062;
JB1_memory[26][5] = DFFEA(JB1_memory[26][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L25, , );


--JB1_memory[16][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[16][5] at LC_X22_Y20_N6
--operation mode is normal

JB1_memory[16][5]_sload_eqn = FB1L062;
JB1_memory[16][5] = DFFEA(JB1_memory[16][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L24, , );


--JB1L4051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_427~0 at LC_X25_Y20_N6
--operation mode is normal

JB1_memory[17][5]_qfbk = JB1_memory[17][5];
JB1L4051 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[17][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[16][5];

--JB1_memory[17][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[17][5] at LC_X25_Y20_N6
--operation mode is normal

JB1_memory[17][5]_sload_eqn = FB1L062;
JB1_memory[17][5] = DFFEA(JB1_memory[17][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L34, , );


--JB1_memory[19][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[19][5] at LC_X34_Y24_N1
--operation mode is normal

JB1_memory[19][5]_sload_eqn = FB1L062;
JB1_memory[19][5] = DFFEA(JB1_memory[19][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L54, , );


--JB1L5051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_427~1 at LC_X25_Y20_N7
--operation mode is normal

JB1_memory[18][5]_qfbk = JB1_memory[18][5];
JB1L5051 = JB1L4051 & (JB1_memory[19][5] # !M6_safe_q[1]) # !JB1L4051 & M6_safe_q[1] & JB1_memory[18][5]_qfbk;

--JB1_memory[18][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[18][5] at LC_X25_Y20_N7
--operation mode is normal

JB1_memory[18][5]_sload_eqn = FB1L062;
JB1_memory[18][5] = DFFEA(JB1_memory[18][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L44, , );


--JB1L2051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_426~0 at LC_X25_Y20_N0
--operation mode is normal

JB1L2051 = M6_safe_q[3] & (M6_safe_q[2] # JB1L9051) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L5051;


--JB1_memory[28][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[28][5] at LC_X36_Y7_N9
--operation mode is normal

JB1_memory[28][5]_sload_eqn = FB1L062;
JB1_memory[28][5] = DFFEA(JB1_memory[28][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L45, , );


--JB1L0151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_430~0 at LC_X33_Y7_N0
--operation mode is normal

JB1_memory[30][5]_qfbk = JB1_memory[30][5];
JB1L0151 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[30][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[28][5];

--JB1_memory[30][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[30][5] at LC_X33_Y7_N0
--operation mode is normal

JB1_memory[30][5]_sload_eqn = FB1L062;
JB1_memory[30][5] = DFFEA(JB1_memory[30][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L65, , );


--JB1_memory[31][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[31][5] at LC_X33_Y6_N6
--operation mode is normal

JB1_memory[31][5]_sload_eqn = FB1L062;
JB1_memory[31][5] = DFFEA(JB1_memory[31][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L75, , );


--JB1L1151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_430~1 at LC_X33_Y7_N1
--operation mode is normal

JB1_memory[29][5]_qfbk = JB1_memory[29][5];
JB1L1151 = JB1L0151 & (JB1_memory[31][5] # !M6_safe_q[0]) # !JB1L0151 & M6_safe_q[0] & JB1_memory[29][5]_qfbk;

--JB1_memory[29][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[29][5] at LC_X33_Y7_N1
--operation mode is normal

JB1_memory[29][5]_sload_eqn = FB1L062;
JB1_memory[29][5] = DFFEA(JB1_memory[29][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L55, , );


--JB1L3051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_283_rtl_426~1 at LC_X25_Y20_N1
--operation mode is normal

JB1L3051 = JB1L2051 & (JB1L1151 # !M6_safe_q[2]) # !JB1L2051 & M6_safe_q[2] & JB1L7051;


--JB1_memory[8][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[8][5] at LC_X17_Y26_N7
--operation mode is normal

JB1_memory[8][5]_sload_eqn = FB1L062;
JB1_memory[8][5] = DFFEA(JB1_memory[8][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L43, , );


--JB1L8941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_424~0 at LC_X17_Y24_N2
--operation mode is normal

JB1_memory[9][5]_qfbk = JB1_memory[9][5];
JB1L8941 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[9][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[8][5];

--JB1_memory[9][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[9][5] at LC_X17_Y24_N2
--operation mode is normal

JB1_memory[9][5]_sload_eqn = FB1L062;
JB1_memory[9][5] = DFFEA(JB1_memory[9][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L53, , );


--JB1_memory[11][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[11][5] at LC_X17_Y23_N7
--operation mode is normal

JB1_memory[11][5]_lut_out = FB1L062;
JB1_memory[11][5] = DFFEA(JB1_memory[11][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L73, , );


--JB1L9941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_424~1 at LC_X17_Y24_N3
--operation mode is normal

JB1_memory[10][5]_qfbk = JB1_memory[10][5];
JB1L9941 = JB1L8941 & (JB1_memory[11][5] # !M6_safe_q[1]) # !JB1L8941 & M6_safe_q[1] & JB1_memory[10][5]_qfbk;

--JB1_memory[10][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[10][5] at LC_X17_Y24_N3
--operation mode is normal

JB1_memory[10][5]_sload_eqn = FB1L062;
JB1_memory[10][5] = DFFEA(JB1_memory[10][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L63, , );


--JB1_memory[4][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[4][5] at LC_X28_Y24_N5
--operation mode is normal

JB1_memory[4][5]_sload_eqn = FB1L062;
JB1_memory[4][5] = DFFEA(JB1_memory[4][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L03, , );


--JB1L6941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_423~0 at LC_X29_Y24_N0
--operation mode is normal

JB1_memory[6][5]_qfbk = JB1_memory[6][5];
JB1L6941 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[6][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[4][5];

--JB1_memory[6][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[6][5] at LC_X29_Y24_N0
--operation mode is normal

JB1_memory[6][5]_sload_eqn = FB1L062;
JB1_memory[6][5] = DFFEA(JB1_memory[6][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L23, , );


--JB1_memory[7][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[7][5] at LC_X29_Y26_N6
--operation mode is normal

JB1_memory[7][5]_sload_eqn = FB1L062;
JB1_memory[7][5] = DFFEA(JB1_memory[7][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L33, , );


--JB1L7941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_423~1 at LC_X29_Y24_N1
--operation mode is normal

JB1_memory[5][5]_qfbk = JB1_memory[5][5];
JB1L7941 = JB1L6941 & (JB1_memory[7][5] # !M6_safe_q[0]) # !JB1L6941 & M6_safe_q[0] & JB1_memory[5][5]_qfbk;

--JB1_memory[5][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[5][5] at LC_X29_Y24_N1
--operation mode is normal

JB1_memory[5][5]_sload_eqn = FB1L062;
JB1_memory[5][5] = DFFEA(JB1_memory[5][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L13, , );


--JB1_memory[0][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[0][5] at LC_X21_Y22_N5
--operation mode is normal

JB1_memory[0][5]_lut_out = FB1L062;
JB1_memory[0][5] = DFFEA(JB1_memory[0][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L62, , );


--JB1L4941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_422~0 at LC_X29_Y22_N4
--operation mode is normal

JB1_memory[1][5]_qfbk = JB1_memory[1][5];
JB1L4941 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[1][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[0][5];

--JB1_memory[1][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[1][5] at LC_X29_Y22_N4
--operation mode is normal

JB1_memory[1][5]_sload_eqn = FB1L062;
JB1_memory[1][5] = DFFEA(JB1_memory[1][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L72, , );


--JB1_memory[3][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[3][5] at LC_X28_Y23_N2
--operation mode is normal

JB1_memory[3][5]_sload_eqn = FB1L062;
JB1_memory[3][5] = DFFEA(JB1_memory[3][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L92, , );


--JB1L5941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_422~1 at LC_X29_Y22_N2
--operation mode is normal

JB1_memory[2][5]_qfbk = JB1_memory[2][5];
JB1L5941 = JB1L4941 & (JB1_memory[3][5] # !M6_safe_q[1]) # !JB1L4941 & M6_safe_q[1] & JB1_memory[2][5]_qfbk;

--JB1_memory[2][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[2][5] at LC_X29_Y22_N2
--operation mode is normal

JB1_memory[2][5]_sload_eqn = FB1L062;
JB1_memory[2][5] = DFFEA(JB1_memory[2][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L82, , );


--JB1L2941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_421~0 at LC_X29_Y22_N3
--operation mode is normal

JB1L2941 = M6_safe_q[2] & (M6_safe_q[3] # JB1L7941) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L5941;


--JB1_memory[12][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[12][5] at LC_X17_Y7_N6
--operation mode is normal

JB1_memory[12][5]_sload_eqn = FB1L062;
JB1_memory[12][5] = DFFEA(JB1_memory[12][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L83, , );


--JB1L0051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_425~0 at LC_X18_Y7_N8
--operation mode is normal

JB1_memory[14][5]_qfbk = JB1_memory[14][5];
JB1L0051 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[14][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[12][5];

--JB1_memory[14][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[14][5] at LC_X18_Y7_N8
--operation mode is normal

JB1_memory[14][5]_sload_eqn = FB1L062;
JB1_memory[14][5] = DFFEA(JB1_memory[14][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L04, , );


--JB1_memory[15][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[15][5] at LC_X19_Y8_N3
--operation mode is normal

JB1_memory[15][5]_sload_eqn = FB1L062;
JB1_memory[15][5] = DFFEA(JB1_memory[15][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L14, , );


--JB1L1051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_425~1 at LC_X18_Y7_N9
--operation mode is normal

JB1_memory[13][5]_qfbk = JB1_memory[13][5];
JB1L1051 = JB1L0051 & (JB1_memory[15][5] # !M6_safe_q[0]) # !JB1L0051 & M6_safe_q[0] & JB1_memory[13][5]_qfbk;

--JB1_memory[13][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[13][5] at LC_X18_Y7_N9
--operation mode is normal

JB1_memory[13][5]_sload_eqn = FB1L062;
JB1_memory[13][5] = DFFEA(JB1_memory[13][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L93, , );


--JB1L3941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_282_rtl_421~1 at LC_X25_Y20_N8
--operation mode is normal

JB1L3941 = JB1L2941 & (JB1L1051 # !M6_safe_q[3]) # !JB1L2941 & M6_safe_q[3] & JB1L9941;


--JB1L0941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_281~0 at LC_X25_Y20_N9
--operation mode is normal

JB1L0941 = M6_safe_q[4] & (M6_safe_q[5] # JB1L3051) # !M6_safe_q[4] & !M6_safe_q[5] & JB1L3941;


--JB1_memory[52][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[52][5] at LC_X36_Y15_N6
--operation mode is normal

JB1_memory[52][5]_sload_eqn = FB1L062;
JB1_memory[52][5] = DFFEA(JB1_memory[52][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L87, , );


--JB1L6251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_438~0 at LC_X36_Y14_N1
--operation mode is normal

JB1_memory[54][5]_qfbk = JB1_memory[54][5];
JB1L6251 = M6_safe_q[1] & (JB1_memory[54][5]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[52][5] & !M6_safe_q[0];

--JB1_memory[54][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[54][5] at LC_X36_Y14_N1
--operation mode is normal

JB1_memory[54][5]_sload_eqn = FB1L062;
JB1_memory[54][5] = DFFEA(JB1_memory[54][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L08, , );


--JB1_memory[55][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[55][5] at LC_X35_Y16_N5
--operation mode is normal

JB1_memory[55][5]_sload_eqn = FB1L062;
JB1_memory[55][5] = DFFEA(JB1_memory[55][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L18, , );


--JB1L7251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_438~1 at LC_X36_Y14_N2
--operation mode is normal

JB1_memory[53][5]_qfbk = JB1_memory[53][5];
JB1L7251 = JB1L6251 & (JB1_memory[55][5] # !M6_safe_q[0]) # !JB1L6251 & M6_safe_q[0] & JB1_memory[53][5]_qfbk;

--JB1_memory[53][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[53][5] at LC_X36_Y14_N2
--operation mode is normal

JB1_memory[53][5]_sload_eqn = FB1L062;
JB1_memory[53][5] = DFFEA(JB1_memory[53][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L97, , );


--JB1_memory[56][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[56][5] at LC_X35_Y17_N4
--operation mode is normal

JB1_memory[56][5]_lut_out = FB1L062;
JB1_memory[56][5] = DFFEA(JB1_memory[56][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L28, , );


--JB1L8251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_439~0 at LC_X36_Y17_N3
--operation mode is normal

JB1_memory[57][5]_qfbk = JB1_memory[57][5];
JB1L8251 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[57][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[56][5];

--JB1_memory[57][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[57][5] at LC_X36_Y17_N3
--operation mode is normal

JB1_memory[57][5]_sload_eqn = FB1L062;
JB1_memory[57][5] = DFFEA(JB1_memory[57][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L38, , );


--JB1_memory[59][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[59][5] at LC_X33_Y17_N6
--operation mode is normal

JB1_memory[59][5]_sload_eqn = FB1L062;
JB1_memory[59][5] = DFFEA(JB1_memory[59][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L58, , );


--JB1L9251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_439~1 at LC_X36_Y17_N4
--operation mode is normal

JB1_memory[58][5]_qfbk = JB1_memory[58][5];
JB1L9251 = JB1L8251 & (JB1_memory[59][5] # !M6_safe_q[1]) # !JB1L8251 & M6_safe_q[1] & JB1_memory[58][5]_qfbk;

--JB1_memory[58][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[58][5] at LC_X36_Y17_N4
--operation mode is normal

JB1_memory[58][5]_sload_eqn = FB1L062;
JB1_memory[58][5] = DFFEA(JB1_memory[58][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L48, , );


--JB1_memory[48][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[48][5] at LC_X34_Y14_N1
--operation mode is normal

JB1_memory[48][5]_lut_out = FB1L062;
JB1_memory[48][5] = DFFEA(JB1_memory[48][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L47, , );


--JB1L4251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_437~0 at LC_X35_Y14_N5
--operation mode is normal

JB1_memory[49][5]_qfbk = JB1_memory[49][5];
JB1L4251 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[49][5]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[48][5];

--JB1_memory[49][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[49][5] at LC_X35_Y14_N5
--operation mode is normal

JB1_memory[49][5]_sload_eqn = FB1L062;
JB1_memory[49][5] = DFFEA(JB1_memory[49][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L57, , );


--JB1_memory[51][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[51][5] at LC_X36_Y13_N0
--operation mode is normal

JB1_memory[51][5]_sload_eqn = FB1L062;
JB1_memory[51][5] = DFFEA(JB1_memory[51][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L77, , );


--JB1L5251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_437~1 at LC_X35_Y14_N6
--operation mode is normal

JB1_memory[50][5]_qfbk = JB1_memory[50][5];
JB1L5251 = JB1L4251 & (JB1_memory[51][5] # !M6_safe_q[1]) # !JB1L4251 & M6_safe_q[1] & JB1_memory[50][5]_qfbk;

--JB1_memory[50][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[50][5] at LC_X35_Y14_N6
--operation mode is normal

JB1_memory[50][5]_sload_eqn = FB1L062;
JB1_memory[50][5] = DFFEA(JB1_memory[50][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L67, , );


--JB1L2251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_436~0 at LC_X36_Y17_N8
--operation mode is normal

JB1L2251 = M6_safe_q[3] & (JB1L9251 # M6_safe_q[2]) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L5251;


--JB1_memory[60][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[60][5] at LC_X36_Y12_N3
--operation mode is normal

JB1_memory[60][5]_lut_out = FB1L062;
JB1_memory[60][5] = DFFEA(JB1_memory[60][5]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L68, , );


--JB1L0351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_440~0 at LC_X35_Y12_N7
--operation mode is normal

JB1_memory[62][5]_qfbk = JB1_memory[62][5];
JB1L0351 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[62][5]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[60][5];

--JB1_memory[62][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[62][5] at LC_X35_Y12_N7
--operation mode is normal

JB1_memory[62][5]_sload_eqn = FB1L062;
JB1_memory[62][5] = DFFEA(JB1_memory[62][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L88, , );


--JB1_memory[63][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[63][5] at LC_X40_Y12_N2
--operation mode is normal

JB1_memory[63][5]_sload_eqn = FB1L062;
JB1_memory[63][5] = DFFEA(JB1_memory[63][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L98, , );


--JB1L1351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_440~1 at LC_X36_Y12_N0
--operation mode is normal

JB1_memory[61][5]_qfbk = JB1_memory[61][5];
JB1L1351 = JB1L0351 & (JB1_memory[63][5] # !M6_safe_q[0]) # !JB1L0351 & M6_safe_q[0] & JB1_memory[61][5]_qfbk;

--JB1_memory[61][5] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[61][5] at LC_X36_Y12_N0
--operation mode is normal

JB1_memory[61][5]_sload_eqn = FB1L062;
JB1_memory[61][5] = DFFEA(JB1_memory[61][5]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L78, , );


--JB1L3251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_285_rtl_436~1 at LC_X36_Y17_N9
--operation mode is normal

JB1L3251 = JB1L2251 & (JB1L1351 # !M6_safe_q[2]) # !JB1L2251 & M6_safe_q[2] & JB1L7251;


--JB1L1941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2077_rtl_244_rtl_281~1 at LC_X30_Y20_N8
--operation mode is normal

JB1L1941 = JB1L0941 & (JB1L3251 # !M6_safe_q[5]) # !JB1L0941 & M6_safe_q[5] & JB1L3151;


--JB1_memory[84][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[84][4] at LC_X35_Y24_N1
--operation mode is normal

JB1_memory[84][4]_sload_eqn = FB1L272;
JB1_memory[84][4] = DFFEA(JB1_memory[84][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L011, , );


--JB1L2361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_488~0 at LC_X36_Y24_N2
--operation mode is normal

JB1_memory[86][4]_qfbk = JB1_memory[86][4];
JB1L2361 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[86][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[84][4];

--JB1_memory[86][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[86][4] at LC_X36_Y24_N2
--operation mode is normal

JB1_memory[86][4]_sload_eqn = FB1L272;
JB1_memory[86][4] = DFFEA(JB1_memory[86][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L211, , );


--JB1_memory[87][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[87][4] at LC_X36_Y25_N5
--operation mode is normal

JB1_memory[87][4]_sload_eqn = FB1L272;
JB1_memory[87][4] = DFFEA(JB1_memory[87][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L311, , );


--JB1L3361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_488~1 at LC_X36_Y24_N3
--operation mode is normal

JB1_memory[85][4]_qfbk = JB1_memory[85][4];
JB1L3361 = JB1L2361 & (JB1_memory[87][4] # !M6_safe_q[0]) # !JB1L2361 & M6_safe_q[0] & JB1_memory[85][4]_qfbk;

--JB1_memory[85][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[85][4] at LC_X36_Y24_N3
--operation mode is normal

JB1_memory[85][4]_sload_eqn = FB1L272;
JB1_memory[85][4] = DFFEA(JB1_memory[85][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L111, , );


--JB1_memory[88][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[88][4] at LC_X40_Y26_N4
--operation mode is normal

JB1_memory[88][4]_lut_out = FB1L272;
JB1_memory[88][4] = DFFEA(JB1_memory[88][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L411, , );


--JB1L4361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_489~0 at LC_X40_Y25_N3
--operation mode is normal

JB1_memory[89][4]_qfbk = JB1_memory[89][4];
JB1L4361 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[89][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[88][4];

--JB1_memory[89][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[89][4] at LC_X40_Y25_N3
--operation mode is normal

JB1_memory[89][4]_sload_eqn = FB1L272;
JB1_memory[89][4] = DFFEA(JB1_memory[89][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L511, , );


--JB1_memory[91][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[91][4] at LC_X41_Y26_N3
--operation mode is normal

JB1_memory[91][4]_sload_eqn = FB1L272;
JB1_memory[91][4] = DFFEA(JB1_memory[91][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L711, , );


--JB1L5361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_489~1 at LC_X40_Y25_N4
--operation mode is normal

JB1_memory[90][4]_qfbk = JB1_memory[90][4];
JB1L5361 = JB1L4361 & (JB1_memory[91][4] # !M6_safe_q[1]) # !JB1L4361 & M6_safe_q[1] & JB1_memory[90][4]_qfbk;

--JB1_memory[90][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[90][4] at LC_X40_Y25_N4
--operation mode is normal

JB1_memory[90][4]_sload_eqn = FB1L272;
JB1_memory[90][4] = DFFEA(JB1_memory[90][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L611, , );


--JB1_memory[80][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[80][4] at LC_X40_Y24_N2
--operation mode is normal

JB1_memory[80][4]_sload_eqn = FB1L272;
JB1_memory[80][4] = DFFEA(JB1_memory[80][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L601, , );


--JB1L0361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_487~0 at LC_X40_Y24_N4
--operation mode is normal

JB1_memory[81][4]_qfbk = JB1_memory[81][4];
JB1L0361 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[81][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[80][4];

--JB1_memory[81][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[81][4] at LC_X40_Y24_N4
--operation mode is normal

JB1_memory[81][4]_sload_eqn = FB1L272;
JB1_memory[81][4] = DFFEA(JB1_memory[81][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L701, , );


--JB1_memory[83][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[83][4] at LC_X41_Y24_N1
--operation mode is normal

JB1_memory[83][4]_lut_out = FB1L272;
JB1_memory[83][4] = DFFEA(JB1_memory[83][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L901, , );


--JB1L1361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_487~1 at LC_X41_Y24_N8
--operation mode is normal

JB1_memory[82][4]_qfbk = JB1_memory[82][4];
JB1L1361 = JB1L0361 & (JB1_memory[83][4] # !M6_safe_q[1]) # !JB1L0361 & M6_safe_q[1] & JB1_memory[82][4]_qfbk;

--JB1_memory[82][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[82][4] at LC_X41_Y24_N8
--operation mode is normal

JB1_memory[82][4]_sload_eqn = FB1L272;
JB1_memory[82][4] = DFFEA(JB1_memory[82][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L801, , );


--JB1L8261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_486~0 at LC_X40_Y25_N5
--operation mode is normal

JB1L8261 = M6_safe_q[3] & (M6_safe_q[2] # JB1L5361) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L1361;


--JB1_memory[92][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[92][4] at LC_X40_Y5_N1
--operation mode is normal

JB1_memory[92][4]_sload_eqn = FB1L272;
JB1_memory[92][4] = DFFEA(JB1_memory[92][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L811, , );


--JB1L6361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_490~0 at LC_X39_Y5_N5
--operation mode is normal

JB1_memory[94][4]_qfbk = JB1_memory[94][4];
JB1L6361 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[94][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[92][4];

--JB1_memory[94][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[94][4] at LC_X39_Y5_N5
--operation mode is normal

JB1_memory[94][4]_sload_eqn = FB1L272;
JB1_memory[94][4] = DFFEA(JB1_memory[94][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L021, , );


--JB1_memory[95][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[95][4] at LC_X39_Y6_N8
--operation mode is normal

JB1_memory[95][4]_sload_eqn = FB1L272;
JB1_memory[95][4] = DFFEA(JB1_memory[95][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L121, , );


--JB1L7361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_490~1 at LC_X39_Y5_N3
--operation mode is normal

JB1_memory[93][4]_qfbk = JB1_memory[93][4];
JB1L7361 = JB1L6361 & (JB1_memory[95][4] # !M6_safe_q[0]) # !JB1L6361 & M6_safe_q[0] & JB1_memory[93][4]_qfbk;

--JB1_memory[93][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[93][4] at LC_X39_Y5_N3
--operation mode is normal

JB1_memory[93][4]_sload_eqn = FB1L272;
JB1_memory[93][4] = DFFEA(JB1_memory[93][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L911, , );


--JB1L9261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_298_rtl_486~1 at LC_X39_Y19_N3
--operation mode is normal

JB1L9261 = JB1L8261 & (JB1L7361 # !M6_safe_q[2]) # !JB1L8261 & M6_safe_q[2] & JB1L3361;


--JB1_memory[104][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[104][4] at LC_X44_Y23_N3
--operation mode is normal

JB1_memory[104][4]_sload_eqn = FB1L272;
JB1_memory[104][4] = DFFEA(JB1_memory[104][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L031, , );


--JB1L4461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_494~0 at LC_X45_Y22_N4
--operation mode is normal

JB1_memory[105][4]_qfbk = JB1_memory[105][4];
JB1L4461 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[105][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[104][4];

--JB1_memory[105][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[105][4] at LC_X45_Y22_N4
--operation mode is normal

JB1_memory[105][4]_sload_eqn = FB1L272;
JB1_memory[105][4] = DFFEA(JB1_memory[105][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L131, , );


--JB1_memory[107][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[107][4] at LC_X45_Y23_N1
--operation mode is normal

JB1_memory[107][4]_lut_out = FB1L272;
JB1_memory[107][4] = DFFEA(JB1_memory[107][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L331, , );


--JB1L5461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_494~1 at LC_X45_Y22_N5
--operation mode is normal

JB1_memory[106][4]_qfbk = JB1_memory[106][4];
JB1L5461 = JB1L4461 & (JB1_memory[107][4] # !M6_safe_q[1]) # !JB1L4461 & M6_safe_q[1] & JB1_memory[106][4]_qfbk;

--JB1_memory[106][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[106][4] at LC_X45_Y22_N5
--operation mode is normal

JB1_memory[106][4]_sload_eqn = FB1L272;
JB1_memory[106][4] = DFFEA(JB1_memory[106][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L231, , );


--JB1_memory[100][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[100][4] at LC_X35_Y21_N6
--operation mode is normal

JB1_memory[100][4]_sload_eqn = FB1L272;
JB1_memory[100][4] = DFFEA(JB1_memory[100][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L621, , );


--JB1L2461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_493~0 at LC_X35_Y21_N8
--operation mode is normal

JB1_memory[102][4]_qfbk = JB1_memory[102][4];
JB1L2461 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[102][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[100][4];

--JB1_memory[102][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[102][4] at LC_X35_Y21_N8
--operation mode is normal

JB1_memory[102][4]_sload_eqn = FB1L272;
JB1_memory[102][4] = DFFEA(JB1_memory[102][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L821, , );


--JB1_memory[103][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[103][4] at LC_X36_Y21_N0
--operation mode is normal

JB1_memory[103][4]_sload_eqn = FB1L272;
JB1_memory[103][4] = DFFEA(JB1_memory[103][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L921, , );


--JB1L3461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_493~1 at LC_X36_Y21_N7
--operation mode is normal

JB1_memory[101][4]_qfbk = JB1_memory[101][4];
JB1L3461 = JB1L2461 & (JB1_memory[103][4] # !M6_safe_q[0]) # !JB1L2461 & M6_safe_q[0] & JB1_memory[101][4]_qfbk;

--JB1_memory[101][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[101][4] at LC_X36_Y21_N7
--operation mode is normal

JB1_memory[101][4]_sload_eqn = FB1L272;
JB1_memory[101][4] = DFFEA(JB1_memory[101][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L721, , );


--JB1_memory[96][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[96][4] at LC_X40_Y19_N6
--operation mode is normal

JB1_memory[96][4]_sload_eqn = FB1L272;
JB1_memory[96][4] = DFFEA(JB1_memory[96][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L221, , );


--JB1L0461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_492~0 at LC_X40_Y18_N5
--operation mode is normal

JB1_memory[97][4]_qfbk = JB1_memory[97][4];
JB1L0461 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[97][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[96][4];

--JB1_memory[97][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[97][4] at LC_X40_Y18_N5
--operation mode is normal

JB1_memory[97][4]_sload_eqn = FB1L272;
JB1_memory[97][4] = DFFEA(JB1_memory[97][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L321, , );


--JB1_memory[99][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[99][4] at LC_X41_Y18_N1
--operation mode is normal

JB1_memory[99][4]_sload_eqn = FB1L272;
JB1_memory[99][4] = DFFEA(JB1_memory[99][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L521, , );


--JB1L1461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_492~1 at LC_X40_Y18_N7
--operation mode is normal

JB1_memory[98][4]_qfbk = JB1_memory[98][4];
JB1L1461 = JB1L0461 & (JB1_memory[99][4] # !M6_safe_q[1]) # !JB1L0461 & M6_safe_q[1] & JB1_memory[98][4]_qfbk;

--JB1_memory[98][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[98][4] at LC_X40_Y18_N7
--operation mode is normal

JB1_memory[98][4]_sload_eqn = FB1L272;
JB1_memory[98][4] = DFFEA(JB1_memory[98][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L421, , );


--JB1L8361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_491~0 at LC_X39_Y19_N2
--operation mode is normal

JB1L8361 = M6_safe_q[2] & (M6_safe_q[3] # JB1L3461) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L1461;


--JB1_memory[108][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[108][4] at LC_X39_Y9_N7
--operation mode is normal

JB1_memory[108][4]_sload_eqn = FB1L272;
JB1_memory[108][4] = DFFEA(JB1_memory[108][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L431, , );


--JB1L6461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_495~0 at LC_X39_Y10_N3
--operation mode is normal

JB1_memory[110][4]_qfbk = JB1_memory[110][4];
JB1L6461 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[110][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[108][4];

--JB1_memory[110][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[110][4] at LC_X39_Y10_N3
--operation mode is normal

JB1_memory[110][4]_sload_eqn = FB1L272;
JB1_memory[110][4] = DFFEA(JB1_memory[110][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L631, , );


--JB1_memory[111][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[111][4] at LC_X40_Y10_N8
--operation mode is normal

JB1_memory[111][4]_sload_eqn = FB1L272;
JB1_memory[111][4] = DFFEA(JB1_memory[111][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L731, , );


--JB1L7461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_495~1 at LC_X39_Y10_N4
--operation mode is normal

JB1_memory[109][4]_qfbk = JB1_memory[109][4];
JB1L7461 = JB1L6461 & (JB1_memory[111][4] # !M6_safe_q[0]) # !JB1L6461 & M6_safe_q[0] & JB1_memory[109][4]_qfbk;

--JB1_memory[109][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[109][4] at LC_X39_Y10_N4
--operation mode is normal

JB1_memory[109][4]_sload_eqn = FB1L272;
JB1_memory[109][4] = DFFEA(JB1_memory[109][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L531, , );


--JB1L9361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_299_rtl_491~1 at LC_X39_Y19_N0
--operation mode is normal

JB1L9361 = JB1L8361 & (JB1L7461 # !M6_safe_q[3]) # !JB1L8361 & M6_safe_q[3] & JB1L5461;


--JB1_memory[72][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[72][4] at LC_X34_Y23_N6
--operation mode is normal

JB1_memory[72][4]_sload_eqn = FB1L272;
JB1_memory[72][4] = DFFEA(JB1_memory[72][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L89, , );


--JB1L4261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_484~0 at LC_X35_Y23_N8
--operation mode is normal

JB1_memory[73][4]_qfbk = JB1_memory[73][4];
JB1L4261 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[73][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[72][4];

--JB1_memory[73][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[73][4] at LC_X35_Y23_N8
--operation mode is normal

JB1_memory[73][4]_sload_eqn = FB1L272;
JB1_memory[73][4] = DFFEA(JB1_memory[73][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L99, , );


--JB1_memory[75][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[75][4] at LC_X35_Y22_N0
--operation mode is normal

JB1_memory[75][4]_sload_eqn = FB1L272;
JB1_memory[75][4] = DFFEA(JB1_memory[75][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L101, , );


--JB1L5261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_484~1 at LC_X35_Y23_N7
--operation mode is normal

JB1_memory[74][4]_qfbk = JB1_memory[74][4];
JB1L5261 = JB1L4261 & (JB1_memory[75][4] # !M6_safe_q[1]) # !JB1L4261 & M6_safe_q[1] & JB1_memory[74][4]_qfbk;

--JB1_memory[74][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[74][4] at LC_X35_Y23_N7
--operation mode is normal

JB1_memory[74][4]_sload_eqn = FB1L272;
JB1_memory[74][4] = DFFEA(JB1_memory[74][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L001, , );


--JB1_memory[68][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[68][4] at LC_X45_Y24_N0
--operation mode is normal

JB1_memory[68][4]_lut_out = FB1L272;
JB1_memory[68][4] = DFFEA(JB1_memory[68][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L49, , );


--JB1L2261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_483~0 at LC_X44_Y24_N3
--operation mode is normal

JB1_memory[70][4]_qfbk = JB1_memory[70][4];
JB1L2261 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[70][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[68][4];

--JB1_memory[70][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[70][4] at LC_X44_Y24_N3
--operation mode is normal

JB1_memory[70][4]_sload_eqn = FB1L272;
JB1_memory[70][4] = DFFEA(JB1_memory[70][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L69, , );


--JB1_memory[71][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[71][4] at LC_X44_Y26_N4
--operation mode is normal

JB1_memory[71][4]_lut_out = FB1L272;
JB1_memory[71][4] = DFFEA(JB1_memory[71][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L79, , );


--JB1L3261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_483~1 at LC_X44_Y24_N4
--operation mode is normal

JB1_memory[69][4]_qfbk = JB1_memory[69][4];
JB1L3261 = JB1L2261 & (JB1_memory[71][4] # !M6_safe_q[0]) # !JB1L2261 & M6_safe_q[0] & JB1_memory[69][4]_qfbk;

--JB1_memory[69][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[69][4] at LC_X44_Y24_N4
--operation mode is normal

JB1_memory[69][4]_sload_eqn = FB1L272;
JB1_memory[69][4] = DFFEA(JB1_memory[69][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L59, , );


--JB1_memory[64][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[64][4] at LC_X41_Y22_N9
--operation mode is normal

JB1_memory[64][4]_lut_out = FB1L272;
JB1_memory[64][4] = DFFEA(JB1_memory[64][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L09, , );


--JB1L0261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_482~0 at LC_X41_Y21_N8
--operation mode is normal

JB1_memory[65][4]_qfbk = JB1_memory[65][4];
JB1L0261 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[65][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[64][4];

--JB1_memory[65][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[65][4] at LC_X41_Y21_N8
--operation mode is normal

JB1_memory[65][4]_sload_eqn = FB1L272;
JB1_memory[65][4] = DFFEA(JB1_memory[65][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L19, , );


--JB1_memory[67][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[67][4] at LC_X41_Y20_N7
--operation mode is normal

JB1_memory[67][4]_sload_eqn = FB1L272;
JB1_memory[67][4] = DFFEA(JB1_memory[67][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L39, , );


--JB1L1261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_482~1 at LC_X41_Y21_N5
--operation mode is normal

JB1_memory[66][4]_qfbk = JB1_memory[66][4];
JB1L1261 = JB1L0261 & (JB1_memory[67][4] # !M6_safe_q[1]) # !JB1L0261 & M6_safe_q[1] & JB1_memory[66][4]_qfbk;

--JB1_memory[66][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[66][4] at LC_X41_Y21_N5
--operation mode is normal

JB1_memory[66][4]_sload_eqn = FB1L272;
JB1_memory[66][4] = DFFEA(JB1_memory[66][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L29, , );


--JB1L8161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_481~0 at LC_X39_Y19_N6
--operation mode is normal

JB1L8161 = M6_safe_q[2] & (M6_safe_q[3] # JB1L3261) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L1261;


--JB1_memory[76][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[76][4] at LC_X40_Y8_N9
--operation mode is normal

JB1_memory[76][4]_sload_eqn = FB1L272;
JB1_memory[76][4] = DFFEA(JB1_memory[76][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L201, , );


--JB1L6261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_485~0 at LC_X39_Y8_N6
--operation mode is normal

JB1_memory[78][4]_qfbk = JB1_memory[78][4];
JB1L6261 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[78][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[76][4];

--JB1_memory[78][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[78][4] at LC_X39_Y8_N6
--operation mode is normal

JB1_memory[78][4]_sload_eqn = FB1L272;
JB1_memory[78][4] = DFFEA(JB1_memory[78][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L401, , );


--JB1_memory[79][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[79][4] at LC_X39_Y7_N7
--operation mode is normal

JB1_memory[79][4]_sload_eqn = FB1L272;
JB1_memory[79][4] = DFFEA(JB1_memory[79][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L501, , );


--JB1L7261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_485~1 at LC_X39_Y8_N7
--operation mode is normal

JB1_memory[77][4]_qfbk = JB1_memory[77][4];
JB1L7261 = JB1L6261 & (JB1_memory[79][4] # !M6_safe_q[0]) # !JB1L6261 & M6_safe_q[0] & JB1_memory[77][4]_qfbk;

--JB1_memory[77][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[77][4] at LC_X39_Y8_N7
--operation mode is normal

JB1_memory[77][4]_sload_eqn = FB1L272;
JB1_memory[77][4] = DFFEA(JB1_memory[77][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L301, , );


--JB1L9161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_297_rtl_481~1 at LC_X39_Y19_N7
--operation mode is normal

JB1L9161 = JB1L8161 & (JB1L7261 # !M6_safe_q[3]) # !JB1L8161 & M6_safe_q[3] & JB1L5261;


--JB1L6161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_296~0 at LC_X39_Y19_N1
--operation mode is normal

JB1L6161 = M6_safe_q[5] & (M6_safe_q[4] # JB1L9361) # !M6_safe_q[5] & !M6_safe_q[4] & JB1L9161;


--JB1_memory[116][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[116][4] at LC_X44_Y20_N1
--operation mode is normal

JB1_memory[116][4]_lut_out = FB1L272;
JB1_memory[116][4] = DFFEA(JB1_memory[116][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L241, , );


--JB1L2561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_498~0 at LC_X44_Y19_N8
--operation mode is normal

JB1_memory[118][4]_qfbk = JB1_memory[118][4];
JB1L2561 = M6_safe_q[1] & (JB1_memory[118][4]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[116][4] & !M6_safe_q[0];

--JB1_memory[118][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[118][4] at LC_X44_Y19_N8
--operation mode is normal

JB1_memory[118][4]_sload_eqn = FB1L272;
JB1_memory[118][4] = DFFEA(JB1_memory[118][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L441, , );


--JB1_memory[119][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[119][4] at LC_X45_Y21_N4
--operation mode is normal

JB1_memory[119][4]_sload_eqn = FB1L272;
JB1_memory[119][4] = DFFEA(JB1_memory[119][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L541, , );


--JB1L3561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_498~1 at LC_X44_Y19_N9
--operation mode is normal

JB1_memory[117][4]_qfbk = JB1_memory[117][4];
JB1L3561 = JB1L2561 & (JB1_memory[119][4] # !M6_safe_q[0]) # !JB1L2561 & M6_safe_q[0] & JB1_memory[117][4]_qfbk;

--JB1_memory[117][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[117][4] at LC_X44_Y19_N9
--operation mode is normal

JB1_memory[117][4]_sload_eqn = FB1L272;
JB1_memory[117][4] = DFFEA(JB1_memory[117][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L341, , );


--JB1_memory[120][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[120][4] at LC_X45_Y17_N8
--operation mode is normal

JB1_memory[120][4]_lut_out = FB1L272;
JB1_memory[120][4] = DFFEA(JB1_memory[120][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L641, , );


--JB1L4561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_499~0 at LC_X44_Y17_N8
--operation mode is normal

JB1_memory[121][4]_qfbk = JB1_memory[121][4];
JB1L4561 = M6_safe_q[0] & (JB1_memory[121][4]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[120][4] & !M6_safe_q[1];

--JB1_memory[121][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[121][4] at LC_X44_Y17_N8
--operation mode is normal

JB1_memory[121][4]_sload_eqn = FB1L272;
JB1_memory[121][4] = DFFEA(JB1_memory[121][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L741, , );


--JB1_memory[123][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[123][4] at LC_X45_Y16_N9
--operation mode is normal

JB1_memory[123][4]_lut_out = FB1L272;
JB1_memory[123][4] = DFFEA(JB1_memory[123][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L941, , );


--JB1L5561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_499~1 at LC_X44_Y17_N9
--operation mode is normal

JB1_memory[122][4]_qfbk = JB1_memory[122][4];
JB1L5561 = JB1L4561 & (JB1_memory[123][4] # !M6_safe_q[1]) # !JB1L4561 & M6_safe_q[1] & JB1_memory[122][4]_qfbk;

--JB1_memory[122][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[122][4] at LC_X44_Y17_N9
--operation mode is normal

JB1_memory[122][4]_sload_eqn = FB1L272;
JB1_memory[122][4] = DFFEA(JB1_memory[122][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L841, , );


--JB1_memory[112][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[112][4] at LC_X44_Y13_N9
--operation mode is normal

JB1_memory[112][4]_sload_eqn = FB1L272;
JB1_memory[112][4] = DFFEA(JB1_memory[112][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L831, , );


--JB1L0561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_497~0 at LC_X44_Y15_N3
--operation mode is normal

JB1_memory[113][4]_qfbk = JB1_memory[113][4];
JB1L0561 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[113][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[112][4];

--JB1_memory[113][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[113][4] at LC_X44_Y15_N3
--operation mode is normal

JB1_memory[113][4]_sload_eqn = FB1L272;
JB1_memory[113][4] = DFFEA(JB1_memory[113][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L931, , );


--JB1_memory[115][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[115][4] at LC_X45_Y13_N9
--operation mode is normal

JB1_memory[115][4]_lut_out = FB1L272;
JB1_memory[115][4] = DFFEA(JB1_memory[115][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L141, , );


--JB1L1561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_497~1 at LC_X44_Y15_N4
--operation mode is normal

JB1_memory[114][4]_qfbk = JB1_memory[114][4];
JB1L1561 = JB1L0561 & (JB1_memory[115][4] # !M6_safe_q[1]) # !JB1L0561 & M6_safe_q[1] & JB1_memory[114][4]_qfbk;

--JB1_memory[114][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[114][4] at LC_X44_Y15_N4
--operation mode is normal

JB1_memory[114][4]_sload_eqn = FB1L272;
JB1_memory[114][4] = DFFEA(JB1_memory[114][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L041, , );


--JB1L8461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_496~0 at LC_X44_Y15_N5
--operation mode is normal

JB1L8461 = M6_safe_q[3] & (M6_safe_q[2] # JB1L5561) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L1561;


--JB1_memory[124][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[124][4] at LC_X45_Y9_N2
--operation mode is normal

JB1_memory[124][4]_sload_eqn = FB1L272;
JB1_memory[124][4] = DFFEA(JB1_memory[124][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L051, , );


--JB1L6561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_500~0 at LC_X44_Y9_N3
--operation mode is normal

JB1_memory[126][4]_qfbk = JB1_memory[126][4];
JB1L6561 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[126][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[124][4];

--JB1_memory[126][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[126][4] at LC_X44_Y9_N3
--operation mode is normal

JB1_memory[126][4]_sload_eqn = FB1L272;
JB1_memory[126][4] = DFFEA(JB1_memory[126][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L251, , );


--JB1_memory[127][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[127][4] at LC_X44_Y8_N9
--operation mode is normal

JB1_memory[127][4]_lut_out = FB1L272;
JB1_memory[127][4] = DFFEA(JB1_memory[127][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L351, , );


--JB1L7561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_500~1 at LC_X44_Y9_N4
--operation mode is normal

JB1_memory[125][4]_qfbk = JB1_memory[125][4];
JB1L7561 = JB1L6561 & (JB1_memory[127][4] # !M6_safe_q[0]) # !JB1L6561 & M6_safe_q[0] & JB1_memory[125][4]_qfbk;

--JB1_memory[125][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[125][4] at LC_X44_Y9_N4
--operation mode is normal

JB1_memory[125][4]_sload_eqn = FB1L272;
JB1_memory[125][4] = DFFEA(JB1_memory[125][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L151, , );


--JB1L9461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_300_rtl_496~1 at LC_X44_Y15_N6
--operation mode is normal

JB1L9461 = JB1L8461 & (JB1L7561 # !M6_safe_q[2]) # !JB1L8461 & M6_safe_q[2] & JB1L3561;


--JB1L7161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_248_rtl_296~1 at LC_X39_Y19_N4
--operation mode is normal

JB1L7161 = JB1L6161 & (JB1L9461 # !M6_safe_q[4]) # !JB1L6161 & M6_safe_q[4] & JB1L9261;


--JB1_memory[40][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[40][4] at LC_X41_Y17_N7
--operation mode is normal

JB1_memory[40][4]_sload_eqn = FB1L272;
JB1_memory[40][4] = DFFEA(JB1_memory[40][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L66, , );


--JB1L2061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_474~0 at LC_X41_Y16_N3
--operation mode is normal

JB1_memory[41][4]_qfbk = JB1_memory[41][4];
JB1L2061 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[41][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[40][4];

--JB1_memory[41][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[41][4] at LC_X41_Y16_N3
--operation mode is normal

JB1_memory[41][4]_sload_eqn = FB1L272;
JB1_memory[41][4] = DFFEA(JB1_memory[41][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L76, , );


--JB1_memory[43][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[43][4] at LC_X41_Y14_N6
--operation mode is normal

JB1_memory[43][4]_lut_out = FB1L272;
JB1_memory[43][4] = DFFEA(JB1_memory[43][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L96, , );


--JB1L3061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_474~1 at LC_X41_Y16_N4
--operation mode is normal

JB1_memory[42][4]_qfbk = JB1_memory[42][4];
JB1L3061 = JB1L2061 & (JB1_memory[43][4] # !M6_safe_q[1]) # !JB1L2061 & M6_safe_q[1] & JB1_memory[42][4]_qfbk;

--JB1_memory[42][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[42][4] at LC_X41_Y16_N4
--operation mode is normal

JB1_memory[42][4]_sload_eqn = FB1L272;
JB1_memory[42][4] = DFFEA(JB1_memory[42][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L86, , );


--JB1_memory[36][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[36][4] at LC_X41_Y15_N0
--operation mode is normal

JB1_memory[36][4]_sload_eqn = FB1L272;
JB1_memory[36][4] = DFFEA(JB1_memory[36][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L26, , );


--JB1L0061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_473~0 at LC_X40_Y16_N9
--operation mode is normal

JB1_memory[38][4]_qfbk = JB1_memory[38][4];
JB1L0061 = M6_safe_q[1] & (JB1_memory[38][4]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[36][4] & !M6_safe_q[0];

--JB1_memory[38][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[38][4] at LC_X40_Y16_N9
--operation mode is normal

JB1_memory[38][4]_sload_eqn = FB1L272;
JB1_memory[38][4] = DFFEA(JB1_memory[38][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L46, , );


--JB1_memory[39][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[39][4] at LC_X40_Y14_N0
--operation mode is normal

JB1_memory[39][4]_lut_out = FB1L272;
JB1_memory[39][4] = DFFEA(JB1_memory[39][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L56, , );


--JB1L1061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_473~1 at LC_X40_Y16_N0
--operation mode is normal

JB1_memory[37][4]_qfbk = JB1_memory[37][4];
JB1L1061 = JB1L0061 & (JB1_memory[39][4] # !M6_safe_q[0]) # !JB1L0061 & M6_safe_q[0] & JB1_memory[37][4]_qfbk;

--JB1_memory[37][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[37][4] at LC_X40_Y16_N0
--operation mode is normal

JB1_memory[37][4]_sload_eqn = FB1L272;
JB1_memory[37][4] = DFFEA(JB1_memory[37][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L36, , );


--JB1_memory[32][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[32][4] at LC_X39_Y17_N7
--operation mode is normal

JB1_memory[32][4]_sload_eqn = FB1L272;
JB1_memory[32][4] = DFFEA(JB1_memory[32][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L85, , );


--JB1L8951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_472~0 at LC_X39_Y16_N8
--operation mode is normal

JB1_memory[33][4]_qfbk = JB1_memory[33][4];
JB1L8951 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[33][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[32][4];

--JB1_memory[33][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[33][4] at LC_X39_Y16_N8
--operation mode is normal

JB1_memory[33][4]_sload_eqn = FB1L272;
JB1_memory[33][4] = DFFEA(JB1_memory[33][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L95, , );


--JB1_memory[35][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[35][4] at LC_X39_Y15_N6
--operation mode is normal

JB1_memory[35][4]_sload_eqn = FB1L272;
JB1_memory[35][4] = DFFEA(JB1_memory[35][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L16, , );


--JB1L9951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_472~1 at LC_X39_Y16_N9
--operation mode is normal

JB1_memory[34][4]_qfbk = JB1_memory[34][4];
JB1L9951 = JB1L8951 & (JB1_memory[35][4] # !M6_safe_q[1]) # !JB1L8951 & M6_safe_q[1] & JB1_memory[34][4]_qfbk;

--JB1_memory[34][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[34][4] at LC_X39_Y16_N9
--operation mode is normal

JB1_memory[34][4]_sload_eqn = FB1L272;
JB1_memory[34][4] = DFFEA(JB1_memory[34][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L06, , );


--JB1L6951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_471~0 at LC_X40_Y16_N1
--operation mode is normal

JB1L6951 = M6_safe_q[2] & (M6_safe_q[3] # JB1L1061) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L9951;


--JB1_memory[44][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[44][4] at LC_X41_Y13_N7
--operation mode is normal

JB1_memory[44][4]_sload_eqn = FB1L272;
JB1_memory[44][4] = DFFEA(JB1_memory[44][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L07, , );


--JB1L4061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_475~0 at LC_X40_Y13_N0
--operation mode is normal

JB1_memory[46][4]_qfbk = JB1_memory[46][4];
JB1L4061 = M6_safe_q[1] & (JB1_memory[46][4]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[44][4] & !M6_safe_q[0];

--JB1_memory[46][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[46][4] at LC_X40_Y13_N0
--operation mode is normal

JB1_memory[46][4]_sload_eqn = FB1L272;
JB1_memory[46][4] = DFFEA(JB1_memory[46][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L27, , );


--JB1_memory[47][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[47][4] at LC_X39_Y13_N4
--operation mode is normal

JB1_memory[47][4]_lut_out = FB1L272;
JB1_memory[47][4] = DFFEA(JB1_memory[47][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L37, , );


--JB1L5061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_475~1 at LC_X40_Y13_N4
--operation mode is normal

JB1_memory[45][4]_qfbk = JB1_memory[45][4];
JB1L5061 = JB1L4061 & (JB1_memory[47][4] # !M6_safe_q[0]) # !JB1L4061 & M6_safe_q[0] & JB1_memory[45][4]_qfbk;

--JB1_memory[45][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[45][4] at LC_X40_Y13_N4
--operation mode is normal

JB1_memory[45][4]_sload_eqn = FB1L272;
JB1_memory[45][4] = DFFEA(JB1_memory[45][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L17, , );


--JB1L7951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_294_rtl_471~1 at LC_X40_Y16_N2
--operation mode is normal

JB1L7951 = JB1L6951 & (JB1L5061 # !M6_safe_q[3]) # !JB1L6951 & M6_safe_q[3] & JB1L3061;


--JB1_memory[20][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[20][4] at LC_X30_Y5_N1
--operation mode is normal

JB1_memory[20][4]_sload_eqn = FB1L272;
JB1_memory[20][4] = DFFEA(JB1_memory[20][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L64, , );


--JB1L0951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_468~0 at LC_X24_Y5_N2
--operation mode is normal

JB1_memory[22][4]_qfbk = JB1_memory[22][4];
JB1L0951 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[22][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[20][4];

--JB1_memory[22][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[22][4] at LC_X24_Y5_N2
--operation mode is normal

JB1_memory[22][4]_sload_eqn = FB1L272;
JB1_memory[22][4] = DFFEA(JB1_memory[22][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L84, , );


--JB1_memory[23][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[23][4] at LC_X22_Y5_N5
--operation mode is normal

JB1_memory[23][4]_lut_out = FB1L272;
JB1_memory[23][4] = DFFEA(JB1_memory[23][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L94, , );


--JB1L1951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_468~1 at LC_X24_Y5_N3
--operation mode is normal

JB1_memory[21][4]_qfbk = JB1_memory[21][4];
JB1L1951 = JB1L0951 & (JB1_memory[23][4] # !M6_safe_q[0]) # !JB1L0951 & M6_safe_q[0] & JB1_memory[21][4]_qfbk;

--JB1_memory[21][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[21][4] at LC_X24_Y5_N3
--operation mode is normal

JB1_memory[21][4]_sload_eqn = FB1L272;
JB1_memory[21][4] = DFFEA(JB1_memory[21][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L74, , );


--JB1_memory[24][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[24][4] at LC_X19_Y19_N0
--operation mode is normal

JB1_memory[24][4]_sload_eqn = FB1L272;
JB1_memory[24][4] = DFFEA(JB1_memory[24][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L05, , );


--JB1L2951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_469~0 at LC_X19_Y21_N3
--operation mode is normal

JB1_memory[25][4]_qfbk = JB1_memory[25][4];
JB1L2951 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[25][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[24][4];

--JB1_memory[25][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[25][4] at LC_X19_Y21_N3
--operation mode is normal

JB1_memory[25][4]_sload_eqn = FB1L272;
JB1_memory[25][4] = DFFEA(JB1_memory[25][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L15, , );


--JB1_memory[27][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[27][4] at LC_X23_Y21_N3
--operation mode is normal

JB1_memory[27][4]_sload_eqn = FB1L272;
JB1_memory[27][4] = DFFEA(JB1_memory[27][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L35, , );


--JB1L3951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_469~1 at LC_X19_Y21_N4
--operation mode is normal

JB1_memory[26][4]_qfbk = JB1_memory[26][4];
JB1L3951 = JB1L2951 & (JB1_memory[27][4] # !M6_safe_q[1]) # !JB1L2951 & M6_safe_q[1] & JB1_memory[26][4]_qfbk;

--JB1_memory[26][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[26][4] at LC_X19_Y21_N4
--operation mode is normal

JB1_memory[26][4]_sload_eqn = FB1L272;
JB1_memory[26][4] = DFFEA(JB1_memory[26][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L25, , );


--JB1_memory[16][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[16][4] at LC_X22_Y20_N9
--operation mode is normal

JB1_memory[16][4]_sload_eqn = FB1L272;
JB1_memory[16][4] = DFFEA(JB1_memory[16][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L24, , );


--JB1L8851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_467~0 at LC_X25_Y23_N1
--operation mode is normal

JB1_memory[17][4]_qfbk = JB1_memory[17][4];
JB1L8851 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[17][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[16][4];

--JB1_memory[17][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[17][4] at LC_X25_Y23_N1
--operation mode is normal

JB1_memory[17][4]_sload_eqn = FB1L272;
JB1_memory[17][4] = DFFEA(JB1_memory[17][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L34, , );


--JB1_memory[19][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[19][4] at LC_X34_Y25_N6
--operation mode is normal

JB1_memory[19][4]_sload_eqn = FB1L272;
JB1_memory[19][4] = DFFEA(JB1_memory[19][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L54, , );


--JB1L9851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_467~1 at LC_X25_Y23_N2
--operation mode is normal

JB1_memory[18][4]_qfbk = JB1_memory[18][4];
JB1L9851 = JB1L8851 & (JB1_memory[19][4] # !M6_safe_q[1]) # !JB1L8851 & M6_safe_q[1] & JB1_memory[18][4]_qfbk;

--JB1_memory[18][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[18][4] at LC_X25_Y23_N2
--operation mode is normal

JB1_memory[18][4]_sload_eqn = FB1L272;
JB1_memory[18][4] = DFFEA(JB1_memory[18][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L44, , );


--JB1L6851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_466~0 at LC_X25_Y23_N5
--operation mode is normal

JB1L6851 = M6_safe_q[3] & (M6_safe_q[2] # JB1L3951) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L9851;


--JB1_memory[28][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[28][4] at LC_X36_Y7_N1
--operation mode is normal

JB1_memory[28][4]_sload_eqn = FB1L272;
JB1_memory[28][4] = DFFEA(JB1_memory[28][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L45, , );


--JB1L4951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_470~0 at LC_X33_Y7_N4
--operation mode is normal

JB1_memory[30][4]_qfbk = JB1_memory[30][4];
JB1L4951 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[30][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[28][4];

--JB1_memory[30][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[30][4] at LC_X33_Y7_N4
--operation mode is normal

JB1_memory[30][4]_sload_eqn = FB1L272;
JB1_memory[30][4] = DFFEA(JB1_memory[30][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L65, , );


--JB1_memory[31][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[31][4] at LC_X33_Y6_N9
--operation mode is normal

JB1_memory[31][4]_sload_eqn = FB1L272;
JB1_memory[31][4] = DFFEA(JB1_memory[31][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L75, , );


--JB1L5951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_470~1 at LC_X33_Y7_N5
--operation mode is normal

JB1_memory[29][4]_qfbk = JB1_memory[29][4];
JB1L5951 = JB1L4951 & (JB1_memory[31][4] # !M6_safe_q[0]) # !JB1L4951 & M6_safe_q[0] & JB1_memory[29][4]_qfbk;

--JB1_memory[29][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[29][4] at LC_X33_Y7_N5
--operation mode is normal

JB1_memory[29][4]_sload_eqn = FB1L272;
JB1_memory[29][4] = DFFEA(JB1_memory[29][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L55, , );


--JB1L7851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_293_rtl_466~1 at LC_X25_Y23_N6
--operation mode is normal

JB1L7851 = JB1L6851 & (JB1L5951 # !M6_safe_q[2]) # !JB1L6851 & JB1L1951 & M6_safe_q[2];


--JB1_memory[8][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[8][4] at LC_X17_Y26_N4
--operation mode is normal

JB1_memory[8][4]_sload_eqn = FB1L272;
JB1_memory[8][4] = DFFEA(JB1_memory[8][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L43, , );


--JB1L2851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_464~0 at LC_X17_Y24_N7
--operation mode is normal

JB1_memory[9][4]_qfbk = JB1_memory[9][4];
JB1L2851 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[9][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[8][4];

--JB1_memory[9][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[9][4] at LC_X17_Y24_N7
--operation mode is normal

JB1_memory[9][4]_sload_eqn = FB1L272;
JB1_memory[9][4] = DFFEA(JB1_memory[9][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L53, , );


--JB1_memory[11][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[11][4] at LC_X17_Y25_N3
--operation mode is normal

JB1_memory[11][4]_sload_eqn = FB1L272;
JB1_memory[11][4] = DFFEA(JB1_memory[11][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L73, , );


--JB1L3851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_464~1 at LC_X17_Y24_N8
--operation mode is normal

JB1_memory[10][4]_qfbk = JB1_memory[10][4];
JB1L3851 = JB1L2851 & (JB1_memory[11][4] # !M6_safe_q[1]) # !JB1L2851 & M6_safe_q[1] & JB1_memory[10][4]_qfbk;

--JB1_memory[10][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[10][4] at LC_X17_Y24_N8
--operation mode is normal

JB1_memory[10][4]_sload_eqn = FB1L272;
JB1_memory[10][4] = DFFEA(JB1_memory[10][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L63, , );


--JB1_memory[4][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[4][4] at LC_X28_Y24_N8
--operation mode is normal

JB1_memory[4][4]_lut_out = FB1L272;
JB1_memory[4][4] = DFFEA(JB1_memory[4][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L03, , );


--JB1L0851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_463~0 at LC_X29_Y24_N2
--operation mode is normal

JB1_memory[6][4]_qfbk = JB1_memory[6][4];
JB1L0851 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[6][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[4][4];

--JB1_memory[6][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[6][4] at LC_X29_Y24_N2
--operation mode is normal

JB1_memory[6][4]_sload_eqn = FB1L272;
JB1_memory[6][4] = DFFEA(JB1_memory[6][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L23, , );


--JB1_memory[7][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[7][4] at LC_X29_Y26_N3
--operation mode is normal

JB1_memory[7][4]_sload_eqn = FB1L272;
JB1_memory[7][4] = DFFEA(JB1_memory[7][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L33, , );


--JB1L1851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_463~1 at LC_X29_Y24_N3
--operation mode is normal

JB1_memory[5][4]_qfbk = JB1_memory[5][4];
JB1L1851 = JB1L0851 & (JB1_memory[7][4] # !M6_safe_q[0]) # !JB1L0851 & M6_safe_q[0] & JB1_memory[5][4]_qfbk;

--JB1_memory[5][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[5][4] at LC_X29_Y24_N3
--operation mode is normal

JB1_memory[5][4]_sload_eqn = FB1L272;
JB1_memory[5][4] = DFFEA(JB1_memory[5][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L13, , );


--JB1_memory[0][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[0][4] at LC_X19_Y23_N1
--operation mode is normal

JB1_memory[0][4]_lut_out = FB1L272;
JB1_memory[0][4] = DFFEA(JB1_memory[0][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L62, , );


--JB1L8751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_462~0 at LC_X30_Y23_N2
--operation mode is normal

JB1_memory[1][4]_qfbk = JB1_memory[1][4];
JB1L8751 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[1][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[0][4];

--JB1_memory[1][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[1][4] at LC_X30_Y23_N2
--operation mode is normal

JB1_memory[1][4]_sload_eqn = FB1L272;
JB1_memory[1][4] = DFFEA(JB1_memory[1][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L72, , );


--JB1_memory[3][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[3][4] at LC_X28_Y23_N5
--operation mode is normal

JB1_memory[3][4]_lut_out = FB1L272;
JB1_memory[3][4] = DFFEA(JB1_memory[3][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L92, , );


--JB1L9751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_462~1 at LC_X30_Y23_N0
--operation mode is normal

JB1_memory[2][4]_qfbk = JB1_memory[2][4];
JB1L9751 = JB1L8751 & (JB1_memory[3][4] # !M6_safe_q[1]) # !JB1L8751 & M6_safe_q[1] & JB1_memory[2][4]_qfbk;

--JB1_memory[2][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[2][4] at LC_X30_Y23_N0
--operation mode is normal

JB1_memory[2][4]_sload_eqn = FB1L272;
JB1_memory[2][4] = DFFEA(JB1_memory[2][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L82, , );


--JB1L6751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_461~0 at LC_X30_Y23_N1
--operation mode is normal

JB1L6751 = M6_safe_q[2] & (M6_safe_q[3] # JB1L1851) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L9751;


--JB1_memory[12][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[12][4] at LC_X17_Y7_N1
--operation mode is normal

JB1_memory[12][4]_lut_out = FB1L272;
JB1_memory[12][4] = DFFEA(JB1_memory[12][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L83, , );


--JB1L4851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_465~0 at LC_X18_Y7_N2
--operation mode is normal

JB1_memory[14][4]_qfbk = JB1_memory[14][4];
JB1L4851 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[14][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[12][4];

--JB1_memory[14][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[14][4] at LC_X18_Y7_N2
--operation mode is normal

JB1_memory[14][4]_sload_eqn = FB1L272;
JB1_memory[14][4] = DFFEA(JB1_memory[14][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L04, , );


--JB1_memory[15][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[15][4] at LC_X19_Y8_N2
--operation mode is normal

JB1_memory[15][4]_lut_out = FB1L272;
JB1_memory[15][4] = DFFEA(JB1_memory[15][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L14, , );


--JB1L5851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_465~1 at LC_X18_Y7_N3
--operation mode is normal

JB1_memory[13][4]_qfbk = JB1_memory[13][4];
JB1L5851 = JB1L4851 & (JB1_memory[15][4] # !M6_safe_q[0]) # !JB1L4851 & M6_safe_q[0] & JB1_memory[13][4]_qfbk;

--JB1_memory[13][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[13][4] at LC_X18_Y7_N3
--operation mode is normal

JB1_memory[13][4]_sload_eqn = FB1L272;
JB1_memory[13][4] = DFFEA(JB1_memory[13][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L93, , );


--JB1L7751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_292_rtl_461~1 at LC_X25_Y23_N3
--operation mode is normal

JB1L7751 = JB1L6751 & (JB1L5851 # !M6_safe_q[3]) # !JB1L6751 & JB1L3851 & M6_safe_q[3];


--JB1L4751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_291~0 at LC_X25_Y23_N7
--operation mode is normal

JB1L4751 = M6_safe_q[4] & (M6_safe_q[5] # JB1L7851) # !M6_safe_q[4] & !M6_safe_q[5] & JB1L7751;


--JB1_memory[52][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[52][4] at LC_X36_Y15_N3
--operation mode is normal

JB1_memory[52][4]_sload_eqn = FB1L272;
JB1_memory[52][4] = DFFEA(JB1_memory[52][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L87, , );


--JB1L0161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_478~0 at LC_X35_Y15_N8
--operation mode is normal

JB1_memory[54][4]_qfbk = JB1_memory[54][4];
JB1L0161 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[54][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[52][4];

--JB1_memory[54][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[54][4] at LC_X35_Y15_N8
--operation mode is normal

JB1_memory[54][4]_sload_eqn = FB1L272;
JB1_memory[54][4] = DFFEA(JB1_memory[54][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L08, , );


--JB1_memory[55][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[55][4] at LC_X35_Y16_N9
--operation mode is normal

JB1_memory[55][4]_sload_eqn = FB1L272;
JB1_memory[55][4] = DFFEA(JB1_memory[55][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L18, , );


--JB1L1161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_478~1 at LC_X35_Y15_N9
--operation mode is normal

JB1_memory[53][4]_qfbk = JB1_memory[53][4];
JB1L1161 = JB1L0161 & (JB1_memory[55][4] # !M6_safe_q[0]) # !JB1L0161 & M6_safe_q[0] & JB1_memory[53][4]_qfbk;

--JB1_memory[53][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[53][4] at LC_X35_Y15_N9
--operation mode is normal

JB1_memory[53][4]_sload_eqn = FB1L272;
JB1_memory[53][4] = DFFEA(JB1_memory[53][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L97, , );


--JB1_memory[56][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[56][4] at LC_X35_Y17_N5
--operation mode is normal

JB1_memory[56][4]_sload_eqn = FB1L272;
JB1_memory[56][4] = DFFEA(JB1_memory[56][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L28, , );


--JB1L2161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_479~0 at LC_X34_Y17_N9
--operation mode is normal

JB1_memory[57][4]_qfbk = JB1_memory[57][4];
JB1L2161 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[57][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[56][4];

--JB1_memory[57][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[57][4] at LC_X34_Y17_N9
--operation mode is normal

JB1_memory[57][4]_sload_eqn = FB1L272;
JB1_memory[57][4] = DFFEA(JB1_memory[57][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L38, , );


--JB1_memory[59][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[59][4] at LC_X33_Y17_N0
--operation mode is normal

JB1_memory[59][4]_lut_out = FB1L272;
JB1_memory[59][4] = DFFEA(JB1_memory[59][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L58, , );


--JB1L3161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_479~1 at LC_X34_Y17_N2
--operation mode is normal

JB1_memory[58][4]_qfbk = JB1_memory[58][4];
JB1L3161 = JB1L2161 & (JB1_memory[59][4] # !M6_safe_q[1]) # !JB1L2161 & M6_safe_q[1] & JB1_memory[58][4]_qfbk;

--JB1_memory[58][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[58][4] at LC_X34_Y17_N2
--operation mode is normal

JB1_memory[58][4]_sload_eqn = FB1L272;
JB1_memory[58][4] = DFFEA(JB1_memory[58][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L48, , );


--JB1_memory[48][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[48][4] at LC_X34_Y14_N7
--operation mode is normal

JB1_memory[48][4]_sload_eqn = FB1L272;
JB1_memory[48][4] = DFFEA(JB1_memory[48][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L47, , );


--JB1L8061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_477~0 at LC_X35_Y14_N0
--operation mode is normal

JB1_memory[49][4]_qfbk = JB1_memory[49][4];
JB1L8061 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[49][4]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[48][4];

--JB1_memory[49][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[49][4] at LC_X35_Y14_N0
--operation mode is normal

JB1_memory[49][4]_sload_eqn = FB1L272;
JB1_memory[49][4] = DFFEA(JB1_memory[49][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L57, , );


--JB1_memory[51][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[51][4] at LC_X36_Y13_N2
--operation mode is normal

JB1_memory[51][4]_sload_eqn = FB1L272;
JB1_memory[51][4] = DFFEA(JB1_memory[51][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L77, , );


--JB1L9061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_477~1 at LC_X35_Y14_N1
--operation mode is normal

JB1_memory[50][4]_qfbk = JB1_memory[50][4];
JB1L9061 = JB1L8061 & (JB1_memory[51][4] # !M6_safe_q[1]) # !JB1L8061 & M6_safe_q[1] & JB1_memory[50][4]_qfbk;

--JB1_memory[50][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[50][4] at LC_X35_Y14_N1
--operation mode is normal

JB1_memory[50][4]_sload_eqn = FB1L272;
JB1_memory[50][4] = DFFEA(JB1_memory[50][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L67, , );


--JB1L6061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_476~0 at LC_X34_Y17_N5
--operation mode is normal

JB1L6061 = M6_safe_q[3] & (M6_safe_q[2] # JB1L3161) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L9061;


--JB1_memory[60][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[60][4] at LC_X36_Y12_N9
--operation mode is normal

JB1_memory[60][4]_lut_out = FB1L272;
JB1_memory[60][4] = DFFEA(JB1_memory[60][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L68, , );


--JB1L4161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_480~0 at LC_X35_Y12_N3
--operation mode is normal

JB1_memory[62][4]_qfbk = JB1_memory[62][4];
JB1L4161 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[62][4]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[60][4];

--JB1_memory[62][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[62][4] at LC_X35_Y12_N3
--operation mode is normal

JB1_memory[62][4]_sload_eqn = FB1L272;
JB1_memory[62][4] = DFFEA(JB1_memory[62][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L88, , );


--JB1_memory[63][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[63][4] at LC_X40_Y12_N7
--operation mode is normal

JB1_memory[63][4]_lut_out = FB1L272;
JB1_memory[63][4] = DFFEA(JB1_memory[63][4]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L98, , );


--JB1L5161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_480~1 at LC_X35_Y12_N4
--operation mode is normal

JB1_memory[61][4]_qfbk = JB1_memory[61][4];
JB1L5161 = JB1L4161 & (JB1_memory[63][4] # !M6_safe_q[0]) # !JB1L4161 & M6_safe_q[0] & JB1_memory[61][4]_qfbk;

--JB1_memory[61][4] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[61][4] at LC_X35_Y12_N4
--operation mode is normal

JB1_memory[61][4]_sload_eqn = FB1L272;
JB1_memory[61][4] = DFFEA(JB1_memory[61][4]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L78, , );


--JB1L7061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_295_rtl_476~1 at LC_X34_Y17_N6
--operation mode is normal

JB1L7061 = JB1L6061 & (JB1L5161 # !M6_safe_q[2]) # !JB1L6061 & M6_safe_q[2] & JB1L1161;


--JB1L5751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2078_rtl_247_rtl_291~1 at LC_X25_Y23_N8
--operation mode is normal

JB1L5751 = JB1L4751 & (JB1L7061 # !M6_safe_q[5]) # !JB1L4751 & M6_safe_q[5] & JB1L7951;


--JB1_memory[84][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[84][3] at LC_X35_Y24_N3
--operation mode is normal

JB1_memory[84][3]_sload_eqn = FB1L472;
JB1_memory[84][3] = DFFEA(JB1_memory[84][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L011, , );


--JB1L6171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_528~0 at LC_X36_Y24_N0
--operation mode is normal

JB1_memory[86][3]_qfbk = JB1_memory[86][3];
JB1L6171 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[86][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[84][3];

--JB1_memory[86][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[86][3] at LC_X36_Y24_N0
--operation mode is normal

JB1_memory[86][3]_sload_eqn = FB1L472;
JB1_memory[86][3] = DFFEA(JB1_memory[86][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L211, , );


--JB1_memory[87][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[87][3] at LC_X36_Y25_N7
--operation mode is normal

JB1_memory[87][3]_sload_eqn = FB1L472;
JB1_memory[87][3] = DFFEA(JB1_memory[87][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L311, , );


--JB1L7171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_528~1 at LC_X36_Y24_N4
--operation mode is normal

JB1_memory[85][3]_qfbk = JB1_memory[85][3];
JB1L7171 = JB1L6171 & (JB1_memory[87][3] # !M6_safe_q[0]) # !JB1L6171 & M6_safe_q[0] & JB1_memory[85][3]_qfbk;

--JB1_memory[85][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[85][3] at LC_X36_Y24_N4
--operation mode is normal

JB1_memory[85][3]_sload_eqn = FB1L472;
JB1_memory[85][3] = DFFEA(JB1_memory[85][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L111, , );


--JB1_memory[88][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[88][3] at LC_X40_Y26_N0
--operation mode is normal

JB1_memory[88][3]_sload_eqn = FB1L472;
JB1_memory[88][3] = DFFEA(JB1_memory[88][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L411, , );


--JB1L8171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_529~0 at LC_X39_Y26_N8
--operation mode is normal

JB1_memory[89][3]_qfbk = JB1_memory[89][3];
JB1L8171 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[89][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[88][3];

--JB1_memory[89][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[89][3] at LC_X39_Y26_N8
--operation mode is normal

JB1_memory[89][3]_sload_eqn = FB1L472;
JB1_memory[89][3] = DFFEA(JB1_memory[89][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L511, , );


--JB1_memory[91][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[91][3] at LC_X41_Y26_N9
--operation mode is normal

JB1_memory[91][3]_sload_eqn = FB1L472;
JB1_memory[91][3] = DFFEA(JB1_memory[91][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L711, , );


--JB1L9171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_529~1 at LC_X39_Y26_N9
--operation mode is normal

JB1_memory[90][3]_qfbk = JB1_memory[90][3];
JB1L9171 = JB1L8171 & (JB1_memory[91][3] # !M6_safe_q[1]) # !JB1L8171 & M6_safe_q[1] & JB1_memory[90][3]_qfbk;

--JB1_memory[90][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[90][3] at LC_X39_Y26_N9
--operation mode is normal

JB1_memory[90][3]_sload_eqn = FB1L472;
JB1_memory[90][3] = DFFEA(JB1_memory[90][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L611, , );


--JB1_memory[80][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[80][3] at LC_X40_Y24_N6
--operation mode is normal

JB1_memory[80][3]_lut_out = FB1L472;
JB1_memory[80][3] = DFFEA(JB1_memory[80][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L601, , );


--JB1L4171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_527~0 at LC_X40_Y23_N0
--operation mode is normal

JB1_memory[81][3]_qfbk = JB1_memory[81][3];
JB1L4171 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[81][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[80][3];

--JB1_memory[81][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[81][3] at LC_X40_Y23_N0
--operation mode is normal

JB1_memory[81][3]_sload_eqn = FB1L472;
JB1_memory[81][3] = DFFEA(JB1_memory[81][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L701, , );


--JB1_memory[83][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[83][3] at LC_X41_Y24_N4
--operation mode is normal

JB1_memory[83][3]_sload_eqn = FB1L472;
JB1_memory[83][3] = DFFEA(JB1_memory[83][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L901, , );


--JB1L5171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_527~1 at LC_X40_Y23_N9
--operation mode is normal

JB1_memory[82][3]_qfbk = JB1_memory[82][3];
JB1L5171 = JB1L4171 & (JB1_memory[83][3] # !M6_safe_q[1]) # !JB1L4171 & M6_safe_q[1] & JB1_memory[82][3]_qfbk;

--JB1_memory[82][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[82][3] at LC_X40_Y23_N9
--operation mode is normal

JB1_memory[82][3]_sload_eqn = FB1L472;
JB1_memory[82][3] = DFFEA(JB1_memory[82][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L801, , );


--JB1L2171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_526~0 at LC_X39_Y23_N2
--operation mode is normal

JB1L2171 = M6_safe_q[3] & (M6_safe_q[2] # JB1L9171) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L5171;


--JB1_memory[92][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[92][3] at LC_X40_Y5_N3
--operation mode is normal

JB1_memory[92][3]_sload_eqn = FB1L472;
JB1_memory[92][3] = DFFEA(JB1_memory[92][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L811, , );


--JB1L0271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_530~0 at LC_X39_Y5_N6
--operation mode is normal

JB1_memory[94][3]_qfbk = JB1_memory[94][3];
JB1L0271 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[94][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[92][3];

--JB1_memory[94][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[94][3] at LC_X39_Y5_N6
--operation mode is normal

JB1_memory[94][3]_sload_eqn = FB1L472;
JB1_memory[94][3] = DFFEA(JB1_memory[94][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L021, , );


--JB1_memory[95][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[95][3] at LC_X39_Y6_N2
--operation mode is normal

JB1_memory[95][3]_lut_out = FB1L472;
JB1_memory[95][3] = DFFEA(JB1_memory[95][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L121, , );


--JB1L1271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_530~1 at LC_X39_Y6_N0
--operation mode is normal

JB1_memory[93][3]_qfbk = JB1_memory[93][3];
JB1L1271 = JB1L0271 & (JB1_memory[95][3] # !M6_safe_q[0]) # !JB1L0271 & M6_safe_q[0] & JB1_memory[93][3]_qfbk;

--JB1_memory[93][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[93][3] at LC_X39_Y6_N0
--operation mode is normal

JB1_memory[93][3]_sload_eqn = FB1L472;
JB1_memory[93][3] = DFFEA(JB1_memory[93][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L911, , );


--JB1L3171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_308_rtl_526~1 at LC_X36_Y22_N3
--operation mode is normal

JB1L3171 = JB1L2171 & (JB1L1271 # !M6_safe_q[2]) # !JB1L2171 & M6_safe_q[2] & JB1L7171;


--JB1_memory[104][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[104][3] at LC_X44_Y23_N7
--operation mode is normal

JB1_memory[104][3]_sload_eqn = FB1L472;
JB1_memory[104][3] = DFFEA(JB1_memory[104][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L031, , );


--JB1L8271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_534~0 at LC_X45_Y22_N0
--operation mode is normal

JB1_memory[105][3]_qfbk = JB1_memory[105][3];
JB1L8271 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[105][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[104][3];

--JB1_memory[105][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[105][3] at LC_X45_Y22_N0
--operation mode is normal

JB1_memory[105][3]_sload_eqn = FB1L472;
JB1_memory[105][3] = DFFEA(JB1_memory[105][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L131, , );


--JB1_memory[107][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[107][3] at LC_X45_Y23_N3
--operation mode is normal

JB1_memory[107][3]_sload_eqn = FB1L472;
JB1_memory[107][3] = DFFEA(JB1_memory[107][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L331, , );


--JB1L9271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_534~1 at LC_X45_Y22_N6
--operation mode is normal

JB1_memory[106][3]_qfbk = JB1_memory[106][3];
JB1L9271 = JB1L8271 & (JB1_memory[107][3] # !M6_safe_q[1]) # !JB1L8271 & M6_safe_q[1] & JB1_memory[106][3]_qfbk;

--JB1_memory[106][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[106][3] at LC_X45_Y22_N6
--operation mode is normal

JB1_memory[106][3]_sload_eqn = FB1L472;
JB1_memory[106][3] = DFFEA(JB1_memory[106][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L231, , );


--JB1_memory[100][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[100][3] at LC_X35_Y21_N7
--operation mode is normal

JB1_memory[100][3]_lut_out = FB1L472;
JB1_memory[100][3] = DFFEA(JB1_memory[100][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L621, , );


--JB1L6271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_533~0 at LC_X35_Y20_N1
--operation mode is normal

JB1_memory[102][3]_qfbk = JB1_memory[102][3];
JB1L6271 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[102][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[100][3];

--JB1_memory[102][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[102][3] at LC_X35_Y20_N1
--operation mode is normal

JB1_memory[102][3]_sload_eqn = FB1L472;
JB1_memory[102][3] = DFFEA(JB1_memory[102][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L821, , );


--JB1_memory[103][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[103][3] at LC_X36_Y21_N3
--operation mode is normal

JB1_memory[103][3]_sload_eqn = FB1L472;
JB1_memory[103][3] = DFFEA(JB1_memory[103][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L921, , );


--JB1L7271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_533~1 at LC_X36_Y20_N2
--operation mode is normal

JB1_memory[101][3]_qfbk = JB1_memory[101][3];
JB1L7271 = JB1L6271 & (JB1_memory[103][3] # !M6_safe_q[0]) # !JB1L6271 & M6_safe_q[0] & JB1_memory[101][3]_qfbk;

--JB1_memory[101][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[101][3] at LC_X36_Y20_N2
--operation mode is normal

JB1_memory[101][3]_sload_eqn = FB1L472;
JB1_memory[101][3] = DFFEA(JB1_memory[101][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L721, , );


--JB1_memory[96][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[96][3] at LC_X40_Y19_N0
--operation mode is normal

JB1_memory[96][3]_lut_out = FB1L472;
JB1_memory[96][3] = DFFEA(JB1_memory[96][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L221, , );


--JB1L4271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_532~0 at LC_X40_Y18_N4
--operation mode is normal

JB1_memory[97][3]_qfbk = JB1_memory[97][3];
JB1L4271 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[97][3]_qfbk) # !M6_safe_q[0] & JB1_memory[96][3] & !M6_safe_q[1];

--JB1_memory[97][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[97][3] at LC_X40_Y18_N4
--operation mode is normal

JB1_memory[97][3]_sload_eqn = FB1L472;
JB1_memory[97][3] = DFFEA(JB1_memory[97][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L321, , );


--JB1_memory[99][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[99][3] at LC_X41_Y18_N6
--operation mode is normal

JB1_memory[99][3]_sload_eqn = FB1L472;
JB1_memory[99][3] = DFFEA(JB1_memory[99][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L521, , );


--JB1L5271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_532~1 at LC_X40_Y18_N0
--operation mode is normal

JB1_memory[98][3]_qfbk = JB1_memory[98][3];
JB1L5271 = JB1L4271 & (JB1_memory[99][3] # !M6_safe_q[1]) # !JB1L4271 & M6_safe_q[1] & JB1_memory[98][3]_qfbk;

--JB1_memory[98][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[98][3] at LC_X40_Y18_N0
--operation mode is normal

JB1_memory[98][3]_sload_eqn = FB1L472;
JB1_memory[98][3] = DFFEA(JB1_memory[98][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L421, , );


--JB1L2271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_531~0 at LC_X36_Y20_N4
--operation mode is normal

JB1L2271 = M6_safe_q[2] & (M6_safe_q[3] # JB1L7271) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L5271;


--JB1_memory[108][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[108][3] at LC_X39_Y9_N1
--operation mode is normal

JB1_memory[108][3]_sload_eqn = FB1L472;
JB1_memory[108][3] = DFFEA(JB1_memory[108][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L431, , );


--JB1L0371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_535~0 at LC_X39_Y10_N9
--operation mode is normal

JB1_memory[110][3]_qfbk = JB1_memory[110][3];
JB1L0371 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[110][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[108][3];

--JB1_memory[110][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[110][3] at LC_X39_Y10_N9
--operation mode is normal

JB1_memory[110][3]_sload_eqn = FB1L472;
JB1_memory[110][3] = DFFEA(JB1_memory[110][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L631, , );


--JB1_memory[111][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[111][3] at LC_X40_Y10_N1
--operation mode is normal

JB1_memory[111][3]_sload_eqn = FB1L472;
JB1_memory[111][3] = DFFEA(JB1_memory[111][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L731, , );


--JB1L1371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_535~1 at LC_X39_Y10_N0
--operation mode is normal

JB1_memory[109][3]_qfbk = JB1_memory[109][3];
JB1L1371 = JB1L0371 & (JB1_memory[111][3] # !M6_safe_q[0]) # !JB1L0371 & M6_safe_q[0] & JB1_memory[109][3]_qfbk;

--JB1_memory[109][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[109][3] at LC_X39_Y10_N0
--operation mode is normal

JB1_memory[109][3]_sload_eqn = FB1L472;
JB1_memory[109][3] = DFFEA(JB1_memory[109][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L531, , );


--JB1L3271 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_309_rtl_531~1 at LC_X36_Y20_N5
--operation mode is normal

JB1L3271 = JB1L2271 & (JB1L1371 # !M6_safe_q[3]) # !JB1L2271 & M6_safe_q[3] & JB1L9271;


--JB1_memory[72][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[72][3] at LC_X34_Y23_N0
--operation mode is normal

JB1_memory[72][3]_lut_out = FB1L472;
JB1_memory[72][3] = DFFEA(JB1_memory[72][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L89, , );


--JB1L8071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_524~0 at LC_X35_Y23_N4
--operation mode is normal

JB1_memory[73][3]_qfbk = JB1_memory[73][3];
JB1L8071 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[73][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[72][3];

--JB1_memory[73][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[73][3] at LC_X35_Y23_N4
--operation mode is normal

JB1_memory[73][3]_sload_eqn = FB1L472;
JB1_memory[73][3] = DFFEA(JB1_memory[73][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L99, , );


--JB1_memory[75][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[75][3] at LC_X35_Y22_N5
--operation mode is normal

JB1_memory[75][3]_sload_eqn = FB1L472;
JB1_memory[75][3] = DFFEA(JB1_memory[75][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L101, , );


--JB1L9071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_524~1 at LC_X35_Y23_N0
--operation mode is normal

JB1_memory[74][3]_qfbk = JB1_memory[74][3];
JB1L9071 = JB1L8071 & (JB1_memory[75][3] # !M6_safe_q[1]) # !JB1L8071 & M6_safe_q[1] & JB1_memory[74][3]_qfbk;

--JB1_memory[74][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[74][3] at LC_X35_Y23_N0
--operation mode is normal

JB1_memory[74][3]_sload_eqn = FB1L472;
JB1_memory[74][3] = DFFEA(JB1_memory[74][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L001, , );


--JB1_memory[68][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[68][3] at LC_X45_Y24_N6
--operation mode is normal

JB1_memory[68][3]_sload_eqn = FB1L472;
JB1_memory[68][3] = DFFEA(JB1_memory[68][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L49, , );


--JB1L6071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_523~0 at LC_X44_Y24_N1
--operation mode is normal

JB1_memory[70][3]_qfbk = JB1_memory[70][3];
JB1L6071 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[70][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[68][3];

--JB1_memory[70][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[70][3] at LC_X44_Y24_N1
--operation mode is normal

JB1_memory[70][3]_sload_eqn = FB1L472;
JB1_memory[70][3] = DFFEA(JB1_memory[70][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L69, , );


--JB1_memory[71][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[71][3] at LC_X44_Y26_N5
--operation mode is normal

JB1_memory[71][3]_sload_eqn = FB1L472;
JB1_memory[71][3] = DFFEA(JB1_memory[71][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L79, , );


--JB1L7071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_523~1 at LC_X44_Y24_N2
--operation mode is normal

JB1_memory[69][3]_qfbk = JB1_memory[69][3];
JB1L7071 = JB1L6071 & (JB1_memory[71][3] # !M6_safe_q[0]) # !JB1L6071 & M6_safe_q[0] & JB1_memory[69][3]_qfbk;

--JB1_memory[69][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[69][3] at LC_X44_Y24_N2
--operation mode is normal

JB1_memory[69][3]_sload_eqn = FB1L472;
JB1_memory[69][3] = DFFEA(JB1_memory[69][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L59, , );


--JB1_memory[64][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[64][3] at LC_X41_Y22_N4
--operation mode is normal

JB1_memory[64][3]_lut_out = FB1L472;
JB1_memory[64][3] = DFFEA(JB1_memory[64][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L09, , );


--JB1L4071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_522~0 at LC_X41_Y21_N1
--operation mode is normal

JB1_memory[65][3]_qfbk = JB1_memory[65][3];
JB1L4071 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[65][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[64][3];

--JB1_memory[65][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[65][3] at LC_X41_Y21_N1
--operation mode is normal

JB1_memory[65][3]_sload_eqn = FB1L472;
JB1_memory[65][3] = DFFEA(JB1_memory[65][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L19, , );


--JB1_memory[67][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[67][3] at LC_X41_Y20_N3
--operation mode is normal

JB1_memory[67][3]_sload_eqn = FB1L472;
JB1_memory[67][3] = DFFEA(JB1_memory[67][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L39, , );


--JB1L5071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_522~1 at LC_X41_Y21_N2
--operation mode is normal

JB1_memory[66][3]_qfbk = JB1_memory[66][3];
JB1L5071 = JB1L4071 & (JB1_memory[67][3] # !M6_safe_q[1]) # !JB1L4071 & M6_safe_q[1] & JB1_memory[66][3]_qfbk;

--JB1_memory[66][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[66][3] at LC_X41_Y21_N2
--operation mode is normal

JB1_memory[66][3]_sload_eqn = FB1L472;
JB1_memory[66][3] = DFFEA(JB1_memory[66][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L29, , );


--JB1L2071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_521~0 at LC_X41_Y21_N3
--operation mode is normal

JB1L2071 = M6_safe_q[2] & (M6_safe_q[3] # JB1L7071) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L5071;


--JB1_memory[76][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[76][3] at LC_X40_Y8_N5
--operation mode is normal

JB1_memory[76][3]_sload_eqn = FB1L472;
JB1_memory[76][3] = DFFEA(JB1_memory[76][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L201, , );


--JB1L0171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_525~0 at LC_X39_Y8_N8
--operation mode is normal

JB1_memory[78][3]_qfbk = JB1_memory[78][3];
JB1L0171 = M6_safe_q[1] & (JB1_memory[78][3]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[76][3] & !M6_safe_q[0];

--JB1_memory[78][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[78][3] at LC_X39_Y8_N8
--operation mode is normal

JB1_memory[78][3]_sload_eqn = FB1L472;
JB1_memory[78][3] = DFFEA(JB1_memory[78][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L401, , );


--JB1_memory[79][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[79][3] at LC_X39_Y7_N4
--operation mode is normal

JB1_memory[79][3]_lut_out = FB1L472;
JB1_memory[79][3] = DFFEA(JB1_memory[79][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L501, , );


--JB1L1171 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_525~1 at LC_X39_Y8_N9
--operation mode is normal

JB1_memory[77][3]_qfbk = JB1_memory[77][3];
JB1L1171 = JB1L0171 & (JB1_memory[79][3] # !M6_safe_q[0]) # !JB1L0171 & M6_safe_q[0] & JB1_memory[77][3]_qfbk;

--JB1_memory[77][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[77][3] at LC_X39_Y8_N9
--operation mode is normal

JB1_memory[77][3]_sload_eqn = FB1L472;
JB1_memory[77][3] = DFFEA(JB1_memory[77][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L301, , );


--JB1L3071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_307_rtl_521~1 at LC_X36_Y20_N1
--operation mode is normal

JB1L3071 = JB1L2071 & (JB1L1171 # !M6_safe_q[3]) # !JB1L2071 & JB1L9071 & M6_safe_q[3];


--JB1L0071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_306~0 at LC_X36_Y20_N6
--operation mode is normal

JB1L0071 = M6_safe_q[5] & (M6_safe_q[4] # JB1L3271) # !M6_safe_q[5] & !M6_safe_q[4] & JB1L3071;


--JB1_memory[116][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[116][3] at LC_X44_Y20_N7
--operation mode is normal

JB1_memory[116][3]_sload_eqn = FB1L472;
JB1_memory[116][3] = DFFEA(JB1_memory[116][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L241, , );


--JB1L6371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_538~0 at LC_X44_Y19_N0
--operation mode is normal

JB1_memory[118][3]_qfbk = JB1_memory[118][3];
JB1L6371 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[118][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[116][3];

--JB1_memory[118][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[118][3] at LC_X44_Y19_N0
--operation mode is normal

JB1_memory[118][3]_sload_eqn = FB1L472;
JB1_memory[118][3] = DFFEA(JB1_memory[118][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L441, , );


--JB1_memory[119][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[119][3] at LC_X45_Y21_N0
--operation mode is normal

JB1_memory[119][3]_sload_eqn = FB1L472;
JB1_memory[119][3] = DFFEA(JB1_memory[119][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L541, , );


--JB1L7371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_538~1 at LC_X44_Y19_N5
--operation mode is normal

JB1_memory[117][3]_qfbk = JB1_memory[117][3];
JB1L7371 = JB1L6371 & (JB1_memory[119][3] # !M6_safe_q[0]) # !JB1L6371 & M6_safe_q[0] & JB1_memory[117][3]_qfbk;

--JB1_memory[117][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[117][3] at LC_X44_Y19_N5
--operation mode is normal

JB1_memory[117][3]_sload_eqn = FB1L472;
JB1_memory[117][3] = DFFEA(JB1_memory[117][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L341, , );


--JB1_memory[120][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[120][3] at LC_X45_Y17_N0
--operation mode is normal

JB1_memory[120][3]_sload_eqn = FB1L472;
JB1_memory[120][3] = DFFEA(JB1_memory[120][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L641, , );


--JB1L8371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_539~0 at LC_X44_Y16_N6
--operation mode is normal

JB1_memory[121][3]_qfbk = JB1_memory[121][3];
JB1L8371 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[121][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[120][3];

--JB1_memory[121][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[121][3] at LC_X44_Y16_N6
--operation mode is normal

JB1_memory[121][3]_sload_eqn = FB1L472;
JB1_memory[121][3] = DFFEA(JB1_memory[121][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L741, , );


--JB1_memory[123][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[123][3] at LC_X45_Y16_N8
--operation mode is normal

JB1_memory[123][3]_lut_out = FB1L472;
JB1_memory[123][3] = DFFEA(JB1_memory[123][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L941, , );


--JB1L9371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_539~1 at LC_X44_Y16_N7
--operation mode is normal

JB1_memory[122][3]_qfbk = JB1_memory[122][3];
JB1L9371 = JB1L8371 & (JB1_memory[123][3] # !M6_safe_q[1]) # !JB1L8371 & M6_safe_q[1] & JB1_memory[122][3]_qfbk;

--JB1_memory[122][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[122][3] at LC_X44_Y16_N7
--operation mode is normal

JB1_memory[122][3]_sload_eqn = FB1L472;
JB1_memory[122][3] = DFFEA(JB1_memory[122][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L841, , );


--JB1_memory[112][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[112][3] at LC_X44_Y13_N0
--operation mode is normal

JB1_memory[112][3]_sload_eqn = FB1L472;
JB1_memory[112][3] = DFFEA(JB1_memory[112][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L831, , );


--JB1L4371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_537~0 at LC_X44_Y12_N2
--operation mode is normal

JB1_memory[113][3]_qfbk = JB1_memory[113][3];
JB1L4371 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[113][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[112][3];

--JB1_memory[113][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[113][3] at LC_X44_Y12_N2
--operation mode is normal

JB1_memory[113][3]_sload_eqn = FB1L472;
JB1_memory[113][3] = DFFEA(JB1_memory[113][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L931, , );


--JB1_memory[115][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[115][3] at LC_X45_Y12_N8
--operation mode is normal

JB1_memory[115][3]_lut_out = FB1L472;
JB1_memory[115][3] = DFFEA(JB1_memory[115][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L141, , );


--JB1L5371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_537~1 at LC_X44_Y12_N3
--operation mode is normal

JB1_memory[114][3]_qfbk = JB1_memory[114][3];
JB1L5371 = JB1L4371 & (JB1_memory[115][3] # !M6_safe_q[1]) # !JB1L4371 & M6_safe_q[1] & JB1_memory[114][3]_qfbk;

--JB1_memory[114][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[114][3] at LC_X44_Y12_N3
--operation mode is normal

JB1_memory[114][3]_sload_eqn = FB1L472;
JB1_memory[114][3] = DFFEA(JB1_memory[114][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L041, , );


--JB1L2371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_536~0 at LC_X44_Y16_N4
--operation mode is normal

JB1L2371 = M6_safe_q[3] & (M6_safe_q[2] # JB1L9371) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L5371;


--JB1_memory[124][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[124][3] at LC_X45_Y9_N5
--operation mode is normal

JB1_memory[124][3]_sload_eqn = FB1L472;
JB1_memory[124][3] = DFFEA(JB1_memory[124][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L051, , );


--JB1L0471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_540~0 at LC_X44_Y9_N0
--operation mode is normal

JB1_memory[126][3]_qfbk = JB1_memory[126][3];
JB1L0471 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[126][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[124][3];

--JB1_memory[126][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[126][3] at LC_X44_Y9_N0
--operation mode is normal

JB1_memory[126][3]_sload_eqn = FB1L472;
JB1_memory[126][3] = DFFEA(JB1_memory[126][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L251, , );


--JB1_memory[127][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[127][3] at LC_X44_Y8_N8
--operation mode is normal

JB1_memory[127][3]_sload_eqn = FB1L472;
JB1_memory[127][3] = DFFEA(JB1_memory[127][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L351, , );


--JB1L1471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_540~1 at LC_X44_Y9_N1
--operation mode is normal

JB1_memory[125][3]_qfbk = JB1_memory[125][3];
JB1L1471 = JB1L0471 & (JB1_memory[127][3] # !M6_safe_q[0]) # !JB1L0471 & M6_safe_q[0] & JB1_memory[125][3]_qfbk;

--JB1_memory[125][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[125][3] at LC_X44_Y9_N1
--operation mode is normal

JB1_memory[125][3]_sload_eqn = FB1L472;
JB1_memory[125][3] = DFFEA(JB1_memory[125][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L151, , );


--JB1L3371 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_310_rtl_536~1 at LC_X44_Y16_N5
--operation mode is normal

JB1L3371 = JB1L2371 & (JB1L1471 # !M6_safe_q[2]) # !JB1L2371 & M6_safe_q[2] & JB1L7371;


--JB1L1071 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_251_rtl_306~1 at LC_X36_Y20_N7
--operation mode is normal

JB1L1071 = JB1L0071 & (JB1L3371 # !M6_safe_q[4]) # !JB1L0071 & JB1L3171 & M6_safe_q[4];


--JB1_memory[40][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[40][3] at LC_X41_Y17_N6
--operation mode is normal

JB1_memory[40][3]_sload_eqn = FB1L472;
JB1_memory[40][3] = DFFEA(JB1_memory[40][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L66, , );


--JB1L6861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_514~0 at LC_X36_Y19_N7
--operation mode is normal

JB1_memory[41][3]_qfbk = JB1_memory[41][3];
JB1L6861 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[41][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[40][3];

--JB1_memory[41][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[41][3] at LC_X36_Y19_N7
--operation mode is normal

JB1_memory[41][3]_sload_eqn = FB1L472;
JB1_memory[41][3] = DFFEA(JB1_memory[41][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L76, , );


--JB1_memory[43][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[43][3] at LC_X41_Y14_N2
--operation mode is normal

JB1_memory[43][3]_lut_out = FB1L472;
JB1_memory[43][3] = DFFEA(JB1_memory[43][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L96, , );


--JB1L7861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_514~1 at LC_X36_Y19_N8
--operation mode is normal

JB1_memory[42][3]_qfbk = JB1_memory[42][3];
JB1L7861 = JB1L6861 & (JB1_memory[43][3] # !M6_safe_q[1]) # !JB1L6861 & M6_safe_q[1] & JB1_memory[42][3]_qfbk;

--JB1_memory[42][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[42][3] at LC_X36_Y19_N8
--operation mode is normal

JB1_memory[42][3]_sload_eqn = FB1L472;
JB1_memory[42][3] = DFFEA(JB1_memory[42][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L86, , );


--JB1_memory[36][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[36][3] at LC_X41_Y15_N2
--operation mode is normal

JB1_memory[36][3]_lut_out = FB1L472;
JB1_memory[36][3] = DFFEA(JB1_memory[36][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L26, , );


--JB1L4861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_513~0 at LC_X40_Y15_N3
--operation mode is normal

JB1_memory[38][3]_qfbk = JB1_memory[38][3];
JB1L4861 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[38][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[36][3];

--JB1_memory[38][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[38][3] at LC_X40_Y15_N3
--operation mode is normal

JB1_memory[38][3]_sload_eqn = FB1L472;
JB1_memory[38][3] = DFFEA(JB1_memory[38][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L46, , );


--JB1_memory[39][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[39][3] at LC_X40_Y14_N6
--operation mode is normal

JB1_memory[39][3]_lut_out = FB1L472;
JB1_memory[39][3] = DFFEA(JB1_memory[39][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L56, , );


--JB1L5861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_513~1 at LC_X40_Y15_N4
--operation mode is normal

JB1_memory[37][3]_qfbk = JB1_memory[37][3];
JB1L5861 = JB1L4861 & (JB1_memory[39][3] # !M6_safe_q[0]) # !JB1L4861 & M6_safe_q[0] & JB1_memory[37][3]_qfbk;

--JB1_memory[37][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[37][3] at LC_X40_Y15_N4
--operation mode is normal

JB1_memory[37][3]_sload_eqn = FB1L472;
JB1_memory[37][3] = DFFEA(JB1_memory[37][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L36, , );


--JB1_memory[32][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[32][3] at LC_X39_Y17_N4
--operation mode is normal

JB1_memory[32][3]_sload_eqn = FB1L472;
JB1_memory[32][3] = DFFEA(JB1_memory[32][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L85, , );


--JB1L2861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_512~0 at LC_X40_Y17_N1
--operation mode is normal

JB1_memory[33][3]_qfbk = JB1_memory[33][3];
JB1L2861 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[33][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[32][3];

--JB1_memory[33][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[33][3] at LC_X40_Y17_N1
--operation mode is normal

JB1_memory[33][3]_sload_eqn = FB1L472;
JB1_memory[33][3] = DFFEA(JB1_memory[33][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L95, , );


--JB1_memory[35][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[35][3] at LC_X39_Y18_N9
--operation mode is normal

JB1_memory[35][3]_lut_out = FB1L472;
JB1_memory[35][3] = DFFEA(JB1_memory[35][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L16, , );


--JB1L3861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_512~1 at LC_X40_Y17_N2
--operation mode is normal

JB1_memory[34][3]_qfbk = JB1_memory[34][3];
JB1L3861 = JB1L2861 & (JB1_memory[35][3] # !M6_safe_q[1]) # !JB1L2861 & M6_safe_q[1] & JB1_memory[34][3]_qfbk;

--JB1_memory[34][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[34][3] at LC_X40_Y17_N2
--operation mode is normal

JB1_memory[34][3]_sload_eqn = FB1L472;
JB1_memory[34][3] = DFFEA(JB1_memory[34][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L06, , );


--JB1L0861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_511~0 at LC_X40_Y15_N5
--operation mode is normal

JB1L0861 = M6_safe_q[2] & (JB1L5861 # M6_safe_q[3]) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L3861;


--JB1_memory[44][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[44][3] at LC_X41_Y13_N9
--operation mode is normal

JB1_memory[44][3]_lut_out = FB1L472;
JB1_memory[44][3] = DFFEA(JB1_memory[44][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L07, , );


--JB1L8861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_515~0 at LC_X41_Y13_N5
--operation mode is normal

JB1_memory[46][3]_qfbk = JB1_memory[46][3];
JB1L8861 = M6_safe_q[1] & (JB1_memory[46][3]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[44][3] & !M6_safe_q[0];

--JB1_memory[46][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[46][3] at LC_X41_Y13_N5
--operation mode is normal

JB1_memory[46][3]_sload_eqn = FB1L472;
JB1_memory[46][3] = DFFEA(JB1_memory[46][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L27, , );


--JB1_memory[47][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[47][3] at LC_X39_Y13_N6
--operation mode is normal

JB1_memory[47][3]_sload_eqn = FB1L472;
JB1_memory[47][3] = DFFEA(JB1_memory[47][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L37, , );


--JB1L9861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_515~1 at LC_X39_Y13_N5
--operation mode is normal

JB1_memory[45][3]_qfbk = JB1_memory[45][3];
JB1L9861 = JB1L8861 & (JB1_memory[47][3] # !M6_safe_q[0]) # !JB1L8861 & M6_safe_q[0] & JB1_memory[45][3]_qfbk;

--JB1_memory[45][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[45][3] at LC_X39_Y13_N5
--operation mode is normal

JB1_memory[45][3]_sload_eqn = FB1L472;
JB1_memory[45][3] = DFFEA(JB1_memory[45][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L17, , );


--JB1L1861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_304_rtl_511~1 at LC_X35_Y20_N6
--operation mode is normal

JB1L1861 = JB1L0861 & (JB1L9861 # !M6_safe_q[3]) # !JB1L0861 & M6_safe_q[3] & JB1L7861;


--JB1_memory[20][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[20][3] at LC_X30_Y5_N2
--operation mode is normal

JB1_memory[20][3]_sload_eqn = FB1L472;
JB1_memory[20][3] = DFFEA(JB1_memory[20][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L64, , );


--JB1L4761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_508~0 at LC_X24_Y5_N7
--operation mode is normal

JB1_memory[22][3]_qfbk = JB1_memory[22][3];
JB1L4761 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[22][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[20][3];

--JB1_memory[22][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[22][3] at LC_X24_Y5_N7
--operation mode is normal

JB1_memory[22][3]_sload_eqn = FB1L472;
JB1_memory[22][3] = DFFEA(JB1_memory[22][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L84, , );


--JB1_memory[23][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[23][3] at LC_X22_Y5_N0
--operation mode is normal

JB1_memory[23][3]_sload_eqn = FB1L472;
JB1_memory[23][3] = DFFEA(JB1_memory[23][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L94, , );


--JB1L5761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_508~1 at LC_X24_Y5_N8
--operation mode is normal

JB1_memory[21][3]_qfbk = JB1_memory[21][3];
JB1L5761 = JB1L4761 & (JB1_memory[23][3] # !M6_safe_q[0]) # !JB1L4761 & M6_safe_q[0] & JB1_memory[21][3]_qfbk;

--JB1_memory[21][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[21][3] at LC_X24_Y5_N8
--operation mode is normal

JB1_memory[21][3]_sload_eqn = FB1L472;
JB1_memory[21][3] = DFFEA(JB1_memory[21][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L74, , );


--JB1_memory[24][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[24][3] at LC_X19_Y15_N7
--operation mode is normal

JB1_memory[24][3]_sload_eqn = FB1L472;
JB1_memory[24][3] = DFFEA(JB1_memory[24][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L05, , );


--JB1L6761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_509~0 at LC_X27_Y20_N6
--operation mode is normal

JB1_memory[25][3]_qfbk = JB1_memory[25][3];
JB1L6761 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[25][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[24][3];

--JB1_memory[25][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[25][3] at LC_X27_Y20_N6
--operation mode is normal

JB1_memory[25][3]_sload_eqn = FB1L472;
JB1_memory[25][3] = DFFEA(JB1_memory[25][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L15, , );


--JB1_memory[27][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[27][3] at LC_X23_Y21_N8
--operation mode is normal

JB1_memory[27][3]_sload_eqn = FB1L472;
JB1_memory[27][3] = DFFEA(JB1_memory[27][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L35, , );


--JB1L7761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_509~1 at LC_X28_Y20_N6
--operation mode is normal

JB1_memory[26][3]_qfbk = JB1_memory[26][3];
JB1L7761 = JB1L6761 & (JB1_memory[27][3] # !M6_safe_q[1]) # !JB1L6761 & M6_safe_q[1] & JB1_memory[26][3]_qfbk;

--JB1_memory[26][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[26][3] at LC_X28_Y20_N6
--operation mode is normal

JB1_memory[26][3]_sload_eqn = FB1L472;
JB1_memory[26][3] = DFFEA(JB1_memory[26][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L25, , );


--JB1_memory[16][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[16][3] at LC_X22_Y20_N5
--operation mode is normal

JB1_memory[16][3]_sload_eqn = FB1L472;
JB1_memory[16][3] = DFFEA(JB1_memory[16][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L24, , );


--JB1L2761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_507~0 at LC_X32_Y20_N5
--operation mode is normal

JB1_memory[17][3]_qfbk = JB1_memory[17][3];
JB1L2761 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[17][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[16][3];

--JB1_memory[17][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[17][3] at LC_X32_Y20_N5
--operation mode is normal

JB1_memory[17][3]_sload_eqn = FB1L472;
JB1_memory[17][3] = DFFEA(JB1_memory[17][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L34, , );


--JB1_memory[19][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[19][3] at LC_X34_Y25_N9
--operation mode is normal

JB1_memory[19][3]_lut_out = FB1L472;
JB1_memory[19][3] = DFFEA(JB1_memory[19][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L54, , );


--JB1L3761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_507~1 at LC_X32_Y20_N0
--operation mode is normal

JB1_memory[18][3]_qfbk = JB1_memory[18][3];
JB1L3761 = JB1L2761 & (JB1_memory[19][3] # !M6_safe_q[1]) # !JB1L2761 & M6_safe_q[1] & JB1_memory[18][3]_qfbk;

--JB1_memory[18][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[18][3] at LC_X32_Y20_N0
--operation mode is normal

JB1_memory[18][3]_sload_eqn = FB1L472;
JB1_memory[18][3] = DFFEA(JB1_memory[18][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L44, , );


--JB1L0761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_506~0 at LC_X29_Y20_N6
--operation mode is normal

JB1L0761 = M6_safe_q[3] & (JB1L7761 # M6_safe_q[2]) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L3761;


--JB1_memory[28][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[28][3] at LC_X36_Y9_N5
--operation mode is normal

JB1_memory[28][3]_sload_eqn = FB1L472;
JB1_memory[28][3] = DFFEA(JB1_memory[28][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L45, , );


--JB1L8761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_510~0 at LC_X35_Y10_N8
--operation mode is normal

JB1_memory[30][3]_qfbk = JB1_memory[30][3];
JB1L8761 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[30][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[28][3];

--JB1_memory[30][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[30][3] at LC_X35_Y10_N8
--operation mode is normal

JB1_memory[30][3]_sload_eqn = FB1L472;
JB1_memory[30][3] = DFFEA(JB1_memory[30][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L65, , );


--JB1_memory[31][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[31][3] at LC_X33_Y6_N7
--operation mode is normal

JB1_memory[31][3]_lut_out = FB1L472;
JB1_memory[31][3] = DFFEA(JB1_memory[31][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L75, , );


--JB1L9761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_510~1 at LC_X35_Y10_N9
--operation mode is normal

JB1_memory[29][3]_qfbk = JB1_memory[29][3];
JB1L9761 = JB1L8761 & (JB1_memory[31][3] # !M6_safe_q[0]) # !JB1L8761 & M6_safe_q[0] & JB1_memory[29][3]_qfbk;

--JB1_memory[29][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[29][3] at LC_X35_Y10_N9
--operation mode is normal

JB1_memory[29][3]_sload_eqn = FB1L472;
JB1_memory[29][3] = DFFEA(JB1_memory[29][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L55, , );


--JB1L1761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_303_rtl_506~1 at LC_X29_Y20_N5
--operation mode is normal

JB1L1761 = JB1L0761 & (JB1L9761 # !M6_safe_q[2]) # !JB1L0761 & M6_safe_q[2] & JB1L5761;


--JB1_memory[8][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[8][3] at LC_X17_Y26_N5
--operation mode is normal

JB1_memory[8][3]_lut_out = FB1L472;
JB1_memory[8][3] = DFFEA(JB1_memory[8][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L43, , );


--JB1L6661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_504~0 at LC_X17_Y24_N6
--operation mode is normal

JB1_memory[9][3]_qfbk = JB1_memory[9][3];
JB1L6661 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[9][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[8][3];

--JB1_memory[9][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[9][3] at LC_X17_Y24_N6
--operation mode is normal

JB1_memory[9][3]_sload_eqn = FB1L472;
JB1_memory[9][3] = DFFEA(JB1_memory[9][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L53, , );


--JB1_memory[11][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[11][3] at LC_X17_Y25_N5
--operation mode is normal

JB1_memory[11][3]_sload_eqn = FB1L472;
JB1_memory[11][3] = DFFEA(JB1_memory[11][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L73, , );


--JB1L7661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_504~1 at LC_X17_Y24_N4
--operation mode is normal

JB1_memory[10][3]_qfbk = JB1_memory[10][3];
JB1L7661 = JB1L6661 & (JB1_memory[11][3] # !M6_safe_q[1]) # !JB1L6661 & M6_safe_q[1] & JB1_memory[10][3]_qfbk;

--JB1_memory[10][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[10][3] at LC_X17_Y24_N4
--operation mode is normal

JB1_memory[10][3]_sload_eqn = FB1L472;
JB1_memory[10][3] = DFFEA(JB1_memory[10][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L63, , );


--JB1_memory[4][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[4][3] at LC_X28_Y24_N4
--operation mode is normal

JB1_memory[4][3]_sload_eqn = FB1L472;
JB1_memory[4][3] = DFFEA(JB1_memory[4][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L03, , );


--JB1L4661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_503~0 at LC_X28_Y23_N4
--operation mode is normal

JB1_memory[6][3]_qfbk = JB1_memory[6][3];
JB1L4661 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[6][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[4][3];

--JB1_memory[6][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[6][3] at LC_X28_Y23_N4
--operation mode is normal

JB1_memory[6][3]_sload_eqn = FB1L472;
JB1_memory[6][3] = DFFEA(JB1_memory[6][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L23, , );


--JB1_memory[7][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[7][3] at LC_X29_Y26_N7
--operation mode is normal

JB1_memory[7][3]_sload_eqn = FB1L472;
JB1_memory[7][3] = DFFEA(JB1_memory[7][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L33, , );


--JB1L5661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_503~1 at LC_X29_Y24_N4
--operation mode is normal

JB1_memory[5][3]_qfbk = JB1_memory[5][3];
JB1L5661 = JB1L4661 & (JB1_memory[7][3] # !M6_safe_q[0]) # !JB1L4661 & M6_safe_q[0] & JB1_memory[5][3]_qfbk;

--JB1_memory[5][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[5][3] at LC_X29_Y24_N4
--operation mode is normal

JB1_memory[5][3]_sload_eqn = FB1L472;
JB1_memory[5][3] = DFFEA(JB1_memory[5][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L13, , );


--JB1_memory[0][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[0][3] at LC_X21_Y22_N6
--operation mode is normal

JB1_memory[0][3]_sload_eqn = FB1L472;
JB1_memory[0][3] = DFFEA(JB1_memory[0][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L62, , );


--JB1L2661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_502~0 at LC_X33_Y20_N1
--operation mode is normal

JB1_memory[1][3]_qfbk = JB1_memory[1][3];
JB1L2661 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[1][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[0][3];

--JB1_memory[1][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[1][3] at LC_X33_Y20_N1
--operation mode is normal

JB1_memory[1][3]_sload_eqn = FB1L472;
JB1_memory[1][3] = DFFEA(JB1_memory[1][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L72, , );


--JB1_memory[3][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[3][3] at LC_X28_Y23_N7
--operation mode is normal

JB1_memory[3][3]_sload_eqn = FB1L472;
JB1_memory[3][3] = DFFEA(JB1_memory[3][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L92, , );


--JB1L3661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_502~1 at LC_X33_Y20_N9
--operation mode is normal

JB1_memory[2][3]_qfbk = JB1_memory[2][3];
JB1L3661 = JB1L2661 & (JB1_memory[3][3] # !M6_safe_q[1]) # !JB1L2661 & M6_safe_q[1] & JB1_memory[2][3]_qfbk;

--JB1_memory[2][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[2][3] at LC_X33_Y20_N9
--operation mode is normal

JB1_memory[2][3]_sload_eqn = FB1L472;
JB1_memory[2][3] = DFFEA(JB1_memory[2][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L82, , );


--JB1L0661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_501~0 at LC_X29_Y20_N7
--operation mode is normal

JB1L0661 = M6_safe_q[2] & (M6_safe_q[3] # JB1L5661) # !M6_safe_q[2] & JB1L3661 & !M6_safe_q[3];


--JB1_memory[12][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[12][3] at LC_X17_Y7_N0
--operation mode is normal

JB1_memory[12][3]_sload_eqn = FB1L472;
JB1_memory[12][3] = DFFEA(JB1_memory[12][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L83, , );


--JB1L8661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_505~0 at LC_X28_Y6_N2
--operation mode is normal

JB1_memory[14][3]_qfbk = JB1_memory[14][3];
JB1L8661 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[14][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[12][3];

--JB1_memory[14][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[14][3] at LC_X28_Y6_N2
--operation mode is normal

JB1_memory[14][3]_sload_eqn = FB1L472;
JB1_memory[14][3] = DFFEA(JB1_memory[14][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L04, , );


--JB1_memory[15][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[15][3] at LC_X19_Y8_N8
--operation mode is normal

JB1_memory[15][3]_lut_out = FB1L472;
JB1_memory[15][3] = DFFEA(JB1_memory[15][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L14, , );


--JB1L9661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_505~1 at LC_X28_Y6_N3
--operation mode is normal

JB1_memory[13][3]_qfbk = JB1_memory[13][3];
JB1L9661 = JB1L8661 & (JB1_memory[15][3] # !M6_safe_q[0]) # !JB1L8661 & M6_safe_q[0] & JB1_memory[13][3]_qfbk;

--JB1_memory[13][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[13][3] at LC_X28_Y6_N3
--operation mode is normal

JB1_memory[13][3]_sload_eqn = FB1L472;
JB1_memory[13][3] = DFFEA(JB1_memory[13][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L93, , );


--JB1L1661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_302_rtl_501~1 at LC_X29_Y20_N8
--operation mode is normal

JB1L1661 = JB1L0661 & (JB1L9661 # !M6_safe_q[3]) # !JB1L0661 & JB1L7661 & M6_safe_q[3];


--JB1L8561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_301~0 at LC_X29_Y20_N0
--operation mode is normal

JB1L8561 = M6_safe_q[4] & (M6_safe_q[5] # JB1L1761) # !M6_safe_q[4] & !M6_safe_q[5] & JB1L1661;


--JB1_memory[52][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[52][3] at LC_X36_Y15_N1
--operation mode is normal

JB1_memory[52][3]_lut_out = FB1L472;
JB1_memory[52][3] = DFFEA(JB1_memory[52][3]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L87, , );


--JB1L4961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_518~0 at LC_X35_Y15_N5
--operation mode is normal

JB1_memory[54][3]_qfbk = JB1_memory[54][3];
JB1L4961 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[54][3]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[52][3];

--JB1_memory[54][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[54][3] at LC_X35_Y15_N5
--operation mode is normal

JB1_memory[54][3]_sload_eqn = FB1L472;
JB1_memory[54][3] = DFFEA(JB1_memory[54][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L08, , );


--JB1_memory[55][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[55][3] at LC_X35_Y16_N7
--operation mode is normal

JB1_memory[55][3]_sload_eqn = FB1L472;
JB1_memory[55][3] = DFFEA(JB1_memory[55][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L18, , );


--JB1L5961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_518~1 at LC_X35_Y16_N6
--operation mode is normal

JB1_memory[53][3]_qfbk = JB1_memory[53][3];
JB1L5961 = JB1L4961 & (JB1_memory[55][3] # !M6_safe_q[0]) # !JB1L4961 & M6_safe_q[0] & JB1_memory[53][3]_qfbk;

--JB1_memory[53][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[53][3] at LC_X35_Y16_N6
--operation mode is normal

JB1_memory[53][3]_sload_eqn = FB1L472;
JB1_memory[53][3] = DFFEA(JB1_memory[53][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L97, , );


--JB1_memory[56][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[56][3] at LC_X35_Y17_N8
--operation mode is normal

JB1_memory[56][3]_sload_eqn = FB1L472;
JB1_memory[56][3] = DFFEA(JB1_memory[56][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L28, , );


--JB1L6961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_519~0 at LC_X35_Y18_N7
--operation mode is normal

JB1_memory[57][3]_qfbk = JB1_memory[57][3];
JB1L6961 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[57][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[56][3];

--JB1_memory[57][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[57][3] at LC_X35_Y18_N7
--operation mode is normal

JB1_memory[57][3]_sload_eqn = FB1L472;
JB1_memory[57][3] = DFFEA(JB1_memory[57][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L38, , );


--JB1_memory[59][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[59][3] at LC_X33_Y17_N3
--operation mode is normal

JB1_memory[59][3]_sload_eqn = FB1L472;
JB1_memory[59][3] = DFFEA(JB1_memory[59][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L58, , );


--JB1L7961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_519~1 at LC_X35_Y18_N6
--operation mode is normal

JB1_memory[58][3]_qfbk = JB1_memory[58][3];
JB1L7961 = JB1L6961 & (JB1_memory[59][3] # !M6_safe_q[1]) # !JB1L6961 & M6_safe_q[1] & JB1_memory[58][3]_qfbk;

--JB1_memory[58][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[58][3] at LC_X35_Y18_N6
--operation mode is normal

JB1_memory[58][3]_sload_eqn = FB1L472;
JB1_memory[58][3] = DFFEA(JB1_memory[58][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L48, , );


--JB1_memory[48][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[48][3] at LC_X34_Y14_N8
--operation mode is normal

JB1_memory[48][3]_sload_eqn = FB1L472;
JB1_memory[48][3] = DFFEA(JB1_memory[48][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L47, , );


--JB1L2961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_517~0 at LC_X35_Y13_N1
--operation mode is normal

JB1_memory[49][3]_qfbk = JB1_memory[49][3];
JB1L2961 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[49][3]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[48][3];

--JB1_memory[49][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[49][3] at LC_X35_Y13_N1
--operation mode is normal

JB1_memory[49][3]_sload_eqn = FB1L472;
JB1_memory[49][3] = DFFEA(JB1_memory[49][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L57, , );


--JB1_memory[51][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[51][3] at LC_X36_Y13_N8
--operation mode is normal

JB1_memory[51][3]_sload_eqn = FB1L472;
JB1_memory[51][3] = DFFEA(JB1_memory[51][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L77, , );


--JB1L3961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_517~1 at LC_X35_Y13_N2
--operation mode is normal

JB1_memory[50][3]_qfbk = JB1_memory[50][3];
JB1L3961 = JB1L2961 & (JB1_memory[51][3] # !M6_safe_q[1]) # !JB1L2961 & M6_safe_q[1] & JB1_memory[50][3]_qfbk;

--JB1_memory[50][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[50][3] at LC_X35_Y13_N2
--operation mode is normal

JB1_memory[50][3]_sload_eqn = FB1L472;
JB1_memory[50][3] = DFFEA(JB1_memory[50][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L67, , );


--JB1L0961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_516~0 at LC_X35_Y18_N2
--operation mode is normal

JB1L0961 = M6_safe_q[3] & (M6_safe_q[2] # JB1L7961) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L3961;


--JB1_memory[60][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[60][3] at LC_X36_Y12_N2
--operation mode is normal

JB1_memory[60][3]_sload_eqn = FB1L472;
JB1_memory[60][3] = DFFEA(JB1_memory[60][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L68, , );


--JB1L8961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_520~0 at LC_X35_Y12_N0
--operation mode is normal

JB1_memory[62][3]_qfbk = JB1_memory[62][3];
JB1L8961 = M6_safe_q[1] & (JB1_memory[62][3]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[60][3] & !M6_safe_q[0];

--JB1_memory[62][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[62][3] at LC_X35_Y12_N0
--operation mode is normal

JB1_memory[62][3]_sload_eqn = FB1L472;
JB1_memory[62][3] = DFFEA(JB1_memory[62][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L88, , );


--JB1_memory[63][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[63][3] at LC_X40_Y12_N1
--operation mode is normal

JB1_memory[63][3]_sload_eqn = FB1L472;
JB1_memory[63][3] = DFFEA(JB1_memory[63][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L98, , );


--JB1L9961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_520~1 at LC_X35_Y12_N1
--operation mode is normal

JB1_memory[61][3]_qfbk = JB1_memory[61][3];
JB1L9961 = JB1L8961 & (JB1_memory[63][3] # !M6_safe_q[0]) # !JB1L8961 & M6_safe_q[0] & JB1_memory[61][3]_qfbk;

--JB1_memory[61][3] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[61][3] at LC_X35_Y12_N1
--operation mode is normal

JB1_memory[61][3]_sload_eqn = FB1L472;
JB1_memory[61][3] = DFFEA(JB1_memory[61][3]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L78, , );


--JB1L1961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_305_rtl_516~1 at LC_X35_Y18_N3
--operation mode is normal

JB1L1961 = JB1L0961 & (JB1L9961 # !M6_safe_q[2]) # !JB1L0961 & M6_safe_q[2] & JB1L5961;


--JB1L9561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2079_rtl_250_rtl_301~1 at LC_X29_Y20_N1
--operation mode is normal

JB1L9561 = JB1L8561 & (JB1L1961 # !M6_safe_q[5]) # !JB1L8561 & M6_safe_q[5] & JB1L1861;


--JB1_memory[84][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[84][2] at LC_X35_Y24_N0
--operation mode is normal

JB1_memory[84][2]_lut_out = FB1L972;
JB1_memory[84][2] = DFFEA(JB1_memory[84][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L011, , );


--JB1L0081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_568~0 at LC_X36_Y23_N5
--operation mode is normal

JB1_memory[86][2]_qfbk = JB1_memory[86][2];
JB1L0081 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[86][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[84][2];

--JB1_memory[86][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[86][2] at LC_X36_Y23_N5
--operation mode is normal

JB1_memory[86][2]_sload_eqn = FB1L972;
JB1_memory[86][2] = DFFEA(JB1_memory[86][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L211, , );


--JB1_memory[87][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[87][2] at LC_X36_Y25_N2
--operation mode is normal

JB1_memory[87][2]_sload_eqn = FB1L972;
JB1_memory[87][2] = DFFEA(JB1_memory[87][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L311, , );


--JB1L1081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_568~1 at LC_X36_Y23_N6
--operation mode is normal

JB1_memory[85][2]_qfbk = JB1_memory[85][2];
JB1L1081 = JB1L0081 & (JB1_memory[87][2] # !M6_safe_q[0]) # !JB1L0081 & M6_safe_q[0] & JB1_memory[85][2]_qfbk;

--JB1_memory[85][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[85][2] at LC_X36_Y23_N6
--operation mode is normal

JB1_memory[85][2]_sload_eqn = FB1L972;
JB1_memory[85][2] = DFFEA(JB1_memory[85][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L111, , );


--JB1_memory[88][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[88][2] at LC_X40_Y26_N6
--operation mode is normal

JB1_memory[88][2]_lut_out = FB1L972;
JB1_memory[88][2] = DFFEA(JB1_memory[88][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L411, , );


--JB1L2081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_569~0 at LC_X39_Y26_N3
--operation mode is normal

JB1_memory[89][2]_qfbk = JB1_memory[89][2];
JB1L2081 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[89][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[88][2];

--JB1_memory[89][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[89][2] at LC_X39_Y26_N3
--operation mode is normal

JB1_memory[89][2]_sload_eqn = FB1L972;
JB1_memory[89][2] = DFFEA(JB1_memory[89][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L511, , );


--JB1_memory[91][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[91][2] at LC_X41_Y26_N4
--operation mode is normal

JB1_memory[91][2]_lut_out = FB1L972;
JB1_memory[91][2] = DFFEA(JB1_memory[91][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L711, , );


--JB1L3081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_569~1 at LC_X39_Y26_N4
--operation mode is normal

JB1_memory[90][2]_qfbk = JB1_memory[90][2];
JB1L3081 = JB1L2081 & (JB1_memory[91][2] # !M6_safe_q[1]) # !JB1L2081 & M6_safe_q[1] & JB1_memory[90][2]_qfbk;

--JB1_memory[90][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[90][2] at LC_X39_Y26_N4
--operation mode is normal

JB1_memory[90][2]_sload_eqn = FB1L972;
JB1_memory[90][2] = DFFEA(JB1_memory[90][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L611, , );


--JB1_memory[80][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[80][2] at LC_X40_Y24_N8
--operation mode is normal

JB1_memory[80][2]_lut_out = FB1L972;
JB1_memory[80][2] = DFFEA(JB1_memory[80][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L601, , );


--JB1L8971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_567~0 at LC_X39_Y24_N1
--operation mode is normal

JB1_memory[81][2]_qfbk = JB1_memory[81][2];
JB1L8971 = M6_safe_q[0] & (JB1_memory[81][2]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[80][2] & !M6_safe_q[1];

--JB1_memory[81][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[81][2] at LC_X39_Y24_N1
--operation mode is normal

JB1_memory[81][2]_sload_eqn = FB1L972;
JB1_memory[81][2] = DFFEA(JB1_memory[81][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L701, , );


--JB1_memory[83][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[83][2] at LC_X41_Y24_N5
--operation mode is normal

JB1_memory[83][2]_lut_out = FB1L972;
JB1_memory[83][2] = DFFEA(JB1_memory[83][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L901, , );


--JB1L9971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_567~1 at LC_X39_Y24_N3
--operation mode is normal

JB1_memory[82][2]_qfbk = JB1_memory[82][2];
JB1L9971 = JB1L8971 & (JB1_memory[83][2] # !M6_safe_q[1]) # !JB1L8971 & M6_safe_q[1] & JB1_memory[82][2]_qfbk;

--JB1_memory[82][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[82][2] at LC_X39_Y24_N3
--operation mode is normal

JB1_memory[82][2]_sload_eqn = FB1L972;
JB1_memory[82][2] = DFFEA(JB1_memory[82][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L801, , );


--JB1L6971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_566~0 at LC_X39_Y24_N4
--operation mode is normal

JB1L6971 = M6_safe_q[3] & (M6_safe_q[2] # JB1L3081) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L9971;


--JB1_memory[92][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[92][2] at LC_X40_Y5_N0
--operation mode is normal

JB1_memory[92][2]_lut_out = FB1L972;
JB1_memory[92][2] = DFFEA(JB1_memory[92][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L811, , );


--JB1L4081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_570~0 at LC_X40_Y6_N5
--operation mode is normal

JB1_memory[94][2]_qfbk = JB1_memory[94][2];
JB1L4081 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[94][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[92][2];

--JB1_memory[94][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[94][2] at LC_X40_Y6_N5
--operation mode is normal

JB1_memory[94][2]_sload_eqn = FB1L972;
JB1_memory[94][2] = DFFEA(JB1_memory[94][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L021, , );


--JB1_memory[95][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[95][2] at LC_X39_Y6_N7
--operation mode is normal

JB1_memory[95][2]_sload_eqn = FB1L972;
JB1_memory[95][2] = DFFEA(JB1_memory[95][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L121, , );


--JB1L5081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_570~1 at LC_X40_Y6_N9
--operation mode is normal

JB1_memory[93][2]_qfbk = JB1_memory[93][2];
JB1L5081 = JB1L4081 & (JB1_memory[95][2] # !M6_safe_q[0]) # !JB1L4081 & JB1_memory[93][2]_qfbk & M6_safe_q[0];

--JB1_memory[93][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[93][2] at LC_X40_Y6_N9
--operation mode is normal

JB1_memory[93][2]_sload_eqn = FB1L972;
JB1_memory[93][2] = DFFEA(JB1_memory[93][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L911, , );


--JB1L7971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_318_rtl_566~1 at LC_X39_Y21_N7
--operation mode is normal

JB1L7971 = JB1L6971 & (JB1L5081 # !M6_safe_q[2]) # !JB1L6971 & M6_safe_q[2] & JB1L1081;


--JB1_memory[104][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[104][2] at LC_X44_Y23_N4
--operation mode is normal

JB1_memory[104][2]_lut_out = FB1L972;
JB1_memory[104][2] = DFFEA(JB1_memory[104][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L031, , );


--JB1L2181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_574~0 at LC_X44_Y22_N3
--operation mode is normal

JB1_memory[105][2]_qfbk = JB1_memory[105][2];
JB1L2181 = M6_safe_q[0] & (JB1_memory[105][2]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[104][2] & !M6_safe_q[1];

--JB1_memory[105][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[105][2] at LC_X44_Y22_N3
--operation mode is normal

JB1_memory[105][2]_sload_eqn = FB1L972;
JB1_memory[105][2] = DFFEA(JB1_memory[105][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L131, , );


--JB1_memory[107][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[107][2] at LC_X45_Y23_N9
--operation mode is normal

JB1_memory[107][2]_sload_eqn = FB1L972;
JB1_memory[107][2] = DFFEA(JB1_memory[107][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L331, , );


--JB1L3181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_574~1 at LC_X44_Y22_N4
--operation mode is normal

JB1_memory[106][2]_qfbk = JB1_memory[106][2];
JB1L3181 = JB1L2181 & (JB1_memory[107][2] # !M6_safe_q[1]) # !JB1L2181 & M6_safe_q[1] & JB1_memory[106][2]_qfbk;

--JB1_memory[106][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[106][2] at LC_X44_Y22_N4
--operation mode is normal

JB1_memory[106][2]_sload_eqn = FB1L972;
JB1_memory[106][2] = DFFEA(JB1_memory[106][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L231, , );


--JB1_memory[100][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[100][2] at LC_X35_Y21_N3
--operation mode is normal

JB1_memory[100][2]_lut_out = FB1L972;
JB1_memory[100][2] = DFFEA(JB1_memory[100][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L621, , );


--JB1L0181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_573~0 at LC_X35_Y21_N9
--operation mode is normal

JB1_memory[102][2]_qfbk = JB1_memory[102][2];
JB1L0181 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[102][2]_qfbk) # !M6_safe_q[1] & JB1_memory[100][2] & !M6_safe_q[0];

--JB1_memory[102][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[102][2] at LC_X35_Y21_N9
--operation mode is normal

JB1_memory[102][2]_sload_eqn = FB1L972;
JB1_memory[102][2] = DFFEA(JB1_memory[102][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L821, , );


--JB1_memory[103][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[103][2] at LC_X39_Y20_N6
--operation mode is normal

JB1_memory[103][2]_lut_out = FB1L972;
JB1_memory[103][2] = DFFEA(JB1_memory[103][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L921, , );


--JB1L1181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_573~1 at LC_X39_Y21_N1
--operation mode is normal

JB1_memory[101][2]_qfbk = JB1_memory[101][2];
JB1L1181 = JB1L0181 & (JB1_memory[103][2] # !M6_safe_q[0]) # !JB1L0181 & M6_safe_q[0] & JB1_memory[101][2]_qfbk;

--JB1_memory[101][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[101][2] at LC_X39_Y21_N1
--operation mode is normal

JB1_memory[101][2]_sload_eqn = FB1L972;
JB1_memory[101][2] = DFFEA(JB1_memory[101][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L721, , );


--JB1_memory[96][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[96][2] at LC_X40_Y19_N7
--operation mode is normal

JB1_memory[96][2]_lut_out = FB1L972;
JB1_memory[96][2] = DFFEA(JB1_memory[96][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L221, , );


--JB1L8081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_572~0 at LC_X41_Y19_N8
--operation mode is normal

JB1_memory[97][2]_qfbk = JB1_memory[97][2];
JB1L8081 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[97][2]_qfbk) # !M6_safe_q[0] & JB1_memory[96][2] & !M6_safe_q[1];

--JB1_memory[97][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[97][2] at LC_X41_Y19_N8
--operation mode is normal

JB1_memory[97][2]_sload_eqn = FB1L972;
JB1_memory[97][2] = DFFEA(JB1_memory[97][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L321, , );


--JB1_memory[99][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[99][2] at LC_X41_Y18_N9
--operation mode is normal

JB1_memory[99][2]_sload_eqn = FB1L972;
JB1_memory[99][2] = DFFEA(JB1_memory[99][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L521, , );


--JB1L9081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_572~1 at LC_X41_Y19_N9
--operation mode is normal

JB1_memory[98][2]_qfbk = JB1_memory[98][2];
JB1L9081 = JB1L8081 & (JB1_memory[99][2] # !M6_safe_q[1]) # !JB1L8081 & M6_safe_q[1] & JB1_memory[98][2]_qfbk;

--JB1_memory[98][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[98][2] at LC_X41_Y19_N9
--operation mode is normal

JB1_memory[98][2]_sload_eqn = FB1L972;
JB1_memory[98][2] = DFFEA(JB1_memory[98][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L421, , );


--JB1L6081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_571~0 at LC_X39_Y21_N2
--operation mode is normal

JB1L6081 = M6_safe_q[2] & (M6_safe_q[3] # JB1L1181) # !M6_safe_q[2] & JB1L9081 & !M6_safe_q[3];


--JB1_memory[108][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[108][2] at LC_X39_Y9_N8
--operation mode is normal

JB1_memory[108][2]_lut_out = FB1L972;
JB1_memory[108][2] = DFFEA(JB1_memory[108][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L431, , );


--JB1L4181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_575~0 at LC_X40_Y9_N5
--operation mode is normal

JB1_memory[110][2]_qfbk = JB1_memory[110][2];
JB1L4181 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[110][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[108][2];

--JB1_memory[110][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[110][2] at LC_X40_Y9_N5
--operation mode is normal

JB1_memory[110][2]_sload_eqn = FB1L972;
JB1_memory[110][2] = DFFEA(JB1_memory[110][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L631, , );


--JB1_memory[111][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[111][2] at LC_X40_Y10_N3
--operation mode is normal

JB1_memory[111][2]_sload_eqn = FB1L972;
JB1_memory[111][2] = DFFEA(JB1_memory[111][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L731, , );


--JB1L5181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_575~1 at LC_X40_Y10_N7
--operation mode is normal

JB1_memory[109][2]_qfbk = JB1_memory[109][2];
JB1L5181 = JB1L4181 & (JB1_memory[111][2] # !M6_safe_q[0]) # !JB1L4181 & M6_safe_q[0] & JB1_memory[109][2]_qfbk;

--JB1_memory[109][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[109][2] at LC_X40_Y10_N7
--operation mode is normal

JB1_memory[109][2]_sload_eqn = FB1L972;
JB1_memory[109][2] = DFFEA(JB1_memory[109][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L531, , );


--JB1L7081 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_319_rtl_571~1 at LC_X39_Y21_N3
--operation mode is normal

JB1L7081 = JB1L6081 & (JB1L5181 # !M6_safe_q[3]) # !JB1L6081 & M6_safe_q[3] & JB1L3181;


--JB1_memory[72][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[72][2] at LC_X34_Y23_N9
--operation mode is normal

JB1_memory[72][2]_lut_out = FB1L972;
JB1_memory[72][2] = DFFEA(JB1_memory[72][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L89, , );


--JB1L2971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_564~0 at LC_X36_Y22_N7
--operation mode is normal

JB1_memory[73][2]_qfbk = JB1_memory[73][2];
JB1L2971 = M6_safe_q[0] & (JB1_memory[73][2]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[72][2] & !M6_safe_q[1];

--JB1_memory[73][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[73][2] at LC_X36_Y22_N7
--operation mode is normal

JB1_memory[73][2]_sload_eqn = FB1L972;
JB1_memory[73][2] = DFFEA(JB1_memory[73][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L99, , );


--JB1_memory[75][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[75][2] at LC_X35_Y22_N9
--operation mode is normal

JB1_memory[75][2]_sload_eqn = FB1L972;
JB1_memory[75][2] = DFFEA(JB1_memory[75][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L101, , );


--JB1L3971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_564~1 at LC_X36_Y22_N8
--operation mode is normal

JB1_memory[74][2]_qfbk = JB1_memory[74][2];
JB1L3971 = JB1L2971 & (JB1_memory[75][2] # !M6_safe_q[1]) # !JB1L2971 & M6_safe_q[1] & JB1_memory[74][2]_qfbk;

--JB1_memory[74][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[74][2] at LC_X36_Y22_N8
--operation mode is normal

JB1_memory[74][2]_sload_eqn = FB1L972;
JB1_memory[74][2] = DFFEA(JB1_memory[74][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L001, , );


--JB1_memory[68][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[68][2] at LC_X45_Y24_N8
--operation mode is normal

JB1_memory[68][2]_sload_eqn = FB1L972;
JB1_memory[68][2] = DFFEA(JB1_memory[68][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L49, , );


--JB1L0971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_563~0 at LC_X44_Y25_N6
--operation mode is normal

JB1_memory[70][2]_qfbk = JB1_memory[70][2];
JB1L0971 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[70][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[68][2];

--JB1_memory[70][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[70][2] at LC_X44_Y25_N6
--operation mode is normal

JB1_memory[70][2]_sload_eqn = FB1L972;
JB1_memory[70][2] = DFFEA(JB1_memory[70][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L69, , );


--JB1_memory[71][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[71][2] at LC_X44_Y26_N3
--operation mode is normal

JB1_memory[71][2]_sload_eqn = FB1L972;
JB1_memory[71][2] = DFFEA(JB1_memory[71][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L79, , );


--JB1L1971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_563~1 at LC_X44_Y25_N5
--operation mode is normal

JB1_memory[69][2]_qfbk = JB1_memory[69][2];
JB1L1971 = JB1L0971 & (JB1_memory[71][2] # !M6_safe_q[0]) # !JB1L0971 & M6_safe_q[0] & JB1_memory[69][2]_qfbk;

--JB1_memory[69][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[69][2] at LC_X44_Y25_N5
--operation mode is normal

JB1_memory[69][2]_sload_eqn = FB1L972;
JB1_memory[69][2] = DFFEA(JB1_memory[69][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L59, , );


--JB1_memory[64][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[64][2] at LC_X41_Y22_N3
--operation mode is normal

JB1_memory[64][2]_lut_out = FB1L972;
JB1_memory[64][2] = DFFEA(JB1_memory[64][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L09, , );


--JB1L8871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_562~0 at LC_X40_Y22_N1
--operation mode is normal

JB1_memory[65][2]_qfbk = JB1_memory[65][2];
JB1L8871 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[65][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[64][2];

--JB1_memory[65][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[65][2] at LC_X40_Y22_N1
--operation mode is normal

JB1_memory[65][2]_sload_eqn = FB1L972;
JB1_memory[65][2] = DFFEA(JB1_memory[65][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L19, , );


--JB1_memory[67][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[67][2] at LC_X41_Y20_N9
--operation mode is normal

JB1_memory[67][2]_sload_eqn = FB1L972;
JB1_memory[67][2] = DFFEA(JB1_memory[67][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L39, , );


--JB1L9871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_562~1 at LC_X40_Y22_N2
--operation mode is normal

JB1_memory[66][2]_qfbk = JB1_memory[66][2];
JB1L9871 = JB1L8871 & (JB1_memory[67][2] # !M6_safe_q[1]) # !JB1L8871 & M6_safe_q[1] & JB1_memory[66][2]_qfbk;

--JB1_memory[66][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[66][2] at LC_X40_Y22_N2
--operation mode is normal

JB1_memory[66][2]_sload_eqn = FB1L972;
JB1_memory[66][2] = DFFEA(JB1_memory[66][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L29, , );


--JB1L6871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_561~0 at LC_X40_Y21_N2
--operation mode is normal

JB1L6871 = M6_safe_q[2] & (M6_safe_q[3] # JB1L1971) # !M6_safe_q[2] & JB1L9871 & !M6_safe_q[3];


--JB1_memory[76][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[76][2] at LC_X40_Y8_N7
--operation mode is normal

JB1_memory[76][2]_sload_eqn = FB1L972;
JB1_memory[76][2] = DFFEA(JB1_memory[76][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L201, , );


--JB1L4971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_565~0 at LC_X40_Y7_N0
--operation mode is normal

JB1_memory[78][2]_qfbk = JB1_memory[78][2];
JB1L4971 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[78][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[76][2];

--JB1_memory[78][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[78][2] at LC_X40_Y7_N0
--operation mode is normal

JB1_memory[78][2]_sload_eqn = FB1L972;
JB1_memory[78][2] = DFFEA(JB1_memory[78][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L401, , );


--JB1_memory[79][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[79][2] at LC_X39_Y7_N9
--operation mode is normal

JB1_memory[79][2]_sload_eqn = FB1L972;
JB1_memory[79][2] = DFFEA(JB1_memory[79][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L501, , );


--JB1L5971 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_565~1 at LC_X39_Y7_N0
--operation mode is normal

JB1_memory[77][2]_qfbk = JB1_memory[77][2];
JB1L5971 = JB1L4971 & (JB1_memory[79][2] # !M6_safe_q[0]) # !JB1L4971 & M6_safe_q[0] & JB1_memory[77][2]_qfbk;

--JB1_memory[77][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[77][2] at LC_X39_Y7_N0
--operation mode is normal

JB1_memory[77][2]_sload_eqn = FB1L972;
JB1_memory[77][2] = DFFEA(JB1_memory[77][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L301, , );


--JB1L7871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_317_rtl_561~1 at LC_X39_Y21_N9
--operation mode is normal

JB1L7871 = JB1L6871 & (JB1L5971 # !M6_safe_q[3]) # !JB1L6871 & JB1L3971 & M6_safe_q[3];


--JB1L4871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_316~0 at LC_X39_Y21_N4
--operation mode is normal

JB1L4871 = M6_safe_q[5] & (M6_safe_q[4] # JB1L7081) # !M6_safe_q[5] & JB1L7871 & !M6_safe_q[4];


--JB1_memory[116][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[116][2] at LC_X44_Y20_N2
--operation mode is normal

JB1_memory[116][2]_lut_out = FB1L972;
JB1_memory[116][2] = DFFEA(JB1_memory[116][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L241, , );


--JB1L0281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_578~0 at LC_X45_Y20_N5
--operation mode is normal

JB1_memory[118][2]_qfbk = JB1_memory[118][2];
JB1L0281 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[118][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[116][2];

--JB1_memory[118][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[118][2] at LC_X45_Y20_N5
--operation mode is normal

JB1_memory[118][2]_sload_eqn = FB1L972;
JB1_memory[118][2] = DFFEA(JB1_memory[118][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L441, , );


--JB1_memory[119][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[119][2] at LC_X45_Y21_N9
--operation mode is normal

JB1_memory[119][2]_sload_eqn = FB1L972;
JB1_memory[119][2] = DFFEA(JB1_memory[119][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L541, , );


--JB1L1281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_578~1 at LC_X45_Y20_N6
--operation mode is normal

JB1_memory[117][2]_qfbk = JB1_memory[117][2];
JB1L1281 = JB1L0281 & (JB1_memory[119][2] # !M6_safe_q[0]) # !JB1L0281 & M6_safe_q[0] & JB1_memory[117][2]_qfbk;

--JB1_memory[117][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[117][2] at LC_X45_Y20_N6
--operation mode is normal

JB1_memory[117][2]_sload_eqn = FB1L972;
JB1_memory[117][2] = DFFEA(JB1_memory[117][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L341, , );


--JB1_memory[120][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[120][2] at LC_X45_Y17_N5
--operation mode is normal

JB1_memory[120][2]_lut_out = FB1L972;
JB1_memory[120][2] = DFFEA(JB1_memory[120][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L641, , );


--JB1L2281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_579~0 at LC_X44_Y17_N6
--operation mode is normal

JB1_memory[121][2]_qfbk = JB1_memory[121][2];
JB1L2281 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[121][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[120][2];

--JB1_memory[121][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[121][2] at LC_X44_Y17_N6
--operation mode is normal

JB1_memory[121][2]_sload_eqn = FB1L972;
JB1_memory[121][2] = DFFEA(JB1_memory[121][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L741, , );


--JB1_memory[123][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[123][2] at LC_X45_Y16_N6
--operation mode is normal

JB1_memory[123][2]_sload_eqn = FB1L972;
JB1_memory[123][2] = DFFEA(JB1_memory[123][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L941, , );


--JB1L3281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_579~1 at LC_X44_Y17_N7
--operation mode is normal

JB1_memory[122][2]_qfbk = JB1_memory[122][2];
JB1L3281 = JB1L2281 & (JB1_memory[123][2] # !M6_safe_q[1]) # !JB1L2281 & M6_safe_q[1] & JB1_memory[122][2]_qfbk;

--JB1_memory[122][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[122][2] at LC_X44_Y17_N7
--operation mode is normal

JB1_memory[122][2]_sload_eqn = FB1L972;
JB1_memory[122][2] = DFFEA(JB1_memory[122][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L841, , );


--JB1_memory[112][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[112][2] at LC_X44_Y13_N3
--operation mode is normal

JB1_memory[112][2]_sload_eqn = FB1L972;
JB1_memory[112][2] = DFFEA(JB1_memory[112][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L831, , );


--JB1L8181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_577~0 at LC_X44_Y14_N7
--operation mode is normal

JB1_memory[113][2]_qfbk = JB1_memory[113][2];
JB1L8181 = M6_safe_q[0] & (JB1_memory[113][2]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[112][2] & !M6_safe_q[1];

--JB1_memory[113][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[113][2] at LC_X44_Y14_N7
--operation mode is normal

JB1_memory[113][2]_sload_eqn = FB1L972;
JB1_memory[113][2] = DFFEA(JB1_memory[113][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L931, , );


--JB1_memory[115][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[115][2] at LC_X44_Y13_N4
--operation mode is normal

JB1_memory[115][2]_sload_eqn = FB1L972;
JB1_memory[115][2] = DFFEA(JB1_memory[115][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L141, , );


--JB1L9181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_577~1 at LC_X44_Y14_N8
--operation mode is normal

JB1_memory[114][2]_qfbk = JB1_memory[114][2];
JB1L9181 = JB1L8181 & (JB1_memory[115][2] # !M6_safe_q[1]) # !JB1L8181 & M6_safe_q[1] & JB1_memory[114][2]_qfbk;

--JB1_memory[114][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[114][2] at LC_X44_Y14_N8
--operation mode is normal

JB1_memory[114][2]_sload_eqn = FB1L972;
JB1_memory[114][2] = DFFEA(JB1_memory[114][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L041, , );


--JB1L6181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_576~0 at LC_X44_Y17_N0
--operation mode is normal

JB1L6181 = M6_safe_q[3] & (M6_safe_q[2] # JB1L3281) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L9181;


--JB1_memory[124][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[124][2] at LC_X45_Y10_N5
--operation mode is normal

JB1_memory[124][2]_sload_eqn = FB1L972;
JB1_memory[124][2] = DFFEA(JB1_memory[124][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L051, , );


--JB1L4281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_580~0 at LC_X44_Y10_N7
--operation mode is normal

JB1_memory[126][2]_qfbk = JB1_memory[126][2];
JB1L4281 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[126][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[124][2];

--JB1_memory[126][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[126][2] at LC_X44_Y10_N7
--operation mode is normal

JB1_memory[126][2]_sload_eqn = FB1L972;
JB1_memory[126][2] = DFFEA(JB1_memory[126][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L251, , );


--JB1_memory[127][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[127][2] at LC_X44_Y8_N4
--operation mode is normal

JB1_memory[127][2]_sload_eqn = FB1L972;
JB1_memory[127][2] = DFFEA(JB1_memory[127][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L351, , );


--JB1L5281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_580~1 at LC_X44_Y10_N5
--operation mode is normal

JB1_memory[125][2]_qfbk = JB1_memory[125][2];
JB1L5281 = JB1L4281 & (JB1_memory[127][2] # !M6_safe_q[0]) # !JB1L4281 & M6_safe_q[0] & JB1_memory[125][2]_qfbk;

--JB1_memory[125][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[125][2] at LC_X44_Y10_N5
--operation mode is normal

JB1_memory[125][2]_sload_eqn = FB1L972;
JB1_memory[125][2] = DFFEA(JB1_memory[125][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L151, , );


--JB1L7181 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_320_rtl_576~1 at LC_X44_Y17_N5
--operation mode is normal

JB1L7181 = JB1L6181 & (JB1L5281 # !M6_safe_q[2]) # !JB1L6181 & M6_safe_q[2] & JB1L1281;


--JB1L5871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_254_rtl_316~1 at LC_X39_Y21_N5
--operation mode is normal

JB1L5871 = JB1L4871 & (JB1L7181 # !M6_safe_q[4]) # !JB1L4871 & JB1L7971 & M6_safe_q[4];


--JB1_memory[40][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[40][2] at LC_X41_Y17_N3
--operation mode is normal

JB1_memory[40][2]_lut_out = FB1L972;
JB1_memory[40][2] = DFFEA(JB1_memory[40][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L66, , );


--JB1L0771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_554~0 at LC_X36_Y19_N6
--operation mode is normal

JB1_memory[41][2]_qfbk = JB1_memory[41][2];
JB1L0771 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[41][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[40][2];

--JB1_memory[41][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[41][2] at LC_X36_Y19_N6
--operation mode is normal

JB1_memory[41][2]_sload_eqn = FB1L972;
JB1_memory[41][2] = DFFEA(JB1_memory[41][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L76, , );


--JB1_memory[43][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[43][2] at LC_X41_Y14_N4
--operation mode is normal

JB1_memory[43][2]_sload_eqn = FB1L972;
JB1_memory[43][2] = DFFEA(JB1_memory[43][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L96, , );


--JB1L1771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_554~1 at LC_X36_Y19_N5
--operation mode is normal

JB1_memory[42][2]_qfbk = JB1_memory[42][2];
JB1L1771 = JB1L0771 & (JB1_memory[43][2] # !M6_safe_q[1]) # !JB1L0771 & M6_safe_q[1] & JB1_memory[42][2]_qfbk;

--JB1_memory[42][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[42][2] at LC_X36_Y19_N5
--operation mode is normal

JB1_memory[42][2]_sload_eqn = FB1L972;
JB1_memory[42][2] = DFFEA(JB1_memory[42][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L86, , );


--JB1_memory[36][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[36][2] at LC_X41_Y15_N3
--operation mode is normal

JB1_memory[36][2]_lut_out = FB1L972;
JB1_memory[36][2] = DFFEA(JB1_memory[36][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L26, , );


--JB1L8671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_553~0 at LC_X40_Y16_N7
--operation mode is normal

JB1_memory[38][2]_qfbk = JB1_memory[38][2];
JB1L8671 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[38][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[36][2];

--JB1_memory[38][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[38][2] at LC_X40_Y16_N7
--operation mode is normal

JB1_memory[38][2]_sload_eqn = FB1L972;
JB1_memory[38][2] = DFFEA(JB1_memory[38][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L46, , );


--JB1_memory[39][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[39][2] at LC_X40_Y14_N9
--operation mode is normal

JB1_memory[39][2]_sload_eqn = FB1L972;
JB1_memory[39][2] = DFFEA(JB1_memory[39][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L56, , );


--JB1L9671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_553~1 at LC_X40_Y16_N8
--operation mode is normal

JB1_memory[37][2]_qfbk = JB1_memory[37][2];
JB1L9671 = JB1L8671 & (JB1_memory[39][2] # !M6_safe_q[0]) # !JB1L8671 & M6_safe_q[0] & JB1_memory[37][2]_qfbk;

--JB1_memory[37][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[37][2] at LC_X40_Y16_N8
--operation mode is normal

JB1_memory[37][2]_sload_eqn = FB1L972;
JB1_memory[37][2] = DFFEA(JB1_memory[37][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L36, , );


--JB1_memory[32][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[32][2] at LC_X39_Y17_N9
--operation mode is normal

JB1_memory[32][2]_sload_eqn = FB1L972;
JB1_memory[32][2] = DFFEA(JB1_memory[32][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L85, , );


--JB1L6671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_552~0 at LC_X39_Y16_N5
--operation mode is normal

JB1_memory[33][2]_qfbk = JB1_memory[33][2];
JB1L6671 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[33][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[32][2];

--JB1_memory[33][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[33][2] at LC_X39_Y16_N5
--operation mode is normal

JB1_memory[33][2]_sload_eqn = FB1L972;
JB1_memory[33][2] = DFFEA(JB1_memory[33][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L95, , );


--JB1_memory[35][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[35][2] at LC_X39_Y15_N2
--operation mode is normal

JB1_memory[35][2]_sload_eqn = FB1L972;
JB1_memory[35][2] = DFFEA(JB1_memory[35][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L16, , );


--JB1L7671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_552~1 at LC_X39_Y16_N6
--operation mode is normal

JB1_memory[34][2]_qfbk = JB1_memory[34][2];
JB1L7671 = JB1L6671 & (JB1_memory[35][2] # !M6_safe_q[1]) # !JB1L6671 & M6_safe_q[1] & JB1_memory[34][2]_qfbk;

--JB1_memory[34][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[34][2] at LC_X39_Y16_N6
--operation mode is normal

JB1_memory[34][2]_sload_eqn = FB1L972;
JB1_memory[34][2] = DFFEA(JB1_memory[34][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L06, , );


--JB1L4671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_551~0 at LC_X39_Y16_N7
--operation mode is normal

JB1L4671 = M6_safe_q[2] & (M6_safe_q[3] # JB1L9671) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L7671;


--JB1_memory[44][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[44][2] at LC_X41_Y13_N2
--operation mode is normal

JB1_memory[44][2]_lut_out = FB1L972;
JB1_memory[44][2] = DFFEA(JB1_memory[44][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L07, , );


--JB1L2771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_555~0 at LC_X40_Y13_N2
--operation mode is normal

JB1_memory[46][2]_qfbk = JB1_memory[46][2];
JB1L2771 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[46][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[44][2];

--JB1_memory[46][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[46][2] at LC_X40_Y13_N2
--operation mode is normal

JB1_memory[46][2]_sload_eqn = FB1L972;
JB1_memory[46][2] = DFFEA(JB1_memory[46][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L27, , );


--JB1_memory[47][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[47][2] at LC_X40_Y12_N6
--operation mode is normal

JB1_memory[47][2]_sload_eqn = FB1L972;
JB1_memory[47][2] = DFFEA(JB1_memory[47][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L37, , );


--JB1L3771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_555~1 at LC_X40_Y13_N3
--operation mode is normal

JB1_memory[45][2]_qfbk = JB1_memory[45][2];
JB1L3771 = JB1L2771 & (JB1_memory[47][2] # !M6_safe_q[0]) # !JB1L2771 & M6_safe_q[0] & JB1_memory[45][2]_qfbk;

--JB1_memory[45][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[45][2] at LC_X40_Y13_N3
--operation mode is normal

JB1_memory[45][2]_sload_eqn = FB1L972;
JB1_memory[45][2] = DFFEA(JB1_memory[45][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L17, , );


--JB1L5671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_314_rtl_551~1 at LC_X35_Y19_N2
--operation mode is normal

JB1L5671 = JB1L4671 & (JB1L3771 # !M6_safe_q[3]) # !JB1L4671 & JB1L1771 & M6_safe_q[3];


--JB1_memory[20][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[20][2] at LC_X30_Y5_N6
--operation mode is normal

JB1_memory[20][2]_sload_eqn = FB1L972;
JB1_memory[20][2] = DFFEA(JB1_memory[20][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L64, , );


--JB1L8571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_548~0 at LC_X28_Y5_N7
--operation mode is normal

JB1_memory[22][2]_qfbk = JB1_memory[22][2];
JB1L8571 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[22][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[20][2];

--JB1_memory[22][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[22][2] at LC_X28_Y5_N7
--operation mode is normal

JB1_memory[22][2]_sload_eqn = FB1L972;
JB1_memory[22][2] = DFFEA(JB1_memory[22][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L84, , );


--JB1_memory[23][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[23][2] at LC_X22_Y5_N9
--operation mode is normal

JB1_memory[23][2]_lut_out = FB1L972;
JB1_memory[23][2] = DFFEA(JB1_memory[23][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L94, , );


--JB1L9571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_548~1 at LC_X28_Y5_N8
--operation mode is normal

JB1_memory[21][2]_qfbk = JB1_memory[21][2];
JB1L9571 = JB1L8571 & (JB1_memory[23][2] # !M6_safe_q[0]) # !JB1L8571 & M6_safe_q[0] & JB1_memory[21][2]_qfbk;

--JB1_memory[21][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[21][2] at LC_X28_Y5_N8
--operation mode is normal

JB1_memory[21][2]_sload_eqn = FB1L972;
JB1_memory[21][2] = DFFEA(JB1_memory[21][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L74, , );


--JB1_memory[24][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[24][2] at LC_X19_Y19_N6
--operation mode is normal

JB1_memory[24][2]_lut_out = FB1L972;
JB1_memory[24][2] = DFFEA(JB1_memory[24][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L05, , );


--JB1L0671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_549~0 at LC_X32_Y21_N1
--operation mode is normal

JB1_memory[25][2]_qfbk = JB1_memory[25][2];
JB1L0671 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[25][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[24][2];

--JB1_memory[25][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[25][2] at LC_X32_Y21_N1
--operation mode is normal

JB1_memory[25][2]_sload_eqn = FB1L972;
JB1_memory[25][2] = DFFEA(JB1_memory[25][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L15, , );


--JB1_memory[27][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[27][2] at LC_X23_Y21_N7
--operation mode is normal

JB1_memory[27][2]_sload_eqn = FB1L972;
JB1_memory[27][2] = DFFEA(JB1_memory[27][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L35, , );


--JB1L1671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_549~1 at LC_X32_Y21_N2
--operation mode is normal

JB1_memory[26][2]_qfbk = JB1_memory[26][2];
JB1L1671 = JB1L0671 & (JB1_memory[27][2] # !M6_safe_q[1]) # !JB1L0671 & M6_safe_q[1] & JB1_memory[26][2]_qfbk;

--JB1_memory[26][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[26][2] at LC_X32_Y21_N2
--operation mode is normal

JB1_memory[26][2]_sload_eqn = FB1L972;
JB1_memory[26][2] = DFFEA(JB1_memory[26][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L25, , );


--JB1_memory[16][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[16][2] at LC_X22_Y20_N2
--operation mode is normal

JB1_memory[16][2]_lut_out = FB1L972;
JB1_memory[16][2] = DFFEA(JB1_memory[16][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L24, , );


--JB1L6571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_547~0 at LC_X33_Y21_N8
--operation mode is normal

JB1_memory[17][2]_qfbk = JB1_memory[17][2];
JB1L6571 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[17][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[16][2];

--JB1_memory[17][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[17][2] at LC_X33_Y21_N8
--operation mode is normal

JB1_memory[17][2]_sload_eqn = FB1L972;
JB1_memory[17][2] = DFFEA(JB1_memory[17][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L34, , );


--JB1_memory[19][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[19][2] at LC_X34_Y24_N2
--operation mode is normal

JB1_memory[19][2]_lut_out = FB1L972;
JB1_memory[19][2] = DFFEA(JB1_memory[19][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L54, , );


--JB1L7571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_547~1 at LC_X33_Y21_N9
--operation mode is normal

JB1_memory[18][2]_qfbk = JB1_memory[18][2];
JB1L7571 = JB1L6571 & (JB1_memory[19][2] # !M6_safe_q[1]) # !JB1L6571 & M6_safe_q[1] & JB1_memory[18][2]_qfbk;

--JB1_memory[18][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[18][2] at LC_X33_Y21_N9
--operation mode is normal

JB1_memory[18][2]_sload_eqn = FB1L972;
JB1_memory[18][2] = DFFEA(JB1_memory[18][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L44, , );


--JB1L4571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_546~0 at LC_X32_Y21_N5
--operation mode is normal

JB1L4571 = M6_safe_q[3] & (M6_safe_q[2] # JB1L1671) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L7571;


--JB1_memory[28][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[28][2] at LC_X36_Y7_N6
--operation mode is normal

JB1_memory[28][2]_lut_out = FB1L972;
JB1_memory[28][2] = DFFEA(JB1_memory[28][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L45, , );


--JB1L2671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_550~0 at LC_X33_Y7_N9
--operation mode is normal

JB1_memory[30][2]_qfbk = JB1_memory[30][2];
JB1L2671 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[30][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[28][2];

--JB1_memory[30][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[30][2] at LC_X33_Y7_N9
--operation mode is normal

JB1_memory[30][2]_sload_eqn = FB1L972;
JB1_memory[30][2] = DFFEA(JB1_memory[30][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L65, , );


--JB1_memory[31][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[31][2] at LC_X33_Y6_N8
--operation mode is normal

JB1_memory[31][2]_lut_out = FB1L972;
JB1_memory[31][2] = DFFEA(JB1_memory[31][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L75, , );


--JB1L3671 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_550~1 at LC_X33_Y7_N8
--operation mode is normal

JB1_memory[29][2]_qfbk = JB1_memory[29][2];
JB1L3671 = JB1L2671 & (JB1_memory[31][2] # !M6_safe_q[0]) # !JB1L2671 & M6_safe_q[0] & JB1_memory[29][2]_qfbk;

--JB1_memory[29][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[29][2] at LC_X33_Y7_N8
--operation mode is normal

JB1_memory[29][2]_sload_eqn = FB1L972;
JB1_memory[29][2] = DFFEA(JB1_memory[29][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L55, , );


--JB1L5571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_313_rtl_546~1 at LC_X32_Y21_N6
--operation mode is normal

JB1L5571 = JB1L4571 & (JB1L3671 # !M6_safe_q[2]) # !JB1L4571 & M6_safe_q[2] & JB1L9571;


--JB1_memory[8][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[8][2] at LC_X17_Y26_N2
--operation mode is normal

JB1_memory[8][2]_sload_eqn = FB1L972;
JB1_memory[8][2] = DFFEA(JB1_memory[8][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L43, , );


--JB1L0571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_544~0 at LC_X18_Y25_N2
--operation mode is normal

JB1_memory[9][2]_qfbk = JB1_memory[9][2];
JB1L0571 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[9][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[8][2];

--JB1_memory[9][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[9][2] at LC_X18_Y25_N2
--operation mode is normal

JB1_memory[9][2]_sload_eqn = FB1L972;
JB1_memory[9][2] = DFFEA(JB1_memory[9][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L53, , );


--JB1_memory[11][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[11][2] at LC_X17_Y25_N2
--operation mode is normal

JB1_memory[11][2]_sload_eqn = FB1L972;
JB1_memory[11][2] = DFFEA(JB1_memory[11][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L73, , );


--JB1L1571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_544~1 at LC_X18_Y25_N3
--operation mode is normal

JB1_memory[10][2]_qfbk = JB1_memory[10][2];
JB1L1571 = JB1L0571 & (JB1_memory[11][2] # !M6_safe_q[1]) # !JB1L0571 & M6_safe_q[1] & JB1_memory[10][2]_qfbk;

--JB1_memory[10][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[10][2] at LC_X18_Y25_N3
--operation mode is normal

JB1_memory[10][2]_sload_eqn = FB1L972;
JB1_memory[10][2] = DFFEA(JB1_memory[10][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L63, , );


--JB1_memory[4][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[4][2] at LC_X28_Y24_N1
--operation mode is normal

JB1_memory[4][2]_sload_eqn = FB1L972;
JB1_memory[4][2] = DFFEA(JB1_memory[4][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L03, , );


--JB1L8471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_543~0 at LC_X32_Y22_N1
--operation mode is normal

JB1_memory[6][2]_qfbk = JB1_memory[6][2];
JB1L8471 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[6][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[4][2];

--JB1_memory[6][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[6][2] at LC_X32_Y22_N1
--operation mode is normal

JB1_memory[6][2]_sload_eqn = FB1L972;
JB1_memory[6][2] = DFFEA(JB1_memory[6][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L23, , );


--JB1_memory[7][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[7][2] at LC_X29_Y26_N2
--operation mode is normal

JB1_memory[7][2]_sload_eqn = FB1L972;
JB1_memory[7][2] = DFFEA(JB1_memory[7][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L33, , );


--JB1L9471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_543~1 at LC_X32_Y22_N2
--operation mode is normal

JB1_memory[5][2]_qfbk = JB1_memory[5][2];
JB1L9471 = JB1L8471 & (JB1_memory[7][2] # !M6_safe_q[0]) # !JB1L8471 & M6_safe_q[0] & JB1_memory[5][2]_qfbk;

--JB1_memory[5][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[5][2] at LC_X32_Y22_N2
--operation mode is normal

JB1_memory[5][2]_sload_eqn = FB1L972;
JB1_memory[5][2] = DFFEA(JB1_memory[5][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L13, , );


--JB1_memory[0][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[0][2] at LC_X21_Y22_N1
--operation mode is normal

JB1_memory[0][2]_sload_eqn = FB1L972;
JB1_memory[0][2] = DFFEA(JB1_memory[0][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L62, , );


--JB1L6471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_542~0 at LC_X29_Y22_N5
--operation mode is normal

JB1_memory[1][2]_qfbk = JB1_memory[1][2];
JB1L6471 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[1][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[0][2];

--JB1_memory[1][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[1][2] at LC_X29_Y22_N5
--operation mode is normal

JB1_memory[1][2]_sload_eqn = FB1L972;
JB1_memory[1][2] = DFFEA(JB1_memory[1][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L72, , );


--JB1_memory[3][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[3][2] at LC_X28_Y23_N6
--operation mode is normal

JB1_memory[3][2]_sload_eqn = FB1L972;
JB1_memory[3][2] = DFFEA(JB1_memory[3][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L92, , );


--JB1L7471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_542~1 at LC_X30_Y22_N5
--operation mode is normal

JB1_memory[2][2]_qfbk = JB1_memory[2][2];
JB1L7471 = JB1L6471 & (JB1_memory[3][2] # !M6_safe_q[1]) # !JB1L6471 & M6_safe_q[1] & JB1_memory[2][2]_qfbk;

--JB1_memory[2][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[2][2] at LC_X30_Y22_N5
--operation mode is normal

JB1_memory[2][2]_sload_eqn = FB1L972;
JB1_memory[2][2] = DFFEA(JB1_memory[2][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L82, , );


--JB1L4471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_541~0 at LC_X32_Y21_N7
--operation mode is normal

JB1L4471 = M6_safe_q[2] & (M6_safe_q[3] # JB1L9471) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L7471;


--JB1_memory[12][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[12][2] at LC_X17_Y7_N9
--operation mode is normal

JB1_memory[12][2]_sload_eqn = FB1L972;
JB1_memory[12][2] = DFFEA(JB1_memory[12][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L83, , );


--JB1L2571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_545~0 at LC_X18_Y7_N4
--operation mode is normal

JB1_memory[14][2]_qfbk = JB1_memory[14][2];
JB1L2571 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[14][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[12][2];

--JB1_memory[14][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[14][2] at LC_X18_Y7_N4
--operation mode is normal

JB1_memory[14][2]_sload_eqn = FB1L972;
JB1_memory[14][2] = DFFEA(JB1_memory[14][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L04, , );


--JB1_memory[15][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[15][2] at LC_X19_Y8_N1
--operation mode is normal

JB1_memory[15][2]_sload_eqn = FB1L972;
JB1_memory[15][2] = DFFEA(JB1_memory[15][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L14, , );


--JB1L3571 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_545~1 at LC_X18_Y7_N5
--operation mode is normal

JB1_memory[13][2]_qfbk = JB1_memory[13][2];
JB1L3571 = JB1L2571 & (JB1_memory[15][2] # !M6_safe_q[0]) # !JB1L2571 & M6_safe_q[0] & JB1_memory[13][2]_qfbk;

--JB1_memory[13][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[13][2] at LC_X18_Y7_N5
--operation mode is normal

JB1_memory[13][2]_sload_eqn = FB1L972;
JB1_memory[13][2] = DFFEA(JB1_memory[13][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L93, , );


--JB1L5471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_312_rtl_541~1 at LC_X32_Y21_N8
--operation mode is normal

JB1L5471 = JB1L4471 & (JB1L3571 # !M6_safe_q[3]) # !JB1L4471 & JB1L1571 & M6_safe_q[3];


--JB1L2471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_311~0 at LC_X32_Y21_N9
--operation mode is normal

JB1L2471 = M6_safe_q[4] & (JB1L5571 # M6_safe_q[5]) # !M6_safe_q[4] & !M6_safe_q[5] & JB1L5471;


--JB1_memory[52][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[52][2] at LC_X36_Y15_N5
--operation mode is normal

JB1_memory[52][2]_sload_eqn = FB1L972;
JB1_memory[52][2] = DFFEA(JB1_memory[52][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L87, , );


--JB1L8771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_558~0 at LC_X35_Y15_N6
--operation mode is normal

JB1_memory[54][2]_qfbk = JB1_memory[54][2];
JB1L8771 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[54][2]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[52][2];

--JB1_memory[54][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[54][2] at LC_X35_Y15_N6
--operation mode is normal

JB1_memory[54][2]_sload_eqn = FB1L972;
JB1_memory[54][2] = DFFEA(JB1_memory[54][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L08, , );


--JB1_memory[55][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[55][2] at LC_X35_Y16_N1
--operation mode is normal

JB1_memory[55][2]_lut_out = FB1L972;
JB1_memory[55][2] = DFFEA(JB1_memory[55][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L18, , );


--JB1L9771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_558~1 at LC_X35_Y15_N7
--operation mode is normal

JB1_memory[53][2]_qfbk = JB1_memory[53][2];
JB1L9771 = JB1L8771 & (JB1_memory[55][2] # !M6_safe_q[0]) # !JB1L8771 & M6_safe_q[0] & JB1_memory[53][2]_qfbk;

--JB1_memory[53][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[53][2] at LC_X35_Y15_N7
--operation mode is normal

JB1_memory[53][2]_sload_eqn = FB1L972;
JB1_memory[53][2] = DFFEA(JB1_memory[53][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L97, , );


--JB1_memory[56][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[56][2] at LC_X35_Y17_N1
--operation mode is normal

JB1_memory[56][2]_sload_eqn = FB1L972;
JB1_memory[56][2] = DFFEA(JB1_memory[56][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L28, , );


--JB1L0871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_559~0 at LC_X36_Y17_N0
--operation mode is normal

JB1_memory[57][2]_qfbk = JB1_memory[57][2];
JB1L0871 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[57][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[56][2];

--JB1_memory[57][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[57][2] at LC_X36_Y17_N0
--operation mode is normal

JB1_memory[57][2]_sload_eqn = FB1L972;
JB1_memory[57][2] = DFFEA(JB1_memory[57][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L38, , );


--JB1_memory[59][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[59][2] at LC_X33_Y17_N9
--operation mode is normal

JB1_memory[59][2]_sload_eqn = FB1L972;
JB1_memory[59][2] = DFFEA(JB1_memory[59][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L58, , );


--JB1L1871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_559~1 at LC_X36_Y17_N5
--operation mode is normal

JB1_memory[58][2]_qfbk = JB1_memory[58][2];
JB1L1871 = JB1L0871 & (JB1_memory[59][2] # !M6_safe_q[1]) # !JB1L0871 & M6_safe_q[1] & JB1_memory[58][2]_qfbk;

--JB1_memory[58][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[58][2] at LC_X36_Y17_N5
--operation mode is normal

JB1_memory[58][2]_sload_eqn = FB1L972;
JB1_memory[58][2] = DFFEA(JB1_memory[58][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L48, , );


--JB1_memory[48][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[48][2] at LC_X34_Y14_N0
--operation mode is normal

JB1_memory[48][2]_sload_eqn = FB1L972;
JB1_memory[48][2] = DFFEA(JB1_memory[48][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L47, , );


--JB1L6771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_557~0 at LC_X35_Y14_N8
--operation mode is normal

JB1_memory[49][2]_qfbk = JB1_memory[49][2];
JB1L6771 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[49][2]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[48][2];

--JB1_memory[49][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[49][2] at LC_X35_Y14_N8
--operation mode is normal

JB1_memory[49][2]_sload_eqn = FB1L972;
JB1_memory[49][2] = DFFEA(JB1_memory[49][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L57, , );


--JB1_memory[51][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[51][2] at LC_X36_Y13_N7
--operation mode is normal

JB1_memory[51][2]_lut_out = FB1L972;
JB1_memory[51][2] = DFFEA(JB1_memory[51][2]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L77, , );


--JB1L7771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_557~1 at LC_X35_Y14_N9
--operation mode is normal

JB1_memory[50][2]_qfbk = JB1_memory[50][2];
JB1L7771 = JB1L6771 & (JB1_memory[51][2] # !M6_safe_q[1]) # !JB1L6771 & M6_safe_q[1] & JB1_memory[50][2]_qfbk;

--JB1_memory[50][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[50][2] at LC_X35_Y14_N9
--operation mode is normal

JB1_memory[50][2]_sload_eqn = FB1L972;
JB1_memory[50][2] = DFFEA(JB1_memory[50][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L67, , );


--JB1L4771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_556~0 at LC_X36_Y17_N6
--operation mode is normal

JB1L4771 = M6_safe_q[3] & (M6_safe_q[2] # JB1L1871) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L7771;


--JB1_memory[60][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[60][2] at LC_X36_Y12_N6
--operation mode is normal

JB1_memory[60][2]_sload_eqn = FB1L972;
JB1_memory[60][2] = DFFEA(JB1_memory[60][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L68, , );


--JB1L2871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_560~0 at LC_X39_Y12_N4
--operation mode is normal

JB1_memory[62][2]_qfbk = JB1_memory[62][2];
JB1L2871 = M6_safe_q[1] & (JB1_memory[62][2]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[60][2] & !M6_safe_q[0];

--JB1_memory[62][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[62][2] at LC_X39_Y12_N4
--operation mode is normal

JB1_memory[62][2]_sload_eqn = FB1L972;
JB1_memory[62][2] = DFFEA(JB1_memory[62][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L88, , );


--JB1_memory[63][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[63][2] at LC_X40_Y12_N5
--operation mode is normal

JB1_memory[63][2]_sload_eqn = FB1L972;
JB1_memory[63][2] = DFFEA(JB1_memory[63][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L98, , );


--JB1L3871 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_560~1 at LC_X39_Y12_N5
--operation mode is normal

JB1_memory[61][2]_qfbk = JB1_memory[61][2];
JB1L3871 = JB1L2871 & (JB1_memory[63][2] # !M6_safe_q[0]) # !JB1L2871 & M6_safe_q[0] & JB1_memory[61][2]_qfbk;

--JB1_memory[61][2] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[61][2] at LC_X39_Y12_N5
--operation mode is normal

JB1_memory[61][2]_sload_eqn = FB1L972;
JB1_memory[61][2] = DFFEA(JB1_memory[61][2]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L78, , );


--JB1L5771 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_315_rtl_556~1 at LC_X36_Y17_N7
--operation mode is normal

JB1L5771 = JB1L4771 & (JB1L3871 # !M6_safe_q[2]) # !JB1L4771 & M6_safe_q[2] & JB1L9771;


--JB1L3471 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2080_rtl_253_rtl_311~1 at LC_X34_Y21_N5
--operation mode is normal

JB1L3471 = JB1L2471 & (JB1L5771 # !M6_safe_q[5]) # !JB1L2471 & M6_safe_q[5] & JB1L5671;


--JB1_memory[84][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[84][1] at LC_X35_Y24_N5
--operation mode is normal

JB1_memory[84][1]_sload_eqn = FB1L192;
JB1_memory[84][1] = DFFEA(JB1_memory[84][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L011, , );


--JB1L4881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_608~0 at LC_X36_Y23_N7
--operation mode is normal

JB1_memory[86][1]_qfbk = JB1_memory[86][1];
JB1L4881 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[86][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[84][1];

--JB1_memory[86][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[86][1] at LC_X36_Y23_N7
--operation mode is normal

JB1_memory[86][1]_sload_eqn = FB1L192;
JB1_memory[86][1] = DFFEA(JB1_memory[86][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L211, , );


--JB1_memory[87][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[87][1] at LC_X36_Y25_N9
--operation mode is normal

JB1_memory[87][1]_sload_eqn = FB1L192;
JB1_memory[87][1] = DFFEA(JB1_memory[87][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L311, , );


--JB1L5881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_608~1 at LC_X36_Y23_N8
--operation mode is normal

JB1_memory[85][1]_qfbk = JB1_memory[85][1];
JB1L5881 = JB1L4881 & (JB1_memory[87][1] # !M6_safe_q[0]) # !JB1L4881 & M6_safe_q[0] & JB1_memory[85][1]_qfbk;

--JB1_memory[85][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[85][1] at LC_X36_Y23_N8
--operation mode is normal

JB1_memory[85][1]_sload_eqn = FB1L192;
JB1_memory[85][1] = DFFEA(JB1_memory[85][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L111, , );


--JB1_memory[88][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[88][1] at LC_X40_Y26_N2
--operation mode is normal

JB1_memory[88][1]_lut_out = FB1L192;
JB1_memory[88][1] = DFFEA(JB1_memory[88][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L411, , );


--JB1L6881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_609~0 at LC_X39_Y26_N6
--operation mode is normal

JB1_memory[89][1]_qfbk = JB1_memory[89][1];
JB1L6881 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[89][1]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[88][1];

--JB1_memory[89][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[89][1] at LC_X39_Y26_N6
--operation mode is normal

JB1_memory[89][1]_sload_eqn = FB1L192;
JB1_memory[89][1] = DFFEA(JB1_memory[89][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L511, , );


--JB1_memory[91][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[91][1] at LC_X41_Y26_N8
--operation mode is normal

JB1_memory[91][1]_lut_out = FB1L192;
JB1_memory[91][1] = DFFEA(JB1_memory[91][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L711, , );


--JB1L7881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_609~1 at LC_X39_Y26_N7
--operation mode is normal

JB1_memory[90][1]_qfbk = JB1_memory[90][1];
JB1L7881 = JB1L6881 & (JB1_memory[91][1] # !M6_safe_q[1]) # !JB1L6881 & M6_safe_q[1] & JB1_memory[90][1]_qfbk;

--JB1_memory[90][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[90][1] at LC_X39_Y26_N7
--operation mode is normal

JB1_memory[90][1]_sload_eqn = FB1L192;
JB1_memory[90][1] = DFFEA(JB1_memory[90][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L611, , );


--JB1_memory[80][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[80][1] at LC_X40_Y24_N0
--operation mode is normal

JB1_memory[80][1]_sload_eqn = FB1L192;
JB1_memory[80][1] = DFFEA(JB1_memory[80][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L601, , );


--JB1L2881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_607~0 at LC_X39_Y24_N5
--operation mode is normal

JB1_memory[81][1]_qfbk = JB1_memory[81][1];
JB1L2881 = M6_safe_q[0] & (JB1_memory[81][1]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[80][1] & !M6_safe_q[1];

--JB1_memory[81][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[81][1] at LC_X39_Y24_N5
--operation mode is normal

JB1_memory[81][1]_sload_eqn = FB1L192;
JB1_memory[81][1] = DFFEA(JB1_memory[81][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L701, , );


--JB1_memory[83][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[83][1] at LC_X41_Y24_N9
--operation mode is normal

JB1_memory[83][1]_sload_eqn = FB1L192;
JB1_memory[83][1] = DFFEA(JB1_memory[83][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L901, , );


--JB1L3881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_607~1 at LC_X39_Y24_N6
--operation mode is normal

JB1_memory[82][1]_qfbk = JB1_memory[82][1];
JB1L3881 = JB1L2881 & (JB1_memory[83][1] # !M6_safe_q[1]) # !JB1L2881 & M6_safe_q[1] & JB1_memory[82][1]_qfbk;

--JB1_memory[82][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[82][1] at LC_X39_Y24_N6
--operation mode is normal

JB1_memory[82][1]_sload_eqn = FB1L192;
JB1_memory[82][1] = DFFEA(JB1_memory[82][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L801, , );


--JB1L0881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_606~0 at LC_X39_Y24_N7
--operation mode is normal

JB1L0881 = M6_safe_q[3] & (M6_safe_q[2] # JB1L7881) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L3881;


--JB1_memory[92][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[92][1] at LC_X40_Y5_N6
--operation mode is normal

JB1_memory[92][1]_lut_out = FB1L192;
JB1_memory[92][1] = DFFEA(JB1_memory[92][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L811, , );


--JB1L8881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_610~0 at LC_X40_Y6_N8
--operation mode is normal

JB1_memory[94][1]_qfbk = JB1_memory[94][1];
JB1L8881 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[94][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[92][1];

--JB1_memory[94][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[94][1] at LC_X40_Y6_N8
--operation mode is normal

JB1_memory[94][1]_sload_eqn = FB1L192;
JB1_memory[94][1] = DFFEA(JB1_memory[94][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L021, , );


--JB1_memory[95][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[95][1] at LC_X39_Y6_N6
--operation mode is normal

JB1_memory[95][1]_sload_eqn = FB1L192;
JB1_memory[95][1] = DFFEA(JB1_memory[95][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L121, , );


--JB1L9881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_610~1 at LC_X40_Y6_N7
--operation mode is normal

JB1_memory[93][1]_qfbk = JB1_memory[93][1];
JB1L9881 = JB1L8881 & (JB1_memory[95][1] # !M6_safe_q[0]) # !JB1L8881 & M6_safe_q[0] & JB1_memory[93][1]_qfbk;

--JB1_memory[93][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[93][1] at LC_X40_Y6_N7
--operation mode is normal

JB1_memory[93][1]_sload_eqn = FB1L192;
JB1_memory[93][1] = DFFEA(JB1_memory[93][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L911, , );


--JB1L1881 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_328_rtl_606~1 at LC_X40_Y21_N6
--operation mode is normal

JB1L1881 = JB1L0881 & (JB1L9881 # !M6_safe_q[2]) # !JB1L0881 & JB1L5881 & M6_safe_q[2];


--JB1_memory[104][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[104][1] at LC_X44_Y23_N6
--operation mode is normal

JB1_memory[104][1]_sload_eqn = FB1L192;
JB1_memory[104][1] = DFFEA(JB1_memory[104][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L031, , );


--JB1L6981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_614~0 at LC_X44_Y22_N8
--operation mode is normal

JB1_memory[105][1]_qfbk = JB1_memory[105][1];
JB1L6981 = M6_safe_q[0] & (JB1_memory[105][1]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[104][1] & !M6_safe_q[1];

--JB1_memory[105][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[105][1] at LC_X44_Y22_N8
--operation mode is normal

JB1_memory[105][1]_sload_eqn = FB1L192;
JB1_memory[105][1] = DFFEA(JB1_memory[105][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L131, , );


--JB1_memory[107][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[107][1] at LC_X45_Y23_N4
--operation mode is normal

JB1_memory[107][1]_lut_out = FB1L192;
JB1_memory[107][1] = DFFEA(JB1_memory[107][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L331, , );


--JB1L7981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_614~1 at LC_X44_Y22_N9
--operation mode is normal

JB1_memory[106][1]_qfbk = JB1_memory[106][1];
JB1L7981 = JB1L6981 & (JB1_memory[107][1] # !M6_safe_q[1]) # !JB1L6981 & M6_safe_q[1] & JB1_memory[106][1]_qfbk;

--JB1_memory[106][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[106][1] at LC_X44_Y22_N9
--operation mode is normal

JB1_memory[106][1]_sload_eqn = FB1L192;
JB1_memory[106][1] = DFFEA(JB1_memory[106][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L231, , );


--JB1_memory[100][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[100][1] at LC_X39_Y23_N6
--operation mode is normal

JB1_memory[100][1]_lut_out = FB1L192;
JB1_memory[100][1] = DFFEA(JB1_memory[100][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L621, , );


--JB1L4981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_613~0 at LC_X39_Y23_N5
--operation mode is normal

JB1_memory[102][1]_qfbk = JB1_memory[102][1];
JB1L4981 = M6_safe_q[1] & (JB1_memory[102][1]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[100][1] & !M6_safe_q[0];

--JB1_memory[102][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[102][1] at LC_X39_Y23_N5
--operation mode is normal

JB1_memory[102][1]_sload_eqn = FB1L192;
JB1_memory[102][1] = DFFEA(JB1_memory[102][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L821, , );


--JB1_memory[103][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[103][1] at LC_X39_Y20_N4
--operation mode is normal

JB1_memory[103][1]_sload_eqn = FB1L192;
JB1_memory[103][1] = DFFEA(JB1_memory[103][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L921, , );


--JB1L5981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_613~1 at LC_X40_Y21_N4
--operation mode is normal

JB1_memory[101][1]_qfbk = JB1_memory[101][1];
JB1L5981 = JB1L4981 & (JB1_memory[103][1] # !M6_safe_q[0]) # !JB1L4981 & JB1_memory[101][1]_qfbk & M6_safe_q[0];

--JB1_memory[101][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[101][1] at LC_X40_Y21_N4
--operation mode is normal

JB1_memory[101][1]_sload_eqn = FB1L192;
JB1_memory[101][1] = DFFEA(JB1_memory[101][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L721, , );


--JB1_memory[96][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[96][1] at LC_X40_Y19_N2
--operation mode is normal

JB1_memory[96][1]_sload_eqn = FB1L192;
JB1_memory[96][1] = DFFEA(JB1_memory[96][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L221, , );


--JB1L2981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_612~0 at LC_X41_Y19_N3
--operation mode is normal

JB1_memory[97][1]_qfbk = JB1_memory[97][1];
JB1L2981 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[97][1]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[96][1];

--JB1_memory[97][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[97][1] at LC_X41_Y19_N3
--operation mode is normal

JB1_memory[97][1]_sload_eqn = FB1L192;
JB1_memory[97][1] = DFFEA(JB1_memory[97][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L321, , );


--JB1_memory[99][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[99][1] at LC_X41_Y18_N8
--operation mode is normal

JB1_memory[99][1]_lut_out = FB1L192;
JB1_memory[99][1] = DFFEA(JB1_memory[99][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L521, , );


--JB1L3981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_612~1 at LC_X41_Y19_N4
--operation mode is normal

JB1_memory[98][1]_qfbk = JB1_memory[98][1];
JB1L3981 = JB1L2981 & (JB1_memory[99][1] # !M6_safe_q[1]) # !JB1L2981 & M6_safe_q[1] & JB1_memory[98][1]_qfbk;

--JB1_memory[98][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[98][1] at LC_X41_Y19_N4
--operation mode is normal

JB1_memory[98][1]_sload_eqn = FB1L192;
JB1_memory[98][1] = DFFEA(JB1_memory[98][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L421, , );


--JB1L0981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_611~0 at LC_X40_Y21_N7
--operation mode is normal

JB1L0981 = M6_safe_q[2] & (JB1L5981 # M6_safe_q[3]) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L3981;


--JB1_memory[108][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[108][1] at LC_X39_Y9_N0
--operation mode is normal

JB1_memory[108][1]_sload_eqn = FB1L192;
JB1_memory[108][1] = DFFEA(JB1_memory[108][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L431, , );


--JB1L8981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_615~0 at LC_X40_Y9_N7
--operation mode is normal

JB1_memory[110][1]_qfbk = JB1_memory[110][1];
JB1L8981 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[110][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[108][1];

--JB1_memory[110][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[110][1] at LC_X40_Y9_N7
--operation mode is normal

JB1_memory[110][1]_sload_eqn = FB1L192;
JB1_memory[110][1] = DFFEA(JB1_memory[110][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L631, , );


--JB1_memory[111][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[111][1] at LC_X40_Y10_N4
--operation mode is normal

JB1_memory[111][1]_sload_eqn = FB1L192;
JB1_memory[111][1] = DFFEA(JB1_memory[111][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L731, , );


--JB1L9981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_615~1 at LC_X40_Y9_N8
--operation mode is normal

JB1_memory[109][1]_qfbk = JB1_memory[109][1];
JB1L9981 = JB1L8981 & (JB1_memory[111][1] # !M6_safe_q[0]) # !JB1L8981 & M6_safe_q[0] & JB1_memory[109][1]_qfbk;

--JB1_memory[109][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[109][1] at LC_X40_Y9_N8
--operation mode is normal

JB1_memory[109][1]_sload_eqn = FB1L192;
JB1_memory[109][1] = DFFEA(JB1_memory[109][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L531, , );


--JB1L1981 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_329_rtl_611~1 at LC_X40_Y21_N8
--operation mode is normal

JB1L1981 = JB1L0981 & (JB1L9981 # !M6_safe_q[3]) # !JB1L0981 & JB1L7981 & M6_safe_q[3];


--JB1_memory[72][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[72][1] at LC_X34_Y23_N1
--operation mode is normal

JB1_memory[72][1]_lut_out = FB1L192;
JB1_memory[72][1] = DFFEA(JB1_memory[72][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L89, , );


--JB1L6781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_604~0 at LC_X36_Y22_N0
--operation mode is normal

JB1_memory[73][1]_qfbk = JB1_memory[73][1];
JB1L6781 = M6_safe_q[0] & (JB1_memory[73][1]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[72][1] & !M6_safe_q[1];

--JB1_memory[73][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[73][1] at LC_X36_Y22_N0
--operation mode is normal

JB1_memory[73][1]_sload_eqn = FB1L192;
JB1_memory[73][1] = DFFEA(JB1_memory[73][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L99, , );


--JB1_memory[75][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[75][1] at LC_X35_Y22_N6
--operation mode is normal

JB1_memory[75][1]_sload_eqn = FB1L192;
JB1_memory[75][1] = DFFEA(JB1_memory[75][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L101, , );


--JB1L7781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_604~1 at LC_X36_Y22_N1
--operation mode is normal

JB1_memory[74][1]_qfbk = JB1_memory[74][1];
JB1L7781 = JB1L6781 & (JB1_memory[75][1] # !M6_safe_q[1]) # !JB1L6781 & M6_safe_q[1] & JB1_memory[74][1]_qfbk;

--JB1_memory[74][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[74][1] at LC_X36_Y22_N1
--operation mode is normal

JB1_memory[74][1]_sload_eqn = FB1L192;
JB1_memory[74][1] = DFFEA(JB1_memory[74][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L001, , );


--JB1_memory[68][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[68][1] at LC_X45_Y24_N4
--operation mode is normal

JB1_memory[68][1]_lut_out = FB1L192;
JB1_memory[68][1] = DFFEA(JB1_memory[68][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L49, , );


--JB1L4781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_603~0 at LC_X45_Y24_N9
--operation mode is normal

JB1_memory[70][1]_qfbk = JB1_memory[70][1];
JB1L4781 = M6_safe_q[1] & (JB1_memory[70][1]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[68][1] & !M6_safe_q[0];

--JB1_memory[70][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[70][1] at LC_X45_Y24_N9
--operation mode is normal

JB1_memory[70][1]_sload_eqn = FB1L192;
JB1_memory[70][1] = DFFEA(JB1_memory[70][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L69, , );


--JB1_memory[71][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[71][1] at LC_X44_Y26_N9
--operation mode is normal

JB1_memory[71][1]_sload_eqn = FB1L192;
JB1_memory[71][1] = DFFEA(JB1_memory[71][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L79, , );


--JB1L5781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_603~1 at LC_X44_Y24_N9
--operation mode is normal

JB1_memory[69][1]_qfbk = JB1_memory[69][1];
JB1L5781 = JB1L4781 & (JB1_memory[71][1] # !M6_safe_q[0]) # !JB1L4781 & JB1_memory[69][1]_qfbk & M6_safe_q[0];

--JB1_memory[69][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[69][1] at LC_X44_Y24_N9
--operation mode is normal

JB1_memory[69][1]_sload_eqn = FB1L192;
JB1_memory[69][1] = DFFEA(JB1_memory[69][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L59, , );


--JB1_memory[64][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[64][1] at LC_X41_Y22_N2
--operation mode is normal

JB1_memory[64][1]_sload_eqn = FB1L192;
JB1_memory[64][1] = DFFEA(JB1_memory[64][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L09, , );


--JB1L2781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_602~0 at LC_X40_Y22_N4
--operation mode is normal

JB1_memory[65][1]_qfbk = JB1_memory[65][1];
JB1L2781 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[65][1]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[64][1];

--JB1_memory[65][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[65][1] at LC_X40_Y22_N4
--operation mode is normal

JB1_memory[65][1]_sload_eqn = FB1L192;
JB1_memory[65][1] = DFFEA(JB1_memory[65][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L19, , );


--JB1_memory[67][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[67][1] at LC_X41_Y20_N6
--operation mode is normal

JB1_memory[67][1]_lut_out = FB1L192;
JB1_memory[67][1] = DFFEA(JB1_memory[67][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L39, , );


--JB1L3781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_602~1 at LC_X40_Y22_N9
--operation mode is normal

JB1_memory[66][1]_qfbk = JB1_memory[66][1];
JB1L3781 = JB1L2781 & (JB1_memory[67][1] # !M6_safe_q[1]) # !JB1L2781 & M6_safe_q[1] & JB1_memory[66][1]_qfbk;

--JB1_memory[66][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[66][1] at LC_X40_Y22_N9
--operation mode is normal

JB1_memory[66][1]_sload_eqn = FB1L192;
JB1_memory[66][1] = DFFEA(JB1_memory[66][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L29, , );


--JB1L0781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_601~0 at LC_X40_Y21_N0
--operation mode is normal

JB1L0781 = M6_safe_q[2] & (M6_safe_q[3] # JB1L5781) # !M6_safe_q[2] & JB1L3781 & !M6_safe_q[3];


--JB1_memory[76][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[76][1] at LC_X40_Y8_N3
--operation mode is normal

JB1_memory[76][1]_sload_eqn = FB1L192;
JB1_memory[76][1] = DFFEA(JB1_memory[76][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L201, , );


--JB1L8781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_605~0 at LC_X40_Y7_N7
--operation mode is normal

JB1_memory[78][1]_qfbk = JB1_memory[78][1];
JB1L8781 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[78][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[76][1];

--JB1_memory[78][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[78][1] at LC_X40_Y7_N7
--operation mode is normal

JB1_memory[78][1]_sload_eqn = FB1L192;
JB1_memory[78][1] = DFFEA(JB1_memory[78][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L401, , );


--JB1_memory[79][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[79][1] at LC_X39_Y7_N3
--operation mode is normal

JB1_memory[79][1]_sload_eqn = FB1L192;
JB1_memory[79][1] = DFFEA(JB1_memory[79][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L501, , );


--JB1L9781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_605~1 at LC_X40_Y7_N8
--operation mode is normal

JB1_memory[77][1]_qfbk = JB1_memory[77][1];
JB1L9781 = JB1L8781 & (JB1_memory[79][1] # !M6_safe_q[0]) # !JB1L8781 & M6_safe_q[0] & JB1_memory[77][1]_qfbk;

--JB1_memory[77][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[77][1] at LC_X40_Y7_N8
--operation mode is normal

JB1_memory[77][1]_sload_eqn = FB1L192;
JB1_memory[77][1] = DFFEA(JB1_memory[77][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L301, , );


--JB1L1781 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_327_rtl_601~1 at LC_X40_Y21_N1
--operation mode is normal

JB1L1781 = JB1L0781 & (JB1L9781 # !M6_safe_q[3]) # !JB1L0781 & M6_safe_q[3] & JB1L7781;


--JB1L8681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_326~0 at LC_X40_Y21_N9
--operation mode is normal

JB1L8681 = M6_safe_q[5] & (M6_safe_q[4] # JB1L1981) # !M6_safe_q[5] & !M6_safe_q[4] & JB1L1781;


--JB1_memory[116][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[116][1] at LC_X44_Y20_N8
--operation mode is normal

JB1_memory[116][1]_lut_out = FB1L192;
JB1_memory[116][1] = DFFEA(JB1_memory[116][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L241, , );


--JB1L4091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_618~0 at LC_X45_Y20_N8
--operation mode is normal

JB1_memory[118][1]_qfbk = JB1_memory[118][1];
JB1L4091 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[118][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[116][1];

--JB1_memory[118][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[118][1] at LC_X45_Y20_N8
--operation mode is normal

JB1_memory[118][1]_sload_eqn = FB1L192;
JB1_memory[118][1] = DFFEA(JB1_memory[118][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L441, , );


--JB1_memory[119][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[119][1] at LC_X45_Y21_N1
--operation mode is normal

JB1_memory[119][1]_lut_out = FB1L192;
JB1_memory[119][1] = DFFEA(JB1_memory[119][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L541, , );


--JB1L5091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_618~1 at LC_X45_Y20_N7
--operation mode is normal

JB1_memory[117][1]_qfbk = JB1_memory[117][1];
JB1L5091 = JB1L4091 & (JB1_memory[119][1] # !M6_safe_q[0]) # !JB1L4091 & M6_safe_q[0] & JB1_memory[117][1]_qfbk;

--JB1_memory[117][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[117][1] at LC_X45_Y20_N7
--operation mode is normal

JB1_memory[117][1]_sload_eqn = FB1L192;
JB1_memory[117][1] = DFFEA(JB1_memory[117][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L341, , );


--JB1_memory[120][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[120][1] at LC_X45_Y17_N1
--operation mode is normal

JB1_memory[120][1]_lut_out = FB1L192;
JB1_memory[120][1] = DFFEA(JB1_memory[120][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L641, , );


--JB1L6091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_619~0 at LC_X44_Y17_N4
--operation mode is normal

JB1_memory[121][1]_qfbk = JB1_memory[121][1];
JB1L6091 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[121][1]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[120][1];

--JB1_memory[121][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[121][1] at LC_X44_Y17_N4
--operation mode is normal

JB1_memory[121][1]_sload_eqn = FB1L192;
JB1_memory[121][1] = DFFEA(JB1_memory[121][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L741, , );


--JB1_memory[123][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[123][1] at LC_X45_Y16_N3
--operation mode is normal

JB1_memory[123][1]_lut_out = FB1L192;
JB1_memory[123][1] = DFFEA(JB1_memory[123][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L941, , );


--JB1L7091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_619~1 at LC_X44_Y17_N1
--operation mode is normal

JB1_memory[122][1]_qfbk = JB1_memory[122][1];
JB1L7091 = JB1L6091 & (JB1_memory[123][1] # !M6_safe_q[1]) # !JB1L6091 & M6_safe_q[1] & JB1_memory[122][1]_qfbk;

--JB1_memory[122][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[122][1] at LC_X44_Y17_N1
--operation mode is normal

JB1_memory[122][1]_sload_eqn = FB1L192;
JB1_memory[122][1] = DFFEA(JB1_memory[122][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L841, , );


--JB1_memory[112][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[112][1] at LC_X44_Y13_N2
--operation mode is normal

JB1_memory[112][1]_sload_eqn = FB1L192;
JB1_memory[112][1] = DFFEA(JB1_memory[112][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L831, , );


--JB1L2091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_617~0 at LC_X44_Y14_N1
--operation mode is normal

JB1_memory[113][1]_qfbk = JB1_memory[113][1];
JB1L2091 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[113][1]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[112][1];

--JB1_memory[113][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[113][1] at LC_X44_Y14_N1
--operation mode is normal

JB1_memory[113][1]_sload_eqn = FB1L192;
JB1_memory[113][1] = DFFEA(JB1_memory[113][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L931, , );


--JB1_memory[115][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[115][1] at LC_X45_Y13_N2
--operation mode is normal

JB1_memory[115][1]_sload_eqn = FB1L192;
JB1_memory[115][1] = DFFEA(JB1_memory[115][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L141, , );


--JB1L3091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_617~1 at LC_X44_Y14_N2
--operation mode is normal

JB1_memory[114][1]_qfbk = JB1_memory[114][1];
JB1L3091 = JB1L2091 & (JB1_memory[115][1] # !M6_safe_q[1]) # !JB1L2091 & M6_safe_q[1] & JB1_memory[114][1]_qfbk;

--JB1_memory[114][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[114][1] at LC_X44_Y14_N2
--operation mode is normal

JB1_memory[114][1]_sload_eqn = FB1L192;
JB1_memory[114][1] = DFFEA(JB1_memory[114][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L041, , );


--JB1L0091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_616~0 at LC_X44_Y14_N3
--operation mode is normal

JB1L0091 = M6_safe_q[3] & (M6_safe_q[2] # JB1L7091) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L3091;


--JB1_memory[124][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[124][1] at LC_X45_Y10_N2
--operation mode is normal

JB1_memory[124][1]_sload_eqn = FB1L192;
JB1_memory[124][1] = DFFEA(JB1_memory[124][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L051, , );


--JB1L8091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_620~0 at LC_X44_Y10_N8
--operation mode is normal

JB1_memory[126][1]_qfbk = JB1_memory[126][1];
JB1L8091 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[126][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[124][1];

--JB1_memory[126][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[126][1] at LC_X44_Y10_N8
--operation mode is normal

JB1_memory[126][1]_sload_eqn = FB1L192;
JB1_memory[126][1] = DFFEA(JB1_memory[126][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L251, , );


--JB1_memory[127][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[127][1] at LC_X44_Y8_N2
--operation mode is normal

JB1_memory[127][1]_sload_eqn = FB1L192;
JB1_memory[127][1] = DFFEA(JB1_memory[127][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L351, , );


--JB1L9091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_620~1 at LC_X44_Y10_N9
--operation mode is normal

JB1_memory[125][1]_qfbk = JB1_memory[125][1];
JB1L9091 = JB1L8091 & (JB1_memory[127][1] # !M6_safe_q[0]) # !JB1L8091 & M6_safe_q[0] & JB1_memory[125][1]_qfbk;

--JB1_memory[125][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[125][1] at LC_X44_Y10_N9
--operation mode is normal

JB1_memory[125][1]_sload_eqn = FB1L192;
JB1_memory[125][1] = DFFEA(JB1_memory[125][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L151, , );


--JB1L1091 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_330_rtl_616~1 at LC_X44_Y14_N4
--operation mode is normal

JB1L1091 = JB1L0091 & (JB1L9091 # !M6_safe_q[2]) # !JB1L0091 & M6_safe_q[2] & JB1L5091;


--JB1L9681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_257_rtl_326~1 at LC_X40_Y21_N5
--operation mode is normal

JB1L9681 = JB1L8681 & (JB1L1091 # !M6_safe_q[4]) # !JB1L8681 & M6_safe_q[4] & JB1L1881;


--JB1_memory[40][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[40][1] at LC_X41_Y17_N4
--operation mode is normal

JB1_memory[40][1]_lut_out = FB1L192;
JB1_memory[40][1] = DFFEA(JB1_memory[40][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L66, , );


--JB1L4581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_594~0 at LC_X41_Y16_N6
--operation mode is normal

JB1_memory[41][1]_qfbk = JB1_memory[41][1];
JB1L4581 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[41][1]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[40][1];

--JB1_memory[41][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[41][1] at LC_X41_Y16_N6
--operation mode is normal

JB1_memory[41][1]_sload_eqn = FB1L192;
JB1_memory[41][1] = DFFEA(JB1_memory[41][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L76, , );


--JB1_memory[43][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[43][1] at LC_X41_Y14_N5
--operation mode is normal

JB1_memory[43][1]_lut_out = FB1L192;
JB1_memory[43][1] = DFFEA(JB1_memory[43][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L96, , );


--JB1L5581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_594~1 at LC_X41_Y16_N7
--operation mode is normal

JB1_memory[42][1]_qfbk = JB1_memory[42][1];
JB1L5581 = JB1L4581 & (JB1_memory[43][1] # !M6_safe_q[1]) # !JB1L4581 & M6_safe_q[1] & JB1_memory[42][1]_qfbk;

--JB1_memory[42][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[42][1] at LC_X41_Y16_N7
--operation mode is normal

JB1_memory[42][1]_sload_eqn = FB1L192;
JB1_memory[42][1] = DFFEA(JB1_memory[42][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L86, , );


--JB1_memory[36][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[36][1] at LC_X41_Y15_N4
--operation mode is normal

JB1_memory[36][1]_lut_out = FB1L192;
JB1_memory[36][1] = DFFEA(JB1_memory[36][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L26, , );


--JB1L2581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_593~0 at LC_X36_Y16_N4
--operation mode is normal

JB1_memory[38][1]_qfbk = JB1_memory[38][1];
JB1L2581 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[38][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[36][1];

--JB1_memory[38][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[38][1] at LC_X36_Y16_N4
--operation mode is normal

JB1_memory[38][1]_sload_eqn = FB1L192;
JB1_memory[38][1] = DFFEA(JB1_memory[38][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L46, , );


--JB1_memory[39][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[39][1] at LC_X40_Y14_N7
--operation mode is normal

JB1_memory[39][1]_sload_eqn = FB1L192;
JB1_memory[39][1] = DFFEA(JB1_memory[39][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L56, , );


--JB1L3581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_593~1 at LC_X36_Y16_N5
--operation mode is normal

JB1_memory[37][1]_qfbk = JB1_memory[37][1];
JB1L3581 = JB1L2581 & (JB1_memory[39][1] # !M6_safe_q[0]) # !JB1L2581 & M6_safe_q[0] & JB1_memory[37][1]_qfbk;

--JB1_memory[37][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[37][1] at LC_X36_Y16_N5
--operation mode is normal

JB1_memory[37][1]_sload_eqn = FB1L192;
JB1_memory[37][1] = DFFEA(JB1_memory[37][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L36, , );


--JB1_memory[32][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[32][1] at LC_X39_Y17_N2
--operation mode is normal

JB1_memory[32][1]_sload_eqn = FB1L192;
JB1_memory[32][1] = DFFEA(JB1_memory[32][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L85, , );


--JB1L0581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_592~0 at LC_X39_Y16_N1
--operation mode is normal

JB1_memory[33][1]_qfbk = JB1_memory[33][1];
JB1L0581 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[33][1]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[32][1];

--JB1_memory[33][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[33][1] at LC_X39_Y16_N1
--operation mode is normal

JB1_memory[33][1]_sload_eqn = FB1L192;
JB1_memory[33][1] = DFFEA(JB1_memory[33][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L95, , );


--JB1_memory[35][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[35][1] at LC_X39_Y15_N4
--operation mode is normal

JB1_memory[35][1]_lut_out = FB1L192;
JB1_memory[35][1] = DFFEA(JB1_memory[35][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L16, , );


--JB1L1581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_592~1 at LC_X39_Y16_N2
--operation mode is normal

JB1_memory[34][1]_qfbk = JB1_memory[34][1];
JB1L1581 = JB1L0581 & (JB1_memory[35][1] # !M6_safe_q[1]) # !JB1L0581 & M6_safe_q[1] & JB1_memory[34][1]_qfbk;

--JB1_memory[34][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[34][1] at LC_X39_Y16_N2
--operation mode is normal

JB1_memory[34][1]_sload_eqn = FB1L192;
JB1_memory[34][1] = DFFEA(JB1_memory[34][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L06, , );


--JB1L8481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_591~0 at LC_X36_Y19_N2
--operation mode is normal

JB1L8481 = M6_safe_q[2] & (M6_safe_q[3] # JB1L3581) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L1581;


--JB1_memory[44][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[44][1] at LC_X41_Y11_N2
--operation mode is normal

JB1_memory[44][1]_lut_out = FB1L192;
JB1_memory[44][1] = DFFEA(JB1_memory[44][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L07, , );


--JB1L6581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_595~0 at LC_X41_Y11_N4
--operation mode is normal

JB1_memory[46][1]_qfbk = JB1_memory[46][1];
JB1L6581 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[46][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[44][1];

--JB1_memory[46][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[46][1] at LC_X41_Y11_N4
--operation mode is normal

JB1_memory[46][1]_sload_eqn = FB1L192;
JB1_memory[46][1] = DFFEA(JB1_memory[46][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L27, , );


--JB1_memory[47][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[47][1] at LC_X39_Y13_N3
--operation mode is normal

JB1_memory[47][1]_sload_eqn = FB1L192;
JB1_memory[47][1] = DFFEA(JB1_memory[47][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L37, , );


--JB1L7581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_595~1 at LC_X39_Y13_N2
--operation mode is normal

JB1_memory[45][1]_qfbk = JB1_memory[45][1];
JB1L7581 = JB1L6581 & (JB1_memory[47][1] # !M6_safe_q[0]) # !JB1L6581 & M6_safe_q[0] & JB1_memory[45][1]_qfbk;

--JB1_memory[45][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[45][1] at LC_X39_Y13_N2
--operation mode is normal

JB1_memory[45][1]_sload_eqn = FB1L192;
JB1_memory[45][1] = DFFEA(JB1_memory[45][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L17, , );


--JB1L9481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_324_rtl_591~1 at LC_X34_Y21_N8
--operation mode is normal

JB1L9481 = JB1L8481 & (JB1L7581 # !M6_safe_q[3]) # !JB1L8481 & M6_safe_q[3] & JB1L5581;


--JB1_memory[20][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[20][1] at LC_X30_Y5_N3
--operation mode is normal

JB1_memory[20][1]_sload_eqn = FB1L192;
JB1_memory[20][1] = DFFEA(JB1_memory[20][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L64, , );


--JB1L2481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_588~0 at LC_X28_Y5_N2
--operation mode is normal

JB1_memory[22][1]_qfbk = JB1_memory[22][1];
JB1L2481 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[22][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[20][1];

--JB1_memory[22][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[22][1] at LC_X28_Y5_N2
--operation mode is normal

JB1_memory[22][1]_sload_eqn = FB1L192;
JB1_memory[22][1] = DFFEA(JB1_memory[22][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L84, , );


--JB1_memory[23][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[23][1] at LC_X22_Y5_N4
--operation mode is normal

JB1_memory[23][1]_sload_eqn = FB1L192;
JB1_memory[23][1] = DFFEA(JB1_memory[23][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L94, , );


--JB1L3481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_588~1 at LC_X28_Y5_N5
--operation mode is normal

JB1_memory[21][1]_qfbk = JB1_memory[21][1];
JB1L3481 = JB1L2481 & (JB1_memory[23][1] # !M6_safe_q[0]) # !JB1L2481 & M6_safe_q[0] & JB1_memory[21][1]_qfbk;

--JB1_memory[21][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[21][1] at LC_X28_Y5_N5
--operation mode is normal

JB1_memory[21][1]_sload_eqn = FB1L192;
JB1_memory[21][1] = DFFEA(JB1_memory[21][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L74, , );


--JB1_memory[24][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[24][1] at LC_X19_Y15_N0
--operation mode is normal

JB1_memory[24][1]_lut_out = FB1L192;
JB1_memory[24][1] = DFFEA(JB1_memory[24][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L05, , );


--JB1L4481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_589~0 at LC_X19_Y15_N4
--operation mode is normal

JB1_memory[25][1]_qfbk = JB1_memory[25][1];
JB1L4481 = M6_safe_q[0] & (JB1_memory[25][1]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[24][1] & !M6_safe_q[1];

--JB1_memory[25][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[25][1] at LC_X19_Y15_N4
--operation mode is normal

JB1_memory[25][1]_sload_eqn = FB1L192;
JB1_memory[25][1] = DFFEA(JB1_memory[25][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L15, , );


--JB1_memory[27][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[27][1] at LC_X23_Y22_N8
--operation mode is normal

JB1_memory[27][1]_lut_out = FB1L192;
JB1_memory[27][1] = DFFEA(JB1_memory[27][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L35, , );


--JB1L5481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_589~1 at LC_X23_Y20_N4
--operation mode is normal

JB1_memory[26][1]_qfbk = JB1_memory[26][1];
JB1L5481 = JB1L4481 & (JB1_memory[27][1] # !M6_safe_q[1]) # !JB1L4481 & M6_safe_q[1] & JB1_memory[26][1]_qfbk;

--JB1_memory[26][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[26][1] at LC_X23_Y20_N4
--operation mode is normal

JB1_memory[26][1]_sload_eqn = FB1L192;
JB1_memory[26][1] = DFFEA(JB1_memory[26][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L25, , );


--JB1_memory[16][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[16][1] at LC_X22_Y20_N1
--operation mode is normal

JB1_memory[16][1]_lut_out = FB1L192;
JB1_memory[16][1] = DFFEA(JB1_memory[16][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L24, , );


--JB1L0481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_587~0 at LC_X25_Y23_N9
--operation mode is normal

JB1_memory[17][1]_qfbk = JB1_memory[17][1];
JB1L0481 = M6_safe_q[0] & (JB1_memory[17][1]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[16][1] & !M6_safe_q[1];

--JB1_memory[17][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[17][1] at LC_X25_Y23_N9
--operation mode is normal

JB1_memory[17][1]_sload_eqn = FB1L192;
JB1_memory[17][1] = DFFEA(JB1_memory[17][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L34, , );


--JB1_memory[19][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[19][1] at LC_X34_Y25_N0
--operation mode is normal

JB1_memory[19][1]_sload_eqn = FB1L192;
JB1_memory[19][1] = DFFEA(JB1_memory[19][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L54, , );


--JB1L1481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_587~1 at LC_X25_Y23_N4
--operation mode is normal

JB1_memory[18][1]_qfbk = JB1_memory[18][1];
JB1L1481 = JB1L0481 & (JB1_memory[19][1] # !M6_safe_q[1]) # !JB1L0481 & M6_safe_q[1] & JB1_memory[18][1]_qfbk;

--JB1_memory[18][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[18][1] at LC_X25_Y23_N4
--operation mode is normal

JB1_memory[18][1]_sload_eqn = FB1L192;
JB1_memory[18][1] = DFFEA(JB1_memory[18][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L44, , );


--JB1L8381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_586~0 at LC_X28_Y21_N4
--operation mode is normal

JB1L8381 = M6_safe_q[3] & (M6_safe_q[2] # JB1L5481) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L1481;


--JB1_memory[28][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[28][1] at LC_X36_Y7_N0
--operation mode is normal

JB1_memory[28][1]_lut_out = FB1L192;
JB1_memory[28][1] = DFFEA(JB1_memory[28][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L45, , );


--JB1L6481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_590~0 at LC_X35_Y10_N3
--operation mode is normal

JB1_memory[30][1]_qfbk = JB1_memory[30][1];
JB1L6481 = M6_safe_q[1] & (JB1_memory[30][1]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[28][1] & !M6_safe_q[0];

--JB1_memory[30][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[30][1] at LC_X35_Y10_N3
--operation mode is normal

JB1_memory[30][1]_sload_eqn = FB1L192;
JB1_memory[30][1] = DFFEA(JB1_memory[30][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L65, , );


--JB1_memory[31][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[31][1] at LC_X33_Y6_N2
--operation mode is normal

JB1_memory[31][1]_sload_eqn = FB1L192;
JB1_memory[31][1] = DFFEA(JB1_memory[31][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L75, , );


--JB1L7481 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_590~1 at LC_X35_Y10_N4
--operation mode is normal

JB1_memory[29][1]_qfbk = JB1_memory[29][1];
JB1L7481 = JB1L6481 & (JB1_memory[31][1] # !M6_safe_q[0]) # !JB1L6481 & M6_safe_q[0] & JB1_memory[29][1]_qfbk;

--JB1_memory[29][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[29][1] at LC_X35_Y10_N4
--operation mode is normal

JB1_memory[29][1]_sload_eqn = FB1L192;
JB1_memory[29][1] = DFFEA(JB1_memory[29][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L55, , );


--JB1L9381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_323_rtl_586~1 at LC_X28_Y21_N0
--operation mode is normal

JB1L9381 = JB1L8381 & (JB1L7481 # !M6_safe_q[2]) # !JB1L8381 & M6_safe_q[2] & JB1L3481;


--JB1_memory[8][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[8][1] at LC_X17_Y26_N3
--operation mode is normal

JB1_memory[8][1]_lut_out = FB1L192;
JB1_memory[8][1] = DFFEA(JB1_memory[8][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L43, , );


--JB1L4381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_584~0 at LC_X18_Y25_N9
--operation mode is normal

JB1_memory[9][1]_qfbk = JB1_memory[9][1];
JB1L4381 = M6_safe_q[0] & (JB1_memory[9][1]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[8][1] & !M6_safe_q[1];

--JB1_memory[9][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[9][1] at LC_X18_Y25_N9
--operation mode is normal

JB1_memory[9][1]_sload_eqn = FB1L192;
JB1_memory[9][1] = DFFEA(JB1_memory[9][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L53, , );


--JB1_memory[11][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[11][1] at LC_X17_Y25_N9
--operation mode is normal

JB1_memory[11][1]_lut_out = FB1L192;
JB1_memory[11][1] = DFFEA(JB1_memory[11][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L73, , );


--JB1L5381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_584~1 at LC_X18_Y25_N5
--operation mode is normal

JB1_memory[10][1]_qfbk = JB1_memory[10][1];
JB1L5381 = JB1L4381 & (JB1_memory[11][1] # !M6_safe_q[1]) # !JB1L4381 & M6_safe_q[1] & JB1_memory[10][1]_qfbk;

--JB1_memory[10][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[10][1] at LC_X18_Y25_N5
--operation mode is normal

JB1_memory[10][1]_sload_eqn = FB1L192;
JB1_memory[10][1] = DFFEA(JB1_memory[10][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L63, , );


--JB1_memory[4][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[4][1] at LC_X28_Y24_N9
--operation mode is normal

JB1_memory[4][1]_sload_eqn = FB1L192;
JB1_memory[4][1] = DFFEA(JB1_memory[4][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L03, , );


--JB1L2381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_583~0 at LC_X31_Y22_N8
--operation mode is normal

JB1_memory[6][1]_qfbk = JB1_memory[6][1];
JB1L2381 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[6][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[4][1];

--JB1_memory[6][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[6][1] at LC_X31_Y22_N8
--operation mode is normal

JB1_memory[6][1]_sload_eqn = FB1L192;
JB1_memory[6][1] = DFFEA(JB1_memory[6][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L23, , );


--JB1_memory[7][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[7][1] at LC_X29_Y26_N8
--operation mode is normal

JB1_memory[7][1]_sload_eqn = FB1L192;
JB1_memory[7][1] = DFFEA(JB1_memory[7][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L33, , );


--JB1L3381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_583~1 at LC_X31_Y22_N9
--operation mode is normal

JB1_memory[5][1]_qfbk = JB1_memory[5][1];
JB1L3381 = JB1L2381 & (JB1_memory[7][1] # !M6_safe_q[0]) # !JB1L2381 & M6_safe_q[0] & JB1_memory[5][1]_qfbk;

--JB1_memory[5][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[5][1] at LC_X31_Y22_N9
--operation mode is normal

JB1_memory[5][1]_sload_eqn = FB1L192;
JB1_memory[5][1] = DFFEA(JB1_memory[5][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L13, , );


--JB1_memory[0][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[0][1] at LC_X21_Y22_N9
--operation mode is normal

JB1_memory[0][1]_lut_out = FB1L192;
JB1_memory[0][1] = DFFEA(JB1_memory[0][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L62, , );


--JB1L0381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_582~0 at LC_X30_Y22_N9
--operation mode is normal

JB1_memory[1][1]_qfbk = JB1_memory[1][1];
JB1L0381 = M6_safe_q[0] & (JB1_memory[1][1]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[0][1] & !M6_safe_q[1];

--JB1_memory[1][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[1][1] at LC_X30_Y22_N9
--operation mode is normal

JB1_memory[1][1]_sload_eqn = FB1L192;
JB1_memory[1][1] = DFFEA(JB1_memory[1][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L72, , );


--JB1_memory[3][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[3][1] at LC_X28_Y23_N8
--operation mode is normal

JB1_memory[3][1]_sload_eqn = FB1L192;
JB1_memory[3][1] = DFFEA(JB1_memory[3][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L92, , );


--JB1L1381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_582~1 at LC_X30_Y22_N6
--operation mode is normal

JB1_memory[2][1]_qfbk = JB1_memory[2][1];
JB1L1381 = JB1L0381 & (JB1_memory[3][1] # !M6_safe_q[1]) # !JB1L0381 & JB1_memory[2][1]_qfbk & M6_safe_q[1];

--JB1_memory[2][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[2][1] at LC_X30_Y22_N6
--operation mode is normal

JB1_memory[2][1]_sload_eqn = FB1L192;
JB1_memory[2][1] = DFFEA(JB1_memory[2][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L82, , );


--JB1L8281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_581~0 at LC_X30_Y22_N7
--operation mode is normal

JB1L8281 = M6_safe_q[2] & (M6_safe_q[3] # JB1L3381) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L1381;


--JB1_memory[12][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[12][1] at LC_X17_Y7_N5
--operation mode is normal

JB1_memory[12][1]_sload_eqn = FB1L192;
JB1_memory[12][1] = DFFEA(JB1_memory[12][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L83, , );


--JB1L6381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_585~0 at LC_X18_Y5_N6
--operation mode is normal

JB1_memory[14][1]_qfbk = JB1_memory[14][1];
JB1L6381 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[14][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[12][1];

--JB1_memory[14][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[14][1] at LC_X18_Y5_N6
--operation mode is normal

JB1_memory[14][1]_sload_eqn = FB1L192;
JB1_memory[14][1] = DFFEA(JB1_memory[14][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L04, , );


--JB1_memory[15][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[15][1] at LC_X19_Y8_N7
--operation mode is normal

JB1_memory[15][1]_lut_out = FB1L192;
JB1_memory[15][1] = DFFEA(JB1_memory[15][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L14, , );


--JB1L7381 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_585~1 at LC_X18_Y5_N1
--operation mode is normal

JB1_memory[13][1]_qfbk = JB1_memory[13][1];
JB1L7381 = JB1L6381 & (JB1_memory[15][1] # !M6_safe_q[0]) # !JB1L6381 & JB1_memory[13][1]_qfbk & M6_safe_q[0];

--JB1_memory[13][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[13][1] at LC_X18_Y5_N1
--operation mode is normal

JB1_memory[13][1]_sload_eqn = FB1L192;
JB1_memory[13][1] = DFFEA(JB1_memory[13][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L93, , );


--JB1L9281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_322_rtl_581~1 at LC_X28_Y21_N5
--operation mode is normal

JB1L9281 = JB1L8281 & (JB1L7381 # !M6_safe_q[3]) # !JB1L8281 & JB1L5381 & M6_safe_q[3];


--JB1L6281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_321~0 at LC_X28_Y21_N1
--operation mode is normal

JB1L6281 = M6_safe_q[4] & (M6_safe_q[5] # JB1L9381) # !M6_safe_q[4] & !M6_safe_q[5] & JB1L9281;


--JB1_memory[52][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[52][1] at LC_X36_Y15_N2
--operation mode is normal

JB1_memory[52][1]_lut_out = FB1L192;
JB1_memory[52][1] = DFFEA(JB1_memory[52][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L87, , );


--JB1L2681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_598~0 at LC_X35_Y15_N4
--operation mode is normal

JB1_memory[54][1]_qfbk = JB1_memory[54][1];
JB1L2681 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[54][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[52][1];

--JB1_memory[54][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[54][1] at LC_X35_Y15_N4
--operation mode is normal

JB1_memory[54][1]_sload_eqn = FB1L192;
JB1_memory[54][1] = DFFEA(JB1_memory[54][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L08, , );


--JB1_memory[55][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[55][1] at LC_X35_Y16_N4
--operation mode is normal

JB1_memory[55][1]_lut_out = FB1L192;
JB1_memory[55][1] = DFFEA(JB1_memory[55][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L18, , );


--JB1L3681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_598~1 at LC_X35_Y16_N8
--operation mode is normal

JB1_memory[53][1]_qfbk = JB1_memory[53][1];
JB1L3681 = JB1L2681 & (JB1_memory[55][1] # !M6_safe_q[0]) # !JB1L2681 & M6_safe_q[0] & JB1_memory[53][1]_qfbk;

--JB1_memory[53][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[53][1] at LC_X35_Y16_N8
--operation mode is normal

JB1_memory[53][1]_sload_eqn = FB1L192;
JB1_memory[53][1] = DFFEA(JB1_memory[53][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L97, , );


--JB1_memory[56][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[56][1] at LC_X35_Y17_N3
--operation mode is normal

JB1_memory[56][1]_lut_out = FB1L192;
JB1_memory[56][1] = DFFEA(JB1_memory[56][1]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L28, , );


--JB1L4681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_599~0 at LC_X34_Y17_N3
--operation mode is normal

JB1_memory[57][1]_qfbk = JB1_memory[57][1];
JB1L4681 = M6_safe_q[0] & (JB1_memory[57][1]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[56][1] & !M6_safe_q[1];

--JB1_memory[57][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[57][1] at LC_X34_Y17_N3
--operation mode is normal

JB1_memory[57][1]_sload_eqn = FB1L192;
JB1_memory[57][1] = DFFEA(JB1_memory[57][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L38, , );


--JB1_memory[59][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[59][1] at LC_X33_Y17_N2
--operation mode is normal

JB1_memory[59][1]_sload_eqn = FB1L192;
JB1_memory[59][1] = DFFEA(JB1_memory[59][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L58, , );


--JB1L5681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_599~1 at LC_X34_Y17_N4
--operation mode is normal

JB1_memory[58][1]_qfbk = JB1_memory[58][1];
JB1L5681 = JB1L4681 & (JB1_memory[59][1] # !M6_safe_q[1]) # !JB1L4681 & M6_safe_q[1] & JB1_memory[58][1]_qfbk;

--JB1_memory[58][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[58][1] at LC_X34_Y17_N4
--operation mode is normal

JB1_memory[58][1]_sload_eqn = FB1L192;
JB1_memory[58][1] = DFFEA(JB1_memory[58][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L48, , );


--JB1_memory[48][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[48][1] at LC_X34_Y14_N2
--operation mode is normal

JB1_memory[48][1]_sload_eqn = FB1L192;
JB1_memory[48][1] = DFFEA(JB1_memory[48][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L47, , );


--JB1L0681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_597~0 at LC_X35_Y14_N2
--operation mode is normal

JB1_memory[49][1]_qfbk = JB1_memory[49][1];
JB1L0681 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[49][1]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[48][1];

--JB1_memory[49][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[49][1] at LC_X35_Y14_N2
--operation mode is normal

JB1_memory[49][1]_sload_eqn = FB1L192;
JB1_memory[49][1] = DFFEA(JB1_memory[49][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L57, , );


--JB1_memory[51][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[51][1] at LC_X36_Y13_N9
--operation mode is normal

JB1_memory[51][1]_sload_eqn = FB1L192;
JB1_memory[51][1] = DFFEA(JB1_memory[51][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L77, , );


--JB1L1681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_597~1 at LC_X35_Y14_N3
--operation mode is normal

JB1_memory[50][1]_qfbk = JB1_memory[50][1];
JB1L1681 = JB1L0681 & (JB1_memory[51][1] # !M6_safe_q[1]) # !JB1L0681 & M6_safe_q[1] & JB1_memory[50][1]_qfbk;

--JB1_memory[50][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[50][1] at LC_X35_Y14_N3
--operation mode is normal

JB1_memory[50][1]_sload_eqn = FB1L192;
JB1_memory[50][1] = DFFEA(JB1_memory[50][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L67, , );


--JB1L8581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_596~0 at LC_X34_Y17_N7
--operation mode is normal

JB1L8581 = M6_safe_q[3] & (M6_safe_q[2] # JB1L5681) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L1681;


--JB1_memory[60][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[60][1] at LC_X36_Y11_N2
--operation mode is normal

JB1_memory[60][1]_sload_eqn = FB1L192;
JB1_memory[60][1] = DFFEA(JB1_memory[60][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L68, , );


--JB1L6681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_600~0 at LC_X39_Y11_N6
--operation mode is normal

JB1_memory[62][1]_qfbk = JB1_memory[62][1];
JB1L6681 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[62][1]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[60][1];

--JB1_memory[62][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[62][1] at LC_X39_Y11_N6
--operation mode is normal

JB1_memory[62][1]_sload_eqn = FB1L192;
JB1_memory[62][1] = DFFEA(JB1_memory[62][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L88, , );


--JB1_memory[63][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[63][1] at LC_X40_Y11_N5
--operation mode is normal

JB1_memory[63][1]_sload_eqn = FB1L192;
JB1_memory[63][1] = DFFEA(JB1_memory[63][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L98, , );


--JB1L7681 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_600~1 at LC_X39_Y11_N7
--operation mode is normal

JB1_memory[61][1]_qfbk = JB1_memory[61][1];
JB1L7681 = JB1L6681 & (JB1_memory[63][1] # !M6_safe_q[0]) # !JB1L6681 & M6_safe_q[0] & JB1_memory[61][1]_qfbk;

--JB1_memory[61][1] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[61][1] at LC_X39_Y11_N7
--operation mode is normal

JB1_memory[61][1]_sload_eqn = FB1L192;
JB1_memory[61][1] = DFFEA(JB1_memory[61][1]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L78, , );


--JB1L9581 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_325_rtl_596~1 at LC_X34_Y17_N8
--operation mode is normal

JB1L9581 = JB1L8581 & (JB1L7681 # !M6_safe_q[2]) # !JB1L8581 & JB1L3681 & M6_safe_q[2];


--JB1L7281 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2081_rtl_256_rtl_321~1 at LC_X28_Y21_N2
--operation mode is normal

JB1L7281 = JB1L6281 & (JB1L9581 # !M6_safe_q[5]) # !JB1L6281 & M6_safe_q[5] & JB1L9481;


--JB1_memory[84][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[84][0] at LC_X35_Y24_N8
--operation mode is normal

JB1_memory[84][0]_lut_out = FB1L492;
JB1_memory[84][0] = DFFEA(JB1_memory[84][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L011, , );


--JB1L8691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_648~0 at LC_X36_Y23_N1
--operation mode is normal

JB1_memory[86][0]_qfbk = JB1_memory[86][0];
JB1L8691 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[86][0]_qfbk) # !M6_safe_q[1] & JB1_memory[84][0] & !M6_safe_q[0];

--JB1_memory[86][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[86][0] at LC_X36_Y23_N1
--operation mode is normal

JB1_memory[86][0]_sload_eqn = FB1L492;
JB1_memory[86][0] = DFFEA(JB1_memory[86][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L211, , );


--JB1_memory[87][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[87][0] at LC_X36_Y25_N1
--operation mode is normal

JB1_memory[87][0]_sload_eqn = FB1L492;
JB1_memory[87][0] = DFFEA(JB1_memory[87][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L311, , );


--JB1L9691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_648~1 at LC_X36_Y23_N2
--operation mode is normal

JB1_memory[85][0]_qfbk = JB1_memory[85][0];
JB1L9691 = JB1L8691 & (JB1_memory[87][0] # !M6_safe_q[0]) # !JB1L8691 & M6_safe_q[0] & JB1_memory[85][0]_qfbk;

--JB1_memory[85][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[85][0] at LC_X36_Y23_N2
--operation mode is normal

JB1_memory[85][0]_sload_eqn = FB1L492;
JB1_memory[85][0] = DFFEA(JB1_memory[85][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L111, , );


--JB1_memory[88][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[88][0] at LC_X40_Y26_N1
--operation mode is normal

JB1_memory[88][0]_lut_out = FB1L492;
JB1_memory[88][0] = DFFEA(JB1_memory[88][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L411, , );


--JB1L0791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_649~0 at LC_X39_Y25_N3
--operation mode is normal

JB1_memory[89][0]_qfbk = JB1_memory[89][0];
JB1L0791 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[89][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[88][0];

--JB1_memory[89][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[89][0] at LC_X39_Y25_N3
--operation mode is normal

JB1_memory[89][0]_sload_eqn = FB1L492;
JB1_memory[89][0] = DFFEA(JB1_memory[89][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L511, , );


--JB1_memory[91][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[91][0] at LC_X41_Y26_N5
--operation mode is normal

JB1_memory[91][0]_sload_eqn = FB1L492;
JB1_memory[91][0] = DFFEA(JB1_memory[91][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L711, , );


--JB1L1791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_649~1 at LC_X39_Y25_N4
--operation mode is normal

JB1_memory[90][0]_qfbk = JB1_memory[90][0];
JB1L1791 = JB1L0791 & (JB1_memory[91][0] # !M6_safe_q[1]) # !JB1L0791 & M6_safe_q[1] & JB1_memory[90][0]_qfbk;

--JB1_memory[90][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[90][0] at LC_X39_Y25_N4
--operation mode is normal

JB1_memory[90][0]_sload_eqn = FB1L492;
JB1_memory[90][0] = DFFEA(JB1_memory[90][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L611, , );


--JB1_memory[80][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[80][0] at LC_X40_Y24_N5
--operation mode is normal

JB1_memory[80][0]_sload_eqn = FB1L492;
JB1_memory[80][0] = DFFEA(JB1_memory[80][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L601, , );


--JB1L6691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_647~0 at LC_X39_Y24_N0
--operation mode is normal

JB1_memory[81][0]_qfbk = JB1_memory[81][0];
JB1L6691 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[81][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[80][0];

--JB1_memory[81][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[81][0] at LC_X39_Y24_N0
--operation mode is normal

JB1_memory[81][0]_sload_eqn = FB1L492;
JB1_memory[81][0] = DFFEA(JB1_memory[81][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L701, , );


--JB1_memory[83][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[83][0] at LC_X41_Y24_N3
--operation mode is normal

JB1_memory[83][0]_sload_eqn = FB1L492;
JB1_memory[83][0] = DFFEA(JB1_memory[83][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L901, , );


--JB1L7691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_647~1 at LC_X39_Y24_N8
--operation mode is normal

JB1_memory[82][0]_qfbk = JB1_memory[82][0];
JB1L7691 = JB1L6691 & (JB1_memory[83][0] # !M6_safe_q[1]) # !JB1L6691 & M6_safe_q[1] & JB1_memory[82][0]_qfbk;

--JB1_memory[82][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[82][0] at LC_X39_Y24_N8
--operation mode is normal

JB1_memory[82][0]_sload_eqn = FB1L492;
JB1_memory[82][0] = DFFEA(JB1_memory[82][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L801, , );


--JB1L4691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_646~0 at LC_X39_Y24_N2
--operation mode is normal

JB1L4691 = M6_safe_q[3] & (M6_safe_q[2] # JB1L1791) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L7691;


--JB1_memory[92][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[92][0] at LC_X40_Y5_N4
--operation mode is normal

JB1_memory[92][0]_sload_eqn = FB1L492;
JB1_memory[92][0] = DFFEA(JB1_memory[92][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L811, , );


--JB1L2791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_650~0 at LC_X40_Y6_N6
--operation mode is normal

JB1_memory[94][0]_qfbk = JB1_memory[94][0];
JB1L2791 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[94][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[92][0];

--JB1_memory[94][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[94][0] at LC_X40_Y6_N6
--operation mode is normal

JB1_memory[94][0]_sload_eqn = FB1L492;
JB1_memory[94][0] = DFFEA(JB1_memory[94][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L021, , );


--JB1_memory[95][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[95][0] at LC_X39_Y6_N5
--operation mode is normal

JB1_memory[95][0]_sload_eqn = FB1L492;
JB1_memory[95][0] = DFFEA(JB1_memory[95][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L121, , );


--JB1L3791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_650~1 at LC_X40_Y6_N4
--operation mode is normal

JB1_memory[93][0]_qfbk = JB1_memory[93][0];
JB1L3791 = JB1L2791 & (JB1_memory[95][0] # !M6_safe_q[0]) # !JB1L2791 & M6_safe_q[0] & JB1_memory[93][0]_qfbk;

--JB1_memory[93][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[93][0] at LC_X40_Y6_N4
--operation mode is normal

JB1_memory[93][0]_sload_eqn = FB1L492;
JB1_memory[93][0] = DFFEA(JB1_memory[93][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L911, , );


--JB1L5691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_338_rtl_646~1 at LC_X39_Y22_N4
--operation mode is normal

JB1L5691 = JB1L4691 & (JB1L3791 # !M6_safe_q[2]) # !JB1L4691 & M6_safe_q[2] & JB1L9691;


--JB1_memory[104][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[104][0] at LC_X44_Y23_N5
--operation mode is normal

JB1_memory[104][0]_sload_eqn = FB1L492;
JB1_memory[104][0] = DFFEA(JB1_memory[104][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L031, , );


--JB1L0891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_654~0 at LC_X44_Y22_N5
--operation mode is normal

JB1_memory[105][0]_qfbk = JB1_memory[105][0];
JB1L0891 = M6_safe_q[0] & (JB1_memory[105][0]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[104][0] & !M6_safe_q[1];

--JB1_memory[105][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[105][0] at LC_X44_Y22_N5
--operation mode is normal

JB1_memory[105][0]_sload_eqn = FB1L492;
JB1_memory[105][0] = DFFEA(JB1_memory[105][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L131, , );


--JB1_memory[107][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[107][0] at LC_X45_Y23_N8
--operation mode is normal

JB1_memory[107][0]_sload_eqn = FB1L492;
JB1_memory[107][0] = DFFEA(JB1_memory[107][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L331, , );


--JB1L1891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_654~1 at LC_X44_Y22_N6
--operation mode is normal

JB1_memory[106][0]_qfbk = JB1_memory[106][0];
JB1L1891 = JB1L0891 & (JB1_memory[107][0] # !M6_safe_q[1]) # !JB1L0891 & M6_safe_q[1] & JB1_memory[106][0]_qfbk;

--JB1_memory[106][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[106][0] at LC_X44_Y22_N6
--operation mode is normal

JB1_memory[106][0]_sload_eqn = FB1L492;
JB1_memory[106][0] = DFFEA(JB1_memory[106][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L231, , );


--JB1_memory[100][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[100][0] at LC_X39_Y23_N1
--operation mode is normal

JB1_memory[100][0]_sload_eqn = FB1L492;
JB1_memory[100][0] = DFFEA(JB1_memory[100][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L621, , );


--JB1L8791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_653~0 at LC_X39_Y23_N4
--operation mode is normal

JB1_memory[102][0]_qfbk = JB1_memory[102][0];
JB1L8791 = M6_safe_q[1] & (JB1_memory[102][0]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[100][0] & !M6_safe_q[0];

--JB1_memory[102][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[102][0] at LC_X39_Y23_N4
--operation mode is normal

JB1_memory[102][0]_sload_eqn = FB1L492;
JB1_memory[102][0] = DFFEA(JB1_memory[102][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L821, , );


--JB1_memory[103][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[103][0] at LC_X39_Y20_N0
--operation mode is normal

JB1_memory[103][0]_lut_out = FB1L492;
JB1_memory[103][0] = DFFEA(JB1_memory[103][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L921, , );


--JB1L9791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_653~1 at LC_X39_Y22_N2
--operation mode is normal

JB1_memory[101][0]_qfbk = JB1_memory[101][0];
JB1L9791 = JB1L8791 & (JB1_memory[103][0] # !M6_safe_q[0]) # !JB1L8791 & M6_safe_q[0] & JB1_memory[101][0]_qfbk;

--JB1_memory[101][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[101][0] at LC_X39_Y22_N2
--operation mode is normal

JB1_memory[101][0]_sload_eqn = FB1L492;
JB1_memory[101][0] = DFFEA(JB1_memory[101][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L721, , );


--JB1_memory[96][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[96][0] at LC_X40_Y19_N1
--operation mode is normal

JB1_memory[96][0]_lut_out = FB1L492;
JB1_memory[96][0] = DFFEA(JB1_memory[96][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L221, , );


--JB1L6791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_652~0 at LC_X41_Y19_N6
--operation mode is normal

JB1_memory[97][0]_qfbk = JB1_memory[97][0];
JB1L6791 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[97][0]_qfbk) # !M6_safe_q[0] & JB1_memory[96][0] & !M6_safe_q[1];

--JB1_memory[97][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[97][0] at LC_X41_Y19_N6
--operation mode is normal

JB1_memory[97][0]_sload_eqn = FB1L492;
JB1_memory[97][0] = DFFEA(JB1_memory[97][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L321, , );


--JB1_memory[99][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[99][0] at LC_X41_Y18_N7
--operation mode is normal

JB1_memory[99][0]_lut_out = FB1L492;
JB1_memory[99][0] = DFFEA(JB1_memory[99][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L521, , );


--JB1L7791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_652~1 at LC_X41_Y19_N7
--operation mode is normal

JB1_memory[98][0]_qfbk = JB1_memory[98][0];
JB1L7791 = JB1L6791 & (JB1_memory[99][0] # !M6_safe_q[1]) # !JB1L6791 & M6_safe_q[1] & JB1_memory[98][0]_qfbk;

--JB1_memory[98][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[98][0] at LC_X41_Y19_N7
--operation mode is normal

JB1_memory[98][0]_sload_eqn = FB1L492;
JB1_memory[98][0] = DFFEA(JB1_memory[98][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L421, , );


--JB1L4791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_651~0 at LC_X39_Y22_N3
--operation mode is normal

JB1L4791 = M6_safe_q[2] & (M6_safe_q[3] # JB1L9791) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L7791;


--JB1_memory[108][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[108][0] at LC_X39_Y9_N5
--operation mode is normal

JB1_memory[108][0]_lut_out = FB1L492;
JB1_memory[108][0] = DFFEA(JB1_memory[108][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L431, , );


--JB1L2891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_655~0 at LC_X40_Y9_N9
--operation mode is normal

JB1_memory[110][0]_qfbk = JB1_memory[110][0];
JB1L2891 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[110][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[108][0];

--JB1_memory[110][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[110][0] at LC_X40_Y9_N9
--operation mode is normal

JB1_memory[110][0]_sload_eqn = FB1L492;
JB1_memory[110][0] = DFFEA(JB1_memory[110][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L631, , );


--JB1_memory[111][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[111][0] at LC_X40_Y10_N9
--operation mode is normal

JB1_memory[111][0]_sload_eqn = FB1L492;
JB1_memory[111][0] = DFFEA(JB1_memory[111][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L731, , );


--JB1L3891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_655~1 at LC_X40_Y9_N0
--operation mode is normal

JB1_memory[109][0]_qfbk = JB1_memory[109][0];
JB1L3891 = JB1L2891 & (JB1_memory[111][0] # !M6_safe_q[0]) # !JB1L2891 & M6_safe_q[0] & JB1_memory[109][0]_qfbk;

--JB1_memory[109][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[109][0] at LC_X40_Y9_N0
--operation mode is normal

JB1_memory[109][0]_sload_eqn = FB1L492;
JB1_memory[109][0] = DFFEA(JB1_memory[109][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L531, , );


--JB1L5791 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_339_rtl_651~1 at LC_X39_Y22_N8
--operation mode is normal

JB1L5791 = JB1L4791 & (JB1L3891 # !M6_safe_q[3]) # !JB1L4791 & JB1L1891 & M6_safe_q[3];


--JB1_memory[72][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[72][0] at LC_X34_Y23_N5
--operation mode is normal

JB1_memory[72][0]_sload_eqn = FB1L492;
JB1_memory[72][0] = DFFEA(JB1_memory[72][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L89, , );


--JB1L0691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_644~0 at LC_X36_Y22_N4
--operation mode is normal

JB1_memory[73][0]_qfbk = JB1_memory[73][0];
JB1L0691 = M6_safe_q[0] & (JB1_memory[73][0]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[72][0] & !M6_safe_q[1];

--JB1_memory[73][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[73][0] at LC_X36_Y22_N4
--operation mode is normal

JB1_memory[73][0]_sload_eqn = FB1L492;
JB1_memory[73][0] = DFFEA(JB1_memory[73][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L99, , );


--JB1_memory[75][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[75][0] at LC_X35_Y22_N4
--operation mode is normal

JB1_memory[75][0]_lut_out = FB1L492;
JB1_memory[75][0] = DFFEA(JB1_memory[75][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L101, , );


--JB1L1691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_644~1 at LC_X36_Y22_N5
--operation mode is normal

JB1_memory[74][0]_qfbk = JB1_memory[74][0];
JB1L1691 = JB1L0691 & (JB1_memory[75][0] # !M6_safe_q[1]) # !JB1L0691 & M6_safe_q[1] & JB1_memory[74][0]_qfbk;

--JB1_memory[74][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[74][0] at LC_X36_Y22_N5
--operation mode is normal

JB1_memory[74][0]_sload_eqn = FB1L492;
JB1_memory[74][0] = DFFEA(JB1_memory[74][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L001, , );


--JB1_memory[68][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[68][0] at LC_X45_Y24_N5
--operation mode is normal

JB1_memory[68][0]_sload_eqn = FB1L492;
JB1_memory[68][0] = DFFEA(JB1_memory[68][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L49, , );


--JB1L8591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_643~0 at LC_X44_Y25_N1
--operation mode is normal

JB1_memory[70][0]_qfbk = JB1_memory[70][0];
JB1L8591 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[70][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[68][0];

--JB1_memory[70][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[70][0] at LC_X44_Y25_N1
--operation mode is normal

JB1_memory[70][0]_sload_eqn = FB1L492;
JB1_memory[70][0] = DFFEA(JB1_memory[70][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L69, , );


--JB1_memory[71][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[71][0] at LC_X44_Y26_N7
--operation mode is normal

JB1_memory[71][0]_sload_eqn = FB1L492;
JB1_memory[71][0] = DFFEA(JB1_memory[71][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L79, , );


--JB1L9591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_643~1 at LC_X44_Y25_N2
--operation mode is normal

JB1_memory[69][0]_qfbk = JB1_memory[69][0];
JB1L9591 = JB1L8591 & (JB1_memory[71][0] # !M6_safe_q[0]) # !JB1L8591 & M6_safe_q[0] & JB1_memory[69][0]_qfbk;

--JB1_memory[69][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[69][0] at LC_X44_Y25_N2
--operation mode is normal

JB1_memory[69][0]_sload_eqn = FB1L492;
JB1_memory[69][0] = DFFEA(JB1_memory[69][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L59, , );


--JB1_memory[64][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[64][0] at LC_X41_Y22_N0
--operation mode is normal

JB1_memory[64][0]_sload_eqn = FB1L492;
JB1_memory[64][0] = DFFEA(JB1_memory[64][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L09, , );


--JB1L6591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_642~0 at LC_X40_Y22_N7
--operation mode is normal

JB1_memory[65][0]_qfbk = JB1_memory[65][0];
JB1L6591 = M6_safe_q[0] & (JB1_memory[65][0]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[64][0] & !M6_safe_q[1];

--JB1_memory[65][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[65][0] at LC_X40_Y22_N7
--operation mode is normal

JB1_memory[65][0]_sload_eqn = FB1L492;
JB1_memory[65][0] = DFFEA(JB1_memory[65][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L19, , );


--JB1_memory[67][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[67][0] at LC_X41_Y20_N5
--operation mode is normal

JB1_memory[67][0]_sload_eqn = FB1L492;
JB1_memory[67][0] = DFFEA(JB1_memory[67][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L39, , );


--JB1L7591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_642~1 at LC_X40_Y22_N5
--operation mode is normal

JB1_memory[66][0]_qfbk = JB1_memory[66][0];
JB1L7591 = JB1L6591 & (JB1_memory[67][0] # !M6_safe_q[1]) # !JB1L6591 & M6_safe_q[1] & JB1_memory[66][0]_qfbk;

--JB1_memory[66][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[66][0] at LC_X40_Y22_N5
--operation mode is normal

JB1_memory[66][0]_sload_eqn = FB1L492;
JB1_memory[66][0] = DFFEA(JB1_memory[66][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L29, , );


--JB1L4591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_641~0 at LC_X40_Y22_N6
--operation mode is normal

JB1L4591 = M6_safe_q[2] & (M6_safe_q[3] # JB1L9591) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L7591;


--JB1_memory[76][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[76][0] at LC_X40_Y8_N0
--operation mode is normal

JB1_memory[76][0]_sload_eqn = FB1L492;
JB1_memory[76][0] = DFFEA(JB1_memory[76][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L201, , );


--JB1L2691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_645~0 at LC_X40_Y7_N9
--operation mode is normal

JB1_memory[78][0]_qfbk = JB1_memory[78][0];
JB1L2691 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[78][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[76][0];

--JB1_memory[78][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[78][0] at LC_X40_Y7_N9
--operation mode is normal

JB1_memory[78][0]_sload_eqn = FB1L492;
JB1_memory[78][0] = DFFEA(JB1_memory[78][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L401, , );


--JB1_memory[79][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[79][0] at LC_X39_Y7_N8
--operation mode is normal

JB1_memory[79][0]_sload_eqn = FB1L492;
JB1_memory[79][0] = DFFEA(JB1_memory[79][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L501, , );


--JB1L3691 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_645~1 at LC_X40_Y7_N6
--operation mode is normal

JB1_memory[77][0]_qfbk = JB1_memory[77][0];
JB1L3691 = JB1L2691 & (JB1_memory[79][0] # !M6_safe_q[0]) # !JB1L2691 & M6_safe_q[0] & JB1_memory[77][0]_qfbk;

--JB1_memory[77][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[77][0] at LC_X40_Y7_N6
--operation mode is normal

JB1_memory[77][0]_sload_eqn = FB1L492;
JB1_memory[77][0] = DFFEA(JB1_memory[77][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L301, , );


--JB1L5591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_337_rtl_641~1 at LC_X39_Y22_N1
--operation mode is normal

JB1L5591 = JB1L4591 & (JB1L3691 # !M6_safe_q[3]) # !JB1L4591 & JB1L1691 & M6_safe_q[3];


--JB1L2591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_336~0 at LC_X39_Y22_N0
--operation mode is normal

JB1L2591 = M6_safe_q[5] & (M6_safe_q[4] # JB1L5791) # !M6_safe_q[5] & !M6_safe_q[4] & JB1L5591;


--JB1_memory[116][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[116][0] at LC_X44_Y20_N5
--operation mode is normal

JB1_memory[116][0]_sload_eqn = FB1L492;
JB1_memory[116][0] = DFFEA(JB1_memory[116][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L241, , );


--JB1L8891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_658~0 at LC_X45_Y20_N2
--operation mode is normal

JB1_memory[118][0]_qfbk = JB1_memory[118][0];
JB1L8891 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[118][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[116][0];

--JB1_memory[118][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[118][0] at LC_X45_Y20_N2
--operation mode is normal

JB1_memory[118][0]_sload_eqn = FB1L492;
JB1_memory[118][0] = DFFEA(JB1_memory[118][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L441, , );


--JB1_memory[119][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[119][0] at LC_X45_Y21_N3
--operation mode is normal

JB1_memory[119][0]_sload_eqn = FB1L492;
JB1_memory[119][0] = DFFEA(JB1_memory[119][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L541, , );


--JB1L9891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_658~1 at LC_X45_Y20_N9
--operation mode is normal

JB1_memory[117][0]_qfbk = JB1_memory[117][0];
JB1L9891 = JB1L8891 & (JB1_memory[119][0] # !M6_safe_q[0]) # !JB1L8891 & M6_safe_q[0] & JB1_memory[117][0]_qfbk;

--JB1_memory[117][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[117][0] at LC_X45_Y20_N9
--operation mode is normal

JB1_memory[117][0]_sload_eqn = FB1L492;
JB1_memory[117][0] = DFFEA(JB1_memory[117][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L341, , );


--JB1_memory[120][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[120][0] at LC_X45_Y17_N4
--operation mode is normal

JB1_memory[120][0]_sload_eqn = FB1L492;
JB1_memory[120][0] = DFFEA(JB1_memory[120][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L641, , );


--JB1L0991 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_659~0 at LC_X44_Y18_N6
--operation mode is normal

JB1_memory[121][0]_qfbk = JB1_memory[121][0];
JB1L0991 = M6_safe_q[0] & (JB1_memory[121][0]_qfbk # M6_safe_q[1]) # !M6_safe_q[0] & JB1_memory[120][0] & !M6_safe_q[1];

--JB1_memory[121][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[121][0] at LC_X44_Y18_N6
--operation mode is normal

JB1_memory[121][0]_sload_eqn = FB1L492;
JB1_memory[121][0] = DFFEA(JB1_memory[121][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L741, , );


--JB1_memory[123][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[123][0] at LC_X45_Y16_N7
--operation mode is normal

JB1_memory[123][0]_sload_eqn = FB1L492;
JB1_memory[123][0] = DFFEA(JB1_memory[123][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L941, , );


--JB1L1991 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_659~1 at LC_X44_Y18_N0
--operation mode is normal

JB1_memory[122][0]_qfbk = JB1_memory[122][0];
JB1L1991 = JB1L0991 & (JB1_memory[123][0] # !M6_safe_q[1]) # !JB1L0991 & M6_safe_q[1] & JB1_memory[122][0]_qfbk;

--JB1_memory[122][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[122][0] at LC_X44_Y18_N0
--operation mode is normal

JB1_memory[122][0]_sload_eqn = FB1L492;
JB1_memory[122][0] = DFFEA(JB1_memory[122][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L841, , );


--JB1_memory[112][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[112][0] at LC_X44_Y13_N8
--operation mode is normal

JB1_memory[112][0]_lut_out = FB1L492;
JB1_memory[112][0] = DFFEA(JB1_memory[112][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L831, , );


--JB1L6891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_657~0 at LC_X44_Y14_N0
--operation mode is normal

JB1_memory[113][0]_qfbk = JB1_memory[113][0];
JB1L6891 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[113][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[112][0];

--JB1_memory[113][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[113][0] at LC_X44_Y14_N0
--operation mode is normal

JB1_memory[113][0]_sload_eqn = FB1L492;
JB1_memory[113][0] = DFFEA(JB1_memory[113][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L931, , );


--JB1_memory[115][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[115][0] at LC_X45_Y13_N5
--operation mode is normal

JB1_memory[115][0]_sload_eqn = FB1L492;
JB1_memory[115][0] = DFFEA(JB1_memory[115][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L141, , );


--JB1L7891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_657~1 at LC_X44_Y14_N6
--operation mode is normal

JB1_memory[114][0]_qfbk = JB1_memory[114][0];
JB1L7891 = JB1L6891 & (JB1_memory[115][0] # !M6_safe_q[1]) # !JB1L6891 & M6_safe_q[1] & JB1_memory[114][0]_qfbk;

--JB1_memory[114][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[114][0] at LC_X44_Y14_N6
--operation mode is normal

JB1_memory[114][0]_sload_eqn = FB1L492;
JB1_memory[114][0] = DFFEA(JB1_memory[114][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L041, , );


--JB1L4891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_656~0 at LC_X44_Y18_N1
--operation mode is normal

JB1L4891 = M6_safe_q[3] & (M6_safe_q[2] # JB1L1991) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L7891;


--JB1_memory[124][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[124][0] at LC_X45_Y10_N9
--operation mode is normal

JB1_memory[124][0]_sload_eqn = FB1L492;
JB1_memory[124][0] = DFFEA(JB1_memory[124][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L051, , );


--JB1L2991 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_660~0 at LC_X44_Y10_N0
--operation mode is normal

JB1_memory[126][0]_qfbk = JB1_memory[126][0];
JB1L2991 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[126][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[124][0];

--JB1_memory[126][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[126][0] at LC_X44_Y10_N0
--operation mode is normal

JB1_memory[126][0]_sload_eqn = FB1L492;
JB1_memory[126][0] = DFFEA(JB1_memory[126][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L251, , );


--JB1_memory[127][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[127][0] at LC_X44_Y8_N6
--operation mode is normal

JB1_memory[127][0]_lut_out = FB1L492;
JB1_memory[127][0] = DFFEA(JB1_memory[127][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L351, , );


--JB1L3991 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_660~1 at LC_X44_Y10_N1
--operation mode is normal

JB1_memory[125][0]_qfbk = JB1_memory[125][0];
JB1L3991 = JB1L2991 & (JB1_memory[127][0] # !M6_safe_q[0]) # !JB1L2991 & M6_safe_q[0] & JB1_memory[125][0]_qfbk;

--JB1_memory[125][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[125][0] at LC_X44_Y10_N1
--operation mode is normal

JB1_memory[125][0]_sload_eqn = FB1L492;
JB1_memory[125][0] = DFFEA(JB1_memory[125][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L151, , );


--JB1L5891 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_340_rtl_656~1 at LC_X44_Y18_N9
--operation mode is normal

JB1L5891 = JB1L4891 & (JB1L3991 # !M6_safe_q[2]) # !JB1L4891 & M6_safe_q[2] & JB1L9891;


--JB1L3591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_260_rtl_336~1 at LC_X39_Y22_N5
--operation mode is normal

JB1L3591 = JB1L2591 & (JB1L5891 # !M6_safe_q[4]) # !JB1L2591 & M6_safe_q[4] & JB1L5691;


--JB1_memory[40][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[40][0] at LC_X45_Y14_N2
--operation mode is normal

JB1_memory[40][0]_sload_eqn = FB1L492;
JB1_memory[40][0] = DFFEA(JB1_memory[40][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L66, , );


--JB1L8391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_634~0 at LC_X45_Y14_N9
--operation mode is normal

JB1_memory[41][0]_qfbk = JB1_memory[41][0];
JB1L8391 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[41][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[40][0];

--JB1_memory[41][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[41][0] at LC_X45_Y14_N9
--operation mode is normal

JB1_memory[41][0]_sload_eqn = FB1L492;
JB1_memory[41][0] = DFFEA(JB1_memory[41][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L76, , );


--JB1_memory[43][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[43][0] at LC_X41_Y14_N0
--operation mode is normal

JB1_memory[43][0]_lut_out = FB1L492;
JB1_memory[43][0] = DFFEA(JB1_memory[43][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L96, , );


--JB1L9391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_634~1 at LC_X41_Y14_N8
--operation mode is normal

JB1_memory[42][0]_qfbk = JB1_memory[42][0];
JB1L9391 = JB1L8391 & (JB1_memory[43][0] # !M6_safe_q[1]) # !JB1L8391 & M6_safe_q[1] & JB1_memory[42][0]_qfbk;

--JB1_memory[42][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[42][0] at LC_X41_Y14_N8
--operation mode is normal

JB1_memory[42][0]_sload_eqn = FB1L492;
JB1_memory[42][0] = DFFEA(JB1_memory[42][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L86, , );


--JB1_memory[36][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[36][0] at LC_X41_Y15_N1
--operation mode is normal

JB1_memory[36][0]_lut_out = FB1L492;
JB1_memory[36][0] = DFFEA(JB1_memory[36][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L26, , );


--JB1L6391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_633~0 at LC_X39_Y14_N5
--operation mode is normal

JB1_memory[38][0]_qfbk = JB1_memory[38][0];
JB1L6391 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[38][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[36][0];

--JB1_memory[38][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[38][0] at LC_X39_Y14_N5
--operation mode is normal

JB1_memory[38][0]_sload_eqn = FB1L492;
JB1_memory[38][0] = DFFEA(JB1_memory[38][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L46, , );


--JB1_memory[39][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[39][0] at LC_X40_Y14_N3
--operation mode is normal

JB1_memory[39][0]_sload_eqn = FB1L492;
JB1_memory[39][0] = DFFEA(JB1_memory[39][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L56, , );


--JB1L7391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_633~1 at LC_X39_Y14_N6
--operation mode is normal

JB1_memory[37][0]_qfbk = JB1_memory[37][0];
JB1L7391 = JB1L6391 & (JB1_memory[39][0] # !M6_safe_q[0]) # !JB1L6391 & M6_safe_q[0] & JB1_memory[37][0]_qfbk;

--JB1_memory[37][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[37][0] at LC_X39_Y14_N6
--operation mode is normal

JB1_memory[37][0]_sload_eqn = FB1L492;
JB1_memory[37][0] = DFFEA(JB1_memory[37][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L36, , );


--JB1_memory[32][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[32][0] at LC_X39_Y17_N3
--operation mode is normal

JB1_memory[32][0]_lut_out = FB1L492;
JB1_memory[32][0] = DFFEA(JB1_memory[32][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L85, , );


--JB1L4391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_632~0 at LC_X39_Y16_N3
--operation mode is normal

JB1_memory[33][0]_qfbk = JB1_memory[33][0];
JB1L4391 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[33][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[32][0];

--JB1_memory[33][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[33][0] at LC_X39_Y16_N3
--operation mode is normal

JB1_memory[33][0]_sload_eqn = FB1L492;
JB1_memory[33][0] = DFFEA(JB1_memory[33][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L95, , );


--JB1_memory[35][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[35][0] at LC_X39_Y15_N3
--operation mode is normal

JB1_memory[35][0]_lut_out = FB1L492;
JB1_memory[35][0] = DFFEA(JB1_memory[35][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L16, , );


--JB1L5391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_632~1 at LC_X39_Y16_N4
--operation mode is normal

JB1_memory[34][0]_qfbk = JB1_memory[34][0];
JB1L5391 = JB1L4391 & (JB1_memory[35][0] # !M6_safe_q[1]) # !JB1L4391 & M6_safe_q[1] & JB1_memory[34][0]_qfbk;

--JB1_memory[34][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[34][0] at LC_X39_Y16_N4
--operation mode is normal

JB1_memory[34][0]_sload_eqn = FB1L492;
JB1_memory[34][0] = DFFEA(JB1_memory[34][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L06, , );


--JB1L2391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_631~0 at LC_X39_Y14_N7
--operation mode is normal

JB1L2391 = M6_safe_q[2] & (M6_safe_q[3] # JB1L7391) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L5391;


--JB1_memory[44][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[44][0] at LC_X41_Y13_N3
--operation mode is normal

JB1_memory[44][0]_sload_eqn = FB1L492;
JB1_memory[44][0] = DFFEA(JB1_memory[44][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L07, , );


--JB1L0491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_635~0 at LC_X40_Y13_N1
--operation mode is normal

JB1_memory[46][0]_qfbk = JB1_memory[46][0];
JB1L0491 = M6_safe_q[1] & (JB1_memory[46][0]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[44][0] & !M6_safe_q[0];

--JB1_memory[46][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[46][0] at LC_X40_Y13_N1
--operation mode is normal

JB1_memory[46][0]_sload_eqn = FB1L492;
JB1_memory[46][0] = DFFEA(JB1_memory[46][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L27, , );


--JB1_memory[47][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[47][0] at LC_X39_Y13_N8
--operation mode is normal

JB1_memory[47][0]_sload_eqn = FB1L492;
JB1_memory[47][0] = DFFEA(JB1_memory[47][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L37, , );


--JB1L1491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_635~1 at LC_X39_Y13_N9
--operation mode is normal

JB1_memory[45][0]_qfbk = JB1_memory[45][0];
JB1L1491 = JB1L0491 & (JB1_memory[47][0] # !M6_safe_q[0]) # !JB1L0491 & M6_safe_q[0] & JB1_memory[45][0]_qfbk;

--JB1_memory[45][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[45][0] at LC_X39_Y13_N9
--operation mode is normal

JB1_memory[45][0]_sload_eqn = FB1L492;
JB1_memory[45][0] = DFFEA(JB1_memory[45][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L17, , );


--JB1L3391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_334_rtl_631~1 at LC_X39_Y14_N8
--operation mode is normal

JB1L3391 = JB1L2391 & (JB1L1491 # !M6_safe_q[3]) # !JB1L2391 & JB1L9391 & M6_safe_q[3];


--JB1_memory[20][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[20][0] at LC_X30_Y5_N9
--operation mode is normal

JB1_memory[20][0]_sload_eqn = FB1L492;
JB1_memory[20][0] = DFFEA(JB1_memory[20][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L64, , );


--JB1L6291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_628~0 at LC_X28_Y5_N4
--operation mode is normal

JB1_memory[22][0]_qfbk = JB1_memory[22][0];
JB1L6291 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[22][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[20][0];

--JB1_memory[22][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[22][0] at LC_X28_Y5_N4
--operation mode is normal

JB1_memory[22][0]_sload_eqn = FB1L492;
JB1_memory[22][0] = DFFEA(JB1_memory[22][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L84, , );


--JB1_memory[23][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[23][0] at LC_X22_Y5_N7
--operation mode is normal

JB1_memory[23][0]_sload_eqn = FB1L492;
JB1_memory[23][0] = DFFEA(JB1_memory[23][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L94, , );


--JB1L7291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_628~1 at LC_X28_Y5_N6
--operation mode is normal

JB1_memory[21][0]_qfbk = JB1_memory[21][0];
JB1L7291 = JB1L6291 & (JB1_memory[23][0] # !M6_safe_q[0]) # !JB1L6291 & M6_safe_q[0] & JB1_memory[21][0]_qfbk;

--JB1_memory[21][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[21][0] at LC_X28_Y5_N6
--operation mode is normal

JB1_memory[21][0]_sload_eqn = FB1L492;
JB1_memory[21][0] = DFFEA(JB1_memory[21][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L74, , );


--JB1_memory[24][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[24][0] at LC_X19_Y19_N8
--operation mode is normal

JB1_memory[24][0]_lut_out = FB1L492;
JB1_memory[24][0] = DFFEA(JB1_memory[24][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L05, , );


--JB1L8291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_629~0 at LC_X23_Y20_N1
--operation mode is normal

JB1_memory[25][0]_qfbk = JB1_memory[25][0];
JB1L8291 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[25][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[24][0];

--JB1_memory[25][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[25][0] at LC_X23_Y20_N1
--operation mode is normal

JB1_memory[25][0]_sload_eqn = FB1L492;
JB1_memory[25][0] = DFFEA(JB1_memory[25][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L15, , );


--JB1_memory[27][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[27][0] at LC_X23_Y21_N5
--operation mode is normal

JB1_memory[27][0]_sload_eqn = FB1L492;
JB1_memory[27][0] = DFFEA(JB1_memory[27][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L35, , );


--JB1L9291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_629~1 at LC_X23_Y20_N2
--operation mode is normal

JB1_memory[26][0]_qfbk = JB1_memory[26][0];
JB1L9291 = JB1L8291 & (JB1_memory[27][0] # !M6_safe_q[1]) # !JB1L8291 & M6_safe_q[1] & JB1_memory[26][0]_qfbk;

--JB1_memory[26][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[26][0] at LC_X23_Y20_N2
--operation mode is normal

JB1_memory[26][0]_sload_eqn = FB1L492;
JB1_memory[26][0] = DFFEA(JB1_memory[26][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L25, , );


--JB1_memory[16][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[16][0] at LC_X22_Y20_N7
--operation mode is normal

JB1_memory[16][0]_sload_eqn = FB1L492;
JB1_memory[16][0] = DFFEA(JB1_memory[16][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L24, , );


--JB1L4291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_627~0 at LC_X23_Y22_N4
--operation mode is normal

JB1_memory[17][0]_qfbk = JB1_memory[17][0];
JB1L4291 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[17][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[16][0];

--JB1_memory[17][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[17][0] at LC_X23_Y22_N4
--operation mode is normal

JB1_memory[17][0]_sload_eqn = FB1L492;
JB1_memory[17][0] = DFFEA(JB1_memory[17][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L34, , );


--JB1_memory[19][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[19][0] at LC_X34_Y25_N8
--operation mode is normal

JB1_memory[19][0]_sload_eqn = FB1L492;
JB1_memory[19][0] = DFFEA(JB1_memory[19][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L54, , );


--JB1L5291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_627~1 at LC_X24_Y22_N6
--operation mode is normal

JB1_memory[18][0]_qfbk = JB1_memory[18][0];
JB1L5291 = JB1L4291 & (JB1_memory[19][0] # !M6_safe_q[1]) # !JB1L4291 & M6_safe_q[1] & JB1_memory[18][0]_qfbk;

--JB1_memory[18][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[18][0] at LC_X24_Y22_N6
--operation mode is normal

JB1_memory[18][0]_sload_eqn = FB1L492;
JB1_memory[18][0] = DFFEA(JB1_memory[18][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L44, , );


--JB1L2291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_626~0 at LC_X24_Y22_N5
--operation mode is normal

JB1L2291 = M6_safe_q[3] & (M6_safe_q[2] # JB1L9291) # !M6_safe_q[3] & JB1L5291 & !M6_safe_q[2];


--JB1_memory[28][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[28][0] at LC_X36_Y7_N7
--operation mode is normal

JB1_memory[28][0]_sload_eqn = FB1L492;
JB1_memory[28][0] = DFFEA(JB1_memory[28][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L45, , );


--JB1L0391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_630~0 at LC_X35_Y10_N0
--operation mode is normal

JB1_memory[30][0]_qfbk = JB1_memory[30][0];
JB1L0391 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[30][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[28][0];

--JB1_memory[30][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[30][0] at LC_X35_Y10_N0
--operation mode is normal

JB1_memory[30][0]_sload_eqn = FB1L492;
JB1_memory[30][0] = DFFEA(JB1_memory[30][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L65, , );


--JB1_memory[31][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[31][0] at LC_X33_Y6_N1
--operation mode is normal

JB1_memory[31][0]_sload_eqn = FB1L492;
JB1_memory[31][0] = DFFEA(JB1_memory[31][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L75, , );


--JB1L1391 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_630~1 at LC_X35_Y10_N1
--operation mode is normal

JB1_memory[29][0]_qfbk = JB1_memory[29][0];
JB1L1391 = JB1L0391 & (JB1_memory[31][0] # !M6_safe_q[0]) # !JB1L0391 & M6_safe_q[0] & JB1_memory[29][0]_qfbk;

--JB1_memory[29][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[29][0] at LC_X35_Y10_N1
--operation mode is normal

JB1_memory[29][0]_sload_eqn = FB1L492;
JB1_memory[29][0] = DFFEA(JB1_memory[29][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L55, , );


--JB1L3291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_333_rtl_626~1 at LC_X31_Y22_N0
--operation mode is normal

JB1L3291 = JB1L2291 & (JB1L1391 # !M6_safe_q[2]) # !JB1L2291 & JB1L7291 & M6_safe_q[2];


--JB1_memory[8][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[8][0] at LC_X17_Y26_N9
--operation mode is normal

JB1_memory[8][0]_sload_eqn = FB1L492;
JB1_memory[8][0] = DFFEA(JB1_memory[8][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L43, , );


--JB1L8191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_624~0 at LC_X18_Y25_N8
--operation mode is normal

JB1_memory[9][0]_qfbk = JB1_memory[9][0];
JB1L8191 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[9][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[8][0];

--JB1_memory[9][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[9][0] at LC_X18_Y25_N8
--operation mode is normal

JB1_memory[9][0]_sload_eqn = FB1L492;
JB1_memory[9][0] = DFFEA(JB1_memory[9][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L53, , );


--JB1_memory[11][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[11][0] at LC_X17_Y25_N8
--operation mode is normal

JB1_memory[11][0]_lut_out = FB1L492;
JB1_memory[11][0] = DFFEA(JB1_memory[11][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L73, , );


--JB1L9191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_624~1 at LC_X18_Y25_N6
--operation mode is normal

JB1_memory[10][0]_qfbk = JB1_memory[10][0];
JB1L9191 = JB1L8191 & (JB1_memory[11][0] # !M6_safe_q[1]) # !JB1L8191 & JB1_memory[10][0]_qfbk & M6_safe_q[1];

--JB1_memory[10][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[10][0] at LC_X18_Y25_N6
--operation mode is normal

JB1_memory[10][0]_sload_eqn = FB1L492;
JB1_memory[10][0] = DFFEA(JB1_memory[10][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L63, , );


--JB1_memory[4][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[4][0] at LC_X28_Y24_N2
--operation mode is normal

JB1_memory[4][0]_lut_out = FB1L492;
JB1_memory[4][0] = DFFEA(JB1_memory[4][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L03, , );


--JB1L6191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_623~0 at LC_X31_Y22_N4
--operation mode is normal

JB1_memory[6][0]_qfbk = JB1_memory[6][0];
JB1L6191 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[6][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[4][0];

--JB1_memory[6][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[6][0] at LC_X31_Y22_N4
--operation mode is normal

JB1_memory[6][0]_sload_eqn = FB1L492;
JB1_memory[6][0] = DFFEA(JB1_memory[6][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L23, , );


--JB1_memory[7][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[7][0] at LC_X29_Y26_N4
--operation mode is normal

JB1_memory[7][0]_lut_out = FB1L492;
JB1_memory[7][0] = DFFEA(JB1_memory[7][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L33, , );


--JB1L7191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_623~1 at LC_X31_Y22_N5
--operation mode is normal

JB1_memory[5][0]_qfbk = JB1_memory[5][0];
JB1L7191 = JB1L6191 & (JB1_memory[7][0] # !M6_safe_q[0]) # !JB1L6191 & M6_safe_q[0] & JB1_memory[5][0]_qfbk;

--JB1_memory[5][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[5][0] at LC_X31_Y22_N5
--operation mode is normal

JB1_memory[5][0]_sload_eqn = FB1L492;
JB1_memory[5][0] = DFFEA(JB1_memory[5][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L13, , );


--JB1_memory[0][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[0][0] at LC_X21_Y22_N7
--operation mode is normal

JB1_memory[0][0]_sload_eqn = FB1L492;
JB1_memory[0][0] = DFFEA(JB1_memory[0][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L62, , );


--JB1L4191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_622~0 at LC_X30_Y23_N4
--operation mode is normal

JB1_memory[1][0]_qfbk = JB1_memory[1][0];
JB1L4191 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[1][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[0][0];

--JB1_memory[1][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[1][0] at LC_X30_Y23_N4
--operation mode is normal

JB1_memory[1][0]_sload_eqn = FB1L492;
JB1_memory[1][0] = DFFEA(JB1_memory[1][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L72, , );


--JB1_memory[3][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[3][0] at LC_X28_Y23_N0
--operation mode is normal

JB1_memory[3][0]_lut_out = FB1L492;
JB1_memory[3][0] = DFFEA(JB1_memory[3][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L92, , );


--JB1L5191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_622~1 at LC_X30_Y23_N5
--operation mode is normal

JB1_memory[2][0]_qfbk = JB1_memory[2][0];
JB1L5191 = JB1L4191 & (JB1_memory[3][0] # !M6_safe_q[1]) # !JB1L4191 & M6_safe_q[1] & JB1_memory[2][0]_qfbk;

--JB1_memory[2][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[2][0] at LC_X30_Y23_N5
--operation mode is normal

JB1_memory[2][0]_sload_eqn = FB1L492;
JB1_memory[2][0] = DFFEA(JB1_memory[2][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L82, , );


--JB1L2191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_621~0 at LC_X31_Y22_N6
--operation mode is normal

JB1L2191 = M6_safe_q[2] & (M6_safe_q[3] # JB1L7191) # !M6_safe_q[2] & !M6_safe_q[3] & JB1L5191;


--JB1_memory[12][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[12][0] at LC_X17_Y7_N3
--operation mode is normal

JB1_memory[12][0]_lut_out = FB1L492;
JB1_memory[12][0] = DFFEA(JB1_memory[12][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L83, , );


--JB1L0291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_625~0 at LC_X18_Y5_N8
--operation mode is normal

JB1_memory[14][0]_qfbk = JB1_memory[14][0];
JB1L0291 = M6_safe_q[1] & (JB1_memory[14][0]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[12][0] & !M6_safe_q[0];

--JB1_memory[14][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[14][0] at LC_X18_Y5_N8
--operation mode is normal

JB1_memory[14][0]_sload_eqn = FB1L492;
JB1_memory[14][0] = DFFEA(JB1_memory[14][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L04, , );


--JB1_memory[15][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[15][0] at LC_X19_Y8_N0
--operation mode is normal

JB1_memory[15][0]_lut_out = FB1L492;
JB1_memory[15][0] = DFFEA(JB1_memory[15][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L14, , );


--JB1L1291 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_625~1 at LC_X18_Y5_N9
--operation mode is normal

JB1_memory[13][0]_qfbk = JB1_memory[13][0];
JB1L1291 = JB1L0291 & (JB1_memory[15][0] # !M6_safe_q[0]) # !JB1L0291 & M6_safe_q[0] & JB1_memory[13][0]_qfbk;

--JB1_memory[13][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[13][0] at LC_X18_Y5_N9
--operation mode is normal

JB1_memory[13][0]_sload_eqn = FB1L492;
JB1_memory[13][0] = DFFEA(JB1_memory[13][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L93, , );


--JB1L3191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_332_rtl_621~1 at LC_X31_Y22_N7
--operation mode is normal

JB1L3191 = JB1L2191 & (JB1L1291 # !M6_safe_q[3]) # !JB1L2191 & M6_safe_q[3] & JB1L9191;


--JB1L0191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_331~0 at LC_X31_Y22_N1
--operation mode is normal

JB1L0191 = M6_safe_q[4] & (M6_safe_q[5] # JB1L3291) # !M6_safe_q[4] & !M6_safe_q[5] & JB1L3191;


--JB1_memory[52][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[52][0] at LC_X33_Y15_N6
--operation mode is normal

JB1_memory[52][0]_sload_eqn = FB1L492;
JB1_memory[52][0] = DFFEA(JB1_memory[52][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L87, , );


--JB1L6491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_638~0 at LC_X34_Y15_N0
--operation mode is normal

JB1_memory[54][0]_qfbk = JB1_memory[54][0];
JB1L6491 = M6_safe_q[1] & (JB1_memory[54][0]_qfbk # M6_safe_q[0]) # !M6_safe_q[1] & JB1_memory[52][0] & !M6_safe_q[0];

--JB1_memory[54][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[54][0] at LC_X34_Y15_N0
--operation mode is normal

JB1_memory[54][0]_sload_eqn = FB1L492;
JB1_memory[54][0] = DFFEA(JB1_memory[54][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L08, , );


--JB1_memory[55][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[55][0] at LC_X34_Y16_N6
--operation mode is normal

JB1_memory[55][0]_lut_out = FB1L492;
JB1_memory[55][0] = DFFEA(JB1_memory[55][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L18, , );


--JB1L7491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_638~1 at LC_X34_Y15_N1
--operation mode is normal

JB1_memory[53][0]_qfbk = JB1_memory[53][0];
JB1L7491 = JB1L6491 & (JB1_memory[55][0] # !M6_safe_q[0]) # !JB1L6491 & M6_safe_q[0] & JB1_memory[53][0]_qfbk;

--JB1_memory[53][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[53][0] at LC_X34_Y15_N1
--operation mode is normal

JB1_memory[53][0]_sload_eqn = FB1L492;
JB1_memory[53][0] = DFFEA(JB1_memory[53][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L97, , );


--JB1_memory[56][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[56][0] at LC_X35_Y17_N9
--operation mode is normal

JB1_memory[56][0]_lut_out = FB1L492;
JB1_memory[56][0] = DFFEA(JB1_memory[56][0]_lut_out, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L28, , );


--JB1L8491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_639~0 at LC_X34_Y17_N0
--operation mode is normal

JB1_memory[57][0]_qfbk = JB1_memory[57][0];
JB1L8491 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[57][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[56][0];

--JB1_memory[57][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[57][0] at LC_X34_Y17_N0
--operation mode is normal

JB1_memory[57][0]_sload_eqn = FB1L492;
JB1_memory[57][0] = DFFEA(JB1_memory[57][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L38, , );


--JB1_memory[59][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[59][0] at LC_X33_Y17_N8
--operation mode is normal

JB1_memory[59][0]_sload_eqn = FB1L492;
JB1_memory[59][0] = DFFEA(JB1_memory[59][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L58, , );


--JB1L9491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_639~1 at LC_X34_Y17_N1
--operation mode is normal

JB1_memory[58][0]_qfbk = JB1_memory[58][0];
JB1L9491 = JB1L8491 & (JB1_memory[59][0] # !M6_safe_q[1]) # !JB1L8491 & M6_safe_q[1] & JB1_memory[58][0]_qfbk;

--JB1_memory[58][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[58][0] at LC_X34_Y17_N1
--operation mode is normal

JB1_memory[58][0]_sload_eqn = FB1L492;
JB1_memory[58][0] = DFFEA(JB1_memory[58][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L48, , );


--JB1_memory[48][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[48][0] at LC_X34_Y14_N6
--operation mode is normal

JB1_memory[48][0]_sload_eqn = FB1L492;
JB1_memory[48][0] = DFFEA(JB1_memory[48][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L47, , );


--JB1L4491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_637~0 at LC_X34_Y13_N1
--operation mode is normal

JB1_memory[49][0]_qfbk = JB1_memory[49][0];
JB1L4491 = M6_safe_q[0] & (M6_safe_q[1] # JB1_memory[49][0]_qfbk) # !M6_safe_q[0] & !M6_safe_q[1] & JB1_memory[48][0];

--JB1_memory[49][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[49][0] at LC_X34_Y13_N1
--operation mode is normal

JB1_memory[49][0]_sload_eqn = FB1L492;
JB1_memory[49][0] = DFFEA(JB1_memory[49][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L57, , );


--JB1_memory[51][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[51][0] at LC_X36_Y13_N6
--operation mode is normal

JB1_memory[51][0]_sload_eqn = FB1L492;
JB1_memory[51][0] = DFFEA(JB1_memory[51][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L77, , );


--JB1L5491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_637~1 at LC_X34_Y13_N2
--operation mode is normal

JB1_memory[50][0]_qfbk = JB1_memory[50][0];
JB1L5491 = JB1L4491 & (JB1_memory[51][0] # !M6_safe_q[1]) # !JB1L4491 & M6_safe_q[1] & JB1_memory[50][0]_qfbk;

--JB1_memory[50][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[50][0] at LC_X34_Y13_N2
--operation mode is normal

JB1_memory[50][0]_sload_eqn = FB1L492;
JB1_memory[50][0] = DFFEA(JB1_memory[50][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L67, , );


--JB1L2491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_636~0 at LC_X34_Y15_N4
--operation mode is normal

JB1L2491 = M6_safe_q[3] & (M6_safe_q[2] # JB1L9491) # !M6_safe_q[3] & !M6_safe_q[2] & JB1L5491;


--JB1_memory[60][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[60][0] at LC_X36_Y12_N8
--operation mode is normal

JB1_memory[60][0]_sload_eqn = FB1L492;
JB1_memory[60][0] = DFFEA(JB1_memory[60][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L68, , );


--JB1L0591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_640~0 at LC_X39_Y12_N1
--operation mode is normal

JB1_memory[62][0]_qfbk = JB1_memory[62][0];
JB1L0591 = M6_safe_q[1] & (M6_safe_q[0] # JB1_memory[62][0]_qfbk) # !M6_safe_q[1] & !M6_safe_q[0] & JB1_memory[60][0];

--JB1_memory[62][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[62][0] at LC_X39_Y12_N1
--operation mode is normal

JB1_memory[62][0]_sload_eqn = FB1L492;
JB1_memory[62][0] = DFFEA(JB1_memory[62][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L88, , );


--JB1_memory[63][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[63][0] at LC_X40_Y12_N3
--operation mode is normal

JB1_memory[63][0]_sload_eqn = FB1L492;
JB1_memory[63][0] = DFFEA(JB1_memory[63][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L98, , );


--JB1L1591 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_640~1 at LC_X39_Y12_N2
--operation mode is normal

JB1_memory[61][0]_qfbk = JB1_memory[61][0];
JB1L1591 = JB1L0591 & (JB1_memory[63][0] # !M6_safe_q[0]) # !JB1L0591 & M6_safe_q[0] & JB1_memory[61][0]_qfbk;

--JB1_memory[61][0] is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|memory[61][0] at LC_X39_Y12_N2
--operation mode is normal

JB1_memory[61][0]_sload_eqn = FB1L492;
JB1_memory[61][0] = DFFEA(JB1_memory[61][0]_sload_eqn, GLOBAL(FB1L041), !GLOBAL(rst_i), , JB1L78, , );


--JB1L3491 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_335_rtl_636~1 at LC_X34_Y15_N5
--operation mode is normal

JB1L3491 = JB1L2491 & (JB1L1591 # !M6_safe_q[2]) # !JB1L2491 & M6_safe_q[2] & JB1L7491;


--JB1L1191 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Mux_2082_rtl_259_rtl_331~1 at LC_X31_Y22_N2
--operation mode is normal

JB1L1191 = JB1L0191 & (JB1L3491 # !M6_safe_q[5]) # !JB1L0191 & M6_safe_q[5] & JB1L3391;


--D1L3Q is sld_hub:SLD_HUB_INST|HUB_TDO~reg0 at LC_X7_Y12_N8
--operation mode is normal

D1L3Q = AMPP_FUNCTION(A1L5, D1L72, D1_jtag_debug_mode_usr1, KB6L1Q, D1L82, !LB1_state[8], D1L12);


--FB1L05Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~23 at LC_X9_Y17_N5
--operation mode is normal

FB1L05Q_lut_out = FB1L94Q;
FB1L05Q = DFFEA(FB1L05Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L64Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~19 at LC_X9_Y17_N4
--operation mode is normal

FB1L64Q_lut_out = FB1L54Q;
FB1L64Q = DFFEA(FB1L64Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L831 is tx_reply:DUT|reply_translator:I1|reduce_or_1577~41 at LC_X9_Y17_N0
--operation mode is normal

FB1L84Q_qfbk = FB1L84Q;
FB1L831 = !FB1L84Q_qfbk & !FB1L64Q;

--FB1L84Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~21 at LC_X9_Y17_N0
--operation mode is normal

FB1L84Q_sload_eqn = FB1L74Q;
FB1L84Q = DFFEA(FB1L84Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L94Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~22 at LC_X9_Y17_N2
--operation mode is normal

FB1L94Q_lut_out = FB1L84Q;
FB1L94Q = DFFEA(FB1L94Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L74Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~20 at LC_X9_Y17_N7
--operation mode is normal

FB1L74Q_lut_out = FB1L64Q;
FB1L74Q = DFFEA(FB1L74Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L54Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~18 at LC_X6_Y17_N7
--operation mode is normal

FB1L54Q_sload_eqn = FB1L24Q;
FB1L54Q = DFFEA(FB1L54Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L931 is tx_reply:DUT|reply_translator:I1|reduce_or_1577~51 at LC_X9_Y17_N3
--operation mode is normal

FB1L15Q_qfbk = FB1L15Q;
FB1L931 = !FB1L74Q & !FB1L54Q & !FB1L15Q_qfbk & !FB1L94Q;

--FB1L15Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~24 at LC_X9_Y17_N3
--operation mode is normal

FB1L15Q_sload_eqn = FB1L05Q;
FB1L15Q = DFFEA(FB1L15Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1_reduce_or_1577 is tx_reply:DUT|reply_translator:I1|reduce_or_1577 at LC_X9_Y17_N6
--operation mode is normal

FB1_reduce_or_1577 = FB1L25Q # FB1L05Q # !FB1L931 # !FB1L831;

--B1_acq_trigger_in_reg[275] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[275] at LC_X9_Y17_N6
--operation mode is normal

B1_acq_trigger_in_reg[275] = AMPP_FUNCTION(clk_i, FB1L25Q, FB1L05Q, FB1L831, FB1L931, VCC);


--FB1L731 is tx_reply:DUT|reply_translator:I1|reduce_or_1577~37 at LC_X9_Y17_N8
--operation mode is normal

FB1L25Q_qfbk = FB1L25Q;
FB1L731 = !FB1L64Q & !FB1L05Q & !FB1L25Q_qfbk & !FB1L84Q;

--FB1L25Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~25 at LC_X9_Y17_N8
--operation mode is normal

FB1L25Q_sload_eqn = FB1L15Q;
FB1L25Q = DFFEA(FB1L25Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L85Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~31 at LC_X2_Y17_N3
--operation mode is normal

FB1L85Q_lut_out = FB1L75Q;
FB1L85Q = DFFEA(FB1L85Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L65Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~29 at LC_X2_Y17_N0
--operation mode is normal

FB1L65Q_lut_out = FB1L55Q;
FB1L65Q = DFFEA(FB1L65Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L45Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~27 at LC_X2_Y17_N2
--operation mode is normal

FB1L45Q_lut_out = FB1L35Q;
FB1L45Q = DFFEA(FB1L45Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L141 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~37 at LC_X2_Y17_N7
--operation mode is normal

FB1L06Q_qfbk = FB1L06Q;
FB1L141 = !FB1L85Q & !FB1L65Q & !FB1L06Q_qfbk & !FB1L45Q;

--FB1L06Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~33 at LC_X2_Y17_N7
--operation mode is normal

FB1L06Q_sload_eqn = FB1L95Q;
FB1L06Q = DFFEA(FB1L06Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L48Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~57 at LC_X7_Y17_N9
--operation mode is normal

FB1L48Q_lut_out = FB1L38Q;
FB1L48Q = DFFEA(FB1L48Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L241 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~49 at LC_X7_Y17_N5
--operation mode is normal

FB1L09Q_qfbk = FB1L09Q;
FB1L241 = !FB1L48Q & !FB1L09Q_qfbk & !FB1L29Q;

--FB1L09Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~63 at LC_X7_Y17_N5
--operation mode is normal

FB1L09Q_sload_eqn = FB1L98Q;
FB1L09Q = DFFEA(FB1L09Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L251 is tx_reply:DUT|reply_translator:I1|reduce_or_1795~9 at LC_X7_Y17_N0
--operation mode is normal

FB1L88Q_qfbk = FB1L88Q;
FB1L251 = !FB1L08Q & !FB1L88Q_qfbk & !FB1L69Q;

--FB1L88Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~61 at LC_X7_Y17_N0
--operation mode is normal

FB1L88Q_sload_eqn = FB1L78Q;
FB1L88Q = DFFEA(FB1L88Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L151 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~242 at LC_X1_Y17_N4
--operation mode is normal

FB1L46Q_qfbk = FB1L46Q;
FB1L151 = FB1L241 & !FB1L26Q & !FB1L46Q_qfbk & FB1L251;

--FB1L46Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~37 at LC_X1_Y17_N4
--operation mode is normal

FB1L46Q_sload_eqn = FB1L36Q;
FB1L46Q = DFFEA(FB1L46Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L07Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~43 at LC_X7_Y15_N6
--operation mode is normal

FB1L07Q_lut_out = FB1L96Q;
FB1L07Q = DFFEA(FB1L07Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L86Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~41 at LC_X7_Y15_N8
--operation mode is normal

FB1L86Q_lut_out = FB1L76Q;
FB1L86Q = DFFEA(FB1L86Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L66Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~39 at LC_X7_Y15_N4
--operation mode is normal

FB1L66Q_sload_eqn = FB1L56Q;
FB1L66Q = DFFEA(FB1L66Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L541 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~113 at LC_X7_Y15_N5
--operation mode is normal

FB1L27Q_qfbk = FB1L27Q;
FB1L541 = !FB1L66Q & !FB1L07Q & !FB1L27Q_qfbk & !FB1L86Q;

--FB1L27Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~45 at LC_X7_Y15_N5
--operation mode is normal

FB1L27Q_sload_eqn = FB1L17Q;
FB1L27Q = DFFEA(FB1L27Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L67Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~49 at LC_X3_Y15_N0
--operation mode is normal

FB1L67Q_sload_eqn = FB1L57Q;
FB1L67Q = DFFEA(FB1L67Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L47Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~47 at LC_X3_Y15_N1
--operation mode is normal

FB1L47Q_sload_eqn = FB1L37Q;
FB1L47Q = DFFEA(FB1L47Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L641 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~134 at LC_X3_Y15_N5
--operation mode is normal

FB1L28Q_qfbk = FB1L28Q;
FB1L641 = !FB1L87Q & !FB1L47Q & !FB1L28Q_qfbk & !FB1L67Q;

--FB1L28Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~55 at LC_X3_Y15_N5
--operation mode is normal

FB1L28Q_sload_eqn = FB1L18Q;
FB1L28Q = DFFEA(FB1L28Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L89Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~71 at LC_X7_Y15_N3
--operation mode is normal

FB1L89Q_lut_out = FB1L79Q;
FB1L89Q = DFFEA(FB1L89Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L68Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~59 at LC_X7_Y15_N9
--operation mode is normal

FB1L68Q_lut_out = FB1L58Q;
FB1L68Q = DFFEA(FB1L68Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L741 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~159 at LC_X7_Y15_N1
--operation mode is normal

FB1L001Q_qfbk = FB1L001Q;
FB1L741 = !FB1L89Q & !FB1L49Q & !FB1L001Q_qfbk & !FB1L68Q;

--FB1L001Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~73 at LC_X7_Y15_N1
--operation mode is normal

FB1L001Q_sload_eqn = FB1L99Q;
FB1L001Q = DFFEA(FB1L001Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L841 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~188 at LC_X6_Y15_N3
--operation mode is normal

FB1L801Q_qfbk = FB1L801Q;
FB1L841 = !FB1L601Q & !FB1L201Q & !FB1L801Q_qfbk & !FB1L401Q;

--FB1L801Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~81 at LC_X6_Y15_N3
--operation mode is normal

FB1L801Q_sload_eqn = FB1L701Q;
FB1L801Q = DFFEA(FB1L801Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L051 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~234 at LC_X7_Y15_N2
--operation mode is normal

FB1L051 = FB1L641 & FB1L841 & FB1L541 & FB1L741;


--FB1L041 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~0 at LC_X1_Y17_N5
--operation mode is normal

FB1L041 = !FB1L151 # !FB1L051 # !FB1L731 # !FB1L141;

--B1_acq_trigger_in_reg[267] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[267] at LC_X1_Y17_N5
--operation mode is normal

B1_acq_trigger_in_reg[267] = AMPP_FUNCTION(clk_i, FB1L141, FB1L731, FB1L051, FB1L151, VCC);


--JB1L951 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~133 at LC_X24_Y4_N8
--operation mode is normal

JB1L951 = !M7_safe_q[1] & M7_safe_q[0] & M7_safe_q[2] & !M7_safe_q[3];


--JB1L111 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~85 at LC_X36_Y24_N6
--operation mode is normal

JB1L111 = M7_safe_q[4] & M7_safe_q[6] & !M7_safe_q[5] & JB1L951;


--JB1L5002 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|reduce_nor_2090~20 at LC_X31_Y4_N9
--operation mode is normal

JB1L5002 = !M6_safe_q[1] # !M6_safe_q[6] # !M6_safe_q[0] # !M6_safe_q[2];


--JB1_reduce_nor_2090 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|reduce_nor_2090 at LC_X31_Y4_N8
--operation mode is normal

JB1_reduce_nor_2090 = M6_safe_q[3] & M6_safe_q[5] & M6_safe_q[4] & !JB1L5002;


--JB1L061 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~134 at LC_X30_Y20_N9
--operation mode is normal

JB1L061 = M7_safe_q[2] & !M7_safe_q[0] & !M7_safe_q[3] & M7_safe_q[1];


--JB1L211 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~86 at LC_X36_Y23_N3
--operation mode is normal

JB1L211 = M7_safe_q[4] & !M7_safe_q[5] & M7_safe_q[6] & JB1L061;


--JB1L851 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~132 at LC_X29_Y20_N3
--operation mode is normal

JB1L851 = !M7_safe_q[3] & M7_safe_q[2] & !M7_safe_q[1] & !M7_safe_q[0];


--JB1L011 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~84 at LC_X35_Y24_N2
--operation mode is normal

JB1L011 = !M7_safe_q[5] & M7_safe_q[4] & JB1L851 & M7_safe_q[6];


--JB1L161 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~135 at LC_X30_Y20_N5
--operation mode is normal

JB1L161 = M7_safe_q[1] & M7_safe_q[0] & !M7_safe_q[3] & M7_safe_q[2];


--JB1L311 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~87 at LC_X36_Y25_N3
--operation mode is normal

JB1L311 = !M7_safe_q[5] & M7_safe_q[4] & JB1L161 & M7_safe_q[6];


--JB1L461 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~138 at LC_X27_Y20_N9
--operation mode is normal

JB1L461 = !M7_safe_q[2] & M7_safe_q[3] & M7_safe_q[1] & !M7_safe_q[0];


--JB1L611 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~90 at LC_X35_Y25_N2
--operation mode is normal

JB1L611 = !M7_safe_q[5] & M7_safe_q[4] & JB1L461 & M7_safe_q[6];


--JB1L361 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~137 at LC_X30_Y20_N4
--operation mode is normal

JB1L361 = !M7_safe_q[1] & M7_safe_q[0] & M7_safe_q[3] & !M7_safe_q[2];


--JB1L511 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~89 at LC_X39_Y25_N5
--operation mode is normal

JB1L511 = !M7_safe_q[5] & M7_safe_q[6] & JB1L361 & M7_safe_q[4];


--JB1L261 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~136 at LC_X28_Y20_N2
--operation mode is normal

JB1L261 = !M7_safe_q[0] & M7_safe_q[3] & !M7_safe_q[2] & !M7_safe_q[1];


--JB1L411 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~88 at LC_X40_Y26_N5
--operation mode is normal

JB1L411 = M7_safe_q[6] & M7_safe_q[4] & !M7_safe_q[5] & JB1L261;


--JB1L561 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~139 at LC_X29_Y20_N2
--operation mode is normal

JB1L561 = M7_safe_q[3] & !M7_safe_q[2] & M7_safe_q[1] & M7_safe_q[0];


--JB1L711 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~91 at LC_X41_Y26_N1
--operation mode is normal

JB1L711 = M7_safe_q[6] & !M7_safe_q[5] & JB1L561 & M7_safe_q[4];


--JB1L651 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~130 at LC_X33_Y20_N2
--operation mode is normal

JB1L651 = !M7_safe_q[3] & !M7_safe_q[2] & M7_safe_q[1] & !M7_safe_q[0];


--JB1L801 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~82 at LC_X39_Y24_N9
--operation mode is normal

JB1L801 = M7_safe_q[4] & M7_safe_q[6] & !M7_safe_q[5] & JB1L651;


--JB1L551 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~129 at LC_X31_Y20_N9
--operation mode is normal

JB1L551 = !M7_safe_q[2] & !M7_safe_q[1] & M7_safe_q[0] & !M7_safe_q[3];


--JB1L701 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~81 at LC_X40_Y23_N4
--operation mode is normal

JB1L701 = M7_safe_q[6] & M7_safe_q[4] & !M7_safe_q[5] & JB1L551;


--JB1L451 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~128 at LC_X28_Y20_N5
--operation mode is normal

JB1L451 = !M7_safe_q[0] & !M7_safe_q[3] & !M7_safe_q[2] & !M7_safe_q[1];


--JB1L601 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~80 at LC_X40_Y24_N3
--operation mode is normal

JB1L601 = M7_safe_q[4] & !M7_safe_q[5] & M7_safe_q[6] & JB1L451;


--JB1L751 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~131 at LC_X41_Y12_N9
--operation mode is normal

JB1L751 = M7_safe_q[0] & !M7_safe_q[3] & M7_safe_q[1] & !M7_safe_q[2];


--JB1L901 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~83 at LC_X41_Y12_N6
--operation mode is normal

JB1L901 = M7_safe_q[4] & M7_safe_q[6] & !M7_safe_q[5] & JB1L751;


--JB1L761 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~141 at LC_X31_Y6_N9
--operation mode is normal

JB1L761 = M7_safe_q[0] & !M7_safe_q[1] & M7_safe_q[3] & M7_safe_q[2];


--JB1L911 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~93 at LC_X36_Y6_N5
--operation mode is normal

JB1L911 = !M7_safe_q[5] & JB1L761 & M7_safe_q[4] & M7_safe_q[6];


--JB1L861 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~142 at LC_X33_Y11_N2
--operation mode is normal

JB1L861 = M7_safe_q[1] & M7_safe_q[3] & !M7_safe_q[0] & M7_safe_q[2];


--JB1L021 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~94 at LC_X40_Y7_N4
--operation mode is normal

JB1L021 = M7_safe_q[4] & !M7_safe_q[5] & M7_safe_q[6] & JB1L861;


--JB1L661 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~140 at LC_X25_Y6_N3
--operation mode is normal

JB1L661 = !M7_safe_q[0] & !M7_safe_q[1] & M7_safe_q[2] & M7_safe_q[3];


--JB1L811 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~92 at LC_X40_Y5_N2
--operation mode is normal

JB1L811 = M7_safe_q[4] & !M7_safe_q[5] & JB1L661 & M7_safe_q[6];


--JB1L961 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~143 at LC_X41_Y8_N2
--operation mode is normal

JB1L961 = M7_safe_q[0] & M7_safe_q[1] & M7_safe_q[3] & M7_safe_q[2];


--JB1L121 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~95 at LC_X39_Y6_N3
--operation mode is normal

JB1L121 = M7_safe_q[6] & M7_safe_q[4] & JB1L961 & !M7_safe_q[5];


--JB1L231 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~106 at LC_X44_Y22_N7
--operation mode is normal

JB1L231 = !M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L461;


--JB1L131 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~105 at LC_X44_Y22_N1
--operation mode is normal

JB1L131 = !M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L361;


--JB1L031 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~104 at LC_X44_Y23_N1
--operation mode is normal

JB1L031 = !M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L261;


--JB1L331 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~107 at LC_X45_Y23_N5
--operation mode is normal

JB1L331 = M7_safe_q[5] & !M7_safe_q[4] & M7_safe_q[6] & JB1L561;


--JB1L721 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~101 at LC_X36_Y21_N5
--operation mode is normal

JB1L721 = !M7_safe_q[4] & M7_safe_q[5] & JB1L951 & M7_safe_q[6];


--JB1L821 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~102 at LC_X35_Y20_N8
--operation mode is normal

JB1L821 = M7_safe_q[5] & !M7_safe_q[4] & M7_safe_q[6] & JB1L061;


--JB1L621 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~100 at LC_X35_Y20_N3
--operation mode is normal

JB1L621 = M7_safe_q[5] & !M7_safe_q[4] & M7_safe_q[6] & JB1L851;


--JB1L921 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~103 at LC_X35_Y20_N4
--operation mode is normal

JB1L921 = M7_safe_q[5] & M7_safe_q[6] & !M7_safe_q[4] & JB1L161;


--JB1L421 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~98 at LC_X40_Y19_N9
--operation mode is normal

JB1L421 = !M7_safe_q[4] & M7_safe_q[6] & M7_safe_q[5] & JB1L651;


--JB1L321 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~97 at LC_X40_Y18_N3
--operation mode is normal

JB1L321 = M7_safe_q[6] & !M7_safe_q[4] & M7_safe_q[5] & JB1L551;


--JB1L221 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~96 at LC_X40_Y19_N8
--operation mode is normal

JB1L221 = JB1L451 & M7_safe_q[6] & !M7_safe_q[4] & M7_safe_q[5];


--JB1L521 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~99 at LC_X41_Y17_N5
--operation mode is normal

JB1L521 = !M7_safe_q[4] & M7_safe_q[6] & M7_safe_q[5] & JB1L751;


--JB1L531 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~109 at LC_X39_Y11_N5
--operation mode is normal

JB1L531 = M7_safe_q[6] & M7_safe_q[5] & !M7_safe_q[4] & JB1L761;


--JB1L631 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~110 at LC_X40_Y10_N2
--operation mode is normal

JB1L631 = !M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L861;


--JB1L431 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~108 at LC_X39_Y9_N3
--operation mode is normal

JB1L431 = M7_safe_q[6] & M7_safe_q[5] & !M7_safe_q[4] & JB1L661;


--JB1L731 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~111 at LC_X40_Y11_N2
--operation mode is normal

JB1L731 = !M7_safe_q[4] & M7_safe_q[6] & M7_safe_q[5] & JB1L961;


--JB1L001 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~74 at LC_X36_Y22_N9
--operation mode is normal

JB1L001 = M7_safe_q[6] & !M7_safe_q[4] & !M7_safe_q[5] & JB1L461;


--JB1L99 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~73 at LC_X36_Y22_N6
--operation mode is normal

JB1L99 = M7_safe_q[6] & !M7_safe_q[4] & !M7_safe_q[5] & JB1L361;


--JB1L89 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~72 at LC_X34_Y23_N3
--operation mode is normal

JB1L89 = !M7_safe_q[5] & !M7_safe_q[4] & M7_safe_q[6] & JB1L261;


--JB1L101 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~75 at LC_X35_Y22_N1
--operation mode is normal

JB1L101 = !M7_safe_q[5] & M7_safe_q[6] & !M7_safe_q[4] & JB1L561;


--JB1L59 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~69 at LC_X36_Y23_N9
--operation mode is normal

JB1L59 = !M7_safe_q[4] & !M7_safe_q[5] & M7_safe_q[6] & JB1L951;


--JB1L69 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~70 at LC_X41_Y23_N4
--operation mode is normal

JB1L69 = !M7_safe_q[4] & !M7_safe_q[5] & JB1L061 & M7_safe_q[6];


--JB1L49 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~68 at LC_X45_Y24_N7
--operation mode is normal

JB1L49 = M7_safe_q[6] & !M7_safe_q[5] & JB1L851 & !M7_safe_q[4];


--JB1L79 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~71 at LC_X44_Y26_N1
--operation mode is normal

JB1L79 = !M7_safe_q[4] & M7_safe_q[6] & JB1L161 & !M7_safe_q[5];


--JB1L29 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~66 at LC_X40_Y22_N3
--operation mode is normal

JB1L29 = !M7_safe_q[4] & !M7_safe_q[5] & M7_safe_q[6] & JB1L651;


--JB1L19 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~65 at LC_X40_Y22_N8
--operation mode is normal

JB1L19 = M7_safe_q[6] & !M7_safe_q[4] & !M7_safe_q[5] & JB1L551;


--JB1L09 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~64 at LC_X41_Y22_N8
--operation mode is normal

JB1L09 = M7_safe_q[6] & !M7_safe_q[5] & !M7_safe_q[4] & JB1L451;


--JB1L39 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~67 at LC_X41_Y13_N0
--operation mode is normal

JB1L39 = !M7_safe_q[5] & !M7_safe_q[4] & M7_safe_q[6] & JB1L751;


--JB1L301 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~77 at LC_X40_Y7_N2
--operation mode is normal

JB1L301 = M7_safe_q[6] & !M7_safe_q[5] & JB1L761 & !M7_safe_q[4];


--JB1L401 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~78 at LC_X40_Y8_N6
--operation mode is normal

JB1L401 = !M7_safe_q[4] & !M7_safe_q[5] & M7_safe_q[6] & JB1L861;


--JB1L201 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~76 at LC_X41_Y8_N3
--operation mode is normal

JB1L201 = !M7_safe_q[5] & JB1L661 & M7_safe_q[6] & !M7_safe_q[4];


--JB1L501 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~79 at LC_X39_Y7_N1
--operation mode is normal

JB1L501 = M7_safe_q[6] & !M7_safe_q[4] & !M7_safe_q[5] & JB1L961;


--JB1L341 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~117 at LC_X35_Y20_N2
--operation mode is normal

JB1L341 = M7_safe_q[5] & M7_safe_q[6] & M7_safe_q[4] & JB1L951;


--JB1L441 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~118 at LC_X41_Y19_N5
--operation mode is normal

JB1L441 = M7_safe_q[4] & M7_safe_q[6] & JB1L061 & M7_safe_q[5];


--JB1L241 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~116 at LC_X44_Y20_N4
--operation mode is normal

JB1L241 = M7_safe_q[6] & M7_safe_q[4] & M7_safe_q[5] & JB1L851;


--JB1L541 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~119 at LC_X45_Y21_N2
--operation mode is normal

JB1L541 = M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L161;


--JB1L841 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~122 at LC_X44_Y18_N2
--operation mode is normal

JB1L841 = M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L461;


--JB1L741 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~121 at LC_X39_Y18_N8
--operation mode is normal

JB1L741 = M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L361;


--JB1L641 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~120 at LC_X45_Y17_N2
--operation mode is normal

JB1L641 = M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L261;


--JB1L941 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~123 at LC_X45_Y16_N5
--operation mode is normal

JB1L941 = M7_safe_q[6] & M7_safe_q[5] & M7_safe_q[4] & JB1L561;


--JB1L041 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~114 at LC_X44_Y14_N9
--operation mode is normal

JB1L041 = M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L651;


--JB1L931 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~113 at LC_X39_Y14_N4
--operation mode is normal

JB1L931 = M7_safe_q[4] & M7_safe_q[6] & JB1L551 & M7_safe_q[5];


--JB1L831 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~112 at LC_X44_Y13_N7
--operation mode is normal

JB1L831 = M7_safe_q[4] & M7_safe_q[6] & M7_safe_q[5] & JB1L451;


--JB1L141 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~115 at LC_X41_Y12_N2
--operation mode is normal

JB1L141 = M7_safe_q[4] & M7_safe_q[6] & M7_safe_q[5] & JB1L751;


--JB1L151 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~125 at LC_X40_Y10_N6
--operation mode is normal

JB1L151 = M7_safe_q[4] & M7_safe_q[6] & JB1L761 & M7_safe_q[5];


--JB1L251 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~126 at LC_X40_Y9_N2
--operation mode is normal

JB1L251 = M7_safe_q[4] & M7_safe_q[5] & M7_safe_q[6] & JB1L861;


--JB1L051 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~124 at LC_X45_Y9_N8
--operation mode is normal

JB1L051 = M7_safe_q[4] & M7_safe_q[6] & M7_safe_q[5] & JB1L661;


--JB1L351 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~127 at LC_X44_Y8_N3
--operation mode is normal

JB1L351 = M7_safe_q[4] & JB1L961 & M7_safe_q[6] & M7_safe_q[5];


--JB1L86 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~42 at LC_X36_Y18_N8
--operation mode is normal

JB1L86 = !M7_safe_q[6] & JB1L461 & M7_safe_q[5] & !M7_safe_q[4];


--JB1L76 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~41 at LC_X36_Y18_N9
--operation mode is normal

JB1L76 = !M7_safe_q[4] & JB1L361 & M7_safe_q[5] & !M7_safe_q[6];


--JB1L66 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~40 at LC_X41_Y17_N8
--operation mode is normal

JB1L66 = !M7_safe_q[4] & M7_safe_q[5] & JB1L261 & !M7_safe_q[6];


--JB1L96 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~43 at LC_X41_Y14_N7
--operation mode is normal

JB1L96 = M7_safe_q[5] & !M7_safe_q[6] & JB1L561 & !M7_safe_q[4];


--JB1L36 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~37 at LC_X36_Y15_N9
--operation mode is normal

JB1L36 = !M7_safe_q[6] & JB1L951 & M7_safe_q[5] & !M7_safe_q[4];


--JB1L46 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~38 at LC_X36_Y16_N1
--operation mode is normal

JB1L46 = M7_safe_q[5] & !M7_safe_q[6] & JB1L061 & !M7_safe_q[4];


--JB1L26 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~36 at LC_X41_Y15_N7
--operation mode is normal

JB1L26 = M7_safe_q[5] & !M7_safe_q[6] & !M7_safe_q[4] & JB1L851;


--JB1L56 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~39 at LC_X40_Y14_N2
--operation mode is normal

JB1L56 = !M7_safe_q[6] & !M7_safe_q[4] & M7_safe_q[5] & JB1L161;


--JB1L06 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~34 at LC_X39_Y18_N3
--operation mode is normal

JB1L06 = !M7_safe_q[4] & M7_safe_q[5] & !M7_safe_q[6] & JB1L651;


--JB1L95 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~33 at LC_X39_Y17_N1
--operation mode is normal

JB1L95 = !M7_safe_q[4] & M7_safe_q[5] & JB1L551 & !M7_safe_q[6];


--JB1L85 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~32 at LC_X39_Y17_N8
--operation mode is normal

JB1L85 = !M7_safe_q[6] & M7_safe_q[5] & !M7_safe_q[4] & JB1L451;


--JB1L16 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~35 at LC_X40_Y16_N3
--operation mode is normal

JB1L16 = !M7_safe_q[4] & M7_safe_q[5] & JB1L751 & !M7_safe_q[6];


--JB1L17 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~45 at LC_X39_Y12_N9
--operation mode is normal

JB1L17 = !M7_safe_q[6] & !M7_safe_q[4] & M7_safe_q[5] & JB1L761;


--JB1L27 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~46 at LC_X40_Y11_N7
--operation mode is normal

JB1L27 = !M7_safe_q[4] & !M7_safe_q[6] & M7_safe_q[5] & JB1L861;


--JB1L07 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~44 at LC_X41_Y12_N3
--operation mode is normal

JB1L07 = M7_safe_q[5] & !M7_safe_q[6] & JB1L661 & !M7_safe_q[4];


--JB1L37 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~47 at LC_X40_Y12_N4
--operation mode is normal

JB1L37 = M7_safe_q[5] & !M7_safe_q[6] & JB1L961 & !M7_safe_q[4];


--JB1L74 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~21 at LC_X24_Y20_N6
--operation mode is normal

JB1L74 = !M7_safe_q[6] & !M7_safe_q[5] & M7_safe_q[4] & JB1L951;


--JB1L84 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~22 at LC_X33_Y13_N6
--operation mode is normal

JB1L84 = !M7_safe_q[5] & M7_safe_q[4] & JB1L061 & !M7_safe_q[6];


--JB1L64 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~20 at LC_X30_Y5_N7
--operation mode is normal

JB1L64 = M7_safe_q[4] & !M7_safe_q[6] & !M7_safe_q[5] & JB1L851;


--JB1L94 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~23 at LC_X22_Y5_N3
--operation mode is normal

JB1L94 = M7_safe_q[4] & !M7_safe_q[5] & JB1L161 & !M7_safe_q[6];


--JB1L25 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~26 at LC_X24_Y20_N2
--operation mode is normal

JB1L25 = !M7_safe_q[6] & !M7_safe_q[5] & M7_safe_q[4] & JB1L461;


--JB1L15 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~25 at LC_X27_Y21_N7
--operation mode is normal

JB1L15 = M7_safe_q[4] & !M7_safe_q[6] & !M7_safe_q[5] & JB1L361;


--JB1L05 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~24 at LC_X19_Y19_N5
--operation mode is normal

JB1L05 = !M7_safe_q[5] & M7_safe_q[4] & !M7_safe_q[6] & JB1L261;


--JB1L35 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~27 at LC_X23_Y21_N4
--operation mode is normal

JB1L35 = !M7_safe_q[5] & M7_safe_q[4] & !M7_safe_q[6] & JB1L561;


--JB1L44 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~18 at LC_X33_Y20_N8
--operation mode is normal

JB1L44 = !M7_safe_q[6] & !M7_safe_q[5] & M7_safe_q[4] & JB1L651;


--JB1L34 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~17 at LC_X32_Y20_N9
--operation mode is normal

JB1L34 = !M7_safe_q[5] & JB1L551 & !M7_safe_q[6] & M7_safe_q[4];


--JB1L24 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~16 at LC_X22_Y20_N8
--operation mode is normal

JB1L24 = !M7_safe_q[6] & M7_safe_q[4] & !M7_safe_q[5] & JB1L451;


--JB1L54 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~19 at LC_X34_Y16_N5
--operation mode is normal

JB1L54 = !M7_safe_q[6] & M7_safe_q[4] & !M7_safe_q[5] & JB1L751;


--JB1L55 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~29 at LC_X34_Y7_N6
--operation mode is normal

JB1L55 = !M7_safe_q[6] & JB1L761 & !M7_safe_q[5] & M7_safe_q[4];


--JB1L65 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~30 at LC_X34_Y10_N0
--operation mode is normal

JB1L65 = !M7_safe_q[5] & M7_safe_q[4] & !M7_safe_q[6] & JB1L861;


--JB1L45 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~28 at LC_X36_Y7_N3
--operation mode is normal

JB1L45 = M7_safe_q[4] & !M7_safe_q[6] & JB1L661 & !M7_safe_q[5];


--JB1L75 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~31 at LC_X33_Y6_N3
--operation mode is normal

JB1L75 = M7_safe_q[4] & !M7_safe_q[5] & JB1L961 & !M7_safe_q[6];


--JB1L63 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~10 at LC_X18_Y25_N1
--operation mode is normal

JB1L63 = !M7_safe_q[5] & !M7_safe_q[4] & JB1L461 & !M7_safe_q[6];


--JB1L53 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~9 at LC_X21_Y25_N3
--operation mode is normal

JB1L53 = !M7_safe_q[4] & !M7_safe_q[6] & !M7_safe_q[5] & JB1L361;


--JB1L43 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~8 at LC_X17_Y26_N1
--operation mode is normal

JB1L43 = !M7_safe_q[6] & !M7_safe_q[5] & !M7_safe_q[4] & JB1L261;


--JB1L73 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~11 at LC_X17_Y25_N7
--operation mode is normal

JB1L73 = !M7_safe_q[4] & JB1L561 & !M7_safe_q[6] & !M7_safe_q[5];


--JB1L13 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~5 at LC_X30_Y22_N2
--operation mode is normal

JB1L13 = JB1L951 & !M7_safe_q[6] & !M7_safe_q[5] & !M7_safe_q[4];


--JB1L23 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~6 at LC_X30_Y22_N8
--operation mode is normal

JB1L23 = !M7_safe_q[4] & !M7_safe_q[5] & JB1L061 & !M7_safe_q[6];


--JB1L03 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~4 at LC_X28_Y24_N3
--operation mode is normal

JB1L03 = !M7_safe_q[5] & !M7_safe_q[4] & JB1L851 & !M7_safe_q[6];


--JB1L33 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~7 at LC_X29_Y26_N1
--operation mode is normal

JB1L33 = !M7_safe_q[5] & JB1L161 & !M7_safe_q[4] & !M7_safe_q[6];


--JB1L82 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~2 at LC_X33_Y20_N3
--operation mode is normal

JB1L82 = JB1L651 & !M7_safe_q[6] & !M7_safe_q[4] & !M7_safe_q[5];


--JB1L72 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~1 at LC_X32_Y20_N6
--operation mode is normal

JB1L72 = !M7_safe_q[5] & JB1L551 & !M7_safe_q[6] & !M7_safe_q[4];


--JB1L62 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~0 at LC_X21_Y22_N4
--operation mode is normal

JB1L62 = !M7_safe_q[6] & !M7_safe_q[4] & !M7_safe_q[5] & JB1L451;


--JB1L92 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~3 at LC_X41_Y12_N0
--operation mode is normal

JB1L92 = !M7_safe_q[4] & !M7_safe_q[6] & !M7_safe_q[5] & JB1L751;


--JB1L93 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~13 at LC_X27_Y6_N6
--operation mode is normal

JB1L93 = !M7_safe_q[4] & !M7_safe_q[5] & JB1L761 & !M7_safe_q[6];


--JB1L04 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~14 at LC_X34_Y7_N0
--operation mode is normal

JB1L04 = !M7_safe_q[5] & !M7_safe_q[4] & !M7_safe_q[6] & JB1L861;


--JB1L83 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~12 at LC_X17_Y7_N8
--operation mode is normal

JB1L83 = !M7_safe_q[5] & !M7_safe_q[6] & !M7_safe_q[4] & JB1L661;


--JB1L14 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~15 at LC_X19_Y8_N5
--operation mode is normal

JB1L14 = !M7_safe_q[4] & !M7_safe_q[5] & !M7_safe_q[6] & JB1L961;


--JB1L97 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~53 at LC_X34_Y15_N6
--operation mode is normal

JB1L97 = M7_safe_q[5] & M7_safe_q[4] & JB1L951 & !M7_safe_q[6];


--JB1L08 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~54 at LC_X35_Y15_N2
--operation mode is normal

JB1L08 = M7_safe_q[5] & M7_safe_q[4] & !M7_safe_q[6] & JB1L061;


--JB1L87 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~52 at LC_X36_Y15_N4
--operation mode is normal

JB1L87 = M7_safe_q[5] & JB1L851 & M7_safe_q[4] & !M7_safe_q[6];


--JB1L18 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~55 at LC_X34_Y16_N2
--operation mode is normal

JB1L18 = !M7_safe_q[6] & M7_safe_q[4] & JB1L161 & M7_safe_q[5];


--JB1L48 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~58 at LC_X35_Y18_N9
--operation mode is normal

JB1L48 = M7_safe_q[4] & !M7_safe_q[6] & JB1L461 & M7_safe_q[5];


--JB1L38 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~57 at LC_X35_Y18_N8
--operation mode is normal

JB1L38 = !M7_safe_q[6] & M7_safe_q[4] & JB1L361 & M7_safe_q[5];


--JB1L28 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~56 at LC_X35_Y17_N7
--operation mode is normal

JB1L28 = M7_safe_q[5] & !M7_safe_q[6] & M7_safe_q[4] & JB1L261;


--JB1L58 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~59 at LC_X33_Y17_N7
--operation mode is normal

JB1L58 = !M7_safe_q[6] & M7_safe_q[5] & JB1L561 & M7_safe_q[4];


--JB1L67 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~50 at LC_X34_Y13_N7
--operation mode is normal

JB1L67 = M7_safe_q[5] & !M7_safe_q[6] & M7_safe_q[4] & JB1L651;


--JB1L57 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~49 at LC_X33_Y14_N5
--operation mode is normal

JB1L57 = M7_safe_q[5] & M7_safe_q[4] & JB1L551 & !M7_safe_q[6];


--JB1L47 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~48 at LC_X34_Y14_N3
--operation mode is normal

JB1L47 = !M7_safe_q[6] & JB1L451 & M7_safe_q[5] & M7_safe_q[4];


--JB1L77 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~51 at LC_X36_Y14_N4
--operation mode is normal

JB1L77 = M7_safe_q[4] & JB1L751 & M7_safe_q[5] & !M7_safe_q[6];


--JB1L78 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~61 at LC_X35_Y12_N9
--operation mode is normal

JB1L78 = !M7_safe_q[6] & M7_safe_q[5] & JB1L761 & M7_safe_q[4];


--JB1L88 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~62 at LC_X36_Y11_N4
--operation mode is normal

JB1L88 = M7_safe_q[5] & !M7_safe_q[6] & M7_safe_q[4] & JB1L861;


--JB1L68 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~60 at LC_X36_Y12_N4
--operation mode is normal

JB1L68 = M7_safe_q[4] & M7_safe_q[5] & JB1L661 & !M7_safe_q[6];


--JB1L98 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|Decoder_3~63 at LC_X40_Y11_N8
--operation mode is normal

JB1L98 = M7_safe_q[4] & !M7_safe_q[6] & M7_safe_q[5] & JB1L961;


--A1L42Q is read_current_state~10 at LC_X22_Y4_N9
--operation mode is normal

A1L42Q_lut_out = A1L72Q # A1L32Q & (JB1L7002 # JB1L8002);
A1L42Q = DFFEA(A1L42Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--JB1L8002 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|reduce_nor_2140~25 at LC_X22_Y4_N2
--operation mode is normal

JB1L8002 = JB1L12 # JB1L52 # JB1L71;


--FB1_checksum[30] is tx_reply:DUT|reply_translator:I1|checksum[30] at LC_X6_Y14_N4
--operation mode is normal

FB1_checksum[30]_lut_out = FB1L14Q & (FB1_checksum[30] $ (!FB1L251 & FB1_checksum_in[30]));
FB1_checksum[30] = DFFEA(FB1_checksum[30]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L642 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~135 at LC_X6_Y14_N8
--operation mode is normal

FB1L701Q_qfbk = FB1L701Q;
FB1L642 = FB1_checksum[30] & (FB1L801Q # FB1L701Q_qfbk);

--FB1L701Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~80 at LC_X6_Y14_N8
--operation mode is normal

FB1L701Q_sload_eqn = FB1L601Q;
FB1L701Q = DFFEA(FB1L701Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1_checksum[14] is tx_reply:DUT|reply_translator:I1|checksum[14] at LC_X5_Y15_N8
--operation mode is normal

FB1_checksum[14]_lut_out = FB1L14Q & (FB1_checksum[14] $ (FB1_checksum_in[14] & !FB1L251));
FB1_checksum[14] = DFFEA(FB1_checksum[14]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L242 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~3 at LC_X5_Y15_N5
--operation mode is normal

FB1L301Q_qfbk = FB1L301Q;
FB1L242 = FB1_checksum[14] & (FB1L401Q # FB1L301Q_qfbk);

--FB1L301Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~76 at LC_X5_Y15_N5
--operation mode is normal

FB1L301Q_sload_eqn = FB1L201Q;
FB1L301Q = DFFEA(FB1L301Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1_reply_word1_2[1] is tx_reply:DUT|reply_translator:I1|reply_word1_2[1] at LC_X5_Y10_N2
--operation mode is normal

FB1_reply_word1_2[1]_lut_out = VCC;
FB1_reply_word1_2[1] = DFFEA(FB1_reply_word1_2[1]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , A1L33Q, , );


--FB1L38Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~56 at LC_X6_Y17_N6
--operation mode is normal

FB1L38Q_lut_out = FB1L28Q;
FB1L38Q = DFFEA(FB1L38Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L152 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~268 at LC_X6_Y17_N5
--operation mode is normal

FB1L18Q_qfbk = FB1L18Q;
FB1L152 = !FB1L28Q & !FB1L48Q & !FB1L18Q_qfbk & !FB1L38Q;

--FB1L18Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~54 at LC_X6_Y17_N5
--operation mode is normal

FB1L18Q_sload_eqn = FB1L08Q;
FB1L18Q = DFFEA(FB1L18Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L252 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~333 at LC_X6_Y17_N2
--operation mode is normal

FB1L252 = FB1L642 # FB1L242 # FB1_reply_word1_2[1] & !FB1L152;


--FB1L36Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~36 at LC_X3_Y17_N8
--operation mode is normal

FB1L36Q_lut_out = FB1L26Q;
FB1L36Q = DFFEA(FB1L36Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L842 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~162 at LC_X3_Y17_N9
--operation mode is normal

FB1_packet_header3_1[6]_qfbk = FB1_packet_header3_1[6];
FB1L842 = FB1_packet_header3_1[6]_qfbk & (FB1L46Q # FB1L36Q);

--FB1_packet_header3_1[6] is tx_reply:DUT|reply_translator:I1|packet_header3_1[6] at LC_X3_Y17_N9
--operation mode is normal

FB1_packet_header3_1[6]_sload_eqn = FB1L232;
FB1_packet_header3_1[6] = DFFEA(FB1_packet_header3_1[6]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L942 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~171 at LC_X1_Y17_N1
--operation mode is normal

FB1L26Q_qfbk = FB1L26Q;
FB1L942 = FB1_packet_header3_0[6] & (FB1L26Q_qfbk # FB1L16Q);

--FB1L26Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~35 at LC_X1_Y17_N1
--operation mode is normal

FB1L26Q_sload_eqn = FB1L16Q;
FB1L26Q = DFFEA(FB1L26Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L77Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~50 at LC_X3_Y15_N9
--operation mode is normal

FB1L77Q_lut_out = FB1L67Q & FB1_packet_header3_0[6] & FB1_packet_header3_0[4];
FB1L77Q = DFFEA(FB1L77Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L742 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~153 at LC_X3_Y16_N3
--operation mode is normal

FB1L742 = FB1_reply_word1_0[6] & (FB1L87Q # FB1L77Q);


--FB1_checksum[6] is tx_reply:DUT|reply_translator:I1|checksum[6] at LC_X2_Y15_N6
--operation mode is normal

FB1_checksum[6]_lut_out = FB1L14Q & (FB1_checksum[6] $ (FB1_checksum_in[6] & !FB1L251));
FB1_checksum[6] = DFFEA(FB1_checksum[6]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L342 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~4 at LC_X2_Y15_N0
--operation mode is normal

FB1L201Q_qfbk = FB1L201Q;
FB1L342 = FB1_checksum[6] & (FB1L101Q # FB1L201Q_qfbk);

--FB1L201Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~75 at LC_X2_Y15_N0
--operation mode is normal

FB1L201Q_sload_eqn = FB1L101Q;
FB1L201Q = DFFEA(FB1L201Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L352 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~340 at LC_X3_Y17_N2
--operation mode is normal

FB1L352 = FB1L342 # FB1L742 # FB1L942 # FB1L842;


--FB1_checksum[22] is tx_reply:DUT|reply_translator:I1|checksum[22] at LC_X7_Y14_N5
--operation mode is normal

FB1_checksum[22]_lut_out = FB1L14Q & (FB1_checksum[22] $ (FB1_checksum_in[22] & !FB1L251));
FB1_checksum[22] = DFFEA(FB1_checksum[22]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L142 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~2 at LC_X6_Y16_N8
--operation mode is normal

FB1L142 = FB1_checksum[22] & (FB1L501Q # FB1L601Q);


--FB1L452 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~353 at LC_X6_Y16_N5
--operation mode is normal

FB1L452 = FB1L142 # FB1_reply_word1_1[6] & (FB1L97Q # FB1L08Q);


--FB1L75Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~30 at LC_X2_Y17_N8
--operation mode is normal

FB1L75Q_lut_out = FB1L65Q;
FB1L75Q = DFFEA(FB1L75Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L55Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~28 at LC_X2_Y17_N6
--operation mode is normal

FB1L55Q_lut_out = FB1L45Q;
FB1L55Q = DFFEA(FB1L55Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L35Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~26 at LC_X2_Y17_N9
--operation mode is normal

FB1L35Q_sload_eqn = FB1L25Q;
FB1L35Q = DFFEA(FB1L35Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L321 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~38 at LC_X2_Y17_N5
--operation mode is normal

FB1L95Q_qfbk = FB1L95Q;
FB1L321 = !FB1L75Q & !FB1L55Q & !FB1L95Q_qfbk & !FB1L35Q;

--FB1L95Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~32 at LC_X2_Y17_N5
--operation mode is normal

FB1L95Q_sload_eqn = FB1L85Q;
FB1L95Q = DFFEA(FB1L95Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L542 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~117 at LC_X7_Y16_N2
--operation mode is normal

FB1L58Q_qfbk = FB1L58Q;
FB1L542 = FB1_reply_word1_2[1] & (FB1L68Q # FB1L58Q_qfbk);

--FB1L58Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~58 at LC_X7_Y16_N2
--operation mode is normal

FB1L58Q_sload_eqn = FB1L48Q;
FB1L58Q = DFFEA(FB1L58Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L442 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~110 at LC_X8_Y17_N2
--operation mode is normal

FB1L78Q_qfbk = FB1L78Q;
FB1L442 = FB1_reply_word1_2[1] & (FB1L88Q # FB1L78Q_qfbk);

--FB1L78Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~60 at LC_X8_Y17_N2
--operation mode is normal

FB1L78Q_sload_eqn = FB1L68Q;
FB1L78Q = DFFEA(FB1L78Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L052 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~246 at LC_X8_Y17_N5
--operation mode is normal

FB1L052 = FB1L141 & !FB1L442 & FB1L321 & !FB1L542;


--FB1L552 is tx_reply:DUT|reply_translator:I1|Select_1629_rtl_6_rtl_200_rtl_232~366 at LC_X12_Y17_N5
--operation mode is normal

FB1L552 = FB1L252 # FB1L352 # FB1L452 # !FB1L052;

--B1_acq_trigger_in_reg[274] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[274] at LC_X12_Y17_N5
--operation mode is normal

B1_acq_trigger_in_reg[274] = AMPP_FUNCTION(clk_i, FB1L252, FB1L052, FB1L352, FB1L452, VCC);


--FB1L162 is tx_reply:DUT|reply_translator:I1|Select_1656_rtl_5_rtl_199_rtl_231~63 at LC_X8_Y17_N9
--operation mode is normal

FB1L162 = FB1_reply_word1_2[1] & (FB1L98Q # FB1L09Q);


--FB1L56Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~38 at LC_X6_Y17_N1
--operation mode is normal

FB1L56Q_sload_eqn = FB1L46Q;
FB1L56Q = DFFEA(FB1L56Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L952 is tx_reply:DUT|reply_translator:I1|Select_1656_rtl_5_rtl_199_rtl_231~54 at LC_X6_Y15_N8
--operation mode is normal

FB1_packet_header3_2[5]_qfbk = FB1_packet_header3_2[5];
FB1L952 = FB1_packet_header3_2[5]_qfbk & (FB1L56Q # FB1L66Q);

--FB1_packet_header3_2[5] is tx_reply:DUT|reply_translator:I1|packet_header3_2[5] at LC_X6_Y15_N8
--operation mode is normal

FB1_packet_header3_2[5]_sload_eqn = FB1L032;
FB1_packet_header3_2[5] = DFFEA(FB1_packet_header3_2[5]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L76Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~40 at LC_X6_Y15_N6
--operation mode is normal

FB1L76Q_lut_out = FB1L66Q;
FB1L76Q = DFFEA(FB1L76Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L852 is tx_reply:DUT|reply_translator:I1|Select_1656_rtl_5_rtl_199_rtl_231~45 at LC_X6_Y15_N7
--operation mode is normal

FB1_packet_header3_3[5]_qfbk = FB1_packet_header3_3[5];
FB1L852 = FB1_packet_header3_3[5]_qfbk & (FB1L76Q # FB1L86Q);

--FB1_packet_header3_3[5] is tx_reply:DUT|reply_translator:I1|packet_header3_3[5] at LC_X6_Y15_N7
--operation mode is normal

FB1_packet_header3_3[5]_sload_eqn = FB1L822;
FB1_packet_header3_3[5] = DFFEA(FB1_packet_header3_3[5]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1_checksum[21] is tx_reply:DUT|reply_translator:I1|checksum[21] at LC_X3_Y14_N4
--operation mode is normal

FB1_checksum[21]_lut_out = FB1L14Q & (FB1_checksum[21] $ (FB1_checksum_in[21] & !FB1L251));
FB1_checksum[21] = DFFEA(FB1_checksum[21]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L652 is tx_reply:DUT|reply_translator:I1|Select_1656_rtl_5_rtl_199_rtl_231~1 at LC_X3_Y15_N8
--operation mode is normal

FB1L652 = FB1_checksum[21] & (FB1L501Q # FB1L601Q);


--FB1_checksum[5] is tx_reply:DUT|reply_translator:I1|checksum[5] at LC_X2_Y15_N4
--operation mode is normal

FB1_checksum[5]_lut_out = FB1L14Q & (FB1_checksum[5] $ (FB1_checksum_in[5] & !FB1L251));
FB1_checksum[5] = DFFEA(FB1_checksum[5]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L752 is tx_reply:DUT|reply_translator:I1|Select_1656_rtl_5_rtl_199_rtl_231~3 at LC_X2_Y15_N3
--operation mode is normal

FB1L752 = FB1_checksum[5] & (FB1L101Q # FB1L201Q);


--FB1L262 is tx_reply:DUT|reply_translator:I1|Select_1656_rtl_5_rtl_199_rtl_231~211 at LC_X5_Y15_N6
--operation mode is normal

FB1L262 = FB1L652 # FB1L752 # FB1L952 # FB1L852;


--FB1L062 is tx_reply:DUT|reply_translator:I1|Select_1656_rtl_5_rtl_199_rtl_231~62 at LC_X17_Y17_N4
--operation mode is normal

FB1L062 = FB1_reduce_or_1577 # FB1L262 # FB1L542 # FB1L162;

--B1_acq_trigger_in_reg[273] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[273] at LC_X17_Y17_N4
--operation mode is normal

B1_acq_trigger_in_reg[273] = AMPP_FUNCTION(clk_i, FB1_reduce_or_1577, FB1L262, FB1L542, FB1L162, VCC);


--FB1_checksum[28] is tx_reply:DUT|reply_translator:I1|checksum[28] at LC_X6_Y14_N0
--operation mode is normal

FB1_checksum[28]_lut_out = FB1L14Q & (FB1_checksum[28] $ (FB1_checksum_in[28] & !FB1L251));
FB1_checksum[28] = DFFEA(FB1_checksum[28]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L562 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~60 at LC_X6_Y14_N2
--operation mode is normal

FB1L562 = FB1_checksum[28] & (FB1L701Q # FB1L801Q);


--FB1L421 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~51 at LC_X8_Y17_N6
--operation mode is normal

FB1L98Q_qfbk = FB1L98Q;
FB1L421 = !FB1L38Q & !FB1L98Q_qfbk & !FB1L19Q;

--FB1L98Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~62 at LC_X8_Y17_N6
--operation mode is normal

FB1L98Q_sload_eqn = FB1L88Q;
FB1L98Q = DFFEA(FB1L98Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L962 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~187 at LC_X8_Y17_N7
--operation mode is normal

FB1L962 = FB1L562 # FB1_reply_word1_2[1] & (!FB1L421 # !FB1L241);


--FB1_checksum[20] is tx_reply:DUT|reply_translator:I1|checksum[20] at LC_X3_Y16_N8
--operation mode is normal

FB1_checksum[20]_lut_out = FB1L14Q & (FB1_checksum[20] $ (FB1_checksum_in[20] & !FB1L251));
FB1_checksum[20] = DFFEA(FB1_checksum[20]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L362 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~2 at LC_X3_Y16_N6
--operation mode is normal

FB1L501Q_qfbk = FB1L501Q;
FB1L362 = FB1_checksum[20] & (FB1L601Q # FB1L501Q_qfbk);

--FB1L501Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~78 at LC_X3_Y16_N6
--operation mode is normal

FB1L501Q_sload_eqn = FB1L401Q;
FB1L501Q = DFFEA(FB1L501Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L762 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~78 at LC_X3_Y17_N4
--operation mode is normal

FB1_packet_header3_1[4]_qfbk = FB1_packet_header3_1[4];
FB1L762 = FB1_packet_header3_1[4]_qfbk & (FB1L46Q # FB1L36Q);

--FB1_packet_header3_1[4] is tx_reply:DUT|reply_translator:I1|packet_header3_1[4] at LC_X3_Y17_N4
--operation mode is normal

FB1_packet_header3_1[4]_sload_eqn = FB1L432;
FB1_packet_header3_1[4] = DFFEA(FB1_packet_header3_1[4]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L862 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~87 at LC_X3_Y17_N1
--operation mode is normal

FB1L862 = FB1_packet_header3_0[4] & (FB1L26Q # FB1L16Q);


--FB1_checksum[4] is tx_reply:DUT|reply_translator:I1|checksum[4] at LC_X3_Y16_N1
--operation mode is normal

FB1_checksum[4]_lut_out = FB1L14Q & (FB1_checksum[4] $ (!FB1L251 & FB1_checksum_in[4]));
FB1_checksum[4] = DFFEA(FB1_checksum[4]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L462 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~4 at LC_X3_Y16_N4
--operation mode is normal

FB1L462 = FB1_checksum[4] & (FB1L101Q # FB1L201Q);


--FB1L072 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~192 at LC_X3_Y17_N5
--operation mode is normal

FB1L072 = FB1L362 # FB1L462 # FB1L862 # FB1L762;


--FB1L662 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~69 at LC_X3_Y15_N2
--operation mode is normal

FB1L87Q_qfbk = FB1L87Q;
FB1L662 = FB1_reply_word1_0[4] & (FB1L87Q_qfbk # FB1L77Q);

--FB1L87Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~51 at LC_X3_Y15_N2
--operation mode is normal

FB1L87Q_sload_eqn = FB1L77Q;
FB1L87Q = DFFEA(FB1L87Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1_checksum[12] is tx_reply:DUT|reply_translator:I1|checksum[12] at LC_X5_Y17_N5
--operation mode is normal

FB1_checksum[12]_lut_out = FB1L14Q & (FB1_checksum[12] $ (!FB1L251 & FB1_checksum_in[12]));
FB1_checksum[12] = DFFEA(FB1_checksum[12]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L172 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~205 at LC_X6_Y17_N0
--operation mode is normal

FB1L172 = FB1L662 # FB1_checksum[12] & (FB1L301Q # FB1L401Q);


--FB1L272 is tx_reply:DUT|reply_translator:I1|Select_1683_rtl_4_rtl_198_rtl_230~216 at LC_X8_Y17_N0
--operation mode is normal

FB1L272 = FB1L962 # FB1L172 # FB1L072 # !FB1L052;

--B1_acq_trigger_in_reg[272] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[272] at LC_X8_Y17_N0
--operation mode is normal

B1_acq_trigger_in_reg[272] = AMPP_FUNCTION(clk_i, FB1L962, FB1L172, FB1L072, FB1L052, VCC);


--FB1_checksum[3] is tx_reply:DUT|reply_translator:I1|checksum[3] at LC_X2_Y15_N7
--operation mode is normal

FB1_checksum[3]_lut_out = FB1L14Q & (FB1_checksum[3] $ (!FB1L251 & FB1_checksum_in[3]));
FB1_checksum[3] = DFFEA(FB1_checksum[3]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L372 is tx_reply:DUT|reply_translator:I1|Select_1710_rtl_3_rtl_197_rtl_229~2 at LC_X2_Y15_N5
--operation mode is normal

FB1L372 = FB1_checksum[3] & (FB1L101Q # FB1L201Q);


--FB1L472 is tx_reply:DUT|reply_translator:I1|Select_1710_rtl_3_rtl_197_rtl_229~75 at LC_X9_Y17_N9
--operation mode is normal

FB1L472 = FB1L372 # FB1L542 # !FB1L141 # !FB1L321;

--B1_acq_trigger_in_reg[271] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[271] at LC_X9_Y17_N9
--operation mode is normal

B1_acq_trigger_in_reg[271] = AMPP_FUNCTION(clk_i, FB1L372, FB1L542, FB1L321, FB1L141, VCC);


--FB1L772 is tx_reply:DUT|reply_translator:I1|Select_1737_rtl_2_rtl_196_rtl_228~24 at LC_X6_Y16_N2
--operation mode is normal

FB1L772 = FB1_reply_word1_1[2] & (FB1L97Q # FB1L08Q);


--FB1_checksum[10] is tx_reply:DUT|reply_translator:I1|checksum[10] at LC_X5_Y15_N4
--operation mode is normal

FB1_checksum[10]_lut_out = FB1L14Q & (FB1_checksum[10] $ (!FB1L251 & FB1_checksum_in[10]));
FB1_checksum[10] = DFFEA(FB1_checksum[10]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L672 is tx_reply:DUT|reply_translator:I1|Select_1737_rtl_2_rtl_196_rtl_228~2 at LC_X6_Y16_N6
--operation mode is normal

FB1L672 = FB1_checksum[10] & (FB1L301Q # FB1L401Q);


--FB1L96Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~42 at LC_X7_Y16_N9
--operation mode is normal

FB1L96Q_sload_eqn = FB1L86Q;
FB1L96Q = DFFEA(FB1L96Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L872 is tx_reply:DUT|reply_translator:I1|Select_1737_rtl_2_rtl_196_rtl_228~33 at LC_X7_Y16_N6
--operation mode is normal

FB1_packet_header4_0[2]_qfbk = FB1_packet_header4_0[2];
FB1L872 = FB1_packet_header4_0[2]_qfbk & (FB1L07Q # FB1L96Q);

--FB1_packet_header4_0[2] is tx_reply:DUT|reply_translator:I1|packet_header4_0[2] at LC_X7_Y16_N6
--operation mode is normal

FB1_packet_header4_0[2]_sload_eqn = FB1L212;
FB1_packet_header4_0[2] = DFFEA(FB1_packet_header4_0[2]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1_checksum[18] is tx_reply:DUT|reply_translator:I1|checksum[18] at LC_X6_Y16_N4
--operation mode is normal

FB1_checksum[18]_lut_out = FB1L14Q & (FB1_checksum[18] $ (FB1_checksum_in[18] & !FB1L251));
FB1_checksum[18] = DFFEA(FB1_checksum[18]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L572 is tx_reply:DUT|reply_translator:I1|Select_1737_rtl_2_rtl_196_rtl_228~1 at LC_X6_Y16_N7
--operation mode is normal

FB1L572 = FB1_checksum[18] & (FB1L501Q # FB1L601Q);


--FB1L082 is tx_reply:DUT|reply_translator:I1|Select_1737_rtl_2_rtl_196_rtl_228~187 at LC_X6_Y16_N3
--operation mode is normal

FB1L082 = FB1L572 # FB1L672 # FB1L872 # FB1L772;


--FB1L972 is tx_reply:DUT|reply_translator:I1|Select_1737_rtl_2_rtl_196_rtl_228~41 at LC_X13_Y17_N8
--operation mode is normal

FB1L972 = FB1L082 # FB1_reduce_or_1577 # FB1L442 # FB1L162;

--B1_acq_trigger_in_reg[270] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[270] at LC_X13_Y17_N8
--operation mode is normal

B1_acq_trigger_in_reg[270] = AMPP_FUNCTION(clk_i, FB1L082, FB1_reduce_or_1577, FB1L442, FB1L162, VCC);


--FB1_checksum[25] is tx_reply:DUT|reply_translator:I1|checksum[25] at LC_X6_Y14_N9
--operation mode is normal

FB1_checksum[25]_lut_out = FB1L14Q & (FB1_checksum[25] $ (!FB1L251 & FB1_checksum_in[25]));
FB1_checksum[25] = DFFEA(FB1_checksum[25]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L482 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~42 at LC_X6_Y14_N1
--operation mode is normal

FB1L482 = FB1_checksum[25] & (FB1L701Q # FB1L801Q);


--FB1L882 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~160 at LC_X8_Y18_N0
--operation mode is normal

FB1L882 = FB1L442 # FB1L482 # !FB1L141 # !FB1L321;


--FB1_checksum[17] is tx_reply:DUT|reply_translator:I1|checksum[17] at LC_X6_Y14_N3
--operation mode is normal

FB1_checksum[17]_lut_out = FB1L14Q & (FB1_checksum[17] $ (!FB1L251 & FB1_checksum_in[17]));
FB1_checksum[17] = DFFEA(FB1_checksum[17]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L182 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~2 at LC_X6_Y15_N2
--operation mode is normal

FB1L601Q_qfbk = FB1L601Q;
FB1L182 = FB1_checksum[17] & (FB1L501Q # FB1L601Q_qfbk);

--FB1L601Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~79 at LC_X6_Y15_N2
--operation mode is normal

FB1L601Q_sload_eqn = FB1L501Q;
FB1L601Q = DFFEA(FB1L601Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L782 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~122 at LC_X7_Y17_N7
--operation mode is normal

FB1L782 = FB1L19Q # FB1L29Q;


--FB1L982 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~162 at LC_X6_Y17_N8
--operation mode is normal

FB1L982 = FB1L182 # FB1_reply_word1_2[1] & (FB1L782 # !FB1L152);


--FB1L582 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~51 at LC_X3_Y17_N6
--operation mode is normal

FB1L582 = FB1_reply_word1_0[1] & (FB1L87Q # FB1L77Q);


--FB1_checksum[9] is tx_reply:DUT|reply_translator:I1|checksum[9] at LC_X5_Y15_N3
--operation mode is normal

FB1_checksum[9]_lut_out = FB1L14Q & (FB1_checksum[9] $ (!FB1L251 & FB1_checksum_in[9]));
FB1_checksum[9] = DFFEA(FB1_checksum[9]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L282 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~3 at LC_X6_Y15_N4
--operation mode is normal

FB1L401Q_qfbk = FB1L401Q;
FB1L282 = FB1_checksum[9] & (FB1L401Q_qfbk # FB1L301Q);

--FB1L401Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~77 at LC_X6_Y15_N4
--operation mode is normal

FB1L401Q_sload_eqn = FB1L301Q;
FB1L401Q = DFFEA(FB1L401Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L682 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~60 at LC_X5_Y17_N9
--operation mode is normal

FB1_packet_header3_1[1]_qfbk = FB1_packet_header3_1[1];
FB1L682 = FB1_packet_header3_1[1]_qfbk & (FB1L36Q # FB1L46Q);

--FB1_packet_header3_1[1] is tx_reply:DUT|reply_translator:I1|packet_header3_1[1] at LC_X5_Y17_N9
--operation mode is normal

FB1_packet_header3_1[1]_sload_eqn = FB1L632;
FB1_packet_header3_1[1] = DFFEA(FB1_packet_header3_1[1]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1_checksum[1] is tx_reply:DUT|reply_translator:I1|checksum[1] at LC_X2_Y15_N8
--operation mode is normal

FB1_checksum[1]_lut_out = FB1L14Q & (FB1_checksum[1] $ (FB1_checksum_in[1] & !FB1L251));
FB1_checksum[1] = DFFEA(FB1_checksum[1]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L382 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~4 at LC_X2_Y15_N2
--operation mode is normal

FB1L382 = FB1_checksum[1] & (FB1L101Q # FB1L201Q);


--FB1L092 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~168 at LC_X5_Y17_N4
--operation mode is normal

FB1L092 = FB1L582 # FB1L682 # FB1L382 # FB1L282;


--FB1L192 is tx_reply:DUT|reply_translator:I1|Select_1764_rtl_1_rtl_195_rtl_227~183 at LC_X13_Y18_N2
--operation mode is normal

FB1L192 = FB1L882 # FB1L092 # FB1L982;

--B1_acq_trigger_in_reg[269] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[269] at LC_X13_Y18_N2
--operation mode is normal

B1_acq_trigger_in_reg[269] = AMPP_FUNCTION(clk_i, FB1L882, FB1L092, FB1L982, VCC);


--FB1_checksum[0] is tx_reply:DUT|reply_translator:I1|checksum[0] at LC_X2_Y15_N1
--operation mode is normal

FB1_checksum[0]_lut_out = FB1L14Q & (FB1_checksum[0] $ (!FB1L251 & FB1_checksum_in[0]));
FB1_checksum[0] = DFFEA(FB1_checksum[0]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L292 is tx_reply:DUT|reply_translator:I1|Select_1791_rtl_0_rtl_194_rtl_226~2 at LC_X2_Y15_N9
--operation mode is normal

FB1L101Q_qfbk = FB1L101Q;
FB1L292 = FB1_checksum[0] & (FB1L101Q_qfbk # FB1L201Q);

--FB1L101Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~74 at LC_X2_Y15_N9
--operation mode is normal

FB1L101Q_sload_eqn = FB1L001Q;
FB1L101Q = DFFEA(FB1L101Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L39Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~66 at LC_X6_Y16_N9
--operation mode is normal

FB1L39Q_lut_out = FB1L44Q # FB1L29Q;
FB1L39Q = DFFEA(FB1L39Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L692 is tx_reply:DUT|reply_translator:I1|Select_1791_rtl_0_rtl_194_rtl_226~158 at LC_X8_Y15_N6
--operation mode is normal

FB1L49Q_qfbk = FB1L49Q;
FB1L692 = FB1L292 # FB1_wordN_0[0] & (FB1L39Q # FB1L49Q_qfbk);

--FB1L49Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~67 at LC_X8_Y15_N6
--operation mode is normal

FB1L49Q_sload_eqn = FB1L39Q;
FB1L49Q = DFFEA(FB1L49Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L392 is tx_reply:DUT|reply_translator:I1|Select_1791_rtl_0_rtl_194_rtl_226~22 at LC_X7_Y17_N6
--operation mode is normal

FB1L08Q_qfbk = FB1L08Q;
FB1L392 = FB1_reply_word1_1[0] & (FB1L97Q # FB1L08Q_qfbk);

--FB1L08Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~53 at LC_X7_Y17_N6
--operation mode is normal

FB1L08Q_sload_eqn = FB1L97Q;
FB1L08Q = DFFEA(FB1L08Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1_checksum[8] is tx_reply:DUT|reply_translator:I1|checksum[8] at LC_X6_Y17_N3
--operation mode is normal

FB1_checksum[8]_lut_out = FB1L14Q & (FB1_checksum[8] $ (!FB1L251 & FB1_checksum_in[8]));
FB1_checksum[8] = DFFEA(FB1_checksum[8]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L592 is tx_reply:DUT|reply_translator:I1|Select_1791_rtl_0_rtl_194_rtl_226~154 at LC_X6_Y17_N9
--operation mode is normal

FB1L592 = FB1L392 # FB1_checksum[8] & (FB1L301Q # FB1L401Q);


--FB1L492 is tx_reply:DUT|reply_translator:I1|Select_1791_rtl_0_rtl_194_rtl_226~30 at LC_X18_Y17_N2
--operation mode is normal

FB1L492 = FB1L692 # FB1L592 # FB1_reduce_or_1577;

--B1_acq_trigger_in_reg[268] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[268] at LC_X18_Y17_N2
--operation mode is normal

B1_acq_trigger_in_reg[268] = AMPP_FUNCTION(clk_i, FB1L692, FB1L592, FB1_reduce_or_1577, VCC);


--JB1L3002 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|reduce_nor_1035~12 at LC_X24_Y6_N5
--operation mode is normal

JB1L3002 = !M7_safe_q[6] # !M7_safe_q[4] # !M7_safe_q[0] # !M7_safe_q[5];


--JB1_reduce_nor_1035 is tx_reply:DUT|fibre_tx:I0|fibre_tx_fifo:I0|async_fifo:I0|reduce_nor_1035 at LC_X24_Y6_N2
--operation mode is normal

JB1_reduce_nor_1035 = M7_safe_q[2] & !JB1L3002 & M7_safe_q[1] & M7_safe_q[3];


--KB6L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[0]~reg0 at LC_X6_Y12_N9
--operation mode is normal

KB6L1Q = AMPP_FUNCTION(!A1L5, D1L8, LB1_state[4], KB6L2Q, !D1L61, D1_IRSR_ENA);


--KB4L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA|Q[0]~reg0 at LC_X8_Y12_N3
--operation mode is normal

KB4L1Q = AMPP_FUNCTION(!A1L5, altera_internal_jtag, !D1L61, D1L5);


--B1_bypass_reg_out is sld_signaltap:auto_signaltap_0|bypass_reg_out at LC_X12_Y13_N2
--operation mode is normal

B1_bypass_reg_out = AMPP_FUNCTION(!A1L2, altera_internal_jtag, !B1_reset_all, D1L22);


--B1_offload_instr_on is sld_signaltap:auto_signaltap_0|offload_instr_on at LC_X13_Y13_N4
--operation mode is normal

B1_offload_instr_on = AMPP_FUNCTION(A1L8, KB2L3Q, KB2L2Q, KB2L1Q, VCC);


--B1_load_instr_on is sld_signaltap:auto_signaltap_0|load_instr_on at LC_X13_Y13_N3
--operation mode is normal

B1_load_instr_on = AMPP_FUNCTION(A1L8, KB2L3Q, KB2L2Q, KB2L1Q, VCC);


--B1_crc_instr_on is sld_signaltap:auto_signaltap_0|crc_instr_on at LC_X13_Y13_N8
--operation mode is normal

B1_crc_instr_on = AMPP_FUNCTION(A1L8, KB2L3Q, KB2L2Q, KB2L1Q, VCC);


--D1L03 is sld_hub:SLD_HUB_INST|i~568 at LC_X13_Y13_N2
--operation mode is normal

D1L03 = AMPP_FUNCTION(B1_offload_instr_on, B1_bypass_reg_out, B1_load_instr_on, B1_crc_instr_on);


--E1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0] at LC_X9_Y13_N4
--operation mode is normal

E1_WORD_SR[0] = AMPP_FUNCTION(!A1L2, A1L4, E1L5, E1_WORD_SR[1], !E1_clear_signal, U1L1);


--D1L13 is sld_hub:SLD_HUB_INST|i~577 at LC_X13_Y13_N9
--operation mode is normal

D1L13 = AMPP_FUNCTION(B1_load_instr_on, E1_WORD_SR[0], B1_crc_instr_on);

--X1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[0] at LC_X13_Y13_N9
--operation mode is normal

X1_dffs[0]_sload_eqn = X1_dffs[1];
X1_dffs[0] = DFFEA(X1_dffs[0]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at LC_X13_Y12_N9
--operation mode is normal

X2_dffs[0]_lut_out = X2_dffs[1] & (G1_is_max_write_address_ff # !A1L4) # !X2_dffs[1] & G1_is_max_write_address_ff & A1L4;
X2_dffs[0] = DFFEA(X2_dffs[0]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--D1L42 is sld_hub:SLD_HUB_INST|i~125 at LC_X13_Y12_N5
--operation mode is normal

D1L42 = AMPP_FUNCTION(X2_dffs[0], B1_offload_instr_on);


--D1L72 is sld_hub:SLD_HUB_INST|i~167 at LC_X13_Y12_N6
--operation mode is normal

D1L72 = AMPP_FUNCTION(D1L03, D1L42, KB4L1Q, D1L13);


--E2_WORD_SR[0] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LC_X6_Y12_N8
--operation mode is normal

E2_WORD_SR[0] = AMPP_FUNCTION(!A1L5, E2_WORD_SR[1], E2L4, M8_safe_q[4], LB1_state[4], !E2_clear_signal, D1L02);


--D1_HUB_BYPASS_REG is sld_hub:SLD_HUB_INST|HUB_BYPASS_REG at LC_X7_Y11_N2
--operation mode is normal

D1_HUB_BYPASS_REG = AMPP_FUNCTION(!A1L5, D1L32, VCC);


--AB4_points[0][0] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][0] at LC_X8_Y13_N6
--operation mode is normal

AB4_points[0][0]_lut_out = !KB6L2Q & Z2L2 & (D1_jtag_debug_mode_usr0 # D1_jtag_debug_mode_usr1);
AB4_points[0][0] = DFFEA(AB4_points[0][0]_lut_out, !GLOBAL(A1L5), !GLOBAL(D1L61), , D1L62, , );


--D1L82 is sld_hub:SLD_HUB_INST|i~168 at LC_X7_Y12_N6
--operation mode is normal

D1L82 = AMPP_FUNCTION(D1_HUB_BYPASS_REG, AB4_points[0][0], E2_WORD_SR[0]);

--KB5L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA_0|Q[0]~reg0 at LC_X7_Y12_N6
--operation mode is normal

KB5L1Q = AMPP_FUNCTION(!A1L5, altera_internal_jtag, VCC, GND, D1L5);


--D1_jtag_debug_mode_usr1 is sld_hub:SLD_HUB_INST|jtag_debug_mode_usr1 at LC_X5_Y12_N0
--operation mode is normal

D1_jtag_debug_mode_usr1 = AMPP_FUNCTION(!A1L5, X4_dffs[1], D1L83, D1L73, X4_dffs[0], !LB1_state[0], LB1_state[12]);


--LB1_state[8] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[8] at LC_X2_Y12_N8
--operation mode is normal

LB1_state[8] = AMPP_FUNCTION(!A1L5, LB1_reduce_nor_34, LB1_reduce_nor_30, A1L7, VCC);


--LB1_state[3] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[3] at LC_X3_Y12_N6
--operation mode is normal

LB1_state[3] = AMPP_FUNCTION(!A1L5, LB1L21, LB1L8, A1L7, LB1_state[2], VCC);


--LB1_state[4] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[4] at LC_X3_Y13_N9
--operation mode is normal

LB1_state[4] = AMPP_FUNCTION(!A1L5, LB1L51, LB1_reduce_nor_34, A1L7, VCC);


--D1L12 is sld_hub:SLD_HUB_INST|i~38 at LC_X7_Y12_N2
--operation mode is normal

D1L12 = AMPP_FUNCTION(LB1_state[4], LB1_state[3]);


--FB1L24Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~9 at LC_X5_Y13_N5
--operation mode is normal

FB1L24Q_lut_out = !FB1L14Q & A1L33Q;
FB1L24Q = DFFEA(FB1L24Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L57Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~48 at LC_X3_Y15_N4
--operation mode is normal

FB1L57Q_sload_eqn = FB1L47Q;
FB1L57Q = DFFEA(FB1L57Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L37Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~46 at LC_X8_Y15_N9
--operation mode is normal

FB1L37Q_lut_out = FB1L27Q;
FB1L37Q = DFFEA(FB1L37Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L79Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~70 at LC_X7_Y16_N7
--operation mode is normal

FB1L79Q_sload_eqn = FB1L69Q;
FB1L79Q = DFFEA(FB1L79Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--A1L72Q is read_current_state~13 at LC_X22_Y4_N1
--operation mode is normal

A1L72Q_lut_out = A1L62Q;
A1L72Q = DFFEA(A1L72Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--A1L32Q is read_current_state~9 at LC_X22_Y4_N3
--operation mode is normal

A1L32Q_lut_out = JB1L7002 & !A1L22Q # !JB1L7002 & (JB1L8002 & !A1L22Q # !JB1L8002 & A1L32Q);
A1L32Q = DFFEA(A1L32Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L14Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~8 at LC_X5_Y13_N1
--operation mode is normal

FB1L14Q_lut_out = !FB1L801Q & (FB1L14Q # A1L33Q);
FB1L14Q = DFFEA(FB1L14Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--A1L33Q is stim_current_state~10 at LC_X5_Y10_N4
--operation mode is normal

A1L33Q_lut_out = A1L23Q & stim2_i & !stim1_i;
A1L33Q = DFFEA(A1L33Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L34Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~14 at LC_X3_Y15_N6
--operation mode is normal

FB1L34Q_lut_out = FB1L67Q & (!FB1_packet_header3_0[4] # !FB1_packet_header3_0[6]);
FB1L34Q = DFFEA(FB1L34Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L221 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~1 at LC_X5_Y15_N0
--operation mode is normal

FB1L221 = FB1L24Q # FB1L44Q # FB1L34Q;


--KB6L2Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[1]~reg0 at LC_X6_Y12_N4
--operation mode is normal

KB6L2Q = AMPP_FUNCTION(!A1L5, D1L9, KB6L3Q, LB1_state[4], !D1L61, D1_IRSR_ENA);


--S1_status_out[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] at LC_X9_Y12_N4
--operation mode is normal

S1_status_out[0] = AMPP_FUNCTION(clk_i, F1L2, N1L3, S1_status_out[0], !B1_reset_all);


--R1L5Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~reg0 at LC_X9_Y14_N4
--operation mode is normal

R1L5Q = AMPP_FUNCTION(clk_i, R1L3, G1_is_max_write_address_ff, N1L3, !B1_reset_all);


--F1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status[0]~2 at LC_X9_Y12_N9
--operation mode is normal

F1L5 = AMPP_FUNCTION(R1L5Q, S1_status_out[0]);

--X1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[5] at LC_X9_Y12_N9
--operation mode is normal

X1_dffs[5]_sload_eqn = X1_dffs[6];
X1_dffs[5] = DFFEA(X1_dffs[5]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--KB6L4Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[3]~reg0 at LC_X8_Y12_N8
--operation mode is normal

KB6L4Q = AMPP_FUNCTION(!A1L5, N1L3, D1L4, LB1_state[4], D1L31, !D1L61, D1_IRSR_ENA);


--KB6L8Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[7]~reg0 at LC_X8_Y12_N6
--operation mode is normal

KB6L8Q = AMPP_FUNCTION(!A1L5, D1L32, !D1L61, D1_IRSR_ENA);


--AB4_points[0][3] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][3] at LC_X8_Y13_N0
--operation mode is normal

AB4_points[0][3]_lut_out = KB6L2Q & KB6L3Q & Z2L1 & !KB6L4Q;
AB4_points[0][3] = DFFEA(AB4_points[0][3]_lut_out, !GLOBAL(A1L5), !GLOBAL(D1L61), , D1L62, , );


--D1L4 is sld_hub:SLD_HUB_INST|IR_MUX_SEL~2 at LC_X8_Y13_N7
--operation mode is normal

D1L4 = AMPP_FUNCTION(KB6L4Q, KB6L8Q, AB4_points[0][3]);


--D1L8 is sld_hub:SLD_HUB_INST|IRSR_D[0]~39 at LC_X7_Y12_N5
--operation mode is normal

D1L8 = AMPP_FUNCTION(D1L4, KB6L1Q, F1L5);


--LB1_state[1] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[1] at LC_X3_Y13_N6
--operation mode is normal

LB1_state[1] = AMPP_FUNCTION(!A1L5, A1L7, LB1_reduce_nor_20, LB1L52, LB1_reduce_nor_50, VCC);


--D1L61 is sld_hub:SLD_HUB_INST|i~6 at LC_X8_Y13_N3
--operation mode is normal

D1L61 = AMPP_FUNCTION(LB1_state[1]);

--KB7L1Q is sld_hub:SLD_HUB_INST|sld_dffex:RESET|Q[0]~reg0 at LC_X8_Y13_N3
--operation mode is normal

KB7L1Q = AMPP_FUNCTION(!A1L5, AB4_points[0][7], D1_jtag_debug_mode_usr1, GND, D1L71);


--D1_IRSR_ENA is sld_hub:SLD_HUB_INST|IRSR_ENA at LC_X6_Y12_N2
--operation mode is normal

D1_IRSR_ENA = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, LB1_state[3], LB1_state[4]);


--D1_OK_TO_UPDATE_IR_Q is sld_hub:SLD_HUB_INST|OK_TO_UPDATE_IR_Q at LC_X6_Y13_N4
--operation mode is normal

D1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(!A1L5, D1_jtag_debug_mode_usr1, LB1_state[8], VCC, D1L81);


--D1L5 is sld_hub:SLD_HUB_INST|IRF_ENA_ENABLE~14 at LC_X7_Y12_N4
--operation mode is normal

D1L5 = AMPP_FUNCTION(LB1_state[4], D1_jtag_debug_mode_usr1, D1_OK_TO_UPDATE_IR_Q, A1L7);


--B1_reset_instr_on is sld_signaltap:auto_signaltap_0|reset_instr_on at LC_X19_Y13_N4
--operation mode is normal

B1_reset_instr_on = AMPP_FUNCTION(A1L8, KB2L2Q, KB2L1Q, KB2L3Q, VCC);


--B1_reset_all is sld_signaltap:auto_signaltap_0|reset_all at LC_X7_Y13_N8
--operation mode is normal

B1_reset_all = AMPP_FUNCTION(LB1_state[1], B1_reset_instr_on, KB7L1Q);


--D1_jtag_debug_mode is sld_hub:SLD_HUB_INST|jtag_debug_mode at LC_X3_Y11_N2
--operation mode is normal

D1_jtag_debug_mode = AMPP_FUNCTION(!A1L5, D1L23, Z2L1, LB1_state[15], D1_jtag_debug_mode, !LB1_state[0]);


--D1L22 is sld_hub:SLD_HUB_INST|i~41 at LC_X9_Y13_N6
--operation mode is normal

D1L22 = AMPP_FUNCTION(KB1L1Q, KB4L1Q, D1_jtag_debug_mode);


--KB2L3Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[2]~reg0 at LC_X7_Y13_N3
--operation mode is normal

KB2L3Q = AMPP_FUNCTION(!A1L5, KB3L3Q, KB6L3Q, KB1L1Q, !D1L61, D1L7);


--KB2L2Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[1]~reg0 at LC_X7_Y13_N1
--operation mode is normal

KB2L2Q = AMPP_FUNCTION(!A1L5, KB1L1Q, KB6L2Q, KB3L2Q, !D1L61, D1L7);


--KB2L1Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[0]~reg0 at LC_X7_Y13_N4
--operation mode is normal

KB2L1Q = AMPP_FUNCTION(!A1L5, KB6L1Q, KB1L1Q, KB3L1Q, !D1L61, D1L7);


--X1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[1] at LC_X13_Y13_N7
--operation mode is normal

X1_dffs[1]_sload_eqn = X1_dffs[2];
X1_dffs[1] = DFFEA(X1_dffs[1]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--U1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|trigger_setup_ena at LC_X13_Y13_N5
--operation mode is normal

U1_trigger_setup_ena = AMPP_FUNCTION(B1_load_instr_on, A1L4, D1_jtag_debug_mode_usr1, D1L22);


--E1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1] at LC_X9_Y13_N9
--operation mode is normal

E1_WORD_SR[1] = AMPP_FUNCTION(!A1L2, A1L4, E1L4, E1_WORD_SR[2], !E1_clear_signal, U1L1);


--E1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux_15_rtl_662_rtl_670~0 at LC_X9_Y11_N8
--operation mode is normal

E1L5 = AMPP_FUNCTION(M1_safe_q[3], M1_safe_q[0], M1_safe_q[2], M1_safe_q[1]);


--E1_clear_signal is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal at LC_X9_Y13_N3
--operation mode is normal

E1_clear_signal = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, A1L8);


--U1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|i~11 at LC_X9_Y13_N8
--operation mode is normal

U1L1 = AMPP_FUNCTION(KB1L1Q, KB4L1Q, D1_jtag_debug_mode_usr1, D1_jtag_debug_mode);


--G1_is_max_write_address_ff is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff at LC_X13_Y12_N7
--operation mode is normal

G1_is_max_write_address_ff = AMPP_FUNCTION(clk_i, !B1_reset_all, M3_cout);


--X2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at LC_X12_Y11_N5
--operation mode is normal

X2_dffs[1]_lut_out = M3_safe_q[0] & (A1L4 # X2_dffs[2]) # !M3_safe_q[0] & !A1L4 & X2_dffs[2];
X2_dffs[1] = DFFEA(X2_dffs[1]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--E2_WORD_SR[1] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LC_X6_Y12_N7
--operation mode is normal

E2_WORD_SR[1] = AMPP_FUNCTION(!A1L5, E2L3, M8_safe_q[4], E2_WORD_SR[2], LB1_state[4], !E2_clear_signal, D1L02);


--E2L4 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_16_rtl_693_rtl_701_rtl_714~0 at LC_X6_Y11_N2
--operation mode is normal

E2L4 = AMPP_FUNCTION(M8_safe_q[2], M8_safe_q[1], M8_safe_q[0], M8_safe_q[3]);


--E2_clear_signal is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|clear_signal at LC_X6_Y13_N1
--operation mode is normal

E2_clear_signal = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, LB1_state[8]);


--D1_jtag_debug_mode_usr0 is sld_hub:SLD_HUB_INST|jtag_debug_mode_usr0 at LC_X5_Y12_N3
--operation mode is normal

D1_jtag_debug_mode_usr0 = AMPP_FUNCTION(!A1L5, X4_dffs[1], D1L83, D1L73, X4_dffs[0], !LB1_state[0], LB1_state[12]);


--D1L02 is sld_hub:SLD_HUB_INST|i~32 at LC_X6_Y12_N5
--operation mode is normal

D1L02 = AMPP_FUNCTION(D1_jtag_debug_mode_usr0, LB1_state[3], LB1_state[4]);


--D1L32 is sld_hub:SLD_HUB_INST|i~44 at LC_X8_Y12_N5
--operation mode is normal

D1L32 = AMPP_FUNCTION(LB1_state[4], altera_internal_jtag);


--KB6L3Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[2]~reg0 at LC_X8_Y12_N1
--operation mode is normal

KB6L3Q = AMPP_FUNCTION(!A1L5, KB6L4Q, D1L11, LB1_state[4], D1L01, !D1L61, D1_IRSR_ENA);


--Z2L2 is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|declut:decoder|anode[0][3]~146 at LC_X8_Y13_N9
--operation mode is normal

Z2L2 = !KB6L4Q & !KB6L3Q;


--D1L52 is sld_hub:SLD_HUB_INST|i~130 at LC_X6_Y13_N9
--operation mode is normal

D1L52 = AMPP_FUNCTION(LB1_state[3], D1_jtag_debug_mode_usr0, D1_jtag_debug_mode_usr1, LB1_state[4]);


--D1L62 is sld_hub:SLD_HUB_INST|i~136 at LC_X6_Y13_N2
--operation mode is normal

D1L62 = AMPP_FUNCTION(altera_internal_jtag, A1L7, D1L52);


--X4_dffs[0] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[0] at LC_X5_Y12_N9
--operation mode is normal

X4_dffs[0]_lut_out = X4_dffs[1];
X4_dffs[0] = DFFEA(X4_dffs[0]_lut_out, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--X4_dffs[7] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[7] at LC_X5_Y12_N5
--operation mode is normal

X4_dffs[7]_sload_eqn = X4_dffs[8];
X4_dffs[7] = DFFEA(X4_dffs[7]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--X4_dffs[8] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[8] at LC_X5_Y11_N2
--operation mode is normal

X4_dffs[8]_sload_eqn = X4_dffs[9];
X4_dffs[8] = DFFEA(X4_dffs[8]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--X4_dffs[9] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[9] at LC_X5_Y11_N1
--operation mode is normal

X4_dffs[9]_lut_out = !altera_internal_jtag;
X4_dffs[9] = DFFEA(X4_dffs[9]_lut_out, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--D1L73 is sld_hub:SLD_HUB_INST|reduce_nor_13~27 at LC_X5_Y12_N7
--operation mode is normal

D1L73 = AMPP_FUNCTION(X4_dffs[8], X4_dffs[7], X4_dffs[9]);

--X4_dffs[6] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[6] at LC_X5_Y12_N7
--operation mode is normal

X4_dffs[6]_sload_eqn = X4_dffs[7];
X4_dffs[6] = DFFEA(X4_dffs[6]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--X4_dffs[3] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[3] at LC_X5_Y12_N1
--operation mode is normal

X4_dffs[3]_lut_out = X4_dffs[4];
X4_dffs[3] = DFFEA(X4_dffs[3]_lut_out, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--X4_dffs[4] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[4] at LC_X5_Y12_N8
--operation mode is normal

X4_dffs[4]_lut_out = X4_dffs[5];
X4_dffs[4] = DFFEA(X4_dffs[4]_lut_out, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--X4_dffs[5] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[5] at LC_X5_Y12_N4
--operation mode is normal

X4_dffs[5]_sload_eqn = X4_dffs[6];
X4_dffs[5] = DFFEA(X4_dffs[5]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--D1L83 is sld_hub:SLD_HUB_INST|reduce_nor_13~32 at LC_X5_Y12_N6
--operation mode is normal

D1L83 = AMPP_FUNCTION(X4_dffs[4], X4_dffs[3], X4_dffs[5]);

--X4_dffs[2] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[2] at LC_X5_Y12_N6
--operation mode is normal

X4_dffs[2]_sload_eqn = X4_dffs[3];
X4_dffs[2] = DFFEA(X4_dffs[2]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--X4_dffs[1] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[1] at LC_X5_Y12_N2
--operation mode is normal

X4_dffs[1]_sload_eqn = X4_dffs[2];
X4_dffs[1] = DFFEA(X4_dffs[1]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(LB1_state[0]), , LB1_state[11], , );


--LB1_state[0] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[0] at LC_X2_Y13_N5
--operation mode is normal

LB1_state[0] = AMPP_FUNCTION(!A1L5, LB1L84, LB1L82, LB1L72, LB1L92, VCC);


--LB1_state[12] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[12] at LC_X2_Y14_N8
--operation mode is normal

LB1_state[12] = AMPP_FUNCTION(!A1L5, LB1L04, LB1L73, LB1_reduce_nor_40, A1L7, VCC);


--LB1_state[15] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[15] at LC_X2_Y14_N5
--operation mode is normal

LB1_state[15] = AMPP_FUNCTION(!A1L5, A1L7, LB1L93, LB1_reduce_nor_44, LB1L54, VCC);


--LB1L9 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~63 at LC_X3_Y12_N2
--operation mode is normal

LB1L9 = AMPP_FUNCTION(LB1_state[12], LB1_state[3], LB1_state[4], LB1_state[8]);


--LB1_state[7] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[7] at LC_X1_Y13_N3
--operation mode is normal

LB1_state[7] = AMPP_FUNCTION(!A1L5, LB1_state[6], LB1L42, LB1_state[9], A1L7, VCC);


--LB1L12 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30~36 at LC_X1_Y13_N7
--operation mode is normal

LB1L12 = AMPP_FUNCTION(LB1_state[7], LB1_state[0]);


--LB1_state[2] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[2] at LC_X2_Y13_N6
--operation mode is normal

LB1_state[2] = AMPP_FUNCTION(!A1L5, A1L7, LB1L02, LB1L52, LB1L74, VCC);


--LB1L02 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30~35 at LC_X3_Y12_N5
--operation mode is normal

LB1L02 = AMPP_FUNCTION(LB1L9, LB1L12, LB1_state[1], LB1_state[2]);


--LB1_state[11] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[11] at LC_X2_Y14_N1
--operation mode is normal

LB1_state[11] = AMPP_FUNCTION(!A1L5, LB1L54, LB1L93, LB1L83, A1L7, VCC);


--LB1_state[13] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[13] at LC_X2_Y14_N0
--operation mode is normal

LB1_state[13] = AMPP_FUNCTION(!A1L5, LB1L34, LB1L73, LB1_reduce_nor_44, A1L7, VCC);


--LB1_state[14] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[14] at LC_X1_Y13_N0
--operation mode is normal

LB1_state[14] = AMPP_FUNCTION(!A1L5, LB1L34, LB1_state[14], LB1L93, A1L7, VCC);


--LB1_state[10] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[10] at LC_X1_Y13_N8
--operation mode is normal

LB1_state[10] = AMPP_FUNCTION(!A1L5, LB1_state[6], LB1L42, LB1_state[9], A1L7, VCC);


--LB1L4 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~20 at LC_X1_Y13_N5
--operation mode is normal

LB1L4 = AMPP_FUNCTION(LB1_state[10], LB1_state[14], LB1_state[13], LB1_state[11]);


--LB1_state[6] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[6] at LC_X2_Y12_N3
--operation mode is normal

LB1_state[6] = AMPP_FUNCTION(!A1L5, LB1_reduce_nor_32, A1L7, LB1_reduce_nor_30, VCC);


--LB1_state[9] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[9] at LC_X3_Y12_N1
--operation mode is normal

LB1_state[9] = AMPP_FUNCTION(!A1L5, LB1L21, LB1L8, A1L7, LB1_state[2], VCC);


--LB1L3 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~17 at LC_X2_Y12_N1
--operation mode is normal

LB1L3 = AMPP_FUNCTION(LB1_state[9], LB1_state[6], LB1L4);


--LB1_state[5] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[5] at LC_X3_Y13_N3
--operation mode is normal

LB1_state[5] = AMPP_FUNCTION(!A1L5, LB1_reduce_nor_28, LB1L31, LB1L61, A1L7, VCC);


--LB1_reduce_nor_30 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30 at LC_X2_Y12_N9
--operation mode is normal

LB1_reduce_nor_30 = AMPP_FUNCTION(LB1_state[5], LB1_state[15], LB1L3, LB1L02);


--LB1L6 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~33 at LC_X3_Y14_N2
--operation mode is normal

LB1L6 = AMPP_FUNCTION(LB1_state[5], LB1_state[15]);


--LB1L2 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~16 at LC_X3_Y12_N9
--operation mode is normal

LB1L2 = AMPP_FUNCTION(LB1L9, LB1_state[2], LB1_state[1], LB1L6);


--LB1_reduce_nor_34 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_34 at LC_X2_Y13_N3
--operation mode is normal

LB1_reduce_nor_34 = AMPP_FUNCTION(LB1L3, LB1_state[0], LB1_state[7], LB1L2);


--LB1L41 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~37 at LC_X3_Y13_N4
--operation mode is normal

LB1L41 = AMPP_FUNCTION(LB1_state[12], LB1_state[8]);


--LB1L21 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_24~13 at LC_X3_Y12_N8
--operation mode is normal

LB1L21 = AMPP_FUNCTION(LB1L41, LB1_state[4], LB1_state[1], LB1_state[3]);


--LB1L5 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~21 at LC_X1_Y12_N2
--operation mode is normal

LB1L5 = AMPP_FUNCTION(LB1_state[9], LB1_state[6]);


--LB1L01 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~73 at LC_X2_Y13_N0
--operation mode is normal

LB1L01 = AMPP_FUNCTION(LB1_state[7], LB1_state[0], LB1_state[5]);


--LB1L8 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~62 at LC_X2_Y13_N1
--operation mode is normal

LB1L8 = AMPP_FUNCTION(LB1L4, LB1_state[15], LB1L5, LB1L01);


--LB1L81 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_28~22 at LC_X5_Y13_N2
--operation mode is normal

LB1L81 = AMPP_FUNCTION(LB1_state[3], LB1_state[4], LB1_state[12], LB1_state[8]);


--LB1_reduce_nor_28 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_28 at LC_X3_Y13_N8
--operation mode is normal

LB1_reduce_nor_28 = AMPP_FUNCTION(LB1L81, LB1_state[1], LB1L8, LB1_state[2]);


--LB1L31 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~35 at LC_X3_Y13_N0
--operation mode is normal

LB1L31 = AMPP_FUNCTION(LB1L8, LB1_state[1], LB1_state[4], LB1_state[2]);


--LB1L51 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~38 at LC_X3_Y13_N5
--operation mode is normal

LB1L51 = AMPP_FUNCTION(LB1L41, LB1L31, LB1_state[3], LB1_reduce_nor_28);


--A1L22Q is read_current_state~8 at LC_X22_Y4_N7
--operation mode is normal

A1L22Q_lut_out = JB1L7002 # JB1L8002 # A1L22Q & !A1L42Q;
A1L22Q = DFFEA(A1L22Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1_reduce_or_1099 is tx_reply:DUT|reply_translator:I1|reduce_or_1099 at LC_X6_Y16_N0
--operation mode is normal

FB1_reduce_or_1099 = FB1L58Q # FB1L77Q # FB1L39Q # !FB1L14Q;


--A1L23Q is stim_current_state~9 at LC_X5_Y10_N6
--operation mode is normal

A1L23Q_lut_out = stim2_i & A1L23Q & stim1_i # !stim2_i & (A1L23Q # !A1L13Q & stim1_i);
A1L23Q = DFFEA(A1L23Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L341 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~97 at LC_X7_Y17_N8
--operation mode is normal

FB1L69Q_qfbk = FB1L69Q;
FB1L341 = !FB1L26Q & !FB1L08Q & !FB1L69Q_qfbk & !FB1L88Q;

--FB1L69Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~69 at LC_X7_Y17_N8
--operation mode is normal

FB1L69Q_sload_eqn = FB1L59Q;
FB1L69Q = DFFEA(FB1L69Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L441 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~101 at LC_X7_Y17_N2
--operation mode is normal

FB1L29Q_qfbk = FB1L29Q;
FB1L441 = !FB1L46Q & !FB1L09Q & !FB1L29Q_qfbk & !FB1L48Q;

--FB1L29Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~65 at LC_X7_Y17_N2
--operation mode is normal

FB1L29Q_sload_eqn = FB1L19Q;
FB1L29Q = DFFEA(FB1L29Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L941 is tx_reply:DUT|reply_translator:I1|reduce_or_1793~229 at LC_X7_Y17_N3
--operation mode is normal

FB1L941 = FB1L141 & FB1L341 & FB1L731 & FB1L441;


--FB1L521 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~98 at LC_X8_Y17_N4
--operation mode is normal

FB1L19Q_qfbk = FB1L19Q;
FB1L521 = !FB1L38Q & !FB1L98Q & !FB1L19Q_qfbk & !FB1L78Q;

--FB1L19Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~64 at LC_X8_Y17_N4
--operation mode is normal

FB1L19Q_sload_eqn = FB1L09Q;
FB1L19Q = DFFEA(FB1L19Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L621 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~105 at LC_X5_Y17_N8
--operation mode is normal

FB1L16Q_qfbk = FB1L16Q;
FB1L621 = !FB1L701Q & !FB1L301Q & !FB1L16Q_qfbk & !FB1L36Q;

--FB1L16Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~34 at LC_X5_Y17_N8
--operation mode is normal

FB1L16Q_sload_eqn = FB1L06Q;
FB1L16Q = DFFEA(FB1L16Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L031 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~214 at LC_X7_Y17_N1
--operation mode is normal

FB1L031 = FB1L931 & FB1L621 & FB1L521 & FB1L321;


--FB1L721 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~122 at LC_X3_Y16_N5
--operation mode is normal

FB1L97Q_qfbk = FB1L97Q;
FB1L721 = !FB1L101Q & !FB1L18Q & !FB1L97Q_qfbk & !FB1L501Q;

--FB1L97Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~52 at LC_X3_Y16_N5
--operation mode is normal

FB1L97Q_sload_eqn = FB1L87Q;
FB1L97Q = DFFEA(FB1L97Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L821 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~143 at LC_X7_Y16_N8
--operation mode is normal

FB1L17Q_qfbk = FB1L17Q;
FB1L821 = !FB1L56Q & !FB1L96Q & !FB1L17Q_qfbk & !FB1L76Q;

--FB1L17Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~44 at LC_X7_Y16_N8
--operation mode is normal

FB1L17Q_sload_eqn = FB1L07Q;
FB1L17Q = DFFEA(FB1L17Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L921 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~168 at LC_X7_Y15_N0
--operation mode is normal

FB1L99Q_qfbk = FB1L99Q;
FB1L921 = !FB1L79Q & !FB1L37Q & !FB1L99Q_qfbk & !FB1L57Q;

--FB1L99Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~72 at LC_X7_Y15_N0
--operation mode is normal

FB1L99Q_sload_eqn = FB1L89Q;
FB1L99Q = DFFEA(FB1L99Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L131 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~219 at LC_X7_Y16_N4
--operation mode is normal

FB1L59Q_qfbk = FB1L59Q;
FB1L131 = FB1L821 & FB1L921 & !FB1L59Q_qfbk & FB1L721;

--FB1L59Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~68 at LC_X7_Y16_N4
--operation mode is normal

FB1L59Q_sload_eqn = FB1L49Q;
FB1L59Q = DFFEA(FB1L59Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L231 is tx_reply:DUT|reply_translator:I1|reduce_or_1035~232 at LC_X7_Y17_N4
--operation mode is normal

FB1L231 = FB1L941 & FB1L051 & FB1L031 & FB1L131;


--FB1L431 is tx_reply:DUT|reply_translator:I1|reduce_or_1099~9 at LC_X6_Y15_N9
--operation mode is normal

FB1L431 = !FB1L77Q & !FB1L58Q & !FB1L39Q;


--FB1_reduce_or_1294 is tx_reply:DUT|reply_translator:I1|reduce_or_1294 at LC_X6_Y15_N0
--operation mode is normal

FB1L44Q_qfbk = FB1L44Q;
FB1_reduce_or_1294 = FB1L34Q # FB1L44Q_qfbk # !FB1L431 # !FB1L231;

--FB1L44Q is tx_reply:DUT|reply_translator:I1|fibre_current_state~15 at LC_X6_Y15_N0
--operation mode is normal

FB1L44Q_sload_eqn = FB1L34Q;
FB1L44Q = DFFEA(FB1L44Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L232 is tx_reply:DUT|reply_translator:I1|Select_1499_rtl_117~3 at LC_X3_Y17_N7
--operation mode is normal

FB1L232 = LCELL(FB1L24Q # FB1L232 & FB1_reduce_or_1294);


--FB1L832 is tx_reply:DUT|reply_translator:I1|Select_1525_rtl_116~3 at LC_X3_Y16_N7
--operation mode is normal

FB1L832 = LCELL(FB1L24Q # FB1L832 & FB1_reduce_or_1294);

--FB1_packet_header3_0[6] is tx_reply:DUT|reply_translator:I1|packet_header3_0[6] at LC_X3_Y16_N7
--operation mode is normal

FB1_packet_header3_0[6] = DFFEA(FB1L832, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L022 is tx_reply:DUT|reply_translator:I1|Select_1295_rtl_110~3 at LC_X3_Y15_N7
--operation mode is normal

FB1L022 = LCELL(FB1L24Q # FB1L022 & FB1_reduce_or_1294);

--FB1_reply_word1_0[6] is tx_reply:DUT|reply_translator:I1|reply_word1_0[6] at LC_X3_Y15_N7
--operation mode is normal

FB1_reply_word1_0[6] = DFFEA(FB1L022, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L412 is tx_reply:DUT|reply_translator:I1|Select_1269_rtl_111~3 at LC_X5_Y16_N3
--operation mode is normal

FB1L412 = LCELL(FB1L24Q # FB1L412 & FB1_reduce_or_1294);

--FB1_reply_word1_1[6] is tx_reply:DUT|reply_translator:I1|reply_word1_1[6] at LC_X5_Y16_N3
--operation mode is normal

FB1_reply_word1_1[6] = DFFEA(FB1L412, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L032 is tx_reply:DUT|reply_translator:I1|Select_1478_rtl_104~3 at LC_X6_Y15_N1
--operation mode is normal

FB1L032 = LCELL(FB1L24Q # FB1L032 & FB1_reduce_or_1294);


--FB1L822 is tx_reply:DUT|reply_translator:I1|Select_1454_rtl_105~3 at LC_X6_Y15_N5
--operation mode is normal

FB1L822 = LCELL(FB1L24Q # FB1L822 & FB1_reduce_or_1294);


--FB1L432 is tx_reply:DUT|reply_translator:I1|Select_1506_rtl_95~3 at LC_X3_Y17_N3
--operation mode is normal

FB1L432 = LCELL(FB1L24Q # FB1L432 & FB1_reduce_or_1294);


--FB1L042 is tx_reply:DUT|reply_translator:I1|Select_1532_rtl_94~3 at LC_X3_Y16_N9
--operation mode is normal

FB1L042 = LCELL(FB1L24Q # FB1L042 & FB1_reduce_or_1294);

--FB1_packet_header3_0[4] is tx_reply:DUT|reply_translator:I1|packet_header3_0[4] at LC_X3_Y16_N9
--operation mode is normal

FB1_packet_header3_0[4] = DFFEA(FB1L042, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L222 is tx_reply:DUT|reply_translator:I1|Select_1302_rtl_89~3 at LC_X3_Y15_N3
--operation mode is normal

FB1L222 = LCELL(FB1L24Q # FB1L222 & FB1_reduce_or_1294);

--FB1_reply_word1_0[4] is tx_reply:DUT|reply_translator:I1|reply_word1_0[4] at LC_X3_Y15_N3
--operation mode is normal

FB1_reply_word1_0[4] = DFFEA(FB1L222, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L612 is tx_reply:DUT|reply_translator:I1|Select_1282_rtl_69~3 at LC_X6_Y16_N1
--operation mode is normal

FB1L612 = LCELL(FB1L24Q # FB1L612 & FB1_reduce_or_1294);

--FB1_reply_word1_1[2] is tx_reply:DUT|reply_translator:I1|reply_word1_1[2] at LC_X6_Y16_N1
--operation mode is normal

FB1_reply_word1_1[2] = DFFEA(FB1L612, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L212 is tx_reply:DUT|reply_translator:I1|Select_1257_rtl_75_rtl_225~3 at LC_X7_Y16_N5
--operation mode is normal

FB1L212 = LCELL(FB1L24Q # FB1L212 & FB1_reduce_or_1294);


--FB1L422 is tx_reply:DUT|reply_translator:I1|Select_1312_rtl_58~3 at LC_X5_Y17_N2
--operation mode is normal

FB1L422 = LCELL(FB1L24Q # FB1_reduce_or_1294 & FB1L422);

--FB1_reply_word1_0[1] is tx_reply:DUT|reply_translator:I1|reply_word1_0[1] at LC_X5_Y17_N2
--operation mode is normal

FB1_reply_word1_0[1] = DFFEA(FB1L422, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--FB1L632 is tx_reply:DUT|reply_translator:I1|Select_1516_rtl_64~3 at LC_X5_Y17_N7
--operation mode is normal

FB1L632 = LCELL(FB1L24Q # FB1_reduce_or_1294 & FB1L632);


--FB1L622 is tx_reply:DUT|reply_translator:I1|Select_1445_rtl_49~3 at LC_X7_Y15_N7
--operation mode is normal

FB1L622 = LCELL(FB1L24Q # FB1L622 & (!FB1L431 # !FB1L231));

--FB1_wordN_0[0] is tx_reply:DUT|reply_translator:I1|wordN_0[0] at LC_X7_Y15_N7
--operation mode is normal

FB1_wordN_0[0] = DFFEA(FB1L622, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L221, , );


--FB1L812 is tx_reply:DUT|reply_translator:I1|Select_1289_rtl_48~3 at LC_X5_Y17_N6
--operation mode is normal

FB1L812 = LCELL(FB1L24Q # FB1_reduce_or_1294 & FB1L812);

--FB1_reply_word1_1[0] is tx_reply:DUT|reply_translator:I1|reply_word1_1[0] at LC_X5_Y17_N6
--operation mode is normal

FB1_reply_word1_1[0] = DFFEA(FB1L812, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1L24Q, , );


--G1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~5 at LC_X9_Y12_N3
--operation mode is normal

G1L2 = AMPP_FUNCTION(R1L1Q, X1_dffs[5]);

--S1_status_out[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1] at LC_X9_Y12_N3
--operation mode is normal

S1_status_out[1] = AMPP_FUNCTION(clk_i, F1L2, !B1_reset_all, GND);


--D1L9 is sld_hub:SLD_HUB_INST|IRSR_D[1]~72 at LC_X7_Y12_N9
--operation mode is normal

D1L9 = AMPP_FUNCTION(D1L4, G1L2, KB6L2Q);


--B1_run_instr_on is sld_signaltap:auto_signaltap_0|run_instr_on at LC_X19_Y13_N2
--operation mode is normal

B1_run_instr_on = AMPP_FUNCTION(A1L8, KB2L2Q, KB2L1Q, KB2L3Q, VCC);


--F1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~63 at LC_X9_Y12_N5
--operation mode is normal

F1L2 = AMPP_FUNCTION(G1_is_max_write_address_ff, B1_run_instr_on, M3_cout);


--W3_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|regoutff at LC_X13_Y23_N9
--operation mode is normal

W3_regoutff = AMPP_FUNCTION(clk_i, W3L2, W3L3, X1_dffs[25], !F1_trig_mod_reset_n, N1L1);


--W2_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|regoutff at LC_X13_Y23_N8
--operation mode is normal

W2_regoutff = AMPP_FUNCTION(clk_i, W2L3, X1_dffs[22], W2L2, !F1_trig_mod_reset_n, N1L1);


--W1_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|regoutff at LC_X13_Y23_N5
--operation mode is normal

W1_regoutff = AMPP_FUNCTION(clk_i, W1L2, W1L3, X1_dffs[19], !F1_trig_mod_reset_n, N1L1);


--W672_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_275_sm1|regoutff at LC_X9_Y21_N9
--operation mode is normal

W672_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[844], W672L2, W672L3, !F1_trig_mod_reset_n, N1L1);


--T1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1384 at LC_X13_Y23_N6
--operation mode is normal

T1L1 = AMPP_FUNCTION(W2_regoutff, W1_regoutff, W672_regoutff, W3_regoutff);


--W7_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|regoutff at LC_X13_Y27_N8
--operation mode is normal

W7_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[37], W7L2, W7L3, !F1_trig_mod_reset_n, N1L1);


--W6_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|regoutff at LC_X13_Y27_N9
--operation mode is normal

W6_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[34], W6L3, W6L2, !F1_trig_mod_reset_n, N1L1);


--W5_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|regoutff at LC_X14_Y25_N6
--operation mode is normal

W5_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[31], W5L3, W5L2, !F1_trig_mod_reset_n, N1L1);


--W4_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|regoutff at LC_X13_Y23_N2
--operation mode is normal

W4_regoutff = AMPP_FUNCTION(clk_i, W4L3, X1_dffs[28], W4L2, !F1_trig_mod_reset_n, N1L1);


--T1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1389 at LC_X13_Y25_N5
--operation mode is normal

T1L2 = AMPP_FUNCTION(W6_regoutff, W4_regoutff, W5_regoutff, W7_regoutff);


--W11_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|regoutff at LC_X14_Y25_N5
--operation mode is normal

W11_regoutff = AMPP_FUNCTION(clk_i, W11L3, W11L2, X1_dffs[49], !F1_trig_mod_reset_n, N1L1);


--W01_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|regoutff at LC_X13_Y25_N8
--operation mode is normal

W01_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[46], W01L2, W01L3, !F1_trig_mod_reset_n, N1L1);


--W9_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|regoutff at LC_X12_Y25_N4
--operation mode is normal

W9_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[43], W9L3, W9L2, !F1_trig_mod_reset_n, N1L1);


--W8_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|regoutff at LC_X12_Y27_N6
--operation mode is normal

W8_regoutff = AMPP_FUNCTION(clk_i, W8L3, X1_dffs[40], W8L2, !F1_trig_mod_reset_n, N1L1);


--T1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1398 at LC_X13_Y25_N6
--operation mode is normal

T1L3 = AMPP_FUNCTION(W11_regoutff, W9_regoutff, W8_regoutff, W01_regoutff);


--W51_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|regoutff at LC_X13_Y24_N0
--operation mode is normal

W51_regoutff = AMPP_FUNCTION(clk_i, W51L2, X1_dffs[61], W51L3, !F1_trig_mod_reset_n, N1L1);


--W41_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|regoutff at LC_X13_Y24_N7
--operation mode is normal

W41_regoutff = AMPP_FUNCTION(clk_i, W41L2, W41L3, X1_dffs[58], !F1_trig_mod_reset_n, N1L1);


--W31_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|regoutff at LC_X13_Y24_N2
--operation mode is normal

W31_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[55], W31L3, W31L2, !F1_trig_mod_reset_n, N1L1);


--W21_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|regoutff at LC_X14_Y24_N9
--operation mode is normal

W21_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[52], W21L3, W21L2, !F1_trig_mod_reset_n, N1L1);


--T1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1411 at LC_X13_Y24_N8
--operation mode is normal

T1L4 = AMPP_FUNCTION(W31_regoutff, W51_regoutff, W41_regoutff, W21_regoutff);


--T1L07 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11251 at LC_X13_Y23_N7
--operation mode is normal

T1L07 = AMPP_FUNCTION(T1L4, T1L3, T1L2, T1L1);


--W91_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|regoutff at LC_X6_Y24_N2
--operation mode is normal

W91_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[73], W91L2, W91L3, !F1_trig_mod_reset_n, N1L1);


--W81_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|regoutff at LC_X8_Y25_N9
--operation mode is normal

W81_regoutff = AMPP_FUNCTION(clk_i, W81L3, X1_dffs[70], W81L2, !F1_trig_mod_reset_n, N1L1);


--W71_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|regoutff at LC_X8_Y25_N4
--operation mode is normal

W71_regoutff = AMPP_FUNCTION(clk_i, W71L2, W71L3, X1_dffs[67], !F1_trig_mod_reset_n, N1L1);


--W61_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|regoutff at LC_X9_Y26_N2
--operation mode is normal

W61_regoutff = AMPP_FUNCTION(clk_i, W61L3, X1_dffs[64], W61L2, !F1_trig_mod_reset_n, N1L1);


--T1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1428 at LC_X8_Y24_N5
--operation mode is normal

T1L5 = AMPP_FUNCTION(W61_regoutff, W71_regoutff, W81_regoutff, W91_regoutff);


--W32_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|regoutff at LC_X8_Y25_N6
--operation mode is normal

W32_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[85], W32L3, W32L2, !F1_trig_mod_reset_n, N1L1);


--W22_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|regoutff at LC_X9_Y23_N5
--operation mode is normal

W22_regoutff = AMPP_FUNCTION(clk_i, W22L3, W22L2, X1_dffs[82], !F1_trig_mod_reset_n, N1L1);


--W12_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|regoutff at LC_X9_Y23_N8
--operation mode is normal

W12_regoutff = AMPP_FUNCTION(clk_i, W12L2, W12L3, X1_dffs[79], !F1_trig_mod_reset_n, N1L1);


--W02_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|regoutff at LC_X8_Y23_N8
--operation mode is normal

W02_regoutff = AMPP_FUNCTION(clk_i, W02L3, X1_dffs[76], W02L2, !F1_trig_mod_reset_n, N1L1);


--T1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1449 at LC_X8_Y23_N2
--operation mode is normal

T1L6 = AMPP_FUNCTION(W22_regoutff, W32_regoutff, W12_regoutff, W02_regoutff);


--W72_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|regoutff at LC_X8_Y10_N4
--operation mode is normal

W72_regoutff = AMPP_FUNCTION(clk_i, W72L3, W72L2, X1_dffs[97], !F1_trig_mod_reset_n, N1L1);


--W62_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|regoutff at LC_X7_Y10_N3
--operation mode is normal

W62_regoutff = AMPP_FUNCTION(clk_i, W62L2, W62L3, X1_dffs[94], !F1_trig_mod_reset_n, N1L1);


--W52_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|regoutff at LC_X8_Y10_N5
--operation mode is normal

W52_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[91], W52L3, W52L2, !F1_trig_mod_reset_n, N1L1);


--W42_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|regoutff at LC_X7_Y23_N0
--operation mode is normal

W42_regoutff = AMPP_FUNCTION(clk_i, W42L2, W42L3, X1_dffs[88], !F1_trig_mod_reset_n, N1L1);


--T1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1474 at LC_X8_Y10_N0
--operation mode is normal

T1L7 = AMPP_FUNCTION(W72_regoutff, W52_regoutff, W62_regoutff, W42_regoutff);


--W13_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|regoutff at LC_X9_Y7_N6
--operation mode is normal

W13_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[109], W13L2, W13L3, !F1_trig_mod_reset_n, N1L1);


--W03_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|regoutff at LC_X8_Y8_N4
--operation mode is normal

W03_regoutff = AMPP_FUNCTION(clk_i, W03L3, W03L2, X1_dffs[106], !F1_trig_mod_reset_n, N1L1);


--W92_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|regoutff at LC_X8_Y8_N6
--operation mode is normal

W92_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[103], W92L3, W92L2, !F1_trig_mod_reset_n, N1L1);


--W82_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|regoutff at LC_X7_Y8_N9
--operation mode is normal

W82_regoutff = AMPP_FUNCTION(clk_i, W82L2, W82L3, X1_dffs[100], !F1_trig_mod_reset_n, N1L1);


--T1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1503 at LC_X8_Y8_N8
--operation mode is normal

T1L8 = AMPP_FUNCTION(W13_regoutff, W92_regoutff, W82_regoutff, W03_regoutff);


--T1L17 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11256 at LC_X8_Y16_N9
--operation mode is normal

T1L17 = AMPP_FUNCTION(T1L7, T1L5, T1L8, T1L6);


--W53_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|regoutff at LC_X13_Y8_N2
--operation mode is normal

W53_regoutff = AMPP_FUNCTION(clk_i, W53L2, X1_dffs[121], W53L3, !F1_trig_mod_reset_n, N1L1);


--W43_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|regoutff at LC_X12_Y4_N6
--operation mode is normal

W43_regoutff = AMPP_FUNCTION(clk_i, W43L3, W43L2, X1_dffs[118], !F1_trig_mod_reset_n, N1L1);


--W33_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|regoutff at LC_X13_Y5_N6
--operation mode is normal

W33_regoutff = AMPP_FUNCTION(clk_i, W33L3, X1_dffs[115], W33L2, !F1_trig_mod_reset_n, N1L1);


--W23_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|regoutff at LC_X12_Y6_N5
--operation mode is normal

W23_regoutff = AMPP_FUNCTION(clk_i, W23L2, X1_dffs[112], W23L3, !F1_trig_mod_reset_n, N1L1);


--T1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1536 at LC_X13_Y5_N3
--operation mode is normal

T1L9 = AMPP_FUNCTION(W53_regoutff, W43_regoutff, W23_regoutff, W33_regoutff);


--W93_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|regoutff at LC_X17_Y6_N6
--operation mode is normal

W93_regoutff = AMPP_FUNCTION(clk_i, W93L3, X1_dffs[133], W93L2, !F1_trig_mod_reset_n, N1L1);


--W83_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|regoutff at LC_X18_Y4_N5
--operation mode is normal

W83_regoutff = AMPP_FUNCTION(clk_i, W83L3, X1_dffs[130], W83L2, !F1_trig_mod_reset_n, N1L1);


--W73_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|regoutff at LC_X17_Y4_N5
--operation mode is normal

W73_regoutff = AMPP_FUNCTION(clk_i, W73L2, W73L3, X1_dffs[127], !F1_trig_mod_reset_n, N1L1);


--W63_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|regoutff at LC_X13_Y5_N1
--operation mode is normal

W63_regoutff = AMPP_FUNCTION(clk_i, W63L3, X1_dffs[124], W63L2, !F1_trig_mod_reset_n, N1L1);


--T1L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1573 at LC_X17_Y5_N3
--operation mode is normal

T1L01 = AMPP_FUNCTION(W73_regoutff, W63_regoutff, W93_regoutff, W83_regoutff);


--W34_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|regoutff at LC_X13_Y4_N9
--operation mode is normal

W34_regoutff = AMPP_FUNCTION(clk_i, W34L3, X1_dffs[145], W34L2, !F1_trig_mod_reset_n, N1L1);


--W24_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|regoutff at LC_X13_Y4_N7
--operation mode is normal

W24_regoutff = AMPP_FUNCTION(clk_i, W24L2, W24L3, X1_dffs[142], !F1_trig_mod_reset_n, N1L1);


--W14_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|regoutff at LC_X13_Y5_N4
--operation mode is normal

W14_regoutff = AMPP_FUNCTION(clk_i, W14L3, X1_dffs[139], W14L2, !F1_trig_mod_reset_n, N1L1);


--W04_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|regoutff at LC_X13_Y5_N2
--operation mode is normal

W04_regoutff = AMPP_FUNCTION(clk_i, W04L3, X1_dffs[136], W04L2, !F1_trig_mod_reset_n, N1L1);


--T1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1614 at LC_X13_Y5_N7
--operation mode is normal

T1L11 = AMPP_FUNCTION(W04_regoutff, W24_regoutff, W34_regoutff, W14_regoutff);


--W74_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|regoutff at LC_X14_Y7_N6
--operation mode is normal

W74_regoutff = AMPP_FUNCTION(clk_i, W74L3, X1_dffs[157], W74L2, !F1_trig_mod_reset_n, N1L1);


--W64_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|regoutff at LC_X14_Y4_N8
--operation mode is normal

W64_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[154], W64L3, W64L2, !F1_trig_mod_reset_n, N1L1);


--W54_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|regoutff at LC_X14_Y4_N9
--operation mode is normal

W54_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[151], W54L3, W54L2, !F1_trig_mod_reset_n, N1L1);


--W44_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|regoutff at LC_X14_Y6_N3
--operation mode is normal

W44_regoutff = AMPP_FUNCTION(clk_i, W44L3, X1_dffs[148], W44L2, !F1_trig_mod_reset_n, N1L1);


--T1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1659 at LC_X14_Y5_N0
--operation mode is normal

T1L21 = AMPP_FUNCTION(W74_regoutff, W44_regoutff, W64_regoutff, W54_regoutff);


--T1L27 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11265 at LC_X13_Y5_N8
--operation mode is normal

T1L27 = AMPP_FUNCTION(T1L9, T1L01, T1L21, T1L11);


--W15_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|regoutff at LC_X18_Y9_N9
--operation mode is normal

W15_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[169], W15L2, W15L3, !F1_trig_mod_reset_n, N1L1);


--W05_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|regoutff at LC_X18_Y9_N8
--operation mode is normal

W05_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[166], W05L2, W05L3, !F1_trig_mod_reset_n, N1L1);


--W94_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|regoutff at LC_X18_Y9_N7
--operation mode is normal

W94_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[163], W94L2, W94L3, !F1_trig_mod_reset_n, N1L1);


--W84_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|regoutff at LC_X18_Y9_N6
--operation mode is normal

W84_regoutff = AMPP_FUNCTION(clk_i, W84L3, W84L2, X1_dffs[160], !F1_trig_mod_reset_n, N1L1);


--T1L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1708 at LC_X18_Y9_N3
--operation mode is normal

T1L31 = AMPP_FUNCTION(W05_regoutff, W84_regoutff, W94_regoutff, W15_regoutff);


--W55_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|regoutff at LC_X17_Y9_N2
--operation mode is normal

W55_regoutff = AMPP_FUNCTION(clk_i, W55L3, X1_dffs[181], W55L2, !F1_trig_mod_reset_n, N1L1);


--W45_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|regoutff at LC_X19_Y6_N6
--operation mode is normal

W45_regoutff = AMPP_FUNCTION(clk_i, W45L3, X1_dffs[178], W45L2, !F1_trig_mod_reset_n, N1L1);


--W35_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|regoutff at LC_X19_Y11_N5
--operation mode is normal

W35_regoutff = AMPP_FUNCTION(clk_i, W35L3, X1_dffs[175], W35L2, !F1_trig_mod_reset_n, N1L1);


--W25_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|regoutff at LC_X19_Y10_N6
--operation mode is normal

W25_regoutff = AMPP_FUNCTION(clk_i, W25L3, X1_dffs[172], W25L2, !F1_trig_mod_reset_n, N1L1);


--T1L41 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1761 at LC_X19_Y10_N4
--operation mode is normal

T1L41 = AMPP_FUNCTION(W55_regoutff, W45_regoutff, W35_regoutff, W25_regoutff);


--W95_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|regoutff at LC_X19_Y17_N4
--operation mode is normal

W95_regoutff = AMPP_FUNCTION(clk_i, W95L3, X1_dffs[193], W95L2, !F1_trig_mod_reset_n, N1L1);


--W85_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|regoutff at LC_X19_Y17_N2
--operation mode is normal

W85_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[190], W85L3, W85L2, !F1_trig_mod_reset_n, N1L1);


--W75_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|regoutff at LC_X19_Y17_N9
--operation mode is normal

W75_regoutff = AMPP_FUNCTION(clk_i, W75L2, X1_dffs[187], W75L3, !F1_trig_mod_reset_n, N1L1);


--W65_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|regoutff at LC_X19_Y17_N5
--operation mode is normal

W65_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[184], W65L2, W65L3, !F1_trig_mod_reset_n, N1L1);


--T1L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1818 at LC_X19_Y17_N7
--operation mode is normal

T1L51 = AMPP_FUNCTION(W85_regoutff, W75_regoutff, W65_regoutff, W95_regoutff);


--W36_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|regoutff at LC_X21_Y20_N0
--operation mode is normal

W36_regoutff = AMPP_FUNCTION(clk_i, W36L3, X1_dffs[205], W36L2, !F1_trig_mod_reset_n, N1L1);


--W26_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|regoutff at LC_X21_Y20_N7
--operation mode is normal

W26_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[202], W26L3, W26L2, !F1_trig_mod_reset_n, N1L1);


--W16_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|regoutff at LC_X21_Y20_N3
--operation mode is normal

W16_regoutff = AMPP_FUNCTION(clk_i, W16L2, W16L3, X1_dffs[199], !F1_trig_mod_reset_n, N1L1);


--W06_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|regoutff at LC_X21_Y20_N9
--operation mode is normal

W06_regoutff = AMPP_FUNCTION(clk_i, W06L2, W06L3, X1_dffs[196], !F1_trig_mod_reset_n, N1L1);


--T1L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1879 at LC_X21_Y20_N1
--operation mode is normal

T1L61 = AMPP_FUNCTION(W16_regoutff, W06_regoutff, W26_regoutff, W36_regoutff);


--T1L37 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11278 at LC_X19_Y14_N8
--operation mode is normal

T1L37 = AMPP_FUNCTION(T1L61, T1L31, T1L41, T1L51);


--T1L78 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11933 at LC_X19_Y14_N7
--operation mode is normal

T1L78 = AMPP_FUNCTION(T1L37, T1L27, T1L07, T1L17);


--W76_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|regoutff at LC_X32_Y27_N3
--operation mode is normal

W76_regoutff = AMPP_FUNCTION(clk_i, W76L3, W76L2, X1_dffs[217], !F1_trig_mod_reset_n, N1L1);


--W66_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|regoutff at LC_X24_Y26_N4
--operation mode is normal

W66_regoutff = AMPP_FUNCTION(clk_i, W66L2, X1_dffs[214], W66L3, !F1_trig_mod_reset_n, N1L1);


--W56_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|regoutff at LC_X24_Y26_N7
--operation mode is normal

W56_regoutff = AMPP_FUNCTION(clk_i, W56L2, W56L3, X1_dffs[211], !F1_trig_mod_reset_n, N1L1);


--W46_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|regoutff at LC_X23_Y25_N2
--operation mode is normal

W46_regoutff = AMPP_FUNCTION(clk_i, W46L2, X1_dffs[208], W46L3, !F1_trig_mod_reset_n, N1L1);


--T1L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1944 at LC_X24_Y26_N5
--operation mode is normal

T1L71 = AMPP_FUNCTION(W66_regoutff, W76_regoutff, W56_regoutff, W46_regoutff);


--W17_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1|regoutff at LC_X24_Y23_N7
--operation mode is normal

W17_regoutff = AMPP_FUNCTION(clk_i, W17L3, X1_dffs[229], W17L2, !F1_trig_mod_reset_n, N1L1);


--W07_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1|regoutff at LC_X24_Y21_N8
--operation mode is normal

W07_regoutff = AMPP_FUNCTION(clk_i, W07L3, X1_dffs[226], W07L2, !F1_trig_mod_reset_n, N1L1);


--W96_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1|regoutff at LC_X25_Y26_N5
--operation mode is normal

W96_regoutff = AMPP_FUNCTION(clk_i, W96L2, X1_dffs[223], W96L3, !F1_trig_mod_reset_n, N1L1);


--W86_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_67_sm1|regoutff at LC_X31_Y25_N6
--operation mode is normal

W86_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[220], W86L3, W86L2, !F1_trig_mod_reset_n, N1L1);


--T1L81 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2013 at LC_X24_Y26_N3
--operation mode is normal

T1L81 = AMPP_FUNCTION(W07_regoutff, W86_regoutff, W17_regoutff, W96_regoutff);


--W57_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1|regoutff at LC_X31_Y28_N6
--operation mode is normal

W57_regoutff = AMPP_FUNCTION(clk_i, W57L2, X1_dffs[241], W57L3, !F1_trig_mod_reset_n, N1L1);


--W47_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1|regoutff at LC_X24_Y28_N5
--operation mode is normal

W47_regoutff = AMPP_FUNCTION(clk_i, W47L3, X1_dffs[238], W47L2, !F1_trig_mod_reset_n, N1L1);


--W37_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1|regoutff at LC_X24_Y23_N6
--operation mode is normal

W37_regoutff = AMPP_FUNCTION(clk_i, W37L3, X1_dffs[235], W37L2, !F1_trig_mod_reset_n, N1L1);


--W27_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1|regoutff at LC_X24_Y21_N0
--operation mode is normal

W27_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[232], W27L3, W27L2, !F1_trig_mod_reset_n, N1L1);


--T1L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2086 at LC_X24_Y26_N2
--operation mode is normal

T1L91 = AMPP_FUNCTION(W57_regoutff, W37_regoutff, W27_regoutff, W47_regoutff);


--W97_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_78_sm1|regoutff at LC_X24_Y27_N3
--operation mode is normal

W97_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[253], W97L3, W97L2, !F1_trig_mod_reset_n, N1L1);


--W87_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_77_sm1|regoutff at LC_X25_Y26_N9
--operation mode is normal

W87_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[250], W87L2, W87L3, !F1_trig_mod_reset_n, N1L1);


--W77_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_76_sm1|regoutff at LC_X25_Y28_N6
--operation mode is normal

W77_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[247], W77L2, W77L3, !F1_trig_mod_reset_n, N1L1);


--W67_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_75_sm1|regoutff at LC_X28_Y28_N8
--operation mode is normal

W67_regoutff = AMPP_FUNCTION(clk_i, W67L3, W67L2, X1_dffs[244], !F1_trig_mod_reset_n, N1L1);


--T1L02 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2163 at LC_X24_Y26_N6
--operation mode is normal

T1L02 = AMPP_FUNCTION(W97_regoutff, W67_regoutff, W77_regoutff, W87_regoutff);


--T1L47 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11295 at LC_X24_Y26_N0
--operation mode is normal

T1L47 = AMPP_FUNCTION(T1L81, T1L02, T1L71, T1L91);


--W38_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1|regoutff at LC_X34_Y27_N0
--operation mode is normal

W38_regoutff = AMPP_FUNCTION(clk_i, W38L2, W38L3, X1_dffs[265], !F1_trig_mod_reset_n, N1L1);


--W28_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1|regoutff at LC_X33_Y27_N9
--operation mode is normal

W28_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[262], W28L2, W28L3, !F1_trig_mod_reset_n, N1L1);


--W18_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1|regoutff at LC_X33_Y27_N2
--operation mode is normal

W18_regoutff = AMPP_FUNCTION(clk_i, W18L3, X1_dffs[259], W18L2, !F1_trig_mod_reset_n, N1L1);


--W08_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1|regoutff at LC_X33_Y24_N5
--operation mode is normal

W08_regoutff = AMPP_FUNCTION(clk_i, W08L3, X1_dffs[256], W08L2, !F1_trig_mod_reset_n, N1L1);


--T1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2244 at LC_X33_Y27_N4
--operation mode is normal

T1L12 = AMPP_FUNCTION(W18_regoutff, W38_regoutff, W08_regoutff, W28_regoutff);


--W78_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_86_sm1|regoutff at LC_X34_Y27_N2
--operation mode is normal

W78_regoutff = AMPP_FUNCTION(clk_i, W78L2, W78L3, X1_dffs[277], !F1_trig_mod_reset_n, N1L1);


--W68_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_85_sm1|regoutff at LC_X33_Y27_N8
--operation mode is normal

W68_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[274], W68L2, W68L3, !F1_trig_mod_reset_n, N1L1);


--W58_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_84_sm1|regoutff at LC_X34_Y27_N8
--operation mode is normal

W58_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[271], W58L3, W58L2, !F1_trig_mod_reset_n, N1L1);


--W48_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_83_sm1|regoutff at LC_X35_Y26_N4
--operation mode is normal

W48_regoutff = AMPP_FUNCTION(clk_i, W48L2, W48L3, X1_dffs[268], !F1_trig_mod_reset_n, N1L1);


--T1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2329 at LC_X34_Y27_N1
--operation mode is normal

T1L22 = AMPP_FUNCTION(W58_regoutff, W68_regoutff, W48_regoutff, W78_regoutff);


--W19_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_90_sm1|regoutff at LC_X29_Y27_N8
--operation mode is normal

W19_regoutff = AMPP_FUNCTION(clk_i, W19L3, X1_dffs[289], W19L2, !F1_trig_mod_reset_n, N1L1);


--W09_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_89_sm1|regoutff at LC_X31_Y25_N5
--operation mode is normal

W09_regoutff = AMPP_FUNCTION(clk_i, W09L3, X1_dffs[286], W09L2, !F1_trig_mod_reset_n, N1L1);


--W98_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_88_sm1|regoutff at LC_X31_Y27_N2
--operation mode is normal

W98_regoutff = AMPP_FUNCTION(clk_i, W98L2, W98L3, X1_dffs[283], !F1_trig_mod_reset_n, N1L1);


--W88_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_87_sm1|regoutff at LC_X33_Y26_N6
--operation mode is normal

W88_regoutff = AMPP_FUNCTION(clk_i, W88L3, X1_dffs[280], W88L2, !F1_trig_mod_reset_n, N1L1);


--T1L32 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2418 at LC_X32_Y27_N4
--operation mode is normal

T1L32 = AMPP_FUNCTION(W09_regoutff, W19_regoutff, W88_regoutff, W98_regoutff);


--W59_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_94_sm1|regoutff at LC_X31_Y28_N8
--operation mode is normal

W59_regoutff = AMPP_FUNCTION(clk_i, W59L3, X1_dffs[301], W59L2, !F1_trig_mod_reset_n, N1L1);


--W49_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_93_sm1|regoutff at LC_X31_Y29_N2
--operation mode is normal

W49_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[298], W49L3, W49L2, !F1_trig_mod_reset_n, N1L1);


--W39_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_92_sm1|regoutff at LC_X32_Y27_N2
--operation mode is normal

W39_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[295], W39L3, W39L2, !F1_trig_mod_reset_n, N1L1);


--W29_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_91_sm1|regoutff at LC_X32_Y27_N8
--operation mode is normal

W29_regoutff = AMPP_FUNCTION(clk_i, W29L3, X1_dffs[292], W29L2, !F1_trig_mod_reset_n, N1L1);


--T1L42 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2511 at LC_X32_Y27_N9
--operation mode is normal

T1L42 = AMPP_FUNCTION(W29_regoutff, W49_regoutff, W59_regoutff, W39_regoutff);


--T1L57 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11316 at LC_X33_Y27_N5
--operation mode is normal

T1L57 = AMPP_FUNCTION(T1L22, T1L32, T1L42, T1L12);


--W99_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_98_sm1|regoutff at LC_X30_Y4_N7
--operation mode is normal

W99_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[313], W99L2, W99L3, !F1_trig_mod_reset_n, N1L1);


--W89_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_97_sm1|regoutff at LC_X30_Y4_N2
--operation mode is normal

W89_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[310], W89L3, W89L2, !F1_trig_mod_reset_n, N1L1);


--W79_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_96_sm1|regoutff at LC_X30_Y5_N4
--operation mode is normal

W79_regoutff = AMPP_FUNCTION(clk_i, W79L2, X1_dffs[307], W79L3, !F1_trig_mod_reset_n, N1L1);


--W69_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_95_sm1|regoutff at LC_X29_Y21_N5
--operation mode is normal

W69_regoutff = AMPP_FUNCTION(clk_i, W69L2, W69L3, X1_dffs[304], !F1_trig_mod_reset_n, N1L1);


--T1L52 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2608 at LC_X29_Y4_N5
--operation mode is normal

T1L52 = AMPP_FUNCTION(W79_regoutff, W89_regoutff, W99_regoutff, W69_regoutff);


--W301_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1|regoutff at LC_X29_Y6_N5
--operation mode is normal

W301_regoutff = AMPP_FUNCTION(clk_i, W301L3, X1_dffs[325], W301L2, !F1_trig_mod_reset_n, N1L1);


--W201_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_101_sm1|regoutff at LC_X30_Y6_N3
--operation mode is normal

W201_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[322], W201L3, W201L2, !F1_trig_mod_reset_n, N1L1);


--W101_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_100_sm1|regoutff at LC_X33_Y16_N6
--operation mode is normal

W101_regoutff = AMPP_FUNCTION(clk_i, W101L2, W101L3, X1_dffs[319], !F1_trig_mod_reset_n, N1L1);


--W001_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_99_sm1|regoutff at LC_X29_Y4_N9
--operation mode is normal

W001_regoutff = AMPP_FUNCTION(clk_i, W001L3, X1_dffs[316], W001L2, !F1_trig_mod_reset_n, N1L1);


--T1L62 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2709 at LC_X29_Y4_N1
--operation mode is normal

T1L62 = AMPP_FUNCTION(W101_regoutff, W301_regoutff, W201_regoutff, W001_regoutff);


--W701_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_106_sm1|regoutff at LC_X28_Y3_N8
--operation mode is normal

W701_regoutff = AMPP_FUNCTION(clk_i, W701L2, W701L3, X1_dffs[337], !F1_trig_mod_reset_n, N1L1);


--W601_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_105_sm1|regoutff at LC_X29_Y4_N2
--operation mode is normal

W601_regoutff = AMPP_FUNCTION(clk_i, W601L3, X1_dffs[334], W601L2, !F1_trig_mod_reset_n, N1L1);


--W501_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_104_sm1|regoutff at LC_X29_Y4_N4
--operation mode is normal

W501_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[331], W501L3, W501L2, !F1_trig_mod_reset_n, N1L1);


--W401_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_103_sm1|regoutff at LC_X30_Y4_N8
--operation mode is normal

W401_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[328], W401L2, W401L3, !F1_trig_mod_reset_n, N1L1);


--T1L72 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2814 at LC_X29_Y4_N0
--operation mode is normal

T1L72 = AMPP_FUNCTION(W501_regoutff, W401_regoutff, W701_regoutff, W601_regoutff);


--W111_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1|regoutff at LC_X25_Y3_N0
--operation mode is normal

W111_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[349], W111L2, W111L3, !F1_trig_mod_reset_n, N1L1);


--W011_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_109_sm1|regoutff at LC_X25_Y4_N5
--operation mode is normal

W011_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[346], W011L2, W011L3, !F1_trig_mod_reset_n, N1L1);


--W901_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_108_sm1|regoutff at LC_X25_Y4_N2
--operation mode is normal

W901_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[343], W901L3, W901L2, !F1_trig_mod_reset_n, N1L1);


--W801_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_107_sm1|regoutff at LC_X27_Y5_N9
--operation mode is normal

W801_regoutff = AMPP_FUNCTION(clk_i, W801L3, X1_dffs[340], W801L2, !F1_trig_mod_reset_n, N1L1);


--T1L82 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2923 at LC_X25_Y4_N8
--operation mode is normal

T1L82 = AMPP_FUNCTION(W901_regoutff, W801_regoutff, W011_regoutff, W111_regoutff);


--T1L67 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11341 at LC_X29_Y4_N6
--operation mode is normal

T1L67 = AMPP_FUNCTION(T1L82, T1L72, T1L62, T1L52);


--W511_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_114_sm1|regoutff at LC_X27_Y3_N2
--operation mode is normal

W511_regoutff = AMPP_FUNCTION(clk_i, W511L2, W511L3, X1_dffs[361], !F1_trig_mod_reset_n, N1L1);


--W411_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_113_sm1|regoutff at LC_X27_Y3_N4
--operation mode is normal

W411_regoutff = AMPP_FUNCTION(clk_i, W411L2, X1_dffs[358], W411L3, !F1_trig_mod_reset_n, N1L1);


--W311_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_112_sm1|regoutff at LC_X27_Y5_N7
--operation mode is normal

W311_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[355], W311L3, W311L2, !F1_trig_mod_reset_n, N1L1);


--W211_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_111_sm1|regoutff at LC_X25_Y4_N4
--operation mode is normal

W211_regoutff = AMPP_FUNCTION(clk_i, W211L2, X1_dffs[352], W211L3, !F1_trig_mod_reset_n, N1L1);


--T1L92 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~3036 at LC_X27_Y4_N7
--operation mode is normal

T1L92 = AMPP_FUNCTION(W211_regoutff, W411_regoutff, W311_regoutff, W511_regoutff);


--W911_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_118_sm1|regoutff at LC_X23_Y3_N4
--operation mode is normal

W911_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[373], W911L3, W911L2, !F1_trig_mod_reset_n, N1L1);


--W811_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_117_sm1|regoutff at LC_X23_Y3_N6
--operation mode is normal

W811_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[370], W811L3, W811L2, !F1_trig_mod_reset_n, N1L1);


--W711_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_116_sm1|regoutff at LC_X23_Y6_N2
--operation mode is normal

W711_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[367], W711L3, W711L2, !F1_trig_mod_reset_n, N1L1);


--W611_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_115_sm1|regoutff at LC_X24_Y3_N7
--operation mode is normal

W611_regoutff = AMPP_FUNCTION(clk_i, W611L3, X1_dffs[364], W611L2, !F1_trig_mod_reset_n, N1L1);


--T1L03 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~3153 at LC_X23_Y3_N8
--operation mode is normal

T1L03 = AMPP_FUNCTION(W711_regoutff, W811_regoutff, W611_regoutff, W911_regoutff);


--W321_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_122_sm1|regoutff at LC_X22_Y3_N2
--operation mode is normal

W321_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[385], W321L3, W321L2, !F1_trig_mod_reset_n, N1L1);


--W221_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_121_sm1|regoutff at LC_X21_Y5_N5
--operation mode is normal

W221_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[382], W221L3, W221L2, !F1_trig_mod_reset_n, N1L1);


--W121_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_120_sm1|regoutff at LC_X22_Y6_N3
--operation mode is normal

W121_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[379], W121L3, W121L2, !F1_trig_mod_reset_n, N1L1);


--W021_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_119_sm1|regoutff at LC_X24_Y3_N6
--operation mode is normal

W021_regoutff = AMPP_FUNCTION(clk_i, W021L3, X1_dffs[376], W021L2, !F1_trig_mod_reset_n, N1L1);


--T1L13 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~3274 at LC_X22_Y3_N3
--operation mode is normal

T1L13 = AMPP_FUNCTION(W321_regoutff, W021_regoutff, W121_regoutff, W221_regoutff);


--W721_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_126_sm1|regoutff at LC_X21_Y3_N0
--operation mode is normal

W721_regoutff = AMPP_FUNCTION(clk_i, W721L3, X1_dffs[397], W721L2, !F1_trig_mod_reset_n, N1L1);


--W621_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_125_sm1|regoutff at LC_X21_Y3_N5
--operation mode is normal

W621_regoutff = AMPP_FUNCTION(clk_i, W621L3, X1_dffs[394], W621L2, !F1_trig_mod_reset_n, N1L1);


--W521_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_124_sm1|regoutff at LC_X19_Y4_N6
--operation mode is normal

W521_regoutff = AMPP_FUNCTION(clk_i, W521L2, W521L3, X1_dffs[391], !F1_trig_mod_reset_n, N1L1);


--W421_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_123_sm1|regoutff at LC_X21_Y5_N6
--operation mode is normal

W421_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[388], W421L3, W421L2, !F1_trig_mod_reset_n, N1L1);


--T1L23 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~3399 at LC_X21_Y3_N7
--operation mode is normal

T1L23 = AMPP_FUNCTION(W521_regoutff, W621_regoutff, W421_regoutff, W721_regoutff);


--T1L77 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11370 at LC_X22_Y3_N4
--operation mode is normal

T1L77 = AMPP_FUNCTION(T1L23, T1L03, T1L92, T1L13);


--T1L88 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11938 at LC_X19_Y14_N2
--operation mode is normal

T1L88 = AMPP_FUNCTION(T1L57, T1L77, T1L47, T1L67);


--W131_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_130_sm1|regoutff at LC_X13_Y18_N8
--operation mode is normal

W131_regoutff = AMPP_FUNCTION(clk_i, W131L2, X1_dffs[409], W131L3, !F1_trig_mod_reset_n, N1L1);


--W031_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_129_sm1|regoutff at LC_X18_Y16_N9
--operation mode is normal

W031_regoutff = AMPP_FUNCTION(clk_i, W031L2, X1_dffs[406], W031L3, !F1_trig_mod_reset_n, N1L1);


--W921_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_128_sm1|regoutff at LC_X18_Y16_N2
--operation mode is normal

W921_regoutff = AMPP_FUNCTION(clk_i, W921L2, W921L3, X1_dffs[403], !F1_trig_mod_reset_n, N1L1);


--W821_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_127_sm1|regoutff at LC_X19_Y7_N8
--operation mode is normal

W821_regoutff = AMPP_FUNCTION(clk_i, W821L3, W821L2, X1_dffs[400], !F1_trig_mod_reset_n, N1L1);


--T1L33 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~3528 at LC_X18_Y16_N1
--operation mode is normal

T1L33 = AMPP_FUNCTION(W921_regoutff, W821_regoutff, W131_regoutff, W031_regoutff);


--W531_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_134_sm1|regoutff at LC_X18_Y12_N4
--operation mode is normal

W531_regoutff = AMPP_FUNCTION(clk_i, W531L3, X1_dffs[421], W531L2, !F1_trig_mod_reset_n, N1L1);


--W431_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_133_sm1|regoutff at LC_X18_Y12_N8
--operation mode is normal

W431_regoutff = AMPP_FUNCTION(clk_i, W431L2, X1_dffs[418], W431L3, !F1_trig_mod_reset_n, N1L1);


--W331_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_132_sm1|regoutff at LC_X18_Y12_N7
--operation mode is normal

W331_regoutff = AMPP_FUNCTION(clk_i, W331L2, W331L3, X1_dffs[415], !F1_trig_mod_reset_n, N1L1);


--W231_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_131_sm1|regoutff at LC_X18_Y12_N6
--operation mode is normal

W231_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[412], W231L3, W231L2, !F1_trig_mod_reset_n, N1L1);


--T1L43 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~3661 at LC_X18_Y12_N3
--operation mode is normal

T1L43 = AMPP_FUNCTION(W431_regoutff, W231_regoutff, W331_regoutff, W531_regoutff);


--W931_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_138_sm1|regoutff at LC_X18_Y21_N3
--operation mode is normal

W931_regoutff = AMPP_FUNCTION(clk_i, W931L3, X1_dffs[433], W931L2, !F1_trig_mod_reset_n, N1L1);


--W831_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_137_sm1|regoutff at LC_X18_Y16_N8
--operation mode is normal

W831_regoutff = AMPP_FUNCTION(clk_i, W831L3, X1_dffs[430], W831L2, !F1_trig_mod_reset_n, N1L1);


--W731_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_136_sm1|regoutff at LC_X18_Y19_N4
--operation mode is normal

W731_regoutff = AMPP_FUNCTION(clk_i, W731L2, W731L3, X1_dffs[427], !F1_trig_mod_reset_n, N1L1);


--W631_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_135_sm1|regoutff at LC_X18_Y19_N6
--operation mode is normal

W631_regoutff = AMPP_FUNCTION(clk_i, W631L3, X1_dffs[424], W631L2, !F1_trig_mod_reset_n, N1L1);


--T1L53 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~3798 at LC_X18_Y19_N8
--operation mode is normal

T1L53 = AMPP_FUNCTION(W731_regoutff, W631_regoutff, W831_regoutff, W931_regoutff);


--W341_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_142_sm1|regoutff at LC_X12_Y20_N4
--operation mode is normal

W341_regoutff = AMPP_FUNCTION(clk_i, W341L3, X1_dffs[445], W341L2, !F1_trig_mod_reset_n, N1L1);


--W241_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_141_sm1|regoutff at LC_X13_Y20_N3
--operation mode is normal

W241_regoutff = AMPP_FUNCTION(clk_i, W241L3, X1_dffs[442], W241L2, !F1_trig_mod_reset_n, N1L1);


--W141_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_140_sm1|regoutff at LC_X12_Y20_N2
--operation mode is normal

W141_regoutff = AMPP_FUNCTION(clk_i, W141L2, X1_dffs[439], W141L3, !F1_trig_mod_reset_n, N1L1);


--W041_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_139_sm1|regoutff at LC_X17_Y20_N0
--operation mode is normal

W041_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[436], W041L2, W041L3, !F1_trig_mod_reset_n, N1L1);


--T1L63 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~3939 at LC_X13_Y20_N4
--operation mode is normal

T1L63 = AMPP_FUNCTION(W041_regoutff, W141_regoutff, W241_regoutff, W341_regoutff);


--T1L87 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11403 at LC_X18_Y16_N5
--operation mode is normal

T1L87 = AMPP_FUNCTION(T1L43, T1L63, T1L33, T1L53);


--W741_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_146_sm1|regoutff at LC_X18_Y21_N6
--operation mode is normal

W741_regoutff = AMPP_FUNCTION(clk_i, W741L3, X1_dffs[457], W741L2, !F1_trig_mod_reset_n, N1L1);


--W641_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_145_sm1|regoutff at LC_X23_Y24_N2
--operation mode is normal

W641_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[454], W641L3, W641L2, !F1_trig_mod_reset_n, N1L1);


--W541_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_144_sm1|regoutff at LC_X23_Y24_N9
--operation mode is normal

W541_regoutff = AMPP_FUNCTION(clk_i, W541L2, X1_dffs[451], W541L3, !F1_trig_mod_reset_n, N1L1);


--W441_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_143_sm1|regoutff at LC_X9_Y21_N6
--operation mode is normal

W441_regoutff = AMPP_FUNCTION(clk_i, W441L3, X1_dffs[448], W441L2, !F1_trig_mod_reset_n, N1L1);


--T1L73 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~4084 at LC_X22_Y26_N5
--operation mode is normal

T1L73 = AMPP_FUNCTION(W441_regoutff, W541_regoutff, W741_regoutff, W641_regoutff);


--W151_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_150_sm1|regoutff at LC_X21_Y27_N6
--operation mode is normal

W151_regoutff = AMPP_FUNCTION(clk_i, W151L3, X1_dffs[469], W151L2, !F1_trig_mod_reset_n, N1L1);


--W051_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_149_sm1|regoutff at LC_X21_Y27_N1
--operation mode is normal

W051_regoutff = AMPP_FUNCTION(clk_i, W051L3, W051L2, X1_dffs[466], !F1_trig_mod_reset_n, N1L1);


--W941_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_148_sm1|regoutff at LC_X21_Y27_N3
--operation mode is normal

W941_regoutff = AMPP_FUNCTION(clk_i, W941L2, W941L3, X1_dffs[463], !F1_trig_mod_reset_n, N1L1);


--W841_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_147_sm1|regoutff at LC_X21_Y27_N9
--operation mode is normal

W841_regoutff = AMPP_FUNCTION(clk_i, W841L3, W841L2, X1_dffs[460], !F1_trig_mod_reset_n, N1L1);


--T1L83 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~4233 at LC_X21_Y27_N4
--operation mode is normal

T1L83 = AMPP_FUNCTION(W941_regoutff, W151_regoutff, W051_regoutff, W841_regoutff);


--W551_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_154_sm1|regoutff at LC_X22_Y22_N6
--operation mode is normal

W551_regoutff = AMPP_FUNCTION(clk_i, W551L3, X1_dffs[481], W551L2, !F1_trig_mod_reset_n, N1L1);


--W451_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_153_sm1|regoutff at LC_X22_Y22_N3
--operation mode is normal

W451_regoutff = AMPP_FUNCTION(clk_i, W451L3, X1_dffs[478], W451L2, !F1_trig_mod_reset_n, N1L1);


--W351_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_152_sm1|regoutff at LC_X19_Y22_N2
--operation mode is normal

W351_regoutff = AMPP_FUNCTION(clk_i, W351L2, W351L3, X1_dffs[475], !F1_trig_mod_reset_n, N1L1);


--W251_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_151_sm1|regoutff at LC_X18_Y23_N2
--operation mode is normal

W251_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[472], W251L3, W251L2, !F1_trig_mod_reset_n, N1L1);


--T1L93 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~4386 at LC_X22_Y22_N5
--operation mode is normal

T1L93 = AMPP_FUNCTION(W451_regoutff, W551_regoutff, W351_regoutff, W251_regoutff);


--W951_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_158_sm1|regoutff at LC_X23_Y25_N6
--operation mode is normal

W951_regoutff = AMPP_FUNCTION(clk_i, W951L2, W951L3, X1_dffs[493], !F1_trig_mod_reset_n, N1L1);


--W851_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_157_sm1|regoutff at LC_X23_Y27_N2
--operation mode is normal

W851_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[490], W851L3, W851L2, !F1_trig_mod_reset_n, N1L1);


--W751_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_156_sm1|regoutff at LC_X23_Y28_N5
--operation mode is normal

W751_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[487], W751L3, W751L2, !F1_trig_mod_reset_n, N1L1);


--W651_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_155_sm1|regoutff at LC_X22_Y26_N6
--operation mode is normal

W651_regoutff = AMPP_FUNCTION(clk_i, W651L3, X1_dffs[484], W651L2, !F1_trig_mod_reset_n, N1L1);


--T1L04 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~4543 at LC_X23_Y26_N2
--operation mode is normal

T1L04 = AMPP_FUNCTION(W851_regoutff, W951_regoutff, W751_regoutff, W651_regoutff);


--T1L97 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11440 at LC_X22_Y26_N4
--operation mode is normal

T1L97 = AMPP_FUNCTION(T1L93, T1L83, T1L73, T1L04);


--W361_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_162_sm1|regoutff at LC_X35_Y6_N9
--operation mode is normal

W361_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[505], W361L2, W361L3, !F1_trig_mod_reset_n, N1L1);


--W261_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_161_sm1|regoutff at LC_X35_Y6_N3
--operation mode is normal

W261_regoutff = AMPP_FUNCTION(clk_i, W261L3, X1_dffs[502], W261L2, !F1_trig_mod_reset_n, N1L1);


--W161_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_160_sm1|regoutff at LC_X35_Y6_N6
--operation mode is normal

W161_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[499], W161L3, W161L2, !F1_trig_mod_reset_n, N1L1);


--W061_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_159_sm1|regoutff at LC_X27_Y21_N5
--operation mode is normal

W061_regoutff = AMPP_FUNCTION(clk_i, W061L3, X1_dffs[496], W061L2, !F1_trig_mod_reset_n, N1L1);


--T1L14 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~4704 at LC_X34_Y6_N0
--operation mode is normal

T1L14 = AMPP_FUNCTION(W261_regoutff, W361_regoutff, W161_regoutff, W061_regoutff);


--W761_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_166_sm1|regoutff at LC_X36_Y8_N5
--operation mode is normal

W761_regoutff = AMPP_FUNCTION(clk_i, W761L3, X1_dffs[517], W761L2, !F1_trig_mod_reset_n, N1L1);


--W661_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_165_sm1|regoutff at LC_X35_Y5_N4
--operation mode is normal

W661_regoutff = AMPP_FUNCTION(clk_i, W661L2, X1_dffs[514], W661L3, !F1_trig_mod_reset_n, N1L1);


--W561_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_164_sm1|regoutff at LC_X36_Y6_N6
--operation mode is normal

W561_regoutff = AMPP_FUNCTION(clk_i, W561L3, W561L2, X1_dffs[511], !F1_trig_mod_reset_n, N1L1);


--W461_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_163_sm1|regoutff at LC_X36_Y7_N2
--operation mode is normal

W461_regoutff = AMPP_FUNCTION(clk_i, W461L2, X1_dffs[508], W461L3, !F1_trig_mod_reset_n, N1L1);


--T1L24 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~4869 at LC_X36_Y6_N2
--operation mode is normal

T1L24 = AMPP_FUNCTION(W661_regoutff, W561_regoutff, W761_regoutff, W461_regoutff);


--W171_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_170_sm1|regoutff at LC_X34_Y3_N6
--operation mode is normal

W171_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[529], W171L3, W171L2, !F1_trig_mod_reset_n, N1L1);


--W071_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_169_sm1|regoutff at LC_X34_Y4_N6
--operation mode is normal

W071_regoutff = AMPP_FUNCTION(clk_i, W071L2, W071L3, X1_dffs[526], !F1_trig_mod_reset_n, N1L1);


--W961_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_168_sm1|regoutff at LC_X34_Y3_N7
--operation mode is normal

W961_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[523], W961L3, W961L2, !F1_trig_mod_reset_n, N1L1);


--W861_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_167_sm1|regoutff at LC_X36_Y4_N2
--operation mode is normal

W861_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[520], W861L3, W861L2, !F1_trig_mod_reset_n, N1L1);


--T1L34 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~5038 at LC_X34_Y4_N9
--operation mode is normal

T1L34 = AMPP_FUNCTION(W861_regoutff, W961_regoutff, W171_regoutff, W071_regoutff);


--W571_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_174_sm1|regoutff at LC_X34_Y9_N2
--operation mode is normal

W571_regoutff = AMPP_FUNCTION(clk_i, W571L2, X1_dffs[541], W571L3, !F1_trig_mod_reset_n, N1L1);


--W471_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_173_sm1|regoutff at LC_X34_Y7_N2
--operation mode is normal

W471_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[538], W471L3, W471L2, !F1_trig_mod_reset_n, N1L1);


--W371_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_172_sm1|regoutff at LC_X33_Y8_N6
--operation mode is normal

W371_regoutff = AMPP_FUNCTION(clk_i, W371L3, X1_dffs[535], W371L2, !F1_trig_mod_reset_n, N1L1);


--W271_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_171_sm1|regoutff at LC_X34_Y9_N4
--operation mode is normal

W271_regoutff = AMPP_FUNCTION(clk_i, W271L2, W271L3, X1_dffs[532], !F1_trig_mod_reset_n, N1L1);


--T1L44 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~5211 at LC_X34_Y8_N4
--operation mode is normal

T1L44 = AMPP_FUNCTION(W571_regoutff, W271_regoutff, W471_regoutff, W371_regoutff);


--T1L08 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11481 at LC_X34_Y6_N1
--operation mode is normal

T1L08 = AMPP_FUNCTION(T1L34, T1L24, T1L44, T1L14);


--W971_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_178_sm1|regoutff at LC_X33_Y26_N9
--operation mode is normal

W971_regoutff = AMPP_FUNCTION(clk_i, W971L2, W971L3, X1_dffs[553], !F1_trig_mod_reset_n, N1L1);


--W871_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_177_sm1|regoutff at LC_X34_Y19_N9
--operation mode is normal

W871_regoutff = AMPP_FUNCTION(clk_i, W871L2, X1_dffs[550], W871L3, !F1_trig_mod_reset_n, N1L1);


--W771_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_176_sm1|regoutff at LC_X30_Y20_N2
--operation mode is normal

W771_regoutff = AMPP_FUNCTION(clk_i, W771L2, W771L3, X1_dffs[547], !F1_trig_mod_reset_n, N1L1);


--W671_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_175_sm1|regoutff at LC_X33_Y13_N2
--operation mode is normal

W671_regoutff = AMPP_FUNCTION(clk_i, W671L3, X1_dffs[544], W671L2, !F1_trig_mod_reset_n, N1L1);


--T1L54 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~5388 at LC_X34_Y19_N5
--operation mode is normal

T1L54 = AMPP_FUNCTION(W671_regoutff, W871_regoutff, W771_regoutff, W971_regoutff);


--W381_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_182_sm1|regoutff at LC_X34_Y21_N6
--operation mode is normal

W381_regoutff = AMPP_FUNCTION(clk_i, W381L2, W381L3, X1_dffs[565], !F1_trig_mod_reset_n, N1L1);


--W281_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_181_sm1|regoutff at LC_X33_Y22_N5
--operation mode is normal

W281_regoutff = AMPP_FUNCTION(clk_i, W281L3, X1_dffs[562], W281L2, !F1_trig_mod_reset_n, N1L1);


--W181_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_180_sm1|regoutff at LC_X30_Y21_N9
--operation mode is normal

W181_regoutff = AMPP_FUNCTION(clk_i, W181L2, W181L3, X1_dffs[559], !F1_trig_mod_reset_n, N1L1);


--W081_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_179_sm1|regoutff at LC_X34_Y21_N3
--operation mode is normal

W081_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[556], W081L3, W081L2, !F1_trig_mod_reset_n, N1L1);


--T1L64 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~5569 at LC_X34_Y20_N8
--operation mode is normal

T1L64 = AMPP_FUNCTION(W181_regoutff, W081_regoutff, W381_regoutff, W281_regoutff);


--W781_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_186_sm1|regoutff at LC_X34_Y12_N4
--operation mode is normal

W781_regoutff = AMPP_FUNCTION(clk_i, W781L2, X1_dffs[577], W781L3, !F1_trig_mod_reset_n, N1L1);


--W681_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_185_sm1|regoutff at LC_X35_Y11_N4
--operation mode is normal

W681_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[574], W681L3, W681L2, !F1_trig_mod_reset_n, N1L1);


--W581_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_184_sm1|regoutff at LC_X34_Y18_N5
--operation mode is normal

W581_regoutff = AMPP_FUNCTION(clk_i, W581L2, X1_dffs[571], W581L3, !F1_trig_mod_reset_n, N1L1);


--W481_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_183_sm1|regoutff at LC_X34_Y21_N7
--operation mode is normal

W481_regoutff = AMPP_FUNCTION(clk_i, W481L2, W481L3, X1_dffs[568], !F1_trig_mod_reset_n, N1L1);


--T1L74 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~5754 at LC_X34_Y19_N2
--operation mode is normal

T1L74 = AMPP_FUNCTION(W781_regoutff, W681_regoutff, W481_regoutff, W581_regoutff);


--W191_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_190_sm1|regoutff at LC_X33_Y3_N5
--operation mode is normal

W191_regoutff = AMPP_FUNCTION(clk_i, W191L3, X1_dffs[589], W191L2, !F1_trig_mod_reset_n, N1L1);


--W091_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_189_sm1|regoutff at LC_X34_Y5_N4
--operation mode is normal

W091_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[586], W091L2, W091L3, !F1_trig_mod_reset_n, N1L1);


--W981_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_188_sm1|regoutff at LC_X33_Y5_N3
--operation mode is normal

W981_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[583], W981L3, W981L2, !F1_trig_mod_reset_n, N1L1);


--W881_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_187_sm1|regoutff at LC_X34_Y10_N5
--operation mode is normal

W881_regoutff = AMPP_FUNCTION(clk_i, W881L2, W881L3, X1_dffs[580], !F1_trig_mod_reset_n, N1L1);


--T1L84 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~5943 at LC_X34_Y5_N5
--operation mode is normal

T1L84 = AMPP_FUNCTION(W091_regoutff, W191_regoutff, W981_regoutff, W881_regoutff);


--T1L18 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11526 at LC_X34_Y19_N6
--operation mode is normal

T1L18 = AMPP_FUNCTION(T1L74, T1L54, T1L64, T1L84);


--T1L98 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11947 at LC_X19_Y14_N5
--operation mode is normal

T1L98 = AMPP_FUNCTION(T1L97, T1L87, T1L08, T1L18);


--W591_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_194_sm1|regoutff at LC_X32_Y5_N5
--operation mode is normal

W591_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[601], W591L2, W591L3, !F1_trig_mod_reset_n, N1L1);


--W491_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_193_sm1|regoutff at LC_X32_Y5_N6
--operation mode is normal

W491_regoutff = AMPP_FUNCTION(clk_i, W491L3, X1_dffs[598], W491L2, !F1_trig_mod_reset_n, N1L1);


--W391_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_192_sm1|regoutff at LC_X33_Y4_N7
--operation mode is normal

W391_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[595], W391L3, W391L2, !F1_trig_mod_reset_n, N1L1);


--W291_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_191_sm1|regoutff at LC_X32_Y4_N2
--operation mode is normal

W291_regoutff = AMPP_FUNCTION(clk_i, W291L2, X1_dffs[592], W291L3, !F1_trig_mod_reset_n, N1L1);


--T1L94 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~6136 at LC_X32_Y20_N4
--operation mode is normal

T1L94 = AMPP_FUNCTION(W291_regoutff, W391_regoutff, W491_regoutff, W591_regoutff);


--W991_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_198_sm1|regoutff at LC_X33_Y14_N6
--operation mode is normal

W991_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[613], W991L2, W991L3, !F1_trig_mod_reset_n, N1L1);


--W891_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_197_sm1|regoutff at LC_X33_Y12_N7
--operation mode is normal

W891_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[610], W891L2, W891L3, !F1_trig_mod_reset_n, N1L1);


--W791_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_196_sm1|regoutff at LC_X33_Y13_N8
--operation mode is normal

W791_regoutff = AMPP_FUNCTION(clk_i, W791L3, W791L2, X1_dffs[607], !F1_trig_mod_reset_n, N1L1);


--W691_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_195_sm1|regoutff at LC_X32_Y6_N3
--operation mode is normal

W691_regoutff = AMPP_FUNCTION(clk_i, W691L3, X1_dffs[604], W691L2, !F1_trig_mod_reset_n, N1L1);


--T1L05 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~6333 at LC_X33_Y14_N2
--operation mode is normal

T1L05 = AMPP_FUNCTION(W691_regoutff, W991_regoutff, W791_regoutff, W891_regoutff);


--W302_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_202_sm1|regoutff at LC_X27_Y23_N8
--operation mode is normal

W302_regoutff = AMPP_FUNCTION(clk_i, W302L2, X1_dffs[625], W302L3, !F1_trig_mod_reset_n, N1L1);


--W202_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_201_sm1|regoutff at LC_X27_Y23_N1
--operation mode is normal

W202_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[622], W202L3, W202L2, !F1_trig_mod_reset_n, N1L1);


--W102_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_200_sm1|regoutff at LC_X27_Y23_N7
--operation mode is normal

W102_regoutff = AMPP_FUNCTION(clk_i, W102L3, X1_dffs[619], W102L2, !F1_trig_mod_reset_n, N1L1);


--W002_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_199_sm1|regoutff at LC_X27_Y23_N9
--operation mode is normal

W002_regoutff = AMPP_FUNCTION(clk_i, W002L3, W002L2, X1_dffs[616], !F1_trig_mod_reset_n, N1L1);


--T1L15 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~6534 at LC_X27_Y23_N5
--operation mode is normal

T1L15 = AMPP_FUNCTION(W102_regoutff, W002_regoutff, W202_regoutff, W302_regoutff);


--W702_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_206_sm1|regoutff at LC_X21_Y23_N1
--operation mode is normal

W702_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[637], W702L3, W702L2, !F1_trig_mod_reset_n, N1L1);


--W602_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_205_sm1|regoutff at LC_X21_Y23_N6
--operation mode is normal

W602_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[634], W602L3, W602L2, !F1_trig_mod_reset_n, N1L1);


--W502_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_204_sm1|regoutff at LC_X21_Y23_N4
--operation mode is normal

W502_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[631], W502L2, W502L3, !F1_trig_mod_reset_n, N1L1);


--W402_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_203_sm1|regoutff at LC_X21_Y23_N0
--operation mode is normal

W402_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[628], W402L3, W402L2, !F1_trig_mod_reset_n, N1L1);


--T1L25 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~6739 at LC_X21_Y23_N8
--operation mode is normal

T1L25 = AMPP_FUNCTION(W502_regoutff, W402_regoutff, W702_regoutff, W602_regoutff);


--T1L28 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11575 at LC_X28_Y22_N1
--operation mode is normal

T1L28 = AMPP_FUNCTION(T1L25, T1L15, T1L94, T1L05);


--W112_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_210_sm1|regoutff at LC_X27_Y28_N5
--operation mode is normal

W112_regoutff = AMPP_FUNCTION(clk_i, W112L3, X1_dffs[649], W112L2, !F1_trig_mod_reset_n, N1L1);


--W012_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_209_sm1|regoutff at LC_X27_Y28_N1
--operation mode is normal

W012_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[646], W012L2, W012L3, !F1_trig_mod_reset_n, N1L1);


--W902_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_208_sm1|regoutff at LC_X27_Y28_N2
--operation mode is normal

W902_regoutff = AMPP_FUNCTION(clk_i, W902L2, X1_dffs[643], W902L3, !F1_trig_mod_reset_n, N1L1);


--W802_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_207_sm1|regoutff at LC_X27_Y28_N4
--operation mode is normal

W802_regoutff = AMPP_FUNCTION(clk_i, W802L2, W802L3, X1_dffs[640], !F1_trig_mod_reset_n, N1L1);


--T1L35 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~6948 at LC_X27_Y28_N8
--operation mode is normal

T1L35 = AMPP_FUNCTION(W902_regoutff, W012_regoutff, W112_regoutff, W802_regoutff);


--W512_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_214_sm1|regoutff at LC_X24_Y24_N6
--operation mode is normal

W512_regoutff = AMPP_FUNCTION(clk_i, W512L3, W512L2, X1_dffs[661], !F1_trig_mod_reset_n, N1L1);


--W412_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_213_sm1|regoutff at LC_X24_Y24_N0
--operation mode is normal

W412_regoutff = AMPP_FUNCTION(clk_i, W412L3, W412L2, X1_dffs[658], !F1_trig_mod_reset_n, N1L1);


--W312_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_212_sm1|regoutff at LC_X24_Y24_N3
--operation mode is normal

W312_regoutff = AMPP_FUNCTION(clk_i, W312L2, X1_dffs[655], W312L3, !F1_trig_mod_reset_n, N1L1);


--W212_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_211_sm1|regoutff at LC_X24_Y24_N2
--operation mode is normal

W212_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[652], W212L3, W212L2, !F1_trig_mod_reset_n, N1L1);


--T1L45 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~7161 at LC_X24_Y24_N9
--operation mode is normal

T1L45 = AMPP_FUNCTION(W212_regoutff, W412_regoutff, W312_regoutff, W512_regoutff);


--W912_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_218_sm1|regoutff at LC_X31_Y23_N1
--operation mode is normal

W912_regoutff = AMPP_FUNCTION(clk_i, W912L3, X1_dffs[673], W912L2, !F1_trig_mod_reset_n, N1L1);


--W812_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_217_sm1|regoutff at LC_X31_Y23_N4
--operation mode is normal

W812_regoutff = AMPP_FUNCTION(clk_i, W812L3, X1_dffs[670], W812L2, !F1_trig_mod_reset_n, N1L1);


--W712_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_216_sm1|regoutff at LC_X31_Y23_N3
--operation mode is normal

W712_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[667], W712L2, W712L3, !F1_trig_mod_reset_n, N1L1);


--W612_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_215_sm1|regoutff at LC_X31_Y23_N9
--operation mode is normal

W612_regoutff = AMPP_FUNCTION(clk_i, W612L2, W612L3, X1_dffs[664], !F1_trig_mod_reset_n, N1L1);


--T1L55 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~7378 at LC_X31_Y23_N6
--operation mode is normal

T1L55 = AMPP_FUNCTION(W812_regoutff, W912_regoutff, W712_regoutff, W612_regoutff);


--W322_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_222_sm1|regoutff at LC_X30_Y24_N7
--operation mode is normal

W322_regoutff = AMPP_FUNCTION(clk_i, W322L2, X1_dffs[685], W322L3, !F1_trig_mod_reset_n, N1L1);


--W222_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_221_sm1|regoutff at LC_X30_Y24_N3
--operation mode is normal

W222_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[682], W222L3, W222L2, !F1_trig_mod_reset_n, N1L1);


--W122_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_220_sm1|regoutff at LC_X30_Y24_N5
--operation mode is normal

W122_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[679], W122L2, W122L3, !F1_trig_mod_reset_n, N1L1);


--W022_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_219_sm1|regoutff at LC_X30_Y24_N4
--operation mode is normal

W022_regoutff = AMPP_FUNCTION(clk_i, W022L3, X1_dffs[676], W022L2, !F1_trig_mod_reset_n, N1L1);


--T1L65 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~7599 at LC_X30_Y24_N9
--operation mode is normal

T1L65 = AMPP_FUNCTION(W222_regoutff, W122_regoutff, W322_regoutff, W022_regoutff);


--T1L38 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11628 at LC_X27_Y24_N1
--operation mode is normal

T1L38 = AMPP_FUNCTION(T1L65, T1L45, T1L35, T1L55);


--W722_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_226_sm1|regoutff at LC_X32_Y23_N3
--operation mode is normal

W722_regoutff = AMPP_FUNCTION(clk_i, W722L3, X1_dffs[697], W722L2, !F1_trig_mod_reset_n, N1L1);


--W622_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_225_sm1|regoutff at LC_X32_Y23_N7
--operation mode is normal

W622_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[694], W622L3, W622L2, !F1_trig_mod_reset_n, N1L1);


--W522_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_224_sm1|regoutff at LC_X32_Y23_N0
--operation mode is normal

W522_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[691], W522L3, W522L2, !F1_trig_mod_reset_n, N1L1);


--W422_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_223_sm1|regoutff at LC_X32_Y23_N4
--operation mode is normal

W422_regoutff = AMPP_FUNCTION(clk_i, W422L2, W422L3, X1_dffs[688], !F1_trig_mod_reset_n, N1L1);


--T1L75 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~7824 at LC_X32_Y23_N9
--operation mode is normal

T1L75 = AMPP_FUNCTION(W722_regoutff, W522_regoutff, W622_regoutff, W422_regoutff);


--W132_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_230_sm1|regoutff at LC_X28_Y25_N3
--operation mode is normal

W132_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[709], W132L2, W132L3, !F1_trig_mod_reset_n, N1L1);


--W032_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_229_sm1|regoutff at LC_X28_Y25_N6
--operation mode is normal

W032_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[706], W032L2, W032L3, !F1_trig_mod_reset_n, N1L1);


--W922_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_228_sm1|regoutff at LC_X28_Y25_N8
--operation mode is normal

W922_regoutff = AMPP_FUNCTION(clk_i, W922L2, W922L3, X1_dffs[703], !F1_trig_mod_reset_n, N1L1);


--W822_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_227_sm1|regoutff at LC_X28_Y25_N5
--operation mode is normal

W822_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[700], W822L2, W822L3, !F1_trig_mod_reset_n, N1L1);


--T1L85 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~8053 at LC_X28_Y25_N0
--operation mode is normal

T1L85 = AMPP_FUNCTION(W132_regoutff, W032_regoutff, W822_regoutff, W922_regoutff);


--W532_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_234_sm1|regoutff at LC_X29_Y29_N5
--operation mode is normal

W532_regoutff = AMPP_FUNCTION(clk_i, W532L2, X1_dffs[721], W532L3, !F1_trig_mod_reset_n, N1L1);


--W432_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_233_sm1|regoutff at LC_X29_Y29_N7
--operation mode is normal

W432_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[718], W432L3, W432L2, !F1_trig_mod_reset_n, N1L1);


--W332_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_232_sm1|regoutff at LC_X29_Y29_N0
--operation mode is normal

W332_regoutff = AMPP_FUNCTION(clk_i, W332L3, W332L2, X1_dffs[715], !F1_trig_mod_reset_n, N1L1);


--W232_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_231_sm1|regoutff at LC_X29_Y29_N8
--operation mode is normal

W232_regoutff = AMPP_FUNCTION(clk_i, W232L2, W232L3, X1_dffs[712], !F1_trig_mod_reset_n, N1L1);


--T1L95 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~8286 at LC_X29_Y29_N6
--operation mode is normal

T1L95 = AMPP_FUNCTION(W232_regoutff, W532_regoutff, W432_regoutff, W332_regoutff);


--W932_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_238_sm1|regoutff at LC_X28_Y26_N3
--operation mode is normal

W932_regoutff = AMPP_FUNCTION(clk_i, W932L2, X1_dffs[733], W932L3, !F1_trig_mod_reset_n, N1L1);


--W832_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_237_sm1|regoutff at LC_X28_Y26_N8
--operation mode is normal

W832_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[730], W832L2, W832L3, !F1_trig_mod_reset_n, N1L1);


--W732_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_236_sm1|regoutff at LC_X29_Y26_N9
--operation mode is normal

W732_regoutff = AMPP_FUNCTION(clk_i, W732L3, W732L2, X1_dffs[727], !F1_trig_mod_reset_n, N1L1);


--W632_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_235_sm1|regoutff at LC_X28_Y26_N2
--operation mode is normal

W632_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[724], W632L2, W632L3, !F1_trig_mod_reset_n, N1L1);


--T1L06 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~8523 at LC_X28_Y26_N5
--operation mode is normal

T1L06 = AMPP_FUNCTION(W832_regoutff, W732_regoutff, W932_regoutff, W632_regoutff);


--T1L48 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11685 at LC_X28_Y23_N3
--operation mode is normal

T1L48 = AMPP_FUNCTION(T1L95, T1L75, T1L85, T1L06);


--W342_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_242_sm1|regoutff at LC_X18_Y26_N7
--operation mode is normal

W342_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[745], W342L3, W342L2, !F1_trig_mod_reset_n, N1L1);


--W242_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_241_sm1|regoutff at LC_X18_Y26_N3
--operation mode is normal

W242_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[742], W242L3, W242L2, !F1_trig_mod_reset_n, N1L1);


--W142_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_240_sm1|regoutff at LC_X18_Y26_N1
--operation mode is normal

W142_regoutff = AMPP_FUNCTION(clk_i, W142L3, X1_dffs[739], W142L2, !F1_trig_mod_reset_n, N1L1);


--W042_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_239_sm1|regoutff at LC_X18_Y26_N6
--operation mode is normal

W042_regoutff = AMPP_FUNCTION(clk_i, W042L2, X1_dffs[736], W042L3, !F1_trig_mod_reset_n, N1L1);


--T1L16 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~8764 at LC_X18_Y26_N9
--operation mode is normal

T1L16 = AMPP_FUNCTION(W342_regoutff, W142_regoutff, W242_regoutff, W042_regoutff);


--W742_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_246_sm1|regoutff at LC_X17_Y28_N3
--operation mode is normal

W742_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[757], W742L3, W742L2, !F1_trig_mod_reset_n, N1L1);


--W642_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_245_sm1|regoutff at LC_X17_Y28_N7
--operation mode is normal

W642_regoutff = AMPP_FUNCTION(clk_i, W642L3, W642L2, X1_dffs[754], !F1_trig_mod_reset_n, N1L1);


--W542_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_244_sm1|regoutff at LC_X17_Y28_N9
--operation mode is normal

W542_regoutff = AMPP_FUNCTION(clk_i, W542L3, X1_dffs[751], W542L2, !F1_trig_mod_reset_n, N1L1);


--W442_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_243_sm1|regoutff at LC_X17_Y28_N6
--operation mode is normal

W442_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[748], W442L2, W442L3, !F1_trig_mod_reset_n, N1L1);


--T1L26 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~9009 at LC_X17_Y28_N1
--operation mode is normal

T1L26 = AMPP_FUNCTION(W742_regoutff, W542_regoutff, W642_regoutff, W442_regoutff);


--W152_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_250_sm1|regoutff at LC_X18_Y28_N2
--operation mode is normal

W152_regoutff = AMPP_FUNCTION(clk_i, W152L3, X1_dffs[769], W152L2, !F1_trig_mod_reset_n, N1L1);


--W052_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_249_sm1|regoutff at LC_X18_Y28_N0
--operation mode is normal

W052_regoutff = AMPP_FUNCTION(clk_i, W052L2, X1_dffs[766], W052L3, !F1_trig_mod_reset_n, N1L1);


--W942_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_248_sm1|regoutff at LC_X18_Y28_N9
--operation mode is normal

W942_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[763], W942L3, W942L2, !F1_trig_mod_reset_n, N1L1);


--W842_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_247_sm1|regoutff at LC_X18_Y28_N7
--operation mode is normal

W842_regoutff = AMPP_FUNCTION(clk_i, W842L2, W842L3, X1_dffs[760], !F1_trig_mod_reset_n, N1L1);


--T1L36 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~9258 at LC_X18_Y28_N6
--operation mode is normal

T1L36 = AMPP_FUNCTION(W152_regoutff, W052_regoutff, W842_regoutff, W942_regoutff);


--W552_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_254_sm1|regoutff at LC_X19_Y24_N6
--operation mode is normal

W552_regoutff = AMPP_FUNCTION(clk_i, W552L3, W552L2, X1_dffs[781], !F1_trig_mod_reset_n, N1L1);


--W452_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_253_sm1|regoutff at LC_X19_Y24_N3
--operation mode is normal

W452_regoutff = AMPP_FUNCTION(clk_i, W452L2, W452L3, X1_dffs[778], !F1_trig_mod_reset_n, N1L1);


--W352_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_252_sm1|regoutff at LC_X19_Y24_N1
--operation mode is normal

W352_regoutff = AMPP_FUNCTION(clk_i, W352L3, X1_dffs[775], W352L2, !F1_trig_mod_reset_n, N1L1);


--W252_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_251_sm1|regoutff at LC_X19_Y24_N8
--operation mode is normal

W252_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[772], W252L2, W252L3, !F1_trig_mod_reset_n, N1L1);


--T1L46 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~9511 at LC_X19_Y24_N5
--operation mode is normal

T1L46 = AMPP_FUNCTION(W252_regoutff, W352_regoutff, W452_regoutff, W552_regoutff);


--T1L58 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11746 at LC_X19_Y25_N5
--operation mode is normal

T1L58 = AMPP_FUNCTION(T1L46, T1L36, T1L16, T1L26);


--T1L09 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11960 at LC_X28_Y22_N2
--operation mode is normal

T1L09 = AMPP_FUNCTION(T1L38, T1L58, T1L48, T1L28);


--T1L29 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11996 at LC_X19_Y14_N3
--operation mode is normal

T1L29 = AMPP_FUNCTION(T1L78, T1L09, T1L98, T1L88);


--W952_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_258_sm1|regoutff at LC_X9_Y18_N6
--operation mode is normal

W952_regoutff = AMPP_FUNCTION(clk_i, W952L2, W952L3, X1_dffs[793], !F1_trig_mod_reset_n, N1L1);


--W852_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_257_sm1|regoutff at LC_X9_Y15_N0
--operation mode is normal

W852_regoutff = AMPP_FUNCTION(clk_i, W852L3, X1_dffs[790], W852L2, !F1_trig_mod_reset_n, N1L1);


--W752_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_256_sm1|regoutff at LC_X9_Y16_N6
--operation mode is normal

W752_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[787], W752L2, W752L3, !F1_trig_mod_reset_n, N1L1);


--W652_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_255_sm1|regoutff at LC_X8_Y16_N8
--operation mode is normal

W652_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[784], W652L3, W652L2, !F1_trig_mod_reset_n, N1L1);


--T1L56 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~9768 at LC_X8_Y16_N1
--operation mode is normal

T1L56 = AMPP_FUNCTION(W652_regoutff, W752_regoutff, W852_regoutff, W952_regoutff);


--W362_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_262_sm1|regoutff at LC_X8_Y4_N5
--operation mode is normal

W362_regoutff = AMPP_FUNCTION(clk_i, W362L3, X1_dffs[805], W362L2, !F1_trig_mod_reset_n, N1L1);


--W262_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_261_sm1|regoutff at LC_X8_Y5_N4
--operation mode is normal

W262_regoutff = AMPP_FUNCTION(clk_i, W262L3, W262L2, X1_dffs[802], !F1_trig_mod_reset_n, N1L1);


--W162_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_260_sm1|regoutff at LC_X8_Y8_N5
--operation mode is normal

W162_regoutff = AMPP_FUNCTION(clk_i, W162L3, X1_dffs[799], W162L2, !F1_trig_mod_reset_n, N1L1);


--W062_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_259_sm1|regoutff at LC_X8_Y16_N2
--operation mode is normal

W062_regoutff = AMPP_FUNCTION(clk_i, W062L3, W062L2, X1_dffs[796], !F1_trig_mod_reset_n, N1L1);


--T1L66 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~10029 at LC_X8_Y8_N0
--operation mode is normal

T1L66 = AMPP_FUNCTION(W362_regoutff, W162_regoutff, W062_regoutff, W262_regoutff);


--W762_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_266_sm1|regoutff at LC_X9_Y5_N3
--operation mode is normal

W762_regoutff = AMPP_FUNCTION(clk_i, W762L3, X1_dffs[817], W762L2, !F1_trig_mod_reset_n, N1L1);


--W662_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_265_sm1|regoutff at LC_X9_Y5_N9
--operation mode is normal

W662_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[813], X1_dffs[814], X1_dffs[812], !F1_trig_mod_reset_n, N1L1);


--W562_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_264_sm1|regoutff at LC_X9_Y5_N0
--operation mode is normal

W562_regoutff = AMPP_FUNCTION(clk_i, W562L3, W562L2, X1_dffs[811], !F1_trig_mod_reset_n, N1L1);


--W462_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_263_sm1|regoutff at LC_X9_Y3_N6
--operation mode is normal

W462_regoutff = AMPP_FUNCTION(clk_i, W462L2, X1_dffs[808], W462L3, !F1_trig_mod_reset_n, N1L1);


--T1L76 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~10294 at LC_X9_Y5_N8
--operation mode is normal

T1L76 = AMPP_FUNCTION(W462_regoutff, W562_regoutff, W762_regoutff, W662_regoutff);


--W172_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_270_sm1|regoutff at LC_X6_Y19_N7
--operation mode is normal

W172_regoutff = AMPP_FUNCTION(clk_i, W172L3, X1_dffs[829], W172L2, !F1_trig_mod_reset_n, N1L1);


--W072_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_269_sm1|regoutff at LC_X6_Y19_N9
--operation mode is normal

W072_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[826], W072L3, W072L2, !F1_trig_mod_reset_n, N1L1);


--W962_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_268_sm1|regoutff at LC_X6_Y19_N2
--operation mode is normal

W962_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[823], W962L2, W962L3, !F1_trig_mod_reset_n, N1L1);


--W862_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_267_sm1|regoutff at LC_X6_Y19_N6
--operation mode is normal

W862_regoutff = AMPP_FUNCTION(clk_i, W862L3, X1_dffs[820], W862L2, !F1_trig_mod_reset_n, N1L1);


--T1L86 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~10563 at LC_X6_Y19_N5
--operation mode is normal

T1L86 = AMPP_FUNCTION(W962_regoutff, W862_regoutff, W172_regoutff, W072_regoutff);


--T1L68 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11811 at LC_X8_Y16_N3
--operation mode is normal

T1L68 = AMPP_FUNCTION(T1L86, T1L66, T1L56, T1L76);


--W372_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_272_sm1|regoutff at LC_X7_Y19_N7
--operation mode is normal

W372_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[835], W372L2, W372L3, !F1_trig_mod_reset_n, N1L1);


--W272_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_271_sm1|regoutff at LC_X7_Y19_N2
--operation mode is normal

W272_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[832], W272L2, W272L3, !F1_trig_mod_reset_n, N1L1);


--T1L96 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11249 at LC_X7_Y19_N8
--operation mode is normal

T1L96 = AMPP_FUNCTION(W372_regoutff, W272_regoutff);


--W472_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_273_sm1|regoutff at LC_X8_Y19_N9
--operation mode is normal

W472_regoutff = AMPP_FUNCTION(clk_i, W472L3, X1_dffs[838], W472L2, !F1_trig_mod_reset_n, N1L1);


--W572_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_274_sm1|regoutff at LC_X8_Y19_N6
--operation mode is normal

W572_regoutff = AMPP_FUNCTION(clk_i, X1_dffs[841], W572L3, W572L2, !F1_trig_mod_reset_n, N1L1);


--T1L19 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~11977 at LC_X8_Y16_N4
--operation mode is normal

T1L19 = AMPP_FUNCTION(W572_regoutff, T1L96, W472_regoutff, T1L68);


--N1_trigger_happened_ff[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1] at LC_X13_Y14_N5
--operation mode is normal

N1_trigger_happened_ff[1] = AMPP_FUNCTION(clk_i, T1L19, T1L29, B1_run_instr_on, !N1_trigger_happened_ff[1]);


--N1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened[1]~12 at LC_X13_Y14_N6
--operation mode is normal

N1L2 = AMPP_FUNCTION(N1_trigger_happened_ff[1]);

--X1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[2] at LC_X13_Y14_N6
--operation mode is normal

X1_dffs[2]_sload_eqn = X1_dffs[3];
X1_dffs[2] = DFFEA(X1_dffs[2]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--N1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened[1]~17 at LC_X18_Y14_N1
--operation mode is normal

N1L3 = AMPP_FUNCTION(X1_dffs[5], N1L2, T1L19, T1L29);


--R1_edq is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq at LC_X9_Y14_N6
--operation mode is normal

R1_edq = AMPP_FUNCTION(clk_i, B1_run_instr_on, X1_dffs[4], Q1L1, R1L4, !B1_reset_all);


--R1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i~113 at LC_X9_Y14_N2
--operation mode is normal

R1L4 = AMPP_FUNCTION(M2_counter_cell[5], X1_dffs[4], R1_edq);

--X1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[3] at LC_X9_Y14_N2
--operation mode is normal

X1_dffs[3]_sload_eqn = X1_dffs[4];
X1_dffs[3] = DFFEA(X1_dffs[3]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--Q1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|i~97 at LC_X8_Y14_N9
--operation mode is normal

Q1L1 = AMPP_FUNCTION(X1_dffs[3], M2_counter_cell[5], M2_counter_cell[7], M2_counter_cell[6]);


--R1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i~105 at LC_X9_Y14_N1
--operation mode is normal

R1L3 = AMPP_FUNCTION(B1_run_instr_on, Q1L1, R1L4);

--X1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[4] at LC_X9_Y14_N1
--operation mode is normal

X1_dffs[4]_sload_eqn = X1_dffs[5];
X1_dffs[4] = DFFEA(X1_dffs[4]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--KB6L5Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[4]~reg0 at LC_X8_Y12_N4
--operation mode is normal

KB6L5Q = AMPP_FUNCTION(!A1L5, N1L3, LB1_state[4], D1L4, D1L41, !D1L61, D1_IRSR_ENA);


--D1L31 is sld_hub:SLD_HUB_INST|IRSR_D[3]~1230 at LC_X8_Y12_N7
--operation mode is normal

D1L31 = AMPP_FUNCTION(KB6L4Q, D1L4, LB1_state[4], KB6L5Q);


--Z2L1 is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|declut:decoder|anode[0][1]~48 at LC_X8_Y13_N8
--operation mode is normal

Z2L1 = D1_jtag_debug_mode_usr1 # D1_jtag_debug_mode_usr0;


--LB1_reduce_nor_22 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22 at LC_X3_Y12_N0
--operation mode is normal

LB1_reduce_nor_22 = AMPP_FUNCTION(LB1L9, LB1L8, LB1_state[1], LB1_state[2]);


--LB1L13 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_36~25 at LC_X5_Y13_N6
--operation mode is normal

LB1L13 = AMPP_FUNCTION(LB1_state[12], LB1_state[8]);


--LB1L52 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~42 at LC_X3_Y13_N7
--operation mode is normal

LB1L52 = AMPP_FUNCTION(LB1L13, LB1L31, LB1_reduce_nor_22, LB1_state[3]);


--LB1_reduce_nor_50 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_50 at LC_X2_Y12_N5
--operation mode is normal

LB1_reduce_nor_50 = AMPP_FUNCTION(LB1_state[5], LB1_state[15], LB1L3, LB1L02);


--LB1_reduce_nor_20 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20 at LC_X2_Y13_N2
--operation mode is normal

LB1_reduce_nor_20 = AMPP_FUNCTION(LB1L3, LB1_state[0], LB1_state[7], LB1L2);


--AB4_points[0][7] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][7] at LC_X8_Y13_N5
--operation mode is normal

AB4_points[0][7]_lut_out = KB6L2Q & KB6L3Q & Z2L1 & KB6L4Q;
AB4_points[0][7] = DFFEA(AB4_points[0][7]_lut_out, !GLOBAL(A1L5), !GLOBAL(D1L61), , D1L62, , );


--D1L71 is sld_hub:SLD_HUB_INST|i~14 at LC_X7_Y13_N7
--operation mode is normal

D1L71 = AMPP_FUNCTION(LB1_state[8], D1_OK_TO_UPDATE_IR_Q, KB1L1Q);


--D1L81 is sld_hub:SLD_HUB_INST|i~15 at LC_X6_Y13_N7
--operation mode is normal

D1L81 = AMPP_FUNCTION(LB1_state[8], LB1_state[4]);


--D1L23 is sld_hub:SLD_HUB_INST|i~608 at LC_X3_Y12_N4
--operation mode is normal

D1L23 = AMPP_FUNCTION(A1L7, LB1_state[12], LB1_state[2]);


--AB4_points[0][1] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][1] at LC_X8_Y13_N2
--operation mode is normal

AB4_points[0][1]_lut_out = KB6L2Q & Z2L2 & (D1_jtag_debug_mode_usr0 # D1_jtag_debug_mode_usr1);
AB4_points[0][1] = DFFEA(AB4_points[0][1]_lut_out, !GLOBAL(A1L5), !GLOBAL(D1L61), , D1L62, , );


--D1L92 is sld_hub:SLD_HUB_INST|i~546 at LC_X7_Y13_N5
--operation mode is normal

D1L92 = AMPP_FUNCTION(D1_OK_TO_UPDATE_IR_Q, LB1_state[8]);


--AB4_points[0][2] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][2] at LC_X8_Y13_N1
--operation mode is normal

AB4_points[0][2]_lut_out = !KB6L2Q & KB6L3Q & Z2L1 & !KB6L4Q;
AB4_points[0][2] = DFFEA(AB4_points[0][2]_lut_out, !GLOBAL(A1L5), !GLOBAL(D1L61), , D1L62, , );


--D1L1 is sld_hub:SLD_HUB_INST|BROADCAST_ENA~10 at LC_X7_Y13_N6
--operation mode is normal

D1L1 = AMPP_FUNCTION(AB4_points[0][2], AB4_points[0][1], D1L92, KB5L1Q);


--KB3L3Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[2]~reg0 at LC_X6_Y13_N5
--operation mode is normal

KB3L3Q = AMPP_FUNCTION(!A1L5, KB6L3Q, !D1L61, GND, D1L91);


--D1L6 is sld_hub:SLD_HUB_INST|IRF_ENABLE[1]~4 at LC_X7_Y13_N9
--operation mode is normal

D1L6 = AMPP_FUNCTION(KB4L1Q, KB5L1Q, AB4_points[0][2]);

--KB1L1Q is sld_hub:SLD_HUB_INST|sld_dffex:BROADCAST|Q[0]~reg0 at LC_X7_Y13_N9
--operation mode is normal

KB1L1Q = AMPP_FUNCTION(!A1L5, AB4_points[0][1], !D1L61, GND, D1L1);


--D1L7 is sld_hub:SLD_HUB_INST|IRF_ENABLE[1]~10 at LC_X7_Y13_N2
--operation mode is normal

D1L7 = AMPP_FUNCTION(D1L6, LB1_state[5], D1_OK_TO_UPDATE_IR_Q);


--KB3L2Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[1]~reg0 at LC_X6_Y13_N0
--operation mode is normal

KB3L2Q = AMPP_FUNCTION(!A1L5, KB6L2Q, !D1L61, GND, D1L91);


--KB3L1Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[0]~reg0 at LC_X6_Y13_N6
--operation mode is normal

KB3L1Q = AMPP_FUNCTION(!A1L5, KB6L1Q, !D1L61, GND, D1L91);


--E1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2] at LC_X9_Y13_N2
--operation mode is normal

E1_WORD_SR[2] = AMPP_FUNCTION(!A1L2, E1L2, E1_WORD_SR[3], A1L4, !E1_clear_signal, U1L1);


--E1L4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux_14_rtl_664_rtl_672~0 at LC_X9_Y11_N6
--operation mode is normal

E1L4 = AMPP_FUNCTION(M1_safe_q[3], M1_safe_q[0], M1_safe_q[2], M1_safe_q[1]);


--E1L6 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|reduce_nor_6~11 at LC_X9_Y11_N0
--operation mode is normal

E1L6 = AMPP_FUNCTION(M1_safe_q[3], M1_safe_q[0], M1_safe_q[2], M1_safe_q[1]);


--E1L7 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~3 at LC_X9_Y13_N7
--operation mode is normal

E1L7 = AMPP_FUNCTION(A1L4, D1L22, D1_jtag_debug_mode_usr1);


--X2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at LC_X12_Y11_N9
--operation mode is normal

X2_dffs[2]_lut_out = M3_safe_q[1] & (A1L4 # X2_dffs[3]) # !M3_safe_q[1] & !A1L4 & X2_dffs[3];
X2_dffs[2] = DFFEA(X2_dffs[2]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--E2_WORD_SR[2] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LC_X6_Y12_N3
--operation mode is normal

E2_WORD_SR[2] = AMPP_FUNCTION(!A1L5, E2L3, E2_WORD_SR[3], M8_safe_q[4], LB1_state[4], !E2_clear_signal, D1L02);


--E2L3 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_15_rtl_695_rtl_703_rtl_717~0 at LC_X6_Y11_N3
--operation mode is normal

E2L3 = AMPP_FUNCTION(M8_safe_q[2], M8_safe_q[1], M8_safe_q[0], M8_safe_q[3]);


--E2L6 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|reduce_nor_6~20 at LC_X6_Y11_N0
--operation mode is normal

E2L6 = AMPP_FUNCTION(M8_safe_q[0], M8_safe_q[1]);


--E2_reduce_nor_6 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|reduce_nor_6 at LC_X6_Y11_N1
--operation mode is normal

E2_reduce_nor_6 = AMPP_FUNCTION(M8_safe_q[3], E2L6, M8_safe_q[2], M8_safe_q[4]);


--E2L7 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|word_counter[0]~4 at LC_X6_Y12_N6
--operation mode is normal

E2L7 = AMPP_FUNCTION(D1_jtag_debug_mode_usr0, LB1_state[3], LB1_state[4]);


--D1L01 is sld_hub:SLD_HUB_INST|IRSR_D[2]~94 at LC_X8_Y13_N4
--operation mode is normal

D1L01 = AMPP_FUNCTION(KB6L3Q, KB6L4Q, KB6L8Q, AB4_points[0][3]);


--D1L21 is sld_hub:SLD_HUB_INST|IRSR_D[2]~1236 at LC_X9_Y12_N7
--operation mode is normal

D1L21 = AMPP_FUNCTION(R1_edq, R1L5Q, B1_run_instr_on, G1_is_max_write_address_ff);


--D1L11 is sld_hub:SLD_HUB_INST|IRSR_D[2]~95 at LC_X9_Y12_N2
--operation mode is normal

D1L11 = AMPP_FUNCTION(D1L21, D1L4, X1_dffs[5]);

--S1_status_out[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] at LC_X9_Y12_N2
--operation mode is normal

S1_status_out[2] = AMPP_FUNCTION(clk_i, B1_run_instr_on, !B1_reset_all, GND);


--LB1L42 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~23 at LC_X1_Y13_N9
--operation mode is normal

LB1L42 = AMPP_FUNCTION(LB1L4, LB1L2, LB1_state[7], LB1_state[0]);


--LB1L33 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_38~17 at LC_X2_Y12_N2
--operation mode is normal

LB1L33 = AMPP_FUNCTION(LB1_state[9], LB1_state[6]);


--LB1L84 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|Select_89_rtl_689~11 at LC_X2_Y13_N7
--operation mode is normal

LB1L84 = AMPP_FUNCTION(A1L7, LB1L33, LB1L42, LB1_reduce_nor_20);


--LB1L93 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~38 at LC_X1_Y13_N4
--operation mode is normal

LB1L93 = AMPP_FUNCTION(LB1_state[10], LB1L2, LB1L12, LB1L5);


--LB1_reduce_nor_48 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_48 at LC_X1_Y13_N6
--operation mode is normal

LB1_reduce_nor_48 = AMPP_FUNCTION(LB1_state[13], LB1_state[11], LB1L93, LB1_state[14]);


--LB1L63 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40~25 at LC_X2_Y14_N6
--operation mode is normal

LB1L63 = AMPP_FUNCTION(LB1_state[14], LB1_state[13], LB1_state[11], LB1_state[10]);


--LB1_reduce_nor_40 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40 at LC_X2_Y14_N7
--operation mode is normal

LB1_reduce_nor_40 = AMPP_FUNCTION(LB1L5, LB1L63, LB1L2, LB1L12);


--LB1L04 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~47 at LC_X2_Y14_N2
--operation mode is normal

LB1L04 = AMPP_FUNCTION(LB1_state[11], LB1_state[13]);


--LB1L83 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~37 at LC_X2_Y14_N3
--operation mode is normal

LB1L83 = AMPP_FUNCTION(LB1_state[14], LB1L93, LB1_reduce_nor_40, LB1L04);


--LB1_reduce_nor_46 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_46 at LC_X1_Y13_N1
--operation mode is normal

LB1_reduce_nor_46 = AMPP_FUNCTION(LB1_state[13], LB1_state[11], LB1L93, LB1_state[14]);


--LB1_reduce_nor_44 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_44 at LC_X3_Y13_N1
--operation mode is normal

LB1_reduce_nor_44 = AMPP_FUNCTION(LB1_state[3], LB1_state[8], LB1_state[12], LB1L31);


--LB1L92 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~78 at LC_X2_Y13_N4
--operation mode is normal

LB1L92 = AMPP_FUNCTION(LB1_reduce_nor_46, LB1_reduce_nor_48, LB1L83, LB1_reduce_nor_44);


--LB1L61 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~45 at LC_X5_Y13_N8
--operation mode is normal

LB1L61 = AMPP_FUNCTION(LB1_state[12], LB1_state[3], LB1_state[8]);


--LB1L32 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~20 at LC_X3_Y13_N2
--operation mode is normal

LB1L32 = AMPP_FUNCTION(LB1L61, LB1L31, LB1_reduce_nor_34, LB1_reduce_nor_28);


--LB1L82 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~76 at LC_X2_Y13_N9
--operation mode is normal

LB1L82 = AMPP_FUNCTION(LB1_reduce_nor_20, LB1L32, LB1L52, LB1_reduce_nor_50);


--LB1L62 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~51 at LC_X2_Y12_N7
--operation mode is normal

LB1L62 = AMPP_FUNCTION(LB1_state[9], LB1_state[6]);


--LB1_reduce_nor_32 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32 at LC_X2_Y12_N6
--operation mode is normal

LB1_reduce_nor_32 = AMPP_FUNCTION(LB1L62, LB1L12, LB1L2, LB1L4);


--LB1_reduce_nor_24 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_24 at LC_X3_Y12_N7
--operation mode is normal

LB1_reduce_nor_24 = AMPP_FUNCTION(LB1L9, LB1L8, LB1_state[1], LB1_state[2]);


--LB1_reduce_nor_38 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_38 at LC_X2_Y12_N4
--operation mode is normal

LB1_reduce_nor_38 = AMPP_FUNCTION(LB1L33, LB1L12, LB1L2, LB1L4);


--LB1L72 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~67 at LC_X2_Y12_N0
--operation mode is normal

LB1L72 = AMPP_FUNCTION(LB1_reduce_nor_38, LB1_reduce_nor_30, LB1_reduce_nor_24, LB1_reduce_nor_32);


--LB1L53 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40~17 at LC_X3_Y12_N3
--operation mode is normal

LB1L53 = AMPP_FUNCTION(LB1L21, LB1_state[2], LB1L6, LB1L12);


--LB1L73 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~36 at LC_X2_Y14_N9
--operation mode is normal

LB1L73 = AMPP_FUNCTION(LB1_state[14], LB1L53, LB1L5, LB1_state[10]);


--LB1L54 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_48~41 at LC_X2_Y14_N4
--operation mode is normal

LB1L54 = AMPP_FUNCTION(LB1_state[14], LB1_state[13], LB1_state[11]);


--LB1L74 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_50~28 at LC_X2_Y13_N8
--operation mode is normal

LB1L74 = AMPP_FUNCTION(LB1_state[5], LB1_state[15], LB1L5, LB1L4);


--LB1L34 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_46~24 at LC_X1_Y13_N2
--operation mode is normal

LB1L34 = AMPP_FUNCTION(LB1_state[13], LB1_state[11]);


--FB1L561 is tx_reply:DUT|reply_translator:I1|Select_1038_rtl_182_rtl_219~18 at LC_X6_Y14_N5
--operation mode is normal

FB1L561 = FB1L77Q & FB1_reply_word1_2[1];


--FB1L461 is tx_reply:DUT|reply_translator:I1|Select_1038_rtl_182_rtl_219~3 at LC_X6_Y14_N6
--operation mode is normal

FB1L461 = LCELL(FB1L561 # FB1L461 & (FB1L221 # !FB1L231));

--FB1_checksum_in[30] is tx_reply:DUT|reply_translator:I1|checksum_in[30] at LC_X6_Y14_N6
--operation mode is normal

FB1_checksum_in[30] = DFFEA(FB1L461, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L481 is tx_reply:DUT|reply_translator:I1|Select_1070_rtl_184_rtl_221~106 at LC_X5_Y16_N0
--operation mode is normal

FB1L481 = FB1_reply_word1_2[1] & (FB1L58Q # FB1L77Q & FB1_reply_word1_1[6]) # !FB1_reply_word1_2[1] & FB1L77Q & FB1_reply_word1_1[6];


--FB1L381 is tx_reply:DUT|reply_translator:I1|Select_1070_rtl_184_rtl_221~4 at LC_X5_Y16_N5
--operation mode is normal

FB1L381 = LCELL(FB1L481 # FB1L381 & (FB1L221 # !FB1L231));

--FB1_checksum_in[14] is tx_reply:DUT|reply_translator:I1|checksum_in[14] at LC_X5_Y16_N5
--operation mode is normal

FB1_checksum_in[14] = DFFEA(FB1L381, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--A1L13Q is stim_current_state~8 at LC_X5_Y10_N5
--operation mode is normal

A1L13Q_lut_out = !A1L33Q & (A1L13Q # !stim2_i & stim1_i);
A1L13Q = DFFEA(A1L13Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--FB1L791 is tx_reply:DUT|reply_translator:I1|Select_1086_rtl_185_rtl_222~8 at LC_X5_Y14_N2
--operation mode is normal

FB1L791 = FB1_reply_word1_2[1] & (FB1L58Q # FB1L77Q & FB1_reply_word1_0[6]) # !FB1_reply_word1_2[1] & FB1L77Q & FB1_reply_word1_0[6];


--FB1L691 is tx_reply:DUT|reply_translator:I1|Select_1086_rtl_185_rtl_222~4 at LC_X5_Y14_N5
--operation mode is normal

FB1L691 = LCELL(FB1L791 # FB1L691 & (FB1L221 # !FB1L231));

--FB1_checksum_in[6] is tx_reply:DUT|reply_translator:I1|checksum_in[6] at LC_X5_Y14_N5
--operation mode is normal

FB1_checksum_in[6] = DFFEA(FB1L691, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L271 is tx_reply:DUT|reply_translator:I1|Select_1054_rtl_183_rtl_220~3 at LC_X7_Y14_N8
--operation mode is normal

FB1L271 = LCELL(FB1L561 # FB1L271 & (FB1L221 # !FB1L231));

--FB1_checksum_in[22] is tx_reply:DUT|reply_translator:I1|checksum_in[22] at LC_X7_Y14_N8
--operation mode is normal

FB1_checksum_in[22] = DFFEA(FB1L271, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L281 is tx_reply:DUT|reply_translator:I1|Select_1070_rtl_184_rtl_221~1 at LC_X5_Y16_N8
--operation mode is normal

FB1L281 = FB1_reply_word1_2[1] & FB1L58Q;


--FB1L471 is tx_reply:DUT|reply_translator:I1|Select_1056_rtl_175_rtl_216~3 at LC_X5_Y15_N2
--operation mode is normal

FB1L471 = LCELL(FB1L281 # FB1L471 & (FB1L221 # !FB1L231));

--FB1_checksum_in[21] is tx_reply:DUT|reply_translator:I1|checksum_in[21] at LC_X5_Y15_N2
--operation mode is normal

FB1_checksum_in[21] = DFFEA(FB1L471, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L991 is tx_reply:DUT|reply_translator:I1|Select_1088_rtl_177_rtl_218~4 at LC_X5_Y16_N2
--operation mode is normal

FB1L991 = LCELL(FB1L281 # FB1L991 & (FB1L221 # !FB1L231));

--FB1_checksum_in[5] is tx_reply:DUT|reply_translator:I1|checksum_in[5] at LC_X5_Y16_N2
--operation mode is normal

FB1_checksum_in[5] = DFFEA(FB1L991, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L071 is tx_reply:DUT|reply_translator:I1|Select_1048_rtl_142_rtl_203~5 at LC_X5_Y14_N8
--operation mode is normal

FB1L071 = !FB1L58Q & !FB1L77Q # !FB1_reply_word1_2[1];


--FB1L761 is tx_reply:DUT|reply_translator:I1|Select_1042_rtl_166_rtl_212~4 at LC_X5_Y14_N3
--operation mode is normal

FB1L761 = LCELL(FB1L761 & (FB1L221 # !FB1L231) # !FB1L071);

--FB1_checksum_in[28] is tx_reply:DUT|reply_translator:I1|checksum_in[28] at LC_X5_Y14_N3
--operation mode is normal

FB1_checksum_in[28] = DFFEA(FB1L761, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L671 is tx_reply:DUT|reply_translator:I1|Select_1058_rtl_167_rtl_213~3 at LC_X5_Y16_N4
--operation mode is normal

FB1L671 = LCELL(FB1L281 # FB1L671 & (FB1L221 # !FB1L231));

--FB1_checksum_in[20] is tx_reply:DUT|reply_translator:I1|checksum_in[20] at LC_X5_Y16_N4
--operation mode is normal

FB1_checksum_in[20] = DFFEA(FB1L671, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L202 is tx_reply:DUT|reply_translator:I1|Select_1090_rtl_169_rtl_215~8 at LC_X5_Y14_N6
--operation mode is normal

FB1L202 = FB1_reply_word1_2[1] & (FB1L58Q # FB1L77Q & FB1_reply_word1_0[4]) # !FB1_reply_word1_2[1] & FB1L77Q & FB1_reply_word1_0[4];


--FB1L102 is tx_reply:DUT|reply_translator:I1|Select_1090_rtl_169_rtl_215~4 at LC_X5_Y14_N1
--operation mode is normal

FB1L102 = LCELL(FB1L202 # FB1L102 & (FB1L221 # !FB1L231));

--FB1_checksum_in[4] is tx_reply:DUT|reply_translator:I1|checksum_in[4] at LC_X5_Y14_N1
--operation mode is normal

FB1_checksum_in[4] = DFFEA(FB1L102, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L681 is tx_reply:DUT|reply_translator:I1|Select_1074_rtl_168_rtl_214~4 at LC_X5_Y16_N6
--operation mode is normal

FB1L681 = LCELL(FB1L281 # FB1L681 & (FB1L221 # !FB1L231));

--FB1_checksum_in[12] is tx_reply:DUT|reply_translator:I1|checksum_in[12] at LC_X5_Y16_N6
--operation mode is normal

FB1_checksum_in[12] = DFFEA(FB1L681, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L402 is tx_reply:DUT|reply_translator:I1|Select_1092_rtl_161_rtl_211~4 at LC_X5_Y15_N1
--operation mode is normal

FB1L402 = LCELL(FB1L281 # FB1L402 & (FB1L221 # !FB1L231));

--FB1_checksum_in[3] is tx_reply:DUT|reply_translator:I1|checksum_in[3] at LC_X5_Y15_N1
--operation mode is normal

FB1_checksum_in[3] = DFFEA(FB1L402, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L981 is tx_reply:DUT|reply_translator:I1|Select_1078_rtl_152_rtl_208~8 at LC_X5_Y14_N7
--operation mode is normal

FB1L981 = FB1L77Q & (FB1_reply_word1_1[2] # FB1L58Q & FB1_reply_word1_2[1]) # !FB1L77Q & FB1L58Q & FB1_reply_word1_2[1];


--FB1L881 is tx_reply:DUT|reply_translator:I1|Select_1078_rtl_152_rtl_208~4 at LC_X5_Y14_N9
--operation mode is normal

FB1L881 = LCELL(FB1L981 # FB1L881 & (FB1L221 # !FB1L231));

--FB1_checksum_in[10] is tx_reply:DUT|reply_translator:I1|checksum_in[10] at LC_X5_Y14_N9
--operation mode is normal

FB1_checksum_in[10] = DFFEA(FB1L881, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L871 is tx_reply:DUT|reply_translator:I1|Select_1062_rtl_151_rtl_207~3 at LC_X5_Y16_N9
--operation mode is normal

FB1L871 = LCELL(FB1L281 # FB1L871 & (FB1L221 # !FB1L231));

--FB1_checksum_in[18] is tx_reply:DUT|reply_translator:I1|checksum_in[18] at LC_X5_Y16_N9
--operation mode is normal

FB1_checksum_in[18] = DFFEA(FB1L871, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L961 is tx_reply:DUT|reply_translator:I1|Select_1048_rtl_142_rtl_203~4 at LC_X5_Y14_N4
--operation mode is normal

FB1L961 = LCELL(FB1L961 & (FB1L221 # !FB1L231) # !FB1L071);

--FB1_checksum_in[25] is tx_reply:DUT|reply_translator:I1|checksum_in[25] at LC_X5_Y14_N4
--operation mode is normal

FB1_checksum_in[25] = DFFEA(FB1L961, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L081 is tx_reply:DUT|reply_translator:I1|Select_1064_rtl_143_rtl_204~3 at LC_X6_Y14_N7
--operation mode is normal

FB1L081 = LCELL(FB1L561 # FB1L081 & (FB1L221 # !FB1L231));

--FB1_checksum_in[17] is tx_reply:DUT|reply_translator:I1|checksum_in[17] at LC_X6_Y14_N7
--operation mode is normal

FB1_checksum_in[17] = DFFEA(FB1L081, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L191 is tx_reply:DUT|reply_translator:I1|Select_1080_rtl_144_rtl_205~4 at LC_X5_Y15_N9
--operation mode is normal

FB1L191 = LCELL(FB1L281 # FB1L191 & (FB1L221 # !FB1L231));

--FB1_checksum_in[9] is tx_reply:DUT|reply_translator:I1|checksum_in[9] at LC_X5_Y15_N9
--operation mode is normal

FB1_checksum_in[9] = DFFEA(FB1L191, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L602 is tx_reply:DUT|reply_translator:I1|Select_1096_rtl_145_rtl_206~1 at LC_X5_Y17_N3
--operation mode is normal

FB1L602 = FB1L77Q & FB1_reply_word1_0[1];


--FB1L702 is tx_reply:DUT|reply_translator:I1|Select_1096_rtl_145_rtl_206~3 at LC_X5_Y16_N7
--operation mode is normal

FB1L702 = LCELL(FB1L602 # FB1L702 & (FB1L221 # !FB1L231));

--FB1_checksum_in[1] is tx_reply:DUT|reply_translator:I1|checksum_in[1] at LC_X5_Y16_N7
--operation mode is normal

FB1_checksum_in[1] = DFFEA(FB1L702, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L902 is tx_reply:DUT|reply_translator:I1|Select_1098_rtl_137~1 at LC_X8_Y15_N2
--operation mode is normal

FB1L902 = FB1L39Q & FB1_wordN_0[0];


--FB1L012 is tx_reply:DUT|reply_translator:I1|Select_1098_rtl_137~4 at LC_X5_Y15_N7
--operation mode is normal

FB1L012 = LCELL(FB1L902 # FB1L012 & (FB1L221 # !FB1L231));

--FB1_checksum_in[0] is tx_reply:DUT|reply_translator:I1|checksum_in[0] at LC_X5_Y15_N7
--operation mode is normal

FB1_checksum_in[0] = DFFEA(FB1L012, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--FB1L391 is tx_reply:DUT|reply_translator:I1|Select_1082_rtl_136_rtl_202~1 at LC_X5_Y17_N1
--operation mode is normal

FB1L391 = FB1_reply_word1_1[0] & FB1L77Q;


--FB1L491 is tx_reply:DUT|reply_translator:I1|Select_1082_rtl_136_rtl_202~3 at LC_X6_Y17_N4
--operation mode is normal

FB1L491 = LCELL(FB1L391 # FB1L491 & (FB1L221 # !FB1L231));

--FB1_checksum_in[8] is tx_reply:DUT|reply_translator:I1|checksum_in[8] at LC_X6_Y17_N4
--operation mode is normal

FB1_checksum_in[8] = DFFEA(FB1L491, GLOBAL(clk_i), !GLOBAL(rst_i), , FB1_reduce_or_1099, , );


--X1_dffs[24] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[24] at LC_X13_Y22_N6
--operation mode is normal

X1_dffs[24]_sload_eqn = X1_dffs[25];
X1_dffs[24] = DFFEA(X1_dffs[24]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[23] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[23] at LC_X12_Y22_N5
--operation mode is normal

X1_dffs[23]_sload_eqn = X1_dffs[24];
X1_dffs[23] = DFFEA(X1_dffs[23]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W3L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|p_match_out~148 at LC_X13_Y22_N1
--operation mode is normal

W3L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[2], X1_dffs[24], X1_dffs[23]);

--W3_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|holdff at LC_X13_Y22_N1
--operation mode is normal

W3_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[2], VCC, GND);


--W3L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|p_match_out~104 at LC_X13_Y22_N4
--operation mode is normal

W3L2 = AMPP_FUNCTION(X1_dffs[24], X1_dffs[23]);

--B1_acq_trigger_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2] at LC_X13_Y22_N4
--operation mode is normal

B1_acq_trigger_in_reg[2] = AMPP_FUNCTION(clk_i, JB1_memory[0][2], VCC, GND);


--X1_dffs[25] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[25] at LC_X14_Y22_N4
--operation mode is normal

X1_dffs[25]_sload_eqn = X1_dffs[26];
X1_dffs[25] = DFFEA(X1_dffs[25]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--F1_trig_mod_reset_n is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trig_mod_reset_n at LC_X23_Y5_N2
--operation mode is normal

F1_trig_mod_reset_n = AMPP_FUNCTION(KB7L1Q, B1_reset_instr_on, LB1_state[1], B1_run_instr_on);


--N1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i~4 at LC_X13_Y14_N2
--operation mode is normal

N1L1 = AMPP_FUNCTION(G1_is_max_write_address_ff, X1_dffs[5]);


--X1_dffs[21] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[21] at LC_X13_Y22_N8
--operation mode is normal

X1_dffs[21]_lut_out = X1_dffs[22];
X1_dffs[21] = DFFEA(X1_dffs[21]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[20] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[20] at LC_X13_Y22_N9
--operation mode is normal

X1_dffs[20]_lut_out = X1_dffs[21];
X1_dffs[20] = DFFEA(X1_dffs[20]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|p_match_out~148 at LC_X13_Y22_N2
--operation mode is normal

W2L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[1], X1_dffs[20], X1_dffs[21]);

--W2_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|holdff at LC_X13_Y22_N2
--operation mode is normal

W2_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[1], VCC, GND);


--W2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|p_match_out~104 at LC_X13_Y22_N7
--operation mode is normal

W2L2 = AMPP_FUNCTION(X1_dffs[20], X1_dffs[21]);

--B1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1] at LC_X13_Y22_N7
--operation mode is normal

B1_acq_trigger_in_reg[1] = AMPP_FUNCTION(clk_i, JB1_memory[0][1], VCC, GND);


--X1_dffs[22] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[22] at LC_X12_Y22_N6
--operation mode is normal

X1_dffs[22]_sload_eqn = X1_dffs[23];
X1_dffs[22] = DFFEA(X1_dffs[22]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[18] at LC_X12_Y23_N4
--operation mode is normal

X1_dffs[18]_sload_eqn = X1_dffs[19];
X1_dffs[18] = DFFEA(X1_dffs[18]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[17] at LC_X12_Y23_N2
--operation mode is normal

X1_dffs[17]_lut_out = X1_dffs[18];
X1_dffs[17] = DFFEA(X1_dffs[17]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|p_match_out~148 at LC_X13_Y22_N5
--operation mode is normal

W1L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[0], X1_dffs[17], X1_dffs[18]);

--W1_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|holdff at LC_X13_Y22_N5
--operation mode is normal

W1_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[0], VCC, GND);


--W1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|p_match_out~104 at LC_X13_Y22_N3
--operation mode is normal

W1L2 = AMPP_FUNCTION(X1_dffs[17], X1_dffs[18]);

--B1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] at LC_X13_Y22_N3
--operation mode is normal

B1_acq_trigger_in_reg[0] = AMPP_FUNCTION(clk_i, JB1_memory[0][0], VCC, GND);


--X1_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[19] at LC_X13_Y23_N4
--operation mode is normal

X1_dffs[19]_sload_eqn = X1_dffs[20];
X1_dffs[19] = DFFEA(X1_dffs[19]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[842] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[842] at LC_X9_Y19_N2
--operation mode is normal

X1_dffs[842]_lut_out = X1_dffs[843];
X1_dffs[842] = DFFEA(X1_dffs[842]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W672L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_275_sm1|p_match_out~148 at LC_X9_Y19_N9
--operation mode is normal

W672L3 = AMPP_FUNCTION(X1_dffs[842], B1_acq_trigger_in_reg[275], X1_dffs[843]);

--W672_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_275_sm1|holdff at LC_X9_Y19_N9
--operation mode is normal

W672_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[275], VCC, GND);


--W672L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_275_sm1|p_match_out~104 at LC_X9_Y19_N6
--operation mode is normal

W672L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[275], X1_dffs[842]);

--X1_dffs[843] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[843] at LC_X9_Y19_N6
--operation mode is normal

X1_dffs[843]_sload_eqn = X1_dffs[844];
X1_dffs[843] = DFFEA(X1_dffs[843]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[844] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[844] at LC_X9_Y14_N5
--operation mode is normal

X1_dffs[844]_lut_out = !altera_internal_jtag;
X1_dffs[844] = DFFEA(X1_dffs[844]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[36] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[36] at LC_X13_Y27_N4
--operation mode is normal

X1_dffs[36]_sload_eqn = X1_dffs[37];
X1_dffs[36] = DFFEA(X1_dffs[36]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[35] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[35] at LC_X13_Y27_N2
--operation mode is normal

X1_dffs[35]_lut_out = X1_dffs[36];
X1_dffs[35] = DFFEA(X1_dffs[35]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W7L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|p_match_out~148 at LC_X13_Y28_N2
--operation mode is normal

W7L3 = AMPP_FUNCTION(X1_dffs[36], B1_acq_trigger_in_reg[6], X1_dffs[35]);

--W7_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|holdff at LC_X13_Y28_N2
--operation mode is normal

W7_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[6], VCC, GND);


--W7L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|p_match_out~104 at LC_X13_Y28_N5
--operation mode is normal

W7L2 = AMPP_FUNCTION(X1_dffs[35], X1_dffs[36]);

--B1_acq_trigger_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] at LC_X13_Y28_N5
--operation mode is normal

B1_acq_trigger_in_reg[6] = AMPP_FUNCTION(clk_i, JB1_memory[0][6], VCC, GND);


--X1_dffs[37] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[37] at LC_X13_Y27_N7
--operation mode is normal

X1_dffs[37]_sload_eqn = X1_dffs[38];
X1_dffs[37] = DFFEA(X1_dffs[37]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[33] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[33] at LC_X14_Y27_N4
--operation mode is normal

X1_dffs[33]_lut_out = X1_dffs[34];
X1_dffs[33] = DFFEA(X1_dffs[33]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[32] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[32] at LC_X14_Y27_N2
--operation mode is normal

X1_dffs[32]_lut_out = X1_dffs[33];
X1_dffs[32] = DFFEA(X1_dffs[32]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W6L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|p_match_out~148 at LC_X14_Y27_N8
--operation mode is normal

W6L3 = AMPP_FUNCTION(X1_dffs[32], B1_acq_trigger_in_reg[5], X1_dffs[33]);

--W6_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|holdff at LC_X14_Y27_N8
--operation mode is normal

W6_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[5], VCC, GND);


--W6L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|p_match_out~104 at LC_X14_Y27_N5
--operation mode is normal

W6L2 = AMPP_FUNCTION(X1_dffs[32], X1_dffs[33]);

--B1_acq_trigger_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5] at LC_X14_Y27_N5
--operation mode is normal

B1_acq_trigger_in_reg[5] = AMPP_FUNCTION(clk_i, JB1_memory[0][5], VCC, GND);


--X1_dffs[34] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[34] at LC_X13_Y27_N6
--operation mode is normal

X1_dffs[34]_lut_out = X1_dffs[35];
X1_dffs[34] = DFFEA(X1_dffs[34]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[30] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[30] at LC_X14_Y23_N2
--operation mode is normal

X1_dffs[30]_sload_eqn = X1_dffs[31];
X1_dffs[30] = DFFEA(X1_dffs[30]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[29] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[29] at LC_X14_Y23_N5
--operation mode is normal

X1_dffs[29]_lut_out = X1_dffs[30];
X1_dffs[29] = DFFEA(X1_dffs[29]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W5L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|p_match_out~148 at LC_X14_Y23_N8
--operation mode is normal

W5L3 = AMPP_FUNCTION(X1_dffs[30], X1_dffs[29], B1_acq_trigger_in_reg[4]);

--W5_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|holdff at LC_X14_Y23_N8
--operation mode is normal

W5_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[4], VCC, GND);


--W5L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|p_match_out~104 at LC_X14_Y23_N6
--operation mode is normal

W5L2 = AMPP_FUNCTION(X1_dffs[29], X1_dffs[30]);

--B1_acq_trigger_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] at LC_X14_Y23_N6
--operation mode is normal

B1_acq_trigger_in_reg[4] = AMPP_FUNCTION(clk_i, JB1_memory[0][4], VCC, GND);


--X1_dffs[31] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[31] at LC_X14_Y27_N6
--operation mode is normal

X1_dffs[31]_lut_out = X1_dffs[32];
X1_dffs[31] = DFFEA(X1_dffs[31]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[27] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[27] at LC_X14_Y22_N8
--operation mode is normal

X1_dffs[27]_lut_out = X1_dffs[28];
X1_dffs[27] = DFFEA(X1_dffs[27]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[26] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[26] at LC_X14_Y22_N5
--operation mode is normal

X1_dffs[26]_lut_out = X1_dffs[27];
X1_dffs[26] = DFFEA(X1_dffs[26]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W4L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|p_match_out~148 at LC_X14_Y22_N2
--operation mode is normal

W4L3 = AMPP_FUNCTION(X1_dffs[27], X1_dffs[26], B1_acq_trigger_in_reg[3]);

--W4_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|holdff at LC_X14_Y22_N2
--operation mode is normal

W4_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[3], VCC, GND);


--W4L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|p_match_out~104 at LC_X14_Y22_N6
--operation mode is normal

W4L2 = AMPP_FUNCTION(X1_dffs[26], X1_dffs[27]);

--B1_acq_trigger_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] at LC_X14_Y22_N6
--operation mode is normal

B1_acq_trigger_in_reg[3] = AMPP_FUNCTION(clk_i, JB1_memory[0][3], VCC, GND);


--X1_dffs[28] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[28] at LC_X14_Y23_N4
--operation mode is normal

X1_dffs[28]_sload_eqn = X1_dffs[29];
X1_dffs[28] = DFFEA(X1_dffs[28]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[48] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[48] at LC_X14_Y26_N6
--operation mode is normal

X1_dffs[48]_lut_out = X1_dffs[49];
X1_dffs[48] = DFFEA(X1_dffs[48]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[47] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[47] at LC_X14_Y26_N9
--operation mode is normal

X1_dffs[47]_lut_out = X1_dffs[48];
X1_dffs[47] = DFFEA(X1_dffs[47]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W11L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|p_match_out~148 at LC_X14_Y25_N2
--operation mode is normal

W11L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[10], X1_dffs[47], X1_dffs[48]);

--W11_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|holdff at LC_X14_Y25_N2
--operation mode is normal

W11_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[10], VCC, GND);


--W11L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|p_match_out~104 at LC_X14_Y25_N7
--operation mode is normal

W11L2 = AMPP_FUNCTION(X1_dffs[47], X1_dffs[48]);

--B1_acq_trigger_in_reg[10] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] at LC_X14_Y25_N7
--operation mode is normal

B1_acq_trigger_in_reg[10] = AMPP_FUNCTION(clk_i, JB1_memory[10][2], VCC, GND);


--X1_dffs[49] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[49] at LC_X14_Y26_N2
--operation mode is normal

X1_dffs[49]_sload_eqn = X1_dffs[50];
X1_dffs[49] = DFFEA(X1_dffs[49]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[45] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[45] at LC_X13_Y26_N2
--operation mode is normal

X1_dffs[45]_sload_eqn = X1_dffs[46];
X1_dffs[45] = DFFEA(X1_dffs[45]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[44] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[44] at LC_X13_Y26_N6
--operation mode is normal

X1_dffs[44]_lut_out = X1_dffs[45];
X1_dffs[44] = DFFEA(X1_dffs[44]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W01L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|p_match_out~148 at LC_X13_Y25_N4
--operation mode is normal

W01L3 = AMPP_FUNCTION(X1_dffs[45], B1_acq_trigger_in_reg[9], X1_dffs[44]);

--W01_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|holdff at LC_X13_Y25_N4
--operation mode is normal

W01_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[9], VCC, GND);


--W01L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|p_match_out~104 at LC_X13_Y25_N9
--operation mode is normal

W01L2 = AMPP_FUNCTION(X1_dffs[44], X1_dffs[45]);

--B1_acq_trigger_in_reg[9] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9] at LC_X13_Y25_N9
--operation mode is normal

B1_acq_trigger_in_reg[9] = AMPP_FUNCTION(clk_i, JB1_memory[10][1], VCC, GND);


--X1_dffs[46] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[46] at LC_X14_Y26_N4
--operation mode is normal

X1_dffs[46]_lut_out = X1_dffs[47];
X1_dffs[46] = DFFEA(X1_dffs[46]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[42] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[42] at LC_X12_Y26_N2
--operation mode is normal

X1_dffs[42]_sload_eqn = X1_dffs[43];
X1_dffs[42] = DFFEA(X1_dffs[42]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[41] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[41] at LC_X12_Y28_N2
--operation mode is normal

X1_dffs[41]_lut_out = X1_dffs[42];
X1_dffs[41] = DFFEA(X1_dffs[41]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W9L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|p_match_out~148 at LC_X12_Y25_N5
--operation mode is normal

W9L3 = AMPP_FUNCTION(X1_dffs[42], X1_dffs[41], B1_acq_trigger_in_reg[8]);

--W9_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|holdff at LC_X12_Y25_N5
--operation mode is normal

W9_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[8], VCC, GND);


--W9L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|p_match_out~104 at LC_X12_Y25_N6
--operation mode is normal

W9L2 = AMPP_FUNCTION(X1_dffs[42], X1_dffs[41]);

--B1_acq_trigger_in_reg[8] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8] at LC_X12_Y25_N6
--operation mode is normal

B1_acq_trigger_in_reg[8] = AMPP_FUNCTION(clk_i, JB1_memory[10][0], VCC, GND);


--X1_dffs[43] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[43] at LC_X13_Y26_N8
--operation mode is normal

X1_dffs[43]_lut_out = X1_dffs[44];
X1_dffs[43] = DFFEA(X1_dffs[43]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[39] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[39] at LC_X12_Y28_N5
--operation mode is normal

X1_dffs[39]_lut_out = X1_dffs[40];
X1_dffs[39] = DFFEA(X1_dffs[39]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[38] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[38] at LC_X13_Y27_N5
--operation mode is normal

X1_dffs[38]_sload_eqn = X1_dffs[39];
X1_dffs[38] = DFFEA(X1_dffs[38]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W8L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|p_match_out~148 at LC_X12_Y27_N8
--operation mode is normal

W8L3 = AMPP_FUNCTION(X1_dffs[39], B1_acq_trigger_in_reg[7], X1_dffs[38]);

--W8_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|holdff at LC_X12_Y27_N8
--operation mode is normal

W8_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[7], VCC, GND);


--W8L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|p_match_out~104 at LC_X12_Y27_N5
--operation mode is normal

W8L2 = AMPP_FUNCTION(X1_dffs[39], X1_dffs[38]);

--B1_acq_trigger_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7] at LC_X12_Y27_N5
--operation mode is normal

B1_acq_trigger_in_reg[7] = AMPP_FUNCTION(clk_i, JB1_memory[0][7], VCC, GND);


--X1_dffs[40] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[40] at LC_X12_Y28_N4
--operation mode is normal

X1_dffs[40]_lut_out = X1_dffs[41];
X1_dffs[40] = DFFEA(X1_dffs[40]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[60] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[60] at LC_X12_Y24_N2
--operation mode is normal

X1_dffs[60]_sload_eqn = X1_dffs[61];
X1_dffs[60] = DFFEA(X1_dffs[60]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[59] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[59] at LC_X12_Y24_N9
--operation mode is normal

X1_dffs[59]_lut_out = X1_dffs[60];
X1_dffs[59] = DFFEA(X1_dffs[59]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W51L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|p_match_out~148 at LC_X14_Y24_N2
--operation mode is normal

W51L3 = AMPP_FUNCTION(X1_dffs[60], B1_acq_trigger_in_reg[14], X1_dffs[59]);

--W51_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|holdff at LC_X14_Y24_N2
--operation mode is normal

W51_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[14], VCC, GND);


--W51L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|p_match_out~104 at LC_X14_Y24_N5
--operation mode is normal

W51L2 = AMPP_FUNCTION(X1_dffs[59], X1_dffs[60]);

--B1_acq_trigger_in_reg[14] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14] at LC_X14_Y24_N5
--operation mode is normal

B1_acq_trigger_in_reg[14] = AMPP_FUNCTION(clk_i, JB1_memory[10][6], VCC, GND);


--X1_dffs[61] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[61] at LC_X9_Y24_N5
--operation mode is normal

X1_dffs[61]_sload_eqn = X1_dffs[62];
X1_dffs[61] = DFFEA(X1_dffs[61]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[57] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[57] at LC_X12_Y24_N6
--operation mode is normal

X1_dffs[57]_sload_eqn = X1_dffs[58];
X1_dffs[57] = DFFEA(X1_dffs[57]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[56] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[56] at LC_X12_Y24_N8
--operation mode is normal

X1_dffs[56]_lut_out = X1_dffs[57];
X1_dffs[56] = DFFEA(X1_dffs[56]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W41L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|p_match_out~148 at LC_X13_Y24_N5
--operation mode is normal

W41L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[13], X1_dffs[56], X1_dffs[57]);

--W41_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|holdff at LC_X13_Y24_N5
--operation mode is normal

W41_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[13], VCC, GND);


--W41L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|p_match_out~104 at LC_X13_Y24_N6
--operation mode is normal

W41L2 = AMPP_FUNCTION(X1_dffs[56], X1_dffs[57]);

--B1_acq_trigger_in_reg[13] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13] at LC_X13_Y24_N6
--operation mode is normal

B1_acq_trigger_in_reg[13] = AMPP_FUNCTION(clk_i, JB1_memory[10][5], VCC, GND);


--X1_dffs[58] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[58] at LC_X12_Y24_N5
--operation mode is normal

X1_dffs[58]_lut_out = X1_dffs[59];
X1_dffs[58] = DFFEA(X1_dffs[58]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[54] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[54] at LC_X13_Y23_N3
--operation mode is normal

X1_dffs[54]_sload_eqn = X1_dffs[55];
X1_dffs[54] = DFFEA(X1_dffs[54]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[53] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[53] at LC_X13_Y26_N4
--operation mode is normal

X1_dffs[53]_sload_eqn = X1_dffs[54];
X1_dffs[53] = DFFEA(X1_dffs[53]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W31L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|p_match_out~148 at LC_X13_Y25_N2
--operation mode is normal

W31L3 = AMPP_FUNCTION(X1_dffs[54], B1_acq_trigger_in_reg[12], X1_dffs[53]);

--W31_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|holdff at LC_X13_Y25_N2
--operation mode is normal

W31_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[12], VCC, GND);


--W31L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|p_match_out~104 at LC_X13_Y24_N9
--operation mode is normal

W31L2 = AMPP_FUNCTION(X1_dffs[54], X1_dffs[53]);

--B1_acq_trigger_in_reg[12] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] at LC_X13_Y24_N9
--operation mode is normal

B1_acq_trigger_in_reg[12] = AMPP_FUNCTION(clk_i, JB1_memory[10][4], VCC, GND);


--X1_dffs[55] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[55] at LC_X12_Y24_N4
--operation mode is normal

X1_dffs[55]_lut_out = X1_dffs[56];
X1_dffs[55] = DFFEA(X1_dffs[55]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[51] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[51] at LC_X14_Y26_N8
--operation mode is normal

X1_dffs[51]_lut_out = X1_dffs[52];
X1_dffs[51] = DFFEA(X1_dffs[51]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[50] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[50] at LC_X14_Y26_N5
--operation mode is normal

X1_dffs[50]_lut_out = X1_dffs[51];
X1_dffs[50] = DFFEA(X1_dffs[50]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W21L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|p_match_out~148 at LC_X14_Y24_N6
--operation mode is normal

W21L3 = AMPP_FUNCTION(X1_dffs[51], X1_dffs[50], B1_acq_trigger_in_reg[11]);

--W21_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|holdff at LC_X14_Y24_N6
--operation mode is normal

W21_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[11], VCC, GND);


--W21L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|p_match_out~104 at LC_X14_Y24_N4
--operation mode is normal

W21L2 = AMPP_FUNCTION(X1_dffs[50], X1_dffs[51]);

--B1_acq_trigger_in_reg[11] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] at LC_X14_Y24_N4
--operation mode is normal

B1_acq_trigger_in_reg[11] = AMPP_FUNCTION(clk_i, JB1_memory[10][3], VCC, GND);


--X1_dffs[52] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[52] at LC_X13_Y26_N5
--operation mode is normal

X1_dffs[52]_lut_out = X1_dffs[53];
X1_dffs[52] = DFFEA(X1_dffs[52]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[72] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[72] at LC_X6_Y25_N8
--operation mode is normal

X1_dffs[72]_sload_eqn = X1_dffs[73];
X1_dffs[72] = DFFEA(X1_dffs[72]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[71] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[71] at LC_X6_Y25_N2
--operation mode is normal

X1_dffs[71]_lut_out = X1_dffs[72];
X1_dffs[71] = DFFEA(X1_dffs[71]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W91L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|p_match_out~148 at LC_X6_Y25_N4
--operation mode is normal

W91L3 = AMPP_FUNCTION(X1_dffs[71], B1_acq_trigger_in_reg[18], X1_dffs[72]);

--W91_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|holdff at LC_X6_Y25_N4
--operation mode is normal

W91_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[18], VCC, GND);


--W91L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|p_match_out~104 at LC_X6_Y25_N5
--operation mode is normal

W91L2 = AMPP_FUNCTION(X1_dffs[71], X1_dffs[72]);

--B1_acq_trigger_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] at LC_X6_Y25_N5
--operation mode is normal

B1_acq_trigger_in_reg[18] = AMPP_FUNCTION(clk_i, JB1_memory[11][2], VCC, GND);


--X1_dffs[73] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[73] at LC_X8_Y22_N2
--operation mode is normal

X1_dffs[73]_lut_out = X1_dffs[74];
X1_dffs[73] = DFFEA(X1_dffs[73]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[69] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[69] at LC_X9_Y24_N2
--operation mode is normal

X1_dffs[69]_sload_eqn = X1_dffs[70];
X1_dffs[69] = DFFEA(X1_dffs[69]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[68] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[68] at LC_X9_Y25_N5
--operation mode is normal

X1_dffs[68]_sload_eqn = X1_dffs[69];
X1_dffs[68] = DFFEA(X1_dffs[68]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W81L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|p_match_out~148 at LC_X9_Y25_N2
--operation mode is normal

W81L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[17], X1_dffs[69], X1_dffs[68]);

--W81_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|holdff at LC_X9_Y25_N2
--operation mode is normal

W81_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[17], VCC, GND);


--W81L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|p_match_out~104 at LC_X9_Y25_N9
--operation mode is normal

W81L2 = AMPP_FUNCTION(X1_dffs[69], X1_dffs[68]);

--B1_acq_trigger_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17] at LC_X9_Y25_N9
--operation mode is normal

B1_acq_trigger_in_reg[17] = AMPP_FUNCTION(clk_i, JB1_memory[11][1], VCC, GND);


--X1_dffs[70] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[70] at LC_X6_Y25_N6
--operation mode is normal

X1_dffs[70]_lut_out = X1_dffs[71];
X1_dffs[70] = DFFEA(X1_dffs[70]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[66] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[66] at LC_X9_Y25_N4
--operation mode is normal

X1_dffs[66]_sload_eqn = X1_dffs[67];
X1_dffs[66] = DFFEA(X1_dffs[66]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[65] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[65] at LC_X9_Y25_N1
--operation mode is normal

X1_dffs[65]_lut_out = X1_dffs[66];
X1_dffs[65] = DFFEA(X1_dffs[65]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W71L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|p_match_out~148 at LC_X9_Y25_N8
--operation mode is normal

W71L3 = AMPP_FUNCTION(X1_dffs[66], B1_acq_trigger_in_reg[16], X1_dffs[65]);

--W71_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|holdff at LC_X9_Y25_N8
--operation mode is normal

W71_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[16], VCC, GND);


--W71L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|p_match_out~104 at LC_X9_Y25_N6
--operation mode is normal

W71L2 = AMPP_FUNCTION(X1_dffs[65], X1_dffs[66]);

--B1_acq_trigger_in_reg[16] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16] at LC_X9_Y25_N6
--operation mode is normal

B1_acq_trigger_in_reg[16] = AMPP_FUNCTION(clk_i, JB1_memory[11][0], VCC, GND);


--X1_dffs[67] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[67] at LC_X9_Y25_N3
--operation mode is normal

X1_dffs[67]_sload_eqn = X1_dffs[68];
X1_dffs[67] = DFFEA(X1_dffs[67]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[63] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[63] at LC_X9_Y27_N2
--operation mode is normal

X1_dffs[63]_sload_eqn = X1_dffs[64];
X1_dffs[63] = DFFEA(X1_dffs[63]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[62] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[62] at LC_X9_Y27_N4
--operation mode is normal

X1_dffs[62]_lut_out = X1_dffs[63];
X1_dffs[62] = DFFEA(X1_dffs[62]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W61L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|p_match_out~148 at LC_X9_Y26_N8
--operation mode is normal

W61L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[15], X1_dffs[62], X1_dffs[63]);

--W61_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|holdff at LC_X9_Y26_N8
--operation mode is normal

W61_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[15], VCC, GND);


--W61L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|p_match_out~104 at LC_X9_Y26_N5
--operation mode is normal

W61L2 = AMPP_FUNCTION(X1_dffs[62], X1_dffs[63]);

--B1_acq_trigger_in_reg[15] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15] at LC_X9_Y26_N5
--operation mode is normal

B1_acq_trigger_in_reg[15] = AMPP_FUNCTION(clk_i, JB1_memory[10][7], VCC, GND);


--X1_dffs[64] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[64] at LC_X9_Y25_N7
--operation mode is normal

X1_dffs[64]_sload_eqn = X1_dffs[65];
X1_dffs[64] = DFFEA(X1_dffs[64]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[84] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[84] at LC_X7_Y25_N8
--operation mode is normal

X1_dffs[84]_sload_eqn = X1_dffs[85];
X1_dffs[84] = DFFEA(X1_dffs[84]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[83] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[83] at LC_X7_Y25_N3
--operation mode is normal

X1_dffs[83]_lut_out = X1_dffs[84];
X1_dffs[83] = DFFEA(X1_dffs[83]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W32L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|p_match_out~148 at LC_X8_Y25_N5
--operation mode is normal

W32L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[22], X1_dffs[83], X1_dffs[84]);

--W32_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|holdff at LC_X8_Y25_N5
--operation mode is normal

W32_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[22], VCC, GND);


--W32L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|p_match_out~104 at LC_X8_Y25_N2
--operation mode is normal

W32L2 = AMPP_FUNCTION(X1_dffs[83], X1_dffs[84]);

--B1_acq_trigger_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22] at LC_X8_Y25_N2
--operation mode is normal

B1_acq_trigger_in_reg[22] = AMPP_FUNCTION(clk_i, JB1_memory[11][6], VCC, GND);


--X1_dffs[85] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[85] at LC_X7_Y25_N5
--operation mode is normal

X1_dffs[85]_sload_eqn = X1_dffs[86];
X1_dffs[85] = DFFEA(X1_dffs[85]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[81] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[81] at LC_X8_Y23_N5
--operation mode is normal

X1_dffs[81]_sload_eqn = X1_dffs[82];
X1_dffs[81] = DFFEA(X1_dffs[81]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[80] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[80] at LC_X8_Y23_N4
--operation mode is normal

X1_dffs[80]_sload_eqn = X1_dffs[81];
X1_dffs[80] = DFFEA(X1_dffs[80]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W22L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|p_match_out~148 at LC_X9_Y23_N4
--operation mode is normal

W22L3 = AMPP_FUNCTION(X1_dffs[81], B1_acq_trigger_in_reg[21], X1_dffs[80]);

--W22_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|holdff at LC_X9_Y23_N4
--operation mode is normal

W22_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[21], VCC, GND);


--W22L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|p_match_out~104 at LC_X9_Y23_N6
--operation mode is normal

W22L2 = AMPP_FUNCTION(X1_dffs[80], X1_dffs[81]);

--B1_acq_trigger_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21] at LC_X9_Y23_N6
--operation mode is normal

B1_acq_trigger_in_reg[21] = AMPP_FUNCTION(clk_i, JB1_memory[11][5], VCC, GND);


--X1_dffs[82] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[82] at LC_X7_Y25_N2
--operation mode is normal

X1_dffs[82]_sload_eqn = X1_dffs[83];
X1_dffs[82] = DFFEA(X1_dffs[82]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[78] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[78] at LC_X9_Y24_N9
--operation mode is normal

X1_dffs[78]_sload_eqn = X1_dffs[79];
X1_dffs[78] = DFFEA(X1_dffs[78]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[77] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[77] at LC_X9_Y24_N8
--operation mode is normal

X1_dffs[77]_lut_out = X1_dffs[78];
X1_dffs[77] = DFFEA(X1_dffs[77]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W12L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|p_match_out~148 at LC_X9_Y24_N4
--operation mode is normal

W12L3 = AMPP_FUNCTION(X1_dffs[77], B1_acq_trigger_in_reg[20], X1_dffs[78]);

--W12_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|holdff at LC_X9_Y24_N4
--operation mode is normal

W12_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[20], VCC, GND);


--W12L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|p_match_out~104 at LC_X9_Y25_N0
--operation mode is normal

W12L2 = AMPP_FUNCTION(X1_dffs[77], X1_dffs[78]);

--B1_acq_trigger_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20] at LC_X9_Y25_N0
--operation mode is normal

B1_acq_trigger_in_reg[20] = AMPP_FUNCTION(clk_i, JB1_memory[11][4], VCC, GND);


--X1_dffs[79] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[79] at LC_X8_Y23_N6
--operation mode is normal

X1_dffs[79]_lut_out = X1_dffs[80];
X1_dffs[79] = DFFEA(X1_dffs[79]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[75] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[75] at LC_X8_Y22_N8
--operation mode is normal

X1_dffs[75]_sload_eqn = X1_dffs[76];
X1_dffs[75] = DFFEA(X1_dffs[75]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[74] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[74] at LC_X8_Y22_N4
--operation mode is normal

X1_dffs[74]_lut_out = X1_dffs[75];
X1_dffs[74] = DFFEA(X1_dffs[74]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W02L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|p_match_out~148 at LC_X8_Y22_N6
--operation mode is normal

W02L3 = AMPP_FUNCTION(X1_dffs[74], B1_acq_trigger_in_reg[19], X1_dffs[75]);

--W02_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|holdff at LC_X8_Y22_N6
--operation mode is normal

W02_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[19], VCC, GND);


--W02L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|p_match_out~104 at LC_X8_Y22_N5
--operation mode is normal

W02L2 = AMPP_FUNCTION(X1_dffs[74], X1_dffs[75]);

--B1_acq_trigger_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19] at LC_X8_Y22_N5
--operation mode is normal

B1_acq_trigger_in_reg[19] = AMPP_FUNCTION(clk_i, JB1_memory[11][3], VCC, GND);


--X1_dffs[76] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[76] at LC_X9_Y24_N6
--operation mode is normal

X1_dffs[76]_lut_out = X1_dffs[77];
X1_dffs[76] = DFFEA(X1_dffs[76]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[96] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[96] at LC_X7_Y10_N6
--operation mode is normal

X1_dffs[96]_sload_eqn = X1_dffs[97];
X1_dffs[96] = DFFEA(X1_dffs[96]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[95] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[95] at LC_X7_Y10_N8
--operation mode is normal

X1_dffs[95]_lut_out = X1_dffs[96];
X1_dffs[95] = DFFEA(X1_dffs[95]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W72L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|p_match_out~148 at LC_X8_Y10_N2
--operation mode is normal

W72L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[26], X1_dffs[95], X1_dffs[96]);

--W72_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|holdff at LC_X8_Y10_N2
--operation mode is normal

W72_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[26], VCC, GND);


--W72L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|p_match_out~104 at LC_X8_Y10_N6
--operation mode is normal

W72L2 = AMPP_FUNCTION(X1_dffs[95], X1_dffs[96]);

--B1_acq_trigger_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26] at LC_X8_Y10_N6
--operation mode is normal

B1_acq_trigger_in_reg[26] = AMPP_FUNCTION(clk_i, JB1_memory[12][2], VCC, GND);


--X1_dffs[97] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[97] at LC_X7_Y7_N9
--operation mode is normal

X1_dffs[97]_sload_eqn = X1_dffs[98];
X1_dffs[97] = DFFEA(X1_dffs[97]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[93] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[93] at LC_X7_Y10_N4
--operation mode is normal

X1_dffs[93]_lut_out = X1_dffs[94];
X1_dffs[93] = DFFEA(X1_dffs[93]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[92] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[92] at LC_X7_Y10_N2
--operation mode is normal

X1_dffs[92]_lut_out = X1_dffs[93];
X1_dffs[92] = DFFEA(X1_dffs[92]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W62L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|p_match_out~148 at LC_X7_Y9_N2
--operation mode is normal

W62L3 = AMPP_FUNCTION(X1_dffs[92], B1_acq_trigger_in_reg[25], X1_dffs[93]);

--W62_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|holdff at LC_X7_Y9_N2
--operation mode is normal

W62_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[25], VCC, GND);


--W62L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|p_match_out~104 at LC_X7_Y7_N6
--operation mode is normal

W62L2 = AMPP_FUNCTION(X1_dffs[92], X1_dffs[93]);

--B1_acq_trigger_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25] at LC_X7_Y7_N6
--operation mode is normal

B1_acq_trigger_in_reg[25] = AMPP_FUNCTION(clk_i, JB1_memory[12][1], VCC, GND);


--X1_dffs[94] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[94] at LC_X7_Y10_N9
--operation mode is normal

X1_dffs[94]_lut_out = X1_dffs[95];
X1_dffs[94] = DFFEA(X1_dffs[94]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[90] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[90] at LC_X9_Y10_N8
--operation mode is normal

X1_dffs[90]_sload_eqn = X1_dffs[91];
X1_dffs[90] = DFFEA(X1_dffs[90]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[89] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[89] at LC_X9_Y10_N4
--operation mode is normal

X1_dffs[89]_lut_out = X1_dffs[90];
X1_dffs[89] = DFFEA(X1_dffs[89]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W52L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|p_match_out~148 at LC_X9_Y10_N6
--operation mode is normal

W52L3 = AMPP_FUNCTION(X1_dffs[89], B1_acq_trigger_in_reg[24], X1_dffs[90]);

--W52_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|holdff at LC_X9_Y10_N6
--operation mode is normal

W52_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[24], VCC, GND);


--W52L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|p_match_out~104 at LC_X9_Y10_N5
--operation mode is normal

W52L2 = AMPP_FUNCTION(X1_dffs[89], X1_dffs[90]);

--B1_acq_trigger_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24] at LC_X9_Y10_N5
--operation mode is normal

B1_acq_trigger_in_reg[24] = AMPP_FUNCTION(clk_i, JB1_memory[12][0], VCC, GND);


--X1_dffs[91] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[91] at LC_X7_Y10_N5
--operation mode is normal

X1_dffs[91]_lut_out = X1_dffs[92];
X1_dffs[91] = DFFEA(X1_dffs[91]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[87] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[87] at LC_X7_Y25_N6
--operation mode is normal

X1_dffs[87]_sload_eqn = X1_dffs[88];
X1_dffs[87] = DFFEA(X1_dffs[87]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[86] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[86] at LC_X7_Y25_N1
--operation mode is normal

X1_dffs[86]_lut_out = X1_dffs[87];
X1_dffs[86] = DFFEA(X1_dffs[86]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W42L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|p_match_out~148 at LC_X7_Y25_N9
--operation mode is normal

W42L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[23], X1_dffs[86], X1_dffs[87]);

--W42_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|holdff at LC_X7_Y25_N9
--operation mode is normal

W42_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[23], VCC, GND);


--W42L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|p_match_out~104 at LC_X7_Y25_N7
--operation mode is normal

W42L2 = AMPP_FUNCTION(X1_dffs[86], X1_dffs[87]);

--B1_acq_trigger_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23] at LC_X7_Y25_N7
--operation mode is normal

B1_acq_trigger_in_reg[23] = AMPP_FUNCTION(clk_i, JB1_memory[11][7], VCC, GND);


--X1_dffs[88] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[88] at LC_X9_Y10_N2
--operation mode is normal

X1_dffs[88]_lut_out = X1_dffs[89];
X1_dffs[88] = DFFEA(X1_dffs[88]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[108] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[108] at LC_X9_Y6_N4
--operation mode is normal

X1_dffs[108]_sload_eqn = X1_dffs[109];
X1_dffs[108] = DFFEA(X1_dffs[108]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[107] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[107] at LC_X9_Y8_N9
--operation mode is normal

X1_dffs[107]_sload_eqn = X1_dffs[108];
X1_dffs[107] = DFFEA(X1_dffs[107]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W13L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|p_match_out~148 at LC_X9_Y7_N5
--operation mode is normal

W13L3 = AMPP_FUNCTION(X1_dffs[107], X1_dffs[108], B1_acq_trigger_in_reg[30]);

--W13_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|holdff at LC_X9_Y7_N5
--operation mode is normal

W13_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[30], VCC, GND);


--W13L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|p_match_out~104 at LC_X9_Y7_N2
--operation mode is normal

W13L2 = AMPP_FUNCTION(X1_dffs[108], X1_dffs[107]);

--B1_acq_trigger_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30] at LC_X9_Y7_N2
--operation mode is normal

B1_acq_trigger_in_reg[30] = AMPP_FUNCTION(clk_i, JB1_memory[12][6], VCC, GND);


--X1_dffs[109] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[109] at LC_X12_Y6_N6
--operation mode is normal

X1_dffs[109]_lut_out = X1_dffs[110];
X1_dffs[109] = DFFEA(X1_dffs[109]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[105] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[105] at LC_X9_Y8_N6
--operation mode is normal

X1_dffs[105]_sload_eqn = X1_dffs[106];
X1_dffs[105] = DFFEA(X1_dffs[105]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[104] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[104] at LC_X9_Y8_N8
--operation mode is normal

X1_dffs[104]_lut_out = X1_dffs[105];
X1_dffs[104] = DFFEA(X1_dffs[104]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W03L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|p_match_out~148 at LC_X9_Y8_N2
--operation mode is normal

W03L3 = AMPP_FUNCTION(X1_dffs[104], B1_acq_trigger_in_reg[29], X1_dffs[105]);

--W03_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|holdff at LC_X9_Y8_N2
--operation mode is normal

W03_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[29], VCC, GND);


--W03L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|p_match_out~104 at LC_X9_Y7_N0
--operation mode is normal

W03L2 = AMPP_FUNCTION(X1_dffs[105], X1_dffs[104]);

--B1_acq_trigger_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29] at LC_X9_Y7_N0
--operation mode is normal

B1_acq_trigger_in_reg[29] = AMPP_FUNCTION(clk_i, JB1_memory[12][5], VCC, GND);


--X1_dffs[106] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[106] at LC_X9_Y8_N5
--operation mode is normal

X1_dffs[106]_lut_out = X1_dffs[107];
X1_dffs[106] = DFFEA(X1_dffs[106]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[102] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[102] at LC_X8_Y7_N8
--operation mode is normal

X1_dffs[102]_sload_eqn = X1_dffs[103];
X1_dffs[102] = DFFEA(X1_dffs[102]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[101] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[101] at LC_X8_Y7_N2
--operation mode is normal

X1_dffs[101]_lut_out = X1_dffs[102];
X1_dffs[101] = DFFEA(X1_dffs[101]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W92L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|p_match_out~148 at LC_X8_Y7_N4
--operation mode is normal

W92L3 = AMPP_FUNCTION(X1_dffs[101], B1_acq_trigger_in_reg[28], X1_dffs[102]);

--W92_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|holdff at LC_X8_Y7_N4
--operation mode is normal

W92_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[28], VCC, GND);


--W92L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|p_match_out~104 at LC_X8_Y7_N6
--operation mode is normal

W92L2 = AMPP_FUNCTION(X1_dffs[101], X1_dffs[102]);

--B1_acq_trigger_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28] at LC_X8_Y7_N6
--operation mode is normal

B1_acq_trigger_in_reg[28] = AMPP_FUNCTION(clk_i, JB1_memory[12][4], VCC, GND);


--X1_dffs[103] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[103] at LC_X9_Y8_N4
--operation mode is normal

X1_dffs[103]_lut_out = X1_dffs[104];
X1_dffs[103] = DFFEA(X1_dffs[103]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[99] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[99] at LC_X7_Y7_N2
--operation mode is normal

X1_dffs[99]_lut_out = X1_dffs[100];
X1_dffs[99] = DFFEA(X1_dffs[99]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[98] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[98] at LC_X7_Y7_N5
--operation mode is normal

X1_dffs[98]_lut_out = X1_dffs[99];
X1_dffs[98] = DFFEA(X1_dffs[98]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W82L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|p_match_out~148 at LC_X7_Y7_N8
--operation mode is normal

W82L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[27], X1_dffs[98], X1_dffs[99]);

--W82_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|holdff at LC_X7_Y7_N8
--operation mode is normal

W82_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[27], VCC, GND);


--W82L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|p_match_out~104 at LC_X7_Y7_N4
--operation mode is normal

W82L2 = AMPP_FUNCTION(X1_dffs[98], X1_dffs[99]);

--B1_acq_trigger_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27] at LC_X7_Y7_N4
--operation mode is normal

B1_acq_trigger_in_reg[27] = AMPP_FUNCTION(clk_i, JB1_memory[12][3], VCC, GND);


--X1_dffs[100] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[100] at LC_X8_Y7_N5
--operation mode is normal

X1_dffs[100]_lut_out = X1_dffs[101];
X1_dffs[100] = DFFEA(X1_dffs[100]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[120] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[120] at LC_X12_Y7_N8
--operation mode is normal

X1_dffs[120]_sload_eqn = X1_dffs[121];
X1_dffs[120] = DFFEA(X1_dffs[120]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[119] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[119] at LC_X12_Y7_N7
--operation mode is normal

X1_dffs[119]_lut_out = X1_dffs[120];
X1_dffs[119] = DFFEA(X1_dffs[119]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W53L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|p_match_out~148 at LC_X12_Y7_N9
--operation mode is normal

W53L3 = AMPP_FUNCTION(X1_dffs[119], B1_acq_trigger_in_reg[34], X1_dffs[120]);

--W53_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|holdff at LC_X12_Y7_N9
--operation mode is normal

W53_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[34], VCC, GND);


--W53L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|p_match_out~104 at LC_X12_Y7_N4
--operation mode is normal

W53L2 = AMPP_FUNCTION(X1_dffs[119], X1_dffs[120]);

--B1_acq_trigger_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34] at LC_X12_Y7_N4
--operation mode is normal

B1_acq_trigger_in_reg[34] = AMPP_FUNCTION(clk_i, JB1_memory[13][2], VCC, GND);


--X1_dffs[121] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[121] at LC_X13_Y6_N2
--operation mode is normal

X1_dffs[121]_sload_eqn = X1_dffs[122];
X1_dffs[121] = DFFEA(X1_dffs[121]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[117] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[117] at LC_X12_Y5_N9
--operation mode is normal

X1_dffs[117]_sload_eqn = X1_dffs[118];
X1_dffs[117] = DFFEA(X1_dffs[117]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[116] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[116] at LC_X12_Y5_N8
--operation mode is normal

X1_dffs[116]_lut_out = X1_dffs[117];
X1_dffs[116] = DFFEA(X1_dffs[116]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W43L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|p_match_out~148 at LC_X12_Y5_N6
--operation mode is normal

W43L3 = AMPP_FUNCTION(X1_dffs[116], B1_acq_trigger_in_reg[33], X1_dffs[117]);

--W43_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|holdff at LC_X12_Y5_N6
--operation mode is normal

W43_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[33], VCC, GND);


--W43L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|p_match_out~104 at LC_X12_Y5_N4
--operation mode is normal

W43L2 = AMPP_FUNCTION(X1_dffs[116], X1_dffs[117]);

--B1_acq_trigger_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33] at LC_X12_Y5_N4
--operation mode is normal

B1_acq_trigger_in_reg[33] = AMPP_FUNCTION(clk_i, JB1_memory[13][1], VCC, GND);


--X1_dffs[118] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[118] at LC_X12_Y7_N2
--operation mode is normal

X1_dffs[118]_sload_eqn = X1_dffs[119];
X1_dffs[118] = DFFEA(X1_dffs[118]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[114] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[114] at LC_X12_Y5_N5
--operation mode is normal

X1_dffs[114]_sload_eqn = X1_dffs[115];
X1_dffs[114] = DFFEA(X1_dffs[114]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[113] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[113] at LC_X12_Y5_N2
--operation mode is normal

X1_dffs[113]_sload_eqn = X1_dffs[114];
X1_dffs[113] = DFFEA(X1_dffs[113]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W33L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|p_match_out~148 at LC_X13_Y5_N9
--operation mode is normal

W33L3 = AMPP_FUNCTION(X1_dffs[114], B1_acq_trigger_in_reg[32], X1_dffs[113]);

--W33_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|holdff at LC_X13_Y5_N9
--operation mode is normal

W33_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[32], VCC, GND);


--W33L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|p_match_out~104 at LC_X13_Y5_N5
--operation mode is normal

W33L2 = AMPP_FUNCTION(X1_dffs[113], X1_dffs[114]);

--B1_acq_trigger_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32] at LC_X13_Y5_N5
--operation mode is normal

B1_acq_trigger_in_reg[32] = AMPP_FUNCTION(clk_i, JB1_memory[13][0], VCC, GND);


--X1_dffs[115] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[115] at LC_X12_Y5_N3
--operation mode is normal

X1_dffs[115]_lut_out = X1_dffs[116];
X1_dffs[115] = DFFEA(X1_dffs[115]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[111] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[111] at LC_X12_Y6_N4
--operation mode is normal

X1_dffs[111]_sload_eqn = X1_dffs[112];
X1_dffs[111] = DFFEA(X1_dffs[111]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[110] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[110] at LC_X12_Y6_N2
--operation mode is normal

X1_dffs[110]_lut_out = X1_dffs[111];
X1_dffs[110] = DFFEA(X1_dffs[110]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W23L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|p_match_out~148 at LC_X12_Y7_N5
--operation mode is normal

W23L3 = AMPP_FUNCTION(X1_dffs[111], X1_dffs[110], B1_acq_trigger_in_reg[31]);

--W23_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|holdff at LC_X12_Y7_N5
--operation mode is normal

W23_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[31], VCC, GND);


--W23L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|p_match_out~104 at LC_X12_Y7_N6
--operation mode is normal

W23L2 = AMPP_FUNCTION(X1_dffs[110], X1_dffs[111]);

--B1_acq_trigger_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31] at LC_X12_Y7_N6
--operation mode is normal

B1_acq_trigger_in_reg[31] = AMPP_FUNCTION(clk_i, JB1_memory[12][7], VCC, GND);


--X1_dffs[112] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[112] at LC_X12_Y5_N7
--operation mode is normal

X1_dffs[112]_lut_out = X1_dffs[113];
X1_dffs[112] = DFFEA(X1_dffs[112]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[132] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[132] at LC_X13_Y6_N6
--operation mode is normal

X1_dffs[132]_sload_eqn = X1_dffs[133];
X1_dffs[132] = DFFEA(X1_dffs[132]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[131] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[131] at LC_X17_Y5_N5
--operation mode is normal

X1_dffs[131]_sload_eqn = X1_dffs[132];
X1_dffs[131] = DFFEA(X1_dffs[131]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W93L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|p_match_out~148 at LC_X17_Y6_N5
--operation mode is normal

W93L3 = AMPP_FUNCTION(X1_dffs[131], X1_dffs[132], B1_acq_trigger_in_reg[38]);

--W93_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|holdff at LC_X17_Y6_N5
--operation mode is normal

W93_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[38], VCC, GND);


--W93L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|p_match_out~104 at LC_X17_Y6_N2
--operation mode is normal

W93L2 = AMPP_FUNCTION(X1_dffs[132], X1_dffs[131]);

--B1_acq_trigger_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38] at LC_X17_Y6_N2
--operation mode is normal

B1_acq_trigger_in_reg[38] = AMPP_FUNCTION(clk_i, JB1_memory[13][6], VCC, GND);


--X1_dffs[133] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[133] at LC_X13_Y7_N6
--operation mode is normal

X1_dffs[133]_sload_eqn = X1_dffs[134];
X1_dffs[133] = DFFEA(X1_dffs[133]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[129] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[129] at LC_X18_Y3_N4
--operation mode is normal

X1_dffs[129]_sload_eqn = X1_dffs[130];
X1_dffs[129] = DFFEA(X1_dffs[129]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[128] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[128] at LC_X18_Y3_N5
--operation mode is normal

X1_dffs[128]_lut_out = X1_dffs[129];
X1_dffs[128] = DFFEA(X1_dffs[128]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W83L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|p_match_out~148 at LC_X18_Y4_N4
--operation mode is normal

W83L3 = AMPP_FUNCTION(X1_dffs[129], B1_acq_trigger_in_reg[37], X1_dffs[128]);

--W83_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|holdff at LC_X18_Y4_N4
--operation mode is normal

W83_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[37], VCC, GND);


--W83L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|p_match_out~104 at LC_X18_Y4_N2
--operation mode is normal

W83L2 = AMPP_FUNCTION(X1_dffs[128], X1_dffs[129]);

--B1_acq_trigger_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37] at LC_X18_Y4_N2
--operation mode is normal

B1_acq_trigger_in_reg[37] = AMPP_FUNCTION(clk_i, JB1_memory[13][5], VCC, GND);


--X1_dffs[130] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[130] at LC_X17_Y5_N6
--operation mode is normal

X1_dffs[130]_sload_eqn = X1_dffs[131];
X1_dffs[130] = DFFEA(X1_dffs[130]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[126] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[126] at LC_X17_Y3_N4
--operation mode is normal

X1_dffs[126]_lut_out = X1_dffs[127];
X1_dffs[126] = DFFEA(X1_dffs[126]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[125] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[125] at LC_X17_Y3_N2
--operation mode is normal

X1_dffs[125]_lut_out = X1_dffs[126];
X1_dffs[125] = DFFEA(X1_dffs[125]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W73L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|p_match_out~148 at LC_X17_Y3_N8
--operation mode is normal

W73L3 = AMPP_FUNCTION(X1_dffs[125], B1_acq_trigger_in_reg[36], X1_dffs[126]);

--W73_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|holdff at LC_X17_Y3_N8
--operation mode is normal

W73_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[36], VCC, GND);


--W73L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|p_match_out~104 at LC_X17_Y3_N5
--operation mode is normal

W73L2 = AMPP_FUNCTION(X1_dffs[125], X1_dffs[126]);

--B1_acq_trigger_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36] at LC_X17_Y3_N5
--operation mode is normal

B1_acq_trigger_in_reg[36] = AMPP_FUNCTION(clk_i, JB1_memory[13][4], VCC, GND);


--X1_dffs[127] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[127] at LC_X18_Y3_N2
--operation mode is normal

X1_dffs[127]_sload_eqn = X1_dffs[128];
X1_dffs[127] = DFFEA(X1_dffs[127]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[123] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[123] at LC_X13_Y6_N4
--operation mode is normal

X1_dffs[123]_sload_eqn = X1_dffs[124];
X1_dffs[123] = DFFEA(X1_dffs[123]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[122] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[122] at LC_X13_Y6_N5
--operation mode is normal

X1_dffs[122]_lut_out = X1_dffs[123];
X1_dffs[122] = DFFEA(X1_dffs[122]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W63L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|p_match_out~148 at LC_X13_Y6_N8
--operation mode is normal

W63L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[35], X1_dffs[122], X1_dffs[123]);

--W63_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|holdff at LC_X13_Y6_N8
--operation mode is normal

W63_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[35], VCC, GND);


--W63L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|p_match_out~104 at LC_X13_Y6_N3
--operation mode is normal

W63L2 = AMPP_FUNCTION(X1_dffs[122], X1_dffs[123]);

--B1_acq_trigger_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35] at LC_X13_Y6_N3
--operation mode is normal

B1_acq_trigger_in_reg[35] = AMPP_FUNCTION(clk_i, JB1_memory[13][3], VCC, GND);


--X1_dffs[124] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[124] at LC_X17_Y3_N6
--operation mode is normal

X1_dffs[124]_lut_out = X1_dffs[125];
X1_dffs[124] = DFFEA(X1_dffs[124]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[144] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[144] at LC_X13_Y3_N5
--operation mode is normal

X1_dffs[144]_sload_eqn = X1_dffs[145];
X1_dffs[144] = DFFEA(X1_dffs[144]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[143] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[143] at LC_X13_Y3_N4
--operation mode is normal

X1_dffs[143]_sload_eqn = X1_dffs[144];
X1_dffs[143] = DFFEA(X1_dffs[143]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W34L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|p_match_out~148 at LC_X13_Y3_N2
--operation mode is normal

W34L3 = AMPP_FUNCTION(X1_dffs[143], X1_dffs[144], B1_acq_trigger_in_reg[42]);

--W34_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|holdff at LC_X13_Y3_N2
--operation mode is normal

W34_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[42], VCC, GND);


--W34L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|p_match_out~104 at LC_X13_Y3_N6
--operation mode is normal

W34L2 = AMPP_FUNCTION(X1_dffs[143], X1_dffs[144]);

--B1_acq_trigger_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42] at LC_X13_Y3_N6
--operation mode is normal

B1_acq_trigger_in_reg[42] = AMPP_FUNCTION(clk_i, JB1_memory[14][2], VCC, GND);


--X1_dffs[145] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[145] at LC_X14_Y4_N6
--operation mode is normal

X1_dffs[145]_lut_out = X1_dffs[146];
X1_dffs[145] = DFFEA(X1_dffs[145]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[141] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[141] at LC_X13_Y4_N8
--operation mode is normal

X1_dffs[141]_lut_out = X1_dffs[142];
X1_dffs[141] = DFFEA(X1_dffs[141]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[140] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[140] at LC_X13_Y4_N6
--operation mode is normal

X1_dffs[140]_lut_out = X1_dffs[141];
X1_dffs[140] = DFFEA(X1_dffs[140]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W24L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|p_match_out~148 at LC_X14_Y5_N6
--operation mode is normal

W24L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[41], X1_dffs[140], X1_dffs[141]);

--W24_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|holdff at LC_X14_Y5_N6
--operation mode is normal

W24_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[41], VCC, GND);


--W24L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|p_match_out~104 at LC_X14_Y5_N8
--operation mode is normal

W24L2 = AMPP_FUNCTION(X1_dffs[140], X1_dffs[141]);

--B1_acq_trigger_in_reg[41] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41] at LC_X14_Y5_N8
--operation mode is normal

B1_acq_trigger_in_reg[41] = AMPP_FUNCTION(clk_i, JB1_memory[14][1], VCC, GND);


--X1_dffs[142] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[142] at LC_X13_Y4_N2
--operation mode is normal

X1_dffs[142]_sload_eqn = X1_dffs[143];
X1_dffs[142] = DFFEA(X1_dffs[142]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[138] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[138] at LC_X14_Y5_N4
--operation mode is normal

X1_dffs[138]_sload_eqn = X1_dffs[139];
X1_dffs[138] = DFFEA(X1_dffs[138]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[137] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[137] at LC_X14_Y5_N7
--operation mode is normal

X1_dffs[137]_lut_out = X1_dffs[138];
X1_dffs[137] = DFFEA(X1_dffs[137]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W14L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|p_match_out~148 at LC_X14_Y5_N1
--operation mode is normal

W14L3 = AMPP_FUNCTION(X1_dffs[137], B1_acq_trigger_in_reg[40], X1_dffs[138]);

--W14_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|holdff at LC_X14_Y5_N1
--operation mode is normal

W14_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[40], VCC, GND);


--W14L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|p_match_out~104 at LC_X14_Y5_N5
--operation mode is normal

W14L2 = AMPP_FUNCTION(X1_dffs[137], X1_dffs[138]);

--B1_acq_trigger_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40] at LC_X14_Y5_N5
--operation mode is normal

B1_acq_trigger_in_reg[40] = AMPP_FUNCTION(clk_i, JB1_memory[14][0], VCC, GND);


--X1_dffs[139] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[139] at LC_X13_Y4_N4
--operation mode is normal

X1_dffs[139]_lut_out = X1_dffs[140];
X1_dffs[139] = DFFEA(X1_dffs[139]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[135] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[135] at LC_X13_Y7_N8
--operation mode is normal

X1_dffs[135]_sload_eqn = X1_dffs[136];
X1_dffs[135] = DFFEA(X1_dffs[135]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[134] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[134] at LC_X13_Y7_N5
--operation mode is normal

X1_dffs[134]_lut_out = X1_dffs[135];
X1_dffs[134] = DFFEA(X1_dffs[134]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W04L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|p_match_out~148 at LC_X13_Y7_N2
--operation mode is normal

W04L3 = AMPP_FUNCTION(X1_dffs[135], X1_dffs[134], B1_acq_trigger_in_reg[39]);

--W04_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|holdff at LC_X13_Y7_N2
--operation mode is normal

W04_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[39], VCC, GND);


--W04L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|p_match_out~104 at LC_X13_Y7_N4
--operation mode is normal

W04L2 = AMPP_FUNCTION(X1_dffs[134], X1_dffs[135]);

--B1_acq_trigger_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39] at LC_X13_Y7_N4
--operation mode is normal

B1_acq_trigger_in_reg[39] = AMPP_FUNCTION(clk_i, JB1_memory[13][7], VCC, GND);


--X1_dffs[136] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[136] at LC_X14_Y5_N9
--operation mode is normal

X1_dffs[136]_sload_eqn = X1_dffs[137];
X1_dffs[136] = DFFEA(X1_dffs[136]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[156] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[156] at LC_X17_Y5_N4
--operation mode is normal

X1_dffs[156]_sload_eqn = X1_dffs[157];
X1_dffs[156] = DFFEA(X1_dffs[156]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[155] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[155] at LC_X14_Y5_N3
--operation mode is normal

X1_dffs[155]_sload_eqn = X1_dffs[156];
X1_dffs[155] = DFFEA(X1_dffs[155]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W74L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|p_match_out~148 at LC_X14_Y7_N4
--operation mode is normal

W74L3 = AMPP_FUNCTION(X1_dffs[156], B1_acq_trigger_in_reg[46], X1_dffs[155]);

--W74_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|holdff at LC_X14_Y7_N4
--operation mode is normal

W74_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[46], VCC, GND);


--W74L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|p_match_out~104 at LC_X14_Y7_N5
--operation mode is normal

W74L2 = AMPP_FUNCTION(X1_dffs[156], X1_dffs[155]);

--B1_acq_trigger_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46] at LC_X14_Y7_N5
--operation mode is normal

B1_acq_trigger_in_reg[46] = AMPP_FUNCTION(clk_i, JB1_memory[14][6], VCC, GND);


--X1_dffs[157] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[157] at LC_X18_Y8_N7
--operation mode is normal

X1_dffs[157]_lut_out = X1_dffs[158];
X1_dffs[157] = DFFEA(X1_dffs[157]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[153] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[153] at LC_X14_Y4_N3
--operation mode is normal

X1_dffs[153]_sload_eqn = X1_dffs[154];
X1_dffs[153] = DFFEA(X1_dffs[153]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[152] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[152] at LC_X14_Y4_N5
--operation mode is normal

X1_dffs[152]_sload_eqn = X1_dffs[153];
X1_dffs[152] = DFFEA(X1_dffs[152]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W64L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|p_match_out~148 at LC_X17_Y4_N2
--operation mode is normal

W64L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[45], X1_dffs[152], X1_dffs[153]);

--W64_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|holdff at LC_X17_Y4_N2
--operation mode is normal

W64_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[45], VCC, GND);


--W64L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|p_match_out~104 at LC_X17_Y4_N4
--operation mode is normal

W64L2 = AMPP_FUNCTION(X1_dffs[152], X1_dffs[153]);

--B1_acq_trigger_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45] at LC_X17_Y4_N4
--operation mode is normal

B1_acq_trigger_in_reg[45] = AMPP_FUNCTION(clk_i, JB1_memory[14][5], VCC, GND);


--X1_dffs[154] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[154] at LC_X14_Y5_N2
--operation mode is normal

X1_dffs[154]_sload_eqn = X1_dffs[155];
X1_dffs[154] = DFFEA(X1_dffs[154]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[150] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[150] at LC_X14_Y3_N8
--operation mode is normal

X1_dffs[150]_sload_eqn = X1_dffs[151];
X1_dffs[150] = DFFEA(X1_dffs[150]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[149] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[149] at LC_X14_Y3_N2
--operation mode is normal

X1_dffs[149]_lut_out = X1_dffs[150];
X1_dffs[149] = DFFEA(X1_dffs[149]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W54L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|p_match_out~148 at LC_X14_Y3_N6
--operation mode is normal

W54L3 = AMPP_FUNCTION(X1_dffs[149], B1_acq_trigger_in_reg[44], X1_dffs[150]);

--W54_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|holdff at LC_X14_Y3_N6
--operation mode is normal

W54_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[44], VCC, GND);


--W54L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|p_match_out~104 at LC_X14_Y3_N5
--operation mode is normal

W54L2 = AMPP_FUNCTION(X1_dffs[149], X1_dffs[150]);

--B1_acq_trigger_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44] at LC_X14_Y3_N5
--operation mode is normal

B1_acq_trigger_in_reg[44] = AMPP_FUNCTION(clk_i, JB1_memory[14][4], VCC, GND);


--X1_dffs[151] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[151] at LC_X14_Y4_N7
--operation mode is normal

X1_dffs[151]_sload_eqn = X1_dffs[152];
X1_dffs[151] = DFFEA(X1_dffs[151]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[147] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[147] at LC_X14_Y4_N4
--operation mode is normal

X1_dffs[147]_sload_eqn = X1_dffs[148];
X1_dffs[147] = DFFEA(X1_dffs[147]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[146] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[146] at LC_X14_Y4_N2
--operation mode is normal

X1_dffs[146]_lut_out = X1_dffs[147];
X1_dffs[146] = DFFEA(X1_dffs[146]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W44L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|p_match_out~148 at LC_X14_Y6_N5
--operation mode is normal

W44L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[43], X1_dffs[146], X1_dffs[147]);

--W44_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|holdff at LC_X14_Y6_N5
--operation mode is normal

W44_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[43], VCC, GND);


--W44L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|p_match_out~104 at LC_X14_Y6_N2
--operation mode is normal

W44L2 = AMPP_FUNCTION(X1_dffs[146], X1_dffs[147]);

--B1_acq_trigger_in_reg[43] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43] at LC_X14_Y6_N2
--operation mode is normal

B1_acq_trigger_in_reg[43] = AMPP_FUNCTION(clk_i, JB1_memory[14][3], VCC, GND);


--X1_dffs[148] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[148] at LC_X14_Y3_N4
--operation mode is normal

X1_dffs[148]_lut_out = X1_dffs[149];
X1_dffs[148] = DFFEA(X1_dffs[148]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[168] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[168] at LC_X19_Y9_N2
--operation mode is normal

X1_dffs[168]_sload_eqn = X1_dffs[169];
X1_dffs[168] = DFFEA(X1_dffs[168]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[167] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[167] at LC_X19_Y9_N4
--operation mode is normal

X1_dffs[167]_lut_out = X1_dffs[168];
X1_dffs[167] = DFFEA(X1_dffs[167]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W15L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|p_match_out~148 at LC_X18_Y9_N1
--operation mode is normal

W15L3 = AMPP_FUNCTION(X1_dffs[167], X1_dffs[168], B1_acq_trigger_in_reg[50]);

--W15_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|holdff at LC_X18_Y9_N1
--operation mode is normal

W15_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[50], VCC, GND);


--W15L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|p_match_out~104 at LC_X18_Y9_N5
--operation mode is normal

W15L2 = AMPP_FUNCTION(X1_dffs[167], X1_dffs[168]);

--B1_acq_trigger_in_reg[50] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50] at LC_X18_Y9_N5
--operation mode is normal

B1_acq_trigger_in_reg[50] = AMPP_FUNCTION(clk_i, JB1_memory[15][2], VCC, GND);


--X1_dffs[169] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[169] at LC_X19_Y9_N3
--operation mode is normal

X1_dffs[169]_sload_eqn = X1_dffs[170];
X1_dffs[169] = DFFEA(X1_dffs[169]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[165] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[165] at LC_X18_Y10_N4
--operation mode is normal

X1_dffs[165]_lut_out = X1_dffs[166];
X1_dffs[165] = DFFEA(X1_dffs[165]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[164] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[164] at LC_X18_Y10_N5
--operation mode is normal

X1_dffs[164]_lut_out = X1_dffs[165];
X1_dffs[164] = DFFEA(X1_dffs[164]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W05L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|p_match_out~148 at LC_X18_Y9_N2
--operation mode is normal

W05L3 = AMPP_FUNCTION(X1_dffs[165], X1_dffs[164], B1_acq_trigger_in_reg[49]);

--W05_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|holdff at LC_X18_Y9_N2
--operation mode is normal

W05_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[49], VCC, GND);


--W05L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|p_match_out~104 at LC_X18_Y9_N4
--operation mode is normal

W05L2 = AMPP_FUNCTION(X1_dffs[165], X1_dffs[164]);

--B1_acq_trigger_in_reg[49] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49] at LC_X18_Y9_N4
--operation mode is normal

B1_acq_trigger_in_reg[49] = AMPP_FUNCTION(clk_i, JB1_memory[15][1], VCC, GND);


--X1_dffs[166] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[166] at LC_X18_Y10_N2
--operation mode is normal

X1_dffs[166]_sload_eqn = X1_dffs[167];
X1_dffs[166] = DFFEA(X1_dffs[166]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[162] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[162] at LC_X18_Y10_N6
--operation mode is normal

X1_dffs[162]_lut_out = X1_dffs[163];
X1_dffs[162] = DFFEA(X1_dffs[162]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[161] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[161] at LC_X18_Y8_N1
--operation mode is normal

X1_dffs[161]_sload_eqn = X1_dffs[162];
X1_dffs[161] = DFFEA(X1_dffs[161]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W94L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|p_match_out~148 at LC_X18_Y8_N4
--operation mode is normal

W94L3 = AMPP_FUNCTION(X1_dffs[162], X1_dffs[161], B1_acq_trigger_in_reg[48]);

--W94_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|holdff at LC_X18_Y8_N4
--operation mode is normal

W94_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[48], VCC, GND);


--W94L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|p_match_out~104 at LC_X18_Y8_N6
--operation mode is normal

W94L2 = AMPP_FUNCTION(X1_dffs[162], X1_dffs[161]);

--B1_acq_trigger_in_reg[48] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48] at LC_X18_Y8_N6
--operation mode is normal

B1_acq_trigger_in_reg[48] = AMPP_FUNCTION(clk_i, JB1_memory[15][0], VCC, GND);


--X1_dffs[163] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[163] at LC_X18_Y10_N8
--operation mode is normal

X1_dffs[163]_sload_eqn = X1_dffs[164];
X1_dffs[163] = DFFEA(X1_dffs[163]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[159] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[159] at LC_X18_Y8_N8
--operation mode is normal

X1_dffs[159]_sload_eqn = X1_dffs[160];
X1_dffs[159] = DFFEA(X1_dffs[159]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[158] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[158] at LC_X18_Y8_N2
--operation mode is normal

X1_dffs[158]_lut_out = X1_dffs[159];
X1_dffs[158] = DFFEA(X1_dffs[158]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W84L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|p_match_out~148 at LC_X18_Y8_N5
--operation mode is normal

W84L3 = AMPP_FUNCTION(X1_dffs[158], B1_acq_trigger_in_reg[47], X1_dffs[159]);

--W84_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|holdff at LC_X18_Y8_N5
--operation mode is normal

W84_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[47], VCC, GND);


--W84L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|p_match_out~104 at LC_X18_Y8_N9
--operation mode is normal

W84L2 = AMPP_FUNCTION(X1_dffs[158], X1_dffs[159]);

--B1_acq_trigger_in_reg[47] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47] at LC_X18_Y8_N9
--operation mode is normal

B1_acq_trigger_in_reg[47] = AMPP_FUNCTION(clk_i, JB1_memory[14][7], VCC, GND);


--X1_dffs[160] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[160] at LC_X18_Y8_N3
--operation mode is normal

X1_dffs[160]_sload_eqn = X1_dffs[161];
X1_dffs[160] = DFFEA(X1_dffs[160]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[180] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[180] at LC_X17_Y9_N4
--operation mode is normal

X1_dffs[180]_sload_eqn = X1_dffs[181];
X1_dffs[180] = DFFEA(X1_dffs[180]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[179] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[179] at LC_X17_Y8_N5
--operation mode is normal

X1_dffs[179]_sload_eqn = X1_dffs[180];
X1_dffs[179] = DFFEA(X1_dffs[179]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W55L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|p_match_out~148 at LC_X17_Y8_N2
--operation mode is normal

W55L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[54], X1_dffs[179], X1_dffs[180]);

--W55_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|holdff at LC_X17_Y8_N2
--operation mode is normal

W55_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[54], VCC, GND);


--W55L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|p_match_out~104 at LC_X17_Y8_N6
--operation mode is normal

W55L2 = AMPP_FUNCTION(X1_dffs[179], X1_dffs[180]);

--B1_acq_trigger_in_reg[54] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54] at LC_X17_Y8_N6
--operation mode is normal

B1_acq_trigger_in_reg[54] = AMPP_FUNCTION(clk_i, JB1_memory[15][6], VCC, GND);


--X1_dffs[181] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[181] at LC_X19_Y16_N6
--operation mode is normal

X1_dffs[181]_lut_out = X1_dffs[182];
X1_dffs[181] = DFFEA(X1_dffs[181]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[177] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[177] at LC_X19_Y7_N4
--operation mode is normal

X1_dffs[177]_sload_eqn = X1_dffs[178];
X1_dffs[177] = DFFEA(X1_dffs[177]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[176] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[176] at LC_X19_Y7_N5
--operation mode is normal

X1_dffs[176]_lut_out = X1_dffs[177];
X1_dffs[176] = DFFEA(X1_dffs[176]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W45L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|p_match_out~148 at LC_X19_Y6_N4
--operation mode is normal

W45L3 = AMPP_FUNCTION(X1_dffs[177], B1_acq_trigger_in_reg[53], X1_dffs[176]);

--W45_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|holdff at LC_X19_Y6_N4
--operation mode is normal

W45_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[53], VCC, GND);


--W45L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|p_match_out~104 at LC_X19_Y6_N5
--operation mode is normal

W45L2 = AMPP_FUNCTION(X1_dffs[176], X1_dffs[177]);

--B1_acq_trigger_in_reg[53] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53] at LC_X19_Y6_N5
--operation mode is normal

B1_acq_trigger_in_reg[53] = AMPP_FUNCTION(clk_i, JB1_memory[15][5], VCC, GND);


--X1_dffs[178] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[178] at LC_X17_Y8_N8
--operation mode is normal

X1_dffs[178]_sload_eqn = X1_dffs[179];
X1_dffs[178] = DFFEA(X1_dffs[178]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[174] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[174] at LC_X19_Y9_N8
--operation mode is normal

X1_dffs[174]_sload_eqn = X1_dffs[175];
X1_dffs[174] = DFFEA(X1_dffs[174]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[173] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[173] at LC_X19_Y9_N9
--operation mode is normal

X1_dffs[173]_lut_out = X1_dffs[174];
X1_dffs[173] = DFFEA(X1_dffs[173]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W35L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|p_match_out~148 at LC_X19_Y11_N2
--operation mode is normal

W35L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[52], X1_dffs[173], X1_dffs[174]);

--W35_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|holdff at LC_X19_Y11_N2
--operation mode is normal

W35_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[52], VCC, GND);


--W35L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|p_match_out~104 at LC_X19_Y11_N4
--operation mode is normal

W35L2 = AMPP_FUNCTION(X1_dffs[173], X1_dffs[174]);

--B1_acq_trigger_in_reg[52] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52] at LC_X19_Y11_N4
--operation mode is normal

B1_acq_trigger_in_reg[52] = AMPP_FUNCTION(clk_i, JB1_memory[15][4], VCC, GND);


--X1_dffs[175] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[175] at LC_X19_Y7_N2
--operation mode is normal

X1_dffs[175]_sload_eqn = X1_dffs[176];
X1_dffs[175] = DFFEA(X1_dffs[175]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[171] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[171] at LC_X19_Y9_N5
--operation mode is normal

X1_dffs[171]_lut_out = X1_dffs[172];
X1_dffs[171] = DFFEA(X1_dffs[171]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[170] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[170] at LC_X19_Y9_N7
--operation mode is normal

X1_dffs[170]_sload_eqn = X1_dffs[171];
X1_dffs[170] = DFFEA(X1_dffs[170]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W25L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|p_match_out~148 at LC_X19_Y10_N2
--operation mode is normal

W25L3 = AMPP_FUNCTION(X1_dffs[171], B1_acq_trigger_in_reg[51], X1_dffs[170]);

--W25_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|holdff at LC_X19_Y10_N2
--operation mode is normal

W25_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[51], VCC, GND);


--W25L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|p_match_out~104 at LC_X19_Y10_N5
--operation mode is normal

W25L2 = AMPP_FUNCTION(X1_dffs[170], X1_dffs[171]);

--B1_acq_trigger_in_reg[51] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51] at LC_X19_Y10_N5
--operation mode is normal

B1_acq_trigger_in_reg[51] = AMPP_FUNCTION(clk_i, JB1_memory[15][3], VCC, GND);


--X1_dffs[172] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[172] at LC_X19_Y9_N6
--operation mode is normal

X1_dffs[172]_lut_out = X1_dffs[173];
X1_dffs[172] = DFFEA(X1_dffs[172]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[192] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[192] at LC_X19_Y18_N7
--operation mode is normal

X1_dffs[192]_sload_eqn = X1_dffs[193];
X1_dffs[192] = DFFEA(X1_dffs[192]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[191] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[191] at LC_X19_Y18_N4
--operation mode is normal

X1_dffs[191]_sload_eqn = X1_dffs[192];
X1_dffs[191] = DFFEA(X1_dffs[191]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W95L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|p_match_out~148 at LC_X19_Y17_N8
--operation mode is normal

W95L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[58], X1_dffs[191], X1_dffs[192]);

--W95_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|holdff at LC_X19_Y17_N8
--operation mode is normal

W95_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[58], VCC, GND);


--W95L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|p_match_out~104 at LC_X19_Y17_N3
--operation mode is normal

W95L2 = AMPP_FUNCTION(X1_dffs[191], X1_dffs[192]);

--B1_acq_trigger_in_reg[58] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58] at LC_X19_Y17_N3
--operation mode is normal

B1_acq_trigger_in_reg[58] = AMPP_FUNCTION(clk_i, JB1_memory[16][2], VCC, GND);


--X1_dffs[193] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[193] at LC_X19_Y20_N6
--operation mode is normal

X1_dffs[193]_lut_out = X1_dffs[194];
X1_dffs[193] = DFFEA(X1_dffs[193]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[189] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[189] at LC_X19_Y18_N6
--operation mode is normal

X1_dffs[189]_sload_eqn = X1_dffs[190];
X1_dffs[189] = DFFEA(X1_dffs[189]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[188] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[188] at LC_X19_Y18_N8
--operation mode is normal

X1_dffs[188]_lut_out = X1_dffs[189];
X1_dffs[188] = DFFEA(X1_dffs[188]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W85L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|p_match_out~148 at LC_X19_Y17_N1
--operation mode is normal

W85L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[57], X1_dffs[189], X1_dffs[188]);

--W85_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|holdff at LC_X19_Y17_N1
--operation mode is normal

W85_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[57], VCC, GND);


--W85L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|p_match_out~104 at LC_X19_Y17_N6
--operation mode is normal

W85L2 = AMPP_FUNCTION(X1_dffs[189], X1_dffs[188]);

--B1_acq_trigger_in_reg[57] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] at LC_X19_Y17_N6
--operation mode is normal

B1_acq_trigger_in_reg[57] = AMPP_FUNCTION(clk_i, JB1_memory[16][1], VCC, GND);


--X1_dffs[190] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[190] at LC_X19_Y18_N5
--operation mode is normal

X1_dffs[190]_lut_out = X1_dffs[191];
X1_dffs[190] = DFFEA(X1_dffs[190]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[186] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[186] at LC_X19_Y16_N3
--operation mode is normal

X1_dffs[186]_lut_out = X1_dffs[187];
X1_dffs[186] = DFFEA(X1_dffs[186]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[185] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[185] at LC_X19_Y16_N4
--operation mode is normal

X1_dffs[185]_sload_eqn = X1_dffs[186];
X1_dffs[185] = DFFEA(X1_dffs[185]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W75L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|p_match_out~148 at LC_X19_Y18_N9
--operation mode is normal

W75L3 = AMPP_FUNCTION(X1_dffs[186], X1_dffs[185], B1_acq_trigger_in_reg[56]);

--W75_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|holdff at LC_X19_Y18_N9
--operation mode is normal

W75_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[56], VCC, GND);


--W75L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|p_match_out~104 at LC_X19_Y18_N2
--operation mode is normal

W75L2 = AMPP_FUNCTION(X1_dffs[185], X1_dffs[186]);

--B1_acq_trigger_in_reg[56] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56] at LC_X19_Y18_N2
--operation mode is normal

B1_acq_trigger_in_reg[56] = AMPP_FUNCTION(clk_i, JB1_memory[16][0], VCC, GND);


--X1_dffs[187] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[187] at LC_X19_Y16_N8
--operation mode is normal

X1_dffs[187]_sload_eqn = X1_dffs[188];
X1_dffs[187] = DFFEA(X1_dffs[187]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[183] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[183] at LC_X19_Y16_N5
--operation mode is normal

X1_dffs[183]_sload_eqn = X1_dffs[184];
X1_dffs[183] = DFFEA(X1_dffs[183]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[182] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[182] at LC_X19_Y16_N9
--operation mode is normal

X1_dffs[182]_sload_eqn = X1_dffs[183];
X1_dffs[182] = DFFEA(X1_dffs[182]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W65L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|p_match_out~148 at LC_X19_Y16_N7
--operation mode is normal

W65L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[55], X1_dffs[183], X1_dffs[182]);

--W65_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|holdff at LC_X19_Y16_N7
--operation mode is normal

W65_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[55], VCC, GND);


--W65L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|p_match_out~104 at LC_X19_Y16_N2
--operation mode is normal

W65L2 = AMPP_FUNCTION(X1_dffs[183], X1_dffs[182]);

--B1_acq_trigger_in_reg[55] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55] at LC_X19_Y16_N2
--operation mode is normal

B1_acq_trigger_in_reg[55] = AMPP_FUNCTION(clk_i, JB1_memory[15][7], VCC, GND);


--X1_dffs[184] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[184] at LC_X19_Y16_N1
--operation mode is normal

X1_dffs[184]_lut_out = X1_dffs[185];
X1_dffs[184] = DFFEA(X1_dffs[184]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[204] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[204] at LC_X21_Y21_N9
--operation mode is normal

X1_dffs[204]_sload_eqn = X1_dffs[205];
X1_dffs[204] = DFFEA(X1_dffs[204]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[203] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[203] at LC_X21_Y21_N2
--operation mode is normal

X1_dffs[203]_lut_out = X1_dffs[204];
X1_dffs[203] = DFFEA(X1_dffs[203]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W36L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|p_match_out~148 at LC_X21_Y20_N8
--operation mode is normal

W36L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[62], X1_dffs[203], X1_dffs[204]);

--W36_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|holdff at LC_X21_Y20_N8
--operation mode is normal

W36_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[62], VCC, GND);


--W36L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|p_match_out~104 at LC_X21_Y20_N4
--operation mode is normal

W36L2 = AMPP_FUNCTION(X1_dffs[203], X1_dffs[204]);

--B1_acq_trigger_in_reg[62] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62] at LC_X21_Y20_N4
--operation mode is normal

B1_acq_trigger_in_reg[62] = AMPP_FUNCTION(clk_i, JB1_memory[16][6], VCC, GND);


--X1_dffs[205] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[205] at LC_X21_Y21_N3
--operation mode is normal

X1_dffs[205]_lut_out = X1_dffs[206];
X1_dffs[205] = DFFEA(X1_dffs[205]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[201] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[201] at LC_X21_Y21_N8
--operation mode is normal

X1_dffs[201]_lut_out = X1_dffs[202];
X1_dffs[201] = DFFEA(X1_dffs[201]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[200] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[200] at LC_X21_Y21_N5
--operation mode is normal

X1_dffs[200]_lut_out = X1_dffs[201];
X1_dffs[200] = DFFEA(X1_dffs[200]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W26L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|p_match_out~148 at LC_X21_Y20_N5
--operation mode is normal

W26L3 = AMPP_FUNCTION(X1_dffs[201], X1_dffs[200], B1_acq_trigger_in_reg[61]);

--W26_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|holdff at LC_X21_Y20_N5
--operation mode is normal

W26_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[61], VCC, GND);


--W26L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|p_match_out~104 at LC_X21_Y20_N6
--operation mode is normal

W26L2 = AMPP_FUNCTION(X1_dffs[201], X1_dffs[200]);

--B1_acq_trigger_in_reg[61] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61] at LC_X21_Y20_N6
--operation mode is normal

B1_acq_trigger_in_reg[61] = AMPP_FUNCTION(clk_i, JB1_memory[16][5], VCC, GND);


--X1_dffs[202] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[202] at LC_X21_Y21_N6
--operation mode is normal

X1_dffs[202]_lut_out = X1_dffs[203];
X1_dffs[202] = DFFEA(X1_dffs[202]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[198] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[198] at LC_X19_Y20_N9
--operation mode is normal

X1_dffs[198]_sload_eqn = X1_dffs[199];
X1_dffs[198] = DFFEA(X1_dffs[198]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[197] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[197] at LC_X19_Y20_N3
--operation mode is normal

X1_dffs[197]_lut_out = X1_dffs[198];
X1_dffs[197] = DFFEA(X1_dffs[197]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W16L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|p_match_out~148 at LC_X19_Y20_N7
--operation mode is normal

W16L3 = AMPP_FUNCTION(X1_dffs[197], X1_dffs[198], B1_acq_trigger_in_reg[60]);

--W16_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|holdff at LC_X19_Y20_N7
--operation mode is normal

W16_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[60], VCC, GND);


--W16L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|p_match_out~104 at LC_X19_Y20_N4
--operation mode is normal

W16L2 = AMPP_FUNCTION(X1_dffs[197], X1_dffs[198]);

--B1_acq_trigger_in_reg[60] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60] at LC_X19_Y20_N4
--operation mode is normal

B1_acq_trigger_in_reg[60] = AMPP_FUNCTION(clk_i, JB1_memory[16][4], VCC, GND);


--X1_dffs[199] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[199] at LC_X21_Y21_N7
--operation mode is normal

X1_dffs[199]_sload_eqn = X1_dffs[200];
X1_dffs[199] = DFFEA(X1_dffs[199]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[195] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[195] at LC_X19_Y20_N8
--operation mode is normal

X1_dffs[195]_sload_eqn = X1_dffs[196];
X1_dffs[195] = DFFEA(X1_dffs[195]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[194] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[194] at LC_X19_Y20_N0
--operation mode is normal

X1_dffs[194]_lut_out = X1_dffs[195];
X1_dffs[194] = DFFEA(X1_dffs[194]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W06L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|p_match_out~148 at LC_X19_Y20_N2
--operation mode is normal

W06L3 = AMPP_FUNCTION(X1_dffs[195], B1_acq_trigger_in_reg[59], X1_dffs[194]);

--W06_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|holdff at LC_X19_Y20_N2
--operation mode is normal

W06_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[59], VCC, GND);


--W06L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|p_match_out~104 at LC_X19_Y20_N5
--operation mode is normal

W06L2 = AMPP_FUNCTION(X1_dffs[194], X1_dffs[195]);

--B1_acq_trigger_in_reg[59] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59] at LC_X19_Y20_N5
--operation mode is normal

B1_acq_trigger_in_reg[59] = AMPP_FUNCTION(clk_i, JB1_memory[16][3], VCC, GND);


--X1_dffs[196] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[196] at LC_X19_Y20_N1
--operation mode is normal

X1_dffs[196]_sload_eqn = X1_dffs[197];
X1_dffs[196] = DFFEA(X1_dffs[196]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[216] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[216] at LC_X32_Y26_N8
--operation mode is normal

X1_dffs[216]_sload_eqn = X1_dffs[217];
X1_dffs[216] = DFFEA(X1_dffs[216]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[215] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[215] at LC_X32_Y26_N5
--operation mode is normal

X1_dffs[215]_lut_out = X1_dffs[216];
X1_dffs[215] = DFFEA(X1_dffs[215]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W76L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|p_match_out~148 at LC_X32_Y26_N2
--operation mode is normal

W76L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[66], X1_dffs[215], X1_dffs[216]);

--W76_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|holdff at LC_X32_Y26_N2
--operation mode is normal

W76_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[66], VCC, GND);


--W76L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|p_match_out~104 at LC_X32_Y26_N4
--operation mode is normal

W76L2 = AMPP_FUNCTION(X1_dffs[215], X1_dffs[216]);

--B1_acq_trigger_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66] at LC_X32_Y26_N4
--operation mode is normal

B1_acq_trigger_in_reg[66] = AMPP_FUNCTION(clk_i, JB1_memory[17][2], VCC, GND);


--X1_dffs[217] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[217] at LC_X32_Y25_N4
--operation mode is normal

X1_dffs[217]_lut_out = X1_dffs[218];
X1_dffs[217] = DFFEA(X1_dffs[217]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[213] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[213] at LC_X24_Y26_N9
--operation mode is normal

X1_dffs[213]_sload_eqn = X1_dffs[214];
X1_dffs[213] = DFFEA(X1_dffs[213]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[212] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[212] at LC_X24_Y25_N1
--operation mode is normal

X1_dffs[212]_sload_eqn = X1_dffs[213];
X1_dffs[212] = DFFEA(X1_dffs[212]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W66L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|p_match_out~148 at LC_X24_Y25_N6
--operation mode is normal

W66L3 = AMPP_FUNCTION(X1_dffs[213], X1_dffs[212], B1_acq_trigger_in_reg[65]);

--W66_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|holdff at LC_X24_Y25_N6
--operation mode is normal

W66_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[65], VCC, GND);


--W66L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|p_match_out~104 at LC_X24_Y25_N8
--operation mode is normal

W66L2 = AMPP_FUNCTION(X1_dffs[213], X1_dffs[212]);

--B1_acq_trigger_in_reg[65] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65] at LC_X24_Y25_N8
--operation mode is normal

B1_acq_trigger_in_reg[65] = AMPP_FUNCTION(clk_i, JB1_memory[17][1], VCC, GND);


--X1_dffs[214] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[214] at LC_X32_Y26_N6
--operation mode is normal

X1_dffs[214]_sload_eqn = X1_dffs[215];
X1_dffs[214] = DFFEA(X1_dffs[214]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[210] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[210] at LC_X24_Y25_N4
--operation mode is normal

X1_dffs[210]_sload_eqn = X1_dffs[211];
X1_dffs[210] = DFFEA(X1_dffs[210]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[209] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[209] at LC_X24_Y25_N5
--operation mode is normal

X1_dffs[209]_lut_out = X1_dffs[210];
X1_dffs[209] = DFFEA(X1_dffs[209]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W56L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|p_match_out~148 at LC_X24_Y25_N9
--operation mode is normal

W56L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[64], X1_dffs[209], X1_dffs[210]);

--W56_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|holdff at LC_X24_Y25_N9
--operation mode is normal

W56_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[64], VCC, GND);


--W56L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|p_match_out~104 at LC_X24_Y25_N2
--operation mode is normal

W56L2 = AMPP_FUNCTION(X1_dffs[209], X1_dffs[210]);

--B1_acq_trigger_in_reg[64] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64] at LC_X24_Y25_N2
--operation mode is normal

B1_acq_trigger_in_reg[64] = AMPP_FUNCTION(clk_i, JB1_memory[17][0], VCC, GND);


--X1_dffs[211] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[211] at LC_X24_Y25_N3
--operation mode is normal

X1_dffs[211]_sload_eqn = X1_dffs[212];
X1_dffs[211] = DFFEA(X1_dffs[211]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[207] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[207] at LC_X22_Y25_N6
--operation mode is normal

X1_dffs[207]_sload_eqn = X1_dffs[208];
X1_dffs[207] = DFFEA(X1_dffs[207]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[206] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[206] at LC_X22_Y24_N5
--operation mode is normal

X1_dffs[206]_sload_eqn = X1_dffs[207];
X1_dffs[206] = DFFEA(X1_dffs[206]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W46L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|p_match_out~148 at LC_X22_Y24_N0
--operation mode is normal

W46L3 = AMPP_FUNCTION(X1_dffs[206], X1_dffs[207], B1_acq_trigger_in_reg[63]);

--W46_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|holdff at LC_X22_Y24_N0
--operation mode is normal

W46_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[63], VCC, GND);


--W46L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|p_match_out~104 at LC_X22_Y24_N6
--operation mode is normal

W46L2 = AMPP_FUNCTION(X1_dffs[207], X1_dffs[206]);

--B1_acq_trigger_in_reg[63] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63] at LC_X22_Y24_N6
--operation mode is normal

B1_acq_trigger_in_reg[63] = AMPP_FUNCTION(clk_i, JB1_memory[16][7], VCC, GND);


--X1_dffs[208] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[208] at LC_X24_Y25_N7
--operation mode is normal

X1_dffs[208]_sload_eqn = X1_dffs[209];
X1_dffs[208] = DFFEA(X1_dffs[208]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[228] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[228] at LC_X24_Y21_N4
--operation mode is normal

X1_dffs[228]_sload_eqn = X1_dffs[229];
X1_dffs[228] = DFFEA(X1_dffs[228]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[227] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[227] at LC_X24_Y21_N5
--operation mode is normal

X1_dffs[227]_lut_out = X1_dffs[228];
X1_dffs[227] = DFFEA(X1_dffs[227]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W17L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1|p_match_out~148 at LC_X24_Y23_N8
--operation mode is normal

W17L3 = AMPP_FUNCTION(X1_dffs[227], B1_acq_trigger_in_reg[70], X1_dffs[228]);

--W17_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1|holdff at LC_X24_Y23_N8
--operation mode is normal

W17_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[70], VCC, GND);


--W17L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1|p_match_out~104 at LC_X24_Y23_N5
--operation mode is normal

W17L2 = AMPP_FUNCTION(X1_dffs[227], X1_dffs[228]);

--B1_acq_trigger_in_reg[70] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70] at LC_X24_Y23_N5
--operation mode is normal

B1_acq_trigger_in_reg[70] = AMPP_FUNCTION(clk_i, JB1_memory[17][6], VCC, GND);


--X1_dffs[229] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[229] at LC_X24_Y21_N3
--operation mode is normal

X1_dffs[229]_sload_eqn = X1_dffs[230];
X1_dffs[229] = DFFEA(X1_dffs[229]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[225] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[225] at LC_X24_Y20_N9
--operation mode is normal

X1_dffs[225]_sload_eqn = X1_dffs[226];
X1_dffs[225] = DFFEA(X1_dffs[225]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[224] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[224] at LC_X24_Y20_N3
--operation mode is normal

X1_dffs[224]_lut_out = X1_dffs[225];
X1_dffs[224] = DFFEA(X1_dffs[224]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W07L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1|p_match_out~148 at LC_X24_Y20_N5
--operation mode is normal

W07L3 = AMPP_FUNCTION(X1_dffs[224], X1_dffs[225], B1_acq_trigger_in_reg[69]);

--W07_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1|holdff at LC_X24_Y20_N5
--operation mode is normal

W07_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[69], VCC, GND);


--W07L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1|p_match_out~104 at LC_X24_Y20_N4
--operation mode is normal

W07L2 = AMPP_FUNCTION(X1_dffs[224], X1_dffs[225]);

--B1_acq_trigger_in_reg[69] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69] at LC_X24_Y20_N4
--operation mode is normal

B1_acq_trigger_in_reg[69] = AMPP_FUNCTION(clk_i, JB1_memory[17][5], VCC, GND);


--X1_dffs[226] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[226] at LC_X24_Y21_N9
--operation mode is normal

X1_dffs[226]_sload_eqn = X1_dffs[227];
X1_dffs[226] = DFFEA(X1_dffs[226]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[222] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[222] at LC_X25_Y27_N4
--operation mode is normal

X1_dffs[222]_sload_eqn = X1_dffs[223];
X1_dffs[222] = DFFEA(X1_dffs[222]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[221] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[221] at LC_X25_Y27_N2
--operation mode is normal

X1_dffs[221]_lut_out = X1_dffs[222];
X1_dffs[221] = DFFEA(X1_dffs[221]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W96L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1|p_match_out~148 at LC_X25_Y26_N1
--operation mode is normal

W96L3 = AMPP_FUNCTION(X1_dffs[221], B1_acq_trigger_in_reg[68], X1_dffs[222]);

--W96_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1|holdff at LC_X25_Y26_N1
--operation mode is normal

W96_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[68], VCC, GND);


--W96L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1|p_match_out~104 at LC_X25_Y26_N6
--operation mode is normal

W96L2 = AMPP_FUNCTION(X1_dffs[221], X1_dffs[222]);

--B1_acq_trigger_in_reg[68] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68] at LC_X25_Y26_N6
--operation mode is normal

B1_acq_trigger_in_reg[68] = AMPP_FUNCTION(clk_i, JB1_memory[17][4], VCC, GND);


--X1_dffs[223] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[223] at LC_X25_Y25_N4
--operation mode is normal

X1_dffs[223]_lut_out = X1_dffs[224];
X1_dffs[223] = DFFEA(X1_dffs[223]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[219] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[219] at LC_X30_Y25_N9
--operation mode is normal

X1_dffs[219]_lut_out = X1_dffs[220];
X1_dffs[219] = DFFEA(X1_dffs[219]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[218] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[218] at LC_X32_Y25_N9
--operation mode is normal

X1_dffs[218]_sload_eqn = X1_dffs[219];
X1_dffs[218] = DFFEA(X1_dffs[218]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W86L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_67_sm1|p_match_out~148 at LC_X32_Y25_N8
--operation mode is normal

W86L3 = AMPP_FUNCTION(X1_dffs[219], B1_acq_trigger_in_reg[67], X1_dffs[218]);

--W86_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_67_sm1|holdff at LC_X32_Y25_N8
--operation mode is normal

W86_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[67], VCC, GND);


--W86L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_67_sm1|p_match_out~104 at LC_X32_Y25_N5
--operation mode is normal

W86L2 = AMPP_FUNCTION(X1_dffs[219], X1_dffs[218]);

--B1_acq_trigger_in_reg[67] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67] at LC_X32_Y25_N5
--operation mode is normal

B1_acq_trigger_in_reg[67] = AMPP_FUNCTION(clk_i, JB1_memory[17][3], VCC, GND);


--X1_dffs[220] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[220] at LC_X25_Y25_N2
--operation mode is normal

X1_dffs[220]_sload_eqn = X1_dffs[221];
X1_dffs[220] = DFFEA(X1_dffs[220]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[240] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[240] at LC_X30_Y28_N4
--operation mode is normal

X1_dffs[240]_sload_eqn = X1_dffs[241];
X1_dffs[240] = DFFEA(X1_dffs[240]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[239] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[239] at LC_X30_Y28_N9
--operation mode is normal

X1_dffs[239]_lut_out = X1_dffs[240];
X1_dffs[239] = DFFEA(X1_dffs[239]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W57L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1|p_match_out~148 at LC_X31_Y28_N5
--operation mode is normal

W57L3 = AMPP_FUNCTION(X1_dffs[239], B1_acq_trigger_in_reg[74], X1_dffs[240]);

--W57_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1|holdff at LC_X31_Y28_N5
--operation mode is normal

W57_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[74], VCC, GND);


--W57L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1|p_match_out~104 at LC_X32_Y28_N8
--operation mode is normal

W57L2 = AMPP_FUNCTION(X1_dffs[239], X1_dffs[240]);

--B1_acq_trigger_in_reg[74] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74] at LC_X32_Y28_N8
--operation mode is normal

B1_acq_trigger_in_reg[74] = AMPP_FUNCTION(clk_i, JB1_memory[18][2], VCC, GND);


--X1_dffs[241] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[241] at LC_X30_Y28_N3
--operation mode is normal

X1_dffs[241]_sload_eqn = X1_dffs[242];
X1_dffs[241] = DFFEA(X1_dffs[241]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[237] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[237] at LC_X24_Y29_N2
--operation mode is normal

X1_dffs[237]_sload_eqn = X1_dffs[238];
X1_dffs[237] = DFFEA(X1_dffs[237]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[236] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[236] at LC_X24_Y29_N5
--operation mode is normal

X1_dffs[236]_lut_out = X1_dffs[237];
X1_dffs[236] = DFFEA(X1_dffs[236]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W47L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1|p_match_out~148 at LC_X24_Y28_N9
--operation mode is normal

W47L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[73], X1_dffs[236], X1_dffs[237]);

--W47_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1|holdff at LC_X24_Y28_N9
--operation mode is normal

W47_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[73], VCC, GND);


--W47L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1|p_match_out~104 at LC_X24_Y28_N4
--operation mode is normal

W47L2 = AMPP_FUNCTION(X1_dffs[236], X1_dffs[237]);

--B1_acq_trigger_in_reg[73] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73] at LC_X24_Y28_N4
--operation mode is normal

B1_acq_trigger_in_reg[73] = AMPP_FUNCTION(clk_i, JB1_memory[18][1], VCC, GND);


--X1_dffs[238] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[238] at LC_X30_Y28_N1
--operation mode is normal

X1_dffs[238]_sload_eqn = X1_dffs[239];
X1_dffs[238] = DFFEA(X1_dffs[238]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[234] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[234] at LC_X25_Y24_N2
--operation mode is normal

X1_dffs[234]_sload_eqn = X1_dffs[235];
X1_dffs[234] = DFFEA(X1_dffs[234]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[233] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[233] at LC_X24_Y21_N7
--operation mode is normal

X1_dffs[233]_sload_eqn = X1_dffs[234];
X1_dffs[233] = DFFEA(X1_dffs[233]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W37L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1|p_match_out~148 at LC_X24_Y22_N2
--operation mode is normal

W37L3 = AMPP_FUNCTION(X1_dffs[234], B1_acq_trigger_in_reg[72], X1_dffs[233]);

--W37_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1|holdff at LC_X24_Y22_N2
--operation mode is normal

W37_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[72], VCC, GND);


--W37L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1|p_match_out~104 at LC_X24_Y22_N9
--operation mode is normal

W37L2 = AMPP_FUNCTION(X1_dffs[234], X1_dffs[233]);

--B1_acq_trigger_in_reg[72] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72] at LC_X24_Y22_N9
--operation mode is normal

B1_acq_trigger_in_reg[72] = AMPP_FUNCTION(clk_i, JB1_memory[18][0], VCC, GND);


--X1_dffs[235] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[235] at LC_X24_Y29_N4
--operation mode is normal

X1_dffs[235]_sload_eqn = X1_dffs[236];
X1_dffs[235] = DFFEA(X1_dffs[235]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[231] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[231] at LC_X25_Y21_N6
--operation mode is normal

X1_dffs[231]_lut_out = X1_dffs[232];
X1_dffs[231] = DFFEA(X1_dffs[231]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[230] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[230] at LC_X25_Y21_N4
--operation mode is normal

X1_dffs[230]_lut_out = X1_dffs[231];
X1_dffs[230] = DFFEA(X1_dffs[230]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W27L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1|p_match_out~148 at LC_X25_Y21_N8
--operation mode is normal

W27L3 = AMPP_FUNCTION(X1_dffs[230], B1_acq_trigger_in_reg[71], X1_dffs[231]);

--W27_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1|holdff at LC_X25_Y21_N8
--operation mode is normal

W27_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[71], VCC, GND);


--W27L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1|p_match_out~104 at LC_X25_Y21_N5
--operation mode is normal

W27L2 = AMPP_FUNCTION(X1_dffs[230], X1_dffs[231]);

--B1_acq_trigger_in_reg[71] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71] at LC_X25_Y21_N5
--operation mode is normal

B1_acq_trigger_in_reg[71] = AMPP_FUNCTION(clk_i, JB1_memory[17][7], VCC, GND);


--X1_dffs[232] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[232] at LC_X24_Y21_N6
--operation mode is normal

X1_dffs[232]_sload_eqn = X1_dffs[233];
X1_dffs[232] = DFFEA(X1_dffs[232]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[252] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[252] at LC_X27_Y26_N4
--operation mode is normal

X1_dffs[252]_sload_eqn = X1_dffs[253];
X1_dffs[252] = DFFEA(X1_dffs[252]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[251] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[251] at LC_X27_Y26_N5
--operation mode is normal

X1_dffs[251]_lut_out = X1_dffs[252];
X1_dffs[251] = DFFEA(X1_dffs[251]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W97L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_78_sm1|p_match_out~148 at LC_X24_Y27_N5
--operation mode is normal

W97L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[78], X1_dffs[251], X1_dffs[252]);

--W97_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_78_sm1|holdff at LC_X24_Y27_N5
--operation mode is normal

W97_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[78], VCC, GND);


--W97L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_78_sm1|p_match_out~104 at LC_X24_Y27_N2
--operation mode is normal

W97L2 = AMPP_FUNCTION(X1_dffs[251], X1_dffs[252]);

--B1_acq_trigger_in_reg[78] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] at LC_X24_Y27_N2
--operation mode is normal

B1_acq_trigger_in_reg[78] = AMPP_FUNCTION(clk_i, JB1_memory[18][6], VCC, GND);


--X1_dffs[253] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[253] at LC_X31_Y26_N5
--operation mode is normal

X1_dffs[253]_sload_eqn = X1_dffs[254];
X1_dffs[253] = DFFEA(X1_dffs[253]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[249] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[249] at LC_X27_Y26_N6
--operation mode is normal

X1_dffs[249]_lut_out = X1_dffs[250];
X1_dffs[249] = DFFEA(X1_dffs[249]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[248] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[248] at LC_X27_Y26_N8
--operation mode is normal

X1_dffs[248]_lut_out = X1_dffs[249];
X1_dffs[248] = DFFEA(X1_dffs[248]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W87L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_77_sm1|p_match_out~148 at LC_X25_Y26_N8
--operation mode is normal

W87L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[77], X1_dffs[248], X1_dffs[249]);

--W87_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_77_sm1|holdff at LC_X25_Y26_N8
--operation mode is normal

W87_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[77], VCC, GND);


--W87L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_77_sm1|p_match_out~104 at LC_X25_Y26_N2
--operation mode is normal

W87L2 = AMPP_FUNCTION(X1_dffs[248], X1_dffs[249]);

--B1_acq_trigger_in_reg[77] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77] at LC_X25_Y26_N2
--operation mode is normal

B1_acq_trigger_in_reg[77] = AMPP_FUNCTION(clk_i, JB1_memory[18][5], VCC, GND);


--X1_dffs[250] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[250] at LC_X27_Y26_N2
--operation mode is normal

X1_dffs[250]_sload_eqn = X1_dffs[251];
X1_dffs[250] = DFFEA(X1_dffs[250]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[246] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[246] at LC_X28_Y28_N4
--operation mode is normal

X1_dffs[246]_sload_eqn = X1_dffs[247];
X1_dffs[246] = DFFEA(X1_dffs[246]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[245] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[245] at LC_X28_Y28_N9
--operation mode is normal

X1_dffs[245]_lut_out = X1_dffs[246];
X1_dffs[245] = DFFEA(X1_dffs[245]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W77L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_76_sm1|p_match_out~148 at LC_X25_Y28_N2
--operation mode is normal

W77L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[76], X1_dffs[245], X1_dffs[246]);

--W77_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_76_sm1|holdff at LC_X25_Y28_N2
--operation mode is normal

W77_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[76], VCC, GND);


--W77L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_76_sm1|p_match_out~104 at LC_X25_Y28_N5
--operation mode is normal

W77L2 = AMPP_FUNCTION(X1_dffs[245], X1_dffs[246]);

--B1_acq_trigger_in_reg[76] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76] at LC_X25_Y28_N5
--operation mode is normal

B1_acq_trigger_in_reg[76] = AMPP_FUNCTION(clk_i, JB1_memory[18][4], VCC, GND);


--X1_dffs[247] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[247] at LC_X27_Y26_N9
--operation mode is normal

X1_dffs[247]_lut_out = X1_dffs[248];
X1_dffs[247] = DFFEA(X1_dffs[247]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[243] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[243] at LC_X28_Y28_N6
--operation mode is normal

X1_dffs[243]_lut_out = X1_dffs[244];
X1_dffs[243] = DFFEA(X1_dffs[243]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[242] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[242] at LC_X30_Y28_N5
--operation mode is normal

X1_dffs[242]_sload_eqn = X1_dffs[243];
X1_dffs[242] = DFFEA(X1_dffs[242]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W67L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_75_sm1|p_match_out~148 at LC_X29_Y28_N5
--operation mode is normal

W67L3 = AMPP_FUNCTION(X1_dffs[243], B1_acq_trigger_in_reg[75], X1_dffs[242]);

--W67_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_75_sm1|holdff at LC_X29_Y28_N5
--operation mode is normal

W67_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[75], VCC, GND);


--W67L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_75_sm1|p_match_out~104 at LC_X31_Y28_N2
--operation mode is normal

W67L2 = AMPP_FUNCTION(X1_dffs[243], X1_dffs[242]);

--B1_acq_trigger_in_reg[75] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75] at LC_X31_Y28_N2
--operation mode is normal

B1_acq_trigger_in_reg[75] = AMPP_FUNCTION(clk_i, JB1_memory[18][3], VCC, GND);


--X1_dffs[244] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[244] at LC_X28_Y28_N2
--operation mode is normal

X1_dffs[244]_lut_out = X1_dffs[245];
X1_dffs[244] = DFFEA(X1_dffs[244]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[264] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[264] at LC_X35_Y27_N8
--operation mode is normal

X1_dffs[264]_sload_eqn = X1_dffs[265];
X1_dffs[264] = DFFEA(X1_dffs[264]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[263] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[263] at LC_X35_Y27_N2
--operation mode is normal

X1_dffs[263]_lut_out = X1_dffs[264];
X1_dffs[263] = DFFEA(X1_dffs[263]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W38L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1|p_match_out~148 at LC_X35_Y27_N6
--operation mode is normal

W38L3 = AMPP_FUNCTION(X1_dffs[263], B1_acq_trigger_in_reg[82], X1_dffs[264]);

--W38_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1|holdff at LC_X35_Y27_N6
--operation mode is normal

W38_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[82], VCC, GND);


--W38L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1|p_match_out~104 at LC_X35_Y27_N5
--operation mode is normal

W38L2 = AMPP_FUNCTION(X1_dffs[263], X1_dffs[264]);

--B1_acq_trigger_in_reg[82] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82] at LC_X35_Y27_N5
--operation mode is normal

B1_acq_trigger_in_reg[82] = AMPP_FUNCTION(clk_i, JB1_memory[19][2], VCC, GND);


--X1_dffs[265] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[265] at LC_X35_Y25_N8
--operation mode is normal

X1_dffs[265]_sload_eqn = X1_dffs[266];
X1_dffs[265] = DFFEA(X1_dffs[265]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[261] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[261] at LC_X33_Y27_N6
--operation mode is normal

X1_dffs[261]_sload_eqn = X1_dffs[262];
X1_dffs[261] = DFFEA(X1_dffs[261]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[260] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[260] at LC_X33_Y25_N3
--operation mode is normal

X1_dffs[260]_sload_eqn = X1_dffs[261];
X1_dffs[260] = DFFEA(X1_dffs[260]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W28L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1|p_match_out~148 at LC_X33_Y25_N0
--operation mode is normal

W28L3 = AMPP_FUNCTION(X1_dffs[260], X1_dffs[261], B1_acq_trigger_in_reg[81]);

--W28_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1|holdff at LC_X33_Y25_N0
--operation mode is normal

W28_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[81], VCC, GND);


--W28L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1|p_match_out~104 at LC_X33_Y25_N7
--operation mode is normal

W28L2 = AMPP_FUNCTION(X1_dffs[260], X1_dffs[261]);

--B1_acq_trigger_in_reg[81] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] at LC_X33_Y25_N7
--operation mode is normal

B1_acq_trigger_in_reg[81] = AMPP_FUNCTION(clk_i, JB1_memory[19][1], VCC, GND);


--X1_dffs[262] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[262] at LC_X35_Y27_N4
--operation mode is normal

X1_dffs[262]_lut_out = X1_dffs[263];
X1_dffs[262] = DFFEA(X1_dffs[262]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[258] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[258] at LC_X33_Y25_N4
--operation mode is normal

X1_dffs[258]_lut_out = X1_dffs[259];
X1_dffs[258] = DFFEA(X1_dffs[258]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[257] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[257] at LC_X33_Y25_N8
--operation mode is normal

X1_dffs[257]_lut_out = X1_dffs[258];
X1_dffs[257] = DFFEA(X1_dffs[257]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W18L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1|p_match_out~148 at LC_X33_Y25_N1
--operation mode is normal

W18L3 = AMPP_FUNCTION(X1_dffs[257], B1_acq_trigger_in_reg[80], X1_dffs[258]);

--W18_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1|holdff at LC_X33_Y25_N1
--operation mode is normal

W18_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[80], VCC, GND);


--W18L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1|p_match_out~104 at LC_X33_Y25_N2
--operation mode is normal

W18L2 = AMPP_FUNCTION(X1_dffs[257], X1_dffs[258]);

--B1_acq_trigger_in_reg[80] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80] at LC_X33_Y25_N2
--operation mode is normal

B1_acq_trigger_in_reg[80] = AMPP_FUNCTION(clk_i, JB1_memory[19][0], VCC, GND);


--X1_dffs[259] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[259] at LC_X33_Y25_N9
--operation mode is normal

X1_dffs[259]_sload_eqn = X1_dffs[260];
X1_dffs[259] = DFFEA(X1_dffs[259]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[255] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[255] at LC_X33_Y25_N6
--operation mode is normal

X1_dffs[255]_sload_eqn = X1_dffs[256];
X1_dffs[255] = DFFEA(X1_dffs[255]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[254] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[254] at LC_X32_Y25_N7
--operation mode is normal

X1_dffs[254]_sload_eqn = X1_dffs[255];
X1_dffs[254] = DFFEA(X1_dffs[254]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W08L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1|p_match_out~148 at LC_X33_Y24_N2
--operation mode is normal

W08L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[79], X1_dffs[254], X1_dffs[255]);

--W08_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1|holdff at LC_X33_Y24_N2
--operation mode is normal

W08_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[79], VCC, GND);


--W08L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1|p_match_out~104 at LC_X33_Y24_N4
--operation mode is normal

W08L2 = AMPP_FUNCTION(X1_dffs[254], X1_dffs[255]);

--B1_acq_trigger_in_reg[79] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79] at LC_X33_Y24_N4
--operation mode is normal

B1_acq_trigger_in_reg[79] = AMPP_FUNCTION(clk_i, JB1_memory[18][7], VCC, GND);


--X1_dffs[256] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[256] at LC_X33_Y25_N5
--operation mode is normal

X1_dffs[256]_lut_out = X1_dffs[257];
X1_dffs[256] = DFFEA(X1_dffs[256]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[276] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[276] at LC_X34_Y27_N5
--operation mode is normal

X1_dffs[276]_lut_out = X1_dffs[277];
X1_dffs[276] = DFFEA(X1_dffs[276]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[275] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[275] at LC_X34_Y28_N6
--operation mode is normal

X1_dffs[275]_sload_eqn = X1_dffs[276];
X1_dffs[275] = DFFEA(X1_dffs[275]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W78L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_86_sm1|p_match_out~148 at LC_X34_Y28_N2
--operation mode is normal

W78L3 = AMPP_FUNCTION(X1_dffs[276], B1_acq_trigger_in_reg[86], X1_dffs[275]);

--W78_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_86_sm1|holdff at LC_X34_Y28_N2
--operation mode is normal

W78_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[86], VCC, GND);


--W78L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_86_sm1|p_match_out~104 at LC_X34_Y28_N5
--operation mode is normal

W78L2 = AMPP_FUNCTION(X1_dffs[275], X1_dffs[276]);

--B1_acq_trigger_in_reg[86] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86] at LC_X34_Y28_N5
--operation mode is normal

B1_acq_trigger_in_reg[86] = AMPP_FUNCTION(clk_i, JB1_memory[19][6], VCC, GND);


--X1_dffs[277] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[277] at LC_X34_Y27_N4
--operation mode is normal

X1_dffs[277]_sload_eqn = X1_dffs[278];
X1_dffs[277] = DFFEA(X1_dffs[277]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[273] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[273] at LC_X33_Y28_N8
--operation mode is normal

X1_dffs[273]_sload_eqn = X1_dffs[274];
X1_dffs[273] = DFFEA(X1_dffs[273]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[272] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[272] at LC_X33_Y28_N2
--operation mode is normal

X1_dffs[272]_lut_out = X1_dffs[273];
X1_dffs[272] = DFFEA(X1_dffs[272]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W68L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_85_sm1|p_match_out~148 at LC_X33_Y28_N6
--operation mode is normal

W68L3 = AMPP_FUNCTION(X1_dffs[272], B1_acq_trigger_in_reg[85], X1_dffs[273]);

--W68_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_85_sm1|holdff at LC_X33_Y28_N6
--operation mode is normal

W68_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[85], VCC, GND);


--W68L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_85_sm1|p_match_out~104 at LC_X33_Y28_N5
--operation mode is normal

W68L2 = AMPP_FUNCTION(X1_dffs[272], X1_dffs[273]);

--B1_acq_trigger_in_reg[85] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85] at LC_X33_Y28_N5
--operation mode is normal

B1_acq_trigger_in_reg[85] = AMPP_FUNCTION(clk_i, JB1_memory[19][5], VCC, GND);


--X1_dffs[274] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[274] at LC_X34_Y28_N8
--operation mode is normal

X1_dffs[274]_lut_out = X1_dffs[275];
X1_dffs[274] = DFFEA(X1_dffs[274]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[270] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[270] at LC_X34_Y26_N9
--operation mode is normal

X1_dffs[270]_lut_out = X1_dffs[271];
X1_dffs[270] = DFFEA(X1_dffs[270]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[269] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[269] at LC_X34_Y26_N5
--operation mode is normal

X1_dffs[269]_lut_out = X1_dffs[270];
X1_dffs[269] = DFFEA(X1_dffs[269]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W58L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_84_sm1|p_match_out~148 at LC_X34_Y26_N8
--operation mode is normal

W58L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[84], X1_dffs[269], X1_dffs[270]);

--W58_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_84_sm1|holdff at LC_X34_Y26_N8
--operation mode is normal

W58_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[84], VCC, GND);


--W58L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_84_sm1|p_match_out~104 at LC_X34_Y26_N3
--operation mode is normal

W58L2 = AMPP_FUNCTION(X1_dffs[269], X1_dffs[270]);

--B1_acq_trigger_in_reg[84] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[84] at LC_X34_Y26_N3
--operation mode is normal

B1_acq_trigger_in_reg[84] = AMPP_FUNCTION(clk_i, JB1_memory[19][4], VCC, GND);


--X1_dffs[271] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[271] at LC_X33_Y28_N4
--operation mode is normal

X1_dffs[271]_lut_out = X1_dffs[272];
X1_dffs[271] = DFFEA(X1_dffs[271]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[267] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[267] at LC_X35_Y25_N9
--operation mode is normal

X1_dffs[267]_sload_eqn = X1_dffs[268];
X1_dffs[267] = DFFEA(X1_dffs[267]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[266] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[266] at LC_X35_Y25_N5
--operation mode is normal

X1_dffs[266]_lut_out = X1_dffs[267];
X1_dffs[266] = DFFEA(X1_dffs[266]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W48L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_83_sm1|p_match_out~148 at LC_X35_Y25_N6
--operation mode is normal

W48L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[83], X1_dffs[266], X1_dffs[267]);

--W48_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_83_sm1|holdff at LC_X35_Y25_N6
--operation mode is normal

W48_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[83], VCC, GND);


--W48L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_83_sm1|p_match_out~104 at LC_X35_Y25_N4
--operation mode is normal

W48L2 = AMPP_FUNCTION(X1_dffs[266], X1_dffs[267]);

--B1_acq_trigger_in_reg[83] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83] at LC_X35_Y25_N4
--operation mode is normal

B1_acq_trigger_in_reg[83] = AMPP_FUNCTION(clk_i, JB1_memory[19][3], VCC, GND);


--X1_dffs[268] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[268] at LC_X35_Y26_N2
--operation mode is normal

X1_dffs[268]_lut_out = X1_dffs[269];
X1_dffs[268] = DFFEA(X1_dffs[268]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[288] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[288] at LC_X30_Y27_N7
--operation mode is normal

X1_dffs[288]_sload_eqn = X1_dffs[289];
X1_dffs[288] = DFFEA(X1_dffs[288]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[287] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[287] at LC_X30_Y27_N5
--operation mode is normal

X1_dffs[287]_sload_eqn = X1_dffs[288];
X1_dffs[287] = DFFEA(X1_dffs[287]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W19L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_90_sm1|p_match_out~148 at LC_X29_Y27_N4
--operation mode is normal

W19L3 = AMPP_FUNCTION(X1_dffs[288], B1_acq_trigger_in_reg[90], X1_dffs[287]);

--W19_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_90_sm1|holdff at LC_X29_Y27_N4
--operation mode is normal

W19_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[90], VCC, GND);


--W19L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_90_sm1|p_match_out~104 at LC_X29_Y27_N5
--operation mode is normal

W19L2 = AMPP_FUNCTION(X1_dffs[288], X1_dffs[287]);

--B1_acq_trigger_in_reg[90] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[90] at LC_X29_Y27_N5
--operation mode is normal

B1_acq_trigger_in_reg[90] = AMPP_FUNCTION(clk_i, JB1_memory[1][2], VCC, GND);


--X1_dffs[289] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[289] at LC_X31_Y27_N4
--operation mode is normal

X1_dffs[289]_lut_out = X1_dffs[290];
X1_dffs[289] = DFFEA(X1_dffs[289]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[285] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[285] at LC_X31_Y27_N7
--operation mode is normal

X1_dffs[285]_lut_out = X1_dffs[286];
X1_dffs[285] = DFFEA(X1_dffs[285]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[284] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[284] at LC_X31_Y27_N5
--operation mode is normal

X1_dffs[284]_sload_eqn = X1_dffs[285];
X1_dffs[284] = DFFEA(X1_dffs[284]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W09L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_89_sm1|p_match_out~148 at LC_X31_Y25_N2
--operation mode is normal

W09L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[89], X1_dffs[284], X1_dffs[285]);

--W09_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_89_sm1|holdff at LC_X31_Y25_N2
--operation mode is normal

W09_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[89], VCC, GND);


--W09L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_89_sm1|p_match_out~104 at LC_X31_Y25_N4
--operation mode is normal

W09L2 = AMPP_FUNCTION(X1_dffs[284], X1_dffs[285]);

--B1_acq_trigger_in_reg[89] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89] at LC_X31_Y25_N4
--operation mode is normal

B1_acq_trigger_in_reg[89] = AMPP_FUNCTION(clk_i, JB1_memory[1][1], VCC, GND);


--X1_dffs[286] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[286] at LC_X30_Y27_N8
--operation mode is normal

X1_dffs[286]_sload_eqn = X1_dffs[287];
X1_dffs[286] = DFFEA(X1_dffs[286]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[282] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[282] at LC_X31_Y26_N9
--operation mode is normal

X1_dffs[282]_sload_eqn = X1_dffs[283];
X1_dffs[282] = DFFEA(X1_dffs[282]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[281] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[281] at LC_X31_Y26_N2
--operation mode is normal

X1_dffs[281]_lut_out = X1_dffs[282];
X1_dffs[281] = DFFEA(X1_dffs[281]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W98L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_88_sm1|p_match_out~148 at LC_X31_Y26_N8
--operation mode is normal

W98L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[88], X1_dffs[282], X1_dffs[281]);

--W98_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_88_sm1|holdff at LC_X31_Y26_N8
--operation mode is normal

W98_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[88], VCC, GND);


--W98L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_88_sm1|p_match_out~104 at LC_X31_Y26_N4
--operation mode is normal

W98L2 = AMPP_FUNCTION(X1_dffs[281], X1_dffs[282]);

--B1_acq_trigger_in_reg[88] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88] at LC_X31_Y26_N4
--operation mode is normal

B1_acq_trigger_in_reg[88] = AMPP_FUNCTION(clk_i, JB1_memory[1][0], VCC, GND);


--X1_dffs[283] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[283] at LC_X31_Y27_N8
--operation mode is normal

X1_dffs[283]_sload_eqn = X1_dffs[284];
X1_dffs[283] = DFFEA(X1_dffs[283]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[279] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[279] at LC_X33_Y27_N7
--operation mode is normal

X1_dffs[279]_sload_eqn = X1_dffs[280];
X1_dffs[279] = DFFEA(X1_dffs[279]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[278] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[278] at LC_X34_Y27_N7
--operation mode is normal

X1_dffs[278]_lut_out = X1_dffs[279];
X1_dffs[278] = DFFEA(X1_dffs[278]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W88L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_87_sm1|p_match_out~148 at LC_X33_Y26_N5
--operation mode is normal

W88L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[87], X1_dffs[279], X1_dffs[278]);

--W88_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_87_sm1|holdff at LC_X33_Y26_N5
--operation mode is normal

W88_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[87], VCC, GND);


--W88L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_87_sm1|p_match_out~104 at LC_X33_Y26_N8
--operation mode is normal

W88L2 = AMPP_FUNCTION(X1_dffs[279], X1_dffs[278]);

--B1_acq_trigger_in_reg[87] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87] at LC_X33_Y26_N8
--operation mode is normal

B1_acq_trigger_in_reg[87] = AMPP_FUNCTION(clk_i, JB1_memory[19][7], VCC, GND);


--X1_dffs[280] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[280] at LC_X31_Y26_N6
--operation mode is normal

X1_dffs[280]_lut_out = X1_dffs[281];
X1_dffs[280] = DFFEA(X1_dffs[280]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[300] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[300] at LC_X31_Y29_N5
--operation mode is normal

X1_dffs[300]_sload_eqn = X1_dffs[301];
X1_dffs[300] = DFFEA(X1_dffs[300]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[299] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[299] at LC_X31_Y29_N6
--operation mode is normal

X1_dffs[299]_sload_eqn = X1_dffs[300];
X1_dffs[299] = DFFEA(X1_dffs[299]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W59L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_94_sm1|p_match_out~148 at LC_X30_Y28_N8
--operation mode is normal

W59L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[94], X1_dffs[299], X1_dffs[300]);

--W59_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_94_sm1|holdff at LC_X30_Y28_N8
--operation mode is normal

W59_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[94], VCC, GND);


--W59L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_94_sm1|p_match_out~104 at LC_X30_Y28_N7
--operation mode is normal

W59L2 = AMPP_FUNCTION(X1_dffs[299], X1_dffs[300]);

--B1_acq_trigger_in_reg[94] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[94] at LC_X30_Y28_N7
--operation mode is normal

B1_acq_trigger_in_reg[94] = AMPP_FUNCTION(clk_i, JB1_memory[1][6], VCC, GND);


--X1_dffs[301] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[301] at LC_X30_Y28_N6
--operation mode is normal

X1_dffs[301]_sload_eqn = X1_dffs[302];
X1_dffs[301] = DFFEA(X1_dffs[301]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[297] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[297] at LC_X30_Y29_N8
--operation mode is normal

X1_dffs[297]_sload_eqn = X1_dffs[298];
X1_dffs[297] = DFFEA(X1_dffs[297]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[296] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[296] at LC_X30_Y29_N2
--operation mode is normal

X1_dffs[296]_lut_out = X1_dffs[297];
X1_dffs[296] = DFFEA(X1_dffs[296]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W49L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_93_sm1|p_match_out~148 at LC_X30_Y29_N4
--operation mode is normal

W49L3 = AMPP_FUNCTION(X1_dffs[296], B1_acq_trigger_in_reg[93], X1_dffs[297]);

--W49_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_93_sm1|holdff at LC_X30_Y29_N4
--operation mode is normal

W49_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[93], VCC, GND);


--W49L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_93_sm1|p_match_out~104 at LC_X30_Y29_N5
--operation mode is normal

W49L2 = AMPP_FUNCTION(X1_dffs[296], X1_dffs[297]);

--B1_acq_trigger_in_reg[93] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[93] at LC_X30_Y29_N5
--operation mode is normal

B1_acq_trigger_in_reg[93] = AMPP_FUNCTION(clk_i, JB1_memory[1][5], VCC, GND);


--X1_dffs[298] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[298] at LC_X31_Y29_N4
--operation mode is normal

X1_dffs[298]_lut_out = X1_dffs[299];
X1_dffs[298] = DFFEA(X1_dffs[298]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[294] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[294] at LC_X30_Y27_N2
--operation mode is normal

X1_dffs[294]_sload_eqn = X1_dffs[295];
X1_dffs[294] = DFFEA(X1_dffs[294]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[293] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[293] at LC_X30_Y27_N6
--operation mode is normal

X1_dffs[293]_lut_out = X1_dffs[294];
X1_dffs[293] = DFFEA(X1_dffs[293]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W39L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_92_sm1|p_match_out~148 at LC_X30_Y27_N3
--operation mode is normal

W39L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[92], X1_dffs[293], X1_dffs[294]);

--W39_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_92_sm1|holdff at LC_X30_Y27_N3
--operation mode is normal

W39_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[92], VCC, GND);


--W39L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_92_sm1|p_match_out~104 at LC_X30_Y27_N4
--operation mode is normal

W39L2 = AMPP_FUNCTION(X1_dffs[293], X1_dffs[294]);

--B1_acq_trigger_in_reg[92] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92] at LC_X30_Y27_N4
--operation mode is normal

B1_acq_trigger_in_reg[92] = AMPP_FUNCTION(clk_i, JB1_memory[1][4], VCC, GND);


--X1_dffs[295] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[295] at LC_X30_Y29_N6
--operation mode is normal

X1_dffs[295]_lut_out = X1_dffs[296];
X1_dffs[295] = DFFEA(X1_dffs[295]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[291] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[291] at LC_X31_Y27_N6
--operation mode is normal

X1_dffs[291]_sload_eqn = X1_dffs[292];
X1_dffs[291] = DFFEA(X1_dffs[291]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[290] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[290] at LC_X31_Y27_N9
--operation mode is normal

X1_dffs[290]_lut_out = X1_dffs[291];
X1_dffs[290] = DFFEA(X1_dffs[290]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W29L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_91_sm1|p_match_out~148 at LC_X32_Y27_N5
--operation mode is normal

W29L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[91], X1_dffs[290], X1_dffs[291]);

--W29_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_91_sm1|holdff at LC_X32_Y27_N5
--operation mode is normal

W29_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[91], VCC, GND);


--W29L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_91_sm1|p_match_out~104 at LC_X32_Y27_N7
--operation mode is normal

W29L2 = AMPP_FUNCTION(X1_dffs[290], X1_dffs[291]);

--B1_acq_trigger_in_reg[91] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91] at LC_X32_Y27_N7
--operation mode is normal

B1_acq_trigger_in_reg[91] = AMPP_FUNCTION(clk_i, JB1_memory[1][3], VCC, GND);


--X1_dffs[292] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[292] at LC_X30_Y27_N9
--operation mode is normal

X1_dffs[292]_lut_out = X1_dffs[293];
X1_dffs[292] = DFFEA(X1_dffs[292]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[312] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[312] at LC_X30_Y3_N8
--operation mode is normal

X1_dffs[312]_lut_out = X1_dffs[313];
X1_dffs[312] = DFFEA(X1_dffs[312]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[311] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[311] at LC_X30_Y3_N2
--operation mode is normal

X1_dffs[311]_lut_out = X1_dffs[312];
X1_dffs[311] = DFFEA(X1_dffs[311]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W99L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_98_sm1|p_match_out~148 at LC_X30_Y3_N4
--operation mode is normal

W99L3 = AMPP_FUNCTION(X1_dffs[311], B1_acq_trigger_in_reg[98], X1_dffs[312]);

--W99_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_98_sm1|holdff at LC_X30_Y3_N4
--operation mode is normal

W99_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[98], VCC, GND);


--W99L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_98_sm1|p_match_out~104 at LC_X30_Y3_N5
--operation mode is normal

W99L2 = AMPP_FUNCTION(X1_dffs[311], X1_dffs[312]);

--B1_acq_trigger_in_reg[98] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98] at LC_X30_Y3_N5
--operation mode is normal

B1_acq_trigger_in_reg[98] = AMPP_FUNCTION(clk_i, JB1_memory[20][2], VCC, GND);


--X1_dffs[313] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[313] at LC_X29_Y3_N4
--operation mode is normal

X1_dffs[313]_lut_out = X1_dffs[314];
X1_dffs[313] = DFFEA(X1_dffs[313]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[309] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[309] at LC_X31_Y5_N9
--operation mode is normal

X1_dffs[309]_sload_eqn = X1_dffs[310];
X1_dffs[309] = DFFEA(X1_dffs[309]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[308] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[308] at LC_X31_Y5_N3
--operation mode is normal

X1_dffs[308]_lut_out = X1_dffs[309];
X1_dffs[308] = DFFEA(X1_dffs[308]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W89L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_97_sm1|p_match_out~148 at LC_X31_Y5_N4
--operation mode is normal

W89L3 = AMPP_FUNCTION(X1_dffs[308], B1_acq_trigger_in_reg[97], X1_dffs[309]);

--W89_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_97_sm1|holdff at LC_X31_Y5_N4
--operation mode is normal

W89_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[97], VCC, GND);


--W89L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_97_sm1|p_match_out~104 at LC_X31_Y5_N1
--operation mode is normal

W89L2 = AMPP_FUNCTION(X1_dffs[308], X1_dffs[309]);

--B1_acq_trigger_in_reg[97] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97] at LC_X31_Y5_N1
--operation mode is normal

B1_acq_trigger_in_reg[97] = AMPP_FUNCTION(clk_i, JB1_memory[20][1], VCC, GND);


--X1_dffs[310] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[310] at LC_X30_Y3_N6
--operation mode is normal

X1_dffs[310]_lut_out = X1_dffs[311];
X1_dffs[310] = DFFEA(X1_dffs[310]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[306] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[306] at LC_X31_Y5_N6
--operation mode is normal

X1_dffs[306]_lut_out = X1_dffs[307];
X1_dffs[306] = DFFEA(X1_dffs[306]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[305] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[305] at LC_X31_Y5_N8
--operation mode is normal

X1_dffs[305]_lut_out = X1_dffs[306];
X1_dffs[305] = DFFEA(X1_dffs[305]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W79L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_96_sm1|p_match_out~148 at LC_X31_Y5_N2
--operation mode is normal

W79L3 = AMPP_FUNCTION(X1_dffs[305], B1_acq_trigger_in_reg[96], X1_dffs[306]);

--W79_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_96_sm1|holdff at LC_X31_Y5_N2
--operation mode is normal

W79_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[96], VCC, GND);


--W79L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_96_sm1|p_match_out~104 at LC_X31_Y5_N5
--operation mode is normal

W79L2 = AMPP_FUNCTION(X1_dffs[305], X1_dffs[306]);

--B1_acq_trigger_in_reg[96] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96] at LC_X31_Y5_N5
--operation mode is normal

B1_acq_trigger_in_reg[96] = AMPP_FUNCTION(clk_i, JB1_memory[20][0], VCC, GND);


--X1_dffs[307] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[307] at LC_X31_Y5_N0
--operation mode is normal

X1_dffs[307]_sload_eqn = X1_dffs[308];
X1_dffs[307] = DFFEA(X1_dffs[307]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[303] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[303] at LC_X28_Y21_N7
--operation mode is normal

X1_dffs[303]_lut_out = X1_dffs[304];
X1_dffs[303] = DFFEA(X1_dffs[303]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[302] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[302] at LC_X29_Y23_N0
--operation mode is normal

X1_dffs[302]_sload_eqn = X1_dffs[303];
X1_dffs[302] = DFFEA(X1_dffs[302]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W69L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_95_sm1|p_match_out~148 at LC_X29_Y21_N9
--operation mode is normal

W69L3 = AMPP_FUNCTION(X1_dffs[302], B1_acq_trigger_in_reg[95], X1_dffs[303]);

--W69_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_95_sm1|holdff at LC_X29_Y21_N9
--operation mode is normal

W69_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[95], VCC, GND);


--W69L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_95_sm1|p_match_out~104 at LC_X29_Y21_N2
--operation mode is normal

W69L2 = AMPP_FUNCTION(X1_dffs[302], X1_dffs[303]);

--B1_acq_trigger_in_reg[95] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95] at LC_X29_Y21_N2
--operation mode is normal

B1_acq_trigger_in_reg[95] = AMPP_FUNCTION(clk_i, JB1_memory[1][7], VCC, GND);


--X1_dffs[304] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[304] at LC_X31_Y5_N7
--operation mode is normal

X1_dffs[304]_lut_out = X1_dffs[305];
X1_dffs[304] = DFFEA(X1_dffs[304]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[324] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[324] at LC_X30_Y6_N4
--operation mode is normal

X1_dffs[324]_lut_out = X1_dffs[325];
X1_dffs[324] = DFFEA(X1_dffs[324]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[323] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[323] at LC_X30_Y6_N8
--operation mode is normal

X1_dffs[323]_lut_out = X1_dffs[324];
X1_dffs[323] = DFFEA(X1_dffs[323]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W301L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1|p_match_out~148 at LC_X29_Y6_N2
--operation mode is normal

W301L3 = AMPP_FUNCTION(X1_dffs[324], X1_dffs[323], B1_acq_trigger_in_reg[102]);

--W301_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1|holdff at LC_X29_Y6_N2
--operation mode is normal

W301_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[102], VCC, GND);


--W301L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1|p_match_out~104 at LC_X29_Y6_N8
--operation mode is normal

W301L2 = AMPP_FUNCTION(X1_dffs[324], X1_dffs[323]);

--B1_acq_trigger_in_reg[102] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102] at LC_X29_Y6_N8
--operation mode is normal

B1_acq_trigger_in_reg[102] = AMPP_FUNCTION(clk_i, JB1_memory[20][6], VCC, GND);


--X1_dffs[325] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[325] at LC_X30_Y6_N9
--operation mode is normal

X1_dffs[325]_lut_out = X1_dffs[326];
X1_dffs[325] = DFFEA(X1_dffs[325]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[321] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[321] at LC_X31_Y6_N4
--operation mode is normal

X1_dffs[321]_lut_out = X1_dffs[322];
X1_dffs[321] = DFFEA(X1_dffs[321]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[320] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[320] at LC_X31_Y6_N2
--operation mode is normal

X1_dffs[320]_lut_out = X1_dffs[321];
X1_dffs[320] = DFFEA(X1_dffs[320]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W201L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_101_sm1|p_match_out~148 at LC_X31_Y6_N8
--operation mode is normal

W201L3 = AMPP_FUNCTION(X1_dffs[320], B1_acq_trigger_in_reg[101], X1_dffs[321]);

--W201_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_101_sm1|holdff at LC_X31_Y6_N8
--operation mode is normal

W201_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[101], VCC, GND);


--W201L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_101_sm1|p_match_out~104 at LC_X31_Y6_N5
--operation mode is normal

W201L2 = AMPP_FUNCTION(X1_dffs[320], X1_dffs[321]);

--B1_acq_trigger_in_reg[101] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[101] at LC_X31_Y6_N5
--operation mode is normal

B1_acq_trigger_in_reg[101] = AMPP_FUNCTION(clk_i, JB1_memory[20][5], VCC, GND);


--X1_dffs[322] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[322] at LC_X30_Y6_N5
--operation mode is normal

X1_dffs[322]_lut_out = X1_dffs[323];
X1_dffs[322] = DFFEA(X1_dffs[322]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[318] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[318] at LC_X33_Y19_N2
--operation mode is normal

X1_dffs[318]_sload_eqn = X1_dffs[319];
X1_dffs[318] = DFFEA(X1_dffs[318]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[317] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[317] at LC_X33_Y18_N5
--operation mode is normal

X1_dffs[317]_sload_eqn = X1_dffs[318];
X1_dffs[317] = DFFEA(X1_dffs[317]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W101L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_100_sm1|p_match_out~148 at LC_X33_Y18_N2
--operation mode is normal

W101L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[100], X1_dffs[318], X1_dffs[317]);

--W101_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_100_sm1|holdff at LC_X33_Y18_N2
--operation mode is normal

W101_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[100], VCC, GND);


--W101L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_100_sm1|p_match_out~104 at LC_X33_Y18_N4
--operation mode is normal

W101L2 = AMPP_FUNCTION(X1_dffs[318], X1_dffs[317]);

--B1_acq_trigger_in_reg[100] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[100] at LC_X33_Y18_N4
--operation mode is normal

B1_acq_trigger_in_reg[100] = AMPP_FUNCTION(clk_i, JB1_memory[20][4], VCC, GND);


--X1_dffs[319] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[319] at LC_X31_Y6_N7
--operation mode is normal

X1_dffs[319]_lut_out = X1_dffs[320];
X1_dffs[319] = DFFEA(X1_dffs[319]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[315] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[315] at LC_X29_Y3_N8
--operation mode is normal

X1_dffs[315]_sload_eqn = X1_dffs[316];
X1_dffs[315] = DFFEA(X1_dffs[315]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[314] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[314] at LC_X29_Y3_N6
--operation mode is normal

X1_dffs[314]_lut_out = X1_dffs[315];
X1_dffs[314] = DFFEA(X1_dffs[314]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W001L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_99_sm1|p_match_out~148 at LC_X29_Y3_N2
--operation mode is normal

W001L3 = AMPP_FUNCTION(X1_dffs[315], B1_acq_trigger_in_reg[99], X1_dffs[314]);

--W001_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_99_sm1|holdff at LC_X29_Y3_N2
--operation mode is normal

W001_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[99], VCC, GND);


--W001L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_99_sm1|p_match_out~104 at LC_X29_Y3_N5
--operation mode is normal

W001L2 = AMPP_FUNCTION(X1_dffs[314], X1_dffs[315]);

--B1_acq_trigger_in_reg[99] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[99] at LC_X29_Y3_N5
--operation mode is normal

B1_acq_trigger_in_reg[99] = AMPP_FUNCTION(clk_i, JB1_memory[20][3], VCC, GND);


--X1_dffs[316] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[316] at LC_X33_Y6_N4
--operation mode is normal

X1_dffs[316]_sload_eqn = X1_dffs[317];
X1_dffs[316] = DFFEA(X1_dffs[316]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[336] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[336] at LC_X28_Y3_N4
--operation mode is normal

X1_dffs[336]_lut_out = X1_dffs[337];
X1_dffs[336] = DFFEA(X1_dffs[336]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[335] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[335] at LC_X28_Y3_N2
--operation mode is normal

X1_dffs[335]_lut_out = X1_dffs[336];
X1_dffs[335] = DFFEA(X1_dffs[335]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W701L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_106_sm1|p_match_out~148 at LC_X28_Y2_N4
--operation mode is normal

W701L3 = AMPP_FUNCTION(X1_dffs[336], B1_acq_trigger_in_reg[106], X1_dffs[335]);

--W701_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_106_sm1|holdff at LC_X28_Y2_N4
--operation mode is normal

W701_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[106], VCC, GND);


--W701L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_106_sm1|p_match_out~104 at LC_X28_Y2_N5
--operation mode is normal

W701L2 = AMPP_FUNCTION(X1_dffs[335], X1_dffs[336]);

--B1_acq_trigger_in_reg[106] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[106] at LC_X28_Y2_N5
--operation mode is normal

B1_acq_trigger_in_reg[106] = AMPP_FUNCTION(clk_i, JB1_memory[21][2], VCC, GND);


--X1_dffs[337] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[337] at LC_X28_Y3_N6
--operation mode is normal

X1_dffs[337]_lut_out = X1_dffs[338];
X1_dffs[337] = DFFEA(X1_dffs[337]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[333] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[333] at LC_X28_Y4_N8
--operation mode is normal

X1_dffs[333]_sload_eqn = X1_dffs[334];
X1_dffs[333] = DFFEA(X1_dffs[333]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[332] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[332] at LC_X28_Y4_N5
--operation mode is normal

X1_dffs[332]_lut_out = X1_dffs[333];
X1_dffs[332] = DFFEA(X1_dffs[332]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W601L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_105_sm1|p_match_out~148 at LC_X28_Y4_N2
--operation mode is normal

W601L3 = AMPP_FUNCTION(X1_dffs[333], X1_dffs[332], B1_acq_trigger_in_reg[105]);

--W601_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_105_sm1|holdff at LC_X28_Y4_N2
--operation mode is normal

W601_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[105], VCC, GND);


--W601L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_105_sm1|p_match_out~104 at LC_X28_Y4_N6
--operation mode is normal

W601L2 = AMPP_FUNCTION(X1_dffs[332], X1_dffs[333]);

--B1_acq_trigger_in_reg[105] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105] at LC_X28_Y4_N6
--operation mode is normal

B1_acq_trigger_in_reg[105] = AMPP_FUNCTION(clk_i, JB1_memory[21][1], VCC, GND);


--X1_dffs[334] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[334] at LC_X28_Y3_N5
--operation mode is normal

X1_dffs[334]_lut_out = X1_dffs[335];
X1_dffs[334] = DFFEA(X1_dffs[334]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[330] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[330] at LC_X29_Y5_N8
--operation mode is normal

X1_dffs[330]_sload_eqn = X1_dffs[331];
X1_dffs[330] = DFFEA(X1_dffs[330]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[329] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[329] at LC_X29_Y5_N2
--operation mode is normal

X1_dffs[329]_lut_out = X1_dffs[330];
X1_dffs[329] = DFFEA(X1_dffs[329]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W501L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_104_sm1|p_match_out~148 at LC_X29_Y5_N5
--operation mode is normal

W501L3 = AMPP_FUNCTION(X1_dffs[329], B1_acq_trigger_in_reg[104], X1_dffs[330]);

--W501_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_104_sm1|holdff at LC_X29_Y5_N5
--operation mode is normal

W501_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[104], VCC, GND);


--W501L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_104_sm1|p_match_out~104 at LC_X29_Y5_N6
--operation mode is normal

W501L2 = AMPP_FUNCTION(X1_dffs[329], X1_dffs[330]);

--B1_acq_trigger_in_reg[104] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[104] at LC_X29_Y5_N6
--operation mode is normal

B1_acq_trigger_in_reg[104] = AMPP_FUNCTION(clk_i, JB1_memory[21][0], VCC, GND);


--X1_dffs[331] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[331] at LC_X28_Y4_N9
--operation mode is normal

X1_dffs[331]_sload_eqn = X1_dffs[332];
X1_dffs[331] = DFFEA(X1_dffs[331]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[327] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[327] at LC_X30_Y6_N2
--operation mode is normal

X1_dffs[327]_sload_eqn = X1_dffs[328];
X1_dffs[327] = DFFEA(X1_dffs[327]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[326] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[326] at LC_X30_Y6_N6
--operation mode is normal

X1_dffs[326]_lut_out = X1_dffs[327];
X1_dffs[326] = DFFEA(X1_dffs[326]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W401L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_103_sm1|p_match_out~148 at LC_X30_Y4_N4
--operation mode is normal

W401L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[103], X1_dffs[326], X1_dffs[327]);

--W401_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_103_sm1|holdff at LC_X30_Y4_N4
--operation mode is normal

W401_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[103], VCC, GND);


--W401L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_103_sm1|p_match_out~104 at LC_X30_Y4_N6
--operation mode is normal

W401L2 = AMPP_FUNCTION(X1_dffs[326], X1_dffs[327]);

--B1_acq_trigger_in_reg[103] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[103] at LC_X30_Y4_N6
--operation mode is normal

B1_acq_trigger_in_reg[103] = AMPP_FUNCTION(clk_i, JB1_memory[20][7], VCC, GND);


--X1_dffs[328] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[328] at LC_X29_Y5_N4
--operation mode is normal

X1_dffs[328]_lut_out = X1_dffs[329];
X1_dffs[328] = DFFEA(X1_dffs[328]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[348] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[348] at LC_X25_Y3_N1
--operation mode is normal

X1_dffs[348]_lut_out = X1_dffs[349];
X1_dffs[348] = DFFEA(X1_dffs[348]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[347] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[347] at LC_X25_Y3_N4
--operation mode is normal

X1_dffs[347]_sload_eqn = X1_dffs[348];
X1_dffs[347] = DFFEA(X1_dffs[347]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W111L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1|p_match_out~148 at LC_X25_Y2_N2
--operation mode is normal

W111L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[110], X1_dffs[347], X1_dffs[348]);

--W111_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1|holdff at LC_X25_Y2_N2
--operation mode is normal

W111_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[110], VCC, GND);


--W111L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1|p_match_out~104 at LC_X25_Y2_N7
--operation mode is normal

W111L2 = AMPP_FUNCTION(X1_dffs[347], X1_dffs[348]);

--B1_acq_trigger_in_reg[110] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110] at LC_X25_Y2_N7
--operation mode is normal

B1_acq_trigger_in_reg[110] = AMPP_FUNCTION(clk_i, JB1_memory[21][6], VCC, GND);


--X1_dffs[349] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[349] at LC_X25_Y3_N2
--operation mode is normal

X1_dffs[349]_lut_out = X1_dffs[350];
X1_dffs[349] = DFFEA(X1_dffs[349]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[345] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[345] at LC_X25_Y3_N3
--operation mode is normal

X1_dffs[345]_lut_out = X1_dffs[346];
X1_dffs[345] = DFFEA(X1_dffs[345]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[344] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[344] at LC_X25_Y3_N9
--operation mode is normal

X1_dffs[344]_sload_eqn = X1_dffs[345];
X1_dffs[344] = DFFEA(X1_dffs[344]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W011L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_109_sm1|p_match_out~148 at LC_X25_Y4_N6
--operation mode is normal

W011L3 = AMPP_FUNCTION(X1_dffs[344], B1_acq_trigger_in_reg[109], X1_dffs[345]);

--W011_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_109_sm1|holdff at LC_X25_Y4_N6
--operation mode is normal

W011_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[109], VCC, GND);


--W011L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_109_sm1|p_match_out~104 at LC_X25_Y4_N9
--operation mode is normal

W011L2 = AMPP_FUNCTION(X1_dffs[344], X1_dffs[345]);

--B1_acq_trigger_in_reg[109] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[109] at LC_X25_Y4_N9
--operation mode is normal

B1_acq_trigger_in_reg[109] = AMPP_FUNCTION(clk_i, JB1_memory[21][5], VCC, GND);


--X1_dffs[346] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[346] at LC_X25_Y3_N6
--operation mode is normal

X1_dffs[346]_lut_out = X1_dffs[347];
X1_dffs[346] = DFFEA(X1_dffs[346]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[342] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[342] at LC_X25_Y5_N8
--operation mode is normal

X1_dffs[342]_sload_eqn = X1_dffs[343];
X1_dffs[342] = DFFEA(X1_dffs[342]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[341] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[341] at LC_X25_Y5_N2
--operation mode is normal

X1_dffs[341]_lut_out = X1_dffs[342];
X1_dffs[341] = DFFEA(X1_dffs[341]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W901L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_108_sm1|p_match_out~148 at LC_X25_Y5_N4
--operation mode is normal

W901L3 = AMPP_FUNCTION(X1_dffs[341], B1_acq_trigger_in_reg[108], X1_dffs[342]);

--W901_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_108_sm1|holdff at LC_X25_Y5_N4
--operation mode is normal

W901_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[108], VCC, GND);


--W901L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_108_sm1|p_match_out~104 at LC_X25_Y5_N5
--operation mode is normal

W901L2 = AMPP_FUNCTION(X1_dffs[341], X1_dffs[342]);

--B1_acq_trigger_in_reg[108] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108] at LC_X25_Y5_N5
--operation mode is normal

B1_acq_trigger_in_reg[108] = AMPP_FUNCTION(clk_i, JB1_memory[21][4], VCC, GND);


--X1_dffs[343] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[343] at LC_X25_Y3_N5
--operation mode is normal

X1_dffs[343]_lut_out = X1_dffs[344];
X1_dffs[343] = DFFEA(X1_dffs[343]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[339] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[339] at LC_X27_Y4_N9
--operation mode is normal

X1_dffs[339]_sload_eqn = X1_dffs[340];
X1_dffs[339] = DFFEA(X1_dffs[339]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[338] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[338] at LC_X28_Y4_N4
--operation mode is normal

X1_dffs[338]_sload_eqn = X1_dffs[339];
X1_dffs[338] = DFFEA(X1_dffs[338]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W801L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_107_sm1|p_match_out~148 at LC_X27_Y5_N8
--operation mode is normal

W801L3 = AMPP_FUNCTION(X1_dffs[339], B1_acq_trigger_in_reg[107], X1_dffs[338]);

--W801_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_107_sm1|holdff at LC_X27_Y5_N8
--operation mode is normal

W801_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[107], VCC, GND);


--W801L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_107_sm1|p_match_out~104 at LC_X27_Y5_N0
--operation mode is normal

W801L2 = AMPP_FUNCTION(X1_dffs[339], X1_dffs[338]);

--B1_acq_trigger_in_reg[107] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[107] at LC_X27_Y5_N0
--operation mode is normal

B1_acq_trigger_in_reg[107] = AMPP_FUNCTION(clk_i, JB1_memory[21][3], VCC, GND);


--X1_dffs[340] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[340] at LC_X25_Y5_N6
--operation mode is normal

X1_dffs[340]_lut_out = X1_dffs[341];
X1_dffs[340] = DFFEA(X1_dffs[340]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[360] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[360] at LC_X27_Y2_N6
--operation mode is normal

X1_dffs[360]_sload_eqn = X1_dffs[361];
X1_dffs[360] = DFFEA(X1_dffs[360]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[359] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[359] at LC_X27_Y2_N5
--operation mode is normal

X1_dffs[359]_lut_out = X1_dffs[360];
X1_dffs[359] = DFFEA(X1_dffs[359]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W511L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_114_sm1|p_match_out~148 at LC_X27_Y2_N2
--operation mode is normal

W511L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[114], X1_dffs[359], X1_dffs[360]);

--W511_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_114_sm1|holdff at LC_X27_Y2_N2
--operation mode is normal

W511_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[114], VCC, GND);


--W511L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_114_sm1|p_match_out~104 at LC_X27_Y2_N4
--operation mode is normal

W511L2 = AMPP_FUNCTION(X1_dffs[359], X1_dffs[360]);

--B1_acq_trigger_in_reg[114] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[114] at LC_X27_Y2_N4
--operation mode is normal

B1_acq_trigger_in_reg[114] = AMPP_FUNCTION(clk_i, JB1_memory[22][2], VCC, GND);


--X1_dffs[361] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[361] at LC_X24_Y2_N5
--operation mode is normal

X1_dffs[361]_lut_out = X1_dffs[362];
X1_dffs[361] = DFFEA(X1_dffs[361]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[357] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[357] at LC_X27_Y4_N1
--operation mode is normal

X1_dffs[357]_sload_eqn = X1_dffs[358];
X1_dffs[357] = DFFEA(X1_dffs[357]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[356] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[356] at LC_X27_Y4_N8
--operation mode is normal

X1_dffs[356]_sload_eqn = X1_dffs[357];
X1_dffs[356] = DFFEA(X1_dffs[356]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W411L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_113_sm1|p_match_out~148 at LC_X27_Y4_N2
--operation mode is normal

W411L3 = AMPP_FUNCTION(X1_dffs[356], X1_dffs[357], B1_acq_trigger_in_reg[113]);

--W411_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_113_sm1|holdff at LC_X27_Y4_N2
--operation mode is normal

W411_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[113], VCC, GND);


--W411L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_113_sm1|p_match_out~104 at LC_X27_Y4_N4
--operation mode is normal

W411L2 = AMPP_FUNCTION(X1_dffs[357], X1_dffs[356]);

--B1_acq_trigger_in_reg[113] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113] at LC_X27_Y4_N4
--operation mode is normal

B1_acq_trigger_in_reg[113] = AMPP_FUNCTION(clk_i, JB1_memory[22][1], VCC, GND);


--X1_dffs[358] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[358] at LC_X27_Y2_N8
--operation mode is normal

X1_dffs[358]_sload_eqn = X1_dffs[359];
X1_dffs[358] = DFFEA(X1_dffs[358]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[354] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[354] at LC_X27_Y4_N0
--operation mode is normal

X1_dffs[354]_sload_eqn = X1_dffs[355];
X1_dffs[354] = DFFEA(X1_dffs[354]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[353] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[353] at LC_X27_Y4_N5
--operation mode is normal

X1_dffs[353]_lut_out = X1_dffs[354];
X1_dffs[353] = DFFEA(X1_dffs[353]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W311L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_112_sm1|p_match_out~148 at LC_X27_Y5_N6
--operation mode is normal

W311L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[112], X1_dffs[353], X1_dffs[354]);

--W311_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_112_sm1|holdff at LC_X27_Y5_N6
--operation mode is normal

W311_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[112], VCC, GND);


--W311L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_112_sm1|p_match_out~104 at LC_X27_Y5_N5
--operation mode is normal

W311L2 = AMPP_FUNCTION(X1_dffs[353], X1_dffs[354]);

--B1_acq_trigger_in_reg[112] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] at LC_X27_Y5_N5
--operation mode is normal

B1_acq_trigger_in_reg[112] = AMPP_FUNCTION(clk_i, JB1_memory[22][0], VCC, GND);


--X1_dffs[355] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[355] at LC_X27_Y4_N3
--operation mode is normal

X1_dffs[355]_lut_out = X1_dffs[356];
X1_dffs[355] = DFFEA(X1_dffs[355]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[351] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[351] at LC_X25_Y3_N7
--operation mode is normal

X1_dffs[351]_sload_eqn = X1_dffs[352];
X1_dffs[351] = DFFEA(X1_dffs[351]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[350] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[350] at LC_X25_Y3_N8
--operation mode is normal

X1_dffs[350]_sload_eqn = X1_dffs[351];
X1_dffs[350] = DFFEA(X1_dffs[350]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W211L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_111_sm1|p_match_out~148 at LC_X25_Y5_N0
--operation mode is normal

W211L3 = AMPP_FUNCTION(X1_dffs[351], B1_acq_trigger_in_reg[111], X1_dffs[350]);

--W211_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_111_sm1|holdff at LC_X25_Y5_N0
--operation mode is normal

W211_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[111], VCC, GND);


--W211L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_111_sm1|p_match_out~104 at LC_X25_Y5_N9
--operation mode is normal

W211L2 = AMPP_FUNCTION(X1_dffs[350], X1_dffs[351]);

--B1_acq_trigger_in_reg[111] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[111] at LC_X25_Y5_N9
--operation mode is normal

B1_acq_trigger_in_reg[111] = AMPP_FUNCTION(clk_i, JB1_memory[21][7], VCC, GND);


--X1_dffs[352] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[352] at LC_X27_Y4_N6
--operation mode is normal

X1_dffs[352]_sload_eqn = X1_dffs[353];
X1_dffs[352] = DFFEA(X1_dffs[352]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[372] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[372] at LC_X23_Y3_N1
--operation mode is normal

X1_dffs[372]_sload_eqn = X1_dffs[373];
X1_dffs[372] = DFFEA(X1_dffs[372]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[371] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[371] at LC_X23_Y3_N2
--operation mode is normal

X1_dffs[371]_sload_eqn = X1_dffs[372];
X1_dffs[371] = DFFEA(X1_dffs[371]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W911L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_118_sm1|p_match_out~148 at LC_X23_Y2_N5
--operation mode is normal

W911L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[118], X1_dffs[371], X1_dffs[372]);

--W911_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_118_sm1|holdff at LC_X23_Y2_N5
--operation mode is normal

W911_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[118], VCC, GND);


--W911L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_118_sm1|p_match_out~104 at LC_X23_Y2_N8
--operation mode is normal

W911L2 = AMPP_FUNCTION(X1_dffs[371], X1_dffs[372]);

--B1_acq_trigger_in_reg[118] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[118] at LC_X23_Y2_N8
--operation mode is normal

B1_acq_trigger_in_reg[118] = AMPP_FUNCTION(clk_i, JB1_memory[22][6], VCC, GND);


--X1_dffs[373] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[373] at LC_X23_Y3_N3
--operation mode is normal

X1_dffs[373]_lut_out = X1_dffs[374];
X1_dffs[373] = DFFEA(X1_dffs[373]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[369] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[369] at LC_X23_Y3_N0
--operation mode is normal

X1_dffs[369]_sload_eqn = X1_dffs[370];
X1_dffs[369] = DFFEA(X1_dffs[369]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[368] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[368] at LC_X23_Y5_N7
--operation mode is normal

X1_dffs[368]_sload_eqn = X1_dffs[369];
X1_dffs[368] = DFFEA(X1_dffs[368]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W811L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_117_sm1|p_match_out~148 at LC_X23_Y5_N8
--operation mode is normal

W811L3 = AMPP_FUNCTION(X1_dffs[368], B1_acq_trigger_in_reg[117], X1_dffs[369]);

--W811_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_117_sm1|holdff at LC_X23_Y5_N8
--operation mode is normal

W811_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[117], VCC, GND);


--W811L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_117_sm1|p_match_out~104 at LC_X23_Y5_N6
--operation mode is normal

W811L2 = AMPP_FUNCTION(X1_dffs[368], X1_dffs[369]);

--B1_acq_trigger_in_reg[117] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[117] at LC_X23_Y5_N6
--operation mode is normal

B1_acq_trigger_in_reg[117] = AMPP_FUNCTION(clk_i, JB1_memory[22][5], VCC, GND);


--X1_dffs[370] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[370] at LC_X23_Y3_N7
--operation mode is normal

X1_dffs[370]_lut_out = X1_dffs[371];
X1_dffs[370] = DFFEA(X1_dffs[370]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[366] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[366] at LC_X23_Y5_N5
--operation mode is normal

X1_dffs[366]_sload_eqn = X1_dffs[367];
X1_dffs[366] = DFFEA(X1_dffs[366]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[365] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[365] at LC_X23_Y5_N9
--operation mode is normal

X1_dffs[365]_sload_eqn = X1_dffs[366];
X1_dffs[365] = DFFEA(X1_dffs[365]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W711L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_116_sm1|p_match_out~148 at LC_X23_Y6_N5
--operation mode is normal

W711L3 = AMPP_FUNCTION(X1_dffs[365], B1_acq_trigger_in_reg[116], X1_dffs[366]);

--W711_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_116_sm1|holdff at LC_X23_Y6_N5
--operation mode is normal

W711_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[116], VCC, GND);


--W711L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_116_sm1|p_match_out~104 at LC_X23_Y6_N4
--operation mode is normal

W711L2 = AMPP_FUNCTION(X1_dffs[365], X1_dffs[366]);

--B1_acq_trigger_in_reg[116] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[116] at LC_X23_Y6_N4
--operation mode is normal

B1_acq_trigger_in_reg[116] = AMPP_FUNCTION(clk_i, JB1_memory[22][4], VCC, GND);


--X1_dffs[367] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[367] at LC_X23_Y5_N3
--operation mode is normal

X1_dffs[367]_sload_eqn = X1_dffs[368];
X1_dffs[367] = DFFEA(X1_dffs[367]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[363] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[363] at LC_X24_Y2_N8
--operation mode is normal

X1_dffs[363]_sload_eqn = X1_dffs[364];
X1_dffs[363] = DFFEA(X1_dffs[363]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[362] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[362] at LC_X24_Y2_N2
--operation mode is normal

X1_dffs[362]_lut_out = X1_dffs[363];
X1_dffs[362] = DFFEA(X1_dffs[362]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W611L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_115_sm1|p_match_out~148 at LC_X24_Y2_N4
--operation mode is normal

W611L3 = AMPP_FUNCTION(X1_dffs[362], B1_acq_trigger_in_reg[115], X1_dffs[363]);

--W611_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_115_sm1|holdff at LC_X24_Y2_N4
--operation mode is normal

W611_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[115], VCC, GND);


--W611L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_115_sm1|p_match_out~104 at LC_X24_Y2_N6
--operation mode is normal

W611L2 = AMPP_FUNCTION(X1_dffs[362], X1_dffs[363]);

--B1_acq_trigger_in_reg[115] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[115] at LC_X24_Y2_N6
--operation mode is normal

B1_acq_trigger_in_reg[115] = AMPP_FUNCTION(clk_i, JB1_memory[22][3], VCC, GND);


--X1_dffs[364] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[364] at LC_X23_Y5_N4
--operation mode is normal

X1_dffs[364]_lut_out = X1_dffs[365];
X1_dffs[364] = DFFEA(X1_dffs[364]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[384] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[384] at LC_X21_Y4_N9
--operation mode is normal

X1_dffs[384]_sload_eqn = X1_dffs[385];
X1_dffs[384] = DFFEA(X1_dffs[384]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[383] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[383] at LC_X21_Y4_N2
--operation mode is normal

X1_dffs[383]_lut_out = X1_dffs[384];
X1_dffs[383] = DFFEA(X1_dffs[383]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W321L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_122_sm1|p_match_out~148 at LC_X21_Y4_N8
--operation mode is normal

W321L3 = AMPP_FUNCTION(X1_dffs[383], B1_acq_trigger_in_reg[122], X1_dffs[384]);

--W321_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_122_sm1|holdff at LC_X21_Y4_N8
--operation mode is normal

W321_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[122], VCC, GND);


--W321L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_122_sm1|p_match_out~104 at LC_X22_Y4_N6
--operation mode is normal

W321L2 = AMPP_FUNCTION(X1_dffs[384], X1_dffs[383]);

--B1_acq_trigger_in_reg[122] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122] at LC_X22_Y4_N6
--operation mode is normal

B1_acq_trigger_in_reg[122] = AMPP_FUNCTION(clk_i, JB1_memory[23][2], VCC, GND);


--X1_dffs[385] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[385] at LC_X21_Y4_N5
--operation mode is normal

X1_dffs[385]_sload_eqn = X1_dffs[386];
X1_dffs[385] = DFFEA(X1_dffs[385]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[381] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[381] at LC_X21_Y6_N4
--operation mode is normal

X1_dffs[381]_sload_eqn = X1_dffs[382];
X1_dffs[381] = DFFEA(X1_dffs[381]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[380] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[380] at LC_X21_Y6_N6
--operation mode is normal

X1_dffs[380]_lut_out = X1_dffs[381];
X1_dffs[380] = DFFEA(X1_dffs[380]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W221L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_121_sm1|p_match_out~148 at LC_X21_Y5_N1
--operation mode is normal

W221L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[121], X1_dffs[380], X1_dffs[381]);

--W221_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_121_sm1|holdff at LC_X21_Y5_N1
--operation mode is normal

W221_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[121], VCC, GND);


--W221L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_121_sm1|p_match_out~104 at LC_X21_Y5_N8
--operation mode is normal

W221L2 = AMPP_FUNCTION(X1_dffs[380], X1_dffs[381]);

--B1_acq_trigger_in_reg[121] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[121] at LC_X21_Y5_N8
--operation mode is normal

B1_acq_trigger_in_reg[121] = AMPP_FUNCTION(clk_i, JB1_memory[23][1], VCC, GND);


--X1_dffs[382] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[382] at LC_X21_Y4_N6
--operation mode is normal

X1_dffs[382]_lut_out = X1_dffs[383];
X1_dffs[382] = DFFEA(X1_dffs[382]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[378] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[378] at LC_X21_Y6_N8
--operation mode is normal

X1_dffs[378]_sload_eqn = X1_dffs[379];
X1_dffs[378] = DFFEA(X1_dffs[378]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[377] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[377] at LC_X21_Y6_N3
--operation mode is normal

X1_dffs[377]_lut_out = X1_dffs[378];
X1_dffs[377] = DFFEA(X1_dffs[377]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W121L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_120_sm1|p_match_out~148 at LC_X22_Y6_N5
--operation mode is normal

W121L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[120], X1_dffs[377], X1_dffs[378]);

--W121_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_120_sm1|holdff at LC_X22_Y6_N5
--operation mode is normal

W121_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[120], VCC, GND);


--W121L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_120_sm1|p_match_out~104 at LC_X22_Y6_N2
--operation mode is normal

W121L2 = AMPP_FUNCTION(X1_dffs[377], X1_dffs[378]);

--B1_acq_trigger_in_reg[120] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[120] at LC_X22_Y6_N2
--operation mode is normal

B1_acq_trigger_in_reg[120] = AMPP_FUNCTION(clk_i, JB1_memory[23][0], VCC, GND);


--X1_dffs[379] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[379] at LC_X21_Y6_N5
--operation mode is normal

X1_dffs[379]_lut_out = X1_dffs[380];
X1_dffs[379] = DFFEA(X1_dffs[379]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[375] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[375] at LC_X23_Y3_N5
--operation mode is normal

X1_dffs[375]_sload_eqn = X1_dffs[376];
X1_dffs[375] = DFFEA(X1_dffs[375]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[374] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[374] at LC_X23_Y3_N9
--operation mode is normal

X1_dffs[374]_sload_eqn = X1_dffs[375];
X1_dffs[374] = DFFEA(X1_dffs[374]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W021L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_119_sm1|p_match_out~148 at LC_X24_Y3_N5
--operation mode is normal

W021L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[119], X1_dffs[374], X1_dffs[375]);

--W021_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_119_sm1|holdff at LC_X24_Y3_N5
--operation mode is normal

W021_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[119], VCC, GND);


--W021L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_119_sm1|p_match_out~104 at LC_X24_Y3_N8
--operation mode is normal

W021L2 = AMPP_FUNCTION(X1_dffs[374], X1_dffs[375]);

--B1_acq_trigger_in_reg[119] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[119] at LC_X24_Y3_N8
--operation mode is normal

B1_acq_trigger_in_reg[119] = AMPP_FUNCTION(clk_i, JB1_memory[22][7], VCC, GND);


--X1_dffs[376] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[376] at LC_X22_Y5_N1
--operation mode is normal

X1_dffs[376]_sload_eqn = X1_dffs[377];
X1_dffs[376] = DFFEA(X1_dffs[376]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[396] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[396] at LC_X19_Y3_N8
--operation mode is normal

X1_dffs[396]_sload_eqn = X1_dffs[397];
X1_dffs[396] = DFFEA(X1_dffs[396]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[395] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[395] at LC_X19_Y3_N2
--operation mode is normal

X1_dffs[395]_lut_out = X1_dffs[396];
X1_dffs[395] = DFFEA(X1_dffs[395]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W721L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_126_sm1|p_match_out~148 at LC_X21_Y3_N9
--operation mode is normal

W721L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[126], X1_dffs[395], X1_dffs[396]);

--W721_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_126_sm1|holdff at LC_X21_Y3_N9
--operation mode is normal

W721_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[126], VCC, GND);


--W721L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_126_sm1|p_match_out~104 at LC_X21_Y3_N8
--operation mode is normal

W721L2 = AMPP_FUNCTION(X1_dffs[395], X1_dffs[396]);

--B1_acq_trigger_in_reg[126] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126] at LC_X21_Y3_N8
--operation mode is normal

B1_acq_trigger_in_reg[126] = AMPP_FUNCTION(clk_i, JB1_memory[23][6], VCC, GND);


--X1_dffs[397] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[397] at LC_X19_Y5_N6
--operation mode is normal

X1_dffs[397]_lut_out = X1_dffs[398];
X1_dffs[397] = DFFEA(X1_dffs[397]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[393] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[393] at LC_X19_Y3_N9
--operation mode is normal

X1_dffs[393]_sload_eqn = X1_dffs[394];
X1_dffs[393] = DFFEA(X1_dffs[393]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[392] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[392] at LC_X19_Y3_N4
--operation mode is normal

X1_dffs[392]_lut_out = X1_dffs[393];
X1_dffs[392] = DFFEA(X1_dffs[392]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W621L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_125_sm1|p_match_out~148 at LC_X19_Y3_N6
--operation mode is normal

W621L3 = AMPP_FUNCTION(X1_dffs[392], B1_acq_trigger_in_reg[125], X1_dffs[393]);

--W621_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_125_sm1|holdff at LC_X19_Y3_N6
--operation mode is normal

W621_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[125], VCC, GND);


--W621L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_125_sm1|p_match_out~104 at LC_X21_Y3_N4
--operation mode is normal

W621L2 = AMPP_FUNCTION(X1_dffs[392], X1_dffs[393]);

--B1_acq_trigger_in_reg[125] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125] at LC_X21_Y3_N4
--operation mode is normal

B1_acq_trigger_in_reg[125] = AMPP_FUNCTION(clk_i, JB1_memory[23][5], VCC, GND);


--X1_dffs[394] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[394] at LC_X19_Y3_N5
--operation mode is normal

X1_dffs[394]_lut_out = X1_dffs[395];
X1_dffs[394] = DFFEA(X1_dffs[394]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[390] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[390] at LC_X19_Y4_N4
--operation mode is normal

X1_dffs[390]_lut_out = X1_dffs[391];
X1_dffs[390] = DFFEA(X1_dffs[390]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[389] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[389] at LC_X19_Y4_N8
--operation mode is normal

X1_dffs[389]_lut_out = X1_dffs[390];
X1_dffs[389] = DFFEA(X1_dffs[389]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W521L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_124_sm1|p_match_out~148 at LC_X19_Y5_N2
--operation mode is normal

W521L3 = AMPP_FUNCTION(X1_dffs[389], B1_acq_trigger_in_reg[124], X1_dffs[390]);

--W521_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_124_sm1|holdff at LC_X19_Y5_N2
--operation mode is normal

W521_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[124], VCC, GND);


--W521L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_124_sm1|p_match_out~104 at LC_X19_Y5_N5
--operation mode is normal

W521L2 = AMPP_FUNCTION(X1_dffs[389], X1_dffs[390]);

--B1_acq_trigger_in_reg[124] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124] at LC_X19_Y5_N5
--operation mode is normal

B1_acq_trigger_in_reg[124] = AMPP_FUNCTION(clk_i, JB1_memory[23][4], VCC, GND);


--X1_dffs[391] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[391] at LC_X19_Y4_N2
--operation mode is normal

X1_dffs[391]_sload_eqn = X1_dffs[392];
X1_dffs[391] = DFFEA(X1_dffs[391]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[387] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[387] at LC_X21_Y4_N4
--operation mode is normal

X1_dffs[387]_sload_eqn = X1_dffs[388];
X1_dffs[387] = DFFEA(X1_dffs[387]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[386] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[386] at LC_X21_Y4_N7
--operation mode is normal

X1_dffs[386]_lut_out = X1_dffs[387];
X1_dffs[386] = DFFEA(X1_dffs[386]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W421L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_123_sm1|p_match_out~148 at LC_X21_Y5_N9
--operation mode is normal

W421L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[123], X1_dffs[386], X1_dffs[387]);

--W421_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_123_sm1|holdff at LC_X21_Y5_N9
--operation mode is normal

W421_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[123], VCC, GND);


--W421L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_123_sm1|p_match_out~104 at LC_X21_Y5_N2
--operation mode is normal

W421L2 = AMPP_FUNCTION(X1_dffs[386], X1_dffs[387]);

--B1_acq_trigger_in_reg[123] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[123] at LC_X21_Y5_N2
--operation mode is normal

B1_acq_trigger_in_reg[123] = AMPP_FUNCTION(clk_i, JB1_memory[23][3], VCC, GND);


--X1_dffs[388] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[388] at LC_X19_Y4_N5
--operation mode is normal

X1_dffs[388]_lut_out = X1_dffs[389];
X1_dffs[388] = DFFEA(X1_dffs[388]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[408] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[408] at LC_X13_Y19_N4
--operation mode is normal

X1_dffs[408]_lut_out = X1_dffs[409];
X1_dffs[408] = DFFEA(X1_dffs[408]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[407] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[407] at LC_X13_Y21_N2
--operation mode is normal

X1_dffs[407]_sload_eqn = X1_dffs[408];
X1_dffs[407] = DFFEA(X1_dffs[407]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W131L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_130_sm1|p_match_out~148 at LC_X13_Y19_N6
--operation mode is normal

W131L3 = AMPP_FUNCTION(X1_dffs[407], B1_acq_trigger_in_reg[130], X1_dffs[408]);

--W131_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_130_sm1|holdff at LC_X13_Y19_N6
--operation mode is normal

W131_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[130], VCC, GND);


--W131L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_130_sm1|p_match_out~104 at LC_X13_Y19_N5
--operation mode is normal

W131L2 = AMPP_FUNCTION(X1_dffs[407], X1_dffs[408]);

--B1_acq_trigger_in_reg[130] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] at LC_X13_Y19_N5
--operation mode is normal

B1_acq_trigger_in_reg[130] = AMPP_FUNCTION(clk_i, JB1_memory[24][2], VCC, GND);


--X1_dffs[409] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[409] at LC_X18_Y11_N2
--operation mode is normal

X1_dffs[409]_lut_out = X1_dffs[410];
X1_dffs[409] = DFFEA(X1_dffs[409]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[405] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[405] at LC_X18_Y16_N6
--operation mode is normal

X1_dffs[405]_sload_eqn = X1_dffs[406];
X1_dffs[405] = DFFEA(X1_dffs[405]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[404] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[404] at LC_X18_Y15_N7
--operation mode is normal

X1_dffs[404]_sload_eqn = X1_dffs[405];
X1_dffs[404] = DFFEA(X1_dffs[404]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W031L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_129_sm1|p_match_out~148 at LC_X18_Y15_N0
--operation mode is normal

W031L3 = AMPP_FUNCTION(X1_dffs[404], X1_dffs[405], B1_acq_trigger_in_reg[129]);

--W031_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_129_sm1|holdff at LC_X18_Y15_N0
--operation mode is normal

W031_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[129], VCC, GND);


--W031L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_129_sm1|p_match_out~104 at LC_X18_Y15_N8
--operation mode is normal

W031L2 = AMPP_FUNCTION(X1_dffs[404], X1_dffs[405]);

--B1_acq_trigger_in_reg[129] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] at LC_X18_Y15_N8
--operation mode is normal

B1_acq_trigger_in_reg[129] = AMPP_FUNCTION(clk_i, JB1_memory[24][1], VCC, GND);


--X1_dffs[406] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[406] at LC_X13_Y19_N2
--operation mode is normal

X1_dffs[406]_sload_eqn = X1_dffs[407];
X1_dffs[406] = DFFEA(X1_dffs[406]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[402] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[402] at LC_X18_Y15_N4
--operation mode is normal

X1_dffs[402]_sload_eqn = X1_dffs[403];
X1_dffs[402] = DFFEA(X1_dffs[402]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[401] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[401] at LC_X18_Y15_N2
--operation mode is normal

X1_dffs[401]_lut_out = X1_dffs[402];
X1_dffs[401] = DFFEA(X1_dffs[401]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W921L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_128_sm1|p_match_out~148 at LC_X18_Y15_N5
--operation mode is normal

W921L3 = AMPP_FUNCTION(X1_dffs[401], B1_acq_trigger_in_reg[128], X1_dffs[402]);

--W921_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_128_sm1|holdff at LC_X18_Y15_N5
--operation mode is normal

W921_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[128], VCC, GND);


--W921L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_128_sm1|p_match_out~104 at LC_X18_Y15_N9
--operation mode is normal

W921L2 = AMPP_FUNCTION(X1_dffs[401], X1_dffs[402]);

--B1_acq_trigger_in_reg[128] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128] at LC_X18_Y15_N9
--operation mode is normal

B1_acq_trigger_in_reg[128] = AMPP_FUNCTION(clk_i, JB1_memory[24][0], VCC, GND);


--X1_dffs[403] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[403] at LC_X18_Y15_N1
--operation mode is normal

X1_dffs[403]_sload_eqn = X1_dffs[404];
X1_dffs[403] = DFFEA(X1_dffs[403]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[399] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[399] at LC_X19_Y7_N6
--operation mode is normal

X1_dffs[399]_lut_out = X1_dffs[400];
X1_dffs[399] = DFFEA(X1_dffs[399]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[398] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[398] at LC_X19_Y5_N9
--operation mode is normal

X1_dffs[398]_lut_out = X1_dffs[399];
X1_dffs[398] = DFFEA(X1_dffs[398]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W821L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_127_sm1|p_match_out~148 at LC_X19_Y5_N4
--operation mode is normal

W821L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[127], X1_dffs[398], X1_dffs[399]);

--W821_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_127_sm1|holdff at LC_X19_Y5_N4
--operation mode is normal

W821_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[127], VCC, GND);


--W821L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_127_sm1|p_match_out~104 at LC_X19_Y5_N8
--operation mode is normal

W821L2 = AMPP_FUNCTION(X1_dffs[399], X1_dffs[398]);

--B1_acq_trigger_in_reg[127] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127] at LC_X19_Y5_N8
--operation mode is normal

B1_acq_trigger_in_reg[127] = AMPP_FUNCTION(clk_i, JB1_memory[23][7], VCC, GND);


--X1_dffs[400] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[400] at LC_X18_Y14_N9
--operation mode is normal

X1_dffs[400]_sload_eqn = X1_dffs[401];
X1_dffs[400] = DFFEA(X1_dffs[400]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[420] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[420] at LC_X18_Y12_N5
--operation mode is normal

X1_dffs[420]_sload_eqn = X1_dffs[421];
X1_dffs[420] = DFFEA(X1_dffs[420]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[419] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[419] at LC_X18_Y12_N2
--operation mode is normal

X1_dffs[419]_sload_eqn = X1_dffs[420];
X1_dffs[419] = DFFEA(X1_dffs[419]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W531L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_134_sm1|p_match_out~148 at LC_X19_Y12_N0
--operation mode is normal

W531L3 = AMPP_FUNCTION(X1_dffs[420], B1_acq_trigger_in_reg[134], X1_dffs[419]);

--W531_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_134_sm1|holdff at LC_X19_Y12_N0
--operation mode is normal

W531_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[134], VCC, GND);


--W531L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_134_sm1|p_match_out~104 at LC_X19_Y12_N5
--operation mode is normal

W531L2 = AMPP_FUNCTION(X1_dffs[419], X1_dffs[420]);

--B1_acq_trigger_in_reg[134] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] at LC_X19_Y12_N5
--operation mode is normal

B1_acq_trigger_in_reg[134] = AMPP_FUNCTION(clk_i, JB1_memory[24][6], VCC, GND);


--X1_dffs[421] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[421] at LC_X18_Y14_N6
--operation mode is normal

X1_dffs[421]_sload_eqn = X1_dffs[422];
X1_dffs[421] = DFFEA(X1_dffs[421]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[417] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[417] at LC_X18_Y13_N8
--operation mode is normal

X1_dffs[417]_sload_eqn = X1_dffs[418];
X1_dffs[417] = DFFEA(X1_dffs[417]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[416] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[416] at LC_X18_Y13_N2
--operation mode is normal

X1_dffs[416]_lut_out = X1_dffs[417];
X1_dffs[416] = DFFEA(X1_dffs[416]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W431L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_133_sm1|p_match_out~148 at LC_X18_Y13_N4
--operation mode is normal

W431L3 = AMPP_FUNCTION(X1_dffs[416], B1_acq_trigger_in_reg[133], X1_dffs[417]);

--W431_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_133_sm1|holdff at LC_X18_Y13_N4
--operation mode is normal

W431_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[133], VCC, GND);


--W431L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_133_sm1|p_match_out~104 at LC_X18_Y13_N6
--operation mode is normal

W431L2 = AMPP_FUNCTION(X1_dffs[416], X1_dffs[417]);

--B1_acq_trigger_in_reg[133] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] at LC_X18_Y13_N6
--operation mode is normal

B1_acq_trigger_in_reg[133] = AMPP_FUNCTION(clk_i, JB1_memory[24][5], VCC, GND);


--X1_dffs[418] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[418] at LC_X18_Y12_N9
--operation mode is normal

X1_dffs[418]_lut_out = X1_dffs[419];
X1_dffs[418] = DFFEA(X1_dffs[418]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[414] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[414] at LC_X18_Y6_N8
--operation mode is normal

X1_dffs[414]_lut_out = X1_dffs[415];
X1_dffs[414] = DFFEA(X1_dffs[414]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[413] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[413] at LC_X18_Y6_N4
--operation mode is normal

X1_dffs[413]_lut_out = X1_dffs[414];
X1_dffs[413] = DFFEA(X1_dffs[413]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W331L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_132_sm1|p_match_out~148 at LC_X18_Y6_N6
--operation mode is normal

W331L3 = AMPP_FUNCTION(X1_dffs[413], B1_acq_trigger_in_reg[132], X1_dffs[414]);

--W331_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_132_sm1|holdff at LC_X18_Y6_N6
--operation mode is normal

W331_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[132], VCC, GND);


--W331L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_132_sm1|p_match_out~104 at LC_X18_Y6_N5
--operation mode is normal

W331L2 = AMPP_FUNCTION(X1_dffs[413], X1_dffs[414]);

--B1_acq_trigger_in_reg[132] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132] at LC_X18_Y6_N5
--operation mode is normal

B1_acq_trigger_in_reg[132] = AMPP_FUNCTION(clk_i, JB1_memory[24][4], VCC, GND);


--X1_dffs[415] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[415] at LC_X18_Y13_N5
--operation mode is normal

X1_dffs[415]_lut_out = X1_dffs[416];
X1_dffs[415] = DFFEA(X1_dffs[415]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[411] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[411] at LC_X18_Y11_N4
--operation mode is normal

X1_dffs[411]_lut_out = X1_dffs[412];
X1_dffs[411] = DFFEA(X1_dffs[411]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[410] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[410] at LC_X18_Y11_N6
--operation mode is normal

X1_dffs[410]_lut_out = X1_dffs[411];
X1_dffs[410] = DFFEA(X1_dffs[410]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W231L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_131_sm1|p_match_out~148 at LC_X18_Y11_N8
--operation mode is normal

W231L3 = AMPP_FUNCTION(X1_dffs[411], B1_acq_trigger_in_reg[131], X1_dffs[410]);

--W231_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_131_sm1|holdff at LC_X18_Y11_N8
--operation mode is normal

W231_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[131], VCC, GND);


--W231L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_131_sm1|p_match_out~104 at LC_X18_Y11_N5
--operation mode is normal

W231L2 = AMPP_FUNCTION(X1_dffs[410], X1_dffs[411]);

--B1_acq_trigger_in_reg[131] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] at LC_X18_Y11_N5
--operation mode is normal

B1_acq_trigger_in_reg[131] = AMPP_FUNCTION(clk_i, JB1_memory[24][3], VCC, GND);


--X1_dffs[412] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[412] at LC_X18_Y6_N2
--operation mode is normal

X1_dffs[412]_lut_out = X1_dffs[413];
X1_dffs[412] = DFFEA(X1_dffs[412]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[432] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[432] at LC_X17_Y21_N5
--operation mode is normal

X1_dffs[432]_sload_eqn = X1_dffs[433];
X1_dffs[432] = DFFEA(X1_dffs[432]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[431] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[431] at LC_X17_Y21_N0
--operation mode is normal

X1_dffs[431]_sload_eqn = X1_dffs[432];
X1_dffs[431] = DFFEA(X1_dffs[431]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W931L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_138_sm1|p_match_out~148 at LC_X18_Y21_N8
--operation mode is normal

W931L3 = AMPP_FUNCTION(X1_dffs[431], B1_acq_trigger_in_reg[138], X1_dffs[432]);

--W931_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_138_sm1|holdff at LC_X18_Y21_N8
--operation mode is normal

W931_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[138], VCC, GND);


--W931L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_138_sm1|p_match_out~104 at LC_X18_Y21_N2
--operation mode is normal

W931L2 = AMPP_FUNCTION(X1_dffs[431], X1_dffs[432]);

--B1_acq_trigger_in_reg[138] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[138] at LC_X18_Y21_N2
--operation mode is normal

B1_acq_trigger_in_reg[138] = AMPP_FUNCTION(clk_i, JB1_memory[25][2], VCC, GND);


--X1_dffs[433] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[433] at LC_X17_Y21_N7
--operation mode is normal

X1_dffs[433]_sload_eqn = X1_dffs[434];
X1_dffs[433] = DFFEA(X1_dffs[433]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[429] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[429] at LC_X18_Y16_N4
--operation mode is normal

X1_dffs[429]_sload_eqn = X1_dffs[430];
X1_dffs[429] = DFFEA(X1_dffs[429]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[428] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[428] at LC_X18_Y14_N4
--operation mode is normal

X1_dffs[428]_lut_out = X1_dffs[429];
X1_dffs[428] = DFFEA(X1_dffs[428]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W831L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_137_sm1|p_match_out~148 at LC_X18_Y15_N3
--operation mode is normal

W831L3 = AMPP_FUNCTION(X1_dffs[429], B1_acq_trigger_in_reg[137], X1_dffs[428]);

--W831_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_137_sm1|holdff at LC_X18_Y15_N3
--operation mode is normal

W831_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[137], VCC, GND);


--W831L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_137_sm1|p_match_out~104 at LC_X18_Y15_N6
--operation mode is normal

W831L2 = AMPP_FUNCTION(X1_dffs[429], X1_dffs[428]);

--B1_acq_trigger_in_reg[137] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[137] at LC_X18_Y15_N6
--operation mode is normal

B1_acq_trigger_in_reg[137] = AMPP_FUNCTION(clk_i, JB1_memory[25][1], VCC, GND);


--X1_dffs[430] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[430] at LC_X18_Y20_N5
--operation mode is normal

X1_dffs[430]_sload_eqn = X1_dffs[431];
X1_dffs[430] = DFFEA(X1_dffs[430]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[426] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[426] at LC_X18_Y20_N9
--operation mode is normal

X1_dffs[426]_lut_out = X1_dffs[427];
X1_dffs[426] = DFFEA(X1_dffs[426]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[425] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[425] at LC_X18_Y20_N2
--operation mode is normal

X1_dffs[425]_lut_out = X1_dffs[426];
X1_dffs[425] = DFFEA(X1_dffs[425]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W731L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_136_sm1|p_match_out~148 at LC_X18_Y20_N8
--operation mode is normal

W731L3 = AMPP_FUNCTION(X1_dffs[425], X1_dffs[426], B1_acq_trigger_in_reg[136]);

--W731_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_136_sm1|holdff at LC_X18_Y20_N8
--operation mode is normal

W731_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[136], VCC, GND);


--W731L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_136_sm1|p_match_out~104 at LC_X18_Y20_N4
--operation mode is normal

W731L2 = AMPP_FUNCTION(X1_dffs[425], X1_dffs[426]);

--B1_acq_trigger_in_reg[136] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136] at LC_X18_Y20_N4
--operation mode is normal

B1_acq_trigger_in_reg[136] = AMPP_FUNCTION(clk_i, JB1_memory[25][0], VCC, GND);


--X1_dffs[427] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[427] at LC_X18_Y14_N2
--operation mode is normal

X1_dffs[427]_lut_out = X1_dffs[428];
X1_dffs[427] = DFFEA(X1_dffs[427]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[423] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[423] at LC_X18_Y18_N4
--operation mode is normal

X1_dffs[423]_sload_eqn = X1_dffs[424];
X1_dffs[423] = DFFEA(X1_dffs[423]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[422] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[422] at LC_X18_Y18_N0
--operation mode is normal

X1_dffs[422]_lut_out = X1_dffs[423];
X1_dffs[422] = DFFEA(X1_dffs[422]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W631L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_135_sm1|p_match_out~148 at LC_X18_Y19_N2
--operation mode is normal

W631L3 = AMPP_FUNCTION(X1_dffs[422], B1_acq_trigger_in_reg[135], X1_dffs[423]);

--W631_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_135_sm1|holdff at LC_X18_Y19_N2
--operation mode is normal

W631_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[135], VCC, GND);


--W631L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_135_sm1|p_match_out~104 at LC_X18_Y19_N5
--operation mode is normal

W631L2 = AMPP_FUNCTION(X1_dffs[422], X1_dffs[423]);

--B1_acq_trigger_in_reg[135] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] at LC_X18_Y19_N5
--operation mode is normal

B1_acq_trigger_in_reg[135] = AMPP_FUNCTION(clk_i, JB1_memory[24][7], VCC, GND);


--X1_dffs[424] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[424] at LC_X18_Y20_N6
--operation mode is normal

X1_dffs[424]_lut_out = X1_dffs[425];
X1_dffs[424] = DFFEA(X1_dffs[424]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[444] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[444] at LC_X12_Y19_N8
--operation mode is normal

X1_dffs[444]_sload_eqn = X1_dffs[445];
X1_dffs[444] = DFFEA(X1_dffs[444]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[443] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[443] at LC_X12_Y19_N9
--operation mode is normal

X1_dffs[443]_lut_out = X1_dffs[444];
X1_dffs[443] = DFFEA(X1_dffs[443]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W341L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_142_sm1|p_match_out~148 at LC_X12_Y20_N6
--operation mode is normal

W341L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[142], X1_dffs[444], X1_dffs[443]);

--W341_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_142_sm1|holdff at LC_X12_Y20_N6
--operation mode is normal

W341_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[142], VCC, GND);


--W341L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_142_sm1|p_match_out~104 at LC_X12_Y20_N5
--operation mode is normal

W341L2 = AMPP_FUNCTION(X1_dffs[443], X1_dffs[444]);

--B1_acq_trigger_in_reg[142] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[142] at LC_X12_Y20_N5
--operation mode is normal

B1_acq_trigger_in_reg[142] = AMPP_FUNCTION(clk_i, JB1_memory[25][6], VCC, GND);


--X1_dffs[445] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[445] at LC_X9_Y20_N2
--operation mode is normal

X1_dffs[445]_lut_out = X1_dffs[446];
X1_dffs[445] = DFFEA(X1_dffs[445]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[441] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[441] at LC_X12_Y19_N4
--operation mode is normal

X1_dffs[441]_lut_out = X1_dffs[442];
X1_dffs[441] = DFFEA(X1_dffs[441]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[440] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[440] at LC_X12_Y19_N5
--operation mode is normal

X1_dffs[440]_lut_out = X1_dffs[441];
X1_dffs[440] = DFFEA(X1_dffs[440]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W241L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_141_sm1|p_match_out~148 at LC_X13_Y20_N5
--operation mode is normal

W241L3 = AMPP_FUNCTION(X1_dffs[440], B1_acq_trigger_in_reg[141], X1_dffs[441]);

--W241_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_141_sm1|holdff at LC_X13_Y20_N5
--operation mode is normal

W241_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[141], VCC, GND);


--W241L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_141_sm1|p_match_out~104 at LC_X13_Y20_N2
--operation mode is normal

W241L2 = AMPP_FUNCTION(X1_dffs[440], X1_dffs[441]);

--B1_acq_trigger_in_reg[141] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[141] at LC_X13_Y20_N2
--operation mode is normal

B1_acq_trigger_in_reg[141] = AMPP_FUNCTION(clk_i, JB1_memory[25][5], VCC, GND);


--X1_dffs[442] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[442] at LC_X12_Y19_N2
--operation mode is normal

X1_dffs[442]_lut_out = X1_dffs[443];
X1_dffs[442] = DFFEA(X1_dffs[442]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[438] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[438] at LC_X12_Y21_N8
--operation mode is normal

X1_dffs[438]_sload_eqn = X1_dffs[439];
X1_dffs[438] = DFFEA(X1_dffs[438]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[437] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[437] at LC_X12_Y21_N6
--operation mode is normal

X1_dffs[437]_lut_out = X1_dffs[438];
X1_dffs[437] = DFFEA(X1_dffs[437]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W141L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_140_sm1|p_match_out~148 at LC_X12_Y21_N2
--operation mode is normal

W141L3 = AMPP_FUNCTION(X1_dffs[438], B1_acq_trigger_in_reg[140], X1_dffs[437]);

--W141_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_140_sm1|holdff at LC_X12_Y21_N2
--operation mode is normal

W141_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[140], VCC, GND);


--W141L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_140_sm1|p_match_out~104 at LC_X12_Y21_N5
--operation mode is normal

W141L2 = AMPP_FUNCTION(X1_dffs[437], X1_dffs[438]);

--B1_acq_trigger_in_reg[140] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140] at LC_X12_Y21_N5
--operation mode is normal

B1_acq_trigger_in_reg[140] = AMPP_FUNCTION(clk_i, JB1_memory[25][4], VCC, GND);


--X1_dffs[439] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[439] at LC_X12_Y19_N6
--operation mode is normal

X1_dffs[439]_sload_eqn = X1_dffs[440];
X1_dffs[439] = DFFEA(X1_dffs[439]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[435] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[435] at LC_X13_Y19_N8
--operation mode is normal

X1_dffs[435]_sload_eqn = X1_dffs[436];
X1_dffs[435] = DFFEA(X1_dffs[435]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[434] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[434] at LC_X17_Y19_N5
--operation mode is normal

X1_dffs[434]_sload_eqn = X1_dffs[435];
X1_dffs[434] = DFFEA(X1_dffs[434]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W041L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_139_sm1|p_match_out~148 at LC_X17_Y20_N2
--operation mode is normal

W041L3 = AMPP_FUNCTION(X1_dffs[434], B1_acq_trigger_in_reg[139], X1_dffs[435]);

--W041_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_139_sm1|holdff at LC_X17_Y20_N2
--operation mode is normal

W041_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[139], VCC, GND);


--W041L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_139_sm1|p_match_out~104 at LC_X17_Y20_N5
--operation mode is normal

W041L2 = AMPP_FUNCTION(X1_dffs[435], X1_dffs[434]);

--B1_acq_trigger_in_reg[139] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[139] at LC_X17_Y20_N5
--operation mode is normal

B1_acq_trigger_in_reg[139] = AMPP_FUNCTION(clk_i, JB1_memory[25][3], VCC, GND);


--X1_dffs[436] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[436] at LC_X12_Y21_N4
--operation mode is normal

X1_dffs[436]_lut_out = X1_dffs[437];
X1_dffs[436] = DFFEA(X1_dffs[436]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[456] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[456] at LC_X17_Y21_N8
--operation mode is normal

X1_dffs[456]_sload_eqn = X1_dffs[457];
X1_dffs[456] = DFFEA(X1_dffs[456]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[455] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[455] at LC_X17_Y21_N2
--operation mode is normal

X1_dffs[455]_lut_out = X1_dffs[456];
X1_dffs[455] = DFFEA(X1_dffs[455]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W741L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_146_sm1|p_match_out~148 at LC_X17_Y21_N9
--operation mode is normal

W741L3 = AMPP_FUNCTION(X1_dffs[455], B1_acq_trigger_in_reg[146], X1_dffs[456]);

--W741_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_146_sm1|holdff at LC_X17_Y21_N9
--operation mode is normal

W741_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[146], VCC, GND);


--W741L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_146_sm1|p_match_out~104 at LC_X17_Y21_N6
--operation mode is normal

W741L2 = AMPP_FUNCTION(X1_dffs[455], X1_dffs[456]);

--B1_acq_trigger_in_reg[146] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[146] at LC_X17_Y21_N6
--operation mode is normal

B1_acq_trigger_in_reg[146] = AMPP_FUNCTION(clk_i, JB1_memory[26][2], VCC, GND);


--X1_dffs[457] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[457] at LC_X21_Y25_N5
--operation mode is normal

X1_dffs[457]_lut_out = X1_dffs[458];
X1_dffs[457] = DFFEA(X1_dffs[457]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[453] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[453] at LC_X23_Y23_N4
--operation mode is normal

X1_dffs[453]_sload_eqn = X1_dffs[454];
X1_dffs[453] = DFFEA(X1_dffs[453]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[452] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[452] at LC_X23_Y23_N3
--operation mode is normal

X1_dffs[452]_lut_out = X1_dffs[453];
X1_dffs[452] = DFFEA(X1_dffs[452]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W641L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_145_sm1|p_match_out~148 at LC_X23_Y23_N9
--operation mode is normal

W641L3 = AMPP_FUNCTION(X1_dffs[452], B1_acq_trigger_in_reg[145], X1_dffs[453]);

--W641_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_145_sm1|holdff at LC_X23_Y23_N9
--operation mode is normal

W641_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[145], VCC, GND);


--W641L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_145_sm1|p_match_out~104 at LC_X23_Y23_N1
--operation mode is normal

W641L2 = AMPP_FUNCTION(X1_dffs[452], X1_dffs[453]);

--B1_acq_trigger_in_reg[145] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145] at LC_X23_Y23_N1
--operation mode is normal

B1_acq_trigger_in_reg[145] = AMPP_FUNCTION(clk_i, JB1_memory[26][1], VCC, GND);


--X1_dffs[454] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[454] at LC_X17_Y21_N4
--operation mode is normal

X1_dffs[454]_lut_out = X1_dffs[455];
X1_dffs[454] = DFFEA(X1_dffs[454]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[450] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[450] at LC_X23_Y23_N2
--operation mode is normal

X1_dffs[450]_sload_eqn = X1_dffs[451];
X1_dffs[450] = DFFEA(X1_dffs[450]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[449] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[449] at LC_X23_Y23_N6
--operation mode is normal

X1_dffs[449]_lut_out = X1_dffs[450];
X1_dffs[449] = DFFEA(X1_dffs[449]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W541L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_144_sm1|p_match_out~148 at LC_X23_Y23_N5
--operation mode is normal

W541L3 = AMPP_FUNCTION(X1_dffs[450], X1_dffs[449], B1_acq_trigger_in_reg[144]);

--W541_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_144_sm1|holdff at LC_X23_Y23_N5
--operation mode is normal

W541_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[144], VCC, GND);


--W541L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_144_sm1|p_match_out~104 at LC_X23_Y23_N0
--operation mode is normal

W541L2 = AMPP_FUNCTION(X1_dffs[449], X1_dffs[450]);

--B1_acq_trigger_in_reg[144] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[144] at LC_X23_Y23_N0
--operation mode is normal

B1_acq_trigger_in_reg[144] = AMPP_FUNCTION(clk_i, JB1_memory[26][0], VCC, GND);


--X1_dffs[451] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[451] at LC_X23_Y23_N7
--operation mode is normal

X1_dffs[451]_sload_eqn = X1_dffs[452];
X1_dffs[451] = DFFEA(X1_dffs[451]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[447] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[447] at LC_X9_Y22_N2
--operation mode is normal

X1_dffs[447]_sload_eqn = X1_dffs[448];
X1_dffs[447] = DFFEA(X1_dffs[447]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[446] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[446] at LC_X9_Y20_N4
--operation mode is normal

X1_dffs[446]_sload_eqn = X1_dffs[447];
X1_dffs[446] = DFFEA(X1_dffs[446]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W441L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_143_sm1|p_match_out~148 at LC_X9_Y21_N2
--operation mode is normal

W441L3 = AMPP_FUNCTION(X1_dffs[447], B1_acq_trigger_in_reg[143], X1_dffs[446]);

--W441_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_143_sm1|holdff at LC_X9_Y21_N2
--operation mode is normal

W441_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[143], VCC, GND);


--W441L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_143_sm1|p_match_out~104 at LC_X9_Y21_N5
--operation mode is normal

W441L2 = AMPP_FUNCTION(X1_dffs[447], X1_dffs[446]);

--B1_acq_trigger_in_reg[143] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[143] at LC_X9_Y21_N5
--operation mode is normal

B1_acq_trigger_in_reg[143] = AMPP_FUNCTION(clk_i, JB1_memory[25][7], VCC, GND);


--X1_dffs[448] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[448] at LC_X23_Y23_N8
--operation mode is normal

X1_dffs[448]_lut_out = X1_dffs[449];
X1_dffs[448] = DFFEA(X1_dffs[448]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[468] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[468] at LC_X21_Y28_N2
--operation mode is normal

X1_dffs[468]_sload_eqn = X1_dffs[469];
X1_dffs[468] = DFFEA(X1_dffs[468]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[467] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[467] at LC_X21_Y26_N5
--operation mode is normal

X1_dffs[467]_sload_eqn = X1_dffs[468];
X1_dffs[467] = DFFEA(X1_dffs[467]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W151L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_150_sm1|p_match_out~148 at LC_X21_Y26_N2
--operation mode is normal

W151L3 = AMPP_FUNCTION(X1_dffs[468], X1_dffs[467], B1_acq_trigger_in_reg[150]);

--W151_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_150_sm1|holdff at LC_X21_Y26_N2
--operation mode is normal

W151_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[150], VCC, GND);


--W151L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_150_sm1|p_match_out~104 at LC_X22_Y26_N2
--operation mode is normal

W151L2 = AMPP_FUNCTION(X1_dffs[468], X1_dffs[467]);

--B1_acq_trigger_in_reg[150] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[150] at LC_X22_Y26_N2
--operation mode is normal

B1_acq_trigger_in_reg[150] = AMPP_FUNCTION(clk_i, JB1_memory[26][6], VCC, GND);


--X1_dffs[469] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[469] at LC_X19_Y27_N7
--operation mode is normal

X1_dffs[469]_sload_eqn = X1_dffs[470];
X1_dffs[469] = DFFEA(X1_dffs[469]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[465] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[465] at LC_X22_Y27_N9
--operation mode is normal

X1_dffs[465]_sload_eqn = X1_dffs[466];
X1_dffs[465] = DFFEA(X1_dffs[465]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[464] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[464] at LC_X22_Y27_N2
--operation mode is normal

X1_dffs[464]_lut_out = X1_dffs[465];
X1_dffs[464] = DFFEA(X1_dffs[464]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W051L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_149_sm1|p_match_out~148 at LC_X22_Y27_N6
--operation mode is normal

W051L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[149], X1_dffs[465], X1_dffs[464]);

--W051_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_149_sm1|holdff at LC_X22_Y27_N6
--operation mode is normal

W051_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[149], VCC, GND);


--W051L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_149_sm1|p_match_out~104 at LC_X22_Y27_N8
--operation mode is normal

W051L2 = AMPP_FUNCTION(X1_dffs[464], X1_dffs[465]);

--B1_acq_trigger_in_reg[149] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[149] at LC_X22_Y27_N8
--operation mode is normal

B1_acq_trigger_in_reg[149] = AMPP_FUNCTION(clk_i, JB1_memory[26][5], VCC, GND);


--X1_dffs[466] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[466] at LC_X22_Y27_N5
--operation mode is normal

X1_dffs[466]_sload_eqn = X1_dffs[467];
X1_dffs[466] = DFFEA(X1_dffs[466]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[462] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[462] at LC_X19_Y27_N9
--operation mode is normal

X1_dffs[462]_sload_eqn = X1_dffs[463];
X1_dffs[462] = DFFEA(X1_dffs[462]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[461] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[461] at LC_X19_Y27_N4
--operation mode is normal

X1_dffs[461]_lut_out = X1_dffs[462];
X1_dffs[461] = DFFEA(X1_dffs[461]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W941L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_148_sm1|p_match_out~148 at LC_X19_Y27_N5
--operation mode is normal

W941L3 = AMPP_FUNCTION(X1_dffs[461], B1_acq_trigger_in_reg[148], X1_dffs[462]);

--W941_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_148_sm1|holdff at LC_X19_Y27_N5
--operation mode is normal

W941_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[148], VCC, GND);


--W941L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_148_sm1|p_match_out~104 at LC_X19_Y27_N6
--operation mode is normal

W941L2 = AMPP_FUNCTION(X1_dffs[461], X1_dffs[462]);

--B1_acq_trigger_in_reg[148] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[148] at LC_X19_Y27_N6
--operation mode is normal

B1_acq_trigger_in_reg[148] = AMPP_FUNCTION(clk_i, JB1_memory[26][4], VCC, GND);


--X1_dffs[463] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[463] at LC_X22_Y27_N4
--operation mode is normal

X1_dffs[463]_lut_out = X1_dffs[464];
X1_dffs[463] = DFFEA(X1_dffs[463]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[459] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[459] at LC_X21_Y25_N9
--operation mode is normal

X1_dffs[459]_sload_eqn = X1_dffs[460];
X1_dffs[459] = DFFEA(X1_dffs[459]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[458] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[458] at LC_X21_Y25_N4
--operation mode is normal

X1_dffs[458]_lut_out = X1_dffs[459];
X1_dffs[458] = DFFEA(X1_dffs[458]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W841L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_147_sm1|p_match_out~148 at LC_X21_Y25_N6
--operation mode is normal

W841L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[147], X1_dffs[459], X1_dffs[458]);

--W841_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_147_sm1|holdff at LC_X21_Y25_N6
--operation mode is normal

W841_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[147], VCC, GND);


--W841L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_147_sm1|p_match_out~104 at LC_X21_Y25_N2
--operation mode is normal

W841L2 = AMPP_FUNCTION(X1_dffs[458], X1_dffs[459]);

--B1_acq_trigger_in_reg[147] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[147] at LC_X21_Y25_N2
--operation mode is normal

B1_acq_trigger_in_reg[147] = AMPP_FUNCTION(clk_i, JB1_memory[26][3], VCC, GND);


--X1_dffs[460] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[460] at LC_X21_Y27_N2
--operation mode is normal

X1_dffs[460]_sload_eqn = X1_dffs[461];
X1_dffs[460] = DFFEA(X1_dffs[460]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[480] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[480] at LC_X22_Y23_N9
--operation mode is normal

X1_dffs[480]_sload_eqn = X1_dffs[481];
X1_dffs[480] = DFFEA(X1_dffs[480]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[479] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[479] at LC_X22_Y21_N8
--operation mode is normal

X1_dffs[479]_sload_eqn = X1_dffs[480];
X1_dffs[479] = DFFEA(X1_dffs[479]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W551L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_154_sm1|p_match_out~148 at LC_X22_Y21_N2
--operation mode is normal

W551L3 = AMPP_FUNCTION(X1_dffs[480], B1_acq_trigger_in_reg[154], X1_dffs[479]);

--W551_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_154_sm1|holdff at LC_X22_Y21_N2
--operation mode is normal

W551_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[154], VCC, GND);


--W551L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_154_sm1|p_match_out~104 at LC_X22_Y21_N5
--operation mode is normal

W551L2 = AMPP_FUNCTION(X1_dffs[480], X1_dffs[479]);

--B1_acq_trigger_in_reg[154] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[154] at LC_X22_Y21_N5
--operation mode is normal

B1_acq_trigger_in_reg[154] = AMPP_FUNCTION(clk_i, JB1_memory[27][2], VCC, GND);


--X1_dffs[481] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[481] at LC_X22_Y25_N2
--operation mode is normal

X1_dffs[481]_lut_out = X1_dffs[482];
X1_dffs[481] = DFFEA(X1_dffs[481]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[477] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[477] at LC_X21_Y22_N3
--operation mode is normal

X1_dffs[477]_sload_eqn = X1_dffs[478];
X1_dffs[477] = DFFEA(X1_dffs[477]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[476] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[476] at LC_X19_Y22_N5
--operation mode is normal

X1_dffs[476]_sload_eqn = X1_dffs[477];
X1_dffs[476] = DFFEA(X1_dffs[476]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W451L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_153_sm1|p_match_out~148 at LC_X22_Y22_N4
--operation mode is normal

W451L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[153], X1_dffs[477], X1_dffs[476]);

--W451_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_153_sm1|holdff at LC_X22_Y22_N4
--operation mode is normal

W451_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[153], VCC, GND);


--W451L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_153_sm1|p_match_out~104 at LC_X22_Y22_N2
--operation mode is normal

W451L2 = AMPP_FUNCTION(X1_dffs[477], X1_dffs[476]);

--B1_acq_trigger_in_reg[153] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[153] at LC_X22_Y22_N2
--operation mode is normal

B1_acq_trigger_in_reg[153] = AMPP_FUNCTION(clk_i, JB1_memory[27][1], VCC, GND);


--X1_dffs[478] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[478] at LC_X21_Y21_N4
--operation mode is normal

X1_dffs[478]_sload_eqn = X1_dffs[479];
X1_dffs[478] = DFFEA(X1_dffs[478]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[474] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[474] at LC_X18_Y22_N2
--operation mode is normal

X1_dffs[474]_sload_eqn = X1_dffs[475];
X1_dffs[474] = DFFEA(X1_dffs[474]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[473] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[473] at LC_X18_Y22_N8
--operation mode is normal

X1_dffs[473]_lut_out = X1_dffs[474];
X1_dffs[473] = DFFEA(X1_dffs[473]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W351L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_152_sm1|p_match_out~148 at LC_X18_Y21_N5
--operation mode is normal

W351L3 = AMPP_FUNCTION(X1_dffs[473], B1_acq_trigger_in_reg[152], X1_dffs[474]);

--W351_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_152_sm1|holdff at LC_X18_Y21_N5
--operation mode is normal

W351_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[152], VCC, GND);


--W351L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_152_sm1|p_match_out~104 at LC_X18_Y21_N4
--operation mode is normal

W351L2 = AMPP_FUNCTION(X1_dffs[473], X1_dffs[474]);

--B1_acq_trigger_in_reg[152] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[152] at LC_X18_Y21_N4
--operation mode is normal

B1_acq_trigger_in_reg[152] = AMPP_FUNCTION(clk_i, JB1_memory[27][0], VCC, GND);


--X1_dffs[475] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[475] at LC_X19_Y22_N4
--operation mode is normal

X1_dffs[475]_sload_eqn = X1_dffs[476];
X1_dffs[475] = DFFEA(X1_dffs[475]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[471] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[471] at LC_X18_Y22_N5
--operation mode is normal

X1_dffs[471]_lut_out = X1_dffs[472];
X1_dffs[471] = DFFEA(X1_dffs[471]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[470] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[470] at LC_X18_Y22_N6
--operation mode is normal

X1_dffs[470]_sload_eqn = X1_dffs[471];
X1_dffs[470] = DFFEA(X1_dffs[470]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W251L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_151_sm1|p_match_out~148 at LC_X18_Y23_N5
--operation mode is normal

W251L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[151], X1_dffs[470], X1_dffs[471]);

--W251_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_151_sm1|holdff at LC_X18_Y23_N5
--operation mode is normal

W251_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[151], VCC, GND);


--W251L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_151_sm1|p_match_out~104 at LC_X18_Y23_N4
--operation mode is normal

W251L2 = AMPP_FUNCTION(X1_dffs[470], X1_dffs[471]);

--B1_acq_trigger_in_reg[151] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151] at LC_X18_Y23_N4
--operation mode is normal

B1_acq_trigger_in_reg[151] = AMPP_FUNCTION(clk_i, JB1_memory[26][7], VCC, GND);


--X1_dffs[472] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[472] at LC_X18_Y22_N4
--operation mode is normal

X1_dffs[472]_lut_out = X1_dffs[473];
X1_dffs[472] = DFFEA(X1_dffs[472]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[492] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[492] at LC_X23_Y26_N4
--operation mode is normal

X1_dffs[492]_sload_eqn = X1_dffs[493];
X1_dffs[492] = DFFEA(X1_dffs[492]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[491] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[491] at LC_X23_Y26_N5
--operation mode is normal

X1_dffs[491]_lut_out = X1_dffs[492];
X1_dffs[491] = DFFEA(X1_dffs[491]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W951L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_158_sm1|p_match_out~148 at LC_X23_Y25_N5
--operation mode is normal

W951L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[158], X1_dffs[491], X1_dffs[492]);

--W951_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_158_sm1|holdff at LC_X23_Y25_N5
--operation mode is normal

W951_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[158], VCC, GND);


--W951L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_158_sm1|p_match_out~104 at LC_X23_Y25_N3
--operation mode is normal

W951L2 = AMPP_FUNCTION(X1_dffs[491], X1_dffs[492]);

--B1_acq_trigger_in_reg[158] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[158] at LC_X23_Y25_N3
--operation mode is normal

B1_acq_trigger_in_reg[158] = AMPP_FUNCTION(clk_i, JB1_memory[27][6], VCC, GND);


--X1_dffs[493] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[493] at LC_X25_Y22_N2
--operation mode is normal

X1_dffs[493]_sload_eqn = X1_dffs[494];
X1_dffs[493] = DFFEA(X1_dffs[493]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[489] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[489] at LC_X23_Y28_N6
--operation mode is normal

X1_dffs[489]_lut_out = X1_dffs[490];
X1_dffs[489] = DFFEA(X1_dffs[489]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[488] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[488] at LC_X23_Y28_N2
--operation mode is normal

X1_dffs[488]_lut_out = X1_dffs[489];
X1_dffs[488] = DFFEA(X1_dffs[488]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W851L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_157_sm1|p_match_out~148 at LC_X23_Y27_N5
--operation mode is normal

W851L3 = AMPP_FUNCTION(X1_dffs[489], X1_dffs[488], B1_acq_trigger_in_reg[157]);

--W851_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_157_sm1|holdff at LC_X23_Y27_N5
--operation mode is normal

W851_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[157], VCC, GND);


--W851L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_157_sm1|p_match_out~104 at LC_X23_Y27_N9
--operation mode is normal

W851L2 = AMPP_FUNCTION(X1_dffs[489], X1_dffs[488]);

--B1_acq_trigger_in_reg[157] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[157] at LC_X23_Y27_N9
--operation mode is normal

B1_acq_trigger_in_reg[157] = AMPP_FUNCTION(clk_i, JB1_memory[27][5], VCC, GND);


--X1_dffs[490] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[490] at LC_X23_Y28_N4
--operation mode is normal

X1_dffs[490]_sload_eqn = X1_dffs[491];
X1_dffs[490] = DFFEA(X1_dffs[490]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[486] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[486] at LC_X22_Y28_N8
--operation mode is normal

X1_dffs[486]_sload_eqn = X1_dffs[487];
X1_dffs[486] = DFFEA(X1_dffs[486]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[485] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[485] at LC_X22_Y28_N2
--operation mode is normal

X1_dffs[485]_lut_out = X1_dffs[486];
X1_dffs[485] = DFFEA(X1_dffs[485]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W751L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_156_sm1|p_match_out~148 at LC_X22_Y28_N6
--operation mode is normal

W751L3 = AMPP_FUNCTION(X1_dffs[485], B1_acq_trigger_in_reg[156], X1_dffs[486]);

--W751_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_156_sm1|holdff at LC_X22_Y28_N6
--operation mode is normal

W751_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[156], VCC, GND);


--W751L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_156_sm1|p_match_out~104 at LC_X22_Y28_N5
--operation mode is normal

W751L2 = AMPP_FUNCTION(X1_dffs[485], X1_dffs[486]);

--B1_acq_trigger_in_reg[156] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[156] at LC_X22_Y28_N5
--operation mode is normal

B1_acq_trigger_in_reg[156] = AMPP_FUNCTION(clk_i, JB1_memory[27][4], VCC, GND);


--X1_dffs[487] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[487] at LC_X23_Y28_N8
--operation mode is normal

X1_dffs[487]_lut_out = X1_dffs[488];
X1_dffs[487] = DFFEA(X1_dffs[487]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[483] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[483] at LC_X22_Y25_N9
--operation mode is normal

X1_dffs[483]_sload_eqn = X1_dffs[484];
X1_dffs[483] = DFFEA(X1_dffs[483]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[482] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[482] at LC_X22_Y25_N4
--operation mode is normal

X1_dffs[482]_lut_out = X1_dffs[483];
X1_dffs[482] = DFFEA(X1_dffs[482]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W651L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_155_sm1|p_match_out~148 at LC_X22_Y25_N8
--operation mode is normal

W651L3 = AMPP_FUNCTION(X1_dffs[482], B1_acq_trigger_in_reg[155], X1_dffs[483]);

--W651_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_155_sm1|holdff at LC_X22_Y25_N8
--operation mode is normal

W651_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[155], VCC, GND);


--W651L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_155_sm1|p_match_out~104 at LC_X22_Y25_N5
--operation mode is normal

W651L2 = AMPP_FUNCTION(X1_dffs[482], X1_dffs[483]);

--B1_acq_trigger_in_reg[155] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[155] at LC_X22_Y25_N5
--operation mode is normal

B1_acq_trigger_in_reg[155] = AMPP_FUNCTION(clk_i, JB1_memory[27][3], VCC, GND);


--X1_dffs[484] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[484] at LC_X22_Y28_N4
--operation mode is normal

X1_dffs[484]_lut_out = X1_dffs[485];
X1_dffs[484] = DFFEA(X1_dffs[484]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[504] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[504] at LC_X35_Y6_N5
--operation mode is normal

X1_dffs[504]_lut_out = X1_dffs[505];
X1_dffs[504] = DFFEA(X1_dffs[504]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[503] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[503] at LC_X35_Y8_N4
--operation mode is normal

X1_dffs[503]_sload_eqn = X1_dffs[504];
X1_dffs[503] = DFFEA(X1_dffs[503]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W361L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_162_sm1|p_match_out~148 at LC_X35_Y8_N8
--operation mode is normal

W361L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[162], X1_dffs[504], X1_dffs[503]);

--W361_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_162_sm1|holdff at LC_X35_Y8_N8
--operation mode is normal

W361_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[162], VCC, GND);


--W361L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_162_sm1|p_match_out~104 at LC_X35_Y7_N3
--operation mode is normal

W361L2 = AMPP_FUNCTION(X1_dffs[504], X1_dffs[503]);

--B1_acq_trigger_in_reg[162] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162] at LC_X35_Y7_N3
--operation mode is normal

B1_acq_trigger_in_reg[162] = AMPP_FUNCTION(clk_i, JB1_memory[28][2], VCC, GND);


--X1_dffs[505] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[505] at LC_X35_Y6_N2
--operation mode is normal

X1_dffs[505]_sload_eqn = X1_dffs[506];
X1_dffs[505] = DFFEA(X1_dffs[505]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[501] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[501] at LC_X35_Y7_N8
--operation mode is normal

X1_dffs[501]_sload_eqn = X1_dffs[502];
X1_dffs[501] = DFFEA(X1_dffs[501]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[500] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[500] at LC_X35_Y7_N9
--operation mode is normal

X1_dffs[500]_lut_out = X1_dffs[501];
X1_dffs[500] = DFFEA(X1_dffs[500]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W261L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_161_sm1|p_match_out~148 at LC_X35_Y7_N7
--operation mode is normal

W261L3 = AMPP_FUNCTION(X1_dffs[501], B1_acq_trigger_in_reg[161], X1_dffs[500]);

--W261_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_161_sm1|holdff at LC_X35_Y7_N7
--operation mode is normal

W261_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[161], VCC, GND);


--W261L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_161_sm1|p_match_out~104 at LC_X35_Y7_N5
--operation mode is normal

W261L2 = AMPP_FUNCTION(X1_dffs[500], X1_dffs[501]);

--B1_acq_trigger_in_reg[161] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[161] at LC_X35_Y7_N5
--operation mode is normal

B1_acq_trigger_in_reg[161] = AMPP_FUNCTION(clk_i, JB1_memory[28][1], VCC, GND);


--X1_dffs[502] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[502] at LC_X35_Y8_N2
--operation mode is normal

X1_dffs[502]_lut_out = X1_dffs[503];
X1_dffs[502] = DFFEA(X1_dffs[502]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[498] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[498] at LC_X35_Y6_N4
--operation mode is normal

X1_dffs[498]_sload_eqn = X1_dffs[499];
X1_dffs[498] = DFFEA(X1_dffs[498]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[497] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[497] at LC_X35_Y7_N1
--operation mode is normal

X1_dffs[497]_sload_eqn = X1_dffs[498];
X1_dffs[497] = DFFEA(X1_dffs[497]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W161L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_160_sm1|p_match_out~148 at LC_X35_Y7_N2
--operation mode is normal

W161L3 = AMPP_FUNCTION(X1_dffs[498], X1_dffs[497], B1_acq_trigger_in_reg[160]);

--W161_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_160_sm1|holdff at LC_X35_Y7_N2
--operation mode is normal

W161_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[160], VCC, GND);


--W161L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_160_sm1|p_match_out~104 at LC_X35_Y7_N6
--operation mode is normal

W161L2 = AMPP_FUNCTION(X1_dffs[498], X1_dffs[497]);

--B1_acq_trigger_in_reg[160] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160] at LC_X35_Y7_N6
--operation mode is normal

B1_acq_trigger_in_reg[160] = AMPP_FUNCTION(clk_i, JB1_memory[28][0], VCC, GND);


--X1_dffs[499] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[499] at LC_X35_Y6_N7
--operation mode is normal

X1_dffs[499]_sload_eqn = X1_dffs[500];
X1_dffs[499] = DFFEA(X1_dffs[499]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[495] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[495] at LC_X28_Y21_N6
--operation mode is normal

X1_dffs[495]_sload_eqn = X1_dffs[496];
X1_dffs[495] = DFFEA(X1_dffs[495]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[494] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[494] at LC_X25_Y21_N2
--operation mode is normal

X1_dffs[494]_sload_eqn = X1_dffs[495];
X1_dffs[494] = DFFEA(X1_dffs[494]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W061L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_159_sm1|p_match_out~148 at LC_X27_Y21_N2
--operation mode is normal

W061L3 = AMPP_FUNCTION(X1_dffs[495], B1_acq_trigger_in_reg[159], X1_dffs[494]);

--W061_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_159_sm1|holdff at LC_X27_Y21_N2
--operation mode is normal

W061_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[159], VCC, GND);


--W061L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_159_sm1|p_match_out~104 at LC_X27_Y21_N6
--operation mode is normal

W061L2 = AMPP_FUNCTION(X1_dffs[495], X1_dffs[494]);

--B1_acq_trigger_in_reg[159] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[159] at LC_X27_Y21_N6
--operation mode is normal

B1_acq_trigger_in_reg[159] = AMPP_FUNCTION(clk_i, JB1_memory[27][7], VCC, GND);


--X1_dffs[496] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[496] at LC_X35_Y7_N4
--operation mode is normal

X1_dffs[496]_sload_eqn = X1_dffs[497];
X1_dffs[496] = DFFEA(X1_dffs[496]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[516] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[516] at LC_X35_Y8_N5
--operation mode is normal

X1_dffs[516]_sload_eqn = X1_dffs[517];
X1_dffs[516] = DFFEA(X1_dffs[516]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[515] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[515] at LC_X35_Y8_N6
--operation mode is normal

X1_dffs[515]_sload_eqn = X1_dffs[516];
X1_dffs[515] = DFFEA(X1_dffs[515]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W761L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_166_sm1|p_match_out~148 at LC_X36_Y8_N2
--operation mode is normal

W761L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[166], X1_dffs[515], X1_dffs[516]);

--W761_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_166_sm1|holdff at LC_X36_Y8_N2
--operation mode is normal

W761_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[166], VCC, GND);


--W761L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_166_sm1|p_match_out~104 at LC_X36_Y8_N4
--operation mode is normal

W761L2 = AMPP_FUNCTION(X1_dffs[515], X1_dffs[516]);

--B1_acq_trigger_in_reg[166] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[166] at LC_X36_Y8_N4
--operation mode is normal

B1_acq_trigger_in_reg[166] = AMPP_FUNCTION(clk_i, JB1_memory[28][6], VCC, GND);


--X1_dffs[517] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[517] at LC_X36_Y3_N8
--operation mode is normal

X1_dffs[517]_sload_eqn = X1_dffs[518];
X1_dffs[517] = DFFEA(X1_dffs[517]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[513] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[513] at LC_X35_Y5_N6
--operation mode is normal

X1_dffs[513]_sload_eqn = X1_dffs[514];
X1_dffs[513] = DFFEA(X1_dffs[513]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[512] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[512] at LC_X35_Y4_N5
--operation mode is normal

X1_dffs[512]_sload_eqn = X1_dffs[513];
X1_dffs[512] = DFFEA(X1_dffs[512]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W661L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_165_sm1|p_match_out~148 at LC_X35_Y4_N8
--operation mode is normal

W661L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[165], X1_dffs[513], X1_dffs[512]);

--W661_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_165_sm1|holdff at LC_X35_Y4_N8
--operation mode is normal

W661_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[165], VCC, GND);


--W661L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_165_sm1|p_match_out~104 at LC_X35_Y4_N2
--operation mode is normal

W661L2 = AMPP_FUNCTION(X1_dffs[513], X1_dffs[512]);

--B1_acq_trigger_in_reg[165] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165] at LC_X35_Y4_N2
--operation mode is normal

B1_acq_trigger_in_reg[165] = AMPP_FUNCTION(clk_i, JB1_memory[28][5], VCC, GND);


--X1_dffs[514] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[514] at LC_X35_Y5_N5
--operation mode is normal

X1_dffs[514]_sload_eqn = X1_dffs[515];
X1_dffs[514] = DFFEA(X1_dffs[514]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[510] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[510] at LC_X36_Y5_N8
--operation mode is normal

X1_dffs[510]_sload_eqn = X1_dffs[511];
X1_dffs[510] = DFFEA(X1_dffs[510]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[509] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[509] at LC_X36_Y5_N6
--operation mode is normal

X1_dffs[509]_lut_out = X1_dffs[510];
X1_dffs[509] = DFFEA(X1_dffs[509]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W561L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_164_sm1|p_match_out~148 at LC_X36_Y5_N5
--operation mode is normal

W561L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[164], X1_dffs[509], X1_dffs[510]);

--W561_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_164_sm1|holdff at LC_X36_Y5_N5
--operation mode is normal

W561_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[164], VCC, GND);


--W561L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_164_sm1|p_match_out~104 at LC_X36_Y5_N4
--operation mode is normal

W561L2 = AMPP_FUNCTION(X1_dffs[509], X1_dffs[510]);

--B1_acq_trigger_in_reg[164] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[164] at LC_X36_Y5_N4
--operation mode is normal

B1_acq_trigger_in_reg[164] = AMPP_FUNCTION(clk_i, JB1_memory[28][4], VCC, GND);


--X1_dffs[511] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[511] at LC_X35_Y5_N9
--operation mode is normal

X1_dffs[511]_sload_eqn = X1_dffs[512];
X1_dffs[511] = DFFEA(X1_dffs[511]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[507] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[507] at LC_X36_Y6_N4
--operation mode is normal

X1_dffs[507]_sload_eqn = X1_dffs[508];
X1_dffs[507] = DFFEA(X1_dffs[507]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[506] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[506] at LC_X36_Y6_N8
--operation mode is normal

X1_dffs[506]_lut_out = X1_dffs[507];
X1_dffs[506] = DFFEA(X1_dffs[506]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W461L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_163_sm1|p_match_out~148 at LC_X36_Y9_N8
--operation mode is normal

W461L3 = AMPP_FUNCTION(X1_dffs[506], X1_dffs[507], B1_acq_trigger_in_reg[163]);

--W461_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_163_sm1|holdff at LC_X36_Y9_N8
--operation mode is normal

W461_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[163], VCC, GND);


--W461L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_163_sm1|p_match_out~104 at LC_X36_Y9_N6
--operation mode is normal

W461L2 = AMPP_FUNCTION(X1_dffs[506], X1_dffs[507]);

--B1_acq_trigger_in_reg[163] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[163] at LC_X36_Y9_N6
--operation mode is normal

B1_acq_trigger_in_reg[163] = AMPP_FUNCTION(clk_i, JB1_memory[28][3], VCC, GND);


--X1_dffs[508] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[508] at LC_X36_Y5_N2
--operation mode is normal

X1_dffs[508]_lut_out = X1_dffs[509];
X1_dffs[508] = DFFEA(X1_dffs[508]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[528] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[528] at LC_X34_Y3_N3
--operation mode is normal

X1_dffs[528]_sload_eqn = X1_dffs[529];
X1_dffs[528] = DFFEA(X1_dffs[528]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[527] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[527] at LC_X34_Y3_N8
--operation mode is normal

X1_dffs[527]_sload_eqn = X1_dffs[528];
X1_dffs[527] = DFFEA(X1_dffs[527]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W171L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_170_sm1|p_match_out~148 at LC_X34_Y2_N2
--operation mode is normal

W171L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[170], X1_dffs[527], X1_dffs[528]);

--W171_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_170_sm1|holdff at LC_X34_Y2_N2
--operation mode is normal

W171_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[170], VCC, GND);


--W171L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_170_sm1|p_match_out~104 at LC_X34_Y2_N4
--operation mode is normal

W171L2 = AMPP_FUNCTION(X1_dffs[527], X1_dffs[528]);

--B1_acq_trigger_in_reg[170] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[170] at LC_X34_Y2_N4
--operation mode is normal

B1_acq_trigger_in_reg[170] = AMPP_FUNCTION(clk_i, JB1_memory[29][2], VCC, GND);


--X1_dffs[529] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[529] at LC_X35_Y9_N2
--operation mode is normal

X1_dffs[529]_sload_eqn = X1_dffs[530];
X1_dffs[529] = DFFEA(X1_dffs[529]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[525] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[525] at LC_X34_Y3_N4
--operation mode is normal

X1_dffs[525]_lut_out = X1_dffs[526];
X1_dffs[525] = DFFEA(X1_dffs[525]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[524] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[524] at LC_X34_Y3_N5
--operation mode is normal

X1_dffs[524]_lut_out = X1_dffs[525];
X1_dffs[524] = DFFEA(X1_dffs[524]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W071L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_169_sm1|p_match_out~148 at LC_X34_Y4_N5
--operation mode is normal

W071L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[169], X1_dffs[524], X1_dffs[525]);

--W071_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_169_sm1|holdff at LC_X34_Y4_N5
--operation mode is normal

W071_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[169], VCC, GND);


--W071L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_169_sm1|p_match_out~104 at LC_X34_Y4_N2
--operation mode is normal

W071L2 = AMPP_FUNCTION(X1_dffs[524], X1_dffs[525]);

--B1_acq_trigger_in_reg[169] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[169] at LC_X34_Y4_N2
--operation mode is normal

B1_acq_trigger_in_reg[169] = AMPP_FUNCTION(clk_i, JB1_memory[29][1], VCC, GND);


--X1_dffs[526] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[526] at LC_X34_Y3_N9
--operation mode is normal

X1_dffs[526]_lut_out = X1_dffs[527];
X1_dffs[526] = DFFEA(X1_dffs[526]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[522] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[522] at LC_X35_Y3_N8
--operation mode is normal

X1_dffs[522]_lut_out = X1_dffs[523];
X1_dffs[522] = DFFEA(X1_dffs[522]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[521] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[521] at LC_X35_Y3_N2
--operation mode is normal

X1_dffs[521]_lut_out = X1_dffs[522];
X1_dffs[521] = DFFEA(X1_dffs[521]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W961L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_168_sm1|p_match_out~148 at LC_X35_Y3_N6
--operation mode is normal

W961L3 = AMPP_FUNCTION(X1_dffs[521], B1_acq_trigger_in_reg[168], X1_dffs[522]);

--W961_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_168_sm1|holdff at LC_X35_Y3_N6
--operation mode is normal

W961_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[168], VCC, GND);


--W961L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_168_sm1|p_match_out~104 at LC_X35_Y3_N5
--operation mode is normal

W961L2 = AMPP_FUNCTION(X1_dffs[521], X1_dffs[522]);

--B1_acq_trigger_in_reg[168] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[168] at LC_X35_Y3_N5
--operation mode is normal

B1_acq_trigger_in_reg[168] = AMPP_FUNCTION(clk_i, JB1_memory[29][0], VCC, GND);


--X1_dffs[523] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[523] at LC_X34_Y3_N2
--operation mode is normal

X1_dffs[523]_sload_eqn = X1_dffs[524];
X1_dffs[523] = DFFEA(X1_dffs[523]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[519] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[519] at LC_X36_Y3_N2
--operation mode is normal

X1_dffs[519]_lut_out = X1_dffs[520];
X1_dffs[519] = DFFEA(X1_dffs[519]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[518] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[518] at LC_X36_Y3_N5
--operation mode is normal

X1_dffs[518]_lut_out = X1_dffs[519];
X1_dffs[518] = DFFEA(X1_dffs[518]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W861L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_167_sm1|p_match_out~148 at LC_X36_Y3_N4
--operation mode is normal

W861L3 = AMPP_FUNCTION(X1_dffs[519], X1_dffs[518], B1_acq_trigger_in_reg[167]);

--W861_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_167_sm1|holdff at LC_X36_Y3_N4
--operation mode is normal

W861_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[167], VCC, GND);


--W861L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_167_sm1|p_match_out~104 at LC_X36_Y3_N6
--operation mode is normal

W861L2 = AMPP_FUNCTION(X1_dffs[518], X1_dffs[519]);

--B1_acq_trigger_in_reg[167] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[167] at LC_X36_Y3_N6
--operation mode is normal

B1_acq_trigger_in_reg[167] = AMPP_FUNCTION(clk_i, JB1_memory[28][7], VCC, GND);


--X1_dffs[520] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[520] at LC_X35_Y3_N4
--operation mode is normal

X1_dffs[520]_lut_out = X1_dffs[521];
X1_dffs[520] = DFFEA(X1_dffs[520]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[540] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[540] at LC_X31_Y6_N3
--operation mode is normal

X1_dffs[540]_sload_eqn = X1_dffs[541];
X1_dffs[540] = DFFEA(X1_dffs[540]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[539] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[539] at LC_X34_Y8_N2
--operation mode is normal

X1_dffs[539]_sload_eqn = X1_dffs[540];
X1_dffs[539] = DFFEA(X1_dffs[539]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W571L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_174_sm1|p_match_out~148 at LC_X34_Y8_N0
--operation mode is normal

W571L3 = AMPP_FUNCTION(X1_dffs[540], B1_acq_trigger_in_reg[174], X1_dffs[539]);

--W571_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_174_sm1|holdff at LC_X34_Y8_N0
--operation mode is normal

W571_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[174], VCC, GND);


--W571L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_174_sm1|p_match_out~104 at LC_X34_Y7_N4
--operation mode is normal

W571L2 = AMPP_FUNCTION(X1_dffs[540], X1_dffs[539]);

--B1_acq_trigger_in_reg[174] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[174] at LC_X34_Y7_N4
--operation mode is normal

B1_acq_trigger_in_reg[174] = AMPP_FUNCTION(clk_i, JB1_memory[29][6], VCC, GND);


--X1_dffs[541] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[541] at LC_X33_Y9_N2
--operation mode is normal

X1_dffs[541]_sload_eqn = X1_dffs[542];
X1_dffs[541] = DFFEA(X1_dffs[541]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[537] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[537] at LC_X34_Y8_N6
--operation mode is normal

X1_dffs[537]_sload_eqn = X1_dffs[538];
X1_dffs[537] = DFFEA(X1_dffs[537]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[536] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[536] at LC_X34_Y8_N1
--operation mode is normal

X1_dffs[536]_lut_out = X1_dffs[537];
X1_dffs[536] = DFFEA(X1_dffs[536]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W471L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_173_sm1|p_match_out~148 at LC_X34_Y7_N5
--operation mode is normal

W471L3 = AMPP_FUNCTION(X1_dffs[537], X1_dffs[536], B1_acq_trigger_in_reg[173]);

--W471_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_173_sm1|holdff at LC_X34_Y7_N5
--operation mode is normal

W471_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[173], VCC, GND);


--W471L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_173_sm1|p_match_out~104 at LC_X34_Y7_N9
--operation mode is normal

W471L2 = AMPP_FUNCTION(X1_dffs[536], X1_dffs[537]);

--B1_acq_trigger_in_reg[173] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[173] at LC_X34_Y7_N9
--operation mode is normal

B1_acq_trigger_in_reg[173] = AMPP_FUNCTION(clk_i, JB1_memory[29][5], VCC, GND);


--X1_dffs[538] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[538] at LC_X34_Y8_N5
--operation mode is normal

X1_dffs[538]_lut_out = X1_dffs[539];
X1_dffs[538] = DFFEA(X1_dffs[538]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[534] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[534] at LC_X34_Y8_N7
--operation mode is normal

X1_dffs[534]_sload_eqn = X1_dffs[535];
X1_dffs[534] = DFFEA(X1_dffs[534]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[533] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[533] at LC_X34_Y8_N8
--operation mode is normal

X1_dffs[533]_sload_eqn = X1_dffs[534];
X1_dffs[533] = DFFEA(X1_dffs[533]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W371L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_172_sm1|p_match_out~148 at LC_X33_Y8_N8
--operation mode is normal

W371L3 = AMPP_FUNCTION(X1_dffs[534], B1_acq_trigger_in_reg[172], X1_dffs[533]);

--W371_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_172_sm1|holdff at LC_X33_Y8_N8
--operation mode is normal

W371_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[172], VCC, GND);


--W371L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_172_sm1|p_match_out~104 at LC_X33_Y8_N5
--operation mode is normal

W371L2 = AMPP_FUNCTION(X1_dffs[534], X1_dffs[533]);

--B1_acq_trigger_in_reg[172] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[172] at LC_X33_Y8_N5
--operation mode is normal

B1_acq_trigger_in_reg[172] = AMPP_FUNCTION(clk_i, JB1_memory[29][4], VCC, GND);


--X1_dffs[535] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[535] at LC_X34_Y8_N3
--operation mode is normal

X1_dffs[535]_sload_eqn = X1_dffs[536];
X1_dffs[535] = DFFEA(X1_dffs[535]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[531] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[531] at LC_X35_Y9_N6
--operation mode is normal

X1_dffs[531]_sload_eqn = X1_dffs[532];
X1_dffs[531] = DFFEA(X1_dffs[531]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[530] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[530] at LC_X35_Y9_N5
--operation mode is normal

X1_dffs[530]_lut_out = X1_dffs[531];
X1_dffs[530] = DFFEA(X1_dffs[530]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W271L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_171_sm1|p_match_out~148 at LC_X35_Y9_N8
--operation mode is normal

W271L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[171], X1_dffs[530], X1_dffs[531]);

--W271_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_171_sm1|holdff at LC_X35_Y9_N8
--operation mode is normal

W271_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[171], VCC, GND);


--W271L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_171_sm1|p_match_out~104 at LC_X35_Y9_N4
--operation mode is normal

W271L2 = AMPP_FUNCTION(X1_dffs[530], X1_dffs[531]);

--B1_acq_trigger_in_reg[171] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[171] at LC_X35_Y9_N4
--operation mode is normal

B1_acq_trigger_in_reg[171] = AMPP_FUNCTION(clk_i, JB1_memory[29][3], VCC, GND);


--X1_dffs[532] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[532] at LC_X34_Y8_N9
--operation mode is normal

X1_dffs[532]_lut_out = X1_dffs[533];
X1_dffs[532] = DFFEA(X1_dffs[532]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[552] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[552] at LC_X34_Y26_N2
--operation mode is normal

X1_dffs[552]_lut_out = X1_dffs[553];
X1_dffs[552] = DFFEA(X1_dffs[552]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[551] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[551] at LC_X34_Y26_N0
--operation mode is normal

X1_dffs[551]_lut_out = X1_dffs[552];
X1_dffs[551] = DFFEA(X1_dffs[551]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W971L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_178_sm1|p_match_out~148 at LC_X34_Y26_N7
--operation mode is normal

W971L3 = AMPP_FUNCTION(X1_dffs[552], B1_acq_trigger_in_reg[178], X1_dffs[551]);

--W971_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_178_sm1|holdff at LC_X34_Y26_N7
--operation mode is normal

W971_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[178], VCC, GND);


--W971L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_178_sm1|p_match_out~104 at LC_X34_Y26_N6
--operation mode is normal

W971L2 = AMPP_FUNCTION(X1_dffs[551], X1_dffs[552]);

--B1_acq_trigger_in_reg[178] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[178] at LC_X34_Y26_N6
--operation mode is normal

B1_acq_trigger_in_reg[178] = AMPP_FUNCTION(clk_i, JB1_memory[2][2], VCC, GND);


--X1_dffs[553] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[553] at LC_X34_Y20_N2
--operation mode is normal

X1_dffs[553]_sload_eqn = X1_dffs[554];
X1_dffs[553] = DFFEA(X1_dffs[553]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[549] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[549] at LC_X34_Y20_N7
--operation mode is normal

X1_dffs[549]_sload_eqn = X1_dffs[550];
X1_dffs[549] = DFFEA(X1_dffs[549]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[548] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[548] at LC_X31_Y20_N1
--operation mode is normal

X1_dffs[548]_sload_eqn = X1_dffs[549];
X1_dffs[548] = DFFEA(X1_dffs[548]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W871L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_177_sm1|p_match_out~148 at LC_X31_Y20_N6
--operation mode is normal

W871L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[177], X1_dffs[548], X1_dffs[549]);

--W871_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_177_sm1|holdff at LC_X31_Y20_N6
--operation mode is normal

W871_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[177], VCC, GND);


--W871L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_177_sm1|p_match_out~104 at LC_X31_Y20_N7
--operation mode is normal

W871L2 = AMPP_FUNCTION(X1_dffs[548], X1_dffs[549]);

--B1_acq_trigger_in_reg[177] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[177] at LC_X31_Y20_N7
--operation mode is normal

B1_acq_trigger_in_reg[177] = AMPP_FUNCTION(clk_i, JB1_memory[2][1], VCC, GND);


--X1_dffs[550] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[550] at LC_X34_Y21_N2
--operation mode is normal

X1_dffs[550]_sload_eqn = X1_dffs[551];
X1_dffs[550] = DFFEA(X1_dffs[550]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[546] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[546] at LC_X31_Y20_N8
--operation mode is normal

X1_dffs[546]_sload_eqn = X1_dffs[547];
X1_dffs[546] = DFFEA(X1_dffs[546]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[545] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[545] at LC_X31_Y20_N4
--operation mode is normal

X1_dffs[545]_lut_out = X1_dffs[546];
X1_dffs[545] = DFFEA(X1_dffs[545]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W771L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_176_sm1|p_match_out~148 at LC_X31_Y20_N0
--operation mode is normal

W771L3 = AMPP_FUNCTION(X1_dffs[545], B1_acq_trigger_in_reg[176], X1_dffs[546]);

--W771_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_176_sm1|holdff at LC_X31_Y20_N0
--operation mode is normal

W771_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[176], VCC, GND);


--W771L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_176_sm1|p_match_out~104 at LC_X31_Y20_N5
--operation mode is normal

W771L2 = AMPP_FUNCTION(X1_dffs[545], X1_dffs[546]);

--B1_acq_trigger_in_reg[176] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[176] at LC_X31_Y20_N5
--operation mode is normal

B1_acq_trigger_in_reg[176] = AMPP_FUNCTION(clk_i, JB1_memory[2][0], VCC, GND);


--X1_dffs[547] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[547] at LC_X31_Y20_N3
--operation mode is normal

X1_dffs[547]_sload_eqn = X1_dffs[548];
X1_dffs[547] = DFFEA(X1_dffs[547]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[543] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[543] at LC_X33_Y15_N4
--operation mode is normal

X1_dffs[543]_sload_eqn = X1_dffs[544];
X1_dffs[543] = DFFEA(X1_dffs[543]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[542] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[542] at LC_X33_Y10_N5
--operation mode is normal

X1_dffs[542]_sload_eqn = X1_dffs[543];
X1_dffs[542] = DFFEA(X1_dffs[542]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W671L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_175_sm1|p_match_out~148 at LC_X33_Y10_N2
--operation mode is normal

W671L3 = AMPP_FUNCTION(X1_dffs[543], X1_dffs[542], B1_acq_trigger_in_reg[175]);

--W671_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_175_sm1|holdff at LC_X33_Y10_N2
--operation mode is normal

W671_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[175], VCC, GND);


--W671L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_175_sm1|p_match_out~104 at LC_X33_Y10_N0
--operation mode is normal

W671L2 = AMPP_FUNCTION(X1_dffs[543], X1_dffs[542]);

--B1_acq_trigger_in_reg[175] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175] at LC_X33_Y10_N0
--operation mode is normal

B1_acq_trigger_in_reg[175] = AMPP_FUNCTION(clk_i, JB1_memory[29][7], VCC, GND);


--X1_dffs[544] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[544] at LC_X31_Y20_N2
--operation mode is normal

X1_dffs[544]_lut_out = X1_dffs[545];
X1_dffs[544] = DFFEA(X1_dffs[544]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[564] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[564] at LC_X34_Y22_N9
--operation mode is normal

X1_dffs[564]_sload_eqn = X1_dffs[565];
X1_dffs[564] = DFFEA(X1_dffs[564]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[563] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[563] at LC_X34_Y22_N2
--operation mode is normal

X1_dffs[563]_lut_out = X1_dffs[564];
X1_dffs[563] = DFFEA(X1_dffs[563]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W381L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_182_sm1|p_match_out~148 at LC_X34_Y22_N4
--operation mode is normal

W381L3 = AMPP_FUNCTION(X1_dffs[563], B1_acq_trigger_in_reg[182], X1_dffs[564]);

--W381_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_182_sm1|holdff at LC_X34_Y22_N4
--operation mode is normal

W381_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[182], VCC, GND);


--W381L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_182_sm1|p_match_out~104 at LC_X34_Y22_N5
--operation mode is normal

W381L2 = AMPP_FUNCTION(X1_dffs[563], X1_dffs[564]);

--B1_acq_trigger_in_reg[182] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[182] at LC_X34_Y22_N5
--operation mode is normal

B1_acq_trigger_in_reg[182] = AMPP_FUNCTION(clk_i, JB1_memory[2][6], VCC, GND);


--X1_dffs[565] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[565] at LC_X34_Y21_N4
--operation mode is normal

X1_dffs[565]_lut_out = X1_dffs[566];
X1_dffs[565] = DFFEA(X1_dffs[565]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[561] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[561] at LC_X34_Y22_N8
--operation mode is normal

X1_dffs[561]_sload_eqn = X1_dffs[562];
X1_dffs[561] = DFFEA(X1_dffs[561]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[560] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[560] at LC_X34_Y22_N6
--operation mode is normal

X1_dffs[560]_lut_out = X1_dffs[561];
X1_dffs[560] = DFFEA(X1_dffs[560]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W281L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_181_sm1|p_match_out~148 at LC_X33_Y22_N2
--operation mode is normal

W281L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[181], X1_dffs[561], X1_dffs[560]);

--W281_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_181_sm1|holdff at LC_X33_Y22_N2
--operation mode is normal

W281_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[181], VCC, GND);


--W281L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_181_sm1|p_match_out~104 at LC_X33_Y22_N6
--operation mode is normal

W281L2 = AMPP_FUNCTION(X1_dffs[561], X1_dffs[560]);

--B1_acq_trigger_in_reg[181] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[181] at LC_X33_Y22_N6
--operation mode is normal

B1_acq_trigger_in_reg[181] = AMPP_FUNCTION(clk_i, JB1_memory[2][5], VCC, GND);


--X1_dffs[562] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[562] at LC_X34_Y22_N7
--operation mode is normal

X1_dffs[562]_lut_out = X1_dffs[563];
X1_dffs[562] = DFFEA(X1_dffs[562]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[558] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[558] at LC_X31_Y21_N9
--operation mode is normal

X1_dffs[558]_lut_out = X1_dffs[559];
X1_dffs[558] = DFFEA(X1_dffs[558]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[557] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[557] at LC_X31_Y21_N4
--operation mode is normal

X1_dffs[557]_lut_out = X1_dffs[558];
X1_dffs[557] = DFFEA(X1_dffs[557]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W181L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_180_sm1|p_match_out~148 at LC_X31_Y21_N2
--operation mode is normal

W181L3 = AMPP_FUNCTION(X1_dffs[557], B1_acq_trigger_in_reg[180], X1_dffs[558]);

--W181_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_180_sm1|holdff at LC_X31_Y21_N2
--operation mode is normal

W181_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[180], VCC, GND);


--W181L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_180_sm1|p_match_out~104 at LC_X31_Y21_N5
--operation mode is normal

W181L2 = AMPP_FUNCTION(X1_dffs[557], X1_dffs[558]);

--B1_acq_trigger_in_reg[180] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180] at LC_X31_Y21_N5
--operation mode is normal

B1_acq_trigger_in_reg[180] = AMPP_FUNCTION(clk_i, JB1_memory[2][4], VCC, GND);


--X1_dffs[559] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[559] at LC_X31_Y21_N8
--operation mode is normal

X1_dffs[559]_sload_eqn = X1_dffs[560];
X1_dffs[559] = DFFEA(X1_dffs[559]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[555] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[555] at LC_X34_Y20_N4
--operation mode is normal

X1_dffs[555]_sload_eqn = X1_dffs[556];
X1_dffs[555] = DFFEA(X1_dffs[555]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[554] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[554] at LC_X34_Y20_N5
--operation mode is normal

X1_dffs[554]_lut_out = X1_dffs[555];
X1_dffs[554] = DFFEA(X1_dffs[554]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W081L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_179_sm1|p_match_out~148 at LC_X34_Y20_N9
--operation mode is normal

W081L3 = AMPP_FUNCTION(X1_dffs[555], X1_dffs[554], B1_acq_trigger_in_reg[179]);

--W081_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_179_sm1|holdff at LC_X34_Y20_N9
--operation mode is normal

W081_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[179], VCC, GND);


--W081L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_179_sm1|p_match_out~104 at LC_X34_Y20_N6
--operation mode is normal

W081L2 = AMPP_FUNCTION(X1_dffs[554], X1_dffs[555]);

--B1_acq_trigger_in_reg[179] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[179] at LC_X34_Y20_N6
--operation mode is normal

B1_acq_trigger_in_reg[179] = AMPP_FUNCTION(clk_i, JB1_memory[2][3], VCC, GND);


--X1_dffs[556] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[556] at LC_X31_Y21_N6
--operation mode is normal

X1_dffs[556]_lut_out = X1_dffs[557];
X1_dffs[556] = DFFEA(X1_dffs[556]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[576] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[576] at LC_X34_Y11_N2
--operation mode is normal

X1_dffs[576]_sload_eqn = X1_dffs[577];
X1_dffs[576] = DFFEA(X1_dffs[576]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[575] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[575] at LC_X34_Y11_N4
--operation mode is normal

X1_dffs[575]_lut_out = X1_dffs[576];
X1_dffs[575] = DFFEA(X1_dffs[575]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W781L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_186_sm1|p_match_out~148 at LC_X34_Y12_N8
--operation mode is normal

W781L3 = AMPP_FUNCTION(X1_dffs[575], B1_acq_trigger_in_reg[186], X1_dffs[576]);

--W781_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_186_sm1|holdff at LC_X34_Y12_N8
--operation mode is normal

W781_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[186], VCC, GND);


--W781L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_186_sm1|p_match_out~104 at LC_X34_Y12_N5
--operation mode is normal

W781L2 = AMPP_FUNCTION(X1_dffs[575], X1_dffs[576]);

--B1_acq_trigger_in_reg[186] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[186] at LC_X34_Y12_N5
--operation mode is normal

B1_acq_trigger_in_reg[186] = AMPP_FUNCTION(clk_i, JB1_memory[30][2], VCC, GND);


--X1_dffs[577] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[577] at LC_X34_Y11_N3
--operation mode is normal

X1_dffs[577]_sload_eqn = X1_dffs[578];
X1_dffs[577] = DFFEA(X1_dffs[577]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[573] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[573] at LC_X34_Y11_N9
--operation mode is normal

X1_dffs[573]_sload_eqn = X1_dffs[574];
X1_dffs[573] = DFFEA(X1_dffs[573]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[572] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[572] at LC_X34_Y11_N6
--operation mode is normal

X1_dffs[572]_lut_out = X1_dffs[573];
X1_dffs[572] = DFFEA(X1_dffs[572]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W681L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_185_sm1|p_match_out~148 at LC_X35_Y11_N6
--operation mode is normal

W681L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[185], X1_dffs[573], X1_dffs[572]);

--W681_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_185_sm1|holdff at LC_X35_Y11_N6
--operation mode is normal

W681_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[185], VCC, GND);


--W681L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_185_sm1|p_match_out~104 at LC_X35_Y11_N2
--operation mode is normal

W681L2 = AMPP_FUNCTION(X1_dffs[573], X1_dffs[572]);

--B1_acq_trigger_in_reg[185] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[185] at LC_X35_Y11_N2
--operation mode is normal

B1_acq_trigger_in_reg[185] = AMPP_FUNCTION(clk_i, JB1_memory[30][1], VCC, GND);


--X1_dffs[574] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[574] at LC_X34_Y11_N5
--operation mode is normal

X1_dffs[574]_lut_out = X1_dffs[575];
X1_dffs[574] = DFFEA(X1_dffs[574]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[570] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[570] at LC_X33_Y18_N6
--operation mode is normal

X1_dffs[570]_sload_eqn = X1_dffs[571];
X1_dffs[570] = DFFEA(X1_dffs[570]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[569] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[569] at LC_X34_Y19_N4
--operation mode is normal

X1_dffs[569]_lut_out = X1_dffs[570];
X1_dffs[569] = DFFEA(X1_dffs[569]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W581L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_184_sm1|p_match_out~148 at LC_X34_Y18_N4
--operation mode is normal

W581L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[184], X1_dffs[570], X1_dffs[569]);

--W581_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_184_sm1|holdff at LC_X34_Y18_N4
--operation mode is normal

W581_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[184], VCC, GND);


--W581L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_184_sm1|p_match_out~104 at LC_X34_Y18_N2
--operation mode is normal

W581L2 = AMPP_FUNCTION(X1_dffs[570], X1_dffs[569]);

--B1_acq_trigger_in_reg[184] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184] at LC_X34_Y18_N2
--operation mode is normal

B1_acq_trigger_in_reg[184] = AMPP_FUNCTION(clk_i, JB1_memory[30][0], VCC, GND);


--X1_dffs[571] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[571] at LC_X34_Y11_N1
--operation mode is normal

X1_dffs[571]_lut_out = X1_dffs[572];
X1_dffs[571] = DFFEA(X1_dffs[571]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[567] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[567] at LC_X34_Y21_N1
--operation mode is normal

X1_dffs[567]_lut_out = X1_dffs[568];
X1_dffs[567] = DFFEA(X1_dffs[567]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[566] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[566] at LC_X34_Y21_N9
--operation mode is normal

X1_dffs[566]_sload_eqn = X1_dffs[567];
X1_dffs[566] = DFFEA(X1_dffs[566]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W481L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_183_sm1|p_match_out~148 at LC_X30_Y21_N5
--operation mode is normal

W481L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[183], X1_dffs[566], X1_dffs[567]);

--W481_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_183_sm1|holdff at LC_X30_Y21_N5
--operation mode is normal

W481_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[183], VCC, GND);


--W481L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_183_sm1|p_match_out~104 at LC_X30_Y21_N8
--operation mode is normal

W481L2 = AMPP_FUNCTION(X1_dffs[566], X1_dffs[567]);

--B1_acq_trigger_in_reg[183] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[183] at LC_X30_Y21_N8
--operation mode is normal

B1_acq_trigger_in_reg[183] = AMPP_FUNCTION(clk_i, JB1_memory[2][7], VCC, GND);


--X1_dffs[568] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[568] at LC_X34_Y19_N1
--operation mode is normal

X1_dffs[568]_lut_out = X1_dffs[569];
X1_dffs[568] = DFFEA(X1_dffs[568]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[588] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[588] at LC_X32_Y3_N9
--operation mode is normal

X1_dffs[588]_sload_eqn = X1_dffs[589];
X1_dffs[588] = DFFEA(X1_dffs[588]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[587] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[587] at LC_X33_Y4_N3
--operation mode is normal

X1_dffs[587]_sload_eqn = X1_dffs[588];
X1_dffs[587] = DFFEA(X1_dffs[587]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W191L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_190_sm1|p_match_out~148 at LC_X33_Y3_N2
--operation mode is normal

W191L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[190], X1_dffs[588], X1_dffs[587]);

--W191_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_190_sm1|holdff at LC_X33_Y3_N2
--operation mode is normal

W191_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[190], VCC, GND);


--W191L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_190_sm1|p_match_out~104 at LC_X33_Y3_N4
--operation mode is normal

W191L2 = AMPP_FUNCTION(X1_dffs[588], X1_dffs[587]);

--B1_acq_trigger_in_reg[190] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[190] at LC_X33_Y3_N4
--operation mode is normal

B1_acq_trigger_in_reg[190] = AMPP_FUNCTION(clk_i, JB1_memory[30][6], VCC, GND);


--X1_dffs[589] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[589] at LC_X32_Y2_N5
--operation mode is normal

X1_dffs[589]_lut_out = X1_dffs[590];
X1_dffs[589] = DFFEA(X1_dffs[589]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[585] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[585] at LC_X33_Y4_N8
--operation mode is normal

X1_dffs[585]_lut_out = X1_dffs[586];
X1_dffs[585] = DFFEA(X1_dffs[585]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[584] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[584] at LC_X33_Y4_N4
--operation mode is normal

X1_dffs[584]_lut_out = X1_dffs[585];
X1_dffs[584] = DFFEA(X1_dffs[584]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W091L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_189_sm1|p_match_out~148 at LC_X34_Y5_N8
--operation mode is normal

W091L3 = AMPP_FUNCTION(X1_dffs[584], B1_acq_trigger_in_reg[189], X1_dffs[585]);

--W091_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_189_sm1|holdff at LC_X34_Y5_N8
--operation mode is normal

W091_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[189], VCC, GND);


--W091L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_189_sm1|p_match_out~104 at LC_X34_Y5_N6
--operation mode is normal

W091L2 = AMPP_FUNCTION(X1_dffs[584], X1_dffs[585]);

--B1_acq_trigger_in_reg[189] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[189] at LC_X34_Y5_N6
--operation mode is normal

B1_acq_trigger_in_reg[189] = AMPP_FUNCTION(clk_i, JB1_memory[30][5], VCC, GND);


--X1_dffs[586] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[586] at LC_X33_Y4_N2
--operation mode is normal

X1_dffs[586]_sload_eqn = X1_dffs[587];
X1_dffs[586] = DFFEA(X1_dffs[586]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[582] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[582] at LC_X33_Y4_N5
--operation mode is normal

X1_dffs[582]_lut_out = X1_dffs[583];
X1_dffs[582] = DFFEA(X1_dffs[582]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[581] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[581] at LC_X33_Y4_N9
--operation mode is normal

X1_dffs[581]_sload_eqn = X1_dffs[582];
X1_dffs[581] = DFFEA(X1_dffs[581]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W981L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_188_sm1|p_match_out~148 at LC_X33_Y5_N7
--operation mode is normal

W981L3 = AMPP_FUNCTION(X1_dffs[581], X1_dffs[582], B1_acq_trigger_in_reg[188]);

--W981_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_188_sm1|holdff at LC_X33_Y5_N7
--operation mode is normal

W981_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[188], VCC, GND);


--W981L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_188_sm1|p_match_out~104 at LC_X33_Y5_N2
--operation mode is normal

W981L2 = AMPP_FUNCTION(X1_dffs[581], X1_dffs[582]);

--B1_acq_trigger_in_reg[188] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[188] at LC_X33_Y5_N2
--operation mode is normal

B1_acq_trigger_in_reg[188] = AMPP_FUNCTION(clk_i, JB1_memory[30][4], VCC, GND);


--X1_dffs[583] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[583] at LC_X33_Y4_N6
--operation mode is normal

X1_dffs[583]_lut_out = X1_dffs[584];
X1_dffs[583] = DFFEA(X1_dffs[583]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[579] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[579] at LC_X34_Y11_N8
--operation mode is normal

X1_dffs[579]_lut_out = X1_dffs[580];
X1_dffs[579] = DFFEA(X1_dffs[579]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[578] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[578] at LC_X34_Y11_N7
--operation mode is normal

X1_dffs[578]_lut_out = X1_dffs[579];
X1_dffs[578] = DFFEA(X1_dffs[578]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W881L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_187_sm1|p_match_out~148 at LC_X34_Y10_N6
--operation mode is normal

W881L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[187], X1_dffs[578], X1_dffs[579]);

--W881_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_187_sm1|holdff at LC_X34_Y10_N6
--operation mode is normal

W881_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[187], VCC, GND);


--W881L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_187_sm1|p_match_out~104 at LC_X34_Y10_N2
--operation mode is normal

W881L2 = AMPP_FUNCTION(X1_dffs[578], X1_dffs[579]);

--B1_acq_trigger_in_reg[187] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[187] at LC_X34_Y10_N2
--operation mode is normal

B1_acq_trigger_in_reg[187] = AMPP_FUNCTION(clk_i, JB1_memory[30][3], VCC, GND);


--X1_dffs[580] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[580] at LC_X34_Y6_N3
--operation mode is normal

X1_dffs[580]_sload_eqn = X1_dffs[581];
X1_dffs[580] = DFFEA(X1_dffs[580]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[600] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[600] at LC_X32_Y3_N8
--operation mode is normal

X1_dffs[600]_sload_eqn = X1_dffs[601];
X1_dffs[600] = DFFEA(X1_dffs[600]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[599] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[599] at LC_X32_Y3_N4
--operation mode is normal

X1_dffs[599]_lut_out = X1_dffs[600];
X1_dffs[599] = DFFEA(X1_dffs[599]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W591L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_194_sm1|p_match_out~148 at LC_X32_Y5_N4
--operation mode is normal

W591L3 = AMPP_FUNCTION(X1_dffs[600], X1_dffs[599], B1_acq_trigger_in_reg[194]);

--W591_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_194_sm1|holdff at LC_X32_Y5_N4
--operation mode is normal

W591_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[194], VCC, GND);


--W591L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_194_sm1|p_match_out~104 at LC_X32_Y5_N7
--operation mode is normal

W591L2 = AMPP_FUNCTION(X1_dffs[600], X1_dffs[599]);

--B1_acq_trigger_in_reg[194] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[194] at LC_X32_Y5_N7
--operation mode is normal

B1_acq_trigger_in_reg[194] = AMPP_FUNCTION(clk_i, JB1_memory[31][2], VCC, GND);


--X1_dffs[601] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[601] at LC_X32_Y3_N3
--operation mode is normal

X1_dffs[601]_sload_eqn = X1_dffs[602];
X1_dffs[601] = DFFEA(X1_dffs[601]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[597] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[597] at LC_X32_Y3_N2
--operation mode is normal

X1_dffs[597]_sload_eqn = X1_dffs[598];
X1_dffs[597] = DFFEA(X1_dffs[597]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[596] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[596] at LC_X32_Y3_N5
--operation mode is normal

X1_dffs[596]_lut_out = X1_dffs[597];
X1_dffs[596] = DFFEA(X1_dffs[596]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W491L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_193_sm1|p_match_out~148 at LC_X32_Y5_N2
--operation mode is normal

W491L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[193], X1_dffs[596], X1_dffs[597]);

--W491_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_193_sm1|holdff at LC_X32_Y5_N2
--operation mode is normal

W491_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[193], VCC, GND);


--W491L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_193_sm1|p_match_out~104 at LC_X32_Y5_N8
--operation mode is normal

W491L2 = AMPP_FUNCTION(X1_dffs[596], X1_dffs[597]);

--B1_acq_trigger_in_reg[193] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[193] at LC_X32_Y5_N8
--operation mode is normal

B1_acq_trigger_in_reg[193] = AMPP_FUNCTION(clk_i, JB1_memory[31][1], VCC, GND);


--X1_dffs[598] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[598] at LC_X32_Y3_N7
--operation mode is normal

X1_dffs[598]_lut_out = X1_dffs[599];
X1_dffs[598] = DFFEA(X1_dffs[598]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[594] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[594] at LC_X33_Y2_N8
--operation mode is normal

X1_dffs[594]_sload_eqn = X1_dffs[595];
X1_dffs[594] = DFFEA(X1_dffs[594]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[593] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[593] at LC_X33_Y2_N2
--operation mode is normal

X1_dffs[593]_lut_out = X1_dffs[594];
X1_dffs[593] = DFFEA(X1_dffs[593]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W391L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_192_sm1|p_match_out~148 at LC_X33_Y2_N5
--operation mode is normal

W391L3 = AMPP_FUNCTION(X1_dffs[593], B1_acq_trigger_in_reg[192], X1_dffs[594]);

--W391_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_192_sm1|holdff at LC_X33_Y2_N5
--operation mode is normal

W391_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[192], VCC, GND);


--W391L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_192_sm1|p_match_out~104 at LC_X33_Y2_N6
--operation mode is normal

W391L2 = AMPP_FUNCTION(X1_dffs[593], X1_dffs[594]);

--B1_acq_trigger_in_reg[192] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[192] at LC_X33_Y2_N6
--operation mode is normal

B1_acq_trigger_in_reg[192] = AMPP_FUNCTION(clk_i, JB1_memory[31][0], VCC, GND);


--X1_dffs[595] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[595] at LC_X32_Y3_N6
--operation mode is normal

X1_dffs[595]_sload_eqn = X1_dffs[596];
X1_dffs[595] = DFFEA(X1_dffs[595]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[591] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[591] at LC_X32_Y2_N4
--operation mode is normal

X1_dffs[591]_sload_eqn = X1_dffs[592];
X1_dffs[591] = DFFEA(X1_dffs[591]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[590] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[590] at LC_X32_Y2_N2
--operation mode is normal

X1_dffs[590]_lut_out = X1_dffs[591];
X1_dffs[590] = DFFEA(X1_dffs[590]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W291L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_191_sm1|p_match_out~148 at LC_X32_Y4_N5
--operation mode is normal

W291L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[191], X1_dffs[590], X1_dffs[591]);

--W291_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_191_sm1|holdff at LC_X32_Y4_N5
--operation mode is normal

W291_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[191], VCC, GND);


--W291L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_191_sm1|p_match_out~104 at LC_X32_Y4_N3
--operation mode is normal

W291L2 = AMPP_FUNCTION(X1_dffs[590], X1_dffs[591]);

--B1_acq_trigger_in_reg[191] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[191] at LC_X32_Y4_N3
--operation mode is normal

B1_acq_trigger_in_reg[191] = AMPP_FUNCTION(clk_i, JB1_memory[30][7], VCC, GND);


--X1_dffs[592] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[592] at LC_X33_Y2_N4
--operation mode is normal

X1_dffs[592]_lut_out = X1_dffs[593];
X1_dffs[592] = DFFEA(X1_dffs[592]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[612] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[612] at LC_X33_Y12_N8
--operation mode is normal

X1_dffs[612]_sload_eqn = X1_dffs[613];
X1_dffs[612] = DFFEA(X1_dffs[612]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[611] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[611] at LC_X33_Y12_N5
--operation mode is normal

X1_dffs[611]_lut_out = X1_dffs[612];
X1_dffs[611] = DFFEA(X1_dffs[611]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W991L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_198_sm1|p_match_out~148 at LC_X33_Y14_N9
--operation mode is normal

W991L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[198], X1_dffs[611], X1_dffs[612]);

--W991_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_198_sm1|holdff at LC_X33_Y14_N9
--operation mode is normal

W991_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[198], VCC, GND);


--W991L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_198_sm1|p_match_out~104 at LC_X33_Y14_N4
--operation mode is normal

W991L2 = AMPP_FUNCTION(X1_dffs[611], X1_dffs[612]);

--B1_acq_trigger_in_reg[198] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[198] at LC_X33_Y14_N4
--operation mode is normal

B1_acq_trigger_in_reg[198] = AMPP_FUNCTION(clk_i, JB1_memory[31][6], VCC, GND);


--X1_dffs[613] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[613] at LC_X27_Y22_N8
--operation mode is normal

X1_dffs[613]_sload_eqn = X1_dffs[614];
X1_dffs[613] = DFFEA(X1_dffs[613]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[609] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[609] at LC_X33_Y12_N1
--operation mode is normal

X1_dffs[609]_sload_eqn = X1_dffs[610];
X1_dffs[609] = DFFEA(X1_dffs[609]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[608] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[608] at LC_X33_Y12_N6
--operation mode is normal

X1_dffs[608]_sload_eqn = X1_dffs[609];
X1_dffs[608] = DFFEA(X1_dffs[608]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W891L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_197_sm1|p_match_out~148 at LC_X33_Y11_N6
--operation mode is normal

W891L3 = AMPP_FUNCTION(X1_dffs[609], B1_acq_trigger_in_reg[197], X1_dffs[608]);

--W891_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_197_sm1|holdff at LC_X33_Y11_N6
--operation mode is normal

W891_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[197], VCC, GND);


--W891L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_197_sm1|p_match_out~104 at LC_X33_Y11_N5
--operation mode is normal

W891L2 = AMPP_FUNCTION(X1_dffs[608], X1_dffs[609]);

--B1_acq_trigger_in_reg[197] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[197] at LC_X33_Y11_N5
--operation mode is normal

B1_acq_trigger_in_reg[197] = AMPP_FUNCTION(clk_i, JB1_memory[31][5], VCC, GND);


--X1_dffs[610] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[610] at LC_X33_Y12_N3
--operation mode is normal

X1_dffs[610]_sload_eqn = X1_dffs[611];
X1_dffs[610] = DFFEA(X1_dffs[610]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[606] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[606] at LC_X33_Y12_N9
--operation mode is normal

X1_dffs[606]_lut_out = X1_dffs[607];
X1_dffs[606] = DFFEA(X1_dffs[606]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[605] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[605] at LC_X33_Y12_N2
--operation mode is normal

X1_dffs[605]_lut_out = X1_dffs[606];
X1_dffs[605] = DFFEA(X1_dffs[605]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W791L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_196_sm1|p_match_out~148 at LC_X33_Y13_N4
--operation mode is normal

W791L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[196], X1_dffs[606], X1_dffs[605]);

--W791_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_196_sm1|holdff at LC_X33_Y13_N4
--operation mode is normal

W791_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[196], VCC, GND);


--W791L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_196_sm1|p_match_out~104 at LC_X33_Y13_N5
--operation mode is normal

W791L2 = AMPP_FUNCTION(X1_dffs[606], X1_dffs[605]);

--B1_acq_trigger_in_reg[196] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[196] at LC_X33_Y13_N5
--operation mode is normal

B1_acq_trigger_in_reg[196] = AMPP_FUNCTION(clk_i, JB1_memory[31][4], VCC, GND);


--X1_dffs[607] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[607] at LC_X33_Y12_N4
--operation mode is normal

X1_dffs[607]_lut_out = X1_dffs[608];
X1_dffs[607] = DFFEA(X1_dffs[607]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[603] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[603] at LC_X31_Y6_N6
--operation mode is normal

X1_dffs[603]_sload_eqn = X1_dffs[604];
X1_dffs[603] = DFFEA(X1_dffs[603]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[602] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[602] at LC_X32_Y3_N1
--operation mode is normal

X1_dffs[602]_lut_out = X1_dffs[603];
X1_dffs[602] = DFFEA(X1_dffs[602]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W691L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_195_sm1|p_match_out~148 at LC_X32_Y6_N6
--operation mode is normal

W691L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[195], X1_dffs[602], X1_dffs[603]);

--W691_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_195_sm1|holdff at LC_X32_Y6_N6
--operation mode is normal

W691_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[195], VCC, GND);


--W691L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_195_sm1|p_match_out~104 at LC_X32_Y6_N2
--operation mode is normal

W691L2 = AMPP_FUNCTION(X1_dffs[603], X1_dffs[602]);

--B1_acq_trigger_in_reg[195] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[195] at LC_X32_Y6_N2
--operation mode is normal

B1_acq_trigger_in_reg[195] = AMPP_FUNCTION(clk_i, JB1_memory[31][3], VCC, GND);


--X1_dffs[604] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[604] at LC_X33_Y11_N8
--operation mode is normal

X1_dffs[604]_sload_eqn = X1_dffs[605];
X1_dffs[604] = DFFEA(X1_dffs[604]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[624] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[624] at LC_X27_Y24_N4
--operation mode is normal

X1_dffs[624]_sload_eqn = X1_dffs[625];
X1_dffs[624] = DFFEA(X1_dffs[624]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[623] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[623] at LC_X27_Y24_N5
--operation mode is normal

X1_dffs[623]_lut_out = X1_dffs[624];
X1_dffs[623] = DFFEA(X1_dffs[623]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W302L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_202_sm1|p_match_out~148 at LC_X27_Y23_N3
--operation mode is normal

W302L3 = AMPP_FUNCTION(X1_dffs[624], B1_acq_trigger_in_reg[202], X1_dffs[623]);

--W302_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_202_sm1|holdff at LC_X27_Y23_N3
--operation mode is normal

W302_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[202], VCC, GND);


--W302L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_202_sm1|p_match_out~104 at LC_X27_Y23_N2
--operation mode is normal

W302L2 = AMPP_FUNCTION(X1_dffs[623], X1_dffs[624]);

--B1_acq_trigger_in_reg[202] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[202] at LC_X27_Y23_N2
--operation mode is normal

B1_acq_trigger_in_reg[202] = AMPP_FUNCTION(clk_i, JB1_memory[3][2], VCC, GND);


--X1_dffs[625] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[625] at LC_X22_Y23_N0
--operation mode is normal

X1_dffs[625]_lut_out = X1_dffs[626];
X1_dffs[625] = DFFEA(X1_dffs[625]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[621] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[621] at LC_X27_Y24_N9
--operation mode is normal

X1_dffs[621]_lut_out = X1_dffs[622];
X1_dffs[621] = DFFEA(X1_dffs[621]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[620] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[620] at LC_X27_Y24_N8
--operation mode is normal

X1_dffs[620]_lut_out = X1_dffs[621];
X1_dffs[620] = DFFEA(X1_dffs[620]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W202L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_201_sm1|p_match_out~148 at LC_X27_Y22_N2
--operation mode is normal

W202L3 = AMPP_FUNCTION(X1_dffs[620], B1_acq_trigger_in_reg[201], X1_dffs[621]);

--W202_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_201_sm1|holdff at LC_X27_Y22_N2
--operation mode is normal

W202_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[201], VCC, GND);


--W202L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_201_sm1|p_match_out~104 at LC_X27_Y23_N0
--operation mode is normal

W202L2 = AMPP_FUNCTION(X1_dffs[620], X1_dffs[621]);

--B1_acq_trigger_in_reg[201] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[201] at LC_X27_Y23_N0
--operation mode is normal

B1_acq_trigger_in_reg[201] = AMPP_FUNCTION(clk_i, JB1_memory[3][1], VCC, GND);


--X1_dffs[622] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[622] at LC_X27_Y24_N2
--operation mode is normal

X1_dffs[622]_sload_eqn = X1_dffs[623];
X1_dffs[622] = DFFEA(X1_dffs[622]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[618] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[618] at LC_X27_Y22_N1
--operation mode is normal

X1_dffs[618]_lut_out = X1_dffs[619];
X1_dffs[618] = DFFEA(X1_dffs[618]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[617] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[617] at LC_X27_Y22_N3
--operation mode is normal

X1_dffs[617]_sload_eqn = X1_dffs[618];
X1_dffs[617] = DFFEA(X1_dffs[617]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W102L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_200_sm1|p_match_out~148 at LC_X27_Y23_N4
--operation mode is normal

W102L3 = AMPP_FUNCTION(X1_dffs[618], B1_acq_trigger_in_reg[200], X1_dffs[617]);

--W102_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_200_sm1|holdff at LC_X27_Y23_N4
--operation mode is normal

W102_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[200], VCC, GND);


--W102L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_200_sm1|p_match_out~104 at LC_X27_Y23_N6
--operation mode is normal

W102L2 = AMPP_FUNCTION(X1_dffs[617], X1_dffs[618]);

--B1_acq_trigger_in_reg[200] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[200] at LC_X27_Y23_N6
--operation mode is normal

B1_acq_trigger_in_reg[200] = AMPP_FUNCTION(clk_i, JB1_memory[3][0], VCC, GND);


--X1_dffs[619] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[619] at LC_X27_Y22_N4
--operation mode is normal

X1_dffs[619]_sload_eqn = X1_dffs[620];
X1_dffs[619] = DFFEA(X1_dffs[619]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[615] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[615] at LC_X27_Y22_N0
--operation mode is normal

X1_dffs[615]_sload_eqn = X1_dffs[616];
X1_dffs[615] = DFFEA(X1_dffs[615]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[614] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[614] at LC_X27_Y22_N5
--operation mode is normal

X1_dffs[614]_lut_out = X1_dffs[615];
X1_dffs[614] = DFFEA(X1_dffs[614]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W002L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_199_sm1|p_match_out~148 at LC_X27_Y22_N6
--operation mode is normal

W002L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[199], X1_dffs[614], X1_dffs[615]);

--W002_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_199_sm1|holdff at LC_X27_Y22_N6
--operation mode is normal

W002_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[199], VCC, GND);


--W002L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_199_sm1|p_match_out~104 at LC_X27_Y22_N7
--operation mode is normal

W002L2 = AMPP_FUNCTION(X1_dffs[614], X1_dffs[615]);

--B1_acq_trigger_in_reg[199] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[199] at LC_X27_Y22_N7
--operation mode is normal

B1_acq_trigger_in_reg[199] = AMPP_FUNCTION(clk_i, JB1_memory[31][7], VCC, GND);


--X1_dffs[616] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[616] at LC_X28_Y22_N4
--operation mode is normal

X1_dffs[616]_sload_eqn = X1_dffs[617];
X1_dffs[616] = DFFEA(X1_dffs[616]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[636] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[636] at LC_X21_Y24_N6
--operation mode is normal

X1_dffs[636]_lut_out = X1_dffs[637];
X1_dffs[636] = DFFEA(X1_dffs[636]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[635] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[635] at LC_X21_Y24_N4
--operation mode is normal

X1_dffs[635]_lut_out = X1_dffs[636];
X1_dffs[635] = DFFEA(X1_dffs[635]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W702L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_206_sm1|p_match_out~148 at LC_X21_Y23_N3
--operation mode is normal

W702L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[206], X1_dffs[635], X1_dffs[636]);

--W702_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_206_sm1|holdff at LC_X21_Y23_N3
--operation mode is normal

W702_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[206], VCC, GND);


--W702L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_206_sm1|p_match_out~104 at LC_X21_Y23_N7
--operation mode is normal

W702L2 = AMPP_FUNCTION(X1_dffs[635], X1_dffs[636]);

--B1_acq_trigger_in_reg[206] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[206] at LC_X21_Y23_N7
--operation mode is normal

B1_acq_trigger_in_reg[206] = AMPP_FUNCTION(clk_i, JB1_memory[3][6], VCC, GND);


--X1_dffs[637] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[637] at LC_X27_Y27_N1
--operation mode is normal

X1_dffs[637]_lut_out = X1_dffs[638];
X1_dffs[637] = DFFEA(X1_dffs[637]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[633] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[633] at LC_X21_Y24_N8
--operation mode is normal

X1_dffs[633]_lut_out = X1_dffs[634];
X1_dffs[633] = DFFEA(X1_dffs[633]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[632] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[632] at LC_X21_Y24_N5
--operation mode is normal

X1_dffs[632]_lut_out = X1_dffs[633];
X1_dffs[632] = DFFEA(X1_dffs[632]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W602L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_205_sm1|p_match_out~148 at LC_X21_Y23_N9
--operation mode is normal

W602L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[205], X1_dffs[632], X1_dffs[633]);

--W602_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_205_sm1|holdff at LC_X21_Y23_N9
--operation mode is normal

W602_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[205], VCC, GND);


--W602L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_205_sm1|p_match_out~104 at LC_X21_Y23_N5
--operation mode is normal

W602L2 = AMPP_FUNCTION(X1_dffs[632], X1_dffs[633]);

--B1_acq_trigger_in_reg[205] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[205] at LC_X21_Y23_N5
--operation mode is normal

B1_acq_trigger_in_reg[205] = AMPP_FUNCTION(clk_i, JB1_memory[3][5], VCC, GND);


--X1_dffs[634] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[634] at LC_X21_Y24_N2
--operation mode is normal

X1_dffs[634]_lut_out = X1_dffs[635];
X1_dffs[634] = DFFEA(X1_dffs[634]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[630] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[630] at LC_X22_Y24_N2
--operation mode is normal

X1_dffs[630]_sload_eqn = X1_dffs[631];
X1_dffs[630] = DFFEA(X1_dffs[630]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[629] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[629] at LC_X22_Y23_N7
--operation mode is normal

X1_dffs[629]_sload_eqn = X1_dffs[630];
X1_dffs[629] = DFFEA(X1_dffs[629]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W502L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_204_sm1|p_match_out~148 at LC_X22_Y23_N1
--operation mode is normal

W502L3 = AMPP_FUNCTION(X1_dffs[629], X1_dffs[630], B1_acq_trigger_in_reg[204]);

--W502_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_204_sm1|holdff at LC_X22_Y23_N1
--operation mode is normal

W502_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[204], VCC, GND);


--W502L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_204_sm1|p_match_out~104 at LC_X22_Y23_N8
--operation mode is normal

W502L2 = AMPP_FUNCTION(X1_dffs[629], X1_dffs[630]);

--B1_acq_trigger_in_reg[204] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[204] at LC_X22_Y23_N8
--operation mode is normal

B1_acq_trigger_in_reg[204] = AMPP_FUNCTION(clk_i, JB1_memory[3][4], VCC, GND);


--X1_dffs[631] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[631] at LC_X21_Y24_N9
--operation mode is normal

X1_dffs[631]_sload_eqn = X1_dffs[632];
X1_dffs[631] = DFFEA(X1_dffs[631]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[627] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[627] at LC_X22_Y23_N2
--operation mode is normal

X1_dffs[627]_sload_eqn = X1_dffs[628];
X1_dffs[627] = DFFEA(X1_dffs[627]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[626] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[626] at LC_X22_Y23_N4
--operation mode is normal

X1_dffs[626]_lut_out = X1_dffs[627];
X1_dffs[626] = DFFEA(X1_dffs[626]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W402L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_203_sm1|p_match_out~148 at LC_X22_Y23_N6
--operation mode is normal

W402L3 = AMPP_FUNCTION(X1_dffs[626], B1_acq_trigger_in_reg[203], X1_dffs[627]);

--W402_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_203_sm1|holdff at LC_X22_Y23_N6
--operation mode is normal

W402_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[203], VCC, GND);


--W402L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_203_sm1|p_match_out~104 at LC_X22_Y23_N5
--operation mode is normal

W402L2 = AMPP_FUNCTION(X1_dffs[626], X1_dffs[627]);

--B1_acq_trigger_in_reg[203] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[203] at LC_X22_Y23_N5
--operation mode is normal

B1_acq_trigger_in_reg[203] = AMPP_FUNCTION(clk_i, JB1_memory[3][3], VCC, GND);


--X1_dffs[628] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[628] at LC_X22_Y23_N3
--operation mode is normal

X1_dffs[628]_sload_eqn = X1_dffs[629];
X1_dffs[628] = DFFEA(X1_dffs[628]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[648] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[648] at LC_X27_Y29_N6
--operation mode is normal

X1_dffs[648]_sload_eqn = X1_dffs[649];
X1_dffs[648] = DFFEA(X1_dffs[648]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[647] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[647] at LC_X27_Y29_N2
--operation mode is normal

X1_dffs[647]_lut_out = X1_dffs[648];
X1_dffs[647] = DFFEA(X1_dffs[647]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W112L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_210_sm1|p_match_out~148 at LC_X27_Y28_N0
--operation mode is normal

W112L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[210], X1_dffs[648], X1_dffs[647]);

--W112_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_210_sm1|holdff at LC_X27_Y28_N0
--operation mode is normal

W112_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[210], VCC, GND);


--W112L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_210_sm1|p_match_out~104 at LC_X27_Y28_N7
--operation mode is normal

W112L2 = AMPP_FUNCTION(X1_dffs[648], X1_dffs[647]);

--B1_acq_trigger_in_reg[210] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210] at LC_X27_Y28_N7
--operation mode is normal

B1_acq_trigger_in_reg[210] = AMPP_FUNCTION(clk_i, JB1_memory[4][2], VCC, GND);


--X1_dffs[649] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[649] at LC_X25_Y24_N8
--operation mode is normal

X1_dffs[649]_sload_eqn = X1_dffs[650];
X1_dffs[649] = DFFEA(X1_dffs[649]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[645] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[645] at LC_X27_Y29_N5
--operation mode is normal

X1_dffs[645]_lut_out = X1_dffs[646];
X1_dffs[645] = DFFEA(X1_dffs[645]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[644] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[644] at LC_X27_Y29_N8
--operation mode is normal

X1_dffs[644]_sload_eqn = X1_dffs[645];
X1_dffs[644] = DFFEA(X1_dffs[644]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W012L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_209_sm1|p_match_out~148 at LC_X27_Y28_N6
--operation mode is normal

W012L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[209], X1_dffs[645], X1_dffs[644]);

--W012_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_209_sm1|holdff at LC_X27_Y28_N6
--operation mode is normal

W012_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[209], VCC, GND);


--W012L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_209_sm1|p_match_out~104 at LC_X27_Y28_N3
--operation mode is normal

W012L2 = AMPP_FUNCTION(X1_dffs[644], X1_dffs[645]);

--B1_acq_trigger_in_reg[209] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[209] at LC_X27_Y28_N3
--operation mode is normal

B1_acq_trigger_in_reg[209] = AMPP_FUNCTION(clk_i, JB1_memory[4][1], VCC, GND);


--X1_dffs[646] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[646] at LC_X27_Y29_N4
--operation mode is normal

X1_dffs[646]_lut_out = X1_dffs[647];
X1_dffs[646] = DFFEA(X1_dffs[646]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[642] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[642] at LC_X27_Y27_N0
--operation mode is normal

X1_dffs[642]_sload_eqn = X1_dffs[643];
X1_dffs[642] = DFFEA(X1_dffs[642]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[641] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[641] at LC_X27_Y27_N2
--operation mode is normal

X1_dffs[641]_lut_out = X1_dffs[642];
X1_dffs[641] = DFFEA(X1_dffs[641]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W902L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_208_sm1|p_match_out~148 at LC_X27_Y28_N9
--operation mode is normal

W902L3 = AMPP_FUNCTION(X1_dffs[641], B1_acq_trigger_in_reg[208], X1_dffs[642]);

--W902_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_208_sm1|holdff at LC_X27_Y28_N9
--operation mode is normal

W902_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[208], VCC, GND);


--W902L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_208_sm1|p_match_out~104 at LC_X27_Y27_N4
--operation mode is normal

W902L2 = AMPP_FUNCTION(X1_dffs[641], X1_dffs[642]);

--B1_acq_trigger_in_reg[208] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[208] at LC_X27_Y27_N4
--operation mode is normal

B1_acq_trigger_in_reg[208] = AMPP_FUNCTION(clk_i, JB1_memory[4][0], VCC, GND);


--X1_dffs[643] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[643] at LC_X27_Y27_N3
--operation mode is normal

X1_dffs[643]_sload_eqn = X1_dffs[644];
X1_dffs[643] = DFFEA(X1_dffs[643]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[639] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[639] at LC_X27_Y27_N9
--operation mode is normal

X1_dffs[639]_sload_eqn = X1_dffs[640];
X1_dffs[639] = DFFEA(X1_dffs[639]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[638] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[638] at LC_X27_Y27_N6
--operation mode is normal

X1_dffs[638]_lut_out = X1_dffs[639];
X1_dffs[638] = DFFEA(X1_dffs[638]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W802L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_207_sm1|p_match_out~148 at LC_X27_Y27_N5
--operation mode is normal

W802L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[207], X1_dffs[638], X1_dffs[639]);

--W802_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_207_sm1|holdff at LC_X27_Y27_N5
--operation mode is normal

W802_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[207], VCC, GND);


--W802L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_207_sm1|p_match_out~104 at LC_X27_Y27_N8
--operation mode is normal

W802L2 = AMPP_FUNCTION(X1_dffs[638], X1_dffs[639]);

--B1_acq_trigger_in_reg[207] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[207] at LC_X27_Y27_N8
--operation mode is normal

B1_acq_trigger_in_reg[207] = AMPP_FUNCTION(clk_i, JB1_memory[3][7], VCC, GND);


--X1_dffs[640] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[640] at LC_X27_Y27_N7
--operation mode is normal

X1_dffs[640]_lut_out = X1_dffs[641];
X1_dffs[640] = DFFEA(X1_dffs[640]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[660] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[660] at LC_X23_Y24_N5
--operation mode is normal

X1_dffs[660]_sload_eqn = X1_dffs[661];
X1_dffs[660] = DFFEA(X1_dffs[660]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[659] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[659] at LC_X23_Y24_N6
--operation mode is normal

X1_dffs[659]_sload_eqn = X1_dffs[660];
X1_dffs[659] = DFFEA(X1_dffs[659]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W512L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_214_sm1|p_match_out~148 at LC_X24_Y24_N8
--operation mode is normal

W512L3 = AMPP_FUNCTION(X1_dffs[660], B1_acq_trigger_in_reg[214], X1_dffs[659]);

--W512_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_214_sm1|holdff at LC_X24_Y24_N8
--operation mode is normal

W512_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[214], VCC, GND);


--W512L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_214_sm1|p_match_out~104 at LC_X24_Y24_N1
--operation mode is normal

W512L2 = AMPP_FUNCTION(X1_dffs[659], X1_dffs[660]);

--B1_acq_trigger_in_reg[214] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[214] at LC_X24_Y24_N1
--operation mode is normal

B1_acq_trigger_in_reg[214] = AMPP_FUNCTION(clk_i, JB1_memory[4][6], VCC, GND);


--X1_dffs[661] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[661] at LC_X31_Y24_N2
--operation mode is normal

X1_dffs[661]_lut_out = X1_dffs[662];
X1_dffs[661] = DFFEA(X1_dffs[661]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[657] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[657] at LC_X23_Y24_N0
--operation mode is normal

X1_dffs[657]_lut_out = X1_dffs[658];
X1_dffs[657] = DFFEA(X1_dffs[657]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[656] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[656] at LC_X23_Y24_N4
--operation mode is normal

X1_dffs[656]_lut_out = X1_dffs[657];
X1_dffs[656] = DFFEA(X1_dffs[656]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W412L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_213_sm1|p_match_out~148 at LC_X24_Y24_N4
--operation mode is normal

W412L3 = AMPP_FUNCTION(X1_dffs[657], B1_acq_trigger_in_reg[213], X1_dffs[656]);

--W412_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_213_sm1|holdff at LC_X24_Y24_N4
--operation mode is normal

W412_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[213], VCC, GND);


--W412L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_213_sm1|p_match_out~104 at LC_X24_Y24_N7
--operation mode is normal

W412L2 = AMPP_FUNCTION(X1_dffs[656], X1_dffs[657]);

--B1_acq_trigger_in_reg[213] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[213] at LC_X24_Y24_N7
--operation mode is normal

B1_acq_trigger_in_reg[213] = AMPP_FUNCTION(clk_i, JB1_memory[4][5], VCC, GND);


--X1_dffs[658] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[658] at LC_X23_Y24_N8
--operation mode is normal

X1_dffs[658]_lut_out = X1_dffs[659];
X1_dffs[658] = DFFEA(X1_dffs[658]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[654] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[654] at LC_X25_Y24_N4
--operation mode is normal

X1_dffs[654]_sload_eqn = X1_dffs[655];
X1_dffs[654] = DFFEA(X1_dffs[654]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[653] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[653] at LC_X25_Y24_N0
--operation mode is normal

X1_dffs[653]_lut_out = X1_dffs[654];
X1_dffs[653] = DFFEA(X1_dffs[653]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W312L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_212_sm1|p_match_out~148 at LC_X25_Y24_N1
--operation mode is normal

W312L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[212], X1_dffs[653], X1_dffs[654]);

--W312_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_212_sm1|holdff at LC_X25_Y24_N1
--operation mode is normal

W312_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[212], VCC, GND);


--W312L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_212_sm1|p_match_out~104 at LC_X25_Y24_N6
--operation mode is normal

W312L2 = AMPP_FUNCTION(X1_dffs[653], X1_dffs[654]);

--B1_acq_trigger_in_reg[212] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212] at LC_X25_Y24_N6
--operation mode is normal

B1_acq_trigger_in_reg[212] = AMPP_FUNCTION(clk_i, JB1_memory[4][4], VCC, GND);


--X1_dffs[655] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[655] at LC_X23_Y24_N3
--operation mode is normal

X1_dffs[655]_lut_out = X1_dffs[656];
X1_dffs[655] = DFFEA(X1_dffs[655]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[651] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[651] at LC_X25_Y24_N9
--operation mode is normal

X1_dffs[651]_sload_eqn = X1_dffs[652];
X1_dffs[651] = DFFEA(X1_dffs[651]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[650] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[650] at LC_X25_Y24_N5
--operation mode is normal

X1_dffs[650]_lut_out = X1_dffs[651];
X1_dffs[650] = DFFEA(X1_dffs[650]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W212L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_211_sm1|p_match_out~148 at LC_X24_Y24_N5
--operation mode is normal

W212L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[211], X1_dffs[651], X1_dffs[650]);

--W212_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_211_sm1|holdff at LC_X24_Y24_N5
--operation mode is normal

W212_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[211], VCC, GND);


--W212L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_211_sm1|p_match_out~104 at LC_X25_Y24_N3
--operation mode is normal

W212L2 = AMPP_FUNCTION(X1_dffs[650], X1_dffs[651]);

--B1_acq_trigger_in_reg[211] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[211] at LC_X25_Y24_N3
--operation mode is normal

B1_acq_trigger_in_reg[211] = AMPP_FUNCTION(clk_i, JB1_memory[4][3], VCC, GND);


--X1_dffs[652] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[652] at LC_X25_Y24_N7
--operation mode is normal

X1_dffs[652]_lut_out = X1_dffs[653];
X1_dffs[652] = DFFEA(X1_dffs[652]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[672] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[672] at LC_X33_Y23_N6
--operation mode is normal

X1_dffs[672]_sload_eqn = X1_dffs[673];
X1_dffs[672] = DFFEA(X1_dffs[672]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[671] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[671] at LC_X33_Y23_N9
--operation mode is normal

X1_dffs[671]_lut_out = X1_dffs[672];
X1_dffs[671] = DFFEA(X1_dffs[671]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W912L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_218_sm1|p_match_out~148 at LC_X31_Y23_N5
--operation mode is normal

W912L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[218], X1_dffs[671], X1_dffs[672]);

--W912_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_218_sm1|holdff at LC_X31_Y23_N5
--operation mode is normal

W912_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[218], VCC, GND);


--W912L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_218_sm1|p_match_out~104 at LC_X31_Y23_N0
--operation mode is normal

W912L2 = AMPP_FUNCTION(X1_dffs[671], X1_dffs[672]);

--B1_acq_trigger_in_reg[218] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[218] at LC_X31_Y23_N0
--operation mode is normal

B1_acq_trigger_in_reg[218] = AMPP_FUNCTION(clk_i, JB1_memory[5][2], VCC, GND);


--X1_dffs[673] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[673] at LC_X29_Y23_N5
--operation mode is normal

X1_dffs[673]_lut_out = X1_dffs[674];
X1_dffs[673] = DFFEA(X1_dffs[673]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[669] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[669] at LC_X33_Y23_N5
--operation mode is normal

X1_dffs[669]_lut_out = X1_dffs[670];
X1_dffs[669] = DFFEA(X1_dffs[669]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[668] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[668] at LC_X33_Y23_N4
--operation mode is normal

X1_dffs[668]_sload_eqn = X1_dffs[669];
X1_dffs[668] = DFFEA(X1_dffs[668]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W812L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_217_sm1|p_match_out~148 at LC_X31_Y23_N2
--operation mode is normal

W812L3 = AMPP_FUNCTION(X1_dffs[669], X1_dffs[668], B1_acq_trigger_in_reg[217]);

--W812_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_217_sm1|holdff at LC_X31_Y23_N2
--operation mode is normal

W812_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[217], VCC, GND);


--W812L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_217_sm1|p_match_out~104 at LC_X31_Y23_N8
--operation mode is normal

W812L2 = AMPP_FUNCTION(X1_dffs[668], X1_dffs[669]);

--B1_acq_trigger_in_reg[217] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[217] at LC_X31_Y23_N8
--operation mode is normal

B1_acq_trigger_in_reg[217] = AMPP_FUNCTION(clk_i, JB1_memory[5][1], VCC, GND);


--X1_dffs[670] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[670] at LC_X33_Y23_N2
--operation mode is normal

X1_dffs[670]_lut_out = X1_dffs[671];
X1_dffs[670] = DFFEA(X1_dffs[670]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[666] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[666] at LC_X31_Y24_N4
--operation mode is normal

X1_dffs[666]_sload_eqn = X1_dffs[667];
X1_dffs[666] = DFFEA(X1_dffs[666]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[665] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[665] at LC_X31_Y24_N5
--operation mode is normal

X1_dffs[665]_lut_out = X1_dffs[666];
X1_dffs[665] = DFFEA(X1_dffs[665]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W712L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_216_sm1|p_match_out~148 at LC_X31_Y24_N7
--operation mode is normal

W712L3 = AMPP_FUNCTION(X1_dffs[666], X1_dffs[665], B1_acq_trigger_in_reg[216]);

--W712_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_216_sm1|holdff at LC_X31_Y24_N7
--operation mode is normal

W712_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[216], VCC, GND);


--W712L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_216_sm1|p_match_out~104 at LC_X31_Y23_N7
--operation mode is normal

W712L2 = AMPP_FUNCTION(X1_dffs[665], X1_dffs[666]);

--B1_acq_trigger_in_reg[216] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[216] at LC_X31_Y23_N7
--operation mode is normal

B1_acq_trigger_in_reg[216] = AMPP_FUNCTION(clk_i, JB1_memory[5][0], VCC, GND);


--X1_dffs[667] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[667] at LC_X31_Y24_N3
--operation mode is normal

X1_dffs[667]_sload_eqn = X1_dffs[668];
X1_dffs[667] = DFFEA(X1_dffs[667]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[663] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[663] at LC_X31_Y24_N9
--operation mode is normal

X1_dffs[663]_lut_out = X1_dffs[664];
X1_dffs[663] = DFFEA(X1_dffs[663]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[662] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[662] at LC_X31_Y24_N6
--operation mode is normal

X1_dffs[662]_lut_out = X1_dffs[663];
X1_dffs[662] = DFFEA(X1_dffs[662]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W612L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_215_sm1|p_match_out~148 at LC_X31_Y24_N1
--operation mode is normal

W612L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[215], X1_dffs[662], X1_dffs[663]);

--W612_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_215_sm1|holdff at LC_X31_Y24_N1
--operation mode is normal

W612_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[215], VCC, GND);


--W612L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_215_sm1|p_match_out~104 at LC_X31_Y24_N8
--operation mode is normal

W612L2 = AMPP_FUNCTION(X1_dffs[662], X1_dffs[663]);

--B1_acq_trigger_in_reg[215] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[215] at LC_X31_Y24_N8
--operation mode is normal

B1_acq_trigger_in_reg[215] = AMPP_FUNCTION(clk_i, JB1_memory[4][7], VCC, GND);


--X1_dffs[664] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[664] at LC_X31_Y24_N0
--operation mode is normal

X1_dffs[664]_sload_eqn = X1_dffs[665];
X1_dffs[664] = DFFEA(X1_dffs[664]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[684] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[684] at LC_X30_Y25_N6
--operation mode is normal

X1_dffs[684]_sload_eqn = X1_dffs[685];
X1_dffs[684] = DFFEA(X1_dffs[684]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[683] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[683] at LC_X30_Y25_N8
--operation mode is normal

X1_dffs[683]_lut_out = X1_dffs[684];
X1_dffs[683] = DFFEA(X1_dffs[683]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W322L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_222_sm1|p_match_out~148 at LC_X30_Y24_N8
--operation mode is normal

W322L3 = AMPP_FUNCTION(X1_dffs[683], X1_dffs[684], B1_acq_trigger_in_reg[222]);

--W322_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_222_sm1|holdff at LC_X30_Y24_N8
--operation mode is normal

W322_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[222], VCC, GND);


--W322L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_222_sm1|p_match_out~104 at LC_X30_Y24_N0
--operation mode is normal

W322L2 = AMPP_FUNCTION(X1_dffs[683], X1_dffs[684]);

--B1_acq_trigger_in_reg[222] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[222] at LC_X30_Y24_N0
--operation mode is normal

B1_acq_trigger_in_reg[222] = AMPP_FUNCTION(clk_i, JB1_memory[5][6], VCC, GND);


--X1_dffs[685] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[685] at LC_X32_Y24_N2
--operation mode is normal

X1_dffs[685]_sload_eqn = X1_dffs[686];
X1_dffs[685] = DFFEA(X1_dffs[685]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[681] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[681] at LC_X30_Y25_N5
--operation mode is normal

X1_dffs[681]_lut_out = X1_dffs[682];
X1_dffs[681] = DFFEA(X1_dffs[681]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[680] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[680] at LC_X30_Y25_N7
--operation mode is normal

X1_dffs[680]_sload_eqn = X1_dffs[681];
X1_dffs[680] = DFFEA(X1_dffs[680]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W222L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_221_sm1|p_match_out~148 at LC_X30_Y24_N1
--operation mode is normal

W222L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[221], X1_dffs[681], X1_dffs[680]);

--W222_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_221_sm1|holdff at LC_X30_Y24_N1
--operation mode is normal

W222_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[221], VCC, GND);


--W222L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_221_sm1|p_match_out~104 at LC_X30_Y24_N2
--operation mode is normal

W222L2 = AMPP_FUNCTION(X1_dffs[680], X1_dffs[681]);

--B1_acq_trigger_in_reg[221] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[221] at LC_X30_Y24_N2
--operation mode is normal

B1_acq_trigger_in_reg[221] = AMPP_FUNCTION(clk_i, JB1_memory[5][5], VCC, GND);


--X1_dffs[682] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[682] at LC_X30_Y25_N4
--operation mode is normal

X1_dffs[682]_lut_out = X1_dffs[683];
X1_dffs[682] = DFFEA(X1_dffs[682]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[678] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[678] at LC_X29_Y23_N2
--operation mode is normal

X1_dffs[678]_sload_eqn = X1_dffs[679];
X1_dffs[678] = DFFEA(X1_dffs[678]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[677] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[677] at LC_X29_Y23_N9
--operation mode is normal

X1_dffs[677]_lut_out = X1_dffs[678];
X1_dffs[677] = DFFEA(X1_dffs[677]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W122L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_220_sm1|p_match_out~148 at LC_X29_Y23_N8
--operation mode is normal

W122L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[220], X1_dffs[677], X1_dffs[678]);

--W122_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_220_sm1|holdff at LC_X29_Y23_N8
--operation mode is normal

W122_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[220], VCC, GND);


--W122L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_220_sm1|p_match_out~104 at LC_X30_Y24_N6
--operation mode is normal

W122L2 = AMPP_FUNCTION(X1_dffs[677], X1_dffs[678]);

--B1_acq_trigger_in_reg[220] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[220] at LC_X30_Y24_N6
--operation mode is normal

B1_acq_trigger_in_reg[220] = AMPP_FUNCTION(clk_i, JB1_memory[5][4], VCC, GND);


--X1_dffs[679] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[679] at LC_X29_Y23_N3
--operation mode is normal

X1_dffs[679]_sload_eqn = X1_dffs[680];
X1_dffs[679] = DFFEA(X1_dffs[679]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[675] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[675] at LC_X29_Y23_N4
--operation mode is normal

X1_dffs[675]_lut_out = X1_dffs[676];
X1_dffs[675] = DFFEA(X1_dffs[675]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[674] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[674] at LC_X29_Y23_N6
--operation mode is normal

X1_dffs[674]_lut_out = X1_dffs[675];
X1_dffs[674] = DFFEA(X1_dffs[674]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W022L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_219_sm1|p_match_out~148 at LC_X29_Y23_N1
--operation mode is normal

W022L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[219], X1_dffs[674], X1_dffs[675]);

--W022_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_219_sm1|holdff at LC_X29_Y23_N1
--operation mode is normal

W022_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[219], VCC, GND);


--W022L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_219_sm1|p_match_out~104 at LC_X29_Y23_N7
--operation mode is normal

W022L2 = AMPP_FUNCTION(X1_dffs[674], X1_dffs[675]);

--B1_acq_trigger_in_reg[219] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[219] at LC_X29_Y23_N7
--operation mode is normal

B1_acq_trigger_in_reg[219] = AMPP_FUNCTION(clk_i, JB1_memory[5][3], VCC, GND);


--X1_dffs[676] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[676] at LC_X30_Y25_N2
--operation mode is normal

X1_dffs[676]_sload_eqn = X1_dffs[677];
X1_dffs[676] = DFFEA(X1_dffs[676]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[696] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[696] at LC_X32_Y25_N2
--operation mode is normal

X1_dffs[696]_sload_eqn = X1_dffs[697];
X1_dffs[696] = DFFEA(X1_dffs[696]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[695] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[695] at LC_X33_Y23_N8
--operation mode is normal

X1_dffs[695]_lut_out = X1_dffs[696];
X1_dffs[695] = DFFEA(X1_dffs[695]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W722L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_226_sm1|p_match_out~148 at LC_X32_Y23_N5
--operation mode is normal

W722L3 = AMPP_FUNCTION(X1_dffs[696], X1_dffs[695], B1_acq_trigger_in_reg[226]);

--W722_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_226_sm1|holdff at LC_X32_Y23_N5
--operation mode is normal

W722_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[226], VCC, GND);


--W722L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_226_sm1|p_match_out~104 at LC_X32_Y23_N2
--operation mode is normal

W722L2 = AMPP_FUNCTION(X1_dffs[696], X1_dffs[695]);

--B1_acq_trigger_in_reg[226] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[226] at LC_X32_Y23_N2
--operation mode is normal

B1_acq_trigger_in_reg[226] = AMPP_FUNCTION(clk_i, JB1_memory[6][2], VCC, GND);


--X1_dffs[697] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[697] at LC_X29_Y25_N8
--operation mode is normal

X1_dffs[697]_lut_out = X1_dffs[698];
X1_dffs[697] = DFFEA(X1_dffs[697]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[693] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[693] at LC_X32_Y25_N1
--operation mode is normal

X1_dffs[693]_sload_eqn = X1_dffs[694];
X1_dffs[693] = DFFEA(X1_dffs[693]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[692] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[692] at LC_X32_Y25_N6
--operation mode is normal

X1_dffs[692]_sload_eqn = X1_dffs[693];
X1_dffs[692] = DFFEA(X1_dffs[692]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W622L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_225_sm1|p_match_out~148 at LC_X32_Y23_N1
--operation mode is normal

W622L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[225], X1_dffs[692], X1_dffs[693]);

--W622_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_225_sm1|holdff at LC_X32_Y23_N1
--operation mode is normal

W622_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[225], VCC, GND);


--W622L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_225_sm1|p_match_out~104 at LC_X32_Y23_N6
--operation mode is normal

W622L2 = AMPP_FUNCTION(X1_dffs[692], X1_dffs[693]);

--B1_acq_trigger_in_reg[225] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[225] at LC_X32_Y23_N6
--operation mode is normal

B1_acq_trigger_in_reg[225] = AMPP_FUNCTION(clk_i, JB1_memory[6][1], VCC, GND);


--X1_dffs[694] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[694] at LC_X32_Y25_N3
--operation mode is normal

X1_dffs[694]_sload_eqn = X1_dffs[695];
X1_dffs[694] = DFFEA(X1_dffs[694]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[690] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[690] at LC_X32_Y24_N0
--operation mode is normal

X1_dffs[690]_sload_eqn = X1_dffs[691];
X1_dffs[690] = DFFEA(X1_dffs[690]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[689] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[689] at LC_X32_Y24_N9
--operation mode is normal

X1_dffs[689]_lut_out = X1_dffs[690];
X1_dffs[689] = DFFEA(X1_dffs[689]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W522L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_224_sm1|p_match_out~148 at LC_X32_Y24_N1
--operation mode is normal

W522L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[224], X1_dffs[689], X1_dffs[690]);

--W522_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_224_sm1|holdff at LC_X32_Y24_N1
--operation mode is normal

W522_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[224], VCC, GND);


--W522L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_224_sm1|p_match_out~104 at LC_X32_Y23_N8
--operation mode is normal

W522L2 = AMPP_FUNCTION(X1_dffs[690], X1_dffs[689]);

--B1_acq_trigger_in_reg[224] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[224] at LC_X32_Y23_N8
--operation mode is normal

B1_acq_trigger_in_reg[224] = AMPP_FUNCTION(clk_i, JB1_memory[6][0], VCC, GND);


--X1_dffs[691] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[691] at LC_X32_Y24_N3
--operation mode is normal

X1_dffs[691]_sload_eqn = X1_dffs[692];
X1_dffs[691] = DFFEA(X1_dffs[691]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[687] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[687] at LC_X32_Y24_N6
--operation mode is normal

X1_dffs[687]_sload_eqn = X1_dffs[688];
X1_dffs[687] = DFFEA(X1_dffs[687]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[686] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[686] at LC_X32_Y24_N5
--operation mode is normal

X1_dffs[686]_lut_out = X1_dffs[687];
X1_dffs[686] = DFFEA(X1_dffs[686]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W422L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_223_sm1|p_match_out~148 at LC_X32_Y24_N8
--operation mode is normal

W422L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[223], X1_dffs[686], X1_dffs[687]);

--W422_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_223_sm1|holdff at LC_X32_Y24_N8
--operation mode is normal

W422_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[223], VCC, GND);


--W422L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_223_sm1|p_match_out~104 at LC_X32_Y24_N4
--operation mode is normal

W422L2 = AMPP_FUNCTION(X1_dffs[686], X1_dffs[687]);

--B1_acq_trigger_in_reg[223] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[223] at LC_X32_Y24_N4
--operation mode is normal

B1_acq_trigger_in_reg[223] = AMPP_FUNCTION(clk_i, JB1_memory[5][7], VCC, GND);


--X1_dffs[688] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[688] at LC_X32_Y24_N7
--operation mode is normal

X1_dffs[688]_lut_out = X1_dffs[689];
X1_dffs[688] = DFFEA(X1_dffs[688]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[708] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[708] at LC_X27_Y25_N9
--operation mode is normal

X1_dffs[708]_sload_eqn = X1_dffs[709];
X1_dffs[708] = DFFEA(X1_dffs[708]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[707] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[707] at LC_X27_Y25_N2
--operation mode is normal

X1_dffs[707]_lut_out = X1_dffs[708];
X1_dffs[707] = DFFEA(X1_dffs[707]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W132L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_230_sm1|p_match_out~148 at LC_X27_Y25_N6
--operation mode is normal

W132L3 = AMPP_FUNCTION(X1_dffs[707], X1_dffs[708], B1_acq_trigger_in_reg[230]);

--W132_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_230_sm1|holdff at LC_X27_Y25_N6
--operation mode is normal

W132_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[230], VCC, GND);


--W132L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_230_sm1|p_match_out~104 at LC_X28_Y25_N9
--operation mode is normal

W132L2 = AMPP_FUNCTION(X1_dffs[708], X1_dffs[707]);

--B1_acq_trigger_in_reg[230] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[230] at LC_X28_Y25_N9
--operation mode is normal

B1_acq_trigger_in_reg[230] = AMPP_FUNCTION(clk_i, JB1_memory[6][6], VCC, GND);


--X1_dffs[709] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[709] at LC_X28_Y27_N4
--operation mode is normal

X1_dffs[709]_sload_eqn = X1_dffs[710];
X1_dffs[709] = DFFEA(X1_dffs[709]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[705] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[705] at LC_X27_Y25_N4
--operation mode is normal

X1_dffs[705]_sload_eqn = X1_dffs[706];
X1_dffs[705] = DFFEA(X1_dffs[705]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[704] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[704] at LC_X27_Y25_N8
--operation mode is normal

X1_dffs[704]_lut_out = X1_dffs[705];
X1_dffs[704] = DFFEA(X1_dffs[704]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W032L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_229_sm1|p_match_out~148 at LC_X28_Y25_N4
--operation mode is normal

W032L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[229], X1_dffs[704], X1_dffs[705]);

--W032_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_229_sm1|holdff at LC_X28_Y25_N4
--operation mode is normal

W032_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[229], VCC, GND);


--W032L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_229_sm1|p_match_out~104 at LC_X28_Y25_N2
--operation mode is normal

W032L2 = AMPP_FUNCTION(X1_dffs[705], X1_dffs[704]);

--B1_acq_trigger_in_reg[229] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[229] at LC_X28_Y25_N2
--operation mode is normal

B1_acq_trigger_in_reg[229] = AMPP_FUNCTION(clk_i, JB1_memory[6][5], VCC, GND);


--X1_dffs[706] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[706] at LC_X27_Y25_N5
--operation mode is normal

X1_dffs[706]_lut_out = X1_dffs[707];
X1_dffs[706] = DFFEA(X1_dffs[706]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[702] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[702] at LC_X29_Y25_N4
--operation mode is normal

X1_dffs[702]_sload_eqn = X1_dffs[703];
X1_dffs[702] = DFFEA(X1_dffs[702]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[701] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[701] at LC_X29_Y25_N5
--operation mode is normal

X1_dffs[701]_lut_out = X1_dffs[702];
X1_dffs[701] = DFFEA(X1_dffs[701]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W922L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_228_sm1|p_match_out~148 at LC_X28_Y25_N7
--operation mode is normal

W922L3 = AMPP_FUNCTION(X1_dffs[701], X1_dffs[702], B1_acq_trigger_in_reg[228]);

--W922_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_228_sm1|holdff at LC_X28_Y25_N7
--operation mode is normal

W922_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[228], VCC, GND);


--W922L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_228_sm1|p_match_out~104 at LC_X29_Y25_N9
--operation mode is normal

W922L2 = AMPP_FUNCTION(X1_dffs[701], X1_dffs[702]);

--B1_acq_trigger_in_reg[228] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[228] at LC_X29_Y25_N9
--operation mode is normal

B1_acq_trigger_in_reg[228] = AMPP_FUNCTION(clk_i, JB1_memory[6][4], VCC, GND);


--X1_dffs[703] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[703] at LC_X29_Y25_N3
--operation mode is normal

X1_dffs[703]_sload_eqn = X1_dffs[704];
X1_dffs[703] = DFFEA(X1_dffs[703]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[699] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[699] at LC_X29_Y25_N6
--operation mode is normal

X1_dffs[699]_sload_eqn = X1_dffs[700];
X1_dffs[699] = DFFEA(X1_dffs[699]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[698] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[698] at LC_X29_Y25_N0
--operation mode is normal

X1_dffs[698]_lut_out = X1_dffs[699];
X1_dffs[698] = DFFEA(X1_dffs[698]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W822L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_227_sm1|p_match_out~148 at LC_X29_Y25_N1
--operation mode is normal

W822L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[227], X1_dffs[698], X1_dffs[699]);

--W822_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_227_sm1|holdff at LC_X29_Y25_N1
--operation mode is normal

W822_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[227], VCC, GND);


--W822L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_227_sm1|p_match_out~104 at LC_X29_Y25_N2
--operation mode is normal

W822L2 = AMPP_FUNCTION(X1_dffs[698], X1_dffs[699]);

--B1_acq_trigger_in_reg[227] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[227] at LC_X29_Y25_N2
--operation mode is normal

B1_acq_trigger_in_reg[227] = AMPP_FUNCTION(clk_i, JB1_memory[6][3], VCC, GND);


--X1_dffs[700] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[700] at LC_X29_Y25_N7
--operation mode is normal

X1_dffs[700]_sload_eqn = X1_dffs[701];
X1_dffs[700] = DFFEA(X1_dffs[700]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[720] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[720] at LC_X28_Y29_N6
--operation mode is normal

X1_dffs[720]_sload_eqn = X1_dffs[721];
X1_dffs[720] = DFFEA(X1_dffs[720]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[719] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[719] at LC_X28_Y29_N8
--operation mode is normal

X1_dffs[719]_lut_out = X1_dffs[720];
X1_dffs[719] = DFFEA(X1_dffs[719]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W532L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_234_sm1|p_match_out~148 at LC_X29_Y29_N2
--operation mode is normal

W532L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[234], X1_dffs[719], X1_dffs[720]);

--W532_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_234_sm1|holdff at LC_X29_Y29_N2
--operation mode is normal

W532_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[234], VCC, GND);


--W532L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_234_sm1|p_match_out~104 at LC_X29_Y29_N3
--operation mode is normal

W532L2 = AMPP_FUNCTION(X1_dffs[719], X1_dffs[720]);

--B1_acq_trigger_in_reg[234] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[234] at LC_X29_Y29_N3
--operation mode is normal

B1_acq_trigger_in_reg[234] = AMPP_FUNCTION(clk_i, JB1_memory[7][2], VCC, GND);


--X1_dffs[721] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[721] at LC_X28_Y28_N5
--operation mode is normal

X1_dffs[721]_sload_eqn = X1_dffs[722];
X1_dffs[721] = DFFEA(X1_dffs[721]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[717] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[717] at LC_X28_Y29_N2
--operation mode is normal

X1_dffs[717]_sload_eqn = X1_dffs[718];
X1_dffs[717] = DFFEA(X1_dffs[717]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[716] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[716] at LC_X28_Y29_N9
--operation mode is normal

X1_dffs[716]_lut_out = X1_dffs[717];
X1_dffs[716] = DFFEA(X1_dffs[716]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W432L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_233_sm1|p_match_out~148 at LC_X29_Y29_N9
--operation mode is normal

W432L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[233], X1_dffs[716], X1_dffs[717]);

--W432_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_233_sm1|holdff at LC_X29_Y29_N9
--operation mode is normal

W432_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[233], VCC, GND);


--W432L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_233_sm1|p_match_out~104 at LC_X29_Y29_N4
--operation mode is normal

W432L2 = AMPP_FUNCTION(X1_dffs[716], X1_dffs[717]);

--B1_acq_trigger_in_reg[233] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[233] at LC_X29_Y29_N4
--operation mode is normal

B1_acq_trigger_in_reg[233] = AMPP_FUNCTION(clk_i, JB1_memory[7][1], VCC, GND);


--X1_dffs[718] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[718] at LC_X28_Y29_N5
--operation mode is normal

X1_dffs[718]_lut_out = X1_dffs[719];
X1_dffs[718] = DFFEA(X1_dffs[718]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[714] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[714] at LC_X29_Y28_N4
--operation mode is normal

X1_dffs[714]_sload_eqn = X1_dffs[715];
X1_dffs[714] = DFFEA(X1_dffs[714]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[713] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[713] at LC_X29_Y28_N3
--operation mode is normal

X1_dffs[713]_lut_out = X1_dffs[714];
X1_dffs[713] = DFFEA(X1_dffs[713]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W332L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_232_sm1|p_match_out~148 at LC_X29_Y28_N6
--operation mode is normal

W332L3 = AMPP_FUNCTION(X1_dffs[713], B1_acq_trigger_in_reg[232], X1_dffs[714]);

--W332_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_232_sm1|holdff at LC_X29_Y28_N6
--operation mode is normal

W332_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[232], VCC, GND);


--W332L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_232_sm1|p_match_out~104 at LC_X29_Y28_N9
--operation mode is normal

W332L2 = AMPP_FUNCTION(X1_dffs[713], X1_dffs[714]);

--B1_acq_trigger_in_reg[232] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[232] at LC_X29_Y28_N9
--operation mode is normal

B1_acq_trigger_in_reg[232] = AMPP_FUNCTION(clk_i, JB1_memory[7][0], VCC, GND);


--X1_dffs[715] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[715] at LC_X28_Y29_N4
--operation mode is normal

X1_dffs[715]_lut_out = X1_dffs[716];
X1_dffs[715] = DFFEA(X1_dffs[715]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[711] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[711] at LC_X29_Y28_N8
--operation mode is normal

X1_dffs[711]_sload_eqn = X1_dffs[712];
X1_dffs[711] = DFFEA(X1_dffs[711]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[710] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[710] at LC_X29_Y28_N2
--operation mode is normal

X1_dffs[710]_lut_out = X1_dffs[711];
X1_dffs[710] = DFFEA(X1_dffs[710]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W232L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_231_sm1|p_match_out~148 at LC_X29_Y27_N6
--operation mode is normal

W232L3 = AMPP_FUNCTION(X1_dffs[710], X1_dffs[711], B1_acq_trigger_in_reg[231]);

--W232_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_231_sm1|holdff at LC_X29_Y27_N6
--operation mode is normal

W232_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[231], VCC, GND);


--W232L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_231_sm1|p_match_out~104 at LC_X29_Y27_N9
--operation mode is normal

W232L2 = AMPP_FUNCTION(X1_dffs[710], X1_dffs[711]);

--B1_acq_trigger_in_reg[231] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[231] at LC_X29_Y27_N9
--operation mode is normal

B1_acq_trigger_in_reg[231] = AMPP_FUNCTION(clk_i, JB1_memory[6][7], VCC, GND);


--X1_dffs[712] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[712] at LC_X29_Y28_N7
--operation mode is normal

X1_dffs[712]_sload_eqn = X1_dffs[713];
X1_dffs[712] = DFFEA(X1_dffs[712]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[732] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[732] at LC_X28_Y27_N8
--operation mode is normal

X1_dffs[732]_sload_eqn = X1_dffs[733];
X1_dffs[732] = DFFEA(X1_dffs[732]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[731] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[731] at LC_X28_Y27_N9
--operation mode is normal

X1_dffs[731]_lut_out = X1_dffs[732];
X1_dffs[731] = DFFEA(X1_dffs[731]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W932L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_238_sm1|p_match_out~148 at LC_X28_Y26_N6
--operation mode is normal

W932L3 = AMPP_FUNCTION(X1_dffs[732], X1_dffs[731], B1_acq_trigger_in_reg[238]);

--W932_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_238_sm1|holdff at LC_X28_Y26_N6
--operation mode is normal

W932_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[238], VCC, GND);


--W932L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_238_sm1|p_match_out~104 at LC_X28_Y26_N0
--operation mode is normal

W932L2 = AMPP_FUNCTION(X1_dffs[731], X1_dffs[732]);

--B1_acq_trigger_in_reg[238] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[238] at LC_X28_Y26_N0
--operation mode is normal

B1_acq_trigger_in_reg[238] = AMPP_FUNCTION(clk_i, JB1_memory[7][6], VCC, GND);


--X1_dffs[733] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[733] at LC_X19_Y26_N4
--operation mode is normal

X1_dffs[733]_lut_out = X1_dffs[734];
X1_dffs[733] = DFFEA(X1_dffs[733]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[729] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[729] at LC_X28_Y27_N2
--operation mode is normal

X1_dffs[729]_sload_eqn = X1_dffs[730];
X1_dffs[729] = DFFEA(X1_dffs[729]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[728] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[728] at LC_X28_Y27_N5
--operation mode is normal

X1_dffs[728]_lut_out = X1_dffs[729];
X1_dffs[728] = DFFEA(X1_dffs[728]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W832L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_237_sm1|p_match_out~148 at LC_X28_Y26_N7
--operation mode is normal

W832L3 = AMPP_FUNCTION(X1_dffs[729], X1_dffs[728], B1_acq_trigger_in_reg[237]);

--W832_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_237_sm1|holdff at LC_X28_Y26_N7
--operation mode is normal

W832_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[237], VCC, GND);


--W832L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_237_sm1|p_match_out~104 at LC_X28_Y26_N9
--operation mode is normal

W832L2 = AMPP_FUNCTION(X1_dffs[729], X1_dffs[728]);

--B1_acq_trigger_in_reg[237] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[237] at LC_X28_Y26_N9
--operation mode is normal

B1_acq_trigger_in_reg[237] = AMPP_FUNCTION(clk_i, JB1_memory[7][5], VCC, GND);


--X1_dffs[730] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[730] at LC_X28_Y27_N3
--operation mode is normal

X1_dffs[730]_lut_out = X1_dffs[731];
X1_dffs[730] = DFFEA(X1_dffs[730]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[726] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[726] at LC_X30_Y26_N9
--operation mode is normal

X1_dffs[726]_lut_out = X1_dffs[727];
X1_dffs[726] = DFFEA(X1_dffs[726]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[725] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[725] at LC_X30_Y26_N5
--operation mode is normal

X1_dffs[725]_lut_out = X1_dffs[726];
X1_dffs[725] = DFFEA(X1_dffs[725]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W732L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_236_sm1|p_match_out~148 at LC_X30_Y26_N4
--operation mode is normal

W732L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[236], X1_dffs[725], X1_dffs[726]);

--W732_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_236_sm1|holdff at LC_X30_Y26_N4
--operation mode is normal

W732_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[236], VCC, GND);


--W732L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_236_sm1|p_match_out~104 at LC_X30_Y26_N2
--operation mode is normal

W732L2 = AMPP_FUNCTION(X1_dffs[725], X1_dffs[726]);

--B1_acq_trigger_in_reg[236] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[236] at LC_X30_Y26_N2
--operation mode is normal

B1_acq_trigger_in_reg[236] = AMPP_FUNCTION(clk_i, JB1_memory[7][4], VCC, GND);


--X1_dffs[727] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[727] at LC_X30_Y26_N6
--operation mode is normal

X1_dffs[727]_sload_eqn = X1_dffs[728];
X1_dffs[727] = DFFEA(X1_dffs[727]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[723] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[723] at LC_X28_Y27_N6
--operation mode is normal

X1_dffs[723]_sload_eqn = X1_dffs[724];
X1_dffs[723] = DFFEA(X1_dffs[723]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[722] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[722] at LC_X28_Y27_N7
--operation mode is normal

X1_dffs[722]_lut_out = X1_dffs[723];
X1_dffs[722] = DFFEA(X1_dffs[722]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W632L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_235_sm1|p_match_out~148 at LC_X28_Y26_N1
--operation mode is normal

W632L3 = AMPP_FUNCTION(X1_dffs[722], X1_dffs[723], B1_acq_trigger_in_reg[235]);

--W632_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_235_sm1|holdff at LC_X28_Y26_N1
--operation mode is normal

W632_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[235], VCC, GND);


--W632L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_235_sm1|p_match_out~104 at LC_X28_Y26_N4
--operation mode is normal

W632L2 = AMPP_FUNCTION(X1_dffs[722], X1_dffs[723]);

--B1_acq_trigger_in_reg[235] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[235] at LC_X28_Y26_N4
--operation mode is normal

B1_acq_trigger_in_reg[235] = AMPP_FUNCTION(clk_i, JB1_memory[7][3], VCC, GND);


--X1_dffs[724] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[724] at LC_X30_Y26_N8
--operation mode is normal

X1_dffs[724]_sload_eqn = X1_dffs[725];
X1_dffs[724] = DFFEA(X1_dffs[724]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[744] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[744] at LC_X19_Y28_N2
--operation mode is normal

X1_dffs[744]_sload_eqn = X1_dffs[745];
X1_dffs[744] = DFFEA(X1_dffs[744]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[743] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[743] at LC_X19_Y28_N4
--operation mode is normal

X1_dffs[743]_lut_out = X1_dffs[744];
X1_dffs[743] = DFFEA(X1_dffs[743]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W342L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_242_sm1|p_match_out~148 at LC_X19_Y26_N1
--operation mode is normal

W342L3 = AMPP_FUNCTION(X1_dffs[744], B1_acq_trigger_in_reg[242], X1_dffs[743]);

--W342_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_242_sm1|holdff at LC_X19_Y26_N1
--operation mode is normal

W342_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[242], VCC, GND);


--W342L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_242_sm1|p_match_out~104 at LC_X18_Y26_N8
--operation mode is normal

W342L2 = AMPP_FUNCTION(X1_dffs[744], X1_dffs[743]);

--B1_acq_trigger_in_reg[242] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[242] at LC_X18_Y26_N8
--operation mode is normal

B1_acq_trigger_in_reg[242] = AMPP_FUNCTION(clk_i, JB1_memory[8][2], VCC, GND);


--X1_dffs[745] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[745] at LC_X17_Y27_N2
--operation mode is normal

X1_dffs[745]_lut_out = X1_dffs[746];
X1_dffs[745] = DFFEA(X1_dffs[745]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[741] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[741] at LC_X19_Y27_N8
--operation mode is normal

X1_dffs[741]_sload_eqn = X1_dffs[742];
X1_dffs[741] = DFFEA(X1_dffs[741]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[740] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[740] at LC_X19_Y27_N2
--operation mode is normal

X1_dffs[740]_lut_out = X1_dffs[741];
X1_dffs[740] = DFFEA(X1_dffs[740]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W242L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_241_sm1|p_match_out~148 at LC_X18_Y26_N5
--operation mode is normal

W242L3 = AMPP_FUNCTION(X1_dffs[740], X1_dffs[741], B1_acq_trigger_in_reg[241]);

--W242_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_241_sm1|holdff at LC_X18_Y26_N5
--operation mode is normal

W242_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[241], VCC, GND);


--W242L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_241_sm1|p_match_out~104 at LC_X18_Y26_N2
--operation mode is normal

W242L2 = AMPP_FUNCTION(X1_dffs[740], X1_dffs[741]);

--B1_acq_trigger_in_reg[241] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[241] at LC_X18_Y26_N2
--operation mode is normal

B1_acq_trigger_in_reg[241] = AMPP_FUNCTION(clk_i, JB1_memory[8][1], VCC, GND);


--X1_dffs[742] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[742] at LC_X19_Y28_N5
--operation mode is normal

X1_dffs[742]_lut_out = X1_dffs[743];
X1_dffs[742] = DFFEA(X1_dffs[742]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[738] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[738] at LC_X19_Y26_N9
--operation mode is normal

X1_dffs[738]_sload_eqn = X1_dffs[739];
X1_dffs[738] = DFFEA(X1_dffs[738]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[737] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[737] at LC_X19_Y26_N2
--operation mode is normal

X1_dffs[737]_lut_out = X1_dffs[738];
X1_dffs[737] = DFFEA(X1_dffs[737]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W142L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_240_sm1|p_match_out~148 at LC_X18_Y26_N4
--operation mode is normal

W142L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[240], X1_dffs[737], X1_dffs[738]);

--W142_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_240_sm1|holdff at LC_X18_Y26_N4
--operation mode is normal

W142_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[240], VCC, GND);


--W142L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_240_sm1|p_match_out~104 at LC_X18_Y26_N0
--operation mode is normal

W142L2 = AMPP_FUNCTION(X1_dffs[737], X1_dffs[738]);

--B1_acq_trigger_in_reg[240] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[240] at LC_X18_Y26_N0
--operation mode is normal

B1_acq_trigger_in_reg[240] = AMPP_FUNCTION(clk_i, JB1_memory[8][0], VCC, GND);


--X1_dffs[739] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[739] at LC_X19_Y26_N3
--operation mode is normal

X1_dffs[739]_lut_out = X1_dffs[740];
X1_dffs[739] = DFFEA(X1_dffs[739]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[735] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[735] at LC_X19_Y26_N8
--operation mode is normal

X1_dffs[735]_lut_out = X1_dffs[736];
X1_dffs[735] = DFFEA(X1_dffs[735]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[734] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[734] at LC_X19_Y26_N0
--operation mode is normal

X1_dffs[734]_lut_out = X1_dffs[735];
X1_dffs[734] = DFFEA(X1_dffs[734]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W042L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_239_sm1|p_match_out~148 at LC_X19_Y26_N7
--operation mode is normal

W042L3 = AMPP_FUNCTION(X1_dffs[735], X1_dffs[734], B1_acq_trigger_in_reg[239]);

--W042_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_239_sm1|holdff at LC_X19_Y26_N7
--operation mode is normal

W042_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[239], VCC, GND);


--W042L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_239_sm1|p_match_out~104 at LC_X19_Y26_N5
--operation mode is normal

W042L2 = AMPP_FUNCTION(X1_dffs[734], X1_dffs[735]);

--B1_acq_trigger_in_reg[239] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[239] at LC_X19_Y26_N5
--operation mode is normal

B1_acq_trigger_in_reg[239] = AMPP_FUNCTION(clk_i, JB1_memory[7][7], VCC, GND);


--X1_dffs[736] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[736] at LC_X19_Y26_N6
--operation mode is normal

X1_dffs[736]_lut_out = X1_dffs[737];
X1_dffs[736] = DFFEA(X1_dffs[736]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[756] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[756] at LC_X17_Y29_N6
--operation mode is normal

X1_dffs[756]_lut_out = X1_dffs[757];
X1_dffs[756] = DFFEA(X1_dffs[756]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[755] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[755] at LC_X17_Y29_N8
--operation mode is normal

X1_dffs[755]_lut_out = X1_dffs[756];
X1_dffs[755] = DFFEA(X1_dffs[755]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W742L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_246_sm1|p_match_out~148 at LC_X17_Y28_N5
--operation mode is normal

W742L3 = AMPP_FUNCTION(X1_dffs[755], B1_acq_trigger_in_reg[246], X1_dffs[756]);

--W742_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_246_sm1|holdff at LC_X17_Y28_N5
--operation mode is normal

W742_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[246], VCC, GND);


--W742L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_246_sm1|p_match_out~104 at LC_X17_Y28_N2
--operation mode is normal

W742L2 = AMPP_FUNCTION(X1_dffs[755], X1_dffs[756]);

--B1_acq_trigger_in_reg[246] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[246] at LC_X17_Y28_N2
--operation mode is normal

B1_acq_trigger_in_reg[246] = AMPP_FUNCTION(clk_i, JB1_memory[8][6], VCC, GND);


--X1_dffs[757] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[757] at LC_X18_Y27_N9
--operation mode is normal

X1_dffs[757]_sload_eqn = X1_dffs[758];
X1_dffs[757] = DFFEA(X1_dffs[757]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[753] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[753] at LC_X17_Y29_N5
--operation mode is normal

X1_dffs[753]_lut_out = X1_dffs[754];
X1_dffs[753] = DFFEA(X1_dffs[753]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[752] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[752] at LC_X17_Y27_N3
--operation mode is normal

X1_dffs[752]_sload_eqn = X1_dffs[753];
X1_dffs[752] = DFFEA(X1_dffs[752]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W642L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_245_sm1|p_match_out~148 at LC_X17_Y27_N5
--operation mode is normal

W642L3 = AMPP_FUNCTION(X1_dffs[752], X1_dffs[753], B1_acq_trigger_in_reg[245]);

--W642_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_245_sm1|holdff at LC_X17_Y27_N5
--operation mode is normal

W642_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[245], VCC, GND);


--W642L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_245_sm1|p_match_out~104 at LC_X17_Y27_N0
--operation mode is normal

W642L2 = AMPP_FUNCTION(X1_dffs[752], X1_dffs[753]);

--B1_acq_trigger_in_reg[245] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[245] at LC_X17_Y27_N0
--operation mode is normal

B1_acq_trigger_in_reg[245] = AMPP_FUNCTION(clk_i, JB1_memory[8][5], VCC, GND);


--X1_dffs[754] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[754] at LC_X17_Y29_N2
--operation mode is normal

X1_dffs[754]_lut_out = X1_dffs[755];
X1_dffs[754] = DFFEA(X1_dffs[754]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[750] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[750] at LC_X17_Y29_N4
--operation mode is normal

X1_dffs[750]_sload_eqn = X1_dffs[751];
X1_dffs[750] = DFFEA(X1_dffs[750]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[749] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[749] at LC_X17_Y27_N1
--operation mode is normal

X1_dffs[749]_sload_eqn = X1_dffs[750];
X1_dffs[749] = DFFEA(X1_dffs[749]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W542L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_244_sm1|p_match_out~148 at LC_X17_Y28_N4
--operation mode is normal

W542L3 = AMPP_FUNCTION(X1_dffs[749], X1_dffs[750], B1_acq_trigger_in_reg[244]);

--W542_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_244_sm1|holdff at LC_X17_Y28_N4
--operation mode is normal

W542_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[244], VCC, GND);


--W542L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_244_sm1|p_match_out~104 at LC_X17_Y28_N8
--operation mode is normal

W542L2 = AMPP_FUNCTION(X1_dffs[749], X1_dffs[750]);

--B1_acq_trigger_in_reg[244] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[244] at LC_X17_Y28_N8
--operation mode is normal

B1_acq_trigger_in_reg[244] = AMPP_FUNCTION(clk_i, JB1_memory[8][4], VCC, GND);


--X1_dffs[751] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[751] at LC_X17_Y27_N9
--operation mode is normal

X1_dffs[751]_sload_eqn = X1_dffs[752];
X1_dffs[751] = DFFEA(X1_dffs[751]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[747] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[747] at LC_X17_Y27_N4
--operation mode is normal

X1_dffs[747]_sload_eqn = X1_dffs[748];
X1_dffs[747] = DFFEA(X1_dffs[747]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[746] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[746] at LC_X17_Y27_N6
--operation mode is normal

X1_dffs[746]_lut_out = X1_dffs[747];
X1_dffs[746] = DFFEA(X1_dffs[746]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W442L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_243_sm1|p_match_out~148 at LC_X17_Y27_N8
--operation mode is normal

W442L3 = AMPP_FUNCTION(X1_dffs[747], B1_acq_trigger_in_reg[243], X1_dffs[746]);

--W442_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_243_sm1|holdff at LC_X17_Y27_N8
--operation mode is normal

W442_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[243], VCC, GND);


--W442L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_243_sm1|p_match_out~104 at LC_X17_Y26_N6
--operation mode is normal

W442L2 = AMPP_FUNCTION(X1_dffs[746], X1_dffs[747]);

--B1_acq_trigger_in_reg[243] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[243] at LC_X17_Y26_N6
--operation mode is normal

B1_acq_trigger_in_reg[243] = AMPP_FUNCTION(clk_i, JB1_memory[8][3], VCC, GND);


--X1_dffs[748] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[748] at LC_X17_Y27_N7
--operation mode is normal

X1_dffs[748]_sload_eqn = X1_dffs[749];
X1_dffs[748] = DFFEA(X1_dffs[748]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[768] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[768] at LC_X18_Y29_N9
--operation mode is normal

X1_dffs[768]_lut_out = X1_dffs[769];
X1_dffs[768] = DFFEA(X1_dffs[768]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[767] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[767] at LC_X18_Y29_N4
--operation mode is normal

X1_dffs[767]_lut_out = X1_dffs[768];
X1_dffs[767] = DFFEA(X1_dffs[767]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W152L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_250_sm1|p_match_out~148 at LC_X18_Y28_N8
--operation mode is normal

W152L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[250], X1_dffs[767], X1_dffs[768]);

--W152_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_250_sm1|holdff at LC_X18_Y28_N8
--operation mode is normal

W152_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[250], VCC, GND);


--W152L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_250_sm1|p_match_out~104 at LC_X18_Y28_N1
--operation mode is normal

W152L2 = AMPP_FUNCTION(X1_dffs[767], X1_dffs[768]);

--B1_acq_trigger_in_reg[250] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[250] at LC_X18_Y28_N1
--operation mode is normal

B1_acq_trigger_in_reg[250] = AMPP_FUNCTION(clk_i, JB1_memory[9][2], VCC, GND);


--X1_dffs[769] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[769] at LC_X18_Y24_N4
--operation mode is normal

X1_dffs[769]_sload_eqn = X1_dffs[770];
X1_dffs[769] = DFFEA(X1_dffs[769]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[765] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[765] at LC_X18_Y29_N6
--operation mode is normal

X1_dffs[765]_lut_out = X1_dffs[766];
X1_dffs[765] = DFFEA(X1_dffs[765]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[764] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[764] at LC_X18_Y29_N5
--operation mode is normal

X1_dffs[764]_lut_out = X1_dffs[765];
X1_dffs[764] = DFFEA(X1_dffs[764]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W052L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_249_sm1|p_match_out~148 at LC_X18_Y28_N4
--operation mode is normal

W052L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[249], X1_dffs[764], X1_dffs[765]);

--W052_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_249_sm1|holdff at LC_X18_Y28_N4
--operation mode is normal

W052_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[249], VCC, GND);


--W052L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_249_sm1|p_match_out~104 at LC_X18_Y28_N3
--operation mode is normal

W052L2 = AMPP_FUNCTION(X1_dffs[764], X1_dffs[765]);

--B1_acq_trigger_in_reg[249] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[249] at LC_X18_Y28_N3
--operation mode is normal

B1_acq_trigger_in_reg[249] = AMPP_FUNCTION(clk_i, JB1_memory[9][1], VCC, GND);


--X1_dffs[766] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[766] at LC_X18_Y29_N8
--operation mode is normal

X1_dffs[766]_lut_out = X1_dffs[767];
X1_dffs[766] = DFFEA(X1_dffs[766]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[762] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[762] at LC_X18_Y27_N6
--operation mode is normal

X1_dffs[762]_sload_eqn = X1_dffs[763];
X1_dffs[762] = DFFEA(X1_dffs[762]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[761] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[761] at LC_X18_Y27_N7
--operation mode is normal

X1_dffs[761]_lut_out = X1_dffs[762];
X1_dffs[761] = DFFEA(X1_dffs[761]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W942L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_248_sm1|p_match_out~148 at LC_X18_Y28_N5
--operation mode is normal

W942L3 = AMPP_FUNCTION(X1_dffs[761], X1_dffs[762], B1_acq_trigger_in_reg[248]);

--W942_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_248_sm1|holdff at LC_X18_Y28_N5
--operation mode is normal

W942_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[248], VCC, GND);


--W942L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_248_sm1|p_match_out~104 at LC_X18_Y27_N3
--operation mode is normal

W942L2 = AMPP_FUNCTION(X1_dffs[761], X1_dffs[762]);

--B1_acq_trigger_in_reg[248] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[248] at LC_X18_Y27_N3
--operation mode is normal

B1_acq_trigger_in_reg[248] = AMPP_FUNCTION(clk_i, JB1_memory[9][0], VCC, GND);


--X1_dffs[763] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[763] at LC_X18_Y29_N2
--operation mode is normal

X1_dffs[763]_sload_eqn = X1_dffs[764];
X1_dffs[763] = DFFEA(X1_dffs[763]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[759] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[759] at LC_X18_Y27_N2
--operation mode is normal

X1_dffs[759]_sload_eqn = X1_dffs[760];
X1_dffs[759] = DFFEA(X1_dffs[759]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[758] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[758] at LC_X18_Y27_N1
--operation mode is normal

X1_dffs[758]_lut_out = X1_dffs[759];
X1_dffs[758] = DFFEA(X1_dffs[758]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W842L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_247_sm1|p_match_out~148 at LC_X18_Y27_N0
--operation mode is normal

W842L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[247], X1_dffs[758], X1_dffs[759]);

--W842_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_247_sm1|holdff at LC_X18_Y27_N0
--operation mode is normal

W842_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[247], VCC, GND);


--W842L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_247_sm1|p_match_out~104 at LC_X18_Y27_N4
--operation mode is normal

W842L2 = AMPP_FUNCTION(X1_dffs[758], X1_dffs[759]);

--B1_acq_trigger_in_reg[247] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[247] at LC_X18_Y27_N4
--operation mode is normal

B1_acq_trigger_in_reg[247] = AMPP_FUNCTION(clk_i, JB1_memory[8][7], VCC, GND);


--X1_dffs[760] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[760] at LC_X18_Y27_N5
--operation mode is normal

X1_dffs[760]_sload_eqn = X1_dffs[761];
X1_dffs[760] = DFFEA(X1_dffs[760]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[780] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[780] at LC_X19_Y23_N5
--operation mode is normal

X1_dffs[780]_lut_out = X1_dffs[781];
X1_dffs[780] = DFFEA(X1_dffs[780]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[779] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[779] at LC_X19_Y23_N9
--operation mode is normal

X1_dffs[779]_sload_eqn = X1_dffs[780];
X1_dffs[779] = DFFEA(X1_dffs[779]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W552L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_254_sm1|p_match_out~148 at LC_X19_Y24_N4
--operation mode is normal

W552L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[254], X1_dffs[779], X1_dffs[780]);

--W552_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_254_sm1|holdff at LC_X19_Y24_N4
--operation mode is normal

W552_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[254], VCC, GND);


--W552L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_254_sm1|p_match_out~104 at LC_X19_Y24_N7
--operation mode is normal

W552L2 = AMPP_FUNCTION(X1_dffs[779], X1_dffs[780]);

--B1_acq_trigger_in_reg[254] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[254] at LC_X19_Y24_N7
--operation mode is normal

B1_acq_trigger_in_reg[254] = AMPP_FUNCTION(clk_i, JB1_memory[9][6], VCC, GND);


--X1_dffs[781] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[781] at LC_X9_Y19_N4
--operation mode is normal

X1_dffs[781]_sload_eqn = X1_dffs[782];
X1_dffs[781] = DFFEA(X1_dffs[781]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[777] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[777] at LC_X19_Y23_N7
--operation mode is normal

X1_dffs[777]_lut_out = X1_dffs[778];
X1_dffs[777] = DFFEA(X1_dffs[777]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[776] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[776] at LC_X19_Y23_N6
--operation mode is normal

X1_dffs[776]_sload_eqn = X1_dffs[777];
X1_dffs[776] = DFFEA(X1_dffs[776]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W452L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_253_sm1|p_match_out~148 at LC_X19_Y24_N0
--operation mode is normal

W452L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[253], X1_dffs[776], X1_dffs[777]);

--W452_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_253_sm1|holdff at LC_X19_Y24_N0
--operation mode is normal

W452_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[253], VCC, GND);


--W452L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_253_sm1|p_match_out~104 at LC_X19_Y24_N2
--operation mode is normal

W452L2 = AMPP_FUNCTION(X1_dffs[776], X1_dffs[777]);

--B1_acq_trigger_in_reg[253] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[253] at LC_X19_Y24_N2
--operation mode is normal

B1_acq_trigger_in_reg[253] = AMPP_FUNCTION(clk_i, JB1_memory[9][5], VCC, GND);


--X1_dffs[778] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[778] at LC_X19_Y23_N4
--operation mode is normal

X1_dffs[778]_lut_out = X1_dffs[779];
X1_dffs[778] = DFFEA(X1_dffs[778]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[774] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[774] at LC_X18_Y24_N2
--operation mode is normal

X1_dffs[774]_sload_eqn = X1_dffs[775];
X1_dffs[774] = DFFEA(X1_dffs[774]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[773] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[773] at LC_X18_Y24_N8
--operation mode is normal

X1_dffs[773]_lut_out = X1_dffs[774];
X1_dffs[773] = DFFEA(X1_dffs[773]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W352L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_252_sm1|p_match_out~148 at LC_X18_Y24_N7
--operation mode is normal

W352L3 = AMPP_FUNCTION(X1_dffs[773], B1_acq_trigger_in_reg[252], X1_dffs[774]);

--W352_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_252_sm1|holdff at LC_X18_Y24_N7
--operation mode is normal

W352_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[252], VCC, GND);


--W352L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_252_sm1|p_match_out~104 at LC_X18_Y24_N0
--operation mode is normal

W352L2 = AMPP_FUNCTION(X1_dffs[773], X1_dffs[774]);

--B1_acq_trigger_in_reg[252] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[252] at LC_X18_Y24_N0
--operation mode is normal

B1_acq_trigger_in_reg[252] = AMPP_FUNCTION(clk_i, JB1_memory[9][4], VCC, GND);


--X1_dffs[775] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[775] at LC_X19_Y23_N8
--operation mode is normal

X1_dffs[775]_lut_out = X1_dffs[776];
X1_dffs[775] = DFFEA(X1_dffs[775]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[771] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[771] at LC_X18_Y24_N6
--operation mode is normal

X1_dffs[771]_sload_eqn = X1_dffs[772];
X1_dffs[771] = DFFEA(X1_dffs[771]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[770] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[770] at LC_X18_Y24_N1
--operation mode is normal

X1_dffs[770]_lut_out = X1_dffs[771];
X1_dffs[770] = DFFEA(X1_dffs[770]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W252L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_251_sm1|p_match_out~148 at LC_X18_Y24_N9
--operation mode is normal

W252L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[251], X1_dffs[770], X1_dffs[771]);

--W252_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_251_sm1|holdff at LC_X18_Y24_N9
--operation mode is normal

W252_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[251], VCC, GND);


--W252L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_251_sm1|p_match_out~104 at LC_X18_Y24_N3
--operation mode is normal

W252L2 = AMPP_FUNCTION(X1_dffs[770], X1_dffs[771]);

--B1_acq_trigger_in_reg[251] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[251] at LC_X18_Y24_N3
--operation mode is normal

B1_acq_trigger_in_reg[251] = AMPP_FUNCTION(clk_i, JB1_memory[9][3], VCC, GND);


--X1_dffs[772] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[772] at LC_X18_Y24_N5
--operation mode is normal

X1_dffs[772]_lut_out = X1_dffs[773];
X1_dffs[772] = DFFEA(X1_dffs[772]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[792] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[792] at LC_X8_Y18_N5
--operation mode is normal

X1_dffs[792]_sload_eqn = X1_dffs[793];
X1_dffs[792] = DFFEA(X1_dffs[792]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[791] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[791] at LC_X8_Y18_N6
--operation mode is normal

X1_dffs[791]_sload_eqn = X1_dffs[792];
X1_dffs[791] = DFFEA(X1_dffs[791]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W952L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_258_sm1|p_match_out~148 at LC_X9_Y18_N5
--operation mode is normal

W952L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[258], X1_dffs[791], X1_dffs[792]);

--W952_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_258_sm1|holdff at LC_X9_Y18_N5
--operation mode is normal

W952_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[258], VCC, GND);


--W952L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_258_sm1|p_match_out~104 at LC_X9_Y18_N4
--operation mode is normal

W952L2 = AMPP_FUNCTION(X1_dffs[791], X1_dffs[792]);

--B1_acq_trigger_in_reg[258] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[258] at LC_X9_Y18_N4
--operation mode is normal

B1_acq_trigger_in_reg[258] = AMPP_FUNCTION(clk_i, JB1L6991Q, VCC, GND);


--X1_dffs[793] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[793] at LC_X8_Y18_N1
--operation mode is normal

X1_dffs[793]_lut_out = X1_dffs[794];
X1_dffs[793] = DFFEA(X1_dffs[793]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[789] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[789] at LC_X9_Y16_N1
--operation mode is normal

X1_dffs[789]_lut_out = X1_dffs[790];
X1_dffs[789] = DFFEA(X1_dffs[789]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[788] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[788] at LC_X9_Y16_N5
--operation mode is normal

X1_dffs[788]_sload_eqn = X1_dffs[789];
X1_dffs[788] = DFFEA(X1_dffs[788]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W852L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_257_sm1|p_match_out~148 at LC_X9_Y15_N5
--operation mode is normal

W852L3 = AMPP_FUNCTION(X1_dffs[789], X1_dffs[788], B1_acq_trigger_in_reg[257]);

--W852_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_257_sm1|holdff at LC_X9_Y15_N5
--operation mode is normal

W852_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[257], VCC, GND);


--W852L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_257_sm1|p_match_out~104 at LC_X9_Y15_N4
--operation mode is normal

W852L2 = AMPP_FUNCTION(X1_dffs[789], X1_dffs[788]);

--B1_acq_trigger_in_reg[257] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[257] at LC_X9_Y15_N4
--operation mode is normal

B1_acq_trigger_in_reg[257] = AMPP_FUNCTION(clk_i, JB1L5991Q, VCC, GND);


--X1_dffs[790] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[790] at LC_X9_Y16_N4
--operation mode is normal

X1_dffs[790]_sload_eqn = X1_dffs[791];
X1_dffs[790] = DFFEA(X1_dffs[790]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[786] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[786] at LC_X9_Y16_N9
--operation mode is normal

X1_dffs[786]_sload_eqn = X1_dffs[787];
X1_dffs[786] = DFFEA(X1_dffs[786]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[785] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[785] at LC_X9_Y16_N0
--operation mode is normal

X1_dffs[785]_lut_out = X1_dffs[786];
X1_dffs[785] = DFFEA(X1_dffs[785]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W752L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_256_sm1|p_match_out~148 at LC_X9_Y17_N1
--operation mode is normal

W752L3 = AMPP_FUNCTION(X1_dffs[785], B1_acq_trigger_in_reg[256], X1_dffs[786]);

--W752_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_256_sm1|holdff at LC_X9_Y17_N1
--operation mode is normal

W752_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[256], VCC, GND);


--W752L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_256_sm1|p_match_out~104 at LC_X9_Y18_N2
--operation mode is normal

W752L2 = AMPP_FUNCTION(X1_dffs[785], X1_dffs[786]);

--B1_acq_trigger_in_reg[256] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[256] at LC_X9_Y18_N2
--operation mode is normal

B1_acq_trigger_in_reg[256] = AMPP_FUNCTION(clk_i, JB1L4991Q, VCC, GND);


--X1_dffs[787] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[787] at LC_X9_Y16_N7
--operation mode is normal

X1_dffs[787]_sload_eqn = X1_dffs[788];
X1_dffs[787] = DFFEA(X1_dffs[787]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[783] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[783] at LC_X9_Y16_N2
--operation mode is normal

X1_dffs[783]_sload_eqn = X1_dffs[784];
X1_dffs[783] = DFFEA(X1_dffs[783]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[782] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[782] at LC_X9_Y16_N8
--operation mode is normal

X1_dffs[782]_lut_out = X1_dffs[783];
X1_dffs[782] = DFFEA(X1_dffs[782]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W652L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_255_sm1|p_match_out~148 at LC_X8_Y16_N5
--operation mode is normal

W652L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[255], X1_dffs[782], X1_dffs[783]);

--W652_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_255_sm1|holdff at LC_X8_Y16_N5
--operation mode is normal

W652_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[255], VCC, GND);


--W652L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_255_sm1|p_match_out~104 at LC_X8_Y16_N7
--operation mode is normal

W652L2 = AMPP_FUNCTION(X1_dffs[782], X1_dffs[783]);

--B1_acq_trigger_in_reg[255] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[255] at LC_X8_Y16_N7
--operation mode is normal

B1_acq_trigger_in_reg[255] = AMPP_FUNCTION(clk_i, JB1_memory[9][7], VCC, GND);


--X1_dffs[784] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[784] at LC_X9_Y16_N3
--operation mode is normal

X1_dffs[784]_lut_out = X1_dffs[785];
X1_dffs[784] = DFFEA(X1_dffs[784]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[804] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[804] at LC_X7_Y4_N8
--operation mode is normal

X1_dffs[804]_sload_eqn = X1_dffs[805];
X1_dffs[804] = DFFEA(X1_dffs[804]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[803] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[803] at LC_X7_Y4_N6
--operation mode is normal

X1_dffs[803]_lut_out = X1_dffs[804];
X1_dffs[803] = DFFEA(X1_dffs[803]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W362L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_262_sm1|p_match_out~148 at LC_X7_Y4_N2
--operation mode is normal

W362L3 = AMPP_FUNCTION(X1_dffs[804], B1_acq_trigger_in_reg[262], X1_dffs[803]);

--W362_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_262_sm1|holdff at LC_X7_Y4_N2
--operation mode is normal

W362_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[262], VCC, GND);


--W362L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_262_sm1|p_match_out~104 at LC_X7_Y4_N5
--operation mode is normal

W362L2 = AMPP_FUNCTION(X1_dffs[803], X1_dffs[804]);

--B1_acq_trigger_in_reg[262] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[262] at LC_X7_Y4_N5
--operation mode is normal

B1_acq_trigger_in_reg[262] = AMPP_FUNCTION(clk_i, JB1L0002Q, VCC, GND);


--X1_dffs[805] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[805] at LC_X9_Y4_N6
--operation mode is normal

X1_dffs[805]_sload_eqn = X1_dffs[806];
X1_dffs[805] = DFFEA(X1_dffs[805]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[801] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[801] at LC_X8_Y5_N2
--operation mode is normal

X1_dffs[801]_lut_out = X1_dffs[802];
X1_dffs[801] = DFFEA(X1_dffs[801]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[800] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[800] at LC_X8_Y5_N6
--operation mode is normal

X1_dffs[800]_lut_out = X1_dffs[801];
X1_dffs[800] = DFFEA(X1_dffs[800]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W262L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_261_sm1|p_match_out~148 at LC_X8_Y4_N8
--operation mode is normal

W262L3 = AMPP_FUNCTION(X1_dffs[801], X1_dffs[800], B1_acq_trigger_in_reg[261]);

--W262_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_261_sm1|holdff at LC_X8_Y4_N8
--operation mode is normal

W262_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[261], VCC, GND);


--W262L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_261_sm1|p_match_out~104 at LC_X8_Y4_N2
--operation mode is normal

W262L2 = AMPP_FUNCTION(X1_dffs[801], X1_dffs[800]);

--B1_acq_trigger_in_reg[261] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[261] at LC_X8_Y4_N2
--operation mode is normal

B1_acq_trigger_in_reg[261] = AMPP_FUNCTION(clk_i, JB1L9991Q, VCC, GND);


--X1_dffs[802] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[802] at LC_X7_Y5_N2
--operation mode is normal

X1_dffs[802]_sload_eqn = X1_dffs[803];
X1_dffs[802] = DFFEA(X1_dffs[802]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[798] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[798] at LC_X8_Y9_N6
--operation mode is normal

X1_dffs[798]_sload_eqn = X1_dffs[799];
X1_dffs[798] = DFFEA(X1_dffs[798]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[797] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[797] at LC_X8_Y9_N4
--operation mode is normal

X1_dffs[797]_lut_out = X1_dffs[798];
X1_dffs[797] = DFFEA(X1_dffs[797]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W162L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_260_sm1|p_match_out~148 at LC_X8_Y9_N2
--operation mode is normal

W162L3 = AMPP_FUNCTION(X1_dffs[797], B1_acq_trigger_in_reg[260], X1_dffs[798]);

--W162_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_260_sm1|holdff at LC_X8_Y9_N2
--operation mode is normal

W162_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[260], VCC, GND);


--W162L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_260_sm1|p_match_out~104 at LC_X8_Y9_N5
--operation mode is normal

W162L2 = AMPP_FUNCTION(X1_dffs[797], X1_dffs[798]);

--B1_acq_trigger_in_reg[260] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[260] at LC_X8_Y9_N5
--operation mode is normal

B1_acq_trigger_in_reg[260] = AMPP_FUNCTION(clk_i, JB1L8991Q, VCC, GND);


--X1_dffs[799] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[799] at LC_X8_Y5_N5
--operation mode is normal

X1_dffs[799]_lut_out = X1_dffs[800];
X1_dffs[799] = DFFEA(X1_dffs[799]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[795] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[795] at LC_X8_Y18_N2
--operation mode is normal

X1_dffs[795]_lut_out = X1_dffs[796];
X1_dffs[795] = DFFEA(X1_dffs[795]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[794] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[794] at LC_X8_Y18_N9
--operation mode is normal

X1_dffs[794]_lut_out = X1_dffs[795];
X1_dffs[794] = DFFEA(X1_dffs[794]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W062L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_259_sm1|p_match_out~148 at LC_X8_Y18_N3
--operation mode is normal

W062L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[259], X1_dffs[794], X1_dffs[795]);

--W062_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_259_sm1|holdff at LC_X8_Y18_N3
--operation mode is normal

W062_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[259], VCC, GND);


--W062L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_259_sm1|p_match_out~104 at LC_X8_Y18_N4
--operation mode is normal

W062L2 = AMPP_FUNCTION(X1_dffs[794], X1_dffs[795]);

--B1_acq_trigger_in_reg[259] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[259] at LC_X8_Y18_N4
--operation mode is normal

B1_acq_trigger_in_reg[259] = AMPP_FUNCTION(clk_i, JB1L7991Q, VCC, GND);


--X1_dffs[796] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[796] at LC_X8_Y9_N8
--operation mode is normal

X1_dffs[796]_lut_out = X1_dffs[797];
X1_dffs[796] = DFFEA(X1_dffs[796]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[815] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[815] at LC_X9_Y5_N2
--operation mode is normal

X1_dffs[815]_lut_out = X1_dffs[816];
X1_dffs[815] = DFFEA(X1_dffs[815]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W762L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_266_sm1|p_match_out~148 at LC_X9_Y6_N2
--operation mode is normal

W762L3 = AMPP_FUNCTION(X1_dffs[816], B1_acq_trigger_in_reg[266], X1_dffs[815]);

--W762_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_266_sm1|holdff at LC_X9_Y6_N2
--operation mode is normal

W762_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[266], VCC, GND);


--W762L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_266_sm1|p_match_out~104 at LC_X9_Y5_N5
--operation mode is normal

W762L2 = AMPP_FUNCTION(X1_dffs[815], B1_acq_trigger_in_reg[266]);

--X1_dffs[816] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[816] at LC_X9_Y5_N5
--operation mode is normal

X1_dffs[816]_sload_eqn = X1_dffs[817];
X1_dffs[816] = DFFEA(X1_dffs[816]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[817] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[817] at LC_X6_Y18_N2
--operation mode is normal

X1_dffs[817]_lut_out = X1_dffs[818];
X1_dffs[817] = DFFEA(X1_dffs[817]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[812] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[812] at LC_X9_Y5_N6
--operation mode is normal

X1_dffs[812]_sload_eqn = X1_dffs[813];
X1_dffs[812] = DFFEA(X1_dffs[812]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[813] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[813] at LC_X9_Y5_N1
--operation mode is normal

X1_dffs[813]_sload_eqn = X1_dffs[814];
X1_dffs[813] = DFFEA(X1_dffs[813]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[814] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[814] at LC_X9_Y5_N7
--operation mode is normal

X1_dffs[814]_sload_eqn = X1_dffs[815];
X1_dffs[814] = DFFEA(X1_dffs[814]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[809] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[809] at LC_X9_Y4_N2
--operation mode is normal

X1_dffs[809]_lut_out = X1_dffs[810];
X1_dffs[809] = DFFEA(X1_dffs[809]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--B1_acq_trigger_in_reg[264] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[264] at LC_X23_Y4_N9
--operation mode is normal

B1_acq_trigger_in_reg[264] = AMPP_FUNCTION(clk_i, JB1_reduce_nor_2140, VCC);


--W562L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_264_sm1|p_match_out~148 at LC_X9_Y4_N4
--operation mode is normal

W562L3 = AMPP_FUNCTION(X1_dffs[809], B1_acq_trigger_in_reg[264], X1_dffs[810]);

--W562_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_264_sm1|holdff at LC_X9_Y4_N4
--operation mode is normal

W562_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[264], VCC, GND);


--W562L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_264_sm1|p_match_out~104 at LC_X9_Y4_N9
--operation mode is normal

W562L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[264], X1_dffs[809]);

--X1_dffs[810] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[810] at LC_X9_Y4_N9
--operation mode is normal

X1_dffs[810]_sload_eqn = X1_dffs[811];
X1_dffs[810] = DFFEA(X1_dffs[810]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[811] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[811] at LC_X9_Y5_N4
--operation mode is normal

X1_dffs[811]_lut_out = X1_dffs[812];
X1_dffs[811] = DFFEA(X1_dffs[811]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[807] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[807] at LC_X9_Y4_N5
--operation mode is normal

X1_dffs[807]_lut_out = X1_dffs[808];
X1_dffs[807] = DFFEA(X1_dffs[807]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[806] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[806] at LC_X9_Y4_N7
--operation mode is normal

X1_dffs[806]_sload_eqn = X1_dffs[807];
X1_dffs[806] = DFFEA(X1_dffs[806]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W462L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_263_sm1|p_match_out~148 at LC_X9_Y3_N5
--operation mode is normal

W462L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[263], X1_dffs[807], X1_dffs[806]);

--W462_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_263_sm1|holdff at LC_X9_Y3_N5
--operation mode is normal

W462_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[263], VCC, GND);


--W462L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_263_sm1|p_match_out~104 at LC_X9_Y3_N2
--operation mode is normal

W462L2 = AMPP_FUNCTION(X1_dffs[807], X1_dffs[806]);

--B1_acq_trigger_in_reg[263] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[263] at LC_X9_Y3_N2
--operation mode is normal

B1_acq_trigger_in_reg[263] = AMPP_FUNCTION(clk_i, JB1L1002Q, VCC, GND);


--X1_dffs[808] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[808] at LC_X9_Y4_N8
--operation mode is normal

X1_dffs[808]_lut_out = X1_dffs[809];
X1_dffs[808] = DFFEA(X1_dffs[808]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[827] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[827] at LC_X6_Y20_N5
--operation mode is normal

X1_dffs[827]_lut_out = X1_dffs[828];
X1_dffs[827] = DFFEA(X1_dffs[827]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W172L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_270_sm1|p_match_out~148 at LC_X6_Y20_N8
--operation mode is normal

W172L3 = AMPP_FUNCTION(X1_dffs[828], X1_dffs[827], B1_acq_trigger_in_reg[270]);

--W172_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_270_sm1|holdff at LC_X6_Y20_N8
--operation mode is normal

W172_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[270], VCC, GND);


--W172L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_270_sm1|p_match_out~104 at LC_X6_Y20_N2
--operation mode is normal

W172L2 = AMPP_FUNCTION(X1_dffs[827], B1_acq_trigger_in_reg[270]);

--X1_dffs[828] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[828] at LC_X6_Y20_N2
--operation mode is normal

X1_dffs[828]_sload_eqn = X1_dffs[829];
X1_dffs[828] = DFFEA(X1_dffs[828]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[829] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[829] at LC_X7_Y19_N6
--operation mode is normal

X1_dffs[829]_lut_out = X1_dffs[830];
X1_dffs[829] = DFFEA(X1_dffs[829]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[824] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[824] at LC_X6_Y19_N4
--operation mode is normal

X1_dffs[824]_lut_out = X1_dffs[825];
X1_dffs[824] = DFFEA(X1_dffs[824]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W072L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_269_sm1|p_match_out~148 at LC_X6_Y18_N8
--operation mode is normal

W072L3 = AMPP_FUNCTION(X1_dffs[825], B1_acq_trigger_in_reg[269], X1_dffs[824]);

--W072_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_269_sm1|holdff at LC_X6_Y18_N8
--operation mode is normal

W072_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[269], VCC, GND);


--W072L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_269_sm1|p_match_out~104 at LC_X6_Y19_N8
--operation mode is normal

W072L2 = AMPP_FUNCTION(X1_dffs[824], B1_acq_trigger_in_reg[269]);

--X1_dffs[825] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[825] at LC_X6_Y19_N8
--operation mode is normal

X1_dffs[825]_sload_eqn = X1_dffs[826];
X1_dffs[825] = DFFEA(X1_dffs[825]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[826] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[826] at LC_X6_Y20_N6
--operation mode is normal

X1_dffs[826]_sload_eqn = X1_dffs[827];
X1_dffs[826] = DFFEA(X1_dffs[826]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[821] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[821] at LC_X6_Y18_N1
--operation mode is normal

X1_dffs[821]_lut_out = X1_dffs[822];
X1_dffs[821] = DFFEA(X1_dffs[821]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W962L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_268_sm1|p_match_out~148 at LC_X6_Y18_N3
--operation mode is normal

W962L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[268], X1_dffs[821], X1_dffs[822]);

--W962_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_268_sm1|holdff at LC_X6_Y18_N3
--operation mode is normal

W962_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[268], VCC, GND);


--W962L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_268_sm1|p_match_out~104 at LC_X6_Y18_N9
--operation mode is normal

W962L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[268], X1_dffs[821]);

--X1_dffs[822] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[822] at LC_X6_Y18_N9
--operation mode is normal

X1_dffs[822]_sload_eqn = X1_dffs[823];
X1_dffs[822] = DFFEA(X1_dffs[822]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[823] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[823] at LC_X6_Y19_N3
--operation mode is normal

X1_dffs[823]_lut_out = X1_dffs[824];
X1_dffs[823] = DFFEA(X1_dffs[823]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[818] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[818] at LC_X6_Y18_N4
--operation mode is normal

X1_dffs[818]_sload_eqn = X1_dffs[819];
X1_dffs[818] = DFFEA(X1_dffs[818]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W862L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_267_sm1|p_match_out~148 at LC_X6_Y18_N6
--operation mode is normal

W862L3 = AMPP_FUNCTION(X1_dffs[818], X1_dffs[819], B1_acq_trigger_in_reg[267]);

--W862_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_267_sm1|holdff at LC_X6_Y18_N6
--operation mode is normal

W862_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[267], VCC, GND);


--W862L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_267_sm1|p_match_out~104 at LC_X6_Y18_N5
--operation mode is normal

W862L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[267], X1_dffs[818]);

--X1_dffs[819] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[819] at LC_X6_Y18_N5
--operation mode is normal

X1_dffs[819]_sload_eqn = X1_dffs[820];
X1_dffs[819] = DFFEA(X1_dffs[819]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[820] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[820] at LC_X6_Y18_N7
--operation mode is normal

X1_dffs[820]_sload_eqn = X1_dffs[821];
X1_dffs[820] = DFFEA(X1_dffs[820]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[833] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[833] at LC_X7_Y20_N8
--operation mode is normal

X1_dffs[833]_sload_eqn = X1_dffs[834];
X1_dffs[833] = DFFEA(X1_dffs[833]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W372L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_272_sm1|p_match_out~148 at LC_X7_Y20_N2
--operation mode is normal

W372L3 = AMPP_FUNCTION(X1_dffs[834], B1_acq_trigger_in_reg[272], X1_dffs[833]);

--W372_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_272_sm1|holdff at LC_X7_Y20_N2
--operation mode is normal

W372_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[272], VCC, GND);


--W372L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_272_sm1|p_match_out~104 at LC_X7_Y19_N5
--operation mode is normal

W372L2 = AMPP_FUNCTION(X1_dffs[833], B1_acq_trigger_in_reg[272]);

--X1_dffs[834] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[834] at LC_X7_Y19_N5
--operation mode is normal

X1_dffs[834]_sload_eqn = X1_dffs[835];
X1_dffs[834] = DFFEA(X1_dffs[834]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[835] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[835] at LC_X8_Y19_N4
--operation mode is normal

X1_dffs[835]_lut_out = X1_dffs[836];
X1_dffs[835] = DFFEA(X1_dffs[835]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[830] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[830] at LC_X7_Y19_N4
--operation mode is normal

X1_dffs[830]_sload_eqn = X1_dffs[831];
X1_dffs[830] = DFFEA(X1_dffs[830]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W272L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_271_sm1|p_match_out~148 at LC_X7_Y18_N5
--operation mode is normal

W272L3 = AMPP_FUNCTION(X1_dffs[831], B1_acq_trigger_in_reg[271], X1_dffs[830]);

--W272_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_271_sm1|holdff at LC_X7_Y18_N5
--operation mode is normal

W272_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[271], VCC, GND);


--W272L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_271_sm1|p_match_out~104 at LC_X7_Y19_N9
--operation mode is normal

W272L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[271], X1_dffs[830]);

--X1_dffs[831] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[831] at LC_X7_Y19_N9
--operation mode is normal

X1_dffs[831]_sload_eqn = X1_dffs[832];
X1_dffs[831] = DFFEA(X1_dffs[831]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[832] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[832] at LC_X7_Y19_N3
--operation mode is normal

X1_dffs[832]_sload_eqn = X1_dffs[833];
X1_dffs[832] = DFFEA(X1_dffs[832]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[836] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[836] at LC_X8_Y19_N2
--operation mode is normal

X1_dffs[836]_sload_eqn = X1_dffs[837];
X1_dffs[836] = DFFEA(X1_dffs[836]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W472L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_273_sm1|p_match_out~148 at LC_X9_Y19_N5
--operation mode is normal

W472L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[273], X1_dffs[837], X1_dffs[836]);

--W472_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_273_sm1|holdff at LC_X9_Y19_N5
--operation mode is normal

W472_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[273], VCC, GND);


--W472L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_273_sm1|p_match_out~104 at LC_X8_Y19_N8
--operation mode is normal

W472L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[273], X1_dffs[836]);

--X1_dffs[837] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[837] at LC_X8_Y19_N8
--operation mode is normal

X1_dffs[837]_sload_eqn = X1_dffs[838];
X1_dffs[837] = DFFEA(X1_dffs[837]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[838] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[838] at LC_X8_Y19_N7
--operation mode is normal

X1_dffs[838]_lut_out = X1_dffs[839];
X1_dffs[838] = DFFEA(X1_dffs[838]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[839] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[839] at LC_X8_Y19_N0
--operation mode is normal

X1_dffs[839]_sload_eqn = X1_dffs[840];
X1_dffs[839] = DFFEA(X1_dffs[839]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--W572L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_274_sm1|p_match_out~148 at LC_X8_Y18_N8
--operation mode is normal

W572L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[274], X1_dffs[840], X1_dffs[839]);

--W572_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_274_sm1|holdff at LC_X8_Y18_N8
--operation mode is normal

W572_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[274], VCC, GND);


--W572L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_274_sm1|p_match_out~104 at LC_X8_Y19_N5
--operation mode is normal

W572L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[274], X1_dffs[839]);

--X1_dffs[840] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[840] at LC_X8_Y19_N5
--operation mode is normal

X1_dffs[840]_sload_eqn = X1_dffs[841];
X1_dffs[840] = DFFEA(X1_dffs[840]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[841] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[841] at LC_X9_Y19_N8
--operation mode is normal

X1_dffs[841]_lut_out = X1_dffs[842];
X1_dffs[841] = DFFEA(X1_dffs[841]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--KB6L6Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[5]~reg0 at LC_X8_Y12_N2
--operation mode is normal

KB6L6Q = AMPP_FUNCTION(!A1L5, KB6L6Q, LB1_state[4], D1L4, KB6L7Q, !D1L61, D1_IRSR_ENA);


--D1L41 is sld_hub:SLD_HUB_INST|IRSR_D[4]~1245 at LC_X8_Y12_N0
--operation mode is normal

D1L41 = AMPP_FUNCTION(KB6L5Q, D1L4, LB1_state[4], KB6L6Q);


--D1L91 is sld_hub:SLD_HUB_INST|i~26 at LC_X6_Y13_N8
--operation mode is normal

D1L91 = AMPP_FUNCTION(LB1_state[5], KB4L1Q, D1_OK_TO_UPDATE_IR_Q);


--E1L2 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~141 at LC_X9_Y11_N7
--operation mode is normal

E1L2 = AMPP_FUNCTION(M1_safe_q[2], M1_safe_q[0], M1_safe_q[1]);


--E1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3] at LC_X9_Y11_N9
--operation mode is normal

E1_WORD_SR[3] = AMPP_FUNCTION(!A1L2, altera_internal_jtag, E1L3, M1_safe_q[0], A1L4, !E1_clear_signal, U1L1);


--F1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status[1]~28 at LC_X9_Y13_N5
--operation mode is normal

F1L6 = AMPP_FUNCTION(X1_dffs[5]);

--R1L1Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable~reg0 at LC_X9_Y13_N5
--operation mode is normal

R1L1Q = AMPP_FUNCTION(clk_i, R1L3, !B1_reset_all, GND);


--F1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~64 at LC_X18_Y14_N8
--operation mode is normal

F1L3 = AMPP_FUNCTION(B1_run_instr_on, G1_is_max_write_address_ff, X1_dffs[5], M3_cout);


--X1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[9] at LC_X12_Y12_N3
--operation mode is normal

X1_dffs[9]_lut_out = X1_dffs[10];
X1_dffs[9] = DFFEA(X1_dffs[9]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--P1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~10 at LC_X12_Y12_N8
--operation mode is normal

P1L1 = AMPP_FUNCTION(X1_dffs[9], M3_safe_q[5], M3_safe_q[3]);

--X1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[11] at LC_X12_Y12_N8
--operation mode is normal

X1_dffs[11]_sload_eqn = X1_dffs[12];
X1_dffs[11] = DFFEA(X1_dffs[11]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[13] at LC_X12_Y12_N1
--operation mode is normal

X1_dffs[13]_sload_eqn = X1_dffs[14];
X1_dffs[13] = DFFEA(X1_dffs[13]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--P1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~13 at LC_X12_Y12_N2
--operation mode is normal

P1L2 = AMPP_FUNCTION(M3_safe_q[0], X1_dffs[13], M3_safe_q[7]);

--X1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[6] at LC_X12_Y12_N2
--operation mode is normal

X1_dffs[6]_sload_eqn = X1_dffs[7];
X1_dffs[6] = DFFEA(X1_dffs[6]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[10] at LC_X12_Y12_N9
--operation mode is normal

X1_dffs[10]_lut_out = X1_dffs[11];
X1_dffs[10] = DFFEA(X1_dffs[10]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--P1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~18 at LC_X12_Y12_N6
--operation mode is normal

P1L3 = AMPP_FUNCTION(M3_safe_q[1], M3_safe_q[4], X1_dffs[10]);

--X1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[7] at LC_X12_Y12_N6
--operation mode is normal

X1_dffs[7]_sload_eqn = X1_dffs[8];
X1_dffs[7] = DFFEA(X1_dffs[7]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[8] at LC_X12_Y12_N0
--operation mode is normal

X1_dffs[8]_sload_eqn = X1_dffs[9];
X1_dffs[8] = DFFEA(X1_dffs[8]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--P1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~25 at LC_X12_Y12_N4
--operation mode is normal

P1L4 = AMPP_FUNCTION(M3_safe_q[2], M3_safe_q[6], X1_dffs[8]);

--X1_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[12] at LC_X12_Y12_N4
--operation mode is normal

X1_dffs[12]_sload_eqn = X1_dffs[13];
X1_dffs[12] = DFFEA(X1_dffs[12]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--P1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~34 at LC_X12_Y12_N5
--operation mode is normal

P1L5 = AMPP_FUNCTION(P1L2, P1L3, P1L1, P1L4);


--F1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~2 at LC_X12_Y14_N9
--operation mode is normal

F1L1 = AMPP_FUNCTION(F1L6, P1L5, F1L3, N1L3);


--X2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at LC_X12_Y11_N6
--operation mode is normal

X2_dffs[3]_lut_out = X2_dffs[4] & (M3_safe_q[2] # !A1L4) # !X2_dffs[4] & A1L4 & M3_safe_q[2];
X2_dffs[3] = DFFEA(X2_dffs[3]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--E2_WORD_SR[3] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LC_X6_Y12_N1
--operation mode is normal

E2_WORD_SR[3] = AMPP_FUNCTION(!A1L5, E2L2, altera_internal_jtag, LB1_state[4], !E2_clear_signal, D1L02);


--KB6L7Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[6]~reg0 at LC_X8_Y12_N9
--operation mode is normal

KB6L7Q = AMPP_FUNCTION(!A1L5, KB6L8Q, LB1_state[4], D1L4, KB6L7Q, !D1L61, D1_IRSR_ENA);


--E1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~153 at LC_X9_Y11_N5
--operation mode is normal

E1L3 = AMPP_FUNCTION(M1_safe_q[2], M1_safe_q[1]);


--X1_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[14] at LC_X12_Y12_N7
--operation mode is normal

X1_dffs[14]_sload_eqn = X1_dffs[15];
X1_dffs[14] = DFFEA(X1_dffs[14]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at LC_X12_Y11_N3
--operation mode is normal

X2_dffs[4]_lut_out = A1L4 & M3_safe_q[3] # !A1L4 & X2_dffs[5];
X2_dffs[4] = DFFEA(X2_dffs[4]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--E2L2 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_13_rtl_699_rtl_707_rtl_711~0 at LC_X6_Y11_N4
--operation mode is normal

E2L2 = AMPP_FUNCTION(M8_safe_q[2], M8_safe_q[1], M8_safe_q[0], M8_safe_q[3]);


--X1_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[15] at LC_X12_Y22_N4
--operation mode is normal

X1_dffs[15]_lut_out = X1_dffs[16];
X1_dffs[15] = DFFEA(X1_dffs[15]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at LC_X12_Y11_N7
--operation mode is normal

X2_dffs[5]_lut_out = A1L4 & M3_safe_q[4] # !A1L4 & X2_dffs[6];
X2_dffs[5] = DFFEA(X2_dffs[5]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X1_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[16] at LC_X12_Y22_N2
--operation mode is normal

X1_dffs[16]_sload_eqn = X1_dffs[17];
X1_dffs[16] = DFFEA(X1_dffs[16]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , U1_trigger_setup_ena, , );


--X2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at LC_X12_Y11_N8
--operation mode is normal

X2_dffs[6]_lut_out = A1L4 & M3_safe_q[5] # !A1L4 & X2_dffs[7];
X2_dffs[6] = DFFEA(X2_dffs[6]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at LC_X12_Y11_N4
--operation mode is normal

X2_dffs[7]_lut_out = A1L4 & M3_safe_q[6] # !A1L4 & X2_dffs[8];
X2_dffs[7] = DFFEA(X2_dffs[7]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at LC_X12_Y11_N2
--operation mode is normal

X2_dffs[8]_lut_out = X2_dffs[9] & (M3_safe_q[7] # !A1L4) # !X2_dffs[9] & A1L4 & M3_safe_q[7];
X2_dffs[8] = DFFEA(X2_dffs[8]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at LC_X12_Y9_N2
--operation mode is normal

X2_dffs[9]_lut_out = A1L4 & Y1_dffs[0] # !A1L4 & X2_dffs[10];
X2_dffs[9] = DFFEA(X2_dffs[9]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[0] at LC_X12_Y9_N9
--operation mode is normal

Y1_dffs[0]_lut_out = M3_safe_q[0];
Y1_dffs[0] = DFFEA(Y1_dffs[0]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L3, , );


--X2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at LC_X9_Y9_N2
--operation mode is normal

X2_dffs[10]_lut_out = A1L4 & Y1_dffs[1] # !A1L4 & X2_dffs[11];
X2_dffs[10] = DFFEA(X2_dffs[10]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--G1L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~11 at LC_X9_Y12_N8
--operation mode is normal

G1L3 = AMPP_FUNCTION(S1_status_out[0], R1L5Q, G1L2, X1_dffs[5]);


--Y1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[1] at LC_X9_Y9_N4
--operation mode is normal

Y1_dffs[1]_sload_eqn = M3_safe_q[1];
Y1_dffs[1] = DFFEA(Y1_dffs[1]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L3, , );


--X2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at LC_X12_Y9_N5
--operation mode is normal

X2_dffs[11]_lut_out = Y1_dffs[2] & (A1L4 # X2_dffs[12]) # !Y1_dffs[2] & !A1L4 & X2_dffs[12];
X2_dffs[11] = DFFEA(X2_dffs[11]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[2] at LC_X12_Y9_N3
--operation mode is normal

Y1_dffs[2]_sload_eqn = M3_safe_q[2];
Y1_dffs[2] = DFFEA(Y1_dffs[2]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L3, , );


--X2_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at LC_X12_Y10_N2
--operation mode is normal

X2_dffs[12]_lut_out = X2_dffs[13] & (Y1_dffs[3] # !A1L4) # !X2_dffs[13] & A1L4 & Y1_dffs[3];
X2_dffs[12] = DFFEA(X2_dffs[12]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[3] at LC_X12_Y10_N9
--operation mode is normal

Y1_dffs[3]_sload_eqn = M3_safe_q[3];
Y1_dffs[3] = DFFEA(Y1_dffs[3]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L3, , );


--X2_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at LC_X12_Y10_N3
--operation mode is normal

X2_dffs[13]_lut_out = Y1_dffs[4] & (X2_dffs[14] # A1L4) # !Y1_dffs[4] & X2_dffs[14] & !A1L4;
X2_dffs[13] = DFFEA(X2_dffs[13]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[4] at LC_X12_Y10_N7
--operation mode is normal

Y1_dffs[4]_sload_eqn = M3_safe_q[4];
Y1_dffs[4] = DFFEA(Y1_dffs[4]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L3, , );


--X2_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at LC_X12_Y10_N1
--operation mode is normal

X2_dffs[14]_lut_out = X2_dffs[15] & (Y1_dffs[5] # !A1L4) # !X2_dffs[15] & A1L4 & Y1_dffs[5];
X2_dffs[14] = DFFEA(X2_dffs[14]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[5] at LC_X12_Y10_N4
--operation mode is normal

Y1_dffs[5]_sload_eqn = M3_safe_q[5];
Y1_dffs[5] = DFFEA(Y1_dffs[5]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L3, , );


--X2_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] at LC_X12_Y10_N6
--operation mode is normal

X2_dffs[15]_lut_out = X2_dffs[16] & (Y1_dffs[6] # !A1L4) # !X2_dffs[16] & A1L4 & Y1_dffs[6];
X2_dffs[15] = DFFEA(X2_dffs[15]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[6] at LC_X12_Y10_N8
--operation mode is normal

Y1_dffs[6]_sload_eqn = M3_safe_q[6];
Y1_dffs[6] = DFFEA(Y1_dffs[6]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L3, , );


--X2_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] at LC_X12_Y10_N5
--operation mode is normal

X2_dffs[16]_lut_out = X3_dffs[0] & (Y1_dffs[7] # !A1L4) # !X3_dffs[0] & A1L4 & Y1_dffs[7];
X2_dffs[16] = DFFEA(X2_dffs[16]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[7] at LC_X12_Y10_N0
--operation mode is normal

Y1_dffs[7]_lut_out = M3_safe_q[7];
Y1_dffs[7] = DFFEA(Y1_dffs[7]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L3, , );


--X3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at LC_X12_Y17_N2
--operation mode is normal

X3_dffs[0]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[0] # !J1L2 & X3_dffs[1]) # !J1_reduce_nor_12 & K1_q_b[0];
X3_dffs[0] = DFFEA(X3_dffs[0]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at LC_X12_Y17_N4
--operation mode is normal

X3_dffs[1]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[1] # !J1L2 & X3_dffs[2]) # !J1_reduce_nor_12 & K1_q_b[1];
X3_dffs[1] = DFFEA(X3_dffs[1]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--J1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|offload_shift_ena~4 at LC_X13_Y13_N0
--operation mode is normal

J1L2 = AMPP_FUNCTION(B1_offload_instr_on, A1L4, D1_jtag_debug_mode_usr1, D1L22);


--J1L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_7~24 at LC_X12_Y9_N6
--operation mode is normal

J1L4 = AMPP_FUNCTION(M4_safe_q[5], M4_safe_q[7], M4_safe_q[8], M4_safe_q[6]);


--J1L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_7~29 at LC_X12_Y9_N7
--operation mode is normal

J1L5 = AMPP_FUNCTION(M4_safe_q[4], M4_safe_q[2], M4_safe_q[3], M4_safe_q[1]);


--J1_reduce_nor_12 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_12 at LC_X12_Y9_N8
--operation mode is normal

J1_reduce_nor_12 = AMPP_FUNCTION(J1L4, M4_safe_q[0], J1L5);


--X3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at LC_X13_Y17_N4
--operation mode is normal

X3_dffs[2]_lut_out = J1L2 & K1_q_b[2] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[3] # !J1_reduce_nor_12 & K1_q_b[2]);
X3_dffs[2] = DFFEA(X3_dffs[2]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--F1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~2 at LC_X9_Y12_N6
--operation mode is normal

F1L4 = AMPP_FUNCTION(X1_dffs[5], R1L1Q, F1L2);


--X3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at LC_X14_Y19_N4
--operation mode is normal

X3_dffs[3]_lut_out = J1L2 & K1_q_b[3] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[4] # !J1_reduce_nor_12 & K1_q_b[3]);
X3_dffs[3] = DFFEA(X3_dffs[3]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--J1_acq_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|acq_buf_read_reset at LC_X9_Y13_N1
--operation mode is normal

J1_acq_buf_read_reset = AMPP_FUNCTION(U1L1, B1_offload_instr_on, B1_run_instr_on, B1_reset_all);


--J1_reduce_nor_7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_7 at LC_X12_Y9_N4
--operation mode is normal

J1_reduce_nor_7 = AMPP_FUNCTION(J1L5, M4_safe_q[0], J1L4);


--X3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at LC_X14_Y19_N9
--operation mode is normal

X3_dffs[4]_lut_out = J1L2 & K1_q_b[4] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[5] # !J1_reduce_nor_12 & K1_q_b[4]);
X3_dffs[4] = DFFEA(X3_dffs[4]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at LC_X14_Y19_N5
--operation mode is normal

X3_dffs[5]_lut_out = J1L2 & K1_q_b[5] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[6] # !J1_reduce_nor_12 & K1_q_b[5]);
X3_dffs[5] = DFFEA(X3_dffs[5]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at LC_X14_Y19_N0
--operation mode is normal

X3_dffs[6]_lut_out = J1L2 & K1_q_b[6] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[7] # !J1_reduce_nor_12 & K1_q_b[6]);
X3_dffs[6] = DFFEA(X3_dffs[6]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at LC_X14_Y19_N6
--operation mode is normal

X3_dffs[7]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[7] # !J1L2 & X3_dffs[8]) # !J1_reduce_nor_12 & K1_q_b[7];
X3_dffs[7] = DFFEA(X3_dffs[7]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8] at LC_X14_Y19_N3
--operation mode is normal

X3_dffs[8]_lut_out = J1L2 & K1_q_b[8] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[9] # !J1_reduce_nor_12 & K1_q_b[8]);
X3_dffs[8] = DFFEA(X3_dffs[8]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9] at LC_X14_Y19_N1
--operation mode is normal

X3_dffs[9]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[9] # !J1L2 & X3_dffs[10]) # !J1_reduce_nor_12 & K1_q_b[9];
X3_dffs[9] = DFFEA(X3_dffs[9]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] at LC_X14_Y19_N2
--operation mode is normal

X3_dffs[10]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[10] # !J1L2 & X3_dffs[11]) # !J1_reduce_nor_12 & K1_q_b[10];
X3_dffs[10] = DFFEA(X3_dffs[10]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] at LC_X14_Y19_N8
--operation mode is normal

X3_dffs[11]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[11] # !J1L2 & X3_dffs[12]) # !J1_reduce_nor_12 & K1_q_b[11];
X3_dffs[11] = DFFEA(X3_dffs[11]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] at LC_X14_Y19_N7
--operation mode is normal

X3_dffs[12]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[12] # !J1L2 & X3_dffs[13]) # !J1_reduce_nor_12 & K1_q_b[12];
X3_dffs[12] = DFFEA(X3_dffs[12]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] at LC_X14_Y20_N9
--operation mode is normal

X3_dffs[13]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[13] # !J1L2 & X3_dffs[14]) # !J1_reduce_nor_12 & K1_q_b[13];
X3_dffs[13] = DFFEA(X3_dffs[13]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] at LC_X14_Y20_N2
--operation mode is normal

X3_dffs[14]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[14] # !J1L2 & X3_dffs[15]) # !J1_reduce_nor_12 & K1_q_b[14];
X3_dffs[14] = DFFEA(X3_dffs[14]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] at LC_X14_Y20_N5
--operation mode is normal

X3_dffs[15]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[15] # !J1L2 & X3_dffs[16]) # !J1_reduce_nor_12 & K1_q_b[15];
X3_dffs[15] = DFFEA(X3_dffs[15]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] at LC_X14_Y20_N1
--operation mode is normal

X3_dffs[16]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[16] # !J1L2 & X3_dffs[17]) # !J1_reduce_nor_12 & K1_q_b[16];
X3_dffs[16] = DFFEA(X3_dffs[16]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] at LC_X14_Y20_N3
--operation mode is normal

X3_dffs[17]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[17] # !J1L2 & X3_dffs[18]) # !J1_reduce_nor_12 & K1_q_b[17];
X3_dffs[17] = DFFEA(X3_dffs[17]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] at LC_X14_Y20_N6
--operation mode is normal

X3_dffs[18]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[18] # !J1L2 & X3_dffs[19]) # !J1_reduce_nor_12 & K1_q_b[18];
X3_dffs[18] = DFFEA(X3_dffs[18]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] at LC_X14_Y20_N0
--operation mode is normal

X3_dffs[19]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[19] # !J1L2 & X3_dffs[20]) # !J1_reduce_nor_12 & K1_q_b[19];
X3_dffs[19] = DFFEA(X3_dffs[19]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] at LC_X14_Y20_N4
--operation mode is normal

X3_dffs[20]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[20] # !J1L2 & X3_dffs[21]) # !J1_reduce_nor_12 & K1_q_b[20];
X3_dffs[20] = DFFEA(X3_dffs[20]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] at LC_X14_Y20_N7
--operation mode is normal

X3_dffs[21]_lut_out = J1L2 & K1_q_b[21] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[22] # !J1_reduce_nor_12 & K1_q_b[21]);
X3_dffs[21] = DFFEA(X3_dffs[21]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] at LC_X14_Y20_N8
--operation mode is normal

X3_dffs[22]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[22] # !J1L2 & X3_dffs[23]) # !J1_reduce_nor_12 & K1_q_b[22];
X3_dffs[22] = DFFEA(X3_dffs[22]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[23] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] at LC_X14_Y10_N9
--operation mode is normal

X3_dffs[23]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[23] # !J1L2 & X3_dffs[24]) # !J1_reduce_nor_12 & K1_q_b[23];
X3_dffs[23] = DFFEA(X3_dffs[23]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[24] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] at LC_X14_Y10_N7
--operation mode is normal

X3_dffs[24]_lut_out = J1L2 & K1_q_b[24] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[25] # !J1_reduce_nor_12 & K1_q_b[24]);
X3_dffs[24] = DFFEA(X3_dffs[24]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[25] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] at LC_X14_Y10_N4
--operation mode is normal

X3_dffs[25]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[25] # !J1L2 & X3_dffs[26]) # !J1_reduce_nor_12 & K1_q_b[25];
X3_dffs[25] = DFFEA(X3_dffs[25]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[26] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] at LC_X14_Y10_N0
--operation mode is normal

X3_dffs[26]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[26] # !J1L2 & X3_dffs[27]) # !J1_reduce_nor_12 & K1_q_b[26];
X3_dffs[26] = DFFEA(X3_dffs[26]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[27] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] at LC_X14_Y10_N1
--operation mode is normal

X3_dffs[27]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[27] # !J1L2 & X3_dffs[28]) # !J1_reduce_nor_12 & K1_q_b[27];
X3_dffs[27] = DFFEA(X3_dffs[27]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[28] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] at LC_X14_Y10_N6
--operation mode is normal

X3_dffs[28]_lut_out = J1L2 & K1_q_b[28] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[29] # !J1_reduce_nor_12 & K1_q_b[28]);
X3_dffs[28] = DFFEA(X3_dffs[28]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[29] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] at LC_X14_Y10_N5
--operation mode is normal

X3_dffs[29]_lut_out = J1L2 & K1_q_b[29] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[30] # !J1_reduce_nor_12 & K1_q_b[29]);
X3_dffs[29] = DFFEA(X3_dffs[29]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[30] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] at LC_X14_Y9_N8
--operation mode is normal

X3_dffs[30]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[30] # !J1L2 & X3_dffs[31]) # !J1_reduce_nor_12 & K1_q_b[30];
X3_dffs[30] = DFFEA(X3_dffs[30]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[31] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] at LC_X14_Y8_N4
--operation mode is normal

X3_dffs[31]_lut_out = J1L2 & K1_q_b[31] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[32] # !J1_reduce_nor_12 & K1_q_b[31]);
X3_dffs[31] = DFFEA(X3_dffs[31]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[32] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] at LC_X14_Y9_N2
--operation mode is normal

X3_dffs[32]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[32] # !J1L2 & X3_dffs[33]) # !J1_reduce_nor_12 & K1_q_b[32];
X3_dffs[32] = DFFEA(X3_dffs[32]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[33] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] at LC_X14_Y8_N0
--operation mode is normal

X3_dffs[33]_lut_out = J1L2 & K1_q_b[33] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[34] # !J1_reduce_nor_12 & K1_q_b[33]);
X3_dffs[33] = DFFEA(X3_dffs[33]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[34] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] at LC_X14_Y8_N9
--operation mode is normal

X3_dffs[34]_lut_out = J1L2 & K1_q_b[34] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[35] # !J1_reduce_nor_12 & K1_q_b[34]);
X3_dffs[34] = DFFEA(X3_dffs[34]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[35] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] at LC_X14_Y8_N5
--operation mode is normal

X3_dffs[35]_lut_out = J1L2 & K1_q_b[35] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[36] # !J1_reduce_nor_12 & K1_q_b[35]);
X3_dffs[35] = DFFEA(X3_dffs[35]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[36] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] at LC_X14_Y8_N6
--operation mode is normal

X3_dffs[36]_lut_out = J1L2 & K1_q_b[36] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[37] # !J1_reduce_nor_12 & K1_q_b[36]);
X3_dffs[36] = DFFEA(X3_dffs[36]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[37] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] at LC_X14_Y8_N2
--operation mode is normal

X3_dffs[37]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[37] # !J1L2 & X3_dffs[38]) # !J1_reduce_nor_12 & K1_q_b[37];
X3_dffs[37] = DFFEA(X3_dffs[37]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[38] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] at LC_X14_Y8_N7
--operation mode is normal

X3_dffs[38]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[38] # !J1L2 & X3_dffs[39]) # !J1_reduce_nor_12 & K1_q_b[38];
X3_dffs[38] = DFFEA(X3_dffs[38]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[39] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39] at LC_X14_Y8_N8
--operation mode is normal

X3_dffs[39]_lut_out = J1L2 & K1_q_b[39] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[40] # !J1_reduce_nor_12 & K1_q_b[39]);
X3_dffs[39] = DFFEA(X3_dffs[39]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[40] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40] at LC_X12_Y15_N4
--operation mode is normal

X3_dffs[40]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[40] # !J1L2 & X3_dffs[41]) # !J1_reduce_nor_12 & K1_q_b[40];
X3_dffs[40] = DFFEA(X3_dffs[40]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[41] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] at LC_X12_Y15_N2
--operation mode is normal

X3_dffs[41]_lut_out = J1L2 & K1_q_b[41] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[42] # !J1_reduce_nor_12 & K1_q_b[41]);
X3_dffs[41] = DFFEA(X3_dffs[41]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[42] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] at LC_X13_Y15_N1
--operation mode is normal

X3_dffs[42]_lut_out = J1L2 & K1_q_b[42] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[43] # !J1_reduce_nor_12 & K1_q_b[42]);
X3_dffs[42] = DFFEA(X3_dffs[42]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[43] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] at LC_X13_Y15_N9
--operation mode is normal

X3_dffs[43]_lut_out = J1L2 & K1_q_b[43] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[44] # !J1_reduce_nor_12 & K1_q_b[43]);
X3_dffs[43] = DFFEA(X3_dffs[43]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[44] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] at LC_X13_Y15_N5
--operation mode is normal

X3_dffs[44]_lut_out = J1L2 & K1_q_b[44] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[45] # !J1_reduce_nor_12 & K1_q_b[44]);
X3_dffs[44] = DFFEA(X3_dffs[44]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[45] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] at LC_X13_Y15_N0
--operation mode is normal

X3_dffs[45]_lut_out = J1L2 & K1_q_b[45] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[46] # !J1_reduce_nor_12 & K1_q_b[45]);
X3_dffs[45] = DFFEA(X3_dffs[45]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[46] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] at LC_X13_Y15_N6
--operation mode is normal

X3_dffs[46]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[46] # !J1L2 & X3_dffs[47]) # !J1_reduce_nor_12 & K1_q_b[46];
X3_dffs[46] = DFFEA(X3_dffs[46]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[47] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] at LC_X13_Y15_N4
--operation mode is normal

X3_dffs[47]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[47] # !J1L2 & X3_dffs[48]) # !J1_reduce_nor_12 & K1_q_b[47];
X3_dffs[47] = DFFEA(X3_dffs[47]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[48] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48] at LC_X13_Y15_N8
--operation mode is normal

X3_dffs[48]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[48] # !J1L2 & X3_dffs[49]) # !J1_reduce_nor_12 & K1_q_b[48];
X3_dffs[48] = DFFEA(X3_dffs[48]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[49] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] at LC_X13_Y15_N2
--operation mode is normal

X3_dffs[49]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[49] # !J1L2 & X3_dffs[50]) # !J1_reduce_nor_12 & K1_q_b[49];
X3_dffs[49] = DFFEA(X3_dffs[49]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[50] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50] at LC_X13_Y15_N7
--operation mode is normal

X3_dffs[50]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[50] # !J1L2 & X3_dffs[51]) # !J1_reduce_nor_12 & K1_q_b[50];
X3_dffs[50] = DFFEA(X3_dffs[50]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[51] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51] at LC_X13_Y15_N3
--operation mode is normal

X3_dffs[51]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[51] # !J1L2 & X3_dffs[52]) # !J1_reduce_nor_12 & K1_q_b[51];
X3_dffs[51] = DFFEA(X3_dffs[51]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[52] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52] at LC_X12_Y13_N8
--operation mode is normal

X3_dffs[52]_lut_out = J1L2 & K1_q_b[52] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[53] # !J1_reduce_nor_12 & K1_q_b[52]);
X3_dffs[52] = DFFEA(X3_dffs[52]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[53] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53] at LC_X12_Y13_N9
--operation mode is normal

X3_dffs[53]_lut_out = J1L2 & K1_q_b[53] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[54] # !J1_reduce_nor_12 & K1_q_b[53]);
X3_dffs[53] = DFFEA(X3_dffs[53]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[54] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54] at LC_X13_Y11_N2
--operation mode is normal

X3_dffs[54]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[54] # !J1L2 & X3_dffs[55]) # !J1_reduce_nor_12 & K1_q_b[54];
X3_dffs[54] = DFFEA(X3_dffs[54]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[55] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55] at LC_X13_Y11_N4
--operation mode is normal

X3_dffs[55]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[55] # !J1L2 & X3_dffs[56]) # !J1_reduce_nor_12 & K1_q_b[55];
X3_dffs[55] = DFFEA(X3_dffs[55]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[56] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] at LC_X13_Y12_N3
--operation mode is normal

X3_dffs[56]_lut_out = J1L2 & K1_q_b[56] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[57] # !J1_reduce_nor_12 & K1_q_b[56]);
X3_dffs[56] = DFFEA(X3_dffs[56]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[57] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57] at LC_X13_Y12_N8
--operation mode is normal

X3_dffs[57]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[57] # !J1L2 & X3_dffs[58]) # !J1_reduce_nor_12 & K1_q_b[57];
X3_dffs[57] = DFFEA(X3_dffs[57]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[58] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58] at LC_X14_Y18_N9
--operation mode is normal

X3_dffs[58]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[58] # !J1L2 & X3_dffs[59]) # !J1_reduce_nor_12 & K1_q_b[58];
X3_dffs[58] = DFFEA(X3_dffs[58]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[59] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59] at LC_X14_Y18_N6
--operation mode is normal

X3_dffs[59]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[59] # !J1L2 & X3_dffs[60]) # !J1_reduce_nor_12 & K1_q_b[59];
X3_dffs[59] = DFFEA(X3_dffs[59]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[60] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] at LC_X14_Y18_N2
--operation mode is normal

X3_dffs[60]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[60] # !J1L2 & X3_dffs[61]) # !J1_reduce_nor_12 & K1_q_b[60];
X3_dffs[60] = DFFEA(X3_dffs[60]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[61] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] at LC_X14_Y18_N4
--operation mode is normal

X3_dffs[61]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[61] # !J1L2 & X3_dffs[62]) # !J1_reduce_nor_12 & K1_q_b[61];
X3_dffs[61] = DFFEA(X3_dffs[61]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[62] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] at LC_X14_Y18_N8
--operation mode is normal

X3_dffs[62]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[62] # !J1L2 & X3_dffs[63]) # !J1_reduce_nor_12 & K1_q_b[62];
X3_dffs[62] = DFFEA(X3_dffs[62]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[63] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] at LC_X14_Y18_N1
--operation mode is normal

X3_dffs[63]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[63] # !J1L2 & X3_dffs[64]) # !J1_reduce_nor_12 & K1_q_b[63];
X3_dffs[63] = DFFEA(X3_dffs[63]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[64] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] at LC_X14_Y18_N5
--operation mode is normal

X3_dffs[64]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[64] # !J1L2 & X3_dffs[65]) # !J1_reduce_nor_12 & K1_q_b[64];
X3_dffs[64] = DFFEA(X3_dffs[64]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[65] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65] at LC_X14_Y18_N3
--operation mode is normal

X3_dffs[65]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[65] # !J1L2 & X3_dffs[66]) # !J1_reduce_nor_12 & K1_q_b[65];
X3_dffs[65] = DFFEA(X3_dffs[65]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[66] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66] at LC_X14_Y18_N7
--operation mode is normal

X3_dffs[66]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[66] # !J1L2 & X3_dffs[67]) # !J1_reduce_nor_12 & K1_q_b[66];
X3_dffs[66] = DFFEA(X3_dffs[66]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[67] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67] at LC_X14_Y17_N8
--operation mode is normal

X3_dffs[67]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[67] # !J1L2 & X3_dffs[68]) # !J1_reduce_nor_12 & K1_q_b[67];
X3_dffs[67] = DFFEA(X3_dffs[67]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[68] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68] at LC_X14_Y10_N8
--operation mode is normal

X3_dffs[68]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[68] # !J1L2 & X3_dffs[69]) # !J1_reduce_nor_12 & K1_q_b[68];
X3_dffs[68] = DFFEA(X3_dffs[68]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[69] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69] at LC_X13_Y10_N2
--operation mode is normal

X3_dffs[69]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[69] # !J1L2 & X3_dffs[70]) # !J1_reduce_nor_12 & K1_q_b[69];
X3_dffs[69] = DFFEA(X3_dffs[69]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[70] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70] at LC_X13_Y12_N4
--operation mode is normal

X3_dffs[70]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[70] # !J1L2 & X3_dffs[71]) # !J1_reduce_nor_12 & K1_q_b[70];
X3_dffs[70] = DFFEA(X3_dffs[70]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[71] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71] at LC_X14_Y14_N2
--operation mode is normal

X3_dffs[71]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[71] # !J1L2 & X3_dffs[72]) # !J1_reduce_nor_12 & K1_q_b[71];
X3_dffs[71] = DFFEA(X3_dffs[71]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[72] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72] at LC_X14_Y14_N9
--operation mode is normal

X3_dffs[72]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[72] # !J1L2 & X3_dffs[73]) # !J1_reduce_nor_12 & K1_q_b[72];
X3_dffs[72] = DFFEA(X3_dffs[72]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[73] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73] at LC_X14_Y14_N6
--operation mode is normal

X3_dffs[73]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[73] # !J1L2 & X3_dffs[74]) # !J1_reduce_nor_12 & K1_q_b[73];
X3_dffs[73] = DFFEA(X3_dffs[73]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[74] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74] at LC_X14_Y14_N3
--operation mode is normal

X3_dffs[74]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[74] # !J1L2 & X3_dffs[75]) # !J1_reduce_nor_12 & K1_q_b[74];
X3_dffs[74] = DFFEA(X3_dffs[74]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[75] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75] at LC_X14_Y14_N4
--operation mode is normal

X3_dffs[75]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[75] # !J1L2 & X3_dffs[76]) # !J1_reduce_nor_12 & K1_q_b[75];
X3_dffs[75] = DFFEA(X3_dffs[75]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[76] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76] at LC_X14_Y14_N8
--operation mode is normal

X3_dffs[76]_lut_out = J1L2 & K1_q_b[76] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[77] # !J1_reduce_nor_12 & K1_q_b[76]);
X3_dffs[76] = DFFEA(X3_dffs[76]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[77] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] at LC_X14_Y14_N7
--operation mode is normal

X3_dffs[77]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[77] # !J1L2 & X3_dffs[78]) # !J1_reduce_nor_12 & K1_q_b[77];
X3_dffs[77] = DFFEA(X3_dffs[77]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[78] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] at LC_X14_Y14_N1
--operation mode is normal

X3_dffs[78]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[78] # !J1L2 & X3_dffs[79]) # !J1_reduce_nor_12 & K1_q_b[78];
X3_dffs[78] = DFFEA(X3_dffs[78]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[79] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] at LC_X14_Y14_N5
--operation mode is normal

X3_dffs[79]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[79] # !J1L2 & X3_dffs[80]) # !J1_reduce_nor_12 & K1_q_b[79];
X3_dffs[79] = DFFEA(X3_dffs[79]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[80] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] at LC_X14_Y21_N9
--operation mode is normal

X3_dffs[80]_lut_out = J1L2 & K1_q_b[80] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[81] # !J1_reduce_nor_12 & K1_q_b[80]);
X3_dffs[80] = DFFEA(X3_dffs[80]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[81] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] at LC_X13_Y21_N3
--operation mode is normal

X3_dffs[81]_lut_out = J1L2 & K1_q_b[81] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[82] # !J1_reduce_nor_12 & K1_q_b[81]);
X3_dffs[81] = DFFEA(X3_dffs[81]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[82] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82] at LC_X13_Y21_N9
--operation mode is normal

X3_dffs[82]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[82] # !J1L2 & X3_dffs[83]) # !J1_reduce_nor_12 & K1_q_b[82];
X3_dffs[82] = DFFEA(X3_dffs[82]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[83] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83] at LC_X13_Y21_N6
--operation mode is normal

X3_dffs[83]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[83] # !J1L2 & X3_dffs[84]) # !J1_reduce_nor_12 & K1_q_b[83];
X3_dffs[83] = DFFEA(X3_dffs[83]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[84] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84] at LC_X13_Y21_N1
--operation mode is normal

X3_dffs[84]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[84] # !J1L2 & X3_dffs[85]) # !J1_reduce_nor_12 & K1_q_b[84];
X3_dffs[84] = DFFEA(X3_dffs[84]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[85] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85] at LC_X13_Y16_N7
--operation mode is normal

X3_dffs[85]_lut_out = J1L2 & K1_q_b[85] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[86] # !J1_reduce_nor_12 & K1_q_b[85]);
X3_dffs[85] = DFFEA(X3_dffs[85]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[86] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86] at LC_X14_Y15_N4
--operation mode is normal

X3_dffs[86]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[86] # !J1L2 & X3_dffs[87]) # !J1_reduce_nor_12 & K1_q_b[86];
X3_dffs[86] = DFFEA(X3_dffs[86]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[87] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87] at LC_X14_Y15_N3
--operation mode is normal

X3_dffs[87]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[87] # !J1L2 & X3_dffs[88]) # !J1_reduce_nor_12 & K1_q_b[87];
X3_dffs[87] = DFFEA(X3_dffs[87]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[88] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88] at LC_X14_Y15_N0
--operation mode is normal

X3_dffs[88]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[88] # !J1L2 & X3_dffs[89]) # !J1_reduce_nor_12 & K1_q_b[88];
X3_dffs[88] = DFFEA(X3_dffs[88]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[89] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89] at LC_X14_Y15_N7
--operation mode is normal

X3_dffs[89]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[89] # !J1L2 & X3_dffs[90]) # !J1_reduce_nor_12 & K1_q_b[89];
X3_dffs[89] = DFFEA(X3_dffs[89]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[90] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90] at LC_X14_Y14_N0
--operation mode is normal

X3_dffs[90]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[90] # !J1L2 & X3_dffs[91]) # !J1_reduce_nor_12 & K1_q_b[90];
X3_dffs[90] = DFFEA(X3_dffs[90]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[91] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91] at LC_X14_Y15_N5
--operation mode is normal

X3_dffs[91]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[91] # !J1L2 & X3_dffs[92]) # !J1_reduce_nor_12 & K1_q_b[91];
X3_dffs[91] = DFFEA(X3_dffs[91]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[92] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92] at LC_X14_Y15_N2
--operation mode is normal

X3_dffs[92]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[92] # !J1L2 & X3_dffs[93]) # !J1_reduce_nor_12 & K1_q_b[92];
X3_dffs[92] = DFFEA(X3_dffs[92]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[93] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93] at LC_X14_Y15_N8
--operation mode is normal

X3_dffs[93]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[93] # !J1L2 & X3_dffs[94]) # !J1_reduce_nor_12 & K1_q_b[93];
X3_dffs[93] = DFFEA(X3_dffs[93]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[94] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94] at LC_X14_Y15_N6
--operation mode is normal

X3_dffs[94]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[94] # !J1L2 & X3_dffs[95]) # !J1_reduce_nor_12 & K1_q_b[94];
X3_dffs[94] = DFFEA(X3_dffs[94]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[95] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95] at LC_X14_Y12_N2
--operation mode is normal

X3_dffs[95]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[95] # !J1L2 & X3_dffs[96]) # !J1_reduce_nor_12 & K1_q_b[95];
X3_dffs[95] = DFFEA(X3_dffs[95]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[96] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96] at LC_X13_Y10_N8
--operation mode is normal

X3_dffs[96]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[96] # !J1L2 & X3_dffs[97]) # !J1_reduce_nor_12 & K1_q_b[96];
X3_dffs[96] = DFFEA(X3_dffs[96]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[97] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97] at LC_X13_Y9_N2
--operation mode is normal

X3_dffs[97]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[97] # !J1L2 & X3_dffs[98]) # !J1_reduce_nor_12 & K1_q_b[97];
X3_dffs[97] = DFFEA(X3_dffs[97]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[98] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98] at LC_X14_Y9_N3
--operation mode is normal

X3_dffs[98]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[98] # !J1L2 & X3_dffs[99]) # !J1_reduce_nor_12 & K1_q_b[98];
X3_dffs[98] = DFFEA(X3_dffs[98]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[99] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99] at LC_X14_Y9_N9
--operation mode is normal

X3_dffs[99]_lut_out = J1L2 & K1_q_b[99] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[100] # !J1_reduce_nor_12 & K1_q_b[99]);
X3_dffs[99] = DFFEA(X3_dffs[99]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[100] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] at LC_X14_Y9_N4
--operation mode is normal

X3_dffs[100]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[100] # !J1L2 & X3_dffs[101]) # !J1_reduce_nor_12 & K1_q_b[100];
X3_dffs[100] = DFFEA(X3_dffs[100]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[101] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] at LC_X14_Y9_N1
--operation mode is normal

X3_dffs[101]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[101] # !J1L2 & X3_dffs[102]) # !J1_reduce_nor_12 & K1_q_b[101];
X3_dffs[101] = DFFEA(X3_dffs[101]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[102] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] at LC_X14_Y9_N6
--operation mode is normal

X3_dffs[102]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[102] # !J1L2 & X3_dffs[103]) # !J1_reduce_nor_12 & K1_q_b[102];
X3_dffs[102] = DFFEA(X3_dffs[102]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[103] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] at LC_X14_Y9_N5
--operation mode is normal

X3_dffs[103]_lut_out = J1L2 & K1_q_b[103] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[104] # !J1_reduce_nor_12 & K1_q_b[103]);
X3_dffs[103] = DFFEA(X3_dffs[103]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[104] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] at LC_X14_Y9_N7
--operation mode is normal

X3_dffs[104]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[104] # !J1L2 & X3_dffs[105]) # !J1_reduce_nor_12 & K1_q_b[104];
X3_dffs[104] = DFFEA(X3_dffs[104]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[105] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] at LC_X14_Y9_N0
--operation mode is normal

X3_dffs[105]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[105] # !J1L2 & X3_dffs[106]) # !J1_reduce_nor_12 & K1_q_b[105];
X3_dffs[105] = DFFEA(X3_dffs[105]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[106] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] at LC_X12_Y13_N4
--operation mode is normal

X3_dffs[106]_lut_out = J1L2 & K1_q_b[106] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[107] # !J1_reduce_nor_12 & K1_q_b[106]);
X3_dffs[106] = DFFEA(X3_dffs[106]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[107] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107] at LC_X12_Y13_N6
--operation mode is normal

X3_dffs[107]_lut_out = J1L2 & K1_q_b[107] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[108] # !J1_reduce_nor_12 & K1_q_b[107]);
X3_dffs[107] = DFFEA(X3_dffs[107]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[108] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] at LC_X12_Y13_N5
--operation mode is normal

X3_dffs[108]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[108] # !J1L2 & X3_dffs[109]) # !J1_reduce_nor_12 & K1_q_b[108];
X3_dffs[108] = DFFEA(X3_dffs[108]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[109] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] at LC_X12_Y13_N7
--operation mode is normal

X3_dffs[109]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[109] # !J1L2 & X3_dffs[110]) # !J1_reduce_nor_12 & K1_q_b[109];
X3_dffs[109] = DFFEA(X3_dffs[109]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[110] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] at LC_X14_Y10_N3
--operation mode is normal

X3_dffs[110]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[110] # !J1L2 & X3_dffs[111]) # !J1_reduce_nor_12 & K1_q_b[110];
X3_dffs[110] = DFFEA(X3_dffs[110]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[111] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] at LC_X17_Y10_N3
--operation mode is normal

X3_dffs[111]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[111] # !J1L2 & X3_dffs[112]) # !J1_reduce_nor_12 & K1_q_b[111];
X3_dffs[111] = DFFEA(X3_dffs[111]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[112] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] at LC_X17_Y10_N8
--operation mode is normal

X3_dffs[112]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[112] # !J1L2 & X3_dffs[113]) # !J1_reduce_nor_12 & K1_q_b[112];
X3_dffs[112] = DFFEA(X3_dffs[112]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[113] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] at LC_X17_Y10_N0
--operation mode is normal

X3_dffs[113]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[113] # !J1L2 & X3_dffs[114]) # !J1_reduce_nor_12 & K1_q_b[113];
X3_dffs[113] = DFFEA(X3_dffs[113]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[114] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] at LC_X17_Y10_N5
--operation mode is normal

X3_dffs[114]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[114] # !J1L2 & X3_dffs[115]) # !J1_reduce_nor_12 & K1_q_b[114];
X3_dffs[114] = DFFEA(X3_dffs[114]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[115] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] at LC_X17_Y10_N7
--operation mode is normal

X3_dffs[115]_lut_out = J1L2 & K1_q_b[115] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[116] # !J1_reduce_nor_12 & K1_q_b[115]);
X3_dffs[115] = DFFEA(X3_dffs[115]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[116] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] at LC_X17_Y10_N1
--operation mode is normal

X3_dffs[116]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[116] # !J1L2 & X3_dffs[117]) # !J1_reduce_nor_12 & K1_q_b[116];
X3_dffs[116] = DFFEA(X3_dffs[116]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[117] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] at LC_X17_Y10_N4
--operation mode is normal

X3_dffs[117]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[117] # !J1L2 & X3_dffs[118]) # !J1_reduce_nor_12 & K1_q_b[117];
X3_dffs[117] = DFFEA(X3_dffs[117]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[118] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] at LC_X17_Y10_N6
--operation mode is normal

X3_dffs[118]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[118] # !J1L2 & X3_dffs[119]) # !J1_reduce_nor_12 & K1_q_b[118];
X3_dffs[118] = DFFEA(X3_dffs[118]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[119] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] at LC_X17_Y10_N9
--operation mode is normal

X3_dffs[119]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[119] # !J1L2 & X3_dffs[120]) # !J1_reduce_nor_12 & K1_q_b[119];
X3_dffs[119] = DFFEA(X3_dffs[119]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[120] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] at LC_X14_Y15_N9
--operation mode is normal

X3_dffs[120]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[120] # !J1L2 & X3_dffs[121]) # !J1_reduce_nor_12 & K1_q_b[120];
X3_dffs[120] = DFFEA(X3_dffs[120]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[121] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] at LC_X14_Y15_N1
--operation mode is normal

X3_dffs[121]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[121] # !J1L2 & X3_dffs[122]) # !J1_reduce_nor_12 & K1_q_b[121];
X3_dffs[121] = DFFEA(X3_dffs[121]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[122] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] at LC_X17_Y15_N5
--operation mode is normal

X3_dffs[122]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[122] # !J1L2 & X3_dffs[123]) # !J1_reduce_nor_12 & K1_q_b[122];
X3_dffs[122] = DFFEA(X3_dffs[122]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[123] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] at LC_X17_Y17_N6
--operation mode is normal

X3_dffs[123]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[123] # !J1L2 & X3_dffs[124]) # !J1_reduce_nor_12 & K1_q_b[123];
X3_dffs[123] = DFFEA(X3_dffs[123]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[124] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] at LC_X17_Y15_N4
--operation mode is normal

X3_dffs[124]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[124] # !J1L2 & X3_dffs[125]) # !J1_reduce_nor_12 & K1_q_b[124];
X3_dffs[124] = DFFEA(X3_dffs[124]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[125] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125] at LC_X17_Y16_N3
--operation mode is normal

X3_dffs[125]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[125] # !J1L2 & X3_dffs[126]) # !J1_reduce_nor_12 & K1_q_b[125];
X3_dffs[125] = DFFEA(X3_dffs[125]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[126] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] at LC_X17_Y17_N3
--operation mode is normal

X3_dffs[126]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[126] # !J1L2 & X3_dffs[127]) # !J1_reduce_nor_12 & K1_q_b[126];
X3_dffs[126] = DFFEA(X3_dffs[126]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[127] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127] at LC_X17_Y17_N1
--operation mode is normal

X3_dffs[127]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[127] # !J1L2 & X3_dffs[128]) # !J1_reduce_nor_12 & K1_q_b[127];
X3_dffs[127] = DFFEA(X3_dffs[127]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[128] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128] at LC_X17_Y17_N7
--operation mode is normal

X3_dffs[128]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[128] # !J1L2 & X3_dffs[129]) # !J1_reduce_nor_12 & K1_q_b[128];
X3_dffs[128] = DFFEA(X3_dffs[128]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[129] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] at LC_X17_Y17_N5
--operation mode is normal

X3_dffs[129]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[129] # !J1L2 & X3_dffs[130]) # !J1_reduce_nor_12 & K1_q_b[129];
X3_dffs[129] = DFFEA(X3_dffs[129]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[130] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130] at LC_X17_Y13_N2
--operation mode is normal

X3_dffs[130]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[130] # !J1L2 & X3_dffs[131]) # !J1_reduce_nor_12 & K1_q_b[130];
X3_dffs[130] = DFFEA(X3_dffs[130]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[131] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131] at LC_X17_Y13_N3
--operation mode is normal

X3_dffs[131]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[131] # !J1L2 & X3_dffs[132]) # !J1_reduce_nor_12 & K1_q_b[131];
X3_dffs[131] = DFFEA(X3_dffs[131]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[132] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132] at LC_X17_Y13_N7
--operation mode is normal

X3_dffs[132]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[132] # !J1L2 & X3_dffs[133]) # !J1_reduce_nor_12 & K1_q_b[132];
X3_dffs[132] = DFFEA(X3_dffs[132]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[133] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133] at LC_X17_Y13_N8
--operation mode is normal

X3_dffs[133]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[133] # !J1L2 & X3_dffs[134]) # !J1_reduce_nor_12 & K1_q_b[133];
X3_dffs[133] = DFFEA(X3_dffs[133]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[134] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] at LC_X17_Y13_N5
--operation mode is normal

X3_dffs[134]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[134] # !J1L2 & X3_dffs[135]) # !J1_reduce_nor_12 & K1_q_b[134];
X3_dffs[134] = DFFEA(X3_dffs[134]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[135] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135] at LC_X17_Y13_N6
--operation mode is normal

X3_dffs[135]_lut_out = J1L2 & K1_q_b[135] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[136] # !J1_reduce_nor_12 & K1_q_b[135]);
X3_dffs[135] = DFFEA(X3_dffs[135]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[136] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136] at LC_X17_Y13_N9
--operation mode is normal

X3_dffs[136]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[136] # !J1L2 & X3_dffs[137]) # !J1_reduce_nor_12 & K1_q_b[136];
X3_dffs[136] = DFFEA(X3_dffs[136]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[137] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137] at LC_X17_Y13_N4
--operation mode is normal

X3_dffs[137]_lut_out = J1L2 & K1_q_b[137] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[138] # !J1_reduce_nor_12 & K1_q_b[137]);
X3_dffs[137] = DFFEA(X3_dffs[137]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[138] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138] at LC_X17_Y13_N1
--operation mode is normal

X3_dffs[138]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[138] # !J1L2 & X3_dffs[139]) # !J1_reduce_nor_12 & K1_q_b[138];
X3_dffs[138] = DFFEA(X3_dffs[138]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[139] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139] at LC_X17_Y13_N0
--operation mode is normal

X3_dffs[139]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[139] # !J1L2 & X3_dffs[140]) # !J1_reduce_nor_12 & K1_q_b[139];
X3_dffs[139] = DFFEA(X3_dffs[139]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[140] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140] at LC_X17_Y16_N4
--operation mode is normal

X3_dffs[140]_lut_out = J1L2 & K1_q_b[140] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[141] # !J1_reduce_nor_12 & K1_q_b[140]);
X3_dffs[140] = DFFEA(X3_dffs[140]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[141] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] at LC_X17_Y16_N2
--operation mode is normal

X3_dffs[141]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[141] # !J1L2 & X3_dffs[142]) # !J1_reduce_nor_12 & K1_q_b[141];
X3_dffs[141] = DFFEA(X3_dffs[141]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[142] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142] at LC_X17_Y16_N7
--operation mode is normal

X3_dffs[142]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[142] # !J1L2 & X3_dffs[143]) # !J1_reduce_nor_12 & K1_q_b[142];
X3_dffs[142] = DFFEA(X3_dffs[142]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[143] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143] at LC_X17_Y16_N0
--operation mode is normal

X3_dffs[143]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[143] # !J1L2 & X3_dffs[144]) # !J1_reduce_nor_12 & K1_q_b[143];
X3_dffs[143] = DFFEA(X3_dffs[143]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[144] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144] at LC_X17_Y16_N5
--operation mode is normal

X3_dffs[144]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[144] # !J1L2 & X3_dffs[145]) # !J1_reduce_nor_12 & K1_q_b[144];
X3_dffs[144] = DFFEA(X3_dffs[144]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[145] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145] at LC_X17_Y16_N6
--operation mode is normal

X3_dffs[145]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[145] # !J1L2 & X3_dffs[146]) # !J1_reduce_nor_12 & K1_q_b[145];
X3_dffs[145] = DFFEA(X3_dffs[145]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[146] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146] at LC_X17_Y16_N9
--operation mode is normal

X3_dffs[146]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[146] # !J1L2 & X3_dffs[147]) # !J1_reduce_nor_12 & K1_q_b[146];
X3_dffs[146] = DFFEA(X3_dffs[146]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[147] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147] at LC_X17_Y15_N8
--operation mode is normal

X3_dffs[147]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[147] # !J1L2 & X3_dffs[148]) # !J1_reduce_nor_12 & K1_q_b[147];
X3_dffs[147] = DFFEA(X3_dffs[147]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[148] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148] at LC_X17_Y15_N3
--operation mode is normal

X3_dffs[148]_lut_out = J1L2 & K1_q_b[148] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[149] # !J1_reduce_nor_12 & K1_q_b[148]);
X3_dffs[148] = DFFEA(X3_dffs[148]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[149] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149] at LC_X17_Y15_N7
--operation mode is normal

X3_dffs[149]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[149] # !J1L2 & X3_dffs[150]) # !J1_reduce_nor_12 & K1_q_b[149];
X3_dffs[149] = DFFEA(X3_dffs[149]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[150] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150] at LC_X14_Y12_N6
--operation mode is normal

X3_dffs[150]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[150] # !J1L2 & X3_dffs[151]) # !J1_reduce_nor_12 & K1_q_b[150];
X3_dffs[150] = DFFEA(X3_dffs[150]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[151] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151] at LC_X14_Y12_N9
--operation mode is normal

X3_dffs[151]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[151] # !J1L2 & X3_dffs[152]) # !J1_reduce_nor_12 & K1_q_b[151];
X3_dffs[151] = DFFEA(X3_dffs[151]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[152] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152] at LC_X14_Y12_N3
--operation mode is normal

X3_dffs[152]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[152] # !J1L2 & X3_dffs[153]) # !J1_reduce_nor_12 & K1_q_b[152];
X3_dffs[152] = DFFEA(X3_dffs[152]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[153] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153] at LC_X14_Y12_N1
--operation mode is normal

X3_dffs[153]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[153] # !J1L2 & X3_dffs[154]) # !J1_reduce_nor_12 & K1_q_b[153];
X3_dffs[153] = DFFEA(X3_dffs[153]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[154] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154] at LC_X14_Y11_N2
--operation mode is normal

X3_dffs[154]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[154] # !J1L2 & X3_dffs[155]) # !J1_reduce_nor_12 & K1_q_b[154];
X3_dffs[154] = DFFEA(X3_dffs[154]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[155] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155] at LC_X14_Y11_N6
--operation mode is normal

X3_dffs[155]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[155] # !J1L2 & X3_dffs[156]) # !J1_reduce_nor_12 & K1_q_b[155];
X3_dffs[155] = DFFEA(X3_dffs[155]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[156] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156] at LC_X14_Y12_N0
--operation mode is normal

X3_dffs[156]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[156] # !J1L2 & X3_dffs[157]) # !J1_reduce_nor_12 & K1_q_b[156];
X3_dffs[156] = DFFEA(X3_dffs[156]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[157] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157] at LC_X14_Y11_N9
--operation mode is normal

X3_dffs[157]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[157] # !J1L2 & X3_dffs[158]) # !J1_reduce_nor_12 & K1_q_b[157];
X3_dffs[157] = DFFEA(X3_dffs[157]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[158] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158] at LC_X14_Y12_N4
--operation mode is normal

X3_dffs[158]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[158] # !J1L2 & X3_dffs[159]) # !J1_reduce_nor_12 & K1_q_b[158];
X3_dffs[158] = DFFEA(X3_dffs[158]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[159] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159] at LC_X14_Y12_N8
--operation mode is normal

X3_dffs[159]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[159] # !J1L2 & X3_dffs[160]) # !J1_reduce_nor_12 & K1_q_b[159];
X3_dffs[159] = DFFEA(X3_dffs[159]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[160] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160] at LC_X14_Y16_N4
--operation mode is normal

X3_dffs[160]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[160] # !J1L2 & X3_dffs[161]) # !J1_reduce_nor_12 & K1_q_b[160];
X3_dffs[160] = DFFEA(X3_dffs[160]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[161] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161] at LC_X14_Y16_N7
--operation mode is normal

X3_dffs[161]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[161] # !J1L2 & X3_dffs[162]) # !J1_reduce_nor_12 & K1_q_b[161];
X3_dffs[161] = DFFEA(X3_dffs[161]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[162] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] at LC_X14_Y16_N8
--operation mode is normal

X3_dffs[162]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[162] # !J1L2 & X3_dffs[163]) # !J1_reduce_nor_12 & K1_q_b[162];
X3_dffs[162] = DFFEA(X3_dffs[162]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[163] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163] at LC_X14_Y16_N6
--operation mode is normal

X3_dffs[163]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[163] # !J1L2 & X3_dffs[164]) # !J1_reduce_nor_12 & K1_q_b[163];
X3_dffs[163] = DFFEA(X3_dffs[163]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[164] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164] at LC_X14_Y16_N0
--operation mode is normal

X3_dffs[164]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[164] # !J1L2 & X3_dffs[165]) # !J1_reduce_nor_12 & K1_q_b[164];
X3_dffs[164] = DFFEA(X3_dffs[164]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[165] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165] at LC_X14_Y16_N5
--operation mode is normal

X3_dffs[165]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[165] # !J1L2 & X3_dffs[166]) # !J1_reduce_nor_12 & K1_q_b[165];
X3_dffs[165] = DFFEA(X3_dffs[165]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[166] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166] at LC_X14_Y16_N9
--operation mode is normal

X3_dffs[166]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[166] # !J1L2 & X3_dffs[167]) # !J1_reduce_nor_12 & K1_q_b[166];
X3_dffs[166] = DFFEA(X3_dffs[166]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[167] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167] at LC_X14_Y16_N3
--operation mode is normal

X3_dffs[167]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[167] # !J1L2 & X3_dffs[168]) # !J1_reduce_nor_12 & K1_q_b[167];
X3_dffs[167] = DFFEA(X3_dffs[167]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[168] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168] at LC_X13_Y17_N2
--operation mode is normal

X3_dffs[168]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[168] # !J1L2 & X3_dffs[169]) # !J1_reduce_nor_12 & K1_q_b[168];
X3_dffs[168] = DFFEA(X3_dffs[168]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[169] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169] at LC_X13_Y16_N4
--operation mode is normal

X3_dffs[169]_lut_out = J1L2 & K1_q_b[169] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[170] # !J1_reduce_nor_12 & K1_q_b[169]);
X3_dffs[169] = DFFEA(X3_dffs[169]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[170] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170] at LC_X13_Y17_N6
--operation mode is normal

X3_dffs[170]_lut_out = J1L2 & K1_q_b[170] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[171] # !J1_reduce_nor_12 & K1_q_b[170]);
X3_dffs[170] = DFFEA(X3_dffs[170]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[171] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171] at LC_X13_Y17_N9
--operation mode is normal

X3_dffs[171]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[171] # !J1L2 & X3_dffs[172]) # !J1_reduce_nor_12 & K1_q_b[171];
X3_dffs[171] = DFFEA(X3_dffs[171]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[172] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172] at LC_X13_Y12_N2
--operation mode is normal

X3_dffs[172]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[172] # !J1L2 & X3_dffs[173]) # !J1_reduce_nor_12 & K1_q_b[172];
X3_dffs[172] = DFFEA(X3_dffs[172]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[173] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173] at LC_X14_Y12_N5
--operation mode is normal

X3_dffs[173]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[173] # !J1L2 & X3_dffs[174]) # !J1_reduce_nor_12 & K1_q_b[173];
X3_dffs[173] = DFFEA(X3_dffs[173]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[174] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174] at LC_X14_Y11_N4
--operation mode is normal

X3_dffs[174]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[174] # !J1L2 & X3_dffs[175]) # !J1_reduce_nor_12 & K1_q_b[174];
X3_dffs[174] = DFFEA(X3_dffs[174]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[175] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175] at LC_X14_Y11_N3
--operation mode is normal

X3_dffs[175]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[175] # !J1L2 & X3_dffs[176]) # !J1_reduce_nor_12 & K1_q_b[175];
X3_dffs[175] = DFFEA(X3_dffs[175]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[176] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176] at LC_X14_Y11_N7
--operation mode is normal

X3_dffs[176]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[176] # !J1L2 & X3_dffs[177]) # !J1_reduce_nor_12 & K1_q_b[176];
X3_dffs[176] = DFFEA(X3_dffs[176]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[177] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177] at LC_X14_Y11_N1
--operation mode is normal

X3_dffs[177]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[177] # !J1L2 & X3_dffs[178]) # !J1_reduce_nor_12 & K1_q_b[177];
X3_dffs[177] = DFFEA(X3_dffs[177]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[178] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178] at LC_X14_Y11_N0
--operation mode is normal

X3_dffs[178]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[178] # !J1L2 & X3_dffs[179]) # !J1_reduce_nor_12 & K1_q_b[178];
X3_dffs[178] = DFFEA(X3_dffs[178]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[179] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179] at LC_X14_Y11_N5
--operation mode is normal

X3_dffs[179]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[179] # !J1L2 & X3_dffs[180]) # !J1_reduce_nor_12 & K1_q_b[179];
X3_dffs[179] = DFFEA(X3_dffs[179]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[180] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180] at LC_X14_Y11_N8
--operation mode is normal

X3_dffs[180]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[180] # !J1L2 & X3_dffs[181]) # !J1_reduce_nor_12 & K1_q_b[180];
X3_dffs[180] = DFFEA(X3_dffs[180]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[181] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181] at LC_X14_Y12_N7
--operation mode is normal

X3_dffs[181]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[181] # !J1L2 & X3_dffs[182]) # !J1_reduce_nor_12 & K1_q_b[181];
X3_dffs[181] = DFFEA(X3_dffs[181]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[182] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182] at LC_X14_Y13_N4
--operation mode is normal

X3_dffs[182]_lut_out = J1L2 & K1_q_b[182] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[183] # !J1_reduce_nor_12 & K1_q_b[182]);
X3_dffs[182] = DFFEA(X3_dffs[182]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[183] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183] at LC_X14_Y13_N7
--operation mode is normal

X3_dffs[183]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[183] # !J1L2 & X3_dffs[184]) # !J1_reduce_nor_12 & K1_q_b[183];
X3_dffs[183] = DFFEA(X3_dffs[183]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[184] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184] at LC_X14_Y13_N8
--operation mode is normal

X3_dffs[184]_lut_out = J1L2 & K1_q_b[184] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[185] # !J1_reduce_nor_12 & K1_q_b[184]);
X3_dffs[184] = DFFEA(X3_dffs[184]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[185] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185] at LC_X14_Y13_N2
--operation mode is normal

X3_dffs[185]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[185] # !J1L2 & X3_dffs[186]) # !J1_reduce_nor_12 & K1_q_b[185];
X3_dffs[185] = DFFEA(X3_dffs[185]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[186] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186] at LC_X14_Y13_N3
--operation mode is normal

X3_dffs[186]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[186] # !J1L2 & X3_dffs[187]) # !J1_reduce_nor_12 & K1_q_b[186];
X3_dffs[186] = DFFEA(X3_dffs[186]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[187] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187] at LC_X14_Y13_N6
--operation mode is normal

X3_dffs[187]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[187] # !J1L2 & X3_dffs[188]) # !J1_reduce_nor_12 & K1_q_b[187];
X3_dffs[187] = DFFEA(X3_dffs[187]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[188] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188] at LC_X14_Y13_N1
--operation mode is normal

X3_dffs[188]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[188] # !J1L2 & X3_dffs[189]) # !J1_reduce_nor_12 & K1_q_b[188];
X3_dffs[188] = DFFEA(X3_dffs[188]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[189] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189] at LC_X14_Y13_N9
--operation mode is normal

X3_dffs[189]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[189] # !J1L2 & X3_dffs[190]) # !J1_reduce_nor_12 & K1_q_b[189];
X3_dffs[189] = DFFEA(X3_dffs[189]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[190] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190] at LC_X14_Y13_N0
--operation mode is normal

X3_dffs[190]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[190] # !J1L2 & X3_dffs[191]) # !J1_reduce_nor_12 & K1_q_b[190];
X3_dffs[190] = DFFEA(X3_dffs[190]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[191] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191] at LC_X14_Y13_N5
--operation mode is normal

X3_dffs[191]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[191] # !J1L2 & X3_dffs[192]) # !J1_reduce_nor_12 & K1_q_b[191];
X3_dffs[191] = DFFEA(X3_dffs[191]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[192] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192] at LC_X14_Y16_N1
--operation mode is normal

X3_dffs[192]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[192] # !J1L2 & X3_dffs[193]) # !J1_reduce_nor_12 & K1_q_b[192];
X3_dffs[192] = DFFEA(X3_dffs[192]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[193] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193] at LC_X12_Y16_N2
--operation mode is normal

X3_dffs[193]_lut_out = J1L2 & K1_q_b[193] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[194] # !J1_reduce_nor_12 & K1_q_b[193]);
X3_dffs[193] = DFFEA(X3_dffs[193]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[194] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194] at LC_X13_Y16_N2
--operation mode is normal

X3_dffs[194]_lut_out = J1L2 & K1_q_b[194] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[195] # !J1_reduce_nor_12 & K1_q_b[194]);
X3_dffs[194] = DFFEA(X3_dffs[194]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[195] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195] at LC_X13_Y16_N5
--operation mode is normal

X3_dffs[195]_lut_out = J1L2 & K1_q_b[195] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[196] # !J1_reduce_nor_12 & K1_q_b[195]);
X3_dffs[195] = DFFEA(X3_dffs[195]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[196] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196] at LC_X13_Y17_N5
--operation mode is normal

X3_dffs[196]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[196] # !J1L2 & X3_dffs[197]) # !J1_reduce_nor_12 & K1_q_b[196];
X3_dffs[196] = DFFEA(X3_dffs[196]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[197] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197] at LC_X13_Y17_N7
--operation mode is normal

X3_dffs[197]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[197] # !J1L2 & X3_dffs[198]) # !J1_reduce_nor_12 & K1_q_b[197];
X3_dffs[197] = DFFEA(X3_dffs[197]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[198] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198] at LC_X14_Y17_N2
--operation mode is normal

X3_dffs[198]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[198] # !J1L2 & X3_dffs[199]) # !J1_reduce_nor_12 & K1_q_b[198];
X3_dffs[198] = DFFEA(X3_dffs[198]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[199] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[199] at LC_X14_Y17_N9
--operation mode is normal

X3_dffs[199]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[199] # !J1L2 & X3_dffs[200]) # !J1_reduce_nor_12 & K1_q_b[199];
X3_dffs[199] = DFFEA(X3_dffs[199]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[200] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200] at LC_X14_Y17_N4
--operation mode is normal

X3_dffs[200]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[200] # !J1L2 & X3_dffs[201]) # !J1_reduce_nor_12 & K1_q_b[200];
X3_dffs[200] = DFFEA(X3_dffs[200]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[201] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201] at LC_X14_Y17_N1
--operation mode is normal

X3_dffs[201]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[201] # !J1L2 & X3_dffs[202]) # !J1_reduce_nor_12 & K1_q_b[201];
X3_dffs[201] = DFFEA(X3_dffs[201]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[202] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202] at LC_X14_Y17_N5
--operation mode is normal

X3_dffs[202]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[202] # !J1L2 & X3_dffs[203]) # !J1_reduce_nor_12 & K1_q_b[202];
X3_dffs[202] = DFFEA(X3_dffs[202]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[203] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203] at LC_X14_Y17_N7
--operation mode is normal

X3_dffs[203]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[203] # !J1L2 & X3_dffs[204]) # !J1_reduce_nor_12 & K1_q_b[203];
X3_dffs[203] = DFFEA(X3_dffs[203]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[204] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204] at LC_X14_Y16_N2
--operation mode is normal

X3_dffs[204]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[204] # !J1L2 & X3_dffs[205]) # !J1_reduce_nor_12 & K1_q_b[204];
X3_dffs[204] = DFFEA(X3_dffs[204]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[205] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205] at LC_X13_Y16_N3
--operation mode is normal

X3_dffs[205]_lut_out = J1L2 & K1_q_b[205] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[206] # !J1_reduce_nor_12 & K1_q_b[205]);
X3_dffs[205] = DFFEA(X3_dffs[205]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[206] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206] at LC_X13_Y16_N6
--operation mode is normal

X3_dffs[206]_lut_out = J1L2 & K1_q_b[206] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[207] # !J1_reduce_nor_12 & K1_q_b[206]);
X3_dffs[206] = DFFEA(X3_dffs[206]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[207] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207] at LC_X13_Y16_N9
--operation mode is normal

X3_dffs[207]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[207] # !J1L2 & X3_dffs[208]) # !J1_reduce_nor_12 & K1_q_b[207];
X3_dffs[207] = DFFEA(X3_dffs[207]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[208] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208] at LC_X13_Y21_N4
--operation mode is normal

X3_dffs[208]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[208] # !J1L2 & X3_dffs[209]) # !J1_reduce_nor_12 & K1_q_b[208];
X3_dffs[208] = DFFEA(X3_dffs[208]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[209] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209] at LC_X14_Y21_N6
--operation mode is normal

X3_dffs[209]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[209] # !J1L2 & X3_dffs[210]) # !J1_reduce_nor_12 & K1_q_b[209];
X3_dffs[209] = DFFEA(X3_dffs[209]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[210] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210] at LC_X14_Y21_N2
--operation mode is normal

X3_dffs[210]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[210] # !J1L2 & X3_dffs[211]) # !J1_reduce_nor_12 & K1_q_b[210];
X3_dffs[210] = DFFEA(X3_dffs[210]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[211] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211] at LC_X14_Y21_N8
--operation mode is normal

X3_dffs[211]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[211] # !J1L2 & X3_dffs[212]) # !J1_reduce_nor_12 & K1_q_b[211];
X3_dffs[211] = DFFEA(X3_dffs[211]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[212] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212] at LC_X14_Y21_N4
--operation mode is normal

X3_dffs[212]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[212] # !J1L2 & X3_dffs[213]) # !J1_reduce_nor_12 & K1_q_b[212];
X3_dffs[212] = DFFEA(X3_dffs[212]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[213] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213] at LC_X14_Y21_N5
--operation mode is normal

X3_dffs[213]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[213] # !J1L2 & X3_dffs[214]) # !J1_reduce_nor_12 & K1_q_b[213];
X3_dffs[213] = DFFEA(X3_dffs[213]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[214] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214] at LC_X14_Y21_N1
--operation mode is normal

X3_dffs[214]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[214] # !J1L2 & X3_dffs[215]) # !J1_reduce_nor_12 & K1_q_b[214];
X3_dffs[214] = DFFEA(X3_dffs[214]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[215] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215] at LC_X14_Y21_N3
--operation mode is normal

X3_dffs[215]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[215] # !J1L2 & X3_dffs[216]) # !J1_reduce_nor_12 & K1_q_b[215];
X3_dffs[215] = DFFEA(X3_dffs[215]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[216] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216] at LC_X14_Y21_N0
--operation mode is normal

X3_dffs[216]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[216] # !J1L2 & X3_dffs[217]) # !J1_reduce_nor_12 & K1_q_b[216];
X3_dffs[216] = DFFEA(X3_dffs[216]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[217] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217] at LC_X14_Y21_N7
--operation mode is normal

X3_dffs[217]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[217] # !J1L2 & X3_dffs[218]) # !J1_reduce_nor_12 & K1_q_b[217];
X3_dffs[217] = DFFEA(X3_dffs[217]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[218] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218] at LC_X17_Y19_N8
--operation mode is normal

X3_dffs[218]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[218] # !J1L2 & X3_dffs[219]) # !J1_reduce_nor_12 & K1_q_b[218];
X3_dffs[218] = DFFEA(X3_dffs[218]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[219] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219] at LC_X17_Y19_N9
--operation mode is normal

X3_dffs[219]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[219] # !J1L2 & X3_dffs[220]) # !J1_reduce_nor_12 & K1_q_b[219];
X3_dffs[219] = DFFEA(X3_dffs[219]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[220] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220] at LC_X17_Y19_N1
--operation mode is normal

X3_dffs[220]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[220] # !J1L2 & X3_dffs[221]) # !J1_reduce_nor_12 & K1_q_b[220];
X3_dffs[220] = DFFEA(X3_dffs[220]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[221] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221] at LC_X17_Y19_N3
--operation mode is normal

X3_dffs[221]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[221] # !J1L2 & X3_dffs[222]) # !J1_reduce_nor_12 & K1_q_b[221];
X3_dffs[221] = DFFEA(X3_dffs[221]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[222] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222] at LC_X17_Y19_N6
--operation mode is normal

X3_dffs[222]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[222] # !J1L2 & X3_dffs[223]) # !J1_reduce_nor_12 & K1_q_b[222];
X3_dffs[222] = DFFEA(X3_dffs[222]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[223] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223] at LC_X17_Y22_N4
--operation mode is normal

X3_dffs[223]_lut_out = J1L2 & K1_q_b[223] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[224] # !J1_reduce_nor_12 & K1_q_b[223]);
X3_dffs[223] = DFFEA(X3_dffs[223]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[224] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224] at LC_X17_Y22_N0
--operation mode is normal

X3_dffs[224]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[224] # !J1L2 & X3_dffs[225]) # !J1_reduce_nor_12 & K1_q_b[224];
X3_dffs[224] = DFFEA(X3_dffs[224]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[225] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225] at LC_X17_Y22_N8
--operation mode is normal

X3_dffs[225]_lut_out = J1L2 & K1_q_b[225] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[226] # !J1_reduce_nor_12 & K1_q_b[225]);
X3_dffs[225] = DFFEA(X3_dffs[225]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[226] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226] at LC_X17_Y22_N5
--operation mode is normal

X3_dffs[226]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[226] # !J1L2 & X3_dffs[227]) # !J1_reduce_nor_12 & K1_q_b[226];
X3_dffs[226] = DFFEA(X3_dffs[226]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[227] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227] at LC_X17_Y22_N2
--operation mode is normal

X3_dffs[227]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[227] # !J1L2 & X3_dffs[228]) # !J1_reduce_nor_12 & K1_q_b[227];
X3_dffs[227] = DFFEA(X3_dffs[227]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[228] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228] at LC_X17_Y22_N6
--operation mode is normal

X3_dffs[228]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[228] # !J1L2 & X3_dffs[229]) # !J1_reduce_nor_12 & K1_q_b[228];
X3_dffs[228] = DFFEA(X3_dffs[228]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[229] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229] at LC_X17_Y22_N7
--operation mode is normal

X3_dffs[229]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[229] # !J1L2 & X3_dffs[230]) # !J1_reduce_nor_12 & K1_q_b[229];
X3_dffs[229] = DFFEA(X3_dffs[229]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[230] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230] at LC_X17_Y22_N9
--operation mode is normal

X3_dffs[230]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[230] # !J1L2 & X3_dffs[231]) # !J1_reduce_nor_12 & K1_q_b[230];
X3_dffs[230] = DFFEA(X3_dffs[230]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[231] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231] at LC_X17_Y22_N1
--operation mode is normal

X3_dffs[231]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[231] # !J1L2 & X3_dffs[232]) # !J1_reduce_nor_12 & K1_q_b[231];
X3_dffs[231] = DFFEA(X3_dffs[231]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[232] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232] at LC_X17_Y22_N3
--operation mode is normal

X3_dffs[232]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[232] # !J1L2 & X3_dffs[233]) # !J1_reduce_nor_12 & K1_q_b[232];
X3_dffs[232] = DFFEA(X3_dffs[232]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[233] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233] at LC_X17_Y17_N2
--operation mode is normal

X3_dffs[233]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[233] # !J1L2 & X3_dffs[234]) # !J1_reduce_nor_12 & K1_q_b[233];
X3_dffs[233] = DFFEA(X3_dffs[233]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[234] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234] at LC_X17_Y16_N1
--operation mode is normal

X3_dffs[234]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[234] # !J1L2 & X3_dffs[235]) # !J1_reduce_nor_12 & K1_q_b[234];
X3_dffs[234] = DFFEA(X3_dffs[234]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[235] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235] at LC_X17_Y15_N9
--operation mode is normal

X3_dffs[235]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[235] # !J1L2 & X3_dffs[236]) # !J1_reduce_nor_12 & K1_q_b[235];
X3_dffs[235] = DFFEA(X3_dffs[235]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[236] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[236] at LC_X17_Y15_N2
--operation mode is normal

X3_dffs[236]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[236] # !J1L2 & X3_dffs[237]) # !J1_reduce_nor_12 & K1_q_b[236];
X3_dffs[236] = DFFEA(X3_dffs[236]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[237] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[237] at LC_X17_Y15_N0
--operation mode is normal

X3_dffs[237]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[237] # !J1L2 & X3_dffs[238]) # !J1_reduce_nor_12 & K1_q_b[237];
X3_dffs[237] = DFFEA(X3_dffs[237]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[238] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[238] at LC_X17_Y15_N6
--operation mode is normal

X3_dffs[238]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[238] # !J1L2 & X3_dffs[239]) # !J1_reduce_nor_12 & K1_q_b[238];
X3_dffs[238] = DFFEA(X3_dffs[238]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[239] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[239] at LC_X17_Y16_N8
--operation mode is normal

X3_dffs[239]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[239] # !J1L2 & X3_dffs[240]) # !J1_reduce_nor_12 & K1_q_b[239];
X3_dffs[239] = DFFEA(X3_dffs[239]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[240] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240] at LC_X17_Y15_N1
--operation mode is normal

X3_dffs[240]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[240] # !J1L2 & X3_dffs[241]) # !J1_reduce_nor_12 & K1_q_b[240];
X3_dffs[240] = DFFEA(X3_dffs[240]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[241] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241] at LC_X17_Y17_N9
--operation mode is normal

X3_dffs[241]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[241] # !J1L2 & X3_dffs[242]) # !J1_reduce_nor_12 & K1_q_b[241];
X3_dffs[241] = DFFEA(X3_dffs[241]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[242] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242] at LC_X17_Y17_N8
--operation mode is normal

X3_dffs[242]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[242] # !J1L2 & X3_dffs[243]) # !J1_reduce_nor_12 & K1_q_b[242];
X3_dffs[242] = DFFEA(X3_dffs[242]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[243] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[243] at LC_X17_Y14_N8
--operation mode is normal

X3_dffs[243]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[243] # !J1L2 & X3_dffs[244]) # !J1_reduce_nor_12 & K1_q_b[243];
X3_dffs[243] = DFFEA(X3_dffs[243]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[244] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[244] at LC_X17_Y14_N7
--operation mode is normal

X3_dffs[244]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[244] # !J1L2 & X3_dffs[245]) # !J1_reduce_nor_12 & K1_q_b[244];
X3_dffs[244] = DFFEA(X3_dffs[244]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[245] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245] at LC_X17_Y14_N2
--operation mode is normal

X3_dffs[245]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[245] # !J1L2 & X3_dffs[246]) # !J1_reduce_nor_12 & K1_q_b[245];
X3_dffs[245] = DFFEA(X3_dffs[245]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[246] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246] at LC_X17_Y14_N4
--operation mode is normal

X3_dffs[246]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[246] # !J1L2 & X3_dffs[247]) # !J1_reduce_nor_12 & K1_q_b[246];
X3_dffs[246] = DFFEA(X3_dffs[246]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[247] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247] at LC_X17_Y14_N3
--operation mode is normal

X3_dffs[247]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[247] # !J1L2 & X3_dffs[248]) # !J1_reduce_nor_12 & K1_q_b[247];
X3_dffs[247] = DFFEA(X3_dffs[247]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[248] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248] at LC_X17_Y14_N6
--operation mode is normal

X3_dffs[248]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[248] # !J1L2 & X3_dffs[249]) # !J1_reduce_nor_12 & K1_q_b[248];
X3_dffs[248] = DFFEA(X3_dffs[248]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[249] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249] at LC_X17_Y14_N1
--operation mode is normal

X3_dffs[249]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[249] # !J1L2 & X3_dffs[250]) # !J1_reduce_nor_12 & K1_q_b[249];
X3_dffs[249] = DFFEA(X3_dffs[249]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[250] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250] at LC_X17_Y14_N0
--operation mode is normal

X3_dffs[250]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[250] # !J1L2 & X3_dffs[251]) # !J1_reduce_nor_12 & K1_q_b[250];
X3_dffs[250] = DFFEA(X3_dffs[250]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[251] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251] at LC_X17_Y14_N9
--operation mode is normal

X3_dffs[251]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[251] # !J1L2 & X3_dffs[252]) # !J1_reduce_nor_12 & K1_q_b[251];
X3_dffs[251] = DFFEA(X3_dffs[251]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[252] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252] at LC_X17_Y14_N5
--operation mode is normal

X3_dffs[252]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[252] # !J1L2 & X3_dffs[253]) # !J1_reduce_nor_12 & K1_q_b[252];
X3_dffs[252] = DFFEA(X3_dffs[252]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[253] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253] at LC_X17_Y12_N6
--operation mode is normal

X3_dffs[253]_lut_out = J1L2 & K1_q_b[253] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[254] # !J1_reduce_nor_12 & K1_q_b[253]);
X3_dffs[253] = DFFEA(X3_dffs[253]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[254] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254] at LC_X17_Y12_N4
--operation mode is normal

X3_dffs[254]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[254] # !J1L2 & X3_dffs[255]) # !J1_reduce_nor_12 & K1_q_b[254];
X3_dffs[254] = DFFEA(X3_dffs[254]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[255] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[255] at LC_X17_Y12_N2
--operation mode is normal

X3_dffs[255]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[255] # !J1L2 & X3_dffs[256]) # !J1_reduce_nor_12 & K1_q_b[255];
X3_dffs[255] = DFFEA(X3_dffs[255]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[256] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[256] at LC_X17_Y12_N3
--operation mode is normal

X3_dffs[256]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[256] # !J1L2 & X3_dffs[257]) # !J1_reduce_nor_12 & K1_q_b[256];
X3_dffs[256] = DFFEA(X3_dffs[256]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[257] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[257] at LC_X17_Y12_N7
--operation mode is normal

X3_dffs[257]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[257] # !J1L2 & X3_dffs[258]) # !J1_reduce_nor_12 & K1_q_b[257];
X3_dffs[257] = DFFEA(X3_dffs[257]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[258] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[258] at LC_X17_Y12_N1
--operation mode is normal

X3_dffs[258]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[258] # !J1L2 & X3_dffs[259]) # !J1_reduce_nor_12 & K1_q_b[258];
X3_dffs[258] = DFFEA(X3_dffs[258]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[259] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259] at LC_X17_Y12_N8
--operation mode is normal

X3_dffs[259]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[259] # !J1L2 & X3_dffs[260]) # !J1_reduce_nor_12 & K1_q_b[259];
X3_dffs[259] = DFFEA(X3_dffs[259]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[260] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[260] at LC_X17_Y12_N5
--operation mode is normal

X3_dffs[260]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[260] # !J1L2 & X3_dffs[261]) # !J1_reduce_nor_12 & K1_q_b[260];
X3_dffs[260] = DFFEA(X3_dffs[260]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[261] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261] at LC_X17_Y12_N9
--operation mode is normal

X3_dffs[261]_lut_out = J1L2 & K1_q_b[261] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[262] # !J1_reduce_nor_12 & K1_q_b[261]);
X3_dffs[261] = DFFEA(X3_dffs[261]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[262] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262] at LC_X17_Y12_N0
--operation mode is normal

X3_dffs[262]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[262] # !J1L2 & X3_dffs[263]) # !J1_reduce_nor_12 & K1_q_b[262];
X3_dffs[262] = DFFEA(X3_dffs[262]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[263] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[263] at LC_X17_Y18_N3
--operation mode is normal

X3_dffs[263]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[263] # !J1L2 & X3_dffs[264]) # !J1_reduce_nor_12 & K1_q_b[263];
X3_dffs[263] = DFFEA(X3_dffs[263]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[264] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[264] at LC_X17_Y18_N4
--operation mode is normal

X3_dffs[264]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[264] # !J1L2 & X3_dffs[265]) # !J1_reduce_nor_12 & K1_q_b[264];
X3_dffs[264] = DFFEA(X3_dffs[264]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[265] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265] at LC_X17_Y18_N1
--operation mode is normal

X3_dffs[265]_lut_out = J1L2 & K1_q_b[265] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[266] # !J1_reduce_nor_12 & K1_q_b[265]);
X3_dffs[265] = DFFEA(X3_dffs[265]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[266] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266] at LC_X17_Y18_N6
--operation mode is normal

X3_dffs[266]_lut_out = J1L2 & K1_q_b[266] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[267] # !J1_reduce_nor_12 & K1_q_b[266]);
X3_dffs[266] = DFFEA(X3_dffs[266]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[267] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[267] at LC_X17_Y18_N2
--operation mode is normal

X3_dffs[267]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[267] # !J1L2 & X3_dffs[268]) # !J1_reduce_nor_12 & K1_q_b[267];
X3_dffs[267] = DFFEA(X3_dffs[267]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[268] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[268] at LC_X17_Y18_N8
--operation mode is normal

X3_dffs[268]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[268] # !J1L2 & X3_dffs[269]) # !J1_reduce_nor_12 & K1_q_b[268];
X3_dffs[268] = DFFEA(X3_dffs[268]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[269] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269] at LC_X17_Y18_N7
--operation mode is normal

X3_dffs[269]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[269] # !J1L2 & X3_dffs[270]) # !J1_reduce_nor_12 & K1_q_b[269];
X3_dffs[269] = DFFEA(X3_dffs[269]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[270] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270] at LC_X17_Y18_N5
--operation mode is normal

X3_dffs[270]_lut_out = J1L2 & K1_q_b[270] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[271] # !J1_reduce_nor_12 & K1_q_b[270]);
X3_dffs[270] = DFFEA(X3_dffs[270]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[271] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[271] at LC_X17_Y18_N9
--operation mode is normal

X3_dffs[271]_lut_out = J1L2 & K1_q_b[271] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[272] # !J1_reduce_nor_12 & K1_q_b[271]);
X3_dffs[271] = DFFEA(X3_dffs[271]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[272] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[272] at LC_X17_Y18_N0
--operation mode is normal

X3_dffs[272]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[272] # !J1L2 & X3_dffs[273]) # !J1_reduce_nor_12 & K1_q_b[272];
X3_dffs[272] = DFFEA(X3_dffs[272]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[273] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[273] at LC_X14_Y17_N6
--operation mode is normal

X3_dffs[273]_lut_out = J1L2 & K1_q_b[273] # !J1L2 & (J1_reduce_nor_12 & X3_dffs[274] # !J1_reduce_nor_12 & K1_q_b[273]);
X3_dffs[273] = DFFEA(X3_dffs[273]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[274] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[274] at LC_X14_Y17_N3
--operation mode is normal

X3_dffs[274]_lut_out = J1_reduce_nor_12 & (J1L2 & K1_q_b[274] # !J1L2 & X3_dffs[275]) # !J1_reduce_nor_12 & K1_q_b[274];
X3_dffs[274] = DFFEA(X3_dffs[274]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--X3_dffs[275] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[275] at LC_X14_Y17_N0
--operation mode is normal

X3_dffs[275]_lut_out = K1_q_b[275] # J1_reduce_nor_12 & !J1L2;
X3_dffs[275] = DFFEA(X3_dffs[275]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--~GND is ~GND at LC_X13_Y14_N4
--operation mode is normal

~GND = GND;


--read1_i is read1_i at Pin_M9
--operation mode is input

read1_i = INPUT();


--read2_i is read2_i at Pin_M6
--operation mode is input

read2_i = INPUT();


--ft_clkw_i is ft_clkw_i at Pin_N25
--operation mode is input

ft_clkw_i = INPUT();


--rst_i is rst_i at Pin_L4
--operation mode is input

rst_i = INPUT();


--clk_i is clk_i at Pin_K17
--operation mode is input

clk_i = INPUT();






--stim2_i is stim2_i at Pin_AD23
--operation mode is input

stim2_i = INPUT();


--stim1_i is stim1_i at Pin_AH23
--operation mode is input

stim1_i = INPUT();


--tx_data_o[7] is tx_data_o[7] at Pin_AF21
--operation mode is output

tx_data_o[7] = OUTPUT(JB1L1002Q);


--tx_data_o[6] is tx_data_o[6] at Pin_AE20
--operation mode is output

tx_data_o[6] = OUTPUT(JB1L0002Q);


--tx_data_o[5] is tx_data_o[5] at Pin_AF20
--operation mode is output

tx_data_o[5] = OUTPUT(JB1L9991Q);


--tx_data_o[4] is tx_data_o[4] at Pin_AH21
--operation mode is output

tx_data_o[4] = OUTPUT(JB1L8991Q);


--tx_data_o[3] is tx_data_o[3] at Pin_AH20
--operation mode is output

tx_data_o[3] = OUTPUT(JB1L7991Q);


--tx_data_o[2] is tx_data_o[2] at Pin_AF18
--operation mode is output

tx_data_o[2] = OUTPUT(JB1L6991Q);


--tx_data_o[1] is tx_data_o[1] at Pin_AE19
--operation mode is output

tx_data_o[1] = OUTPUT(JB1L5991Q);


--tx_data_o[0] is tx_data_o[0] at Pin_AD19
--operation mode is output

tx_data_o[0] = OUTPUT(JB1L4991Q);


--tsc_nTd_o is tsc_nTd_o at Pin_M4
--operation mode is output

tsc_nTd_o = OUTPUT(GND);


--nFena_o is nFena_o at Pin_N7
--operation mode is output

nFena_o = OUTPUT(!JB1_reduce_nor_2140);


--ant16_trig_o is ant16_trig_o at Pin_AD21
--operation mode is output

ant16_trig_o = OUTPUT(A1L62Q);





