#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon May 11 16:33:26 2020
# Process ID: 7556
# Current directory: C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.runs/synth_1
# Command line: vivado.exe -log speaker.vds -mode batch -messageDb vivado.pb -notrace -source speaker.tcl
# Log file: C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.runs/synth_1/speaker.vds
# Journal file: C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source speaker.tcl -notrace
Command: synth_design -top speaker -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 273.977 ; gain = 66.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'speaker' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/speaker.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/clock_generator.v:2]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (1#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/clock_generator.v:2]
INFO: [Synth 8-638] synthesizing module 'debounce_circuit' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/debounce_circuit.v:2]
INFO: [Synth 8-256] done synthesizing module 'debounce_circuit' (2#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/debounce_circuit.v:2]
INFO: [Synth 8-638] synthesizing module 'one_pulse' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/one_pulse.v:2]
INFO: [Synth 8-256] done synthesizing module 'one_pulse' (3#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/one_pulse.v:2]
INFO: [Synth 8-638] synthesizing module 'volumn_control' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/volumn_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'volumn_control' (4#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/volumn_control.v:3]
INFO: [Synth 8-638] synthesizing module 'scan_ctl' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/scan_ctl.v:27]
INFO: [Synth 8-256] done synthesizing module 'scan_ctl' (5#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/display.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/display.v:13]
INFO: [Synth 8-256] done synthesizing module 'display' (6#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/display.v:2]
INFO: [Synth 8-638] synthesizing module 'DoReMi' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/DoReMi.v:2]
INFO: [Synth 8-256] done synthesizing module 'DoReMi' (7#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/DoReMi.v:2]
INFO: [Synth 8-638] synthesizing module 'buzzer_control' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/buzzer_control.v:2]
INFO: [Synth 8-256] done synthesizing module 'buzzer_control' (8#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/buzzer_control.v:2]
INFO: [Synth 8-638] synthesizing module 'speaker_control' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/speaker_control.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/speaker_control.v:60]
INFO: [Synth 8-256] done synthesizing module 'speaker_control' (9#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/speaker_control.v:2]
INFO: [Synth 8-256] done synthesizing module 'speaker' (10#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/speaker.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 311.414 ; gain = 103.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 311.414 ; gain = 103.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/constrs_1/new/speaker.xdc]
Finished Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/constrs_1/new/speaker.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/constrs_1/new/speaker.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/speaker_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/speaker_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 596.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_100_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_2k_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pb_debounced_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/volumn_control.v:49]
INFO: [Synth 8-5546] ROM "volumn" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	  18 Input     15 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module debounce_circuit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module volumn_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  18 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module scan_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module DoReMi 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module buzzer_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Usc/audio_right_reg[15:0]' into 'Usc/audio_left_reg[15:0]' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab8_2_105033110_ver1/lab8_2_105033110_ver1.srcs/sources_1/new/speaker_control.v:51]
INFO: [Synth 8-5546] ROM "U_cg/clk_100_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_cg/clk_2k_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design speaker has port segs[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 596.078 ; gain = 388.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[1]' (FDC) to 'Usc/audio_left_reg[9]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[9]' (FDC) to 'Usc/audio_left_reg[5]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[5]' (FDC) to 'Usc/audio_left_reg[3]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[3]' (FDC) to 'Usc/audio_left_reg[7]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[7]' (FDC) to 'Usc/audio_left_reg[2]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[2]' (FDC) to 'Usc/audio_left_reg[10]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[10]' (FDC) to 'Usc/audio_left_reg[6]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[6]' (FDC) to 'Usc/audio_left_reg[4]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[4]' (FDC) to 'Usc/audio_left_reg[8]'
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[10]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[9]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[7]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[6]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[5]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[4]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[3]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[2]) is unused and will be removed from module speaker.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[1]) is unused and will be removed from module speaker.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 596.078 ; gain = 388.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 596.078 ; gain = 388.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |    41|
|4     |LUT2   |    48|
|5     |LUT3   |     6|
|6     |LUT4   |    26|
|7     |LUT5   |    10|
|8     |LUT6   |    48|
|9     |FDCE   |   100|
|10    |IBUF   |     7|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |   322|
|2     |  U_SC      |scan_ctl           |     8|
|3     |  U_cg      |clock_generator    |   126|
|4     |  U_db_down |debounce_circuit   |     7|
|5     |  U_db_up   |debounce_circuit_0 |     7|
|6     |  U_op_down |one_pulse          |     2|
|7     |  U_op_up   |one_pulse_1        |     2|
|8     |  U_vc      |volumn_control     |    48|
|9     |  Ubc       |buzzer_control     |    69|
|10    |  Usc       |speaker_control    |    29|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 596.078 ; gain = 388.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 596.078 ; gain = 103.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 596.078 ; gain = 388.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 596.078 ; gain = 388.543
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 596.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 11 16:34:24 2020...
