AUTO_INVLD_EN,FUNC_0
BIF_FB_EN,VAR_0
BONAIRE_GB_ADDR_CONFIG_GOLDEN,VAR_1
CACHE_INVALIDATION,FUNC_1
CB_HW_CONTROL,VAR_2
CLIP_VTX_REORDER_ENA,VAR_3
CP_MEQ_THRESHOLDS,VAR_4
CP_PERFMON_CNTL,VAR_5
DB_DEBUG,VAR_6
DB_DEBUG2,VAR_7
DB_DEBUG3,VAR_8
DMIF_ADDR_CALC,VAR_9
ENABLE_PA_SC_OUT_OF_ORDER,VAR_10
ES_AND_GS_AUTO,VAR_11
FB_READ_EN,VAR_12
FB_WRITE_EN,VAR_13
FORCE_EOV_MAX_CLK_CNT,FUNC_2
FORCE_EOV_MAX_REZ_CNT,FUNC_3
GB_ADDR_CONFIG,VAR_14
GRBM_CNTL,VAR_15
GRBM_READ_TIMEOUT,FUNC_4
HAWAII_GB_ADDR_CONFIG_GOLDEN,VAR_16
HDP_ADDR_CONFIG,VAR_17
HDP_FLUSH_INVALIDATE_CACHE,VAR_18
HDP_HOST_PATH_CNTL,VAR_19
HDP_MISC_CNTL,VAR_20
MC_ARB_RAMCFG,VAR_21
MC_SHARED_CHMAP,VAR_22
MEQ1_START,FUNC_5
MEQ2_START,FUNC_6
NOOFBANK_MASK,VAR_23
NOOFBANK_SHIFT,VAR_24
NOOFCOLS_MASK,VAR_25
NOOFCOLS_SHIFT,VAR_26
NUM_CLIP_SEQ,FUNC_7
PA_CL_ENHANCE,VAR_27
PA_SC_ENHANCE,VAR_28
PA_SC_FIFO_SIZE,VAR_29
PA_SC_FORCE_EOV_MAX_CNTS,VAR_30
PA_SC_LINE_STIPPLE_STATE,VAR_31
PIPE_INTERLEAVE_SIZE_MASK,VAR_32
PIPE_INTERLEAVE_SIZE_SHIFT,VAR_33
ROW_SIZE,FUNC_8
ROW_SIZE_MASK,VAR_34
ROW_SIZE_SHIFT,VAR_35
RREG32,FUNC_9
SC_BACKEND_PRIM_FIFO_SIZE,FUNC_10
SC_EARLYZ_TILE_FIFO_SIZE,FUNC_11
SC_FRONTEND_PRIM_FIFO_SIZE,FUNC_12
SC_HIZ_TILE_FIFO_SIZE,FUNC_13
SDMA0_REGISTER_OFFSET,VAR_36
SDMA0_TILING_CONFIG,VAR_37
SDMA1_REGISTER_OFFSET,VAR_38
SPI_CONFIG_CNTL,VAR_39
SPI_CONFIG_CNTL_1,VAR_40
SQ_CONFIG,VAR_41
SRBM_INT_ACK,VAR_42
SRBM_INT_CNTL,VAR_43
SX_DEBUG_1,VAR_44
TA_CNTL_AUX,VAR_45
UVD_UDEC_ADDR_CONFIG,VAR_46
UVD_UDEC_DBW_ADDR_CONFIG,VAR_47
UVD_UDEC_DB_ADDR_CONFIG,VAR_48
VC_AND_TC,VAR_49
VGT_CACHE_INVALIDATION,VAR_50
VGT_GS_VERTEX_REUSE,VAR_51
VGT_NUM_INSTANCES,VAR_52
VTX_DONE_DELAY,FUNC_14
WREG32,FUNC_15
cik_get_cu_active_bitmap,FUNC_16
cik_setup_rb,FUNC_17
cik_tiling_mode_table_init,FUNC_18
hweight32,FUNC_19
udelay,FUNC_20
cik_gpu_init,FUNC_21
rdev,VAR_53
gb_addr_config,VAR_54
mc_shared_chmap,VAR_55
mc_arb_ramcfg,VAR_56
hdp_host_path_cntl,VAR_57
tmp,VAR_58
i,VAR_59
j,VAR_60
