Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/parallels/ucla/m152acs/labs/csm152a/lab_1/FPCVT_TB_isim_beh.exe -prj /home/parallels/ucla/m152acs/labs/csm152a/lab_1/FPCVT_TB_beh.prj work.FPCVT_TB work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/parallels/ucla/m152acs/labs/csm152a/lab_1/FPCVT.v" into library work
Analyzing Verilog file "/home/parallels/ucla/m152acs/labs/csm152a/lab_1/FPCVT_TB.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97492 KB
Fuse CPU Usage: 770 ms
Compiling module twos_comp_to_sm_converter
Compiling module priority_encoder
Compiling module significand_extractor
Compiling module rounding
Compiling module FPCVT
Compiling module FPCVT_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /home/parallels/ucla/m152acs/labs/csm152a/lab_1/FPCVT_TB_isim_beh.exe
Fuse Memory Usage: 657868 KB
Fuse CPU Usage: 790 ms
GCC CPU Usage: 380 ms
