{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359557558881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359557558883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 08:52:37 2013 " "Processing started: Wed Jan 30 08:52:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359557558883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359557558883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MDOnAChip -c MDOnAChip " "Command: quartus_map --read_settings_files=on --write_settings_files=off MDOnAChip -c MDOnAChip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359557558883 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1359557562013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68/trunk/vhdl/tg68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68/trunk/vhdl/tg68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563230 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68/trunk/vhdl/tg68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68/trunk/vhdl/tg68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563236 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdonachip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdonachip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDOnAChip-Behavioral " "Found design unit 1: MDOnAChip-Behavioral" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563242 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDOnAChip " "Found entity 1: MDOnAChip" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainsystempll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainsystempll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainsystempll-SYN " "Found design unit 1: mainsystempll-SYN" {  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563250 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainSystemPLL " "Found entity 1: MainSystemPLL" {  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_cram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_cram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_cram-SYN " "Found design unit 1: vdp_cram-SYN" {  } { { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563257 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_CRAM " "Found entity 1: VDP_CRAM" {  } { { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_vscram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_vscram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_vscram-SYN " "Found design unit 1: vdp_vscram-SYN" {  } { { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563263 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_VSCRAM " "Found entity 1: VDP_VSCRAM" {  } { { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_writefifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_writefifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_writefifo-SYN " "Found design unit 1: vdp_writefifo-SYN" {  } { { "VDP_WriteFIFO.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563269 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_WriteFIFO " "Found entity 1: VDP_WriteFIFO" {  } { { "VDP_WriteFIFO.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563269 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"CPU_DataIn\";  expecting \")\", or \",\" VDP.vhd(265) " "VHDL syntax error at VDP.vhd(265) near text \"CPU_DataIn\";  expecting \")\", or \",\"" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 265 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1359557563276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vdp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdpll-SYN " "Found design unit 1: mdpll-SYN" {  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563284 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDPLL " "Found entity 1: MDPLL" {  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdclkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdclkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDClockGen-Behavioral " "Found design unit 1: MDClockGen-Behavioral" {  } { { "MDClkGen.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDClkGen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563289 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDClockGen " "Found entity 1: MDClockGen" {  } { { "MDClkGen.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDClkGen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_testprgrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md_testprgrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md_testprgrom-SYN " "Found design unit 1: md_testprgrom-SYN" {  } { { "MD_TestPrgROM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563296 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD_TestPrgROM " "Found entity 1: MD_TestPrgROM" {  } { { "MD_TestPrgROM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDriver-Behavioral " "Found design unit 1: SevenSegDriver-Behavioral" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563303 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDriver " "Found entity 1: SevenSegDriver" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-Behavioral " "Found design unit 1: SRAMController-Behavioral" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563311 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_scanlinebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_scanlinebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_scanlinebuffer-SYN " "Found design unit 1: vdp_scanlinebuffer-SYN" {  } { { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563318 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_ScanlineBuffer " "Found entity 1: VDP_ScanlineBuffer" {  } { { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_prgram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z80_prgram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_prgram-SYN " "Found design unit 1: z80_prgram-SYN" {  } { { "Z80_PRGRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/Z80_PRGRAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359557563324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_PRGRAM " "Found entity 1: Z80_PRGRAM" {  } { { "Z80_PRGRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/Z80_PRGRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359557563324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359557563324 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359557564708 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 30 08:52:44 2013 " "Processing ended: Wed Jan 30 08:52:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359557564708 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359557564708 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359557564708 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359557564708 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359557565414 ""}
