Analysis & Synthesis report for SoC_Brain
Sun Jul 23 12:50:21 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |FPGA_Processing
 18. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: RAM:RAM_inst|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: Search:Search|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_divide:Div2
 25. Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_mult:Mult2
 26. Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_divide:Div1
 27. Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_mult:Mult1
 28. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult8
 29. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 30. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 31. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult9
 32. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
 33. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7
 34. altpll Parameter Settings by Entity Instance
 35. altsyncram Parameter Settings by Entity Instance
 36. lpm_mult Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "Search:Search"
 38. SignalTap II Logic Analyzer Settings
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 23 12:50:21 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; SoC_Brain                                  ;
; Top-level Entity Name              ; FPGA_Processing                            ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,855                                      ;
;     Total combinational functions  ; 1,557                                      ;
;     Dedicated logic registers      ; 823                                        ;
; Total registers                    ; 823                                        ;
; Total pins                         ; 60                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 1,073,152                                  ;
; Embedded Multiplier 9-bit elements ; 22                                         ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE75U19I7       ;                    ;
; Top-level entity name                                                      ; FPGA_Processing    ; SoC_Brain          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; Search.v                         ; yes             ; User Verilog HDL File        ; C:/altera/Source_competition/search_coordinate/Search.v                     ;         ;
; RGB2HSV.v                        ; yes             ; User Verilog HDL File        ; C:/altera/Source_competition/search_coordinate/RGB2HSV.v                    ;         ;
; RAM.v                            ; yes             ; User Wizard-Generated File   ; C:/altera/Source_competition/search_coordinate/RAM.v                        ;         ;
; FPGA_Processing.v                ; yes             ; User Verilog HDL File        ; C:/altera/Source_competition/search_coordinate/FPGA_Processing.v            ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; C:/altera/Source_competition/search_coordinate/pll.v                        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/pll_altpll.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_59g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/altsyncram_59g1.tdf       ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/decode_rsa.tdf            ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/mux_qob.tdf               ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_0u14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/altsyncram_0u14.tdf       ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_vsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/mux_vsc.tdf               ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/decode_dvf.tdf            ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_pei.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/cntr_pei.tdf              ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/cmpr_ogc.tdf              ;         ;
; db/cntr_o9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/cntr_o9j.tdf              ;         ;
; db/cntr_igi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/cntr_igi.tdf              ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/cmpr_rgc.tdf              ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/cntr_23j.tdf              ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/cmpr_ngc.tdf              ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_9bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/lpm_divide_9bm.tdf        ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/sign_div_unsign_ulh.tdf   ;         ;
; db/alt_u_div_g7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/alt_u_div_g7f.tdf         ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/add_sub_7pc.tdf           ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/add_sub_8pc.tdf           ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/lpm_divide_mhm.tdf        ;         ;
; db/sign_div_unsign_hkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/sign_div_unsign_hkh.tdf   ;         ;
; db/alt_u_div_m4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/alt_u_div_m4f.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_8at.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/mult_8at.tdf              ;         ;
; db/mult_bft.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/mult_bft.tdf              ;         ;
; db/mult_6ft.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/mult_6ft.tdf              ;         ;
; db/mult_fgt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/mult_fgt.tdf              ;         ;
; db/mult_dft.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/Source_competition/search_coordinate/db/mult_dft.tdf              ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,855         ;
;                                             ;               ;
; Total combinational functions               ; 1557          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 609           ;
;     -- 3 input functions                    ; 522           ;
;     -- <=2 input functions                  ; 426           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1101          ;
;     -- arithmetic mode                      ; 456           ;
;                                             ;               ;
; Total registers                             ; 823           ;
;     -- Dedicated logic registers            ; 823           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 60            ;
; Total memory bits                           ; 1073152       ;
; Embedded Multiplier 9-bit elements          ; 22            ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_llc~input ;
; Maximum fan-out                             ; 356           ;
; Total fan-out                               ; 10302         ;
; Average fan-out                             ; 3.83          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_Processing                                                                                        ; 1557 (239)        ; 823 (218)    ; 1073152     ; 22           ; 8       ; 7         ; 60   ; 0            ; |FPGA_Processing                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |RAM:RAM_inst|                                                                                       ; 97 (0)            ; 8 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 97 (0)            ; 8 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_59g1:auto_generated|                                                               ; 97 (1)            ; 8 (8)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;             |decode_rsa:decode3|                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3                                                                                                                                                                                                                                      ; work         ;
;             |decode_rsa:rden_decode|                                                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:rden_decode                                                                                                                                                                                                                                  ; work         ;
;             |mux_qob:mux2|                                                                              ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|mux_qob:mux2                                                                                                                                                                                                                                            ; work         ;
;    |RGB2HSV:RGBTOHSV|                                                                                   ; 398 (146)         ; 21 (21)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div0                                                                                                                                                                                                                                                                                                    ; work         ;
;          |lpm_divide_mhm:auto_generated|                                                                ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div0|lpm_divide_mhm:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;             |sign_div_unsign_hkh:divider|                                                               ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                          ; work         ;
;                |alt_u_div_m4f:divider|                                                                  ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider                                                                                                                                                                                                                    ; work         ;
;       |lpm_divide:Div1|                                                                                 ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div1                                                                                                                                                                                                                                                                                                    ; work         ;
;          |lpm_divide_mhm:auto_generated|                                                                ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div1|lpm_divide_mhm:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;             |sign_div_unsign_hkh:divider|                                                               ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                          ; work         ;
;                |alt_u_div_m4f:divider|                                                                  ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider                                                                                                                                                                                                                    ; work         ;
;       |lpm_divide:Div2|                                                                                 ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div2                                                                                                                                                                                                                                                                                                    ; work         ;
;          |lpm_divide_mhm:auto_generated|                                                                ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div2|lpm_divide_mhm:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;             |sign_div_unsign_hkh:divider|                                                               ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div2|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                          ; work         ;
;                |alt_u_div_m4f:divider|                                                                  ; 89 (89)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_divide:Div2|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider                                                                                                                                                                                                                    ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                     ; work         ;
;          |mult_8at:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_mult:Mult0|mult_8at:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;       |lpm_mult:Mult1|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                     ; work         ;
;          |mult_8at:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_mult:Mult1|mult_8at:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;       |lpm_mult:Mult2|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                     ; work         ;
;          |mult_8at:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_Processing|RGB2HSV:RGBTOHSV|lpm_mult:Mult2|mult_8at:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;    |Search:Search|                                                                                      ; 328 (136)         ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|Search:Search                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|Search:Search|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_divide_9bm:auto_generated|                                                                ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|Search:Search|lpm_divide:Mod0|lpm_divide_9bm:auto_generated                                                                                                                                                                                                                                                                         ; work         ;
;             |sign_div_unsign_ulh:divider|                                                               ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|Search:Search|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                             ; work         ;
;                |alt_u_div_g7f:divider|                                                                  ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|Search:Search|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider                                                                                                                                                                                                                       ; work         ;
;    |lpm_mult:Mult0|                                                                                     ; 3 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |mult_6ft:auto_generated|                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult0|mult_6ft:auto_generated                                                                                                                                                                                                                                                                                              ; work         ;
;    |lpm_mult:Mult5|                                                                                     ; 3 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |mult_6ft:auto_generated|                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult5|mult_6ft:auto_generated                                                                                                                                                                                                                                                                                              ; work         ;
;    |lpm_mult:Mult6|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |mult_6ft:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult6|mult_6ft:auto_generated                                                                                                                                                                                                                                                                                              ; work         ;
;    |lpm_mult:Mult7|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |mult_dft:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult7|mult_dft:auto_generated                                                                                                                                                                                                                                                                                              ; work         ;
;    |lpm_mult:Mult8|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult8                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |mult_bft:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult8|mult_bft:auto_generated                                                                                                                                                                                                                                                                                              ; work         ;
;    |lpm_mult:Mult9|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult9                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |mult_fgt:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult9|mult_fgt:auto_generated                                                                                                                                                                                                                                                                                              ; work         ;
;    |pll:pll_inst|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|pll:pll_inst                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                ; work         ;
;          |pll_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 124 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 123 (85)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 365 (1)           ; 420 (6)      ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 364 (0)           ; 414 (0)      ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 364 (88)          ; 414 (98)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_vsc:auto_generated|                                                              ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_0u14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 97 (97)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 9 (1)             ; 31 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 6 (0)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 2 (2)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 92 (7)            ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 4 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_pei:auto_generated|                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pei:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Single Port      ; 65536        ; 16           ; --           ; --           ; 1048576 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 3            ; 8192         ; 3            ; 24576   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 8           ;
; Simple Multipliers (18-bit)           ; 7           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 22          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 15          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |FPGA_Processing|RAM:RAM_inst ; C:/altera/Source_competition/search_coordinate/RAM.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |FPGA_Processing|pll:pll_inst ; C:/altera/Source_competition/search_coordinate/pll.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+------------------------------------------+---------------------------------------------+
; Register name                            ; Reason for Removal                          ;
+------------------------------------------+---------------------------------------------+
; const5[0,1]                              ; Stuck at GND due to stuck port data_in      ;
; const5[2]                                ; Stuck at VCC due to stuck port data_in      ;
; const5[3..8]                             ; Stuck at GND due to stuck port data_in      ;
; const5[9]                                ; Stuck at VCC due to stuck port data_in      ;
; const4[0,1]                              ; Stuck at GND due to stuck port data_in      ;
; const4[2]                                ; Stuck at VCC due to stuck port data_in      ;
; const4[3,4]                              ; Stuck at GND due to stuck port data_in      ;
; const4[5,6]                              ; Stuck at VCC due to stuck port data_in      ;
; const4[7..9]                             ; Stuck at GND due to stuck port data_in      ;
; const3[0..3]                             ; Stuck at GND due to stuck port data_in      ;
; const3[4]                                ; Stuck at VCC due to stuck port data_in      ;
; const3[5]                                ; Stuck at GND due to stuck port data_in      ;
; const3[6,7]                              ; Stuck at VCC due to stuck port data_in      ;
; const3[8,9]                              ; Stuck at GND due to stuck port data_in      ;
; const2[0..2]                             ; Stuck at GND due to stuck port data_in      ;
; const2[3,4]                              ; Stuck at VCC due to stuck port data_in      ;
; const2[5,6]                              ; Stuck at GND due to stuck port data_in      ;
; const2[7,8]                              ; Stuck at VCC due to stuck port data_in      ;
; const2[9]                                ; Stuck at GND due to stuck port data_in      ;
; const1[0]                                ; Stuck at GND due to stuck port data_in      ;
; const1[1]                                ; Stuck at VCC due to stuck port data_in      ;
; const1[2]                                ; Stuck at GND due to stuck port data_in      ;
; const1[3]                                ; Stuck at VCC due to stuck port data_in      ;
; const1[4]                                ; Stuck at GND due to stuck port data_in      ;
; const1[5]                                ; Stuck at VCC due to stuck port data_in      ;
; const1[6,7]                              ; Stuck at GND due to stuck port data_in      ;
; const1[8]                                ; Stuck at VCC due to stuck port data_in      ;
; const1[9]                                ; Stuck at GND due to stuck port data_in      ;
; Search:Search|flag1[0]                   ; Stuck at VCC due to stuck port data_in      ;
; Search:Search|flag1[1]                   ; Lost fanout                                 ;
; Search:Search|LineBuffer6[173..178]      ; Stuck at GND due to stuck port clock_enable ;
; Search:Search|LineBuffer3[179]           ; Stuck at GND due to stuck port clock_enable ;
; Search:Search|LineBuffer6[0..172,179]    ; Stuck at GND due to stuck port clock_enable ;
; Search:Search|LineBuffer5[0..179]        ; Stuck at GND due to stuck port clock_enable ;
; Search:Search|LineBuffer3[0..178]        ; Stuck at GND due to stuck port clock_enable ;
; Search:Search|LineBuffer2[0..179]        ; Stuck at GND due to stuck port clock_enable ;
; DecData[0..14]                           ; Merged with DecData[15]                     ;
; Cb_Data2[7]                              ; Merged with Cb_Data1[7]                     ;
; Cb_Data2[6]                              ; Merged with Cb_Data1[6]                     ;
; Cb_Data2[5]                              ; Merged with Cb_Data1[5]                     ;
; Cb_Data2[4]                              ; Merged with Cb_Data1[4]                     ;
; Cb_Data2[3]                              ; Merged with Cb_Data1[3]                     ;
; Cb_Data2[2]                              ; Merged with Cb_Data1[2]                     ;
; Cb_Data2[1]                              ; Merged with Cb_Data1[1]                     ;
; Cb_Data2[0]                              ; Merged with Cb_Data1[0]                     ;
; Cr_Data2[7]                              ; Merged with Cr_Data1[7]                     ;
; Cr_Data2[6]                              ; Merged with Cr_Data1[6]                     ;
; Cr_Data2[5]                              ; Merged with Cr_Data1[5]                     ;
; Cr_Data2[4]                              ; Merged with Cr_Data1[4]                     ;
; Cr_Data2[3]                              ; Merged with Cr_Data1[3]                     ;
; Cr_Data2[2]                              ; Merged with Cr_Data1[2]                     ;
; Cr_Data2[1]                              ; Merged with Cr_Data1[1]                     ;
; Cr_Data2[0]                              ; Merged with Cr_Data1[0]                     ;
; A_int[0..4]                              ; Stuck at GND due to stuck port data_in      ;
; B1_int[0..5]                             ; Stuck at GND due to stuck port data_in      ;
; B2_int[0..3]                             ; Stuck at GND due to stuck port data_in      ;
; C_int[0..3]                              ; Stuck at GND due to stuck port data_in      ;
; X_int[0..2]                              ; Stuck at GND due to stuck port data_in      ;
; B1_int[6]                                ; Merged with A_int[5]                        ;
; C_int[6]                                 ; Merged with B2_int[6]                       ;
; C_int[5]                                 ; Merged with B2_int[5]                       ;
; C_int[4]                                 ; Merged with B2_int[4]                       ;
; Search:Search|redPoint1[15]              ; Stuck at GND due to stuck port data_in      ;
; Search:Search|redPoint2[15]              ; Stuck at GND due to stuck port data_in      ;
; Search:Search|LineBuffer1[0..179]        ; Lost fanout                                 ;
; Search:Search|LineBuffer4[0..179]        ; Lost fanout                                 ;
; X_int[3]                                 ; Lost fanout                                 ;
; Total Number of Removed Registers = 1192 ;                                             ;
+------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+------------------------+---------------------------+-----------------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                          ;
+------------------------+---------------------------+-----------------------------------------------------------------+
; Search:Search|flag1[0] ; Stuck at VCC              ; Search:Search|flag1[1], Search:Search|LineBuffer6[173],         ;
;                        ; due to stuck port data_in ; Search:Search|LineBuffer6[174], Search:Search|LineBuffer6[175], ;
;                        ;                           ; Search:Search|LineBuffer6[176], Search:Search|LineBuffer6[177], ;
;                        ;                           ; Search:Search|LineBuffer6[178], Search:Search|LineBuffer3[179], ;
;                        ;                           ; Search:Search|LineBuffer6[179], Search:Search|LineBuffer6[172], ;
;                        ;                           ; Search:Search|LineBuffer6[171], Search:Search|LineBuffer6[170], ;
;                        ;                           ; Search:Search|LineBuffer6[169], Search:Search|LineBuffer6[168], ;
;                        ;                           ; Search:Search|LineBuffer6[167], Search:Search|LineBuffer6[166], ;
;                        ;                           ; Search:Search|LineBuffer6[165], Search:Search|LineBuffer6[164], ;
;                        ;                           ; Search:Search|LineBuffer6[163], Search:Search|LineBuffer6[162], ;
;                        ;                           ; Search:Search|LineBuffer6[161], Search:Search|LineBuffer6[160], ;
;                        ;                           ; Search:Search|LineBuffer6[159], Search:Search|LineBuffer6[158], ;
;                        ;                           ; Search:Search|LineBuffer6[157], Search:Search|LineBuffer6[156], ;
;                        ;                           ; Search:Search|LineBuffer6[155], Search:Search|LineBuffer6[154], ;
;                        ;                           ; Search:Search|LineBuffer6[153], Search:Search|LineBuffer6[152], ;
;                        ;                           ; Search:Search|LineBuffer6[151], Search:Search|LineBuffer6[150], ;
;                        ;                           ; Search:Search|LineBuffer6[149], Search:Search|LineBuffer6[148], ;
;                        ;                           ; Search:Search|LineBuffer6[147], Search:Search|LineBuffer6[146], ;
;                        ;                           ; Search:Search|LineBuffer6[145], Search:Search|LineBuffer6[144], ;
;                        ;                           ; Search:Search|LineBuffer6[143], Search:Search|LineBuffer6[142], ;
;                        ;                           ; Search:Search|LineBuffer6[141], Search:Search|LineBuffer6[140], ;
;                        ;                           ; Search:Search|LineBuffer6[139], Search:Search|LineBuffer6[138], ;
;                        ;                           ; Search:Search|LineBuffer6[137], Search:Search|LineBuffer6[136], ;
;                        ;                           ; Search:Search|LineBuffer6[135], Search:Search|LineBuffer6[134], ;
;                        ;                           ; Search:Search|LineBuffer6[133], Search:Search|LineBuffer6[132], ;
;                        ;                           ; Search:Search|LineBuffer6[131], Search:Search|LineBuffer6[130], ;
;                        ;                           ; Search:Search|LineBuffer6[129], Search:Search|LineBuffer6[128], ;
;                        ;                           ; Search:Search|LineBuffer6[127], Search:Search|LineBuffer6[126], ;
;                        ;                           ; Search:Search|LineBuffer6[125], Search:Search|LineBuffer6[124], ;
;                        ;                           ; Search:Search|LineBuffer6[123], Search:Search|LineBuffer6[122], ;
;                        ;                           ; Search:Search|LineBuffer6[121], Search:Search|LineBuffer6[120], ;
;                        ;                           ; Search:Search|LineBuffer6[119], Search:Search|LineBuffer6[118], ;
;                        ;                           ; Search:Search|LineBuffer6[117], Search:Search|LineBuffer6[116], ;
;                        ;                           ; Search:Search|LineBuffer6[115], Search:Search|LineBuffer6[114], ;
;                        ;                           ; Search:Search|LineBuffer6[113], Search:Search|LineBuffer6[112], ;
;                        ;                           ; Search:Search|LineBuffer6[111], Search:Search|LineBuffer6[110], ;
;                        ;                           ; Search:Search|LineBuffer6[109], Search:Search|LineBuffer6[108], ;
;                        ;                           ; Search:Search|LineBuffer6[107], Search:Search|LineBuffer6[106], ;
;                        ;                           ; Search:Search|LineBuffer6[105], Search:Search|LineBuffer6[104], ;
;                        ;                           ; Search:Search|LineBuffer6[103], Search:Search|LineBuffer6[102], ;
;                        ;                           ; Search:Search|LineBuffer6[101], Search:Search|LineBuffer6[100], ;
;                        ;                           ; Search:Search|LineBuffer6[99], Search:Search|LineBuffer6[98],   ;
;                        ;                           ; Search:Search|LineBuffer6[97], Search:Search|LineBuffer6[96],   ;
;                        ;                           ; Search:Search|LineBuffer6[95], Search:Search|LineBuffer6[94],   ;
;                        ;                           ; Search:Search|LineBuffer6[93], Search:Search|LineBuffer6[92],   ;
;                        ;                           ; Search:Search|LineBuffer6[91], Search:Search|LineBuffer6[90],   ;
;                        ;                           ; Search:Search|LineBuffer6[89], Search:Search|LineBuffer6[88],   ;
;                        ;                           ; Search:Search|LineBuffer6[87], Search:Search|LineBuffer6[86],   ;
;                        ;                           ; Search:Search|LineBuffer6[85], Search:Search|LineBuffer6[84],   ;
;                        ;                           ; Search:Search|LineBuffer6[83], Search:Search|LineBuffer6[82],   ;
;                        ;                           ; Search:Search|LineBuffer6[81], Search:Search|LineBuffer6[80],   ;
;                        ;                           ; Search:Search|LineBuffer6[79], Search:Search|LineBuffer6[78],   ;
;                        ;                           ; Search:Search|LineBuffer6[77], Search:Search|LineBuffer6[76],   ;
;                        ;                           ; Search:Search|LineBuffer6[75], Search:Search|LineBuffer6[74],   ;
;                        ;                           ; Search:Search|LineBuffer6[73], Search:Search|LineBuffer6[72],   ;
;                        ;                           ; Search:Search|LineBuffer6[71], Search:Search|LineBuffer6[70],   ;
;                        ;                           ; Search:Search|LineBuffer6[69], Search:Search|LineBuffer6[68],   ;
;                        ;                           ; Search:Search|LineBuffer6[67], Search:Search|LineBuffer6[66],   ;
;                        ;                           ; Search:Search|LineBuffer6[65], Search:Search|LineBuffer6[64],   ;
;                        ;                           ; Search:Search|LineBuffer6[63], Search:Search|LineBuffer6[62],   ;
;                        ;                           ; Search:Search|LineBuffer6[61], Search:Search|LineBuffer6[60],   ;
;                        ;                           ; Search:Search|LineBuffer6[59], Search:Search|LineBuffer6[58],   ;
;                        ;                           ; Search:Search|LineBuffer6[57], Search:Search|LineBuffer6[56],   ;
;                        ;                           ; Search:Search|LineBuffer6[55], Search:Search|LineBuffer6[54],   ;
;                        ;                           ; Search:Search|LineBuffer6[53], Search:Search|LineBuffer6[52],   ;
;                        ;                           ; Search:Search|LineBuffer6[51], Search:Search|LineBuffer6[50],   ;
;                        ;                           ; Search:Search|LineBuffer6[49], Search:Search|LineBuffer6[48],   ;
;                        ;                           ; Search:Search|LineBuffer6[47], Search:Search|LineBuffer6[46],   ;
;                        ;                           ; Search:Search|LineBuffer6[45], Search:Search|LineBuffer6[44],   ;
;                        ;                           ; Search:Search|LineBuffer6[43], Search:Search|LineBuffer6[42],   ;
;                        ;                           ; Search:Search|LineBuffer6[41], Search:Search|LineBuffer6[40],   ;
;                        ;                           ; Search:Search|LineBuffer6[39], Search:Search|LineBuffer6[38],   ;
;                        ;                           ; Search:Search|LineBuffer6[37], Search:Search|LineBuffer6[36],   ;
;                        ;                           ; Search:Search|LineBuffer6[35], Search:Search|LineBuffer6[34],   ;
;                        ;                           ; Search:Search|LineBuffer6[33], Search:Search|LineBuffer6[32],   ;
;                        ;                           ; Search:Search|LineBuffer6[31], Search:Search|LineBuffer6[30],   ;
;                        ;                           ; Search:Search|LineBuffer6[29], Search:Search|LineBuffer6[28],   ;
;                        ;                           ; Search:Search|LineBuffer6[27], Search:Search|LineBuffer6[26],   ;
;                        ;                           ; Search:Search|LineBuffer6[25], Search:Search|LineBuffer6[24],   ;
;                        ;                           ; Search:Search|LineBuffer6[23], Search:Search|LineBuffer6[22],   ;
;                        ;                           ; Search:Search|LineBuffer6[21], Search:Search|LineBuffer6[20],   ;
;                        ;                           ; Search:Search|LineBuffer6[19], Search:Search|LineBuffer6[18],   ;
;                        ;                           ; Search:Search|LineBuffer6[17], Search:Search|LineBuffer6[16],   ;
;                        ;                           ; Search:Search|LineBuffer6[15], Search:Search|LineBuffer6[14],   ;
;                        ;                           ; Search:Search|LineBuffer6[13], Search:Search|LineBuffer6[12],   ;
;                        ;                           ; Search:Search|LineBuffer6[11], Search:Search|LineBuffer6[10],   ;
;                        ;                           ; Search:Search|LineBuffer6[9], Search:Search|LineBuffer6[8],     ;
;                        ;                           ; Search:Search|LineBuffer6[7], Search:Search|LineBuffer6[6],     ;
;                        ;                           ; Search:Search|LineBuffer6[5], Search:Search|LineBuffer6[4],     ;
;                        ;                           ; Search:Search|LineBuffer6[3], Search:Search|LineBuffer6[2],     ;
;                        ;                           ; Search:Search|LineBuffer6[1], Search:Search|LineBuffer6[0],     ;
;                        ;                           ; Search:Search|LineBuffer5[179], Search:Search|LineBuffer5[178], ;
;                        ;                           ; Search:Search|LineBuffer5[177], Search:Search|LineBuffer5[176], ;
;                        ;                           ; Search:Search|LineBuffer5[175], Search:Search|LineBuffer5[174], ;
;                        ;                           ; Search:Search|LineBuffer5[173], Search:Search|LineBuffer5[172], ;
;                        ;                           ; Search:Search|LineBuffer5[171], Search:Search|LineBuffer5[170], ;
;                        ;                           ; Search:Search|LineBuffer5[169], Search:Search|LineBuffer5[168], ;
;                        ;                           ; Search:Search|LineBuffer5[167], Search:Search|LineBuffer5[166], ;
;                        ;                           ; Search:Search|LineBuffer5[165], Search:Search|LineBuffer5[164], ;
;                        ;                           ; Search:Search|LineBuffer5[163], Search:Search|LineBuffer5[162], ;
;                        ;                           ; Search:Search|LineBuffer5[161], Search:Search|LineBuffer5[160], ;
;                        ;                           ; Search:Search|LineBuffer5[159], Search:Search|LineBuffer5[158], ;
;                        ;                           ; Search:Search|LineBuffer5[157], Search:Search|LineBuffer5[156], ;
;                        ;                           ; Search:Search|LineBuffer5[155], Search:Search|LineBuffer5[154], ;
;                        ;                           ; Search:Search|LineBuffer5[153], Search:Search|LineBuffer5[152], ;
;                        ;                           ; Search:Search|LineBuffer5[151], Search:Search|LineBuffer5[150], ;
;                        ;                           ; Search:Search|LineBuffer5[149], Search:Search|LineBuffer5[148], ;
;                        ;                           ; Search:Search|LineBuffer5[147], Search:Search|LineBuffer5[146], ;
;                        ;                           ; Search:Search|LineBuffer5[145], Search:Search|LineBuffer5[144], ;
;                        ;                           ; Search:Search|LineBuffer5[143], Search:Search|LineBuffer5[142], ;
;                        ;                           ; Search:Search|LineBuffer5[141], Search:Search|LineBuffer5[140], ;
;                        ;                           ; Search:Search|LineBuffer5[139], Search:Search|LineBuffer5[138], ;
;                        ;                           ; Search:Search|LineBuffer5[137], Search:Search|LineBuffer5[136], ;
;                        ;                           ; Search:Search|LineBuffer5[135], Search:Search|LineBuffer5[134], ;
;                        ;                           ; Search:Search|LineBuffer5[133], Search:Search|LineBuffer5[132], ;
;                        ;                           ; Search:Search|LineBuffer5[131], Search:Search|LineBuffer5[130], ;
;                        ;                           ; Search:Search|LineBuffer5[129], Search:Search|LineBuffer5[128], ;
;                        ;                           ; Search:Search|LineBuffer5[127], Search:Search|LineBuffer5[126], ;
;                        ;                           ; Search:Search|LineBuffer5[125], Search:Search|LineBuffer5[124], ;
;                        ;                           ; Search:Search|LineBuffer5[123], Search:Search|LineBuffer5[122], ;
;                        ;                           ; Search:Search|LineBuffer5[121], Search:Search|LineBuffer5[120], ;
;                        ;                           ; Search:Search|LineBuffer5[119], Search:Search|LineBuffer5[118], ;
;                        ;                           ; Search:Search|LineBuffer5[117], Search:Search|LineBuffer5[116], ;
;                        ;                           ; Search:Search|LineBuffer5[115], Search:Search|LineBuffer5[114], ;
;                        ;                           ; Search:Search|LineBuffer5[113], Search:Search|LineBuffer5[112], ;
;                        ;                           ; Search:Search|LineBuffer5[111], Search:Search|LineBuffer5[110], ;
;                        ;                           ; Search:Search|LineBuffer5[109], Search:Search|LineBuffer5[108], ;
;                        ;                           ; Search:Search|LineBuffer5[107], Search:Search|LineBuffer5[106], ;
;                        ;                           ; Search:Search|LineBuffer5[105], Search:Search|LineBuffer5[104], ;
;                        ;                           ; Search:Search|LineBuffer5[103], Search:Search|LineBuffer5[102], ;
;                        ;                           ; Search:Search|LineBuffer5[101], Search:Search|LineBuffer5[100], ;
;                        ;                           ; Search:Search|LineBuffer5[99], Search:Search|LineBuffer5[98],   ;
;                        ;                           ; Search:Search|LineBuffer5[97], Search:Search|LineBuffer5[96],   ;
;                        ;                           ; Search:Search|LineBuffer5[95], Search:Search|LineBuffer5[94],   ;
;                        ;                           ; Search:Search|LineBuffer5[93], Search:Search|LineBuffer5[92],   ;
;                        ;                           ; Search:Search|LineBuffer5[91], Search:Search|LineBuffer5[90],   ;
;                        ;                           ; Search:Search|LineBuffer5[89], Search:Search|LineBuffer5[88],   ;
;                        ;                           ; Search:Search|LineBuffer5[87], Search:Search|LineBuffer5[86],   ;
;                        ;                           ; Search:Search|LineBuffer5[85], Search:Search|LineBuffer5[84],   ;
;                        ;                           ; Search:Search|LineBuffer5[83], Search:Search|LineBuffer5[82],   ;
;                        ;                           ; Search:Search|LineBuffer5[81], Search:Search|LineBuffer5[80],   ;
;                        ;                           ; Search:Search|LineBuffer5[79], Search:Search|LineBuffer5[78],   ;
;                        ;                           ; Search:Search|LineBuffer5[77], Search:Search|LineBuffer5[76],   ;
;                        ;                           ; Search:Search|LineBuffer5[75], Search:Search|LineBuffer5[74],   ;
;                        ;                           ; Search:Search|LineBuffer5[73], Search:Search|LineBuffer5[72],   ;
;                        ;                           ; Search:Search|LineBuffer5[71], Search:Search|LineBuffer5[70],   ;
;                        ;                           ; Search:Search|LineBuffer5[69], Search:Search|LineBuffer5[68],   ;
;                        ;                           ; Search:Search|LineBuffer5[67], Search:Search|LineBuffer5[66],   ;
;                        ;                           ; Search:Search|LineBuffer5[65], Search:Search|LineBuffer5[64],   ;
;                        ;                           ; Search:Search|LineBuffer5[63], Search:Search|LineBuffer5[62],   ;
;                        ;                           ; Search:Search|LineBuffer5[61], Search:Search|LineBuffer5[60],   ;
;                        ;                           ; Search:Search|LineBuffer5[59], Search:Search|LineBuffer5[58],   ;
;                        ;                           ; Search:Search|LineBuffer5[57], Search:Search|LineBuffer5[56],   ;
;                        ;                           ; Search:Search|LineBuffer5[55], Search:Search|LineBuffer5[54],   ;
;                        ;                           ; Search:Search|LineBuffer5[53], Search:Search|LineBuffer5[52],   ;
;                        ;                           ; Search:Search|LineBuffer5[51], Search:Search|LineBuffer5[50],   ;
;                        ;                           ; Search:Search|LineBuffer5[49], Search:Search|LineBuffer5[48],   ;
;                        ;                           ; Search:Search|LineBuffer5[47], Search:Search|LineBuffer5[46],   ;
;                        ;                           ; Search:Search|LineBuffer5[45], Search:Search|LineBuffer5[44],   ;
;                        ;                           ; Search:Search|LineBuffer5[43], Search:Search|LineBuffer5[42],   ;
;                        ;                           ; Search:Search|LineBuffer5[41], Search:Search|LineBuffer5[40],   ;
;                        ;                           ; Search:Search|LineBuffer5[39], Search:Search|LineBuffer5[38],   ;
;                        ;                           ; Search:Search|LineBuffer5[37], Search:Search|LineBuffer5[36],   ;
;                        ;                           ; Search:Search|LineBuffer5[35], Search:Search|LineBuffer5[34],   ;
;                        ;                           ; Search:Search|LineBuffer5[33], Search:Search|LineBuffer5[32],   ;
;                        ;                           ; Search:Search|LineBuffer5[31], Search:Search|LineBuffer5[30],   ;
;                        ;                           ; Search:Search|LineBuffer5[29], Search:Search|LineBuffer5[28],   ;
;                        ;                           ; Search:Search|LineBuffer5[27], Search:Search|LineBuffer5[26],   ;
;                        ;                           ; Search:Search|LineBuffer5[25], Search:Search|LineBuffer5[24],   ;
;                        ;                           ; Search:Search|LineBuffer5[23], Search:Search|LineBuffer5[22],   ;
;                        ;                           ; Search:Search|LineBuffer5[21], Search:Search|LineBuffer5[20],   ;
;                        ;                           ; Search:Search|LineBuffer5[19], Search:Search|LineBuffer5[18],   ;
;                        ;                           ; Search:Search|LineBuffer5[17], Search:Search|LineBuffer5[16],   ;
;                        ;                           ; Search:Search|LineBuffer5[15], Search:Search|LineBuffer5[14],   ;
;                        ;                           ; Search:Search|LineBuffer5[13], Search:Search|LineBuffer5[12],   ;
;                        ;                           ; Search:Search|LineBuffer5[11], Search:Search|LineBuffer5[10],   ;
;                        ;                           ; Search:Search|LineBuffer5[9], Search:Search|LineBuffer5[8],     ;
;                        ;                           ; Search:Search|LineBuffer5[7], Search:Search|LineBuffer5[6],     ;
;                        ;                           ; Search:Search|LineBuffer5[5], Search:Search|LineBuffer5[4],     ;
;                        ;                           ; Search:Search|LineBuffer5[3], Search:Search|LineBuffer5[2],     ;
;                        ;                           ; Search:Search|LineBuffer5[1], Search:Search|LineBuffer5[0],     ;
;                        ;                           ; Search:Search|LineBuffer3[178], Search:Search|LineBuffer3[177], ;
;                        ;                           ; Search:Search|LineBuffer3[176], Search:Search|LineBuffer3[175], ;
;                        ;                           ; Search:Search|LineBuffer3[174], Search:Search|LineBuffer3[173], ;
;                        ;                           ; Search:Search|LineBuffer3[172], Search:Search|LineBuffer3[171], ;
;                        ;                           ; Search:Search|LineBuffer3[170], Search:Search|LineBuffer3[169], ;
;                        ;                           ; Search:Search|LineBuffer3[168], Search:Search|LineBuffer3[167], ;
;                        ;                           ; Search:Search|LineBuffer3[166], Search:Search|LineBuffer3[165], ;
;                        ;                           ; Search:Search|LineBuffer3[164], Search:Search|LineBuffer3[163], ;
;                        ;                           ; Search:Search|LineBuffer3[162], Search:Search|LineBuffer3[161], ;
;                        ;                           ; Search:Search|LineBuffer3[160], Search:Search|LineBuffer3[159], ;
;                        ;                           ; Search:Search|LineBuffer3[158], Search:Search|LineBuffer3[157], ;
;                        ;                           ; Search:Search|LineBuffer3[156], Search:Search|LineBuffer3[155], ;
;                        ;                           ; Search:Search|LineBuffer3[154], Search:Search|LineBuffer3[153], ;
;                        ;                           ; Search:Search|LineBuffer3[152], Search:Search|LineBuffer3[151], ;
;                        ;                           ; Search:Search|LineBuffer3[150], Search:Search|LineBuffer3[149], ;
;                        ;                           ; Search:Search|LineBuffer3[148], Search:Search|LineBuffer3[147], ;
;                        ;                           ; Search:Search|LineBuffer3[146], Search:Search|LineBuffer3[145], ;
;                        ;                           ; Search:Search|LineBuffer3[144], Search:Search|LineBuffer3[143], ;
;                        ;                           ; Search:Search|LineBuffer3[142], Search:Search|LineBuffer3[141], ;
;                        ;                           ; Search:Search|LineBuffer3[140], Search:Search|LineBuffer3[139], ;
;                        ;                           ; Search:Search|LineBuffer3[138], Search:Search|LineBuffer3[137], ;
;                        ;                           ; Search:Search|LineBuffer3[136], Search:Search|LineBuffer3[135], ;
;                        ;                           ; Search:Search|LineBuffer3[134], Search:Search|LineBuffer3[133], ;
;                        ;                           ; Search:Search|LineBuffer3[132], Search:Search|LineBuffer3[131], ;
;                        ;                           ; Search:Search|LineBuffer3[130], Search:Search|LineBuffer3[129], ;
;                        ;                           ; Search:Search|LineBuffer3[128], Search:Search|LineBuffer3[127], ;
;                        ;                           ; Search:Search|LineBuffer3[126], Search:Search|LineBuffer3[125], ;
;                        ;                           ; Search:Search|LineBuffer3[124], Search:Search|LineBuffer3[123], ;
;                        ;                           ; Search:Search|LineBuffer3[122], Search:Search|LineBuffer3[121], ;
;                        ;                           ; Search:Search|LineBuffer3[120], Search:Search|LineBuffer3[119], ;
;                        ;                           ; Search:Search|LineBuffer3[118], Search:Search|LineBuffer3[117], ;
;                        ;                           ; Search:Search|LineBuffer3[116], Search:Search|LineBuffer3[115], ;
;                        ;                           ; Search:Search|LineBuffer3[114], Search:Search|LineBuffer3[113], ;
;                        ;                           ; Search:Search|LineBuffer3[112], Search:Search|LineBuffer3[111], ;
;                        ;                           ; Search:Search|LineBuffer3[110], Search:Search|LineBuffer3[109], ;
;                        ;                           ; Search:Search|LineBuffer3[108], Search:Search|LineBuffer3[107], ;
;                        ;                           ; Search:Search|LineBuffer3[106], Search:Search|LineBuffer3[105], ;
;                        ;                           ; Search:Search|LineBuffer3[104], Search:Search|LineBuffer3[103], ;
;                        ;                           ; Search:Search|LineBuffer3[102], Search:Search|LineBuffer3[101], ;
;                        ;                           ; Search:Search|LineBuffer3[100], Search:Search|LineBuffer3[99],  ;
;                        ;                           ; Search:Search|LineBuffer3[98], Search:Search|LineBuffer3[97],   ;
;                        ;                           ; Search:Search|LineBuffer3[96], Search:Search|LineBuffer3[95],   ;
;                        ;                           ; Search:Search|LineBuffer3[94], Search:Search|LineBuffer3[93],   ;
;                        ;                           ; Search:Search|LineBuffer3[92], Search:Search|LineBuffer3[91],   ;
;                        ;                           ; Search:Search|LineBuffer3[90], Search:Search|LineBuffer3[89],   ;
;                        ;                           ; Search:Search|LineBuffer3[88], Search:Search|LineBuffer3[87],   ;
;                        ;                           ; Search:Search|LineBuffer3[86], Search:Search|LineBuffer3[85],   ;
;                        ;                           ; Search:Search|LineBuffer3[84], Search:Search|LineBuffer3[83],   ;
;                        ;                           ; Search:Search|LineBuffer3[82], Search:Search|LineBuffer3[81],   ;
;                        ;                           ; Search:Search|LineBuffer3[80], Search:Search|LineBuffer3[79],   ;
;                        ;                           ; Search:Search|LineBuffer3[78], Search:Search|LineBuffer3[77],   ;
;                        ;                           ; Search:Search|LineBuffer3[76], Search:Search|LineBuffer3[75],   ;
;                        ;                           ; Search:Search|LineBuffer3[74], Search:Search|LineBuffer3[73],   ;
;                        ;                           ; Search:Search|LineBuffer3[72], Search:Search|LineBuffer3[71],   ;
;                        ;                           ; Search:Search|LineBuffer3[70], Search:Search|LineBuffer3[69],   ;
;                        ;                           ; Search:Search|LineBuffer3[68], Search:Search|LineBuffer3[67],   ;
;                        ;                           ; Search:Search|LineBuffer3[66], Search:Search|LineBuffer3[65],   ;
;                        ;                           ; Search:Search|LineBuffer3[64], Search:Search|LineBuffer3[63],   ;
;                        ;                           ; Search:Search|LineBuffer3[62], Search:Search|LineBuffer3[61],   ;
;                        ;                           ; Search:Search|LineBuffer3[60], Search:Search|LineBuffer3[59],   ;
;                        ;                           ; Search:Search|LineBuffer3[58], Search:Search|LineBuffer3[57],   ;
;                        ;                           ; Search:Search|LineBuffer3[56], Search:Search|LineBuffer3[55],   ;
;                        ;                           ; Search:Search|LineBuffer3[54], Search:Search|LineBuffer3[53],   ;
;                        ;                           ; Search:Search|LineBuffer3[52], Search:Search|LineBuffer3[51],   ;
;                        ;                           ; Search:Search|LineBuffer3[50], Search:Search|LineBuffer3[49],   ;
;                        ;                           ; Search:Search|LineBuffer3[48], Search:Search|LineBuffer3[47],   ;
;                        ;                           ; Search:Search|LineBuffer3[46], Search:Search|LineBuffer3[45],   ;
;                        ;                           ; Search:Search|LineBuffer3[44], Search:Search|LineBuffer3[43],   ;
;                        ;                           ; Search:Search|LineBuffer3[42], Search:Search|LineBuffer3[41],   ;
;                        ;                           ; Search:Search|LineBuffer3[40], Search:Search|LineBuffer3[39],   ;
;                        ;                           ; Search:Search|LineBuffer3[38], Search:Search|LineBuffer3[37],   ;
;                        ;                           ; Search:Search|LineBuffer3[36], Search:Search|LineBuffer3[35],   ;
;                        ;                           ; Search:Search|LineBuffer3[34], Search:Search|LineBuffer3[33],   ;
;                        ;                           ; Search:Search|LineBuffer3[32], Search:Search|LineBuffer3[31],   ;
;                        ;                           ; Search:Search|LineBuffer3[30], Search:Search|LineBuffer3[29],   ;
;                        ;                           ; Search:Search|LineBuffer3[28], Search:Search|LineBuffer3[27],   ;
;                        ;                           ; Search:Search|LineBuffer3[26], Search:Search|LineBuffer3[25],   ;
;                        ;                           ; Search:Search|LineBuffer3[24], Search:Search|LineBuffer3[23],   ;
;                        ;                           ; Search:Search|LineBuffer3[22], Search:Search|LineBuffer3[21],   ;
;                        ;                           ; Search:Search|LineBuffer3[20], Search:Search|LineBuffer3[19],   ;
;                        ;                           ; Search:Search|LineBuffer3[18], Search:Search|LineBuffer3[17],   ;
;                        ;                           ; Search:Search|LineBuffer3[16], Search:Search|LineBuffer3[15],   ;
;                        ;                           ; Search:Search|LineBuffer3[14], Search:Search|LineBuffer3[13],   ;
;                        ;                           ; Search:Search|LineBuffer3[12], Search:Search|LineBuffer3[11],   ;
;                        ;                           ; Search:Search|LineBuffer3[10], Search:Search|LineBuffer3[9],    ;
;                        ;                           ; Search:Search|LineBuffer3[8], Search:Search|LineBuffer3[7],     ;
;                        ;                           ; Search:Search|LineBuffer3[6], Search:Search|LineBuffer3[5],     ;
;                        ;                           ; Search:Search|LineBuffer3[4], Search:Search|LineBuffer3[3],     ;
;                        ;                           ; Search:Search|LineBuffer3[2], Search:Search|LineBuffer3[1],     ;
;                        ;                           ; Search:Search|LineBuffer3[0], Search:Search|LineBuffer2[179],   ;
;                        ;                           ; Search:Search|LineBuffer2[178], Search:Search|LineBuffer2[177], ;
;                        ;                           ; Search:Search|LineBuffer2[176], Search:Search|LineBuffer2[175], ;
;                        ;                           ; Search:Search|LineBuffer2[174], Search:Search|LineBuffer2[173], ;
;                        ;                           ; Search:Search|LineBuffer2[172], Search:Search|LineBuffer2[171], ;
;                        ;                           ; Search:Search|LineBuffer2[170], Search:Search|LineBuffer2[169], ;
;                        ;                           ; Search:Search|LineBuffer2[168], Search:Search|LineBuffer2[167], ;
;                        ;                           ; Search:Search|LineBuffer2[166], Search:Search|LineBuffer2[165], ;
;                        ;                           ; Search:Search|LineBuffer2[164], Search:Search|LineBuffer2[163], ;
;                        ;                           ; Search:Search|LineBuffer2[162], Search:Search|LineBuffer2[161], ;
;                        ;                           ; Search:Search|LineBuffer2[160], Search:Search|LineBuffer2[159], ;
;                        ;                           ; Search:Search|LineBuffer2[158], Search:Search|LineBuffer2[157], ;
;                        ;                           ; Search:Search|LineBuffer2[156], Search:Search|LineBuffer2[155], ;
;                        ;                           ; Search:Search|LineBuffer2[154], Search:Search|LineBuffer2[153], ;
;                        ;                           ; Search:Search|LineBuffer2[152], Search:Search|LineBuffer2[151], ;
;                        ;                           ; Search:Search|LineBuffer2[150], Search:Search|LineBuffer2[149], ;
;                        ;                           ; Search:Search|LineBuffer2[148], Search:Search|LineBuffer2[147], ;
;                        ;                           ; Search:Search|LineBuffer2[146], Search:Search|LineBuffer2[145], ;
;                        ;                           ; Search:Search|LineBuffer2[144], Search:Search|LineBuffer2[143], ;
;                        ;                           ; Search:Search|LineBuffer2[142], Search:Search|LineBuffer2[141], ;
;                        ;                           ; Search:Search|LineBuffer2[140], Search:Search|LineBuffer2[139], ;
;                        ;                           ; Search:Search|LineBuffer2[138], Search:Search|LineBuffer2[137], ;
;                        ;                           ; Search:Search|LineBuffer2[136], Search:Search|LineBuffer2[135], ;
;                        ;                           ; Search:Search|LineBuffer2[134], Search:Search|LineBuffer2[133], ;
;                        ;                           ; Search:Search|LineBuffer2[132], Search:Search|LineBuffer2[131], ;
;                        ;                           ; Search:Search|LineBuffer2[130], Search:Search|LineBuffer2[129], ;
;                        ;                           ; Search:Search|LineBuffer2[128], Search:Search|LineBuffer2[127], ;
;                        ;                           ; Search:Search|LineBuffer2[126], Search:Search|LineBuffer2[125], ;
;                        ;                           ; Search:Search|LineBuffer2[124], Search:Search|LineBuffer2[123], ;
;                        ;                           ; Search:Search|LineBuffer2[122], Search:Search|LineBuffer2[121], ;
;                        ;                           ; Search:Search|LineBuffer2[120], Search:Search|LineBuffer2[119], ;
;                        ;                           ; Search:Search|LineBuffer2[118], Search:Search|LineBuffer2[117], ;
;                        ;                           ; Search:Search|LineBuffer2[116], Search:Search|LineBuffer2[115], ;
;                        ;                           ; Search:Search|LineBuffer2[114], Search:Search|LineBuffer2[113], ;
;                        ;                           ; Search:Search|LineBuffer2[112], Search:Search|LineBuffer2[111], ;
;                        ;                           ; Search:Search|LineBuffer2[110], Search:Search|LineBuffer2[109], ;
;                        ;                           ; Search:Search|LineBuffer2[108], Search:Search|LineBuffer2[107], ;
;                        ;                           ; Search:Search|LineBuffer2[106], Search:Search|LineBuffer2[105], ;
;                        ;                           ; Search:Search|LineBuffer2[104], Search:Search|LineBuffer2[103], ;
;                        ;                           ; Search:Search|LineBuffer2[102], Search:Search|LineBuffer2[101], ;
;                        ;                           ; Search:Search|LineBuffer2[100], Search:Search|LineBuffer2[99],  ;
;                        ;                           ; Search:Search|LineBuffer2[98], Search:Search|LineBuffer2[97],   ;
;                        ;                           ; Search:Search|LineBuffer2[96], Search:Search|LineBuffer2[95],   ;
;                        ;                           ; Search:Search|LineBuffer2[94], Search:Search|LineBuffer2[93],   ;
;                        ;                           ; Search:Search|LineBuffer2[92], Search:Search|LineBuffer2[91],   ;
;                        ;                           ; Search:Search|LineBuffer2[90], Search:Search|LineBuffer2[89],   ;
;                        ;                           ; Search:Search|LineBuffer2[88], Search:Search|LineBuffer2[87],   ;
;                        ;                           ; Search:Search|LineBuffer2[86], Search:Search|LineBuffer2[85],   ;
;                        ;                           ; Search:Search|LineBuffer2[84], Search:Search|LineBuffer2[83],   ;
;                        ;                           ; Search:Search|LineBuffer2[82], Search:Search|LineBuffer2[81],   ;
;                        ;                           ; Search:Search|LineBuffer2[80], Search:Search|LineBuffer2[79],   ;
;                        ;                           ; Search:Search|LineBuffer2[78], Search:Search|LineBuffer2[77],   ;
;                        ;                           ; Search:Search|LineBuffer2[76], Search:Search|LineBuffer2[75],   ;
;                        ;                           ; Search:Search|LineBuffer2[74], Search:Search|LineBuffer2[73],   ;
;                        ;                           ; Search:Search|LineBuffer2[72], Search:Search|LineBuffer2[71],   ;
;                        ;                           ; Search:Search|LineBuffer2[70], Search:Search|LineBuffer2[69],   ;
;                        ;                           ; Search:Search|LineBuffer2[68], Search:Search|LineBuffer2[67],   ;
;                        ;                           ; Search:Search|LineBuffer2[66], Search:Search|LineBuffer2[65],   ;
;                        ;                           ; Search:Search|LineBuffer2[64], Search:Search|LineBuffer2[63],   ;
;                        ;                           ; Search:Search|LineBuffer2[62], Search:Search|LineBuffer2[61],   ;
;                        ;                           ; Search:Search|LineBuffer2[60], Search:Search|LineBuffer2[59],   ;
;                        ;                           ; Search:Search|LineBuffer2[58], Search:Search|LineBuffer2[57],   ;
;                        ;                           ; Search:Search|LineBuffer2[56], Search:Search|LineBuffer2[55],   ;
;                        ;                           ; Search:Search|LineBuffer2[54], Search:Search|LineBuffer2[53],   ;
;                        ;                           ; Search:Search|LineBuffer2[52], Search:Search|LineBuffer2[51],   ;
;                        ;                           ; Search:Search|LineBuffer2[50], Search:Search|LineBuffer2[49],   ;
;                        ;                           ; Search:Search|LineBuffer2[48], Search:Search|LineBuffer2[47],   ;
;                        ;                           ; Search:Search|LineBuffer2[46], Search:Search|LineBuffer2[45],   ;
;                        ;                           ; Search:Search|LineBuffer2[44], Search:Search|LineBuffer2[43],   ;
;                        ;                           ; Search:Search|LineBuffer2[42], Search:Search|LineBuffer2[41],   ;
;                        ;                           ; Search:Search|LineBuffer2[40], Search:Search|LineBuffer2[39],   ;
;                        ;                           ; Search:Search|LineBuffer2[38], Search:Search|LineBuffer2[37],   ;
;                        ;                           ; Search:Search|LineBuffer2[36], Search:Search|LineBuffer2[35],   ;
;                        ;                           ; Search:Search|LineBuffer2[34], Search:Search|LineBuffer2[33],   ;
;                        ;                           ; Search:Search|LineBuffer2[32], Search:Search|LineBuffer2[31],   ;
;                        ;                           ; Search:Search|LineBuffer2[30], Search:Search|LineBuffer2[29],   ;
;                        ;                           ; Search:Search|LineBuffer2[28], Search:Search|LineBuffer2[27],   ;
;                        ;                           ; Search:Search|LineBuffer2[26], Search:Search|LineBuffer2[25],   ;
;                        ;                           ; Search:Search|LineBuffer2[24], Search:Search|LineBuffer2[23],   ;
;                        ;                           ; Search:Search|LineBuffer2[22], Search:Search|LineBuffer2[21],   ;
;                        ;                           ; Search:Search|LineBuffer2[20], Search:Search|LineBuffer2[19],   ;
;                        ;                           ; Search:Search|LineBuffer2[18], Search:Search|LineBuffer2[17],   ;
;                        ;                           ; Search:Search|LineBuffer2[16], Search:Search|LineBuffer2[15],   ;
;                        ;                           ; Search:Search|LineBuffer2[14], Search:Search|LineBuffer2[13],   ;
;                        ;                           ; Search:Search|LineBuffer2[12], Search:Search|LineBuffer2[11],   ;
;                        ;                           ; Search:Search|LineBuffer2[10], Search:Search|LineBuffer2[9],    ;
;                        ;                           ; Search:Search|LineBuffer2[8], Search:Search|LineBuffer2[7],     ;
;                        ;                           ; Search:Search|LineBuffer2[6], Search:Search|LineBuffer2[5],     ;
;                        ;                           ; Search:Search|LineBuffer2[4], Search:Search|LineBuffer2[3],     ;
;                        ;                           ; Search:Search|LineBuffer2[2], Search:Search|LineBuffer2[1],     ;
;                        ;                           ; Search:Search|LineBuffer2[0]                                    ;
; A_int[4]               ; Stuck at GND              ; X_int[3]                                                        ;
;                        ; due to stuck port data_in ;                                                                 ;
+------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 823   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 501   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 590   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vpo_wrxd3                                                                                                                                                                      ; 5       ;
; vpo_wrxd1                                                                                                                                                                      ; 6       ;
; cs[0]                                                                                                                                                                          ; 5       ;
; vpo_wrxd2                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 22                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA_Processing|vdata[5]                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[179]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[178]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[177]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[176]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[175]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[174]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[173]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[172]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[171]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[170]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[169]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[168]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[167]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[166]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[165]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[164]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[163]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[162]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[161]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[160]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[159]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[158]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[157]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[156]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[155]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[154]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[153]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[152]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[151]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[150]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[149]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[148]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[147]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[146]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[145]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[144]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[143]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[142]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[141]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[140]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[139]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[138]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[137]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[136]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[135]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[134]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[133]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[132]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[131]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[130]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[129]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[128]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[127]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[126]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[125]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[124]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[123]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[122]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[121]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[120]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[119]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[118]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[117]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[116]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[115]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[114]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[113]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[112]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[111]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[110]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[109]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[108]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[107]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[106]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[105]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[104]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[103]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[102]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[101]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[100]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[99]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[98]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[97]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[96]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[95]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[94]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[93]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[92]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[91]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[90]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[89]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[88]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[87]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[86]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[85]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[84]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[83]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[82]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[81]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[80]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[79]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[78]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[77]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[76]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[75]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[74]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[73]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[72]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[71]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[70]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[69]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[68]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[67]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[66]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[65]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[64]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[63]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[62]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[61]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[60]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[59]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[58]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[57]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[56]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[55]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[54]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[53]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[52]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[51]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[50]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[49]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[48]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[47]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[46]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[45]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[44]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[43]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[42]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[41]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[40]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[39]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[38]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[37]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[36]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[35]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[34]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[33]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[32]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[31]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[30]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[29]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[28]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[27]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[26]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[25]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[24]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[23]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[22]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[21]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[20]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[19]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[18]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[17]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[16]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[15]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[14]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[13]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[12]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[11]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[10]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[9]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[8]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[7]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[6]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[5]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[4]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[3]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[2]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer1[1]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_Processing|Search:Search|LineBuffer4[0]                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |FPGA_Processing|X_int[3]                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |FPGA_Processing|vadr[1]                                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |FPGA_Processing|Search:Search|redPoint1[8]                                                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |FPGA_Processing|Search:Search|redPoint2[8]                                                                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGA_Processing|RGB2HSV:RGBTOHSV|Max[2]                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA_Processing|RGB2HSV:RGBTOHSV|H[1]                                                                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGA_Processing|RGB2HSV:RGBTOHSV|Min[3]                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux9                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|RGB2HSV:RGBTOHSV|Add1                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_Processing|ns                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|R[4]                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|G[1]                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|B[0]                                                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux0                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux0                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux9                                                                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux9                                                                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux0                                                                                    ;
; 32:1               ; 4 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux9                                                                                    ;
; 22:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux1                                                                                    ;
; 38:1               ; 2 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux0                                                                                    ;
; 39:1               ; 2 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|Search:Search|Mux2                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_Processing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA_Processing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |FPGA_Processing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |FPGA_Processing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |FPGA_Processing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |FPGA_Processing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FPGA_Processing ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; s0             ; 0000001 ; Unsigned Binary                                      ;
; s1             ; 0000010 ; Unsigned Binary                                      ;
; s2             ; 0000100 ; Unsigned Binary                                      ;
; s3             ; 0001000 ; Unsigned Binary                                      ;
; s4             ; 0010000 ; Unsigned Binary                                      ;
; s5             ; 0100000 ; Unsigned Binary                                      ;
; s6             ; 1000000 ; Unsigned Binary                                      ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 100                   ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 27                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_59g1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                         ;
+-------------------------------------------------+--------------------------------------+----------------+
; Parameter Name                                  ; Value                                ; Type           ;
+-------------------------------------------------+--------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                        ; String         ;
; sld_node_info                                   ; 805334528                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                    ; Signed Integer ;
; sld_data_bits                                   ; 3                                    ; Untyped        ;
; sld_trigger_bits                                ; 3                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 63808                                ; Untyped        ;
; sld_node_crc_loword                             ; 9975                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                    ; Signed Integer ;
; sld_sample_depth                                ; 8192                                 ; Untyped        ;
; sld_segment_size                                ; 8192                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                 ; String         ;
; sld_inversion_mask_length                       ; 36                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd            ; String         ;
; sld_state_flow_use_generated                    ; 0                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Search:Search|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                              ;
; LPM_WIDTHD             ; 8              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_9bm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 9              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_8at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 9              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_mult:Mult2    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_8at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 9              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGB2HSV:RGBTOHSV|lpm_mult:Mult1    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_8at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult8                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6ft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6ft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult9                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 31           ; Untyped             ;
; LPM_WIDTHR                                     ; 31           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6ft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_dft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; RAM:RAM_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 65536                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 9                               ;
; Entity Instance                       ; RGB2HSV:RGBTOHSV|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                               ;
;     -- LPM_WIDTHB                     ; 6                               ;
;     -- LPM_WIDTHP                     ; 15                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; RGB2HSV:RGBTOHSV|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 9                               ;
;     -- LPM_WIDTHB                     ; 6                               ;
;     -- LPM_WIDTHP                     ; 15                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; RGB2HSV:RGBTOHSV|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                               ;
;     -- LPM_WIDTHB                     ; 6                               ;
;     -- LPM_WIDTHP                     ; 15                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; lpm_mult:Mult8                  ;
;     -- LPM_WIDTHA                     ; 7                               ;
;     -- LPM_WIDTHB                     ; 21                              ;
;     -- LPM_WIDTHP                     ; 28                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; lpm_mult:Mult5                  ;
;     -- LPM_WIDTHA                     ; 9                               ;
;     -- LPM_WIDTHB                     ; 21                              ;
;     -- LPM_WIDTHP                     ; 30                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; lpm_mult:Mult0                  ;
;     -- LPM_WIDTHA                     ; 9                               ;
;     -- LPM_WIDTHB                     ; 21                              ;
;     -- LPM_WIDTHP                     ; 30                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; lpm_mult:Mult9                  ;
;     -- LPM_WIDTHA                     ; 10                              ;
;     -- LPM_WIDTHB                     ; 21                              ;
;     -- LPM_WIDTHP                     ; 31                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; lpm_mult:Mult6                  ;
;     -- LPM_WIDTHA                     ; 9                               ;
;     -- LPM_WIDTHB                     ; 21                              ;
;     -- LPM_WIDTHP                     ; 30                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; lpm_mult:Mult7                  ;
;     -- LPM_WIDTHA                     ; 8                               ;
;     -- LPM_WIDTHB                     ; 21                              ;
;     -- LPM_WIDTHP                     ; 29                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Search:Search"                                                                                                                                                ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                 ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; adr_counter ; Input ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "adr_counter[15..15]" will be connected to GND. ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 3                   ; 3                ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                 ;
+-----------------+---------------+-----------+----------------+-------------------+-------------------+---------+
; Name            ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details ;
+-----------------+---------------+-----------+----------------+-------------------+-------------------+---------+
; A_addr          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; A_addr            ; N/A     ;
; A_addr          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; A_addr            ; N/A     ;
; clk_llc         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_llc           ; N/A     ;
; odd             ; post-fitting  ; connected ; Top            ; post-synthesis    ; odd               ; N/A     ;
; odd             ; post-fitting  ; connected ; Top            ; post-synthesis    ; odd               ; N/A     ;
; vmem_addr[15]~1 ; post-fitting  ; connected ; Top            ; post-synthesis    ; vmem_addr[15]~1   ; N/A     ;
; vmem_addr[15]~1 ; post-fitting  ; connected ; Top            ; post-synthesis    ; vmem_addr[15]~1   ; N/A     ;
+-----------------+---------------+-----------+----------------+-------------------+-------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jul 23 12:49:51 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file search.v
    Info (12023): Found entity 1: Search
Info (12021): Found 1 design units, including 1 entities, in source file rgb2hsv.v
    Info (12023): Found entity 1: RGB2HSV
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Warning (10275): Verilog HDL Module Instantiation warning at FPGA_Processing.v(234): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file fpga_processing.v
    Info (12023): Found entity 1: FPGA_Processing
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12127): Elaborating entity "FPGA_Processing" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(147): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(148): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(149): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(150): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(151): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(155): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(156): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(157): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(158): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(159): truncated value with size 32 to match size of target (21)
Warning (10235): Verilog HDL Always Construct warning at FPGA_Processing.v(402): variable "vdd" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10766): Verilog HDL Synthesis Attribute warning at FPGA_Processing.v(402): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "RGB2HSV" for hierarchy "RGB2HSV:RGBTOHSV"
Critical Warning (10237): Verilog HDL warning at RGB2HSV.v(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at RGB2HSV.v(29): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at RGB2HSV.v(30): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info (12128): Elaborating entity "Search" for hierarchy "Search:Search"
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "27"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "100"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:RAM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:RAM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_59g1.tdf
    Info (12023): Found entity 1: altsyncram_59g1
Info (12128): Elaborating entity "altsyncram_59g1" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob
Info (12128): Elaborating entity "mux_qob" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|mux_qob:mux2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0u14.tdf
    Info (12023): Found entity 1: altsyncram_0u14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf
    Info (12023): Found entity 1: cntr_pei
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "vmem_data[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[5]" feeding internal logic into a wire
Info (278001): Inferred 13 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Search:Search|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGB2HSV:RGBTOHSV|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RGB2HSV:RGBTOHSV|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGB2HSV:RGBTOHSV|Div2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RGB2HSV:RGBTOHSV|Mult2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGB2HSV:RGBTOHSV|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RGB2HSV:RGBTOHSV|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult7"
Info (12130): Elaborated megafunction instantiation "Search:Search|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "Search:Search|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf
    Info (12023): Found entity 1: lpm_divide_9bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "RGB2HSV:RGBTOHSV|lpm_divide:Div0"
Info (12133): Instantiated megafunction "RGB2HSV:RGBTOHSV|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf
    Info (12023): Found entity 1: alt_u_div_m4f
Info (12130): Elaborated megafunction instantiation "RGB2HSV:RGBTOHSV|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "RGB2HSV:RGBTOHSV|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8at.tdf
    Info (12023): Found entity 1: mult_8at
Info (12130): Elaborated megafunction instantiation "RGB2HSV:RGBTOHSV|lpm_divide:Div2"
Info (12133): Instantiated megafunction "RGB2HSV:RGBTOHSV|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "RGB2HSV:RGBTOHSV|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "RGB2HSV:RGBTOHSV|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult8"
Info (12133): Instantiated megafunction "lpm_mult:Mult8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bft.tdf
    Info (12023): Found entity 1: mult_bft
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult5"
Info (12133): Instantiated megafunction "lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6ft.tdf
    Info (12023): Found entity 1: mult_6ft
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult9"
Info (12133): Instantiated megafunction "lpm_mult:Mult9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf
    Info (12023): Found entity 1: mult_fgt
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult6"
Info (12133): Instantiated megafunction "lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult7"
Info (12133): Instantiated megafunction "lpm_mult:Mult7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dft.tdf
    Info (12023): Found entity 1: mult_dft
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 42 buffer(s)
    Info (13019): Ignored 42 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 362 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_4_result_int[1]~8"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_5_result_int[1]~10"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~14"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div2|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div2|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div2|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_5_result_int[0]~12"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div2|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_5_result_int[0]~12"
    Info (17048): Logic cell "RGB2HSV:RGBTOHSV|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|add_sub_6_result_int[0]~14"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/altera/Source_competition/search_coordinate/output_files/SoC_Brain.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "vpo[0]"
    Warning (15610): No output dependent on input pin "vpo[1]"
    Warning (15610): No output dependent on input pin "vpo[2]"
    Warning (15610): No output dependent on input pin "vpo[3]"
    Warning (15610): No output dependent on input pin "vpo[4]"
    Warning (15610): No output dependent on input pin "vpo[5]"
    Warning (15610): No output dependent on input pin "vpo[6]"
    Warning (15610): No output dependent on input pin "vpo[7]"
Info (21057): Implemented 2099 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1880 logic cells
    Info (21064): Implemented 131 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 22 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 626 megabytes
    Info: Processing ended: Sun Jul 23 12:50:21 2017
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/Source_competition/search_coordinate/output_files/SoC_Brain.map.smsg.


