{"width1":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["gates:and2",[-128,-96,0]],["port",[-128,-96,0],{"signal":"A[2:0]"}],["port",[-128,-80,0],{"signal":"B[2:0]"}],["gates:inverter",[-48,-88,0]],["port",[16,-88,2],{"signal":"Z[2:0]"}],["wire",[-80,-88,0,32,0]],["wire",[-16,-88,0,32,0]],["text",[-66,-66,0],{"text":"If you label this","align":"bottom-center"}],["text",[-66,-55,0],{"text":"X[2:0]","align":"bottom-center"}],["text",[-67,-45,0],{"text":"it works OK","align":"bottom-center"}],["text",[-184,-128,0],{"text":"SHOULD INFER that width of AND output is 3","font":"12pt sans-serif"}]],"icon":[["terminal",[-72,-24,0],{"name":"A[2:0]"}],["terminal",[-72,-8,0],{"name":"B[2:0]"}],["terminal",[16,-16,2],{"name":"Z[2:0]"}],["text",[-28,-20,0],{"text":"width1","font":"12pt sans-serif","align":"center"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A[2:0] B[2:0]\n.group outputs Z[2:0]\n\n.mode gate\n\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n000 000 HHH\n000 001 HHH\n001 001 HHL\n011 001 HHL\n011 011 HLL\n111 011 HLL\n111 111 LLL\n\n\n.plot A[2:0] B[2:0]\n.plot Z[2:0]\n"]]},"vdd":{"properties":{},"schematic":[["port",[-240,-96,2],{"signal":"PC[31:0]"}],["text",[-330,-138,0],{"text":"Chasing mysterious \"vdd\" bug","font":"12pt sans-serif"}],["text",[-328,-65,0],{"text":"Interrupt vectors (low addresses):"}],["port",[-248,-40,0],{"signal":"VEC_XINT[31:0]"}],["jumper",[-248,-40,0]],["port",[-240,-40,2],{"signal":"0x80000008'32"}],["jumper",[-248,-96,0]],["port",[-248,-96,0],{"signal":"VEC_XINT[31:0]"}],["port",[-272,-16,0],{"signal":"PC[30:2]"}],["port",[-240,-16,2],{"signal":"PCBAR[30:2]"}],["gates:inverter",[-272,-16,0]]],"icon":[["line",[-32,-24,0,0,32]],["line",[-32,8,0,48,0]],["line",[16,8,0,0,-32]],["line",[16,-24,0,-48,0]],["text",[-8,-8,0],{"text":"vdd","align":"center","font":"14pt sans-serif"}],["line",[-32,-2,0,5,3]],["line",[-27,1,0,-5,2]],["terminal",[-40,-8,0],{"name":"RESET"}],["terminal",[-40,0,0],{"name":"CLK"}],["terminal",[8,-32,1],{"name":"BT[30:2]"}],["terminal",[-24,-32,1],{"name":"JT[31:2]"}],["terminal",[-40,-16,0],{"name":"PCSEL[2:0]"}],["terminal",[24,-16,2],{"name":"PC[31:0]"}],["terminal",[24,-8,2],{"name":"PCINC[30:2]"}]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n\n\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group outputs PC[31:0]\n.mode gate\n\n\n.cycle tran 99n sample outputs tran 1n\n HLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL\n\n\n// (optional) produce plots showing the test inputs and/or outputs\n.plot d(PC[4:0])\n\n\n\n"]]},"mux4":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["gates:mux4",[16,-16,0]],["port",[16,32,0],{"signal":"0x0'3"}],["port",[16,16,0],{"signal":"0x1'3"}],["port",[16,0,0],{"signal":"0x2'3"}],["port",[16,-16,0],{"signal":"0x3'3"}],["port",[24,48,0],{"signal":"SEL[1:0]"}],["wire",[32,8,0,24,0]],["port",[56,8,2],{"signal":"OUT[2:0]"}]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n\n// Vol, Voh set voltages generated for input signals\n// Vil, Vih set voltage thresholds for determining logic values\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n// test actions are applied to named groups of signals.\n// A signal can appear in more than one group.  Order\n// of groups and signals within each group determine \n// order of values on each line of test values\n.group inputs SEL[1:0]\n.group outputs OUT[2:0]\n\n// set type of simulation to be performed\n//  device -- transient simulation; components must be from from analog library\n//  gate -- gate-level simulation; components must be from gates library\n.mode gate\n\n/*\nTests are sequences of lines supplying test values; .cycle specifies\nthe sequence of actions that will be performed for each test.  Available\nactions are\n   assert group -- set values for signals in group with H,L test values\n   deassert group -- stop setting values for signals in group with H,L test values\n   sample group -- check values of signals in group with 0,1 test values\n   tran time -- run simulation for specified time interval\n   signal=val -- set signal to specified value\n*/\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n\n00 LLL\n01 LLH\n10 LHL\n11 LHH\n\n.plot SEL[0]\n.plot SEL[1]\n.plot X(SEL[1:0])\n.plot X(OUT[2:0])\n\n"]]}}