INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sources_1/new/kara_mult_34bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kara_mult_34bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sources_1/new/kara_mult_66bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kara_mult_66bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sources_1/new/karatsuba_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karatsuba_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/UIC_Course/DigitalCircuitsDesign/Project/karatsuba_mult/karatsuba_mult.srcs/sim_1/new/tb_kara_128bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kara_128bit
