

================================================================
== Vitis HLS Report for 'update_weights_1'
================================================================
* Date:           Thu May 29 16:17:25 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.975 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   183269|   183269|  1.466 ms|  1.466 ms|  183269|  183269|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- update_weights_loop1      |    14170|    14170|      1090|          -|          -|    13|        no|
        | + update_weights_loop1_1   |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop2      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop3      |    14170|    14170|      1090|          -|          -|    13|        no|
        | + update_weights_loop3_1   |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop4      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop5      |    73856|    73856|      1154|          -|          -|    64|        no|
        | + update_weights_loop5_1   |     1152|     1152|        18|          -|          -|    64|        no|
        |- update_weights_loop6      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop7      |    69760|    69760|      1090|          -|          -|    64|        no|
        | + update_weights_loop7_1   |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop8      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop9      |     3392|     3392|        53|          -|          -|    64|        no|
        | + update_weights_loop9_1   |       51|       51|        17|          -|          -|     3|        no|
        |- update_weights_loop10     |       48|       48|        16|          -|          -|     3|        no|
        |- update_weights_loop11     |     3392|     3392|        53|          -|          -|    64|        no|
        | + update_weights_loop11_1  |       51|       51|        17|          -|          -|     3|        no|
        |- update_weights_loop12     |       51|       51|        17|          -|          -|     3|        no|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 277
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 20 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 37 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 20 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 66 49 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 49 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 94 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 77 
94 --> 95 113 
95 --> 96 94 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 95 
113 --> 114 130 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 113 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 159 142 
142 --> 143 141 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 142 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 187 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 170 
187 --> 188 205 
188 --> 189 187 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 188 
205 --> 206 221 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 205 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 250 233 
233 --> 234 232 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 233 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 261 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 278 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%norm = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 279 'alloca' 'norm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:204]   --->   Operation 286 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:204]   --->   Operation 287 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:204]   --->   Operation 288 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %norm" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 289 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 290 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 0, i4 %i" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 290 'store' 'store_ln213' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln219 = br void %update_weights_loop1_1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 291 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%i_12 = load i4 %i" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 292 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.70ns)   --->   "%icmp_ln219 = icmp_eq  i4 %i_12, i4 13" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 293 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.70ns)   --->   "%add_ln219 = add i4 %i_12, i4 1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 294 'add' 'add_ln219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %update_weights_loop1_1.split, void %for.inc37.preheader" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 295 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%speclooptripcount_ln220 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:220]   --->   Operation 296 'speclooptripcount' 'speclooptripcount_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [data/benchmarks/backprop/backprop.c:227]   --->   Operation 297 'specloopname' 'specloopname_ln227' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_12, i6 0" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 298 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.38ns)   --->   "%br_ln222 = br void %for.inc" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 299 'br' 'br_ln222' <Predicate = (!icmp_ln219)> <Delay = 0.38>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%bias_norm_1 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 300 'alloca' 'bias_norm_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 301 'alloca' 'i_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 302 'store' 'store_ln213' <Predicate = (icmp_ln219)> <Delay = 0.38>
ST_2 : Operation 303 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 303 'store' 'store_ln214' <Predicate = (icmp_ln219)> <Delay = 0.38>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc37" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 304 'br' 'br_ln229' <Predicate = (icmp_ln219)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln222, void %for.inc.split, i7 0, void %update_weights_loop1_1.split" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 305 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.70ns)   --->   "%icmp_ln222 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 306 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.70ns)   --->   "%add_ln222 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 307 'add' 'add_ln222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %for.inc.split, void %for.inc19" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 308 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i7 %j" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 309 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.72ns)   --->   "%add_ln224 = add i10 %zext_ln222, i10 %tmp_1" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 310 'add' 'add_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i10 %add_ln224" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 311 'zext' 'zext_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%d_weights1_addr = getelementptr i64 %d_weights1, i64 0, i64 %zext_ln224" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 312 'getelementptr' 'd_weights1_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 313 [2/2] (1.20ns)   --->   "%d_weights1_load = load i10 %d_weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 313 'load' 'd_weights1_load' <Predicate = (!icmp_ln222)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln224" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 314 'getelementptr' 'weights1_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 %add_ln219, i4 %i" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 315 'store' 'store_ln213' <Predicate = (icmp_ln222)> <Delay = 0.38>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln219 = br void %update_weights_loop1_1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 316 'br' 'br_ln219' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.97>
ST_4 : Operation 317 [1/2] (1.20ns)   --->   "%d_weights1_load = load i10 %d_weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 317 'load' 'd_weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_4 : Operation 318 [4/4] (4.77ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 318 'dmul' 'mul4' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 319 [3/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 319 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 320 [2/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 320 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 321 [1/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 321 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [2/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 322 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 323 [1/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 323 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast i64 %weights1_load" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 324 'bitcast' 'bitcast_ln224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 325 [4/4] (4.60ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 325 'dsub' 'sub' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 326 [3/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 326 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 327 [2/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 327 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.53>
ST_11 : Operation 328 [1/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 328 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln224_1 = bitcast i64 %sub" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 329 'bitcast' 'bitcast_ln224_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (1.20ns)   --->   "%store_ln224 = store i64 %bitcast_ln224_1, i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 330 'store' 'store_ln224' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 12 <SV = 11> <Delay = 4.77>
ST_12 : Operation 331 [4/4] (4.77ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 331 'dmul' 'mul2' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 332 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 332 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 333 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 333 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 334 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 334 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.60>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%norm_load_1 = load i64 %norm" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 335 'load' 'norm_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 336 [4/4] (4.60ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 336 'dadd' 'norm_2' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 337 [3/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 337 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 338 [2/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 338 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.72>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%speclooptripcount_ln223 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:223]   --->   Operation 339 'speclooptripcount' 'speclooptripcount_ln223' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [data/benchmarks/backprop/backprop.c:226]   --->   Operation 340 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 341 [1/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 341 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 342 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %norm_2, i64 %norm" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 342 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln222 = br void %for.inc" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 343 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 5.47>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%i_13 = load i7 %i_1" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 344 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (0.70ns)   --->   "%icmp_ln229 = icmp_eq  i7 %i_13, i7 64" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 345 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [1/1] (0.70ns)   --->   "%add_ln229 = add i7 %i_13, i7 1" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 346 'add' 'add_ln229' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %for.inc37.split, void %for.end39" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 347 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i7 %i_13" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 348 'zext' 'zext_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%d_biases1_addr = getelementptr i64 %d_biases1, i64 0, i64 %zext_ln229" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 349 'getelementptr' 'd_biases1_addr' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 350 [2/2] (0.71ns)   --->   "%d_biases1_load = load i6 %d_biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 350 'load' 'd_biases1_load' <Predicate = (!icmp_ln229)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_20 : Operation 351 [1/1] (0.00ns)   --->   "%biases1_addr = getelementptr i64 %biases1, i64 0, i64 %zext_ln229" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 351 'getelementptr' 'biases1_addr' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 352 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln229, i7 %i_1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 352 'store' 'store_ln213' <Predicate = (!icmp_ln229)> <Delay = 0.38>
ST_20 : Operation 353 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 353 'alloca' 'i_2' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 354 [1/1] (0.00ns)   --->   "%norm_load = load i64 %norm" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 354 'load' 'norm_load' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 355 [12/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 355 'dsqrt' 'norm_1' <Predicate = (icmp_ln229)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 356 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 0, i4 %i_2" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 356 'store' 'store_ln213' <Predicate = (icmp_ln229)> <Delay = 0.38>

State 21 <SV = 3> <Delay = 5.48>
ST_21 : Operation 357 [1/2] (0.71ns)   --->   "%d_biases1_load = load i6 %d_biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 357 'load' 'd_biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_21 : Operation 358 [4/4] (4.77ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 358 'dmul' 'mul' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 4> <Delay = 4.50>
ST_22 : Operation 359 [3/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 359 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 5> <Delay = 4.50>
ST_23 : Operation 360 [2/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 360 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 6> <Delay = 4.50>
ST_24 : Operation 361 [1/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 361 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [2/2] (0.71ns)   --->   "%biases1_load = load i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 362 'load' 'biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 25 <SV = 7> <Delay = 5.31>
ST_25 : Operation 363 [1/2] (0.71ns)   --->   "%biases1_load = load i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 363 'load' 'biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln231 = bitcast i64 %biases1_load" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 364 'bitcast' 'bitcast_ln231' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 365 [4/4] (4.60ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 365 'dsub' 'sub1' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 4.33>
ST_26 : Operation 366 [3/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 366 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 4.33>
ST_27 : Operation 367 [2/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 367 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 5.04>
ST_28 : Operation 368 [1/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 368 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln231_1 = bitcast i64 %sub1" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 369 'bitcast' 'bitcast_ln231_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 370 [1/1] (0.71ns)   --->   "%store_ln231 = store i64 %bitcast_ln231_1, i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 370 'store' 'store_ln231' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 29 <SV = 11> <Delay = 4.77>
ST_29 : Operation 371 [4/4] (4.77ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 371 'dmul' 'mul1' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 4.50>
ST_30 : Operation 372 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 372 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 13> <Delay = 4.50>
ST_31 : Operation 373 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 373 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 4.50>
ST_32 : Operation 374 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 374 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 4.60>
ST_33 : Operation 375 [1/1] (0.00ns)   --->   "%bias_norm_1_load = load i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 375 'load' 'bias_norm_1_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 376 [4/4] (4.60ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 376 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 4.33>
ST_34 : Operation 377 [3/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 377 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 4.33>
ST_35 : Operation 378 [2/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 378 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 4.72>
ST_36 : Operation 379 [1/1] (0.00ns)   --->   "%speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:230]   --->   Operation 379 'speclooptripcount' 'speclooptripcount_ln230' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 380 [1/1] (0.00ns)   --->   "%specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [data/benchmarks/backprop/backprop.c:233]   --->   Operation 380 'specloopname' 'specloopname_ln233' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 381 [1/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 381 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 382 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %bias_norm_2, i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 382 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_36 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc37" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 383 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>

State 37 <SV = 3> <Delay = 5.47>
ST_37 : Operation 384 [11/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 384 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 4> <Delay = 5.47>
ST_38 : Operation 385 [10/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 385 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 5> <Delay = 5.47>
ST_39 : Operation 386 [9/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 386 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 6> <Delay = 5.47>
ST_40 : Operation 387 [8/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 387 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 7> <Delay = 5.47>
ST_41 : Operation 388 [7/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 388 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 8> <Delay = 5.47>
ST_42 : Operation 389 [6/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 389 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 9> <Delay = 5.47>
ST_43 : Operation 390 [5/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 390 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 10> <Delay = 5.47>
ST_44 : Operation 391 [4/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 391 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 11> <Delay = 5.47>
ST_45 : Operation 392 [3/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 392 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 12> <Delay = 5.47>
ST_46 : Operation 393 [2/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 393 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 13> <Delay = 5.47>
ST_47 : Operation 394 [1/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 394 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln239 = br void %update_weights_loop3_1" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 395 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>

State 48 <SV = 14> <Delay = 5.47>
ST_48 : Operation 396 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i_2" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 396 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 397 [1/1] (0.70ns)   --->   "%icmp_ln239 = icmp_eq  i4 %i_14, i4 13" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 397 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 398 [1/1] (0.70ns)   --->   "%add_ln239 = add i4 %i_14, i4 1" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 398 'add' 'add_ln239' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %update_weights_loop3_1.split, void %update_weights_loop4" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 399 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 400 [1/1] (0.00ns)   --->   "%speclooptripcount_ln240 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:240]   --->   Operation 400 'speclooptripcount' 'speclooptripcount_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 401 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [data/benchmarks/backprop/backprop.c:246]   --->   Operation 401 'specloopname' 'specloopname_ln246' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_14, i6 0" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 402 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 403 [1/1] (0.38ns)   --->   "%br_ln242 = br void %for.inc54" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 403 'br' 'br_ln242' <Predicate = (!icmp_ln239)> <Delay = 0.38>
ST_48 : Operation 404 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 404 'alloca' 'i_3' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 405 [1/1] (0.00ns)   --->   "%bias_norm_1_load_1 = load i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 405 'load' 'bias_norm_1_load_1' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 406 [12/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 406 'dsqrt' 'bias_norm' <Predicate = (icmp_ln239)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 407 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_3" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 407 'store' 'store_ln213' <Predicate = (icmp_ln239)> <Delay = 0.38>

State 49 <SV = 15> <Delay = 1.92>
ST_49 : Operation 408 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln242, void %for.inc54.split, i7 0, void %update_weights_loop3_1.split" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 408 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 409 [1/1] (0.70ns)   --->   "%icmp_ln242 = icmp_eq  i7 %j_1, i7 64" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 409 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 410 [1/1] (0.70ns)   --->   "%add_ln242 = add i7 %j_1, i7 1" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 410 'add' 'add_ln242' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %for.inc54.split, void %for.inc57" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 411 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i7 %j_1" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 412 'zext' 'zext_ln242' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_49 : Operation 413 [1/1] (0.72ns)   --->   "%add_ln244 = add i10 %zext_ln242, i10 %tmp_2" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 413 'add' 'add_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i10 %add_ln244" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 414 'zext' 'zext_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_49 : Operation 415 [1/1] (0.00ns)   --->   "%weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln244" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 415 'getelementptr' 'weights1_addr_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_49 : Operation 416 [2/2] (1.20ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 416 'load' 'weights1_load_1' <Predicate = (!icmp_ln242)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_49 : Operation 417 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 %add_ln239, i4 %i_2" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 417 'store' 'store_ln213' <Predicate = (icmp_ln242)> <Delay = 0.38>
ST_49 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln239 = br void %update_weights_loop3_1" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 418 'br' 'br_ln239' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 50 <SV = 16> <Delay = 1.20>
ST_50 : Operation 419 [1/2] (1.20ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 419 'load' 'weights1_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 51 <SV = 17> <Delay = 5.53>
ST_51 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln244 = bitcast i64 %weights1_load_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 420 'bitcast' 'bitcast_ln244' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 421 [14/14] (5.53ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 421 'ddiv' 'div' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 18> <Delay = 5.22>
ST_52 : Operation 422 [13/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 422 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 19> <Delay = 5.22>
ST_53 : Operation 423 [12/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 423 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 20> <Delay = 5.22>
ST_54 : Operation 424 [11/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 424 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 21> <Delay = 5.22>
ST_55 : Operation 425 [10/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 425 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 22> <Delay = 5.22>
ST_56 : Operation 426 [9/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 426 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 23> <Delay = 5.22>
ST_57 : Operation 427 [8/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 427 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 24> <Delay = 5.22>
ST_58 : Operation 428 [7/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 428 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 25> <Delay = 5.22>
ST_59 : Operation 429 [6/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 429 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 26> <Delay = 5.22>
ST_60 : Operation 430 [5/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 430 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 27> <Delay = 5.22>
ST_61 : Operation 431 [4/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 431 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 28> <Delay = 5.22>
ST_62 : Operation 432 [3/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 432 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 29> <Delay = 5.22>
ST_63 : Operation 433 [2/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 433 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 30> <Delay = 5.22>
ST_64 : Operation 434 [1/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 434 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 31> <Delay = 1.20>
ST_65 : Operation 435 [1/1] (0.00ns)   --->   "%speclooptripcount_ln243 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:243]   --->   Operation 435 'speclooptripcount' 'speclooptripcount_ln243' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 436 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [data/benchmarks/backprop/backprop.c:245]   --->   Operation 436 'specloopname' 'specloopname_ln245' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln244_1 = bitcast i64 %div" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 437 'bitcast' 'bitcast_ln244_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 438 [1/1] (1.20ns)   --->   "%store_ln244 = store i64 %bitcast_ln244_1, i10 %weights1_addr_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 438 'store' 'store_ln244' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_65 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc54" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 439 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>

State 66 <SV = 15> <Delay = 5.47>
ST_66 : Operation 440 [11/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 440 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 16> <Delay = 5.47>
ST_67 : Operation 441 [10/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 441 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 17> <Delay = 5.47>
ST_68 : Operation 442 [9/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 442 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 18> <Delay = 5.47>
ST_69 : Operation 443 [8/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 443 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 19> <Delay = 5.47>
ST_70 : Operation 444 [7/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 444 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 20> <Delay = 5.47>
ST_71 : Operation 445 [6/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 445 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 21> <Delay = 5.47>
ST_72 : Operation 446 [5/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 446 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 22> <Delay = 5.47>
ST_73 : Operation 447 [4/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 447 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 23> <Delay = 5.47>
ST_74 : Operation 448 [3/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 448 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 24> <Delay = 5.47>
ST_75 : Operation 449 [2/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 449 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 25> <Delay = 5.47>
ST_76 : Operation 450 [1/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 450 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc68" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 451 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 77 <SV = 26> <Delay = 1.09>
ST_77 : Operation 452 [1/1] (0.00ns)   --->   "%i_15 = load i7 %i_3" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 452 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 453 [1/1] (0.70ns)   --->   "%icmp_ln248 = icmp_eq  i7 %i_15, i7 64" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 453 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 454 [1/1] (0.70ns)   --->   "%add_ln248 = add i7 %i_15, i7 1" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 454 'add' 'add_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %for.inc68.split, void %update_weights_loop5_1.preheader" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 455 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i7 %i_15" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 456 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 457 [1/1] (0.00ns)   --->   "%biases1_addr_1 = getelementptr i64 %biases1, i64 0, i64 %zext_ln248" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 457 'getelementptr' 'biases1_addr_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 458 [2/2] (0.71ns)   --->   "%biases1_load_1 = load i6 %biases1_addr_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 458 'load' 'biases1_load_1' <Predicate = (!icmp_ln248)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_77 : Operation 459 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln248, i7 %i_3" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 459 'store' 'store_ln213' <Predicate = (!icmp_ln248)> <Delay = 0.38>
ST_77 : Operation 460 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 460 'alloca' 'i_4' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 461 [1/1] (0.00ns)   --->   "%norm_3 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 461 'alloca' 'norm_3' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 462 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %norm_3" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 462 'store' 'store_ln214' <Predicate = (icmp_ln248)> <Delay = 0.38>
ST_77 : Operation 463 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_4" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 463 'store' 'store_ln213' <Predicate = (icmp_ln248)> <Delay = 0.38>
ST_77 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln257 = br void %update_weights_loop5_1" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 464 'br' 'br_ln257' <Predicate = (icmp_ln248)> <Delay = 0.00>

State 78 <SV = 27> <Delay = 0.71>
ST_78 : Operation 465 [1/2] (0.71ns)   --->   "%biases1_load_1 = load i6 %biases1_addr_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 465 'load' 'biases1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 79 <SV = 28> <Delay = 5.53>
ST_79 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln250 = bitcast i64 %biases1_load_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 466 'bitcast' 'bitcast_ln250' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 467 [14/14] (5.53ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 467 'ddiv' 'div1' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 29> <Delay = 5.22>
ST_80 : Operation 468 [13/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 468 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 30> <Delay = 5.22>
ST_81 : Operation 469 [12/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 469 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 31> <Delay = 5.22>
ST_82 : Operation 470 [11/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 470 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 32> <Delay = 5.22>
ST_83 : Operation 471 [10/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 471 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 33> <Delay = 5.22>
ST_84 : Operation 472 [9/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 472 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 34> <Delay = 5.22>
ST_85 : Operation 473 [8/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 473 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 35> <Delay = 5.22>
ST_86 : Operation 474 [7/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 474 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 36> <Delay = 5.22>
ST_87 : Operation 475 [6/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 475 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 37> <Delay = 5.22>
ST_88 : Operation 476 [5/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 476 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 38> <Delay = 5.22>
ST_89 : Operation 477 [4/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 477 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 39> <Delay = 5.22>
ST_90 : Operation 478 [3/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 478 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 40> <Delay = 5.22>
ST_91 : Operation 479 [2/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 479 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 41> <Delay = 5.22>
ST_92 : Operation 480 [1/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 480 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 42> <Delay = 0.71>
ST_93 : Operation 481 [1/1] (0.00ns)   --->   "%speclooptripcount_ln249 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:249]   --->   Operation 481 'speclooptripcount' 'speclooptripcount_ln249' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 482 [1/1] (0.00ns)   --->   "%specloopname_ln251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [data/benchmarks/backprop/backprop.c:251]   --->   Operation 482 'specloopname' 'specloopname_ln251' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln250_1 = bitcast i64 %div1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 483 'bitcast' 'bitcast_ln250_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 484 [1/1] (0.71ns)   --->   "%store_ln250 = store i64 %bitcast_ln250_1, i6 %biases1_addr_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 484 'store' 'store_ln250' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_93 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc68" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 485 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 94 <SV = 27> <Delay = 1.09>
ST_94 : Operation 486 [1/1] (0.00ns)   --->   "%i_16 = load i7 %i_4"   --->   Operation 486 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 487 [1/1] (0.70ns)   --->   "%icmp_ln257 = icmp_eq  i7 %i_16, i7 64" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 487 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 488 [1/1] (0.70ns)   --->   "%add_ln257 = add i7 %i_16, i7 1" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 488 'add' 'add_ln257' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %update_weights_loop5_1.split, void %for.inc118.preheader" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 489 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 490 [1/1] (0.00ns)   --->   "%speclooptripcount_ln258 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:258]   --->   Operation 490 'speclooptripcount' 'speclooptripcount_ln258' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 491 [1/1] (0.00ns)   --->   "%specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [data/benchmarks/backprop/backprop.c:265]   --->   Operation 491 'specloopname' 'specloopname_ln265' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 492 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_16"   --->   Operation 492 'trunc' 'empty' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 493 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 494 [1/1] (0.38ns)   --->   "%br_ln260 = br void %for.inc97" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 494 'br' 'br_ln260' <Predicate = (!icmp_ln257)> <Delay = 0.38>
ST_94 : Operation 495 [1/1] (0.00ns)   --->   "%bias_norm_4 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 495 'alloca' 'bias_norm_4' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 496 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 496 'alloca' 'i_5' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 497 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_5" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 497 'store' 'store_ln213' <Predicate = (icmp_ln257)> <Delay = 0.38>
ST_94 : Operation 498 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 498 'store' 'store_ln214' <Predicate = (icmp_ln257)> <Delay = 0.38>
ST_94 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc118" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 499 'br' 'br_ln267' <Predicate = (icmp_ln257)> <Delay = 0.00>

State 95 <SV = 28> <Delay = 2.39>
ST_95 : Operation 500 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln260, void %for.inc97.split, i7 0, void %update_weights_loop5_1.split" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 500 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 501 [1/1] (0.70ns)   --->   "%icmp_ln260 = icmp_eq  i7 %j_2, i7 64" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 501 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 502 [1/1] (0.70ns)   --->   "%add_ln260 = add i7 %j_2, i7 1" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 502 'add' 'add_ln260' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260, void %for.inc97.split, void %for.inc100" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 503 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i7 %j_2" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 504 'zext' 'zext_ln260' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 505 [1/1] (0.74ns)   --->   "%add_ln262 = add i12 %zext_ln260, i12 %tmp_4" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 505 'add' 'add_ln262' <Predicate = (!icmp_ln260)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i12 %add_ln262" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 506 'zext' 'zext_ln262' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 507 [1/1] (0.00ns)   --->   "%d_weights2_addr = getelementptr i64 %d_weights2, i64 0, i64 %zext_ln262" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 507 'getelementptr' 'd_weights2_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 508 [2/2] (1.64ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 508 'load' 'd_weights2_load' <Predicate = (!icmp_ln260)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_95 : Operation 509 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln262" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 509 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 510 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln257, i7 %i_4" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 510 'store' 'store_ln213' <Predicate = (icmp_ln260)> <Delay = 0.38>
ST_95 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln257 = br void %update_weights_loop5_1" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 511 'br' 'br_ln257' <Predicate = (icmp_ln260)> <Delay = 0.00>

State 96 <SV = 29> <Delay = 1.64>
ST_96 : Operation 512 [1/2] (1.64ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 512 'load' 'd_weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 97 <SV = 30> <Delay = 4.77>
ST_97 : Operation 513 [4/4] (4.77ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 513 'dmul' 'mul6' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 31> <Delay = 4.50>
ST_98 : Operation 514 [3/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 514 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 32> <Delay = 4.50>
ST_99 : Operation 515 [2/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 515 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 516 [2/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 516 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 100 <SV = 33> <Delay = 4.50>
ST_100 : Operation 517 [1/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 517 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 518 [1/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 518 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 101 <SV = 34> <Delay = 4.60>
ST_101 : Operation 519 [1/1] (0.00ns)   --->   "%bitcast_ln262 = bitcast i64 %weights2_load" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 519 'bitcast' 'bitcast_ln262' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 520 [4/4] (4.60ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 520 'dsub' 'sub3' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 35> <Delay = 4.33>
ST_102 : Operation 521 [3/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 521 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 36> <Delay = 4.33>
ST_103 : Operation 522 [2/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 522 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 37> <Delay = 4.33>
ST_104 : Operation 523 [1/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 523 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 38> <Delay = 4.77>
ST_105 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln262_1 = bitcast i64 %sub3" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 524 'bitcast' 'bitcast_ln262_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 525 [1/1] (1.64ns)   --->   "%store_ln262 = store i64 %bitcast_ln262_1, i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 525 'store' 'store_ln262' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_105 : Operation 526 [4/4] (4.77ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 526 'dmul' 'mul7' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 39> <Delay = 4.50>
ST_106 : Operation 527 [3/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 527 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 40> <Delay = 4.50>
ST_107 : Operation 528 [2/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 528 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 41> <Delay = 4.50>
ST_108 : Operation 529 [1/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 529 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 42> <Delay = 4.60>
ST_109 : Operation 530 [1/1] (0.00ns)   --->   "%norm_3_load_1 = load i64 %norm_3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 530 'load' 'norm_3_load_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 531 [4/4] (4.60ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 531 'dadd' 'norm_5' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 43> <Delay = 4.33>
ST_110 : Operation 532 [3/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 532 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 44> <Delay = 4.33>
ST_111 : Operation 533 [2/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 533 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 45> <Delay = 4.72>
ST_112 : Operation 534 [1/1] (0.00ns)   --->   "%speclooptripcount_ln261 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:261]   --->   Operation 534 'speclooptripcount' 'speclooptripcount_ln261' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 535 [1/1] (0.00ns)   --->   "%specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [data/benchmarks/backprop/backprop.c:264]   --->   Operation 535 'specloopname' 'specloopname_ln264' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 536 [1/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 536 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 537 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %norm_5, i64 %norm_3" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 537 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_112 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln260 = br void %for.inc97" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 538 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>

State 113 <SV = 28> <Delay = 5.47>
ST_113 : Operation 539 [1/1] (0.00ns)   --->   "%i_17 = load i7 %i_5" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 539 'load' 'i_17' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 540 [1/1] (0.70ns)   --->   "%icmp_ln267 = icmp_eq  i7 %i_17, i7 64" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 540 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 541 [1/1] (0.70ns)   --->   "%add_ln267 = add i7 %i_17, i7 1" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 541 'add' 'add_ln267' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %for.inc118.split, void %for.end120" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 542 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i7 %i_17" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 543 'zext' 'zext_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 544 [1/1] (0.00ns)   --->   "%d_biases2_addr = getelementptr i64 %d_biases2, i64 0, i64 %zext_ln267" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 544 'getelementptr' 'd_biases2_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 545 [2/2] (0.71ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 545 'load' 'd_biases2_load' <Predicate = (!icmp_ln267)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_113 : Operation 546 [1/1] (0.00ns)   --->   "%biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln267" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 546 'getelementptr' 'biases2_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 547 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln267, i7 %i_5" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 547 'store' 'store_ln213' <Predicate = (!icmp_ln267)> <Delay = 0.38>
ST_113 : Operation 548 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 548 'alloca' 'i_6' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 549 [1/1] (0.00ns)   --->   "%norm_3_load = load i64 %norm_3" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 549 'load' 'norm_3_load' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 550 [12/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 550 'dsqrt' 'norm_4' <Predicate = (icmp_ln267)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 551 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_6" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 551 'store' 'store_ln213' <Predicate = (icmp_ln267)> <Delay = 0.38>

State 114 <SV = 29> <Delay = 5.48>
ST_114 : Operation 552 [1/2] (0.71ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 552 'load' 'd_biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_114 : Operation 553 [4/4] (4.77ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 553 'dmul' 'mul3' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 30> <Delay = 4.50>
ST_115 : Operation 554 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 554 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 31> <Delay = 4.50>
ST_116 : Operation 555 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 555 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 32> <Delay = 4.50>
ST_117 : Operation 556 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 556 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 557 [2/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 557 'load' 'biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 118 <SV = 33> <Delay = 5.31>
ST_118 : Operation 558 [1/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 558 'load' 'biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_118 : Operation 559 [1/1] (0.00ns)   --->   "%bitcast_ln269 = bitcast i64 %biases2_load" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 559 'bitcast' 'bitcast_ln269' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 560 [4/4] (4.60ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 560 'dsub' 'sub2' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 34> <Delay = 4.33>
ST_119 : Operation 561 [3/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 561 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 35> <Delay = 4.33>
ST_120 : Operation 562 [2/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 562 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 36> <Delay = 5.04>
ST_121 : Operation 563 [1/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 563 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln269_1 = bitcast i64 %sub2" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 564 'bitcast' 'bitcast_ln269_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 565 [1/1] (0.71ns)   --->   "%store_ln269 = store i64 %bitcast_ln269_1, i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 565 'store' 'store_ln269' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 122 <SV = 37> <Delay = 4.77>
ST_122 : Operation 566 [4/4] (4.77ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 566 'dmul' 'mul5' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 38> <Delay = 4.50>
ST_123 : Operation 567 [3/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 567 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 39> <Delay = 4.50>
ST_124 : Operation 568 [2/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 568 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 40> <Delay = 4.50>
ST_125 : Operation 569 [1/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 569 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 41> <Delay = 4.60>
ST_126 : Operation 570 [1/1] (0.00ns)   --->   "%bias_norm_4_load = load i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 570 'load' 'bias_norm_4_load' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 571 [4/4] (4.60ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 571 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 42> <Delay = 4.33>
ST_127 : Operation 572 [3/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 572 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 43> <Delay = 4.33>
ST_128 : Operation 573 [2/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 573 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 44> <Delay = 4.72>
ST_129 : Operation 574 [1/1] (0.00ns)   --->   "%speclooptripcount_ln268 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:268]   --->   Operation 574 'speclooptripcount' 'speclooptripcount_ln268' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 575 [1/1] (0.00ns)   --->   "%specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [data/benchmarks/backprop/backprop.c:271]   --->   Operation 575 'specloopname' 'specloopname_ln271' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 576 [1/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 576 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 577 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %bias_norm_5, i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 577 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_129 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc118" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 578 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>

State 130 <SV = 29> <Delay = 5.47>
ST_130 : Operation 579 [11/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 579 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 131 <SV = 30> <Delay = 5.47>
ST_131 : Operation 580 [10/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 580 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 31> <Delay = 5.47>
ST_132 : Operation 581 [9/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 581 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 32> <Delay = 5.47>
ST_133 : Operation 582 [8/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 582 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 134 <SV = 33> <Delay = 5.47>
ST_134 : Operation 583 [7/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 583 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 135 <SV = 34> <Delay = 5.47>
ST_135 : Operation 584 [6/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 584 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 136 <SV = 35> <Delay = 5.47>
ST_136 : Operation 585 [5/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 585 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 137 <SV = 36> <Delay = 5.47>
ST_137 : Operation 586 [4/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 586 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 138 <SV = 37> <Delay = 5.47>
ST_138 : Operation 587 [3/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 587 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 139 <SV = 38> <Delay = 5.47>
ST_139 : Operation 588 [2/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 588 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 39> <Delay = 5.47>
ST_140 : Operation 589 [1/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 589 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln277 = br void %update_weights_loop7_1" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 590 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>

State 141 <SV = 40> <Delay = 5.47>
ST_141 : Operation 591 [1/1] (0.00ns)   --->   "%i_18 = load i7 %i_6"   --->   Operation 591 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 592 [1/1] (0.70ns)   --->   "%icmp_ln277 = icmp_eq  i7 %i_18, i7 64" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 592 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 593 [1/1] (0.70ns)   --->   "%add_ln277 = add i7 %i_18, i7 1" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 593 'add' 'add_ln277' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %update_weights_loop7_1.split, void %update_weights_loop8" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 594 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 595 [1/1] (0.00ns)   --->   "%speclooptripcount_ln278 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:278]   --->   Operation 595 'speclooptripcount' 'speclooptripcount_ln278' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 596 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [data/benchmarks/backprop/backprop.c:284]   --->   Operation 596 'specloopname' 'specloopname_ln284' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 597 [1/1] (0.00ns)   --->   "%empty_46 = trunc i7 %i_18"   --->   Operation 597 'trunc' 'empty_46' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_46, i6 0"   --->   Operation 598 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 599 [1/1] (0.38ns)   --->   "%br_ln280 = br void %for.inc136" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 599 'br' 'br_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.38>
ST_141 : Operation 600 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 600 'alloca' 'i_7' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 601 [1/1] (0.00ns)   --->   "%bias_norm_4_load_1 = load i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 601 'load' 'bias_norm_4_load_1' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 602 [12/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 602 'dsqrt' 'bias_norm_3' <Predicate = (icmp_ln277)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 603 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_7" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 603 'store' 'store_ln213' <Predicate = (icmp_ln277)> <Delay = 0.38>

State 142 <SV = 41> <Delay = 2.39>
ST_142 : Operation 604 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %add_ln280, void %for.inc136.split, i7 0, void %update_weights_loop7_1.split" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 604 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 605 [1/1] (0.70ns)   --->   "%icmp_ln280 = icmp_eq  i7 %j_3, i7 64" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 605 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 606 [1/1] (0.70ns)   --->   "%add_ln280 = add i7 %j_3, i7 1" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 606 'add' 'add_ln280' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln280, void %for.inc136.split, void %for.inc139" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 607 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i7 %j_3" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 608 'zext' 'zext_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_142 : Operation 609 [1/1] (0.74ns)   --->   "%add_ln282 = add i12 %zext_ln280, i12 %tmp_6" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 609 'add' 'add_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i12 %add_ln282" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 610 'zext' 'zext_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_142 : Operation 611 [1/1] (0.00ns)   --->   "%weights2_addr_1 = getelementptr i64 %weights2, i64 0, i64 %zext_ln282" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 611 'getelementptr' 'weights2_addr_1' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_142 : Operation 612 [2/2] (1.64ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 612 'load' 'weights2_load_1' <Predicate = (!icmp_ln280)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_142 : Operation 613 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln277, i7 %i_6" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 613 'store' 'store_ln213' <Predicate = (icmp_ln280)> <Delay = 0.38>
ST_142 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln277 = br void %update_weights_loop7_1" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 614 'br' 'br_ln277' <Predicate = (icmp_ln280)> <Delay = 0.00>

State 143 <SV = 42> <Delay = 1.64>
ST_143 : Operation 615 [1/2] (1.64ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 615 'load' 'weights2_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 144 <SV = 43> <Delay = 5.53>
ST_144 : Operation 616 [1/1] (0.00ns)   --->   "%bitcast_ln282 = bitcast i64 %weights2_load_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 616 'bitcast' 'bitcast_ln282' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 617 [14/14] (5.53ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 617 'ddiv' 'div3' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 44> <Delay = 5.22>
ST_145 : Operation 618 [13/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 618 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 45> <Delay = 5.22>
ST_146 : Operation 619 [12/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 619 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 46> <Delay = 5.22>
ST_147 : Operation 620 [11/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 620 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 47> <Delay = 5.22>
ST_148 : Operation 621 [10/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 621 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 48> <Delay = 5.22>
ST_149 : Operation 622 [9/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 622 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 49> <Delay = 5.22>
ST_150 : Operation 623 [8/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 623 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 50> <Delay = 5.22>
ST_151 : Operation 624 [7/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 624 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 51> <Delay = 5.22>
ST_152 : Operation 625 [6/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 625 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 52> <Delay = 5.22>
ST_153 : Operation 626 [5/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 626 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 53> <Delay = 5.22>
ST_154 : Operation 627 [4/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 627 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 54> <Delay = 5.22>
ST_155 : Operation 628 [3/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 628 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 55> <Delay = 5.22>
ST_156 : Operation 629 [2/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 629 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 56> <Delay = 5.22>
ST_157 : Operation 630 [1/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 630 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 57> <Delay = 1.64>
ST_158 : Operation 631 [1/1] (0.00ns)   --->   "%speclooptripcount_ln281 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:281]   --->   Operation 631 'speclooptripcount' 'speclooptripcount_ln281' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 632 [1/1] (0.00ns)   --->   "%specloopname_ln283 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [data/benchmarks/backprop/backprop.c:283]   --->   Operation 632 'specloopname' 'specloopname_ln283' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 633 [1/1] (0.00ns)   --->   "%bitcast_ln282_1 = bitcast i64 %div3" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 633 'bitcast' 'bitcast_ln282_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 634 [1/1] (1.64ns)   --->   "%store_ln282 = store i64 %bitcast_ln282_1, i12 %weights2_addr_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 634 'store' 'store_ln282' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_158 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln280 = br void %for.inc136" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 635 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>

State 159 <SV = 41> <Delay = 5.47>
ST_159 : Operation 636 [11/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 636 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 160 <SV = 42> <Delay = 5.47>
ST_160 : Operation 637 [10/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 637 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 43> <Delay = 5.47>
ST_161 : Operation 638 [9/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 638 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 44> <Delay = 5.47>
ST_162 : Operation 639 [8/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 639 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 45> <Delay = 5.47>
ST_163 : Operation 640 [7/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 640 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 46> <Delay = 5.47>
ST_164 : Operation 641 [6/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 641 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 47> <Delay = 5.47>
ST_165 : Operation 642 [5/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 642 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 48> <Delay = 5.47>
ST_166 : Operation 643 [4/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 643 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 49> <Delay = 5.47>
ST_167 : Operation 644 [3/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 644 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 50> <Delay = 5.47>
ST_168 : Operation 645 [2/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 645 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 51> <Delay = 5.47>
ST_169 : Operation 646 [1/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 646 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_169 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln286 = br void %for.inc150" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 647 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>

State 170 <SV = 52> <Delay = 1.09>
ST_170 : Operation 648 [1/1] (0.00ns)   --->   "%i_19 = load i7 %i_7" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 648 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 649 [1/1] (0.70ns)   --->   "%icmp_ln286 = icmp_eq  i7 %i_19, i7 64" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 649 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 650 [1/1] (0.70ns)   --->   "%add_ln286 = add i7 %i_19, i7 1" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 650 'add' 'add_ln286' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %for.inc150.split, void %update_weights_loop9_1.preheader" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 651 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i7 %i_19" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 652 'zext' 'zext_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 653 [1/1] (0.00ns)   --->   "%biases2_addr_1 = getelementptr i64 %biases2, i64 0, i64 %zext_ln286" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 653 'getelementptr' 'biases2_addr_1' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 654 [2/2] (0.71ns)   --->   "%biases2_load_1 = load i6 %biases2_addr_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 654 'load' 'biases2_load_1' <Predicate = (!icmp_ln286)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_170 : Operation 655 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln286, i7 %i_7" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 655 'store' 'store_ln213' <Predicate = (!icmp_ln286)> <Delay = 0.38>
ST_170 : Operation 656 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 656 'alloca' 'i_8' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 657 [1/1] (0.00ns)   --->   "%norm_6 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 657 'alloca' 'norm_6' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 658 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %norm_6" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 658 'store' 'store_ln214' <Predicate = (icmp_ln286)> <Delay = 0.38>
ST_170 : Operation 659 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_8" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 659 'store' 'store_ln213' <Predicate = (icmp_ln286)> <Delay = 0.38>
ST_170 : Operation 660 [1/1] (0.00ns)   --->   "%br_ln295 = br void %update_weights_loop9_1" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 660 'br' 'br_ln295' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 171 <SV = 53> <Delay = 0.71>
ST_171 : Operation 661 [1/2] (0.71ns)   --->   "%biases2_load_1 = load i6 %biases2_addr_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 661 'load' 'biases2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 172 <SV = 54> <Delay = 5.53>
ST_172 : Operation 662 [1/1] (0.00ns)   --->   "%bitcast_ln288 = bitcast i64 %biases2_load_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 662 'bitcast' 'bitcast_ln288' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 663 [14/14] (5.53ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 663 'ddiv' 'div2' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 55> <Delay = 5.22>
ST_173 : Operation 664 [13/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 664 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 56> <Delay = 5.22>
ST_174 : Operation 665 [12/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 665 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 57> <Delay = 5.22>
ST_175 : Operation 666 [11/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 666 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 58> <Delay = 5.22>
ST_176 : Operation 667 [10/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 667 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 59> <Delay = 5.22>
ST_177 : Operation 668 [9/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 668 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 60> <Delay = 5.22>
ST_178 : Operation 669 [8/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 669 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 61> <Delay = 5.22>
ST_179 : Operation 670 [7/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 670 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 62> <Delay = 5.22>
ST_180 : Operation 671 [6/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 671 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 63> <Delay = 5.22>
ST_181 : Operation 672 [5/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 672 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 64> <Delay = 5.22>
ST_182 : Operation 673 [4/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 673 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 65> <Delay = 5.22>
ST_183 : Operation 674 [3/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 674 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 66> <Delay = 5.22>
ST_184 : Operation 675 [2/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 675 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 67> <Delay = 5.22>
ST_185 : Operation 676 [1/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 676 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 68> <Delay = 0.71>
ST_186 : Operation 677 [1/1] (0.00ns)   --->   "%speclooptripcount_ln287 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:287]   --->   Operation 677 'speclooptripcount' 'speclooptripcount_ln287' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 678 [1/1] (0.00ns)   --->   "%specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [data/benchmarks/backprop/backprop.c:289]   --->   Operation 678 'specloopname' 'specloopname_ln289' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 679 [1/1] (0.00ns)   --->   "%bitcast_ln288_1 = bitcast i64 %div2" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 679 'bitcast' 'bitcast_ln288_1' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 680 [1/1] (0.71ns)   --->   "%store_ln288 = store i64 %bitcast_ln288_1, i6 %biases2_addr_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 680 'store' 'store_ln288' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_186 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln286 = br void %for.inc150" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 681 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>

State 187 <SV = 53> <Delay = 1.09>
ST_187 : Operation 682 [1/1] (0.00ns)   --->   "%i_20 = load i7 %i_8"   --->   Operation 682 'load' 'i_20' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 683 [1/1] (0.70ns)   --->   "%icmp_ln295 = icmp_eq  i7 %i_20, i7 64" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 683 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 684 [1/1] (0.70ns)   --->   "%add_ln295 = add i7 %i_20, i7 1" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 684 'add' 'add_ln295' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln295, void %update_weights_loop9_1.split, void %for.inc200.preheader" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 685 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i7 %i_20" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 686 'zext' 'zext_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 687 [1/1] (0.00ns)   --->   "%speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:296]   --->   Operation 687 'speclooptripcount' 'speclooptripcount_ln296' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 688 [1/1] (0.00ns)   --->   "%specloopname_ln303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [data/benchmarks/backprop/backprop.c:303]   --->   Operation 688 'specloopname' 'specloopname_ln303' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 689 [1/1] (0.00ns)   --->   "%empty_47 = trunc i7 %i_20"   --->   Operation 689 'trunc' 'empty_47' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 690 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_47, i2 0"   --->   Operation 690 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 691 [1/1] (0.70ns)   --->   "%empty_48 = sub i8 %p_shl, i8 %zext_ln295" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 691 'sub' 'empty_48' <Predicate = (!icmp_ln295)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 692 [1/1] (0.38ns)   --->   "%br_ln298 = br void %for.inc179" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 692 'br' 'br_ln298' <Predicate = (!icmp_ln295)> <Delay = 0.38>
ST_187 : Operation 693 [1/1] (0.00ns)   --->   "%bias_norm_7 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 693 'alloca' 'bias_norm_7' <Predicate = (icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 694 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 694 'alloca' 'i_9' <Predicate = (icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 695 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 0, i2 %i_9" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 695 'store' 'store_ln213' <Predicate = (icmp_ln295)> <Delay = 0.38>
ST_187 : Operation 696 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 696 'store' 'store_ln214' <Predicate = (icmp_ln295)> <Delay = 0.38>
ST_187 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.inc200" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 697 'br' 'br_ln305' <Predicate = (icmp_ln295)> <Delay = 0.00>

State 188 <SV = 54> <Delay = 1.90>
ST_188 : Operation 698 [1/1] (0.00ns)   --->   "%j_4 = phi i2 %add_ln298, void %for.inc179.split, i2 0, void %update_weights_loop9_1.split" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 698 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 699 [1/1] (0.43ns)   --->   "%icmp_ln298 = icmp_eq  i2 %j_4, i2 3" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 699 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 700 [1/1] (0.43ns)   --->   "%add_ln298 = add i2 %j_4, i2 1" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 700 'add' 'add_ln298' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %icmp_ln298, void %for.inc179.split, void %for.inc182" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 701 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i2 %j_4" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 702 'zext' 'zext_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 703 [1/1] (0.70ns)   --->   "%add_ln300 = add i8 %zext_ln298, i8 %empty_48" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 703 'add' 'add_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i8 %add_ln300" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 704 'zext' 'zext_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 705 [1/1] (0.00ns)   --->   "%d_weights3_addr = getelementptr i64 %d_weights3, i64 0, i64 %zext_ln300" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 705 'getelementptr' 'd_weights3_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 706 [2/2] (1.20ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 706 'load' 'd_weights3_load' <Predicate = (!icmp_ln298)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_188 : Operation 707 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln300" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 707 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 708 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln295, i7 %i_8" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 708 'store' 'store_ln213' <Predicate = (icmp_ln298)> <Delay = 0.38>
ST_188 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln295 = br void %update_weights_loop9_1" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 709 'br' 'br_ln295' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 189 <SV = 55> <Delay = 5.97>
ST_189 : Operation 710 [1/2] (1.20ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 710 'load' 'd_weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_189 : Operation 711 [4/4] (4.77ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 711 'dmul' 'mul10' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 56> <Delay = 4.50>
ST_190 : Operation 712 [3/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 712 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 57> <Delay = 4.50>
ST_191 : Operation 713 [2/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 713 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 58> <Delay = 4.50>
ST_192 : Operation 714 [1/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 714 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 715 [2/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 715 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 193 <SV = 59> <Delay = 5.80>
ST_193 : Operation 716 [1/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 716 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_193 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln300 = bitcast i64 %weights3_load" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 717 'bitcast' 'bitcast_ln300' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 718 [4/4] (4.60ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 718 'dsub' 'sub5' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 60> <Delay = 4.33>
ST_194 : Operation 719 [3/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 719 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 61> <Delay = 4.33>
ST_195 : Operation 720 [2/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 720 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 62> <Delay = 5.53>
ST_196 : Operation 721 [1/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 721 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 722 [1/1] (0.00ns)   --->   "%bitcast_ln300_1 = bitcast i64 %sub5" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 722 'bitcast' 'bitcast_ln300_1' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 723 [1/1] (1.20ns)   --->   "%store_ln300 = store i64 %bitcast_ln300_1, i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 723 'store' 'store_ln300' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 197 <SV = 63> <Delay = 4.77>
ST_197 : Operation 724 [4/4] (4.77ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 724 'dmul' 'mul11' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 64> <Delay = 4.50>
ST_198 : Operation 725 [3/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 725 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 65> <Delay = 4.50>
ST_199 : Operation 726 [2/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 726 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 66> <Delay = 4.50>
ST_200 : Operation 727 [1/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 727 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 67> <Delay = 4.60>
ST_201 : Operation 728 [1/1] (0.00ns)   --->   "%norm_6_load_1 = load i64 %norm_6" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 728 'load' 'norm_6_load_1' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 729 [4/4] (4.60ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 729 'dadd' 'norm_8' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 68> <Delay = 4.33>
ST_202 : Operation 730 [3/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 730 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 69> <Delay = 4.33>
ST_203 : Operation 731 [2/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 731 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 70> <Delay = 4.72>
ST_204 : Operation 732 [1/1] (0.00ns)   --->   "%speclooptripcount_ln299 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:299]   --->   Operation 732 'speclooptripcount' 'speclooptripcount_ln299' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 733 [1/1] (0.00ns)   --->   "%specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [data/benchmarks/backprop/backprop.c:302]   --->   Operation 733 'specloopname' 'specloopname_ln302' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 734 [1/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 734 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 735 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %norm_8, i64 %norm_6" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 735 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_204 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln298 = br void %for.inc179" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 736 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>

State 205 <SV = 54> <Delay = 5.47>
ST_205 : Operation 737 [1/1] (0.00ns)   --->   "%i_21 = load i2 %i_9" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 737 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 738 [1/1] (0.43ns)   --->   "%icmp_ln305 = icmp_eq  i2 %i_21, i2 3" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 738 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 739 [1/1] (0.43ns)   --->   "%add_ln305 = add i2 %i_21, i2 1" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 739 'add' 'add_ln305' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %icmp_ln305, void %for.inc200.split, void %for.end202" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 740 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 741 [1/1] (0.41ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_3, i64 %p_read_2, i64 %p_read_1, i2 %i_21" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 741 'mux' 'tmp' <Predicate = (!icmp_ln305)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 742 [4/4] (4.77ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 742 'dmul' 'mul8' <Predicate = (!icmp_ln305)> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 743 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 %add_ln305, i2 %i_9" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 743 'store' 'store_ln213' <Predicate = (!icmp_ln305)> <Delay = 0.38>
ST_205 : Operation 744 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 744 'alloca' 'i_10' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_205 : Operation 745 [1/1] (0.00ns)   --->   "%norm_6_load = load i64 %norm_6" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 745 'load' 'norm_6_load' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_205 : Operation 746 [12/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 746 'dsqrt' 'norm_7' <Predicate = (icmp_ln305)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 747 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_10" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 747 'store' 'store_ln213' <Predicate = (icmp_ln305)> <Delay = 0.38>

State 206 <SV = 55> <Delay = 4.50>
ST_206 : Operation 748 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 748 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 56> <Delay = 4.50>
ST_207 : Operation 749 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 749 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 57> <Delay = 4.50>
ST_208 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i2 %i_21" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 750 'zext' 'zext_ln305' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 751 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 751 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 752 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln305" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 752 'getelementptr' 'biases3_addr' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 753 [2/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 753 'load' 'biases3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 209 <SV = 58> <Delay = 5.31>
ST_209 : Operation 754 [1/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 754 'load' 'biases3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_209 : Operation 755 [1/1] (0.00ns)   --->   "%bitcast_ln307 = bitcast i64 %biases3_load" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 755 'bitcast' 'bitcast_ln307' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 756 [4/4] (4.60ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 756 'dsub' 'sub4' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 59> <Delay = 4.33>
ST_210 : Operation 757 [3/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 757 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 60> <Delay = 4.33>
ST_211 : Operation 758 [2/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 758 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 61> <Delay = 5.04>
ST_212 : Operation 759 [1/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 759 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 760 [1/1] (0.00ns)   --->   "%bitcast_ln307_1 = bitcast i64 %sub4" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 760 'bitcast' 'bitcast_ln307_1' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 761 [1/1] (0.71ns)   --->   "%store_ln307 = store i64 %bitcast_ln307_1, i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 761 'store' 'store_ln307' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 213 <SV = 62> <Delay = 4.77>
ST_213 : Operation 762 [4/4] (4.77ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 762 'dmul' 'mul9' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 63> <Delay = 4.50>
ST_214 : Operation 763 [3/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 763 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 64> <Delay = 4.50>
ST_215 : Operation 764 [2/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 764 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 65> <Delay = 4.50>
ST_216 : Operation 765 [1/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 765 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 66> <Delay = 4.60>
ST_217 : Operation 766 [1/1] (0.00ns)   --->   "%bias_norm_7_load = load i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 766 'load' 'bias_norm_7_load' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 767 [4/4] (4.60ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 767 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 67> <Delay = 4.33>
ST_218 : Operation 768 [3/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 768 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 68> <Delay = 4.33>
ST_219 : Operation 769 [2/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 769 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 69> <Delay = 4.72>
ST_220 : Operation 770 [1/1] (0.00ns)   --->   "%speclooptripcount_ln306 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:306]   --->   Operation 770 'speclooptripcount' 'speclooptripcount_ln306' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 771 [1/1] (0.00ns)   --->   "%specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [data/benchmarks/backprop/backprop.c:309]   --->   Operation 771 'specloopname' 'specloopname_ln309' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 772 [1/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 772 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 773 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %bias_norm_8, i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 773 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_220 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.inc200" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 774 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>

State 221 <SV = 55> <Delay = 5.47>
ST_221 : Operation 775 [11/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 775 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 222 <SV = 56> <Delay = 5.47>
ST_222 : Operation 776 [10/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 776 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 223 <SV = 57> <Delay = 5.47>
ST_223 : Operation 777 [9/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 777 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 224 <SV = 58> <Delay = 5.47>
ST_224 : Operation 778 [8/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 778 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 225 <SV = 59> <Delay = 5.47>
ST_225 : Operation 779 [7/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 779 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 226 <SV = 60> <Delay = 5.47>
ST_226 : Operation 780 [6/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 780 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 227 <SV = 61> <Delay = 5.47>
ST_227 : Operation 781 [5/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 781 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 228 <SV = 62> <Delay = 5.47>
ST_228 : Operation 782 [4/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 782 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 229 <SV = 63> <Delay = 5.47>
ST_229 : Operation 783 [3/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 783 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 230 <SV = 64> <Delay = 5.47>
ST_230 : Operation 784 [2/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 784 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 231 <SV = 65> <Delay = 5.47>
ST_231 : Operation 785 [1/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 785 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_231 : Operation 786 [1/1] (0.00ns)   --->   "%br_ln315 = br void %update_weights_loop11_1" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 786 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>

State 232 <SV = 66> <Delay = 5.47>
ST_232 : Operation 787 [1/1] (0.00ns)   --->   "%i_22 = load i7 %i_10"   --->   Operation 787 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 788 [1/1] (0.70ns)   --->   "%icmp_ln315 = icmp_eq  i7 %i_22, i7 64" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 788 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 789 [1/1] (0.70ns)   --->   "%add_ln315 = add i7 %i_22, i7 1" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 789 'add' 'add_ln315' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 790 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %update_weights_loop11_1.split, void %update_weights_loop12" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 790 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln315 = zext i7 %i_22" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 791 'zext' 'zext_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 792 [1/1] (0.00ns)   --->   "%speclooptripcount_ln316 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:316]   --->   Operation 792 'speclooptripcount' 'speclooptripcount_ln316' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 793 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [data/benchmarks/backprop/backprop.c:322]   --->   Operation 793 'specloopname' 'specloopname_ln322' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 794 [1/1] (0.00ns)   --->   "%empty_49 = trunc i7 %i_22"   --->   Operation 794 'trunc' 'empty_49' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 795 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_49, i2 0"   --->   Operation 795 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 796 [1/1] (0.70ns)   --->   "%empty_50 = sub i8 %p_shl1, i8 %zext_ln315" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 796 'sub' 'empty_50' <Predicate = (!icmp_ln315)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 797 [1/1] (0.38ns)   --->   "%br_ln318 = br void %for.inc218" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 797 'br' 'br_ln318' <Predicate = (!icmp_ln315)> <Delay = 0.38>
ST_232 : Operation 798 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 798 'alloca' 'i_11' <Predicate = (icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 799 [1/1] (0.00ns)   --->   "%bias_norm_7_load_1 = load i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 799 'load' 'bias_norm_7_load_1' <Predicate = (icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 800 [12/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 800 'dsqrt' 'bias_norm_6' <Predicate = (icmp_ln315)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_232 : Operation 801 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 0, i2 %i_11" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 801 'store' 'store_ln213' <Predicate = (icmp_ln315)> <Delay = 0.38>

State 233 <SV = 67> <Delay = 1.90>
ST_233 : Operation 802 [1/1] (0.00ns)   --->   "%j_5 = phi i2 %add_ln318, void %for.inc218.split, i2 0, void %update_weights_loop11_1.split" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 802 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 803 [1/1] (0.43ns)   --->   "%icmp_ln318 = icmp_eq  i2 %j_5, i2 3" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 803 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 804 [1/1] (0.43ns)   --->   "%add_ln318 = add i2 %j_5, i2 1" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 804 'add' 'add_ln318' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln318, void %for.inc218.split, void %for.inc221" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 805 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i2 %j_5" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 806 'zext' 'zext_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_233 : Operation 807 [1/1] (0.70ns)   --->   "%add_ln320 = add i8 %zext_ln318, i8 %empty_50" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 807 'add' 'add_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i8 %add_ln320" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 808 'zext' 'zext_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_233 : Operation 809 [1/1] (0.00ns)   --->   "%weights3_addr_1 = getelementptr i64 %weights3, i64 0, i64 %zext_ln320" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 809 'getelementptr' 'weights3_addr_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_233 : Operation 810 [2/2] (1.20ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 810 'load' 'weights3_load_1' <Predicate = (!icmp_ln318)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_233 : Operation 811 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln315, i7 %i_10" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 811 'store' 'store_ln213' <Predicate = (icmp_ln318)> <Delay = 0.38>
ST_233 : Operation 812 [1/1] (0.00ns)   --->   "%br_ln315 = br void %update_weights_loop11_1" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 812 'br' 'br_ln315' <Predicate = (icmp_ln318)> <Delay = 0.00>

State 234 <SV = 68> <Delay = 1.20>
ST_234 : Operation 813 [1/2] (1.20ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 813 'load' 'weights3_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 235 <SV = 69> <Delay = 5.53>
ST_235 : Operation 814 [1/1] (0.00ns)   --->   "%bitcast_ln320 = bitcast i64 %weights3_load_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 814 'bitcast' 'bitcast_ln320' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 815 [14/14] (5.53ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 815 'ddiv' 'div5' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 70> <Delay = 5.22>
ST_236 : Operation 816 [13/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 816 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 71> <Delay = 5.22>
ST_237 : Operation 817 [12/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 817 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 72> <Delay = 5.22>
ST_238 : Operation 818 [11/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 818 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 73> <Delay = 5.22>
ST_239 : Operation 819 [10/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 819 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 74> <Delay = 5.22>
ST_240 : Operation 820 [9/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 820 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 75> <Delay = 5.22>
ST_241 : Operation 821 [8/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 821 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 76> <Delay = 5.22>
ST_242 : Operation 822 [7/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 822 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 77> <Delay = 5.22>
ST_243 : Operation 823 [6/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 823 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 78> <Delay = 5.22>
ST_244 : Operation 824 [5/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 824 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 79> <Delay = 5.22>
ST_245 : Operation 825 [4/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 825 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 80> <Delay = 5.22>
ST_246 : Operation 826 [3/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 826 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 81> <Delay = 5.22>
ST_247 : Operation 827 [2/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 827 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 82> <Delay = 5.22>
ST_248 : Operation 828 [1/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 828 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 83> <Delay = 1.20>
ST_249 : Operation 829 [1/1] (0.00ns)   --->   "%speclooptripcount_ln319 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:319]   --->   Operation 829 'speclooptripcount' 'speclooptripcount_ln319' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 830 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [data/benchmarks/backprop/backprop.c:321]   --->   Operation 830 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 831 [1/1] (0.00ns)   --->   "%bitcast_ln320_1 = bitcast i64 %div5" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 831 'bitcast' 'bitcast_ln320_1' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 832 [1/1] (1.20ns)   --->   "%store_ln320 = store i64 %bitcast_ln320_1, i8 %weights3_addr_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 832 'store' 'store_ln320' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_249 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln318 = br void %for.inc218" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 833 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>

State 250 <SV = 67> <Delay = 5.47>
ST_250 : Operation 834 [11/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 834 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 251 <SV = 68> <Delay = 5.47>
ST_251 : Operation 835 [10/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 835 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 252 <SV = 69> <Delay = 5.47>
ST_252 : Operation 836 [9/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 836 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 253 <SV = 70> <Delay = 5.47>
ST_253 : Operation 837 [8/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 837 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 254 <SV = 71> <Delay = 5.47>
ST_254 : Operation 838 [7/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 838 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 255 <SV = 72> <Delay = 5.47>
ST_255 : Operation 839 [6/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 839 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 256 <SV = 73> <Delay = 5.47>
ST_256 : Operation 840 [5/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 840 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 257 <SV = 74> <Delay = 5.47>
ST_257 : Operation 841 [4/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 841 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 258 <SV = 75> <Delay = 5.47>
ST_258 : Operation 842 [3/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 842 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 259 <SV = 76> <Delay = 5.47>
ST_259 : Operation 843 [2/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 843 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 260 <SV = 77> <Delay = 5.47>
ST_260 : Operation 844 [1/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 844 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_260 : Operation 845 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.inc232" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 845 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>

State 261 <SV = 78> <Delay = 0.82>
ST_261 : Operation 846 [1/1] (0.00ns)   --->   "%i_23 = load i2 %i_11" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 846 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 847 [1/1] (0.43ns)   --->   "%icmp_ln324 = icmp_eq  i2 %i_23, i2 3" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 847 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 848 [1/1] (0.43ns)   --->   "%add_ln324 = add i2 %i_23, i2 1" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 848 'add' 'add_ln324' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 849 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void %for.inc232.split, void %for.end234" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 849 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i2 %i_23" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 850 'zext' 'zext_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_261 : Operation 851 [1/1] (0.00ns)   --->   "%biases3_addr_1 = getelementptr i64 %biases3, i64 0, i64 %zext_ln324" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 851 'getelementptr' 'biases3_addr_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_261 : Operation 852 [2/2] (0.71ns)   --->   "%biases3_load_1 = load i2 %biases3_addr_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 852 'load' 'biases3_load_1' <Predicate = (!icmp_ln324)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_261 : Operation 853 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 %add_ln324, i2 %i_11" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 853 'store' 'store_ln213' <Predicate = (!icmp_ln324)> <Delay = 0.38>
ST_261 : Operation 854 [1/1] (0.00ns)   --->   "%ret_ln328 = ret" [data/benchmarks/backprop/backprop.c:328]   --->   Operation 854 'ret' 'ret_ln328' <Predicate = (icmp_ln324)> <Delay = 0.00>

State 262 <SV = 79> <Delay = 0.71>
ST_262 : Operation 855 [1/2] (0.71ns)   --->   "%biases3_load_1 = load i2 %biases3_addr_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 855 'load' 'biases3_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 263 <SV = 80> <Delay = 5.53>
ST_263 : Operation 856 [1/1] (0.00ns)   --->   "%bitcast_ln326 = bitcast i64 %biases3_load_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 856 'bitcast' 'bitcast_ln326' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 857 [14/14] (5.53ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 857 'ddiv' 'div4' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 81> <Delay = 5.22>
ST_264 : Operation 858 [13/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 858 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 82> <Delay = 5.22>
ST_265 : Operation 859 [12/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 859 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 83> <Delay = 5.22>
ST_266 : Operation 860 [11/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 860 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 84> <Delay = 5.22>
ST_267 : Operation 861 [10/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 861 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 85> <Delay = 5.22>
ST_268 : Operation 862 [9/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 862 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 86> <Delay = 5.22>
ST_269 : Operation 863 [8/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 863 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 87> <Delay = 5.22>
ST_270 : Operation 864 [7/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 864 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 88> <Delay = 5.22>
ST_271 : Operation 865 [6/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 865 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 89> <Delay = 5.22>
ST_272 : Operation 866 [5/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 866 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 90> <Delay = 5.22>
ST_273 : Operation 867 [4/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 867 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 91> <Delay = 5.22>
ST_274 : Operation 868 [3/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 868 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 92> <Delay = 5.22>
ST_275 : Operation 869 [2/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 869 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 93> <Delay = 5.22>
ST_276 : Operation 870 [1/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 870 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 94> <Delay = 0.71>
ST_277 : Operation 871 [1/1] (0.00ns)   --->   "%speclooptripcount_ln325 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:325]   --->   Operation 871 'speclooptripcount' 'speclooptripcount_ln325' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 872 [1/1] (0.00ns)   --->   "%specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [data/benchmarks/backprop/backprop.c:327]   --->   Operation 872 'specloopname' 'specloopname_ln327' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 873 [1/1] (0.00ns)   --->   "%bitcast_ln326_1 = bitcast i64 %div4" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 873 'bitcast' 'bitcast_ln326_1' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 874 [1/1] (0.71ns)   --->   "%store_ln326 = store i64 %bitcast_ln326_1, i2 %biases3_addr_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 874 'store' 'store_ln326' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_277 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.inc232" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 875 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ d_weights1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ biases1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ biases2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ biases3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ d_biases1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_biases2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm                    (alloca           ) [ 01111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read_1                (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
p_read_2                (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
p_read_3                (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_12                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln219              (icmp             ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln219               (add              ) [ 00011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln220 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln227      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                   (bitconcatenate   ) [ 00011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln222                (br               ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_1             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                     (alloca           ) [ 00111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln229                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                       (phi              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln222              (icmp             ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln222               (add              ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln222                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln222              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln224               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln224              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights1_addr         (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights1_addr           (getelementptr    ) [ 00001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights1_load         (load             ) [ 00000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul4                    (dmul             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights1_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln224           (bitcast          ) [ 00000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub                     (dsub             ) [ 00000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln224_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln224             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul2                    (dmul             ) [ 00000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_load_1             (load             ) [ 00000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln223 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln226      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_2                  (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln222                (br               ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_13                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln229              (icmp             ) [ 00000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln229               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln229                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln229              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_biases1_addr          (getelementptr    ) [ 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases1_addr            (getelementptr    ) [ 00000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                     (alloca           ) [ 00000000000000000000111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_load               (load             ) [ 00000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_biases1_load          (load             ) [ 00000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                     (dmul             ) [ 00000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases1_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln231           (bitcast          ) [ 00000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub1                    (dsub             ) [ 00000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln231_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln231             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1                    (dmul             ) [ 00000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_1_load        (load             ) [ 00000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln230 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln233      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_2             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln229                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_1                  (dsqrt            ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln239                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_14                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln239              (icmp             ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln239               (add              ) [ 00000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln239                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln240 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln246      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln242                (br               ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                     (alloca           ) [ 00000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_1_load_1      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1                     (phi              ) [ 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln242              (icmp             ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln242               (add              ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln242                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln242              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln244               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln244              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights1_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln239                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights1_load_1         (load             ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln244           (bitcast          ) [ 00000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div                     (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln243 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln245      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln244_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln244             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln242                (br               ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm               (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln248                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_15                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln248              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln248               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln248                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln248              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases1_addr_1          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_4                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_3                  (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln257                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases1_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln250           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div1                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln249 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln251      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln250_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln250             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln248                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_16                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln257              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln257               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln257                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln258 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln265      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                   (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln260                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_4             (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_5                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln267                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_2                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln260              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln260               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln260                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln260              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln262               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln262              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights2_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights2_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln257                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights2_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul6                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights2_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln262           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub3                    (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln262_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln262             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul7                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_3_load_1           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln261 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln264      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_5                  (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln260                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_17                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln267              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln267               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln267                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln267              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_biases2_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases2_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_6                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_3_load             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_biases2_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul3                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases2_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln269           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub2                    (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln269_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln269             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul5                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_4_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln268 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln271      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_5             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln267                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_4                  (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln277                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_18                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln277              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln277               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln277                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln278 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln284      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln280                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_7                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_4_load_1      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_3                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln280              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln280               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln280                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln280              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln282               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln282              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights2_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln277                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights2_load_1         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln282           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div3                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln281 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln283      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln282_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln282             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln280                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_3             (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln286                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_19                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln286              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln286               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln286                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln286              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases2_addr_1          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_8                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
norm_6                  (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln295                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases2_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln288           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div2                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln287 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln289      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln288_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln288             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln286                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_20                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln295              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln295               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln295                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln295              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln296 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln303      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_47                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_48                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln298                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_7             (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000]
i_9                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln305                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_4                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln298              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln298               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln298                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln298              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln300               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln300              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights3_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights3_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln295                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights3_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul10                   (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights3_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln300           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub5                    (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln300_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln300             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul11                   (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000]
norm_6_load_1           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln299 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln302      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_8                  (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln298                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
i_21                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln305              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000]
add_ln305               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln305                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                     (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_10                    (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111110000000000000000000000000000]
norm_6_load             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln305              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul8                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000]
biases3_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000]
biases3_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln307           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000]
sub4                    (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
bitcast_ln307_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln307             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul9                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000]
bias_norm_7_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln306 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln309      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_8             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln305                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_7                  (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
br_ln315                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_22                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln315              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
add_ln315               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000]
br_ln315                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln315              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln316 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln322      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_49                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_50                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000]
br_ln318                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
i_11                    (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
bias_norm_7_load_1      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_5                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
icmp_ln318              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
add_ln318               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
br_ln318                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln318              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln320               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln320              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights3_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln315                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights3_load_1         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
bitcast_ln320           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000]
div5                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
speclooptripcount_ln319 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln321      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln320_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln320             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln318                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
bias_norm_6             (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111]
br_ln324                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_23                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln324              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111]
add_ln324               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln324                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln324              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases3_addr_1          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln328               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases3_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
bitcast_ln326           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110]
div4                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
speclooptripcount_ln325 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln327      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln326_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln326             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln324                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_weights1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_weights1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_weights2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_weights2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_weights3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_weights3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="biases1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="biases2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="biases3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_biases1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_biases1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_biases2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_biases2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="norm_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norm/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bias_norm_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_norm_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/20 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/48 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/77 "/>
</bind>
</comp>

<comp id="152" class="1004" name="norm_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norm_3/77 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bias_norm_4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_norm_4/94 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/94 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/113 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_7_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/141 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/170 "/>
</bind>
</comp>

<comp id="176" class="1004" name="norm_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norm_6/170 "/>
</bind>
</comp>

<comp id="180" class="1004" name="bias_norm_7_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_norm_7/187 "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_9_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_9/187 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_10_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_10/205 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_11_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_11/232 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_read_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="54"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_read_2_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="54"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_read_3_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="54"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="d_weights1_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_weights1_addr/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_weights1_load/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="weights1_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_addr/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights1_load/7 store_ln224/11 weights1_load_1/49 store_ln244/65 "/>
</bind>
</comp>

<comp id="239" class="1004" name="d_biases1_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_biases1_addr/20 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_biases1_load/20 "/>
</bind>
</comp>

<comp id="252" class="1004" name="biases1_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases1_addr/20 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="biases1_load/24 store_ln231/28 biases1_load_1/77 store_ln250/93 "/>
</bind>
</comp>

<comp id="264" class="1004" name="weights1_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_addr_1/49 "/>
</bind>
</comp>

<comp id="272" class="1004" name="biases1_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases1_addr_1/77 "/>
</bind>
</comp>

<comp id="280" class="1004" name="d_weights2_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="12" slack="0"/>
<pin id="284" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_weights2_addr/95 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_weights2_load/95 "/>
</bind>
</comp>

<comp id="293" class="1004" name="weights2_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="12" slack="0"/>
<pin id="297" dir="1" index="3" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_addr/95 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights2_load/99 store_ln262/105 weights2_load_1/142 store_ln282/158 "/>
</bind>
</comp>

<comp id="305" class="1004" name="d_biases2_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_biases2_addr/113 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_biases2_load/113 "/>
</bind>
</comp>

<comp id="318" class="1004" name="biases2_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases2_addr/113 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="biases2_load/117 store_ln269/121 biases2_load_1/170 store_ln288/186 "/>
</bind>
</comp>

<comp id="330" class="1004" name="weights2_addr_1_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="12" slack="0"/>
<pin id="334" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_addr_1/142 "/>
</bind>
</comp>

<comp id="338" class="1004" name="biases2_addr_1_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases2_addr_1/170 "/>
</bind>
</comp>

<comp id="346" class="1004" name="d_weights3_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_weights3_addr/188 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_weights3_load/188 "/>
</bind>
</comp>

<comp id="359" class="1004" name="weights3_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="1" index="3" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr/188 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights3_load/192 store_ln300/196 weights3_load_1/233 store_ln320/249 "/>
</bind>
</comp>

<comp id="371" class="1004" name="biases3_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="2" slack="0"/>
<pin id="375" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases3_addr/208 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="biases3_load/208 store_ln307/212 biases3_load_1/261 store_ln326/277 "/>
</bind>
</comp>

<comp id="384" class="1004" name="weights3_addr_1_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr_1/233 "/>
</bind>
</comp>

<comp id="392" class="1004" name="biases3_addr_1_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="2" slack="0"/>
<pin id="396" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases3_addr_1/261 "/>
</bind>
</comp>

<comp id="400" class="1005" name="j_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="1"/>
<pin id="402" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="j_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="1" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="411" class="1005" name="j_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="1"/>
<pin id="413" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="j_1_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/49 "/>
</bind>
</comp>

<comp id="422" class="1005" name="j_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="1"/>
<pin id="424" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="j_2_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="1" slack="1"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/95 "/>
</bind>
</comp>

<comp id="433" class="1005" name="j_3_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="1"/>
<pin id="435" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="j_3_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="1" slack="1"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/142 "/>
</bind>
</comp>

<comp id="444" class="1005" name="j_4_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="1"/>
<pin id="446" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="j_4_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="1" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/188 "/>
</bind>
</comp>

<comp id="455" class="1005" name="j_5_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="1"/>
<pin id="457" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_5 (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="j_5_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="1" slack="1"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_5/233 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="1"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/8 norm_2/16 sub1/25 bias_norm_2/33 sub3/101 norm_5/109 sub2/118 bias_norm_5/126 sub5/193 norm_8/201 sub4/209 bias_norm_8/217 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul4/4 mul2/12 mul/21 mul1/29 mul6/97 mul7/105 mul3/114 mul5/122 mul10/189 mul11/197 mul8/205 mul9/213 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="3"/>
<pin id="482" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/51 div1/79 div3/144 div2/172 div5/235 div4/263 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="norm_1/20 bias_norm/48 norm_4/113 bias_norm_3/141 norm_7/205 bias_norm_6/232 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="2"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_load_1/16 norm_load/20 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="13"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_1_load/33 bias_norm_1_load_1/48 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="2"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_3_load_1/109 norm_3_load/113 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="13"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_4_load/126 bias_norm_4_load_1/141 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="2"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_6_load_1/201 norm_6_load/205 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="13"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_7_load/217 bias_norm_7_load_1/232 "/>
</bind>
</comp>

<comp id="518" class="1005" name="reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4 mul2 mul mul1 mul6 mul7 mul3 mul5 mul10 mul11 mul8 mul9 "/>
</bind>
</comp>

<comp id="523" class="1005" name="reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub sub1 sub3 sub2 sub5 sub4 "/>
</bind>
</comp>

<comp id="529" class="1005" name="reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_load_1 norm_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_norm_1_load bias_norm_1_load_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="3"/>
<pin id="543" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="norm_1 bias_norm norm_4 bias_norm_3 norm_7 bias_norm_6 "/>
</bind>
</comp>

<comp id="546" class="1005" name="reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="1"/>
<pin id="548" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div div1 div3 div2 div5 div4 "/>
</bind>
</comp>

<comp id="550" class="1005" name="reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights2_load weights2_load_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_3_load_1 norm_3_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_norm_4_load bias_norm_4_load_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="1"/>
<pin id="568" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_6_load_1 norm_6_load "/>
</bind>
</comp>

<comp id="572" class="1005" name="reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_norm_7_load bias_norm_7_load_1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln214_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln213_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="4" slack="0"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="i_12_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="1"/>
<pin id="590" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln219_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln219_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="0"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln213_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="7" slack="0"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln214_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln222_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="7" slack="0"/>
<pin id="623" dir="0" index="1" bw="7" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln222_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln222_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="7" slack="0"/>
<pin id="635" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln224_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="0"/>
<pin id="639" dir="0" index="1" bw="10" slack="1"/>
<pin id="640" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln224_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln213_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="1"/>
<pin id="650" dir="0" index="1" bw="4" slack="2"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="bitcast_ln224_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln224/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="bitcast_ln224_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln224_1/11 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln214_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="18"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/19 "/>
</bind>
</comp>

<comp id="667" class="1004" name="i_13_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="7" slack="1"/>
<pin id="669" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/20 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln229_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="0" index="1" bw="7" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln229/20 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln229_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/20 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln229_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="7" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/20 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln213_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="0"/>
<pin id="690" dir="0" index="1" bw="7" slack="1"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/20 "/>
</bind>
</comp>

<comp id="693" class="1004" name="store_ln213_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="4" slack="0"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/20 "/>
</bind>
</comp>

<comp id="698" class="1004" name="bitcast_ln231_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln231/25 "/>
</bind>
</comp>

<comp id="703" class="1004" name="bitcast_ln231_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln231_1/28 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln214_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="0" index="1" bw="64" slack="17"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/36 "/>
</bind>
</comp>

<comp id="713" class="1004" name="i_14_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="12"/>
<pin id="715" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/48 "/>
</bind>
</comp>

<comp id="716" class="1004" name="icmp_ln239_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="0"/>
<pin id="718" dir="0" index="1" bw="3" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/48 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln239_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239/48 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="4" slack="0"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/48 "/>
</bind>
</comp>

<comp id="736" class="1004" name="store_ln213_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="7" slack="0"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/48 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln242_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="0"/>
<pin id="743" dir="0" index="1" bw="7" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/49 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln242_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/49 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln242_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="0"/>
<pin id="755" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/49 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln244_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="0" index="1" bw="10" slack="1"/>
<pin id="760" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/49 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln244_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="10" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/49 "/>
</bind>
</comp>

<comp id="767" class="1004" name="store_ln213_store_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="1"/>
<pin id="769" dir="0" index="1" bw="4" slack="13"/>
<pin id="770" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/49 "/>
</bind>
</comp>

<comp id="771" class="1004" name="bitcast_ln244_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="1"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln244/51 "/>
</bind>
</comp>

<comp id="775" class="1004" name="bitcast_ln244_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="1"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln244_1/65 "/>
</bind>
</comp>

<comp id="780" class="1004" name="i_15_load_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="12"/>
<pin id="782" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_15/77 "/>
</bind>
</comp>

<comp id="783" class="1004" name="icmp_ln248_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="0"/>
<pin id="785" dir="0" index="1" bw="7" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/77 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln248_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="7" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/77 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln248_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="7" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/77 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln213_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="7" slack="0"/>
<pin id="802" dir="0" index="1" bw="7" slack="12"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/77 "/>
</bind>
</comp>

<comp id="805" class="1004" name="store_ln214_store_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="64" slack="0"/>
<pin id="807" dir="0" index="1" bw="64" slack="0"/>
<pin id="808" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/77 "/>
</bind>
</comp>

<comp id="810" class="1004" name="store_ln213_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="7" slack="0"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/77 "/>
</bind>
</comp>

<comp id="815" class="1004" name="bitcast_ln250_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="64" slack="1"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln250/79 "/>
</bind>
</comp>

<comp id="819" class="1004" name="bitcast_ln250_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="1"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln250_1/93 "/>
</bind>
</comp>

<comp id="824" class="1004" name="i_16_load_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="7" slack="1"/>
<pin id="826" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16/94 "/>
</bind>
</comp>

<comp id="827" class="1004" name="icmp_ln257_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="0" index="1" bw="7" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/94 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln257_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="7" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/94 "/>
</bind>
</comp>

<comp id="839" class="1004" name="empty_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="7" slack="0"/>
<pin id="841" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/94 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_4_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="12" slack="0"/>
<pin id="845" dir="0" index="1" bw="6" slack="0"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/94 "/>
</bind>
</comp>

<comp id="851" class="1004" name="store_ln213_store_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="7" slack="0"/>
<pin id="854" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/94 "/>
</bind>
</comp>

<comp id="856" class="1004" name="store_ln214_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="64" slack="0"/>
<pin id="858" dir="0" index="1" bw="64" slack="0"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/94 "/>
</bind>
</comp>

<comp id="861" class="1004" name="icmp_ln260_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="0"/>
<pin id="863" dir="0" index="1" bw="7" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln260/95 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln260_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="7" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260/95 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln260_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="7" slack="0"/>
<pin id="875" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/95 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln262_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="7" slack="0"/>
<pin id="879" dir="0" index="1" bw="12" slack="1"/>
<pin id="880" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln262/95 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln262_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="12" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/95 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln213_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="1"/>
<pin id="890" dir="0" index="1" bw="7" slack="2"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/95 "/>
</bind>
</comp>

<comp id="892" class="1004" name="bitcast_ln262_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="1"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262/101 "/>
</bind>
</comp>

<comp id="897" class="1004" name="bitcast_ln262_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262_1/105 "/>
</bind>
</comp>

<comp id="902" class="1004" name="store_ln214_store_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="0"/>
<pin id="904" dir="0" index="1" bw="64" slack="19"/>
<pin id="905" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/112 "/>
</bind>
</comp>

<comp id="907" class="1004" name="i_17_load_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="7" slack="1"/>
<pin id="909" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_17/113 "/>
</bind>
</comp>

<comp id="910" class="1004" name="icmp_ln267_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="7" slack="0"/>
<pin id="912" dir="0" index="1" bw="7" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/113 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln267_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267/113 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln267_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="7" slack="0"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267/113 "/>
</bind>
</comp>

<comp id="928" class="1004" name="store_ln213_store_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="7" slack="0"/>
<pin id="930" dir="0" index="1" bw="7" slack="1"/>
<pin id="931" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/113 "/>
</bind>
</comp>

<comp id="933" class="1004" name="store_ln213_store_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="7" slack="0"/>
<pin id="936" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/113 "/>
</bind>
</comp>

<comp id="938" class="1004" name="bitcast_ln269_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="64" slack="0"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln269/118 "/>
</bind>
</comp>

<comp id="943" class="1004" name="bitcast_ln269_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="64" slack="0"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln269_1/121 "/>
</bind>
</comp>

<comp id="948" class="1004" name="store_ln214_store_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="64" slack="0"/>
<pin id="950" dir="0" index="1" bw="64" slack="17"/>
<pin id="951" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/129 "/>
</bind>
</comp>

<comp id="953" class="1004" name="i_18_load_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="7" slack="12"/>
<pin id="955" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_18/141 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln277_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="7" slack="0"/>
<pin id="958" dir="0" index="1" bw="7" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/141 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln277_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="7" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln277/141 "/>
</bind>
</comp>

<comp id="968" class="1004" name="empty_46_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="7" slack="0"/>
<pin id="970" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/141 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_6_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="12" slack="0"/>
<pin id="974" dir="0" index="1" bw="6" slack="0"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/141 "/>
</bind>
</comp>

<comp id="980" class="1004" name="store_ln213_store_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="7" slack="0"/>
<pin id="983" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/141 "/>
</bind>
</comp>

<comp id="985" class="1004" name="icmp_ln280_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="7" slack="0"/>
<pin id="987" dir="0" index="1" bw="7" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln280/142 "/>
</bind>
</comp>

<comp id="991" class="1004" name="add_ln280_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="7" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/142 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln280_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="7" slack="0"/>
<pin id="999" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/142 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="add_ln282_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="7" slack="0"/>
<pin id="1003" dir="0" index="1" bw="12" slack="1"/>
<pin id="1004" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln282/142 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln282_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="12" slack="0"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln282/142 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="store_ln213_store_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="1"/>
<pin id="1013" dir="0" index="1" bw="7" slack="13"/>
<pin id="1014" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/142 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="bitcast_ln282_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="64" slack="1"/>
<pin id="1017" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282/144 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="bitcast_ln282_1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="64" slack="1"/>
<pin id="1022" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_1/158 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="i_19_load_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="12"/>
<pin id="1027" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_19/170 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="icmp_ln286_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="7" slack="0"/>
<pin id="1030" dir="0" index="1" bw="7" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln286/170 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="add_ln286_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="7" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln286/170 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="zext_ln286_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="7" slack="0"/>
<pin id="1042" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln286/170 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="store_ln213_store_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="7" slack="0"/>
<pin id="1047" dir="0" index="1" bw="7" slack="12"/>
<pin id="1048" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/170 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="store_ln214_store_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="64" slack="0"/>
<pin id="1052" dir="0" index="1" bw="64" slack="0"/>
<pin id="1053" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/170 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="store_ln213_store_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="7" slack="0"/>
<pin id="1058" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/170 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="bitcast_ln288_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="64" slack="1"/>
<pin id="1062" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln288/172 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="bitcast_ln288_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="64" slack="1"/>
<pin id="1066" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln288_1/186 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="i_20_load_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="7" slack="1"/>
<pin id="1071" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_20/187 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="icmp_ln295_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="7" slack="0"/>
<pin id="1074" dir="0" index="1" bw="7" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/187 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln295_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="7" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln295/187 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="zext_ln295_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="7" slack="0"/>
<pin id="1086" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln295/187 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="empty_47_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="7" slack="0"/>
<pin id="1090" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_47/187 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="p_shl_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="0"/>
<pin id="1094" dir="0" index="1" bw="6" slack="0"/>
<pin id="1095" dir="0" index="2" bw="1" slack="0"/>
<pin id="1096" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/187 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="empty_48_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="0" index="1" bw="7" slack="0"/>
<pin id="1103" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_48/187 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="store_ln213_store_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="2" slack="0"/>
<pin id="1109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/187 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="store_ln214_store_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="0"/>
<pin id="1113" dir="0" index="1" bw="64" slack="0"/>
<pin id="1114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/187 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="icmp_ln298_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="2" slack="0"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln298/188 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="add_ln298_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="2" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln298/188 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="zext_ln298_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="2" slack="0"/>
<pin id="1130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln298/188 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="add_ln300_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="2" slack="0"/>
<pin id="1134" dir="0" index="1" bw="8" slack="1"/>
<pin id="1135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/188 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="zext_ln300_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="0"/>
<pin id="1139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/188 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="store_ln213_store_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="7" slack="1"/>
<pin id="1145" dir="0" index="1" bw="7" slack="2"/>
<pin id="1146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/188 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="bitcast_ln300_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="0"/>
<pin id="1149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln300/193 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="bitcast_ln300_1_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="64" slack="0"/>
<pin id="1154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln300_1/196 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="store_ln214_store_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="64" slack="0"/>
<pin id="1159" dir="0" index="1" bw="64" slack="18"/>
<pin id="1160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/204 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="i_21_load_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="2" slack="1"/>
<pin id="1164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_21/205 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="icmp_ln305_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="2" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln305/205 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="add_ln305_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="2" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln305/205 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="64" slack="0"/>
<pin id="1179" dir="0" index="1" bw="64" slack="54"/>
<pin id="1180" dir="0" index="2" bw="64" slack="54"/>
<pin id="1181" dir="0" index="3" bw="64" slack="54"/>
<pin id="1182" dir="0" index="4" bw="2" slack="0"/>
<pin id="1183" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/205 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="store_ln213_store_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="2" slack="0"/>
<pin id="1189" dir="0" index="1" bw="2" slack="1"/>
<pin id="1190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/205 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="store_ln213_store_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="7" slack="0"/>
<pin id="1195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/205 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln305_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="2" slack="3"/>
<pin id="1199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln305/208 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="bitcast_ln307_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="64" slack="0"/>
<pin id="1203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln307/209 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="bitcast_ln307_1_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="64" slack="0"/>
<pin id="1208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln307_1/212 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="store_ln214_store_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="64" slack="0"/>
<pin id="1213" dir="0" index="1" bw="64" slack="16"/>
<pin id="1214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/220 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="i_22_load_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="7" slack="12"/>
<pin id="1218" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_22/232 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="icmp_ln315_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="7" slack="0"/>
<pin id="1221" dir="0" index="1" bw="7" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/232 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="add_ln315_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="7" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln315/232 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="zext_ln315_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="7" slack="0"/>
<pin id="1233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln315/232 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="empty_49_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="7" slack="0"/>
<pin id="1237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/232 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="p_shl1_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="0"/>
<pin id="1241" dir="0" index="1" bw="6" slack="0"/>
<pin id="1242" dir="0" index="2" bw="1" slack="0"/>
<pin id="1243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/232 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="empty_50_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="0"/>
<pin id="1249" dir="0" index="1" bw="7" slack="0"/>
<pin id="1250" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_50/232 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="store_ln213_store_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="2" slack="0"/>
<pin id="1256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/232 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="icmp_ln318_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="2" slack="0"/>
<pin id="1260" dir="0" index="1" bw="1" slack="0"/>
<pin id="1261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln318/233 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="add_ln318_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="2" slack="0"/>
<pin id="1266" dir="0" index="1" bw="1" slack="0"/>
<pin id="1267" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/233 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="zext_ln318_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="2" slack="0"/>
<pin id="1272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln318/233 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="add_ln320_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="2" slack="0"/>
<pin id="1276" dir="0" index="1" bw="8" slack="1"/>
<pin id="1277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln320/233 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="zext_ln320_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="0"/>
<pin id="1281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320/233 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="store_ln213_store_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="7" slack="1"/>
<pin id="1286" dir="0" index="1" bw="7" slack="13"/>
<pin id="1287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/233 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="bitcast_ln320_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="64" slack="1"/>
<pin id="1290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln320/235 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="bitcast_ln320_1_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="64" slack="1"/>
<pin id="1294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln320_1/249 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="i_23_load_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="2" slack="12"/>
<pin id="1299" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_23/261 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="icmp_ln324_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="2" slack="0"/>
<pin id="1302" dir="0" index="1" bw="1" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln324/261 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="add_ln324_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="2" slack="0"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/261 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="zext_ln324_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="2" slack="0"/>
<pin id="1314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/261 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="store_ln213_store_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="2" slack="0"/>
<pin id="1319" dir="0" index="1" bw="2" slack="12"/>
<pin id="1320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/261 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="bitcast_ln326_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="64" slack="1"/>
<pin id="1324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln326/263 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="bitcast_ln326_1_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="64" slack="1"/>
<pin id="1328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln326_1/277 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="i_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="4" slack="0"/>
<pin id="1333" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1338" class="1005" name="norm_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="64" slack="0"/>
<pin id="1340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="norm "/>
</bind>
</comp>

<comp id="1345" class="1005" name="p_read_1_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="64" slack="54"/>
<pin id="1347" dir="1" index="1" bw="64" slack="54"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="p_read_2_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="64" slack="54"/>
<pin id="1352" dir="1" index="1" bw="64" slack="54"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="p_read_3_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="64" slack="54"/>
<pin id="1357" dir="1" index="1" bw="64" slack="54"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="add_ln219_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="4" slack="1"/>
<pin id="1365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln219 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="tmp_1_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="10" slack="1"/>
<pin id="1370" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="bias_norm_1_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="64" slack="0"/>
<pin id="1375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="bias_norm_1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="i_1_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="7" slack="0"/>
<pin id="1382" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="add_ln222_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="7" slack="0"/>
<pin id="1392" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln222 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="d_weights1_addr_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="10" slack="1"/>
<pin id="1397" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="d_weights1_addr "/>
</bind>
</comp>

<comp id="1400" class="1005" name="weights1_addr_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="10" slack="4"/>
<pin id="1402" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="weights1_addr "/>
</bind>
</comp>

<comp id="1405" class="1005" name="d_weights1_load_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="64" slack="1"/>
<pin id="1407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_weights1_load "/>
</bind>
</comp>

<comp id="1410" class="1005" name="bitcast_ln224_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="64" slack="1"/>
<pin id="1412" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln224 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="d_biases1_addr_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="6" slack="1"/>
<pin id="1420" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d_biases1_addr "/>
</bind>
</comp>

<comp id="1423" class="1005" name="biases1_addr_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="6" slack="4"/>
<pin id="1425" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="biases1_addr "/>
</bind>
</comp>

<comp id="1428" class="1005" name="i_2_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="4" slack="0"/>
<pin id="1430" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="d_biases1_load_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="64" slack="1"/>
<pin id="1437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_biases1_load "/>
</bind>
</comp>

<comp id="1440" class="1005" name="bitcast_ln231_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="64" slack="1"/>
<pin id="1442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln231 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="add_ln239_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="4" slack="1"/>
<pin id="1450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln239 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp_2_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="10" slack="1"/>
<pin id="1455" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="i_3_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="7" slack="0"/>
<pin id="1460" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="add_ln242_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="7" slack="0"/>
<pin id="1470" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln242 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="weights1_addr_1_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="10" slack="1"/>
<pin id="1475" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_addr_1 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="weights1_load_1_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="64" slack="1"/>
<pin id="1480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights1_load_1 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="bitcast_ln244_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="64" slack="1"/>
<pin id="1485" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln244 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="biases1_addr_1_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="6" slack="1"/>
<pin id="1493" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="biases1_addr_1 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="i_4_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="7" slack="0"/>
<pin id="1498" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="norm_3_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="64" slack="0"/>
<pin id="1505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="norm_3 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="biases1_load_1_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="64" slack="1"/>
<pin id="1512" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="biases1_load_1 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="bitcast_ln250_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="64" slack="1"/>
<pin id="1517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln250 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="add_ln257_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="7" slack="1"/>
<pin id="1525" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln257 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="tmp_4_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="12" slack="1"/>
<pin id="1530" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="bias_norm_4_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="64" slack="0"/>
<pin id="1535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="bias_norm_4 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="i_5_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="7" slack="0"/>
<pin id="1542" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="add_ln260_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="7" slack="0"/>
<pin id="1552" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln260 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="d_weights2_addr_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="12" slack="1"/>
<pin id="1557" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="d_weights2_addr "/>
</bind>
</comp>

<comp id="1560" class="1005" name="weights2_addr_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="12" slack="4"/>
<pin id="1562" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="weights2_addr "/>
</bind>
</comp>

<comp id="1565" class="1005" name="d_weights2_load_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="64" slack="1"/>
<pin id="1567" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_weights2_load "/>
</bind>
</comp>

<comp id="1570" class="1005" name="bitcast_ln262_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="64" slack="1"/>
<pin id="1572" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln262 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="d_biases2_addr_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="6" slack="1"/>
<pin id="1580" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d_biases2_addr "/>
</bind>
</comp>

<comp id="1583" class="1005" name="biases2_addr_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="6" slack="4"/>
<pin id="1585" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="biases2_addr "/>
</bind>
</comp>

<comp id="1588" class="1005" name="i_6_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="7" slack="0"/>
<pin id="1590" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="d_biases2_load_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="64" slack="1"/>
<pin id="1597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_biases2_load "/>
</bind>
</comp>

<comp id="1600" class="1005" name="bitcast_ln269_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="64" slack="1"/>
<pin id="1602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln269 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="add_ln277_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="7" slack="1"/>
<pin id="1610" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln277 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="tmp_6_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="12" slack="1"/>
<pin id="1615" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="i_7_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="7" slack="0"/>
<pin id="1620" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="add_ln280_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="7" slack="0"/>
<pin id="1630" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln280 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="weights2_addr_1_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="12" slack="1"/>
<pin id="1635" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights2_addr_1 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="bitcast_ln282_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="64" slack="1"/>
<pin id="1640" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln282 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="biases2_addr_1_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="6" slack="1"/>
<pin id="1648" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="biases2_addr_1 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="i_8_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="7" slack="0"/>
<pin id="1653" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="norm_6_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="64" slack="0"/>
<pin id="1660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="norm_6 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="biases2_load_1_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="64" slack="1"/>
<pin id="1667" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="biases2_load_1 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="bitcast_ln288_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="64" slack="1"/>
<pin id="1672" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln288 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="add_ln295_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="7" slack="1"/>
<pin id="1680" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln295 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="empty_48_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="8" slack="1"/>
<pin id="1685" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_48 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="bias_norm_7_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="64" slack="0"/>
<pin id="1690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="bias_norm_7 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="i_9_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="2" slack="0"/>
<pin id="1697" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="add_ln298_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="2" slack="0"/>
<pin id="1707" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln298 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="d_weights3_addr_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="8" slack="1"/>
<pin id="1712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_weights3_addr "/>
</bind>
</comp>

<comp id="1715" class="1005" name="weights3_addr_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="4"/>
<pin id="1717" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weights3_addr "/>
</bind>
</comp>

<comp id="1720" class="1005" name="d_weights3_load_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="64" slack="1"/>
<pin id="1722" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_weights3_load "/>
</bind>
</comp>

<comp id="1725" class="1005" name="bitcast_ln300_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="64" slack="1"/>
<pin id="1727" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln300 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="i_21_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="2" slack="3"/>
<pin id="1732" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="tmp_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="64" slack="1"/>
<pin id="1740" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1743" class="1005" name="i_10_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="7" slack="0"/>
<pin id="1745" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="biases3_addr_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="2" slack="1"/>
<pin id="1752" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="biases3_addr "/>
</bind>
</comp>

<comp id="1755" class="1005" name="bitcast_ln307_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="64" slack="1"/>
<pin id="1757" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln307 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="add_ln315_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="7" slack="1"/>
<pin id="1765" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln315 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="empty_50_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="8" slack="1"/>
<pin id="1770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="i_11_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="2" slack="0"/>
<pin id="1775" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="add_ln318_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="2" slack="0"/>
<pin id="1785" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln318 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="weights3_addr_1_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="8" slack="1"/>
<pin id="1790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr_1 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="weights3_load_1_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="64" slack="1"/>
<pin id="1795" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights3_load_1 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="bitcast_ln320_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="64" slack="1"/>
<pin id="1800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln320 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="biases3_addr_1_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="2" slack="1"/>
<pin id="1808" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="biases3_addr_1 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="biases3_load_1_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="64" slack="1"/>
<pin id="1813" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="biases3_load_1 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="bitcast_ln326_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="64" slack="1"/>
<pin id="1818" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln326 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="310"><net_src comp="20" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="335"><net_src comp="2" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="68" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="343"><net_src comp="14" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="4" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="376"><net_src comp="16" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="4" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="397"><net_src comp="16" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="68" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="392" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="436"><net_src comp="62" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="104" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="104" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="474"><net_src comp="221" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="246" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="312" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="353" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="506"><net_src comp="503" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="521"><net_src comp="470" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="526"><net_src comp="466" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="532"><net_src comp="488" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="538"><net_src comp="493" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="544"><net_src comp="483" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="549"><net_src comp="479" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="300" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="498" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="563"><net_src comp="503" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="569"><net_src comp="508" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="575"><net_src comp="513" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="582"><net_src comp="42" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="44" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="595"><net_src comp="588" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="588" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="58" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="588" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="60" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="62" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="42" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="404" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="64" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="404" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="66" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="404" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="655"><net_src comp="234" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="660"><net_src comp="466" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="666"><net_src comp="466" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="674"><net_src comp="667" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="64" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="667" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="66" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="667" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="692"><net_src comp="676" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="44" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="259" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="706"><net_src comp="466" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="712"><net_src comp="466" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="46" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="713" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="48" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="58" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="713" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="60" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="62" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="415" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="64" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="415" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="66" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="415" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="757" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="774"><net_src comp="771" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="778"><net_src comp="546" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="787"><net_src comp="780" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="64" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="780" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="66" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="780" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="804"><net_src comp="789" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="42" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="62" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="815" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="822"><net_src comp="546" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="64" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="824" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="66" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="824" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="88" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="839" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="60" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="855"><net_src comp="62" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="42" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="426" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="64" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="426" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="66" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="426" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="895"><net_src comp="550" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="900"><net_src comp="523" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="906"><net_src comp="466" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="64" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="907" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="66" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="925"><net_src comp="907" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="932"><net_src comp="916" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="937"><net_src comp="62" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="325" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="946"><net_src comp="466" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="952"><net_src comp="466" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="960"><net_src comp="953" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="64" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="953" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="66" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="971"><net_src comp="953" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="88" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="968" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="60" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="984"><net_src comp="62" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="437" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="64" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="437" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="66" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="437" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1018"><net_src comp="550" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1023"><net_src comp="546" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1032"><net_src comp="1025" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="64" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1025" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="66" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1043"><net_src comp="1025" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1049"><net_src comp="1034" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1054"><net_src comp="42" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1059"><net_src comp="62" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1063"><net_src comp="1060" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1067"><net_src comp="546" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1076"><net_src comp="1069" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="64" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="1069" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="66" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1087"><net_src comp="1069" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="1069" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1097"><net_src comp="102" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="1088" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="104" pin="0"/><net_sink comp="1092" pin=2"/></net>

<net id="1104"><net_src comp="1092" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1084" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="104" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1115"><net_src comp="42" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1120"><net_src comp="448" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="106" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="448" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="108" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1131"><net_src comp="448" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1136"><net_src comp="1128" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1140"><net_src comp="1132" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1150"><net_src comp="366" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1155"><net_src comp="466" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1161"><net_src comp="466" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1169"><net_src comp="1162" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="106" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1162" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="108" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1184"><net_src comp="114" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1185"><net_src comp="1162" pin="1"/><net_sink comp="1177" pin=4"/></net>

<net id="1186"><net_src comp="1177" pin="5"/><net_sink comp="470" pin=0"/></net>

<net id="1191"><net_src comp="1171" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1196"><net_src comp="62" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1200"><net_src comp="1197" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1204"><net_src comp="378" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1209"><net_src comp="466" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="1215"><net_src comp="466" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1223"><net_src comp="1216" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="64" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="1216" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="66" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1234"><net_src comp="1216" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="1216" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1244"><net_src comp="102" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="1235" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1246"><net_src comp="104" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1251"><net_src comp="1239" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1231" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1257"><net_src comp="104" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1262"><net_src comp="459" pin="4"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="106" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1268"><net_src comp="459" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="108" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1273"><net_src comp="459" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1278"><net_src comp="1270" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1282"><net_src comp="1274" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1291"><net_src comp="1288" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1295"><net_src comp="546" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1304"><net_src comp="1297" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="106" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="1297" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="108" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1315"><net_src comp="1297" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1321"><net_src comp="1306" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1325"><net_src comp="1322" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1329"><net_src comp="546" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="1334"><net_src comp="124" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1337"><net_src comp="1331" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1341"><net_src comp="128" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1344"><net_src comp="1338" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1348"><net_src comp="196" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1177" pin=3"/></net>

<net id="1353"><net_src comp="202" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="1177" pin=2"/></net>

<net id="1358"><net_src comp="208" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1366"><net_src comp="597" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1371"><net_src comp="603" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1376"><net_src comp="132" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1379"><net_src comp="1373" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1383"><net_src comp="136" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1386"><net_src comp="1380" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1393"><net_src comp="627" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1398"><net_src comp="214" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1403"><net_src comp="227" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1408"><net_src comp="221" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1413"><net_src comp="652" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1421"><net_src comp="239" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1426"><net_src comp="252" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1431"><net_src comp="140" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1434"><net_src comp="1428" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1438"><net_src comp="246" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1443"><net_src comp="698" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1451"><net_src comp="722" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1456"><net_src comp="728" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1461"><net_src comp="144" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1464"><net_src comp="1458" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1471"><net_src comp="747" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1476"><net_src comp="264" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1481"><net_src comp="234" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1486"><net_src comp="771" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1494"><net_src comp="272" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1499"><net_src comp="148" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1502"><net_src comp="1496" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1506"><net_src comp="152" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1509"><net_src comp="1503" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1513"><net_src comp="259" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1518"><net_src comp="815" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1526"><net_src comp="833" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1531"><net_src comp="843" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1536"><net_src comp="156" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1539"><net_src comp="1533" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1543"><net_src comp="160" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1546"><net_src comp="1540" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1553"><net_src comp="867" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1558"><net_src comp="280" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1563"><net_src comp="293" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1568"><net_src comp="287" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1573"><net_src comp="892" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1581"><net_src comp="305" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1586"><net_src comp="318" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1591"><net_src comp="164" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1594"><net_src comp="1588" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1598"><net_src comp="312" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1603"><net_src comp="938" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1611"><net_src comp="962" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1616"><net_src comp="972" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1621"><net_src comp="168" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1623"><net_src comp="1618" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1624"><net_src comp="1618" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1631"><net_src comp="991" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1636"><net_src comp="330" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1641"><net_src comp="1015" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1649"><net_src comp="338" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1654"><net_src comp="172" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1656"><net_src comp="1651" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1657"><net_src comp="1651" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1661"><net_src comp="176" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1663"><net_src comp="1658" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1664"><net_src comp="1658" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1668"><net_src comp="325" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1673"><net_src comp="1060" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1681"><net_src comp="1078" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1686"><net_src comp="1100" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1691"><net_src comp="180" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1693"><net_src comp="1688" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1694"><net_src comp="1688" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1698"><net_src comp="184" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1700"><net_src comp="1695" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1701"><net_src comp="1695" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1708"><net_src comp="1122" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1713"><net_src comp="346" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1718"><net_src comp="359" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1723"><net_src comp="353" pin="3"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1728"><net_src comp="1147" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1733"><net_src comp="1162" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1741"><net_src comp="1177" pin="5"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1746"><net_src comp="188" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1748"><net_src comp="1743" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1749"><net_src comp="1743" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1753"><net_src comp="371" pin="3"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1758"><net_src comp="1201" pin="1"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1766"><net_src comp="1225" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1771"><net_src comp="1247" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1776"><net_src comp="192" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1778"><net_src comp="1773" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1779"><net_src comp="1773" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1786"><net_src comp="1264" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1791"><net_src comp="384" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1796"><net_src comp="366" pin="3"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1801"><net_src comp="1288" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1809"><net_src comp="392" pin="3"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1814"><net_src comp="378" pin="3"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1819"><net_src comp="1322" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="479" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights1 | {11 65 }
	Port: weights2 | {105 158 }
	Port: weights3 | {196 249 }
	Port: biases1 | {28 93 }
	Port: biases2 | {121 186 }
	Port: biases3 | {212 277 }
 - Input state : 
	Port: update_weights.1 : weights1 | {7 8 49 50 }
	Port: update_weights.1 : weights2 | {99 100 142 143 }
	Port: update_weights.1 : weights3 | {192 193 233 234 }
	Port: update_weights.1 : d_weights1 | {3 4 }
	Port: update_weights.1 : d_weights2 | {95 96 }
	Port: update_weights.1 : d_weights3 | {188 189 }
	Port: update_weights.1 : biases1 | {24 25 77 78 }
	Port: update_weights.1 : biases2 | {117 118 170 171 }
	Port: update_weights.1 : biases3 | {208 209 261 262 }
	Port: update_weights.1 : d_biases1 | {20 21 }
	Port: update_weights.1 : d_biases2 | {113 114 }
	Port: update_weights.1 : p_read | {1 }
	Port: update_weights.1 : p_read1 | {1 }
	Port: update_weights.1 : p_read2 | {1 }
  - Chain level:
	State 1
		store_ln214 : 1
		store_ln213 : 1
	State 2
		icmp_ln219 : 1
		add_ln219 : 1
		br_ln219 : 2
		tmp_1 : 1
		store_ln213 : 1
		store_ln214 : 1
	State 3
		icmp_ln222 : 1
		add_ln222 : 1
		br_ln222 : 2
		zext_ln222 : 1
		add_ln224 : 2
		zext_ln224 : 3
		d_weights1_addr : 4
		d_weights1_load : 5
		weights1_addr : 4
	State 4
		mul4 : 1
	State 5
	State 6
	State 7
	State 8
		bitcast_ln224 : 1
		sub : 2
	State 9
	State 10
	State 11
		bitcast_ln224_1 : 1
		store_ln224 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
		norm_2 : 1
	State 17
	State 18
	State 19
		store_ln214 : 1
	State 20
		icmp_ln229 : 1
		add_ln229 : 1
		br_ln229 : 2
		zext_ln229 : 1
		d_biases1_addr : 2
		d_biases1_load : 3
		biases1_addr : 2
		store_ln213 : 2
		norm_1 : 1
		store_ln213 : 1
	State 21
		mul : 1
	State 22
	State 23
	State 24
	State 25
		bitcast_ln231 : 1
		sub1 : 2
	State 26
	State 27
	State 28
		bitcast_ln231_1 : 1
		store_ln231 : 2
	State 29
	State 30
	State 31
	State 32
	State 33
		bias_norm_2 : 1
	State 34
	State 35
	State 36
		store_ln214 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		icmp_ln239 : 1
		add_ln239 : 1
		br_ln239 : 2
		tmp_2 : 1
		bias_norm : 1
		store_ln213 : 1
	State 49
		icmp_ln242 : 1
		add_ln242 : 1
		br_ln242 : 2
		zext_ln242 : 1
		add_ln244 : 2
		zext_ln244 : 3
		weights1_addr_1 : 4
		weights1_load_1 : 5
	State 50
	State 51
		div : 1
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		store_ln244 : 1
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		icmp_ln248 : 1
		add_ln248 : 1
		br_ln248 : 2
		zext_ln248 : 1
		biases1_addr_1 : 2
		biases1_load_1 : 3
		store_ln213 : 2
		store_ln214 : 1
		store_ln213 : 1
	State 78
	State 79
		div1 : 1
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
		store_ln250 : 1
	State 94
		icmp_ln257 : 1
		add_ln257 : 1
		br_ln257 : 2
		empty : 1
		tmp_4 : 2
		store_ln213 : 1
		store_ln214 : 1
	State 95
		icmp_ln260 : 1
		add_ln260 : 1
		br_ln260 : 2
		zext_ln260 : 1
		add_ln262 : 2
		zext_ln262 : 3
		d_weights2_addr : 4
		d_weights2_load : 5
		weights2_addr : 4
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
		sub3 : 1
	State 102
	State 103
	State 104
	State 105
		store_ln262 : 1
	State 106
	State 107
	State 108
	State 109
		norm_5 : 1
	State 110
	State 111
	State 112
		store_ln214 : 1
	State 113
		icmp_ln267 : 1
		add_ln267 : 1
		br_ln267 : 2
		zext_ln267 : 1
		d_biases2_addr : 2
		d_biases2_load : 3
		biases2_addr : 2
		store_ln213 : 2
		norm_4 : 1
		store_ln213 : 1
	State 114
		mul3 : 1
	State 115
	State 116
	State 117
	State 118
		bitcast_ln269 : 1
		sub2 : 2
	State 119
	State 120
	State 121
		bitcast_ln269_1 : 1
		store_ln269 : 2
	State 122
	State 123
	State 124
	State 125
	State 126
		bias_norm_5 : 1
	State 127
	State 128
	State 129
		store_ln214 : 1
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
		icmp_ln277 : 1
		add_ln277 : 1
		br_ln277 : 2
		empty_46 : 1
		tmp_6 : 2
		bias_norm_3 : 1
		store_ln213 : 1
	State 142
		icmp_ln280 : 1
		add_ln280 : 1
		br_ln280 : 2
		zext_ln280 : 1
		add_ln282 : 2
		zext_ln282 : 3
		weights2_addr_1 : 4
		weights2_load_1 : 5
	State 143
	State 144
		div3 : 1
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
		store_ln282 : 1
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
		icmp_ln286 : 1
		add_ln286 : 1
		br_ln286 : 2
		zext_ln286 : 1
		biases2_addr_1 : 2
		biases2_load_1 : 3
		store_ln213 : 2
		store_ln214 : 1
		store_ln213 : 1
	State 171
	State 172
		div2 : 1
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
		store_ln288 : 1
	State 187
		icmp_ln295 : 1
		add_ln295 : 1
		br_ln295 : 2
		zext_ln295 : 1
		empty_47 : 1
		p_shl : 2
		empty_48 : 3
		store_ln213 : 1
		store_ln214 : 1
	State 188
		icmp_ln298 : 1
		add_ln298 : 1
		br_ln298 : 2
		zext_ln298 : 1
		add_ln300 : 2
		zext_ln300 : 3
		d_weights3_addr : 4
		d_weights3_load : 5
		weights3_addr : 4
	State 189
		mul10 : 1
	State 190
	State 191
	State 192
	State 193
		bitcast_ln300 : 1
		sub5 : 2
	State 194
	State 195
	State 196
		bitcast_ln300_1 : 1
		store_ln300 : 2
	State 197
	State 198
	State 199
	State 200
	State 201
		norm_8 : 1
	State 202
	State 203
	State 204
		store_ln214 : 1
	State 205
		icmp_ln305 : 1
		add_ln305 : 1
		br_ln305 : 2
		tmp : 1
		mul8 : 2
		store_ln213 : 2
		norm_7 : 1
		store_ln213 : 1
	State 206
	State 207
	State 208
		biases3_addr : 1
		biases3_load : 2
	State 209
		bitcast_ln307 : 1
		sub4 : 2
	State 210
	State 211
	State 212
		bitcast_ln307_1 : 1
		store_ln307 : 2
	State 213
	State 214
	State 215
	State 216
	State 217
		bias_norm_8 : 1
	State 218
	State 219
	State 220
		store_ln214 : 1
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
		icmp_ln315 : 1
		add_ln315 : 1
		br_ln315 : 2
		zext_ln315 : 1
		empty_49 : 1
		p_shl1 : 2
		empty_50 : 3
		bias_norm_6 : 1
		store_ln213 : 1
	State 233
		icmp_ln318 : 1
		add_ln318 : 1
		br_ln318 : 2
		zext_ln318 : 1
		add_ln320 : 2
		zext_ln320 : 3
		weights3_addr_1 : 4
		weights3_load_1 : 5
	State 234
	State 235
		div5 : 1
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
		store_ln320 : 1
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
		icmp_ln324 : 1
		add_ln324 : 1
		br_ln324 : 2
		zext_ln324 : 1
		biases3_addr_1 : 2
		biases3_load_1 : 3
		store_ln213 : 2
	State 262
	State 263
		div4 : 1
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
		store_ln326 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_466      |    3    |   430   |   708   |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_470      |    8    |   275   |   108   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln219_fu_597   |    0    |    0    |    12   |
|          |   add_ln222_fu_627   |    0    |    0    |    14   |
|          |   add_ln224_fu_637   |    0    |    0    |    17   |
|          |   add_ln229_fu_676   |    0    |    0    |    14   |
|          |   add_ln239_fu_722   |    0    |    0    |    12   |
|          |   add_ln242_fu_747   |    0    |    0    |    14   |
|          |   add_ln244_fu_757   |    0    |    0    |    17   |
|          |   add_ln248_fu_789   |    0    |    0    |    14   |
|          |   add_ln257_fu_833   |    0    |    0    |    14   |
|          |   add_ln260_fu_867   |    0    |    0    |    14   |
|          |   add_ln262_fu_877   |    0    |    0    |    19   |
|    add   |   add_ln267_fu_916   |    0    |    0    |    14   |
|          |   add_ln277_fu_962   |    0    |    0    |    14   |
|          |   add_ln280_fu_991   |    0    |    0    |    14   |
|          |   add_ln282_fu_1001  |    0    |    0    |    19   |
|          |   add_ln286_fu_1034  |    0    |    0    |    14   |
|          |   add_ln295_fu_1078  |    0    |    0    |    14   |
|          |   add_ln298_fu_1122  |    0    |    0    |    9    |
|          |   add_ln300_fu_1132  |    0    |    0    |    15   |
|          |   add_ln305_fu_1171  |    0    |    0    |    9    |
|          |   add_ln315_fu_1225  |    0    |    0    |    14   |
|          |   add_ln318_fu_1264  |    0    |    0    |    9    |
|          |   add_ln320_fu_1274  |    0    |    0    |    15   |
|          |   add_ln324_fu_1306  |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln219_fu_591  |    0    |    0    |    12   |
|          |   icmp_ln222_fu_621  |    0    |    0    |    14   |
|          |   icmp_ln229_fu_670  |    0    |    0    |    14   |
|          |   icmp_ln239_fu_716  |    0    |    0    |    12   |
|          |   icmp_ln242_fu_741  |    0    |    0    |    14   |
|          |   icmp_ln248_fu_783  |    0    |    0    |    14   |
|          |   icmp_ln257_fu_827  |    0    |    0    |    14   |
|          |   icmp_ln260_fu_861  |    0    |    0    |    14   |
|   icmp   |   icmp_ln267_fu_910  |    0    |    0    |    14   |
|          |   icmp_ln277_fu_956  |    0    |    0    |    14   |
|          |   icmp_ln280_fu_985  |    0    |    0    |    14   |
|          |  icmp_ln286_fu_1028  |    0    |    0    |    14   |
|          |  icmp_ln295_fu_1072  |    0    |    0    |    14   |
|          |  icmp_ln298_fu_1116  |    0    |    0    |    9    |
|          |  icmp_ln305_fu_1165  |    0    |    0    |    9    |
|          |  icmp_ln315_fu_1219  |    0    |    0    |    14   |
|          |  icmp_ln318_fu_1258  |    0    |    0    |    9    |
|          |  icmp_ln324_fu_1300  |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    sub   |   empty_48_fu_1100   |    0    |    0    |    15   |
|          |   empty_50_fu_1247   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_1177     |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          | p_read_1_read_fu_196 |    0    |    0    |    0    |
|   read   | p_read_2_read_fu_202 |    0    |    0    |    0    |
|          | p_read_3_read_fu_208 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   ddiv   |      grp_fu_479      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   dsqrt  |      grp_fu_483      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_603     |    0    |    0    |    0    |
|          |     tmp_2_fu_728     |    0    |    0    |    0    |
|bitconcatenate|     tmp_4_fu_843     |    0    |    0    |    0    |
|          |     tmp_6_fu_972     |    0    |    0    |    0    |
|          |     p_shl_fu_1092    |    0    |    0    |    0    |
|          |    p_shl1_fu_1239    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln222_fu_633  |    0    |    0    |    0    |
|          |   zext_ln224_fu_642  |    0    |    0    |    0    |
|          |   zext_ln229_fu_682  |    0    |    0    |    0    |
|          |   zext_ln242_fu_753  |    0    |    0    |    0    |
|          |   zext_ln244_fu_762  |    0    |    0    |    0    |
|          |   zext_ln248_fu_795  |    0    |    0    |    0    |
|          |   zext_ln260_fu_873  |    0    |    0    |    0    |
|          |   zext_ln262_fu_882  |    0    |    0    |    0    |
|          |   zext_ln267_fu_922  |    0    |    0    |    0    |
|   zext   |   zext_ln280_fu_997  |    0    |    0    |    0    |
|          |  zext_ln282_fu_1006  |    0    |    0    |    0    |
|          |  zext_ln286_fu_1040  |    0    |    0    |    0    |
|          |  zext_ln295_fu_1084  |    0    |    0    |    0    |
|          |  zext_ln298_fu_1128  |    0    |    0    |    0    |
|          |  zext_ln300_fu_1137  |    0    |    0    |    0    |
|          |  zext_ln305_fu_1197  |    0    |    0    |    0    |
|          |  zext_ln315_fu_1231  |    0    |    0    |    0    |
|          |  zext_ln318_fu_1270  |    0    |    0    |    0    |
|          |  zext_ln320_fu_1279  |    0    |    0    |    0    |
|          |  zext_ln324_fu_1312  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     empty_fu_839     |    0    |    0    |    0    |
|   trunc  |    empty_46_fu_968   |    0    |    0    |    0    |
|          |   empty_47_fu_1088   |    0    |    0    |    0    |
|          |   empty_49_fu_1235   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    11   |   705   |   1418  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln219_reg_1363   |    4   |
|   add_ln222_reg_1390   |    7   |
|   add_ln239_reg_1448   |    4   |
|   add_ln242_reg_1468   |    7   |
|   add_ln257_reg_1523   |    7   |
|   add_ln260_reg_1550   |    7   |
|   add_ln277_reg_1608   |    7   |
|   add_ln280_reg_1628   |    7   |
|   add_ln295_reg_1678   |    7   |
|   add_ln298_reg_1705   |    2   |
|   add_ln315_reg_1763   |    7   |
|   add_ln318_reg_1783   |    2   |
|  bias_norm_1_reg_1373  |   64   |
|  bias_norm_4_reg_1533  |   64   |
|  bias_norm_7_reg_1688  |   64   |
| biases1_addr_1_reg_1491|    6   |
|  biases1_addr_reg_1423 |    6   |
| biases1_load_1_reg_1510|   64   |
| biases2_addr_1_reg_1646|    6   |
|  biases2_addr_reg_1583 |    6   |
| biases2_load_1_reg_1665|   64   |
| biases3_addr_1_reg_1806|    2   |
|  biases3_addr_reg_1750 |    2   |
| biases3_load_1_reg_1811|   64   |
| bitcast_ln224_reg_1410 |   64   |
| bitcast_ln231_reg_1440 |   64   |
| bitcast_ln244_reg_1483 |   64   |
| bitcast_ln250_reg_1515 |   64   |
| bitcast_ln262_reg_1570 |   64   |
| bitcast_ln269_reg_1600 |   64   |
| bitcast_ln282_reg_1638 |   64   |
| bitcast_ln288_reg_1670 |   64   |
| bitcast_ln300_reg_1725 |   64   |
| bitcast_ln307_reg_1755 |   64   |
| bitcast_ln320_reg_1798 |   64   |
| bitcast_ln326_reg_1816 |   64   |
| d_biases1_addr_reg_1418|    6   |
| d_biases1_load_reg_1435|   64   |
| d_biases2_addr_reg_1578|    6   |
| d_biases2_load_reg_1595|   64   |
|d_weights1_addr_reg_1395|   10   |
|d_weights1_load_reg_1405|   64   |
|d_weights2_addr_reg_1555|   12   |
|d_weights2_load_reg_1565|   64   |
|d_weights3_addr_reg_1710|    8   |
|d_weights3_load_reg_1720|   64   |
|    empty_48_reg_1683   |    8   |
|    empty_50_reg_1768   |    8   |
|      i_10_reg_1743     |    7   |
|      i_11_reg_1773     |    2   |
|      i_1_reg_1380      |    7   |
|      i_21_reg_1730     |    2   |
|      i_2_reg_1428      |    4   |
|      i_3_reg_1458      |    7   |
|      i_4_reg_1496      |    7   |
|      i_5_reg_1540      |    7   |
|      i_6_reg_1588      |    7   |
|      i_7_reg_1618      |    7   |
|      i_8_reg_1651      |    7   |
|      i_9_reg_1695      |    2   |
|       i_reg_1331       |    4   |
|       j_1_reg_411      |    7   |
|       j_2_reg_422      |    7   |
|       j_3_reg_433      |    7   |
|       j_4_reg_444      |    2   |
|       j_5_reg_455      |    2   |
|        j_reg_400       |    7   |
|     norm_3_reg_1503    |   64   |
|     norm_6_reg_1658    |   64   |
|      norm_reg_1338     |   64   |
|    p_read_1_reg_1345   |   64   |
|    p_read_2_reg_1350   |   64   |
|    p_read_3_reg_1355   |   64   |
|         reg_518        |   64   |
|         reg_523        |   64   |
|         reg_529        |   64   |
|         reg_535        |   64   |
|         reg_541        |   64   |
|         reg_546        |   64   |
|         reg_550        |   64   |
|         reg_554        |   64   |
|         reg_560        |   64   |
|         reg_566        |   64   |
|         reg_572        |   64   |
|     tmp_1_reg_1368     |   10   |
|     tmp_2_reg_1453     |   10   |
|     tmp_4_reg_1528     |   12   |
|     tmp_6_reg_1613     |   12   |
|      tmp_reg_1738      |   64   |
|weights1_addr_1_reg_1473|   10   |
| weights1_addr_reg_1400 |   10   |
|weights1_load_1_reg_1478|   64   |
|weights2_addr_1_reg_1633|   12   |
| weights2_addr_reg_1560 |   12   |
|weights3_addr_1_reg_1788|    8   |
| weights3_addr_reg_1715 |    8   |
|weights3_load_1_reg_1793|   64   |
+------------------------+--------+
|          Total         |  3112  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_221 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_234 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_234 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_246 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_259 |  p0  |   3  |   6  |   18   ||    14   |
| grp_access_fu_259 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_287 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_300 |  p0  |   3  |  12  |   36   ||    14   |
| grp_access_fu_300 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_312 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_325 |  p0  |   3  |   6  |   18   ||    14   |
| grp_access_fu_325 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_353 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_366 |  p0  |   3  |   8  |   24   ||    14   |
| grp_access_fu_366 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_378 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_378 |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_466    |  p0  |  24  |  64  |  1536  ||   118   |
|     grp_fu_470    |  p0  |  12  |  64  |   768  ||    65   |
|     grp_fu_470    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_479    |  p0  |  12  |  64  |   768  ||    65   |
|     grp_fu_483    |  p1  |  12  |  64  |   768  ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  4954  || 9.78642 ||   511   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   705  |  1418  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   511  |
|  Register |    -   |    -   |  3112  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    9   |  3817  |  1929  |
+-----------+--------+--------+--------+--------+
