$date
	Sun Jan 19 16:54:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_ckt $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10
1!
1'
0&
0%
0$
0#
0"
#20
0'
1%
#30
0%
1$
#40
1%
#50
1'
0%
0$
1#
#60
0'
1%
#70
0%
1$
#80
1%
#90
1'
0%
0$
0#
1"
#100
0'
1%
#110
0%
1$
#120
1%
#130
0!
1'
1&
0%
0$
1#
#140
1!
0'
1%
#150
0%
1$
#160
1%
#170
