Generating HDL for page 45.20.02.1 CONS CYCLE CTRL MATRYX Y1+Y2-ACC at 10/27/2020 5:36:12 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_45_20_02_1_CONS_CYCLE_CTRL_MATRYX_Y1_Y2_ACC_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 5B
Found combinatorial loop (need D FF) at output of gate at 4B
Found combinatorial loop (need D FF) at output of gate at 2B
Found combinatorial loop (need D FF) at output of gate at 1B
Found combinatorial loop (need D FF) at output of gate at 5C
Found combinatorial loop (need D FF) at output of gate at 2E
Found combinatorial loop (need D FF) at output of gate at 1E
Processing extension from block at 2A (Database ID=276762) to 2B (Database ID=276764)
Copied connection to extension input pin R to master block at 2A
Copied connection to extension input pin K to master block at 2A
Copied connection to extension input pin L to master block at 2A
Copied connection to extension input pin Q to master block at 2A
Copied connection to extension input pin H to master block at 2A
Copied connection from extension output pin B to master block at 2A
Copied mapped pin A from extension 2B to master block at 2A
Copied mapped pin B from extension 2B to master block at 2A
Copied mapped pin D from extension 2B to master block at 2A
Copied mapped pin E from extension 2B to master block at 2A
Copied mapped pin F from extension 2B to master block at 2A
Copied mapped pin H from extension 2B to master block at 2A
Moved connection from extension 2B pin B to be from master at 2A
Processing extension from block at 2D (Database ID=276769) to 2E (Database ID=276771)
Copied connection to extension input pin K to master block at 2D
Copied connection to extension input pin R to master block at 2D
Copied connection to extension input pin L to master block at 2D
Copied connection to extension input pin Q to master block at 2D
Copied connection to extension input pin H to master block at 2D
Copied connection from extension output pin B to master block at 2D
Copied mapped pin A from extension 2E to master block at 2D
Copied mapped pin B from extension 2E to master block at 2D
Copied mapped pin D from extension 2E to master block at 2D
Copied mapped pin E from extension 2E to master block at 2D
Copied mapped pin F from extension 2E to master block at 2D
Copied mapped pin H from extension 2E to master block at 2D
Moved connection from extension 2E pin B to be from master at 2D
Removed 5 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1E to ignored block(s) or identical signal names
Generating Statement for block at 2A with output pin(s) of OUT_2A_P, OUT_2A_B
	and inputs of OUT_1E_C,OUT_1E_C,PS_CONS_MX_Y_DRIVE_1,PS_CONS_MX_ADDR_DRIVE,OUT_4B_C,PS_SET_CONS_MX_Y3_POS,PS_CONS_MX_Y_DRIVE_1,PS_CONS_MX_ADDR_DRIVE,MS_CONS_MX_Y_DC_RESET
	and logic function of Trigger
Generating Statement for block at 1A with output pin(s) of OUT_1A_D
	and inputs of OUT_2A_P
	and logic function of NAND
Generating Statement for block at 5B with *latched* output pin(s) of OUT_5B_NoPin_Latch
	and inputs of OUT_1B_D,PS_ALTER_ROUTINE,PS_CONS_MX_X6_POS
	and logic function of NAND
Generating Statement for block at 4B with *latched* output pin(s) of OUT_4B_C_Latch, OUT_4B_C_Latch
	and inputs of OUT_5B_NoPin,OUT_5C_NoPin
	and logic function of NAND
Generating Statement for block at 1B with *latched* output pin(s) of OUT_1B_D_Latch, OUT_1B_D_Latch, OUT_1B_D_Latch
	and inputs of OUT_2A_B
	and logic function of NOT
Generating Statement for block at 5C with *latched* output pin(s) of OUT_5C_NoPin_Latch
	and inputs of OUT_1B_D,PS_CONS_MX_X1A_POS
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_P, OUT_2D_B
	and inputs of OUT_4E_D,PS_CONS_MX_Y_DRIVE_1,OUT_1E_C,OUT_1E_C,PS_CONS_MX_Y_DRIVE_1,PS_CONS_MX_ADDR_DRIVE,MS_CONS_MX_Y_DC_RESET
	and logic function of Trigger
Generating Statement for block at 1D with output pin(s) of OUT_1D_C
	and inputs of OUT_2D_P
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_NoPin
	and inputs of PS_CONS_MX_Y6_POS,MS_ADDRESS_SET_COMPLETE,MS_DISPLAY_ADDR_COMPLETE
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_D
	and inputs of OUT_5E_NoPin
	and logic function of NAND
Generating Statement for block at 1E with *latched* output pin(s) of OUT_1E_C_Latch, OUT_1E_C_Latch, OUT_1E_C_Latch, OUT_1E_C_Latch, OUT_1E_C_Latch
	and inputs of OUT_2D_B
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal MS_CONS_MX_Y2_POS
	from gate output OUT_1A_D
Generating output sheet edge signal assignment to 
	signal PS_RESET_CONS_MX_Y2_POS
	from gate output OUT_4B_C
Generating output sheet edge signal assignment to 
	signal PS_CONS_MX_Y2_POS
	from gate output OUT_1B_D
Generating output sheet edge signal assignment to 
	signal MS_CONS_MX_Y1_POS
	from gate output OUT_1D_C
Generating output sheet edge signal assignment to 
	signal PS_CONS_MX_Y1_POS
	from gate output OUT_1E_C
Generating D Flip Flop for block at 5B
Generating D Flip Flop for block at 4B
Generating D Flip Flop for block at 1B
Generating D Flip Flop for block at 5C
Generating D Flip Flop for block at 1E
