

Run edifparser ...

{C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt/edifparser} {C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev} {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//quadgen.edf} {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist}  -p"TQ144"  {-c} --devicename  iCE40HX1K

Lattice Semiconductor Corporation  Edif Parser

Release:        2020.12.27943

Build Date:     Dec  9 2020 17:30:22



Parsing edif file: C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//quadgen.edf...

start to read sdc/scf file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//quadgen.scf

sdc_reader OK C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//quadgen.scf

Stored edif netlist at C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist\oadb-top...



write Timing Constraint to C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/Temp/sbt_temp.sdc



EDIF Parser succeeded

Top module is: top



EDF Parser run-time: 0 (sec)





Run sbtplacer ...

{C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt/sbtplacer} --des-lib {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top}  --outdir {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/placer} --device-file {C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev} --package {TQ144} --lib-file {C:/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib}  --sdc-file {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/Temp/sbt_temp.sdc} --out-sdc-file {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/placer/top_pl.sdc} --deviceMarketName {iCE40HX1K}

Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top --outdir C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/placer --device-file C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev --package TQ144 --lib-file C:/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib --sdc-file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/Temp/sbt_temp.sdc --out-sdc-file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/placer/top_pl.sdc --deviceMarketName iCE40HX1K

Lattice Semiconductor Corporation  Placer

Release:        2020.12.27943

Build Date:     Dec  9 2020 17:55:52



I2004: Option and Settings Summary

=============================================================

Device file          - C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev

Package              - TQ144

Design database      - C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top

SDC file             - C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/Temp/sbt_temp.sdc

Output directory     - C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/placer

Timing library       - C:/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib

Effort level         - std



I2050: Starting reading inputs for placer

=============================================================

I2100: Reading design library: C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top/BFPGA_DESIGN_ep

I2065: Reading device file : C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev

I2051: Reading of inputs for placer completed successfully



I2053: Starting placement of the design

=============================================================



Input Design Statistics

    Number of LUTs      	:	15

    Number of DFFs      	:	4

    Number of DFFs packed to IO	:	0

    Number of Carrys    	:	3

    Number of RAMs      	:	0

    Number of ROMs      	:	0

    Number of IOs       	:	14

    Number of GBIOs     	:	1

    Number of GBs       	:	0

    Number of WarmBoot  	:	0

    Number of PLLs      	:	0





Phase 1

I2077: Start design legalization



Design Legalization Statistics

    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0

    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0

    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0

    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0

    Number of feedthru LUTs inserted to legalize global signals    	:	0

    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1

    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0

    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0

    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0

    Total LUTs inserted                                            	:	0

    Total CARRYs inserted                                          	:	1





I2078: Design legalization is completed successfully

I2088: Phase 1, elapsed time : 0.0 (sec)





Phase 2

I2088: Phase 2, elapsed time : 0.0 (sec)



Phase 3



Design Statistics after Packing

    Number of LUTs      	:	15

    Number of DFFs      	:	0

    Number of DFFs packed to IO	:	4

    Number of Carrys    	:	4



Device Utilization Summary after Packing

    Sequential LogicCells

        LUT and DFF      	:	0

        LUT, DFF and CARRY	:	0

    Combinational LogicCells

        Only LUT         	:	12

        CARRY Only       	:	1

        LUT with CARRY   	:	3

    LogicCells                  :	16/1280

    PLBs                        :	3/160

    BRAMs                       :	0/16

    IOs and GBIOs               :	15/96

    PLLs                        :	0/1





I2088: Phase 3, elapsed time : 0.2 (sec)



Phase 4

I2088: Phase 4, elapsed time : 0.1 (sec)



Phase 5

I2088: Phase 5, elapsed time : 0.0 (sec)



Phase 6

I2088: Phase 6, elapsed time : 0.2 (sec)



Final Design Statistics

    Number of LUTs      	:	15

    Number of DFFs      	:	0

    Number of DFFs packed to IO	:	4

    Number of Carrys    	:	4

    Number of RAMs      	:	0

    Number of ROMs      	:	0

    Number of IOs       	:	14

    Number of GBIOs     	:	1

    Number of GBs       	:	0

    Number of WarmBoot  	:	0

    Number of PLLs      	:	0



Device Utilization Summary

    LogicCells                  :	16/1280

    PLBs                        :	3/160

    BRAMs                       :	0/16

    IOs and GBIOs               :	15/96

    PLLs                        :	0/1





I2054: Placement of design completed successfully



I2076: Placer run-time: 0.7 sec.



W2659: No Constrained paths were found. The placer will run in non-timing driven mode.



Run packer ...

{C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt/packer} {C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev} {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top} --outdir  {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/packer} --package {TQ144} --basename quadgen   --src_sdc_file {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/placer/top_pl.sdc} --dst_sdc_file {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_pk.sdc} --translator {C:/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl}   --devicename {iCE40HX1K} 

Lattice Semiconductor Corporation  Packer

Release:        2020.12.27943

Build Date:     Dec  9 2020 17:32:13



Begin Packing...

initializing finish

Total HPWL cost is 51

used logic cells: 16

Translating sdc file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/placer/top_pl.sdc...

Translated sdc file is C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_pk.sdc

Packer succeeded



Packer run-time: 0 (sec)



Ignore not existing derating file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1/pr_1_Impl/pr_1_init.tcl



Run sbrouter ...

{C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt/sbrouter} {C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev} {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top} {C:/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib} {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_pk.sdc}  --outdir {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/router}  --sdf_file  {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.sdf}   --pin_permutation

SJRouter....

Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top C:/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_pk.sdc --outdir C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/router --sdf_file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.sdf --pin_permutation 

Lattice Semiconductor Corporation  Router

Release:        2020.12.27943

Build Date:     Dec  9 2020 17:44:15



I1203: Reading Design top

Read design time: 0

I1202: Reading Architecture of device iCE40HX1K

Read device time: 1

I1209: Started routing

I1223: Total Nets : 30 

I1212: Iteration  1 :    15 unrouted : 0 seconds

I1212: Iteration  2 :     0 unrouted : 0 seconds

I1215: Routing is successful

Routing time: 1

I1206: Completed routing

I1204: Writing Design top

Lib Closed

I1210: Writing routes

I1218: Exiting the router

I1224: Router run-time : 2 seconds





Run bitmap ...

{C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt/bitmap}  {C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev} --design {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top} --outdir {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/bitmap} --device_name {iCE40HX1K} --package {TQ144}    --low_power on --init_ram on --init_ram_bank 1111 --warm_boot on --frequency low 

Lattice Semiconductor Corporation  Bit Stream Generator

Release:        2020.12.27943

Build Date:     Dec  9 2020 18:17:40



Bit Stream File Size: 257720 (251K 696 Bits)

Bit Stream Generator succeeded



Bitmap run-time: 0 (sec)





Run netlister ...

{C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt/netlister} --device {C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev} --view rt --lib {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top} --verilog {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.v} --vhdl {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.vhd} --in-sdc-file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_pk.sdc --out-sdc-file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.sdc --splitio

Lattice Semiconductor Corporation  Verilog & VHDL Netlister

Release:        2020.12.27943

Build Date:     Dec  9 2020 18:18:39



Generating Verilog & VHDL netlist files ...

Writing C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.v

Writing C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.vhd

Netlister succeeded.



Netlister run-time: 0 (sec)





Run sbtimer ...

{C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt/sbtimer} --des-lib {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top} --lib-file {C:/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib} --sdc-file  {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.sdc} --sdf-file {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.sdf}  --report-file  {C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/router/top_timing.rpt} --device-file {C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev}  --timing-summary

Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/netlist/oadb-top --lib-file C:/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX1K.lib --sdc-file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.sdc --sdf-file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//top_sbt.sdf --report-file C:/Users/iTXS/FPGA/quadgen/quadgen_Implmnt/pr_1//sbt/outputs/router/top_timing.rpt --device-file C:/lscc/iCEcube2.2020.12/sbt_backend/devices\ICE40P01.dev --timing-summary

Lattice Semiconductor Corporation  Timer

Release:        2020.12.27943

Build Date:     Dec  9 2020 17:41:47



Timer run-time: 1 seconds



