
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Sun May 15 17:38:18 2022

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "../../DFT/$top_module.svf"
Error: Invalid SVF, contents ignored (FM-339)
0
######################### Reference Container ############################
## Read Reference technology libraries
set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
## Read Reference Design Files
read_verilog -container Ref "/home/IC/Projects/System/RTL/ALU/ALU.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/ALU/ALU.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/data_sync/data_sync.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/data_sync/data_sync.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/RegFile/RegFile.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/RegFile/RegFile.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_RX/RTL/data_sampling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/data_sampling.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_RX/RTL/deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/deserializer.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_RX/RTL/edge_bit_counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/edge_bit_counter.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_RX/RTL/par_chk.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/par_chk.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_RX/RTL/stp_chk.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/stp_chk.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_RX/RTL/strt_chk.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/strt_chk.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_RX/RTL/UART_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/UART_RX.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_TX/RTL/mux.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/mux.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_TX/RTL/parity_calc.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/parity_calc.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_TX/RTL/Serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/Serializer.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_TX/RTL/UART_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/UART_TX.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART_TX/RTL/uart_tx_fsm.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/uart_tx_fsm.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/UART/UART.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART.v'
1
read_verilog -container Ref "/home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP_dft.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP_dft.v'
1
## set the top Reference Design 
set_reference_design $top_module
Reference design set to 'Ref:/WORK/SYS_TOP'
1
set_top $top_module
Setting top design to 'Ref:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design RST_SYNC   ...  
Status:   Elaborating design data_sync   ...  
Status:   Elaborating design ClkDiv   ...  
Status:   Elaborating design UART   ...  
Status:   Elaborating design UART_TX   ...  
Status:   Elaborating design uart_tx_fsm   ...  
Status:   Elaborating design Serializer   ...  
Status:   Elaborating design mux   ...  
Status:   Elaborating design parity_calc   ...  
Status:   Elaborating design UART_RX   ...  
Status:   Elaborating design uart_rx_fsm  DATA_WIDTH=8 ...  
Information: Created design named 'uart_rx_fsm_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design edge_bit_counter   ...  
Status:   Elaborating design data_sampling   ...  
Status:   Elaborating design deserializer  DATA_WIDTH=8 ...  
Information: Created design named 'deserializer_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design strt_chk   ...  
Status:   Elaborating design par_chk  DATA_WIDTH=8 ...  
Information: Created design named 'par_chk_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design stp_chk   ...  
Status:   Elaborating design SYS_CTRL   ...  
Status:   Elaborating design CTRL_RX   ...  
Status:   Elaborating design CTRL_TX   ...  
Status:   Elaborating design RegFile   ...  
Status:   Elaborating design ALU   ...  
Status:   Elaborating design CLK_GATE   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/SYS_TOP'
Reference design set to 'Ref:/WORK/SYS_TOP'
1
######################## Implementation Container #########################
## Read Implementation technology libraries
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
## Read Implementation Design Files
read_verilog -container Imp -netlist "../../DFT/netlists/$top_module.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.v'
1
## set the top Implementation Design
set_implementation_design $top_module
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top $top_module
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
############################### Don't verify #################################
# do not verify scan in & scan out ports as a compare point as it is existed only after synthesis and not existed in the RTL
#scan in
set_dont_verify_points -type port Ref:/WORK/*/*SCAN_IN*[*]
Set don't verify point 'Ref:/WORK/SYS_TOP/SCAN_IN[0]'
Set don't verify point 'Ref:/WORK/SYS_TOP/SCAN_IN[1]'
Set don't verify point 'Ref:/WORK/SYS_TOP/SCAN_IN[2]'
1
set_dont_verify_points -type port Imp:/WORK/*/*SCAN_IN*[*]
Set don't verify point 'Imp:/WORK/SYS_TOP/SCAN_IN[0]'
Set don't verify point 'Imp:/WORK/SYS_TOP/SCAN_IN[1]'
Set don't verify point 'Imp:/WORK/SYS_TOP/SCAN_IN[2]'
1
#scan_out
set_dont_verify_points -type port Ref:/WORK/*/*SCAN_OUT*[*]
Set don't verify point 'Ref:/WORK/SYS_TOP/SCAN_OUT[0]'
Set don't verify point 'Ref:/WORK/SYS_TOP/SCAN_OUT[1]'
Set don't verify point 'Ref:/WORK/SYS_TOP/SCAN_OUT[2]'
1
set_dont_verify_points -type port Imp:/WORK/*/*SCAN_OUT*[*]
Set don't verify point 'Imp:/WORK/SYS_TOP/SCAN_OUT[0]'
Set don't verify point 'Imp:/WORK/SYS_TOP/SCAN_OUT[1]'
Set don't verify point 'Imp:/WORK/SYS_TOP/SCAN_OUT[2]'
1
############################### constants #####################################
# all atpg enable(test_mode, scan_enable) are zero during formal compare
#test_mode
set_constant Ref:/WORK/SYS_TOP/TEST_MODE 0
Set 'Ref:/WORK/SYS_TOP/TEST_MODE' to constant 0
1
set_constant Imp:/WORK/SYS_TOP/TEST_MODE 0
Set 'Imp:/WORK/SYS_TOP/TEST_MODE' to constant 0
1
#scan_enable
set_constant Ref:/WORK/*/SCAN_EN 0
Set 'Ref:/WORK/SYS_TOP/SCAN_EN' to constant 0
1
set_constant Imp:/WORK/*/SCAN_EN 0
Set 'Imp:/WORK/SYS_TOP/SCAN_EN' to constant 0
1
########################### matching Compare points ##########################
match
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 4 (12) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Matching...
    
*********************************** Matching Results ***********************************    
 274 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 5 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 4(0) Unmatched reference(implementation) unread points    
****************************************************************************************

1
################################# verify #####################################
set successful [verify]
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 274 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 5 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 4(0) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 274 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       1     272       1     274
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Don't verify                 0       0       0       0       3       0       0       3
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose dft_fm_script.tcl
1
1
fm_shell (verify)> 