# MIPS32-Based-Pipelined-Processor-with-Hazard-Control.
Implemented 32-bit MIPS Architecture with a simple Arithmetic Logic Unit (ALU) and Control Unit in Verilog.Designed a Hazard Unit to take care of any potential hazards and wrote test benches to test the pipeline architecture.
