# A-pipelined-RISC-32-bit-processor-implemented-in-verilog