
SmartHome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cfb4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ca4  0800d148  0800d148  0000e148  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ddec  0800ddec  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ddec  0800ddec  0000edec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ddf4  0800ddf4  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ddf4  0800ddf4  0000edf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ddf8  0800ddf8  0000edf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ddfc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020b4  200001d8  0800dfd4  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000228c  0800dfd4  0000f28c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021199  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046b1  00000000  00000000  000303a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d30  00000000  00000000  00034a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016b0  00000000  00000000  00036788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000708f  00000000  00000000  00037e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002171f  00000000  00000000  0003eec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dadbd  00000000  00000000  000605e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013b3a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d38  00000000  00000000  0013b3e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00144120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d12c 	.word	0x0800d12c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800d12c 	.word	0x0800d12c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_ldivmod>:
 8000ba8:	b97b      	cbnz	r3, 8000bca <__aeabi_ldivmod+0x22>
 8000baa:	b972      	cbnz	r2, 8000bca <__aeabi_ldivmod+0x22>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bfbe      	ittt	lt
 8000bb0:	2000      	movlt	r0, #0
 8000bb2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bb6:	e006      	blt.n	8000bc6 <__aeabi_ldivmod+0x1e>
 8000bb8:	bf08      	it	eq
 8000bba:	2800      	cmpeq	r0, #0
 8000bbc:	bf1c      	itt	ne
 8000bbe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc6:	f000 b9d3 	b.w	8000f70 <__aeabi_idiv0>
 8000bca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	db09      	blt.n	8000bea <__aeabi_ldivmod+0x42>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db1a      	blt.n	8000c10 <__aeabi_ldivmod+0x68>
 8000bda:	f000 f84d 	bl	8000c78 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4770      	bx	lr
 8000bea:	4240      	negs	r0, r0
 8000bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db1b      	blt.n	8000c2c <__aeabi_ldivmod+0x84>
 8000bf4:	f000 f840 	bl	8000c78 <__udivmoddi4>
 8000bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c00:	b004      	add	sp, #16
 8000c02:	4240      	negs	r0, r0
 8000c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f82f 	bl	8000c78 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	4770      	bx	lr
 8000c2c:	4252      	negs	r2, r2
 8000c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c32:	f000 f821 	bl	8000c78 <__udivmoddi4>
 8000c36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3e:	b004      	add	sp, #16
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000f7c:	2305      	movs	r3, #5
 8000f7e:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f001 fad9 	bl	800253c <null_ptr_check>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d133      	bne.n	8000ffe <bme280_init+0x8a>
		while (try_count) {
 8000f96:	e028      	b.n	8000fea <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f98:	f107 010d 	add.w	r1, r7, #13
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	20d0      	movs	r0, #208	@ 0xd0
 8000fa2:	f000 f832 	bl	800100a <bme280_get_regs>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d114      	bne.n	8000fdc <bme280_init+0x68>
 8000fb2:	7b7b      	ldrb	r3, [r7, #13]
 8000fb4:	2b60      	cmp	r3, #96	@ 0x60
 8000fb6:	d111      	bne.n	8000fdc <bme280_init+0x68>
				dev->chip_id = chip_id;
 8000fb8:	7b7a      	ldrb	r2, [r7, #13]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f000 f978 	bl	80012b4 <bme280_soft_reset>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8000fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d110      	bne.n	8000ff2 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f001 f91b 	bl	800220c <get_calib_data>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000fda:	e00a      	b.n	8000ff2 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	4798      	blx	r3
			--try_count;
 8000fe4:	7bbb      	ldrb	r3, [r7, #14]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8000fea:	7bbb      	ldrb	r3, [r7, #14]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1d3      	bne.n	8000f98 <bme280_init+0x24>
 8000ff0:	e000      	b.n	8000ff4 <bme280_init+0x80>
				break;
 8000ff2:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8000ff4:	7bbb      	ldrb	r3, [r7, #14]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d101      	bne.n	8000ffe <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000ffa:	23fe      	movs	r3, #254	@ 0xfe
 8000ffc:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 800100a:	b590      	push	{r4, r7, lr}
 800100c:	b087      	sub	sp, #28
 800100e:	af00      	add	r7, sp, #0
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]
 8001018:	4613      	mov	r3, r2
 800101a:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f001 fa8d 	bl	800253c <null_ptr_check>
 8001022:	4603      	mov	r3, r0
 8001024:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001026:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d117      	bne.n	800105e <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	789b      	ldrb	r3, [r3, #2]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d003      	beq.n	800103e <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800103c:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685c      	ldr	r4, [r3, #4]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	7858      	ldrb	r0, [r3, #1]
 8001046:	89bb      	ldrh	r3, [r7, #12]
 8001048:	7bf9      	ldrb	r1, [r7, #15]
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	47a0      	blx	r4
 800104e:	4603      	mov	r3, r0
 8001050:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8001052:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 800105a:	23fc      	movs	r3, #252	@ 0xfc
 800105c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800105e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001062:	4618      	mov	r0, r3
 8001064:	371c      	adds	r7, #28
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}

0800106a <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 800106a:	b590      	push	{r4, r7, lr}
 800106c:	b08d      	sub	sp, #52	@ 0x34
 800106e:	af00      	add	r7, sp, #0
 8001070:	60f8      	str	r0, [r7, #12]
 8001072:	60b9      	str	r1, [r7, #8]
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	4613      	mov	r3, r2
 8001078:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	2b0a      	cmp	r3, #10
 800107e:	d901      	bls.n	8001084 <bme280_set_regs+0x1a>
		len = 10;
 8001080:	230a      	movs	r3, #10
 8001082:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001084:	6838      	ldr	r0, [r7, #0]
 8001086:	f001 fa59 	bl	800253c <null_ptr_check>
 800108a:	4603      	mov	r3, r0
 800108c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8001090:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001094:	2b00      	cmp	r3, #0
 8001096:	d156      	bne.n	8001146 <bme280_set_regs+0xdc>
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d053      	beq.n	8001146 <bme280_set_regs+0xdc>
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d050      	beq.n	8001146 <bme280_set_regs+0xdc>
		if (len != 0) {
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d049      	beq.n	800113e <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d01a      	beq.n	80010ee <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80010be:	e011      	b.n	80010e4 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80010c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	4413      	add	r3, r2
 80010c8:	781a      	ldrb	r2, [r3, #0]
 80010ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80010ce:	68f9      	ldr	r1, [r7, #12]
 80010d0:	440b      	add	r3, r1
 80010d2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80010d6:	b2d2      	uxtb	r2, r2
 80010d8:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80010de:	3301      	adds	r3, #1
 80010e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80010e4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d3e8      	bcc.n	80010c0 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d90d      	bls.n	8001110 <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f107 0114 	add.w	r1, r7, #20
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	68f8      	ldr	r0, [r7, #12]
 80010fe:	f001 f8c9 	bl	8002294 <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	b29b      	uxth	r3, r3
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	b29b      	uxth	r3, r3
 800110a:	3b01      	subs	r3, #1
 800110c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800110e:	e001      	b.n	8001114 <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	689c      	ldr	r4, [r3, #8]
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	7858      	ldrb	r0, [r3, #1]
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	7819      	ldrb	r1, [r3, #0]
 8001120:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001122:	f107 0214 	add.w	r2, r7, #20
 8001126:	47a0      	blx	r4
 8001128:	4603      	mov	r3, r0
 800112a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 800112e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00b      	beq.n	800114e <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 8001136:	23fc      	movs	r3, #252	@ 0xfc
 8001138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 800113c:	e007      	b.n	800114e <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 800113e:	23fd      	movs	r3, #253	@ 0xfd
 8001140:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 8001144:	e003      	b.n	800114e <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001146:	23ff      	movs	r3, #255	@ 0xff
 8001148:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800114c:	e000      	b.n	8001150 <bme280_set_regs+0xe6>
		if (len != 0) {
 800114e:	bf00      	nop
	}


	return rslt;
 8001150:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001154:	4618      	mov	r0, r3
 8001156:	3734      	adds	r7, #52	@ 0x34
 8001158:	46bd      	mov	sp, r7
 800115a:	bd90      	pop	{r4, r7, pc}

0800115c <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001168:	6838      	ldr	r0, [r7, #0]
 800116a:	f001 f9e7 	bl	800253c <null_ptr_check>
 800116e:	4603      	mov	r3, r0
 8001170:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d13f      	bne.n	80011fa <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 800117a:	f107 030e 	add.w	r3, r7, #14
 800117e:	6839      	ldr	r1, [r7, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f000 f874 	bl	800126e <bme280_get_sensor_mode>
 8001186:	4603      	mov	r3, r0
 8001188:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 800118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d107      	bne.n	80011a2 <bme280_set_sensor_settings+0x46>
 8001192:	7bbb      	ldrb	r3, [r7, #14]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d004      	beq.n	80011a2 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8001198:	6838      	ldr	r0, [r7, #0]
 800119a:	f000 fb3b 	bl	8001814 <put_device_to_sleep>
 800119e:	4603      	mov	r3, r0
 80011a0:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 80011a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d127      	bne.n	80011fa <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	4619      	mov	r1, r3
 80011ae:	2007      	movs	r0, #7
 80011b0:	f001 f9a8 	bl	8002504 <are_settings_changed>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d009      	beq.n	80011ce <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 f973 	bl	80014b0 <set_osr_settings>
 80011ca:	4603      	mov	r3, r0
 80011cc:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80011ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d111      	bne.n	80011fa <bme280_set_sensor_settings+0x9e>
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4619      	mov	r1, r3
 80011da:	2018      	movs	r0, #24
 80011dc:	f001 f992 	bl	8002504 <are_settings_changed>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d009      	beq.n	80011fa <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 f9fa 	bl	80015ea <set_filter_standby_settings>
 80011f6:	4603      	mov	r3, r0
 80011f8:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b084      	sub	sp, #16
 800120a:	af00      	add	r7, sp, #0
 800120c:	4603      	mov	r3, r0
 800120e:	6039      	str	r1, [r7, #0]
 8001210:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001212:	6838      	ldr	r0, [r7, #0]
 8001214:	f001 f992 	bl	800253c <null_ptr_check>
 8001218:	4603      	mov	r3, r0
 800121a:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800121c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d11e      	bne.n	8001262 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001224:	f107 030e 	add.w	r3, r7, #14
 8001228:	6839      	ldr	r1, [r7, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f81f 	bl	800126e <bme280_get_sensor_mode>
 8001230:	4603      	mov	r3, r0
 8001232:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d107      	bne.n	800124c <bme280_set_sensor_mode+0x46>
 800123c:	7bbb      	ldrb	r3, [r7, #14]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d004      	beq.n	800124c <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 8001242:	6838      	ldr	r0, [r7, #0]
 8001244:	f000 fae6 	bl	8001814 <put_device_to_sleep>
 8001248:	4603      	mov	r3, r0
 800124a:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 800124c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d106      	bne.n	8001262 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	6839      	ldr	r1, [r7, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f000 faa8 	bl	80017ae <write_power_mode>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001262:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b084      	sub	sp, #16
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001278:	6838      	ldr	r0, [r7, #0]
 800127a:	f001 f95f 	bl	800253c <null_ptr_check>
 800127e:	4603      	mov	r3, r0
 8001280:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8001282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d10e      	bne.n	80012a8 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	2201      	movs	r2, #1
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	20f4      	movs	r0, #244	@ 0xf4
 8001292:	f7ff feba 	bl	800100a <bme280_get_regs>
 8001296:	4603      	mov	r3, r0
 8001298:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	f003 0303 	and.w	r3, r3, #3
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 80012a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 80012bc:	23e0      	movs	r3, #224	@ 0xe0
 80012be:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 80012c0:	23b6      	movs	r3, #182	@ 0xb6
 80012c2:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f001 f939 	bl	800253c <null_ptr_check>
 80012ca:	4603      	mov	r3, r0
 80012cc:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d10d      	bne.n	80012f2 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80012d6:	f107 010d 	add.w	r1, r7, #13
 80012da:	f107 000e 	add.w	r0, r7, #14
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	f7ff fec2 	bl	800106a <bme280_set_regs>
 80012e6:	4603      	mov	r3, r0
 80012e8:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	2002      	movs	r0, #2
 80012f0:	4798      	blx	r3
	}

	return rslt;
 80012f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b08a      	sub	sp, #40	@ 0x28
 8001302:	af00      	add	r7, sp, #0
 8001304:	4603      	mov	r3, r0
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
	struct bme280_uncomp_data uncomp_data = {0};
 8001316:	f107 0310 	add.w	r3, r7, #16
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f001 f90a 	bl	800253c <null_ptr_check>
 8001328:	4603      	mov	r3, r0
 800132a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 800132e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001332:	2b00      	cmp	r3, #0
 8001334:	d124      	bne.n	8001380 <bme280_get_sensor_data+0x82>
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d021      	beq.n	8001380 <bme280_get_sensor_data+0x82>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 800133c:	f107 011c 	add.w	r1, r7, #28
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2208      	movs	r2, #8
 8001344:	20f7      	movs	r0, #247	@ 0xf7
 8001346:	f7ff fe60 	bl	800100a <bme280_get_regs>
 800134a:	4603      	mov	r3, r0
 800134c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME280_OK) {
 8001350:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001354:	2b00      	cmp	r3, #0
 8001356:	d116      	bne.n	8001386 <bme280_get_sensor_data+0x88>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001358:	f107 0210 	add.w	r2, r7, #16
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	4611      	mov	r1, r2
 8001362:	4618      	mov	r0, r3
 8001364:	f000 f815 	bl	8001392 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3310      	adds	r3, #16
 800136c:	f107 0110 	add.w	r1, r7, #16
 8001370:	7bf8      	ldrb	r0, [r7, #15]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	f000 f853 	bl	800141e <bme280_compensate_data>
 8001378:	4603      	mov	r3, r0
 800137a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 800137e:	e002      	b.n	8001386 <bme280_get_sensor_data+0x88>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001380:	23ff      	movs	r3, #255	@ 0xff
 8001382:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 8001386:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800138a:	4618      	mov	r0, r3
 800138c:	3728      	adds	r7, #40	@ 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8001392:	b480      	push	{r7}
 8001394:	b087      	sub	sp, #28
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	031b      	lsls	r3, r3, #12
 80013a2:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3301      	adds	r3, #1
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	011b      	lsls	r3, r3, #4
 80013ac:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3302      	adds	r3, #2
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	091b      	lsrs	r3, r3, #4
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80013ba:	697a      	ldr	r2, [r7, #20]
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	431a      	orrs	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	431a      	orrs	r2, r3
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3303      	adds	r3, #3
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	031b      	lsls	r3, r3, #12
 80013d0:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	3304      	adds	r3, #4
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	011b      	lsls	r3, r3, #4
 80013da:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3305      	adds	r3, #5
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	091b      	lsrs	r3, r3, #4
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	431a      	orrs	r2, r3
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	431a      	orrs	r2, r3
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3306      	adds	r3, #6
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	021b      	lsls	r3, r3, #8
 80013fe:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3307      	adds	r3, #7
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8001408:	697a      	ldr	r2, [r7, #20]
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	431a      	orrs	r2, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	609a      	str	r2, [r3, #8]
}
 8001412:	bf00      	nop
 8001414:	371c      	adds	r7, #28
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b086      	sub	sp, #24
 8001422:	af00      	add	r7, sp, #0
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
 8001428:	603b      	str	r3, [r7, #0]
 800142a:	4603      	mov	r3, r0
 800142c:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d033      	beq.n	80014a0 <bme280_compensate_data+0x82>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d030      	beq.n	80014a0 <bme280_compensate_data+0x82>
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d02d      	beq.n	80014a0 <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	f003 0307 	and.w	r3, r3, #7
 800145c:	2b00      	cmp	r3, #0
 800145e:	d006      	beq.n	800146e <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8001460:	6839      	ldr	r1, [r7, #0]
 8001462:	68b8      	ldr	r0, [r7, #8]
 8001464:	f000 fa24 	bl	80018b0 <compensate_temperature>
 8001468:	4602      	mov	r2, r0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 800146e:	7bfb      	ldrb	r3, [r7, #15]
 8001470:	f003 0301 	and.w	r3, r3, #1
 8001474:	2b00      	cmp	r3, #0
 8001476:	d006      	beq.n	8001486 <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8001478:	6839      	ldr	r1, [r7, #0]
 800147a:	68b8      	ldr	r0, [r7, #8]
 800147c:	f000 fa7a 	bl	8001974 <compensate_pressure>
 8001480:	4602      	mov	r2, r0
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 8001486:	7bfb      	ldrb	r3, [r7, #15]
 8001488:	f003 0304 	and.w	r3, r3, #4
 800148c:	2b00      	cmp	r3, #0
 800148e:	d009      	beq.n	80014a4 <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8001490:	6839      	ldr	r1, [r7, #0]
 8001492:	68b8      	ldr	r0, [r7, #8]
 8001494:	f000 fe0e 	bl	80020b4 <compensate_humidity>
 8001498:	4602      	mov	r2, r0
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 800149e:	e001      	b.n	80014a4 <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80014a0:	23ff      	movs	r3, #255	@ 0xff
 80014a2:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80014a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3718      	adds	r7, #24
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
 80014bc:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80014be:	2301      	movs	r3, #1
 80014c0:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d005      	beq.n	80014d8 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 80014cc:	6879      	ldr	r1, [r7, #4]
 80014ce:	68b8      	ldr	r0, [r7, #8]
 80014d0:	f000 f815 	bl	80014fe <set_osr_humidity_settings>
 80014d4:	4603      	mov	r3, r0
 80014d6:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	f003 0303 	and.w	r3, r3, #3
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d007      	beq.n	80014f2 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 80014e2:	7bfb      	ldrb	r3, [r7, #15]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	68b9      	ldr	r1, [r7, #8]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 f842 	bl	8001572 <set_osr_press_temp_settings>
 80014ee:	4603      	mov	r3, r0
 80014f0:	75fb      	strb	r3, [r7, #23]

	return rslt;
 80014f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3718      	adds	r7, #24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b084      	sub	sp, #16
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8001508:	23f2      	movs	r3, #242	@ 0xf2
 800150a:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	789b      	ldrb	r3, [r3, #2]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	b2db      	uxtb	r3, r3
 8001516:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001518:	f107 010e 	add.w	r1, r7, #14
 800151c:	f107 000c 	add.w	r0, r7, #12
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2201      	movs	r2, #1
 8001524:	f7ff fda1 	bl	800106a <bme280_set_regs>
 8001528:	4603      	mov	r3, r0
 800152a:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 800152c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d118      	bne.n	8001566 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8001534:	23f4      	movs	r3, #244	@ 0xf4
 8001536:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001538:	7b38      	ldrb	r0, [r7, #12]
 800153a:	f107 010d 	add.w	r1, r7, #13
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2201      	movs	r2, #1
 8001542:	f7ff fd62 	bl	800100a <bme280_get_regs>
 8001546:	4603      	mov	r3, r0
 8001548:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 800154a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d109      	bne.n	8001566 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001552:	f107 010d 	add.w	r1, r7, #13
 8001556:	f107 000c 	add.w	r0, r7, #12
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	2201      	movs	r2, #1
 800155e:	f7ff fd84 	bl	800106a <bme280_set_regs>
 8001562:	4603      	mov	r3, r0
 8001564:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001566:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8001580:	23f4      	movs	r3, #244	@ 0xf4
 8001582:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001584:	7db8      	ldrb	r0, [r7, #22]
 8001586:	f107 0115 	add.w	r1, r7, #21
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2201      	movs	r2, #1
 800158e:	f7ff fd3c 	bl	800100a <bme280_get_regs>
 8001592:	4603      	mov	r3, r0
 8001594:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001596:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d11f      	bne.n	80015de <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d005      	beq.n	80015b4 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80015a8:	f107 0315 	add.w	r3, r7, #21
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 f890 	bl	80016d4 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d005      	beq.n	80015ca <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80015be:	f107 0315 	add.w	r3, r7, #21
 80015c2:	68b9      	ldr	r1, [r7, #8]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 f8a3 	bl	8001710 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80015ca:	f107 0115 	add.w	r1, r7, #21
 80015ce:	f107 0016 	add.w	r0, r7, #22
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f7ff fd48 	bl	800106a <bme280_set_regs>
 80015da:	4603      	mov	r3, r0
 80015dc:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3718      	adds	r7, #24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b086      	sub	sp, #24
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4603      	mov	r3, r0
 80015f2:	60b9      	str	r1, [r7, #8]
 80015f4:	607a      	str	r2, [r7, #4]
 80015f6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 80015f8:	23f5      	movs	r3, #245	@ 0xf5
 80015fa:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80015fc:	7db8      	ldrb	r0, [r7, #22]
 80015fe:	f107 0115 	add.w	r1, r7, #21
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2201      	movs	r2, #1
 8001606:	f7ff fd00 	bl	800100a <bme280_get_regs>
 800160a:	4603      	mov	r3, r0
 800160c:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 800160e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d11f      	bne.n	8001656 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	f003 0308 	and.w	r3, r3, #8
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8001620:	f107 0315 	add.w	r3, r7, #21
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f81b 	bl	8001662 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	f003 0310 	and.w	r3, r3, #16
 8001632:	2b00      	cmp	r3, #0
 8001634:	d005      	beq.n	8001642 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001636:	f107 0315 	add.w	r3, r7, #21
 800163a:	68b9      	ldr	r1, [r7, #8]
 800163c:	4618      	mov	r0, r3
 800163e:	f000 f82e 	bl	800169e <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001642:	f107 0115 	add.w	r1, r7, #21
 8001646:	f107 0016 	add.w	r0, r7, #22
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2201      	movs	r2, #1
 800164e:	f7ff fd0c 	bl	800106a <bme280_set_regs>
 8001652:	4603      	mov	r3, r0
 8001654:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001656:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800165a:	4618      	mov	r0, r3
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b25b      	sxtb	r3, r3
 8001672:	f023 031c 	bic.w	r3, r3, #28
 8001676:	b25a      	sxtb	r2, r3
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	78db      	ldrb	r3, [r3, #3]
 800167c:	b25b      	sxtb	r3, r3
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	b25b      	sxtb	r3, r3
 8001682:	f003 031c 	and.w	r3, r3, #28
 8001686:	b25b      	sxtb	r3, r3
 8001688:	4313      	orrs	r3, r2
 800168a:	b25b      	sxtb	r3, r3
 800168c:	b2da      	uxtb	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	701a      	strb	r2, [r3, #0]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800169e:	b480      	push	{r7}
 80016a0:	b083      	sub	sp, #12
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	b25b      	sxtb	r3, r3
 80016ae:	f003 031f 	and.w	r3, r3, #31
 80016b2:	b25a      	sxtb	r2, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	791b      	ldrb	r3, [r3, #4]
 80016b8:	b25b      	sxtb	r3, r3
 80016ba:	015b      	lsls	r3, r3, #5
 80016bc:	b25b      	sxtb	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b25b      	sxtb	r3, r3
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	701a      	strb	r2, [r3, #0]
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	b25b      	sxtb	r3, r3
 80016e4:	f023 031c 	bic.w	r3, r3, #28
 80016e8:	b25a      	sxtb	r2, r3
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	b25b      	sxtb	r3, r3
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	f003 031c 	and.w	r3, r3, #28
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	4313      	orrs	r3, r2
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	701a      	strb	r2, [r3, #0]
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	b25b      	sxtb	r3, r3
 8001720:	f003 031f 	and.w	r3, r3, #31
 8001724:	b25a      	sxtb	r2, r3
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	785b      	ldrb	r3, [r3, #1]
 800172a:	b25b      	sxtb	r3, r3
 800172c:	015b      	lsls	r3, r3, #5
 800172e:	b25b      	sxtb	r3, r3
 8001730:	4313      	orrs	r3, r2
 8001732:	b25b      	sxtb	r3, r3
 8001734:	b2da      	uxtb	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	701a      	strb	r2, [r3, #0]
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8001746:	b480      	push	{r7}
 8001748:	b083      	sub	sp, #12
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
 800174e:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	f003 0307 	and.w	r3, r3, #7
 8001758:	b2da      	uxtb	r2, r3
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3302      	adds	r3, #2
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	109b      	asrs	r3, r3, #2
 8001766:	b2db      	uxtb	r3, r3
 8001768:	f003 0307 	and.w	r3, r3, #7
 800176c:	b2da      	uxtb	r2, r3
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3302      	adds	r3, #2
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	095b      	lsrs	r3, r3, #5
 800177a:	b2da      	uxtb	r2, r3
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3303      	adds	r3, #3
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	109b      	asrs	r3, r3, #2
 8001788:	b2db      	uxtb	r3, r3
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	b2da      	uxtb	r2, r3
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3303      	adds	r3, #3
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	b2da      	uxtb	r2, r3
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	711a      	strb	r2, [r3, #4]
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b084      	sub	sp, #16
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	6039      	str	r1, [r7, #0]
 80017b8:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80017ba:	23f4      	movs	r3, #244	@ 0xf4
 80017bc:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80017be:	7bb8      	ldrb	r0, [r7, #14]
 80017c0:	f107 010d 	add.w	r1, r7, #13
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f7ff fc1f 	bl	800100a <bme280_get_regs>
 80017cc:	4603      	mov	r3, r0
 80017ce:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80017d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d117      	bne.n	8001808 <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80017d8:	7b7b      	ldrb	r3, [r7, #13]
 80017da:	b25b      	sxtb	r3, r3
 80017dc:	f023 0303 	bic.w	r3, r3, #3
 80017e0:	b25a      	sxtb	r2, r3
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80017f4:	f107 010d 	add.w	r1, r7, #13
 80017f8:	f107 000e 	add.w	r0, r7, #14
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	2201      	movs	r2, #1
 8001800:	f7ff fc33 	bl	800106a <bme280_set_regs>
 8001804:	4603      	mov	r3, r0
 8001806:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001808:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800181c:	f107 0110 	add.w	r1, r7, #16
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2204      	movs	r2, #4
 8001824:	20f2      	movs	r0, #242	@ 0xf2
 8001826:	f7ff fbf0 	bl	800100a <bme280_get_regs>
 800182a:	4603      	mov	r3, r0
 800182c:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 800182e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d118      	bne.n	8001868 <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8001836:	f107 0208 	add.w	r2, r7, #8
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	4611      	mov	r1, r2
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff80 	bl	8001746 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff fd34 	bl	80012b4 <bme280_soft_reset>
 800184c:	4603      	mov	r3, r0
 800184e:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001850:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d107      	bne.n	8001868 <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	4618      	mov	r0, r3
 8001860:	f000 f808 	bl	8001874 <reload_device_settings>
 8001864:	4603      	mov	r3, r0
 8001866:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001868:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	201f      	movs	r0, #31
 8001884:	f7ff fe14 	bl	80014b0 <set_osr_settings>
 8001888:	4603      	mov	r3, r0
 800188a:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 800188c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d106      	bne.n	80018a2 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	201f      	movs	r0, #31
 800189a:	f7ff fea6 	bl	80015ea <set_filter_standby_settings>
 800189e:	4603      	mov	r3, r0
 80018a0:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80018a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b089      	sub	sp, #36	@ 0x24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 80018ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001970 <compensate_temperature+0xc0>)
 80018bc:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 80018be:	f242 1334 	movw	r3, #8500	@ 0x2134
 80018c2:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	08db      	lsrs	r3, r3, #3
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	8812      	ldrh	r2, [r2, #0]
 80018ce:	0052      	lsls	r2, r2, #1
 80018d0:	1a9b      	subs	r3, r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018da:	461a      	mov	r2, r3
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	fb02 f303 	mul.w	r3, r2, r3
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	da01      	bge.n	80018ea <compensate_temperature+0x3a>
 80018e6:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80018ea:	12db      	asrs	r3, r3, #11
 80018ec:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	091b      	lsrs	r3, r3, #4
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	8812      	ldrh	r2, [r2, #0]
 80018f8:	1a9b      	subs	r3, r3, r2
 80018fa:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	fb03 f303 	mul.w	r3, r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	da01      	bge.n	800190a <compensate_temperature+0x5a>
 8001906:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800190a:	131b      	asrs	r3, r3, #12
 800190c:	461a      	mov	r2, r3
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001914:	fb02 f303 	mul.w	r3, r2, r3
 8001918:	2b00      	cmp	r3, #0
 800191a:	da02      	bge.n	8001922 <compensate_temperature+0x72>
 800191c:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001920:	333f      	adds	r3, #63	@ 0x3f
 8001922:	139b      	asrs	r3, r3, #14
 8001924:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	441a      	add	r2, r3
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	625a      	str	r2, [r3, #36]	@ 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001934:	4613      	mov	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	3380      	adds	r3, #128	@ 0x80
 800193c:	2b00      	cmp	r3, #0
 800193e:	da00      	bge.n	8001942 <compensate_temperature+0x92>
 8001940:	33ff      	adds	r3, #255	@ 0xff
 8001942:	121b      	asrs	r3, r3, #8
 8001944:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 8001946:	69fa      	ldr	r2, [r7, #28]
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	429a      	cmp	r2, r3
 800194c:	da02      	bge.n	8001954 <compensate_temperature+0xa4>
		temperature = temperature_min;
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	61fb      	str	r3, [r7, #28]
 8001952:	e005      	b.n	8001960 <compensate_temperature+0xb0>
	else if (temperature > temperature_max)
 8001954:	69fa      	ldr	r2, [r7, #28]
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	429a      	cmp	r2, r3
 800195a:	dd01      	ble.n	8001960 <compensate_temperature+0xb0>
		temperature = temperature_max;
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	61fb      	str	r3, [r7, #28]

	return temperature;
 8001960:	69fb      	ldr	r3, [r7, #28]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3724      	adds	r7, #36	@ 0x24
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	fffff060 	.word	0xfffff060

08001974 <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001974:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001978:	b0e8      	sub	sp, #416	@ 0x1a0
 800197a:	af00      	add	r7, sp, #0
 800197c:	f8c7 016c 	str.w	r0, [r7, #364]	@ 0x16c
 8001980:	f8c7 1168 	str.w	r1, [r7, #360]	@ 0x168
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 8001984:	4bbf      	ldr	r3, [pc, #764]	@ (8001c84 <compensate_pressure+0x310>)
 8001986:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
	uint32_t pressure_max = 11000000;
 800198a:	4bbf      	ldr	r3, [pc, #764]	@ (8001c88 <compensate_pressure+0x314>)
 800198c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 8001990:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001996:	17da      	asrs	r2, r3, #31
 8001998:	4698      	mov	r8, r3
 800199a:	4691      	mov	r9, r2
 800199c:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 80019a0:	f149 3bff 	adc.w	fp, r9, #4294967295
 80019a4:	e9c7 ab62 	strd	sl, fp, [r7, #392]	@ 0x188
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 80019a8:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80019ac:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80019b0:	fb03 f102 	mul.w	r1, r3, r2
 80019b4:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80019b8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80019bc:	fb02 f303 	mul.w	r3, r2, r3
 80019c0:	18ca      	adds	r2, r1, r3
 80019c2:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80019c6:	fba3 4503 	umull	r4, r5, r3, r3
 80019ca:	1953      	adds	r3, r2, r5
 80019cc:	461d      	mov	r5, r3
 80019ce:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80019d2:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80019d6:	b21b      	sxth	r3, r3
 80019d8:	17da      	asrs	r2, r3, #31
 80019da:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80019de:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80019e2:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 80019e6:	4603      	mov	r3, r0
 80019e8:	fb03 f205 	mul.w	r2, r3, r5
 80019ec:	460b      	mov	r3, r1
 80019ee:	fb04 f303 	mul.w	r3, r4, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	4602      	mov	r2, r0
 80019f6:	fba4 1202 	umull	r1, r2, r4, r2
 80019fa:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 80019fe:	460a      	mov	r2, r1
 8001a00:	f8c7 2120 	str.w	r2, [r7, #288]	@ 0x120
 8001a04:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001a08:	4413      	add	r3, r2
 8001a0a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001a0e:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	@ 0x120
 8001a12:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
 8001a16:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8001a1a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001a1e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	17da      	asrs	r2, r3, #31
 8001a26:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001a2a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001a2e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001a32:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 8001a36:	462a      	mov	r2, r5
 8001a38:	fb02 f203 	mul.w	r2, r2, r3
 8001a3c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001a40:	4621      	mov	r1, r4
 8001a42:	fb01 f303 	mul.w	r3, r1, r3
 8001a46:	441a      	add	r2, r3
 8001a48:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	fba3 1301 	umull	r1, r3, r3, r1
 8001a52:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001a56:	460b      	mov	r3, r1
 8001a58:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001a5c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001a60:	18d3      	adds	r3, r2, r3
 8001a62:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001a66:	f04f 0000 	mov.w	r0, #0
 8001a6a:	f04f 0100 	mov.w	r1, #0
 8001a6e:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8001a72:	462b      	mov	r3, r5
 8001a74:	0459      	lsls	r1, r3, #17
 8001a76:	4623      	mov	r3, r4
 8001a78:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001a7c:	4623      	mov	r3, r4
 8001a7e:	0458      	lsls	r0, r3, #17
 8001a80:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001a84:	1814      	adds	r4, r2, r0
 8001a86:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001a8a:	414b      	adcs	r3, r1
 8001a8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001a90:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001a94:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001a98:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001a9c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	17da      	asrs	r2, r3, #31
 8001aa4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001aa8:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001aac:	f04f 0000 	mov.w	r0, #0
 8001ab0:	f04f 0100 	mov.w	r1, #0
 8001ab4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ab8:	00d9      	lsls	r1, r3, #3
 8001aba:	2000      	movs	r0, #0
 8001abc:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001ac0:	1814      	adds	r4, r2, r0
 8001ac2:	f8c7 4098 	str.w	r4, [r7, #152]	@ 0x98
 8001ac6:	414b      	adcs	r3, r1
 8001ac8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001acc:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 8001ad0:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8001ad4:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001ad8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001adc:	fb03 f102 	mul.w	r1, r3, r2
 8001ae0:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001ae4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001ae8:	fb02 f303 	mul.w	r3, r2, r3
 8001aec:	18ca      	adds	r2, r1, r3
 8001aee:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001af2:	fba3 1303 	umull	r1, r3, r3, r3
 8001af6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001afa:	460b      	mov	r3, r1
 8001afc:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001b00:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001b04:	18d3      	adds	r3, r2, r3
 8001b06:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001b0a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001b0e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b12:	b21b      	sxth	r3, r3
 8001b14:	17da      	asrs	r2, r3, #31
 8001b16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001b1a:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001b1e:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	@ 0x158
 8001b22:	462b      	mov	r3, r5
 8001b24:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8001b28:	4642      	mov	r2, r8
 8001b2a:	fb02 f203 	mul.w	r2, r2, r3
 8001b2e:	464b      	mov	r3, r9
 8001b30:	4621      	mov	r1, r4
 8001b32:	fb01 f303 	mul.w	r3, r1, r3
 8001b36:	4413      	add	r3, r2
 8001b38:	4622      	mov	r2, r4
 8001b3a:	4641      	mov	r1, r8
 8001b3c:	fba2 1201 	umull	r1, r2, r2, r1
 8001b40:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8001b44:	460a      	mov	r2, r1
 8001b46:	f8c7 2150 	str.w	r2, [r7, #336]	@ 0x150
 8001b4a:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8001b4e:	4413      	add	r3, r2
 8001b50:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001b54:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	da09      	bge.n	8001b70 <compensate_pressure+0x1fc>
 8001b5c:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001b60:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8001b64:	f143 0300 	adc.w	r3, r3, #0
 8001b68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001b6c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001b70:	f04f 0000 	mov.w	r0, #0
 8001b74:	f04f 0100 	mov.w	r1, #0
 8001b78:	0a10      	lsrs	r0, r2, #8
 8001b7a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b7e:	1219      	asrs	r1, r3, #8
 8001b80:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001b84:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b88:	b21b      	sxth	r3, r3
 8001b8a:	17da      	asrs	r2, r3, #31
 8001b8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001b90:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8001b94:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b98:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001b9c:	464a      	mov	r2, r9
 8001b9e:	fb02 f203 	mul.w	r2, r2, r3
 8001ba2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001ba6:	4644      	mov	r4, r8
 8001ba8:	fb04 f303 	mul.w	r3, r4, r3
 8001bac:	441a      	add	r2, r3
 8001bae:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001bb2:	4644      	mov	r4, r8
 8001bb4:	fba3 4304 	umull	r4, r3, r3, r4
 8001bb8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001bbc:	4623      	mov	r3, r4
 8001bbe:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8001bc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001bc6:	18d3      	adds	r3, r2, r3
 8001bc8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	f04f 0300 	mov.w	r3, #0
 8001bd4:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 8001bd8:	464c      	mov	r4, r9
 8001bda:	0323      	lsls	r3, r4, #12
 8001bdc:	4644      	mov	r4, r8
 8001bde:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001be2:	4644      	mov	r4, r8
 8001be4:	0322      	lsls	r2, r4, #12
 8001be6:	1884      	adds	r4, r0, r2
 8001be8:	f8c7 4088 	str.w	r4, [r7, #136]	@ 0x88
 8001bec:	eb41 0303 	adc.w	r3, r1, r3
 8001bf0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001bf4:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	@ 0x88
 8001bf8:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var3 = ((int64_t)1) * 140737488355328;
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c04:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001c08:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 8001c0c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001c10:	1884      	adds	r4, r0, r2
 8001c12:	f8c7 40f0 	str.w	r4, [r7, #240]	@ 0xf0
 8001c16:	eb41 0303 	adc.w	r3, r1, r3
 8001c1a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001c1e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001c22:	88db      	ldrh	r3, [r3, #6]
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	2200      	movs	r2, #0
 8001c28:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001c2c:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001c30:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001c34:	462b      	mov	r3, r5
 8001c36:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001c3a:	4642      	mov	r2, r8
 8001c3c:	fb02 f203 	mul.w	r2, r2, r3
 8001c40:	464b      	mov	r3, r9
 8001c42:	4621      	mov	r1, r4
 8001c44:	fb01 f303 	mul.w	r3, r1, r3
 8001c48:	4413      	add	r3, r2
 8001c4a:	4622      	mov	r2, r4
 8001c4c:	4641      	mov	r1, r8
 8001c4e:	fba2 1201 	umull	r1, r2, r2, r1
 8001c52:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 8001c56:	460a      	mov	r2, r1
 8001c58:	f8c7 2140 	str.w	r2, [r7, #320]	@ 0x140
 8001c5c:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001c60:	4413      	add	r3, r2
 8001c62:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001c66:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	da0e      	bge.n	8001c8c <compensate_pressure+0x318>
 8001c6e:	1e51      	subs	r1, r2, #1
 8001c70:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001c74:	f143 0301 	adc.w	r3, r3, #1
 8001c78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001c7c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001c80:	e004      	b.n	8001c8c <compensate_pressure+0x318>
 8001c82:	bf00      	nop
 8001c84:	002dc6c0 	.word	0x002dc6c0
 8001c88:	00a7d8c0 	.word	0x00a7d8c0
 8001c8c:	f04f 0000 	mov.w	r0, #0
 8001c90:	f04f 0100 	mov.w	r1, #0
 8001c94:	1058      	asrs	r0, r3, #1
 8001c96:	17d9      	asrs	r1, r3, #31
 8001c98:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001c9c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	f000 81f8 	beq.w	8002096 <compensate_pressure+0x722>
		var4 = 1048576 - uncomp_data->pressure;
 8001ca6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001cb4:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001cb6:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8001cba:	e9c7 345c 	strd	r3, r4, [r7, #368]	@ 0x170
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001cbe:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001cc2:	f04f 0000 	mov.w	r0, #0
 8001cc6:	f04f 0100 	mov.w	r1, #0
 8001cca:	07d9      	lsls	r1, r3, #31
 8001ccc:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001cd0:	07d0      	lsls	r0, r2, #31
 8001cd2:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001cd6:	1a84      	subs	r4, r0, r2
 8001cd8:	f8c7 40e0 	str.w	r4, [r7, #224]	@ 0xe0
 8001cdc:	eb61 0303 	sbc.w	r3, r1, r3
 8001ce0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001ce4:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001ce8:	4622      	mov	r2, r4
 8001cea:	462b      	mov	r3, r5
 8001cec:	1891      	adds	r1, r2, r2
 8001cee:	6739      	str	r1, [r7, #112]	@ 0x70
 8001cf0:	415b      	adcs	r3, r3
 8001cf2:	677b      	str	r3, [r7, #116]	@ 0x74
 8001cf4:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001cf8:	4621      	mov	r1, r4
 8001cfa:	1851      	adds	r1, r2, r1
 8001cfc:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001cfe:	4629      	mov	r1, r5
 8001d00:	414b      	adcs	r3, r1
 8001d02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001d04:	f04f 0200 	mov.w	r2, #0
 8001d08:	f04f 0300 	mov.w	r3, #0
 8001d0c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001d10:	4649      	mov	r1, r9
 8001d12:	018b      	lsls	r3, r1, #6
 8001d14:	4641      	mov	r1, r8
 8001d16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d1a:	4641      	mov	r1, r8
 8001d1c:	018a      	lsls	r2, r1, #6
 8001d1e:	4641      	mov	r1, r8
 8001d20:	1889      	adds	r1, r1, r2
 8001d22:	6639      	str	r1, [r7, #96]	@ 0x60
 8001d24:	4649      	mov	r1, r9
 8001d26:	eb43 0101 	adc.w	r1, r3, r1
 8001d2a:	6679      	str	r1, [r7, #100]	@ 0x64
 8001d2c:	f04f 0200 	mov.w	r2, #0
 8001d30:	f04f 0300 	mov.w	r3, #0
 8001d34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001d38:	4649      	mov	r1, r9
 8001d3a:	008b      	lsls	r3, r1, #2
 8001d3c:	4641      	mov	r1, r8
 8001d3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d42:	4641      	mov	r1, r8
 8001d44:	008a      	lsls	r2, r1, #2
 8001d46:	4610      	mov	r0, r2
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	4622      	mov	r2, r4
 8001d4e:	189b      	adds	r3, r3, r2
 8001d50:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001d52:	460b      	mov	r3, r1
 8001d54:	462a      	mov	r2, r5
 8001d56:	eb42 0303 	adc.w	r3, r2, r3
 8001d5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	f04f 0300 	mov.w	r3, #0
 8001d64:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001d68:	4649      	mov	r1, r9
 8001d6a:	008b      	lsls	r3, r1, #2
 8001d6c:	4641      	mov	r1, r8
 8001d6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d72:	4641      	mov	r1, r8
 8001d74:	008a      	lsls	r2, r1, #2
 8001d76:	4610      	mov	r0, r2
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	4622      	mov	r2, r4
 8001d7e:	189b      	adds	r3, r3, r2
 8001d80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001d84:	462b      	mov	r3, r5
 8001d86:	460a      	mov	r2, r1
 8001d88:	eb42 0303 	adc.w	r3, r2, r3
 8001d8c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001d90:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001d94:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 8001d98:	f7fe ff06 	bl	8000ba8 <__aeabi_ldivmod>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001da4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001da8:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	17da      	asrs	r2, r3, #31
 8001db0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001db4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001db8:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	da08      	bge.n	8001dd2 <compensate_pressure+0x45e>
 8001dc0:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001dc4:	1851      	adds	r1, r2, r1
 8001dc6:	6539      	str	r1, [r7, #80]	@ 0x50
 8001dc8:	f143 0300 	adc.w	r3, r3, #0
 8001dcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8001dce:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001dd2:	f04f 0000 	mov.w	r0, #0
 8001dd6:	f04f 0100 	mov.w	r1, #0
 8001dda:	0b50      	lsrs	r0, r2, #13
 8001ddc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001de0:	1359      	asrs	r1, r3, #13
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001dea:	4629      	mov	r1, r5
 8001dec:	fb02 f001 	mul.w	r0, r2, r1
 8001df0:	4621      	mov	r1, r4
 8001df2:	fb01 f103 	mul.w	r1, r1, r3
 8001df6:	4401      	add	r1, r0
 8001df8:	4620      	mov	r0, r4
 8001dfa:	fba0 2302 	umull	r2, r3, r0, r2
 8001dfe:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001e02:	4613      	mov	r3, r2
 8001e04:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001e08:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001e0c:	18cb      	adds	r3, r1, r3
 8001e0e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001e12:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	da08      	bge.n	8001e2c <compensate_pressure+0x4b8>
 8001e1a:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001e1e:	1851      	adds	r1, r2, r1
 8001e20:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001e22:	f143 0300 	adc.w	r3, r3, #0
 8001e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e2c:	f04f 0000 	mov.w	r0, #0
 8001e30:	f04f 0100 	mov.w	r1, #0
 8001e34:	0b50      	lsrs	r0, r2, #13
 8001e36:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001e3a:	1359      	asrs	r1, r3, #13
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	e9d7 454e 	ldrd	r4, r5, [r7, #312]	@ 0x138
 8001e44:	4629      	mov	r1, r5
 8001e46:	fb02 f001 	mul.w	r0, r2, r1
 8001e4a:	4621      	mov	r1, r4
 8001e4c:	fb01 f103 	mul.w	r1, r1, r3
 8001e50:	4401      	add	r1, r0
 8001e52:	4620      	mov	r0, r4
 8001e54:	fba0 2302 	umull	r2, r3, r0, r2
 8001e58:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001e62:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e66:	18cb      	adds	r3, r1, r3
 8001e68:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001e6c:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	da08      	bge.n	8001e86 <compensate_pressure+0x512>
 8001e74:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8001e78:	1851      	adds	r1, r2, r1
 8001e7a:	6439      	str	r1, [r7, #64]	@ 0x40
 8001e7c:	f143 0300 	adc.w	r3, r3, #0
 8001e80:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001e86:	f04f 0000 	mov.w	r0, #0
 8001e8a:	f04f 0100 	mov.w	r1, #0
 8001e8e:	0e50      	lsrs	r0, r2, #25
 8001e90:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001e94:	1659      	asrs	r1, r3, #25
 8001e96:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001e9a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001e9e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ea2:	b21b      	sxth	r3, r3
 8001ea4:	17da      	asrs	r2, r3, #31
 8001ea6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001eaa:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001eae:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001eb2:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001eb6:	462a      	mov	r2, r5
 8001eb8:	fb02 f203 	mul.w	r2, r2, r3
 8001ebc:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001ec0:	4621      	mov	r1, r4
 8001ec2:	fb01 f303 	mul.w	r3, r1, r3
 8001ec6:	441a      	add	r2, r3
 8001ec8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ecc:	4621      	mov	r1, r4
 8001ece:	fba3 1301 	umull	r1, r3, r3, r1
 8001ed2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001edc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001ee0:	18d3      	adds	r3, r2, r3
 8001ee2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001ee6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	da07      	bge.n	8001efe <compensate_pressure+0x58a>
 8001eee:	4970      	ldr	r1, [pc, #448]	@ (80020b0 <compensate_pressure+0x73c>)
 8001ef0:	1851      	adds	r1, r2, r1
 8001ef2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001ef4:	f143 0300 	adc.w	r3, r3, #0
 8001ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001efa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001efe:	f04f 0000 	mov.w	r0, #0
 8001f02:	f04f 0100 	mov.w	r1, #0
 8001f06:	0cd0      	lsrs	r0, r2, #19
 8001f08:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8001f0c:	14d9      	asrs	r1, r3, #19
 8001f0e:	e9c7 0160 	strd	r0, r1, [r7, #384]	@ 0x180
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8001f12:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8001f16:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001f1a:	1884      	adds	r4, r0, r2
 8001f1c:	f8c7 40c0 	str.w	r4, [r7, #192]	@ 0xc0
 8001f20:	eb41 0303 	adc.w	r3, r1, r3
 8001f24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001f28:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001f2c:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 8001f30:	4621      	mov	r1, r4
 8001f32:	1889      	adds	r1, r1, r2
 8001f34:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8001f38:	4629      	mov	r1, r5
 8001f3a:	eb43 0101 	adc.w	r1, r3, r1
 8001f3e:	f8c7 10bc 	str.w	r1, [r7, #188]	@ 0xbc
 8001f42:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	da07      	bge.n	8001f5a <compensate_pressure+0x5e6>
 8001f4a:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001f4e:	6339      	str	r1, [r7, #48]	@ 0x30
 8001f50:	f143 0300 	adc.w	r3, r3, #0
 8001f54:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001f5a:	f04f 0000 	mov.w	r0, #0
 8001f5e:	f04f 0100 	mov.w	r1, #0
 8001f62:	0a10      	lsrs	r0, r2, #8
 8001f64:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001f68:	1219      	asrs	r1, r3, #8
 8001f6a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001f6e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f72:	b21b      	sxth	r3, r3
 8001f74:	17da      	asrs	r2, r3, #31
 8001f76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001f7a:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	f04f 0300 	mov.w	r3, #0
 8001f86:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 8001f8a:	464c      	mov	r4, r9
 8001f8c:	0123      	lsls	r3, r4, #4
 8001f8e:	4644      	mov	r4, r8
 8001f90:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001f94:	4644      	mov	r4, r8
 8001f96:	0122      	lsls	r2, r4, #4
 8001f98:	1884      	adds	r4, r0, r2
 8001f9a:	62bc      	str	r4, [r7, #40]	@ 0x28
 8001f9c:	eb41 0303 	adc.w	r3, r1, r3
 8001fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fa2:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001fa6:	e9c7 345c 	strd	r3, r4, [r7, #368]	@ 0x170
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 8001faa:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001fae:	f04f 0000 	mov.w	r0, #0
 8001fb2:	f04f 0100 	mov.w	r1, #0
 8001fb6:	0fd8      	lsrs	r0, r3, #31
 8001fb8:	2100      	movs	r1, #0
 8001fba:	1884      	adds	r4, r0, r2
 8001fbc:	623c      	str	r4, [r7, #32]
 8001fbe:	eb41 0303 	adc.w	r3, r1, r3
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	f04f 0300 	mov.w	r3, #0
 8001fcc:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001fd0:	4621      	mov	r1, r4
 8001fd2:	084a      	lsrs	r2, r1, #1
 8001fd4:	4629      	mov	r1, r5
 8001fd6:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001fda:	4629      	mov	r1, r5
 8001fdc:	104b      	asrs	r3, r1, #1
 8001fde:	4610      	mov	r0, r2
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	1894      	adds	r4, r2, r2
 8001fe8:	61bc      	str	r4, [r7, #24]
 8001fea:	415b      	adcs	r3, r3
 8001fec:	61fb      	str	r3, [r7, #28]
 8001fee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ff2:	1814      	adds	r4, r2, r0
 8001ff4:	613c      	str	r4, [r7, #16]
 8001ff6:	414b      	adcs	r3, r1
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	f04f 0200 	mov.w	r2, #0
 8001ffe:	f04f 0300 	mov.w	r3, #0
 8002002:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002006:	464c      	mov	r4, r9
 8002008:	0163      	lsls	r3, r4, #5
 800200a:	4644      	mov	r4, r8
 800200c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002010:	4644      	mov	r4, r8
 8002012:	0162      	lsls	r2, r4, #5
 8002014:	4644      	mov	r4, r8
 8002016:	18a4      	adds	r4, r4, r2
 8002018:	60bc      	str	r4, [r7, #8]
 800201a:	464c      	mov	r4, r9
 800201c:	eb43 0404 	adc.w	r4, r3, r4
 8002020:	60fc      	str	r4, [r7, #12]
 8002022:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002026:	4623      	mov	r3, r4
 8002028:	181b      	adds	r3, r3, r0
 800202a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800202e:	462b      	mov	r3, r5
 8002030:	eb41 0303 	adc.w	r3, r1, r3
 8002034:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002038:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 800203c:	2b00      	cmp	r3, #0
 800203e:	da07      	bge.n	8002050 <compensate_pressure+0x6dc>
 8002040:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8002044:	6039      	str	r1, [r7, #0]
 8002046:	f143 0300 	adc.w	r3, r3, #0
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002050:	f04f 0000 	mov.w	r0, #0
 8002054:	f04f 0100 	mov.w	r1, #0
 8002058:	09d0      	lsrs	r0, r2, #7
 800205a:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 800205e:	11d9      	asrs	r1, r3, #7
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	4613      	mov	r3, r2
 8002066:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

		if (pressure < pressure_min)
 800206a:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800206e:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002072:	429a      	cmp	r2, r3
 8002074:	d204      	bcs.n	8002080 <compensate_pressure+0x70c>
			pressure = pressure_min;
 8002076:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800207a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800207e:	e00e      	b.n	800209e <compensate_pressure+0x72a>
		else if (pressure > pressure_max)
 8002080:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8002084:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002088:	429a      	cmp	r2, r3
 800208a:	d908      	bls.n	800209e <compensate_pressure+0x72a>
			pressure = pressure_max;
 800208c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002090:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002094:	e003      	b.n	800209e <compensate_pressure+0x72a>
	} else {
		pressure = pressure_min;
 8002096:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800209a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
	}

	return pressure;
 800209e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 80020a8:	46bd      	mov	sp, r7
 80020aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020ae:	bf00      	nop
 80020b0:	0007ffff 	.word	0x0007ffff

080020b4 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b08b      	sub	sp, #44	@ 0x2c
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 80020be:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 80020c2:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c8:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80020cc:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	039b      	lsls	r3, r3, #14
 80020d4:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80020dc:	051b      	lsls	r3, r3, #20
 80020de:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80020e6:	461a      	mov	r2, r3
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	fb02 f303 	mul.w	r3, r2, r3
 80020ee:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	1ad2      	subs	r2, r2, r3
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	da02      	bge.n	8002108 <compensate_humidity+0x54>
 8002102:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002106:	337f      	adds	r3, #127	@ 0x7f
 8002108:	13db      	asrs	r3, r3, #15
 800210a:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 8002112:	461a      	mov	r2, r3
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	fb02 f303 	mul.w	r3, r2, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	da01      	bge.n	8002122 <compensate_humidity+0x6e>
 800211e:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8002122:	129b      	asrs	r3, r3, #10
 8002124:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	7f1b      	ldrb	r3, [r3, #28]
 800212a:	461a      	mov	r2, r3
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	fb02 f303 	mul.w	r3, r2, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	da01      	bge.n	800213a <compensate_humidity+0x86>
 8002136:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800213a:	12db      	asrs	r3, r3, #11
 800213c:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	fb02 f303 	mul.w	r3, r2, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	da01      	bge.n	8002152 <compensate_humidity+0x9e>
 800214e:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8002152:	129b      	asrs	r3, r3, #10
 8002154:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8002158:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002160:	461a      	mov	r2, r3
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	fb02 f303 	mul.w	r3, r2, r3
 8002168:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800216c:	2b00      	cmp	r3, #0
 800216e:	da02      	bge.n	8002176 <compensate_humidity+0xc2>
 8002170:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8002174:	333f      	adds	r3, #63	@ 0x3f
 8002176:	139b      	asrs	r3, r3, #14
 8002178:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	fb02 f303 	mul.w	r3, r2, r3
 8002182:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	2b00      	cmp	r3, #0
 8002188:	da02      	bge.n	8002190 <compensate_humidity+0xdc>
 800218a:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800218e:	337f      	adds	r3, #127	@ 0x7f
 8002190:	13db      	asrs	r3, r3, #15
 8002192:	461a      	mov	r2, r3
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	2b00      	cmp	r3, #0
 8002198:	da02      	bge.n	80021a0 <compensate_humidity+0xec>
 800219a:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800219e:	337f      	adds	r3, #127	@ 0x7f
 80021a0:	13db      	asrs	r3, r3, #15
 80021a2:	fb02 f303 	mul.w	r3, r2, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	da00      	bge.n	80021ac <compensate_humidity+0xf8>
 80021aa:	337f      	adds	r3, #127	@ 0x7f
 80021ac:	11db      	asrs	r3, r3, #7
 80021ae:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	7e1b      	ldrb	r3, [r3, #24]
 80021b4:	461a      	mov	r2, r3
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	fb02 f303 	mul.w	r3, r2, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	da00      	bge.n	80021c2 <compensate_humidity+0x10e>
 80021c0:	330f      	adds	r3, #15
 80021c2:	111b      	asrs	r3, r3, #4
 80021c4:	425b      	negs	r3, r3
 80021c6:	461a      	mov	r2, r3
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	4413      	add	r3, r2
 80021cc:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80021d4:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 80021dc:	bfa8      	it	ge
 80021de:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 80021e2:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	da01      	bge.n	80021ee <compensate_humidity+0x13a>
 80021ea:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80021ee:	131b      	asrs	r3, r3, #12
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24

	if (humidity > humidity_max)
 80021f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d901      	bls.n	80021fe <compensate_humidity+0x14a>
		humidity = humidity_max;
 80021fa:	6a3b      	ldr	r3, [r7, #32]
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24

	return humidity;
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002200:	4618      	mov	r0, r3
 8002202:	372c      	adds	r7, #44	@ 0x2c
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08a      	sub	sp, #40	@ 0x28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002214:	2388      	movs	r3, #136	@ 0x88
 8002216:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800221a:	f107 030c 	add.w	r3, r7, #12
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
 8002228:	611a      	str	r2, [r3, #16]
 800222a:	615a      	str	r2, [r3, #20]
 800222c:	831a      	strh	r2, [r3, #24]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800222e:	f107 010c 	add.w	r1, r7, #12
 8002232:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	221a      	movs	r2, #26
 800223a:	f7fe fee6 	bl	800100a <bme280_get_regs>
 800223e:	4603      	mov	r3, r0
 8002240:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (rslt == BME280_OK) {
 8002244:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002248:	2b00      	cmp	r3, #0
 800224a:	d11d      	bne.n	8002288 <get_calib_data+0x7c>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 800224c:	f107 030c 	add.w	r3, r7, #12
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	4618      	mov	r0, r3
 8002254:	f000 f84a 	bl	80022ec <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002258:	23e1      	movs	r3, #225	@ 0xe1
 800225a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800225e:	f107 010c 	add.w	r1, r7, #12
 8002262:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2207      	movs	r2, #7
 800226a:	f7fe fece 	bl	800100a <bme280_get_regs>
 800226e:	4603      	mov	r3, r0
 8002270:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 8002274:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002278:	2b00      	cmp	r3, #0
 800227a:	d105      	bne.n	8002288 <get_calib_data+0x7c>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 800227c:	f107 030c 	add.w	r3, r7, #12
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f8ee 	bl	8002464 <parse_humidity_calib_data>
		}
	}

	return rslt;
 8002288:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800228c:	4618      	mov	r0, r3
 800228e:	3728      	adds	r7, #40	@ 0x28
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80022a2:	2301      	movs	r3, #1
 80022a4:	75fb      	strb	r3, [r7, #23]
 80022a6:	e016      	b.n	80022d6 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	441a      	add	r2, r3
 80022ae:	7dfb      	ldrb	r3, [r7, #23]
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	3b01      	subs	r3, #1
 80022b4:	68b9      	ldr	r1, [r7, #8]
 80022b6:	440b      	add	r3, r1
 80022b8:	7812      	ldrb	r2, [r2, #0]
 80022ba:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80022bc:	7dfb      	ldrb	r3, [r7, #23]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	441a      	add	r2, r3
 80022c2:	7dfb      	ldrb	r3, [r7, #23]
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	4619      	mov	r1, r3
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	440b      	add	r3, r1
 80022cc:	7812      	ldrb	r2, [r2, #0]
 80022ce:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
 80022d2:	3301      	adds	r3, #1
 80022d4:	75fb      	strb	r3, [r7, #23]
 80022d6:	7dfa      	ldrb	r2, [r7, #23]
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d3e4      	bcc.n	80022a8 <interleave_reg_addr+0x14>
	}
}
 80022de:	bf00      	nop
 80022e0:	bf00      	nop
 80022e2:	371c      	adds	r7, #28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	3310      	adds	r3, #16
 80022fa:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3301      	adds	r3, #1
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b21b      	sxth	r3, r3
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	b21a      	sxth	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	b21b      	sxth	r3, r3
 800230e:	4313      	orrs	r3, r2
 8002310:	b21b      	sxth	r3, r3
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3303      	adds	r3, #3
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	b21b      	sxth	r3, r3
 8002320:	021b      	lsls	r3, r3, #8
 8002322:	b21a      	sxth	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3302      	adds	r3, #2
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	b21b      	sxth	r3, r3
 800232c:	4313      	orrs	r3, r2
 800232e:	b21a      	sxth	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3305      	adds	r3, #5
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	b21b      	sxth	r3, r3
 800233c:	021b      	lsls	r3, r3, #8
 800233e:	b21a      	sxth	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3304      	adds	r3, #4
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	b21b      	sxth	r3, r3
 8002348:	4313      	orrs	r3, r2
 800234a:	b21a      	sxth	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3307      	adds	r3, #7
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	b21b      	sxth	r3, r3
 8002358:	021b      	lsls	r3, r3, #8
 800235a:	b21a      	sxth	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3306      	adds	r3, #6
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	b21b      	sxth	r3, r3
 8002364:	4313      	orrs	r3, r2
 8002366:	b21b      	sxth	r3, r3
 8002368:	b29a      	uxth	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3309      	adds	r3, #9
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	b21b      	sxth	r3, r3
 8002376:	021b      	lsls	r3, r3, #8
 8002378:	b21a      	sxth	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	3308      	adds	r3, #8
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	b21b      	sxth	r3, r3
 8002382:	4313      	orrs	r3, r2
 8002384:	b21a      	sxth	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	330b      	adds	r3, #11
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	b21b      	sxth	r3, r3
 8002392:	021b      	lsls	r3, r3, #8
 8002394:	b21a      	sxth	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	330a      	adds	r3, #10
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	b21b      	sxth	r3, r3
 800239e:	4313      	orrs	r3, r2
 80023a0:	b21a      	sxth	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	330d      	adds	r3, #13
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	021b      	lsls	r3, r3, #8
 80023b0:	b21a      	sxth	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	330c      	adds	r3, #12
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	b21b      	sxth	r3, r3
 80023ba:	4313      	orrs	r3, r2
 80023bc:	b21a      	sxth	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	330f      	adds	r3, #15
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	b21b      	sxth	r3, r3
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	b21a      	sxth	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	330e      	adds	r3, #14
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	b21b      	sxth	r3, r3
 80023d6:	4313      	orrs	r3, r2
 80023d8:	b21a      	sxth	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3311      	adds	r3, #17
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	b21b      	sxth	r3, r3
 80023e6:	021b      	lsls	r3, r3, #8
 80023e8:	b21a      	sxth	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	3310      	adds	r3, #16
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	b21b      	sxth	r3, r3
 80023f2:	4313      	orrs	r3, r2
 80023f4:	b21a      	sxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3313      	adds	r3, #19
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	b21b      	sxth	r3, r3
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	b21a      	sxth	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3312      	adds	r3, #18
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	b21b      	sxth	r3, r3
 800240e:	4313      	orrs	r3, r2
 8002410:	b21a      	sxth	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3315      	adds	r3, #21
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	b21b      	sxth	r3, r3
 800241e:	021b      	lsls	r3, r3, #8
 8002420:	b21a      	sxth	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	3314      	adds	r3, #20
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	b21b      	sxth	r3, r3
 800242a:	4313      	orrs	r3, r2
 800242c:	b21a      	sxth	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3317      	adds	r3, #23
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b21b      	sxth	r3, r3
 800243a:	021b      	lsls	r3, r3, #8
 800243c:	b21a      	sxth	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3316      	adds	r3, #22
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	b21b      	sxth	r3, r3
 8002446:	4313      	orrs	r3, r2
 8002448:	b21a      	sxth	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3319      	adds	r3, #25
 8002452:	781a      	ldrb	r2, [r3, #0]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	761a      	strb	r2, [r3, #24]

}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8002464:	b480      	push	{r7}
 8002466:	b087      	sub	sp, #28
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	3310      	adds	r3, #16
 8002472:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3301      	adds	r3, #1
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	b21b      	sxth	r3, r3
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	b21a      	sxth	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	b21b      	sxth	r3, r3
 8002486:	4313      	orrs	r3, r2
 8002488:	b21a      	sxth	r2, r3
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3302      	adds	r3, #2
 8002492:	781a      	ldrb	r2, [r3, #0]
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3303      	adds	r3, #3
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	b25b      	sxtb	r3, r3
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3304      	adds	r3, #4
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	b21b      	sxth	r3, r3
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80024b6:	8a7a      	ldrh	r2, [r7, #18]
 80024b8:	8a3b      	ldrh	r3, [r7, #16]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	b21a      	sxth	r2, r3
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3305      	adds	r3, #5
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	b25b      	sxtb	r3, r3
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3304      	adds	r3, #4
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	091b      	lsrs	r3, r3, #4
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80024de:	89fa      	ldrh	r2, [r7, #14]
 80024e0:	89bb      	ldrh	r3, [r7, #12]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	b21a      	sxth	r2, r3
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	3306      	adds	r3, #6
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	b25a      	sxtb	r2, r3
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80024f8:	bf00      	nop
 80024fa:	371c      	adds	r7, #28
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	460a      	mov	r2, r1
 800250e:	71fb      	strb	r3, [r7, #7]
 8002510:	4613      	mov	r3, r2
 8002512:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002514:	2300      	movs	r3, #0
 8002516:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8002518:	79fa      	ldrb	r2, [r7, #7]
 800251a:	79bb      	ldrb	r3, [r7, #6]
 800251c:	4013      	ands	r3, r2
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002524:	2301      	movs	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
 8002528:	e001      	b.n	800252e <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800252a:	2300      	movs	r3, #0
 800252c:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00b      	beq.n	8002562 <null_ptr_check+0x26>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d007      	beq.n	8002562 <null_ptr_check+0x26>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <null_ptr_check+0x26>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d102      	bne.n	8002568 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8002562:	23ff      	movs	r3, #255	@ 0xff
 8002564:	73fb      	strb	r3, [r7, #15]
 8002566:	e001      	b.n	800256c <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800256c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <user_i2c_read>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af02      	add	r7, sp, #8
 8002582:	603a      	str	r2, [r7, #0]
 8002584:	461a      	mov	r2, r3
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
 800258a:	460b      	mov	r3, r1
 800258c:	71bb      	strb	r3, [r7, #6]
 800258e:	4613      	mov	r3, r2
 8002590:	80bb      	strh	r3, [r7, #4]
  if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 100) != HAL_OK)
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	b29b      	uxth	r3, r3
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	b299      	uxth	r1, r3
 800259a:	1dba      	adds	r2, r7, #6
 800259c:	2364      	movs	r3, #100	@ 0x64
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	2301      	movs	r3, #1
 80025a2:	480f      	ldr	r0, [pc, #60]	@ (80025e0 <user_i2c_read+0x64>)
 80025a4:	f001 fbde 	bl	8003d64 <HAL_I2C_Master_Transmit>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d002      	beq.n	80025b4 <user_i2c_read+0x38>
    return -1;
 80025ae:	f04f 33ff 	mov.w	r3, #4294967295
 80025b2:	e011      	b.n	80025d8 <user_i2c_read+0x5c>
  if (HAL_I2C_Master_Receive(&hi2c1, (id << 1), data, len, 100) != HAL_OK)
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	b299      	uxth	r1, r3
 80025bc:	88bb      	ldrh	r3, [r7, #4]
 80025be:	2264      	movs	r2, #100	@ 0x64
 80025c0:	9200      	str	r2, [sp, #0]
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	4806      	ldr	r0, [pc, #24]	@ (80025e0 <user_i2c_read+0x64>)
 80025c6:	f001 fce5 	bl	8003f94 <HAL_I2C_Master_Receive>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <user_i2c_read+0x5a>
    return -1;
 80025d0:	f04f 33ff 	mov.w	r3, #4294967295
 80025d4:	e000      	b.n	80025d8 <user_i2c_read+0x5c>
  return 0;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	200001f4 	.word	0x200001f4

080025e4 <user_i2c_write>:

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08a      	sub	sp, #40	@ 0x28
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	603a      	str	r2, [r7, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
 80025f2:	460b      	mov	r3, r1
 80025f4:	71bb      	strb	r3, [r7, #6]
 80025f6:	4613      	mov	r3, r2
 80025f8:	80bb      	strh	r3, [r7, #4]
  uint8_t buf[20];
  buf[0] = reg_addr;
 80025fa:	79bb      	ldrb	r3, [r7, #6]
 80025fc:	733b      	strb	r3, [r7, #12]
  memcpy(buf + 1, data, len);
 80025fe:	f107 030c 	add.w	r3, r7, #12
 8002602:	3301      	adds	r3, #1
 8002604:	88ba      	ldrh	r2, [r7, #4]
 8002606:	6839      	ldr	r1, [r7, #0]
 8002608:	4618      	mov	r0, r3
 800260a:	f008 fd42 	bl	800b092 <memcpy>
  if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), buf, len + 1, 100) != HAL_OK)
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	b29b      	uxth	r3, r3
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	b299      	uxth	r1, r3
 8002616:	88bb      	ldrh	r3, [r7, #4]
 8002618:	3301      	adds	r3, #1
 800261a:	b29b      	uxth	r3, r3
 800261c:	f107 020c 	add.w	r2, r7, #12
 8002620:	2064      	movs	r0, #100	@ 0x64
 8002622:	9000      	str	r0, [sp, #0]
 8002624:	4806      	ldr	r0, [pc, #24]	@ (8002640 <user_i2c_write+0x5c>)
 8002626:	f001 fb9d 	bl	8003d64 <HAL_I2C_Master_Transmit>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d002      	beq.n	8002636 <user_i2c_write+0x52>
    return -1;
 8002630:	f04f 33ff 	mov.w	r3, #4294967295
 8002634:	e000      	b.n	8002638 <user_i2c_write+0x54>
  return 0;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	200001f4 	.word	0x200001f4

08002644 <user_delay_ms>:

void user_delay_ms(uint32_t period)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f000 ffcb 	bl	80035e8 <HAL_Delay>
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002662:	f000 ff89 	bl	8003578 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002666:	f000 f8d7 	bl	8002818 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800266a:	f000 f9a1 	bl	80029b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800266e:	f000 f965 	bl	800293c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002672:	f000 f923 	bl	80028bc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //sprintf(uart_buf, "Starting BME280...\r\n");
    //HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);

    /* BME280 initialization */
    dev.dev_id = BME280_I2C_ADDR_PRIM;   // 0x76 or 0x77 depending on module
 8002676:	4b4e      	ldr	r3, [pc, #312]	@ (80027b0 <main+0x154>)
 8002678:	2276      	movs	r2, #118	@ 0x76
 800267a:	705a      	strb	r2, [r3, #1]
    dev.intf = BME280_I2C_INTF;
 800267c:	4b4c      	ldr	r3, [pc, #304]	@ (80027b0 <main+0x154>)
 800267e:	2201      	movs	r2, #1
 8002680:	709a      	strb	r2, [r3, #2]
    dev.read = user_i2c_read;
 8002682:	4b4b      	ldr	r3, [pc, #300]	@ (80027b0 <main+0x154>)
 8002684:	4a4b      	ldr	r2, [pc, #300]	@ (80027b4 <main+0x158>)
 8002686:	605a      	str	r2, [r3, #4]
    dev.write = user_i2c_write;
 8002688:	4b49      	ldr	r3, [pc, #292]	@ (80027b0 <main+0x154>)
 800268a:	4a4b      	ldr	r2, [pc, #300]	@ (80027b8 <main+0x15c>)
 800268c:	609a      	str	r2, [r3, #8]
    dev.delay_ms = user_delay_ms;
 800268e:	4b48      	ldr	r3, [pc, #288]	@ (80027b0 <main+0x154>)
 8002690:	4a4a      	ldr	r2, [pc, #296]	@ (80027bc <main+0x160>)
 8002692:	60da      	str	r2, [r3, #12]

    rslt = bme280_init(&dev);
 8002694:	4846      	ldr	r0, [pc, #280]	@ (80027b0 <main+0x154>)
 8002696:	f7fe fc6d 	bl	8000f74 <bme280_init>
 800269a:	4603      	mov	r3, r0
 800269c:	461a      	mov	r2, r3
 800269e:	4b48      	ldr	r3, [pc, #288]	@ (80027c0 <main+0x164>)
 80026a0:	701a      	strb	r2, [r3, #0]
    if (rslt != BME280_OK) {
 80026a2:	4b47      	ldr	r3, [pc, #284]	@ (80027c0 <main+0x164>)
 80026a4:	f993 3000 	ldrsb.w	r3, [r3]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d013      	beq.n	80026d4 <main+0x78>
      sprintf(uart_buf, "BME280 init failed (%d)\r\n", rslt);
 80026ac:	4b44      	ldr	r3, [pc, #272]	@ (80027c0 <main+0x164>)
 80026ae:	f993 3000 	ldrsb.w	r3, [r3]
 80026b2:	461a      	mov	r2, r3
 80026b4:	4943      	ldr	r1, [pc, #268]	@ (80027c4 <main+0x168>)
 80026b6:	4844      	ldr	r0, [pc, #272]	@ (80027c8 <main+0x16c>)
 80026b8:	f008 fc06 	bl	800aec8 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 80026bc:	4842      	ldr	r0, [pc, #264]	@ (80027c8 <main+0x16c>)
 80026be:	f7fd fdd7 	bl	8000270 <strlen>
 80026c2:	4603      	mov	r3, r0
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ca:	493f      	ldr	r1, [pc, #252]	@ (80027c8 <main+0x16c>)
 80026cc:	483f      	ldr	r0, [pc, #252]	@ (80027cc <main+0x170>)
 80026ce:	f003 fe27 	bl	8006320 <HAL_UART_Transmit>
 80026d2:	e00e      	b.n	80026f2 <main+0x96>
    } else {
      sprintf(uart_buf, "BME280 initialized successfully!\r\n");
 80026d4:	493e      	ldr	r1, [pc, #248]	@ (80027d0 <main+0x174>)
 80026d6:	483c      	ldr	r0, [pc, #240]	@ (80027c8 <main+0x16c>)
 80026d8:	f008 fbf6 	bl	800aec8 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 80026dc:	483a      	ldr	r0, [pc, #232]	@ (80027c8 <main+0x16c>)
 80026de:	f7fd fdc7 	bl	8000270 <strlen>
 80026e2:	4603      	mov	r3, r0
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ea:	4937      	ldr	r1, [pc, #220]	@ (80027c8 <main+0x16c>)
 80026ec:	4837      	ldr	r0, [pc, #220]	@ (80027cc <main+0x170>)
 80026ee:	f003 fe17 	bl	8006320 <HAL_UART_Transmit>
    }

    /* Recommended sensor settings */
    dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 80026f2:	4b2f      	ldr	r3, [pc, #188]	@ (80027b0 <main+0x154>)
 80026f4:	2201      	movs	r2, #1
 80026f6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 80026fa:	4b2d      	ldr	r3, [pc, #180]	@ (80027b0 <main+0x154>)
 80026fc:	2205      	movs	r2, #5
 80026fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8002702:	4b2b      	ldr	r3, [pc, #172]	@ (80027b0 <main+0x154>)
 8002704:	2202      	movs	r2, #2
 8002706:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    dev.settings.filter = BME280_FILTER_COEFF_16;
 800270a:	4b29      	ldr	r3, [pc, #164]	@ (80027b0 <main+0x154>)
 800270c:	2204      	movs	r2, #4
 800270e:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    dev.settings.standby_time = BME280_STANDBY_TIME_62_5_MS;
 8002712:	4b27      	ldr	r3, [pc, #156]	@ (80027b0 <main+0x154>)
 8002714:	2201      	movs	r2, #1
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    rslt = bme280_set_sensor_settings(BME280_ALL_SETTINGS_SEL, &dev);
 800271a:	4925      	ldr	r1, [pc, #148]	@ (80027b0 <main+0x154>)
 800271c:	201f      	movs	r0, #31
 800271e:	f7fe fd1d 	bl	800115c <bme280_set_sensor_settings>
 8002722:	4603      	mov	r3, r0
 8002724:	461a      	mov	r2, r3
 8002726:	4b26      	ldr	r3, [pc, #152]	@ (80027c0 <main+0x164>)
 8002728:	701a      	strb	r2, [r3, #0]

    //OLED init
    ssd1306_Init();
 800272a:	f000 fd25 	bl	8003178 <ssd1306_Init>
    ssd1306_SetCursor(1,0);
 800272e:	2100      	movs	r1, #0
 8002730:	2001      	movs	r0, #1
 8002732:	f000 fed7 	bl	80034e4 <ssd1306_SetCursor>
    ssd1306_WriteString("Humidity", Font_7x10, White);
 8002736:	4b27      	ldr	r3, [pc, #156]	@ (80027d4 <main+0x178>)
 8002738:	2201      	movs	r2, #1
 800273a:	9200      	str	r2, [sp, #0]
 800273c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800273e:	4826      	ldr	r0, [pc, #152]	@ (80027d8 <main+0x17c>)
 8002740:	f000 feaa 	bl	8003498 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8002744:	f000 fd9a 	bl	800327c <ssd1306_UpdateScreen>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002748:	f004 fed6 	bl	80074f8 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of I2C_Mutex */
  I2C_MutexHandle = osMutexNew(&I2C_Mutex_attributes);
 800274c:	4823      	ldr	r0, [pc, #140]	@ (80027dc <main+0x180>)
 800274e:	f004 ffca 	bl	80076e6 <osMutexNew>
 8002752:	4603      	mov	r3, r0
 8002754:	4a22      	ldr	r2, [pc, #136]	@ (80027e0 <main+0x184>)
 8002756:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Alarm01 */
  Alarm01Handle = osSemaphoreNew(1, 1, &Alarm01_attributes);
 8002758:	4a22      	ldr	r2, [pc, #136]	@ (80027e4 <main+0x188>)
 800275a:	2101      	movs	r1, #1
 800275c:	2001      	movs	r0, #1
 800275e:	f005 f848 	bl	80077f2 <osSemaphoreNew>
 8002762:	4603      	mov	r3, r0
 8002764:	4a20      	ldr	r2, [pc, #128]	@ (80027e8 <main+0x18c>)
 8002766:	6013      	str	r3, [r2, #0]

  /* creation of Temperatura01 */
  Temperatura01Handle = osSemaphoreNew(1, 1, &Temperatura01_attributes);
 8002768:	4a20      	ldr	r2, [pc, #128]	@ (80027ec <main+0x190>)
 800276a:	2101      	movs	r1, #1
 800276c:	2001      	movs	r0, #1
 800276e:	f005 f840 	bl	80077f2 <osSemaphoreNew>
 8002772:	4603      	mov	r3, r0
 8002774:	4a1e      	ldr	r2, [pc, #120]	@ (80027f0 <main+0x194>)
 8002776:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Temp_Read */
  Temp_ReadHandle = osThreadNew(StartTemp, NULL, &Temp_Read_attributes);
 8002778:	4a1e      	ldr	r2, [pc, #120]	@ (80027f4 <main+0x198>)
 800277a:	2100      	movs	r1, #0
 800277c:	481e      	ldr	r0, [pc, #120]	@ (80027f8 <main+0x19c>)
 800277e:	f004 ff05 	bl	800758c <osThreadNew>
 8002782:	4603      	mov	r3, r0
 8002784:	4a1d      	ldr	r2, [pc, #116]	@ (80027fc <main+0x1a0>)
 8002786:	6013      	str	r3, [r2, #0]

  /* creation of Encoder */
  EncoderHandle = osThreadNew(StartEncoder, NULL, &Encoder_attributes);
 8002788:	4a1d      	ldr	r2, [pc, #116]	@ (8002800 <main+0x1a4>)
 800278a:	2100      	movs	r1, #0
 800278c:	481d      	ldr	r0, [pc, #116]	@ (8002804 <main+0x1a8>)
 800278e:	f004 fefd 	bl	800758c <osThreadNew>
 8002792:	4603      	mov	r3, r0
 8002794:	4a1c      	ldr	r2, [pc, #112]	@ (8002808 <main+0x1ac>)
 8002796:	6013      	str	r3, [r2, #0]

  /* creation of OLED_Disp */
  OLED_DispHandle = osThreadNew(StartOLED, NULL, &OLED_Disp_attributes);
 8002798:	4a1c      	ldr	r2, [pc, #112]	@ (800280c <main+0x1b0>)
 800279a:	2100      	movs	r1, #0
 800279c:	481c      	ldr	r0, [pc, #112]	@ (8002810 <main+0x1b4>)
 800279e:	f004 fef5 	bl	800758c <osThreadNew>
 80027a2:	4603      	mov	r3, r0
 80027a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002814 <main+0x1b8>)
 80027a6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80027a8:	f004 feca 	bl	8007540 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <main+0x150>
 80027b0:	200002f4 	.word	0x200002f4
 80027b4:	0800257d 	.word	0x0800257d
 80027b8:	080025e5 	.word	0x080025e5
 80027bc:	08002645 	.word	0x08002645
 80027c0:	20000340 	.word	0x20000340
 80027c4:	0800d18c 	.word	0x0800d18c
 80027c8:	20000344 	.word	0x20000344
 80027cc:	20000248 	.word	0x20000248
 80027d0:	0800d1a8 	.word	0x0800d1a8
 80027d4:	0800da6c 	.word	0x0800da6c
 80027d8:	0800d1cc 	.word	0x0800d1cc
 80027dc:	0800d288 	.word	0x0800d288
 80027e0:	200002dc 	.word	0x200002dc
 80027e4:	0800d298 	.word	0x0800d298
 80027e8:	200002e0 	.word	0x200002e0
 80027ec:	0800d2a8 	.word	0x0800d2a8
 80027f0:	200002e4 	.word	0x200002e4
 80027f4:	0800d21c 	.word	0x0800d21c
 80027f8:	08002a45 	.word	0x08002a45
 80027fc:	200002d0 	.word	0x200002d0
 8002800:	0800d240 	.word	0x0800d240
 8002804:	08002b7d 	.word	0x08002b7d
 8002808:	200002d4 	.word	0x200002d4
 800280c:	0800d264 	.word	0x0800d264
 8002810:	08002b8d 	.word	0x08002b8d
 8002814:	200002d8 	.word	0x200002d8

08002818 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b096      	sub	sp, #88	@ 0x58
 800281c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800281e:	f107 0314 	add.w	r3, r7, #20
 8002822:	2244      	movs	r2, #68	@ 0x44
 8002824:	2100      	movs	r1, #0
 8002826:	4618      	mov	r0, r3
 8002828:	f008 fbb3 	bl	800af92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800282c:	463b      	mov	r3, r7
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	609a      	str	r2, [r3, #8]
 8002836:	60da      	str	r2, [r3, #12]
 8002838:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800283a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800283e:	f002 f953 	bl	8004ae8 <HAL_PWREx_ControlVoltageScaling>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002848:	f000 f9ba 	bl	8002bc0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800284c:	2310      	movs	r3, #16
 800284e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002850:	2301      	movs	r3, #1
 8002852:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002858:	2360      	movs	r3, #96	@ 0x60
 800285a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800285c:	2302      	movs	r3, #2
 800285e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002860:	2301      	movs	r3, #1
 8002862:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002864:	2301      	movs	r3, #1
 8002866:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8002868:	2310      	movs	r3, #16
 800286a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800286c:	2307      	movs	r3, #7
 800286e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002870:	2302      	movs	r3, #2
 8002872:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002874:	2302      	movs	r3, #2
 8002876:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002878:	f107 0314 	add.w	r3, r7, #20
 800287c:	4618      	mov	r0, r3
 800287e:	f002 f989 	bl	8004b94 <HAL_RCC_OscConfig>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002888:	f000 f99a 	bl	8002bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800288c:	230f      	movs	r3, #15
 800288e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002890:	2303      	movs	r3, #3
 8002892:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002894:	2300      	movs	r3, #0
 8002896:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002898:	2300      	movs	r3, #0
 800289a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800289c:	2300      	movs	r3, #0
 800289e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80028a0:	463b      	mov	r3, r7
 80028a2:	2101      	movs	r1, #1
 80028a4:	4618      	mov	r0, r3
 80028a6:	f002 fd89 	bl	80053bc <HAL_RCC_ClockConfig>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80028b0:	f000 f986 	bl	8002bc0 <Error_Handler>
  }
}
 80028b4:	bf00      	nop
 80028b6:	3758      	adds	r7, #88	@ 0x58
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002934 <MX_I2C1_Init+0x78>)
 80028c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80028c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002938 <MX_I2C1_Init+0x7c>)
 80028ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80028cc:	4b18      	ldr	r3, [pc, #96]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028d2:	4b17      	ldr	r3, [pc, #92]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028d4:	2201      	movs	r2, #1
 80028d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028d8:	4b15      	ldr	r3, [pc, #84]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028da:	2200      	movs	r2, #0
 80028dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80028de:	4b14      	ldr	r3, [pc, #80]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80028e4:	4b12      	ldr	r3, [pc, #72]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028ea:	4b11      	ldr	r3, [pc, #68]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028f6:	480e      	ldr	r0, [pc, #56]	@ (8002930 <MX_I2C1_Init+0x74>)
 80028f8:	f001 f998 	bl	8003c2c <HAL_I2C_Init>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002902:	f000 f95d 	bl	8002bc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002906:	2100      	movs	r1, #0
 8002908:	4809      	ldr	r0, [pc, #36]	@ (8002930 <MX_I2C1_Init+0x74>)
 800290a:	f002 f847 	bl	800499c <HAL_I2CEx_ConfigAnalogFilter>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002914:	f000 f954 	bl	8002bc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002918:	2100      	movs	r1, #0
 800291a:	4805      	ldr	r0, [pc, #20]	@ (8002930 <MX_I2C1_Init+0x74>)
 800291c:	f002 f889 	bl	8004a32 <HAL_I2CEx_ConfigDigitalFilter>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002926:	f000 f94b 	bl	8002bc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	200001f4 	.word	0x200001f4
 8002934:	40005400 	.word	0x40005400
 8002938:	00b07cb4 	.word	0x00b07cb4

0800293c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002940:	4b19      	ldr	r3, [pc, #100]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002942:	4a1a      	ldr	r2, [pc, #104]	@ (80029ac <MX_USART2_UART_Init+0x70>)
 8002944:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002946:	4b18      	ldr	r3, [pc, #96]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002948:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800294c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800294e:	4b16      	ldr	r3, [pc, #88]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002954:	4b14      	ldr	r3, [pc, #80]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002956:	2200      	movs	r2, #0
 8002958:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800295a:	4b13      	ldr	r3, [pc, #76]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002960:	4b11      	ldr	r3, [pc, #68]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002962:	220c      	movs	r2, #12
 8002964:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002966:	4b10      	ldr	r3, [pc, #64]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002968:	2200      	movs	r2, #0
 800296a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800296c:	4b0e      	ldr	r3, [pc, #56]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 800296e:	2200      	movs	r2, #0
 8002970:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002972:	4b0d      	ldr	r3, [pc, #52]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002974:	2200      	movs	r2, #0
 8002976:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT|UART_ADVFEATURE_RXINVERT_INIT;
 8002978:	4b0b      	ldr	r3, [pc, #44]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 800297a:	2203      	movs	r2, #3
 800297c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 800297e:	4b0a      	ldr	r3, [pc, #40]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002980:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002984:	629a      	str	r2, [r3, #40]	@ 0x28
  huart2.AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 8002986:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002988:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800298c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800298e:	2300      	movs	r3, #0
 8002990:	2200      	movs	r2, #0
 8002992:	2100      	movs	r1, #0
 8002994:	4804      	ldr	r0, [pc, #16]	@ (80029a8 <MX_USART2_UART_Init+0x6c>)
 8002996:	f004 fcfa 	bl	800738e <HAL_RS485Ex_Init>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 80029a0:	f000 f90e 	bl	8002bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029a4:	bf00      	nop
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	20000248 	.word	0x20000248
 80029ac:	40004400 	.word	0x40004400

080029b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b088      	sub	sp, #32
 80029b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b6:	f107 030c 	add.w	r3, r7, #12
 80029ba:	2200      	movs	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	605a      	str	r2, [r3, #4]
 80029c0:	609a      	str	r2, [r3, #8]
 80029c2:	60da      	str	r2, [r3, #12]
 80029c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029c6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <MX_GPIO_Init+0x8c>)
 80029c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ca:	4a1c      	ldr	r2, [pc, #112]	@ (8002a3c <MX_GPIO_Init+0x8c>)
 80029cc:	f043 0304 	orr.w	r3, r3, #4
 80029d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029d2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <MX_GPIO_Init+0x8c>)
 80029d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d6:	f003 0304 	and.w	r3, r3, #4
 80029da:	60bb      	str	r3, [r7, #8]
 80029dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029de:	4b17      	ldr	r3, [pc, #92]	@ (8002a3c <MX_GPIO_Init+0x8c>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	4a16      	ldr	r2, [pc, #88]	@ (8002a3c <MX_GPIO_Init+0x8c>)
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029ea:	4b14      	ldr	r3, [pc, #80]	@ (8002a3c <MX_GPIO_Init+0x8c>)
 80029ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	607b      	str	r3, [r7, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f6:	4b11      	ldr	r3, [pc, #68]	@ (8002a3c <MX_GPIO_Init+0x8c>)
 80029f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029fa:	4a10      	ldr	r2, [pc, #64]	@ (8002a3c <MX_GPIO_Init+0x8c>)
 80029fc:	f043 0302 	orr.w	r3, r3, #2
 8002a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a02:	4b0e      	ldr	r3, [pc, #56]	@ (8002a3c <MX_GPIO_Init+0x8c>)
 8002a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	603b      	str	r3, [r7, #0]
 8002a0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2108      	movs	r1, #8
 8002a12:	480b      	ldr	r0, [pc, #44]	@ (8002a40 <MX_GPIO_Init+0x90>)
 8002a14:	f001 f8d8 	bl	8003bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8002a18:	2308      	movs	r3, #8
 8002a1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a24:	2300      	movs	r3, #0
 8002a26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002a28:	f107 030c 	add.w	r3, r7, #12
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4804      	ldr	r0, [pc, #16]	@ (8002a40 <MX_GPIO_Init+0x90>)
 8002a30:	f000 ff60 	bl	80038f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a34:	bf00      	nop
 8002a36:	3720      	adds	r7, #32
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	48000400 	.word	0x48000400

08002a44 <StartTemp>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTemp */
void StartTemp(void *argument)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af02      	add	r7, sp, #8
 8002a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8002a4c:	2108      	movs	r1, #8
 8002a4e:	483c      	ldr	r0, [pc, #240]	@ (8002b40 <StartTemp+0xfc>)
 8002a50:	f001 f8d2 	bl	8003bf8 <HAL_GPIO_TogglePin>
	  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8002a54:	493b      	ldr	r1, [pc, #236]	@ (8002b44 <StartTemp+0x100>)
 8002a56:	2001      	movs	r0, #1
 8002a58:	f7fe fbd5 	bl	8001206 <bme280_set_sensor_mode>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	461a      	mov	r2, r3
 8002a60:	4b39      	ldr	r3, [pc, #228]	@ (8002b48 <StartTemp+0x104>)
 8002a62:	701a      	strb	r2, [r3, #0]
	  	  osDelay(40);
 8002a64:	2028      	movs	r0, #40	@ 0x28
 8002a66:	f004 fe23 	bl	80076b0 <osDelay>
	      //dev.delay_ms(40);

	      rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8002a6a:	4a36      	ldr	r2, [pc, #216]	@ (8002b44 <StartTemp+0x100>)
 8002a6c:	4937      	ldr	r1, [pc, #220]	@ (8002b4c <StartTemp+0x108>)
 8002a6e:	2007      	movs	r0, #7
 8002a70:	f7fe fc45 	bl	80012fe <bme280_get_sensor_data>
 8002a74:	4603      	mov	r3, r0
 8002a76:	461a      	mov	r2, r3
 8002a78:	4b33      	ldr	r3, [pc, #204]	@ (8002b48 <StartTemp+0x104>)
 8002a7a:	701a      	strb	r2, [r3, #0]
	      if (rslt == BME280_OK)
 8002a7c:	4b32      	ldr	r3, [pc, #200]	@ (8002b48 <StartTemp+0x104>)
 8002a7e:	f993 3000 	ldrsb.w	r3, [r3]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d13f      	bne.n	8002b06 <StartTemp+0xc2>
	      {
	        temperature = comp_data.temperature / 100.0f;
 8002a86:	4b31      	ldr	r3, [pc, #196]	@ (8002b4c <StartTemp+0x108>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	ee07 3a90 	vmov	s15, r3
 8002a8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a92:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002b50 <StartTemp+0x10c>
 8002a96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a9a:	4b2e      	ldr	r3, [pc, #184]	@ (8002b54 <StartTemp+0x110>)
 8002a9c:	edc3 7a00 	vstr	s15, [r3]
	        humidity = comp_data.humidity / 1024.0f;
 8002aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b4c <StartTemp+0x108>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	ee07 3a90 	vmov	s15, r3
 8002aa8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002aac:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8002b58 <StartTemp+0x114>
 8002ab0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ab4:	4b29      	ldr	r3, [pc, #164]	@ (8002b5c <StartTemp+0x118>)
 8002ab6:	edc3 7a00 	vstr	s15, [r3]
	        pressure = comp_data.pressure / 10000.0f;
 8002aba:	4b24      	ldr	r3, [pc, #144]	@ (8002b4c <StartTemp+0x108>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	ee07 3a90 	vmov	s15, r3
 8002ac2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ac6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002b60 <StartTemp+0x11c>
 8002aca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ace:	4b25      	ldr	r3, [pc, #148]	@ (8002b64 <StartTemp+0x120>)
 8002ad0:	edc3 7a00 	vstr	s15, [r3]
	        /*
	        sprintf(uart_buf,
	                "Temperatura: %.2f C\r\nWilgotnosc: %.2f %%\r\nCisnienie: %.2f hPa\r\n\r\n",
	                temperature, humidity, pressure);
	        */
	        sprintf(uart_buf, "Humidity: %.2f", humidity);
 8002ad4:	4b21      	ldr	r3, [pc, #132]	@ (8002b5c <StartTemp+0x118>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7fd fd35 	bl	8000548 <__aeabi_f2d>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	4921      	ldr	r1, [pc, #132]	@ (8002b68 <StartTemp+0x124>)
 8002ae4:	4821      	ldr	r0, [pc, #132]	@ (8002b6c <StartTemp+0x128>)
 8002ae6:	f008 f9ef 	bl	800aec8 <siprintf>
	        ssd1306_SetCursor(1,0);
 8002aea:	2100      	movs	r1, #0
 8002aec:	2001      	movs	r0, #1
 8002aee:	f000 fcf9 	bl	80034e4 <ssd1306_SetCursor>
	        ssd1306_WriteString(uart_buf, Font_7x10, White);
 8002af2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b70 <StartTemp+0x12c>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	9200      	str	r2, [sp, #0]
 8002af8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002afa:	481c      	ldr	r0, [pc, #112]	@ (8002b6c <StartTemp+0x128>)
 8002afc:	f000 fccc 	bl	8003498 <ssd1306_WriteString>
	        ssd1306_UpdateScreen();
 8002b00:	f000 fbbc 	bl	800327c <ssd1306_UpdateScreen>
 8002b04:	e012      	b.n	8002b2c <StartTemp+0xe8>
	        //HAL_UART_Transmit_IT(&huart2, (uint8_t*)uart_buf, strlen(uart_buf));
	      }
	      else
	      {
	        sprintf(uart_buf, "BME280 read error (%d)\r\n", rslt);
 8002b06:	4b10      	ldr	r3, [pc, #64]	@ (8002b48 <StartTemp+0x104>)
 8002b08:	f993 3000 	ldrsb.w	r3, [r3]
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4919      	ldr	r1, [pc, #100]	@ (8002b74 <StartTemp+0x130>)
 8002b10:	4816      	ldr	r0, [pc, #88]	@ (8002b6c <StartTemp+0x128>)
 8002b12:	f008 f9d9 	bl	800aec8 <siprintf>
	        HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 8002b16:	4815      	ldr	r0, [pc, #84]	@ (8002b6c <StartTemp+0x128>)
 8002b18:	f7fd fbaa 	bl	8000270 <strlen>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	f04f 33ff 	mov.w	r3, #4294967295
 8002b24:	4911      	ldr	r1, [pc, #68]	@ (8002b6c <StartTemp+0x128>)
 8002b26:	4814      	ldr	r0, [pc, #80]	@ (8002b78 <StartTemp+0x134>)
 8002b28:	f003 fbfa 	bl	8006320 <HAL_UART_Transmit>
	      }
	      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8002b2c:	2108      	movs	r1, #8
 8002b2e:	4804      	ldr	r0, [pc, #16]	@ (8002b40 <StartTemp+0xfc>)
 8002b30:	f001 f862 	bl	8003bf8 <HAL_GPIO_TogglePin>
	      osDelay(1000);
 8002b34:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b38:	f004 fdba 	bl	80076b0 <osDelay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8002b3c:	e786      	b.n	8002a4c <StartTemp+0x8>
 8002b3e:	bf00      	nop
 8002b40:	48000400 	.word	0x48000400
 8002b44:	200002f4 	.word	0x200002f4
 8002b48:	20000340 	.word	0x20000340
 8002b4c:	20000334 	.word	0x20000334
 8002b50:	42c80000 	.word	0x42c80000
 8002b54:	200002e8 	.word	0x200002e8
 8002b58:	44800000 	.word	0x44800000
 8002b5c:	200002ec 	.word	0x200002ec
 8002b60:	461c4000 	.word	0x461c4000
 8002b64:	200002f0 	.word	0x200002f0
 8002b68:	0800d1d8 	.word	0x0800d1d8
 8002b6c:	20000344 	.word	0x20000344
 8002b70:	0800da6c 	.word	0x0800da6c
 8002b74:	0800d1e8 	.word	0x0800d1e8
 8002b78:	20000248 	.word	0x20000248

08002b7c <StartEncoder>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEncoder */
void StartEncoder(void *argument)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEncoder */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10);
 8002b84:	200a      	movs	r0, #10
 8002b86:	f004 fd93 	bl	80076b0 <osDelay>
 8002b8a:	e7fb      	b.n	8002b84 <StartEncoder+0x8>

08002b8c <StartOLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOLED */
void StartOLED(void *argument)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOLED */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10);
 8002b94:	200a      	movs	r0, #10
 8002b96:	f004 fd8b 	bl	80076b0 <osDelay>
 8002b9a:	e7fb      	b.n	8002b94 <StartOLED+0x8>

08002b9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a04      	ldr	r2, [pc, #16]	@ (8002bbc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d101      	bne.n	8002bb2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002bae:	f000 fcfb 	bl	80035a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40001400 	.word	0x40001400

08002bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bc4:	b672      	cpsid	i
}
 8002bc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bc8:	bf00      	nop
 8002bca:	e7fd      	b.n	8002bc8 <Error_Handler+0x8>

08002bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bd2:	4b11      	ldr	r3, [pc, #68]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bd6:	4a10      	ldr	r2, [pc, #64]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002bd8:	f043 0301 	orr.w	r3, r3, #1
 8002bdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bde:	4b0e      	ldr	r3, [pc, #56]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	607b      	str	r3, [r7, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bea:	4b0b      	ldr	r3, [pc, #44]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bee:	4a0a      	ldr	r2, [pc, #40]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002bf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bf6:	4b08      	ldr	r3, [pc, #32]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bfe:	603b      	str	r3, [r7, #0]
 8002c00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c02:	2200      	movs	r2, #0
 8002c04:	210f      	movs	r1, #15
 8002c06:	f06f 0001 	mvn.w	r0, #1
 8002c0a:	f000 fdc9 	bl	80037a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40021000 	.word	0x40021000

08002c1c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b09e      	sub	sp, #120	@ 0x78
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c24:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	609a      	str	r2, [r3, #8]
 8002c30:	60da      	str	r2, [r3, #12]
 8002c32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c34:	f107 0310 	add.w	r3, r7, #16
 8002c38:	2254      	movs	r2, #84	@ 0x54
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f008 f9a8 	bl	800af92 <memset>
  if(hi2c->Instance==I2C1)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a1f      	ldr	r2, [pc, #124]	@ (8002cc4 <HAL_I2C_MspInit+0xa8>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d137      	bne.n	8002cbc <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002c4c:	2340      	movs	r3, #64	@ 0x40
 8002c4e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c50:	2300      	movs	r3, #0
 8002c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c54:	f107 0310 	add.w	r3, r7, #16
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f002 fe05 	bl	8005868 <HAL_RCCEx_PeriphCLKConfig>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002c64:	f7ff ffac 	bl	8002bc0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c68:	4b17      	ldr	r3, [pc, #92]	@ (8002cc8 <HAL_I2C_MspInit+0xac>)
 8002c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6c:	4a16      	ldr	r2, [pc, #88]	@ (8002cc8 <HAL_I2C_MspInit+0xac>)
 8002c6e:	f043 0301 	orr.w	r3, r3, #1
 8002c72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c74:	4b14      	ldr	r3, [pc, #80]	@ (8002cc8 <HAL_I2C_MspInit+0xac>)
 8002c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	60fb      	str	r3, [r7, #12]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002c80:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002c84:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c86:	2312      	movs	r3, #18
 8002c88:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c92:	2304      	movs	r3, #4
 8002c94:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c96:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ca0:	f000 fe28 	bl	80038f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ca4:	4b08      	ldr	r3, [pc, #32]	@ (8002cc8 <HAL_I2C_MspInit+0xac>)
 8002ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca8:	4a07      	ldr	r2, [pc, #28]	@ (8002cc8 <HAL_I2C_MspInit+0xac>)
 8002caa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002cae:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cb0:	4b05      	ldr	r3, [pc, #20]	@ (8002cc8 <HAL_I2C_MspInit+0xac>)
 8002cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cb8:	60bb      	str	r3, [r7, #8]
 8002cba:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002cbc:	bf00      	nop
 8002cbe:	3778      	adds	r7, #120	@ 0x78
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40005400 	.word	0x40005400
 8002cc8:	40021000 	.word	0x40021000

08002ccc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b09e      	sub	sp, #120	@ 0x78
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	605a      	str	r2, [r3, #4]
 8002cde:	609a      	str	r2, [r3, #8]
 8002ce0:	60da      	str	r2, [r3, #12]
 8002ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ce4:	f107 0310 	add.w	r3, r7, #16
 8002ce8:	2254      	movs	r2, #84	@ 0x54
 8002cea:	2100      	movs	r1, #0
 8002cec:	4618      	mov	r0, r3
 8002cee:	f008 f950 	bl	800af92 <memset>
  if(huart->Instance==USART2)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a2c      	ldr	r2, [pc, #176]	@ (8002da8 <HAL_UART_MspInit+0xdc>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d150      	bne.n	8002d9e <HAL_UART_MspInit+0xd2>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002d00:	2300      	movs	r3, #0
 8002d02:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d04:	f107 0310 	add.w	r3, r7, #16
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f002 fdad 	bl	8005868 <HAL_RCCEx_PeriphCLKConfig>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002d14:	f7ff ff54 	bl	8002bc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d18:	4b24      	ldr	r3, [pc, #144]	@ (8002dac <HAL_UART_MspInit+0xe0>)
 8002d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1c:	4a23      	ldr	r2, [pc, #140]	@ (8002dac <HAL_UART_MspInit+0xe0>)
 8002d1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d22:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d24:	4b21      	ldr	r3, [pc, #132]	@ (8002dac <HAL_UART_MspInit+0xe0>)
 8002d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d30:	4b1e      	ldr	r3, [pc, #120]	@ (8002dac <HAL_UART_MspInit+0xe0>)
 8002d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d34:	4a1d      	ldr	r2, [pc, #116]	@ (8002dac <HAL_UART_MspInit+0xe0>)
 8002d36:	f043 0301 	orr.w	r3, r3, #1
 8002d3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dac <HAL_UART_MspInit+0xe0>)
 8002d3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	60bb      	str	r3, [r7, #8]
 8002d46:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA1     ------> USART2_DE
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|VCP_TX_Pin;
 8002d48:	2306      	movs	r3, #6
 8002d4a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d50:	2300      	movs	r3, #0
 8002d52:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d54:	2303      	movs	r3, #3
 8002d56:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d58:	2307      	movs	r3, #7
 8002d5a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d5c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002d60:	4619      	mov	r1, r3
 8002d62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d66:	f000 fdc5 	bl	80038f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002d6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d6e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d70:	2302      	movs	r3, #2
 8002d72:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d74:	2300      	movs	r3, #0
 8002d76:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002d80:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002d84:	4619      	mov	r1, r3
 8002d86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d8a:	f000 fdb3 	bl	80038f4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2105      	movs	r1, #5
 8002d92:	2026      	movs	r0, #38	@ 0x26
 8002d94:	f000 fd04 	bl	80037a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d98:	2026      	movs	r0, #38	@ 0x26
 8002d9a:	f000 fd1d 	bl	80037d8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002d9e:	bf00      	nop
 8002da0:	3778      	adds	r7, #120	@ 0x78
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40004400 	.word	0x40004400
 8002dac:	40021000 	.word	0x40021000

08002db0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08e      	sub	sp, #56	@ 0x38
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002db8:	2300      	movs	r3, #0
 8002dba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002dbe:	4b34      	ldr	r3, [pc, #208]	@ (8002e90 <HAL_InitTick+0xe0>)
 8002dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc2:	4a33      	ldr	r2, [pc, #204]	@ (8002e90 <HAL_InitTick+0xe0>)
 8002dc4:	f043 0320 	orr.w	r3, r3, #32
 8002dc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dca:	4b31      	ldr	r3, [pc, #196]	@ (8002e90 <HAL_InitTick+0xe0>)
 8002dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002dd6:	f107 0210 	add.w	r2, r7, #16
 8002dda:	f107 0314 	add.w	r3, r7, #20
 8002dde:	4611      	mov	r1, r2
 8002de0:	4618      	mov	r0, r3
 8002de2:	f002 fcaf 	bl	8005744 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002de6:	6a3b      	ldr	r3, [r7, #32]
 8002de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d103      	bne.n	8002df8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002df0:	f002 fc7c 	bl	80056ec <HAL_RCC_GetPCLK1Freq>
 8002df4:	6378      	str	r0, [r7, #52]	@ 0x34
 8002df6:	e004      	b.n	8002e02 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002df8:	f002 fc78 	bl	80056ec <HAL_RCC_GetPCLK1Freq>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e04:	4a23      	ldr	r2, [pc, #140]	@ (8002e94 <HAL_InitTick+0xe4>)
 8002e06:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0a:	0c9b      	lsrs	r3, r3, #18
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8002e10:	4b21      	ldr	r3, [pc, #132]	@ (8002e98 <HAL_InitTick+0xe8>)
 8002e12:	4a22      	ldr	r2, [pc, #136]	@ (8002e9c <HAL_InitTick+0xec>)
 8002e14:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002e16:	4b20      	ldr	r3, [pc, #128]	@ (8002e98 <HAL_InitTick+0xe8>)
 8002e18:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e1c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8002e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8002e98 <HAL_InitTick+0xe8>)
 8002e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e22:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002e24:	4b1c      	ldr	r3, [pc, #112]	@ (8002e98 <HAL_InitTick+0xe8>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002e98 <HAL_InitTick+0xe8>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e30:	4b19      	ldr	r3, [pc, #100]	@ (8002e98 <HAL_InitTick+0xe8>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8002e36:	4818      	ldr	r0, [pc, #96]	@ (8002e98 <HAL_InitTick+0xe8>)
 8002e38:	f002 fffe 	bl	8005e38 <HAL_TIM_Base_Init>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002e42:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d11b      	bne.n	8002e82 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8002e4a:	4813      	ldr	r0, [pc, #76]	@ (8002e98 <HAL_InitTick+0xe8>)
 8002e4c:	f003 f856 	bl	8005efc <HAL_TIM_Base_Start_IT>
 8002e50:	4603      	mov	r3, r0
 8002e52:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002e56:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d111      	bne.n	8002e82 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002e5e:	2037      	movs	r0, #55	@ 0x37
 8002e60:	f000 fcba 	bl	80037d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b0f      	cmp	r3, #15
 8002e68:	d808      	bhi.n	8002e7c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	6879      	ldr	r1, [r7, #4]
 8002e6e:	2037      	movs	r0, #55	@ 0x37
 8002e70:	f000 fc96 	bl	80037a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e74:	4a0a      	ldr	r2, [pc, #40]	@ (8002ea0 <HAL_InitTick+0xf0>)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	e002      	b.n	8002e82 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002e82:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3738      	adds	r7, #56	@ 0x38
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	40021000 	.word	0x40021000
 8002e94:	431bde83 	.word	0x431bde83
 8002e98:	200003dc 	.word	0x200003dc
 8002e9c:	40001400 	.word	0x40001400
 8002ea0:	20000004 	.word	0x20000004

08002ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ea8:	bf00      	nop
 8002eaa:	e7fd      	b.n	8002ea8 <NMI_Handler+0x4>

08002eac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eb0:	bf00      	nop
 8002eb2:	e7fd      	b.n	8002eb0 <HardFault_Handler+0x4>

08002eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002eb8:	bf00      	nop
 8002eba:	e7fd      	b.n	8002eb8 <MemManage_Handler+0x4>

08002ebc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ec0:	bf00      	nop
 8002ec2:	e7fd      	b.n	8002ec0 <BusFault_Handler+0x4>

08002ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ec8:	bf00      	nop
 8002eca:	e7fd      	b.n	8002ec8 <UsageFault_Handler+0x4>

08002ecc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ed0:	bf00      	nop
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
	...

08002edc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ee0:	4802      	ldr	r0, [pc, #8]	@ (8002eec <USART2_IRQHandler+0x10>)
 8002ee2:	f003 faa7 	bl	8006434 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	20000248 	.word	0x20000248

08002ef0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002ef4:	4802      	ldr	r0, [pc, #8]	@ (8002f00 <TIM7_IRQHandler+0x10>)
 8002ef6:	f003 f855 	bl	8005fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002efa:	bf00      	nop
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	200003dc 	.word	0x200003dc

08002f04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
  return 1;
 8002f08:	2301      	movs	r3, #1
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <_kill>:

int _kill(int pid, int sig)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f1e:	f008 f88b 	bl	800b038 <__errno>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2216      	movs	r2, #22
 8002f26:	601a      	str	r2, [r3, #0]
  return -1;
 8002f28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <_exit>:

void _exit (int status)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f7ff ffe7 	bl	8002f14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f46:	bf00      	nop
 8002f48:	e7fd      	b.n	8002f46 <_exit+0x12>

08002f4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b086      	sub	sp, #24
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	60f8      	str	r0, [r7, #12]
 8002f52:	60b9      	str	r1, [r7, #8]
 8002f54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]
 8002f5a:	e00a      	b.n	8002f72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f5c:	f3af 8000 	nop.w
 8002f60:	4601      	mov	r1, r0
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	60ba      	str	r2, [r7, #8]
 8002f68:	b2ca      	uxtb	r2, r1
 8002f6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	617b      	str	r3, [r7, #20]
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	dbf0      	blt.n	8002f5c <_read+0x12>
  }

  return len;
 8002f7a:	687b      	ldr	r3, [r7, #4]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	e009      	b.n	8002faa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	60ba      	str	r2, [r7, #8]
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	617b      	str	r3, [r7, #20]
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	dbf1      	blt.n	8002f96 <_write+0x12>
  }
  return len;
 8002fb2:	687b      	ldr	r3, [r7, #4]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3718      	adds	r7, #24
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <_close>:

int _close(int file)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002fc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fe4:	605a      	str	r2, [r3, #4]
  return 0;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <_isatty>:

int _isatty(int file)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ffc:	2301      	movs	r3, #1
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr

0800300a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800300a:	b480      	push	{r7}
 800300c:	b085      	sub	sp, #20
 800300e:	af00      	add	r7, sp, #0
 8003010:	60f8      	str	r0, [r7, #12]
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003016:	2300      	movs	r3, #0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800302c:	4a14      	ldr	r2, [pc, #80]	@ (8003080 <_sbrk+0x5c>)
 800302e:	4b15      	ldr	r3, [pc, #84]	@ (8003084 <_sbrk+0x60>)
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003038:	4b13      	ldr	r3, [pc, #76]	@ (8003088 <_sbrk+0x64>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d102      	bne.n	8003046 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003040:	4b11      	ldr	r3, [pc, #68]	@ (8003088 <_sbrk+0x64>)
 8003042:	4a12      	ldr	r2, [pc, #72]	@ (800308c <_sbrk+0x68>)
 8003044:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003046:	4b10      	ldr	r3, [pc, #64]	@ (8003088 <_sbrk+0x64>)
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4413      	add	r3, r2
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	429a      	cmp	r2, r3
 8003052:	d207      	bcs.n	8003064 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003054:	f007 fff0 	bl	800b038 <__errno>
 8003058:	4603      	mov	r3, r0
 800305a:	220c      	movs	r2, #12
 800305c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800305e:	f04f 33ff 	mov.w	r3, #4294967295
 8003062:	e009      	b.n	8003078 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003064:	4b08      	ldr	r3, [pc, #32]	@ (8003088 <_sbrk+0x64>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800306a:	4b07      	ldr	r3, [pc, #28]	@ (8003088 <_sbrk+0x64>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4413      	add	r3, r2
 8003072:	4a05      	ldr	r2, [pc, #20]	@ (8003088 <_sbrk+0x64>)
 8003074:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003076:	68fb      	ldr	r3, [r7, #12]
}
 8003078:	4618      	mov	r0, r3
 800307a:	3718      	adds	r7, #24
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	2000c000 	.word	0x2000c000
 8003084:	00000400 	.word	0x00000400
 8003088:	20000428 	.word	0x20000428
 800308c:	20002290 	.word	0x20002290

08003090 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003094:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <SystemInit+0x20>)
 8003096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800309a:	4a05      	ldr	r2, [pc, #20]	@ (80030b0 <SystemInit+0x20>)
 800309c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80030a4:	bf00      	nop
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80030b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80030ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80030b8:	f7ff ffea 	bl	8003090 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030bc:	480c      	ldr	r0, [pc, #48]	@ (80030f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80030be:	490d      	ldr	r1, [pc, #52]	@ (80030f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80030c0:	4a0d      	ldr	r2, [pc, #52]	@ (80030f8 <LoopForever+0xe>)
  movs r3, #0
 80030c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030c4:	e002      	b.n	80030cc <LoopCopyDataInit>

080030c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030ca:	3304      	adds	r3, #4

080030cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030d0:	d3f9      	bcc.n	80030c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030d2:	4a0a      	ldr	r2, [pc, #40]	@ (80030fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80030d4:	4c0a      	ldr	r4, [pc, #40]	@ (8003100 <LoopForever+0x16>)
  movs r3, #0
 80030d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030d8:	e001      	b.n	80030de <LoopFillZerobss>

080030da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030dc:	3204      	adds	r2, #4

080030de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030e0:	d3fb      	bcc.n	80030da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030e2:	f007 ffaf 	bl	800b044 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80030e6:	f7ff fab9 	bl	800265c <main>

080030ea <LoopForever>:

LoopForever:
    b LoopForever
 80030ea:	e7fe      	b.n	80030ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80030ec:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80030f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030f4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80030f8:	0800ddfc 	.word	0x0800ddfc
  ldr r2, =_sbss
 80030fc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003100:	2000228c 	.word	0x2000228c

08003104 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003104:	e7fe      	b.n	8003104 <ADC1_IRQHandler>

08003106 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003106:	b480      	push	{r7}
 8003108:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800310a:	bf00      	nop
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af04      	add	r7, sp, #16
 800311a:	4603      	mov	r3, r0
 800311c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800311e:	f04f 33ff 	mov.w	r3, #4294967295
 8003122:	9302      	str	r3, [sp, #8]
 8003124:	2301      	movs	r3, #1
 8003126:	9301      	str	r3, [sp, #4]
 8003128:	1dfb      	adds	r3, r7, #7
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	2301      	movs	r3, #1
 800312e:	2200      	movs	r2, #0
 8003130:	2178      	movs	r1, #120	@ 0x78
 8003132:	4803      	ldr	r0, [pc, #12]	@ (8003140 <ssd1306_WriteCommand+0x2c>)
 8003134:	f001 f824 	bl	8004180 <HAL_I2C_Mem_Write>
}
 8003138:	bf00      	nop
 800313a:	3708      	adds	r7, #8
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	200001f4 	.word	0x200001f4

08003144 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af04      	add	r7, sp, #16
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	b29b      	uxth	r3, r3
 8003152:	f04f 32ff 	mov.w	r2, #4294967295
 8003156:	9202      	str	r2, [sp, #8]
 8003158:	9301      	str	r3, [sp, #4]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	2301      	movs	r3, #1
 8003160:	2240      	movs	r2, #64	@ 0x40
 8003162:	2178      	movs	r1, #120	@ 0x78
 8003164:	4803      	ldr	r0, [pc, #12]	@ (8003174 <ssd1306_WriteData+0x30>)
 8003166:	f001 f80b 	bl	8004180 <HAL_I2C_Mem_Write>
}
 800316a:	bf00      	nop
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	200001f4 	.word	0x200001f4

08003178 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800317c:	f7ff ffc3 	bl	8003106 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003180:	2064      	movs	r0, #100	@ 0x64
 8003182:	f000 fa31 	bl	80035e8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003186:	2000      	movs	r0, #0
 8003188:	f000 f9d8 	bl	800353c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800318c:	2020      	movs	r0, #32
 800318e:	f7ff ffc1 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003192:	2000      	movs	r0, #0
 8003194:	f7ff ffbe 	bl	8003114 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003198:	20b0      	movs	r0, #176	@ 0xb0
 800319a:	f7ff ffbb 	bl	8003114 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800319e:	20c8      	movs	r0, #200	@ 0xc8
 80031a0:	f7ff ffb8 	bl	8003114 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80031a4:	2000      	movs	r0, #0
 80031a6:	f7ff ffb5 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80031aa:	2010      	movs	r0, #16
 80031ac:	f7ff ffb2 	bl	8003114 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80031b0:	2040      	movs	r0, #64	@ 0x40
 80031b2:	f7ff ffaf 	bl	8003114 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80031b6:	20ff      	movs	r0, #255	@ 0xff
 80031b8:	f000 f9ac 	bl	8003514 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80031bc:	20a1      	movs	r0, #161	@ 0xa1
 80031be:	f7ff ffa9 	bl	8003114 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80031c2:	20a6      	movs	r0, #166	@ 0xa6
 80031c4:	f7ff ffa6 	bl	8003114 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80031c8:	20a8      	movs	r0, #168	@ 0xa8
 80031ca:	f7ff ffa3 	bl	8003114 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80031ce:	203f      	movs	r0, #63	@ 0x3f
 80031d0:	f7ff ffa0 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80031d4:	20a4      	movs	r0, #164	@ 0xa4
 80031d6:	f7ff ff9d 	bl	8003114 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80031da:	20d3      	movs	r0, #211	@ 0xd3
 80031dc:	f7ff ff9a 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80031e0:	2000      	movs	r0, #0
 80031e2:	f7ff ff97 	bl	8003114 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80031e6:	20d5      	movs	r0, #213	@ 0xd5
 80031e8:	f7ff ff94 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80031ec:	20f0      	movs	r0, #240	@ 0xf0
 80031ee:	f7ff ff91 	bl	8003114 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80031f2:	20d9      	movs	r0, #217	@ 0xd9
 80031f4:	f7ff ff8e 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80031f8:	2022      	movs	r0, #34	@ 0x22
 80031fa:	f7ff ff8b 	bl	8003114 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80031fe:	20da      	movs	r0, #218	@ 0xda
 8003200:	f7ff ff88 	bl	8003114 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003204:	2012      	movs	r0, #18
 8003206:	f7ff ff85 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800320a:	20db      	movs	r0, #219	@ 0xdb
 800320c:	f7ff ff82 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003210:	2020      	movs	r0, #32
 8003212:	f7ff ff7f 	bl	8003114 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003216:	208d      	movs	r0, #141	@ 0x8d
 8003218:	f7ff ff7c 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800321c:	2014      	movs	r0, #20
 800321e:	f7ff ff79 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003222:	2001      	movs	r0, #1
 8003224:	f000 f98a 	bl	800353c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003228:	2000      	movs	r0, #0
 800322a:	f000 f80f 	bl	800324c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800322e:	f000 f825 	bl	800327c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003232:	4b05      	ldr	r3, [pc, #20]	@ (8003248 <ssd1306_Init+0xd0>)
 8003234:	2200      	movs	r2, #0
 8003236:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003238:	4b03      	ldr	r3, [pc, #12]	@ (8003248 <ssd1306_Init+0xd0>)
 800323a:	2200      	movs	r2, #0
 800323c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800323e:	4b02      	ldr	r3, [pc, #8]	@ (8003248 <ssd1306_Init+0xd0>)
 8003240:	2201      	movs	r2, #1
 8003242:	711a      	strb	r2, [r3, #4]
}
 8003244:	bf00      	nop
 8003246:	bd80      	pop	{r7, pc}
 8003248:	2000082c 	.word	0x2000082c

0800324c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d101      	bne.n	8003260 <ssd1306_Fill+0x14>
 800325c:	2300      	movs	r3, #0
 800325e:	e000      	b.n	8003262 <ssd1306_Fill+0x16>
 8003260:	23ff      	movs	r3, #255	@ 0xff
 8003262:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003266:	4619      	mov	r1, r3
 8003268:	4803      	ldr	r0, [pc, #12]	@ (8003278 <ssd1306_Fill+0x2c>)
 800326a:	f007 fe92 	bl	800af92 <memset>
}
 800326e:	bf00      	nop
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	2000042c 	.word	0x2000042c

0800327c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003282:	2300      	movs	r3, #0
 8003284:	71fb      	strb	r3, [r7, #7]
 8003286:	e016      	b.n	80032b6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003288:	79fb      	ldrb	r3, [r7, #7]
 800328a:	3b50      	subs	r3, #80	@ 0x50
 800328c:	b2db      	uxtb	r3, r3
 800328e:	4618      	mov	r0, r3
 8003290:	f7ff ff40 	bl	8003114 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003294:	2000      	movs	r0, #0
 8003296:	f7ff ff3d 	bl	8003114 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800329a:	2010      	movs	r0, #16
 800329c:	f7ff ff3a 	bl	8003114 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80032a0:	79fb      	ldrb	r3, [r7, #7]
 80032a2:	01db      	lsls	r3, r3, #7
 80032a4:	4a08      	ldr	r2, [pc, #32]	@ (80032c8 <ssd1306_UpdateScreen+0x4c>)
 80032a6:	4413      	add	r3, r2
 80032a8:	2180      	movs	r1, #128	@ 0x80
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff ff4a 	bl	8003144 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80032b0:	79fb      	ldrb	r3, [r7, #7]
 80032b2:	3301      	adds	r3, #1
 80032b4:	71fb      	strb	r3, [r7, #7]
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	2b07      	cmp	r3, #7
 80032ba:	d9e5      	bls.n	8003288 <ssd1306_UpdateScreen+0xc>
    }
}
 80032bc:	bf00      	nop
 80032be:	bf00      	nop
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	2000042c 	.word	0x2000042c

080032cc <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	4603      	mov	r3, r0
 80032d4:	71fb      	strb	r3, [r7, #7]
 80032d6:	460b      	mov	r3, r1
 80032d8:	71bb      	strb	r3, [r7, #6]
 80032da:	4613      	mov	r3, r2
 80032dc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80032de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	db3d      	blt.n	8003362 <ssd1306_DrawPixel+0x96>
 80032e6:	79bb      	ldrb	r3, [r7, #6]
 80032e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80032ea:	d83a      	bhi.n	8003362 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80032ec:	797b      	ldrb	r3, [r7, #5]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d11a      	bne.n	8003328 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80032f2:	79fa      	ldrb	r2, [r7, #7]
 80032f4:	79bb      	ldrb	r3, [r7, #6]
 80032f6:	08db      	lsrs	r3, r3, #3
 80032f8:	b2d8      	uxtb	r0, r3
 80032fa:	4603      	mov	r3, r0
 80032fc:	01db      	lsls	r3, r3, #7
 80032fe:	4413      	add	r3, r2
 8003300:	4a1b      	ldr	r2, [pc, #108]	@ (8003370 <ssd1306_DrawPixel+0xa4>)
 8003302:	5cd3      	ldrb	r3, [r2, r3]
 8003304:	b25a      	sxtb	r2, r3
 8003306:	79bb      	ldrb	r3, [r7, #6]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	2101      	movs	r1, #1
 800330e:	fa01 f303 	lsl.w	r3, r1, r3
 8003312:	b25b      	sxtb	r3, r3
 8003314:	4313      	orrs	r3, r2
 8003316:	b259      	sxtb	r1, r3
 8003318:	79fa      	ldrb	r2, [r7, #7]
 800331a:	4603      	mov	r3, r0
 800331c:	01db      	lsls	r3, r3, #7
 800331e:	4413      	add	r3, r2
 8003320:	b2c9      	uxtb	r1, r1
 8003322:	4a13      	ldr	r2, [pc, #76]	@ (8003370 <ssd1306_DrawPixel+0xa4>)
 8003324:	54d1      	strb	r1, [r2, r3]
 8003326:	e01d      	b.n	8003364 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003328:	79fa      	ldrb	r2, [r7, #7]
 800332a:	79bb      	ldrb	r3, [r7, #6]
 800332c:	08db      	lsrs	r3, r3, #3
 800332e:	b2d8      	uxtb	r0, r3
 8003330:	4603      	mov	r3, r0
 8003332:	01db      	lsls	r3, r3, #7
 8003334:	4413      	add	r3, r2
 8003336:	4a0e      	ldr	r2, [pc, #56]	@ (8003370 <ssd1306_DrawPixel+0xa4>)
 8003338:	5cd3      	ldrb	r3, [r2, r3]
 800333a:	b25a      	sxtb	r2, r3
 800333c:	79bb      	ldrb	r3, [r7, #6]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	2101      	movs	r1, #1
 8003344:	fa01 f303 	lsl.w	r3, r1, r3
 8003348:	b25b      	sxtb	r3, r3
 800334a:	43db      	mvns	r3, r3
 800334c:	b25b      	sxtb	r3, r3
 800334e:	4013      	ands	r3, r2
 8003350:	b259      	sxtb	r1, r3
 8003352:	79fa      	ldrb	r2, [r7, #7]
 8003354:	4603      	mov	r3, r0
 8003356:	01db      	lsls	r3, r3, #7
 8003358:	4413      	add	r3, r2
 800335a:	b2c9      	uxtb	r1, r1
 800335c:	4a04      	ldr	r2, [pc, #16]	@ (8003370 <ssd1306_DrawPixel+0xa4>)
 800335e:	54d1      	strb	r1, [r2, r3]
 8003360:	e000      	b.n	8003364 <ssd1306_DrawPixel+0x98>
        return;
 8003362:	bf00      	nop
    }
}
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	2000042c 	.word	0x2000042c

08003374 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003374:	b590      	push	{r4, r7, lr}
 8003376:	b089      	sub	sp, #36	@ 0x24
 8003378:	af00      	add	r7, sp, #0
 800337a:	4604      	mov	r4, r0
 800337c:	4638      	mov	r0, r7
 800337e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003382:	4623      	mov	r3, r4
 8003384:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	2b1f      	cmp	r3, #31
 800338a:	d902      	bls.n	8003392 <ssd1306_WriteChar+0x1e>
 800338c:	7bfb      	ldrb	r3, [r7, #15]
 800338e:	2b7e      	cmp	r3, #126	@ 0x7e
 8003390:	d901      	bls.n	8003396 <ssd1306_WriteChar+0x22>
        return 0;
 8003392:	2300      	movs	r3, #0
 8003394:	e079      	b.n	800348a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d005      	beq.n	80033a8 <ssd1306_WriteChar+0x34>
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	7bfb      	ldrb	r3, [r7, #15]
 80033a0:	3b20      	subs	r3, #32
 80033a2:	4413      	add	r3, r2
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	e000      	b.n	80033aa <ssd1306_WriteChar+0x36>
 80033a8:	783b      	ldrb	r3, [r7, #0]
 80033aa:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80033ac:	4b39      	ldr	r3, [pc, #228]	@ (8003494 <ssd1306_WriteChar+0x120>)
 80033ae:	881b      	ldrh	r3, [r3, #0]
 80033b0:	461a      	mov	r2, r3
 80033b2:	7dfb      	ldrb	r3, [r7, #23]
 80033b4:	4413      	add	r3, r2
 80033b6:	2b80      	cmp	r3, #128	@ 0x80
 80033b8:	dc06      	bgt.n	80033c8 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80033ba:	4b36      	ldr	r3, [pc, #216]	@ (8003494 <ssd1306_WriteChar+0x120>)
 80033bc:	885b      	ldrh	r3, [r3, #2]
 80033be:	461a      	mov	r2, r3
 80033c0:	787b      	ldrb	r3, [r7, #1]
 80033c2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80033c4:	2b40      	cmp	r3, #64	@ 0x40
 80033c6:	dd01      	ble.n	80033cc <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80033c8:	2300      	movs	r3, #0
 80033ca:	e05e      	b.n	800348a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80033cc:	2300      	movs	r3, #0
 80033ce:	61fb      	str	r3, [r7, #28]
 80033d0:	e04d      	b.n	800346e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	3b20      	subs	r3, #32
 80033d8:	7879      	ldrb	r1, [r7, #1]
 80033da:	fb01 f303 	mul.w	r3, r1, r3
 80033de:	4619      	mov	r1, r3
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	440b      	add	r3, r1
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	4413      	add	r3, r2
 80033e8:	881b      	ldrh	r3, [r3, #0]
 80033ea:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80033ec:	2300      	movs	r3, #0
 80033ee:	61bb      	str	r3, [r7, #24]
 80033f0:	e036      	b.n	8003460 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d013      	beq.n	800342a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003402:	4b24      	ldr	r3, [pc, #144]	@ (8003494 <ssd1306_WriteChar+0x120>)
 8003404:	881b      	ldrh	r3, [r3, #0]
 8003406:	b2da      	uxtb	r2, r3
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	b2db      	uxtb	r3, r3
 800340c:	4413      	add	r3, r2
 800340e:	b2d8      	uxtb	r0, r3
 8003410:	4b20      	ldr	r3, [pc, #128]	@ (8003494 <ssd1306_WriteChar+0x120>)
 8003412:	885b      	ldrh	r3, [r3, #2]
 8003414:	b2da      	uxtb	r2, r3
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	b2db      	uxtb	r3, r3
 800341a:	4413      	add	r3, r2
 800341c:	b2db      	uxtb	r3, r3
 800341e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003422:	4619      	mov	r1, r3
 8003424:	f7ff ff52 	bl	80032cc <ssd1306_DrawPixel>
 8003428:	e017      	b.n	800345a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800342a:	4b1a      	ldr	r3, [pc, #104]	@ (8003494 <ssd1306_WriteChar+0x120>)
 800342c:	881b      	ldrh	r3, [r3, #0]
 800342e:	b2da      	uxtb	r2, r3
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	b2db      	uxtb	r3, r3
 8003434:	4413      	add	r3, r2
 8003436:	b2d8      	uxtb	r0, r3
 8003438:	4b16      	ldr	r3, [pc, #88]	@ (8003494 <ssd1306_WriteChar+0x120>)
 800343a:	885b      	ldrh	r3, [r3, #2]
 800343c:	b2da      	uxtb	r2, r3
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	b2db      	uxtb	r3, r3
 8003442:	4413      	add	r3, r2
 8003444:	b2d9      	uxtb	r1, r3
 8003446:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800344a:	2b00      	cmp	r3, #0
 800344c:	bf0c      	ite	eq
 800344e:	2301      	moveq	r3, #1
 8003450:	2300      	movne	r3, #0
 8003452:	b2db      	uxtb	r3, r3
 8003454:	461a      	mov	r2, r3
 8003456:	f7ff ff39 	bl	80032cc <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	3301      	adds	r3, #1
 800345e:	61bb      	str	r3, [r7, #24]
 8003460:	7dfb      	ldrb	r3, [r7, #23]
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	429a      	cmp	r2, r3
 8003466:	d3c4      	bcc.n	80033f2 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	3301      	adds	r3, #1
 800346c:	61fb      	str	r3, [r7, #28]
 800346e:	787b      	ldrb	r3, [r7, #1]
 8003470:	461a      	mov	r2, r3
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	4293      	cmp	r3, r2
 8003476:	d3ac      	bcc.n	80033d2 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003478:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <ssd1306_WriteChar+0x120>)
 800347a:	881a      	ldrh	r2, [r3, #0]
 800347c:	7dfb      	ldrb	r3, [r7, #23]
 800347e:	b29b      	uxth	r3, r3
 8003480:	4413      	add	r3, r2
 8003482:	b29a      	uxth	r2, r3
 8003484:	4b03      	ldr	r3, [pc, #12]	@ (8003494 <ssd1306_WriteChar+0x120>)
 8003486:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003488:	7bfb      	ldrb	r3, [r7, #15]
}
 800348a:	4618      	mov	r0, r3
 800348c:	3724      	adds	r7, #36	@ 0x24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd90      	pop	{r4, r7, pc}
 8003492:	bf00      	nop
 8003494:	2000082c 	.word	0x2000082c

08003498 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af02      	add	r7, sp, #8
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	4638      	mov	r0, r7
 80034a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80034a6:	e013      	b.n	80034d0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	7818      	ldrb	r0, [r3, #0]
 80034ac:	7e3b      	ldrb	r3, [r7, #24]
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	463b      	mov	r3, r7
 80034b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034b4:	f7ff ff5e 	bl	8003374 <ssd1306_WriteChar>
 80034b8:	4603      	mov	r3, r0
 80034ba:	461a      	mov	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d002      	beq.n	80034ca <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	e008      	b.n	80034dc <ssd1306_WriteString+0x44>
        }
        str++;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	3301      	adds	r3, #1
 80034ce:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d1e7      	bne.n	80034a8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	781b      	ldrb	r3, [r3, #0]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	4603      	mov	r3, r0
 80034ec:	460a      	mov	r2, r1
 80034ee:	71fb      	strb	r3, [r7, #7]
 80034f0:	4613      	mov	r3, r2
 80034f2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80034f4:	79fb      	ldrb	r3, [r7, #7]
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	4b05      	ldr	r3, [pc, #20]	@ (8003510 <ssd1306_SetCursor+0x2c>)
 80034fa:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80034fc:	79bb      	ldrb	r3, [r7, #6]
 80034fe:	b29a      	uxth	r2, r3
 8003500:	4b03      	ldr	r3, [pc, #12]	@ (8003510 <ssd1306_SetCursor+0x2c>)
 8003502:	805a      	strh	r2, [r3, #2]
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	2000082c 	.word	0x2000082c

08003514 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	4603      	mov	r3, r0
 800351c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800351e:	2381      	movs	r3, #129	@ 0x81
 8003520:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003522:	7bfb      	ldrb	r3, [r7, #15]
 8003524:	4618      	mov	r0, r3
 8003526:	f7ff fdf5 	bl	8003114 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800352a:	79fb      	ldrb	r3, [r7, #7]
 800352c:	4618      	mov	r0, r3
 800352e:	f7ff fdf1 	bl	8003114 <ssd1306_WriteCommand>
}
 8003532:	bf00      	nop
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
	...

0800353c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	4603      	mov	r3, r0
 8003544:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003546:	79fb      	ldrb	r3, [r7, #7]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d005      	beq.n	8003558 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800354c:	23af      	movs	r3, #175	@ 0xaf
 800354e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003550:	4b08      	ldr	r3, [pc, #32]	@ (8003574 <ssd1306_SetDisplayOn+0x38>)
 8003552:	2201      	movs	r2, #1
 8003554:	715a      	strb	r2, [r3, #5]
 8003556:	e004      	b.n	8003562 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003558:	23ae      	movs	r3, #174	@ 0xae
 800355a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800355c:	4b05      	ldr	r3, [pc, #20]	@ (8003574 <ssd1306_SetDisplayOn+0x38>)
 800355e:	2200      	movs	r2, #0
 8003560:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003562:	7bfb      	ldrb	r3, [r7, #15]
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff fdd5 	bl	8003114 <ssd1306_WriteCommand>
}
 800356a:	bf00      	nop
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	2000082c 	.word	0x2000082c

08003578 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003582:	2003      	movs	r0, #3
 8003584:	f000 f901 	bl	800378a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003588:	200f      	movs	r0, #15
 800358a:	f7ff fc11 	bl	8002db0 <HAL_InitTick>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d002      	beq.n	800359a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	71fb      	strb	r3, [r7, #7]
 8003598:	e001      	b.n	800359e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800359a:	f7ff fb17 	bl	8002bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800359e:	79fb      	ldrb	r3, [r7, #7]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80035ac:	4b06      	ldr	r3, [pc, #24]	@ (80035c8 <HAL_IncTick+0x20>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	461a      	mov	r2, r3
 80035b2:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <HAL_IncTick+0x24>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4413      	add	r3, r2
 80035b8:	4a04      	ldr	r2, [pc, #16]	@ (80035cc <HAL_IncTick+0x24>)
 80035ba:	6013      	str	r3, [r2, #0]
}
 80035bc:	bf00      	nop
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	20000008 	.word	0x20000008
 80035cc:	20000834 	.word	0x20000834

080035d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  return uwTick;
 80035d4:	4b03      	ldr	r3, [pc, #12]	@ (80035e4 <HAL_GetTick+0x14>)
 80035d6:	681b      	ldr	r3, [r3, #0]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	20000834 	.word	0x20000834

080035e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035f0:	f7ff ffee 	bl	80035d0 <HAL_GetTick>
 80035f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003600:	d005      	beq.n	800360e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003602:	4b0a      	ldr	r3, [pc, #40]	@ (800362c <HAL_Delay+0x44>)
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	461a      	mov	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	4413      	add	r3, r2
 800360c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800360e:	bf00      	nop
 8003610:	f7ff ffde 	bl	80035d0 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	429a      	cmp	r2, r3
 800361e:	d8f7      	bhi.n	8003610 <HAL_Delay+0x28>
  {
  }
}
 8003620:	bf00      	nop
 8003622:	bf00      	nop
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	20000008 	.word	0x20000008

08003630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f003 0307 	and.w	r3, r3, #7
 800363e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003640:	4b0c      	ldr	r3, [pc, #48]	@ (8003674 <__NVIC_SetPriorityGrouping+0x44>)
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003646:	68ba      	ldr	r2, [r7, #8]
 8003648:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800364c:	4013      	ands	r3, r2
 800364e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003658:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800365c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003662:	4a04      	ldr	r2, [pc, #16]	@ (8003674 <__NVIC_SetPriorityGrouping+0x44>)
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	60d3      	str	r3, [r2, #12]
}
 8003668:	bf00      	nop
 800366a:	3714      	adds	r7, #20
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	e000ed00 	.word	0xe000ed00

08003678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800367c:	4b04      	ldr	r3, [pc, #16]	@ (8003690 <__NVIC_GetPriorityGrouping+0x18>)
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	0a1b      	lsrs	r3, r3, #8
 8003682:	f003 0307 	and.w	r3, r3, #7
}
 8003686:	4618      	mov	r0, r3
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr
 8003690:	e000ed00 	.word	0xe000ed00

08003694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	4603      	mov	r3, r0
 800369c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800369e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	db0b      	blt.n	80036be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	f003 021f 	and.w	r2, r3, #31
 80036ac:	4907      	ldr	r1, [pc, #28]	@ (80036cc <__NVIC_EnableIRQ+0x38>)
 80036ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b2:	095b      	lsrs	r3, r3, #5
 80036b4:	2001      	movs	r0, #1
 80036b6:	fa00 f202 	lsl.w	r2, r0, r2
 80036ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036be:	bf00      	nop
 80036c0:	370c      	adds	r7, #12
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	e000e100 	.word	0xe000e100

080036d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	4603      	mov	r3, r0
 80036d8:	6039      	str	r1, [r7, #0]
 80036da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	db0a      	blt.n	80036fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	490c      	ldr	r1, [pc, #48]	@ (800371c <__NVIC_SetPriority+0x4c>)
 80036ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ee:	0112      	lsls	r2, r2, #4
 80036f0:	b2d2      	uxtb	r2, r2
 80036f2:	440b      	add	r3, r1
 80036f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036f8:	e00a      	b.n	8003710 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	b2da      	uxtb	r2, r3
 80036fe:	4908      	ldr	r1, [pc, #32]	@ (8003720 <__NVIC_SetPriority+0x50>)
 8003700:	79fb      	ldrb	r3, [r7, #7]
 8003702:	f003 030f 	and.w	r3, r3, #15
 8003706:	3b04      	subs	r3, #4
 8003708:	0112      	lsls	r2, r2, #4
 800370a:	b2d2      	uxtb	r2, r2
 800370c:	440b      	add	r3, r1
 800370e:	761a      	strb	r2, [r3, #24]
}
 8003710:	bf00      	nop
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr
 800371c:	e000e100 	.word	0xe000e100
 8003720:	e000ed00 	.word	0xe000ed00

08003724 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003724:	b480      	push	{r7}
 8003726:	b089      	sub	sp, #36	@ 0x24
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f003 0307 	and.w	r3, r3, #7
 8003736:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	f1c3 0307 	rsb	r3, r3, #7
 800373e:	2b04      	cmp	r3, #4
 8003740:	bf28      	it	cs
 8003742:	2304      	movcs	r3, #4
 8003744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	3304      	adds	r3, #4
 800374a:	2b06      	cmp	r3, #6
 800374c:	d902      	bls.n	8003754 <NVIC_EncodePriority+0x30>
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	3b03      	subs	r3, #3
 8003752:	e000      	b.n	8003756 <NVIC_EncodePriority+0x32>
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003758:	f04f 32ff 	mov.w	r2, #4294967295
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	fa02 f303 	lsl.w	r3, r2, r3
 8003762:	43da      	mvns	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	401a      	ands	r2, r3
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800376c:	f04f 31ff 	mov.w	r1, #4294967295
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	fa01 f303 	lsl.w	r3, r1, r3
 8003776:	43d9      	mvns	r1, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800377c:	4313      	orrs	r3, r2
         );
}
 800377e:	4618      	mov	r0, r3
 8003780:	3724      	adds	r7, #36	@ 0x24
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800378a:	b580      	push	{r7, lr}
 800378c:	b082      	sub	sp, #8
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7ff ff4c 	bl	8003630 <__NVIC_SetPriorityGrouping>
}
 8003798:	bf00      	nop
 800379a:	3708      	adds	r7, #8
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	4603      	mov	r3, r0
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80037ae:	2300      	movs	r3, #0
 80037b0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037b2:	f7ff ff61 	bl	8003678 <__NVIC_GetPriorityGrouping>
 80037b6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	68b9      	ldr	r1, [r7, #8]
 80037bc:	6978      	ldr	r0, [r7, #20]
 80037be:	f7ff ffb1 	bl	8003724 <NVIC_EncodePriority>
 80037c2:	4602      	mov	r2, r0
 80037c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037c8:	4611      	mov	r1, r2
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff ff80 	bl	80036d0 <__NVIC_SetPriority>
}
 80037d0:	bf00      	nop
 80037d2:	3718      	adds	r7, #24
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	4603      	mov	r3, r0
 80037e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7ff ff54 	bl	8003694 <__NVIC_EnableIRQ>
}
 80037ec:	bf00      	nop
 80037ee:	3708      	adds	r7, #8
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b085      	sub	sp, #20
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037fc:	2300      	movs	r3, #0
 80037fe:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d008      	beq.n	800381e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2204      	movs	r2, #4
 8003810:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e022      	b.n	8003864 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 020e 	bic.w	r2, r2, #14
 800382c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 0201 	bic.w	r2, r2, #1
 800383c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003842:	f003 021c 	and.w	r2, r3, #28
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384a:	2101      	movs	r1, #1
 800384c:	fa01 f202 	lsl.w	r2, r1, r2
 8003850:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2201      	movs	r2, #1
 8003856:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003862:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003864:	4618      	mov	r0, r3
 8003866:	3714      	adds	r7, #20
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003878:	2300      	movs	r3, #0
 800387a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b02      	cmp	r3, #2
 8003886:	d005      	beq.n	8003894 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2204      	movs	r2, #4
 800388c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	73fb      	strb	r3, [r7, #15]
 8003892:	e029      	b.n	80038e8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 020e 	bic.w	r2, r2, #14
 80038a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0201 	bic.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b8:	f003 021c 	and.w	r2, r3, #28
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c0:	2101      	movs	r1, #1
 80038c2:	fa01 f202 	lsl.w	r2, r1, r2
 80038c6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d003      	beq.n	80038e8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	4798      	blx	r3
    }
  }
  return status;
 80038e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
	...

080038f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b087      	sub	sp, #28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038fe:	2300      	movs	r3, #0
 8003900:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003902:	e148      	b.n	8003b96 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	2101      	movs	r1, #1
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	fa01 f303 	lsl.w	r3, r1, r3
 8003910:	4013      	ands	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2b00      	cmp	r3, #0
 8003918:	f000 813a 	beq.w	8003b90 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f003 0303 	and.w	r3, r3, #3
 8003924:	2b01      	cmp	r3, #1
 8003926:	d005      	beq.n	8003934 <HAL_GPIO_Init+0x40>
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f003 0303 	and.w	r3, r3, #3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d130      	bne.n	8003996 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	2203      	movs	r2, #3
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	43db      	mvns	r3, r3
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4013      	ands	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	68da      	ldr	r2, [r3, #12]
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	4313      	orrs	r3, r2
 800395c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800396a:	2201      	movs	r2, #1
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	43db      	mvns	r3, r3
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	4013      	ands	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	091b      	lsrs	r3, r3, #4
 8003980:	f003 0201 	and.w	r2, r3, #1
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	4313      	orrs	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	2b03      	cmp	r3, #3
 80039a0:	d017      	beq.n	80039d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	2203      	movs	r2, #3
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	43db      	mvns	r3, r3
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	4013      	ands	r3, r2
 80039b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	689a      	ldr	r2, [r3, #8]
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	005b      	lsls	r3, r3, #1
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d123      	bne.n	8003a26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	08da      	lsrs	r2, r3, #3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3208      	adds	r2, #8
 80039e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	220f      	movs	r2, #15
 80039f6:	fa02 f303 	lsl.w	r3, r2, r3
 80039fa:	43db      	mvns	r3, r3
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4013      	ands	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	691a      	ldr	r2, [r3, #16]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	08da      	lsrs	r2, r3, #3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3208      	adds	r2, #8
 8003a20:	6939      	ldr	r1, [r7, #16]
 8003a22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	2203      	movs	r2, #3
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	43db      	mvns	r3, r3
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f003 0203 	and.w	r2, r3, #3
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	f000 8094 	beq.w	8003b90 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a68:	4b52      	ldr	r3, [pc, #328]	@ (8003bb4 <HAL_GPIO_Init+0x2c0>)
 8003a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6c:	4a51      	ldr	r2, [pc, #324]	@ (8003bb4 <HAL_GPIO_Init+0x2c0>)
 8003a6e:	f043 0301 	orr.w	r3, r3, #1
 8003a72:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a74:	4b4f      	ldr	r3, [pc, #316]	@ (8003bb4 <HAL_GPIO_Init+0x2c0>)
 8003a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	60bb      	str	r3, [r7, #8]
 8003a7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a80:	4a4d      	ldr	r2, [pc, #308]	@ (8003bb8 <HAL_GPIO_Init+0x2c4>)
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	089b      	lsrs	r3, r3, #2
 8003a86:	3302      	adds	r3, #2
 8003a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f003 0303 	and.w	r3, r3, #3
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	220f      	movs	r2, #15
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003aaa:	d00d      	beq.n	8003ac8 <HAL_GPIO_Init+0x1d4>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a43      	ldr	r2, [pc, #268]	@ (8003bbc <HAL_GPIO_Init+0x2c8>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d007      	beq.n	8003ac4 <HAL_GPIO_Init+0x1d0>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a42      	ldr	r2, [pc, #264]	@ (8003bc0 <HAL_GPIO_Init+0x2cc>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d101      	bne.n	8003ac0 <HAL_GPIO_Init+0x1cc>
 8003abc:	2302      	movs	r3, #2
 8003abe:	e004      	b.n	8003aca <HAL_GPIO_Init+0x1d6>
 8003ac0:	2307      	movs	r3, #7
 8003ac2:	e002      	b.n	8003aca <HAL_GPIO_Init+0x1d6>
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e000      	b.n	8003aca <HAL_GPIO_Init+0x1d6>
 8003ac8:	2300      	movs	r3, #0
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	f002 0203 	and.w	r2, r2, #3
 8003ad0:	0092      	lsls	r2, r2, #2
 8003ad2:	4093      	lsls	r3, r2
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ada:	4937      	ldr	r1, [pc, #220]	@ (8003bb8 <HAL_GPIO_Init+0x2c4>)
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	089b      	lsrs	r3, r3, #2
 8003ae0:	3302      	adds	r3, #2
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ae8:	4b36      	ldr	r3, [pc, #216]	@ (8003bc4 <HAL_GPIO_Init+0x2d0>)
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	43db      	mvns	r3, r3
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	4013      	ands	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003b04:	693a      	ldr	r2, [r7, #16]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b0c:	4a2d      	ldr	r2, [pc, #180]	@ (8003bc4 <HAL_GPIO_Init+0x2d0>)
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b12:	4b2c      	ldr	r3, [pc, #176]	@ (8003bc4 <HAL_GPIO_Init+0x2d0>)
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b36:	4a23      	ldr	r2, [pc, #140]	@ (8003bc4 <HAL_GPIO_Init+0x2d0>)
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b3c:	4b21      	ldr	r3, [pc, #132]	@ (8003bc4 <HAL_GPIO_Init+0x2d0>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	43db      	mvns	r3, r3
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b60:	4a18      	ldr	r2, [pc, #96]	@ (8003bc4 <HAL_GPIO_Init+0x2d0>)
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b66:	4b17      	ldr	r3, [pc, #92]	@ (8003bc4 <HAL_GPIO_Init+0x2d0>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	4013      	ands	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8003bc4 <HAL_GPIO_Init+0x2d0>)
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	3301      	adds	r3, #1
 8003b94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f47f aeaf 	bne.w	8003904 <HAL_GPIO_Init+0x10>
  }
}
 8003ba6:	bf00      	nop
 8003ba8:	bf00      	nop
 8003baa:	371c      	adds	r7, #28
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	40010000 	.word	0x40010000
 8003bbc:	48000400 	.word	0x48000400
 8003bc0:	48000800 	.word	0x48000800
 8003bc4:	40010400 	.word	0x40010400

08003bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	807b      	strh	r3, [r7, #2]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bd8:	787b      	ldrb	r3, [r7, #1]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bde:	887a      	ldrh	r2, [r7, #2]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003be4:	e002      	b.n	8003bec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003be6:	887a      	ldrh	r2, [r7, #2]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	460b      	mov	r3, r1
 8003c02:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c0a:	887a      	ldrh	r2, [r7, #2]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	041a      	lsls	r2, r3, #16
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	43d9      	mvns	r1, r3
 8003c16:	887b      	ldrh	r3, [r7, #2]
 8003c18:	400b      	ands	r3, r1
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	619a      	str	r2, [r3, #24]
}
 8003c20:	bf00      	nop
 8003c22:	3714      	adds	r7, #20
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d101      	bne.n	8003c3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e08d      	b.n	8003d5a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d106      	bne.n	8003c58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f7fe ffe2 	bl	8002c1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2224      	movs	r2, #36	@ 0x24
 8003c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f022 0201 	bic.w	r2, r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	689a      	ldr	r2, [r3, #8]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d107      	bne.n	8003ca6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689a      	ldr	r2, [r3, #8]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ca2:	609a      	str	r2, [r3, #8]
 8003ca4:	e006      	b.n	8003cb4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689a      	ldr	r2, [r3, #8]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003cb2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d108      	bne.n	8003cce <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cca:	605a      	str	r2, [r3, #4]
 8003ccc:	e007      	b.n	8003cde <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cdc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6812      	ldr	r2, [r2, #0]
 8003ce8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003cec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cf0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68da      	ldr	r2, [r3, #12]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691a      	ldr	r2, [r3, #16]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	69d9      	ldr	r1, [r3, #28]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a1a      	ldr	r2, [r3, #32]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0201 	orr.w	r2, r2, #1
 8003d3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2220      	movs	r2, #32
 8003d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3708      	adds	r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
	...

08003d64 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b088      	sub	sp, #32
 8003d68:	af02      	add	r7, sp, #8
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	607a      	str	r2, [r7, #4]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	460b      	mov	r3, r1
 8003d72:	817b      	strh	r3, [r7, #10]
 8003d74:	4613      	mov	r3, r2
 8003d76:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b20      	cmp	r3, #32
 8003d82:	f040 80fd 	bne.w	8003f80 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d101      	bne.n	8003d94 <HAL_I2C_Master_Transmit+0x30>
 8003d90:	2302      	movs	r3, #2
 8003d92:	e0f6      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x21e>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d9c:	f7ff fc18 	bl	80035d0 <HAL_GetTick>
 8003da0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	2319      	movs	r3, #25
 8003da8:	2201      	movs	r2, #1
 8003daa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f000 fb72 	bl	8004498 <I2C_WaitOnFlagUntilTimeout>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e0e1      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2221      	movs	r2, #33	@ 0x21
 8003dc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2210      	movs	r2, #16
 8003dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	893a      	ldrh	r2, [r7, #8]
 8003dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	2bff      	cmp	r3, #255	@ 0xff
 8003dee:	d906      	bls.n	8003dfe <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	22ff      	movs	r2, #255	@ 0xff
 8003df4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003df6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003dfa:	617b      	str	r3, [r7, #20]
 8003dfc:	e007      	b.n	8003e0e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003e08:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e0c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d024      	beq.n	8003e60 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1a:	781a      	ldrb	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e26:	1c5a      	adds	r2, r3, #1
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	b2da      	uxtb	r2, r3
 8003e50:	8979      	ldrh	r1, [r7, #10]
 8003e52:	4b4e      	ldr	r3, [pc, #312]	@ (8003f8c <HAL_I2C_Master_Transmit+0x228>)
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f000 fd6d 	bl	8004938 <I2C_TransferConfig>
 8003e5e:	e066      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	8979      	ldrh	r1, [r7, #10]
 8003e68:	4b48      	ldr	r3, [pc, #288]	@ (8003f8c <HAL_I2C_Master_Transmit+0x228>)
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 fd62 	bl	8004938 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003e74:	e05b      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	6a39      	ldr	r1, [r7, #32]
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f000 fb65 	bl	800454a <I2C_WaitOnTXISFlagUntilTimeout>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e07b      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8e:	781a      	ldrb	r2, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d034      	beq.n	8003f2e <HAL_I2C_Master_Transmit+0x1ca>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d130      	bne.n	8003f2e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	6a3b      	ldr	r3, [r7, #32]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	2180      	movs	r1, #128	@ 0x80
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 fade 	bl	8004498 <I2C_WaitOnFlagUntilTimeout>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e04d      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	2bff      	cmp	r3, #255	@ 0xff
 8003eee:	d90e      	bls.n	8003f0e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	22ff      	movs	r2, #255	@ 0xff
 8003ef4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efa:	b2da      	uxtb	r2, r3
 8003efc:	8979      	ldrh	r1, [r7, #10]
 8003efe:	2300      	movs	r3, #0
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f000 fd16 	bl	8004938 <I2C_TransferConfig>
 8003f0c:	e00f      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f1c:	b2da      	uxtb	r2, r3
 8003f1e:	8979      	ldrh	r1, [r7, #10]
 8003f20:	2300      	movs	r3, #0
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f28:	68f8      	ldr	r0, [r7, #12]
 8003f2a:	f000 fd05 	bl	8004938 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d19e      	bne.n	8003e76 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	6a39      	ldr	r1, [r7, #32]
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f000 fb4b 	bl	80045d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e01a      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2220      	movs	r2, #32
 8003f52:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6859      	ldr	r1, [r3, #4]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f90 <HAL_I2C_Master_Transmit+0x22c>)
 8003f60:	400b      	ands	r3, r1
 8003f62:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2220      	movs	r2, #32
 8003f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	e000      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003f80:	2302      	movs	r3, #2
  }
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	80002000 	.word	0x80002000
 8003f90:	fe00e800 	.word	0xfe00e800

08003f94 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af02      	add	r7, sp, #8
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	607a      	str	r2, [r7, #4]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	817b      	strh	r3, [r7, #10]
 8003fa4:	4613      	mov	r3, r2
 8003fa6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b20      	cmp	r3, #32
 8003fb2:	f040 80db 	bne.w	800416c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d101      	bne.n	8003fc4 <HAL_I2C_Master_Receive+0x30>
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	e0d4      	b.n	800416e <HAL_I2C_Master_Receive+0x1da>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003fcc:	f7ff fb00 	bl	80035d0 <HAL_GetTick>
 8003fd0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	2319      	movs	r3, #25
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 fa5a 	bl	8004498 <I2C_WaitOnFlagUntilTimeout>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e0bf      	b.n	800416e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2222      	movs	r2, #34	@ 0x22
 8003ff2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2210      	movs	r2, #16
 8003ffa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	893a      	ldrh	r2, [r7, #8]
 800400e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2200      	movs	r2, #0
 8004014:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800401a:	b29b      	uxth	r3, r3
 800401c:	2bff      	cmp	r3, #255	@ 0xff
 800401e:	d90e      	bls.n	800403e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2201      	movs	r2, #1
 8004024:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800402a:	b2da      	uxtb	r2, r3
 800402c:	8979      	ldrh	r1, [r7, #10]
 800402e:	4b52      	ldr	r3, [pc, #328]	@ (8004178 <HAL_I2C_Master_Receive+0x1e4>)
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 fc7e 	bl	8004938 <I2C_TransferConfig>
 800403c:	e06d      	b.n	800411a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004042:	b29a      	uxth	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404c:	b2da      	uxtb	r2, r3
 800404e:	8979      	ldrh	r1, [r7, #10]
 8004050:	4b49      	ldr	r3, [pc, #292]	@ (8004178 <HAL_I2C_Master_Receive+0x1e4>)
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f000 fc6d 	bl	8004938 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800405e:	e05c      	b.n	800411a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	6a39      	ldr	r1, [r7, #32]
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f000 fafb 	bl	8004660 <I2C_WaitOnRXNEFlagUntilTimeout>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e07c      	b.n	800416e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407e:	b2d2      	uxtb	r2, r2
 8004080:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004086:	1c5a      	adds	r2, r3, #1
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004090:	3b01      	subs	r3, #1
 8004092:	b29a      	uxth	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409c:	b29b      	uxth	r3, r3
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d034      	beq.n	800411a <HAL_I2C_Master_Receive+0x186>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d130      	bne.n	800411a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	6a3b      	ldr	r3, [r7, #32]
 80040be:	2200      	movs	r2, #0
 80040c0:	2180      	movs	r1, #128	@ 0x80
 80040c2:	68f8      	ldr	r0, [r7, #12]
 80040c4:	f000 f9e8 	bl	8004498 <I2C_WaitOnFlagUntilTimeout>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e04d      	b.n	800416e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	2bff      	cmp	r3, #255	@ 0xff
 80040da:	d90e      	bls.n	80040fa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	22ff      	movs	r2, #255	@ 0xff
 80040e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	8979      	ldrh	r1, [r7, #10]
 80040ea:	2300      	movs	r3, #0
 80040ec:	9300      	str	r3, [sp, #0]
 80040ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f000 fc20 	bl	8004938 <I2C_TransferConfig>
 80040f8:	e00f      	b.n	800411a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040fe:	b29a      	uxth	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004108:	b2da      	uxtb	r2, r3
 800410a:	8979      	ldrh	r1, [r7, #10]
 800410c:	2300      	movs	r3, #0
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004114:	68f8      	ldr	r0, [r7, #12]
 8004116:	f000 fc0f 	bl	8004938 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800411e:	b29b      	uxth	r3, r3
 8004120:	2b00      	cmp	r3, #0
 8004122:	d19d      	bne.n	8004060 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	6a39      	ldr	r1, [r7, #32]
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 fa55 	bl	80045d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d001      	beq.n	8004138 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e01a      	b.n	800416e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2220      	movs	r2, #32
 800413e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	6859      	ldr	r1, [r3, #4]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	4b0c      	ldr	r3, [pc, #48]	@ (800417c <HAL_I2C_Master_Receive+0x1e8>)
 800414c:	400b      	ands	r3, r1
 800414e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004168:	2300      	movs	r3, #0
 800416a:	e000      	b.n	800416e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800416c:	2302      	movs	r3, #2
  }
}
 800416e:	4618      	mov	r0, r3
 8004170:	3718      	adds	r7, #24
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	80002400 	.word	0x80002400
 800417c:	fe00e800 	.word	0xfe00e800

08004180 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b088      	sub	sp, #32
 8004184:	af02      	add	r7, sp, #8
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	4608      	mov	r0, r1
 800418a:	4611      	mov	r1, r2
 800418c:	461a      	mov	r2, r3
 800418e:	4603      	mov	r3, r0
 8004190:	817b      	strh	r3, [r7, #10]
 8004192:	460b      	mov	r3, r1
 8004194:	813b      	strh	r3, [r7, #8]
 8004196:	4613      	mov	r3, r2
 8004198:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b20      	cmp	r3, #32
 80041a4:	f040 80f9 	bne.w	800439a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d002      	beq.n	80041b4 <HAL_I2C_Mem_Write+0x34>
 80041ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d105      	bne.n	80041c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e0ed      	b.n	800439c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d101      	bne.n	80041ce <HAL_I2C_Mem_Write+0x4e>
 80041ca:	2302      	movs	r3, #2
 80041cc:	e0e6      	b.n	800439c <HAL_I2C_Mem_Write+0x21c>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80041d6:	f7ff f9fb 	bl	80035d0 <HAL_GetTick>
 80041da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	9300      	str	r3, [sp, #0]
 80041e0:	2319      	movs	r3, #25
 80041e2:	2201      	movs	r2, #1
 80041e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f000 f955 	bl	8004498 <I2C_WaitOnFlagUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e0d1      	b.n	800439c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2221      	movs	r2, #33	@ 0x21
 80041fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2240      	movs	r2, #64	@ 0x40
 8004204:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6a3a      	ldr	r2, [r7, #32]
 8004212:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004218:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004220:	88f8      	ldrh	r0, [r7, #6]
 8004222:	893a      	ldrh	r2, [r7, #8]
 8004224:	8979      	ldrh	r1, [r7, #10]
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	9301      	str	r3, [sp, #4]
 800422a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	4603      	mov	r3, r0
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 f8b9 	bl	80043a8 <I2C_RequestMemoryWrite>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d005      	beq.n	8004248 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e0a9      	b.n	800439c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800424c:	b29b      	uxth	r3, r3
 800424e:	2bff      	cmp	r3, #255	@ 0xff
 8004250:	d90e      	bls.n	8004270 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	22ff      	movs	r2, #255	@ 0xff
 8004256:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800425c:	b2da      	uxtb	r2, r3
 800425e:	8979      	ldrh	r1, [r7, #10]
 8004260:	2300      	movs	r3, #0
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 fb65 	bl	8004938 <I2C_TransferConfig>
 800426e:	e00f      	b.n	8004290 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004274:	b29a      	uxth	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800427e:	b2da      	uxtb	r2, r3
 8004280:	8979      	ldrh	r1, [r7, #10]
 8004282:	2300      	movs	r3, #0
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	f000 fb54 	bl	8004938 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004290:	697a      	ldr	r2, [r7, #20]
 8004292:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 f958 	bl	800454a <I2C_WaitOnTXISFlagUntilTimeout>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e07b      	b.n	800439c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a8:	781a      	ldrb	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	1c5a      	adds	r2, r3, #1
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042be:	b29b      	uxth	r3, r3
 80042c0:	3b01      	subs	r3, #1
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042cc:	3b01      	subs	r3, #1
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d8:	b29b      	uxth	r3, r3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d034      	beq.n	8004348 <HAL_I2C_Mem_Write+0x1c8>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d130      	bne.n	8004348 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	9300      	str	r3, [sp, #0]
 80042ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ec:	2200      	movs	r2, #0
 80042ee:	2180      	movs	r1, #128	@ 0x80
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f8d1 	bl	8004498 <I2C_WaitOnFlagUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e04d      	b.n	800439c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004304:	b29b      	uxth	r3, r3
 8004306:	2bff      	cmp	r3, #255	@ 0xff
 8004308:	d90e      	bls.n	8004328 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	22ff      	movs	r2, #255	@ 0xff
 800430e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004314:	b2da      	uxtb	r2, r3
 8004316:	8979      	ldrh	r1, [r7, #10]
 8004318:	2300      	movs	r3, #0
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 fb09 	bl	8004938 <I2C_TransferConfig>
 8004326:	e00f      	b.n	8004348 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432c:	b29a      	uxth	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004336:	b2da      	uxtb	r2, r3
 8004338:	8979      	ldrh	r1, [r7, #10]
 800433a:	2300      	movs	r3, #0
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f000 faf8 	bl	8004938 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434c:	b29b      	uxth	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d19e      	bne.n	8004290 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 f93e 	bl	80045d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e01a      	b.n	800439c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2220      	movs	r2, #32
 800436c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	6859      	ldr	r1, [r3, #4]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	4b0a      	ldr	r3, [pc, #40]	@ (80043a4 <HAL_I2C_Mem_Write+0x224>)
 800437a:	400b      	ands	r3, r1
 800437c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2220      	movs	r2, #32
 8004382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004396:	2300      	movs	r3, #0
 8004398:	e000      	b.n	800439c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800439a:	2302      	movs	r3, #2
  }
}
 800439c:	4618      	mov	r0, r3
 800439e:	3718      	adds	r7, #24
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	fe00e800 	.word	0xfe00e800

080043a8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af02      	add	r7, sp, #8
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	4608      	mov	r0, r1
 80043b2:	4611      	mov	r1, r2
 80043b4:	461a      	mov	r2, r3
 80043b6:	4603      	mov	r3, r0
 80043b8:	817b      	strh	r3, [r7, #10]
 80043ba:	460b      	mov	r3, r1
 80043bc:	813b      	strh	r3, [r7, #8]
 80043be:	4613      	mov	r3, r2
 80043c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80043c2:	88fb      	ldrh	r3, [r7, #6]
 80043c4:	b2da      	uxtb	r2, r3
 80043c6:	8979      	ldrh	r1, [r7, #10]
 80043c8:	4b20      	ldr	r3, [pc, #128]	@ (800444c <I2C_RequestMemoryWrite+0xa4>)
 80043ca:	9300      	str	r3, [sp, #0]
 80043cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f000 fab1 	bl	8004938 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043d6:	69fa      	ldr	r2, [r7, #28]
 80043d8:	69b9      	ldr	r1, [r7, #24]
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f000 f8b5 	bl	800454a <I2C_WaitOnTXISFlagUntilTimeout>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d001      	beq.n	80043ea <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e02c      	b.n	8004444 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043ea:	88fb      	ldrh	r3, [r7, #6]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d105      	bne.n	80043fc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043f0:	893b      	ldrh	r3, [r7, #8]
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80043fa:	e015      	b.n	8004428 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80043fc:	893b      	ldrh	r3, [r7, #8]
 80043fe:	0a1b      	lsrs	r3, r3, #8
 8004400:	b29b      	uxth	r3, r3
 8004402:	b2da      	uxtb	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800440a:	69fa      	ldr	r2, [r7, #28]
 800440c:	69b9      	ldr	r1, [r7, #24]
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 f89b 	bl	800454a <I2C_WaitOnTXISFlagUntilTimeout>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e012      	b.n	8004444 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800441e:	893b      	ldrh	r3, [r7, #8]
 8004420:	b2da      	uxtb	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	2200      	movs	r2, #0
 8004430:	2180      	movs	r1, #128	@ 0x80
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 f830 	bl	8004498 <I2C_WaitOnFlagUntilTimeout>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e000      	b.n	8004444 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	80002000 	.word	0x80002000

08004450 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b02      	cmp	r3, #2
 8004464:	d103      	bne.n	800446e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2200      	movs	r2, #0
 800446c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	2b01      	cmp	r3, #1
 800447a:	d007      	beq.n	800448c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	699a      	ldr	r2, [r3, #24]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f042 0201 	orr.w	r2, r2, #1
 800448a:	619a      	str	r2, [r3, #24]
  }
}
 800448c:	bf00      	nop
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	603b      	str	r3, [r7, #0]
 80044a4:	4613      	mov	r3, r2
 80044a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044a8:	e03b      	b.n	8004522 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044aa:	69ba      	ldr	r2, [r7, #24]
 80044ac:	6839      	ldr	r1, [r7, #0]
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 f962 	bl	8004778 <I2C_IsErrorOccurred>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e041      	b.n	8004542 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c4:	d02d      	beq.n	8004522 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c6:	f7ff f883 	bl	80035d0 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	683a      	ldr	r2, [r7, #0]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d302      	bcc.n	80044dc <I2C_WaitOnFlagUntilTimeout+0x44>
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d122      	bne.n	8004522 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	699a      	ldr	r2, [r3, #24]
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	4013      	ands	r3, r2
 80044e6:	68ba      	ldr	r2, [r7, #8]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	bf0c      	ite	eq
 80044ec:	2301      	moveq	r3, #1
 80044ee:	2300      	movne	r3, #0
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	461a      	mov	r2, r3
 80044f4:	79fb      	ldrb	r3, [r7, #7]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d113      	bne.n	8004522 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044fe:	f043 0220 	orr.w	r2, r3, #32
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2220      	movs	r2, #32
 800450a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e00f      	b.n	8004542 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	699a      	ldr	r2, [r3, #24]
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	4013      	ands	r3, r2
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	429a      	cmp	r2, r3
 8004530:	bf0c      	ite	eq
 8004532:	2301      	moveq	r3, #1
 8004534:	2300      	movne	r3, #0
 8004536:	b2db      	uxtb	r3, r3
 8004538:	461a      	mov	r2, r3
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	429a      	cmp	r2, r3
 800453e:	d0b4      	beq.n	80044aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b084      	sub	sp, #16
 800454e:	af00      	add	r7, sp, #0
 8004550:	60f8      	str	r0, [r7, #12]
 8004552:	60b9      	str	r1, [r7, #8]
 8004554:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004556:	e033      	b.n	80045c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	68b9      	ldr	r1, [r7, #8]
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 f90b 	bl	8004778 <I2C_IsErrorOccurred>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e031      	b.n	80045d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004572:	d025      	beq.n	80045c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004574:	f7ff f82c 	bl	80035d0 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	429a      	cmp	r2, r3
 8004582:	d302      	bcc.n	800458a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d11a      	bne.n	80045c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b02      	cmp	r3, #2
 8004596:	d013      	beq.n	80045c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800459c:	f043 0220 	orr.w	r2, r3, #32
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2220      	movs	r2, #32
 80045a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e007      	b.n	80045d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d1c4      	bne.n	8004558 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045e4:	e02f      	b.n	8004646 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	68b9      	ldr	r1, [r7, #8]
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 f8c4 	bl	8004778 <I2C_IsErrorOccurred>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d001      	beq.n	80045fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e02d      	b.n	8004656 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045fa:	f7fe ffe9 	bl	80035d0 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	429a      	cmp	r2, r3
 8004608:	d302      	bcc.n	8004610 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d11a      	bne.n	8004646 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	f003 0320 	and.w	r3, r3, #32
 800461a:	2b20      	cmp	r3, #32
 800461c:	d013      	beq.n	8004646 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004622:	f043 0220 	orr.w	r2, r3, #32
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e007      	b.n	8004656 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	f003 0320 	and.w	r3, r3, #32
 8004650:	2b20      	cmp	r3, #32
 8004652:	d1c8      	bne.n	80045e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3710      	adds	r7, #16
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
	...

08004660 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800466c:	2300      	movs	r3, #0
 800466e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004670:	e071      	b.n	8004756 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	68b9      	ldr	r1, [r7, #8]
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 f87e 	bl	8004778 <I2C_IsErrorOccurred>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	f003 0320 	and.w	r3, r3, #32
 8004690:	2b20      	cmp	r3, #32
 8004692:	d13b      	bne.n	800470c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004694:	7dfb      	ldrb	r3, [r7, #23]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d138      	bne.n	800470c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	f003 0304 	and.w	r3, r3, #4
 80046a4:	2b04      	cmp	r3, #4
 80046a6:	d105      	bne.n	80046b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80046b0:	2300      	movs	r3, #0
 80046b2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	f003 0310 	and.w	r3, r3, #16
 80046be:	2b10      	cmp	r3, #16
 80046c0:	d121      	bne.n	8004706 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2210      	movs	r2, #16
 80046c8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2204      	movs	r2, #4
 80046ce:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2220      	movs	r2, #32
 80046d6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6859      	ldr	r1, [r3, #4]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	4b24      	ldr	r3, [pc, #144]	@ (8004774 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80046e4:	400b      	ands	r3, r1
 80046e6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2220      	movs	r2, #32
 80046ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	75fb      	strb	r3, [r7, #23]
 8004704:	e002      	b.n	800470c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800470c:	f7fe ff60 	bl	80035d0 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	429a      	cmp	r2, r3
 800471a:	d302      	bcc.n	8004722 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d119      	bne.n	8004756 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8004722:	7dfb      	ldrb	r3, [r7, #23]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d116      	bne.n	8004756 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	f003 0304 	and.w	r3, r3, #4
 8004732:	2b04      	cmp	r3, #4
 8004734:	d00f      	beq.n	8004756 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800473a:	f043 0220 	orr.w	r2, r3, #32
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2220      	movs	r2, #32
 8004746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	699b      	ldr	r3, [r3, #24]
 800475c:	f003 0304 	and.w	r3, r3, #4
 8004760:	2b04      	cmp	r3, #4
 8004762:	d002      	beq.n	800476a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004764:	7dfb      	ldrb	r3, [r7, #23]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d083      	beq.n	8004672 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800476a:	7dfb      	ldrb	r3, [r7, #23]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3718      	adds	r7, #24
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	fe00e800 	.word	0xfe00e800

08004778 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b08a      	sub	sp, #40	@ 0x28
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004784:	2300      	movs	r3, #0
 8004786:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004792:	2300      	movs	r3, #0
 8004794:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	f003 0310 	and.w	r3, r3, #16
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d068      	beq.n	8004876 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2210      	movs	r2, #16
 80047aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047ac:	e049      	b.n	8004842 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b4:	d045      	beq.n	8004842 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047b6:	f7fe ff0b 	bl	80035d0 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d302      	bcc.n	80047cc <I2C_IsErrorOccurred+0x54>
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d13a      	bne.n	8004842 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ee:	d121      	bne.n	8004834 <I2C_IsErrorOccurred+0xbc>
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047f6:	d01d      	beq.n	8004834 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80047f8:	7cfb      	ldrb	r3, [r7, #19]
 80047fa:	2b20      	cmp	r3, #32
 80047fc:	d01a      	beq.n	8004834 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800480c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800480e:	f7fe fedf 	bl	80035d0 <HAL_GetTick>
 8004812:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004814:	e00e      	b.n	8004834 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004816:	f7fe fedb 	bl	80035d0 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b19      	cmp	r3, #25
 8004822:	d907      	bls.n	8004834 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004824:	6a3b      	ldr	r3, [r7, #32]
 8004826:	f043 0320 	orr.w	r3, r3, #32
 800482a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004832:	e006      	b.n	8004842 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	f003 0320 	and.w	r3, r3, #32
 800483e:	2b20      	cmp	r3, #32
 8004840:	d1e9      	bne.n	8004816 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	2b20      	cmp	r3, #32
 800484e:	d003      	beq.n	8004858 <I2C_IsErrorOccurred+0xe0>
 8004850:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0aa      	beq.n	80047ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004858:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800485c:	2b00      	cmp	r3, #0
 800485e:	d103      	bne.n	8004868 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2220      	movs	r2, #32
 8004866:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004868:	6a3b      	ldr	r3, [r7, #32]
 800486a:	f043 0304 	orr.w	r3, r3, #4
 800486e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00b      	beq.n	80048a0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004888:	6a3b      	ldr	r3, [r7, #32]
 800488a:	f043 0301 	orr.w	r3, r3, #1
 800488e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004898:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00b      	beq.n	80048c2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80048aa:	6a3b      	ldr	r3, [r7, #32]
 80048ac:	f043 0308 	orr.w	r3, r3, #8
 80048b0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00b      	beq.n	80048e4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80048cc:	6a3b      	ldr	r3, [r7, #32]
 80048ce:	f043 0302 	orr.w	r3, r3, #2
 80048d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80048e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01c      	beq.n	8004926 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048ec:	68f8      	ldr	r0, [r7, #12]
 80048ee:	f7ff fdaf 	bl	8004450 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6859      	ldr	r1, [r3, #4]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004934 <I2C_IsErrorOccurred+0x1bc>)
 80048fe:	400b      	ands	r3, r1
 8004900:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004906:	6a3b      	ldr	r3, [r7, #32]
 8004908:	431a      	orrs	r2, r3
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2220      	movs	r2, #32
 8004912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004926:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800492a:	4618      	mov	r0, r3
 800492c:	3728      	adds	r7, #40	@ 0x28
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	fe00e800 	.word	0xfe00e800

08004938 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	607b      	str	r3, [r7, #4]
 8004942:	460b      	mov	r3, r1
 8004944:	817b      	strh	r3, [r7, #10]
 8004946:	4613      	mov	r3, r2
 8004948:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800494a:	897b      	ldrh	r3, [r7, #10]
 800494c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004950:	7a7b      	ldrb	r3, [r7, #9]
 8004952:	041b      	lsls	r3, r3, #16
 8004954:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004958:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800495e:	6a3b      	ldr	r3, [r7, #32]
 8004960:	4313      	orrs	r3, r2
 8004962:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004966:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	6a3b      	ldr	r3, [r7, #32]
 8004970:	0d5b      	lsrs	r3, r3, #21
 8004972:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004976:	4b08      	ldr	r3, [pc, #32]	@ (8004998 <I2C_TransferConfig+0x60>)
 8004978:	430b      	orrs	r3, r1
 800497a:	43db      	mvns	r3, r3
 800497c:	ea02 0103 	and.w	r1, r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	697a      	ldr	r2, [r7, #20]
 8004986:	430a      	orrs	r2, r1
 8004988:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800498a:	bf00      	nop
 800498c:	371c      	adds	r7, #28
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	03ff63ff 	.word	0x03ff63ff

0800499c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	2b20      	cmp	r3, #32
 80049b0:	d138      	bne.n	8004a24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d101      	bne.n	80049c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049bc:	2302      	movs	r3, #2
 80049be:	e032      	b.n	8004a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2224      	movs	r2, #36	@ 0x24
 80049cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f022 0201 	bic.w	r2, r2, #1
 80049de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80049ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6819      	ldr	r1, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	683a      	ldr	r2, [r7, #0]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f042 0201 	orr.w	r2, r2, #1
 8004a0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2220      	movs	r2, #32
 8004a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a20:	2300      	movs	r3, #0
 8004a22:	e000      	b.n	8004a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a24:	2302      	movs	r3, #2
  }
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b085      	sub	sp, #20
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
 8004a3a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b20      	cmp	r3, #32
 8004a46:	d139      	bne.n	8004abc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a52:	2302      	movs	r3, #2
 8004a54:	e033      	b.n	8004abe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2224      	movs	r2, #36	@ 0x24
 8004a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f022 0201 	bic.w	r2, r2, #1
 8004a74:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004a84:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	021b      	lsls	r3, r3, #8
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0201 	orr.w	r2, r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2220      	movs	r2, #32
 8004aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	e000      	b.n	8004abe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004abc:	2302      	movs	r3, #2
  }
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3714      	adds	r7, #20
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
	...

08004acc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004acc:	b480      	push	{r7}
 8004ace:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004ad0:	4b04      	ldr	r3, [pc, #16]	@ (8004ae4 <HAL_PWREx_GetVoltageRange+0x18>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40007000 	.word	0x40007000

08004ae8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b085      	sub	sp, #20
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004af6:	d130      	bne.n	8004b5a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004af8:	4b23      	ldr	r3, [pc, #140]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b04:	d038      	beq.n	8004b78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b06:	4b20      	ldr	r3, [pc, #128]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b0e:	4a1e      	ldr	r2, [pc, #120]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b10:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b14:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b16:	4b1d      	ldr	r3, [pc, #116]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2232      	movs	r2, #50	@ 0x32
 8004b1c:	fb02 f303 	mul.w	r3, r2, r3
 8004b20:	4a1b      	ldr	r2, [pc, #108]	@ (8004b90 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004b22:	fba2 2303 	umull	r2, r3, r2, r3
 8004b26:	0c9b      	lsrs	r3, r3, #18
 8004b28:	3301      	adds	r3, #1
 8004b2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b2c:	e002      	b.n	8004b34 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	3b01      	subs	r3, #1
 8004b32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b34:	4b14      	ldr	r3, [pc, #80]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b40:	d102      	bne.n	8004b48 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1f2      	bne.n	8004b2e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b48:	4b0f      	ldr	r3, [pc, #60]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b4a:	695b      	ldr	r3, [r3, #20]
 8004b4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b54:	d110      	bne.n	8004b78 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e00f      	b.n	8004b7a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b66:	d007      	beq.n	8004b78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b68:	4b07      	ldr	r3, [pc, #28]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b70:	4a05      	ldr	r2, [pc, #20]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b76:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40007000 	.word	0x40007000
 8004b8c:	20000000 	.word	0x20000000
 8004b90:	431bde83 	.word	0x431bde83

08004b94 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b088      	sub	sp, #32
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d102      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	f000 bc02 	b.w	80053ac <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ba8:	4b96      	ldr	r3, [pc, #600]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f003 030c 	and.w	r3, r3, #12
 8004bb0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bb2:	4b94      	ldr	r3, [pc, #592]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	f003 0303 	and.w	r3, r3, #3
 8004bba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0310 	and.w	r3, r3, #16
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	f000 80e4 	beq.w	8004d92 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d007      	beq.n	8004be0 <HAL_RCC_OscConfig+0x4c>
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	2b0c      	cmp	r3, #12
 8004bd4:	f040 808b 	bne.w	8004cee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	f040 8087 	bne.w	8004cee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004be0:	4b88      	ldr	r3, [pc, #544]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0302 	and.w	r3, r3, #2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d005      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x64>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e3d9      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a1a      	ldr	r2, [r3, #32]
 8004bfc:	4b81      	ldr	r3, [pc, #516]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0308 	and.w	r3, r3, #8
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d004      	beq.n	8004c12 <HAL_RCC_OscConfig+0x7e>
 8004c08:	4b7e      	ldr	r3, [pc, #504]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c10:	e005      	b.n	8004c1e <HAL_RCC_OscConfig+0x8a>
 8004c12:	4b7c      	ldr	r3, [pc, #496]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c18:	091b      	lsrs	r3, r3, #4
 8004c1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d223      	bcs.n	8004c6a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f000 fdbe 	bl	80057a8 <RCC_SetFlashLatencyFromMSIRange>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e3ba      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c36:	4b73      	ldr	r3, [pc, #460]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a72      	ldr	r2, [pc, #456]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c3c:	f043 0308 	orr.w	r3, r3, #8
 8004c40:	6013      	str	r3, [r2, #0]
 8004c42:	4b70      	ldr	r3, [pc, #448]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	496d      	ldr	r1, [pc, #436]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c54:	4b6b      	ldr	r3, [pc, #428]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	69db      	ldr	r3, [r3, #28]
 8004c60:	021b      	lsls	r3, r3, #8
 8004c62:	4968      	ldr	r1, [pc, #416]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	604b      	str	r3, [r1, #4]
 8004c68:	e025      	b.n	8004cb6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c6a:	4b66      	ldr	r3, [pc, #408]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a65      	ldr	r2, [pc, #404]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c70:	f043 0308 	orr.w	r3, r3, #8
 8004c74:	6013      	str	r3, [r2, #0]
 8004c76:	4b63      	ldr	r3, [pc, #396]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	4960      	ldr	r1, [pc, #384]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c88:	4b5e      	ldr	r3, [pc, #376]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	69db      	ldr	r3, [r3, #28]
 8004c94:	021b      	lsls	r3, r3, #8
 8004c96:	495b      	ldr	r1, [pc, #364]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d109      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f000 fd7e 	bl	80057a8 <RCC_SetFlashLatencyFromMSIRange>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d001      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e37a      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004cb6:	f000 fc81 	bl	80055bc <HAL_RCC_GetSysClockFreq>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	4b51      	ldr	r3, [pc, #324]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	091b      	lsrs	r3, r3, #4
 8004cc2:	f003 030f 	and.w	r3, r3, #15
 8004cc6:	4950      	ldr	r1, [pc, #320]	@ (8004e08 <HAL_RCC_OscConfig+0x274>)
 8004cc8:	5ccb      	ldrb	r3, [r1, r3]
 8004cca:	f003 031f 	and.w	r3, r3, #31
 8004cce:	fa22 f303 	lsr.w	r3, r2, r3
 8004cd2:	4a4e      	ldr	r2, [pc, #312]	@ (8004e0c <HAL_RCC_OscConfig+0x278>)
 8004cd4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004cd6:	4b4e      	ldr	r3, [pc, #312]	@ (8004e10 <HAL_RCC_OscConfig+0x27c>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fe f868 	bl	8002db0 <HAL_InitTick>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004ce4:	7bfb      	ldrb	r3, [r7, #15]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d052      	beq.n	8004d90 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004cea:	7bfb      	ldrb	r3, [r7, #15]
 8004cec:	e35e      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d032      	beq.n	8004d5c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004cf6:	4b43      	ldr	r3, [pc, #268]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a42      	ldr	r2, [pc, #264]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004cfc:	f043 0301 	orr.w	r3, r3, #1
 8004d00:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d02:	f7fe fc65 	bl	80035d0 <HAL_GetTick>
 8004d06:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d08:	e008      	b.n	8004d1c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d0a:	f7fe fc61 	bl	80035d0 <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d901      	bls.n	8004d1c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e347      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d1c:	4b39      	ldr	r3, [pc, #228]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d0f0      	beq.n	8004d0a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d28:	4b36      	ldr	r3, [pc, #216]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a35      	ldr	r2, [pc, #212]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d2e:	f043 0308 	orr.w	r3, r3, #8
 8004d32:	6013      	str	r3, [r2, #0]
 8004d34:	4b33      	ldr	r3, [pc, #204]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6a1b      	ldr	r3, [r3, #32]
 8004d40:	4930      	ldr	r1, [pc, #192]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d46:	4b2f      	ldr	r3, [pc, #188]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	021b      	lsls	r3, r3, #8
 8004d54:	492b      	ldr	r1, [pc, #172]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	604b      	str	r3, [r1, #4]
 8004d5a:	e01a      	b.n	8004d92 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d5c:	4b29      	ldr	r3, [pc, #164]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a28      	ldr	r2, [pc, #160]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d62:	f023 0301 	bic.w	r3, r3, #1
 8004d66:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d68:	f7fe fc32 	bl	80035d0 <HAL_GetTick>
 8004d6c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d6e:	e008      	b.n	8004d82 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d70:	f7fe fc2e 	bl	80035d0 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d901      	bls.n	8004d82 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e314      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d82:	4b20      	ldr	r3, [pc, #128]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0302 	and.w	r3, r3, #2
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1f0      	bne.n	8004d70 <HAL_RCC_OscConfig+0x1dc>
 8004d8e:	e000      	b.n	8004d92 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d90:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d073      	beq.n	8004e86 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	2b08      	cmp	r3, #8
 8004da2:	d005      	beq.n	8004db0 <HAL_RCC_OscConfig+0x21c>
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	2b0c      	cmp	r3, #12
 8004da8:	d10e      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	2b03      	cmp	r3, #3
 8004dae:	d10b      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004db0:	4b14      	ldr	r3, [pc, #80]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d063      	beq.n	8004e84 <HAL_RCC_OscConfig+0x2f0>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d15f      	bne.n	8004e84 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e2f1      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dd0:	d106      	bne.n	8004de0 <HAL_RCC_OscConfig+0x24c>
 8004dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a0b      	ldr	r2, [pc, #44]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ddc:	6013      	str	r3, [r2, #0]
 8004dde:	e025      	b.n	8004e2c <HAL_RCC_OscConfig+0x298>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004de8:	d114      	bne.n	8004e14 <HAL_RCC_OscConfig+0x280>
 8004dea:	4b06      	ldr	r3, [pc, #24]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a05      	ldr	r2, [pc, #20]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004df0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004df4:	6013      	str	r3, [r2, #0]
 8004df6:	4b03      	ldr	r3, [pc, #12]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a02      	ldr	r2, [pc, #8]	@ (8004e04 <HAL_RCC_OscConfig+0x270>)
 8004dfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e00:	6013      	str	r3, [r2, #0]
 8004e02:	e013      	b.n	8004e2c <HAL_RCC_OscConfig+0x298>
 8004e04:	40021000 	.word	0x40021000
 8004e08:	0800d2b8 	.word	0x0800d2b8
 8004e0c:	20000000 	.word	0x20000000
 8004e10:	20000004 	.word	0x20000004
 8004e14:	4ba0      	ldr	r3, [pc, #640]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a9f      	ldr	r2, [pc, #636]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004e1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e1e:	6013      	str	r3, [r2, #0]
 8004e20:	4b9d      	ldr	r3, [pc, #628]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a9c      	ldr	r2, [pc, #624]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004e26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d013      	beq.n	8004e5c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e34:	f7fe fbcc 	bl	80035d0 <HAL_GetTick>
 8004e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e3c:	f7fe fbc8 	bl	80035d0 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b64      	cmp	r3, #100	@ 0x64
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e2ae      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e4e:	4b92      	ldr	r3, [pc, #584]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d0f0      	beq.n	8004e3c <HAL_RCC_OscConfig+0x2a8>
 8004e5a:	e014      	b.n	8004e86 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e5c:	f7fe fbb8 	bl	80035d0 <HAL_GetTick>
 8004e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e62:	e008      	b.n	8004e76 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e64:	f7fe fbb4 	bl	80035d0 <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	2b64      	cmp	r3, #100	@ 0x64
 8004e70:	d901      	bls.n	8004e76 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e29a      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e76:	4b88      	ldr	r3, [pc, #544]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1f0      	bne.n	8004e64 <HAL_RCC_OscConfig+0x2d0>
 8004e82:	e000      	b.n	8004e86 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d060      	beq.n	8004f54 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	2b04      	cmp	r3, #4
 8004e96:	d005      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x310>
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	2b0c      	cmp	r3, #12
 8004e9c:	d119      	bne.n	8004ed2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d116      	bne.n	8004ed2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ea4:	4b7c      	ldr	r3, [pc, #496]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_RCC_OscConfig+0x328>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d101      	bne.n	8004ebc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e277      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ebc:	4b76      	ldr	r3, [pc, #472]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	061b      	lsls	r3, r3, #24
 8004eca:	4973      	ldr	r1, [pc, #460]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ed0:	e040      	b.n	8004f54 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d023      	beq.n	8004f22 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004eda:	4b6f      	ldr	r3, [pc, #444]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a6e      	ldr	r2, [pc, #440]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ee6:	f7fe fb73 	bl	80035d0 <HAL_GetTick>
 8004eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004eec:	e008      	b.n	8004f00 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eee:	f7fe fb6f 	bl	80035d0 <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e255      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f00:	4b65      	ldr	r3, [pc, #404]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0f0      	beq.n	8004eee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f0c:	4b62      	ldr	r3, [pc, #392]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	061b      	lsls	r3, r3, #24
 8004f1a:	495f      	ldr	r1, [pc, #380]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	604b      	str	r3, [r1, #4]
 8004f20:	e018      	b.n	8004f54 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f22:	4b5d      	ldr	r3, [pc, #372]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a5c      	ldr	r2, [pc, #368]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004f28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f2e:	f7fe fb4f 	bl	80035d0 <HAL_GetTick>
 8004f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f34:	e008      	b.n	8004f48 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f36:	f7fe fb4b 	bl	80035d0 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d901      	bls.n	8004f48 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e231      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f48:	4b53      	ldr	r3, [pc, #332]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1f0      	bne.n	8004f36 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0308 	and.w	r3, r3, #8
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d03c      	beq.n	8004fda <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d01c      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f68:	4b4b      	ldr	r3, [pc, #300]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f6e:	4a4a      	ldr	r2, [pc, #296]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004f70:	f043 0301 	orr.w	r3, r3, #1
 8004f74:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f78:	f7fe fb2a 	bl	80035d0 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f80:	f7fe fb26 	bl	80035d0 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e20c      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f92:	4b41      	ldr	r3, [pc, #260]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004f94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d0ef      	beq.n	8004f80 <HAL_RCC_OscConfig+0x3ec>
 8004fa0:	e01b      	b.n	8004fda <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fa2:	4b3d      	ldr	r3, [pc, #244]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004fa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fa8:	4a3b      	ldr	r2, [pc, #236]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004faa:	f023 0301 	bic.w	r3, r3, #1
 8004fae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb2:	f7fe fb0d 	bl	80035d0 <HAL_GetTick>
 8004fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fb8:	e008      	b.n	8004fcc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fba:	f7fe fb09 	bl	80035d0 <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d901      	bls.n	8004fcc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e1ef      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fcc:	4b32      	ldr	r3, [pc, #200]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1ef      	bne.n	8004fba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 80a6 	beq.w	8005134 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004fec:	4b2a      	ldr	r3, [pc, #168]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d10d      	bne.n	8005014 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ff8:	4b27      	ldr	r3, [pc, #156]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004ffa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffc:	4a26      	ldr	r2, [pc, #152]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8004ffe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005002:	6593      	str	r3, [r2, #88]	@ 0x58
 8005004:	4b24      	ldr	r3, [pc, #144]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8005006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800500c:	60bb      	str	r3, [r7, #8]
 800500e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005010:	2301      	movs	r3, #1
 8005012:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005014:	4b21      	ldr	r3, [pc, #132]	@ (800509c <HAL_RCC_OscConfig+0x508>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800501c:	2b00      	cmp	r3, #0
 800501e:	d118      	bne.n	8005052 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005020:	4b1e      	ldr	r3, [pc, #120]	@ (800509c <HAL_RCC_OscConfig+0x508>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a1d      	ldr	r2, [pc, #116]	@ (800509c <HAL_RCC_OscConfig+0x508>)
 8005026:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800502a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800502c:	f7fe fad0 	bl	80035d0 <HAL_GetTick>
 8005030:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005032:	e008      	b.n	8005046 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005034:	f7fe facc 	bl	80035d0 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e1b2      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005046:	4b15      	ldr	r3, [pc, #84]	@ (800509c <HAL_RCC_OscConfig+0x508>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800504e:	2b00      	cmp	r3, #0
 8005050:	d0f0      	beq.n	8005034 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d108      	bne.n	800506c <HAL_RCC_OscConfig+0x4d8>
 800505a:	4b0f      	ldr	r3, [pc, #60]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 800505c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005060:	4a0d      	ldr	r2, [pc, #52]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8005062:	f043 0301 	orr.w	r3, r3, #1
 8005066:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800506a:	e029      	b.n	80050c0 <HAL_RCC_OscConfig+0x52c>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	2b05      	cmp	r3, #5
 8005072:	d115      	bne.n	80050a0 <HAL_RCC_OscConfig+0x50c>
 8005074:	4b08      	ldr	r3, [pc, #32]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8005076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507a:	4a07      	ldr	r2, [pc, #28]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 800507c:	f043 0304 	orr.w	r3, r3, #4
 8005080:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005084:	4b04      	ldr	r3, [pc, #16]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 8005086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800508a:	4a03      	ldr	r2, [pc, #12]	@ (8005098 <HAL_RCC_OscConfig+0x504>)
 800508c:	f043 0301 	orr.w	r3, r3, #1
 8005090:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005094:	e014      	b.n	80050c0 <HAL_RCC_OscConfig+0x52c>
 8005096:	bf00      	nop
 8005098:	40021000 	.word	0x40021000
 800509c:	40007000 	.word	0x40007000
 80050a0:	4b9a      	ldr	r3, [pc, #616]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80050a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050a6:	4a99      	ldr	r2, [pc, #612]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80050a8:	f023 0301 	bic.w	r3, r3, #1
 80050ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050b0:	4b96      	ldr	r3, [pc, #600]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80050b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b6:	4a95      	ldr	r2, [pc, #596]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80050b8:	f023 0304 	bic.w	r3, r3, #4
 80050bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d016      	beq.n	80050f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050c8:	f7fe fa82 	bl	80035d0 <HAL_GetTick>
 80050cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050ce:	e00a      	b.n	80050e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050d0:	f7fe fa7e 	bl	80035d0 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050de:	4293      	cmp	r3, r2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e162      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050e6:	4b89      	ldr	r3, [pc, #548]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80050e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d0ed      	beq.n	80050d0 <HAL_RCC_OscConfig+0x53c>
 80050f4:	e015      	b.n	8005122 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050f6:	f7fe fa6b 	bl	80035d0 <HAL_GetTick>
 80050fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050fc:	e00a      	b.n	8005114 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050fe:	f7fe fa67 	bl	80035d0 <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	f241 3288 	movw	r2, #5000	@ 0x1388
 800510c:	4293      	cmp	r3, r2
 800510e:	d901      	bls.n	8005114 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	e14b      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005114:	4b7d      	ldr	r3, [pc, #500]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 8005116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d1ed      	bne.n	80050fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005122:	7ffb      	ldrb	r3, [r7, #31]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d105      	bne.n	8005134 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005128:	4b78      	ldr	r3, [pc, #480]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 800512a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800512c:	4a77      	ldr	r2, [pc, #476]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 800512e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005132:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0320 	and.w	r3, r3, #32
 800513c:	2b00      	cmp	r3, #0
 800513e:	d03c      	beq.n	80051ba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005144:	2b00      	cmp	r3, #0
 8005146:	d01c      	beq.n	8005182 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005148:	4b70      	ldr	r3, [pc, #448]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 800514a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800514e:	4a6f      	ldr	r2, [pc, #444]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 8005150:	f043 0301 	orr.w	r3, r3, #1
 8005154:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005158:	f7fe fa3a 	bl	80035d0 <HAL_GetTick>
 800515c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800515e:	e008      	b.n	8005172 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005160:	f7fe fa36 	bl	80035d0 <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	2b02      	cmp	r3, #2
 800516c:	d901      	bls.n	8005172 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e11c      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005172:	4b66      	ldr	r3, [pc, #408]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 8005174:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	2b00      	cmp	r3, #0
 800517e:	d0ef      	beq.n	8005160 <HAL_RCC_OscConfig+0x5cc>
 8005180:	e01b      	b.n	80051ba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005182:	4b62      	ldr	r3, [pc, #392]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 8005184:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005188:	4a60      	ldr	r2, [pc, #384]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 800518a:	f023 0301 	bic.w	r3, r3, #1
 800518e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005192:	f7fe fa1d 	bl	80035d0 <HAL_GetTick>
 8005196:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005198:	e008      	b.n	80051ac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800519a:	f7fe fa19 	bl	80035d0 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d901      	bls.n	80051ac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e0ff      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051ac:	4b57      	ldr	r3, [pc, #348]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80051ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1ef      	bne.n	800519a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051be:	2b00      	cmp	r3, #0
 80051c0:	f000 80f3 	beq.w	80053aa <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	f040 80c9 	bne.w	8005360 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80051ce:	4b4f      	ldr	r3, [pc, #316]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	f003 0203 	and.w	r2, r3, #3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051de:	429a      	cmp	r2, r3
 80051e0:	d12c      	bne.n	800523c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ec:	3b01      	subs	r3, #1
 80051ee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d123      	bne.n	800523c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051fe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005200:	429a      	cmp	r2, r3
 8005202:	d11b      	bne.n	800523c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800520e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005210:	429a      	cmp	r2, r3
 8005212:	d113      	bne.n	800523c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800521e:	085b      	lsrs	r3, r3, #1
 8005220:	3b01      	subs	r3, #1
 8005222:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005224:	429a      	cmp	r2, r3
 8005226:	d109      	bne.n	800523c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005232:	085b      	lsrs	r3, r3, #1
 8005234:	3b01      	subs	r3, #1
 8005236:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005238:	429a      	cmp	r2, r3
 800523a:	d06b      	beq.n	8005314 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	2b0c      	cmp	r3, #12
 8005240:	d062      	beq.n	8005308 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005242:	4b32      	ldr	r3, [pc, #200]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e0ac      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005252:	4b2e      	ldr	r3, [pc, #184]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a2d      	ldr	r2, [pc, #180]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 8005258:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800525c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800525e:	f7fe f9b7 	bl	80035d0 <HAL_GetTick>
 8005262:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005264:	e008      	b.n	8005278 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005266:	f7fe f9b3 	bl	80035d0 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d901      	bls.n	8005278 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e099      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005278:	4b24      	ldr	r3, [pc, #144]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1f0      	bne.n	8005266 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005284:	4b21      	ldr	r3, [pc, #132]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 8005286:	68da      	ldr	r2, [r3, #12]
 8005288:	4b21      	ldr	r3, [pc, #132]	@ (8005310 <HAL_RCC_OscConfig+0x77c>)
 800528a:	4013      	ands	r3, r2
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005294:	3a01      	subs	r2, #1
 8005296:	0112      	lsls	r2, r2, #4
 8005298:	4311      	orrs	r1, r2
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800529e:	0212      	lsls	r2, r2, #8
 80052a0:	4311      	orrs	r1, r2
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80052a6:	0852      	lsrs	r2, r2, #1
 80052a8:	3a01      	subs	r2, #1
 80052aa:	0552      	lsls	r2, r2, #21
 80052ac:	4311      	orrs	r1, r2
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80052b2:	0852      	lsrs	r2, r2, #1
 80052b4:	3a01      	subs	r2, #1
 80052b6:	0652      	lsls	r2, r2, #25
 80052b8:	4311      	orrs	r1, r2
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80052be:	06d2      	lsls	r2, r2, #27
 80052c0:	430a      	orrs	r2, r1
 80052c2:	4912      	ldr	r1, [pc, #72]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80052c8:	4b10      	ldr	r3, [pc, #64]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a0f      	ldr	r2, [pc, #60]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80052ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052d4:	4b0d      	ldr	r3, [pc, #52]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	4a0c      	ldr	r2, [pc, #48]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80052da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052e0:	f7fe f976 	bl	80035d0 <HAL_GetTick>
 80052e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052e6:	e008      	b.n	80052fa <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052e8:	f7fe f972 	bl	80035d0 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e058      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052fa:	4b04      	ldr	r3, [pc, #16]	@ (800530c <HAL_RCC_OscConfig+0x778>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d0f0      	beq.n	80052e8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005306:	e050      	b.n	80053aa <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e04f      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
 800530c:	40021000 	.word	0x40021000
 8005310:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005314:	4b27      	ldr	r3, [pc, #156]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d144      	bne.n	80053aa <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005320:	4b24      	ldr	r3, [pc, #144]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a23      	ldr	r2, [pc, #140]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 8005326:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800532a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800532c:	4b21      	ldr	r3, [pc, #132]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	4a20      	ldr	r2, [pc, #128]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 8005332:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005336:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005338:	f7fe f94a 	bl	80035d0 <HAL_GetTick>
 800533c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800533e:	e008      	b.n	8005352 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005340:	f7fe f946 	bl	80035d0 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	2b02      	cmp	r3, #2
 800534c:	d901      	bls.n	8005352 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e02c      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005352:	4b18      	ldr	r3, [pc, #96]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800535a:	2b00      	cmp	r3, #0
 800535c:	d0f0      	beq.n	8005340 <HAL_RCC_OscConfig+0x7ac>
 800535e:	e024      	b.n	80053aa <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	2b0c      	cmp	r3, #12
 8005364:	d01f      	beq.n	80053a6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005366:	4b13      	ldr	r3, [pc, #76]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a12      	ldr	r2, [pc, #72]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 800536c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005370:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005372:	f7fe f92d 	bl	80035d0 <HAL_GetTick>
 8005376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005378:	e008      	b.n	800538c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800537a:	f7fe f929 	bl	80035d0 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	2b02      	cmp	r3, #2
 8005386:	d901      	bls.n	800538c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e00f      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800538c:	4b09      	ldr	r3, [pc, #36]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1f0      	bne.n	800537a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005398:	4b06      	ldr	r3, [pc, #24]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 800539a:	68da      	ldr	r2, [r3, #12]
 800539c:	4905      	ldr	r1, [pc, #20]	@ (80053b4 <HAL_RCC_OscConfig+0x820>)
 800539e:	4b06      	ldr	r3, [pc, #24]	@ (80053b8 <HAL_RCC_OscConfig+0x824>)
 80053a0:	4013      	ands	r3, r2
 80053a2:	60cb      	str	r3, [r1, #12]
 80053a4:	e001      	b.n	80053aa <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e000      	b.n	80053ac <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3720      	adds	r7, #32
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	40021000 	.word	0x40021000
 80053b8:	feeefffc 	.word	0xfeeefffc

080053bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d101      	bne.n	80053d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e0e7      	b.n	80055a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053d0:	4b75      	ldr	r3, [pc, #468]	@ (80055a8 <HAL_RCC_ClockConfig+0x1ec>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0307 	and.w	r3, r3, #7
 80053d8:	683a      	ldr	r2, [r7, #0]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d910      	bls.n	8005400 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053de:	4b72      	ldr	r3, [pc, #456]	@ (80055a8 <HAL_RCC_ClockConfig+0x1ec>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f023 0207 	bic.w	r2, r3, #7
 80053e6:	4970      	ldr	r1, [pc, #448]	@ (80055a8 <HAL_RCC_ClockConfig+0x1ec>)
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	4313      	orrs	r3, r2
 80053ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ee:	4b6e      	ldr	r3, [pc, #440]	@ (80055a8 <HAL_RCC_ClockConfig+0x1ec>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0307 	and.w	r3, r3, #7
 80053f6:	683a      	ldr	r2, [r7, #0]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d001      	beq.n	8005400 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e0cf      	b.n	80055a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0302 	and.w	r3, r3, #2
 8005408:	2b00      	cmp	r3, #0
 800540a:	d010      	beq.n	800542e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689a      	ldr	r2, [r3, #8]
 8005410:	4b66      	ldr	r3, [pc, #408]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005418:	429a      	cmp	r2, r3
 800541a:	d908      	bls.n	800542e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800541c:	4b63      	ldr	r3, [pc, #396]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	4960      	ldr	r1, [pc, #384]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 800542a:	4313      	orrs	r3, r2
 800542c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d04c      	beq.n	80054d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	2b03      	cmp	r3, #3
 8005440:	d107      	bne.n	8005452 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005442:	4b5a      	ldr	r3, [pc, #360]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d121      	bne.n	8005492 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e0a6      	b.n	80055a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	2b02      	cmp	r3, #2
 8005458:	d107      	bne.n	800546a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800545a:	4b54      	ldr	r3, [pc, #336]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d115      	bne.n	8005492 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e09a      	b.n	80055a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d107      	bne.n	8005482 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005472:	4b4e      	ldr	r3, [pc, #312]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d109      	bne.n	8005492 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e08e      	b.n	80055a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005482:	4b4a      	ldr	r3, [pc, #296]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800548a:	2b00      	cmp	r3, #0
 800548c:	d101      	bne.n	8005492 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e086      	b.n	80055a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005492:	4b46      	ldr	r3, [pc, #280]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f023 0203 	bic.w	r2, r3, #3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	4943      	ldr	r1, [pc, #268]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054a4:	f7fe f894 	bl	80035d0 <HAL_GetTick>
 80054a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054aa:	e00a      	b.n	80054c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054ac:	f7fe f890 	bl	80035d0 <HAL_GetTick>
 80054b0:	4602      	mov	r2, r0
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d901      	bls.n	80054c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	e06e      	b.n	80055a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054c2:	4b3a      	ldr	r3, [pc, #232]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	f003 020c 	and.w	r2, r3, #12
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d1eb      	bne.n	80054ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0302 	and.w	r3, r3, #2
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d010      	beq.n	8005502 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	689a      	ldr	r2, [r3, #8]
 80054e4:	4b31      	ldr	r3, [pc, #196]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d208      	bcs.n	8005502 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054f0:	4b2e      	ldr	r3, [pc, #184]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	492b      	ldr	r1, [pc, #172]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005502:	4b29      	ldr	r3, [pc, #164]	@ (80055a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0307 	and.w	r3, r3, #7
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	429a      	cmp	r2, r3
 800550e:	d210      	bcs.n	8005532 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005510:	4b25      	ldr	r3, [pc, #148]	@ (80055a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f023 0207 	bic.w	r2, r3, #7
 8005518:	4923      	ldr	r1, [pc, #140]	@ (80055a8 <HAL_RCC_ClockConfig+0x1ec>)
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	4313      	orrs	r3, r2
 800551e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005520:	4b21      	ldr	r3, [pc, #132]	@ (80055a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0307 	and.w	r3, r3, #7
 8005528:	683a      	ldr	r2, [r7, #0]
 800552a:	429a      	cmp	r2, r3
 800552c:	d001      	beq.n	8005532 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e036      	b.n	80055a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0304 	and.w	r3, r3, #4
 800553a:	2b00      	cmp	r3, #0
 800553c:	d008      	beq.n	8005550 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800553e:	4b1b      	ldr	r3, [pc, #108]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	4918      	ldr	r1, [pc, #96]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 800554c:	4313      	orrs	r3, r2
 800554e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0308 	and.w	r3, r3, #8
 8005558:	2b00      	cmp	r3, #0
 800555a:	d009      	beq.n	8005570 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800555c:	4b13      	ldr	r3, [pc, #76]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	691b      	ldr	r3, [r3, #16]
 8005568:	00db      	lsls	r3, r3, #3
 800556a:	4910      	ldr	r1, [pc, #64]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 800556c:	4313      	orrs	r3, r2
 800556e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005570:	f000 f824 	bl	80055bc <HAL_RCC_GetSysClockFreq>
 8005574:	4602      	mov	r2, r0
 8005576:	4b0d      	ldr	r3, [pc, #52]	@ (80055ac <HAL_RCC_ClockConfig+0x1f0>)
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	091b      	lsrs	r3, r3, #4
 800557c:	f003 030f 	and.w	r3, r3, #15
 8005580:	490b      	ldr	r1, [pc, #44]	@ (80055b0 <HAL_RCC_ClockConfig+0x1f4>)
 8005582:	5ccb      	ldrb	r3, [r1, r3]
 8005584:	f003 031f 	and.w	r3, r3, #31
 8005588:	fa22 f303 	lsr.w	r3, r2, r3
 800558c:	4a09      	ldr	r2, [pc, #36]	@ (80055b4 <HAL_RCC_ClockConfig+0x1f8>)
 800558e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005590:	4b09      	ldr	r3, [pc, #36]	@ (80055b8 <HAL_RCC_ClockConfig+0x1fc>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4618      	mov	r0, r3
 8005596:	f7fd fc0b 	bl	8002db0 <HAL_InitTick>
 800559a:	4603      	mov	r3, r0
 800559c:	72fb      	strb	r3, [r7, #11]

  return status;
 800559e:	7afb      	ldrb	r3, [r7, #11]
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3710      	adds	r7, #16
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	40022000 	.word	0x40022000
 80055ac:	40021000 	.word	0x40021000
 80055b0:	0800d2b8 	.word	0x0800d2b8
 80055b4:	20000000 	.word	0x20000000
 80055b8:	20000004 	.word	0x20000004

080055bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055bc:	b480      	push	{r7}
 80055be:	b089      	sub	sp, #36	@ 0x24
 80055c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80055c2:	2300      	movs	r3, #0
 80055c4:	61fb      	str	r3, [r7, #28]
 80055c6:	2300      	movs	r3, #0
 80055c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055ca:	4b3e      	ldr	r3, [pc, #248]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f003 030c 	and.w	r3, r3, #12
 80055d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055d4:	4b3b      	ldr	r3, [pc, #236]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	f003 0303 	and.w	r3, r3, #3
 80055dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d005      	beq.n	80055f0 <HAL_RCC_GetSysClockFreq+0x34>
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	2b0c      	cmp	r3, #12
 80055e8:	d121      	bne.n	800562e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d11e      	bne.n	800562e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80055f0:	4b34      	ldr	r3, [pc, #208]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0308 	and.w	r3, r3, #8
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d107      	bne.n	800560c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80055fc:	4b31      	ldr	r3, [pc, #196]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80055fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005602:	0a1b      	lsrs	r3, r3, #8
 8005604:	f003 030f 	and.w	r3, r3, #15
 8005608:	61fb      	str	r3, [r7, #28]
 800560a:	e005      	b.n	8005618 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800560c:	4b2d      	ldr	r3, [pc, #180]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	091b      	lsrs	r3, r3, #4
 8005612:	f003 030f 	and.w	r3, r3, #15
 8005616:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005618:	4a2b      	ldr	r2, [pc, #172]	@ (80056c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005620:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10d      	bne.n	8005644 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800562c:	e00a      	b.n	8005644 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	2b04      	cmp	r3, #4
 8005632:	d102      	bne.n	800563a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005634:	4b25      	ldr	r3, [pc, #148]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x110>)
 8005636:	61bb      	str	r3, [r7, #24]
 8005638:	e004      	b.n	8005644 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	2b08      	cmp	r3, #8
 800563e:	d101      	bne.n	8005644 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005640:	4b23      	ldr	r3, [pc, #140]	@ (80056d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005642:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	2b0c      	cmp	r3, #12
 8005648:	d134      	bne.n	80056b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800564a:	4b1e      	ldr	r3, [pc, #120]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	f003 0303 	and.w	r3, r3, #3
 8005652:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	2b02      	cmp	r3, #2
 8005658:	d003      	beq.n	8005662 <HAL_RCC_GetSysClockFreq+0xa6>
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	2b03      	cmp	r3, #3
 800565e:	d003      	beq.n	8005668 <HAL_RCC_GetSysClockFreq+0xac>
 8005660:	e005      	b.n	800566e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005662:	4b1a      	ldr	r3, [pc, #104]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x110>)
 8005664:	617b      	str	r3, [r7, #20]
      break;
 8005666:	e005      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005668:	4b19      	ldr	r3, [pc, #100]	@ (80056d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800566a:	617b      	str	r3, [r7, #20]
      break;
 800566c:	e002      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	617b      	str	r3, [r7, #20]
      break;
 8005672:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005674:	4b13      	ldr	r3, [pc, #76]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	091b      	lsrs	r3, r3, #4
 800567a:	f003 0307 	and.w	r3, r3, #7
 800567e:	3301      	adds	r3, #1
 8005680:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005682:	4b10      	ldr	r3, [pc, #64]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	0a1b      	lsrs	r3, r3, #8
 8005688:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	fb03 f202 	mul.w	r2, r3, r2
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	fbb2 f3f3 	udiv	r3, r2, r3
 8005698:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800569a:	4b0a      	ldr	r3, [pc, #40]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	0e5b      	lsrs	r3, r3, #25
 80056a0:	f003 0303 	and.w	r3, r3, #3
 80056a4:	3301      	adds	r3, #1
 80056a6:	005b      	lsls	r3, r3, #1
 80056a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80056b4:	69bb      	ldr	r3, [r7, #24]
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3724      	adds	r7, #36	@ 0x24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	40021000 	.word	0x40021000
 80056c8:	0800d2d0 	.word	0x0800d2d0
 80056cc:	00f42400 	.word	0x00f42400
 80056d0:	007a1200 	.word	0x007a1200

080056d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056d4:	b480      	push	{r7}
 80056d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056d8:	4b03      	ldr	r3, [pc, #12]	@ (80056e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80056da:	681b      	ldr	r3, [r3, #0]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	20000000 	.word	0x20000000

080056ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80056f0:	f7ff fff0 	bl	80056d4 <HAL_RCC_GetHCLKFreq>
 80056f4:	4602      	mov	r2, r0
 80056f6:	4b06      	ldr	r3, [pc, #24]	@ (8005710 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	0a1b      	lsrs	r3, r3, #8
 80056fc:	f003 0307 	and.w	r3, r3, #7
 8005700:	4904      	ldr	r1, [pc, #16]	@ (8005714 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005702:	5ccb      	ldrb	r3, [r1, r3]
 8005704:	f003 031f 	and.w	r3, r3, #31
 8005708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800570c:	4618      	mov	r0, r3
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40021000 	.word	0x40021000
 8005714:	0800d2c8 	.word	0x0800d2c8

08005718 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800571c:	f7ff ffda 	bl	80056d4 <HAL_RCC_GetHCLKFreq>
 8005720:	4602      	mov	r2, r0
 8005722:	4b06      	ldr	r3, [pc, #24]	@ (800573c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	0adb      	lsrs	r3, r3, #11
 8005728:	f003 0307 	and.w	r3, r3, #7
 800572c:	4904      	ldr	r1, [pc, #16]	@ (8005740 <HAL_RCC_GetPCLK2Freq+0x28>)
 800572e:	5ccb      	ldrb	r3, [r1, r3]
 8005730:	f003 031f 	and.w	r3, r3, #31
 8005734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005738:	4618      	mov	r0, r3
 800573a:	bd80      	pop	{r7, pc}
 800573c:	40021000 	.word	0x40021000
 8005740:	0800d2c8 	.word	0x0800d2c8

08005744 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	220f      	movs	r2, #15
 8005752:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005754:	4b12      	ldr	r3, [pc, #72]	@ (80057a0 <HAL_RCC_GetClockConfig+0x5c>)
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f003 0203 	and.w	r2, r3, #3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005760:	4b0f      	ldr	r3, [pc, #60]	@ (80057a0 <HAL_RCC_GetClockConfig+0x5c>)
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800576c:	4b0c      	ldr	r3, [pc, #48]	@ (80057a0 <HAL_RCC_GetClockConfig+0x5c>)
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005778:	4b09      	ldr	r3, [pc, #36]	@ (80057a0 <HAL_RCC_GetClockConfig+0x5c>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	08db      	lsrs	r3, r3, #3
 800577e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005786:	4b07      	ldr	r3, [pc, #28]	@ (80057a4 <HAL_RCC_GetClockConfig+0x60>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0207 	and.w	r2, r3, #7
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	601a      	str	r2, [r3, #0]
}
 8005792:	bf00      	nop
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	40021000 	.word	0x40021000
 80057a4:	40022000 	.word	0x40022000

080057a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b086      	sub	sp, #24
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80057b0:	2300      	movs	r3, #0
 80057b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80057b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d003      	beq.n	80057c8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80057c0:	f7ff f984 	bl	8004acc <HAL_PWREx_GetVoltageRange>
 80057c4:	6178      	str	r0, [r7, #20]
 80057c6:	e014      	b.n	80057f2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80057c8:	4b25      	ldr	r3, [pc, #148]	@ (8005860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057cc:	4a24      	ldr	r2, [pc, #144]	@ (8005860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80057d4:	4b22      	ldr	r3, [pc, #136]	@ (8005860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057dc:	60fb      	str	r3, [r7, #12]
 80057de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80057e0:	f7ff f974 	bl	8004acc <HAL_PWREx_GetVoltageRange>
 80057e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80057e6:	4b1e      	ldr	r3, [pc, #120]	@ (8005860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057ea:	4a1d      	ldr	r2, [pc, #116]	@ (8005860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057f8:	d10b      	bne.n	8005812 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2b80      	cmp	r3, #128	@ 0x80
 80057fe:	d919      	bls.n	8005834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2ba0      	cmp	r3, #160	@ 0xa0
 8005804:	d902      	bls.n	800580c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005806:	2302      	movs	r3, #2
 8005808:	613b      	str	r3, [r7, #16]
 800580a:	e013      	b.n	8005834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800580c:	2301      	movs	r3, #1
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	e010      	b.n	8005834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2b80      	cmp	r3, #128	@ 0x80
 8005816:	d902      	bls.n	800581e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005818:	2303      	movs	r3, #3
 800581a:	613b      	str	r3, [r7, #16]
 800581c:	e00a      	b.n	8005834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2b80      	cmp	r3, #128	@ 0x80
 8005822:	d102      	bne.n	800582a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005824:	2302      	movs	r3, #2
 8005826:	613b      	str	r3, [r7, #16]
 8005828:	e004      	b.n	8005834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b70      	cmp	r3, #112	@ 0x70
 800582e:	d101      	bne.n	8005834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005830:	2301      	movs	r3, #1
 8005832:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005834:	4b0b      	ldr	r3, [pc, #44]	@ (8005864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f023 0207 	bic.w	r2, r3, #7
 800583c:	4909      	ldr	r1, [pc, #36]	@ (8005864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	4313      	orrs	r3, r2
 8005842:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005844:	4b07      	ldr	r3, [pc, #28]	@ (8005864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0307 	and.w	r3, r3, #7
 800584c:	693a      	ldr	r2, [r7, #16]
 800584e:	429a      	cmp	r2, r3
 8005850:	d001      	beq.n	8005856 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e000      	b.n	8005858 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005856:	2300      	movs	r3, #0
}
 8005858:	4618      	mov	r0, r3
 800585a:	3718      	adds	r7, #24
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	40021000 	.word	0x40021000
 8005864:	40022000 	.word	0x40022000

08005868 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b086      	sub	sp, #24
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005870:	2300      	movs	r3, #0
 8005872:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005874:	2300      	movs	r3, #0
 8005876:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005880:	2b00      	cmp	r3, #0
 8005882:	d031      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005888:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800588c:	d01a      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800588e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005892:	d814      	bhi.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005894:	2b00      	cmp	r3, #0
 8005896:	d009      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005898:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800589c:	d10f      	bne.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800589e:	4b5d      	ldr	r3, [pc, #372]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	4a5c      	ldr	r2, [pc, #368]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058a8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80058aa:	e00c      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3304      	adds	r3, #4
 80058b0:	2100      	movs	r1, #0
 80058b2:	4618      	mov	r0, r3
 80058b4:	f000 f9ce 	bl	8005c54 <RCCEx_PLLSAI1_Config>
 80058b8:	4603      	mov	r3, r0
 80058ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80058bc:	e003      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	74fb      	strb	r3, [r7, #19]
      break;
 80058c2:	e000      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80058c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058c6:	7cfb      	ldrb	r3, [r7, #19]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d10b      	bne.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058cc:	4b51      	ldr	r3, [pc, #324]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058da:	494e      	ldr	r1, [pc, #312]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80058e2:	e001      	b.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058e4:	7cfb      	ldrb	r3, [r7, #19]
 80058e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 809e 	beq.w	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058f6:	2300      	movs	r3, #0
 80058f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80058fa:	4b46      	ldr	r3, [pc, #280]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005906:	2301      	movs	r3, #1
 8005908:	e000      	b.n	800590c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800590a:	2300      	movs	r3, #0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00d      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005910:	4b40      	ldr	r3, [pc, #256]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005914:	4a3f      	ldr	r2, [pc, #252]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005916:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800591a:	6593      	str	r3, [r2, #88]	@ 0x58
 800591c:	4b3d      	ldr	r3, [pc, #244]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800591e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005920:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005924:	60bb      	str	r3, [r7, #8]
 8005926:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005928:	2301      	movs	r3, #1
 800592a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800592c:	4b3a      	ldr	r3, [pc, #232]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a39      	ldr	r2, [pc, #228]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005936:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005938:	f7fd fe4a 	bl	80035d0 <HAL_GetTick>
 800593c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800593e:	e009      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005940:	f7fd fe46 	bl	80035d0 <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	2b02      	cmp	r3, #2
 800594c:	d902      	bls.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	74fb      	strb	r3, [r7, #19]
        break;
 8005952:	e005      	b.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005954:	4b30      	ldr	r3, [pc, #192]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800595c:	2b00      	cmp	r3, #0
 800595e:	d0ef      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005960:	7cfb      	ldrb	r3, [r7, #19]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d15a      	bne.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005966:	4b2b      	ldr	r3, [pc, #172]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800596c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005970:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d01e      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800597c:	697a      	ldr	r2, [r7, #20]
 800597e:	429a      	cmp	r2, r3
 8005980:	d019      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005982:	4b24      	ldr	r3, [pc, #144]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005988:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800598c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800598e:	4b21      	ldr	r3, [pc, #132]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005990:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005994:	4a1f      	ldr	r2, [pc, #124]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005996:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800599a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800599e:	4b1d      	ldr	r3, [pc, #116]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059a4:	4a1b      	ldr	r2, [pc, #108]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80059ae:	4a19      	ldr	r2, [pc, #100]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	f003 0301 	and.w	r3, r3, #1
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d016      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c0:	f7fd fe06 	bl	80035d0 <HAL_GetTick>
 80059c4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059c6:	e00b      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059c8:	f7fd fe02 	bl	80035d0 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d902      	bls.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	74fb      	strb	r3, [r7, #19]
            break;
 80059de:	e006      	b.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d0ec      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80059ee:	7cfb      	ldrb	r3, [r7, #19]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10b      	bne.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059f4:	4b07      	ldr	r3, [pc, #28]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059fa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a02:	4904      	ldr	r1, [pc, #16]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005a0a:	e009      	b.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a0c:	7cfb      	ldrb	r3, [r7, #19]
 8005a0e:	74bb      	strb	r3, [r7, #18]
 8005a10:	e006      	b.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005a12:	bf00      	nop
 8005a14:	40021000 	.word	0x40021000
 8005a18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a1c:	7cfb      	ldrb	r3, [r7, #19]
 8005a1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a20:	7c7b      	ldrb	r3, [r7, #17]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d105      	bne.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a26:	4b8a      	ldr	r3, [pc, #552]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a2a:	4a89      	ldr	r2, [pc, #548]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a30:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0301 	and.w	r3, r3, #1
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d00a      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a3e:	4b84      	ldr	r3, [pc, #528]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a44:	f023 0203 	bic.w	r2, r3, #3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	4980      	ldr	r1, [pc, #512]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d00a      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a60:	4b7b      	ldr	r3, [pc, #492]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a66:	f023 020c 	bic.w	r2, r3, #12
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6e:	4978      	ldr	r1, [pc, #480]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a70:	4313      	orrs	r3, r2
 8005a72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0320 	and.w	r3, r3, #32
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00a      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a82:	4b73      	ldr	r3, [pc, #460]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a88:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a90:	496f      	ldr	r1, [pc, #444]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00a      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005aa4:	4b6a      	ldr	r3, [pc, #424]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aaa:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ab2:	4967      	ldr	r1, [pc, #412]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00a      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ac6:	4b62      	ldr	r3, [pc, #392]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005acc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad4:	495e      	ldr	r1, [pc, #376]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d00a      	beq.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ae8:	4b59      	ldr	r3, [pc, #356]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af6:	4956      	ldr	r1, [pc, #344]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00a      	beq.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b0a:	4b51      	ldr	r3, [pc, #324]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b10:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b18:	494d      	ldr	r1, [pc, #308]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d028      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b2c:	4b48      	ldr	r3, [pc, #288]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b3a:	4945      	ldr	r1, [pc, #276]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b4a:	d106      	bne.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b4c:	4b40      	ldr	r3, [pc, #256]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	4a3f      	ldr	r2, [pc, #252]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b56:	60d3      	str	r3, [r2, #12]
 8005b58:	e011      	b.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b62:	d10c      	bne.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	3304      	adds	r3, #4
 8005b68:	2101      	movs	r1, #1
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f000 f872 	bl	8005c54 <RCCEx_PLLSAI1_Config>
 8005b70:	4603      	mov	r3, r0
 8005b72:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005b74:	7cfb      	ldrb	r3, [r7, #19]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8005b7a:	7cfb      	ldrb	r3, [r7, #19]
 8005b7c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d028      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b8a:	4b31      	ldr	r3, [pc, #196]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b90:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b98:	492d      	ldr	r1, [pc, #180]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ba4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ba8:	d106      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005baa:	4b29      	ldr	r3, [pc, #164]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	4a28      	ldr	r2, [pc, #160]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005bb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bb4:	60d3      	str	r3, [r2, #12]
 8005bb6:	e011      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005bc0:	d10c      	bne.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 f843 	bl	8005c54 <RCCEx_PLLSAI1_Config>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bd2:	7cfb      	ldrb	r3, [r7, #19]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d001      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8005bd8:	7cfb      	ldrb	r3, [r7, #19]
 8005bda:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d01c      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005be8:	4b19      	ldr	r3, [pc, #100]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bf6:	4916      	ldr	r1, [pc, #88]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c06:	d10c      	bne.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	2102      	movs	r1, #2
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f000 f820 	bl	8005c54 <RCCEx_PLLSAI1_Config>
 8005c14:	4603      	mov	r3, r0
 8005c16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c18:	7cfb      	ldrb	r3, [r7, #19]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8005c1e:	7cfb      	ldrb	r3, [r7, #19]
 8005c20:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d00a      	beq.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005c2e:	4b08      	ldr	r3, [pc, #32]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c34:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c3c:	4904      	ldr	r1, [pc, #16]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c44:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3718      	adds	r7, #24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	40021000 	.word	0x40021000

08005c54 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c62:	4b74      	ldr	r3, [pc, #464]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	f003 0303 	and.w	r3, r3, #3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d018      	beq.n	8005ca0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005c6e:	4b71      	ldr	r3, [pc, #452]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	f003 0203 	and.w	r2, r3, #3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d10d      	bne.n	8005c9a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
       ||
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d009      	beq.n	8005c9a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005c86:	4b6b      	ldr	r3, [pc, #428]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	091b      	lsrs	r3, r3, #4
 8005c8c:	f003 0307 	and.w	r3, r3, #7
 8005c90:	1c5a      	adds	r2, r3, #1
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
       ||
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d047      	beq.n	8005d2a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	73fb      	strb	r3, [r7, #15]
 8005c9e:	e044      	b.n	8005d2a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2b03      	cmp	r3, #3
 8005ca6:	d018      	beq.n	8005cda <RCCEx_PLLSAI1_Config+0x86>
 8005ca8:	2b03      	cmp	r3, #3
 8005caa:	d825      	bhi.n	8005cf8 <RCCEx_PLLSAI1_Config+0xa4>
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d002      	beq.n	8005cb6 <RCCEx_PLLSAI1_Config+0x62>
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d009      	beq.n	8005cc8 <RCCEx_PLLSAI1_Config+0x74>
 8005cb4:	e020      	b.n	8005cf8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005cb6:	4b5f      	ldr	r3, [pc, #380]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0302 	and.w	r3, r3, #2
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d11d      	bne.n	8005cfe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cc6:	e01a      	b.n	8005cfe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005cc8:	4b5a      	ldr	r3, [pc, #360]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d116      	bne.n	8005d02 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cd8:	e013      	b.n	8005d02 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005cda:	4b56      	ldr	r3, [pc, #344]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10f      	bne.n	8005d06 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005ce6:	4b53      	ldr	r3, [pc, #332]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d109      	bne.n	8005d06 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005cf6:	e006      	b.n	8005d06 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8005cfc:	e004      	b.n	8005d08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005cfe:	bf00      	nop
 8005d00:	e002      	b.n	8005d08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d02:	bf00      	nop
 8005d04:	e000      	b.n	8005d08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d06:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d08:	7bfb      	ldrb	r3, [r7, #15]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d10d      	bne.n	8005d2a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005d0e:	4b49      	ldr	r3, [pc, #292]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6819      	ldr	r1, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	011b      	lsls	r3, r3, #4
 8005d22:	430b      	orrs	r3, r1
 8005d24:	4943      	ldr	r1, [pc, #268]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d2a:	7bfb      	ldrb	r3, [r7, #15]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d17c      	bne.n	8005e2a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d30:	4b40      	ldr	r3, [pc, #256]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a3f      	ldr	r2, [pc, #252]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d3c:	f7fd fc48 	bl	80035d0 <HAL_GetTick>
 8005d40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d42:	e009      	b.n	8005d58 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d44:	f7fd fc44 	bl	80035d0 <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d902      	bls.n	8005d58 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	73fb      	strb	r3, [r7, #15]
        break;
 8005d56:	e005      	b.n	8005d64 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d58:	4b36      	ldr	r3, [pc, #216]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1ef      	bne.n	8005d44 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d64:	7bfb      	ldrb	r3, [r7, #15]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d15f      	bne.n	8005e2a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d110      	bne.n	8005d92 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d70:	4b30      	ldr	r3, [pc, #192]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005d78:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	6892      	ldr	r2, [r2, #8]
 8005d80:	0211      	lsls	r1, r2, #8
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	68d2      	ldr	r2, [r2, #12]
 8005d86:	06d2      	lsls	r2, r2, #27
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	492a      	ldr	r1, [pc, #168]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	610b      	str	r3, [r1, #16]
 8005d90:	e027      	b.n	8005de2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d112      	bne.n	8005dbe <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d98:	4b26      	ldr	r3, [pc, #152]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005da0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6892      	ldr	r2, [r2, #8]
 8005da8:	0211      	lsls	r1, r2, #8
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	6912      	ldr	r2, [r2, #16]
 8005dae:	0852      	lsrs	r2, r2, #1
 8005db0:	3a01      	subs	r2, #1
 8005db2:	0552      	lsls	r2, r2, #21
 8005db4:	430a      	orrs	r2, r1
 8005db6:	491f      	ldr	r1, [pc, #124]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005db8:	4313      	orrs	r3, r2
 8005dba:	610b      	str	r3, [r1, #16]
 8005dbc:	e011      	b.n	8005de2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005dc6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	6892      	ldr	r2, [r2, #8]
 8005dce:	0211      	lsls	r1, r2, #8
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	6952      	ldr	r2, [r2, #20]
 8005dd4:	0852      	lsrs	r2, r2, #1
 8005dd6:	3a01      	subs	r2, #1
 8005dd8:	0652      	lsls	r2, r2, #25
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	4915      	ldr	r1, [pc, #84]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dde:	4313      	orrs	r3, r2
 8005de0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005de2:	4b14      	ldr	r3, [pc, #80]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a13      	ldr	r2, [pc, #76]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005de8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005dec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dee:	f7fd fbef 	bl	80035d0 <HAL_GetTick>
 8005df2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005df4:	e009      	b.n	8005e0a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005df6:	f7fd fbeb 	bl	80035d0 <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d902      	bls.n	8005e0a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	73fb      	strb	r3, [r7, #15]
          break;
 8005e08:	e005      	b.n	8005e16 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d0ef      	beq.n	8005df6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005e16:	7bfb      	ldrb	r3, [r7, #15]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d106      	bne.n	8005e2a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005e1c:	4b05      	ldr	r3, [pc, #20]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e1e:	691a      	ldr	r2, [r3, #16]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	699b      	ldr	r3, [r3, #24]
 8005e24:	4903      	ldr	r1, [pc, #12]	@ (8005e34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	40021000 	.word	0x40021000

08005e38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b082      	sub	sp, #8
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d101      	bne.n	8005e4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e049      	b.n	8005ede <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d106      	bne.n	8005e64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 f841 	bl	8005ee6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	3304      	adds	r3, #4
 8005e74:	4619      	mov	r1, r3
 8005e76:	4610      	mov	r0, r2
 8005e78:	f000 f9c4 	bl	8006204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3708      	adds	r7, #8
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}

08005ee6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005eee:	bf00      	nop
 8005ef0:	370c      	adds	r7, #12
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
	...

08005efc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d001      	beq.n	8005f14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e03b      	b.n	8005f8c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68da      	ldr	r2, [r3, #12]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f042 0201 	orr.w	r2, r2, #1
 8005f2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a19      	ldr	r2, [pc, #100]	@ (8005f98 <HAL_TIM_Base_Start_IT+0x9c>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d009      	beq.n	8005f4a <HAL_TIM_Base_Start_IT+0x4e>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f3e:	d004      	beq.n	8005f4a <HAL_TIM_Base_Start_IT+0x4e>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a15      	ldr	r2, [pc, #84]	@ (8005f9c <HAL_TIM_Base_Start_IT+0xa0>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d115      	bne.n	8005f76 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	4b13      	ldr	r3, [pc, #76]	@ (8005fa0 <HAL_TIM_Base_Start_IT+0xa4>)
 8005f52:	4013      	ands	r3, r2
 8005f54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2b06      	cmp	r3, #6
 8005f5a:	d015      	beq.n	8005f88 <HAL_TIM_Base_Start_IT+0x8c>
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f62:	d011      	beq.n	8005f88 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f042 0201 	orr.w	r2, r2, #1
 8005f72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f74:	e008      	b.n	8005f88 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f042 0201 	orr.w	r2, r2, #1
 8005f84:	601a      	str	r2, [r3, #0]
 8005f86:	e000      	b.n	8005f8a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3714      	adds	r7, #20
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr
 8005f98:	40012c00 	.word	0x40012c00
 8005f9c:	40014000 	.word	0x40014000
 8005fa0:	00010007 	.word	0x00010007

08005fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	691b      	ldr	r3, [r3, #16]
 8005fba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d020      	beq.n	8006008 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f003 0302 	and.w	r3, r3, #2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d01b      	beq.n	8006008 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f06f 0202 	mvn.w	r2, #2
 8005fd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2201      	movs	r2, #1
 8005fde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	699b      	ldr	r3, [r3, #24]
 8005fe6:	f003 0303 	and.w	r3, r3, #3
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d003      	beq.n	8005ff6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f8e9 	bl	80061c6 <HAL_TIM_IC_CaptureCallback>
 8005ff4:	e005      	b.n	8006002 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f000 f8db 	bl	80061b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 f8ec 	bl	80061da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	f003 0304 	and.w	r3, r3, #4
 800600e:	2b00      	cmp	r3, #0
 8006010:	d020      	beq.n	8006054 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	2b00      	cmp	r3, #0
 800601a:	d01b      	beq.n	8006054 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f06f 0204 	mvn.w	r2, #4
 8006024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2202      	movs	r2, #2
 800602a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006036:	2b00      	cmp	r3, #0
 8006038:	d003      	beq.n	8006042 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f8c3 	bl	80061c6 <HAL_TIM_IC_CaptureCallback>
 8006040:	e005      	b.n	800604e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 f8b5 	bl	80061b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 f8c6 	bl	80061da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f003 0308 	and.w	r3, r3, #8
 800605a:	2b00      	cmp	r3, #0
 800605c:	d020      	beq.n	80060a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f003 0308 	and.w	r3, r3, #8
 8006064:	2b00      	cmp	r3, #0
 8006066:	d01b      	beq.n	80060a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f06f 0208 	mvn.w	r2, #8
 8006070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2204      	movs	r2, #4
 8006076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	69db      	ldr	r3, [r3, #28]
 800607e:	f003 0303 	and.w	r3, r3, #3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d003      	beq.n	800608e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f89d 	bl	80061c6 <HAL_TIM_IC_CaptureCallback>
 800608c:	e005      	b.n	800609a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 f88f 	bl	80061b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 f8a0 	bl	80061da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	f003 0310 	and.w	r3, r3, #16
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d020      	beq.n	80060ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f003 0310 	and.w	r3, r3, #16
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d01b      	beq.n	80060ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f06f 0210 	mvn.w	r2, #16
 80060bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2208      	movs	r2, #8
 80060c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	69db      	ldr	r3, [r3, #28]
 80060ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f877 	bl	80061c6 <HAL_TIM_IC_CaptureCallback>
 80060d8:	e005      	b.n	80060e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 f869 	bl	80061b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 f87a 	bl	80061da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00c      	beq.n	8006110 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d007      	beq.n	8006110 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f06f 0201 	mvn.w	r2, #1
 8006108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7fc fd46 	bl	8002b9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006116:	2b00      	cmp	r3, #0
 8006118:	d104      	bne.n	8006124 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006120:	2b00      	cmp	r3, #0
 8006122:	d00c      	beq.n	800613e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800612a:	2b00      	cmp	r3, #0
 800612c:	d007      	beq.n	800613e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006136:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 f8dd 	bl	80062f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006144:	2b00      	cmp	r3, #0
 8006146:	d00c      	beq.n	8006162 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800614e:	2b00      	cmp	r3, #0
 8006150:	d007      	beq.n	8006162 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800615a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 f8d5 	bl	800630c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00c      	beq.n	8006186 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006172:	2b00      	cmp	r3, #0
 8006174:	d007      	beq.n	8006186 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800617e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 f834 	bl	80061ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	f003 0320 	and.w	r3, r3, #32
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00c      	beq.n	80061aa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f003 0320 	and.w	r3, r3, #32
 8006196:	2b00      	cmp	r3, #0
 8006198:	d007      	beq.n	80061aa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f06f 0220 	mvn.w	r2, #32
 80061a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 f89d 	bl	80062e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061aa:	bf00      	nop
 80061ac:	3710      	adds	r7, #16
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b083      	sub	sp, #12
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061ba:	bf00      	nop
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr

080061c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061c6:	b480      	push	{r7}
 80061c8:	b083      	sub	sp, #12
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061da:	b480      	push	{r7}
 80061dc:	b083      	sub	sp, #12
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061e2:	bf00      	nop
 80061e4:	370c      	adds	r7, #12
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr

080061ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061ee:	b480      	push	{r7}
 80061f0:	b083      	sub	sp, #12
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061f6:	bf00      	nop
 80061f8:	370c      	adds	r7, #12
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
	...

08006204 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a30      	ldr	r2, [pc, #192]	@ (80062d8 <TIM_Base_SetConfig+0xd4>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d003      	beq.n	8006224 <TIM_Base_SetConfig+0x20>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006222:	d108      	bne.n	8006236 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800622a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a27      	ldr	r2, [pc, #156]	@ (80062d8 <TIM_Base_SetConfig+0xd4>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d00b      	beq.n	8006256 <TIM_Base_SetConfig+0x52>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006244:	d007      	beq.n	8006256 <TIM_Base_SetConfig+0x52>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a24      	ldr	r2, [pc, #144]	@ (80062dc <TIM_Base_SetConfig+0xd8>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d003      	beq.n	8006256 <TIM_Base_SetConfig+0x52>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a23      	ldr	r2, [pc, #140]	@ (80062e0 <TIM_Base_SetConfig+0xdc>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d108      	bne.n	8006268 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800625c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	4313      	orrs	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	4313      	orrs	r3, r2
 8006274:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	689a      	ldr	r2, [r3, #8]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	4a12      	ldr	r2, [pc, #72]	@ (80062d8 <TIM_Base_SetConfig+0xd4>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d007      	beq.n	80062a4 <TIM_Base_SetConfig+0xa0>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	4a11      	ldr	r2, [pc, #68]	@ (80062dc <TIM_Base_SetConfig+0xd8>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d003      	beq.n	80062a4 <TIM_Base_SetConfig+0xa0>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	4a10      	ldr	r2, [pc, #64]	@ (80062e0 <TIM_Base_SetConfig+0xdc>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d103      	bne.n	80062ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	691a      	ldr	r2, [r3, #16]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	f003 0301 	and.w	r3, r3, #1
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d105      	bne.n	80062ca <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	f023 0201 	bic.w	r2, r3, #1
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	611a      	str	r2, [r3, #16]
  }
}
 80062ca:	bf00      	nop
 80062cc:	3714      	adds	r7, #20
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop
 80062d8:	40012c00 	.word	0x40012c00
 80062dc:	40014000 	.word	0x40014000
 80062e0:	40014400 	.word	0x40014400

080062e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b08a      	sub	sp, #40	@ 0x28
 8006324:	af02      	add	r7, sp, #8
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	603b      	str	r3, [r7, #0]
 800632c:	4613      	mov	r3, r2
 800632e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006334:	2b20      	cmp	r3, #32
 8006336:	d177      	bne.n	8006428 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d002      	beq.n	8006344 <HAL_UART_Transmit+0x24>
 800633e:	88fb      	ldrh	r3, [r7, #6]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e070      	b.n	800642a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2221      	movs	r2, #33	@ 0x21
 8006354:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006356:	f7fd f93b 	bl	80035d0 <HAL_GetTick>
 800635a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	88fa      	ldrh	r2, [r7, #6]
 8006360:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	88fa      	ldrh	r2, [r7, #6]
 8006368:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006374:	d108      	bne.n	8006388 <HAL_UART_Transmit+0x68>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d104      	bne.n	8006388 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800637e:	2300      	movs	r3, #0
 8006380:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	61bb      	str	r3, [r7, #24]
 8006386:	e003      	b.n	8006390 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800638c:	2300      	movs	r3, #0
 800638e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006390:	e02f      	b.n	80063f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	2200      	movs	r2, #0
 800639a:	2180      	movs	r1, #128	@ 0x80
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f000 fee5 	bl	800716c <UART_WaitOnFlagUntilTimeout>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d004      	beq.n	80063b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2220      	movs	r2, #32
 80063ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e03b      	b.n	800642a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d10b      	bne.n	80063d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	881a      	ldrh	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063c4:	b292      	uxth	r2, r2
 80063c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	3302      	adds	r3, #2
 80063cc:	61bb      	str	r3, [r7, #24]
 80063ce:	e007      	b.n	80063e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	781a      	ldrb	r2, [r3, #0]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	3301      	adds	r3, #1
 80063de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	3b01      	subs	r3, #1
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1c9      	bne.n	8006392 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	9300      	str	r3, [sp, #0]
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	2200      	movs	r2, #0
 8006406:	2140      	movs	r1, #64	@ 0x40
 8006408:	68f8      	ldr	r0, [r7, #12]
 800640a:	f000 feaf 	bl	800716c <UART_WaitOnFlagUntilTimeout>
 800640e:	4603      	mov	r3, r0
 8006410:	2b00      	cmp	r3, #0
 8006412:	d004      	beq.n	800641e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2220      	movs	r2, #32
 8006418:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800641a:	2303      	movs	r3, #3
 800641c:	e005      	b.n	800642a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2220      	movs	r2, #32
 8006422:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006424:	2300      	movs	r3, #0
 8006426:	e000      	b.n	800642a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006428:	2302      	movs	r3, #2
  }
}
 800642a:	4618      	mov	r0, r3
 800642c:	3720      	adds	r7, #32
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
	...

08006434 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b0ba      	sub	sp, #232	@ 0xe8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800645a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800645e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006462:	4013      	ands	r3, r2
 8006464:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006468:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800646c:	2b00      	cmp	r3, #0
 800646e:	d115      	bne.n	800649c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006474:	f003 0320 	and.w	r3, r3, #32
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00f      	beq.n	800649c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800647c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006480:	f003 0320 	and.w	r3, r3, #32
 8006484:	2b00      	cmp	r3, #0
 8006486:	d009      	beq.n	800649c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 82ca 	beq.w	8006a26 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	4798      	blx	r3
      }
      return;
 800649a:	e2c4      	b.n	8006a26 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800649c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	f000 8117 	beq.w	80066d4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80064a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d106      	bne.n	80064c0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80064b2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80064b6:	4b85      	ldr	r3, [pc, #532]	@ (80066cc <HAL_UART_IRQHandler+0x298>)
 80064b8:	4013      	ands	r3, r2
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 810a 	beq.w	80066d4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80064c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d011      	beq.n	80064f0 <HAL_UART_IRQHandler+0xbc>
 80064cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d00b      	beq.n	80064f0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2201      	movs	r2, #1
 80064de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064e6:	f043 0201 	orr.w	r2, r3, #1
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064f4:	f003 0302 	and.w	r3, r3, #2
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d011      	beq.n	8006520 <HAL_UART_IRQHandler+0xec>
 80064fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00b      	beq.n	8006520 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2202      	movs	r2, #2
 800650e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006516:	f043 0204 	orr.w	r2, r3, #4
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006524:	f003 0304 	and.w	r3, r3, #4
 8006528:	2b00      	cmp	r3, #0
 800652a:	d011      	beq.n	8006550 <HAL_UART_IRQHandler+0x11c>
 800652c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00b      	beq.n	8006550 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2204      	movs	r2, #4
 800653e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006546:	f043 0202 	orr.w	r2, r3, #2
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006554:	f003 0308 	and.w	r3, r3, #8
 8006558:	2b00      	cmp	r3, #0
 800655a:	d017      	beq.n	800658c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800655c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006560:	f003 0320 	and.w	r3, r3, #32
 8006564:	2b00      	cmp	r3, #0
 8006566:	d105      	bne.n	8006574 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006568:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800656c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00b      	beq.n	800658c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2208      	movs	r2, #8
 800657a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006582:	f043 0208 	orr.w	r2, r3, #8
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800658c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006594:	2b00      	cmp	r3, #0
 8006596:	d012      	beq.n	80065be <HAL_UART_IRQHandler+0x18a>
 8006598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800659c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d00c      	beq.n	80065be <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80065ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065b4:	f043 0220 	orr.w	r2, r3, #32
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 8230 	beq.w	8006a2a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80065ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ce:	f003 0320 	and.w	r3, r3, #32
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00d      	beq.n	80065f2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065da:	f003 0320 	and.w	r3, r3, #32
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d007      	beq.n	80065f2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d003      	beq.n	80065f2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006606:	2b40      	cmp	r3, #64	@ 0x40
 8006608:	d005      	beq.n	8006616 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800660a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800660e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006612:	2b00      	cmp	r3, #0
 8006614:	d04f      	beq.n	80066b6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 fe15 	bl	8007246 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006626:	2b40      	cmp	r3, #64	@ 0x40
 8006628:	d141      	bne.n	80066ae <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	3308      	adds	r3, #8
 8006630:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006634:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006638:	e853 3f00 	ldrex	r3, [r3]
 800663c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006640:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006644:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006648:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	3308      	adds	r3, #8
 8006652:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006656:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800665a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006662:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006666:	e841 2300 	strex	r3, r2, [r1]
 800666a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800666e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1d9      	bne.n	800662a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800667a:	2b00      	cmp	r3, #0
 800667c:	d013      	beq.n	80066a6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006682:	4a13      	ldr	r2, [pc, #76]	@ (80066d0 <HAL_UART_IRQHandler+0x29c>)
 8006684:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800668a:	4618      	mov	r0, r3
 800668c:	f7fd f8f0 	bl	8003870 <HAL_DMA_Abort_IT>
 8006690:	4603      	mov	r3, r0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d017      	beq.n	80066c6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800669a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80066a0:	4610      	mov	r0, r2
 80066a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a4:	e00f      	b.n	80066c6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f9d4 	bl	8006a54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ac:	e00b      	b.n	80066c6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f9d0 	bl	8006a54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b4:	e007      	b.n	80066c6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 f9cc 	bl	8006a54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80066c4:	e1b1      	b.n	8006a2a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066c6:	bf00      	nop
    return;
 80066c8:	e1af      	b.n	8006a2a <HAL_UART_IRQHandler+0x5f6>
 80066ca:	bf00      	nop
 80066cc:	04000120 	.word	0x04000120
 80066d0:	0800730f 	.word	0x0800730f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066d8:	2b01      	cmp	r3, #1
 80066da:	f040 816a 	bne.w	80069b2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80066de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066e2:	f003 0310 	and.w	r3, r3, #16
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 8163 	beq.w	80069b2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80066ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066f0:	f003 0310 	and.w	r3, r3, #16
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 815c 	beq.w	80069b2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	2210      	movs	r2, #16
 8006700:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800670c:	2b40      	cmp	r3, #64	@ 0x40
 800670e:	f040 80d4 	bne.w	80068ba <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800671e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006722:	2b00      	cmp	r3, #0
 8006724:	f000 80ad 	beq.w	8006882 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800672e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006732:	429a      	cmp	r2, r3
 8006734:	f080 80a5 	bcs.w	8006882 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800673e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0320 	and.w	r3, r3, #32
 800674e:	2b00      	cmp	r3, #0
 8006750:	f040 8086 	bne.w	8006860 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006760:	e853 3f00 	ldrex	r3, [r3]
 8006764:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006768:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800676c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006770:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	461a      	mov	r2, r3
 800677a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800677e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006782:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006786:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800678a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800678e:	e841 2300 	strex	r3, r2, [r1]
 8006792:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006796:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800679a:	2b00      	cmp	r3, #0
 800679c:	d1da      	bne.n	8006754 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	3308      	adds	r3, #8
 80067a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067a8:	e853 3f00 	ldrex	r3, [r3]
 80067ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80067ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067b0:	f023 0301 	bic.w	r3, r3, #1
 80067b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	3308      	adds	r3, #8
 80067be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80067c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80067c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80067ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80067ce:	e841 2300 	strex	r3, r2, [r1]
 80067d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80067d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1e1      	bne.n	800679e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	3308      	adds	r3, #8
 80067e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067e4:	e853 3f00 	ldrex	r3, [r3]
 80067e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80067ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	3308      	adds	r3, #8
 80067fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80067fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006800:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006802:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006804:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006806:	e841 2300 	strex	r3, r2, [r1]
 800680a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800680c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800680e:	2b00      	cmp	r3, #0
 8006810:	d1e3      	bne.n	80067da <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2220      	movs	r2, #32
 8006816:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006826:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006828:	e853 3f00 	ldrex	r3, [r3]
 800682c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800682e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006830:	f023 0310 	bic.w	r3, r3, #16
 8006834:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	461a      	mov	r2, r3
 800683e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006842:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006844:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006846:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006848:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800684a:	e841 2300 	strex	r3, r2, [r1]
 800684e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006850:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1e4      	bne.n	8006820 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800685a:	4618      	mov	r0, r3
 800685c:	f7fc ffca 	bl	80037f4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2202      	movs	r2, #2
 8006864:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006872:	b29b      	uxth	r3, r3
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	b29b      	uxth	r3, r3
 8006878:	4619      	mov	r1, r3
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f8f4 	bl	8006a68 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006880:	e0d5      	b.n	8006a2e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006888:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800688c:	429a      	cmp	r2, r3
 800688e:	f040 80ce 	bne.w	8006a2e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0320 	and.w	r3, r3, #32
 800689e:	2b20      	cmp	r3, #32
 80068a0:	f040 80c5 	bne.w	8006a2e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2202      	movs	r2, #2
 80068a8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80068b0:	4619      	mov	r1, r3
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 f8d8 	bl	8006a68 <HAL_UARTEx_RxEventCallback>
      return;
 80068b8:	e0b9      	b.n	8006a2e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	f000 80ab 	beq.w	8006a32 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80068dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	f000 80a6 	beq.w	8006a32 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ee:	e853 3f00 	ldrex	r3, [r3]
 80068f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	461a      	mov	r2, r3
 8006904:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006908:	647b      	str	r3, [r7, #68]	@ 0x44
 800690a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800690e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006910:	e841 2300 	strex	r3, r2, [r1]
 8006914:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006916:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1e4      	bne.n	80068e6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	3308      	adds	r3, #8
 8006922:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006926:	e853 3f00 	ldrex	r3, [r3]
 800692a:	623b      	str	r3, [r7, #32]
   return(result);
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	f023 0301 	bic.w	r3, r3, #1
 8006932:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	3308      	adds	r3, #8
 800693c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006940:	633a      	str	r2, [r7, #48]	@ 0x30
 8006942:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006944:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006946:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006948:	e841 2300 	strex	r3, r2, [r1]
 800694c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800694e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006950:	2b00      	cmp	r3, #0
 8006952:	d1e3      	bne.n	800691c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2220      	movs	r2, #32
 8006958:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	e853 3f00 	ldrex	r3, [r3]
 8006974:	60fb      	str	r3, [r7, #12]
   return(result);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f023 0310 	bic.w	r3, r3, #16
 800697c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	461a      	mov	r2, r3
 8006986:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800698a:	61fb      	str	r3, [r7, #28]
 800698c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698e:	69b9      	ldr	r1, [r7, #24]
 8006990:	69fa      	ldr	r2, [r7, #28]
 8006992:	e841 2300 	strex	r3, r2, [r1]
 8006996:	617b      	str	r3, [r7, #20]
   return(result);
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1e4      	bne.n	8006968 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2202      	movs	r2, #2
 80069a2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80069a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069a8:	4619      	mov	r1, r3
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f85c 	bl	8006a68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80069b0:	e03f      	b.n	8006a32 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80069b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00e      	beq.n	80069dc <HAL_UART_IRQHandler+0x5a8>
 80069be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d008      	beq.n	80069dc <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80069d2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 fd41 	bl	800745c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069da:	e02d      	b.n	8006a38 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80069dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d00e      	beq.n	8006a06 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80069e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d008      	beq.n	8006a06 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d01c      	beq.n	8006a36 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	4798      	blx	r3
    }
    return;
 8006a04:	e017      	b.n	8006a36 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d012      	beq.n	8006a38 <HAL_UART_IRQHandler+0x604>
 8006a12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00c      	beq.n	8006a38 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f000 fc8b 	bl	800733a <UART_EndTransmit_IT>
    return;
 8006a24:	e008      	b.n	8006a38 <HAL_UART_IRQHandler+0x604>
      return;
 8006a26:	bf00      	nop
 8006a28:	e006      	b.n	8006a38 <HAL_UART_IRQHandler+0x604>
    return;
 8006a2a:	bf00      	nop
 8006a2c:	e004      	b.n	8006a38 <HAL_UART_IRQHandler+0x604>
      return;
 8006a2e:	bf00      	nop
 8006a30:	e002      	b.n	8006a38 <HAL_UART_IRQHandler+0x604>
      return;
 8006a32:	bf00      	nop
 8006a34:	e000      	b.n	8006a38 <HAL_UART_IRQHandler+0x604>
    return;
 8006a36:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006a38:	37e8      	adds	r7, #232	@ 0xe8
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop

08006a40 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006a48:	bf00      	nop
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b083      	sub	sp, #12
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006a5c:	bf00      	nop
 8006a5e:	370c      	adds	r7, #12
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	460b      	mov	r3, r1
 8006a72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a84:	b08a      	sub	sp, #40	@ 0x28
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	689a      	ldr	r2, [r3, #8]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	431a      	orrs	r2, r3
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	695b      	ldr	r3, [r3, #20]
 8006a9e:	431a      	orrs	r2, r3
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	69db      	ldr	r3, [r3, #28]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	4bb4      	ldr	r3, [pc, #720]	@ (8006d80 <UART_SetConfig+0x300>)
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	6812      	ldr	r2, [r2, #0]
 8006ab6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ab8:	430b      	orrs	r3, r1
 8006aba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	68da      	ldr	r2, [r3, #12]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4aa9      	ldr	r2, [pc, #676]	@ (8006d84 <UART_SetConfig+0x304>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d004      	beq.n	8006aec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6a1b      	ldr	r3, [r3, #32]
 8006ae6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006afc:	430a      	orrs	r2, r1
 8006afe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4aa0      	ldr	r2, [pc, #640]	@ (8006d88 <UART_SetConfig+0x308>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d126      	bne.n	8006b58 <UART_SetConfig+0xd8>
 8006b0a:	4ba0      	ldr	r3, [pc, #640]	@ (8006d8c <UART_SetConfig+0x30c>)
 8006b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b10:	f003 0303 	and.w	r3, r3, #3
 8006b14:	2b03      	cmp	r3, #3
 8006b16:	d81b      	bhi.n	8006b50 <UART_SetConfig+0xd0>
 8006b18:	a201      	add	r2, pc, #4	@ (adr r2, 8006b20 <UART_SetConfig+0xa0>)
 8006b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b1e:	bf00      	nop
 8006b20:	08006b31 	.word	0x08006b31
 8006b24:	08006b41 	.word	0x08006b41
 8006b28:	08006b39 	.word	0x08006b39
 8006b2c:	08006b49 	.word	0x08006b49
 8006b30:	2301      	movs	r3, #1
 8006b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b36:	e080      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006b38:	2302      	movs	r3, #2
 8006b3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b3e:	e07c      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006b40:	2304      	movs	r3, #4
 8006b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b46:	e078      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006b48:	2308      	movs	r3, #8
 8006b4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b4e:	e074      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006b50:	2310      	movs	r3, #16
 8006b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b56:	e070      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a8c      	ldr	r2, [pc, #560]	@ (8006d90 <UART_SetConfig+0x310>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d138      	bne.n	8006bd4 <UART_SetConfig+0x154>
 8006b62:	4b8a      	ldr	r3, [pc, #552]	@ (8006d8c <UART_SetConfig+0x30c>)
 8006b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b68:	f003 030c 	and.w	r3, r3, #12
 8006b6c:	2b0c      	cmp	r3, #12
 8006b6e:	d82d      	bhi.n	8006bcc <UART_SetConfig+0x14c>
 8006b70:	a201      	add	r2, pc, #4	@ (adr r2, 8006b78 <UART_SetConfig+0xf8>)
 8006b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b76:	bf00      	nop
 8006b78:	08006bad 	.word	0x08006bad
 8006b7c:	08006bcd 	.word	0x08006bcd
 8006b80:	08006bcd 	.word	0x08006bcd
 8006b84:	08006bcd 	.word	0x08006bcd
 8006b88:	08006bbd 	.word	0x08006bbd
 8006b8c:	08006bcd 	.word	0x08006bcd
 8006b90:	08006bcd 	.word	0x08006bcd
 8006b94:	08006bcd 	.word	0x08006bcd
 8006b98:	08006bb5 	.word	0x08006bb5
 8006b9c:	08006bcd 	.word	0x08006bcd
 8006ba0:	08006bcd 	.word	0x08006bcd
 8006ba4:	08006bcd 	.word	0x08006bcd
 8006ba8:	08006bc5 	.word	0x08006bc5
 8006bac:	2300      	movs	r3, #0
 8006bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bb2:	e042      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bba:	e03e      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006bbc:	2304      	movs	r3, #4
 8006bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bc2:	e03a      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006bc4:	2308      	movs	r3, #8
 8006bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bca:	e036      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006bcc:	2310      	movs	r3, #16
 8006bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bd2:	e032      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a6a      	ldr	r2, [pc, #424]	@ (8006d84 <UART_SetConfig+0x304>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d12a      	bne.n	8006c34 <UART_SetConfig+0x1b4>
 8006bde:	4b6b      	ldr	r3, [pc, #428]	@ (8006d8c <UART_SetConfig+0x30c>)
 8006be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006be4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006be8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bec:	d01a      	beq.n	8006c24 <UART_SetConfig+0x1a4>
 8006bee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bf2:	d81b      	bhi.n	8006c2c <UART_SetConfig+0x1ac>
 8006bf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bf8:	d00c      	beq.n	8006c14 <UART_SetConfig+0x194>
 8006bfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bfe:	d815      	bhi.n	8006c2c <UART_SetConfig+0x1ac>
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d003      	beq.n	8006c0c <UART_SetConfig+0x18c>
 8006c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c08:	d008      	beq.n	8006c1c <UART_SetConfig+0x19c>
 8006c0a:	e00f      	b.n	8006c2c <UART_SetConfig+0x1ac>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c12:	e012      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006c14:	2302      	movs	r3, #2
 8006c16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c1a:	e00e      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006c1c:	2304      	movs	r3, #4
 8006c1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c22:	e00a      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006c24:	2308      	movs	r3, #8
 8006c26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c2a:	e006      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006c2c:	2310      	movs	r3, #16
 8006c2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c32:	e002      	b.n	8006c3a <UART_SetConfig+0x1ba>
 8006c34:	2310      	movs	r3, #16
 8006c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a51      	ldr	r2, [pc, #324]	@ (8006d84 <UART_SetConfig+0x304>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d17a      	bne.n	8006d3a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006c48:	2b08      	cmp	r3, #8
 8006c4a:	d824      	bhi.n	8006c96 <UART_SetConfig+0x216>
 8006c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c54 <UART_SetConfig+0x1d4>)
 8006c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c52:	bf00      	nop
 8006c54:	08006c79 	.word	0x08006c79
 8006c58:	08006c97 	.word	0x08006c97
 8006c5c:	08006c81 	.word	0x08006c81
 8006c60:	08006c97 	.word	0x08006c97
 8006c64:	08006c87 	.word	0x08006c87
 8006c68:	08006c97 	.word	0x08006c97
 8006c6c:	08006c97 	.word	0x08006c97
 8006c70:	08006c97 	.word	0x08006c97
 8006c74:	08006c8f 	.word	0x08006c8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c78:	f7fe fd38 	bl	80056ec <HAL_RCC_GetPCLK1Freq>
 8006c7c:	61f8      	str	r0, [r7, #28]
        break;
 8006c7e:	e010      	b.n	8006ca2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c80:	4b44      	ldr	r3, [pc, #272]	@ (8006d94 <UART_SetConfig+0x314>)
 8006c82:	61fb      	str	r3, [r7, #28]
        break;
 8006c84:	e00d      	b.n	8006ca2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c86:	f7fe fc99 	bl	80055bc <HAL_RCC_GetSysClockFreq>
 8006c8a:	61f8      	str	r0, [r7, #28]
        break;
 8006c8c:	e009      	b.n	8006ca2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c92:	61fb      	str	r3, [r7, #28]
        break;
 8006c94:	e005      	b.n	8006ca2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8006c96:	2300      	movs	r3, #0
 8006c98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006ca0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 8107 	beq.w	8006eb8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	4613      	mov	r3, r2
 8006cb0:	005b      	lsls	r3, r3, #1
 8006cb2:	4413      	add	r3, r2
 8006cb4:	69fa      	ldr	r2, [r7, #28]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d305      	bcc.n	8006cc6 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006cc0:	69fa      	ldr	r2, [r7, #28]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d903      	bls.n	8006cce <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006ccc:	e0f4      	b.n	8006eb8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006cce:	69fb      	ldr	r3, [r7, #28]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	461c      	mov	r4, r3
 8006cd4:	4615      	mov	r5, r2
 8006cd6:	f04f 0200 	mov.w	r2, #0
 8006cda:	f04f 0300 	mov.w	r3, #0
 8006cde:	022b      	lsls	r3, r5, #8
 8006ce0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006ce4:	0222      	lsls	r2, r4, #8
 8006ce6:	68f9      	ldr	r1, [r7, #12]
 8006ce8:	6849      	ldr	r1, [r1, #4]
 8006cea:	0849      	lsrs	r1, r1, #1
 8006cec:	2000      	movs	r0, #0
 8006cee:	4688      	mov	r8, r1
 8006cf0:	4681      	mov	r9, r0
 8006cf2:	eb12 0a08 	adds.w	sl, r2, r8
 8006cf6:	eb43 0b09 	adc.w	fp, r3, r9
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	603b      	str	r3, [r7, #0]
 8006d02:	607a      	str	r2, [r7, #4]
 8006d04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d08:	4650      	mov	r0, sl
 8006d0a:	4659      	mov	r1, fp
 8006d0c:	f7f9 ff9c 	bl	8000c48 <__aeabi_uldivmod>
 8006d10:	4602      	mov	r2, r0
 8006d12:	460b      	mov	r3, r1
 8006d14:	4613      	mov	r3, r2
 8006d16:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d1e:	d308      	bcc.n	8006d32 <UART_SetConfig+0x2b2>
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d26:	d204      	bcs.n	8006d32 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	69ba      	ldr	r2, [r7, #24]
 8006d2e:	60da      	str	r2, [r3, #12]
 8006d30:	e0c2      	b.n	8006eb8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8006d32:	2301      	movs	r3, #1
 8006d34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006d38:	e0be      	b.n	8006eb8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d42:	d16a      	bne.n	8006e1a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006d44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006d48:	2b08      	cmp	r3, #8
 8006d4a:	d834      	bhi.n	8006db6 <UART_SetConfig+0x336>
 8006d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8006d54 <UART_SetConfig+0x2d4>)
 8006d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d52:	bf00      	nop
 8006d54:	08006d79 	.word	0x08006d79
 8006d58:	08006d99 	.word	0x08006d99
 8006d5c:	08006da1 	.word	0x08006da1
 8006d60:	08006db7 	.word	0x08006db7
 8006d64:	08006da7 	.word	0x08006da7
 8006d68:	08006db7 	.word	0x08006db7
 8006d6c:	08006db7 	.word	0x08006db7
 8006d70:	08006db7 	.word	0x08006db7
 8006d74:	08006daf 	.word	0x08006daf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d78:	f7fe fcb8 	bl	80056ec <HAL_RCC_GetPCLK1Freq>
 8006d7c:	61f8      	str	r0, [r7, #28]
        break;
 8006d7e:	e020      	b.n	8006dc2 <UART_SetConfig+0x342>
 8006d80:	efff69f3 	.word	0xefff69f3
 8006d84:	40008000 	.word	0x40008000
 8006d88:	40013800 	.word	0x40013800
 8006d8c:	40021000 	.word	0x40021000
 8006d90:	40004400 	.word	0x40004400
 8006d94:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d98:	f7fe fcbe 	bl	8005718 <HAL_RCC_GetPCLK2Freq>
 8006d9c:	61f8      	str	r0, [r7, #28]
        break;
 8006d9e:	e010      	b.n	8006dc2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006da0:	4b4c      	ldr	r3, [pc, #304]	@ (8006ed4 <UART_SetConfig+0x454>)
 8006da2:	61fb      	str	r3, [r7, #28]
        break;
 8006da4:	e00d      	b.n	8006dc2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006da6:	f7fe fc09 	bl	80055bc <HAL_RCC_GetSysClockFreq>
 8006daa:	61f8      	str	r0, [r7, #28]
        break;
 8006dac:	e009      	b.n	8006dc2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006db2:	61fb      	str	r3, [r7, #28]
        break;
 8006db4:	e005      	b.n	8006dc2 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8006db6:	2300      	movs	r3, #0
 8006db8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006dc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d077      	beq.n	8006eb8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	005a      	lsls	r2, r3, #1
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	085b      	lsrs	r3, r3, #1
 8006dd2:	441a      	add	r2, r3
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ddc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	2b0f      	cmp	r3, #15
 8006de2:	d916      	bls.n	8006e12 <UART_SetConfig+0x392>
 8006de4:	69bb      	ldr	r3, [r7, #24]
 8006de6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dea:	d212      	bcs.n	8006e12 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	f023 030f 	bic.w	r3, r3, #15
 8006df4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	085b      	lsrs	r3, r3, #1
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	f003 0307 	and.w	r3, r3, #7
 8006e00:	b29a      	uxth	r2, r3
 8006e02:	8afb      	ldrh	r3, [r7, #22]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	8afa      	ldrh	r2, [r7, #22]
 8006e0e:	60da      	str	r2, [r3, #12]
 8006e10:	e052      	b.n	8006eb8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006e18:	e04e      	b.n	8006eb8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e1a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006e1e:	2b08      	cmp	r3, #8
 8006e20:	d827      	bhi.n	8006e72 <UART_SetConfig+0x3f2>
 8006e22:	a201      	add	r2, pc, #4	@ (adr r2, 8006e28 <UART_SetConfig+0x3a8>)
 8006e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e28:	08006e4d 	.word	0x08006e4d
 8006e2c:	08006e55 	.word	0x08006e55
 8006e30:	08006e5d 	.word	0x08006e5d
 8006e34:	08006e73 	.word	0x08006e73
 8006e38:	08006e63 	.word	0x08006e63
 8006e3c:	08006e73 	.word	0x08006e73
 8006e40:	08006e73 	.word	0x08006e73
 8006e44:	08006e73 	.word	0x08006e73
 8006e48:	08006e6b 	.word	0x08006e6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e4c:	f7fe fc4e 	bl	80056ec <HAL_RCC_GetPCLK1Freq>
 8006e50:	61f8      	str	r0, [r7, #28]
        break;
 8006e52:	e014      	b.n	8006e7e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e54:	f7fe fc60 	bl	8005718 <HAL_RCC_GetPCLK2Freq>
 8006e58:	61f8      	str	r0, [r7, #28]
        break;
 8006e5a:	e010      	b.n	8006e7e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ed4 <UART_SetConfig+0x454>)
 8006e5e:	61fb      	str	r3, [r7, #28]
        break;
 8006e60:	e00d      	b.n	8006e7e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e62:	f7fe fbab 	bl	80055bc <HAL_RCC_GetSysClockFreq>
 8006e66:	61f8      	str	r0, [r7, #28]
        break;
 8006e68:	e009      	b.n	8006e7e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e6e:	61fb      	str	r3, [r7, #28]
        break;
 8006e70:	e005      	b.n	8006e7e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8006e72:	2300      	movs	r3, #0
 8006e74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006e7c:	bf00      	nop
    }

    if (pclk != 0U)
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d019      	beq.n	8006eb8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	085a      	lsrs	r2, r3, #1
 8006e8a:	69fb      	ldr	r3, [r7, #28]
 8006e8c:	441a      	add	r2, r3
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e96:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	2b0f      	cmp	r3, #15
 8006e9c:	d909      	bls.n	8006eb2 <UART_SetConfig+0x432>
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ea4:	d205      	bcs.n	8006eb2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ea6:	69bb      	ldr	r3, [r7, #24]
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	60da      	str	r2, [r3, #12]
 8006eb0:	e002      	b.n	8006eb8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006ec4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3728      	adds	r7, #40	@ 0x28
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ed2:	bf00      	nop
 8006ed4:	00f42400 	.word	0x00f42400

08006ed8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b083      	sub	sp, #12
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee4:	f003 0308 	and.w	r3, r3, #8
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00a      	beq.n	8006f02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	430a      	orrs	r2, r1
 8006f00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f06:	f003 0301 	and.w	r3, r3, #1
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00a      	beq.n	8006f24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	430a      	orrs	r2, r1
 8006f22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f28:	f003 0302 	and.w	r3, r3, #2
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d00a      	beq.n	8006f46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	430a      	orrs	r2, r1
 8006f44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f4a:	f003 0304 	and.w	r3, r3, #4
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d00a      	beq.n	8006f68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	430a      	orrs	r2, r1
 8006f66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f6c:	f003 0310 	and.w	r3, r3, #16
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d00a      	beq.n	8006f8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	430a      	orrs	r2, r1
 8006f88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f8e:	f003 0320 	and.w	r3, r3, #32
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d00a      	beq.n	8006fac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	430a      	orrs	r2, r1
 8006faa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d01a      	beq.n	8006fee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	430a      	orrs	r2, r1
 8006fcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fd6:	d10a      	bne.n	8006fee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	430a      	orrs	r2, r1
 8006fec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00a      	beq.n	8007010 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	430a      	orrs	r2, r1
 800700e:	605a      	str	r2, [r3, #4]
  }
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b098      	sub	sp, #96	@ 0x60
 8007020:	af02      	add	r7, sp, #8
 8007022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800702c:	f7fc fad0 	bl	80035d0 <HAL_GetTick>
 8007030:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f003 0308 	and.w	r3, r3, #8
 800703c:	2b08      	cmp	r3, #8
 800703e:	d12e      	bne.n	800709e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007040:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007048:	2200      	movs	r2, #0
 800704a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 f88c 	bl	800716c <UART_WaitOnFlagUntilTimeout>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d021      	beq.n	800709e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007062:	e853 3f00 	ldrex	r3, [r3]
 8007066:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800706a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800706e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	461a      	mov	r2, r3
 8007076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007078:	647b      	str	r3, [r7, #68]	@ 0x44
 800707a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800707e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007080:	e841 2300 	strex	r3, r2, [r1]
 8007084:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1e6      	bne.n	800705a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2220      	movs	r2, #32
 8007090:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2200      	movs	r2, #0
 8007096:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e062      	b.n	8007164 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f003 0304 	and.w	r3, r3, #4
 80070a8:	2b04      	cmp	r3, #4
 80070aa:	d149      	bne.n	8007140 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070b4:	2200      	movs	r2, #0
 80070b6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 f856 	bl	800716c <UART_WaitOnFlagUntilTimeout>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d03c      	beq.n	8007140 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ce:	e853 3f00 	ldrex	r3, [r3]
 80070d2:	623b      	str	r3, [r7, #32]
   return(result);
 80070d4:	6a3b      	ldr	r3, [r7, #32]
 80070d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	461a      	mov	r2, r3
 80070e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80070e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070ec:	e841 2300 	strex	r3, r2, [r1]
 80070f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1e6      	bne.n	80070c6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	3308      	adds	r3, #8
 80070fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	e853 3f00 	ldrex	r3, [r3]
 8007106:	60fb      	str	r3, [r7, #12]
   return(result);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f023 0301 	bic.w	r3, r3, #1
 800710e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	3308      	adds	r3, #8
 8007116:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007118:	61fa      	str	r2, [r7, #28]
 800711a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	69b9      	ldr	r1, [r7, #24]
 800711e:	69fa      	ldr	r2, [r7, #28]
 8007120:	e841 2300 	strex	r3, r2, [r1]
 8007124:	617b      	str	r3, [r7, #20]
   return(result);
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1e5      	bne.n	80070f8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2220      	movs	r2, #32
 8007130:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e011      	b.n	8007164 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2220      	movs	r2, #32
 8007144:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2220      	movs	r2, #32
 800714a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007162:	2300      	movs	r3, #0
}
 8007164:	4618      	mov	r0, r3
 8007166:	3758      	adds	r7, #88	@ 0x58
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	603b      	str	r3, [r7, #0]
 8007178:	4613      	mov	r3, r2
 800717a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800717c:	e04f      	b.n	800721e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007184:	d04b      	beq.n	800721e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007186:	f7fc fa23 	bl	80035d0 <HAL_GetTick>
 800718a:	4602      	mov	r2, r0
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	1ad3      	subs	r3, r2, r3
 8007190:	69ba      	ldr	r2, [r7, #24]
 8007192:	429a      	cmp	r2, r3
 8007194:	d302      	bcc.n	800719c <UART_WaitOnFlagUntilTimeout+0x30>
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d101      	bne.n	80071a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800719c:	2303      	movs	r3, #3
 800719e:	e04e      	b.n	800723e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 0304 	and.w	r3, r3, #4
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d037      	beq.n	800721e <UART_WaitOnFlagUntilTimeout+0xb2>
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2b80      	cmp	r3, #128	@ 0x80
 80071b2:	d034      	beq.n	800721e <UART_WaitOnFlagUntilTimeout+0xb2>
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	2b40      	cmp	r3, #64	@ 0x40
 80071b8:	d031      	beq.n	800721e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	69db      	ldr	r3, [r3, #28]
 80071c0:	f003 0308 	and.w	r3, r3, #8
 80071c4:	2b08      	cmp	r3, #8
 80071c6:	d110      	bne.n	80071ea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2208      	movs	r2, #8
 80071ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	f000 f838 	bl	8007246 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2208      	movs	r2, #8
 80071da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e029      	b.n	800723e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	69db      	ldr	r3, [r3, #28]
 80071f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80071f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071f8:	d111      	bne.n	800721e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007202:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007204:	68f8      	ldr	r0, [r7, #12]
 8007206:	f000 f81e 	bl	8007246 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2220      	movs	r2, #32
 800720e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	e00f      	b.n	800723e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69da      	ldr	r2, [r3, #28]
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	4013      	ands	r3, r2
 8007228:	68ba      	ldr	r2, [r7, #8]
 800722a:	429a      	cmp	r2, r3
 800722c:	bf0c      	ite	eq
 800722e:	2301      	moveq	r3, #1
 8007230:	2300      	movne	r3, #0
 8007232:	b2db      	uxtb	r3, r3
 8007234:	461a      	mov	r2, r3
 8007236:	79fb      	ldrb	r3, [r7, #7]
 8007238:	429a      	cmp	r2, r3
 800723a:	d0a0      	beq.n	800717e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800723c:	2300      	movs	r3, #0
}
 800723e:	4618      	mov	r0, r3
 8007240:	3710      	adds	r7, #16
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}

08007246 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007246:	b480      	push	{r7}
 8007248:	b095      	sub	sp, #84	@ 0x54
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007256:	e853 3f00 	ldrex	r3, [r3]
 800725a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800725c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007262:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	461a      	mov	r2, r3
 800726a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800726c:	643b      	str	r3, [r7, #64]	@ 0x40
 800726e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007270:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007272:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007274:	e841 2300 	strex	r3, r2, [r1]
 8007278:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800727a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800727c:	2b00      	cmp	r3, #0
 800727e:	d1e6      	bne.n	800724e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3308      	adds	r3, #8
 8007286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007288:	6a3b      	ldr	r3, [r7, #32]
 800728a:	e853 3f00 	ldrex	r3, [r3]
 800728e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	f023 0301 	bic.w	r3, r3, #1
 8007296:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	3308      	adds	r3, #8
 800729e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072a8:	e841 2300 	strex	r3, r2, [r1]
 80072ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80072ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1e5      	bne.n	8007280 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d118      	bne.n	80072ee <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	e853 3f00 	ldrex	r3, [r3]
 80072c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	f023 0310 	bic.w	r3, r3, #16
 80072d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	461a      	mov	r2, r3
 80072d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072da:	61bb      	str	r3, [r7, #24]
 80072dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072de:	6979      	ldr	r1, [r7, #20]
 80072e0:	69ba      	ldr	r2, [r7, #24]
 80072e2:	e841 2300 	strex	r3, r2, [r1]
 80072e6:	613b      	str	r3, [r7, #16]
   return(result);
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1e6      	bne.n	80072bc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2220      	movs	r2, #32
 80072f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007302:	bf00      	nop
 8007304:	3754      	adds	r7, #84	@ 0x54
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr

0800730e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800730e:	b580      	push	{r7, lr}
 8007310:	b084      	sub	sp, #16
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800731a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2200      	movs	r2, #0
 8007320:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	f7ff fb91 	bl	8006a54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007332:	bf00      	nop
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b088      	sub	sp, #32
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	e853 3f00 	ldrex	r3, [r3]
 800734e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007356:	61fb      	str	r3, [r7, #28]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	461a      	mov	r2, r3
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	61bb      	str	r3, [r7, #24]
 8007362:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007364:	6979      	ldr	r1, [r7, #20]
 8007366:	69ba      	ldr	r2, [r7, #24]
 8007368:	e841 2300 	strex	r3, r2, [r1]
 800736c:	613b      	str	r3, [r7, #16]
   return(result);
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d1e6      	bne.n	8007342 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2220      	movs	r2, #32
 8007378:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f7ff fb5d 	bl	8006a40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007386:	bf00      	nop
 8007388:	3720      	adds	r7, #32
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b086      	sub	sp, #24
 8007392:	af00      	add	r7, sp, #0
 8007394:	60f8      	str	r0, [r7, #12]
 8007396:	60b9      	str	r1, [r7, #8]
 8007398:	607a      	str	r2, [r7, #4]
 800739a:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d101      	bne.n	80073a6 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	e056      	b.n	8007454 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d106      	bne.n	80073bc <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80073b6:	68f8      	ldr	r0, [r7, #12]
 80073b8:	f7fb fc88 	bl	8002ccc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2224      	movs	r2, #36	@ 0x24
 80073c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f022 0201 	bic.w	r2, r2, #1
 80073d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d002      	beq.n	80073e0 <HAL_RS485Ex_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 80073da:	68f8      	ldr	r0, [r7, #12]
 80073dc:	f7ff fd7c 	bl	8006ed8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073e0:	68f8      	ldr	r0, [r7, #12]
 80073e2:	f7ff fb4d 	bl	8006a80 <UART_SetConfig>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d101      	bne.n	80073f0 <HAL_RS485Ex_Init+0x62>
  {
    return HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	e031      	b.n	8007454 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	689a      	ldr	r2, [r3, #8]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073fe:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	68ba      	ldr	r2, [r7, #8]
 8007410:	430a      	orrs	r2, r1
 8007412:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	055b      	lsls	r3, r3, #21
 8007418:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	041b      	lsls	r3, r3, #16
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	4313      	orrs	r3, r2
 8007422:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 800742e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8007432:	68fa      	ldr	r2, [r7, #12]
 8007434:	6812      	ldr	r2, [r2, #0]
 8007436:	6979      	ldr	r1, [r7, #20]
 8007438:	430b      	orrs	r3, r1
 800743a:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f042 0201 	orr.w	r2, r2, #1
 800744a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800744c:	68f8      	ldr	r0, [r7, #12]
 800744e:	f7ff fde5 	bl	800701c <UART_CheckIdleState>
 8007452:	4603      	mov	r3, r0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3718      	adds	r7, #24
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007464:	bf00      	nop
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <__NVIC_SetPriority>:
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	4603      	mov	r3, r0
 8007478:	6039      	str	r1, [r7, #0]
 800747a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800747c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007480:	2b00      	cmp	r3, #0
 8007482:	db0a      	blt.n	800749a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	b2da      	uxtb	r2, r3
 8007488:	490c      	ldr	r1, [pc, #48]	@ (80074bc <__NVIC_SetPriority+0x4c>)
 800748a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800748e:	0112      	lsls	r2, r2, #4
 8007490:	b2d2      	uxtb	r2, r2
 8007492:	440b      	add	r3, r1
 8007494:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007498:	e00a      	b.n	80074b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	b2da      	uxtb	r2, r3
 800749e:	4908      	ldr	r1, [pc, #32]	@ (80074c0 <__NVIC_SetPriority+0x50>)
 80074a0:	79fb      	ldrb	r3, [r7, #7]
 80074a2:	f003 030f 	and.w	r3, r3, #15
 80074a6:	3b04      	subs	r3, #4
 80074a8:	0112      	lsls	r2, r2, #4
 80074aa:	b2d2      	uxtb	r2, r2
 80074ac:	440b      	add	r3, r1
 80074ae:	761a      	strb	r2, [r3, #24]
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr
 80074bc:	e000e100 	.word	0xe000e100
 80074c0:	e000ed00 	.word	0xe000ed00

080074c4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80074c4:	b580      	push	{r7, lr}
 80074c6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80074c8:	4b05      	ldr	r3, [pc, #20]	@ (80074e0 <SysTick_Handler+0x1c>)
 80074ca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80074cc:	f001 ff6a 	bl	80093a4 <xTaskGetSchedulerState>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d001      	beq.n	80074da <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80074d6:	f002 fd5f 	bl	8009f98 <xPortSysTickHandler>
  }
}
 80074da:	bf00      	nop
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	e000e010 	.word	0xe000e010

080074e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80074e4:	b580      	push	{r7, lr}
 80074e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80074e8:	2100      	movs	r1, #0
 80074ea:	f06f 0004 	mvn.w	r0, #4
 80074ee:	f7ff ffbf 	bl	8007470 <__NVIC_SetPriority>
#endif
}
 80074f2:	bf00      	nop
 80074f4:	bd80      	pop	{r7, pc}
	...

080074f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074fe:	f3ef 8305 	mrs	r3, IPSR
 8007502:	603b      	str	r3, [r7, #0]
  return(result);
 8007504:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007506:	2b00      	cmp	r3, #0
 8007508:	d003      	beq.n	8007512 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800750a:	f06f 0305 	mvn.w	r3, #5
 800750e:	607b      	str	r3, [r7, #4]
 8007510:	e00c      	b.n	800752c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007512:	4b0a      	ldr	r3, [pc, #40]	@ (800753c <osKernelInitialize+0x44>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d105      	bne.n	8007526 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800751a:	4b08      	ldr	r3, [pc, #32]	@ (800753c <osKernelInitialize+0x44>)
 800751c:	2201      	movs	r2, #1
 800751e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007520:	2300      	movs	r3, #0
 8007522:	607b      	str	r3, [r7, #4]
 8007524:	e002      	b.n	800752c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007526:	f04f 33ff 	mov.w	r3, #4294967295
 800752a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800752c:	687b      	ldr	r3, [r7, #4]
}
 800752e:	4618      	mov	r0, r3
 8007530:	370c      	adds	r7, #12
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	20000838 	.word	0x20000838

08007540 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007540:	b580      	push	{r7, lr}
 8007542:	b082      	sub	sp, #8
 8007544:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007546:	f3ef 8305 	mrs	r3, IPSR
 800754a:	603b      	str	r3, [r7, #0]
  return(result);
 800754c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800754e:	2b00      	cmp	r3, #0
 8007550:	d003      	beq.n	800755a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007552:	f06f 0305 	mvn.w	r3, #5
 8007556:	607b      	str	r3, [r7, #4]
 8007558:	e010      	b.n	800757c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800755a:	4b0b      	ldr	r3, [pc, #44]	@ (8007588 <osKernelStart+0x48>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b01      	cmp	r3, #1
 8007560:	d109      	bne.n	8007576 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007562:	f7ff ffbf 	bl	80074e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007566:	4b08      	ldr	r3, [pc, #32]	@ (8007588 <osKernelStart+0x48>)
 8007568:	2202      	movs	r2, #2
 800756a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800756c:	f001 facc 	bl	8008b08 <vTaskStartScheduler>
      stat = osOK;
 8007570:	2300      	movs	r3, #0
 8007572:	607b      	str	r3, [r7, #4]
 8007574:	e002      	b.n	800757c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007576:	f04f 33ff 	mov.w	r3, #4294967295
 800757a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800757c:	687b      	ldr	r3, [r7, #4]
}
 800757e:	4618      	mov	r0, r3
 8007580:	3708      	adds	r7, #8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20000838 	.word	0x20000838

0800758c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800758c:	b580      	push	{r7, lr}
 800758e:	b08e      	sub	sp, #56	@ 0x38
 8007590:	af04      	add	r7, sp, #16
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007598:	2300      	movs	r3, #0
 800759a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800759c:	f3ef 8305 	mrs	r3, IPSR
 80075a0:	617b      	str	r3, [r7, #20]
  return(result);
 80075a2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d17e      	bne.n	80076a6 <osThreadNew+0x11a>
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d07b      	beq.n	80076a6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80075ae:	2380      	movs	r3, #128	@ 0x80
 80075b0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80075b2:	2318      	movs	r3, #24
 80075b4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80075b6:	2300      	movs	r3, #0
 80075b8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80075ba:	f04f 33ff 	mov.w	r3, #4294967295
 80075be:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d045      	beq.n	8007652 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d002      	beq.n	80075d4 <osThreadNew+0x48>
        name = attr->name;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	699b      	ldr	r3, [r3, #24]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d002      	beq.n	80075e2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d008      	beq.n	80075fa <osThreadNew+0x6e>
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	2b38      	cmp	r3, #56	@ 0x38
 80075ec:	d805      	bhi.n	80075fa <osThreadNew+0x6e>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	f003 0301 	and.w	r3, r3, #1
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <osThreadNew+0x72>
        return (NULL);
 80075fa:	2300      	movs	r3, #0
 80075fc:	e054      	b.n	80076a8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d003      	beq.n	800760e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	695b      	ldr	r3, [r3, #20]
 800760a:	089b      	lsrs	r3, r3, #2
 800760c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d00e      	beq.n	8007634 <osThreadNew+0xa8>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	2b5b      	cmp	r3, #91	@ 0x5b
 800761c:	d90a      	bls.n	8007634 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007622:	2b00      	cmp	r3, #0
 8007624:	d006      	beq.n	8007634 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d002      	beq.n	8007634 <osThreadNew+0xa8>
        mem = 1;
 800762e:	2301      	movs	r3, #1
 8007630:	61bb      	str	r3, [r7, #24]
 8007632:	e010      	b.n	8007656 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10c      	bne.n	8007656 <osThreadNew+0xca>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d108      	bne.n	8007656 <osThreadNew+0xca>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d104      	bne.n	8007656 <osThreadNew+0xca>
          mem = 0;
 800764c:	2300      	movs	r3, #0
 800764e:	61bb      	str	r3, [r7, #24]
 8007650:	e001      	b.n	8007656 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007652:	2300      	movs	r3, #0
 8007654:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	2b01      	cmp	r3, #1
 800765a:	d110      	bne.n	800767e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007664:	9202      	str	r2, [sp, #8]
 8007666:	9301      	str	r3, [sp, #4]
 8007668:	69fb      	ldr	r3, [r7, #28]
 800766a:	9300      	str	r3, [sp, #0]
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	6a3a      	ldr	r2, [r7, #32]
 8007670:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007672:	68f8      	ldr	r0, [r7, #12]
 8007674:	f001 f86c 	bl	8008750 <xTaskCreateStatic>
 8007678:	4603      	mov	r3, r0
 800767a:	613b      	str	r3, [r7, #16]
 800767c:	e013      	b.n	80076a6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800767e:	69bb      	ldr	r3, [r7, #24]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d110      	bne.n	80076a6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007684:	6a3b      	ldr	r3, [r7, #32]
 8007686:	b29a      	uxth	r2, r3
 8007688:	f107 0310 	add.w	r3, r7, #16
 800768c:	9301      	str	r3, [sp, #4]
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	9300      	str	r3, [sp, #0]
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	f001 f8ba 	bl	8008810 <xTaskCreate>
 800769c:	4603      	mov	r3, r0
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d001      	beq.n	80076a6 <osThreadNew+0x11a>
            hTask = NULL;
 80076a2:	2300      	movs	r3, #0
 80076a4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80076a6:	693b      	ldr	r3, [r7, #16]
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3728      	adds	r7, #40	@ 0x28
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076b8:	f3ef 8305 	mrs	r3, IPSR
 80076bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80076be:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d003      	beq.n	80076cc <osDelay+0x1c>
    stat = osErrorISR;
 80076c4:	f06f 0305 	mvn.w	r3, #5
 80076c8:	60fb      	str	r3, [r7, #12]
 80076ca:	e007      	b.n	80076dc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80076cc:	2300      	movs	r3, #0
 80076ce:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d002      	beq.n	80076dc <osDelay+0x2c>
      vTaskDelay(ticks);
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f001 f9e0 	bl	8008a9c <vTaskDelay>
    }
  }

  return (stat);
 80076dc:	68fb      	ldr	r3, [r7, #12]
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3710      	adds	r7, #16
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80076e6:	b580      	push	{r7, lr}
 80076e8:	b088      	sub	sp, #32
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80076ee:	2300      	movs	r3, #0
 80076f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076f2:	f3ef 8305 	mrs	r3, IPSR
 80076f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80076f8:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d174      	bne.n	80077e8 <osMutexNew+0x102>
    if (attr != NULL) {
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d003      	beq.n	800770c <osMutexNew+0x26>
      type = attr->attr_bits;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	61bb      	str	r3, [r7, #24]
 800770a:	e001      	b.n	8007710 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800770c:	2300      	movs	r3, #0
 800770e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007710:	69bb      	ldr	r3, [r7, #24]
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	2b00      	cmp	r3, #0
 8007718:	d002      	beq.n	8007720 <osMutexNew+0x3a>
      rmtx = 1U;
 800771a:	2301      	movs	r3, #1
 800771c:	617b      	str	r3, [r7, #20]
 800771e:	e001      	b.n	8007724 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8007720:	2300      	movs	r3, #0
 8007722:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007724:	69bb      	ldr	r3, [r7, #24]
 8007726:	f003 0308 	and.w	r3, r3, #8
 800772a:	2b00      	cmp	r3, #0
 800772c:	d15c      	bne.n	80077e8 <osMutexNew+0x102>
      mem = -1;
 800772e:	f04f 33ff 	mov.w	r3, #4294967295
 8007732:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d015      	beq.n	8007766 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d006      	beq.n	8007750 <osMutexNew+0x6a>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	2b4f      	cmp	r3, #79	@ 0x4f
 8007748:	d902      	bls.n	8007750 <osMutexNew+0x6a>
          mem = 1;
 800774a:	2301      	movs	r3, #1
 800774c:	613b      	str	r3, [r7, #16]
 800774e:	e00c      	b.n	800776a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d108      	bne.n	800776a <osMutexNew+0x84>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d104      	bne.n	800776a <osMutexNew+0x84>
            mem = 0;
 8007760:	2300      	movs	r3, #0
 8007762:	613b      	str	r3, [r7, #16]
 8007764:	e001      	b.n	800776a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8007766:	2300      	movs	r3, #0
 8007768:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d112      	bne.n	8007796 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d007      	beq.n	8007786 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	4619      	mov	r1, r3
 800777c:	2004      	movs	r0, #4
 800777e:	f000 fb20 	bl	8007dc2 <xQueueCreateMutexStatic>
 8007782:	61f8      	str	r0, [r7, #28]
 8007784:	e016      	b.n	80077b4 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	4619      	mov	r1, r3
 800778c:	2001      	movs	r0, #1
 800778e:	f000 fb18 	bl	8007dc2 <xQueueCreateMutexStatic>
 8007792:	61f8      	str	r0, [r7, #28]
 8007794:	e00e      	b.n	80077b4 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d10b      	bne.n	80077b4 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d004      	beq.n	80077ac <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80077a2:	2004      	movs	r0, #4
 80077a4:	f000 faf5 	bl	8007d92 <xQueueCreateMutex>
 80077a8:	61f8      	str	r0, [r7, #28]
 80077aa:	e003      	b.n	80077b4 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80077ac:	2001      	movs	r0, #1
 80077ae:	f000 faf0 	bl	8007d92 <xQueueCreateMutex>
 80077b2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00c      	beq.n	80077d4 <osMutexNew+0xee>
        if (attr != NULL) {
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d003      	beq.n	80077c8 <osMutexNew+0xe2>
          name = attr->name;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	60fb      	str	r3, [r7, #12]
 80077c6:	e001      	b.n	80077cc <osMutexNew+0xe6>
        } else {
          name = NULL;
 80077c8:	2300      	movs	r3, #0
 80077ca:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80077cc:	68f9      	ldr	r1, [r7, #12]
 80077ce:	69f8      	ldr	r0, [r7, #28]
 80077d0:	f000 ff36 	bl	8008640 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d006      	beq.n	80077e8 <osMutexNew+0x102>
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d003      	beq.n	80077e8 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	f043 0301 	orr.w	r3, r3, #1
 80077e6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80077e8:	69fb      	ldr	r3, [r7, #28]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3720      	adds	r7, #32
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b08a      	sub	sp, #40	@ 0x28
 80077f6:	af02      	add	r7, sp, #8
 80077f8:	60f8      	str	r0, [r7, #12]
 80077fa:	60b9      	str	r1, [r7, #8]
 80077fc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80077fe:	2300      	movs	r3, #0
 8007800:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007802:	f3ef 8305 	mrs	r3, IPSR
 8007806:	613b      	str	r3, [r7, #16]
  return(result);
 8007808:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800780a:	2b00      	cmp	r3, #0
 800780c:	d175      	bne.n	80078fa <osSemaphoreNew+0x108>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d072      	beq.n	80078fa <osSemaphoreNew+0x108>
 8007814:	68ba      	ldr	r2, [r7, #8]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	429a      	cmp	r2, r3
 800781a:	d86e      	bhi.n	80078fa <osSemaphoreNew+0x108>
    mem = -1;
 800781c:	f04f 33ff 	mov.w	r3, #4294967295
 8007820:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d015      	beq.n	8007854 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d006      	beq.n	800783e <osSemaphoreNew+0x4c>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	2b4f      	cmp	r3, #79	@ 0x4f
 8007836:	d902      	bls.n	800783e <osSemaphoreNew+0x4c>
        mem = 1;
 8007838:	2301      	movs	r3, #1
 800783a:	61bb      	str	r3, [r7, #24]
 800783c:	e00c      	b.n	8007858 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d108      	bne.n	8007858 <osSemaphoreNew+0x66>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d104      	bne.n	8007858 <osSemaphoreNew+0x66>
          mem = 0;
 800784e:	2300      	movs	r3, #0
 8007850:	61bb      	str	r3, [r7, #24]
 8007852:	e001      	b.n	8007858 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007854:	2300      	movs	r3, #0
 8007856:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007858:	69bb      	ldr	r3, [r7, #24]
 800785a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800785e:	d04c      	beq.n	80078fa <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2b01      	cmp	r3, #1
 8007864:	d128      	bne.n	80078b8 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007866:	69bb      	ldr	r3, [r7, #24]
 8007868:	2b01      	cmp	r3, #1
 800786a:	d10a      	bne.n	8007882 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	2203      	movs	r2, #3
 8007872:	9200      	str	r2, [sp, #0]
 8007874:	2200      	movs	r2, #0
 8007876:	2100      	movs	r1, #0
 8007878:	2001      	movs	r0, #1
 800787a:	f000 f995 	bl	8007ba8 <xQueueGenericCreateStatic>
 800787e:	61f8      	str	r0, [r7, #28]
 8007880:	e005      	b.n	800788e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007882:	2203      	movs	r2, #3
 8007884:	2100      	movs	r1, #0
 8007886:	2001      	movs	r0, #1
 8007888:	f000 fa0b 	bl	8007ca2 <xQueueGenericCreate>
 800788c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d022      	beq.n	80078da <osSemaphoreNew+0xe8>
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d01f      	beq.n	80078da <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800789a:	2300      	movs	r3, #0
 800789c:	2200      	movs	r2, #0
 800789e:	2100      	movs	r1, #0
 80078a0:	69f8      	ldr	r0, [r7, #28]
 80078a2:	f000 fb17 	bl	8007ed4 <xQueueGenericSend>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d016      	beq.n	80078da <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80078ac:	69f8      	ldr	r0, [r7, #28]
 80078ae:	f000 fd93 	bl	80083d8 <vQueueDelete>
            hSemaphore = NULL;
 80078b2:	2300      	movs	r3, #0
 80078b4:	61fb      	str	r3, [r7, #28]
 80078b6:	e010      	b.n	80078da <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d108      	bne.n	80078d0 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	461a      	mov	r2, r3
 80078c4:	68b9      	ldr	r1, [r7, #8]
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	f000 fa96 	bl	8007df8 <xQueueCreateCountingSemaphoreStatic>
 80078cc:	61f8      	str	r0, [r7, #28]
 80078ce:	e004      	b.n	80078da <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80078d0:	68b9      	ldr	r1, [r7, #8]
 80078d2:	68f8      	ldr	r0, [r7, #12]
 80078d4:	f000 fac9 	bl	8007e6a <xQueueCreateCountingSemaphore>
 80078d8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00c      	beq.n	80078fa <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d003      	beq.n	80078ee <osSemaphoreNew+0xfc>
          name = attr->name;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	617b      	str	r3, [r7, #20]
 80078ec:	e001      	b.n	80078f2 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80078ee:	2300      	movs	r3, #0
 80078f0:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80078f2:	6979      	ldr	r1, [r7, #20]
 80078f4:	69f8      	ldr	r0, [r7, #28]
 80078f6:	f000 fea3 	bl	8008640 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80078fa:	69fb      	ldr	r3, [r7, #28]
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3720      	adds	r7, #32
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007904:	b480      	push	{r7}
 8007906:	b085      	sub	sp, #20
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	4a07      	ldr	r2, [pc, #28]	@ (8007930 <vApplicationGetIdleTaskMemory+0x2c>)
 8007914:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	4a06      	ldr	r2, [pc, #24]	@ (8007934 <vApplicationGetIdleTaskMemory+0x30>)
 800791a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2280      	movs	r2, #128	@ 0x80
 8007920:	601a      	str	r2, [r3, #0]
}
 8007922:	bf00      	nop
 8007924:	3714      	adds	r7, #20
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
 800792e:	bf00      	nop
 8007930:	2000083c 	.word	0x2000083c
 8007934:	20000898 	.word	0x20000898

08007938 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007938:	b480      	push	{r7}
 800793a:	b085      	sub	sp, #20
 800793c:	af00      	add	r7, sp, #0
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	60b9      	str	r1, [r7, #8]
 8007942:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	4a07      	ldr	r2, [pc, #28]	@ (8007964 <vApplicationGetTimerTaskMemory+0x2c>)
 8007948:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	4a06      	ldr	r2, [pc, #24]	@ (8007968 <vApplicationGetTimerTaskMemory+0x30>)
 800794e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007956:	601a      	str	r2, [r3, #0]
}
 8007958:	bf00      	nop
 800795a:	3714      	adds	r7, #20
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr
 8007964:	20000a98 	.word	0x20000a98
 8007968:	20000af4 	.word	0x20000af4

0800796c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f103 0208 	add.w	r2, r3, #8
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f04f 32ff 	mov.w	r2, #4294967295
 8007984:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f103 0208 	add.w	r2, r3, #8
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f103 0208 	add.w	r2, r3, #8
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80079a0:	bf00      	nop
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80079ba:	bf00      	nop
 80079bc:	370c      	adds	r7, #12
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr

080079c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80079c6:	b480      	push	{r7}
 80079c8:	b085      	sub	sp, #20
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	6078      	str	r0, [r7, #4]
 80079ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	68fa      	ldr	r2, [r7, #12]
 80079da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	689a      	ldr	r2, [r3, #8]
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	683a      	ldr	r2, [r7, #0]
 80079ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	683a      	ldr	r2, [r7, #0]
 80079f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	1c5a      	adds	r2, r3, #1
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	601a      	str	r2, [r3, #0]
}
 8007a02:	bf00      	nop
 8007a04:	3714      	adds	r7, #20
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr

08007a0e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b085      	sub	sp, #20
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
 8007a16:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a24:	d103      	bne.n	8007a2e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	691b      	ldr	r3, [r3, #16]
 8007a2a:	60fb      	str	r3, [r7, #12]
 8007a2c:	e00c      	b.n	8007a48 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	3308      	adds	r3, #8
 8007a32:	60fb      	str	r3, [r7, #12]
 8007a34:	e002      	b.n	8007a3c <vListInsert+0x2e>
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	60fb      	str	r3, [r7, #12]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	68ba      	ldr	r2, [r7, #8]
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d2f6      	bcs.n	8007a36 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	685a      	ldr	r2, [r3, #4]
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	683a      	ldr	r2, [r7, #0]
 8007a56:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	1c5a      	adds	r2, r3, #1
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	601a      	str	r2, [r3, #0]
}
 8007a74:	bf00      	nop
 8007a76:	3714      	adds	r7, #20
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007a80:	b480      	push	{r7}
 8007a82:	b085      	sub	sp, #20
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	691b      	ldr	r3, [r3, #16]
 8007a8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	6892      	ldr	r2, [r2, #8]
 8007a96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	6852      	ldr	r2, [r2, #4]
 8007aa0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d103      	bne.n	8007ab4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	689a      	ldr	r2, [r3, #8]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	1e5a      	subs	r2, r3, #1
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3714      	adds	r7, #20
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b084      	sub	sp, #16
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10b      	bne.n	8007b00 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aec:	f383 8811 	msr	BASEPRI, r3
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	f3bf 8f4f 	dsb	sy
 8007af8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007afa:	bf00      	nop
 8007afc:	bf00      	nop
 8007afe:	e7fd      	b.n	8007afc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007b00:	f002 f9ba 	bl	8009e78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b0c:	68f9      	ldr	r1, [r7, #12]
 8007b0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007b10:	fb01 f303 	mul.w	r3, r1, r3
 8007b14:	441a      	add	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b30:	3b01      	subs	r3, #1
 8007b32:	68f9      	ldr	r1, [r7, #12]
 8007b34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007b36:	fb01 f303 	mul.w	r3, r1, r3
 8007b3a:	441a      	add	r2, r3
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	22ff      	movs	r2, #255	@ 0xff
 8007b44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	22ff      	movs	r2, #255	@ 0xff
 8007b4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d114      	bne.n	8007b80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d01a      	beq.n	8007b94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	3310      	adds	r3, #16
 8007b62:	4618      	mov	r0, r3
 8007b64:	f001 fa5e 	bl	8009024 <xTaskRemoveFromEventList>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d012      	beq.n	8007b94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba4 <xQueueGenericReset+0xd0>)
 8007b70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b74:	601a      	str	r2, [r3, #0]
 8007b76:	f3bf 8f4f 	dsb	sy
 8007b7a:	f3bf 8f6f 	isb	sy
 8007b7e:	e009      	b.n	8007b94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	3310      	adds	r3, #16
 8007b84:	4618      	mov	r0, r3
 8007b86:	f7ff fef1 	bl	800796c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	3324      	adds	r3, #36	@ 0x24
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f7ff feec 	bl	800796c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007b94:	f002 f9a2 	bl	8009edc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007b98:	2301      	movs	r3, #1
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3710      	adds	r7, #16
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	e000ed04 	.word	0xe000ed04

08007ba8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b08e      	sub	sp, #56	@ 0x38
 8007bac:	af02      	add	r7, sp, #8
 8007bae:	60f8      	str	r0, [r7, #12]
 8007bb0:	60b9      	str	r1, [r7, #8]
 8007bb2:	607a      	str	r2, [r7, #4]
 8007bb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10b      	bne.n	8007bd4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007bce:	bf00      	nop
 8007bd0:	bf00      	nop
 8007bd2:	e7fd      	b.n	8007bd0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d10b      	bne.n	8007bf2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bde:	f383 8811 	msr	BASEPRI, r3
 8007be2:	f3bf 8f6f 	isb	sy
 8007be6:	f3bf 8f4f 	dsb	sy
 8007bea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007bec:	bf00      	nop
 8007bee:	bf00      	nop
 8007bf0:	e7fd      	b.n	8007bee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d002      	beq.n	8007bfe <xQueueGenericCreateStatic+0x56>
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d001      	beq.n	8007c02 <xQueueGenericCreateStatic+0x5a>
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e000      	b.n	8007c04 <xQueueGenericCreateStatic+0x5c>
 8007c02:	2300      	movs	r3, #0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d10b      	bne.n	8007c20 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c0c:	f383 8811 	msr	BASEPRI, r3
 8007c10:	f3bf 8f6f 	isb	sy
 8007c14:	f3bf 8f4f 	dsb	sy
 8007c18:	623b      	str	r3, [r7, #32]
}
 8007c1a:	bf00      	nop
 8007c1c:	bf00      	nop
 8007c1e:	e7fd      	b.n	8007c1c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d102      	bne.n	8007c2c <xQueueGenericCreateStatic+0x84>
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d101      	bne.n	8007c30 <xQueueGenericCreateStatic+0x88>
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	e000      	b.n	8007c32 <xQueueGenericCreateStatic+0x8a>
 8007c30:	2300      	movs	r3, #0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d10b      	bne.n	8007c4e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	61fb      	str	r3, [r7, #28]
}
 8007c48:	bf00      	nop
 8007c4a:	bf00      	nop
 8007c4c:	e7fd      	b.n	8007c4a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007c4e:	2350      	movs	r3, #80	@ 0x50
 8007c50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	2b50      	cmp	r3, #80	@ 0x50
 8007c56:	d00b      	beq.n	8007c70 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5c:	f383 8811 	msr	BASEPRI, r3
 8007c60:	f3bf 8f6f 	isb	sy
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	61bb      	str	r3, [r7, #24]
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	e7fd      	b.n	8007c6c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007c70:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00d      	beq.n	8007c98 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c84:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c8a:	9300      	str	r3, [sp, #0]
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	68b9      	ldr	r1, [r7, #8]
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f000 f840 	bl	8007d18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3730      	adds	r7, #48	@ 0x30
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}

08007ca2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007ca2:	b580      	push	{r7, lr}
 8007ca4:	b08a      	sub	sp, #40	@ 0x28
 8007ca6:	af02      	add	r7, sp, #8
 8007ca8:	60f8      	str	r0, [r7, #12]
 8007caa:	60b9      	str	r1, [r7, #8]
 8007cac:	4613      	mov	r3, r2
 8007cae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d10b      	bne.n	8007cce <xQueueGenericCreate+0x2c>
	__asm volatile
 8007cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cba:	f383 8811 	msr	BASEPRI, r3
 8007cbe:	f3bf 8f6f 	isb	sy
 8007cc2:	f3bf 8f4f 	dsb	sy
 8007cc6:	613b      	str	r3, [r7, #16]
}
 8007cc8:	bf00      	nop
 8007cca:	bf00      	nop
 8007ccc:	e7fd      	b.n	8007cca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	68ba      	ldr	r2, [r7, #8]
 8007cd2:	fb02 f303 	mul.w	r3, r2, r3
 8007cd6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007cd8:	69fb      	ldr	r3, [r7, #28]
 8007cda:	3350      	adds	r3, #80	@ 0x50
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f002 f9ed 	bl	800a0bc <pvPortMalloc>
 8007ce2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d011      	beq.n	8007d0e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	3350      	adds	r3, #80	@ 0x50
 8007cf2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007cf4:	69bb      	ldr	r3, [r7, #24]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007cfc:	79fa      	ldrb	r2, [r7, #7]
 8007cfe:	69bb      	ldr	r3, [r7, #24]
 8007d00:	9300      	str	r3, [sp, #0]
 8007d02:	4613      	mov	r3, r2
 8007d04:	697a      	ldr	r2, [r7, #20]
 8007d06:	68b9      	ldr	r1, [r7, #8]
 8007d08:	68f8      	ldr	r0, [r7, #12]
 8007d0a:	f000 f805 	bl	8007d18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007d0e:	69bb      	ldr	r3, [r7, #24]
	}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3720      	adds	r7, #32
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}

08007d18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b084      	sub	sp, #16
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	607a      	str	r2, [r7, #4]
 8007d24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d103      	bne.n	8007d34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	69ba      	ldr	r2, [r7, #24]
 8007d30:	601a      	str	r2, [r3, #0]
 8007d32:	e002      	b.n	8007d3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	687a      	ldr	r2, [r7, #4]
 8007d38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	68fa      	ldr	r2, [r7, #12]
 8007d3e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007d40:	69bb      	ldr	r3, [r7, #24]
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007d46:	2101      	movs	r1, #1
 8007d48:	69b8      	ldr	r0, [r7, #24]
 8007d4a:	f7ff fec3 	bl	8007ad4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	78fa      	ldrb	r2, [r7, #3]
 8007d52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007d56:	bf00      	nop
 8007d58:	3710      	adds	r7, #16
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}

08007d5e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007d5e:	b580      	push	{r7, lr}
 8007d60:	b082      	sub	sp, #8
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00e      	beq.n	8007d8a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007d7e:	2300      	movs	r3, #0
 8007d80:	2200      	movs	r2, #0
 8007d82:	2100      	movs	r1, #0
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 f8a5 	bl	8007ed4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007d8a:	bf00      	nop
 8007d8c:	3708      	adds	r7, #8
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}

08007d92 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007d92:	b580      	push	{r7, lr}
 8007d94:	b086      	sub	sp, #24
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	4603      	mov	r3, r0
 8007d9a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	617b      	str	r3, [r7, #20]
 8007da0:	2300      	movs	r3, #0
 8007da2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007da4:	79fb      	ldrb	r3, [r7, #7]
 8007da6:	461a      	mov	r2, r3
 8007da8:	6939      	ldr	r1, [r7, #16]
 8007daa:	6978      	ldr	r0, [r7, #20]
 8007dac:	f7ff ff79 	bl	8007ca2 <xQueueGenericCreate>
 8007db0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007db2:	68f8      	ldr	r0, [r7, #12]
 8007db4:	f7ff ffd3 	bl	8007d5e <prvInitialiseMutex>

		return xNewQueue;
 8007db8:	68fb      	ldr	r3, [r7, #12]
	}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3718      	adds	r7, #24
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}

08007dc2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b088      	sub	sp, #32
 8007dc6:	af02      	add	r7, sp, #8
 8007dc8:	4603      	mov	r3, r0
 8007dca:	6039      	str	r1, [r7, #0]
 8007dcc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	617b      	str	r3, [r7, #20]
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007dd6:	79fb      	ldrb	r3, [r7, #7]
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	6939      	ldr	r1, [r7, #16]
 8007de0:	6978      	ldr	r0, [r7, #20]
 8007de2:	f7ff fee1 	bl	8007ba8 <xQueueGenericCreateStatic>
 8007de6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f7ff ffb8 	bl	8007d5e <prvInitialiseMutex>

		return xNewQueue;
 8007dee:	68fb      	ldr	r3, [r7, #12]
	}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3718      	adds	r7, #24
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}

08007df8 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b08a      	sub	sp, #40	@ 0x28
 8007dfc:	af02      	add	r7, sp, #8
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	60b9      	str	r1, [r7, #8]
 8007e02:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d10b      	bne.n	8007e22 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e0e:	f383 8811 	msr	BASEPRI, r3
 8007e12:	f3bf 8f6f 	isb	sy
 8007e16:	f3bf 8f4f 	dsb	sy
 8007e1a:	61bb      	str	r3, [r7, #24]
}
 8007e1c:	bf00      	nop
 8007e1e:	bf00      	nop
 8007e20:	e7fd      	b.n	8007e1e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007e22:	68ba      	ldr	r2, [r7, #8]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d90b      	bls.n	8007e42 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e2e:	f383 8811 	msr	BASEPRI, r3
 8007e32:	f3bf 8f6f 	isb	sy
 8007e36:	f3bf 8f4f 	dsb	sy
 8007e3a:	617b      	str	r3, [r7, #20]
}
 8007e3c:	bf00      	nop
 8007e3e:	bf00      	nop
 8007e40:	e7fd      	b.n	8007e3e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007e42:	2302      	movs	r3, #2
 8007e44:	9300      	str	r3, [sp, #0]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	2100      	movs	r1, #0
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f7ff feab 	bl	8007ba8 <xQueueGenericCreateStatic>
 8007e52:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d002      	beq.n	8007e60 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	68ba      	ldr	r2, [r7, #8]
 8007e5e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007e60:	69fb      	ldr	r3, [r7, #28]
	}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3720      	adds	r7, #32
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b086      	sub	sp, #24
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
 8007e72:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d10b      	bne.n	8007e92 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e7e:	f383 8811 	msr	BASEPRI, r3
 8007e82:	f3bf 8f6f 	isb	sy
 8007e86:	f3bf 8f4f 	dsb	sy
 8007e8a:	613b      	str	r3, [r7, #16]
}
 8007e8c:	bf00      	nop
 8007e8e:	bf00      	nop
 8007e90:	e7fd      	b.n	8007e8e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007e92:	683a      	ldr	r2, [r7, #0]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d90b      	bls.n	8007eb2 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e9e:	f383 8811 	msr	BASEPRI, r3
 8007ea2:	f3bf 8f6f 	isb	sy
 8007ea6:	f3bf 8f4f 	dsb	sy
 8007eaa:	60fb      	str	r3, [r7, #12]
}
 8007eac:	bf00      	nop
 8007eae:	bf00      	nop
 8007eb0:	e7fd      	b.n	8007eae <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f7ff fef3 	bl	8007ca2 <xQueueGenericCreate>
 8007ebc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d002      	beq.n	8007eca <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	683a      	ldr	r2, [r7, #0]
 8007ec8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007eca:	697b      	ldr	r3, [r7, #20]
	}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3718      	adds	r7, #24
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}

08007ed4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b08e      	sub	sp, #56	@ 0x38
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
 8007ee0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10b      	bne.n	8007f08 <xQueueGenericSend+0x34>
	__asm volatile
 8007ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef4:	f383 8811 	msr	BASEPRI, r3
 8007ef8:	f3bf 8f6f 	isb	sy
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007f02:	bf00      	nop
 8007f04:	bf00      	nop
 8007f06:	e7fd      	b.n	8007f04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d103      	bne.n	8007f16 <xQueueGenericSend+0x42>
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d101      	bne.n	8007f1a <xQueueGenericSend+0x46>
 8007f16:	2301      	movs	r3, #1
 8007f18:	e000      	b.n	8007f1c <xQueueGenericSend+0x48>
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d10b      	bne.n	8007f38 <xQueueGenericSend+0x64>
	__asm volatile
 8007f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f24:	f383 8811 	msr	BASEPRI, r3
 8007f28:	f3bf 8f6f 	isb	sy
 8007f2c:	f3bf 8f4f 	dsb	sy
 8007f30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007f32:	bf00      	nop
 8007f34:	bf00      	nop
 8007f36:	e7fd      	b.n	8007f34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	2b02      	cmp	r3, #2
 8007f3c:	d103      	bne.n	8007f46 <xQueueGenericSend+0x72>
 8007f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d101      	bne.n	8007f4a <xQueueGenericSend+0x76>
 8007f46:	2301      	movs	r3, #1
 8007f48:	e000      	b.n	8007f4c <xQueueGenericSend+0x78>
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d10b      	bne.n	8007f68 <xQueueGenericSend+0x94>
	__asm volatile
 8007f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f54:	f383 8811 	msr	BASEPRI, r3
 8007f58:	f3bf 8f6f 	isb	sy
 8007f5c:	f3bf 8f4f 	dsb	sy
 8007f60:	623b      	str	r3, [r7, #32]
}
 8007f62:	bf00      	nop
 8007f64:	bf00      	nop
 8007f66:	e7fd      	b.n	8007f64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f68:	f001 fa1c 	bl	80093a4 <xTaskGetSchedulerState>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d102      	bne.n	8007f78 <xQueueGenericSend+0xa4>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d101      	bne.n	8007f7c <xQueueGenericSend+0xa8>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e000      	b.n	8007f7e <xQueueGenericSend+0xaa>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10b      	bne.n	8007f9a <xQueueGenericSend+0xc6>
	__asm volatile
 8007f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f86:	f383 8811 	msr	BASEPRI, r3
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	61fb      	str	r3, [r7, #28]
}
 8007f94:	bf00      	nop
 8007f96:	bf00      	nop
 8007f98:	e7fd      	b.n	8007f96 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f9a:	f001 ff6d 	bl	8009e78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d302      	bcc.n	8007fb0 <xQueueGenericSend+0xdc>
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	2b02      	cmp	r3, #2
 8007fae:	d129      	bne.n	8008004 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007fb0:	683a      	ldr	r2, [r7, #0]
 8007fb2:	68b9      	ldr	r1, [r7, #8]
 8007fb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007fb6:	f000 fa33 	bl	8008420 <prvCopyDataToQueue>
 8007fba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d010      	beq.n	8007fe6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc6:	3324      	adds	r3, #36	@ 0x24
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f001 f82b 	bl	8009024 <xTaskRemoveFromEventList>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d013      	beq.n	8007ffc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007fd4:	4b3f      	ldr	r3, [pc, #252]	@ (80080d4 <xQueueGenericSend+0x200>)
 8007fd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fda:	601a      	str	r2, [r3, #0]
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	f3bf 8f6f 	isb	sy
 8007fe4:	e00a      	b.n	8007ffc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d007      	beq.n	8007ffc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007fec:	4b39      	ldr	r3, [pc, #228]	@ (80080d4 <xQueueGenericSend+0x200>)
 8007fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ff2:	601a      	str	r2, [r3, #0]
 8007ff4:	f3bf 8f4f 	dsb	sy
 8007ff8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007ffc:	f001 ff6e 	bl	8009edc <vPortExitCritical>
				return pdPASS;
 8008000:	2301      	movs	r3, #1
 8008002:	e063      	b.n	80080cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d103      	bne.n	8008012 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800800a:	f001 ff67 	bl	8009edc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800800e:	2300      	movs	r3, #0
 8008010:	e05c      	b.n	80080cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008014:	2b00      	cmp	r3, #0
 8008016:	d106      	bne.n	8008026 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008018:	f107 0314 	add.w	r3, r7, #20
 800801c:	4618      	mov	r0, r3
 800801e:	f001 f865 	bl	80090ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008022:	2301      	movs	r3, #1
 8008024:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008026:	f001 ff59 	bl	8009edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800802a:	f000 fdd5 	bl	8008bd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800802e:	f001 ff23 	bl	8009e78 <vPortEnterCritical>
 8008032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008034:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008038:	b25b      	sxtb	r3, r3
 800803a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800803e:	d103      	bne.n	8008048 <xQueueGenericSend+0x174>
 8008040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008042:	2200      	movs	r2, #0
 8008044:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800804a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800804e:	b25b      	sxtb	r3, r3
 8008050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008054:	d103      	bne.n	800805e <xQueueGenericSend+0x18a>
 8008056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008058:	2200      	movs	r2, #0
 800805a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800805e:	f001 ff3d 	bl	8009edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008062:	1d3a      	adds	r2, r7, #4
 8008064:	f107 0314 	add.w	r3, r7, #20
 8008068:	4611      	mov	r1, r2
 800806a:	4618      	mov	r0, r3
 800806c:	f001 f854 	bl	8009118 <xTaskCheckForTimeOut>
 8008070:	4603      	mov	r3, r0
 8008072:	2b00      	cmp	r3, #0
 8008074:	d124      	bne.n	80080c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008076:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008078:	f000 faca 	bl	8008610 <prvIsQueueFull>
 800807c:	4603      	mov	r3, r0
 800807e:	2b00      	cmp	r3, #0
 8008080:	d018      	beq.n	80080b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008084:	3310      	adds	r3, #16
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	4611      	mov	r1, r2
 800808a:	4618      	mov	r0, r3
 800808c:	f000 ff78 	bl	8008f80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008090:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008092:	f000 fa55 	bl	8008540 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008096:	f000 fdad 	bl	8008bf4 <xTaskResumeAll>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	f47f af7c 	bne.w	8007f9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80080a2:	4b0c      	ldr	r3, [pc, #48]	@ (80080d4 <xQueueGenericSend+0x200>)
 80080a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080a8:	601a      	str	r2, [r3, #0]
 80080aa:	f3bf 8f4f 	dsb	sy
 80080ae:	f3bf 8f6f 	isb	sy
 80080b2:	e772      	b.n	8007f9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80080b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80080b6:	f000 fa43 	bl	8008540 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80080ba:	f000 fd9b 	bl	8008bf4 <xTaskResumeAll>
 80080be:	e76c      	b.n	8007f9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80080c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80080c2:	f000 fa3d 	bl	8008540 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80080c6:	f000 fd95 	bl	8008bf4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80080ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3738      	adds	r7, #56	@ 0x38
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}
 80080d4:	e000ed04 	.word	0xe000ed04

080080d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b090      	sub	sp, #64	@ 0x40
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	607a      	str	r2, [r7, #4]
 80080e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80080ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10b      	bne.n	8008108 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80080f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f4:	f383 8811 	msr	BASEPRI, r3
 80080f8:	f3bf 8f6f 	isb	sy
 80080fc:	f3bf 8f4f 	dsb	sy
 8008100:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008102:	bf00      	nop
 8008104:	bf00      	nop
 8008106:	e7fd      	b.n	8008104 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d103      	bne.n	8008116 <xQueueGenericSendFromISR+0x3e>
 800810e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008112:	2b00      	cmp	r3, #0
 8008114:	d101      	bne.n	800811a <xQueueGenericSendFromISR+0x42>
 8008116:	2301      	movs	r3, #1
 8008118:	e000      	b.n	800811c <xQueueGenericSendFromISR+0x44>
 800811a:	2300      	movs	r3, #0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d10b      	bne.n	8008138 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008124:	f383 8811 	msr	BASEPRI, r3
 8008128:	f3bf 8f6f 	isb	sy
 800812c:	f3bf 8f4f 	dsb	sy
 8008130:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008132:	bf00      	nop
 8008134:	bf00      	nop
 8008136:	e7fd      	b.n	8008134 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	2b02      	cmp	r3, #2
 800813c:	d103      	bne.n	8008146 <xQueueGenericSendFromISR+0x6e>
 800813e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008140:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008142:	2b01      	cmp	r3, #1
 8008144:	d101      	bne.n	800814a <xQueueGenericSendFromISR+0x72>
 8008146:	2301      	movs	r3, #1
 8008148:	e000      	b.n	800814c <xQueueGenericSendFromISR+0x74>
 800814a:	2300      	movs	r3, #0
 800814c:	2b00      	cmp	r3, #0
 800814e:	d10b      	bne.n	8008168 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008154:	f383 8811 	msr	BASEPRI, r3
 8008158:	f3bf 8f6f 	isb	sy
 800815c:	f3bf 8f4f 	dsb	sy
 8008160:	623b      	str	r3, [r7, #32]
}
 8008162:	bf00      	nop
 8008164:	bf00      	nop
 8008166:	e7fd      	b.n	8008164 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008168:	f001 ff66 	bl	800a038 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800816c:	f3ef 8211 	mrs	r2, BASEPRI
 8008170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008174:	f383 8811 	msr	BASEPRI, r3
 8008178:	f3bf 8f6f 	isb	sy
 800817c:	f3bf 8f4f 	dsb	sy
 8008180:	61fa      	str	r2, [r7, #28]
 8008182:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008184:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008186:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800818a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800818c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800818e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008190:	429a      	cmp	r2, r3
 8008192:	d302      	bcc.n	800819a <xQueueGenericSendFromISR+0xc2>
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	2b02      	cmp	r3, #2
 8008198:	d12f      	bne.n	80081fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800819a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800819c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80081a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80081aa:	683a      	ldr	r2, [r7, #0]
 80081ac:	68b9      	ldr	r1, [r7, #8]
 80081ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80081b0:	f000 f936 	bl	8008420 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80081b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80081b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081bc:	d112      	bne.n	80081e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80081be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d016      	beq.n	80081f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80081c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081c8:	3324      	adds	r3, #36	@ 0x24
 80081ca:	4618      	mov	r0, r3
 80081cc:	f000 ff2a 	bl	8009024 <xTaskRemoveFromEventList>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d00e      	beq.n	80081f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00b      	beq.n	80081f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	601a      	str	r2, [r3, #0]
 80081e2:	e007      	b.n	80081f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80081e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80081e8:	3301      	adds	r3, #1
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	b25a      	sxtb	r2, r3
 80081ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80081f4:	2301      	movs	r3, #1
 80081f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80081f8:	e001      	b.n	80081fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80081fa:	2300      	movs	r3, #0
 80081fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008200:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008208:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800820a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800820c:	4618      	mov	r0, r3
 800820e:	3740      	adds	r7, #64	@ 0x40
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}

08008214 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b08c      	sub	sp, #48	@ 0x30
 8008218:	af00      	add	r7, sp, #0
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008220:	2300      	movs	r3, #0
 8008222:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10b      	bne.n	8008246 <xQueueReceive+0x32>
	__asm volatile
 800822e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	623b      	str	r3, [r7, #32]
}
 8008240:	bf00      	nop
 8008242:	bf00      	nop
 8008244:	e7fd      	b.n	8008242 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d103      	bne.n	8008254 <xQueueReceive+0x40>
 800824c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008250:	2b00      	cmp	r3, #0
 8008252:	d101      	bne.n	8008258 <xQueueReceive+0x44>
 8008254:	2301      	movs	r3, #1
 8008256:	e000      	b.n	800825a <xQueueReceive+0x46>
 8008258:	2300      	movs	r3, #0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10b      	bne.n	8008276 <xQueueReceive+0x62>
	__asm volatile
 800825e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	61fb      	str	r3, [r7, #28]
}
 8008270:	bf00      	nop
 8008272:	bf00      	nop
 8008274:	e7fd      	b.n	8008272 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008276:	f001 f895 	bl	80093a4 <xTaskGetSchedulerState>
 800827a:	4603      	mov	r3, r0
 800827c:	2b00      	cmp	r3, #0
 800827e:	d102      	bne.n	8008286 <xQueueReceive+0x72>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d101      	bne.n	800828a <xQueueReceive+0x76>
 8008286:	2301      	movs	r3, #1
 8008288:	e000      	b.n	800828c <xQueueReceive+0x78>
 800828a:	2300      	movs	r3, #0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10b      	bne.n	80082a8 <xQueueReceive+0x94>
	__asm volatile
 8008290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008294:	f383 8811 	msr	BASEPRI, r3
 8008298:	f3bf 8f6f 	isb	sy
 800829c:	f3bf 8f4f 	dsb	sy
 80082a0:	61bb      	str	r3, [r7, #24]
}
 80082a2:	bf00      	nop
 80082a4:	bf00      	nop
 80082a6:	e7fd      	b.n	80082a4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80082a8:	f001 fde6 	bl	8009e78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80082b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d01f      	beq.n	80082f8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80082b8:	68b9      	ldr	r1, [r7, #8]
 80082ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80082bc:	f000 f91a 	bl	80084f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80082c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c2:	1e5a      	subs	r2, r3, #1
 80082c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ca:	691b      	ldr	r3, [r3, #16]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00f      	beq.n	80082f0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d2:	3310      	adds	r3, #16
 80082d4:	4618      	mov	r0, r3
 80082d6:	f000 fea5 	bl	8009024 <xTaskRemoveFromEventList>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d007      	beq.n	80082f0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80082e0:	4b3c      	ldr	r3, [pc, #240]	@ (80083d4 <xQueueReceive+0x1c0>)
 80082e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082e6:	601a      	str	r2, [r3, #0]
 80082e8:	f3bf 8f4f 	dsb	sy
 80082ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80082f0:	f001 fdf4 	bl	8009edc <vPortExitCritical>
				return pdPASS;
 80082f4:	2301      	movs	r3, #1
 80082f6:	e069      	b.n	80083cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d103      	bne.n	8008306 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80082fe:	f001 fded 	bl	8009edc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008302:	2300      	movs	r3, #0
 8008304:	e062      	b.n	80083cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008308:	2b00      	cmp	r3, #0
 800830a:	d106      	bne.n	800831a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800830c:	f107 0310 	add.w	r3, r7, #16
 8008310:	4618      	mov	r0, r3
 8008312:	f000 feeb 	bl	80090ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008316:	2301      	movs	r3, #1
 8008318:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800831a:	f001 fddf 	bl	8009edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800831e:	f000 fc5b 	bl	8008bd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008322:	f001 fda9 	bl	8009e78 <vPortEnterCritical>
 8008326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008328:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800832c:	b25b      	sxtb	r3, r3
 800832e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008332:	d103      	bne.n	800833c <xQueueReceive+0x128>
 8008334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008336:	2200      	movs	r2, #0
 8008338:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800833c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800833e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008342:	b25b      	sxtb	r3, r3
 8008344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008348:	d103      	bne.n	8008352 <xQueueReceive+0x13e>
 800834a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800834c:	2200      	movs	r2, #0
 800834e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008352:	f001 fdc3 	bl	8009edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008356:	1d3a      	adds	r2, r7, #4
 8008358:	f107 0310 	add.w	r3, r7, #16
 800835c:	4611      	mov	r1, r2
 800835e:	4618      	mov	r0, r3
 8008360:	f000 feda 	bl	8009118 <xTaskCheckForTimeOut>
 8008364:	4603      	mov	r3, r0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d123      	bne.n	80083b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800836a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800836c:	f000 f93a 	bl	80085e4 <prvIsQueueEmpty>
 8008370:	4603      	mov	r3, r0
 8008372:	2b00      	cmp	r3, #0
 8008374:	d017      	beq.n	80083a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008378:	3324      	adds	r3, #36	@ 0x24
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	4611      	mov	r1, r2
 800837e:	4618      	mov	r0, r3
 8008380:	f000 fdfe 	bl	8008f80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008384:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008386:	f000 f8db 	bl	8008540 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800838a:	f000 fc33 	bl	8008bf4 <xTaskResumeAll>
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d189      	bne.n	80082a8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008394:	4b0f      	ldr	r3, [pc, #60]	@ (80083d4 <xQueueReceive+0x1c0>)
 8008396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800839a:	601a      	str	r2, [r3, #0]
 800839c:	f3bf 8f4f 	dsb	sy
 80083a0:	f3bf 8f6f 	isb	sy
 80083a4:	e780      	b.n	80082a8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80083a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80083a8:	f000 f8ca 	bl	8008540 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80083ac:	f000 fc22 	bl	8008bf4 <xTaskResumeAll>
 80083b0:	e77a      	b.n	80082a8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80083b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80083b4:	f000 f8c4 	bl	8008540 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80083b8:	f000 fc1c 	bl	8008bf4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80083be:	f000 f911 	bl	80085e4 <prvIsQueueEmpty>
 80083c2:	4603      	mov	r3, r0
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	f43f af6f 	beq.w	80082a8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80083ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3730      	adds	r7, #48	@ 0x30
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}
 80083d4:	e000ed04 	.word	0xe000ed04

080083d8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b084      	sub	sp, #16
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10b      	bne.n	8008402 <vQueueDelete+0x2a>
	__asm volatile
 80083ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ee:	f383 8811 	msr	BASEPRI, r3
 80083f2:	f3bf 8f6f 	isb	sy
 80083f6:	f3bf 8f4f 	dsb	sy
 80083fa:	60bb      	str	r3, [r7, #8]
}
 80083fc:	bf00      	nop
 80083fe:	bf00      	nop
 8008400:	e7fd      	b.n	80083fe <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f000 f946 	bl	8008694 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800840e:	2b00      	cmp	r3, #0
 8008410:	d102      	bne.n	8008418 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008412:	68f8      	ldr	r0, [r7, #12]
 8008414:	f001 ff20 	bl	800a258 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008418:	bf00      	nop
 800841a:	3710      	adds	r7, #16
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}

08008420 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b086      	sub	sp, #24
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800842c:	2300      	movs	r3, #0
 800842e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008434:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800843a:	2b00      	cmp	r3, #0
 800843c:	d10d      	bne.n	800845a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d14d      	bne.n	80084e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	4618      	mov	r0, r3
 800844c:	f000 ffc8 	bl	80093e0 <xTaskPriorityDisinherit>
 8008450:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	609a      	str	r2, [r3, #8]
 8008458:	e043      	b.n	80084e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d119      	bne.n	8008494 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	6858      	ldr	r0, [r3, #4]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008468:	461a      	mov	r2, r3
 800846a:	68b9      	ldr	r1, [r7, #8]
 800846c:	f002 fe11 	bl	800b092 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	685a      	ldr	r2, [r3, #4]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008478:	441a      	add	r2, r3
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	685a      	ldr	r2, [r3, #4]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	429a      	cmp	r2, r3
 8008488:	d32b      	bcc.n	80084e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681a      	ldr	r2, [r3, #0]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	605a      	str	r2, [r3, #4]
 8008492:	e026      	b.n	80084e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	68d8      	ldr	r0, [r3, #12]
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800849c:	461a      	mov	r2, r3
 800849e:	68b9      	ldr	r1, [r7, #8]
 80084a0:	f002 fdf7 	bl	800b092 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	68da      	ldr	r2, [r3, #12]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084ac:	425b      	negs	r3, r3
 80084ae:	441a      	add	r2, r3
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	68da      	ldr	r2, [r3, #12]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	429a      	cmp	r2, r3
 80084be:	d207      	bcs.n	80084d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	689a      	ldr	r2, [r3, #8]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084c8:	425b      	negs	r3, r3
 80084ca:	441a      	add	r2, r3
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	d105      	bne.n	80084e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d002      	beq.n	80084e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	3b01      	subs	r3, #1
 80084e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	1c5a      	adds	r2, r3, #1
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80084ea:	697b      	ldr	r3, [r7, #20]
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3718      	adds	r7, #24
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}

080084f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b082      	sub	sp, #8
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008502:	2b00      	cmp	r3, #0
 8008504:	d018      	beq.n	8008538 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	68da      	ldr	r2, [r3, #12]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800850e:	441a      	add	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	68da      	ldr	r2, [r3, #12]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	429a      	cmp	r2, r3
 800851e:	d303      	bcc.n	8008528 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	68d9      	ldr	r1, [r3, #12]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008530:	461a      	mov	r2, r3
 8008532:	6838      	ldr	r0, [r7, #0]
 8008534:	f002 fdad 	bl	800b092 <memcpy>
	}
}
 8008538:	bf00      	nop
 800853a:	3708      	adds	r7, #8
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}

08008540 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008548:	f001 fc96 	bl	8009e78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008552:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008554:	e011      	b.n	800857a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800855a:	2b00      	cmp	r3, #0
 800855c:	d012      	beq.n	8008584 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	3324      	adds	r3, #36	@ 0x24
 8008562:	4618      	mov	r0, r3
 8008564:	f000 fd5e 	bl	8009024 <xTaskRemoveFromEventList>
 8008568:	4603      	mov	r3, r0
 800856a:	2b00      	cmp	r3, #0
 800856c:	d001      	beq.n	8008572 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800856e:	f000 fe37 	bl	80091e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008572:	7bfb      	ldrb	r3, [r7, #15]
 8008574:	3b01      	subs	r3, #1
 8008576:	b2db      	uxtb	r3, r3
 8008578:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800857a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800857e:	2b00      	cmp	r3, #0
 8008580:	dce9      	bgt.n	8008556 <prvUnlockQueue+0x16>
 8008582:	e000      	b.n	8008586 <prvUnlockQueue+0x46>
					break;
 8008584:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	22ff      	movs	r2, #255	@ 0xff
 800858a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800858e:	f001 fca5 	bl	8009edc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008592:	f001 fc71 	bl	8009e78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800859c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800859e:	e011      	b.n	80085c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	691b      	ldr	r3, [r3, #16]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d012      	beq.n	80085ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	3310      	adds	r3, #16
 80085ac:	4618      	mov	r0, r3
 80085ae:	f000 fd39 	bl	8009024 <xTaskRemoveFromEventList>
 80085b2:	4603      	mov	r3, r0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d001      	beq.n	80085bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80085b8:	f000 fe12 	bl	80091e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80085bc:	7bbb      	ldrb	r3, [r7, #14]
 80085be:	3b01      	subs	r3, #1
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	dce9      	bgt.n	80085a0 <prvUnlockQueue+0x60>
 80085cc:	e000      	b.n	80085d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80085ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	22ff      	movs	r2, #255	@ 0xff
 80085d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80085d8:	f001 fc80 	bl	8009edc <vPortExitCritical>
}
 80085dc:	bf00      	nop
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80085ec:	f001 fc44 	bl	8009e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d102      	bne.n	80085fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80085f8:	2301      	movs	r3, #1
 80085fa:	60fb      	str	r3, [r7, #12]
 80085fc:	e001      	b.n	8008602 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80085fe:	2300      	movs	r3, #0
 8008600:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008602:	f001 fc6b 	bl	8009edc <vPortExitCritical>

	return xReturn;
 8008606:	68fb      	ldr	r3, [r7, #12]
}
 8008608:	4618      	mov	r0, r3
 800860a:	3710      	adds	r7, #16
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008618:	f001 fc2e 	bl	8009e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008624:	429a      	cmp	r2, r3
 8008626:	d102      	bne.n	800862e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008628:	2301      	movs	r3, #1
 800862a:	60fb      	str	r3, [r7, #12]
 800862c:	e001      	b.n	8008632 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800862e:	2300      	movs	r3, #0
 8008630:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008632:	f001 fc53 	bl	8009edc <vPortExitCritical>

	return xReturn;
 8008636:	68fb      	ldr	r3, [r7, #12]
}
 8008638:	4618      	mov	r0, r3
 800863a:	3710      	adds	r7, #16
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}

08008640 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008640:	b480      	push	{r7}
 8008642:	b085      	sub	sp, #20
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800864a:	2300      	movs	r3, #0
 800864c:	60fb      	str	r3, [r7, #12]
 800864e:	e014      	b.n	800867a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008650:	4a0f      	ldr	r2, [pc, #60]	@ (8008690 <vQueueAddToRegistry+0x50>)
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d10b      	bne.n	8008674 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800865c:	490c      	ldr	r1, [pc, #48]	@ (8008690 <vQueueAddToRegistry+0x50>)
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008666:	4a0a      	ldr	r2, [pc, #40]	@ (8008690 <vQueueAddToRegistry+0x50>)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	00db      	lsls	r3, r3, #3
 800866c:	4413      	add	r3, r2
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008672:	e006      	b.n	8008682 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	3301      	adds	r3, #1
 8008678:	60fb      	str	r3, [r7, #12]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2b07      	cmp	r3, #7
 800867e:	d9e7      	bls.n	8008650 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008680:	bf00      	nop
 8008682:	bf00      	nop
 8008684:	3714      	adds	r7, #20
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	20000ef4 	.word	0x20000ef4

08008694 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800869c:	2300      	movs	r3, #0
 800869e:	60fb      	str	r3, [r7, #12]
 80086a0:	e016      	b.n	80086d0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80086a2:	4a10      	ldr	r2, [pc, #64]	@ (80086e4 <vQueueUnregisterQueue+0x50>)
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	00db      	lsls	r3, r3, #3
 80086a8:	4413      	add	r3, r2
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	687a      	ldr	r2, [r7, #4]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d10b      	bne.n	80086ca <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80086b2:	4a0c      	ldr	r2, [pc, #48]	@ (80086e4 <vQueueUnregisterQueue+0x50>)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2100      	movs	r1, #0
 80086b8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80086bc:	4a09      	ldr	r2, [pc, #36]	@ (80086e4 <vQueueUnregisterQueue+0x50>)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	00db      	lsls	r3, r3, #3
 80086c2:	4413      	add	r3, r2
 80086c4:	2200      	movs	r2, #0
 80086c6:	605a      	str	r2, [r3, #4]
				break;
 80086c8:	e006      	b.n	80086d8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	3301      	adds	r3, #1
 80086ce:	60fb      	str	r3, [r7, #12]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2b07      	cmp	r3, #7
 80086d4:	d9e5      	bls.n	80086a2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80086d6:	bf00      	nop
 80086d8:	bf00      	nop
 80086da:	3714      	adds	r7, #20
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr
 80086e4:	20000ef4 	.word	0x20000ef4

080086e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b086      	sub	sp, #24
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	60b9      	str	r1, [r7, #8]
 80086f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80086f8:	f001 fbbe 	bl	8009e78 <vPortEnterCritical>
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008702:	b25b      	sxtb	r3, r3
 8008704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008708:	d103      	bne.n	8008712 <vQueueWaitForMessageRestricted+0x2a>
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	2200      	movs	r2, #0
 800870e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008718:	b25b      	sxtb	r3, r3
 800871a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800871e:	d103      	bne.n	8008728 <vQueueWaitForMessageRestricted+0x40>
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	2200      	movs	r2, #0
 8008724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008728:	f001 fbd8 	bl	8009edc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008730:	2b00      	cmp	r3, #0
 8008732:	d106      	bne.n	8008742 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	3324      	adds	r3, #36	@ 0x24
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	68b9      	ldr	r1, [r7, #8]
 800873c:	4618      	mov	r0, r3
 800873e:	f000 fc45 	bl	8008fcc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008742:	6978      	ldr	r0, [r7, #20]
 8008744:	f7ff fefc 	bl	8008540 <prvUnlockQueue>
	}
 8008748:	bf00      	nop
 800874a:	3718      	adds	r7, #24
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008750:	b580      	push	{r7, lr}
 8008752:	b08e      	sub	sp, #56	@ 0x38
 8008754:	af04      	add	r7, sp, #16
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]
 800875c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800875e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008760:	2b00      	cmp	r3, #0
 8008762:	d10b      	bne.n	800877c <xTaskCreateStatic+0x2c>
	__asm volatile
 8008764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008768:	f383 8811 	msr	BASEPRI, r3
 800876c:	f3bf 8f6f 	isb	sy
 8008770:	f3bf 8f4f 	dsb	sy
 8008774:	623b      	str	r3, [r7, #32]
}
 8008776:	bf00      	nop
 8008778:	bf00      	nop
 800877a:	e7fd      	b.n	8008778 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800877c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877e:	2b00      	cmp	r3, #0
 8008780:	d10b      	bne.n	800879a <xTaskCreateStatic+0x4a>
	__asm volatile
 8008782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008786:	f383 8811 	msr	BASEPRI, r3
 800878a:	f3bf 8f6f 	isb	sy
 800878e:	f3bf 8f4f 	dsb	sy
 8008792:	61fb      	str	r3, [r7, #28]
}
 8008794:	bf00      	nop
 8008796:	bf00      	nop
 8008798:	e7fd      	b.n	8008796 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800879a:	235c      	movs	r3, #92	@ 0x5c
 800879c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	2b5c      	cmp	r3, #92	@ 0x5c
 80087a2:	d00b      	beq.n	80087bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80087a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087a8:	f383 8811 	msr	BASEPRI, r3
 80087ac:	f3bf 8f6f 	isb	sy
 80087b0:	f3bf 8f4f 	dsb	sy
 80087b4:	61bb      	str	r3, [r7, #24]
}
 80087b6:	bf00      	nop
 80087b8:	bf00      	nop
 80087ba:	e7fd      	b.n	80087b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80087bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80087be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d01e      	beq.n	8008802 <xTaskCreateStatic+0xb2>
 80087c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d01b      	beq.n	8008802 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80087ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80087ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80087d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d6:	2202      	movs	r2, #2
 80087d8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80087dc:	2300      	movs	r3, #0
 80087de:	9303      	str	r3, [sp, #12]
 80087e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e2:	9302      	str	r3, [sp, #8]
 80087e4:	f107 0314 	add.w	r3, r7, #20
 80087e8:	9301      	str	r3, [sp, #4]
 80087ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ec:	9300      	str	r3, [sp, #0]
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	68b9      	ldr	r1, [r7, #8]
 80087f4:	68f8      	ldr	r0, [r7, #12]
 80087f6:	f000 f850 	bl	800889a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80087fc:	f000 f8de 	bl	80089bc <prvAddNewTaskToReadyList>
 8008800:	e001      	b.n	8008806 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008802:	2300      	movs	r3, #0
 8008804:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008806:	697b      	ldr	r3, [r7, #20]
	}
 8008808:	4618      	mov	r0, r3
 800880a:	3728      	adds	r7, #40	@ 0x28
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008810:	b580      	push	{r7, lr}
 8008812:	b08c      	sub	sp, #48	@ 0x30
 8008814:	af04      	add	r7, sp, #16
 8008816:	60f8      	str	r0, [r7, #12]
 8008818:	60b9      	str	r1, [r7, #8]
 800881a:	603b      	str	r3, [r7, #0]
 800881c:	4613      	mov	r3, r2
 800881e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008820:	88fb      	ldrh	r3, [r7, #6]
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	4618      	mov	r0, r3
 8008826:	f001 fc49 	bl	800a0bc <pvPortMalloc>
 800882a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d00e      	beq.n	8008850 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008832:	205c      	movs	r0, #92	@ 0x5c
 8008834:	f001 fc42 	bl	800a0bc <pvPortMalloc>
 8008838:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800883a:	69fb      	ldr	r3, [r7, #28]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d003      	beq.n	8008848 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008840:	69fb      	ldr	r3, [r7, #28]
 8008842:	697a      	ldr	r2, [r7, #20]
 8008844:	631a      	str	r2, [r3, #48]	@ 0x30
 8008846:	e005      	b.n	8008854 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008848:	6978      	ldr	r0, [r7, #20]
 800884a:	f001 fd05 	bl	800a258 <vPortFree>
 800884e:	e001      	b.n	8008854 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008850:	2300      	movs	r3, #0
 8008852:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d017      	beq.n	800888a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800885a:	69fb      	ldr	r3, [r7, #28]
 800885c:	2200      	movs	r2, #0
 800885e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008862:	88fa      	ldrh	r2, [r7, #6]
 8008864:	2300      	movs	r3, #0
 8008866:	9303      	str	r3, [sp, #12]
 8008868:	69fb      	ldr	r3, [r7, #28]
 800886a:	9302      	str	r3, [sp, #8]
 800886c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800886e:	9301      	str	r3, [sp, #4]
 8008870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008872:	9300      	str	r3, [sp, #0]
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	68b9      	ldr	r1, [r7, #8]
 8008878:	68f8      	ldr	r0, [r7, #12]
 800887a:	f000 f80e 	bl	800889a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800887e:	69f8      	ldr	r0, [r7, #28]
 8008880:	f000 f89c 	bl	80089bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008884:	2301      	movs	r3, #1
 8008886:	61bb      	str	r3, [r7, #24]
 8008888:	e002      	b.n	8008890 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800888a:	f04f 33ff 	mov.w	r3, #4294967295
 800888e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008890:	69bb      	ldr	r3, [r7, #24]
	}
 8008892:	4618      	mov	r0, r3
 8008894:	3720      	adds	r7, #32
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800889a:	b580      	push	{r7, lr}
 800889c:	b088      	sub	sp, #32
 800889e:	af00      	add	r7, sp, #0
 80088a0:	60f8      	str	r0, [r7, #12]
 80088a2:	60b9      	str	r1, [r7, #8]
 80088a4:	607a      	str	r2, [r7, #4]
 80088a6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80088a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088aa:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	009b      	lsls	r3, r3, #2
 80088b0:	461a      	mov	r2, r3
 80088b2:	21a5      	movs	r1, #165	@ 0xa5
 80088b4:	f002 fb6d 	bl	800af92 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80088b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80088c2:	3b01      	subs	r3, #1
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	4413      	add	r3, r2
 80088c8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80088ca:	69bb      	ldr	r3, [r7, #24]
 80088cc:	f023 0307 	bic.w	r3, r3, #7
 80088d0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	f003 0307 	and.w	r3, r3, #7
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d00b      	beq.n	80088f4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80088dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e0:	f383 8811 	msr	BASEPRI, r3
 80088e4:	f3bf 8f6f 	isb	sy
 80088e8:	f3bf 8f4f 	dsb	sy
 80088ec:	617b      	str	r3, [r7, #20]
}
 80088ee:	bf00      	nop
 80088f0:	bf00      	nop
 80088f2:	e7fd      	b.n	80088f0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d01f      	beq.n	800893a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088fa:	2300      	movs	r3, #0
 80088fc:	61fb      	str	r3, [r7, #28]
 80088fe:	e012      	b.n	8008926 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	4413      	add	r3, r2
 8008906:	7819      	ldrb	r1, [r3, #0]
 8008908:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800890a:	69fb      	ldr	r3, [r7, #28]
 800890c:	4413      	add	r3, r2
 800890e:	3334      	adds	r3, #52	@ 0x34
 8008910:	460a      	mov	r2, r1
 8008912:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008914:	68ba      	ldr	r2, [r7, #8]
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	4413      	add	r3, r2
 800891a:	781b      	ldrb	r3, [r3, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d006      	beq.n	800892e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008920:	69fb      	ldr	r3, [r7, #28]
 8008922:	3301      	adds	r3, #1
 8008924:	61fb      	str	r3, [r7, #28]
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	2b0f      	cmp	r3, #15
 800892a:	d9e9      	bls.n	8008900 <prvInitialiseNewTask+0x66>
 800892c:	e000      	b.n	8008930 <prvInitialiseNewTask+0x96>
			{
				break;
 800892e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008932:	2200      	movs	r2, #0
 8008934:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008938:	e003      	b.n	8008942 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800893a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800893c:	2200      	movs	r2, #0
 800893e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008944:	2b37      	cmp	r3, #55	@ 0x37
 8008946:	d901      	bls.n	800894c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008948:	2337      	movs	r3, #55	@ 0x37
 800894a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800894c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008950:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008954:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008956:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895a:	2200      	movs	r2, #0
 800895c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800895e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008960:	3304      	adds	r3, #4
 8008962:	4618      	mov	r0, r3
 8008964:	f7ff f822 	bl	80079ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896a:	3318      	adds	r3, #24
 800896c:	4618      	mov	r0, r3
 800896e:	f7ff f81d 	bl	80079ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008976:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800897e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008980:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008984:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008986:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898a:	2200      	movs	r2, #0
 800898c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800898e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008990:	2200      	movs	r2, #0
 8008992:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008996:	683a      	ldr	r2, [r7, #0]
 8008998:	68f9      	ldr	r1, [r7, #12]
 800899a:	69b8      	ldr	r0, [r7, #24]
 800899c:	f001 f93e 	bl	8009c1c <pxPortInitialiseStack>
 80089a0:	4602      	mov	r2, r0
 80089a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80089a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d002      	beq.n	80089b2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80089ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089b2:	bf00      	nop
 80089b4:	3720      	adds	r7, #32
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
	...

080089bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80089c4:	f001 fa58 	bl	8009e78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80089c8:	4b2d      	ldr	r3, [pc, #180]	@ (8008a80 <prvAddNewTaskToReadyList+0xc4>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	3301      	adds	r3, #1
 80089ce:	4a2c      	ldr	r2, [pc, #176]	@ (8008a80 <prvAddNewTaskToReadyList+0xc4>)
 80089d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80089d2:	4b2c      	ldr	r3, [pc, #176]	@ (8008a84 <prvAddNewTaskToReadyList+0xc8>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d109      	bne.n	80089ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80089da:	4a2a      	ldr	r2, [pc, #168]	@ (8008a84 <prvAddNewTaskToReadyList+0xc8>)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80089e0:	4b27      	ldr	r3, [pc, #156]	@ (8008a80 <prvAddNewTaskToReadyList+0xc4>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d110      	bne.n	8008a0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80089e8:	f000 fc1e 	bl	8009228 <prvInitialiseTaskLists>
 80089ec:	e00d      	b.n	8008a0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80089ee:	4b26      	ldr	r3, [pc, #152]	@ (8008a88 <prvAddNewTaskToReadyList+0xcc>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d109      	bne.n	8008a0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80089f6:	4b23      	ldr	r3, [pc, #140]	@ (8008a84 <prvAddNewTaskToReadyList+0xc8>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d802      	bhi.n	8008a0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008a04:	4a1f      	ldr	r2, [pc, #124]	@ (8008a84 <prvAddNewTaskToReadyList+0xc8>)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008a0a:	4b20      	ldr	r3, [pc, #128]	@ (8008a8c <prvAddNewTaskToReadyList+0xd0>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	3301      	adds	r3, #1
 8008a10:	4a1e      	ldr	r2, [pc, #120]	@ (8008a8c <prvAddNewTaskToReadyList+0xd0>)
 8008a12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008a14:	4b1d      	ldr	r3, [pc, #116]	@ (8008a8c <prvAddNewTaskToReadyList+0xd0>)
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a20:	4b1b      	ldr	r3, [pc, #108]	@ (8008a90 <prvAddNewTaskToReadyList+0xd4>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	429a      	cmp	r2, r3
 8008a26:	d903      	bls.n	8008a30 <prvAddNewTaskToReadyList+0x74>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a2c:	4a18      	ldr	r2, [pc, #96]	@ (8008a90 <prvAddNewTaskToReadyList+0xd4>)
 8008a2e:	6013      	str	r3, [r2, #0]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a34:	4613      	mov	r3, r2
 8008a36:	009b      	lsls	r3, r3, #2
 8008a38:	4413      	add	r3, r2
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	4a15      	ldr	r2, [pc, #84]	@ (8008a94 <prvAddNewTaskToReadyList+0xd8>)
 8008a3e:	441a      	add	r2, r3
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	3304      	adds	r3, #4
 8008a44:	4619      	mov	r1, r3
 8008a46:	4610      	mov	r0, r2
 8008a48:	f7fe ffbd 	bl	80079c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008a4c:	f001 fa46 	bl	8009edc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008a50:	4b0d      	ldr	r3, [pc, #52]	@ (8008a88 <prvAddNewTaskToReadyList+0xcc>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00e      	beq.n	8008a76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a58:	4b0a      	ldr	r3, [pc, #40]	@ (8008a84 <prvAddNewTaskToReadyList+0xc8>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a62:	429a      	cmp	r2, r3
 8008a64:	d207      	bcs.n	8008a76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a66:	4b0c      	ldr	r3, [pc, #48]	@ (8008a98 <prvAddNewTaskToReadyList+0xdc>)
 8008a68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a6c:	601a      	str	r2, [r3, #0]
 8008a6e:	f3bf 8f4f 	dsb	sy
 8008a72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a76:	bf00      	nop
 8008a78:	3708      	adds	r7, #8
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	20001408 	.word	0x20001408
 8008a84:	20000f34 	.word	0x20000f34
 8008a88:	20001414 	.word	0x20001414
 8008a8c:	20001424 	.word	0x20001424
 8008a90:	20001410 	.word	0x20001410
 8008a94:	20000f38 	.word	0x20000f38
 8008a98:	e000ed04 	.word	0xe000ed04

08008a9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d018      	beq.n	8008ae0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008aae:	4b14      	ldr	r3, [pc, #80]	@ (8008b00 <vTaskDelay+0x64>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00b      	beq.n	8008ace <vTaskDelay+0x32>
	__asm volatile
 8008ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aba:	f383 8811 	msr	BASEPRI, r3
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	f3bf 8f4f 	dsb	sy
 8008ac6:	60bb      	str	r3, [r7, #8]
}
 8008ac8:	bf00      	nop
 8008aca:	bf00      	nop
 8008acc:	e7fd      	b.n	8008aca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008ace:	f000 f883 	bl	8008bd8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008ad2:	2100      	movs	r1, #0
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 fcf3 	bl	80094c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008ada:	f000 f88b 	bl	8008bf4 <xTaskResumeAll>
 8008ade:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d107      	bne.n	8008af6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008ae6:	4b07      	ldr	r3, [pc, #28]	@ (8008b04 <vTaskDelay+0x68>)
 8008ae8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aec:	601a      	str	r2, [r3, #0]
 8008aee:	f3bf 8f4f 	dsb	sy
 8008af2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008af6:	bf00      	nop
 8008af8:	3710      	adds	r7, #16
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}
 8008afe:	bf00      	nop
 8008b00:	20001430 	.word	0x20001430
 8008b04:	e000ed04 	.word	0xe000ed04

08008b08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b08a      	sub	sp, #40	@ 0x28
 8008b0c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008b12:	2300      	movs	r3, #0
 8008b14:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008b16:	463a      	mov	r2, r7
 8008b18:	1d39      	adds	r1, r7, #4
 8008b1a:	f107 0308 	add.w	r3, r7, #8
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f7fe fef0 	bl	8007904 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008b24:	6839      	ldr	r1, [r7, #0]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	68ba      	ldr	r2, [r7, #8]
 8008b2a:	9202      	str	r2, [sp, #8]
 8008b2c:	9301      	str	r3, [sp, #4]
 8008b2e:	2300      	movs	r3, #0
 8008b30:	9300      	str	r3, [sp, #0]
 8008b32:	2300      	movs	r3, #0
 8008b34:	460a      	mov	r2, r1
 8008b36:	4922      	ldr	r1, [pc, #136]	@ (8008bc0 <vTaskStartScheduler+0xb8>)
 8008b38:	4822      	ldr	r0, [pc, #136]	@ (8008bc4 <vTaskStartScheduler+0xbc>)
 8008b3a:	f7ff fe09 	bl	8008750 <xTaskCreateStatic>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	4a21      	ldr	r2, [pc, #132]	@ (8008bc8 <vTaskStartScheduler+0xc0>)
 8008b42:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008b44:	4b20      	ldr	r3, [pc, #128]	@ (8008bc8 <vTaskStartScheduler+0xc0>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d002      	beq.n	8008b52 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	617b      	str	r3, [r7, #20]
 8008b50:	e001      	b.n	8008b56 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008b52:	2300      	movs	r3, #0
 8008b54:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d102      	bne.n	8008b62 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008b5c:	f000 fd04 	bl	8009568 <xTimerCreateTimerTask>
 8008b60:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	d116      	bne.n	8008b96 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6c:	f383 8811 	msr	BASEPRI, r3
 8008b70:	f3bf 8f6f 	isb	sy
 8008b74:	f3bf 8f4f 	dsb	sy
 8008b78:	613b      	str	r3, [r7, #16]
}
 8008b7a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008b7c:	4b13      	ldr	r3, [pc, #76]	@ (8008bcc <vTaskStartScheduler+0xc4>)
 8008b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b82:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008b84:	4b12      	ldr	r3, [pc, #72]	@ (8008bd0 <vTaskStartScheduler+0xc8>)
 8008b86:	2201      	movs	r2, #1
 8008b88:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008b8a:	4b12      	ldr	r3, [pc, #72]	@ (8008bd4 <vTaskStartScheduler+0xcc>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008b90:	f001 f8ce 	bl	8009d30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008b94:	e00f      	b.n	8008bb6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b9c:	d10b      	bne.n	8008bb6 <vTaskStartScheduler+0xae>
	__asm volatile
 8008b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba2:	f383 8811 	msr	BASEPRI, r3
 8008ba6:	f3bf 8f6f 	isb	sy
 8008baa:	f3bf 8f4f 	dsb	sy
 8008bae:	60fb      	str	r3, [r7, #12]
}
 8008bb0:	bf00      	nop
 8008bb2:	bf00      	nop
 8008bb4:	e7fd      	b.n	8008bb2 <vTaskStartScheduler+0xaa>
}
 8008bb6:	bf00      	nop
 8008bb8:	3718      	adds	r7, #24
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	0800d204 	.word	0x0800d204
 8008bc4:	080091f9 	.word	0x080091f9
 8008bc8:	2000142c 	.word	0x2000142c
 8008bcc:	20001428 	.word	0x20001428
 8008bd0:	20001414 	.word	0x20001414
 8008bd4:	2000140c 	.word	0x2000140c

08008bd8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008bd8:	b480      	push	{r7}
 8008bda:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008bdc:	4b04      	ldr	r3, [pc, #16]	@ (8008bf0 <vTaskSuspendAll+0x18>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	3301      	adds	r3, #1
 8008be2:	4a03      	ldr	r2, [pc, #12]	@ (8008bf0 <vTaskSuspendAll+0x18>)
 8008be4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008be6:	bf00      	nop
 8008be8:	46bd      	mov	sp, r7
 8008bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bee:	4770      	bx	lr
 8008bf0:	20001430 	.word	0x20001430

08008bf4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008c02:	4b42      	ldr	r3, [pc, #264]	@ (8008d0c <xTaskResumeAll+0x118>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d10b      	bne.n	8008c22 <xTaskResumeAll+0x2e>
	__asm volatile
 8008c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c0e:	f383 8811 	msr	BASEPRI, r3
 8008c12:	f3bf 8f6f 	isb	sy
 8008c16:	f3bf 8f4f 	dsb	sy
 8008c1a:	603b      	str	r3, [r7, #0]
}
 8008c1c:	bf00      	nop
 8008c1e:	bf00      	nop
 8008c20:	e7fd      	b.n	8008c1e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008c22:	f001 f929 	bl	8009e78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008c26:	4b39      	ldr	r3, [pc, #228]	@ (8008d0c <xTaskResumeAll+0x118>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	4a37      	ldr	r2, [pc, #220]	@ (8008d0c <xTaskResumeAll+0x118>)
 8008c2e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c30:	4b36      	ldr	r3, [pc, #216]	@ (8008d0c <xTaskResumeAll+0x118>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d162      	bne.n	8008cfe <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c38:	4b35      	ldr	r3, [pc, #212]	@ (8008d10 <xTaskResumeAll+0x11c>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d05e      	beq.n	8008cfe <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c40:	e02f      	b.n	8008ca2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c42:	4b34      	ldr	r3, [pc, #208]	@ (8008d14 <xTaskResumeAll+0x120>)
 8008c44:	68db      	ldr	r3, [r3, #12]
 8008c46:	68db      	ldr	r3, [r3, #12]
 8008c48:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	3318      	adds	r3, #24
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f7fe ff16 	bl	8007a80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	3304      	adds	r3, #4
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f7fe ff11 	bl	8007a80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c62:	4b2d      	ldr	r3, [pc, #180]	@ (8008d18 <xTaskResumeAll+0x124>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d903      	bls.n	8008c72 <xTaskResumeAll+0x7e>
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c6e:	4a2a      	ldr	r2, [pc, #168]	@ (8008d18 <xTaskResumeAll+0x124>)
 8008c70:	6013      	str	r3, [r2, #0]
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c76:	4613      	mov	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	4413      	add	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4a27      	ldr	r2, [pc, #156]	@ (8008d1c <xTaskResumeAll+0x128>)
 8008c80:	441a      	add	r2, r3
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	3304      	adds	r3, #4
 8008c86:	4619      	mov	r1, r3
 8008c88:	4610      	mov	r0, r2
 8008c8a:	f7fe fe9c 	bl	80079c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c92:	4b23      	ldr	r3, [pc, #140]	@ (8008d20 <xTaskResumeAll+0x12c>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c98:	429a      	cmp	r2, r3
 8008c9a:	d302      	bcc.n	8008ca2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008c9c:	4b21      	ldr	r3, [pc, #132]	@ (8008d24 <xTaskResumeAll+0x130>)
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8008d14 <xTaskResumeAll+0x120>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d1cb      	bne.n	8008c42 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d001      	beq.n	8008cb4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008cb0:	f000 fb58 	bl	8009364 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008cb4:	4b1c      	ldr	r3, [pc, #112]	@ (8008d28 <xTaskResumeAll+0x134>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d010      	beq.n	8008ce2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008cc0:	f000 f846 	bl	8008d50 <xTaskIncrementTick>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d002      	beq.n	8008cd0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008cca:	4b16      	ldr	r3, [pc, #88]	@ (8008d24 <xTaskResumeAll+0x130>)
 8008ccc:	2201      	movs	r2, #1
 8008cce:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d1f1      	bne.n	8008cc0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008cdc:	4b12      	ldr	r3, [pc, #72]	@ (8008d28 <xTaskResumeAll+0x134>)
 8008cde:	2200      	movs	r2, #0
 8008ce0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008ce2:	4b10      	ldr	r3, [pc, #64]	@ (8008d24 <xTaskResumeAll+0x130>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d009      	beq.n	8008cfe <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008cea:	2301      	movs	r3, #1
 8008cec:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008cee:	4b0f      	ldr	r3, [pc, #60]	@ (8008d2c <xTaskResumeAll+0x138>)
 8008cf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cf4:	601a      	str	r2, [r3, #0]
 8008cf6:	f3bf 8f4f 	dsb	sy
 8008cfa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008cfe:	f001 f8ed 	bl	8009edc <vPortExitCritical>

	return xAlreadyYielded;
 8008d02:	68bb      	ldr	r3, [r7, #8]
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3710      	adds	r7, #16
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}
 8008d0c:	20001430 	.word	0x20001430
 8008d10:	20001408 	.word	0x20001408
 8008d14:	200013c8 	.word	0x200013c8
 8008d18:	20001410 	.word	0x20001410
 8008d1c:	20000f38 	.word	0x20000f38
 8008d20:	20000f34 	.word	0x20000f34
 8008d24:	2000141c 	.word	0x2000141c
 8008d28:	20001418 	.word	0x20001418
 8008d2c:	e000ed04 	.word	0xe000ed04

08008d30 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008d36:	4b05      	ldr	r3, [pc, #20]	@ (8008d4c <xTaskGetTickCount+0x1c>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008d3c:	687b      	ldr	r3, [r7, #4]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	370c      	adds	r7, #12
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	2000140c 	.word	0x2000140c

08008d50 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b086      	sub	sp, #24
 8008d54:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008d56:	2300      	movs	r3, #0
 8008d58:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d5a:	4b4f      	ldr	r3, [pc, #316]	@ (8008e98 <xTaskIncrementTick+0x148>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f040 8090 	bne.w	8008e84 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008d64:	4b4d      	ldr	r3, [pc, #308]	@ (8008e9c <xTaskIncrementTick+0x14c>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	3301      	adds	r3, #1
 8008d6a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008d6c:	4a4b      	ldr	r2, [pc, #300]	@ (8008e9c <xTaskIncrementTick+0x14c>)
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d121      	bne.n	8008dbc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008d78:	4b49      	ldr	r3, [pc, #292]	@ (8008ea0 <xTaskIncrementTick+0x150>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00b      	beq.n	8008d9a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d86:	f383 8811 	msr	BASEPRI, r3
 8008d8a:	f3bf 8f6f 	isb	sy
 8008d8e:	f3bf 8f4f 	dsb	sy
 8008d92:	603b      	str	r3, [r7, #0]
}
 8008d94:	bf00      	nop
 8008d96:	bf00      	nop
 8008d98:	e7fd      	b.n	8008d96 <xTaskIncrementTick+0x46>
 8008d9a:	4b41      	ldr	r3, [pc, #260]	@ (8008ea0 <xTaskIncrementTick+0x150>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	60fb      	str	r3, [r7, #12]
 8008da0:	4b40      	ldr	r3, [pc, #256]	@ (8008ea4 <xTaskIncrementTick+0x154>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a3e      	ldr	r2, [pc, #248]	@ (8008ea0 <xTaskIncrementTick+0x150>)
 8008da6:	6013      	str	r3, [r2, #0]
 8008da8:	4a3e      	ldr	r2, [pc, #248]	@ (8008ea4 <xTaskIncrementTick+0x154>)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6013      	str	r3, [r2, #0]
 8008dae:	4b3e      	ldr	r3, [pc, #248]	@ (8008ea8 <xTaskIncrementTick+0x158>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	3301      	adds	r3, #1
 8008db4:	4a3c      	ldr	r2, [pc, #240]	@ (8008ea8 <xTaskIncrementTick+0x158>)
 8008db6:	6013      	str	r3, [r2, #0]
 8008db8:	f000 fad4 	bl	8009364 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008dbc:	4b3b      	ldr	r3, [pc, #236]	@ (8008eac <xTaskIncrementTick+0x15c>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	693a      	ldr	r2, [r7, #16]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d349      	bcc.n	8008e5a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008dc6:	4b36      	ldr	r3, [pc, #216]	@ (8008ea0 <xTaskIncrementTick+0x150>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d104      	bne.n	8008dda <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dd0:	4b36      	ldr	r3, [pc, #216]	@ (8008eac <xTaskIncrementTick+0x15c>)
 8008dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd6:	601a      	str	r2, [r3, #0]
					break;
 8008dd8:	e03f      	b.n	8008e5a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dda:	4b31      	ldr	r3, [pc, #196]	@ (8008ea0 <xTaskIncrementTick+0x150>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	68db      	ldr	r3, [r3, #12]
 8008de0:	68db      	ldr	r3, [r3, #12]
 8008de2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d203      	bcs.n	8008dfa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008df2:	4a2e      	ldr	r2, [pc, #184]	@ (8008eac <xTaskIncrementTick+0x15c>)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008df8:	e02f      	b.n	8008e5a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	3304      	adds	r3, #4
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7fe fe3e 	bl	8007a80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d004      	beq.n	8008e16 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	3318      	adds	r3, #24
 8008e10:	4618      	mov	r0, r3
 8008e12:	f7fe fe35 	bl	8007a80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e1a:	4b25      	ldr	r3, [pc, #148]	@ (8008eb0 <xTaskIncrementTick+0x160>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d903      	bls.n	8008e2a <xTaskIncrementTick+0xda>
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e26:	4a22      	ldr	r2, [pc, #136]	@ (8008eb0 <xTaskIncrementTick+0x160>)
 8008e28:	6013      	str	r3, [r2, #0]
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e2e:	4613      	mov	r3, r2
 8008e30:	009b      	lsls	r3, r3, #2
 8008e32:	4413      	add	r3, r2
 8008e34:	009b      	lsls	r3, r3, #2
 8008e36:	4a1f      	ldr	r2, [pc, #124]	@ (8008eb4 <xTaskIncrementTick+0x164>)
 8008e38:	441a      	add	r2, r3
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	3304      	adds	r3, #4
 8008e3e:	4619      	mov	r1, r3
 8008e40:	4610      	mov	r0, r2
 8008e42:	f7fe fdc0 	bl	80079c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8008eb8 <xTaskIncrementTick+0x168>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d3b8      	bcc.n	8008dc6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008e54:	2301      	movs	r3, #1
 8008e56:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e58:	e7b5      	b.n	8008dc6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008e5a:	4b17      	ldr	r3, [pc, #92]	@ (8008eb8 <xTaskIncrementTick+0x168>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e60:	4914      	ldr	r1, [pc, #80]	@ (8008eb4 <xTaskIncrementTick+0x164>)
 8008e62:	4613      	mov	r3, r2
 8008e64:	009b      	lsls	r3, r3, #2
 8008e66:	4413      	add	r3, r2
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	440b      	add	r3, r1
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d901      	bls.n	8008e76 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008e72:	2301      	movs	r3, #1
 8008e74:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008e76:	4b11      	ldr	r3, [pc, #68]	@ (8008ebc <xTaskIncrementTick+0x16c>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d007      	beq.n	8008e8e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	617b      	str	r3, [r7, #20]
 8008e82:	e004      	b.n	8008e8e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008e84:	4b0e      	ldr	r3, [pc, #56]	@ (8008ec0 <xTaskIncrementTick+0x170>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	3301      	adds	r3, #1
 8008e8a:	4a0d      	ldr	r2, [pc, #52]	@ (8008ec0 <xTaskIncrementTick+0x170>)
 8008e8c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008e8e:	697b      	ldr	r3, [r7, #20]
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3718      	adds	r7, #24
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}
 8008e98:	20001430 	.word	0x20001430
 8008e9c:	2000140c 	.word	0x2000140c
 8008ea0:	200013c0 	.word	0x200013c0
 8008ea4:	200013c4 	.word	0x200013c4
 8008ea8:	20001420 	.word	0x20001420
 8008eac:	20001428 	.word	0x20001428
 8008eb0:	20001410 	.word	0x20001410
 8008eb4:	20000f38 	.word	0x20000f38
 8008eb8:	20000f34 	.word	0x20000f34
 8008ebc:	2000141c 	.word	0x2000141c
 8008ec0:	20001418 	.word	0x20001418

08008ec4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008eca:	4b28      	ldr	r3, [pc, #160]	@ (8008f6c <vTaskSwitchContext+0xa8>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d003      	beq.n	8008eda <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008ed2:	4b27      	ldr	r3, [pc, #156]	@ (8008f70 <vTaskSwitchContext+0xac>)
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008ed8:	e042      	b.n	8008f60 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008eda:	4b25      	ldr	r3, [pc, #148]	@ (8008f70 <vTaskSwitchContext+0xac>)
 8008edc:	2200      	movs	r2, #0
 8008ede:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ee0:	4b24      	ldr	r3, [pc, #144]	@ (8008f74 <vTaskSwitchContext+0xb0>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	60fb      	str	r3, [r7, #12]
 8008ee6:	e011      	b.n	8008f0c <vTaskSwitchContext+0x48>
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d10b      	bne.n	8008f06 <vTaskSwitchContext+0x42>
	__asm volatile
 8008eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef2:	f383 8811 	msr	BASEPRI, r3
 8008ef6:	f3bf 8f6f 	isb	sy
 8008efa:	f3bf 8f4f 	dsb	sy
 8008efe:	607b      	str	r3, [r7, #4]
}
 8008f00:	bf00      	nop
 8008f02:	bf00      	nop
 8008f04:	e7fd      	b.n	8008f02 <vTaskSwitchContext+0x3e>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	60fb      	str	r3, [r7, #12]
 8008f0c:	491a      	ldr	r1, [pc, #104]	@ (8008f78 <vTaskSwitchContext+0xb4>)
 8008f0e:	68fa      	ldr	r2, [r7, #12]
 8008f10:	4613      	mov	r3, r2
 8008f12:	009b      	lsls	r3, r3, #2
 8008f14:	4413      	add	r3, r2
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	440b      	add	r3, r1
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d0e3      	beq.n	8008ee8 <vTaskSwitchContext+0x24>
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	4613      	mov	r3, r2
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	4413      	add	r3, r2
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	4a13      	ldr	r2, [pc, #76]	@ (8008f78 <vTaskSwitchContext+0xb4>)
 8008f2c:	4413      	add	r3, r2
 8008f2e:	60bb      	str	r3, [r7, #8]
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	685a      	ldr	r2, [r3, #4]
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	605a      	str	r2, [r3, #4]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	685a      	ldr	r2, [r3, #4]
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	3308      	adds	r3, #8
 8008f42:	429a      	cmp	r2, r3
 8008f44:	d104      	bne.n	8008f50 <vTaskSwitchContext+0x8c>
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	685a      	ldr	r2, [r3, #4]
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	605a      	str	r2, [r3, #4]
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	68db      	ldr	r3, [r3, #12]
 8008f56:	4a09      	ldr	r2, [pc, #36]	@ (8008f7c <vTaskSwitchContext+0xb8>)
 8008f58:	6013      	str	r3, [r2, #0]
 8008f5a:	4a06      	ldr	r2, [pc, #24]	@ (8008f74 <vTaskSwitchContext+0xb0>)
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	6013      	str	r3, [r2, #0]
}
 8008f60:	bf00      	nop
 8008f62:	3714      	adds	r7, #20
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr
 8008f6c:	20001430 	.word	0x20001430
 8008f70:	2000141c 	.word	0x2000141c
 8008f74:	20001410 	.word	0x20001410
 8008f78:	20000f38 	.word	0x20000f38
 8008f7c:	20000f34 	.word	0x20000f34

08008f80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d10b      	bne.n	8008fa8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	60fb      	str	r3, [r7, #12]
}
 8008fa2:	bf00      	nop
 8008fa4:	bf00      	nop
 8008fa6:	e7fd      	b.n	8008fa4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fa8:	4b07      	ldr	r3, [pc, #28]	@ (8008fc8 <vTaskPlaceOnEventList+0x48>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	3318      	adds	r3, #24
 8008fae:	4619      	mov	r1, r3
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f7fe fd2c 	bl	8007a0e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008fb6:	2101      	movs	r1, #1
 8008fb8:	6838      	ldr	r0, [r7, #0]
 8008fba:	f000 fa81 	bl	80094c0 <prvAddCurrentTaskToDelayedList>
}
 8008fbe:	bf00      	nop
 8008fc0:	3710      	adds	r7, #16
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	20000f34 	.word	0x20000f34

08008fcc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b086      	sub	sp, #24
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d10b      	bne.n	8008ff6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe2:	f383 8811 	msr	BASEPRI, r3
 8008fe6:	f3bf 8f6f 	isb	sy
 8008fea:	f3bf 8f4f 	dsb	sy
 8008fee:	617b      	str	r3, [r7, #20]
}
 8008ff0:	bf00      	nop
 8008ff2:	bf00      	nop
 8008ff4:	e7fd      	b.n	8008ff2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8009020 <vTaskPlaceOnEventListRestricted+0x54>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	3318      	adds	r3, #24
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f7fe fce1 	bl	80079c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d002      	beq.n	8009010 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800900a:	f04f 33ff 	mov.w	r3, #4294967295
 800900e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009010:	6879      	ldr	r1, [r7, #4]
 8009012:	68b8      	ldr	r0, [r7, #8]
 8009014:	f000 fa54 	bl	80094c0 <prvAddCurrentTaskToDelayedList>
	}
 8009018:	bf00      	nop
 800901a:	3718      	adds	r7, #24
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}
 8009020:	20000f34 	.word	0x20000f34

08009024 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b086      	sub	sp, #24
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	68db      	ldr	r3, [r3, #12]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d10b      	bne.n	8009052 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800903a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800903e:	f383 8811 	msr	BASEPRI, r3
 8009042:	f3bf 8f6f 	isb	sy
 8009046:	f3bf 8f4f 	dsb	sy
 800904a:	60fb      	str	r3, [r7, #12]
}
 800904c:	bf00      	nop
 800904e:	bf00      	nop
 8009050:	e7fd      	b.n	800904e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	3318      	adds	r3, #24
 8009056:	4618      	mov	r0, r3
 8009058:	f7fe fd12 	bl	8007a80 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800905c:	4b1d      	ldr	r3, [pc, #116]	@ (80090d4 <xTaskRemoveFromEventList+0xb0>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d11d      	bne.n	80090a0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	3304      	adds	r3, #4
 8009068:	4618      	mov	r0, r3
 800906a:	f7fe fd09 	bl	8007a80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009072:	4b19      	ldr	r3, [pc, #100]	@ (80090d8 <xTaskRemoveFromEventList+0xb4>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	429a      	cmp	r2, r3
 8009078:	d903      	bls.n	8009082 <xTaskRemoveFromEventList+0x5e>
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800907e:	4a16      	ldr	r2, [pc, #88]	@ (80090d8 <xTaskRemoveFromEventList+0xb4>)
 8009080:	6013      	str	r3, [r2, #0]
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009086:	4613      	mov	r3, r2
 8009088:	009b      	lsls	r3, r3, #2
 800908a:	4413      	add	r3, r2
 800908c:	009b      	lsls	r3, r3, #2
 800908e:	4a13      	ldr	r2, [pc, #76]	@ (80090dc <xTaskRemoveFromEventList+0xb8>)
 8009090:	441a      	add	r2, r3
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	3304      	adds	r3, #4
 8009096:	4619      	mov	r1, r3
 8009098:	4610      	mov	r0, r2
 800909a:	f7fe fc94 	bl	80079c6 <vListInsertEnd>
 800909e:	e005      	b.n	80090ac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80090a0:	693b      	ldr	r3, [r7, #16]
 80090a2:	3318      	adds	r3, #24
 80090a4:	4619      	mov	r1, r3
 80090a6:	480e      	ldr	r0, [pc, #56]	@ (80090e0 <xTaskRemoveFromEventList+0xbc>)
 80090a8:	f7fe fc8d 	bl	80079c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090b0:	4b0c      	ldr	r3, [pc, #48]	@ (80090e4 <xTaskRemoveFromEventList+0xc0>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d905      	bls.n	80090c6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80090ba:	2301      	movs	r3, #1
 80090bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80090be:	4b0a      	ldr	r3, [pc, #40]	@ (80090e8 <xTaskRemoveFromEventList+0xc4>)
 80090c0:	2201      	movs	r2, #1
 80090c2:	601a      	str	r2, [r3, #0]
 80090c4:	e001      	b.n	80090ca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80090c6:	2300      	movs	r3, #0
 80090c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80090ca:	697b      	ldr	r3, [r7, #20]
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3718      	adds	r7, #24
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}
 80090d4:	20001430 	.word	0x20001430
 80090d8:	20001410 	.word	0x20001410
 80090dc:	20000f38 	.word	0x20000f38
 80090e0:	200013c8 	.word	0x200013c8
 80090e4:	20000f34 	.word	0x20000f34
 80090e8:	2000141c 	.word	0x2000141c

080090ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80090ec:	b480      	push	{r7}
 80090ee:	b083      	sub	sp, #12
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80090f4:	4b06      	ldr	r3, [pc, #24]	@ (8009110 <vTaskInternalSetTimeOutState+0x24>)
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80090fc:	4b05      	ldr	r3, [pc, #20]	@ (8009114 <vTaskInternalSetTimeOutState+0x28>)
 80090fe:	681a      	ldr	r2, [r3, #0]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	605a      	str	r2, [r3, #4]
}
 8009104:	bf00      	nop
 8009106:	370c      	adds	r7, #12
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr
 8009110:	20001420 	.word	0x20001420
 8009114:	2000140c 	.word	0x2000140c

08009118 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b088      	sub	sp, #32
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d10b      	bne.n	8009140 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800912c:	f383 8811 	msr	BASEPRI, r3
 8009130:	f3bf 8f6f 	isb	sy
 8009134:	f3bf 8f4f 	dsb	sy
 8009138:	613b      	str	r3, [r7, #16]
}
 800913a:	bf00      	nop
 800913c:	bf00      	nop
 800913e:	e7fd      	b.n	800913c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d10b      	bne.n	800915e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800914a:	f383 8811 	msr	BASEPRI, r3
 800914e:	f3bf 8f6f 	isb	sy
 8009152:	f3bf 8f4f 	dsb	sy
 8009156:	60fb      	str	r3, [r7, #12]
}
 8009158:	bf00      	nop
 800915a:	bf00      	nop
 800915c:	e7fd      	b.n	800915a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800915e:	f000 fe8b 	bl	8009e78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009162:	4b1d      	ldr	r3, [pc, #116]	@ (80091d8 <xTaskCheckForTimeOut+0xc0>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	69ba      	ldr	r2, [r7, #24]
 800916e:	1ad3      	subs	r3, r2, r3
 8009170:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800917a:	d102      	bne.n	8009182 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800917c:	2300      	movs	r3, #0
 800917e:	61fb      	str	r3, [r7, #28]
 8009180:	e023      	b.n	80091ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681a      	ldr	r2, [r3, #0]
 8009186:	4b15      	ldr	r3, [pc, #84]	@ (80091dc <xTaskCheckForTimeOut+0xc4>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	429a      	cmp	r2, r3
 800918c:	d007      	beq.n	800919e <xTaskCheckForTimeOut+0x86>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	69ba      	ldr	r2, [r7, #24]
 8009194:	429a      	cmp	r2, r3
 8009196:	d302      	bcc.n	800919e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009198:	2301      	movs	r3, #1
 800919a:	61fb      	str	r3, [r7, #28]
 800919c:	e015      	b.n	80091ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	697a      	ldr	r2, [r7, #20]
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d20b      	bcs.n	80091c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	1ad2      	subs	r2, r2, r3
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f7ff ff99 	bl	80090ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80091ba:	2300      	movs	r3, #0
 80091bc:	61fb      	str	r3, [r7, #28]
 80091be:	e004      	b.n	80091ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	2200      	movs	r2, #0
 80091c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80091c6:	2301      	movs	r3, #1
 80091c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80091ca:	f000 fe87 	bl	8009edc <vPortExitCritical>

	return xReturn;
 80091ce:	69fb      	ldr	r3, [r7, #28]
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3720      	adds	r7, #32
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}
 80091d8:	2000140c 	.word	0x2000140c
 80091dc:	20001420 	.word	0x20001420

080091e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80091e0:	b480      	push	{r7}
 80091e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80091e4:	4b03      	ldr	r3, [pc, #12]	@ (80091f4 <vTaskMissedYield+0x14>)
 80091e6:	2201      	movs	r2, #1
 80091e8:	601a      	str	r2, [r3, #0]
}
 80091ea:	bf00      	nop
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr
 80091f4:	2000141c 	.word	0x2000141c

080091f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b082      	sub	sp, #8
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009200:	f000 f852 	bl	80092a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009204:	4b06      	ldr	r3, [pc, #24]	@ (8009220 <prvIdleTask+0x28>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	2b01      	cmp	r3, #1
 800920a:	d9f9      	bls.n	8009200 <prvIdleTask+0x8>
			{
				taskYIELD();
 800920c:	4b05      	ldr	r3, [pc, #20]	@ (8009224 <prvIdleTask+0x2c>)
 800920e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009212:	601a      	str	r2, [r3, #0]
 8009214:	f3bf 8f4f 	dsb	sy
 8009218:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800921c:	e7f0      	b.n	8009200 <prvIdleTask+0x8>
 800921e:	bf00      	nop
 8009220:	20000f38 	.word	0x20000f38
 8009224:	e000ed04 	.word	0xe000ed04

08009228 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800922e:	2300      	movs	r3, #0
 8009230:	607b      	str	r3, [r7, #4]
 8009232:	e00c      	b.n	800924e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009234:	687a      	ldr	r2, [r7, #4]
 8009236:	4613      	mov	r3, r2
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	4413      	add	r3, r2
 800923c:	009b      	lsls	r3, r3, #2
 800923e:	4a12      	ldr	r2, [pc, #72]	@ (8009288 <prvInitialiseTaskLists+0x60>)
 8009240:	4413      	add	r3, r2
 8009242:	4618      	mov	r0, r3
 8009244:	f7fe fb92 	bl	800796c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	3301      	adds	r3, #1
 800924c:	607b      	str	r3, [r7, #4]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2b37      	cmp	r3, #55	@ 0x37
 8009252:	d9ef      	bls.n	8009234 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009254:	480d      	ldr	r0, [pc, #52]	@ (800928c <prvInitialiseTaskLists+0x64>)
 8009256:	f7fe fb89 	bl	800796c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800925a:	480d      	ldr	r0, [pc, #52]	@ (8009290 <prvInitialiseTaskLists+0x68>)
 800925c:	f7fe fb86 	bl	800796c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009260:	480c      	ldr	r0, [pc, #48]	@ (8009294 <prvInitialiseTaskLists+0x6c>)
 8009262:	f7fe fb83 	bl	800796c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009266:	480c      	ldr	r0, [pc, #48]	@ (8009298 <prvInitialiseTaskLists+0x70>)
 8009268:	f7fe fb80 	bl	800796c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800926c:	480b      	ldr	r0, [pc, #44]	@ (800929c <prvInitialiseTaskLists+0x74>)
 800926e:	f7fe fb7d 	bl	800796c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009272:	4b0b      	ldr	r3, [pc, #44]	@ (80092a0 <prvInitialiseTaskLists+0x78>)
 8009274:	4a05      	ldr	r2, [pc, #20]	@ (800928c <prvInitialiseTaskLists+0x64>)
 8009276:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009278:	4b0a      	ldr	r3, [pc, #40]	@ (80092a4 <prvInitialiseTaskLists+0x7c>)
 800927a:	4a05      	ldr	r2, [pc, #20]	@ (8009290 <prvInitialiseTaskLists+0x68>)
 800927c:	601a      	str	r2, [r3, #0]
}
 800927e:	bf00      	nop
 8009280:	3708      	adds	r7, #8
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	20000f38 	.word	0x20000f38
 800928c:	20001398 	.word	0x20001398
 8009290:	200013ac 	.word	0x200013ac
 8009294:	200013c8 	.word	0x200013c8
 8009298:	200013dc 	.word	0x200013dc
 800929c:	200013f4 	.word	0x200013f4
 80092a0:	200013c0 	.word	0x200013c0
 80092a4:	200013c4 	.word	0x200013c4

080092a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b082      	sub	sp, #8
 80092ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80092ae:	e019      	b.n	80092e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80092b0:	f000 fde2 	bl	8009e78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092b4:	4b10      	ldr	r3, [pc, #64]	@ (80092f8 <prvCheckTasksWaitingTermination+0x50>)
 80092b6:	68db      	ldr	r3, [r3, #12]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	3304      	adds	r3, #4
 80092c0:	4618      	mov	r0, r3
 80092c2:	f7fe fbdd 	bl	8007a80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80092c6:	4b0d      	ldr	r3, [pc, #52]	@ (80092fc <prvCheckTasksWaitingTermination+0x54>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	3b01      	subs	r3, #1
 80092cc:	4a0b      	ldr	r2, [pc, #44]	@ (80092fc <prvCheckTasksWaitingTermination+0x54>)
 80092ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80092d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009300 <prvCheckTasksWaitingTermination+0x58>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	3b01      	subs	r3, #1
 80092d6:	4a0a      	ldr	r2, [pc, #40]	@ (8009300 <prvCheckTasksWaitingTermination+0x58>)
 80092d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80092da:	f000 fdff 	bl	8009edc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f810 	bl	8009304 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80092e4:	4b06      	ldr	r3, [pc, #24]	@ (8009300 <prvCheckTasksWaitingTermination+0x58>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d1e1      	bne.n	80092b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80092ec:	bf00      	nop
 80092ee:	bf00      	nop
 80092f0:	3708      	adds	r7, #8
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop
 80092f8:	200013dc 	.word	0x200013dc
 80092fc:	20001408 	.word	0x20001408
 8009300:	200013f0 	.word	0x200013f0

08009304 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009312:	2b00      	cmp	r3, #0
 8009314:	d108      	bne.n	8009328 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800931a:	4618      	mov	r0, r3
 800931c:	f000 ff9c 	bl	800a258 <vPortFree>
				vPortFree( pxTCB );
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 ff99 	bl	800a258 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009326:	e019      	b.n	800935c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800932e:	2b01      	cmp	r3, #1
 8009330:	d103      	bne.n	800933a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 ff90 	bl	800a258 <vPortFree>
	}
 8009338:	e010      	b.n	800935c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009340:	2b02      	cmp	r3, #2
 8009342:	d00b      	beq.n	800935c <prvDeleteTCB+0x58>
	__asm volatile
 8009344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009348:	f383 8811 	msr	BASEPRI, r3
 800934c:	f3bf 8f6f 	isb	sy
 8009350:	f3bf 8f4f 	dsb	sy
 8009354:	60fb      	str	r3, [r7, #12]
}
 8009356:	bf00      	nop
 8009358:	bf00      	nop
 800935a:	e7fd      	b.n	8009358 <prvDeleteTCB+0x54>
	}
 800935c:	bf00      	nop
 800935e:	3710      	adds	r7, #16
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}

08009364 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009364:	b480      	push	{r7}
 8009366:	b083      	sub	sp, #12
 8009368:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800936a:	4b0c      	ldr	r3, [pc, #48]	@ (800939c <prvResetNextTaskUnblockTime+0x38>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d104      	bne.n	800937e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009374:	4b0a      	ldr	r3, [pc, #40]	@ (80093a0 <prvResetNextTaskUnblockTime+0x3c>)
 8009376:	f04f 32ff 	mov.w	r2, #4294967295
 800937a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800937c:	e008      	b.n	8009390 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800937e:	4b07      	ldr	r3, [pc, #28]	@ (800939c <prvResetNextTaskUnblockTime+0x38>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	68db      	ldr	r3, [r3, #12]
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	4a04      	ldr	r2, [pc, #16]	@ (80093a0 <prvResetNextTaskUnblockTime+0x3c>)
 800938e:	6013      	str	r3, [r2, #0]
}
 8009390:	bf00      	nop
 8009392:	370c      	adds	r7, #12
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr
 800939c:	200013c0 	.word	0x200013c0
 80093a0:	20001428 	.word	0x20001428

080093a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80093a4:	b480      	push	{r7}
 80093a6:	b083      	sub	sp, #12
 80093a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80093aa:	4b0b      	ldr	r3, [pc, #44]	@ (80093d8 <xTaskGetSchedulerState+0x34>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d102      	bne.n	80093b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80093b2:	2301      	movs	r3, #1
 80093b4:	607b      	str	r3, [r7, #4]
 80093b6:	e008      	b.n	80093ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093b8:	4b08      	ldr	r3, [pc, #32]	@ (80093dc <xTaskGetSchedulerState+0x38>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d102      	bne.n	80093c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80093c0:	2302      	movs	r3, #2
 80093c2:	607b      	str	r3, [r7, #4]
 80093c4:	e001      	b.n	80093ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80093c6:	2300      	movs	r3, #0
 80093c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80093ca:	687b      	ldr	r3, [r7, #4]
	}
 80093cc:	4618      	mov	r0, r3
 80093ce:	370c      	adds	r7, #12
 80093d0:	46bd      	mov	sp, r7
 80093d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d6:	4770      	bx	lr
 80093d8:	20001414 	.word	0x20001414
 80093dc:	20001430 	.word	0x20001430

080093e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b086      	sub	sp, #24
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80093ec:	2300      	movs	r3, #0
 80093ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d058      	beq.n	80094a8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80093f6:	4b2f      	ldr	r3, [pc, #188]	@ (80094b4 <xTaskPriorityDisinherit+0xd4>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	693a      	ldr	r2, [r7, #16]
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d00b      	beq.n	8009418 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009404:	f383 8811 	msr	BASEPRI, r3
 8009408:	f3bf 8f6f 	isb	sy
 800940c:	f3bf 8f4f 	dsb	sy
 8009410:	60fb      	str	r3, [r7, #12]
}
 8009412:	bf00      	nop
 8009414:	bf00      	nop
 8009416:	e7fd      	b.n	8009414 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800941c:	2b00      	cmp	r3, #0
 800941e:	d10b      	bne.n	8009438 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009424:	f383 8811 	msr	BASEPRI, r3
 8009428:	f3bf 8f6f 	isb	sy
 800942c:	f3bf 8f4f 	dsb	sy
 8009430:	60bb      	str	r3, [r7, #8]
}
 8009432:	bf00      	nop
 8009434:	bf00      	nop
 8009436:	e7fd      	b.n	8009434 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800943c:	1e5a      	subs	r2, r3, #1
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800944a:	429a      	cmp	r2, r3
 800944c:	d02c      	beq.n	80094a8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009452:	2b00      	cmp	r3, #0
 8009454:	d128      	bne.n	80094a8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009456:	693b      	ldr	r3, [r7, #16]
 8009458:	3304      	adds	r3, #4
 800945a:	4618      	mov	r0, r3
 800945c:	f7fe fb10 	bl	8007a80 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800946c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009478:	4b0f      	ldr	r3, [pc, #60]	@ (80094b8 <xTaskPriorityDisinherit+0xd8>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	429a      	cmp	r2, r3
 800947e:	d903      	bls.n	8009488 <xTaskPriorityDisinherit+0xa8>
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009484:	4a0c      	ldr	r2, [pc, #48]	@ (80094b8 <xTaskPriorityDisinherit+0xd8>)
 8009486:	6013      	str	r3, [r2, #0]
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800948c:	4613      	mov	r3, r2
 800948e:	009b      	lsls	r3, r3, #2
 8009490:	4413      	add	r3, r2
 8009492:	009b      	lsls	r3, r3, #2
 8009494:	4a09      	ldr	r2, [pc, #36]	@ (80094bc <xTaskPriorityDisinherit+0xdc>)
 8009496:	441a      	add	r2, r3
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	3304      	adds	r3, #4
 800949c:	4619      	mov	r1, r3
 800949e:	4610      	mov	r0, r2
 80094a0:	f7fe fa91 	bl	80079c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80094a4:	2301      	movs	r3, #1
 80094a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80094a8:	697b      	ldr	r3, [r7, #20]
	}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3718      	adds	r7, #24
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	20000f34 	.word	0x20000f34
 80094b8:	20001410 	.word	0x20001410
 80094bc:	20000f38 	.word	0x20000f38

080094c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80094ca:	4b21      	ldr	r3, [pc, #132]	@ (8009550 <prvAddCurrentTaskToDelayedList+0x90>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094d0:	4b20      	ldr	r3, [pc, #128]	@ (8009554 <prvAddCurrentTaskToDelayedList+0x94>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	3304      	adds	r3, #4
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7fe fad2 	bl	8007a80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094e2:	d10a      	bne.n	80094fa <prvAddCurrentTaskToDelayedList+0x3a>
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d007      	beq.n	80094fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094ea:	4b1a      	ldr	r3, [pc, #104]	@ (8009554 <prvAddCurrentTaskToDelayedList+0x94>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	3304      	adds	r3, #4
 80094f0:	4619      	mov	r1, r3
 80094f2:	4819      	ldr	r0, [pc, #100]	@ (8009558 <prvAddCurrentTaskToDelayedList+0x98>)
 80094f4:	f7fe fa67 	bl	80079c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80094f8:	e026      	b.n	8009548 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80094fa:	68fa      	ldr	r2, [r7, #12]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	4413      	add	r3, r2
 8009500:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009502:	4b14      	ldr	r3, [pc, #80]	@ (8009554 <prvAddCurrentTaskToDelayedList+0x94>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68ba      	ldr	r2, [r7, #8]
 8009508:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800950a:	68ba      	ldr	r2, [r7, #8]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	429a      	cmp	r2, r3
 8009510:	d209      	bcs.n	8009526 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009512:	4b12      	ldr	r3, [pc, #72]	@ (800955c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009514:	681a      	ldr	r2, [r3, #0]
 8009516:	4b0f      	ldr	r3, [pc, #60]	@ (8009554 <prvAddCurrentTaskToDelayedList+0x94>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	3304      	adds	r3, #4
 800951c:	4619      	mov	r1, r3
 800951e:	4610      	mov	r0, r2
 8009520:	f7fe fa75 	bl	8007a0e <vListInsert>
}
 8009524:	e010      	b.n	8009548 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009526:	4b0e      	ldr	r3, [pc, #56]	@ (8009560 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009528:	681a      	ldr	r2, [r3, #0]
 800952a:	4b0a      	ldr	r3, [pc, #40]	@ (8009554 <prvAddCurrentTaskToDelayedList+0x94>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	3304      	adds	r3, #4
 8009530:	4619      	mov	r1, r3
 8009532:	4610      	mov	r0, r2
 8009534:	f7fe fa6b 	bl	8007a0e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009538:	4b0a      	ldr	r3, [pc, #40]	@ (8009564 <prvAddCurrentTaskToDelayedList+0xa4>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	429a      	cmp	r2, r3
 8009540:	d202      	bcs.n	8009548 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009542:	4a08      	ldr	r2, [pc, #32]	@ (8009564 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009544:	68bb      	ldr	r3, [r7, #8]
 8009546:	6013      	str	r3, [r2, #0]
}
 8009548:	bf00      	nop
 800954a:	3710      	adds	r7, #16
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}
 8009550:	2000140c 	.word	0x2000140c
 8009554:	20000f34 	.word	0x20000f34
 8009558:	200013f4 	.word	0x200013f4
 800955c:	200013c4 	.word	0x200013c4
 8009560:	200013c0 	.word	0x200013c0
 8009564:	20001428 	.word	0x20001428

08009568 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b08a      	sub	sp, #40	@ 0x28
 800956c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800956e:	2300      	movs	r3, #0
 8009570:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009572:	f000 fb13 	bl	8009b9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009576:	4b1d      	ldr	r3, [pc, #116]	@ (80095ec <xTimerCreateTimerTask+0x84>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d021      	beq.n	80095c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009582:	2300      	movs	r3, #0
 8009584:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009586:	1d3a      	adds	r2, r7, #4
 8009588:	f107 0108 	add.w	r1, r7, #8
 800958c:	f107 030c 	add.w	r3, r7, #12
 8009590:	4618      	mov	r0, r3
 8009592:	f7fe f9d1 	bl	8007938 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009596:	6879      	ldr	r1, [r7, #4]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	68fa      	ldr	r2, [r7, #12]
 800959c:	9202      	str	r2, [sp, #8]
 800959e:	9301      	str	r3, [sp, #4]
 80095a0:	2302      	movs	r3, #2
 80095a2:	9300      	str	r3, [sp, #0]
 80095a4:	2300      	movs	r3, #0
 80095a6:	460a      	mov	r2, r1
 80095a8:	4911      	ldr	r1, [pc, #68]	@ (80095f0 <xTimerCreateTimerTask+0x88>)
 80095aa:	4812      	ldr	r0, [pc, #72]	@ (80095f4 <xTimerCreateTimerTask+0x8c>)
 80095ac:	f7ff f8d0 	bl	8008750 <xTaskCreateStatic>
 80095b0:	4603      	mov	r3, r0
 80095b2:	4a11      	ldr	r2, [pc, #68]	@ (80095f8 <xTimerCreateTimerTask+0x90>)
 80095b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80095b6:	4b10      	ldr	r3, [pc, #64]	@ (80095f8 <xTimerCreateTimerTask+0x90>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d001      	beq.n	80095c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80095be:	2301      	movs	r3, #1
 80095c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d10b      	bne.n	80095e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80095c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095cc:	f383 8811 	msr	BASEPRI, r3
 80095d0:	f3bf 8f6f 	isb	sy
 80095d4:	f3bf 8f4f 	dsb	sy
 80095d8:	613b      	str	r3, [r7, #16]
}
 80095da:	bf00      	nop
 80095dc:	bf00      	nop
 80095de:	e7fd      	b.n	80095dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80095e0:	697b      	ldr	r3, [r7, #20]
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3718      	adds	r7, #24
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}
 80095ea:	bf00      	nop
 80095ec:	20001464 	.word	0x20001464
 80095f0:	0800d20c 	.word	0x0800d20c
 80095f4:	08009735 	.word	0x08009735
 80095f8:	20001468 	.word	0x20001468

080095fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b08a      	sub	sp, #40	@ 0x28
 8009600:	af00      	add	r7, sp, #0
 8009602:	60f8      	str	r0, [r7, #12]
 8009604:	60b9      	str	r1, [r7, #8]
 8009606:	607a      	str	r2, [r7, #4]
 8009608:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800960a:	2300      	movs	r3, #0
 800960c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d10b      	bne.n	800962c <xTimerGenericCommand+0x30>
	__asm volatile
 8009614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009618:	f383 8811 	msr	BASEPRI, r3
 800961c:	f3bf 8f6f 	isb	sy
 8009620:	f3bf 8f4f 	dsb	sy
 8009624:	623b      	str	r3, [r7, #32]
}
 8009626:	bf00      	nop
 8009628:	bf00      	nop
 800962a:	e7fd      	b.n	8009628 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800962c:	4b19      	ldr	r3, [pc, #100]	@ (8009694 <xTimerGenericCommand+0x98>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d02a      	beq.n	800968a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	2b05      	cmp	r3, #5
 8009644:	dc18      	bgt.n	8009678 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009646:	f7ff fead 	bl	80093a4 <xTaskGetSchedulerState>
 800964a:	4603      	mov	r3, r0
 800964c:	2b02      	cmp	r3, #2
 800964e:	d109      	bne.n	8009664 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009650:	4b10      	ldr	r3, [pc, #64]	@ (8009694 <xTimerGenericCommand+0x98>)
 8009652:	6818      	ldr	r0, [r3, #0]
 8009654:	f107 0110 	add.w	r1, r7, #16
 8009658:	2300      	movs	r3, #0
 800965a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800965c:	f7fe fc3a 	bl	8007ed4 <xQueueGenericSend>
 8009660:	6278      	str	r0, [r7, #36]	@ 0x24
 8009662:	e012      	b.n	800968a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009664:	4b0b      	ldr	r3, [pc, #44]	@ (8009694 <xTimerGenericCommand+0x98>)
 8009666:	6818      	ldr	r0, [r3, #0]
 8009668:	f107 0110 	add.w	r1, r7, #16
 800966c:	2300      	movs	r3, #0
 800966e:	2200      	movs	r2, #0
 8009670:	f7fe fc30 	bl	8007ed4 <xQueueGenericSend>
 8009674:	6278      	str	r0, [r7, #36]	@ 0x24
 8009676:	e008      	b.n	800968a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009678:	4b06      	ldr	r3, [pc, #24]	@ (8009694 <xTimerGenericCommand+0x98>)
 800967a:	6818      	ldr	r0, [r3, #0]
 800967c:	f107 0110 	add.w	r1, r7, #16
 8009680:	2300      	movs	r3, #0
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	f7fe fd28 	bl	80080d8 <xQueueGenericSendFromISR>
 8009688:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800968a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800968c:	4618      	mov	r0, r3
 800968e:	3728      	adds	r7, #40	@ 0x28
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}
 8009694:	20001464 	.word	0x20001464

08009698 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b088      	sub	sp, #32
 800969c:	af02      	add	r7, sp, #8
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096a2:	4b23      	ldr	r3, [pc, #140]	@ (8009730 <prvProcessExpiredTimer+0x98>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	68db      	ldr	r3, [r3, #12]
 80096a8:	68db      	ldr	r3, [r3, #12]
 80096aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	3304      	adds	r3, #4
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7fe f9e5 	bl	8007a80 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80096bc:	f003 0304 	and.w	r3, r3, #4
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d023      	beq.n	800970c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	699a      	ldr	r2, [r3, #24]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	18d1      	adds	r1, r2, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	683a      	ldr	r2, [r7, #0]
 80096d0:	6978      	ldr	r0, [r7, #20]
 80096d2:	f000 f8d5 	bl	8009880 <prvInsertTimerInActiveList>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d020      	beq.n	800971e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80096dc:	2300      	movs	r3, #0
 80096de:	9300      	str	r3, [sp, #0]
 80096e0:	2300      	movs	r3, #0
 80096e2:	687a      	ldr	r2, [r7, #4]
 80096e4:	2100      	movs	r1, #0
 80096e6:	6978      	ldr	r0, [r7, #20]
 80096e8:	f7ff ff88 	bl	80095fc <xTimerGenericCommand>
 80096ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d114      	bne.n	800971e <prvProcessExpiredTimer+0x86>
	__asm volatile
 80096f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f8:	f383 8811 	msr	BASEPRI, r3
 80096fc:	f3bf 8f6f 	isb	sy
 8009700:	f3bf 8f4f 	dsb	sy
 8009704:	60fb      	str	r3, [r7, #12]
}
 8009706:	bf00      	nop
 8009708:	bf00      	nop
 800970a:	e7fd      	b.n	8009708 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009712:	f023 0301 	bic.w	r3, r3, #1
 8009716:	b2da      	uxtb	r2, r3
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	6a1b      	ldr	r3, [r3, #32]
 8009722:	6978      	ldr	r0, [r7, #20]
 8009724:	4798      	blx	r3
}
 8009726:	bf00      	nop
 8009728:	3718      	adds	r7, #24
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}
 800972e:	bf00      	nop
 8009730:	2000145c 	.word	0x2000145c

08009734 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b084      	sub	sp, #16
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800973c:	f107 0308 	add.w	r3, r7, #8
 8009740:	4618      	mov	r0, r3
 8009742:	f000 f859 	bl	80097f8 <prvGetNextExpireTime>
 8009746:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	4619      	mov	r1, r3
 800974c:	68f8      	ldr	r0, [r7, #12]
 800974e:	f000 f805 	bl	800975c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009752:	f000 f8d7 	bl	8009904 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009756:	bf00      	nop
 8009758:	e7f0      	b.n	800973c <prvTimerTask+0x8>
	...

0800975c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b084      	sub	sp, #16
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009766:	f7ff fa37 	bl	8008bd8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800976a:	f107 0308 	add.w	r3, r7, #8
 800976e:	4618      	mov	r0, r3
 8009770:	f000 f866 	bl	8009840 <prvSampleTimeNow>
 8009774:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d130      	bne.n	80097de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d10a      	bne.n	8009798 <prvProcessTimerOrBlockTask+0x3c>
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	429a      	cmp	r2, r3
 8009788:	d806      	bhi.n	8009798 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800978a:	f7ff fa33 	bl	8008bf4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800978e:	68f9      	ldr	r1, [r7, #12]
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	f7ff ff81 	bl	8009698 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009796:	e024      	b.n	80097e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d008      	beq.n	80097b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800979e:	4b13      	ldr	r3, [pc, #76]	@ (80097ec <prvProcessTimerOrBlockTask+0x90>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d101      	bne.n	80097ac <prvProcessTimerOrBlockTask+0x50>
 80097a8:	2301      	movs	r3, #1
 80097aa:	e000      	b.n	80097ae <prvProcessTimerOrBlockTask+0x52>
 80097ac:	2300      	movs	r3, #0
 80097ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80097b0:	4b0f      	ldr	r3, [pc, #60]	@ (80097f0 <prvProcessTimerOrBlockTask+0x94>)
 80097b2:	6818      	ldr	r0, [r3, #0]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	1ad3      	subs	r3, r2, r3
 80097ba:	683a      	ldr	r2, [r7, #0]
 80097bc:	4619      	mov	r1, r3
 80097be:	f7fe ff93 	bl	80086e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80097c2:	f7ff fa17 	bl	8008bf4 <xTaskResumeAll>
 80097c6:	4603      	mov	r3, r0
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d10a      	bne.n	80097e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80097cc:	4b09      	ldr	r3, [pc, #36]	@ (80097f4 <prvProcessTimerOrBlockTask+0x98>)
 80097ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097d2:	601a      	str	r2, [r3, #0]
 80097d4:	f3bf 8f4f 	dsb	sy
 80097d8:	f3bf 8f6f 	isb	sy
}
 80097dc:	e001      	b.n	80097e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80097de:	f7ff fa09 	bl	8008bf4 <xTaskResumeAll>
}
 80097e2:	bf00      	nop
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	20001460 	.word	0x20001460
 80097f0:	20001464 	.word	0x20001464
 80097f4:	e000ed04 	.word	0xe000ed04

080097f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80097f8:	b480      	push	{r7}
 80097fa:	b085      	sub	sp, #20
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009800:	4b0e      	ldr	r3, [pc, #56]	@ (800983c <prvGetNextExpireTime+0x44>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d101      	bne.n	800980e <prvGetNextExpireTime+0x16>
 800980a:	2201      	movs	r2, #1
 800980c:	e000      	b.n	8009810 <prvGetNextExpireTime+0x18>
 800980e:	2200      	movs	r2, #0
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d105      	bne.n	8009828 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800981c:	4b07      	ldr	r3, [pc, #28]	@ (800983c <prvGetNextExpireTime+0x44>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	68db      	ldr	r3, [r3, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	60fb      	str	r3, [r7, #12]
 8009826:	e001      	b.n	800982c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009828:	2300      	movs	r3, #0
 800982a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800982c:	68fb      	ldr	r3, [r7, #12]
}
 800982e:	4618      	mov	r0, r3
 8009830:	3714      	adds	r7, #20
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	2000145c 	.word	0x2000145c

08009840 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009848:	f7ff fa72 	bl	8008d30 <xTaskGetTickCount>
 800984c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800984e:	4b0b      	ldr	r3, [pc, #44]	@ (800987c <prvSampleTimeNow+0x3c>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	68fa      	ldr	r2, [r7, #12]
 8009854:	429a      	cmp	r2, r3
 8009856:	d205      	bcs.n	8009864 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009858:	f000 f93a 	bl	8009ad0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2201      	movs	r2, #1
 8009860:	601a      	str	r2, [r3, #0]
 8009862:	e002      	b.n	800986a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800986a:	4a04      	ldr	r2, [pc, #16]	@ (800987c <prvSampleTimeNow+0x3c>)
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009870:	68fb      	ldr	r3, [r7, #12]
}
 8009872:	4618      	mov	r0, r3
 8009874:	3710      	adds	r7, #16
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}
 800987a:	bf00      	nop
 800987c:	2000146c 	.word	0x2000146c

08009880 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b086      	sub	sp, #24
 8009884:	af00      	add	r7, sp, #0
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	607a      	str	r2, [r7, #4]
 800988c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800988e:	2300      	movs	r3, #0
 8009890:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	68ba      	ldr	r2, [r7, #8]
 8009896:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800989e:	68ba      	ldr	r2, [r7, #8]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	429a      	cmp	r2, r3
 80098a4:	d812      	bhi.n	80098cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	1ad2      	subs	r2, r2, r3
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	699b      	ldr	r3, [r3, #24]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d302      	bcc.n	80098ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80098b4:	2301      	movs	r3, #1
 80098b6:	617b      	str	r3, [r7, #20]
 80098b8:	e01b      	b.n	80098f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80098ba:	4b10      	ldr	r3, [pc, #64]	@ (80098fc <prvInsertTimerInActiveList+0x7c>)
 80098bc:	681a      	ldr	r2, [r3, #0]
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	3304      	adds	r3, #4
 80098c2:	4619      	mov	r1, r3
 80098c4:	4610      	mov	r0, r2
 80098c6:	f7fe f8a2 	bl	8007a0e <vListInsert>
 80098ca:	e012      	b.n	80098f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d206      	bcs.n	80098e2 <prvInsertTimerInActiveList+0x62>
 80098d4:	68ba      	ldr	r2, [r7, #8]
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	429a      	cmp	r2, r3
 80098da:	d302      	bcc.n	80098e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80098dc:	2301      	movs	r3, #1
 80098de:	617b      	str	r3, [r7, #20]
 80098e0:	e007      	b.n	80098f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80098e2:	4b07      	ldr	r3, [pc, #28]	@ (8009900 <prvInsertTimerInActiveList+0x80>)
 80098e4:	681a      	ldr	r2, [r3, #0]
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	3304      	adds	r3, #4
 80098ea:	4619      	mov	r1, r3
 80098ec:	4610      	mov	r0, r2
 80098ee:	f7fe f88e 	bl	8007a0e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80098f2:	697b      	ldr	r3, [r7, #20]
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3718      	adds	r7, #24
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	20001460 	.word	0x20001460
 8009900:	2000145c 	.word	0x2000145c

08009904 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b08e      	sub	sp, #56	@ 0x38
 8009908:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800990a:	e0ce      	b.n	8009aaa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2b00      	cmp	r3, #0
 8009910:	da19      	bge.n	8009946 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009912:	1d3b      	adds	r3, r7, #4
 8009914:	3304      	adds	r3, #4
 8009916:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800991a:	2b00      	cmp	r3, #0
 800991c:	d10b      	bne.n	8009936 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800991e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009922:	f383 8811 	msr	BASEPRI, r3
 8009926:	f3bf 8f6f 	isb	sy
 800992a:	f3bf 8f4f 	dsb	sy
 800992e:	61fb      	str	r3, [r7, #28]
}
 8009930:	bf00      	nop
 8009932:	bf00      	nop
 8009934:	e7fd      	b.n	8009932 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800993c:	6850      	ldr	r0, [r2, #4]
 800993e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009940:	6892      	ldr	r2, [r2, #8]
 8009942:	4611      	mov	r1, r2
 8009944:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2b00      	cmp	r3, #0
 800994a:	f2c0 80ae 	blt.w	8009aaa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009954:	695b      	ldr	r3, [r3, #20]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d004      	beq.n	8009964 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800995a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995c:	3304      	adds	r3, #4
 800995e:	4618      	mov	r0, r3
 8009960:	f7fe f88e 	bl	8007a80 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009964:	463b      	mov	r3, r7
 8009966:	4618      	mov	r0, r3
 8009968:	f7ff ff6a 	bl	8009840 <prvSampleTimeNow>
 800996c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2b09      	cmp	r3, #9
 8009972:	f200 8097 	bhi.w	8009aa4 <prvProcessReceivedCommands+0x1a0>
 8009976:	a201      	add	r2, pc, #4	@ (adr r2, 800997c <prvProcessReceivedCommands+0x78>)
 8009978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800997c:	080099a5 	.word	0x080099a5
 8009980:	080099a5 	.word	0x080099a5
 8009984:	080099a5 	.word	0x080099a5
 8009988:	08009a1b 	.word	0x08009a1b
 800998c:	08009a2f 	.word	0x08009a2f
 8009990:	08009a7b 	.word	0x08009a7b
 8009994:	080099a5 	.word	0x080099a5
 8009998:	080099a5 	.word	0x080099a5
 800999c:	08009a1b 	.word	0x08009a1b
 80099a0:	08009a2f 	.word	0x08009a2f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80099a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099aa:	f043 0301 	orr.w	r3, r3, #1
 80099ae:	b2da      	uxtb	r2, r3
 80099b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80099b6:	68ba      	ldr	r2, [r7, #8]
 80099b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ba:	699b      	ldr	r3, [r3, #24]
 80099bc:	18d1      	adds	r1, r2, r3
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099c4:	f7ff ff5c 	bl	8009880 <prvInsertTimerInActiveList>
 80099c8:	4603      	mov	r3, r0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d06c      	beq.n	8009aa8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d0:	6a1b      	ldr	r3, [r3, #32]
 80099d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80099d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099dc:	f003 0304 	and.w	r3, r3, #4
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d061      	beq.n	8009aa8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e8:	699b      	ldr	r3, [r3, #24]
 80099ea:	441a      	add	r2, r3
 80099ec:	2300      	movs	r3, #0
 80099ee:	9300      	str	r3, [sp, #0]
 80099f0:	2300      	movs	r3, #0
 80099f2:	2100      	movs	r1, #0
 80099f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099f6:	f7ff fe01 	bl	80095fc <xTimerGenericCommand>
 80099fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80099fc:	6a3b      	ldr	r3, [r7, #32]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d152      	bne.n	8009aa8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a06:	f383 8811 	msr	BASEPRI, r3
 8009a0a:	f3bf 8f6f 	isb	sy
 8009a0e:	f3bf 8f4f 	dsb	sy
 8009a12:	61bb      	str	r3, [r7, #24]
}
 8009a14:	bf00      	nop
 8009a16:	bf00      	nop
 8009a18:	e7fd      	b.n	8009a16 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a20:	f023 0301 	bic.w	r3, r3, #1
 8009a24:	b2da      	uxtb	r2, r3
 8009a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009a2c:	e03d      	b.n	8009aaa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a34:	f043 0301 	orr.w	r3, r3, #1
 8009a38:	b2da      	uxtb	r2, r3
 8009a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a3c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009a40:	68ba      	ldr	r2, [r7, #8]
 8009a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a44:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a48:	699b      	ldr	r3, [r3, #24]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d10b      	bne.n	8009a66 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a52:	f383 8811 	msr	BASEPRI, r3
 8009a56:	f3bf 8f6f 	isb	sy
 8009a5a:	f3bf 8f4f 	dsb	sy
 8009a5e:	617b      	str	r3, [r7, #20]
}
 8009a60:	bf00      	nop
 8009a62:	bf00      	nop
 8009a64:	e7fd      	b.n	8009a62 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a68:	699a      	ldr	r2, [r3, #24]
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6c:	18d1      	adds	r1, r2, r3
 8009a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a74:	f7ff ff04 	bl	8009880 <prvInsertTimerInActiveList>
					break;
 8009a78:	e017      	b.n	8009aaa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a80:	f003 0302 	and.w	r3, r3, #2
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d103      	bne.n	8009a90 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009a88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a8a:	f000 fbe5 	bl	800a258 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009a8e:	e00c      	b.n	8009aaa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a96:	f023 0301 	bic.w	r3, r3, #1
 8009a9a:	b2da      	uxtb	r2, r3
 8009a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009aa2:	e002      	b.n	8009aaa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009aa4:	bf00      	nop
 8009aa6:	e000      	b.n	8009aaa <prvProcessReceivedCommands+0x1a6>
					break;
 8009aa8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009aaa:	4b08      	ldr	r3, [pc, #32]	@ (8009acc <prvProcessReceivedCommands+0x1c8>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	1d39      	adds	r1, r7, #4
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f7fe fbae 	bl	8008214 <xQueueReceive>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	f47f af26 	bne.w	800990c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009ac0:	bf00      	nop
 8009ac2:	bf00      	nop
 8009ac4:	3730      	adds	r7, #48	@ 0x30
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
 8009aca:	bf00      	nop
 8009acc:	20001464 	.word	0x20001464

08009ad0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b088      	sub	sp, #32
 8009ad4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ad6:	e049      	b.n	8009b6c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ad8:	4b2e      	ldr	r3, [pc, #184]	@ (8009b94 <prvSwitchTimerLists+0xc4>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	68db      	ldr	r3, [r3, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ae2:	4b2c      	ldr	r3, [pc, #176]	@ (8009b94 <prvSwitchTimerLists+0xc4>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	68db      	ldr	r3, [r3, #12]
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	3304      	adds	r3, #4
 8009af0:	4618      	mov	r0, r3
 8009af2:	f7fd ffc5 	bl	8007a80 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	6a1b      	ldr	r3, [r3, #32]
 8009afa:	68f8      	ldr	r0, [r7, #12]
 8009afc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b04:	f003 0304 	and.w	r3, r3, #4
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d02f      	beq.n	8009b6c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	699b      	ldr	r3, [r3, #24]
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	4413      	add	r3, r2
 8009b14:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009b16:	68ba      	ldr	r2, [r7, #8]
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d90e      	bls.n	8009b3c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	68fa      	ldr	r2, [r7, #12]
 8009b28:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8009b94 <prvSwitchTimerLists+0xc4>)
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	3304      	adds	r3, #4
 8009b32:	4619      	mov	r1, r3
 8009b34:	4610      	mov	r0, r2
 8009b36:	f7fd ff6a 	bl	8007a0e <vListInsert>
 8009b3a:	e017      	b.n	8009b6c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	9300      	str	r3, [sp, #0]
 8009b40:	2300      	movs	r3, #0
 8009b42:	693a      	ldr	r2, [r7, #16]
 8009b44:	2100      	movs	r1, #0
 8009b46:	68f8      	ldr	r0, [r7, #12]
 8009b48:	f7ff fd58 	bl	80095fc <xTimerGenericCommand>
 8009b4c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d10b      	bne.n	8009b6c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b58:	f383 8811 	msr	BASEPRI, r3
 8009b5c:	f3bf 8f6f 	isb	sy
 8009b60:	f3bf 8f4f 	dsb	sy
 8009b64:	603b      	str	r3, [r7, #0]
}
 8009b66:	bf00      	nop
 8009b68:	bf00      	nop
 8009b6a:	e7fd      	b.n	8009b68 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b6c:	4b09      	ldr	r3, [pc, #36]	@ (8009b94 <prvSwitchTimerLists+0xc4>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1b0      	bne.n	8009ad8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009b76:	4b07      	ldr	r3, [pc, #28]	@ (8009b94 <prvSwitchTimerLists+0xc4>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009b7c:	4b06      	ldr	r3, [pc, #24]	@ (8009b98 <prvSwitchTimerLists+0xc8>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a04      	ldr	r2, [pc, #16]	@ (8009b94 <prvSwitchTimerLists+0xc4>)
 8009b82:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009b84:	4a04      	ldr	r2, [pc, #16]	@ (8009b98 <prvSwitchTimerLists+0xc8>)
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	6013      	str	r3, [r2, #0]
}
 8009b8a:	bf00      	nop
 8009b8c:	3718      	adds	r7, #24
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	2000145c 	.word	0x2000145c
 8009b98:	20001460 	.word	0x20001460

08009b9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b082      	sub	sp, #8
 8009ba0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009ba2:	f000 f969 	bl	8009e78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009ba6:	4b15      	ldr	r3, [pc, #84]	@ (8009bfc <prvCheckForValidListAndQueue+0x60>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d120      	bne.n	8009bf0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009bae:	4814      	ldr	r0, [pc, #80]	@ (8009c00 <prvCheckForValidListAndQueue+0x64>)
 8009bb0:	f7fd fedc 	bl	800796c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009bb4:	4813      	ldr	r0, [pc, #76]	@ (8009c04 <prvCheckForValidListAndQueue+0x68>)
 8009bb6:	f7fd fed9 	bl	800796c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009bba:	4b13      	ldr	r3, [pc, #76]	@ (8009c08 <prvCheckForValidListAndQueue+0x6c>)
 8009bbc:	4a10      	ldr	r2, [pc, #64]	@ (8009c00 <prvCheckForValidListAndQueue+0x64>)
 8009bbe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009bc0:	4b12      	ldr	r3, [pc, #72]	@ (8009c0c <prvCheckForValidListAndQueue+0x70>)
 8009bc2:	4a10      	ldr	r2, [pc, #64]	@ (8009c04 <prvCheckForValidListAndQueue+0x68>)
 8009bc4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	9300      	str	r3, [sp, #0]
 8009bca:	4b11      	ldr	r3, [pc, #68]	@ (8009c10 <prvCheckForValidListAndQueue+0x74>)
 8009bcc:	4a11      	ldr	r2, [pc, #68]	@ (8009c14 <prvCheckForValidListAndQueue+0x78>)
 8009bce:	2110      	movs	r1, #16
 8009bd0:	200a      	movs	r0, #10
 8009bd2:	f7fd ffe9 	bl	8007ba8 <xQueueGenericCreateStatic>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	4a08      	ldr	r2, [pc, #32]	@ (8009bfc <prvCheckForValidListAndQueue+0x60>)
 8009bda:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009bdc:	4b07      	ldr	r3, [pc, #28]	@ (8009bfc <prvCheckForValidListAndQueue+0x60>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d005      	beq.n	8009bf0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009be4:	4b05      	ldr	r3, [pc, #20]	@ (8009bfc <prvCheckForValidListAndQueue+0x60>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	490b      	ldr	r1, [pc, #44]	@ (8009c18 <prvCheckForValidListAndQueue+0x7c>)
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7fe fd28 	bl	8008640 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009bf0:	f000 f974 	bl	8009edc <vPortExitCritical>
}
 8009bf4:	bf00      	nop
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
 8009bfa:	bf00      	nop
 8009bfc:	20001464 	.word	0x20001464
 8009c00:	20001434 	.word	0x20001434
 8009c04:	20001448 	.word	0x20001448
 8009c08:	2000145c 	.word	0x2000145c
 8009c0c:	20001460 	.word	0x20001460
 8009c10:	20001510 	.word	0x20001510
 8009c14:	20001470 	.word	0x20001470
 8009c18:	0800d214 	.word	0x0800d214

08009c1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b085      	sub	sp, #20
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	3b04      	subs	r3, #4
 8009c2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009c34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	3b04      	subs	r3, #4
 8009c3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	f023 0201 	bic.w	r2, r3, #1
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	3b04      	subs	r3, #4
 8009c4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009c4c:	4a0c      	ldr	r2, [pc, #48]	@ (8009c80 <pxPortInitialiseStack+0x64>)
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	3b14      	subs	r3, #20
 8009c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009c58:	687a      	ldr	r2, [r7, #4]
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	3b04      	subs	r3, #4
 8009c62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	f06f 0202 	mvn.w	r2, #2
 8009c6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	3b20      	subs	r3, #32
 8009c70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009c72:	68fb      	ldr	r3, [r7, #12]
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3714      	adds	r7, #20
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr
 8009c80:	08009c85 	.word	0x08009c85

08009c84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009c84:	b480      	push	{r7}
 8009c86:	b085      	sub	sp, #20
 8009c88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009c8e:	4b13      	ldr	r3, [pc, #76]	@ (8009cdc <prvTaskExitError+0x58>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c96:	d00b      	beq.n	8009cb0 <prvTaskExitError+0x2c>
	__asm volatile
 8009c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c9c:	f383 8811 	msr	BASEPRI, r3
 8009ca0:	f3bf 8f6f 	isb	sy
 8009ca4:	f3bf 8f4f 	dsb	sy
 8009ca8:	60fb      	str	r3, [r7, #12]
}
 8009caa:	bf00      	nop
 8009cac:	bf00      	nop
 8009cae:	e7fd      	b.n	8009cac <prvTaskExitError+0x28>
	__asm volatile
 8009cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb4:	f383 8811 	msr	BASEPRI, r3
 8009cb8:	f3bf 8f6f 	isb	sy
 8009cbc:	f3bf 8f4f 	dsb	sy
 8009cc0:	60bb      	str	r3, [r7, #8]
}
 8009cc2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009cc4:	bf00      	nop
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d0fc      	beq.n	8009cc6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009ccc:	bf00      	nop
 8009cce:	bf00      	nop
 8009cd0:	3714      	adds	r7, #20
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr
 8009cda:	bf00      	nop
 8009cdc:	2000000c 	.word	0x2000000c

08009ce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009ce0:	4b07      	ldr	r3, [pc, #28]	@ (8009d00 <pxCurrentTCBConst2>)
 8009ce2:	6819      	ldr	r1, [r3, #0]
 8009ce4:	6808      	ldr	r0, [r1, #0]
 8009ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cea:	f380 8809 	msr	PSP, r0
 8009cee:	f3bf 8f6f 	isb	sy
 8009cf2:	f04f 0000 	mov.w	r0, #0
 8009cf6:	f380 8811 	msr	BASEPRI, r0
 8009cfa:	4770      	bx	lr
 8009cfc:	f3af 8000 	nop.w

08009d00 <pxCurrentTCBConst2>:
 8009d00:	20000f34 	.word	0x20000f34
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009d04:	bf00      	nop
 8009d06:	bf00      	nop

08009d08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009d08:	4808      	ldr	r0, [pc, #32]	@ (8009d2c <prvPortStartFirstTask+0x24>)
 8009d0a:	6800      	ldr	r0, [r0, #0]
 8009d0c:	6800      	ldr	r0, [r0, #0]
 8009d0e:	f380 8808 	msr	MSP, r0
 8009d12:	f04f 0000 	mov.w	r0, #0
 8009d16:	f380 8814 	msr	CONTROL, r0
 8009d1a:	b662      	cpsie	i
 8009d1c:	b661      	cpsie	f
 8009d1e:	f3bf 8f4f 	dsb	sy
 8009d22:	f3bf 8f6f 	isb	sy
 8009d26:	df00      	svc	0
 8009d28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009d2a:	bf00      	nop
 8009d2c:	e000ed08 	.word	0xe000ed08

08009d30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b086      	sub	sp, #24
 8009d34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009d36:	4b47      	ldr	r3, [pc, #284]	@ (8009e54 <xPortStartScheduler+0x124>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a47      	ldr	r2, [pc, #284]	@ (8009e58 <xPortStartScheduler+0x128>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d10b      	bne.n	8009d58 <xPortStartScheduler+0x28>
	__asm volatile
 8009d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d44:	f383 8811 	msr	BASEPRI, r3
 8009d48:	f3bf 8f6f 	isb	sy
 8009d4c:	f3bf 8f4f 	dsb	sy
 8009d50:	60fb      	str	r3, [r7, #12]
}
 8009d52:	bf00      	nop
 8009d54:	bf00      	nop
 8009d56:	e7fd      	b.n	8009d54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d58:	4b3e      	ldr	r3, [pc, #248]	@ (8009e54 <xPortStartScheduler+0x124>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4a3f      	ldr	r2, [pc, #252]	@ (8009e5c <xPortStartScheduler+0x12c>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d10b      	bne.n	8009d7a <xPortStartScheduler+0x4a>
	__asm volatile
 8009d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d66:	f383 8811 	msr	BASEPRI, r3
 8009d6a:	f3bf 8f6f 	isb	sy
 8009d6e:	f3bf 8f4f 	dsb	sy
 8009d72:	613b      	str	r3, [r7, #16]
}
 8009d74:	bf00      	nop
 8009d76:	bf00      	nop
 8009d78:	e7fd      	b.n	8009d76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009d7a:	4b39      	ldr	r3, [pc, #228]	@ (8009e60 <xPortStartScheduler+0x130>)
 8009d7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	781b      	ldrb	r3, [r3, #0]
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	22ff      	movs	r2, #255	@ 0xff
 8009d8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	781b      	ldrb	r3, [r3, #0]
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009d94:	78fb      	ldrb	r3, [r7, #3]
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009d9c:	b2da      	uxtb	r2, r3
 8009d9e:	4b31      	ldr	r3, [pc, #196]	@ (8009e64 <xPortStartScheduler+0x134>)
 8009da0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009da2:	4b31      	ldr	r3, [pc, #196]	@ (8009e68 <xPortStartScheduler+0x138>)
 8009da4:	2207      	movs	r2, #7
 8009da6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009da8:	e009      	b.n	8009dbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009daa:	4b2f      	ldr	r3, [pc, #188]	@ (8009e68 <xPortStartScheduler+0x138>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	3b01      	subs	r3, #1
 8009db0:	4a2d      	ldr	r2, [pc, #180]	@ (8009e68 <xPortStartScheduler+0x138>)
 8009db2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009db4:	78fb      	ldrb	r3, [r7, #3]
 8009db6:	b2db      	uxtb	r3, r3
 8009db8:	005b      	lsls	r3, r3, #1
 8009dba:	b2db      	uxtb	r3, r3
 8009dbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009dbe:	78fb      	ldrb	r3, [r7, #3]
 8009dc0:	b2db      	uxtb	r3, r3
 8009dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dc6:	2b80      	cmp	r3, #128	@ 0x80
 8009dc8:	d0ef      	beq.n	8009daa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009dca:	4b27      	ldr	r3, [pc, #156]	@ (8009e68 <xPortStartScheduler+0x138>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f1c3 0307 	rsb	r3, r3, #7
 8009dd2:	2b04      	cmp	r3, #4
 8009dd4:	d00b      	beq.n	8009dee <xPortStartScheduler+0xbe>
	__asm volatile
 8009dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dda:	f383 8811 	msr	BASEPRI, r3
 8009dde:	f3bf 8f6f 	isb	sy
 8009de2:	f3bf 8f4f 	dsb	sy
 8009de6:	60bb      	str	r3, [r7, #8]
}
 8009de8:	bf00      	nop
 8009dea:	bf00      	nop
 8009dec:	e7fd      	b.n	8009dea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009dee:	4b1e      	ldr	r3, [pc, #120]	@ (8009e68 <xPortStartScheduler+0x138>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	021b      	lsls	r3, r3, #8
 8009df4:	4a1c      	ldr	r2, [pc, #112]	@ (8009e68 <xPortStartScheduler+0x138>)
 8009df6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009df8:	4b1b      	ldr	r3, [pc, #108]	@ (8009e68 <xPortStartScheduler+0x138>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009e00:	4a19      	ldr	r2, [pc, #100]	@ (8009e68 <xPortStartScheduler+0x138>)
 8009e02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	b2da      	uxtb	r2, r3
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009e0c:	4b17      	ldr	r3, [pc, #92]	@ (8009e6c <xPortStartScheduler+0x13c>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a16      	ldr	r2, [pc, #88]	@ (8009e6c <xPortStartScheduler+0x13c>)
 8009e12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009e16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009e18:	4b14      	ldr	r3, [pc, #80]	@ (8009e6c <xPortStartScheduler+0x13c>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4a13      	ldr	r2, [pc, #76]	@ (8009e6c <xPortStartScheduler+0x13c>)
 8009e1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009e22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009e24:	f000 f8da 	bl	8009fdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009e28:	4b11      	ldr	r3, [pc, #68]	@ (8009e70 <xPortStartScheduler+0x140>)
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009e2e:	f000 f8f9 	bl	800a024 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009e32:	4b10      	ldr	r3, [pc, #64]	@ (8009e74 <xPortStartScheduler+0x144>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a0f      	ldr	r2, [pc, #60]	@ (8009e74 <xPortStartScheduler+0x144>)
 8009e38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009e3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009e3e:	f7ff ff63 	bl	8009d08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009e42:	f7ff f83f 	bl	8008ec4 <vTaskSwitchContext>
	prvTaskExitError();
 8009e46:	f7ff ff1d 	bl	8009c84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3718      	adds	r7, #24
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	e000ed00 	.word	0xe000ed00
 8009e58:	410fc271 	.word	0x410fc271
 8009e5c:	410fc270 	.word	0x410fc270
 8009e60:	e000e400 	.word	0xe000e400
 8009e64:	20001560 	.word	0x20001560
 8009e68:	20001564 	.word	0x20001564
 8009e6c:	e000ed20 	.word	0xe000ed20
 8009e70:	2000000c 	.word	0x2000000c
 8009e74:	e000ef34 	.word	0xe000ef34

08009e78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b083      	sub	sp, #12
 8009e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	607b      	str	r3, [r7, #4]
}
 8009e90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009e92:	4b10      	ldr	r3, [pc, #64]	@ (8009ed4 <vPortEnterCritical+0x5c>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	3301      	adds	r3, #1
 8009e98:	4a0e      	ldr	r2, [pc, #56]	@ (8009ed4 <vPortEnterCritical+0x5c>)
 8009e9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8009ed4 <vPortEnterCritical+0x5c>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d110      	bne.n	8009ec6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ed8 <vPortEnterCritical+0x60>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d00b      	beq.n	8009ec6 <vPortEnterCritical+0x4e>
	__asm volatile
 8009eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eb2:	f383 8811 	msr	BASEPRI, r3
 8009eb6:	f3bf 8f6f 	isb	sy
 8009eba:	f3bf 8f4f 	dsb	sy
 8009ebe:	603b      	str	r3, [r7, #0]
}
 8009ec0:	bf00      	nop
 8009ec2:	bf00      	nop
 8009ec4:	e7fd      	b.n	8009ec2 <vPortEnterCritical+0x4a>
	}
}
 8009ec6:	bf00      	nop
 8009ec8:	370c      	adds	r7, #12
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr
 8009ed2:	bf00      	nop
 8009ed4:	2000000c 	.word	0x2000000c
 8009ed8:	e000ed04 	.word	0xe000ed04

08009edc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009edc:	b480      	push	{r7}
 8009ede:	b083      	sub	sp, #12
 8009ee0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009ee2:	4b12      	ldr	r3, [pc, #72]	@ (8009f2c <vPortExitCritical+0x50>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d10b      	bne.n	8009f02 <vPortExitCritical+0x26>
	__asm volatile
 8009eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eee:	f383 8811 	msr	BASEPRI, r3
 8009ef2:	f3bf 8f6f 	isb	sy
 8009ef6:	f3bf 8f4f 	dsb	sy
 8009efa:	607b      	str	r3, [r7, #4]
}
 8009efc:	bf00      	nop
 8009efe:	bf00      	nop
 8009f00:	e7fd      	b.n	8009efe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009f02:	4b0a      	ldr	r3, [pc, #40]	@ (8009f2c <vPortExitCritical+0x50>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	3b01      	subs	r3, #1
 8009f08:	4a08      	ldr	r2, [pc, #32]	@ (8009f2c <vPortExitCritical+0x50>)
 8009f0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009f0c:	4b07      	ldr	r3, [pc, #28]	@ (8009f2c <vPortExitCritical+0x50>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d105      	bne.n	8009f20 <vPortExitCritical+0x44>
 8009f14:	2300      	movs	r3, #0
 8009f16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	f383 8811 	msr	BASEPRI, r3
}
 8009f1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009f20:	bf00      	nop
 8009f22:	370c      	adds	r7, #12
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr
 8009f2c:	2000000c 	.word	0x2000000c

08009f30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009f30:	f3ef 8009 	mrs	r0, PSP
 8009f34:	f3bf 8f6f 	isb	sy
 8009f38:	4b15      	ldr	r3, [pc, #84]	@ (8009f90 <pxCurrentTCBConst>)
 8009f3a:	681a      	ldr	r2, [r3, #0]
 8009f3c:	f01e 0f10 	tst.w	lr, #16
 8009f40:	bf08      	it	eq
 8009f42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009f46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f4a:	6010      	str	r0, [r2, #0]
 8009f4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009f50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009f54:	f380 8811 	msr	BASEPRI, r0
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	f3bf 8f6f 	isb	sy
 8009f60:	f7fe ffb0 	bl	8008ec4 <vTaskSwitchContext>
 8009f64:	f04f 0000 	mov.w	r0, #0
 8009f68:	f380 8811 	msr	BASEPRI, r0
 8009f6c:	bc09      	pop	{r0, r3}
 8009f6e:	6819      	ldr	r1, [r3, #0]
 8009f70:	6808      	ldr	r0, [r1, #0]
 8009f72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f76:	f01e 0f10 	tst.w	lr, #16
 8009f7a:	bf08      	it	eq
 8009f7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009f80:	f380 8809 	msr	PSP, r0
 8009f84:	f3bf 8f6f 	isb	sy
 8009f88:	4770      	bx	lr
 8009f8a:	bf00      	nop
 8009f8c:	f3af 8000 	nop.w

08009f90 <pxCurrentTCBConst>:
 8009f90:	20000f34 	.word	0x20000f34
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009f94:	bf00      	nop
 8009f96:	bf00      	nop

08009f98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa2:	f383 8811 	msr	BASEPRI, r3
 8009fa6:	f3bf 8f6f 	isb	sy
 8009faa:	f3bf 8f4f 	dsb	sy
 8009fae:	607b      	str	r3, [r7, #4]
}
 8009fb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009fb2:	f7fe fecd 	bl	8008d50 <xTaskIncrementTick>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d003      	beq.n	8009fc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009fbc:	4b06      	ldr	r3, [pc, #24]	@ (8009fd8 <xPortSysTickHandler+0x40>)
 8009fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fc2:	601a      	str	r2, [r3, #0]
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	f383 8811 	msr	BASEPRI, r3
}
 8009fce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009fd0:	bf00      	nop
 8009fd2:	3708      	adds	r7, #8
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}
 8009fd8:	e000ed04 	.word	0xe000ed04

08009fdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009fdc:	b480      	push	{r7}
 8009fde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009fe0:	4b0b      	ldr	r3, [pc, #44]	@ (800a010 <vPortSetupTimerInterrupt+0x34>)
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009fe6:	4b0b      	ldr	r3, [pc, #44]	@ (800a014 <vPortSetupTimerInterrupt+0x38>)
 8009fe8:	2200      	movs	r2, #0
 8009fea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009fec:	4b0a      	ldr	r3, [pc, #40]	@ (800a018 <vPortSetupTimerInterrupt+0x3c>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800a01c <vPortSetupTimerInterrupt+0x40>)
 8009ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ff6:	099b      	lsrs	r3, r3, #6
 8009ff8:	4a09      	ldr	r2, [pc, #36]	@ (800a020 <vPortSetupTimerInterrupt+0x44>)
 8009ffa:	3b01      	subs	r3, #1
 8009ffc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009ffe:	4b04      	ldr	r3, [pc, #16]	@ (800a010 <vPortSetupTimerInterrupt+0x34>)
 800a000:	2207      	movs	r2, #7
 800a002:	601a      	str	r2, [r3, #0]
}
 800a004:	bf00      	nop
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr
 800a00e:	bf00      	nop
 800a010:	e000e010 	.word	0xe000e010
 800a014:	e000e018 	.word	0xe000e018
 800a018:	20000000 	.word	0x20000000
 800a01c:	10624dd3 	.word	0x10624dd3
 800a020:	e000e014 	.word	0xe000e014

0800a024 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a024:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a034 <vPortEnableVFP+0x10>
 800a028:	6801      	ldr	r1, [r0, #0]
 800a02a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a02e:	6001      	str	r1, [r0, #0]
 800a030:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a032:	bf00      	nop
 800a034:	e000ed88 	.word	0xe000ed88

0800a038 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a038:	b480      	push	{r7}
 800a03a:	b085      	sub	sp, #20
 800a03c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a03e:	f3ef 8305 	mrs	r3, IPSR
 800a042:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2b0f      	cmp	r3, #15
 800a048:	d915      	bls.n	800a076 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a04a:	4a18      	ldr	r2, [pc, #96]	@ (800a0ac <vPortValidateInterruptPriority+0x74>)
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	4413      	add	r3, r2
 800a050:	781b      	ldrb	r3, [r3, #0]
 800a052:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a054:	4b16      	ldr	r3, [pc, #88]	@ (800a0b0 <vPortValidateInterruptPriority+0x78>)
 800a056:	781b      	ldrb	r3, [r3, #0]
 800a058:	7afa      	ldrb	r2, [r7, #11]
 800a05a:	429a      	cmp	r2, r3
 800a05c:	d20b      	bcs.n	800a076 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a05e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a062:	f383 8811 	msr	BASEPRI, r3
 800a066:	f3bf 8f6f 	isb	sy
 800a06a:	f3bf 8f4f 	dsb	sy
 800a06e:	607b      	str	r3, [r7, #4]
}
 800a070:	bf00      	nop
 800a072:	bf00      	nop
 800a074:	e7fd      	b.n	800a072 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a076:	4b0f      	ldr	r3, [pc, #60]	@ (800a0b4 <vPortValidateInterruptPriority+0x7c>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a07e:	4b0e      	ldr	r3, [pc, #56]	@ (800a0b8 <vPortValidateInterruptPriority+0x80>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	429a      	cmp	r2, r3
 800a084:	d90b      	bls.n	800a09e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a08a:	f383 8811 	msr	BASEPRI, r3
 800a08e:	f3bf 8f6f 	isb	sy
 800a092:	f3bf 8f4f 	dsb	sy
 800a096:	603b      	str	r3, [r7, #0]
}
 800a098:	bf00      	nop
 800a09a:	bf00      	nop
 800a09c:	e7fd      	b.n	800a09a <vPortValidateInterruptPriority+0x62>
	}
 800a09e:	bf00      	nop
 800a0a0:	3714      	adds	r7, #20
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a8:	4770      	bx	lr
 800a0aa:	bf00      	nop
 800a0ac:	e000e3f0 	.word	0xe000e3f0
 800a0b0:	20001560 	.word	0x20001560
 800a0b4:	e000ed0c 	.word	0xe000ed0c
 800a0b8:	20001564 	.word	0x20001564

0800a0bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b08a      	sub	sp, #40	@ 0x28
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a0c8:	f7fe fd86 	bl	8008bd8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a0cc:	4b5c      	ldr	r3, [pc, #368]	@ (800a240 <pvPortMalloc+0x184>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d101      	bne.n	800a0d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a0d4:	f000 f924 	bl	800a320 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a0d8:	4b5a      	ldr	r3, [pc, #360]	@ (800a244 <pvPortMalloc+0x188>)
 800a0da:	681a      	ldr	r2, [r3, #0]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	4013      	ands	r3, r2
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	f040 8095 	bne.w	800a210 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d01e      	beq.n	800a12a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a0ec:	2208      	movs	r2, #8
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	4413      	add	r3, r2
 800a0f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f003 0307 	and.w	r3, r3, #7
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d015      	beq.n	800a12a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	f023 0307 	bic.w	r3, r3, #7
 800a104:	3308      	adds	r3, #8
 800a106:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f003 0307 	and.w	r3, r3, #7
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d00b      	beq.n	800a12a <pvPortMalloc+0x6e>
	__asm volatile
 800a112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a116:	f383 8811 	msr	BASEPRI, r3
 800a11a:	f3bf 8f6f 	isb	sy
 800a11e:	f3bf 8f4f 	dsb	sy
 800a122:	617b      	str	r3, [r7, #20]
}
 800a124:	bf00      	nop
 800a126:	bf00      	nop
 800a128:	e7fd      	b.n	800a126 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d06f      	beq.n	800a210 <pvPortMalloc+0x154>
 800a130:	4b45      	ldr	r3, [pc, #276]	@ (800a248 <pvPortMalloc+0x18c>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	429a      	cmp	r2, r3
 800a138:	d86a      	bhi.n	800a210 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a13a:	4b44      	ldr	r3, [pc, #272]	@ (800a24c <pvPortMalloc+0x190>)
 800a13c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a13e:	4b43      	ldr	r3, [pc, #268]	@ (800a24c <pvPortMalloc+0x190>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a144:	e004      	b.n	800a150 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a148:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	687a      	ldr	r2, [r7, #4]
 800a156:	429a      	cmp	r2, r3
 800a158:	d903      	bls.n	800a162 <pvPortMalloc+0xa6>
 800a15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d1f1      	bne.n	800a146 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a162:	4b37      	ldr	r3, [pc, #220]	@ (800a240 <pvPortMalloc+0x184>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a168:	429a      	cmp	r2, r3
 800a16a:	d051      	beq.n	800a210 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a16c:	6a3b      	ldr	r3, [r7, #32]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	2208      	movs	r2, #8
 800a172:	4413      	add	r3, r2
 800a174:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a178:	681a      	ldr	r2, [r3, #0]
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a17e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a180:	685a      	ldr	r2, [r3, #4]
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	1ad2      	subs	r2, r2, r3
 800a186:	2308      	movs	r3, #8
 800a188:	005b      	lsls	r3, r3, #1
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d920      	bls.n	800a1d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a18e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	4413      	add	r3, r2
 800a194:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a196:	69bb      	ldr	r3, [r7, #24]
 800a198:	f003 0307 	and.w	r3, r3, #7
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d00b      	beq.n	800a1b8 <pvPortMalloc+0xfc>
	__asm volatile
 800a1a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a4:	f383 8811 	msr	BASEPRI, r3
 800a1a8:	f3bf 8f6f 	isb	sy
 800a1ac:	f3bf 8f4f 	dsb	sy
 800a1b0:	613b      	str	r3, [r7, #16]
}
 800a1b2:	bf00      	nop
 800a1b4:	bf00      	nop
 800a1b6:	e7fd      	b.n	800a1b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ba:	685a      	ldr	r2, [r3, #4]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	1ad2      	subs	r2, r2, r3
 800a1c0:	69bb      	ldr	r3, [r7, #24]
 800a1c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a1c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c6:	687a      	ldr	r2, [r7, #4]
 800a1c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a1ca:	69b8      	ldr	r0, [r7, #24]
 800a1cc:	f000 f90a 	bl	800a3e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a1d0:	4b1d      	ldr	r3, [pc, #116]	@ (800a248 <pvPortMalloc+0x18c>)
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	1ad3      	subs	r3, r2, r3
 800a1da:	4a1b      	ldr	r2, [pc, #108]	@ (800a248 <pvPortMalloc+0x18c>)
 800a1dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a1de:	4b1a      	ldr	r3, [pc, #104]	@ (800a248 <pvPortMalloc+0x18c>)
 800a1e0:	681a      	ldr	r2, [r3, #0]
 800a1e2:	4b1b      	ldr	r3, [pc, #108]	@ (800a250 <pvPortMalloc+0x194>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d203      	bcs.n	800a1f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a1ea:	4b17      	ldr	r3, [pc, #92]	@ (800a248 <pvPortMalloc+0x18c>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	4a18      	ldr	r2, [pc, #96]	@ (800a250 <pvPortMalloc+0x194>)
 800a1f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f4:	685a      	ldr	r2, [r3, #4]
 800a1f6:	4b13      	ldr	r3, [pc, #76]	@ (800a244 <pvPortMalloc+0x188>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	431a      	orrs	r2, r3
 800a1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a202:	2200      	movs	r2, #0
 800a204:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a206:	4b13      	ldr	r3, [pc, #76]	@ (800a254 <pvPortMalloc+0x198>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	3301      	adds	r3, #1
 800a20c:	4a11      	ldr	r2, [pc, #68]	@ (800a254 <pvPortMalloc+0x198>)
 800a20e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a210:	f7fe fcf0 	bl	8008bf4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a214:	69fb      	ldr	r3, [r7, #28]
 800a216:	f003 0307 	and.w	r3, r3, #7
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d00b      	beq.n	800a236 <pvPortMalloc+0x17a>
	__asm volatile
 800a21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a222:	f383 8811 	msr	BASEPRI, r3
 800a226:	f3bf 8f6f 	isb	sy
 800a22a:	f3bf 8f4f 	dsb	sy
 800a22e:	60fb      	str	r3, [r7, #12]
}
 800a230:	bf00      	nop
 800a232:	bf00      	nop
 800a234:	e7fd      	b.n	800a232 <pvPortMalloc+0x176>
	return pvReturn;
 800a236:	69fb      	ldr	r3, [r7, #28]
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3728      	adds	r7, #40	@ 0x28
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	20002128 	.word	0x20002128
 800a244:	2000213c 	.word	0x2000213c
 800a248:	2000212c 	.word	0x2000212c
 800a24c:	20002120 	.word	0x20002120
 800a250:	20002130 	.word	0x20002130
 800a254:	20002134 	.word	0x20002134

0800a258 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b086      	sub	sp, #24
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d04f      	beq.n	800a30a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a26a:	2308      	movs	r3, #8
 800a26c:	425b      	negs	r3, r3
 800a26e:	697a      	ldr	r2, [r7, #20]
 800a270:	4413      	add	r3, r2
 800a272:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	685a      	ldr	r2, [r3, #4]
 800a27c:	4b25      	ldr	r3, [pc, #148]	@ (800a314 <vPortFree+0xbc>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4013      	ands	r3, r2
 800a282:	2b00      	cmp	r3, #0
 800a284:	d10b      	bne.n	800a29e <vPortFree+0x46>
	__asm volatile
 800a286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a28a:	f383 8811 	msr	BASEPRI, r3
 800a28e:	f3bf 8f6f 	isb	sy
 800a292:	f3bf 8f4f 	dsb	sy
 800a296:	60fb      	str	r3, [r7, #12]
}
 800a298:	bf00      	nop
 800a29a:	bf00      	nop
 800a29c:	e7fd      	b.n	800a29a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d00b      	beq.n	800a2be <vPortFree+0x66>
	__asm volatile
 800a2a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2aa:	f383 8811 	msr	BASEPRI, r3
 800a2ae:	f3bf 8f6f 	isb	sy
 800a2b2:	f3bf 8f4f 	dsb	sy
 800a2b6:	60bb      	str	r3, [r7, #8]
}
 800a2b8:	bf00      	nop
 800a2ba:	bf00      	nop
 800a2bc:	e7fd      	b.n	800a2ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	685a      	ldr	r2, [r3, #4]
 800a2c2:	4b14      	ldr	r3, [pc, #80]	@ (800a314 <vPortFree+0xbc>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4013      	ands	r3, r2
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d01e      	beq.n	800a30a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d11a      	bne.n	800a30a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	685a      	ldr	r2, [r3, #4]
 800a2d8:	4b0e      	ldr	r3, [pc, #56]	@ (800a314 <vPortFree+0xbc>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	43db      	mvns	r3, r3
 800a2de:	401a      	ands	r2, r3
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a2e4:	f7fe fc78 	bl	8008bd8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	685a      	ldr	r2, [r3, #4]
 800a2ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a318 <vPortFree+0xc0>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4413      	add	r3, r2
 800a2f2:	4a09      	ldr	r2, [pc, #36]	@ (800a318 <vPortFree+0xc0>)
 800a2f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a2f6:	6938      	ldr	r0, [r7, #16]
 800a2f8:	f000 f874 	bl	800a3e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a2fc:	4b07      	ldr	r3, [pc, #28]	@ (800a31c <vPortFree+0xc4>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	3301      	adds	r3, #1
 800a302:	4a06      	ldr	r2, [pc, #24]	@ (800a31c <vPortFree+0xc4>)
 800a304:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a306:	f7fe fc75 	bl	8008bf4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a30a:	bf00      	nop
 800a30c:	3718      	adds	r7, #24
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
 800a312:	bf00      	nop
 800a314:	2000213c 	.word	0x2000213c
 800a318:	2000212c 	.word	0x2000212c
 800a31c:	20002138 	.word	0x20002138

0800a320 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a320:	b480      	push	{r7}
 800a322:	b085      	sub	sp, #20
 800a324:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a326:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a32a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a32c:	4b27      	ldr	r3, [pc, #156]	@ (800a3cc <prvHeapInit+0xac>)
 800a32e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	f003 0307 	and.w	r3, r3, #7
 800a336:	2b00      	cmp	r3, #0
 800a338:	d00c      	beq.n	800a354 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	3307      	adds	r3, #7
 800a33e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f023 0307 	bic.w	r3, r3, #7
 800a346:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a348:	68ba      	ldr	r2, [r7, #8]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	1ad3      	subs	r3, r2, r3
 800a34e:	4a1f      	ldr	r2, [pc, #124]	@ (800a3cc <prvHeapInit+0xac>)
 800a350:	4413      	add	r3, r2
 800a352:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a358:	4a1d      	ldr	r2, [pc, #116]	@ (800a3d0 <prvHeapInit+0xb0>)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a35e:	4b1c      	ldr	r3, [pc, #112]	@ (800a3d0 <prvHeapInit+0xb0>)
 800a360:	2200      	movs	r2, #0
 800a362:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	68ba      	ldr	r2, [r7, #8]
 800a368:	4413      	add	r3, r2
 800a36a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a36c:	2208      	movs	r2, #8
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	1a9b      	subs	r3, r3, r2
 800a372:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	f023 0307 	bic.w	r3, r3, #7
 800a37a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	4a15      	ldr	r2, [pc, #84]	@ (800a3d4 <prvHeapInit+0xb4>)
 800a380:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a382:	4b14      	ldr	r3, [pc, #80]	@ (800a3d4 <prvHeapInit+0xb4>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	2200      	movs	r2, #0
 800a388:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a38a:	4b12      	ldr	r3, [pc, #72]	@ (800a3d4 <prvHeapInit+0xb4>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	2200      	movs	r2, #0
 800a390:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	68fa      	ldr	r2, [r7, #12]
 800a39a:	1ad2      	subs	r2, r2, r3
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a3a0:	4b0c      	ldr	r3, [pc, #48]	@ (800a3d4 <prvHeapInit+0xb4>)
 800a3a2:	681a      	ldr	r2, [r3, #0]
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	685b      	ldr	r3, [r3, #4]
 800a3ac:	4a0a      	ldr	r2, [pc, #40]	@ (800a3d8 <prvHeapInit+0xb8>)
 800a3ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	685b      	ldr	r3, [r3, #4]
 800a3b4:	4a09      	ldr	r2, [pc, #36]	@ (800a3dc <prvHeapInit+0xbc>)
 800a3b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a3b8:	4b09      	ldr	r3, [pc, #36]	@ (800a3e0 <prvHeapInit+0xc0>)
 800a3ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a3be:	601a      	str	r2, [r3, #0]
}
 800a3c0:	bf00      	nop
 800a3c2:	3714      	adds	r7, #20
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ca:	4770      	bx	lr
 800a3cc:	20001568 	.word	0x20001568
 800a3d0:	20002120 	.word	0x20002120
 800a3d4:	20002128 	.word	0x20002128
 800a3d8:	20002130 	.word	0x20002130
 800a3dc:	2000212c 	.word	0x2000212c
 800a3e0:	2000213c 	.word	0x2000213c

0800a3e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b085      	sub	sp, #20
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a3ec:	4b28      	ldr	r3, [pc, #160]	@ (800a490 <prvInsertBlockIntoFreeList+0xac>)
 800a3ee:	60fb      	str	r3, [r7, #12]
 800a3f0:	e002      	b.n	800a3f8 <prvInsertBlockIntoFreeList+0x14>
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	60fb      	str	r3, [r7, #12]
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	429a      	cmp	r2, r3
 800a400:	d8f7      	bhi.n	800a3f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	685b      	ldr	r3, [r3, #4]
 800a40a:	68ba      	ldr	r2, [r7, #8]
 800a40c:	4413      	add	r3, r2
 800a40e:	687a      	ldr	r2, [r7, #4]
 800a410:	429a      	cmp	r2, r3
 800a412:	d108      	bne.n	800a426 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	685a      	ldr	r2, [r3, #4]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	441a      	add	r2, r3
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	685b      	ldr	r3, [r3, #4]
 800a42e:	68ba      	ldr	r2, [r7, #8]
 800a430:	441a      	add	r2, r3
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	429a      	cmp	r2, r3
 800a438:	d118      	bne.n	800a46c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	681a      	ldr	r2, [r3, #0]
 800a43e:	4b15      	ldr	r3, [pc, #84]	@ (800a494 <prvInsertBlockIntoFreeList+0xb0>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	429a      	cmp	r2, r3
 800a444:	d00d      	beq.n	800a462 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	685a      	ldr	r2, [r3, #4]
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	441a      	add	r2, r3
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	681a      	ldr	r2, [r3, #0]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	601a      	str	r2, [r3, #0]
 800a460:	e008      	b.n	800a474 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a462:	4b0c      	ldr	r3, [pc, #48]	@ (800a494 <prvInsertBlockIntoFreeList+0xb0>)
 800a464:	681a      	ldr	r2, [r3, #0]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	601a      	str	r2, [r3, #0]
 800a46a:	e003      	b.n	800a474 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681a      	ldr	r2, [r3, #0]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a474:	68fa      	ldr	r2, [r7, #12]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	429a      	cmp	r2, r3
 800a47a:	d002      	beq.n	800a482 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a482:	bf00      	nop
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
 800a48e:	bf00      	nop
 800a490:	20002120 	.word	0x20002120
 800a494:	20002128 	.word	0x20002128

0800a498 <__cvt>:
 800a498:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a49c:	ec57 6b10 	vmov	r6, r7, d0
 800a4a0:	2f00      	cmp	r7, #0
 800a4a2:	460c      	mov	r4, r1
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	463b      	mov	r3, r7
 800a4a8:	bfbb      	ittet	lt
 800a4aa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a4ae:	461f      	movlt	r7, r3
 800a4b0:	2300      	movge	r3, #0
 800a4b2:	232d      	movlt	r3, #45	@ 0x2d
 800a4b4:	700b      	strb	r3, [r1, #0]
 800a4b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a4b8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a4bc:	4691      	mov	r9, r2
 800a4be:	f023 0820 	bic.w	r8, r3, #32
 800a4c2:	bfbc      	itt	lt
 800a4c4:	4632      	movlt	r2, r6
 800a4c6:	4616      	movlt	r6, r2
 800a4c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a4cc:	d005      	beq.n	800a4da <__cvt+0x42>
 800a4ce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a4d2:	d100      	bne.n	800a4d6 <__cvt+0x3e>
 800a4d4:	3401      	adds	r4, #1
 800a4d6:	2102      	movs	r1, #2
 800a4d8:	e000      	b.n	800a4dc <__cvt+0x44>
 800a4da:	2103      	movs	r1, #3
 800a4dc:	ab03      	add	r3, sp, #12
 800a4de:	9301      	str	r3, [sp, #4]
 800a4e0:	ab02      	add	r3, sp, #8
 800a4e2:	9300      	str	r3, [sp, #0]
 800a4e4:	ec47 6b10 	vmov	d0, r6, r7
 800a4e8:	4653      	mov	r3, sl
 800a4ea:	4622      	mov	r2, r4
 800a4ec:	f000 fe68 	bl	800b1c0 <_dtoa_r>
 800a4f0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a4f4:	4605      	mov	r5, r0
 800a4f6:	d119      	bne.n	800a52c <__cvt+0x94>
 800a4f8:	f019 0f01 	tst.w	r9, #1
 800a4fc:	d00e      	beq.n	800a51c <__cvt+0x84>
 800a4fe:	eb00 0904 	add.w	r9, r0, r4
 800a502:	2200      	movs	r2, #0
 800a504:	2300      	movs	r3, #0
 800a506:	4630      	mov	r0, r6
 800a508:	4639      	mov	r1, r7
 800a50a:	f7f6 fadd 	bl	8000ac8 <__aeabi_dcmpeq>
 800a50e:	b108      	cbz	r0, 800a514 <__cvt+0x7c>
 800a510:	f8cd 900c 	str.w	r9, [sp, #12]
 800a514:	2230      	movs	r2, #48	@ 0x30
 800a516:	9b03      	ldr	r3, [sp, #12]
 800a518:	454b      	cmp	r3, r9
 800a51a:	d31e      	bcc.n	800a55a <__cvt+0xc2>
 800a51c:	9b03      	ldr	r3, [sp, #12]
 800a51e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a520:	1b5b      	subs	r3, r3, r5
 800a522:	4628      	mov	r0, r5
 800a524:	6013      	str	r3, [r2, #0]
 800a526:	b004      	add	sp, #16
 800a528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a52c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a530:	eb00 0904 	add.w	r9, r0, r4
 800a534:	d1e5      	bne.n	800a502 <__cvt+0x6a>
 800a536:	7803      	ldrb	r3, [r0, #0]
 800a538:	2b30      	cmp	r3, #48	@ 0x30
 800a53a:	d10a      	bne.n	800a552 <__cvt+0xba>
 800a53c:	2200      	movs	r2, #0
 800a53e:	2300      	movs	r3, #0
 800a540:	4630      	mov	r0, r6
 800a542:	4639      	mov	r1, r7
 800a544:	f7f6 fac0 	bl	8000ac8 <__aeabi_dcmpeq>
 800a548:	b918      	cbnz	r0, 800a552 <__cvt+0xba>
 800a54a:	f1c4 0401 	rsb	r4, r4, #1
 800a54e:	f8ca 4000 	str.w	r4, [sl]
 800a552:	f8da 3000 	ldr.w	r3, [sl]
 800a556:	4499      	add	r9, r3
 800a558:	e7d3      	b.n	800a502 <__cvt+0x6a>
 800a55a:	1c59      	adds	r1, r3, #1
 800a55c:	9103      	str	r1, [sp, #12]
 800a55e:	701a      	strb	r2, [r3, #0]
 800a560:	e7d9      	b.n	800a516 <__cvt+0x7e>

0800a562 <__exponent>:
 800a562:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a564:	2900      	cmp	r1, #0
 800a566:	bfba      	itte	lt
 800a568:	4249      	neglt	r1, r1
 800a56a:	232d      	movlt	r3, #45	@ 0x2d
 800a56c:	232b      	movge	r3, #43	@ 0x2b
 800a56e:	2909      	cmp	r1, #9
 800a570:	7002      	strb	r2, [r0, #0]
 800a572:	7043      	strb	r3, [r0, #1]
 800a574:	dd29      	ble.n	800a5ca <__exponent+0x68>
 800a576:	f10d 0307 	add.w	r3, sp, #7
 800a57a:	461d      	mov	r5, r3
 800a57c:	270a      	movs	r7, #10
 800a57e:	461a      	mov	r2, r3
 800a580:	fbb1 f6f7 	udiv	r6, r1, r7
 800a584:	fb07 1416 	mls	r4, r7, r6, r1
 800a588:	3430      	adds	r4, #48	@ 0x30
 800a58a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a58e:	460c      	mov	r4, r1
 800a590:	2c63      	cmp	r4, #99	@ 0x63
 800a592:	f103 33ff 	add.w	r3, r3, #4294967295
 800a596:	4631      	mov	r1, r6
 800a598:	dcf1      	bgt.n	800a57e <__exponent+0x1c>
 800a59a:	3130      	adds	r1, #48	@ 0x30
 800a59c:	1e94      	subs	r4, r2, #2
 800a59e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a5a2:	1c41      	adds	r1, r0, #1
 800a5a4:	4623      	mov	r3, r4
 800a5a6:	42ab      	cmp	r3, r5
 800a5a8:	d30a      	bcc.n	800a5c0 <__exponent+0x5e>
 800a5aa:	f10d 0309 	add.w	r3, sp, #9
 800a5ae:	1a9b      	subs	r3, r3, r2
 800a5b0:	42ac      	cmp	r4, r5
 800a5b2:	bf88      	it	hi
 800a5b4:	2300      	movhi	r3, #0
 800a5b6:	3302      	adds	r3, #2
 800a5b8:	4403      	add	r3, r0
 800a5ba:	1a18      	subs	r0, r3, r0
 800a5bc:	b003      	add	sp, #12
 800a5be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5c0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a5c4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a5c8:	e7ed      	b.n	800a5a6 <__exponent+0x44>
 800a5ca:	2330      	movs	r3, #48	@ 0x30
 800a5cc:	3130      	adds	r1, #48	@ 0x30
 800a5ce:	7083      	strb	r3, [r0, #2]
 800a5d0:	70c1      	strb	r1, [r0, #3]
 800a5d2:	1d03      	adds	r3, r0, #4
 800a5d4:	e7f1      	b.n	800a5ba <__exponent+0x58>
	...

0800a5d8 <_printf_float>:
 800a5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5dc:	b08d      	sub	sp, #52	@ 0x34
 800a5de:	460c      	mov	r4, r1
 800a5e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a5e4:	4616      	mov	r6, r2
 800a5e6:	461f      	mov	r7, r3
 800a5e8:	4605      	mov	r5, r0
 800a5ea:	f000 fcdb 	bl	800afa4 <_localeconv_r>
 800a5ee:	6803      	ldr	r3, [r0, #0]
 800a5f0:	9304      	str	r3, [sp, #16]
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f7f5 fe3c 	bl	8000270 <strlen>
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5fc:	f8d8 3000 	ldr.w	r3, [r8]
 800a600:	9005      	str	r0, [sp, #20]
 800a602:	3307      	adds	r3, #7
 800a604:	f023 0307 	bic.w	r3, r3, #7
 800a608:	f103 0208 	add.w	r2, r3, #8
 800a60c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a610:	f8d4 b000 	ldr.w	fp, [r4]
 800a614:	f8c8 2000 	str.w	r2, [r8]
 800a618:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a61c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a620:	9307      	str	r3, [sp, #28]
 800a622:	f8cd 8018 	str.w	r8, [sp, #24]
 800a626:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a62a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a62e:	4b9c      	ldr	r3, [pc, #624]	@ (800a8a0 <_printf_float+0x2c8>)
 800a630:	f04f 32ff 	mov.w	r2, #4294967295
 800a634:	f7f6 fa7a 	bl	8000b2c <__aeabi_dcmpun>
 800a638:	bb70      	cbnz	r0, 800a698 <_printf_float+0xc0>
 800a63a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a63e:	4b98      	ldr	r3, [pc, #608]	@ (800a8a0 <_printf_float+0x2c8>)
 800a640:	f04f 32ff 	mov.w	r2, #4294967295
 800a644:	f7f6 fa54 	bl	8000af0 <__aeabi_dcmple>
 800a648:	bb30      	cbnz	r0, 800a698 <_printf_float+0xc0>
 800a64a:	2200      	movs	r2, #0
 800a64c:	2300      	movs	r3, #0
 800a64e:	4640      	mov	r0, r8
 800a650:	4649      	mov	r1, r9
 800a652:	f7f6 fa43 	bl	8000adc <__aeabi_dcmplt>
 800a656:	b110      	cbz	r0, 800a65e <_printf_float+0x86>
 800a658:	232d      	movs	r3, #45	@ 0x2d
 800a65a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a65e:	4a91      	ldr	r2, [pc, #580]	@ (800a8a4 <_printf_float+0x2cc>)
 800a660:	4b91      	ldr	r3, [pc, #580]	@ (800a8a8 <_printf_float+0x2d0>)
 800a662:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a666:	bf8c      	ite	hi
 800a668:	4690      	movhi	r8, r2
 800a66a:	4698      	movls	r8, r3
 800a66c:	2303      	movs	r3, #3
 800a66e:	6123      	str	r3, [r4, #16]
 800a670:	f02b 0304 	bic.w	r3, fp, #4
 800a674:	6023      	str	r3, [r4, #0]
 800a676:	f04f 0900 	mov.w	r9, #0
 800a67a:	9700      	str	r7, [sp, #0]
 800a67c:	4633      	mov	r3, r6
 800a67e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a680:	4621      	mov	r1, r4
 800a682:	4628      	mov	r0, r5
 800a684:	f000 f9d2 	bl	800aa2c <_printf_common>
 800a688:	3001      	adds	r0, #1
 800a68a:	f040 808d 	bne.w	800a7a8 <_printf_float+0x1d0>
 800a68e:	f04f 30ff 	mov.w	r0, #4294967295
 800a692:	b00d      	add	sp, #52	@ 0x34
 800a694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a698:	4642      	mov	r2, r8
 800a69a:	464b      	mov	r3, r9
 800a69c:	4640      	mov	r0, r8
 800a69e:	4649      	mov	r1, r9
 800a6a0:	f7f6 fa44 	bl	8000b2c <__aeabi_dcmpun>
 800a6a4:	b140      	cbz	r0, 800a6b8 <_printf_float+0xe0>
 800a6a6:	464b      	mov	r3, r9
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	bfbc      	itt	lt
 800a6ac:	232d      	movlt	r3, #45	@ 0x2d
 800a6ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a6b2:	4a7e      	ldr	r2, [pc, #504]	@ (800a8ac <_printf_float+0x2d4>)
 800a6b4:	4b7e      	ldr	r3, [pc, #504]	@ (800a8b0 <_printf_float+0x2d8>)
 800a6b6:	e7d4      	b.n	800a662 <_printf_float+0x8a>
 800a6b8:	6863      	ldr	r3, [r4, #4]
 800a6ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a6be:	9206      	str	r2, [sp, #24]
 800a6c0:	1c5a      	adds	r2, r3, #1
 800a6c2:	d13b      	bne.n	800a73c <_printf_float+0x164>
 800a6c4:	2306      	movs	r3, #6
 800a6c6:	6063      	str	r3, [r4, #4]
 800a6c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	6022      	str	r2, [r4, #0]
 800a6d0:	9303      	str	r3, [sp, #12]
 800a6d2:	ab0a      	add	r3, sp, #40	@ 0x28
 800a6d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a6d8:	ab09      	add	r3, sp, #36	@ 0x24
 800a6da:	9300      	str	r3, [sp, #0]
 800a6dc:	6861      	ldr	r1, [r4, #4]
 800a6de:	ec49 8b10 	vmov	d0, r8, r9
 800a6e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a6e6:	4628      	mov	r0, r5
 800a6e8:	f7ff fed6 	bl	800a498 <__cvt>
 800a6ec:	9b06      	ldr	r3, [sp, #24]
 800a6ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a6f0:	2b47      	cmp	r3, #71	@ 0x47
 800a6f2:	4680      	mov	r8, r0
 800a6f4:	d129      	bne.n	800a74a <_printf_float+0x172>
 800a6f6:	1cc8      	adds	r0, r1, #3
 800a6f8:	db02      	blt.n	800a700 <_printf_float+0x128>
 800a6fa:	6863      	ldr	r3, [r4, #4]
 800a6fc:	4299      	cmp	r1, r3
 800a6fe:	dd41      	ble.n	800a784 <_printf_float+0x1ac>
 800a700:	f1aa 0a02 	sub.w	sl, sl, #2
 800a704:	fa5f fa8a 	uxtb.w	sl, sl
 800a708:	3901      	subs	r1, #1
 800a70a:	4652      	mov	r2, sl
 800a70c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a710:	9109      	str	r1, [sp, #36]	@ 0x24
 800a712:	f7ff ff26 	bl	800a562 <__exponent>
 800a716:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a718:	1813      	adds	r3, r2, r0
 800a71a:	2a01      	cmp	r2, #1
 800a71c:	4681      	mov	r9, r0
 800a71e:	6123      	str	r3, [r4, #16]
 800a720:	dc02      	bgt.n	800a728 <_printf_float+0x150>
 800a722:	6822      	ldr	r2, [r4, #0]
 800a724:	07d2      	lsls	r2, r2, #31
 800a726:	d501      	bpl.n	800a72c <_printf_float+0x154>
 800a728:	3301      	adds	r3, #1
 800a72a:	6123      	str	r3, [r4, #16]
 800a72c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a730:	2b00      	cmp	r3, #0
 800a732:	d0a2      	beq.n	800a67a <_printf_float+0xa2>
 800a734:	232d      	movs	r3, #45	@ 0x2d
 800a736:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a73a:	e79e      	b.n	800a67a <_printf_float+0xa2>
 800a73c:	9a06      	ldr	r2, [sp, #24]
 800a73e:	2a47      	cmp	r2, #71	@ 0x47
 800a740:	d1c2      	bne.n	800a6c8 <_printf_float+0xf0>
 800a742:	2b00      	cmp	r3, #0
 800a744:	d1c0      	bne.n	800a6c8 <_printf_float+0xf0>
 800a746:	2301      	movs	r3, #1
 800a748:	e7bd      	b.n	800a6c6 <_printf_float+0xee>
 800a74a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a74e:	d9db      	bls.n	800a708 <_printf_float+0x130>
 800a750:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a754:	d118      	bne.n	800a788 <_printf_float+0x1b0>
 800a756:	2900      	cmp	r1, #0
 800a758:	6863      	ldr	r3, [r4, #4]
 800a75a:	dd0b      	ble.n	800a774 <_printf_float+0x19c>
 800a75c:	6121      	str	r1, [r4, #16]
 800a75e:	b913      	cbnz	r3, 800a766 <_printf_float+0x18e>
 800a760:	6822      	ldr	r2, [r4, #0]
 800a762:	07d0      	lsls	r0, r2, #31
 800a764:	d502      	bpl.n	800a76c <_printf_float+0x194>
 800a766:	3301      	adds	r3, #1
 800a768:	440b      	add	r3, r1
 800a76a:	6123      	str	r3, [r4, #16]
 800a76c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a76e:	f04f 0900 	mov.w	r9, #0
 800a772:	e7db      	b.n	800a72c <_printf_float+0x154>
 800a774:	b913      	cbnz	r3, 800a77c <_printf_float+0x1a4>
 800a776:	6822      	ldr	r2, [r4, #0]
 800a778:	07d2      	lsls	r2, r2, #31
 800a77a:	d501      	bpl.n	800a780 <_printf_float+0x1a8>
 800a77c:	3302      	adds	r3, #2
 800a77e:	e7f4      	b.n	800a76a <_printf_float+0x192>
 800a780:	2301      	movs	r3, #1
 800a782:	e7f2      	b.n	800a76a <_printf_float+0x192>
 800a784:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a788:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a78a:	4299      	cmp	r1, r3
 800a78c:	db05      	blt.n	800a79a <_printf_float+0x1c2>
 800a78e:	6823      	ldr	r3, [r4, #0]
 800a790:	6121      	str	r1, [r4, #16]
 800a792:	07d8      	lsls	r0, r3, #31
 800a794:	d5ea      	bpl.n	800a76c <_printf_float+0x194>
 800a796:	1c4b      	adds	r3, r1, #1
 800a798:	e7e7      	b.n	800a76a <_printf_float+0x192>
 800a79a:	2900      	cmp	r1, #0
 800a79c:	bfd4      	ite	le
 800a79e:	f1c1 0202 	rsble	r2, r1, #2
 800a7a2:	2201      	movgt	r2, #1
 800a7a4:	4413      	add	r3, r2
 800a7a6:	e7e0      	b.n	800a76a <_printf_float+0x192>
 800a7a8:	6823      	ldr	r3, [r4, #0]
 800a7aa:	055a      	lsls	r2, r3, #21
 800a7ac:	d407      	bmi.n	800a7be <_printf_float+0x1e6>
 800a7ae:	6923      	ldr	r3, [r4, #16]
 800a7b0:	4642      	mov	r2, r8
 800a7b2:	4631      	mov	r1, r6
 800a7b4:	4628      	mov	r0, r5
 800a7b6:	47b8      	blx	r7
 800a7b8:	3001      	adds	r0, #1
 800a7ba:	d12b      	bne.n	800a814 <_printf_float+0x23c>
 800a7bc:	e767      	b.n	800a68e <_printf_float+0xb6>
 800a7be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a7c2:	f240 80dd 	bls.w	800a980 <_printf_float+0x3a8>
 800a7c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	f7f6 f97b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	d033      	beq.n	800a83e <_printf_float+0x266>
 800a7d6:	4a37      	ldr	r2, [pc, #220]	@ (800a8b4 <_printf_float+0x2dc>)
 800a7d8:	2301      	movs	r3, #1
 800a7da:	4631      	mov	r1, r6
 800a7dc:	4628      	mov	r0, r5
 800a7de:	47b8      	blx	r7
 800a7e0:	3001      	adds	r0, #1
 800a7e2:	f43f af54 	beq.w	800a68e <_printf_float+0xb6>
 800a7e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a7ea:	4543      	cmp	r3, r8
 800a7ec:	db02      	blt.n	800a7f4 <_printf_float+0x21c>
 800a7ee:	6823      	ldr	r3, [r4, #0]
 800a7f0:	07d8      	lsls	r0, r3, #31
 800a7f2:	d50f      	bpl.n	800a814 <_printf_float+0x23c>
 800a7f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7f8:	4631      	mov	r1, r6
 800a7fa:	4628      	mov	r0, r5
 800a7fc:	47b8      	blx	r7
 800a7fe:	3001      	adds	r0, #1
 800a800:	f43f af45 	beq.w	800a68e <_printf_float+0xb6>
 800a804:	f04f 0900 	mov.w	r9, #0
 800a808:	f108 38ff 	add.w	r8, r8, #4294967295
 800a80c:	f104 0a1a 	add.w	sl, r4, #26
 800a810:	45c8      	cmp	r8, r9
 800a812:	dc09      	bgt.n	800a828 <_printf_float+0x250>
 800a814:	6823      	ldr	r3, [r4, #0]
 800a816:	079b      	lsls	r3, r3, #30
 800a818:	f100 8103 	bmi.w	800aa22 <_printf_float+0x44a>
 800a81c:	68e0      	ldr	r0, [r4, #12]
 800a81e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a820:	4298      	cmp	r0, r3
 800a822:	bfb8      	it	lt
 800a824:	4618      	movlt	r0, r3
 800a826:	e734      	b.n	800a692 <_printf_float+0xba>
 800a828:	2301      	movs	r3, #1
 800a82a:	4652      	mov	r2, sl
 800a82c:	4631      	mov	r1, r6
 800a82e:	4628      	mov	r0, r5
 800a830:	47b8      	blx	r7
 800a832:	3001      	adds	r0, #1
 800a834:	f43f af2b 	beq.w	800a68e <_printf_float+0xb6>
 800a838:	f109 0901 	add.w	r9, r9, #1
 800a83c:	e7e8      	b.n	800a810 <_printf_float+0x238>
 800a83e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a840:	2b00      	cmp	r3, #0
 800a842:	dc39      	bgt.n	800a8b8 <_printf_float+0x2e0>
 800a844:	4a1b      	ldr	r2, [pc, #108]	@ (800a8b4 <_printf_float+0x2dc>)
 800a846:	2301      	movs	r3, #1
 800a848:	4631      	mov	r1, r6
 800a84a:	4628      	mov	r0, r5
 800a84c:	47b8      	blx	r7
 800a84e:	3001      	adds	r0, #1
 800a850:	f43f af1d 	beq.w	800a68e <_printf_float+0xb6>
 800a854:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a858:	ea59 0303 	orrs.w	r3, r9, r3
 800a85c:	d102      	bne.n	800a864 <_printf_float+0x28c>
 800a85e:	6823      	ldr	r3, [r4, #0]
 800a860:	07d9      	lsls	r1, r3, #31
 800a862:	d5d7      	bpl.n	800a814 <_printf_float+0x23c>
 800a864:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a868:	4631      	mov	r1, r6
 800a86a:	4628      	mov	r0, r5
 800a86c:	47b8      	blx	r7
 800a86e:	3001      	adds	r0, #1
 800a870:	f43f af0d 	beq.w	800a68e <_printf_float+0xb6>
 800a874:	f04f 0a00 	mov.w	sl, #0
 800a878:	f104 0b1a 	add.w	fp, r4, #26
 800a87c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a87e:	425b      	negs	r3, r3
 800a880:	4553      	cmp	r3, sl
 800a882:	dc01      	bgt.n	800a888 <_printf_float+0x2b0>
 800a884:	464b      	mov	r3, r9
 800a886:	e793      	b.n	800a7b0 <_printf_float+0x1d8>
 800a888:	2301      	movs	r3, #1
 800a88a:	465a      	mov	r2, fp
 800a88c:	4631      	mov	r1, r6
 800a88e:	4628      	mov	r0, r5
 800a890:	47b8      	blx	r7
 800a892:	3001      	adds	r0, #1
 800a894:	f43f aefb 	beq.w	800a68e <_printf_float+0xb6>
 800a898:	f10a 0a01 	add.w	sl, sl, #1
 800a89c:	e7ee      	b.n	800a87c <_printf_float+0x2a4>
 800a89e:	bf00      	nop
 800a8a0:	7fefffff 	.word	0x7fefffff
 800a8a4:	0800da7c 	.word	0x0800da7c
 800a8a8:	0800da78 	.word	0x0800da78
 800a8ac:	0800da84 	.word	0x0800da84
 800a8b0:	0800da80 	.word	0x0800da80
 800a8b4:	0800da88 	.word	0x0800da88
 800a8b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a8ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a8be:	4553      	cmp	r3, sl
 800a8c0:	bfa8      	it	ge
 800a8c2:	4653      	movge	r3, sl
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	4699      	mov	r9, r3
 800a8c8:	dc36      	bgt.n	800a938 <_printf_float+0x360>
 800a8ca:	f04f 0b00 	mov.w	fp, #0
 800a8ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a8d2:	f104 021a 	add.w	r2, r4, #26
 800a8d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a8d8:	9306      	str	r3, [sp, #24]
 800a8da:	eba3 0309 	sub.w	r3, r3, r9
 800a8de:	455b      	cmp	r3, fp
 800a8e0:	dc31      	bgt.n	800a946 <_printf_float+0x36e>
 800a8e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8e4:	459a      	cmp	sl, r3
 800a8e6:	dc3a      	bgt.n	800a95e <_printf_float+0x386>
 800a8e8:	6823      	ldr	r3, [r4, #0]
 800a8ea:	07da      	lsls	r2, r3, #31
 800a8ec:	d437      	bmi.n	800a95e <_printf_float+0x386>
 800a8ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8f0:	ebaa 0903 	sub.w	r9, sl, r3
 800a8f4:	9b06      	ldr	r3, [sp, #24]
 800a8f6:	ebaa 0303 	sub.w	r3, sl, r3
 800a8fa:	4599      	cmp	r9, r3
 800a8fc:	bfa8      	it	ge
 800a8fe:	4699      	movge	r9, r3
 800a900:	f1b9 0f00 	cmp.w	r9, #0
 800a904:	dc33      	bgt.n	800a96e <_printf_float+0x396>
 800a906:	f04f 0800 	mov.w	r8, #0
 800a90a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a90e:	f104 0b1a 	add.w	fp, r4, #26
 800a912:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a914:	ebaa 0303 	sub.w	r3, sl, r3
 800a918:	eba3 0309 	sub.w	r3, r3, r9
 800a91c:	4543      	cmp	r3, r8
 800a91e:	f77f af79 	ble.w	800a814 <_printf_float+0x23c>
 800a922:	2301      	movs	r3, #1
 800a924:	465a      	mov	r2, fp
 800a926:	4631      	mov	r1, r6
 800a928:	4628      	mov	r0, r5
 800a92a:	47b8      	blx	r7
 800a92c:	3001      	adds	r0, #1
 800a92e:	f43f aeae 	beq.w	800a68e <_printf_float+0xb6>
 800a932:	f108 0801 	add.w	r8, r8, #1
 800a936:	e7ec      	b.n	800a912 <_printf_float+0x33a>
 800a938:	4642      	mov	r2, r8
 800a93a:	4631      	mov	r1, r6
 800a93c:	4628      	mov	r0, r5
 800a93e:	47b8      	blx	r7
 800a940:	3001      	adds	r0, #1
 800a942:	d1c2      	bne.n	800a8ca <_printf_float+0x2f2>
 800a944:	e6a3      	b.n	800a68e <_printf_float+0xb6>
 800a946:	2301      	movs	r3, #1
 800a948:	4631      	mov	r1, r6
 800a94a:	4628      	mov	r0, r5
 800a94c:	9206      	str	r2, [sp, #24]
 800a94e:	47b8      	blx	r7
 800a950:	3001      	adds	r0, #1
 800a952:	f43f ae9c 	beq.w	800a68e <_printf_float+0xb6>
 800a956:	9a06      	ldr	r2, [sp, #24]
 800a958:	f10b 0b01 	add.w	fp, fp, #1
 800a95c:	e7bb      	b.n	800a8d6 <_printf_float+0x2fe>
 800a95e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a962:	4631      	mov	r1, r6
 800a964:	4628      	mov	r0, r5
 800a966:	47b8      	blx	r7
 800a968:	3001      	adds	r0, #1
 800a96a:	d1c0      	bne.n	800a8ee <_printf_float+0x316>
 800a96c:	e68f      	b.n	800a68e <_printf_float+0xb6>
 800a96e:	9a06      	ldr	r2, [sp, #24]
 800a970:	464b      	mov	r3, r9
 800a972:	4442      	add	r2, r8
 800a974:	4631      	mov	r1, r6
 800a976:	4628      	mov	r0, r5
 800a978:	47b8      	blx	r7
 800a97a:	3001      	adds	r0, #1
 800a97c:	d1c3      	bne.n	800a906 <_printf_float+0x32e>
 800a97e:	e686      	b.n	800a68e <_printf_float+0xb6>
 800a980:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a984:	f1ba 0f01 	cmp.w	sl, #1
 800a988:	dc01      	bgt.n	800a98e <_printf_float+0x3b6>
 800a98a:	07db      	lsls	r3, r3, #31
 800a98c:	d536      	bpl.n	800a9fc <_printf_float+0x424>
 800a98e:	2301      	movs	r3, #1
 800a990:	4642      	mov	r2, r8
 800a992:	4631      	mov	r1, r6
 800a994:	4628      	mov	r0, r5
 800a996:	47b8      	blx	r7
 800a998:	3001      	adds	r0, #1
 800a99a:	f43f ae78 	beq.w	800a68e <_printf_float+0xb6>
 800a99e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9a2:	4631      	mov	r1, r6
 800a9a4:	4628      	mov	r0, r5
 800a9a6:	47b8      	blx	r7
 800a9a8:	3001      	adds	r0, #1
 800a9aa:	f43f ae70 	beq.w	800a68e <_printf_float+0xb6>
 800a9ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a9ba:	f7f6 f885 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9be:	b9c0      	cbnz	r0, 800a9f2 <_printf_float+0x41a>
 800a9c0:	4653      	mov	r3, sl
 800a9c2:	f108 0201 	add.w	r2, r8, #1
 800a9c6:	4631      	mov	r1, r6
 800a9c8:	4628      	mov	r0, r5
 800a9ca:	47b8      	blx	r7
 800a9cc:	3001      	adds	r0, #1
 800a9ce:	d10c      	bne.n	800a9ea <_printf_float+0x412>
 800a9d0:	e65d      	b.n	800a68e <_printf_float+0xb6>
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	465a      	mov	r2, fp
 800a9d6:	4631      	mov	r1, r6
 800a9d8:	4628      	mov	r0, r5
 800a9da:	47b8      	blx	r7
 800a9dc:	3001      	adds	r0, #1
 800a9de:	f43f ae56 	beq.w	800a68e <_printf_float+0xb6>
 800a9e2:	f108 0801 	add.w	r8, r8, #1
 800a9e6:	45d0      	cmp	r8, sl
 800a9e8:	dbf3      	blt.n	800a9d2 <_printf_float+0x3fa>
 800a9ea:	464b      	mov	r3, r9
 800a9ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a9f0:	e6df      	b.n	800a7b2 <_printf_float+0x1da>
 800a9f2:	f04f 0800 	mov.w	r8, #0
 800a9f6:	f104 0b1a 	add.w	fp, r4, #26
 800a9fa:	e7f4      	b.n	800a9e6 <_printf_float+0x40e>
 800a9fc:	2301      	movs	r3, #1
 800a9fe:	4642      	mov	r2, r8
 800aa00:	e7e1      	b.n	800a9c6 <_printf_float+0x3ee>
 800aa02:	2301      	movs	r3, #1
 800aa04:	464a      	mov	r2, r9
 800aa06:	4631      	mov	r1, r6
 800aa08:	4628      	mov	r0, r5
 800aa0a:	47b8      	blx	r7
 800aa0c:	3001      	adds	r0, #1
 800aa0e:	f43f ae3e 	beq.w	800a68e <_printf_float+0xb6>
 800aa12:	f108 0801 	add.w	r8, r8, #1
 800aa16:	68e3      	ldr	r3, [r4, #12]
 800aa18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aa1a:	1a5b      	subs	r3, r3, r1
 800aa1c:	4543      	cmp	r3, r8
 800aa1e:	dcf0      	bgt.n	800aa02 <_printf_float+0x42a>
 800aa20:	e6fc      	b.n	800a81c <_printf_float+0x244>
 800aa22:	f04f 0800 	mov.w	r8, #0
 800aa26:	f104 0919 	add.w	r9, r4, #25
 800aa2a:	e7f4      	b.n	800aa16 <_printf_float+0x43e>

0800aa2c <_printf_common>:
 800aa2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa30:	4616      	mov	r6, r2
 800aa32:	4698      	mov	r8, r3
 800aa34:	688a      	ldr	r2, [r1, #8]
 800aa36:	690b      	ldr	r3, [r1, #16]
 800aa38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	bfb8      	it	lt
 800aa40:	4613      	movlt	r3, r2
 800aa42:	6033      	str	r3, [r6, #0]
 800aa44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aa48:	4607      	mov	r7, r0
 800aa4a:	460c      	mov	r4, r1
 800aa4c:	b10a      	cbz	r2, 800aa52 <_printf_common+0x26>
 800aa4e:	3301      	adds	r3, #1
 800aa50:	6033      	str	r3, [r6, #0]
 800aa52:	6823      	ldr	r3, [r4, #0]
 800aa54:	0699      	lsls	r1, r3, #26
 800aa56:	bf42      	ittt	mi
 800aa58:	6833      	ldrmi	r3, [r6, #0]
 800aa5a:	3302      	addmi	r3, #2
 800aa5c:	6033      	strmi	r3, [r6, #0]
 800aa5e:	6825      	ldr	r5, [r4, #0]
 800aa60:	f015 0506 	ands.w	r5, r5, #6
 800aa64:	d106      	bne.n	800aa74 <_printf_common+0x48>
 800aa66:	f104 0a19 	add.w	sl, r4, #25
 800aa6a:	68e3      	ldr	r3, [r4, #12]
 800aa6c:	6832      	ldr	r2, [r6, #0]
 800aa6e:	1a9b      	subs	r3, r3, r2
 800aa70:	42ab      	cmp	r3, r5
 800aa72:	dc26      	bgt.n	800aac2 <_printf_common+0x96>
 800aa74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aa78:	6822      	ldr	r2, [r4, #0]
 800aa7a:	3b00      	subs	r3, #0
 800aa7c:	bf18      	it	ne
 800aa7e:	2301      	movne	r3, #1
 800aa80:	0692      	lsls	r2, r2, #26
 800aa82:	d42b      	bmi.n	800aadc <_printf_common+0xb0>
 800aa84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aa88:	4641      	mov	r1, r8
 800aa8a:	4638      	mov	r0, r7
 800aa8c:	47c8      	blx	r9
 800aa8e:	3001      	adds	r0, #1
 800aa90:	d01e      	beq.n	800aad0 <_printf_common+0xa4>
 800aa92:	6823      	ldr	r3, [r4, #0]
 800aa94:	6922      	ldr	r2, [r4, #16]
 800aa96:	f003 0306 	and.w	r3, r3, #6
 800aa9a:	2b04      	cmp	r3, #4
 800aa9c:	bf02      	ittt	eq
 800aa9e:	68e5      	ldreq	r5, [r4, #12]
 800aaa0:	6833      	ldreq	r3, [r6, #0]
 800aaa2:	1aed      	subeq	r5, r5, r3
 800aaa4:	68a3      	ldr	r3, [r4, #8]
 800aaa6:	bf0c      	ite	eq
 800aaa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aaac:	2500      	movne	r5, #0
 800aaae:	4293      	cmp	r3, r2
 800aab0:	bfc4      	itt	gt
 800aab2:	1a9b      	subgt	r3, r3, r2
 800aab4:	18ed      	addgt	r5, r5, r3
 800aab6:	2600      	movs	r6, #0
 800aab8:	341a      	adds	r4, #26
 800aaba:	42b5      	cmp	r5, r6
 800aabc:	d11a      	bne.n	800aaf4 <_printf_common+0xc8>
 800aabe:	2000      	movs	r0, #0
 800aac0:	e008      	b.n	800aad4 <_printf_common+0xa8>
 800aac2:	2301      	movs	r3, #1
 800aac4:	4652      	mov	r2, sl
 800aac6:	4641      	mov	r1, r8
 800aac8:	4638      	mov	r0, r7
 800aaca:	47c8      	blx	r9
 800aacc:	3001      	adds	r0, #1
 800aace:	d103      	bne.n	800aad8 <_printf_common+0xac>
 800aad0:	f04f 30ff 	mov.w	r0, #4294967295
 800aad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aad8:	3501      	adds	r5, #1
 800aada:	e7c6      	b.n	800aa6a <_printf_common+0x3e>
 800aadc:	18e1      	adds	r1, r4, r3
 800aade:	1c5a      	adds	r2, r3, #1
 800aae0:	2030      	movs	r0, #48	@ 0x30
 800aae2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aae6:	4422      	add	r2, r4
 800aae8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aaec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aaf0:	3302      	adds	r3, #2
 800aaf2:	e7c7      	b.n	800aa84 <_printf_common+0x58>
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	4622      	mov	r2, r4
 800aaf8:	4641      	mov	r1, r8
 800aafa:	4638      	mov	r0, r7
 800aafc:	47c8      	blx	r9
 800aafe:	3001      	adds	r0, #1
 800ab00:	d0e6      	beq.n	800aad0 <_printf_common+0xa4>
 800ab02:	3601      	adds	r6, #1
 800ab04:	e7d9      	b.n	800aaba <_printf_common+0x8e>
	...

0800ab08 <_printf_i>:
 800ab08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab0c:	7e0f      	ldrb	r7, [r1, #24]
 800ab0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab10:	2f78      	cmp	r7, #120	@ 0x78
 800ab12:	4691      	mov	r9, r2
 800ab14:	4680      	mov	r8, r0
 800ab16:	460c      	mov	r4, r1
 800ab18:	469a      	mov	sl, r3
 800ab1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab1e:	d807      	bhi.n	800ab30 <_printf_i+0x28>
 800ab20:	2f62      	cmp	r7, #98	@ 0x62
 800ab22:	d80a      	bhi.n	800ab3a <_printf_i+0x32>
 800ab24:	2f00      	cmp	r7, #0
 800ab26:	f000 80d1 	beq.w	800accc <_printf_i+0x1c4>
 800ab2a:	2f58      	cmp	r7, #88	@ 0x58
 800ab2c:	f000 80b8 	beq.w	800aca0 <_printf_i+0x198>
 800ab30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ab38:	e03a      	b.n	800abb0 <_printf_i+0xa8>
 800ab3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ab3e:	2b15      	cmp	r3, #21
 800ab40:	d8f6      	bhi.n	800ab30 <_printf_i+0x28>
 800ab42:	a101      	add	r1, pc, #4	@ (adr r1, 800ab48 <_printf_i+0x40>)
 800ab44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab48:	0800aba1 	.word	0x0800aba1
 800ab4c:	0800abb5 	.word	0x0800abb5
 800ab50:	0800ab31 	.word	0x0800ab31
 800ab54:	0800ab31 	.word	0x0800ab31
 800ab58:	0800ab31 	.word	0x0800ab31
 800ab5c:	0800ab31 	.word	0x0800ab31
 800ab60:	0800abb5 	.word	0x0800abb5
 800ab64:	0800ab31 	.word	0x0800ab31
 800ab68:	0800ab31 	.word	0x0800ab31
 800ab6c:	0800ab31 	.word	0x0800ab31
 800ab70:	0800ab31 	.word	0x0800ab31
 800ab74:	0800acb3 	.word	0x0800acb3
 800ab78:	0800abdf 	.word	0x0800abdf
 800ab7c:	0800ac6d 	.word	0x0800ac6d
 800ab80:	0800ab31 	.word	0x0800ab31
 800ab84:	0800ab31 	.word	0x0800ab31
 800ab88:	0800acd5 	.word	0x0800acd5
 800ab8c:	0800ab31 	.word	0x0800ab31
 800ab90:	0800abdf 	.word	0x0800abdf
 800ab94:	0800ab31 	.word	0x0800ab31
 800ab98:	0800ab31 	.word	0x0800ab31
 800ab9c:	0800ac75 	.word	0x0800ac75
 800aba0:	6833      	ldr	r3, [r6, #0]
 800aba2:	1d1a      	adds	r2, r3, #4
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	6032      	str	r2, [r6, #0]
 800aba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800abac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800abb0:	2301      	movs	r3, #1
 800abb2:	e09c      	b.n	800acee <_printf_i+0x1e6>
 800abb4:	6833      	ldr	r3, [r6, #0]
 800abb6:	6820      	ldr	r0, [r4, #0]
 800abb8:	1d19      	adds	r1, r3, #4
 800abba:	6031      	str	r1, [r6, #0]
 800abbc:	0606      	lsls	r6, r0, #24
 800abbe:	d501      	bpl.n	800abc4 <_printf_i+0xbc>
 800abc0:	681d      	ldr	r5, [r3, #0]
 800abc2:	e003      	b.n	800abcc <_printf_i+0xc4>
 800abc4:	0645      	lsls	r5, r0, #25
 800abc6:	d5fb      	bpl.n	800abc0 <_printf_i+0xb8>
 800abc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800abcc:	2d00      	cmp	r5, #0
 800abce:	da03      	bge.n	800abd8 <_printf_i+0xd0>
 800abd0:	232d      	movs	r3, #45	@ 0x2d
 800abd2:	426d      	negs	r5, r5
 800abd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abd8:	4858      	ldr	r0, [pc, #352]	@ (800ad3c <_printf_i+0x234>)
 800abda:	230a      	movs	r3, #10
 800abdc:	e011      	b.n	800ac02 <_printf_i+0xfa>
 800abde:	6821      	ldr	r1, [r4, #0]
 800abe0:	6833      	ldr	r3, [r6, #0]
 800abe2:	0608      	lsls	r0, r1, #24
 800abe4:	f853 5b04 	ldr.w	r5, [r3], #4
 800abe8:	d402      	bmi.n	800abf0 <_printf_i+0xe8>
 800abea:	0649      	lsls	r1, r1, #25
 800abec:	bf48      	it	mi
 800abee:	b2ad      	uxthmi	r5, r5
 800abf0:	2f6f      	cmp	r7, #111	@ 0x6f
 800abf2:	4852      	ldr	r0, [pc, #328]	@ (800ad3c <_printf_i+0x234>)
 800abf4:	6033      	str	r3, [r6, #0]
 800abf6:	bf14      	ite	ne
 800abf8:	230a      	movne	r3, #10
 800abfa:	2308      	moveq	r3, #8
 800abfc:	2100      	movs	r1, #0
 800abfe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac02:	6866      	ldr	r6, [r4, #4]
 800ac04:	60a6      	str	r6, [r4, #8]
 800ac06:	2e00      	cmp	r6, #0
 800ac08:	db05      	blt.n	800ac16 <_printf_i+0x10e>
 800ac0a:	6821      	ldr	r1, [r4, #0]
 800ac0c:	432e      	orrs	r6, r5
 800ac0e:	f021 0104 	bic.w	r1, r1, #4
 800ac12:	6021      	str	r1, [r4, #0]
 800ac14:	d04b      	beq.n	800acae <_printf_i+0x1a6>
 800ac16:	4616      	mov	r6, r2
 800ac18:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac1c:	fb03 5711 	mls	r7, r3, r1, r5
 800ac20:	5dc7      	ldrb	r7, [r0, r7]
 800ac22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac26:	462f      	mov	r7, r5
 800ac28:	42bb      	cmp	r3, r7
 800ac2a:	460d      	mov	r5, r1
 800ac2c:	d9f4      	bls.n	800ac18 <_printf_i+0x110>
 800ac2e:	2b08      	cmp	r3, #8
 800ac30:	d10b      	bne.n	800ac4a <_printf_i+0x142>
 800ac32:	6823      	ldr	r3, [r4, #0]
 800ac34:	07df      	lsls	r7, r3, #31
 800ac36:	d508      	bpl.n	800ac4a <_printf_i+0x142>
 800ac38:	6923      	ldr	r3, [r4, #16]
 800ac3a:	6861      	ldr	r1, [r4, #4]
 800ac3c:	4299      	cmp	r1, r3
 800ac3e:	bfde      	ittt	le
 800ac40:	2330      	movle	r3, #48	@ 0x30
 800ac42:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ac46:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ac4a:	1b92      	subs	r2, r2, r6
 800ac4c:	6122      	str	r2, [r4, #16]
 800ac4e:	f8cd a000 	str.w	sl, [sp]
 800ac52:	464b      	mov	r3, r9
 800ac54:	aa03      	add	r2, sp, #12
 800ac56:	4621      	mov	r1, r4
 800ac58:	4640      	mov	r0, r8
 800ac5a:	f7ff fee7 	bl	800aa2c <_printf_common>
 800ac5e:	3001      	adds	r0, #1
 800ac60:	d14a      	bne.n	800acf8 <_printf_i+0x1f0>
 800ac62:	f04f 30ff 	mov.w	r0, #4294967295
 800ac66:	b004      	add	sp, #16
 800ac68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac6c:	6823      	ldr	r3, [r4, #0]
 800ac6e:	f043 0320 	orr.w	r3, r3, #32
 800ac72:	6023      	str	r3, [r4, #0]
 800ac74:	4832      	ldr	r0, [pc, #200]	@ (800ad40 <_printf_i+0x238>)
 800ac76:	2778      	movs	r7, #120	@ 0x78
 800ac78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ac7c:	6823      	ldr	r3, [r4, #0]
 800ac7e:	6831      	ldr	r1, [r6, #0]
 800ac80:	061f      	lsls	r7, r3, #24
 800ac82:	f851 5b04 	ldr.w	r5, [r1], #4
 800ac86:	d402      	bmi.n	800ac8e <_printf_i+0x186>
 800ac88:	065f      	lsls	r7, r3, #25
 800ac8a:	bf48      	it	mi
 800ac8c:	b2ad      	uxthmi	r5, r5
 800ac8e:	6031      	str	r1, [r6, #0]
 800ac90:	07d9      	lsls	r1, r3, #31
 800ac92:	bf44      	itt	mi
 800ac94:	f043 0320 	orrmi.w	r3, r3, #32
 800ac98:	6023      	strmi	r3, [r4, #0]
 800ac9a:	b11d      	cbz	r5, 800aca4 <_printf_i+0x19c>
 800ac9c:	2310      	movs	r3, #16
 800ac9e:	e7ad      	b.n	800abfc <_printf_i+0xf4>
 800aca0:	4826      	ldr	r0, [pc, #152]	@ (800ad3c <_printf_i+0x234>)
 800aca2:	e7e9      	b.n	800ac78 <_printf_i+0x170>
 800aca4:	6823      	ldr	r3, [r4, #0]
 800aca6:	f023 0320 	bic.w	r3, r3, #32
 800acaa:	6023      	str	r3, [r4, #0]
 800acac:	e7f6      	b.n	800ac9c <_printf_i+0x194>
 800acae:	4616      	mov	r6, r2
 800acb0:	e7bd      	b.n	800ac2e <_printf_i+0x126>
 800acb2:	6833      	ldr	r3, [r6, #0]
 800acb4:	6825      	ldr	r5, [r4, #0]
 800acb6:	6961      	ldr	r1, [r4, #20]
 800acb8:	1d18      	adds	r0, r3, #4
 800acba:	6030      	str	r0, [r6, #0]
 800acbc:	062e      	lsls	r6, r5, #24
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	d501      	bpl.n	800acc6 <_printf_i+0x1be>
 800acc2:	6019      	str	r1, [r3, #0]
 800acc4:	e002      	b.n	800accc <_printf_i+0x1c4>
 800acc6:	0668      	lsls	r0, r5, #25
 800acc8:	d5fb      	bpl.n	800acc2 <_printf_i+0x1ba>
 800acca:	8019      	strh	r1, [r3, #0]
 800accc:	2300      	movs	r3, #0
 800acce:	6123      	str	r3, [r4, #16]
 800acd0:	4616      	mov	r6, r2
 800acd2:	e7bc      	b.n	800ac4e <_printf_i+0x146>
 800acd4:	6833      	ldr	r3, [r6, #0]
 800acd6:	1d1a      	adds	r2, r3, #4
 800acd8:	6032      	str	r2, [r6, #0]
 800acda:	681e      	ldr	r6, [r3, #0]
 800acdc:	6862      	ldr	r2, [r4, #4]
 800acde:	2100      	movs	r1, #0
 800ace0:	4630      	mov	r0, r6
 800ace2:	f7f5 fa75 	bl	80001d0 <memchr>
 800ace6:	b108      	cbz	r0, 800acec <_printf_i+0x1e4>
 800ace8:	1b80      	subs	r0, r0, r6
 800acea:	6060      	str	r0, [r4, #4]
 800acec:	6863      	ldr	r3, [r4, #4]
 800acee:	6123      	str	r3, [r4, #16]
 800acf0:	2300      	movs	r3, #0
 800acf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acf6:	e7aa      	b.n	800ac4e <_printf_i+0x146>
 800acf8:	6923      	ldr	r3, [r4, #16]
 800acfa:	4632      	mov	r2, r6
 800acfc:	4649      	mov	r1, r9
 800acfe:	4640      	mov	r0, r8
 800ad00:	47d0      	blx	sl
 800ad02:	3001      	adds	r0, #1
 800ad04:	d0ad      	beq.n	800ac62 <_printf_i+0x15a>
 800ad06:	6823      	ldr	r3, [r4, #0]
 800ad08:	079b      	lsls	r3, r3, #30
 800ad0a:	d413      	bmi.n	800ad34 <_printf_i+0x22c>
 800ad0c:	68e0      	ldr	r0, [r4, #12]
 800ad0e:	9b03      	ldr	r3, [sp, #12]
 800ad10:	4298      	cmp	r0, r3
 800ad12:	bfb8      	it	lt
 800ad14:	4618      	movlt	r0, r3
 800ad16:	e7a6      	b.n	800ac66 <_printf_i+0x15e>
 800ad18:	2301      	movs	r3, #1
 800ad1a:	4632      	mov	r2, r6
 800ad1c:	4649      	mov	r1, r9
 800ad1e:	4640      	mov	r0, r8
 800ad20:	47d0      	blx	sl
 800ad22:	3001      	adds	r0, #1
 800ad24:	d09d      	beq.n	800ac62 <_printf_i+0x15a>
 800ad26:	3501      	adds	r5, #1
 800ad28:	68e3      	ldr	r3, [r4, #12]
 800ad2a:	9903      	ldr	r1, [sp, #12]
 800ad2c:	1a5b      	subs	r3, r3, r1
 800ad2e:	42ab      	cmp	r3, r5
 800ad30:	dcf2      	bgt.n	800ad18 <_printf_i+0x210>
 800ad32:	e7eb      	b.n	800ad0c <_printf_i+0x204>
 800ad34:	2500      	movs	r5, #0
 800ad36:	f104 0619 	add.w	r6, r4, #25
 800ad3a:	e7f5      	b.n	800ad28 <_printf_i+0x220>
 800ad3c:	0800da8a 	.word	0x0800da8a
 800ad40:	0800da9b 	.word	0x0800da9b

0800ad44 <std>:
 800ad44:	2300      	movs	r3, #0
 800ad46:	b510      	push	{r4, lr}
 800ad48:	4604      	mov	r4, r0
 800ad4a:	e9c0 3300 	strd	r3, r3, [r0]
 800ad4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad52:	6083      	str	r3, [r0, #8]
 800ad54:	8181      	strh	r1, [r0, #12]
 800ad56:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad58:	81c2      	strh	r2, [r0, #14]
 800ad5a:	6183      	str	r3, [r0, #24]
 800ad5c:	4619      	mov	r1, r3
 800ad5e:	2208      	movs	r2, #8
 800ad60:	305c      	adds	r0, #92	@ 0x5c
 800ad62:	f000 f916 	bl	800af92 <memset>
 800ad66:	4b0d      	ldr	r3, [pc, #52]	@ (800ad9c <std+0x58>)
 800ad68:	6263      	str	r3, [r4, #36]	@ 0x24
 800ad6a:	4b0d      	ldr	r3, [pc, #52]	@ (800ada0 <std+0x5c>)
 800ad6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad6e:	4b0d      	ldr	r3, [pc, #52]	@ (800ada4 <std+0x60>)
 800ad70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad72:	4b0d      	ldr	r3, [pc, #52]	@ (800ada8 <std+0x64>)
 800ad74:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad76:	4b0d      	ldr	r3, [pc, #52]	@ (800adac <std+0x68>)
 800ad78:	6224      	str	r4, [r4, #32]
 800ad7a:	429c      	cmp	r4, r3
 800ad7c:	d006      	beq.n	800ad8c <std+0x48>
 800ad7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ad82:	4294      	cmp	r4, r2
 800ad84:	d002      	beq.n	800ad8c <std+0x48>
 800ad86:	33d0      	adds	r3, #208	@ 0xd0
 800ad88:	429c      	cmp	r4, r3
 800ad8a:	d105      	bne.n	800ad98 <std+0x54>
 800ad8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ad90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad94:	f000 b97a 	b.w	800b08c <__retarget_lock_init_recursive>
 800ad98:	bd10      	pop	{r4, pc}
 800ad9a:	bf00      	nop
 800ad9c:	0800af0d 	.word	0x0800af0d
 800ada0:	0800af2f 	.word	0x0800af2f
 800ada4:	0800af67 	.word	0x0800af67
 800ada8:	0800af8b 	.word	0x0800af8b
 800adac:	20002140 	.word	0x20002140

0800adb0 <stdio_exit_handler>:
 800adb0:	4a02      	ldr	r2, [pc, #8]	@ (800adbc <stdio_exit_handler+0xc>)
 800adb2:	4903      	ldr	r1, [pc, #12]	@ (800adc0 <stdio_exit_handler+0x10>)
 800adb4:	4803      	ldr	r0, [pc, #12]	@ (800adc4 <stdio_exit_handler+0x14>)
 800adb6:	f000 b869 	b.w	800ae8c <_fwalk_sglue>
 800adba:	bf00      	nop
 800adbc:	20000010 	.word	0x20000010
 800adc0:	0800ca0d 	.word	0x0800ca0d
 800adc4:	20000020 	.word	0x20000020

0800adc8 <cleanup_stdio>:
 800adc8:	6841      	ldr	r1, [r0, #4]
 800adca:	4b0c      	ldr	r3, [pc, #48]	@ (800adfc <cleanup_stdio+0x34>)
 800adcc:	4299      	cmp	r1, r3
 800adce:	b510      	push	{r4, lr}
 800add0:	4604      	mov	r4, r0
 800add2:	d001      	beq.n	800add8 <cleanup_stdio+0x10>
 800add4:	f001 fe1a 	bl	800ca0c <_fflush_r>
 800add8:	68a1      	ldr	r1, [r4, #8]
 800adda:	4b09      	ldr	r3, [pc, #36]	@ (800ae00 <cleanup_stdio+0x38>)
 800addc:	4299      	cmp	r1, r3
 800adde:	d002      	beq.n	800ade6 <cleanup_stdio+0x1e>
 800ade0:	4620      	mov	r0, r4
 800ade2:	f001 fe13 	bl	800ca0c <_fflush_r>
 800ade6:	68e1      	ldr	r1, [r4, #12]
 800ade8:	4b06      	ldr	r3, [pc, #24]	@ (800ae04 <cleanup_stdio+0x3c>)
 800adea:	4299      	cmp	r1, r3
 800adec:	d004      	beq.n	800adf8 <cleanup_stdio+0x30>
 800adee:	4620      	mov	r0, r4
 800adf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adf4:	f001 be0a 	b.w	800ca0c <_fflush_r>
 800adf8:	bd10      	pop	{r4, pc}
 800adfa:	bf00      	nop
 800adfc:	20002140 	.word	0x20002140
 800ae00:	200021a8 	.word	0x200021a8
 800ae04:	20002210 	.word	0x20002210

0800ae08 <global_stdio_init.part.0>:
 800ae08:	b510      	push	{r4, lr}
 800ae0a:	4b0b      	ldr	r3, [pc, #44]	@ (800ae38 <global_stdio_init.part.0+0x30>)
 800ae0c:	4c0b      	ldr	r4, [pc, #44]	@ (800ae3c <global_stdio_init.part.0+0x34>)
 800ae0e:	4a0c      	ldr	r2, [pc, #48]	@ (800ae40 <global_stdio_init.part.0+0x38>)
 800ae10:	601a      	str	r2, [r3, #0]
 800ae12:	4620      	mov	r0, r4
 800ae14:	2200      	movs	r2, #0
 800ae16:	2104      	movs	r1, #4
 800ae18:	f7ff ff94 	bl	800ad44 <std>
 800ae1c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ae20:	2201      	movs	r2, #1
 800ae22:	2109      	movs	r1, #9
 800ae24:	f7ff ff8e 	bl	800ad44 <std>
 800ae28:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ae2c:	2202      	movs	r2, #2
 800ae2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae32:	2112      	movs	r1, #18
 800ae34:	f7ff bf86 	b.w	800ad44 <std>
 800ae38:	20002278 	.word	0x20002278
 800ae3c:	20002140 	.word	0x20002140
 800ae40:	0800adb1 	.word	0x0800adb1

0800ae44 <__sfp_lock_acquire>:
 800ae44:	4801      	ldr	r0, [pc, #4]	@ (800ae4c <__sfp_lock_acquire+0x8>)
 800ae46:	f000 b922 	b.w	800b08e <__retarget_lock_acquire_recursive>
 800ae4a:	bf00      	nop
 800ae4c:	20002281 	.word	0x20002281

0800ae50 <__sfp_lock_release>:
 800ae50:	4801      	ldr	r0, [pc, #4]	@ (800ae58 <__sfp_lock_release+0x8>)
 800ae52:	f000 b91d 	b.w	800b090 <__retarget_lock_release_recursive>
 800ae56:	bf00      	nop
 800ae58:	20002281 	.word	0x20002281

0800ae5c <__sinit>:
 800ae5c:	b510      	push	{r4, lr}
 800ae5e:	4604      	mov	r4, r0
 800ae60:	f7ff fff0 	bl	800ae44 <__sfp_lock_acquire>
 800ae64:	6a23      	ldr	r3, [r4, #32]
 800ae66:	b11b      	cbz	r3, 800ae70 <__sinit+0x14>
 800ae68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae6c:	f7ff bff0 	b.w	800ae50 <__sfp_lock_release>
 800ae70:	4b04      	ldr	r3, [pc, #16]	@ (800ae84 <__sinit+0x28>)
 800ae72:	6223      	str	r3, [r4, #32]
 800ae74:	4b04      	ldr	r3, [pc, #16]	@ (800ae88 <__sinit+0x2c>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d1f5      	bne.n	800ae68 <__sinit+0xc>
 800ae7c:	f7ff ffc4 	bl	800ae08 <global_stdio_init.part.0>
 800ae80:	e7f2      	b.n	800ae68 <__sinit+0xc>
 800ae82:	bf00      	nop
 800ae84:	0800adc9 	.word	0x0800adc9
 800ae88:	20002278 	.word	0x20002278

0800ae8c <_fwalk_sglue>:
 800ae8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae90:	4607      	mov	r7, r0
 800ae92:	4688      	mov	r8, r1
 800ae94:	4614      	mov	r4, r2
 800ae96:	2600      	movs	r6, #0
 800ae98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae9c:	f1b9 0901 	subs.w	r9, r9, #1
 800aea0:	d505      	bpl.n	800aeae <_fwalk_sglue+0x22>
 800aea2:	6824      	ldr	r4, [r4, #0]
 800aea4:	2c00      	cmp	r4, #0
 800aea6:	d1f7      	bne.n	800ae98 <_fwalk_sglue+0xc>
 800aea8:	4630      	mov	r0, r6
 800aeaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeae:	89ab      	ldrh	r3, [r5, #12]
 800aeb0:	2b01      	cmp	r3, #1
 800aeb2:	d907      	bls.n	800aec4 <_fwalk_sglue+0x38>
 800aeb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aeb8:	3301      	adds	r3, #1
 800aeba:	d003      	beq.n	800aec4 <_fwalk_sglue+0x38>
 800aebc:	4629      	mov	r1, r5
 800aebe:	4638      	mov	r0, r7
 800aec0:	47c0      	blx	r8
 800aec2:	4306      	orrs	r6, r0
 800aec4:	3568      	adds	r5, #104	@ 0x68
 800aec6:	e7e9      	b.n	800ae9c <_fwalk_sglue+0x10>

0800aec8 <siprintf>:
 800aec8:	b40e      	push	{r1, r2, r3}
 800aeca:	b510      	push	{r4, lr}
 800aecc:	b09d      	sub	sp, #116	@ 0x74
 800aece:	ab1f      	add	r3, sp, #124	@ 0x7c
 800aed0:	9002      	str	r0, [sp, #8]
 800aed2:	9006      	str	r0, [sp, #24]
 800aed4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800aed8:	480a      	ldr	r0, [pc, #40]	@ (800af04 <siprintf+0x3c>)
 800aeda:	9107      	str	r1, [sp, #28]
 800aedc:	9104      	str	r1, [sp, #16]
 800aede:	490a      	ldr	r1, [pc, #40]	@ (800af08 <siprintf+0x40>)
 800aee0:	f853 2b04 	ldr.w	r2, [r3], #4
 800aee4:	9105      	str	r1, [sp, #20]
 800aee6:	2400      	movs	r4, #0
 800aee8:	a902      	add	r1, sp, #8
 800aeea:	6800      	ldr	r0, [r0, #0]
 800aeec:	9301      	str	r3, [sp, #4]
 800aeee:	941b      	str	r4, [sp, #108]	@ 0x6c
 800aef0:	f001 fc0c 	bl	800c70c <_svfiprintf_r>
 800aef4:	9b02      	ldr	r3, [sp, #8]
 800aef6:	701c      	strb	r4, [r3, #0]
 800aef8:	b01d      	add	sp, #116	@ 0x74
 800aefa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aefe:	b003      	add	sp, #12
 800af00:	4770      	bx	lr
 800af02:	bf00      	nop
 800af04:	2000001c 	.word	0x2000001c
 800af08:	ffff0208 	.word	0xffff0208

0800af0c <__sread>:
 800af0c:	b510      	push	{r4, lr}
 800af0e:	460c      	mov	r4, r1
 800af10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af14:	f000 f86c 	bl	800aff0 <_read_r>
 800af18:	2800      	cmp	r0, #0
 800af1a:	bfab      	itete	ge
 800af1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800af1e:	89a3      	ldrhlt	r3, [r4, #12]
 800af20:	181b      	addge	r3, r3, r0
 800af22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af26:	bfac      	ite	ge
 800af28:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af2a:	81a3      	strhlt	r3, [r4, #12]
 800af2c:	bd10      	pop	{r4, pc}

0800af2e <__swrite>:
 800af2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af32:	461f      	mov	r7, r3
 800af34:	898b      	ldrh	r3, [r1, #12]
 800af36:	05db      	lsls	r3, r3, #23
 800af38:	4605      	mov	r5, r0
 800af3a:	460c      	mov	r4, r1
 800af3c:	4616      	mov	r6, r2
 800af3e:	d505      	bpl.n	800af4c <__swrite+0x1e>
 800af40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af44:	2302      	movs	r3, #2
 800af46:	2200      	movs	r2, #0
 800af48:	f000 f840 	bl	800afcc <_lseek_r>
 800af4c:	89a3      	ldrh	r3, [r4, #12]
 800af4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af56:	81a3      	strh	r3, [r4, #12]
 800af58:	4632      	mov	r2, r6
 800af5a:	463b      	mov	r3, r7
 800af5c:	4628      	mov	r0, r5
 800af5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af62:	f000 b857 	b.w	800b014 <_write_r>

0800af66 <__sseek>:
 800af66:	b510      	push	{r4, lr}
 800af68:	460c      	mov	r4, r1
 800af6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af6e:	f000 f82d 	bl	800afcc <_lseek_r>
 800af72:	1c43      	adds	r3, r0, #1
 800af74:	89a3      	ldrh	r3, [r4, #12]
 800af76:	bf15      	itete	ne
 800af78:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af82:	81a3      	strheq	r3, [r4, #12]
 800af84:	bf18      	it	ne
 800af86:	81a3      	strhne	r3, [r4, #12]
 800af88:	bd10      	pop	{r4, pc}

0800af8a <__sclose>:
 800af8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af8e:	f000 b80d 	b.w	800afac <_close_r>

0800af92 <memset>:
 800af92:	4402      	add	r2, r0
 800af94:	4603      	mov	r3, r0
 800af96:	4293      	cmp	r3, r2
 800af98:	d100      	bne.n	800af9c <memset+0xa>
 800af9a:	4770      	bx	lr
 800af9c:	f803 1b01 	strb.w	r1, [r3], #1
 800afa0:	e7f9      	b.n	800af96 <memset+0x4>
	...

0800afa4 <_localeconv_r>:
 800afa4:	4800      	ldr	r0, [pc, #0]	@ (800afa8 <_localeconv_r+0x4>)
 800afa6:	4770      	bx	lr
 800afa8:	2000015c 	.word	0x2000015c

0800afac <_close_r>:
 800afac:	b538      	push	{r3, r4, r5, lr}
 800afae:	4d06      	ldr	r5, [pc, #24]	@ (800afc8 <_close_r+0x1c>)
 800afb0:	2300      	movs	r3, #0
 800afb2:	4604      	mov	r4, r0
 800afb4:	4608      	mov	r0, r1
 800afb6:	602b      	str	r3, [r5, #0]
 800afb8:	f7f8 f800 	bl	8002fbc <_close>
 800afbc:	1c43      	adds	r3, r0, #1
 800afbe:	d102      	bne.n	800afc6 <_close_r+0x1a>
 800afc0:	682b      	ldr	r3, [r5, #0]
 800afc2:	b103      	cbz	r3, 800afc6 <_close_r+0x1a>
 800afc4:	6023      	str	r3, [r4, #0]
 800afc6:	bd38      	pop	{r3, r4, r5, pc}
 800afc8:	2000227c 	.word	0x2000227c

0800afcc <_lseek_r>:
 800afcc:	b538      	push	{r3, r4, r5, lr}
 800afce:	4d07      	ldr	r5, [pc, #28]	@ (800afec <_lseek_r+0x20>)
 800afd0:	4604      	mov	r4, r0
 800afd2:	4608      	mov	r0, r1
 800afd4:	4611      	mov	r1, r2
 800afd6:	2200      	movs	r2, #0
 800afd8:	602a      	str	r2, [r5, #0]
 800afda:	461a      	mov	r2, r3
 800afdc:	f7f8 f815 	bl	800300a <_lseek>
 800afe0:	1c43      	adds	r3, r0, #1
 800afe2:	d102      	bne.n	800afea <_lseek_r+0x1e>
 800afe4:	682b      	ldr	r3, [r5, #0]
 800afe6:	b103      	cbz	r3, 800afea <_lseek_r+0x1e>
 800afe8:	6023      	str	r3, [r4, #0]
 800afea:	bd38      	pop	{r3, r4, r5, pc}
 800afec:	2000227c 	.word	0x2000227c

0800aff0 <_read_r>:
 800aff0:	b538      	push	{r3, r4, r5, lr}
 800aff2:	4d07      	ldr	r5, [pc, #28]	@ (800b010 <_read_r+0x20>)
 800aff4:	4604      	mov	r4, r0
 800aff6:	4608      	mov	r0, r1
 800aff8:	4611      	mov	r1, r2
 800affa:	2200      	movs	r2, #0
 800affc:	602a      	str	r2, [r5, #0]
 800affe:	461a      	mov	r2, r3
 800b000:	f7f7 ffa3 	bl	8002f4a <_read>
 800b004:	1c43      	adds	r3, r0, #1
 800b006:	d102      	bne.n	800b00e <_read_r+0x1e>
 800b008:	682b      	ldr	r3, [r5, #0]
 800b00a:	b103      	cbz	r3, 800b00e <_read_r+0x1e>
 800b00c:	6023      	str	r3, [r4, #0]
 800b00e:	bd38      	pop	{r3, r4, r5, pc}
 800b010:	2000227c 	.word	0x2000227c

0800b014 <_write_r>:
 800b014:	b538      	push	{r3, r4, r5, lr}
 800b016:	4d07      	ldr	r5, [pc, #28]	@ (800b034 <_write_r+0x20>)
 800b018:	4604      	mov	r4, r0
 800b01a:	4608      	mov	r0, r1
 800b01c:	4611      	mov	r1, r2
 800b01e:	2200      	movs	r2, #0
 800b020:	602a      	str	r2, [r5, #0]
 800b022:	461a      	mov	r2, r3
 800b024:	f7f7 ffae 	bl	8002f84 <_write>
 800b028:	1c43      	adds	r3, r0, #1
 800b02a:	d102      	bne.n	800b032 <_write_r+0x1e>
 800b02c:	682b      	ldr	r3, [r5, #0]
 800b02e:	b103      	cbz	r3, 800b032 <_write_r+0x1e>
 800b030:	6023      	str	r3, [r4, #0]
 800b032:	bd38      	pop	{r3, r4, r5, pc}
 800b034:	2000227c 	.word	0x2000227c

0800b038 <__errno>:
 800b038:	4b01      	ldr	r3, [pc, #4]	@ (800b040 <__errno+0x8>)
 800b03a:	6818      	ldr	r0, [r3, #0]
 800b03c:	4770      	bx	lr
 800b03e:	bf00      	nop
 800b040:	2000001c 	.word	0x2000001c

0800b044 <__libc_init_array>:
 800b044:	b570      	push	{r4, r5, r6, lr}
 800b046:	4d0d      	ldr	r5, [pc, #52]	@ (800b07c <__libc_init_array+0x38>)
 800b048:	4c0d      	ldr	r4, [pc, #52]	@ (800b080 <__libc_init_array+0x3c>)
 800b04a:	1b64      	subs	r4, r4, r5
 800b04c:	10a4      	asrs	r4, r4, #2
 800b04e:	2600      	movs	r6, #0
 800b050:	42a6      	cmp	r6, r4
 800b052:	d109      	bne.n	800b068 <__libc_init_array+0x24>
 800b054:	4d0b      	ldr	r5, [pc, #44]	@ (800b084 <__libc_init_array+0x40>)
 800b056:	4c0c      	ldr	r4, [pc, #48]	@ (800b088 <__libc_init_array+0x44>)
 800b058:	f002 f868 	bl	800d12c <_init>
 800b05c:	1b64      	subs	r4, r4, r5
 800b05e:	10a4      	asrs	r4, r4, #2
 800b060:	2600      	movs	r6, #0
 800b062:	42a6      	cmp	r6, r4
 800b064:	d105      	bne.n	800b072 <__libc_init_array+0x2e>
 800b066:	bd70      	pop	{r4, r5, r6, pc}
 800b068:	f855 3b04 	ldr.w	r3, [r5], #4
 800b06c:	4798      	blx	r3
 800b06e:	3601      	adds	r6, #1
 800b070:	e7ee      	b.n	800b050 <__libc_init_array+0xc>
 800b072:	f855 3b04 	ldr.w	r3, [r5], #4
 800b076:	4798      	blx	r3
 800b078:	3601      	adds	r6, #1
 800b07a:	e7f2      	b.n	800b062 <__libc_init_array+0x1e>
 800b07c:	0800ddf4 	.word	0x0800ddf4
 800b080:	0800ddf4 	.word	0x0800ddf4
 800b084:	0800ddf4 	.word	0x0800ddf4
 800b088:	0800ddf8 	.word	0x0800ddf8

0800b08c <__retarget_lock_init_recursive>:
 800b08c:	4770      	bx	lr

0800b08e <__retarget_lock_acquire_recursive>:
 800b08e:	4770      	bx	lr

0800b090 <__retarget_lock_release_recursive>:
 800b090:	4770      	bx	lr

0800b092 <memcpy>:
 800b092:	440a      	add	r2, r1
 800b094:	4291      	cmp	r1, r2
 800b096:	f100 33ff 	add.w	r3, r0, #4294967295
 800b09a:	d100      	bne.n	800b09e <memcpy+0xc>
 800b09c:	4770      	bx	lr
 800b09e:	b510      	push	{r4, lr}
 800b0a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0a8:	4291      	cmp	r1, r2
 800b0aa:	d1f9      	bne.n	800b0a0 <memcpy+0xe>
 800b0ac:	bd10      	pop	{r4, pc}

0800b0ae <quorem>:
 800b0ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0b2:	6903      	ldr	r3, [r0, #16]
 800b0b4:	690c      	ldr	r4, [r1, #16]
 800b0b6:	42a3      	cmp	r3, r4
 800b0b8:	4607      	mov	r7, r0
 800b0ba:	db7e      	blt.n	800b1ba <quorem+0x10c>
 800b0bc:	3c01      	subs	r4, #1
 800b0be:	f101 0814 	add.w	r8, r1, #20
 800b0c2:	00a3      	lsls	r3, r4, #2
 800b0c4:	f100 0514 	add.w	r5, r0, #20
 800b0c8:	9300      	str	r3, [sp, #0]
 800b0ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b0ce:	9301      	str	r3, [sp, #4]
 800b0d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b0d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b0d8:	3301      	adds	r3, #1
 800b0da:	429a      	cmp	r2, r3
 800b0dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b0e0:	fbb2 f6f3 	udiv	r6, r2, r3
 800b0e4:	d32e      	bcc.n	800b144 <quorem+0x96>
 800b0e6:	f04f 0a00 	mov.w	sl, #0
 800b0ea:	46c4      	mov	ip, r8
 800b0ec:	46ae      	mov	lr, r5
 800b0ee:	46d3      	mov	fp, sl
 800b0f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b0f4:	b298      	uxth	r0, r3
 800b0f6:	fb06 a000 	mla	r0, r6, r0, sl
 800b0fa:	0c02      	lsrs	r2, r0, #16
 800b0fc:	0c1b      	lsrs	r3, r3, #16
 800b0fe:	fb06 2303 	mla	r3, r6, r3, r2
 800b102:	f8de 2000 	ldr.w	r2, [lr]
 800b106:	b280      	uxth	r0, r0
 800b108:	b292      	uxth	r2, r2
 800b10a:	1a12      	subs	r2, r2, r0
 800b10c:	445a      	add	r2, fp
 800b10e:	f8de 0000 	ldr.w	r0, [lr]
 800b112:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b116:	b29b      	uxth	r3, r3
 800b118:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b11c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b120:	b292      	uxth	r2, r2
 800b122:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b126:	45e1      	cmp	r9, ip
 800b128:	f84e 2b04 	str.w	r2, [lr], #4
 800b12c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b130:	d2de      	bcs.n	800b0f0 <quorem+0x42>
 800b132:	9b00      	ldr	r3, [sp, #0]
 800b134:	58eb      	ldr	r3, [r5, r3]
 800b136:	b92b      	cbnz	r3, 800b144 <quorem+0x96>
 800b138:	9b01      	ldr	r3, [sp, #4]
 800b13a:	3b04      	subs	r3, #4
 800b13c:	429d      	cmp	r5, r3
 800b13e:	461a      	mov	r2, r3
 800b140:	d32f      	bcc.n	800b1a2 <quorem+0xf4>
 800b142:	613c      	str	r4, [r7, #16]
 800b144:	4638      	mov	r0, r7
 800b146:	f001 f97d 	bl	800c444 <__mcmp>
 800b14a:	2800      	cmp	r0, #0
 800b14c:	db25      	blt.n	800b19a <quorem+0xec>
 800b14e:	4629      	mov	r1, r5
 800b150:	2000      	movs	r0, #0
 800b152:	f858 2b04 	ldr.w	r2, [r8], #4
 800b156:	f8d1 c000 	ldr.w	ip, [r1]
 800b15a:	fa1f fe82 	uxth.w	lr, r2
 800b15e:	fa1f f38c 	uxth.w	r3, ip
 800b162:	eba3 030e 	sub.w	r3, r3, lr
 800b166:	4403      	add	r3, r0
 800b168:	0c12      	lsrs	r2, r2, #16
 800b16a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b16e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b172:	b29b      	uxth	r3, r3
 800b174:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b178:	45c1      	cmp	r9, r8
 800b17a:	f841 3b04 	str.w	r3, [r1], #4
 800b17e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b182:	d2e6      	bcs.n	800b152 <quorem+0xa4>
 800b184:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b188:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b18c:	b922      	cbnz	r2, 800b198 <quorem+0xea>
 800b18e:	3b04      	subs	r3, #4
 800b190:	429d      	cmp	r5, r3
 800b192:	461a      	mov	r2, r3
 800b194:	d30b      	bcc.n	800b1ae <quorem+0x100>
 800b196:	613c      	str	r4, [r7, #16]
 800b198:	3601      	adds	r6, #1
 800b19a:	4630      	mov	r0, r6
 800b19c:	b003      	add	sp, #12
 800b19e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1a2:	6812      	ldr	r2, [r2, #0]
 800b1a4:	3b04      	subs	r3, #4
 800b1a6:	2a00      	cmp	r2, #0
 800b1a8:	d1cb      	bne.n	800b142 <quorem+0x94>
 800b1aa:	3c01      	subs	r4, #1
 800b1ac:	e7c6      	b.n	800b13c <quorem+0x8e>
 800b1ae:	6812      	ldr	r2, [r2, #0]
 800b1b0:	3b04      	subs	r3, #4
 800b1b2:	2a00      	cmp	r2, #0
 800b1b4:	d1ef      	bne.n	800b196 <quorem+0xe8>
 800b1b6:	3c01      	subs	r4, #1
 800b1b8:	e7ea      	b.n	800b190 <quorem+0xe2>
 800b1ba:	2000      	movs	r0, #0
 800b1bc:	e7ee      	b.n	800b19c <quorem+0xee>
	...

0800b1c0 <_dtoa_r>:
 800b1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c4:	69c7      	ldr	r7, [r0, #28]
 800b1c6:	b097      	sub	sp, #92	@ 0x5c
 800b1c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b1cc:	ec55 4b10 	vmov	r4, r5, d0
 800b1d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b1d2:	9107      	str	r1, [sp, #28]
 800b1d4:	4681      	mov	r9, r0
 800b1d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b1d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b1da:	b97f      	cbnz	r7, 800b1fc <_dtoa_r+0x3c>
 800b1dc:	2010      	movs	r0, #16
 800b1de:	f000 fe09 	bl	800bdf4 <malloc>
 800b1e2:	4602      	mov	r2, r0
 800b1e4:	f8c9 001c 	str.w	r0, [r9, #28]
 800b1e8:	b920      	cbnz	r0, 800b1f4 <_dtoa_r+0x34>
 800b1ea:	4ba9      	ldr	r3, [pc, #676]	@ (800b490 <_dtoa_r+0x2d0>)
 800b1ec:	21ef      	movs	r1, #239	@ 0xef
 800b1ee:	48a9      	ldr	r0, [pc, #676]	@ (800b494 <_dtoa_r+0x2d4>)
 800b1f0:	f001 fc5e 	bl	800cab0 <__assert_func>
 800b1f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b1f8:	6007      	str	r7, [r0, #0]
 800b1fa:	60c7      	str	r7, [r0, #12]
 800b1fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b200:	6819      	ldr	r1, [r3, #0]
 800b202:	b159      	cbz	r1, 800b21c <_dtoa_r+0x5c>
 800b204:	685a      	ldr	r2, [r3, #4]
 800b206:	604a      	str	r2, [r1, #4]
 800b208:	2301      	movs	r3, #1
 800b20a:	4093      	lsls	r3, r2
 800b20c:	608b      	str	r3, [r1, #8]
 800b20e:	4648      	mov	r0, r9
 800b210:	f000 fee6 	bl	800bfe0 <_Bfree>
 800b214:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b218:	2200      	movs	r2, #0
 800b21a:	601a      	str	r2, [r3, #0]
 800b21c:	1e2b      	subs	r3, r5, #0
 800b21e:	bfb9      	ittee	lt
 800b220:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b224:	9305      	strlt	r3, [sp, #20]
 800b226:	2300      	movge	r3, #0
 800b228:	6033      	strge	r3, [r6, #0]
 800b22a:	9f05      	ldr	r7, [sp, #20]
 800b22c:	4b9a      	ldr	r3, [pc, #616]	@ (800b498 <_dtoa_r+0x2d8>)
 800b22e:	bfbc      	itt	lt
 800b230:	2201      	movlt	r2, #1
 800b232:	6032      	strlt	r2, [r6, #0]
 800b234:	43bb      	bics	r3, r7
 800b236:	d112      	bne.n	800b25e <_dtoa_r+0x9e>
 800b238:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b23a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b23e:	6013      	str	r3, [r2, #0]
 800b240:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b244:	4323      	orrs	r3, r4
 800b246:	f000 855a 	beq.w	800bcfe <_dtoa_r+0xb3e>
 800b24a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b24c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b4ac <_dtoa_r+0x2ec>
 800b250:	2b00      	cmp	r3, #0
 800b252:	f000 855c 	beq.w	800bd0e <_dtoa_r+0xb4e>
 800b256:	f10a 0303 	add.w	r3, sl, #3
 800b25a:	f000 bd56 	b.w	800bd0a <_dtoa_r+0xb4a>
 800b25e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b262:	2200      	movs	r2, #0
 800b264:	ec51 0b17 	vmov	r0, r1, d7
 800b268:	2300      	movs	r3, #0
 800b26a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b26e:	f7f5 fc2b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b272:	4680      	mov	r8, r0
 800b274:	b158      	cbz	r0, 800b28e <_dtoa_r+0xce>
 800b276:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b278:	2301      	movs	r3, #1
 800b27a:	6013      	str	r3, [r2, #0]
 800b27c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b27e:	b113      	cbz	r3, 800b286 <_dtoa_r+0xc6>
 800b280:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b282:	4b86      	ldr	r3, [pc, #536]	@ (800b49c <_dtoa_r+0x2dc>)
 800b284:	6013      	str	r3, [r2, #0]
 800b286:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b4b0 <_dtoa_r+0x2f0>
 800b28a:	f000 bd40 	b.w	800bd0e <_dtoa_r+0xb4e>
 800b28e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b292:	aa14      	add	r2, sp, #80	@ 0x50
 800b294:	a915      	add	r1, sp, #84	@ 0x54
 800b296:	4648      	mov	r0, r9
 800b298:	f001 f984 	bl	800c5a4 <__d2b>
 800b29c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b2a0:	9002      	str	r0, [sp, #8]
 800b2a2:	2e00      	cmp	r6, #0
 800b2a4:	d078      	beq.n	800b398 <_dtoa_r+0x1d8>
 800b2a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b2ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b2b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b2b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b2bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b2c0:	4619      	mov	r1, r3
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	4b76      	ldr	r3, [pc, #472]	@ (800b4a0 <_dtoa_r+0x2e0>)
 800b2c6:	f7f4 ffdf 	bl	8000288 <__aeabi_dsub>
 800b2ca:	a36b      	add	r3, pc, #428	@ (adr r3, 800b478 <_dtoa_r+0x2b8>)
 800b2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d0:	f7f5 f992 	bl	80005f8 <__aeabi_dmul>
 800b2d4:	a36a      	add	r3, pc, #424	@ (adr r3, 800b480 <_dtoa_r+0x2c0>)
 800b2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2da:	f7f4 ffd7 	bl	800028c <__adddf3>
 800b2de:	4604      	mov	r4, r0
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	460d      	mov	r5, r1
 800b2e4:	f7f5 f91e 	bl	8000524 <__aeabi_i2d>
 800b2e8:	a367      	add	r3, pc, #412	@ (adr r3, 800b488 <_dtoa_r+0x2c8>)
 800b2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ee:	f7f5 f983 	bl	80005f8 <__aeabi_dmul>
 800b2f2:	4602      	mov	r2, r0
 800b2f4:	460b      	mov	r3, r1
 800b2f6:	4620      	mov	r0, r4
 800b2f8:	4629      	mov	r1, r5
 800b2fa:	f7f4 ffc7 	bl	800028c <__adddf3>
 800b2fe:	4604      	mov	r4, r0
 800b300:	460d      	mov	r5, r1
 800b302:	f7f5 fc29 	bl	8000b58 <__aeabi_d2iz>
 800b306:	2200      	movs	r2, #0
 800b308:	4607      	mov	r7, r0
 800b30a:	2300      	movs	r3, #0
 800b30c:	4620      	mov	r0, r4
 800b30e:	4629      	mov	r1, r5
 800b310:	f7f5 fbe4 	bl	8000adc <__aeabi_dcmplt>
 800b314:	b140      	cbz	r0, 800b328 <_dtoa_r+0x168>
 800b316:	4638      	mov	r0, r7
 800b318:	f7f5 f904 	bl	8000524 <__aeabi_i2d>
 800b31c:	4622      	mov	r2, r4
 800b31e:	462b      	mov	r3, r5
 800b320:	f7f5 fbd2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b324:	b900      	cbnz	r0, 800b328 <_dtoa_r+0x168>
 800b326:	3f01      	subs	r7, #1
 800b328:	2f16      	cmp	r7, #22
 800b32a:	d852      	bhi.n	800b3d2 <_dtoa_r+0x212>
 800b32c:	4b5d      	ldr	r3, [pc, #372]	@ (800b4a4 <_dtoa_r+0x2e4>)
 800b32e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b336:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b33a:	f7f5 fbcf 	bl	8000adc <__aeabi_dcmplt>
 800b33e:	2800      	cmp	r0, #0
 800b340:	d049      	beq.n	800b3d6 <_dtoa_r+0x216>
 800b342:	3f01      	subs	r7, #1
 800b344:	2300      	movs	r3, #0
 800b346:	9310      	str	r3, [sp, #64]	@ 0x40
 800b348:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b34a:	1b9b      	subs	r3, r3, r6
 800b34c:	1e5a      	subs	r2, r3, #1
 800b34e:	bf45      	ittet	mi
 800b350:	f1c3 0301 	rsbmi	r3, r3, #1
 800b354:	9300      	strmi	r3, [sp, #0]
 800b356:	2300      	movpl	r3, #0
 800b358:	2300      	movmi	r3, #0
 800b35a:	9206      	str	r2, [sp, #24]
 800b35c:	bf54      	ite	pl
 800b35e:	9300      	strpl	r3, [sp, #0]
 800b360:	9306      	strmi	r3, [sp, #24]
 800b362:	2f00      	cmp	r7, #0
 800b364:	db39      	blt.n	800b3da <_dtoa_r+0x21a>
 800b366:	9b06      	ldr	r3, [sp, #24]
 800b368:	970d      	str	r7, [sp, #52]	@ 0x34
 800b36a:	443b      	add	r3, r7
 800b36c:	9306      	str	r3, [sp, #24]
 800b36e:	2300      	movs	r3, #0
 800b370:	9308      	str	r3, [sp, #32]
 800b372:	9b07      	ldr	r3, [sp, #28]
 800b374:	2b09      	cmp	r3, #9
 800b376:	d863      	bhi.n	800b440 <_dtoa_r+0x280>
 800b378:	2b05      	cmp	r3, #5
 800b37a:	bfc4      	itt	gt
 800b37c:	3b04      	subgt	r3, #4
 800b37e:	9307      	strgt	r3, [sp, #28]
 800b380:	9b07      	ldr	r3, [sp, #28]
 800b382:	f1a3 0302 	sub.w	r3, r3, #2
 800b386:	bfcc      	ite	gt
 800b388:	2400      	movgt	r4, #0
 800b38a:	2401      	movle	r4, #1
 800b38c:	2b03      	cmp	r3, #3
 800b38e:	d863      	bhi.n	800b458 <_dtoa_r+0x298>
 800b390:	e8df f003 	tbb	[pc, r3]
 800b394:	2b375452 	.word	0x2b375452
 800b398:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b39c:	441e      	add	r6, r3
 800b39e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b3a2:	2b20      	cmp	r3, #32
 800b3a4:	bfc1      	itttt	gt
 800b3a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b3aa:	409f      	lslgt	r7, r3
 800b3ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b3b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b3b4:	bfd6      	itet	le
 800b3b6:	f1c3 0320 	rsble	r3, r3, #32
 800b3ba:	ea47 0003 	orrgt.w	r0, r7, r3
 800b3be:	fa04 f003 	lslle.w	r0, r4, r3
 800b3c2:	f7f5 f89f 	bl	8000504 <__aeabi_ui2d>
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b3cc:	3e01      	subs	r6, #1
 800b3ce:	9212      	str	r2, [sp, #72]	@ 0x48
 800b3d0:	e776      	b.n	800b2c0 <_dtoa_r+0x100>
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	e7b7      	b.n	800b346 <_dtoa_r+0x186>
 800b3d6:	9010      	str	r0, [sp, #64]	@ 0x40
 800b3d8:	e7b6      	b.n	800b348 <_dtoa_r+0x188>
 800b3da:	9b00      	ldr	r3, [sp, #0]
 800b3dc:	1bdb      	subs	r3, r3, r7
 800b3de:	9300      	str	r3, [sp, #0]
 800b3e0:	427b      	negs	r3, r7
 800b3e2:	9308      	str	r3, [sp, #32]
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b3e8:	e7c3      	b.n	800b372 <_dtoa_r+0x1b2>
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3f0:	eb07 0b03 	add.w	fp, r7, r3
 800b3f4:	f10b 0301 	add.w	r3, fp, #1
 800b3f8:	2b01      	cmp	r3, #1
 800b3fa:	9303      	str	r3, [sp, #12]
 800b3fc:	bfb8      	it	lt
 800b3fe:	2301      	movlt	r3, #1
 800b400:	e006      	b.n	800b410 <_dtoa_r+0x250>
 800b402:	2301      	movs	r3, #1
 800b404:	9309      	str	r3, [sp, #36]	@ 0x24
 800b406:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b408:	2b00      	cmp	r3, #0
 800b40a:	dd28      	ble.n	800b45e <_dtoa_r+0x29e>
 800b40c:	469b      	mov	fp, r3
 800b40e:	9303      	str	r3, [sp, #12]
 800b410:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b414:	2100      	movs	r1, #0
 800b416:	2204      	movs	r2, #4
 800b418:	f102 0514 	add.w	r5, r2, #20
 800b41c:	429d      	cmp	r5, r3
 800b41e:	d926      	bls.n	800b46e <_dtoa_r+0x2ae>
 800b420:	6041      	str	r1, [r0, #4]
 800b422:	4648      	mov	r0, r9
 800b424:	f000 fd9c 	bl	800bf60 <_Balloc>
 800b428:	4682      	mov	sl, r0
 800b42a:	2800      	cmp	r0, #0
 800b42c:	d142      	bne.n	800b4b4 <_dtoa_r+0x2f4>
 800b42e:	4b1e      	ldr	r3, [pc, #120]	@ (800b4a8 <_dtoa_r+0x2e8>)
 800b430:	4602      	mov	r2, r0
 800b432:	f240 11af 	movw	r1, #431	@ 0x1af
 800b436:	e6da      	b.n	800b1ee <_dtoa_r+0x2e>
 800b438:	2300      	movs	r3, #0
 800b43a:	e7e3      	b.n	800b404 <_dtoa_r+0x244>
 800b43c:	2300      	movs	r3, #0
 800b43e:	e7d5      	b.n	800b3ec <_dtoa_r+0x22c>
 800b440:	2401      	movs	r4, #1
 800b442:	2300      	movs	r3, #0
 800b444:	9307      	str	r3, [sp, #28]
 800b446:	9409      	str	r4, [sp, #36]	@ 0x24
 800b448:	f04f 3bff 	mov.w	fp, #4294967295
 800b44c:	2200      	movs	r2, #0
 800b44e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b452:	2312      	movs	r3, #18
 800b454:	920c      	str	r2, [sp, #48]	@ 0x30
 800b456:	e7db      	b.n	800b410 <_dtoa_r+0x250>
 800b458:	2301      	movs	r3, #1
 800b45a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b45c:	e7f4      	b.n	800b448 <_dtoa_r+0x288>
 800b45e:	f04f 0b01 	mov.w	fp, #1
 800b462:	f8cd b00c 	str.w	fp, [sp, #12]
 800b466:	465b      	mov	r3, fp
 800b468:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b46c:	e7d0      	b.n	800b410 <_dtoa_r+0x250>
 800b46e:	3101      	adds	r1, #1
 800b470:	0052      	lsls	r2, r2, #1
 800b472:	e7d1      	b.n	800b418 <_dtoa_r+0x258>
 800b474:	f3af 8000 	nop.w
 800b478:	636f4361 	.word	0x636f4361
 800b47c:	3fd287a7 	.word	0x3fd287a7
 800b480:	8b60c8b3 	.word	0x8b60c8b3
 800b484:	3fc68a28 	.word	0x3fc68a28
 800b488:	509f79fb 	.word	0x509f79fb
 800b48c:	3fd34413 	.word	0x3fd34413
 800b490:	0800dab9 	.word	0x0800dab9
 800b494:	0800dad0 	.word	0x0800dad0
 800b498:	7ff00000 	.word	0x7ff00000
 800b49c:	0800da89 	.word	0x0800da89
 800b4a0:	3ff80000 	.word	0x3ff80000
 800b4a4:	0800dc20 	.word	0x0800dc20
 800b4a8:	0800db28 	.word	0x0800db28
 800b4ac:	0800dab5 	.word	0x0800dab5
 800b4b0:	0800da88 	.word	0x0800da88
 800b4b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b4b8:	6018      	str	r0, [r3, #0]
 800b4ba:	9b03      	ldr	r3, [sp, #12]
 800b4bc:	2b0e      	cmp	r3, #14
 800b4be:	f200 80a1 	bhi.w	800b604 <_dtoa_r+0x444>
 800b4c2:	2c00      	cmp	r4, #0
 800b4c4:	f000 809e 	beq.w	800b604 <_dtoa_r+0x444>
 800b4c8:	2f00      	cmp	r7, #0
 800b4ca:	dd33      	ble.n	800b534 <_dtoa_r+0x374>
 800b4cc:	4b9c      	ldr	r3, [pc, #624]	@ (800b740 <_dtoa_r+0x580>)
 800b4ce:	f007 020f 	and.w	r2, r7, #15
 800b4d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4d6:	ed93 7b00 	vldr	d7, [r3]
 800b4da:	05f8      	lsls	r0, r7, #23
 800b4dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b4e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b4e4:	d516      	bpl.n	800b514 <_dtoa_r+0x354>
 800b4e6:	4b97      	ldr	r3, [pc, #604]	@ (800b744 <_dtoa_r+0x584>)
 800b4e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b4f0:	f7f5 f9ac 	bl	800084c <__aeabi_ddiv>
 800b4f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4f8:	f004 040f 	and.w	r4, r4, #15
 800b4fc:	2603      	movs	r6, #3
 800b4fe:	4d91      	ldr	r5, [pc, #580]	@ (800b744 <_dtoa_r+0x584>)
 800b500:	b954      	cbnz	r4, 800b518 <_dtoa_r+0x358>
 800b502:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b506:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b50a:	f7f5 f99f 	bl	800084c <__aeabi_ddiv>
 800b50e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b512:	e028      	b.n	800b566 <_dtoa_r+0x3a6>
 800b514:	2602      	movs	r6, #2
 800b516:	e7f2      	b.n	800b4fe <_dtoa_r+0x33e>
 800b518:	07e1      	lsls	r1, r4, #31
 800b51a:	d508      	bpl.n	800b52e <_dtoa_r+0x36e>
 800b51c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b520:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b524:	f7f5 f868 	bl	80005f8 <__aeabi_dmul>
 800b528:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b52c:	3601      	adds	r6, #1
 800b52e:	1064      	asrs	r4, r4, #1
 800b530:	3508      	adds	r5, #8
 800b532:	e7e5      	b.n	800b500 <_dtoa_r+0x340>
 800b534:	f000 80af 	beq.w	800b696 <_dtoa_r+0x4d6>
 800b538:	427c      	negs	r4, r7
 800b53a:	4b81      	ldr	r3, [pc, #516]	@ (800b740 <_dtoa_r+0x580>)
 800b53c:	4d81      	ldr	r5, [pc, #516]	@ (800b744 <_dtoa_r+0x584>)
 800b53e:	f004 020f 	and.w	r2, r4, #15
 800b542:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b54e:	f7f5 f853 	bl	80005f8 <__aeabi_dmul>
 800b552:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b556:	1124      	asrs	r4, r4, #4
 800b558:	2300      	movs	r3, #0
 800b55a:	2602      	movs	r6, #2
 800b55c:	2c00      	cmp	r4, #0
 800b55e:	f040 808f 	bne.w	800b680 <_dtoa_r+0x4c0>
 800b562:	2b00      	cmp	r3, #0
 800b564:	d1d3      	bne.n	800b50e <_dtoa_r+0x34e>
 800b566:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b568:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	f000 8094 	beq.w	800b69a <_dtoa_r+0x4da>
 800b572:	4b75      	ldr	r3, [pc, #468]	@ (800b748 <_dtoa_r+0x588>)
 800b574:	2200      	movs	r2, #0
 800b576:	4620      	mov	r0, r4
 800b578:	4629      	mov	r1, r5
 800b57a:	f7f5 faaf 	bl	8000adc <__aeabi_dcmplt>
 800b57e:	2800      	cmp	r0, #0
 800b580:	f000 808b 	beq.w	800b69a <_dtoa_r+0x4da>
 800b584:	9b03      	ldr	r3, [sp, #12]
 800b586:	2b00      	cmp	r3, #0
 800b588:	f000 8087 	beq.w	800b69a <_dtoa_r+0x4da>
 800b58c:	f1bb 0f00 	cmp.w	fp, #0
 800b590:	dd34      	ble.n	800b5fc <_dtoa_r+0x43c>
 800b592:	4620      	mov	r0, r4
 800b594:	4b6d      	ldr	r3, [pc, #436]	@ (800b74c <_dtoa_r+0x58c>)
 800b596:	2200      	movs	r2, #0
 800b598:	4629      	mov	r1, r5
 800b59a:	f7f5 f82d 	bl	80005f8 <__aeabi_dmul>
 800b59e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5a2:	f107 38ff 	add.w	r8, r7, #4294967295
 800b5a6:	3601      	adds	r6, #1
 800b5a8:	465c      	mov	r4, fp
 800b5aa:	4630      	mov	r0, r6
 800b5ac:	f7f4 ffba 	bl	8000524 <__aeabi_i2d>
 800b5b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5b4:	f7f5 f820 	bl	80005f8 <__aeabi_dmul>
 800b5b8:	4b65      	ldr	r3, [pc, #404]	@ (800b750 <_dtoa_r+0x590>)
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	f7f4 fe66 	bl	800028c <__adddf3>
 800b5c0:	4605      	mov	r5, r0
 800b5c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b5c6:	2c00      	cmp	r4, #0
 800b5c8:	d16a      	bne.n	800b6a0 <_dtoa_r+0x4e0>
 800b5ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5ce:	4b61      	ldr	r3, [pc, #388]	@ (800b754 <_dtoa_r+0x594>)
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	f7f4 fe59 	bl	8000288 <__aeabi_dsub>
 800b5d6:	4602      	mov	r2, r0
 800b5d8:	460b      	mov	r3, r1
 800b5da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b5de:	462a      	mov	r2, r5
 800b5e0:	4633      	mov	r3, r6
 800b5e2:	f7f5 fa99 	bl	8000b18 <__aeabi_dcmpgt>
 800b5e6:	2800      	cmp	r0, #0
 800b5e8:	f040 8298 	bne.w	800bb1c <_dtoa_r+0x95c>
 800b5ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5f0:	462a      	mov	r2, r5
 800b5f2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b5f6:	f7f5 fa71 	bl	8000adc <__aeabi_dcmplt>
 800b5fa:	bb38      	cbnz	r0, 800b64c <_dtoa_r+0x48c>
 800b5fc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b600:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b604:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b606:	2b00      	cmp	r3, #0
 800b608:	f2c0 8157 	blt.w	800b8ba <_dtoa_r+0x6fa>
 800b60c:	2f0e      	cmp	r7, #14
 800b60e:	f300 8154 	bgt.w	800b8ba <_dtoa_r+0x6fa>
 800b612:	4b4b      	ldr	r3, [pc, #300]	@ (800b740 <_dtoa_r+0x580>)
 800b614:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b618:	ed93 7b00 	vldr	d7, [r3]
 800b61c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b61e:	2b00      	cmp	r3, #0
 800b620:	ed8d 7b00 	vstr	d7, [sp]
 800b624:	f280 80e5 	bge.w	800b7f2 <_dtoa_r+0x632>
 800b628:	9b03      	ldr	r3, [sp, #12]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	f300 80e1 	bgt.w	800b7f2 <_dtoa_r+0x632>
 800b630:	d10c      	bne.n	800b64c <_dtoa_r+0x48c>
 800b632:	4b48      	ldr	r3, [pc, #288]	@ (800b754 <_dtoa_r+0x594>)
 800b634:	2200      	movs	r2, #0
 800b636:	ec51 0b17 	vmov	r0, r1, d7
 800b63a:	f7f4 ffdd 	bl	80005f8 <__aeabi_dmul>
 800b63e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b642:	f7f5 fa5f 	bl	8000b04 <__aeabi_dcmpge>
 800b646:	2800      	cmp	r0, #0
 800b648:	f000 8266 	beq.w	800bb18 <_dtoa_r+0x958>
 800b64c:	2400      	movs	r4, #0
 800b64e:	4625      	mov	r5, r4
 800b650:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b652:	4656      	mov	r6, sl
 800b654:	ea6f 0803 	mvn.w	r8, r3
 800b658:	2700      	movs	r7, #0
 800b65a:	4621      	mov	r1, r4
 800b65c:	4648      	mov	r0, r9
 800b65e:	f000 fcbf 	bl	800bfe0 <_Bfree>
 800b662:	2d00      	cmp	r5, #0
 800b664:	f000 80bd 	beq.w	800b7e2 <_dtoa_r+0x622>
 800b668:	b12f      	cbz	r7, 800b676 <_dtoa_r+0x4b6>
 800b66a:	42af      	cmp	r7, r5
 800b66c:	d003      	beq.n	800b676 <_dtoa_r+0x4b6>
 800b66e:	4639      	mov	r1, r7
 800b670:	4648      	mov	r0, r9
 800b672:	f000 fcb5 	bl	800bfe0 <_Bfree>
 800b676:	4629      	mov	r1, r5
 800b678:	4648      	mov	r0, r9
 800b67a:	f000 fcb1 	bl	800bfe0 <_Bfree>
 800b67e:	e0b0      	b.n	800b7e2 <_dtoa_r+0x622>
 800b680:	07e2      	lsls	r2, r4, #31
 800b682:	d505      	bpl.n	800b690 <_dtoa_r+0x4d0>
 800b684:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b688:	f7f4 ffb6 	bl	80005f8 <__aeabi_dmul>
 800b68c:	3601      	adds	r6, #1
 800b68e:	2301      	movs	r3, #1
 800b690:	1064      	asrs	r4, r4, #1
 800b692:	3508      	adds	r5, #8
 800b694:	e762      	b.n	800b55c <_dtoa_r+0x39c>
 800b696:	2602      	movs	r6, #2
 800b698:	e765      	b.n	800b566 <_dtoa_r+0x3a6>
 800b69a:	9c03      	ldr	r4, [sp, #12]
 800b69c:	46b8      	mov	r8, r7
 800b69e:	e784      	b.n	800b5aa <_dtoa_r+0x3ea>
 800b6a0:	4b27      	ldr	r3, [pc, #156]	@ (800b740 <_dtoa_r+0x580>)
 800b6a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b6a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b6a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b6ac:	4454      	add	r4, sl
 800b6ae:	2900      	cmp	r1, #0
 800b6b0:	d054      	beq.n	800b75c <_dtoa_r+0x59c>
 800b6b2:	4929      	ldr	r1, [pc, #164]	@ (800b758 <_dtoa_r+0x598>)
 800b6b4:	2000      	movs	r0, #0
 800b6b6:	f7f5 f8c9 	bl	800084c <__aeabi_ddiv>
 800b6ba:	4633      	mov	r3, r6
 800b6bc:	462a      	mov	r2, r5
 800b6be:	f7f4 fde3 	bl	8000288 <__aeabi_dsub>
 800b6c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6c6:	4656      	mov	r6, sl
 800b6c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6cc:	f7f5 fa44 	bl	8000b58 <__aeabi_d2iz>
 800b6d0:	4605      	mov	r5, r0
 800b6d2:	f7f4 ff27 	bl	8000524 <__aeabi_i2d>
 800b6d6:	4602      	mov	r2, r0
 800b6d8:	460b      	mov	r3, r1
 800b6da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6de:	f7f4 fdd3 	bl	8000288 <__aeabi_dsub>
 800b6e2:	3530      	adds	r5, #48	@ 0x30
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	460b      	mov	r3, r1
 800b6e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b6ec:	f806 5b01 	strb.w	r5, [r6], #1
 800b6f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b6f4:	f7f5 f9f2 	bl	8000adc <__aeabi_dcmplt>
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	d172      	bne.n	800b7e2 <_dtoa_r+0x622>
 800b6fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b700:	4911      	ldr	r1, [pc, #68]	@ (800b748 <_dtoa_r+0x588>)
 800b702:	2000      	movs	r0, #0
 800b704:	f7f4 fdc0 	bl	8000288 <__aeabi_dsub>
 800b708:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b70c:	f7f5 f9e6 	bl	8000adc <__aeabi_dcmplt>
 800b710:	2800      	cmp	r0, #0
 800b712:	f040 80b4 	bne.w	800b87e <_dtoa_r+0x6be>
 800b716:	42a6      	cmp	r6, r4
 800b718:	f43f af70 	beq.w	800b5fc <_dtoa_r+0x43c>
 800b71c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b720:	4b0a      	ldr	r3, [pc, #40]	@ (800b74c <_dtoa_r+0x58c>)
 800b722:	2200      	movs	r2, #0
 800b724:	f7f4 ff68 	bl	80005f8 <__aeabi_dmul>
 800b728:	4b08      	ldr	r3, [pc, #32]	@ (800b74c <_dtoa_r+0x58c>)
 800b72a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b72e:	2200      	movs	r2, #0
 800b730:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b734:	f7f4 ff60 	bl	80005f8 <__aeabi_dmul>
 800b738:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b73c:	e7c4      	b.n	800b6c8 <_dtoa_r+0x508>
 800b73e:	bf00      	nop
 800b740:	0800dc20 	.word	0x0800dc20
 800b744:	0800dbf8 	.word	0x0800dbf8
 800b748:	3ff00000 	.word	0x3ff00000
 800b74c:	40240000 	.word	0x40240000
 800b750:	401c0000 	.word	0x401c0000
 800b754:	40140000 	.word	0x40140000
 800b758:	3fe00000 	.word	0x3fe00000
 800b75c:	4631      	mov	r1, r6
 800b75e:	4628      	mov	r0, r5
 800b760:	f7f4 ff4a 	bl	80005f8 <__aeabi_dmul>
 800b764:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b768:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b76a:	4656      	mov	r6, sl
 800b76c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b770:	f7f5 f9f2 	bl	8000b58 <__aeabi_d2iz>
 800b774:	4605      	mov	r5, r0
 800b776:	f7f4 fed5 	bl	8000524 <__aeabi_i2d>
 800b77a:	4602      	mov	r2, r0
 800b77c:	460b      	mov	r3, r1
 800b77e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b782:	f7f4 fd81 	bl	8000288 <__aeabi_dsub>
 800b786:	3530      	adds	r5, #48	@ 0x30
 800b788:	f806 5b01 	strb.w	r5, [r6], #1
 800b78c:	4602      	mov	r2, r0
 800b78e:	460b      	mov	r3, r1
 800b790:	42a6      	cmp	r6, r4
 800b792:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b796:	f04f 0200 	mov.w	r2, #0
 800b79a:	d124      	bne.n	800b7e6 <_dtoa_r+0x626>
 800b79c:	4baf      	ldr	r3, [pc, #700]	@ (800ba5c <_dtoa_r+0x89c>)
 800b79e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b7a2:	f7f4 fd73 	bl	800028c <__adddf3>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	460b      	mov	r3, r1
 800b7aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7ae:	f7f5 f9b3 	bl	8000b18 <__aeabi_dcmpgt>
 800b7b2:	2800      	cmp	r0, #0
 800b7b4:	d163      	bne.n	800b87e <_dtoa_r+0x6be>
 800b7b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7ba:	49a8      	ldr	r1, [pc, #672]	@ (800ba5c <_dtoa_r+0x89c>)
 800b7bc:	2000      	movs	r0, #0
 800b7be:	f7f4 fd63 	bl	8000288 <__aeabi_dsub>
 800b7c2:	4602      	mov	r2, r0
 800b7c4:	460b      	mov	r3, r1
 800b7c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7ca:	f7f5 f987 	bl	8000adc <__aeabi_dcmplt>
 800b7ce:	2800      	cmp	r0, #0
 800b7d0:	f43f af14 	beq.w	800b5fc <_dtoa_r+0x43c>
 800b7d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b7d6:	1e73      	subs	r3, r6, #1
 800b7d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b7da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b7de:	2b30      	cmp	r3, #48	@ 0x30
 800b7e0:	d0f8      	beq.n	800b7d4 <_dtoa_r+0x614>
 800b7e2:	4647      	mov	r7, r8
 800b7e4:	e03b      	b.n	800b85e <_dtoa_r+0x69e>
 800b7e6:	4b9e      	ldr	r3, [pc, #632]	@ (800ba60 <_dtoa_r+0x8a0>)
 800b7e8:	f7f4 ff06 	bl	80005f8 <__aeabi_dmul>
 800b7ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7f0:	e7bc      	b.n	800b76c <_dtoa_r+0x5ac>
 800b7f2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b7f6:	4656      	mov	r6, sl
 800b7f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7fc:	4620      	mov	r0, r4
 800b7fe:	4629      	mov	r1, r5
 800b800:	f7f5 f824 	bl	800084c <__aeabi_ddiv>
 800b804:	f7f5 f9a8 	bl	8000b58 <__aeabi_d2iz>
 800b808:	4680      	mov	r8, r0
 800b80a:	f7f4 fe8b 	bl	8000524 <__aeabi_i2d>
 800b80e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b812:	f7f4 fef1 	bl	80005f8 <__aeabi_dmul>
 800b816:	4602      	mov	r2, r0
 800b818:	460b      	mov	r3, r1
 800b81a:	4620      	mov	r0, r4
 800b81c:	4629      	mov	r1, r5
 800b81e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b822:	f7f4 fd31 	bl	8000288 <__aeabi_dsub>
 800b826:	f806 4b01 	strb.w	r4, [r6], #1
 800b82a:	9d03      	ldr	r5, [sp, #12]
 800b82c:	eba6 040a 	sub.w	r4, r6, sl
 800b830:	42a5      	cmp	r5, r4
 800b832:	4602      	mov	r2, r0
 800b834:	460b      	mov	r3, r1
 800b836:	d133      	bne.n	800b8a0 <_dtoa_r+0x6e0>
 800b838:	f7f4 fd28 	bl	800028c <__adddf3>
 800b83c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b840:	4604      	mov	r4, r0
 800b842:	460d      	mov	r5, r1
 800b844:	f7f5 f968 	bl	8000b18 <__aeabi_dcmpgt>
 800b848:	b9c0      	cbnz	r0, 800b87c <_dtoa_r+0x6bc>
 800b84a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b84e:	4620      	mov	r0, r4
 800b850:	4629      	mov	r1, r5
 800b852:	f7f5 f939 	bl	8000ac8 <__aeabi_dcmpeq>
 800b856:	b110      	cbz	r0, 800b85e <_dtoa_r+0x69e>
 800b858:	f018 0f01 	tst.w	r8, #1
 800b85c:	d10e      	bne.n	800b87c <_dtoa_r+0x6bc>
 800b85e:	9902      	ldr	r1, [sp, #8]
 800b860:	4648      	mov	r0, r9
 800b862:	f000 fbbd 	bl	800bfe0 <_Bfree>
 800b866:	2300      	movs	r3, #0
 800b868:	7033      	strb	r3, [r6, #0]
 800b86a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b86c:	3701      	adds	r7, #1
 800b86e:	601f      	str	r7, [r3, #0]
 800b870:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b872:	2b00      	cmp	r3, #0
 800b874:	f000 824b 	beq.w	800bd0e <_dtoa_r+0xb4e>
 800b878:	601e      	str	r6, [r3, #0]
 800b87a:	e248      	b.n	800bd0e <_dtoa_r+0xb4e>
 800b87c:	46b8      	mov	r8, r7
 800b87e:	4633      	mov	r3, r6
 800b880:	461e      	mov	r6, r3
 800b882:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b886:	2a39      	cmp	r2, #57	@ 0x39
 800b888:	d106      	bne.n	800b898 <_dtoa_r+0x6d8>
 800b88a:	459a      	cmp	sl, r3
 800b88c:	d1f8      	bne.n	800b880 <_dtoa_r+0x6c0>
 800b88e:	2230      	movs	r2, #48	@ 0x30
 800b890:	f108 0801 	add.w	r8, r8, #1
 800b894:	f88a 2000 	strb.w	r2, [sl]
 800b898:	781a      	ldrb	r2, [r3, #0]
 800b89a:	3201      	adds	r2, #1
 800b89c:	701a      	strb	r2, [r3, #0]
 800b89e:	e7a0      	b.n	800b7e2 <_dtoa_r+0x622>
 800b8a0:	4b6f      	ldr	r3, [pc, #444]	@ (800ba60 <_dtoa_r+0x8a0>)
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	f7f4 fea8 	bl	80005f8 <__aeabi_dmul>
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	4604      	mov	r4, r0
 800b8ae:	460d      	mov	r5, r1
 800b8b0:	f7f5 f90a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8b4:	2800      	cmp	r0, #0
 800b8b6:	d09f      	beq.n	800b7f8 <_dtoa_r+0x638>
 800b8b8:	e7d1      	b.n	800b85e <_dtoa_r+0x69e>
 800b8ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b8bc:	2a00      	cmp	r2, #0
 800b8be:	f000 80ea 	beq.w	800ba96 <_dtoa_r+0x8d6>
 800b8c2:	9a07      	ldr	r2, [sp, #28]
 800b8c4:	2a01      	cmp	r2, #1
 800b8c6:	f300 80cd 	bgt.w	800ba64 <_dtoa_r+0x8a4>
 800b8ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b8cc:	2a00      	cmp	r2, #0
 800b8ce:	f000 80c1 	beq.w	800ba54 <_dtoa_r+0x894>
 800b8d2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b8d6:	9c08      	ldr	r4, [sp, #32]
 800b8d8:	9e00      	ldr	r6, [sp, #0]
 800b8da:	9a00      	ldr	r2, [sp, #0]
 800b8dc:	441a      	add	r2, r3
 800b8de:	9200      	str	r2, [sp, #0]
 800b8e0:	9a06      	ldr	r2, [sp, #24]
 800b8e2:	2101      	movs	r1, #1
 800b8e4:	441a      	add	r2, r3
 800b8e6:	4648      	mov	r0, r9
 800b8e8:	9206      	str	r2, [sp, #24]
 800b8ea:	f000 fc2d 	bl	800c148 <__i2b>
 800b8ee:	4605      	mov	r5, r0
 800b8f0:	b166      	cbz	r6, 800b90c <_dtoa_r+0x74c>
 800b8f2:	9b06      	ldr	r3, [sp, #24]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	dd09      	ble.n	800b90c <_dtoa_r+0x74c>
 800b8f8:	42b3      	cmp	r3, r6
 800b8fa:	9a00      	ldr	r2, [sp, #0]
 800b8fc:	bfa8      	it	ge
 800b8fe:	4633      	movge	r3, r6
 800b900:	1ad2      	subs	r2, r2, r3
 800b902:	9200      	str	r2, [sp, #0]
 800b904:	9a06      	ldr	r2, [sp, #24]
 800b906:	1af6      	subs	r6, r6, r3
 800b908:	1ad3      	subs	r3, r2, r3
 800b90a:	9306      	str	r3, [sp, #24]
 800b90c:	9b08      	ldr	r3, [sp, #32]
 800b90e:	b30b      	cbz	r3, 800b954 <_dtoa_r+0x794>
 800b910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b912:	2b00      	cmp	r3, #0
 800b914:	f000 80c6 	beq.w	800baa4 <_dtoa_r+0x8e4>
 800b918:	2c00      	cmp	r4, #0
 800b91a:	f000 80c0 	beq.w	800ba9e <_dtoa_r+0x8de>
 800b91e:	4629      	mov	r1, r5
 800b920:	4622      	mov	r2, r4
 800b922:	4648      	mov	r0, r9
 800b924:	f000 fcc8 	bl	800c2b8 <__pow5mult>
 800b928:	9a02      	ldr	r2, [sp, #8]
 800b92a:	4601      	mov	r1, r0
 800b92c:	4605      	mov	r5, r0
 800b92e:	4648      	mov	r0, r9
 800b930:	f000 fc20 	bl	800c174 <__multiply>
 800b934:	9902      	ldr	r1, [sp, #8]
 800b936:	4680      	mov	r8, r0
 800b938:	4648      	mov	r0, r9
 800b93a:	f000 fb51 	bl	800bfe0 <_Bfree>
 800b93e:	9b08      	ldr	r3, [sp, #32]
 800b940:	1b1b      	subs	r3, r3, r4
 800b942:	9308      	str	r3, [sp, #32]
 800b944:	f000 80b1 	beq.w	800baaa <_dtoa_r+0x8ea>
 800b948:	9a08      	ldr	r2, [sp, #32]
 800b94a:	4641      	mov	r1, r8
 800b94c:	4648      	mov	r0, r9
 800b94e:	f000 fcb3 	bl	800c2b8 <__pow5mult>
 800b952:	9002      	str	r0, [sp, #8]
 800b954:	2101      	movs	r1, #1
 800b956:	4648      	mov	r0, r9
 800b958:	f000 fbf6 	bl	800c148 <__i2b>
 800b95c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b95e:	4604      	mov	r4, r0
 800b960:	2b00      	cmp	r3, #0
 800b962:	f000 81d8 	beq.w	800bd16 <_dtoa_r+0xb56>
 800b966:	461a      	mov	r2, r3
 800b968:	4601      	mov	r1, r0
 800b96a:	4648      	mov	r0, r9
 800b96c:	f000 fca4 	bl	800c2b8 <__pow5mult>
 800b970:	9b07      	ldr	r3, [sp, #28]
 800b972:	2b01      	cmp	r3, #1
 800b974:	4604      	mov	r4, r0
 800b976:	f300 809f 	bgt.w	800bab8 <_dtoa_r+0x8f8>
 800b97a:	9b04      	ldr	r3, [sp, #16]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f040 8097 	bne.w	800bab0 <_dtoa_r+0x8f0>
 800b982:	9b05      	ldr	r3, [sp, #20]
 800b984:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b988:	2b00      	cmp	r3, #0
 800b98a:	f040 8093 	bne.w	800bab4 <_dtoa_r+0x8f4>
 800b98e:	9b05      	ldr	r3, [sp, #20]
 800b990:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b994:	0d1b      	lsrs	r3, r3, #20
 800b996:	051b      	lsls	r3, r3, #20
 800b998:	b133      	cbz	r3, 800b9a8 <_dtoa_r+0x7e8>
 800b99a:	9b00      	ldr	r3, [sp, #0]
 800b99c:	3301      	adds	r3, #1
 800b99e:	9300      	str	r3, [sp, #0]
 800b9a0:	9b06      	ldr	r3, [sp, #24]
 800b9a2:	3301      	adds	r3, #1
 800b9a4:	9306      	str	r3, [sp, #24]
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	9308      	str	r3, [sp, #32]
 800b9aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	f000 81b8 	beq.w	800bd22 <_dtoa_r+0xb62>
 800b9b2:	6923      	ldr	r3, [r4, #16]
 800b9b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b9b8:	6918      	ldr	r0, [r3, #16]
 800b9ba:	f000 fb79 	bl	800c0b0 <__hi0bits>
 800b9be:	f1c0 0020 	rsb	r0, r0, #32
 800b9c2:	9b06      	ldr	r3, [sp, #24]
 800b9c4:	4418      	add	r0, r3
 800b9c6:	f010 001f 	ands.w	r0, r0, #31
 800b9ca:	f000 8082 	beq.w	800bad2 <_dtoa_r+0x912>
 800b9ce:	f1c0 0320 	rsb	r3, r0, #32
 800b9d2:	2b04      	cmp	r3, #4
 800b9d4:	dd73      	ble.n	800babe <_dtoa_r+0x8fe>
 800b9d6:	9b00      	ldr	r3, [sp, #0]
 800b9d8:	f1c0 001c 	rsb	r0, r0, #28
 800b9dc:	4403      	add	r3, r0
 800b9de:	9300      	str	r3, [sp, #0]
 800b9e0:	9b06      	ldr	r3, [sp, #24]
 800b9e2:	4403      	add	r3, r0
 800b9e4:	4406      	add	r6, r0
 800b9e6:	9306      	str	r3, [sp, #24]
 800b9e8:	9b00      	ldr	r3, [sp, #0]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	dd05      	ble.n	800b9fa <_dtoa_r+0x83a>
 800b9ee:	9902      	ldr	r1, [sp, #8]
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	4648      	mov	r0, r9
 800b9f4:	f000 fcba 	bl	800c36c <__lshift>
 800b9f8:	9002      	str	r0, [sp, #8]
 800b9fa:	9b06      	ldr	r3, [sp, #24]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	dd05      	ble.n	800ba0c <_dtoa_r+0x84c>
 800ba00:	4621      	mov	r1, r4
 800ba02:	461a      	mov	r2, r3
 800ba04:	4648      	mov	r0, r9
 800ba06:	f000 fcb1 	bl	800c36c <__lshift>
 800ba0a:	4604      	mov	r4, r0
 800ba0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d061      	beq.n	800bad6 <_dtoa_r+0x916>
 800ba12:	9802      	ldr	r0, [sp, #8]
 800ba14:	4621      	mov	r1, r4
 800ba16:	f000 fd15 	bl	800c444 <__mcmp>
 800ba1a:	2800      	cmp	r0, #0
 800ba1c:	da5b      	bge.n	800bad6 <_dtoa_r+0x916>
 800ba1e:	2300      	movs	r3, #0
 800ba20:	9902      	ldr	r1, [sp, #8]
 800ba22:	220a      	movs	r2, #10
 800ba24:	4648      	mov	r0, r9
 800ba26:	f000 fafd 	bl	800c024 <__multadd>
 800ba2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba2c:	9002      	str	r0, [sp, #8]
 800ba2e:	f107 38ff 	add.w	r8, r7, #4294967295
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	f000 8177 	beq.w	800bd26 <_dtoa_r+0xb66>
 800ba38:	4629      	mov	r1, r5
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	220a      	movs	r2, #10
 800ba3e:	4648      	mov	r0, r9
 800ba40:	f000 faf0 	bl	800c024 <__multadd>
 800ba44:	f1bb 0f00 	cmp.w	fp, #0
 800ba48:	4605      	mov	r5, r0
 800ba4a:	dc6f      	bgt.n	800bb2c <_dtoa_r+0x96c>
 800ba4c:	9b07      	ldr	r3, [sp, #28]
 800ba4e:	2b02      	cmp	r3, #2
 800ba50:	dc49      	bgt.n	800bae6 <_dtoa_r+0x926>
 800ba52:	e06b      	b.n	800bb2c <_dtoa_r+0x96c>
 800ba54:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ba5a:	e73c      	b.n	800b8d6 <_dtoa_r+0x716>
 800ba5c:	3fe00000 	.word	0x3fe00000
 800ba60:	40240000 	.word	0x40240000
 800ba64:	9b03      	ldr	r3, [sp, #12]
 800ba66:	1e5c      	subs	r4, r3, #1
 800ba68:	9b08      	ldr	r3, [sp, #32]
 800ba6a:	42a3      	cmp	r3, r4
 800ba6c:	db09      	blt.n	800ba82 <_dtoa_r+0x8c2>
 800ba6e:	1b1c      	subs	r4, r3, r4
 800ba70:	9b03      	ldr	r3, [sp, #12]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	f6bf af30 	bge.w	800b8d8 <_dtoa_r+0x718>
 800ba78:	9b00      	ldr	r3, [sp, #0]
 800ba7a:	9a03      	ldr	r2, [sp, #12]
 800ba7c:	1a9e      	subs	r6, r3, r2
 800ba7e:	2300      	movs	r3, #0
 800ba80:	e72b      	b.n	800b8da <_dtoa_r+0x71a>
 800ba82:	9b08      	ldr	r3, [sp, #32]
 800ba84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ba86:	9408      	str	r4, [sp, #32]
 800ba88:	1ae3      	subs	r3, r4, r3
 800ba8a:	441a      	add	r2, r3
 800ba8c:	9e00      	ldr	r6, [sp, #0]
 800ba8e:	9b03      	ldr	r3, [sp, #12]
 800ba90:	920d      	str	r2, [sp, #52]	@ 0x34
 800ba92:	2400      	movs	r4, #0
 800ba94:	e721      	b.n	800b8da <_dtoa_r+0x71a>
 800ba96:	9c08      	ldr	r4, [sp, #32]
 800ba98:	9e00      	ldr	r6, [sp, #0]
 800ba9a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ba9c:	e728      	b.n	800b8f0 <_dtoa_r+0x730>
 800ba9e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800baa2:	e751      	b.n	800b948 <_dtoa_r+0x788>
 800baa4:	9a08      	ldr	r2, [sp, #32]
 800baa6:	9902      	ldr	r1, [sp, #8]
 800baa8:	e750      	b.n	800b94c <_dtoa_r+0x78c>
 800baaa:	f8cd 8008 	str.w	r8, [sp, #8]
 800baae:	e751      	b.n	800b954 <_dtoa_r+0x794>
 800bab0:	2300      	movs	r3, #0
 800bab2:	e779      	b.n	800b9a8 <_dtoa_r+0x7e8>
 800bab4:	9b04      	ldr	r3, [sp, #16]
 800bab6:	e777      	b.n	800b9a8 <_dtoa_r+0x7e8>
 800bab8:	2300      	movs	r3, #0
 800baba:	9308      	str	r3, [sp, #32]
 800babc:	e779      	b.n	800b9b2 <_dtoa_r+0x7f2>
 800babe:	d093      	beq.n	800b9e8 <_dtoa_r+0x828>
 800bac0:	9a00      	ldr	r2, [sp, #0]
 800bac2:	331c      	adds	r3, #28
 800bac4:	441a      	add	r2, r3
 800bac6:	9200      	str	r2, [sp, #0]
 800bac8:	9a06      	ldr	r2, [sp, #24]
 800baca:	441a      	add	r2, r3
 800bacc:	441e      	add	r6, r3
 800bace:	9206      	str	r2, [sp, #24]
 800bad0:	e78a      	b.n	800b9e8 <_dtoa_r+0x828>
 800bad2:	4603      	mov	r3, r0
 800bad4:	e7f4      	b.n	800bac0 <_dtoa_r+0x900>
 800bad6:	9b03      	ldr	r3, [sp, #12]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	46b8      	mov	r8, r7
 800badc:	dc20      	bgt.n	800bb20 <_dtoa_r+0x960>
 800bade:	469b      	mov	fp, r3
 800bae0:	9b07      	ldr	r3, [sp, #28]
 800bae2:	2b02      	cmp	r3, #2
 800bae4:	dd1e      	ble.n	800bb24 <_dtoa_r+0x964>
 800bae6:	f1bb 0f00 	cmp.w	fp, #0
 800baea:	f47f adb1 	bne.w	800b650 <_dtoa_r+0x490>
 800baee:	4621      	mov	r1, r4
 800baf0:	465b      	mov	r3, fp
 800baf2:	2205      	movs	r2, #5
 800baf4:	4648      	mov	r0, r9
 800baf6:	f000 fa95 	bl	800c024 <__multadd>
 800bafa:	4601      	mov	r1, r0
 800bafc:	4604      	mov	r4, r0
 800bafe:	9802      	ldr	r0, [sp, #8]
 800bb00:	f000 fca0 	bl	800c444 <__mcmp>
 800bb04:	2800      	cmp	r0, #0
 800bb06:	f77f ada3 	ble.w	800b650 <_dtoa_r+0x490>
 800bb0a:	4656      	mov	r6, sl
 800bb0c:	2331      	movs	r3, #49	@ 0x31
 800bb0e:	f806 3b01 	strb.w	r3, [r6], #1
 800bb12:	f108 0801 	add.w	r8, r8, #1
 800bb16:	e59f      	b.n	800b658 <_dtoa_r+0x498>
 800bb18:	9c03      	ldr	r4, [sp, #12]
 800bb1a:	46b8      	mov	r8, r7
 800bb1c:	4625      	mov	r5, r4
 800bb1e:	e7f4      	b.n	800bb0a <_dtoa_r+0x94a>
 800bb20:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bb24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	f000 8101 	beq.w	800bd2e <_dtoa_r+0xb6e>
 800bb2c:	2e00      	cmp	r6, #0
 800bb2e:	dd05      	ble.n	800bb3c <_dtoa_r+0x97c>
 800bb30:	4629      	mov	r1, r5
 800bb32:	4632      	mov	r2, r6
 800bb34:	4648      	mov	r0, r9
 800bb36:	f000 fc19 	bl	800c36c <__lshift>
 800bb3a:	4605      	mov	r5, r0
 800bb3c:	9b08      	ldr	r3, [sp, #32]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d05c      	beq.n	800bbfc <_dtoa_r+0xa3c>
 800bb42:	6869      	ldr	r1, [r5, #4]
 800bb44:	4648      	mov	r0, r9
 800bb46:	f000 fa0b 	bl	800bf60 <_Balloc>
 800bb4a:	4606      	mov	r6, r0
 800bb4c:	b928      	cbnz	r0, 800bb5a <_dtoa_r+0x99a>
 800bb4e:	4b82      	ldr	r3, [pc, #520]	@ (800bd58 <_dtoa_r+0xb98>)
 800bb50:	4602      	mov	r2, r0
 800bb52:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bb56:	f7ff bb4a 	b.w	800b1ee <_dtoa_r+0x2e>
 800bb5a:	692a      	ldr	r2, [r5, #16]
 800bb5c:	3202      	adds	r2, #2
 800bb5e:	0092      	lsls	r2, r2, #2
 800bb60:	f105 010c 	add.w	r1, r5, #12
 800bb64:	300c      	adds	r0, #12
 800bb66:	f7ff fa94 	bl	800b092 <memcpy>
 800bb6a:	2201      	movs	r2, #1
 800bb6c:	4631      	mov	r1, r6
 800bb6e:	4648      	mov	r0, r9
 800bb70:	f000 fbfc 	bl	800c36c <__lshift>
 800bb74:	f10a 0301 	add.w	r3, sl, #1
 800bb78:	9300      	str	r3, [sp, #0]
 800bb7a:	eb0a 030b 	add.w	r3, sl, fp
 800bb7e:	9308      	str	r3, [sp, #32]
 800bb80:	9b04      	ldr	r3, [sp, #16]
 800bb82:	f003 0301 	and.w	r3, r3, #1
 800bb86:	462f      	mov	r7, r5
 800bb88:	9306      	str	r3, [sp, #24]
 800bb8a:	4605      	mov	r5, r0
 800bb8c:	9b00      	ldr	r3, [sp, #0]
 800bb8e:	9802      	ldr	r0, [sp, #8]
 800bb90:	4621      	mov	r1, r4
 800bb92:	f103 3bff 	add.w	fp, r3, #4294967295
 800bb96:	f7ff fa8a 	bl	800b0ae <quorem>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	3330      	adds	r3, #48	@ 0x30
 800bb9e:	9003      	str	r0, [sp, #12]
 800bba0:	4639      	mov	r1, r7
 800bba2:	9802      	ldr	r0, [sp, #8]
 800bba4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bba6:	f000 fc4d 	bl	800c444 <__mcmp>
 800bbaa:	462a      	mov	r2, r5
 800bbac:	9004      	str	r0, [sp, #16]
 800bbae:	4621      	mov	r1, r4
 800bbb0:	4648      	mov	r0, r9
 800bbb2:	f000 fc63 	bl	800c47c <__mdiff>
 800bbb6:	68c2      	ldr	r2, [r0, #12]
 800bbb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbba:	4606      	mov	r6, r0
 800bbbc:	bb02      	cbnz	r2, 800bc00 <_dtoa_r+0xa40>
 800bbbe:	4601      	mov	r1, r0
 800bbc0:	9802      	ldr	r0, [sp, #8]
 800bbc2:	f000 fc3f 	bl	800c444 <__mcmp>
 800bbc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc8:	4602      	mov	r2, r0
 800bbca:	4631      	mov	r1, r6
 800bbcc:	4648      	mov	r0, r9
 800bbce:	920c      	str	r2, [sp, #48]	@ 0x30
 800bbd0:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbd2:	f000 fa05 	bl	800bfe0 <_Bfree>
 800bbd6:	9b07      	ldr	r3, [sp, #28]
 800bbd8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bbda:	9e00      	ldr	r6, [sp, #0]
 800bbdc:	ea42 0103 	orr.w	r1, r2, r3
 800bbe0:	9b06      	ldr	r3, [sp, #24]
 800bbe2:	4319      	orrs	r1, r3
 800bbe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbe6:	d10d      	bne.n	800bc04 <_dtoa_r+0xa44>
 800bbe8:	2b39      	cmp	r3, #57	@ 0x39
 800bbea:	d027      	beq.n	800bc3c <_dtoa_r+0xa7c>
 800bbec:	9a04      	ldr	r2, [sp, #16]
 800bbee:	2a00      	cmp	r2, #0
 800bbf0:	dd01      	ble.n	800bbf6 <_dtoa_r+0xa36>
 800bbf2:	9b03      	ldr	r3, [sp, #12]
 800bbf4:	3331      	adds	r3, #49	@ 0x31
 800bbf6:	f88b 3000 	strb.w	r3, [fp]
 800bbfa:	e52e      	b.n	800b65a <_dtoa_r+0x49a>
 800bbfc:	4628      	mov	r0, r5
 800bbfe:	e7b9      	b.n	800bb74 <_dtoa_r+0x9b4>
 800bc00:	2201      	movs	r2, #1
 800bc02:	e7e2      	b.n	800bbca <_dtoa_r+0xa0a>
 800bc04:	9904      	ldr	r1, [sp, #16]
 800bc06:	2900      	cmp	r1, #0
 800bc08:	db04      	blt.n	800bc14 <_dtoa_r+0xa54>
 800bc0a:	9807      	ldr	r0, [sp, #28]
 800bc0c:	4301      	orrs	r1, r0
 800bc0e:	9806      	ldr	r0, [sp, #24]
 800bc10:	4301      	orrs	r1, r0
 800bc12:	d120      	bne.n	800bc56 <_dtoa_r+0xa96>
 800bc14:	2a00      	cmp	r2, #0
 800bc16:	ddee      	ble.n	800bbf6 <_dtoa_r+0xa36>
 800bc18:	9902      	ldr	r1, [sp, #8]
 800bc1a:	9300      	str	r3, [sp, #0]
 800bc1c:	2201      	movs	r2, #1
 800bc1e:	4648      	mov	r0, r9
 800bc20:	f000 fba4 	bl	800c36c <__lshift>
 800bc24:	4621      	mov	r1, r4
 800bc26:	9002      	str	r0, [sp, #8]
 800bc28:	f000 fc0c 	bl	800c444 <__mcmp>
 800bc2c:	2800      	cmp	r0, #0
 800bc2e:	9b00      	ldr	r3, [sp, #0]
 800bc30:	dc02      	bgt.n	800bc38 <_dtoa_r+0xa78>
 800bc32:	d1e0      	bne.n	800bbf6 <_dtoa_r+0xa36>
 800bc34:	07da      	lsls	r2, r3, #31
 800bc36:	d5de      	bpl.n	800bbf6 <_dtoa_r+0xa36>
 800bc38:	2b39      	cmp	r3, #57	@ 0x39
 800bc3a:	d1da      	bne.n	800bbf2 <_dtoa_r+0xa32>
 800bc3c:	2339      	movs	r3, #57	@ 0x39
 800bc3e:	f88b 3000 	strb.w	r3, [fp]
 800bc42:	4633      	mov	r3, r6
 800bc44:	461e      	mov	r6, r3
 800bc46:	3b01      	subs	r3, #1
 800bc48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bc4c:	2a39      	cmp	r2, #57	@ 0x39
 800bc4e:	d04e      	beq.n	800bcee <_dtoa_r+0xb2e>
 800bc50:	3201      	adds	r2, #1
 800bc52:	701a      	strb	r2, [r3, #0]
 800bc54:	e501      	b.n	800b65a <_dtoa_r+0x49a>
 800bc56:	2a00      	cmp	r2, #0
 800bc58:	dd03      	ble.n	800bc62 <_dtoa_r+0xaa2>
 800bc5a:	2b39      	cmp	r3, #57	@ 0x39
 800bc5c:	d0ee      	beq.n	800bc3c <_dtoa_r+0xa7c>
 800bc5e:	3301      	adds	r3, #1
 800bc60:	e7c9      	b.n	800bbf6 <_dtoa_r+0xa36>
 800bc62:	9a00      	ldr	r2, [sp, #0]
 800bc64:	9908      	ldr	r1, [sp, #32]
 800bc66:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bc6a:	428a      	cmp	r2, r1
 800bc6c:	d028      	beq.n	800bcc0 <_dtoa_r+0xb00>
 800bc6e:	9902      	ldr	r1, [sp, #8]
 800bc70:	2300      	movs	r3, #0
 800bc72:	220a      	movs	r2, #10
 800bc74:	4648      	mov	r0, r9
 800bc76:	f000 f9d5 	bl	800c024 <__multadd>
 800bc7a:	42af      	cmp	r7, r5
 800bc7c:	9002      	str	r0, [sp, #8]
 800bc7e:	f04f 0300 	mov.w	r3, #0
 800bc82:	f04f 020a 	mov.w	r2, #10
 800bc86:	4639      	mov	r1, r7
 800bc88:	4648      	mov	r0, r9
 800bc8a:	d107      	bne.n	800bc9c <_dtoa_r+0xadc>
 800bc8c:	f000 f9ca 	bl	800c024 <__multadd>
 800bc90:	4607      	mov	r7, r0
 800bc92:	4605      	mov	r5, r0
 800bc94:	9b00      	ldr	r3, [sp, #0]
 800bc96:	3301      	adds	r3, #1
 800bc98:	9300      	str	r3, [sp, #0]
 800bc9a:	e777      	b.n	800bb8c <_dtoa_r+0x9cc>
 800bc9c:	f000 f9c2 	bl	800c024 <__multadd>
 800bca0:	4629      	mov	r1, r5
 800bca2:	4607      	mov	r7, r0
 800bca4:	2300      	movs	r3, #0
 800bca6:	220a      	movs	r2, #10
 800bca8:	4648      	mov	r0, r9
 800bcaa:	f000 f9bb 	bl	800c024 <__multadd>
 800bcae:	4605      	mov	r5, r0
 800bcb0:	e7f0      	b.n	800bc94 <_dtoa_r+0xad4>
 800bcb2:	f1bb 0f00 	cmp.w	fp, #0
 800bcb6:	bfcc      	ite	gt
 800bcb8:	465e      	movgt	r6, fp
 800bcba:	2601      	movle	r6, #1
 800bcbc:	4456      	add	r6, sl
 800bcbe:	2700      	movs	r7, #0
 800bcc0:	9902      	ldr	r1, [sp, #8]
 800bcc2:	9300      	str	r3, [sp, #0]
 800bcc4:	2201      	movs	r2, #1
 800bcc6:	4648      	mov	r0, r9
 800bcc8:	f000 fb50 	bl	800c36c <__lshift>
 800bccc:	4621      	mov	r1, r4
 800bcce:	9002      	str	r0, [sp, #8]
 800bcd0:	f000 fbb8 	bl	800c444 <__mcmp>
 800bcd4:	2800      	cmp	r0, #0
 800bcd6:	dcb4      	bgt.n	800bc42 <_dtoa_r+0xa82>
 800bcd8:	d102      	bne.n	800bce0 <_dtoa_r+0xb20>
 800bcda:	9b00      	ldr	r3, [sp, #0]
 800bcdc:	07db      	lsls	r3, r3, #31
 800bcde:	d4b0      	bmi.n	800bc42 <_dtoa_r+0xa82>
 800bce0:	4633      	mov	r3, r6
 800bce2:	461e      	mov	r6, r3
 800bce4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bce8:	2a30      	cmp	r2, #48	@ 0x30
 800bcea:	d0fa      	beq.n	800bce2 <_dtoa_r+0xb22>
 800bcec:	e4b5      	b.n	800b65a <_dtoa_r+0x49a>
 800bcee:	459a      	cmp	sl, r3
 800bcf0:	d1a8      	bne.n	800bc44 <_dtoa_r+0xa84>
 800bcf2:	2331      	movs	r3, #49	@ 0x31
 800bcf4:	f108 0801 	add.w	r8, r8, #1
 800bcf8:	f88a 3000 	strb.w	r3, [sl]
 800bcfc:	e4ad      	b.n	800b65a <_dtoa_r+0x49a>
 800bcfe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd00:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bd5c <_dtoa_r+0xb9c>
 800bd04:	b11b      	cbz	r3, 800bd0e <_dtoa_r+0xb4e>
 800bd06:	f10a 0308 	add.w	r3, sl, #8
 800bd0a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bd0c:	6013      	str	r3, [r2, #0]
 800bd0e:	4650      	mov	r0, sl
 800bd10:	b017      	add	sp, #92	@ 0x5c
 800bd12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd16:	9b07      	ldr	r3, [sp, #28]
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	f77f ae2e 	ble.w	800b97a <_dtoa_r+0x7ba>
 800bd1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd20:	9308      	str	r3, [sp, #32]
 800bd22:	2001      	movs	r0, #1
 800bd24:	e64d      	b.n	800b9c2 <_dtoa_r+0x802>
 800bd26:	f1bb 0f00 	cmp.w	fp, #0
 800bd2a:	f77f aed9 	ble.w	800bae0 <_dtoa_r+0x920>
 800bd2e:	4656      	mov	r6, sl
 800bd30:	9802      	ldr	r0, [sp, #8]
 800bd32:	4621      	mov	r1, r4
 800bd34:	f7ff f9bb 	bl	800b0ae <quorem>
 800bd38:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bd3c:	f806 3b01 	strb.w	r3, [r6], #1
 800bd40:	eba6 020a 	sub.w	r2, r6, sl
 800bd44:	4593      	cmp	fp, r2
 800bd46:	ddb4      	ble.n	800bcb2 <_dtoa_r+0xaf2>
 800bd48:	9902      	ldr	r1, [sp, #8]
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	220a      	movs	r2, #10
 800bd4e:	4648      	mov	r0, r9
 800bd50:	f000 f968 	bl	800c024 <__multadd>
 800bd54:	9002      	str	r0, [sp, #8]
 800bd56:	e7eb      	b.n	800bd30 <_dtoa_r+0xb70>
 800bd58:	0800db28 	.word	0x0800db28
 800bd5c:	0800daac 	.word	0x0800daac

0800bd60 <_free_r>:
 800bd60:	b538      	push	{r3, r4, r5, lr}
 800bd62:	4605      	mov	r5, r0
 800bd64:	2900      	cmp	r1, #0
 800bd66:	d041      	beq.n	800bdec <_free_r+0x8c>
 800bd68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd6c:	1f0c      	subs	r4, r1, #4
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	bfb8      	it	lt
 800bd72:	18e4      	addlt	r4, r4, r3
 800bd74:	f000 f8e8 	bl	800bf48 <__malloc_lock>
 800bd78:	4a1d      	ldr	r2, [pc, #116]	@ (800bdf0 <_free_r+0x90>)
 800bd7a:	6813      	ldr	r3, [r2, #0]
 800bd7c:	b933      	cbnz	r3, 800bd8c <_free_r+0x2c>
 800bd7e:	6063      	str	r3, [r4, #4]
 800bd80:	6014      	str	r4, [r2, #0]
 800bd82:	4628      	mov	r0, r5
 800bd84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd88:	f000 b8e4 	b.w	800bf54 <__malloc_unlock>
 800bd8c:	42a3      	cmp	r3, r4
 800bd8e:	d908      	bls.n	800bda2 <_free_r+0x42>
 800bd90:	6820      	ldr	r0, [r4, #0]
 800bd92:	1821      	adds	r1, r4, r0
 800bd94:	428b      	cmp	r3, r1
 800bd96:	bf01      	itttt	eq
 800bd98:	6819      	ldreq	r1, [r3, #0]
 800bd9a:	685b      	ldreq	r3, [r3, #4]
 800bd9c:	1809      	addeq	r1, r1, r0
 800bd9e:	6021      	streq	r1, [r4, #0]
 800bda0:	e7ed      	b.n	800bd7e <_free_r+0x1e>
 800bda2:	461a      	mov	r2, r3
 800bda4:	685b      	ldr	r3, [r3, #4]
 800bda6:	b10b      	cbz	r3, 800bdac <_free_r+0x4c>
 800bda8:	42a3      	cmp	r3, r4
 800bdaa:	d9fa      	bls.n	800bda2 <_free_r+0x42>
 800bdac:	6811      	ldr	r1, [r2, #0]
 800bdae:	1850      	adds	r0, r2, r1
 800bdb0:	42a0      	cmp	r0, r4
 800bdb2:	d10b      	bne.n	800bdcc <_free_r+0x6c>
 800bdb4:	6820      	ldr	r0, [r4, #0]
 800bdb6:	4401      	add	r1, r0
 800bdb8:	1850      	adds	r0, r2, r1
 800bdba:	4283      	cmp	r3, r0
 800bdbc:	6011      	str	r1, [r2, #0]
 800bdbe:	d1e0      	bne.n	800bd82 <_free_r+0x22>
 800bdc0:	6818      	ldr	r0, [r3, #0]
 800bdc2:	685b      	ldr	r3, [r3, #4]
 800bdc4:	6053      	str	r3, [r2, #4]
 800bdc6:	4408      	add	r0, r1
 800bdc8:	6010      	str	r0, [r2, #0]
 800bdca:	e7da      	b.n	800bd82 <_free_r+0x22>
 800bdcc:	d902      	bls.n	800bdd4 <_free_r+0x74>
 800bdce:	230c      	movs	r3, #12
 800bdd0:	602b      	str	r3, [r5, #0]
 800bdd2:	e7d6      	b.n	800bd82 <_free_r+0x22>
 800bdd4:	6820      	ldr	r0, [r4, #0]
 800bdd6:	1821      	adds	r1, r4, r0
 800bdd8:	428b      	cmp	r3, r1
 800bdda:	bf04      	itt	eq
 800bddc:	6819      	ldreq	r1, [r3, #0]
 800bdde:	685b      	ldreq	r3, [r3, #4]
 800bde0:	6063      	str	r3, [r4, #4]
 800bde2:	bf04      	itt	eq
 800bde4:	1809      	addeq	r1, r1, r0
 800bde6:	6021      	streq	r1, [r4, #0]
 800bde8:	6054      	str	r4, [r2, #4]
 800bdea:	e7ca      	b.n	800bd82 <_free_r+0x22>
 800bdec:	bd38      	pop	{r3, r4, r5, pc}
 800bdee:	bf00      	nop
 800bdf0:	20002288 	.word	0x20002288

0800bdf4 <malloc>:
 800bdf4:	4b02      	ldr	r3, [pc, #8]	@ (800be00 <malloc+0xc>)
 800bdf6:	4601      	mov	r1, r0
 800bdf8:	6818      	ldr	r0, [r3, #0]
 800bdfa:	f000 b825 	b.w	800be48 <_malloc_r>
 800bdfe:	bf00      	nop
 800be00:	2000001c 	.word	0x2000001c

0800be04 <sbrk_aligned>:
 800be04:	b570      	push	{r4, r5, r6, lr}
 800be06:	4e0f      	ldr	r6, [pc, #60]	@ (800be44 <sbrk_aligned+0x40>)
 800be08:	460c      	mov	r4, r1
 800be0a:	6831      	ldr	r1, [r6, #0]
 800be0c:	4605      	mov	r5, r0
 800be0e:	b911      	cbnz	r1, 800be16 <sbrk_aligned+0x12>
 800be10:	f000 fe3e 	bl	800ca90 <_sbrk_r>
 800be14:	6030      	str	r0, [r6, #0]
 800be16:	4621      	mov	r1, r4
 800be18:	4628      	mov	r0, r5
 800be1a:	f000 fe39 	bl	800ca90 <_sbrk_r>
 800be1e:	1c43      	adds	r3, r0, #1
 800be20:	d103      	bne.n	800be2a <sbrk_aligned+0x26>
 800be22:	f04f 34ff 	mov.w	r4, #4294967295
 800be26:	4620      	mov	r0, r4
 800be28:	bd70      	pop	{r4, r5, r6, pc}
 800be2a:	1cc4      	adds	r4, r0, #3
 800be2c:	f024 0403 	bic.w	r4, r4, #3
 800be30:	42a0      	cmp	r0, r4
 800be32:	d0f8      	beq.n	800be26 <sbrk_aligned+0x22>
 800be34:	1a21      	subs	r1, r4, r0
 800be36:	4628      	mov	r0, r5
 800be38:	f000 fe2a 	bl	800ca90 <_sbrk_r>
 800be3c:	3001      	adds	r0, #1
 800be3e:	d1f2      	bne.n	800be26 <sbrk_aligned+0x22>
 800be40:	e7ef      	b.n	800be22 <sbrk_aligned+0x1e>
 800be42:	bf00      	nop
 800be44:	20002284 	.word	0x20002284

0800be48 <_malloc_r>:
 800be48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be4c:	1ccd      	adds	r5, r1, #3
 800be4e:	f025 0503 	bic.w	r5, r5, #3
 800be52:	3508      	adds	r5, #8
 800be54:	2d0c      	cmp	r5, #12
 800be56:	bf38      	it	cc
 800be58:	250c      	movcc	r5, #12
 800be5a:	2d00      	cmp	r5, #0
 800be5c:	4606      	mov	r6, r0
 800be5e:	db01      	blt.n	800be64 <_malloc_r+0x1c>
 800be60:	42a9      	cmp	r1, r5
 800be62:	d904      	bls.n	800be6e <_malloc_r+0x26>
 800be64:	230c      	movs	r3, #12
 800be66:	6033      	str	r3, [r6, #0]
 800be68:	2000      	movs	r0, #0
 800be6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bf44 <_malloc_r+0xfc>
 800be72:	f000 f869 	bl	800bf48 <__malloc_lock>
 800be76:	f8d8 3000 	ldr.w	r3, [r8]
 800be7a:	461c      	mov	r4, r3
 800be7c:	bb44      	cbnz	r4, 800bed0 <_malloc_r+0x88>
 800be7e:	4629      	mov	r1, r5
 800be80:	4630      	mov	r0, r6
 800be82:	f7ff ffbf 	bl	800be04 <sbrk_aligned>
 800be86:	1c43      	adds	r3, r0, #1
 800be88:	4604      	mov	r4, r0
 800be8a:	d158      	bne.n	800bf3e <_malloc_r+0xf6>
 800be8c:	f8d8 4000 	ldr.w	r4, [r8]
 800be90:	4627      	mov	r7, r4
 800be92:	2f00      	cmp	r7, #0
 800be94:	d143      	bne.n	800bf1e <_malloc_r+0xd6>
 800be96:	2c00      	cmp	r4, #0
 800be98:	d04b      	beq.n	800bf32 <_malloc_r+0xea>
 800be9a:	6823      	ldr	r3, [r4, #0]
 800be9c:	4639      	mov	r1, r7
 800be9e:	4630      	mov	r0, r6
 800bea0:	eb04 0903 	add.w	r9, r4, r3
 800bea4:	f000 fdf4 	bl	800ca90 <_sbrk_r>
 800bea8:	4581      	cmp	r9, r0
 800beaa:	d142      	bne.n	800bf32 <_malloc_r+0xea>
 800beac:	6821      	ldr	r1, [r4, #0]
 800beae:	1a6d      	subs	r5, r5, r1
 800beb0:	4629      	mov	r1, r5
 800beb2:	4630      	mov	r0, r6
 800beb4:	f7ff ffa6 	bl	800be04 <sbrk_aligned>
 800beb8:	3001      	adds	r0, #1
 800beba:	d03a      	beq.n	800bf32 <_malloc_r+0xea>
 800bebc:	6823      	ldr	r3, [r4, #0]
 800bebe:	442b      	add	r3, r5
 800bec0:	6023      	str	r3, [r4, #0]
 800bec2:	f8d8 3000 	ldr.w	r3, [r8]
 800bec6:	685a      	ldr	r2, [r3, #4]
 800bec8:	bb62      	cbnz	r2, 800bf24 <_malloc_r+0xdc>
 800beca:	f8c8 7000 	str.w	r7, [r8]
 800bece:	e00f      	b.n	800bef0 <_malloc_r+0xa8>
 800bed0:	6822      	ldr	r2, [r4, #0]
 800bed2:	1b52      	subs	r2, r2, r5
 800bed4:	d420      	bmi.n	800bf18 <_malloc_r+0xd0>
 800bed6:	2a0b      	cmp	r2, #11
 800bed8:	d917      	bls.n	800bf0a <_malloc_r+0xc2>
 800beda:	1961      	adds	r1, r4, r5
 800bedc:	42a3      	cmp	r3, r4
 800bede:	6025      	str	r5, [r4, #0]
 800bee0:	bf18      	it	ne
 800bee2:	6059      	strne	r1, [r3, #4]
 800bee4:	6863      	ldr	r3, [r4, #4]
 800bee6:	bf08      	it	eq
 800bee8:	f8c8 1000 	streq.w	r1, [r8]
 800beec:	5162      	str	r2, [r4, r5]
 800beee:	604b      	str	r3, [r1, #4]
 800bef0:	4630      	mov	r0, r6
 800bef2:	f000 f82f 	bl	800bf54 <__malloc_unlock>
 800bef6:	f104 000b 	add.w	r0, r4, #11
 800befa:	1d23      	adds	r3, r4, #4
 800befc:	f020 0007 	bic.w	r0, r0, #7
 800bf00:	1ac2      	subs	r2, r0, r3
 800bf02:	bf1c      	itt	ne
 800bf04:	1a1b      	subne	r3, r3, r0
 800bf06:	50a3      	strne	r3, [r4, r2]
 800bf08:	e7af      	b.n	800be6a <_malloc_r+0x22>
 800bf0a:	6862      	ldr	r2, [r4, #4]
 800bf0c:	42a3      	cmp	r3, r4
 800bf0e:	bf0c      	ite	eq
 800bf10:	f8c8 2000 	streq.w	r2, [r8]
 800bf14:	605a      	strne	r2, [r3, #4]
 800bf16:	e7eb      	b.n	800bef0 <_malloc_r+0xa8>
 800bf18:	4623      	mov	r3, r4
 800bf1a:	6864      	ldr	r4, [r4, #4]
 800bf1c:	e7ae      	b.n	800be7c <_malloc_r+0x34>
 800bf1e:	463c      	mov	r4, r7
 800bf20:	687f      	ldr	r7, [r7, #4]
 800bf22:	e7b6      	b.n	800be92 <_malloc_r+0x4a>
 800bf24:	461a      	mov	r2, r3
 800bf26:	685b      	ldr	r3, [r3, #4]
 800bf28:	42a3      	cmp	r3, r4
 800bf2a:	d1fb      	bne.n	800bf24 <_malloc_r+0xdc>
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	6053      	str	r3, [r2, #4]
 800bf30:	e7de      	b.n	800bef0 <_malloc_r+0xa8>
 800bf32:	230c      	movs	r3, #12
 800bf34:	6033      	str	r3, [r6, #0]
 800bf36:	4630      	mov	r0, r6
 800bf38:	f000 f80c 	bl	800bf54 <__malloc_unlock>
 800bf3c:	e794      	b.n	800be68 <_malloc_r+0x20>
 800bf3e:	6005      	str	r5, [r0, #0]
 800bf40:	e7d6      	b.n	800bef0 <_malloc_r+0xa8>
 800bf42:	bf00      	nop
 800bf44:	20002288 	.word	0x20002288

0800bf48 <__malloc_lock>:
 800bf48:	4801      	ldr	r0, [pc, #4]	@ (800bf50 <__malloc_lock+0x8>)
 800bf4a:	f7ff b8a0 	b.w	800b08e <__retarget_lock_acquire_recursive>
 800bf4e:	bf00      	nop
 800bf50:	20002280 	.word	0x20002280

0800bf54 <__malloc_unlock>:
 800bf54:	4801      	ldr	r0, [pc, #4]	@ (800bf5c <__malloc_unlock+0x8>)
 800bf56:	f7ff b89b 	b.w	800b090 <__retarget_lock_release_recursive>
 800bf5a:	bf00      	nop
 800bf5c:	20002280 	.word	0x20002280

0800bf60 <_Balloc>:
 800bf60:	b570      	push	{r4, r5, r6, lr}
 800bf62:	69c6      	ldr	r6, [r0, #28]
 800bf64:	4604      	mov	r4, r0
 800bf66:	460d      	mov	r5, r1
 800bf68:	b976      	cbnz	r6, 800bf88 <_Balloc+0x28>
 800bf6a:	2010      	movs	r0, #16
 800bf6c:	f7ff ff42 	bl	800bdf4 <malloc>
 800bf70:	4602      	mov	r2, r0
 800bf72:	61e0      	str	r0, [r4, #28]
 800bf74:	b920      	cbnz	r0, 800bf80 <_Balloc+0x20>
 800bf76:	4b18      	ldr	r3, [pc, #96]	@ (800bfd8 <_Balloc+0x78>)
 800bf78:	4818      	ldr	r0, [pc, #96]	@ (800bfdc <_Balloc+0x7c>)
 800bf7a:	216b      	movs	r1, #107	@ 0x6b
 800bf7c:	f000 fd98 	bl	800cab0 <__assert_func>
 800bf80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf84:	6006      	str	r6, [r0, #0]
 800bf86:	60c6      	str	r6, [r0, #12]
 800bf88:	69e6      	ldr	r6, [r4, #28]
 800bf8a:	68f3      	ldr	r3, [r6, #12]
 800bf8c:	b183      	cbz	r3, 800bfb0 <_Balloc+0x50>
 800bf8e:	69e3      	ldr	r3, [r4, #28]
 800bf90:	68db      	ldr	r3, [r3, #12]
 800bf92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf96:	b9b8      	cbnz	r0, 800bfc8 <_Balloc+0x68>
 800bf98:	2101      	movs	r1, #1
 800bf9a:	fa01 f605 	lsl.w	r6, r1, r5
 800bf9e:	1d72      	adds	r2, r6, #5
 800bfa0:	0092      	lsls	r2, r2, #2
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	f000 fda2 	bl	800caec <_calloc_r>
 800bfa8:	b160      	cbz	r0, 800bfc4 <_Balloc+0x64>
 800bfaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bfae:	e00e      	b.n	800bfce <_Balloc+0x6e>
 800bfb0:	2221      	movs	r2, #33	@ 0x21
 800bfb2:	2104      	movs	r1, #4
 800bfb4:	4620      	mov	r0, r4
 800bfb6:	f000 fd99 	bl	800caec <_calloc_r>
 800bfba:	69e3      	ldr	r3, [r4, #28]
 800bfbc:	60f0      	str	r0, [r6, #12]
 800bfbe:	68db      	ldr	r3, [r3, #12]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d1e4      	bne.n	800bf8e <_Balloc+0x2e>
 800bfc4:	2000      	movs	r0, #0
 800bfc6:	bd70      	pop	{r4, r5, r6, pc}
 800bfc8:	6802      	ldr	r2, [r0, #0]
 800bfca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bfce:	2300      	movs	r3, #0
 800bfd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bfd4:	e7f7      	b.n	800bfc6 <_Balloc+0x66>
 800bfd6:	bf00      	nop
 800bfd8:	0800dab9 	.word	0x0800dab9
 800bfdc:	0800db39 	.word	0x0800db39

0800bfe0 <_Bfree>:
 800bfe0:	b570      	push	{r4, r5, r6, lr}
 800bfe2:	69c6      	ldr	r6, [r0, #28]
 800bfe4:	4605      	mov	r5, r0
 800bfe6:	460c      	mov	r4, r1
 800bfe8:	b976      	cbnz	r6, 800c008 <_Bfree+0x28>
 800bfea:	2010      	movs	r0, #16
 800bfec:	f7ff ff02 	bl	800bdf4 <malloc>
 800bff0:	4602      	mov	r2, r0
 800bff2:	61e8      	str	r0, [r5, #28]
 800bff4:	b920      	cbnz	r0, 800c000 <_Bfree+0x20>
 800bff6:	4b09      	ldr	r3, [pc, #36]	@ (800c01c <_Bfree+0x3c>)
 800bff8:	4809      	ldr	r0, [pc, #36]	@ (800c020 <_Bfree+0x40>)
 800bffa:	218f      	movs	r1, #143	@ 0x8f
 800bffc:	f000 fd58 	bl	800cab0 <__assert_func>
 800c000:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c004:	6006      	str	r6, [r0, #0]
 800c006:	60c6      	str	r6, [r0, #12]
 800c008:	b13c      	cbz	r4, 800c01a <_Bfree+0x3a>
 800c00a:	69eb      	ldr	r3, [r5, #28]
 800c00c:	6862      	ldr	r2, [r4, #4]
 800c00e:	68db      	ldr	r3, [r3, #12]
 800c010:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c014:	6021      	str	r1, [r4, #0]
 800c016:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c01a:	bd70      	pop	{r4, r5, r6, pc}
 800c01c:	0800dab9 	.word	0x0800dab9
 800c020:	0800db39 	.word	0x0800db39

0800c024 <__multadd>:
 800c024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c028:	690d      	ldr	r5, [r1, #16]
 800c02a:	4607      	mov	r7, r0
 800c02c:	460c      	mov	r4, r1
 800c02e:	461e      	mov	r6, r3
 800c030:	f101 0c14 	add.w	ip, r1, #20
 800c034:	2000      	movs	r0, #0
 800c036:	f8dc 3000 	ldr.w	r3, [ip]
 800c03a:	b299      	uxth	r1, r3
 800c03c:	fb02 6101 	mla	r1, r2, r1, r6
 800c040:	0c1e      	lsrs	r6, r3, #16
 800c042:	0c0b      	lsrs	r3, r1, #16
 800c044:	fb02 3306 	mla	r3, r2, r6, r3
 800c048:	b289      	uxth	r1, r1
 800c04a:	3001      	adds	r0, #1
 800c04c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c050:	4285      	cmp	r5, r0
 800c052:	f84c 1b04 	str.w	r1, [ip], #4
 800c056:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c05a:	dcec      	bgt.n	800c036 <__multadd+0x12>
 800c05c:	b30e      	cbz	r6, 800c0a2 <__multadd+0x7e>
 800c05e:	68a3      	ldr	r3, [r4, #8]
 800c060:	42ab      	cmp	r3, r5
 800c062:	dc19      	bgt.n	800c098 <__multadd+0x74>
 800c064:	6861      	ldr	r1, [r4, #4]
 800c066:	4638      	mov	r0, r7
 800c068:	3101      	adds	r1, #1
 800c06a:	f7ff ff79 	bl	800bf60 <_Balloc>
 800c06e:	4680      	mov	r8, r0
 800c070:	b928      	cbnz	r0, 800c07e <__multadd+0x5a>
 800c072:	4602      	mov	r2, r0
 800c074:	4b0c      	ldr	r3, [pc, #48]	@ (800c0a8 <__multadd+0x84>)
 800c076:	480d      	ldr	r0, [pc, #52]	@ (800c0ac <__multadd+0x88>)
 800c078:	21ba      	movs	r1, #186	@ 0xba
 800c07a:	f000 fd19 	bl	800cab0 <__assert_func>
 800c07e:	6922      	ldr	r2, [r4, #16]
 800c080:	3202      	adds	r2, #2
 800c082:	f104 010c 	add.w	r1, r4, #12
 800c086:	0092      	lsls	r2, r2, #2
 800c088:	300c      	adds	r0, #12
 800c08a:	f7ff f802 	bl	800b092 <memcpy>
 800c08e:	4621      	mov	r1, r4
 800c090:	4638      	mov	r0, r7
 800c092:	f7ff ffa5 	bl	800bfe0 <_Bfree>
 800c096:	4644      	mov	r4, r8
 800c098:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c09c:	3501      	adds	r5, #1
 800c09e:	615e      	str	r6, [r3, #20]
 800c0a0:	6125      	str	r5, [r4, #16]
 800c0a2:	4620      	mov	r0, r4
 800c0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0a8:	0800db28 	.word	0x0800db28
 800c0ac:	0800db39 	.word	0x0800db39

0800c0b0 <__hi0bits>:
 800c0b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	bf36      	itet	cc
 800c0b8:	0403      	lslcc	r3, r0, #16
 800c0ba:	2000      	movcs	r0, #0
 800c0bc:	2010      	movcc	r0, #16
 800c0be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c0c2:	bf3c      	itt	cc
 800c0c4:	021b      	lslcc	r3, r3, #8
 800c0c6:	3008      	addcc	r0, #8
 800c0c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c0cc:	bf3c      	itt	cc
 800c0ce:	011b      	lslcc	r3, r3, #4
 800c0d0:	3004      	addcc	r0, #4
 800c0d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0d6:	bf3c      	itt	cc
 800c0d8:	009b      	lslcc	r3, r3, #2
 800c0da:	3002      	addcc	r0, #2
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	db05      	blt.n	800c0ec <__hi0bits+0x3c>
 800c0e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c0e4:	f100 0001 	add.w	r0, r0, #1
 800c0e8:	bf08      	it	eq
 800c0ea:	2020      	moveq	r0, #32
 800c0ec:	4770      	bx	lr

0800c0ee <__lo0bits>:
 800c0ee:	6803      	ldr	r3, [r0, #0]
 800c0f0:	4602      	mov	r2, r0
 800c0f2:	f013 0007 	ands.w	r0, r3, #7
 800c0f6:	d00b      	beq.n	800c110 <__lo0bits+0x22>
 800c0f8:	07d9      	lsls	r1, r3, #31
 800c0fa:	d421      	bmi.n	800c140 <__lo0bits+0x52>
 800c0fc:	0798      	lsls	r0, r3, #30
 800c0fe:	bf49      	itett	mi
 800c100:	085b      	lsrmi	r3, r3, #1
 800c102:	089b      	lsrpl	r3, r3, #2
 800c104:	2001      	movmi	r0, #1
 800c106:	6013      	strmi	r3, [r2, #0]
 800c108:	bf5c      	itt	pl
 800c10a:	6013      	strpl	r3, [r2, #0]
 800c10c:	2002      	movpl	r0, #2
 800c10e:	4770      	bx	lr
 800c110:	b299      	uxth	r1, r3
 800c112:	b909      	cbnz	r1, 800c118 <__lo0bits+0x2a>
 800c114:	0c1b      	lsrs	r3, r3, #16
 800c116:	2010      	movs	r0, #16
 800c118:	b2d9      	uxtb	r1, r3
 800c11a:	b909      	cbnz	r1, 800c120 <__lo0bits+0x32>
 800c11c:	3008      	adds	r0, #8
 800c11e:	0a1b      	lsrs	r3, r3, #8
 800c120:	0719      	lsls	r1, r3, #28
 800c122:	bf04      	itt	eq
 800c124:	091b      	lsreq	r3, r3, #4
 800c126:	3004      	addeq	r0, #4
 800c128:	0799      	lsls	r1, r3, #30
 800c12a:	bf04      	itt	eq
 800c12c:	089b      	lsreq	r3, r3, #2
 800c12e:	3002      	addeq	r0, #2
 800c130:	07d9      	lsls	r1, r3, #31
 800c132:	d403      	bmi.n	800c13c <__lo0bits+0x4e>
 800c134:	085b      	lsrs	r3, r3, #1
 800c136:	f100 0001 	add.w	r0, r0, #1
 800c13a:	d003      	beq.n	800c144 <__lo0bits+0x56>
 800c13c:	6013      	str	r3, [r2, #0]
 800c13e:	4770      	bx	lr
 800c140:	2000      	movs	r0, #0
 800c142:	4770      	bx	lr
 800c144:	2020      	movs	r0, #32
 800c146:	4770      	bx	lr

0800c148 <__i2b>:
 800c148:	b510      	push	{r4, lr}
 800c14a:	460c      	mov	r4, r1
 800c14c:	2101      	movs	r1, #1
 800c14e:	f7ff ff07 	bl	800bf60 <_Balloc>
 800c152:	4602      	mov	r2, r0
 800c154:	b928      	cbnz	r0, 800c162 <__i2b+0x1a>
 800c156:	4b05      	ldr	r3, [pc, #20]	@ (800c16c <__i2b+0x24>)
 800c158:	4805      	ldr	r0, [pc, #20]	@ (800c170 <__i2b+0x28>)
 800c15a:	f240 1145 	movw	r1, #325	@ 0x145
 800c15e:	f000 fca7 	bl	800cab0 <__assert_func>
 800c162:	2301      	movs	r3, #1
 800c164:	6144      	str	r4, [r0, #20]
 800c166:	6103      	str	r3, [r0, #16]
 800c168:	bd10      	pop	{r4, pc}
 800c16a:	bf00      	nop
 800c16c:	0800db28 	.word	0x0800db28
 800c170:	0800db39 	.word	0x0800db39

0800c174 <__multiply>:
 800c174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c178:	4617      	mov	r7, r2
 800c17a:	690a      	ldr	r2, [r1, #16]
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	429a      	cmp	r2, r3
 800c180:	bfa8      	it	ge
 800c182:	463b      	movge	r3, r7
 800c184:	4689      	mov	r9, r1
 800c186:	bfa4      	itt	ge
 800c188:	460f      	movge	r7, r1
 800c18a:	4699      	movge	r9, r3
 800c18c:	693d      	ldr	r5, [r7, #16]
 800c18e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	6879      	ldr	r1, [r7, #4]
 800c196:	eb05 060a 	add.w	r6, r5, sl
 800c19a:	42b3      	cmp	r3, r6
 800c19c:	b085      	sub	sp, #20
 800c19e:	bfb8      	it	lt
 800c1a0:	3101      	addlt	r1, #1
 800c1a2:	f7ff fedd 	bl	800bf60 <_Balloc>
 800c1a6:	b930      	cbnz	r0, 800c1b6 <__multiply+0x42>
 800c1a8:	4602      	mov	r2, r0
 800c1aa:	4b41      	ldr	r3, [pc, #260]	@ (800c2b0 <__multiply+0x13c>)
 800c1ac:	4841      	ldr	r0, [pc, #260]	@ (800c2b4 <__multiply+0x140>)
 800c1ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c1b2:	f000 fc7d 	bl	800cab0 <__assert_func>
 800c1b6:	f100 0414 	add.w	r4, r0, #20
 800c1ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c1be:	4623      	mov	r3, r4
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	4573      	cmp	r3, lr
 800c1c4:	d320      	bcc.n	800c208 <__multiply+0x94>
 800c1c6:	f107 0814 	add.w	r8, r7, #20
 800c1ca:	f109 0114 	add.w	r1, r9, #20
 800c1ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c1d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c1d6:	9302      	str	r3, [sp, #8]
 800c1d8:	1beb      	subs	r3, r5, r7
 800c1da:	3b15      	subs	r3, #21
 800c1dc:	f023 0303 	bic.w	r3, r3, #3
 800c1e0:	3304      	adds	r3, #4
 800c1e2:	3715      	adds	r7, #21
 800c1e4:	42bd      	cmp	r5, r7
 800c1e6:	bf38      	it	cc
 800c1e8:	2304      	movcc	r3, #4
 800c1ea:	9301      	str	r3, [sp, #4]
 800c1ec:	9b02      	ldr	r3, [sp, #8]
 800c1ee:	9103      	str	r1, [sp, #12]
 800c1f0:	428b      	cmp	r3, r1
 800c1f2:	d80c      	bhi.n	800c20e <__multiply+0x9a>
 800c1f4:	2e00      	cmp	r6, #0
 800c1f6:	dd03      	ble.n	800c200 <__multiply+0x8c>
 800c1f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d055      	beq.n	800c2ac <__multiply+0x138>
 800c200:	6106      	str	r6, [r0, #16]
 800c202:	b005      	add	sp, #20
 800c204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c208:	f843 2b04 	str.w	r2, [r3], #4
 800c20c:	e7d9      	b.n	800c1c2 <__multiply+0x4e>
 800c20e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c212:	f1ba 0f00 	cmp.w	sl, #0
 800c216:	d01f      	beq.n	800c258 <__multiply+0xe4>
 800c218:	46c4      	mov	ip, r8
 800c21a:	46a1      	mov	r9, r4
 800c21c:	2700      	movs	r7, #0
 800c21e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c222:	f8d9 3000 	ldr.w	r3, [r9]
 800c226:	fa1f fb82 	uxth.w	fp, r2
 800c22a:	b29b      	uxth	r3, r3
 800c22c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c230:	443b      	add	r3, r7
 800c232:	f8d9 7000 	ldr.w	r7, [r9]
 800c236:	0c12      	lsrs	r2, r2, #16
 800c238:	0c3f      	lsrs	r7, r7, #16
 800c23a:	fb0a 7202 	mla	r2, sl, r2, r7
 800c23e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c242:	b29b      	uxth	r3, r3
 800c244:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c248:	4565      	cmp	r5, ip
 800c24a:	f849 3b04 	str.w	r3, [r9], #4
 800c24e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c252:	d8e4      	bhi.n	800c21e <__multiply+0xaa>
 800c254:	9b01      	ldr	r3, [sp, #4]
 800c256:	50e7      	str	r7, [r4, r3]
 800c258:	9b03      	ldr	r3, [sp, #12]
 800c25a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c25e:	3104      	adds	r1, #4
 800c260:	f1b9 0f00 	cmp.w	r9, #0
 800c264:	d020      	beq.n	800c2a8 <__multiply+0x134>
 800c266:	6823      	ldr	r3, [r4, #0]
 800c268:	4647      	mov	r7, r8
 800c26a:	46a4      	mov	ip, r4
 800c26c:	f04f 0a00 	mov.w	sl, #0
 800c270:	f8b7 b000 	ldrh.w	fp, [r7]
 800c274:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c278:	fb09 220b 	mla	r2, r9, fp, r2
 800c27c:	4452      	add	r2, sl
 800c27e:	b29b      	uxth	r3, r3
 800c280:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c284:	f84c 3b04 	str.w	r3, [ip], #4
 800c288:	f857 3b04 	ldr.w	r3, [r7], #4
 800c28c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c290:	f8bc 3000 	ldrh.w	r3, [ip]
 800c294:	fb09 330a 	mla	r3, r9, sl, r3
 800c298:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c29c:	42bd      	cmp	r5, r7
 800c29e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c2a2:	d8e5      	bhi.n	800c270 <__multiply+0xfc>
 800c2a4:	9a01      	ldr	r2, [sp, #4]
 800c2a6:	50a3      	str	r3, [r4, r2]
 800c2a8:	3404      	adds	r4, #4
 800c2aa:	e79f      	b.n	800c1ec <__multiply+0x78>
 800c2ac:	3e01      	subs	r6, #1
 800c2ae:	e7a1      	b.n	800c1f4 <__multiply+0x80>
 800c2b0:	0800db28 	.word	0x0800db28
 800c2b4:	0800db39 	.word	0x0800db39

0800c2b8 <__pow5mult>:
 800c2b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2bc:	4615      	mov	r5, r2
 800c2be:	f012 0203 	ands.w	r2, r2, #3
 800c2c2:	4607      	mov	r7, r0
 800c2c4:	460e      	mov	r6, r1
 800c2c6:	d007      	beq.n	800c2d8 <__pow5mult+0x20>
 800c2c8:	4c25      	ldr	r4, [pc, #148]	@ (800c360 <__pow5mult+0xa8>)
 800c2ca:	3a01      	subs	r2, #1
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c2d2:	f7ff fea7 	bl	800c024 <__multadd>
 800c2d6:	4606      	mov	r6, r0
 800c2d8:	10ad      	asrs	r5, r5, #2
 800c2da:	d03d      	beq.n	800c358 <__pow5mult+0xa0>
 800c2dc:	69fc      	ldr	r4, [r7, #28]
 800c2de:	b97c      	cbnz	r4, 800c300 <__pow5mult+0x48>
 800c2e0:	2010      	movs	r0, #16
 800c2e2:	f7ff fd87 	bl	800bdf4 <malloc>
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	61f8      	str	r0, [r7, #28]
 800c2ea:	b928      	cbnz	r0, 800c2f8 <__pow5mult+0x40>
 800c2ec:	4b1d      	ldr	r3, [pc, #116]	@ (800c364 <__pow5mult+0xac>)
 800c2ee:	481e      	ldr	r0, [pc, #120]	@ (800c368 <__pow5mult+0xb0>)
 800c2f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c2f4:	f000 fbdc 	bl	800cab0 <__assert_func>
 800c2f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c2fc:	6004      	str	r4, [r0, #0]
 800c2fe:	60c4      	str	r4, [r0, #12]
 800c300:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c304:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c308:	b94c      	cbnz	r4, 800c31e <__pow5mult+0x66>
 800c30a:	f240 2171 	movw	r1, #625	@ 0x271
 800c30e:	4638      	mov	r0, r7
 800c310:	f7ff ff1a 	bl	800c148 <__i2b>
 800c314:	2300      	movs	r3, #0
 800c316:	f8c8 0008 	str.w	r0, [r8, #8]
 800c31a:	4604      	mov	r4, r0
 800c31c:	6003      	str	r3, [r0, #0]
 800c31e:	f04f 0900 	mov.w	r9, #0
 800c322:	07eb      	lsls	r3, r5, #31
 800c324:	d50a      	bpl.n	800c33c <__pow5mult+0x84>
 800c326:	4631      	mov	r1, r6
 800c328:	4622      	mov	r2, r4
 800c32a:	4638      	mov	r0, r7
 800c32c:	f7ff ff22 	bl	800c174 <__multiply>
 800c330:	4631      	mov	r1, r6
 800c332:	4680      	mov	r8, r0
 800c334:	4638      	mov	r0, r7
 800c336:	f7ff fe53 	bl	800bfe0 <_Bfree>
 800c33a:	4646      	mov	r6, r8
 800c33c:	106d      	asrs	r5, r5, #1
 800c33e:	d00b      	beq.n	800c358 <__pow5mult+0xa0>
 800c340:	6820      	ldr	r0, [r4, #0]
 800c342:	b938      	cbnz	r0, 800c354 <__pow5mult+0x9c>
 800c344:	4622      	mov	r2, r4
 800c346:	4621      	mov	r1, r4
 800c348:	4638      	mov	r0, r7
 800c34a:	f7ff ff13 	bl	800c174 <__multiply>
 800c34e:	6020      	str	r0, [r4, #0]
 800c350:	f8c0 9000 	str.w	r9, [r0]
 800c354:	4604      	mov	r4, r0
 800c356:	e7e4      	b.n	800c322 <__pow5mult+0x6a>
 800c358:	4630      	mov	r0, r6
 800c35a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c35e:	bf00      	nop
 800c360:	0800dbec 	.word	0x0800dbec
 800c364:	0800dab9 	.word	0x0800dab9
 800c368:	0800db39 	.word	0x0800db39

0800c36c <__lshift>:
 800c36c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c370:	460c      	mov	r4, r1
 800c372:	6849      	ldr	r1, [r1, #4]
 800c374:	6923      	ldr	r3, [r4, #16]
 800c376:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c37a:	68a3      	ldr	r3, [r4, #8]
 800c37c:	4607      	mov	r7, r0
 800c37e:	4691      	mov	r9, r2
 800c380:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c384:	f108 0601 	add.w	r6, r8, #1
 800c388:	42b3      	cmp	r3, r6
 800c38a:	db0b      	blt.n	800c3a4 <__lshift+0x38>
 800c38c:	4638      	mov	r0, r7
 800c38e:	f7ff fde7 	bl	800bf60 <_Balloc>
 800c392:	4605      	mov	r5, r0
 800c394:	b948      	cbnz	r0, 800c3aa <__lshift+0x3e>
 800c396:	4602      	mov	r2, r0
 800c398:	4b28      	ldr	r3, [pc, #160]	@ (800c43c <__lshift+0xd0>)
 800c39a:	4829      	ldr	r0, [pc, #164]	@ (800c440 <__lshift+0xd4>)
 800c39c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c3a0:	f000 fb86 	bl	800cab0 <__assert_func>
 800c3a4:	3101      	adds	r1, #1
 800c3a6:	005b      	lsls	r3, r3, #1
 800c3a8:	e7ee      	b.n	800c388 <__lshift+0x1c>
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	f100 0114 	add.w	r1, r0, #20
 800c3b0:	f100 0210 	add.w	r2, r0, #16
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	4553      	cmp	r3, sl
 800c3b8:	db33      	blt.n	800c422 <__lshift+0xb6>
 800c3ba:	6920      	ldr	r0, [r4, #16]
 800c3bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3c0:	f104 0314 	add.w	r3, r4, #20
 800c3c4:	f019 091f 	ands.w	r9, r9, #31
 800c3c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c3d0:	d02b      	beq.n	800c42a <__lshift+0xbe>
 800c3d2:	f1c9 0e20 	rsb	lr, r9, #32
 800c3d6:	468a      	mov	sl, r1
 800c3d8:	2200      	movs	r2, #0
 800c3da:	6818      	ldr	r0, [r3, #0]
 800c3dc:	fa00 f009 	lsl.w	r0, r0, r9
 800c3e0:	4310      	orrs	r0, r2
 800c3e2:	f84a 0b04 	str.w	r0, [sl], #4
 800c3e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3ea:	459c      	cmp	ip, r3
 800c3ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800c3f0:	d8f3      	bhi.n	800c3da <__lshift+0x6e>
 800c3f2:	ebac 0304 	sub.w	r3, ip, r4
 800c3f6:	3b15      	subs	r3, #21
 800c3f8:	f023 0303 	bic.w	r3, r3, #3
 800c3fc:	3304      	adds	r3, #4
 800c3fe:	f104 0015 	add.w	r0, r4, #21
 800c402:	4560      	cmp	r0, ip
 800c404:	bf88      	it	hi
 800c406:	2304      	movhi	r3, #4
 800c408:	50ca      	str	r2, [r1, r3]
 800c40a:	b10a      	cbz	r2, 800c410 <__lshift+0xa4>
 800c40c:	f108 0602 	add.w	r6, r8, #2
 800c410:	3e01      	subs	r6, #1
 800c412:	4638      	mov	r0, r7
 800c414:	612e      	str	r6, [r5, #16]
 800c416:	4621      	mov	r1, r4
 800c418:	f7ff fde2 	bl	800bfe0 <_Bfree>
 800c41c:	4628      	mov	r0, r5
 800c41e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c422:	f842 0f04 	str.w	r0, [r2, #4]!
 800c426:	3301      	adds	r3, #1
 800c428:	e7c5      	b.n	800c3b6 <__lshift+0x4a>
 800c42a:	3904      	subs	r1, #4
 800c42c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c430:	f841 2f04 	str.w	r2, [r1, #4]!
 800c434:	459c      	cmp	ip, r3
 800c436:	d8f9      	bhi.n	800c42c <__lshift+0xc0>
 800c438:	e7ea      	b.n	800c410 <__lshift+0xa4>
 800c43a:	bf00      	nop
 800c43c:	0800db28 	.word	0x0800db28
 800c440:	0800db39 	.word	0x0800db39

0800c444 <__mcmp>:
 800c444:	690a      	ldr	r2, [r1, #16]
 800c446:	4603      	mov	r3, r0
 800c448:	6900      	ldr	r0, [r0, #16]
 800c44a:	1a80      	subs	r0, r0, r2
 800c44c:	b530      	push	{r4, r5, lr}
 800c44e:	d10e      	bne.n	800c46e <__mcmp+0x2a>
 800c450:	3314      	adds	r3, #20
 800c452:	3114      	adds	r1, #20
 800c454:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c458:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c45c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c460:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c464:	4295      	cmp	r5, r2
 800c466:	d003      	beq.n	800c470 <__mcmp+0x2c>
 800c468:	d205      	bcs.n	800c476 <__mcmp+0x32>
 800c46a:	f04f 30ff 	mov.w	r0, #4294967295
 800c46e:	bd30      	pop	{r4, r5, pc}
 800c470:	42a3      	cmp	r3, r4
 800c472:	d3f3      	bcc.n	800c45c <__mcmp+0x18>
 800c474:	e7fb      	b.n	800c46e <__mcmp+0x2a>
 800c476:	2001      	movs	r0, #1
 800c478:	e7f9      	b.n	800c46e <__mcmp+0x2a>
	...

0800c47c <__mdiff>:
 800c47c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c480:	4689      	mov	r9, r1
 800c482:	4606      	mov	r6, r0
 800c484:	4611      	mov	r1, r2
 800c486:	4648      	mov	r0, r9
 800c488:	4614      	mov	r4, r2
 800c48a:	f7ff ffdb 	bl	800c444 <__mcmp>
 800c48e:	1e05      	subs	r5, r0, #0
 800c490:	d112      	bne.n	800c4b8 <__mdiff+0x3c>
 800c492:	4629      	mov	r1, r5
 800c494:	4630      	mov	r0, r6
 800c496:	f7ff fd63 	bl	800bf60 <_Balloc>
 800c49a:	4602      	mov	r2, r0
 800c49c:	b928      	cbnz	r0, 800c4aa <__mdiff+0x2e>
 800c49e:	4b3f      	ldr	r3, [pc, #252]	@ (800c59c <__mdiff+0x120>)
 800c4a0:	f240 2137 	movw	r1, #567	@ 0x237
 800c4a4:	483e      	ldr	r0, [pc, #248]	@ (800c5a0 <__mdiff+0x124>)
 800c4a6:	f000 fb03 	bl	800cab0 <__assert_func>
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c4b0:	4610      	mov	r0, r2
 800c4b2:	b003      	add	sp, #12
 800c4b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b8:	bfbc      	itt	lt
 800c4ba:	464b      	movlt	r3, r9
 800c4bc:	46a1      	movlt	r9, r4
 800c4be:	4630      	mov	r0, r6
 800c4c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c4c4:	bfba      	itte	lt
 800c4c6:	461c      	movlt	r4, r3
 800c4c8:	2501      	movlt	r5, #1
 800c4ca:	2500      	movge	r5, #0
 800c4cc:	f7ff fd48 	bl	800bf60 <_Balloc>
 800c4d0:	4602      	mov	r2, r0
 800c4d2:	b918      	cbnz	r0, 800c4dc <__mdiff+0x60>
 800c4d4:	4b31      	ldr	r3, [pc, #196]	@ (800c59c <__mdiff+0x120>)
 800c4d6:	f240 2145 	movw	r1, #581	@ 0x245
 800c4da:	e7e3      	b.n	800c4a4 <__mdiff+0x28>
 800c4dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c4e0:	6926      	ldr	r6, [r4, #16]
 800c4e2:	60c5      	str	r5, [r0, #12]
 800c4e4:	f109 0310 	add.w	r3, r9, #16
 800c4e8:	f109 0514 	add.w	r5, r9, #20
 800c4ec:	f104 0e14 	add.w	lr, r4, #20
 800c4f0:	f100 0b14 	add.w	fp, r0, #20
 800c4f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c4f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c4fc:	9301      	str	r3, [sp, #4]
 800c4fe:	46d9      	mov	r9, fp
 800c500:	f04f 0c00 	mov.w	ip, #0
 800c504:	9b01      	ldr	r3, [sp, #4]
 800c506:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c50a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c50e:	9301      	str	r3, [sp, #4]
 800c510:	fa1f f38a 	uxth.w	r3, sl
 800c514:	4619      	mov	r1, r3
 800c516:	b283      	uxth	r3, r0
 800c518:	1acb      	subs	r3, r1, r3
 800c51a:	0c00      	lsrs	r0, r0, #16
 800c51c:	4463      	add	r3, ip
 800c51e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c522:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c526:	b29b      	uxth	r3, r3
 800c528:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c52c:	4576      	cmp	r6, lr
 800c52e:	f849 3b04 	str.w	r3, [r9], #4
 800c532:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c536:	d8e5      	bhi.n	800c504 <__mdiff+0x88>
 800c538:	1b33      	subs	r3, r6, r4
 800c53a:	3b15      	subs	r3, #21
 800c53c:	f023 0303 	bic.w	r3, r3, #3
 800c540:	3415      	adds	r4, #21
 800c542:	3304      	adds	r3, #4
 800c544:	42a6      	cmp	r6, r4
 800c546:	bf38      	it	cc
 800c548:	2304      	movcc	r3, #4
 800c54a:	441d      	add	r5, r3
 800c54c:	445b      	add	r3, fp
 800c54e:	461e      	mov	r6, r3
 800c550:	462c      	mov	r4, r5
 800c552:	4544      	cmp	r4, r8
 800c554:	d30e      	bcc.n	800c574 <__mdiff+0xf8>
 800c556:	f108 0103 	add.w	r1, r8, #3
 800c55a:	1b49      	subs	r1, r1, r5
 800c55c:	f021 0103 	bic.w	r1, r1, #3
 800c560:	3d03      	subs	r5, #3
 800c562:	45a8      	cmp	r8, r5
 800c564:	bf38      	it	cc
 800c566:	2100      	movcc	r1, #0
 800c568:	440b      	add	r3, r1
 800c56a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c56e:	b191      	cbz	r1, 800c596 <__mdiff+0x11a>
 800c570:	6117      	str	r7, [r2, #16]
 800c572:	e79d      	b.n	800c4b0 <__mdiff+0x34>
 800c574:	f854 1b04 	ldr.w	r1, [r4], #4
 800c578:	46e6      	mov	lr, ip
 800c57a:	0c08      	lsrs	r0, r1, #16
 800c57c:	fa1c fc81 	uxtah	ip, ip, r1
 800c580:	4471      	add	r1, lr
 800c582:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c586:	b289      	uxth	r1, r1
 800c588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c58c:	f846 1b04 	str.w	r1, [r6], #4
 800c590:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c594:	e7dd      	b.n	800c552 <__mdiff+0xd6>
 800c596:	3f01      	subs	r7, #1
 800c598:	e7e7      	b.n	800c56a <__mdiff+0xee>
 800c59a:	bf00      	nop
 800c59c:	0800db28 	.word	0x0800db28
 800c5a0:	0800db39 	.word	0x0800db39

0800c5a4 <__d2b>:
 800c5a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c5a8:	460f      	mov	r7, r1
 800c5aa:	2101      	movs	r1, #1
 800c5ac:	ec59 8b10 	vmov	r8, r9, d0
 800c5b0:	4616      	mov	r6, r2
 800c5b2:	f7ff fcd5 	bl	800bf60 <_Balloc>
 800c5b6:	4604      	mov	r4, r0
 800c5b8:	b930      	cbnz	r0, 800c5c8 <__d2b+0x24>
 800c5ba:	4602      	mov	r2, r0
 800c5bc:	4b23      	ldr	r3, [pc, #140]	@ (800c64c <__d2b+0xa8>)
 800c5be:	4824      	ldr	r0, [pc, #144]	@ (800c650 <__d2b+0xac>)
 800c5c0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c5c4:	f000 fa74 	bl	800cab0 <__assert_func>
 800c5c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c5cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c5d0:	b10d      	cbz	r5, 800c5d6 <__d2b+0x32>
 800c5d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c5d6:	9301      	str	r3, [sp, #4]
 800c5d8:	f1b8 0300 	subs.w	r3, r8, #0
 800c5dc:	d023      	beq.n	800c626 <__d2b+0x82>
 800c5de:	4668      	mov	r0, sp
 800c5e0:	9300      	str	r3, [sp, #0]
 800c5e2:	f7ff fd84 	bl	800c0ee <__lo0bits>
 800c5e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c5ea:	b1d0      	cbz	r0, 800c622 <__d2b+0x7e>
 800c5ec:	f1c0 0320 	rsb	r3, r0, #32
 800c5f0:	fa02 f303 	lsl.w	r3, r2, r3
 800c5f4:	430b      	orrs	r3, r1
 800c5f6:	40c2      	lsrs	r2, r0
 800c5f8:	6163      	str	r3, [r4, #20]
 800c5fa:	9201      	str	r2, [sp, #4]
 800c5fc:	9b01      	ldr	r3, [sp, #4]
 800c5fe:	61a3      	str	r3, [r4, #24]
 800c600:	2b00      	cmp	r3, #0
 800c602:	bf0c      	ite	eq
 800c604:	2201      	moveq	r2, #1
 800c606:	2202      	movne	r2, #2
 800c608:	6122      	str	r2, [r4, #16]
 800c60a:	b1a5      	cbz	r5, 800c636 <__d2b+0x92>
 800c60c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c610:	4405      	add	r5, r0
 800c612:	603d      	str	r5, [r7, #0]
 800c614:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c618:	6030      	str	r0, [r6, #0]
 800c61a:	4620      	mov	r0, r4
 800c61c:	b003      	add	sp, #12
 800c61e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c622:	6161      	str	r1, [r4, #20]
 800c624:	e7ea      	b.n	800c5fc <__d2b+0x58>
 800c626:	a801      	add	r0, sp, #4
 800c628:	f7ff fd61 	bl	800c0ee <__lo0bits>
 800c62c:	9b01      	ldr	r3, [sp, #4]
 800c62e:	6163      	str	r3, [r4, #20]
 800c630:	3020      	adds	r0, #32
 800c632:	2201      	movs	r2, #1
 800c634:	e7e8      	b.n	800c608 <__d2b+0x64>
 800c636:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c63a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c63e:	6038      	str	r0, [r7, #0]
 800c640:	6918      	ldr	r0, [r3, #16]
 800c642:	f7ff fd35 	bl	800c0b0 <__hi0bits>
 800c646:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c64a:	e7e5      	b.n	800c618 <__d2b+0x74>
 800c64c:	0800db28 	.word	0x0800db28
 800c650:	0800db39 	.word	0x0800db39

0800c654 <__ssputs_r>:
 800c654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c658:	688e      	ldr	r6, [r1, #8]
 800c65a:	461f      	mov	r7, r3
 800c65c:	42be      	cmp	r6, r7
 800c65e:	680b      	ldr	r3, [r1, #0]
 800c660:	4682      	mov	sl, r0
 800c662:	460c      	mov	r4, r1
 800c664:	4690      	mov	r8, r2
 800c666:	d82d      	bhi.n	800c6c4 <__ssputs_r+0x70>
 800c668:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c66c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c670:	d026      	beq.n	800c6c0 <__ssputs_r+0x6c>
 800c672:	6965      	ldr	r5, [r4, #20]
 800c674:	6909      	ldr	r1, [r1, #16]
 800c676:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c67a:	eba3 0901 	sub.w	r9, r3, r1
 800c67e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c682:	1c7b      	adds	r3, r7, #1
 800c684:	444b      	add	r3, r9
 800c686:	106d      	asrs	r5, r5, #1
 800c688:	429d      	cmp	r5, r3
 800c68a:	bf38      	it	cc
 800c68c:	461d      	movcc	r5, r3
 800c68e:	0553      	lsls	r3, r2, #21
 800c690:	d527      	bpl.n	800c6e2 <__ssputs_r+0x8e>
 800c692:	4629      	mov	r1, r5
 800c694:	f7ff fbd8 	bl	800be48 <_malloc_r>
 800c698:	4606      	mov	r6, r0
 800c69a:	b360      	cbz	r0, 800c6f6 <__ssputs_r+0xa2>
 800c69c:	6921      	ldr	r1, [r4, #16]
 800c69e:	464a      	mov	r2, r9
 800c6a0:	f7fe fcf7 	bl	800b092 <memcpy>
 800c6a4:	89a3      	ldrh	r3, [r4, #12]
 800c6a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c6aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6ae:	81a3      	strh	r3, [r4, #12]
 800c6b0:	6126      	str	r6, [r4, #16]
 800c6b2:	6165      	str	r5, [r4, #20]
 800c6b4:	444e      	add	r6, r9
 800c6b6:	eba5 0509 	sub.w	r5, r5, r9
 800c6ba:	6026      	str	r6, [r4, #0]
 800c6bc:	60a5      	str	r5, [r4, #8]
 800c6be:	463e      	mov	r6, r7
 800c6c0:	42be      	cmp	r6, r7
 800c6c2:	d900      	bls.n	800c6c6 <__ssputs_r+0x72>
 800c6c4:	463e      	mov	r6, r7
 800c6c6:	6820      	ldr	r0, [r4, #0]
 800c6c8:	4632      	mov	r2, r6
 800c6ca:	4641      	mov	r1, r8
 800c6cc:	f000 f9c6 	bl	800ca5c <memmove>
 800c6d0:	68a3      	ldr	r3, [r4, #8]
 800c6d2:	1b9b      	subs	r3, r3, r6
 800c6d4:	60a3      	str	r3, [r4, #8]
 800c6d6:	6823      	ldr	r3, [r4, #0]
 800c6d8:	4433      	add	r3, r6
 800c6da:	6023      	str	r3, [r4, #0]
 800c6dc:	2000      	movs	r0, #0
 800c6de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6e2:	462a      	mov	r2, r5
 800c6e4:	f000 fa28 	bl	800cb38 <_realloc_r>
 800c6e8:	4606      	mov	r6, r0
 800c6ea:	2800      	cmp	r0, #0
 800c6ec:	d1e0      	bne.n	800c6b0 <__ssputs_r+0x5c>
 800c6ee:	6921      	ldr	r1, [r4, #16]
 800c6f0:	4650      	mov	r0, sl
 800c6f2:	f7ff fb35 	bl	800bd60 <_free_r>
 800c6f6:	230c      	movs	r3, #12
 800c6f8:	f8ca 3000 	str.w	r3, [sl]
 800c6fc:	89a3      	ldrh	r3, [r4, #12]
 800c6fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c702:	81a3      	strh	r3, [r4, #12]
 800c704:	f04f 30ff 	mov.w	r0, #4294967295
 800c708:	e7e9      	b.n	800c6de <__ssputs_r+0x8a>
	...

0800c70c <_svfiprintf_r>:
 800c70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c710:	4698      	mov	r8, r3
 800c712:	898b      	ldrh	r3, [r1, #12]
 800c714:	061b      	lsls	r3, r3, #24
 800c716:	b09d      	sub	sp, #116	@ 0x74
 800c718:	4607      	mov	r7, r0
 800c71a:	460d      	mov	r5, r1
 800c71c:	4614      	mov	r4, r2
 800c71e:	d510      	bpl.n	800c742 <_svfiprintf_r+0x36>
 800c720:	690b      	ldr	r3, [r1, #16]
 800c722:	b973      	cbnz	r3, 800c742 <_svfiprintf_r+0x36>
 800c724:	2140      	movs	r1, #64	@ 0x40
 800c726:	f7ff fb8f 	bl	800be48 <_malloc_r>
 800c72a:	6028      	str	r0, [r5, #0]
 800c72c:	6128      	str	r0, [r5, #16]
 800c72e:	b930      	cbnz	r0, 800c73e <_svfiprintf_r+0x32>
 800c730:	230c      	movs	r3, #12
 800c732:	603b      	str	r3, [r7, #0]
 800c734:	f04f 30ff 	mov.w	r0, #4294967295
 800c738:	b01d      	add	sp, #116	@ 0x74
 800c73a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c73e:	2340      	movs	r3, #64	@ 0x40
 800c740:	616b      	str	r3, [r5, #20]
 800c742:	2300      	movs	r3, #0
 800c744:	9309      	str	r3, [sp, #36]	@ 0x24
 800c746:	2320      	movs	r3, #32
 800c748:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c74c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c750:	2330      	movs	r3, #48	@ 0x30
 800c752:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c8f0 <_svfiprintf_r+0x1e4>
 800c756:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c75a:	f04f 0901 	mov.w	r9, #1
 800c75e:	4623      	mov	r3, r4
 800c760:	469a      	mov	sl, r3
 800c762:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c766:	b10a      	cbz	r2, 800c76c <_svfiprintf_r+0x60>
 800c768:	2a25      	cmp	r2, #37	@ 0x25
 800c76a:	d1f9      	bne.n	800c760 <_svfiprintf_r+0x54>
 800c76c:	ebba 0b04 	subs.w	fp, sl, r4
 800c770:	d00b      	beq.n	800c78a <_svfiprintf_r+0x7e>
 800c772:	465b      	mov	r3, fp
 800c774:	4622      	mov	r2, r4
 800c776:	4629      	mov	r1, r5
 800c778:	4638      	mov	r0, r7
 800c77a:	f7ff ff6b 	bl	800c654 <__ssputs_r>
 800c77e:	3001      	adds	r0, #1
 800c780:	f000 80a7 	beq.w	800c8d2 <_svfiprintf_r+0x1c6>
 800c784:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c786:	445a      	add	r2, fp
 800c788:	9209      	str	r2, [sp, #36]	@ 0x24
 800c78a:	f89a 3000 	ldrb.w	r3, [sl]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	f000 809f 	beq.w	800c8d2 <_svfiprintf_r+0x1c6>
 800c794:	2300      	movs	r3, #0
 800c796:	f04f 32ff 	mov.w	r2, #4294967295
 800c79a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c79e:	f10a 0a01 	add.w	sl, sl, #1
 800c7a2:	9304      	str	r3, [sp, #16]
 800c7a4:	9307      	str	r3, [sp, #28]
 800c7a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c7aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800c7ac:	4654      	mov	r4, sl
 800c7ae:	2205      	movs	r2, #5
 800c7b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7b4:	484e      	ldr	r0, [pc, #312]	@ (800c8f0 <_svfiprintf_r+0x1e4>)
 800c7b6:	f7f3 fd0b 	bl	80001d0 <memchr>
 800c7ba:	9a04      	ldr	r2, [sp, #16]
 800c7bc:	b9d8      	cbnz	r0, 800c7f6 <_svfiprintf_r+0xea>
 800c7be:	06d0      	lsls	r0, r2, #27
 800c7c0:	bf44      	itt	mi
 800c7c2:	2320      	movmi	r3, #32
 800c7c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7c8:	0711      	lsls	r1, r2, #28
 800c7ca:	bf44      	itt	mi
 800c7cc:	232b      	movmi	r3, #43	@ 0x2b
 800c7ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7d2:	f89a 3000 	ldrb.w	r3, [sl]
 800c7d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7d8:	d015      	beq.n	800c806 <_svfiprintf_r+0xfa>
 800c7da:	9a07      	ldr	r2, [sp, #28]
 800c7dc:	4654      	mov	r4, sl
 800c7de:	2000      	movs	r0, #0
 800c7e0:	f04f 0c0a 	mov.w	ip, #10
 800c7e4:	4621      	mov	r1, r4
 800c7e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7ea:	3b30      	subs	r3, #48	@ 0x30
 800c7ec:	2b09      	cmp	r3, #9
 800c7ee:	d94b      	bls.n	800c888 <_svfiprintf_r+0x17c>
 800c7f0:	b1b0      	cbz	r0, 800c820 <_svfiprintf_r+0x114>
 800c7f2:	9207      	str	r2, [sp, #28]
 800c7f4:	e014      	b.n	800c820 <_svfiprintf_r+0x114>
 800c7f6:	eba0 0308 	sub.w	r3, r0, r8
 800c7fa:	fa09 f303 	lsl.w	r3, r9, r3
 800c7fe:	4313      	orrs	r3, r2
 800c800:	9304      	str	r3, [sp, #16]
 800c802:	46a2      	mov	sl, r4
 800c804:	e7d2      	b.n	800c7ac <_svfiprintf_r+0xa0>
 800c806:	9b03      	ldr	r3, [sp, #12]
 800c808:	1d19      	adds	r1, r3, #4
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	9103      	str	r1, [sp, #12]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	bfbb      	ittet	lt
 800c812:	425b      	neglt	r3, r3
 800c814:	f042 0202 	orrlt.w	r2, r2, #2
 800c818:	9307      	strge	r3, [sp, #28]
 800c81a:	9307      	strlt	r3, [sp, #28]
 800c81c:	bfb8      	it	lt
 800c81e:	9204      	strlt	r2, [sp, #16]
 800c820:	7823      	ldrb	r3, [r4, #0]
 800c822:	2b2e      	cmp	r3, #46	@ 0x2e
 800c824:	d10a      	bne.n	800c83c <_svfiprintf_r+0x130>
 800c826:	7863      	ldrb	r3, [r4, #1]
 800c828:	2b2a      	cmp	r3, #42	@ 0x2a
 800c82a:	d132      	bne.n	800c892 <_svfiprintf_r+0x186>
 800c82c:	9b03      	ldr	r3, [sp, #12]
 800c82e:	1d1a      	adds	r2, r3, #4
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	9203      	str	r2, [sp, #12]
 800c834:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c838:	3402      	adds	r4, #2
 800c83a:	9305      	str	r3, [sp, #20]
 800c83c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c900 <_svfiprintf_r+0x1f4>
 800c840:	7821      	ldrb	r1, [r4, #0]
 800c842:	2203      	movs	r2, #3
 800c844:	4650      	mov	r0, sl
 800c846:	f7f3 fcc3 	bl	80001d0 <memchr>
 800c84a:	b138      	cbz	r0, 800c85c <_svfiprintf_r+0x150>
 800c84c:	9b04      	ldr	r3, [sp, #16]
 800c84e:	eba0 000a 	sub.w	r0, r0, sl
 800c852:	2240      	movs	r2, #64	@ 0x40
 800c854:	4082      	lsls	r2, r0
 800c856:	4313      	orrs	r3, r2
 800c858:	3401      	adds	r4, #1
 800c85a:	9304      	str	r3, [sp, #16]
 800c85c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c860:	4824      	ldr	r0, [pc, #144]	@ (800c8f4 <_svfiprintf_r+0x1e8>)
 800c862:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c866:	2206      	movs	r2, #6
 800c868:	f7f3 fcb2 	bl	80001d0 <memchr>
 800c86c:	2800      	cmp	r0, #0
 800c86e:	d036      	beq.n	800c8de <_svfiprintf_r+0x1d2>
 800c870:	4b21      	ldr	r3, [pc, #132]	@ (800c8f8 <_svfiprintf_r+0x1ec>)
 800c872:	bb1b      	cbnz	r3, 800c8bc <_svfiprintf_r+0x1b0>
 800c874:	9b03      	ldr	r3, [sp, #12]
 800c876:	3307      	adds	r3, #7
 800c878:	f023 0307 	bic.w	r3, r3, #7
 800c87c:	3308      	adds	r3, #8
 800c87e:	9303      	str	r3, [sp, #12]
 800c880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c882:	4433      	add	r3, r6
 800c884:	9309      	str	r3, [sp, #36]	@ 0x24
 800c886:	e76a      	b.n	800c75e <_svfiprintf_r+0x52>
 800c888:	fb0c 3202 	mla	r2, ip, r2, r3
 800c88c:	460c      	mov	r4, r1
 800c88e:	2001      	movs	r0, #1
 800c890:	e7a8      	b.n	800c7e4 <_svfiprintf_r+0xd8>
 800c892:	2300      	movs	r3, #0
 800c894:	3401      	adds	r4, #1
 800c896:	9305      	str	r3, [sp, #20]
 800c898:	4619      	mov	r1, r3
 800c89a:	f04f 0c0a 	mov.w	ip, #10
 800c89e:	4620      	mov	r0, r4
 800c8a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8a4:	3a30      	subs	r2, #48	@ 0x30
 800c8a6:	2a09      	cmp	r2, #9
 800c8a8:	d903      	bls.n	800c8b2 <_svfiprintf_r+0x1a6>
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d0c6      	beq.n	800c83c <_svfiprintf_r+0x130>
 800c8ae:	9105      	str	r1, [sp, #20]
 800c8b0:	e7c4      	b.n	800c83c <_svfiprintf_r+0x130>
 800c8b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c8b6:	4604      	mov	r4, r0
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	e7f0      	b.n	800c89e <_svfiprintf_r+0x192>
 800c8bc:	ab03      	add	r3, sp, #12
 800c8be:	9300      	str	r3, [sp, #0]
 800c8c0:	462a      	mov	r2, r5
 800c8c2:	4b0e      	ldr	r3, [pc, #56]	@ (800c8fc <_svfiprintf_r+0x1f0>)
 800c8c4:	a904      	add	r1, sp, #16
 800c8c6:	4638      	mov	r0, r7
 800c8c8:	f7fd fe86 	bl	800a5d8 <_printf_float>
 800c8cc:	1c42      	adds	r2, r0, #1
 800c8ce:	4606      	mov	r6, r0
 800c8d0:	d1d6      	bne.n	800c880 <_svfiprintf_r+0x174>
 800c8d2:	89ab      	ldrh	r3, [r5, #12]
 800c8d4:	065b      	lsls	r3, r3, #25
 800c8d6:	f53f af2d 	bmi.w	800c734 <_svfiprintf_r+0x28>
 800c8da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c8dc:	e72c      	b.n	800c738 <_svfiprintf_r+0x2c>
 800c8de:	ab03      	add	r3, sp, #12
 800c8e0:	9300      	str	r3, [sp, #0]
 800c8e2:	462a      	mov	r2, r5
 800c8e4:	4b05      	ldr	r3, [pc, #20]	@ (800c8fc <_svfiprintf_r+0x1f0>)
 800c8e6:	a904      	add	r1, sp, #16
 800c8e8:	4638      	mov	r0, r7
 800c8ea:	f7fe f90d 	bl	800ab08 <_printf_i>
 800c8ee:	e7ed      	b.n	800c8cc <_svfiprintf_r+0x1c0>
 800c8f0:	0800db92 	.word	0x0800db92
 800c8f4:	0800db9c 	.word	0x0800db9c
 800c8f8:	0800a5d9 	.word	0x0800a5d9
 800c8fc:	0800c655 	.word	0x0800c655
 800c900:	0800db98 	.word	0x0800db98

0800c904 <__sflush_r>:
 800c904:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c90c:	0716      	lsls	r6, r2, #28
 800c90e:	4605      	mov	r5, r0
 800c910:	460c      	mov	r4, r1
 800c912:	d454      	bmi.n	800c9be <__sflush_r+0xba>
 800c914:	684b      	ldr	r3, [r1, #4]
 800c916:	2b00      	cmp	r3, #0
 800c918:	dc02      	bgt.n	800c920 <__sflush_r+0x1c>
 800c91a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	dd48      	ble.n	800c9b2 <__sflush_r+0xae>
 800c920:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c922:	2e00      	cmp	r6, #0
 800c924:	d045      	beq.n	800c9b2 <__sflush_r+0xae>
 800c926:	2300      	movs	r3, #0
 800c928:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c92c:	682f      	ldr	r7, [r5, #0]
 800c92e:	6a21      	ldr	r1, [r4, #32]
 800c930:	602b      	str	r3, [r5, #0]
 800c932:	d030      	beq.n	800c996 <__sflush_r+0x92>
 800c934:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c936:	89a3      	ldrh	r3, [r4, #12]
 800c938:	0759      	lsls	r1, r3, #29
 800c93a:	d505      	bpl.n	800c948 <__sflush_r+0x44>
 800c93c:	6863      	ldr	r3, [r4, #4]
 800c93e:	1ad2      	subs	r2, r2, r3
 800c940:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c942:	b10b      	cbz	r3, 800c948 <__sflush_r+0x44>
 800c944:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c946:	1ad2      	subs	r2, r2, r3
 800c948:	2300      	movs	r3, #0
 800c94a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c94c:	6a21      	ldr	r1, [r4, #32]
 800c94e:	4628      	mov	r0, r5
 800c950:	47b0      	blx	r6
 800c952:	1c43      	adds	r3, r0, #1
 800c954:	89a3      	ldrh	r3, [r4, #12]
 800c956:	d106      	bne.n	800c966 <__sflush_r+0x62>
 800c958:	6829      	ldr	r1, [r5, #0]
 800c95a:	291d      	cmp	r1, #29
 800c95c:	d82b      	bhi.n	800c9b6 <__sflush_r+0xb2>
 800c95e:	4a2a      	ldr	r2, [pc, #168]	@ (800ca08 <__sflush_r+0x104>)
 800c960:	40ca      	lsrs	r2, r1
 800c962:	07d6      	lsls	r6, r2, #31
 800c964:	d527      	bpl.n	800c9b6 <__sflush_r+0xb2>
 800c966:	2200      	movs	r2, #0
 800c968:	6062      	str	r2, [r4, #4]
 800c96a:	04d9      	lsls	r1, r3, #19
 800c96c:	6922      	ldr	r2, [r4, #16]
 800c96e:	6022      	str	r2, [r4, #0]
 800c970:	d504      	bpl.n	800c97c <__sflush_r+0x78>
 800c972:	1c42      	adds	r2, r0, #1
 800c974:	d101      	bne.n	800c97a <__sflush_r+0x76>
 800c976:	682b      	ldr	r3, [r5, #0]
 800c978:	b903      	cbnz	r3, 800c97c <__sflush_r+0x78>
 800c97a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c97c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c97e:	602f      	str	r7, [r5, #0]
 800c980:	b1b9      	cbz	r1, 800c9b2 <__sflush_r+0xae>
 800c982:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c986:	4299      	cmp	r1, r3
 800c988:	d002      	beq.n	800c990 <__sflush_r+0x8c>
 800c98a:	4628      	mov	r0, r5
 800c98c:	f7ff f9e8 	bl	800bd60 <_free_r>
 800c990:	2300      	movs	r3, #0
 800c992:	6363      	str	r3, [r4, #52]	@ 0x34
 800c994:	e00d      	b.n	800c9b2 <__sflush_r+0xae>
 800c996:	2301      	movs	r3, #1
 800c998:	4628      	mov	r0, r5
 800c99a:	47b0      	blx	r6
 800c99c:	4602      	mov	r2, r0
 800c99e:	1c50      	adds	r0, r2, #1
 800c9a0:	d1c9      	bne.n	800c936 <__sflush_r+0x32>
 800c9a2:	682b      	ldr	r3, [r5, #0]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d0c6      	beq.n	800c936 <__sflush_r+0x32>
 800c9a8:	2b1d      	cmp	r3, #29
 800c9aa:	d001      	beq.n	800c9b0 <__sflush_r+0xac>
 800c9ac:	2b16      	cmp	r3, #22
 800c9ae:	d11e      	bne.n	800c9ee <__sflush_r+0xea>
 800c9b0:	602f      	str	r7, [r5, #0]
 800c9b2:	2000      	movs	r0, #0
 800c9b4:	e022      	b.n	800c9fc <__sflush_r+0xf8>
 800c9b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9ba:	b21b      	sxth	r3, r3
 800c9bc:	e01b      	b.n	800c9f6 <__sflush_r+0xf2>
 800c9be:	690f      	ldr	r7, [r1, #16]
 800c9c0:	2f00      	cmp	r7, #0
 800c9c2:	d0f6      	beq.n	800c9b2 <__sflush_r+0xae>
 800c9c4:	0793      	lsls	r3, r2, #30
 800c9c6:	680e      	ldr	r6, [r1, #0]
 800c9c8:	bf08      	it	eq
 800c9ca:	694b      	ldreq	r3, [r1, #20]
 800c9cc:	600f      	str	r7, [r1, #0]
 800c9ce:	bf18      	it	ne
 800c9d0:	2300      	movne	r3, #0
 800c9d2:	eba6 0807 	sub.w	r8, r6, r7
 800c9d6:	608b      	str	r3, [r1, #8]
 800c9d8:	f1b8 0f00 	cmp.w	r8, #0
 800c9dc:	dde9      	ble.n	800c9b2 <__sflush_r+0xae>
 800c9de:	6a21      	ldr	r1, [r4, #32]
 800c9e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c9e2:	4643      	mov	r3, r8
 800c9e4:	463a      	mov	r2, r7
 800c9e6:	4628      	mov	r0, r5
 800c9e8:	47b0      	blx	r6
 800c9ea:	2800      	cmp	r0, #0
 800c9ec:	dc08      	bgt.n	800ca00 <__sflush_r+0xfc>
 800c9ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9f6:	81a3      	strh	r3, [r4, #12]
 800c9f8:	f04f 30ff 	mov.w	r0, #4294967295
 800c9fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca00:	4407      	add	r7, r0
 800ca02:	eba8 0800 	sub.w	r8, r8, r0
 800ca06:	e7e7      	b.n	800c9d8 <__sflush_r+0xd4>
 800ca08:	20400001 	.word	0x20400001

0800ca0c <_fflush_r>:
 800ca0c:	b538      	push	{r3, r4, r5, lr}
 800ca0e:	690b      	ldr	r3, [r1, #16]
 800ca10:	4605      	mov	r5, r0
 800ca12:	460c      	mov	r4, r1
 800ca14:	b913      	cbnz	r3, 800ca1c <_fflush_r+0x10>
 800ca16:	2500      	movs	r5, #0
 800ca18:	4628      	mov	r0, r5
 800ca1a:	bd38      	pop	{r3, r4, r5, pc}
 800ca1c:	b118      	cbz	r0, 800ca26 <_fflush_r+0x1a>
 800ca1e:	6a03      	ldr	r3, [r0, #32]
 800ca20:	b90b      	cbnz	r3, 800ca26 <_fflush_r+0x1a>
 800ca22:	f7fe fa1b 	bl	800ae5c <__sinit>
 800ca26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d0f3      	beq.n	800ca16 <_fflush_r+0xa>
 800ca2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ca30:	07d0      	lsls	r0, r2, #31
 800ca32:	d404      	bmi.n	800ca3e <_fflush_r+0x32>
 800ca34:	0599      	lsls	r1, r3, #22
 800ca36:	d402      	bmi.n	800ca3e <_fflush_r+0x32>
 800ca38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca3a:	f7fe fb28 	bl	800b08e <__retarget_lock_acquire_recursive>
 800ca3e:	4628      	mov	r0, r5
 800ca40:	4621      	mov	r1, r4
 800ca42:	f7ff ff5f 	bl	800c904 <__sflush_r>
 800ca46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca48:	07da      	lsls	r2, r3, #31
 800ca4a:	4605      	mov	r5, r0
 800ca4c:	d4e4      	bmi.n	800ca18 <_fflush_r+0xc>
 800ca4e:	89a3      	ldrh	r3, [r4, #12]
 800ca50:	059b      	lsls	r3, r3, #22
 800ca52:	d4e1      	bmi.n	800ca18 <_fflush_r+0xc>
 800ca54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca56:	f7fe fb1b 	bl	800b090 <__retarget_lock_release_recursive>
 800ca5a:	e7dd      	b.n	800ca18 <_fflush_r+0xc>

0800ca5c <memmove>:
 800ca5c:	4288      	cmp	r0, r1
 800ca5e:	b510      	push	{r4, lr}
 800ca60:	eb01 0402 	add.w	r4, r1, r2
 800ca64:	d902      	bls.n	800ca6c <memmove+0x10>
 800ca66:	4284      	cmp	r4, r0
 800ca68:	4623      	mov	r3, r4
 800ca6a:	d807      	bhi.n	800ca7c <memmove+0x20>
 800ca6c:	1e43      	subs	r3, r0, #1
 800ca6e:	42a1      	cmp	r1, r4
 800ca70:	d008      	beq.n	800ca84 <memmove+0x28>
 800ca72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca7a:	e7f8      	b.n	800ca6e <memmove+0x12>
 800ca7c:	4402      	add	r2, r0
 800ca7e:	4601      	mov	r1, r0
 800ca80:	428a      	cmp	r2, r1
 800ca82:	d100      	bne.n	800ca86 <memmove+0x2a>
 800ca84:	bd10      	pop	{r4, pc}
 800ca86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca8e:	e7f7      	b.n	800ca80 <memmove+0x24>

0800ca90 <_sbrk_r>:
 800ca90:	b538      	push	{r3, r4, r5, lr}
 800ca92:	4d06      	ldr	r5, [pc, #24]	@ (800caac <_sbrk_r+0x1c>)
 800ca94:	2300      	movs	r3, #0
 800ca96:	4604      	mov	r4, r0
 800ca98:	4608      	mov	r0, r1
 800ca9a:	602b      	str	r3, [r5, #0]
 800ca9c:	f7f6 fac2 	bl	8003024 <_sbrk>
 800caa0:	1c43      	adds	r3, r0, #1
 800caa2:	d102      	bne.n	800caaa <_sbrk_r+0x1a>
 800caa4:	682b      	ldr	r3, [r5, #0]
 800caa6:	b103      	cbz	r3, 800caaa <_sbrk_r+0x1a>
 800caa8:	6023      	str	r3, [r4, #0]
 800caaa:	bd38      	pop	{r3, r4, r5, pc}
 800caac:	2000227c 	.word	0x2000227c

0800cab0 <__assert_func>:
 800cab0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cab2:	4614      	mov	r4, r2
 800cab4:	461a      	mov	r2, r3
 800cab6:	4b09      	ldr	r3, [pc, #36]	@ (800cadc <__assert_func+0x2c>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4605      	mov	r5, r0
 800cabc:	68d8      	ldr	r0, [r3, #12]
 800cabe:	b14c      	cbz	r4, 800cad4 <__assert_func+0x24>
 800cac0:	4b07      	ldr	r3, [pc, #28]	@ (800cae0 <__assert_func+0x30>)
 800cac2:	9100      	str	r1, [sp, #0]
 800cac4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cac8:	4906      	ldr	r1, [pc, #24]	@ (800cae4 <__assert_func+0x34>)
 800caca:	462b      	mov	r3, r5
 800cacc:	f000 f870 	bl	800cbb0 <fiprintf>
 800cad0:	f000 f880 	bl	800cbd4 <abort>
 800cad4:	4b04      	ldr	r3, [pc, #16]	@ (800cae8 <__assert_func+0x38>)
 800cad6:	461c      	mov	r4, r3
 800cad8:	e7f3      	b.n	800cac2 <__assert_func+0x12>
 800cada:	bf00      	nop
 800cadc:	2000001c 	.word	0x2000001c
 800cae0:	0800dbad 	.word	0x0800dbad
 800cae4:	0800dbba 	.word	0x0800dbba
 800cae8:	0800dbe8 	.word	0x0800dbe8

0800caec <_calloc_r>:
 800caec:	b570      	push	{r4, r5, r6, lr}
 800caee:	fba1 5402 	umull	r5, r4, r1, r2
 800caf2:	b934      	cbnz	r4, 800cb02 <_calloc_r+0x16>
 800caf4:	4629      	mov	r1, r5
 800caf6:	f7ff f9a7 	bl	800be48 <_malloc_r>
 800cafa:	4606      	mov	r6, r0
 800cafc:	b928      	cbnz	r0, 800cb0a <_calloc_r+0x1e>
 800cafe:	4630      	mov	r0, r6
 800cb00:	bd70      	pop	{r4, r5, r6, pc}
 800cb02:	220c      	movs	r2, #12
 800cb04:	6002      	str	r2, [r0, #0]
 800cb06:	2600      	movs	r6, #0
 800cb08:	e7f9      	b.n	800cafe <_calloc_r+0x12>
 800cb0a:	462a      	mov	r2, r5
 800cb0c:	4621      	mov	r1, r4
 800cb0e:	f7fe fa40 	bl	800af92 <memset>
 800cb12:	e7f4      	b.n	800cafe <_calloc_r+0x12>

0800cb14 <__ascii_mbtowc>:
 800cb14:	b082      	sub	sp, #8
 800cb16:	b901      	cbnz	r1, 800cb1a <__ascii_mbtowc+0x6>
 800cb18:	a901      	add	r1, sp, #4
 800cb1a:	b142      	cbz	r2, 800cb2e <__ascii_mbtowc+0x1a>
 800cb1c:	b14b      	cbz	r3, 800cb32 <__ascii_mbtowc+0x1e>
 800cb1e:	7813      	ldrb	r3, [r2, #0]
 800cb20:	600b      	str	r3, [r1, #0]
 800cb22:	7812      	ldrb	r2, [r2, #0]
 800cb24:	1e10      	subs	r0, r2, #0
 800cb26:	bf18      	it	ne
 800cb28:	2001      	movne	r0, #1
 800cb2a:	b002      	add	sp, #8
 800cb2c:	4770      	bx	lr
 800cb2e:	4610      	mov	r0, r2
 800cb30:	e7fb      	b.n	800cb2a <__ascii_mbtowc+0x16>
 800cb32:	f06f 0001 	mvn.w	r0, #1
 800cb36:	e7f8      	b.n	800cb2a <__ascii_mbtowc+0x16>

0800cb38 <_realloc_r>:
 800cb38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb3c:	4607      	mov	r7, r0
 800cb3e:	4614      	mov	r4, r2
 800cb40:	460d      	mov	r5, r1
 800cb42:	b921      	cbnz	r1, 800cb4e <_realloc_r+0x16>
 800cb44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb48:	4611      	mov	r1, r2
 800cb4a:	f7ff b97d 	b.w	800be48 <_malloc_r>
 800cb4e:	b92a      	cbnz	r2, 800cb5c <_realloc_r+0x24>
 800cb50:	f7ff f906 	bl	800bd60 <_free_r>
 800cb54:	4625      	mov	r5, r4
 800cb56:	4628      	mov	r0, r5
 800cb58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb5c:	f000 f841 	bl	800cbe2 <_malloc_usable_size_r>
 800cb60:	4284      	cmp	r4, r0
 800cb62:	4606      	mov	r6, r0
 800cb64:	d802      	bhi.n	800cb6c <_realloc_r+0x34>
 800cb66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb6a:	d8f4      	bhi.n	800cb56 <_realloc_r+0x1e>
 800cb6c:	4621      	mov	r1, r4
 800cb6e:	4638      	mov	r0, r7
 800cb70:	f7ff f96a 	bl	800be48 <_malloc_r>
 800cb74:	4680      	mov	r8, r0
 800cb76:	b908      	cbnz	r0, 800cb7c <_realloc_r+0x44>
 800cb78:	4645      	mov	r5, r8
 800cb7a:	e7ec      	b.n	800cb56 <_realloc_r+0x1e>
 800cb7c:	42b4      	cmp	r4, r6
 800cb7e:	4622      	mov	r2, r4
 800cb80:	4629      	mov	r1, r5
 800cb82:	bf28      	it	cs
 800cb84:	4632      	movcs	r2, r6
 800cb86:	f7fe fa84 	bl	800b092 <memcpy>
 800cb8a:	4629      	mov	r1, r5
 800cb8c:	4638      	mov	r0, r7
 800cb8e:	f7ff f8e7 	bl	800bd60 <_free_r>
 800cb92:	e7f1      	b.n	800cb78 <_realloc_r+0x40>

0800cb94 <__ascii_wctomb>:
 800cb94:	4603      	mov	r3, r0
 800cb96:	4608      	mov	r0, r1
 800cb98:	b141      	cbz	r1, 800cbac <__ascii_wctomb+0x18>
 800cb9a:	2aff      	cmp	r2, #255	@ 0xff
 800cb9c:	d904      	bls.n	800cba8 <__ascii_wctomb+0x14>
 800cb9e:	228a      	movs	r2, #138	@ 0x8a
 800cba0:	601a      	str	r2, [r3, #0]
 800cba2:	f04f 30ff 	mov.w	r0, #4294967295
 800cba6:	4770      	bx	lr
 800cba8:	700a      	strb	r2, [r1, #0]
 800cbaa:	2001      	movs	r0, #1
 800cbac:	4770      	bx	lr
	...

0800cbb0 <fiprintf>:
 800cbb0:	b40e      	push	{r1, r2, r3}
 800cbb2:	b503      	push	{r0, r1, lr}
 800cbb4:	4601      	mov	r1, r0
 800cbb6:	ab03      	add	r3, sp, #12
 800cbb8:	4805      	ldr	r0, [pc, #20]	@ (800cbd0 <fiprintf+0x20>)
 800cbba:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbbe:	6800      	ldr	r0, [r0, #0]
 800cbc0:	9301      	str	r3, [sp, #4]
 800cbc2:	f000 f83f 	bl	800cc44 <_vfiprintf_r>
 800cbc6:	b002      	add	sp, #8
 800cbc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbcc:	b003      	add	sp, #12
 800cbce:	4770      	bx	lr
 800cbd0:	2000001c 	.word	0x2000001c

0800cbd4 <abort>:
 800cbd4:	b508      	push	{r3, lr}
 800cbd6:	2006      	movs	r0, #6
 800cbd8:	f000 fa08 	bl	800cfec <raise>
 800cbdc:	2001      	movs	r0, #1
 800cbde:	f7f6 f9a9 	bl	8002f34 <_exit>

0800cbe2 <_malloc_usable_size_r>:
 800cbe2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbe6:	1f18      	subs	r0, r3, #4
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	bfbc      	itt	lt
 800cbec:	580b      	ldrlt	r3, [r1, r0]
 800cbee:	18c0      	addlt	r0, r0, r3
 800cbf0:	4770      	bx	lr

0800cbf2 <__sfputc_r>:
 800cbf2:	6893      	ldr	r3, [r2, #8]
 800cbf4:	3b01      	subs	r3, #1
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	b410      	push	{r4}
 800cbfa:	6093      	str	r3, [r2, #8]
 800cbfc:	da08      	bge.n	800cc10 <__sfputc_r+0x1e>
 800cbfe:	6994      	ldr	r4, [r2, #24]
 800cc00:	42a3      	cmp	r3, r4
 800cc02:	db01      	blt.n	800cc08 <__sfputc_r+0x16>
 800cc04:	290a      	cmp	r1, #10
 800cc06:	d103      	bne.n	800cc10 <__sfputc_r+0x1e>
 800cc08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc0c:	f000 b932 	b.w	800ce74 <__swbuf_r>
 800cc10:	6813      	ldr	r3, [r2, #0]
 800cc12:	1c58      	adds	r0, r3, #1
 800cc14:	6010      	str	r0, [r2, #0]
 800cc16:	7019      	strb	r1, [r3, #0]
 800cc18:	4608      	mov	r0, r1
 800cc1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc1e:	4770      	bx	lr

0800cc20 <__sfputs_r>:
 800cc20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc22:	4606      	mov	r6, r0
 800cc24:	460f      	mov	r7, r1
 800cc26:	4614      	mov	r4, r2
 800cc28:	18d5      	adds	r5, r2, r3
 800cc2a:	42ac      	cmp	r4, r5
 800cc2c:	d101      	bne.n	800cc32 <__sfputs_r+0x12>
 800cc2e:	2000      	movs	r0, #0
 800cc30:	e007      	b.n	800cc42 <__sfputs_r+0x22>
 800cc32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc36:	463a      	mov	r2, r7
 800cc38:	4630      	mov	r0, r6
 800cc3a:	f7ff ffda 	bl	800cbf2 <__sfputc_r>
 800cc3e:	1c43      	adds	r3, r0, #1
 800cc40:	d1f3      	bne.n	800cc2a <__sfputs_r+0xa>
 800cc42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cc44 <_vfiprintf_r>:
 800cc44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc48:	460d      	mov	r5, r1
 800cc4a:	b09d      	sub	sp, #116	@ 0x74
 800cc4c:	4614      	mov	r4, r2
 800cc4e:	4698      	mov	r8, r3
 800cc50:	4606      	mov	r6, r0
 800cc52:	b118      	cbz	r0, 800cc5c <_vfiprintf_r+0x18>
 800cc54:	6a03      	ldr	r3, [r0, #32]
 800cc56:	b90b      	cbnz	r3, 800cc5c <_vfiprintf_r+0x18>
 800cc58:	f7fe f900 	bl	800ae5c <__sinit>
 800cc5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc5e:	07d9      	lsls	r1, r3, #31
 800cc60:	d405      	bmi.n	800cc6e <_vfiprintf_r+0x2a>
 800cc62:	89ab      	ldrh	r3, [r5, #12]
 800cc64:	059a      	lsls	r2, r3, #22
 800cc66:	d402      	bmi.n	800cc6e <_vfiprintf_r+0x2a>
 800cc68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc6a:	f7fe fa10 	bl	800b08e <__retarget_lock_acquire_recursive>
 800cc6e:	89ab      	ldrh	r3, [r5, #12]
 800cc70:	071b      	lsls	r3, r3, #28
 800cc72:	d501      	bpl.n	800cc78 <_vfiprintf_r+0x34>
 800cc74:	692b      	ldr	r3, [r5, #16]
 800cc76:	b99b      	cbnz	r3, 800cca0 <_vfiprintf_r+0x5c>
 800cc78:	4629      	mov	r1, r5
 800cc7a:	4630      	mov	r0, r6
 800cc7c:	f000 f938 	bl	800cef0 <__swsetup_r>
 800cc80:	b170      	cbz	r0, 800cca0 <_vfiprintf_r+0x5c>
 800cc82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc84:	07dc      	lsls	r4, r3, #31
 800cc86:	d504      	bpl.n	800cc92 <_vfiprintf_r+0x4e>
 800cc88:	f04f 30ff 	mov.w	r0, #4294967295
 800cc8c:	b01d      	add	sp, #116	@ 0x74
 800cc8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc92:	89ab      	ldrh	r3, [r5, #12]
 800cc94:	0598      	lsls	r0, r3, #22
 800cc96:	d4f7      	bmi.n	800cc88 <_vfiprintf_r+0x44>
 800cc98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc9a:	f7fe f9f9 	bl	800b090 <__retarget_lock_release_recursive>
 800cc9e:	e7f3      	b.n	800cc88 <_vfiprintf_r+0x44>
 800cca0:	2300      	movs	r3, #0
 800cca2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cca4:	2320      	movs	r3, #32
 800cca6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ccaa:	f8cd 800c 	str.w	r8, [sp, #12]
 800ccae:	2330      	movs	r3, #48	@ 0x30
 800ccb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ce60 <_vfiprintf_r+0x21c>
 800ccb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ccb8:	f04f 0901 	mov.w	r9, #1
 800ccbc:	4623      	mov	r3, r4
 800ccbe:	469a      	mov	sl, r3
 800ccc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccc4:	b10a      	cbz	r2, 800ccca <_vfiprintf_r+0x86>
 800ccc6:	2a25      	cmp	r2, #37	@ 0x25
 800ccc8:	d1f9      	bne.n	800ccbe <_vfiprintf_r+0x7a>
 800ccca:	ebba 0b04 	subs.w	fp, sl, r4
 800ccce:	d00b      	beq.n	800cce8 <_vfiprintf_r+0xa4>
 800ccd0:	465b      	mov	r3, fp
 800ccd2:	4622      	mov	r2, r4
 800ccd4:	4629      	mov	r1, r5
 800ccd6:	4630      	mov	r0, r6
 800ccd8:	f7ff ffa2 	bl	800cc20 <__sfputs_r>
 800ccdc:	3001      	adds	r0, #1
 800ccde:	f000 80a7 	beq.w	800ce30 <_vfiprintf_r+0x1ec>
 800cce2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cce4:	445a      	add	r2, fp
 800cce6:	9209      	str	r2, [sp, #36]	@ 0x24
 800cce8:	f89a 3000 	ldrb.w	r3, [sl]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	f000 809f 	beq.w	800ce30 <_vfiprintf_r+0x1ec>
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	f04f 32ff 	mov.w	r2, #4294967295
 800ccf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ccfc:	f10a 0a01 	add.w	sl, sl, #1
 800cd00:	9304      	str	r3, [sp, #16]
 800cd02:	9307      	str	r3, [sp, #28]
 800cd04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd08:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd0a:	4654      	mov	r4, sl
 800cd0c:	2205      	movs	r2, #5
 800cd0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd12:	4853      	ldr	r0, [pc, #332]	@ (800ce60 <_vfiprintf_r+0x21c>)
 800cd14:	f7f3 fa5c 	bl	80001d0 <memchr>
 800cd18:	9a04      	ldr	r2, [sp, #16]
 800cd1a:	b9d8      	cbnz	r0, 800cd54 <_vfiprintf_r+0x110>
 800cd1c:	06d1      	lsls	r1, r2, #27
 800cd1e:	bf44      	itt	mi
 800cd20:	2320      	movmi	r3, #32
 800cd22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd26:	0713      	lsls	r3, r2, #28
 800cd28:	bf44      	itt	mi
 800cd2a:	232b      	movmi	r3, #43	@ 0x2b
 800cd2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd30:	f89a 3000 	ldrb.w	r3, [sl]
 800cd34:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd36:	d015      	beq.n	800cd64 <_vfiprintf_r+0x120>
 800cd38:	9a07      	ldr	r2, [sp, #28]
 800cd3a:	4654      	mov	r4, sl
 800cd3c:	2000      	movs	r0, #0
 800cd3e:	f04f 0c0a 	mov.w	ip, #10
 800cd42:	4621      	mov	r1, r4
 800cd44:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd48:	3b30      	subs	r3, #48	@ 0x30
 800cd4a:	2b09      	cmp	r3, #9
 800cd4c:	d94b      	bls.n	800cde6 <_vfiprintf_r+0x1a2>
 800cd4e:	b1b0      	cbz	r0, 800cd7e <_vfiprintf_r+0x13a>
 800cd50:	9207      	str	r2, [sp, #28]
 800cd52:	e014      	b.n	800cd7e <_vfiprintf_r+0x13a>
 800cd54:	eba0 0308 	sub.w	r3, r0, r8
 800cd58:	fa09 f303 	lsl.w	r3, r9, r3
 800cd5c:	4313      	orrs	r3, r2
 800cd5e:	9304      	str	r3, [sp, #16]
 800cd60:	46a2      	mov	sl, r4
 800cd62:	e7d2      	b.n	800cd0a <_vfiprintf_r+0xc6>
 800cd64:	9b03      	ldr	r3, [sp, #12]
 800cd66:	1d19      	adds	r1, r3, #4
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	9103      	str	r1, [sp, #12]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	bfbb      	ittet	lt
 800cd70:	425b      	neglt	r3, r3
 800cd72:	f042 0202 	orrlt.w	r2, r2, #2
 800cd76:	9307      	strge	r3, [sp, #28]
 800cd78:	9307      	strlt	r3, [sp, #28]
 800cd7a:	bfb8      	it	lt
 800cd7c:	9204      	strlt	r2, [sp, #16]
 800cd7e:	7823      	ldrb	r3, [r4, #0]
 800cd80:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd82:	d10a      	bne.n	800cd9a <_vfiprintf_r+0x156>
 800cd84:	7863      	ldrb	r3, [r4, #1]
 800cd86:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd88:	d132      	bne.n	800cdf0 <_vfiprintf_r+0x1ac>
 800cd8a:	9b03      	ldr	r3, [sp, #12]
 800cd8c:	1d1a      	adds	r2, r3, #4
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	9203      	str	r2, [sp, #12]
 800cd92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cd96:	3402      	adds	r4, #2
 800cd98:	9305      	str	r3, [sp, #20]
 800cd9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ce70 <_vfiprintf_r+0x22c>
 800cd9e:	7821      	ldrb	r1, [r4, #0]
 800cda0:	2203      	movs	r2, #3
 800cda2:	4650      	mov	r0, sl
 800cda4:	f7f3 fa14 	bl	80001d0 <memchr>
 800cda8:	b138      	cbz	r0, 800cdba <_vfiprintf_r+0x176>
 800cdaa:	9b04      	ldr	r3, [sp, #16]
 800cdac:	eba0 000a 	sub.w	r0, r0, sl
 800cdb0:	2240      	movs	r2, #64	@ 0x40
 800cdb2:	4082      	lsls	r2, r0
 800cdb4:	4313      	orrs	r3, r2
 800cdb6:	3401      	adds	r4, #1
 800cdb8:	9304      	str	r3, [sp, #16]
 800cdba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdbe:	4829      	ldr	r0, [pc, #164]	@ (800ce64 <_vfiprintf_r+0x220>)
 800cdc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cdc4:	2206      	movs	r2, #6
 800cdc6:	f7f3 fa03 	bl	80001d0 <memchr>
 800cdca:	2800      	cmp	r0, #0
 800cdcc:	d03f      	beq.n	800ce4e <_vfiprintf_r+0x20a>
 800cdce:	4b26      	ldr	r3, [pc, #152]	@ (800ce68 <_vfiprintf_r+0x224>)
 800cdd0:	bb1b      	cbnz	r3, 800ce1a <_vfiprintf_r+0x1d6>
 800cdd2:	9b03      	ldr	r3, [sp, #12]
 800cdd4:	3307      	adds	r3, #7
 800cdd6:	f023 0307 	bic.w	r3, r3, #7
 800cdda:	3308      	adds	r3, #8
 800cddc:	9303      	str	r3, [sp, #12]
 800cdde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cde0:	443b      	add	r3, r7
 800cde2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cde4:	e76a      	b.n	800ccbc <_vfiprintf_r+0x78>
 800cde6:	fb0c 3202 	mla	r2, ip, r2, r3
 800cdea:	460c      	mov	r4, r1
 800cdec:	2001      	movs	r0, #1
 800cdee:	e7a8      	b.n	800cd42 <_vfiprintf_r+0xfe>
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	3401      	adds	r4, #1
 800cdf4:	9305      	str	r3, [sp, #20]
 800cdf6:	4619      	mov	r1, r3
 800cdf8:	f04f 0c0a 	mov.w	ip, #10
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce02:	3a30      	subs	r2, #48	@ 0x30
 800ce04:	2a09      	cmp	r2, #9
 800ce06:	d903      	bls.n	800ce10 <_vfiprintf_r+0x1cc>
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d0c6      	beq.n	800cd9a <_vfiprintf_r+0x156>
 800ce0c:	9105      	str	r1, [sp, #20]
 800ce0e:	e7c4      	b.n	800cd9a <_vfiprintf_r+0x156>
 800ce10:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce14:	4604      	mov	r4, r0
 800ce16:	2301      	movs	r3, #1
 800ce18:	e7f0      	b.n	800cdfc <_vfiprintf_r+0x1b8>
 800ce1a:	ab03      	add	r3, sp, #12
 800ce1c:	9300      	str	r3, [sp, #0]
 800ce1e:	462a      	mov	r2, r5
 800ce20:	4b12      	ldr	r3, [pc, #72]	@ (800ce6c <_vfiprintf_r+0x228>)
 800ce22:	a904      	add	r1, sp, #16
 800ce24:	4630      	mov	r0, r6
 800ce26:	f7fd fbd7 	bl	800a5d8 <_printf_float>
 800ce2a:	4607      	mov	r7, r0
 800ce2c:	1c78      	adds	r0, r7, #1
 800ce2e:	d1d6      	bne.n	800cdde <_vfiprintf_r+0x19a>
 800ce30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce32:	07d9      	lsls	r1, r3, #31
 800ce34:	d405      	bmi.n	800ce42 <_vfiprintf_r+0x1fe>
 800ce36:	89ab      	ldrh	r3, [r5, #12]
 800ce38:	059a      	lsls	r2, r3, #22
 800ce3a:	d402      	bmi.n	800ce42 <_vfiprintf_r+0x1fe>
 800ce3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce3e:	f7fe f927 	bl	800b090 <__retarget_lock_release_recursive>
 800ce42:	89ab      	ldrh	r3, [r5, #12]
 800ce44:	065b      	lsls	r3, r3, #25
 800ce46:	f53f af1f 	bmi.w	800cc88 <_vfiprintf_r+0x44>
 800ce4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce4c:	e71e      	b.n	800cc8c <_vfiprintf_r+0x48>
 800ce4e:	ab03      	add	r3, sp, #12
 800ce50:	9300      	str	r3, [sp, #0]
 800ce52:	462a      	mov	r2, r5
 800ce54:	4b05      	ldr	r3, [pc, #20]	@ (800ce6c <_vfiprintf_r+0x228>)
 800ce56:	a904      	add	r1, sp, #16
 800ce58:	4630      	mov	r0, r6
 800ce5a:	f7fd fe55 	bl	800ab08 <_printf_i>
 800ce5e:	e7e4      	b.n	800ce2a <_vfiprintf_r+0x1e6>
 800ce60:	0800db92 	.word	0x0800db92
 800ce64:	0800db9c 	.word	0x0800db9c
 800ce68:	0800a5d9 	.word	0x0800a5d9
 800ce6c:	0800cc21 	.word	0x0800cc21
 800ce70:	0800db98 	.word	0x0800db98

0800ce74 <__swbuf_r>:
 800ce74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce76:	460e      	mov	r6, r1
 800ce78:	4614      	mov	r4, r2
 800ce7a:	4605      	mov	r5, r0
 800ce7c:	b118      	cbz	r0, 800ce86 <__swbuf_r+0x12>
 800ce7e:	6a03      	ldr	r3, [r0, #32]
 800ce80:	b90b      	cbnz	r3, 800ce86 <__swbuf_r+0x12>
 800ce82:	f7fd ffeb 	bl	800ae5c <__sinit>
 800ce86:	69a3      	ldr	r3, [r4, #24]
 800ce88:	60a3      	str	r3, [r4, #8]
 800ce8a:	89a3      	ldrh	r3, [r4, #12]
 800ce8c:	071a      	lsls	r2, r3, #28
 800ce8e:	d501      	bpl.n	800ce94 <__swbuf_r+0x20>
 800ce90:	6923      	ldr	r3, [r4, #16]
 800ce92:	b943      	cbnz	r3, 800cea6 <__swbuf_r+0x32>
 800ce94:	4621      	mov	r1, r4
 800ce96:	4628      	mov	r0, r5
 800ce98:	f000 f82a 	bl	800cef0 <__swsetup_r>
 800ce9c:	b118      	cbz	r0, 800cea6 <__swbuf_r+0x32>
 800ce9e:	f04f 37ff 	mov.w	r7, #4294967295
 800cea2:	4638      	mov	r0, r7
 800cea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cea6:	6823      	ldr	r3, [r4, #0]
 800cea8:	6922      	ldr	r2, [r4, #16]
 800ceaa:	1a98      	subs	r0, r3, r2
 800ceac:	6963      	ldr	r3, [r4, #20]
 800ceae:	b2f6      	uxtb	r6, r6
 800ceb0:	4283      	cmp	r3, r0
 800ceb2:	4637      	mov	r7, r6
 800ceb4:	dc05      	bgt.n	800cec2 <__swbuf_r+0x4e>
 800ceb6:	4621      	mov	r1, r4
 800ceb8:	4628      	mov	r0, r5
 800ceba:	f7ff fda7 	bl	800ca0c <_fflush_r>
 800cebe:	2800      	cmp	r0, #0
 800cec0:	d1ed      	bne.n	800ce9e <__swbuf_r+0x2a>
 800cec2:	68a3      	ldr	r3, [r4, #8]
 800cec4:	3b01      	subs	r3, #1
 800cec6:	60a3      	str	r3, [r4, #8]
 800cec8:	6823      	ldr	r3, [r4, #0]
 800ceca:	1c5a      	adds	r2, r3, #1
 800cecc:	6022      	str	r2, [r4, #0]
 800cece:	701e      	strb	r6, [r3, #0]
 800ced0:	6962      	ldr	r2, [r4, #20]
 800ced2:	1c43      	adds	r3, r0, #1
 800ced4:	429a      	cmp	r2, r3
 800ced6:	d004      	beq.n	800cee2 <__swbuf_r+0x6e>
 800ced8:	89a3      	ldrh	r3, [r4, #12]
 800ceda:	07db      	lsls	r3, r3, #31
 800cedc:	d5e1      	bpl.n	800cea2 <__swbuf_r+0x2e>
 800cede:	2e0a      	cmp	r6, #10
 800cee0:	d1df      	bne.n	800cea2 <__swbuf_r+0x2e>
 800cee2:	4621      	mov	r1, r4
 800cee4:	4628      	mov	r0, r5
 800cee6:	f7ff fd91 	bl	800ca0c <_fflush_r>
 800ceea:	2800      	cmp	r0, #0
 800ceec:	d0d9      	beq.n	800cea2 <__swbuf_r+0x2e>
 800ceee:	e7d6      	b.n	800ce9e <__swbuf_r+0x2a>

0800cef0 <__swsetup_r>:
 800cef0:	b538      	push	{r3, r4, r5, lr}
 800cef2:	4b29      	ldr	r3, [pc, #164]	@ (800cf98 <__swsetup_r+0xa8>)
 800cef4:	4605      	mov	r5, r0
 800cef6:	6818      	ldr	r0, [r3, #0]
 800cef8:	460c      	mov	r4, r1
 800cefa:	b118      	cbz	r0, 800cf04 <__swsetup_r+0x14>
 800cefc:	6a03      	ldr	r3, [r0, #32]
 800cefe:	b90b      	cbnz	r3, 800cf04 <__swsetup_r+0x14>
 800cf00:	f7fd ffac 	bl	800ae5c <__sinit>
 800cf04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf08:	0719      	lsls	r1, r3, #28
 800cf0a:	d422      	bmi.n	800cf52 <__swsetup_r+0x62>
 800cf0c:	06da      	lsls	r2, r3, #27
 800cf0e:	d407      	bmi.n	800cf20 <__swsetup_r+0x30>
 800cf10:	2209      	movs	r2, #9
 800cf12:	602a      	str	r2, [r5, #0]
 800cf14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf18:	81a3      	strh	r3, [r4, #12]
 800cf1a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf1e:	e033      	b.n	800cf88 <__swsetup_r+0x98>
 800cf20:	0758      	lsls	r0, r3, #29
 800cf22:	d512      	bpl.n	800cf4a <__swsetup_r+0x5a>
 800cf24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf26:	b141      	cbz	r1, 800cf3a <__swsetup_r+0x4a>
 800cf28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf2c:	4299      	cmp	r1, r3
 800cf2e:	d002      	beq.n	800cf36 <__swsetup_r+0x46>
 800cf30:	4628      	mov	r0, r5
 800cf32:	f7fe ff15 	bl	800bd60 <_free_r>
 800cf36:	2300      	movs	r3, #0
 800cf38:	6363      	str	r3, [r4, #52]	@ 0x34
 800cf3a:	89a3      	ldrh	r3, [r4, #12]
 800cf3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cf40:	81a3      	strh	r3, [r4, #12]
 800cf42:	2300      	movs	r3, #0
 800cf44:	6063      	str	r3, [r4, #4]
 800cf46:	6923      	ldr	r3, [r4, #16]
 800cf48:	6023      	str	r3, [r4, #0]
 800cf4a:	89a3      	ldrh	r3, [r4, #12]
 800cf4c:	f043 0308 	orr.w	r3, r3, #8
 800cf50:	81a3      	strh	r3, [r4, #12]
 800cf52:	6923      	ldr	r3, [r4, #16]
 800cf54:	b94b      	cbnz	r3, 800cf6a <__swsetup_r+0x7a>
 800cf56:	89a3      	ldrh	r3, [r4, #12]
 800cf58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cf5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf60:	d003      	beq.n	800cf6a <__swsetup_r+0x7a>
 800cf62:	4621      	mov	r1, r4
 800cf64:	4628      	mov	r0, r5
 800cf66:	f000 f883 	bl	800d070 <__smakebuf_r>
 800cf6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf6e:	f013 0201 	ands.w	r2, r3, #1
 800cf72:	d00a      	beq.n	800cf8a <__swsetup_r+0x9a>
 800cf74:	2200      	movs	r2, #0
 800cf76:	60a2      	str	r2, [r4, #8]
 800cf78:	6962      	ldr	r2, [r4, #20]
 800cf7a:	4252      	negs	r2, r2
 800cf7c:	61a2      	str	r2, [r4, #24]
 800cf7e:	6922      	ldr	r2, [r4, #16]
 800cf80:	b942      	cbnz	r2, 800cf94 <__swsetup_r+0xa4>
 800cf82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cf86:	d1c5      	bne.n	800cf14 <__swsetup_r+0x24>
 800cf88:	bd38      	pop	{r3, r4, r5, pc}
 800cf8a:	0799      	lsls	r1, r3, #30
 800cf8c:	bf58      	it	pl
 800cf8e:	6962      	ldrpl	r2, [r4, #20]
 800cf90:	60a2      	str	r2, [r4, #8]
 800cf92:	e7f4      	b.n	800cf7e <__swsetup_r+0x8e>
 800cf94:	2000      	movs	r0, #0
 800cf96:	e7f7      	b.n	800cf88 <__swsetup_r+0x98>
 800cf98:	2000001c 	.word	0x2000001c

0800cf9c <_raise_r>:
 800cf9c:	291f      	cmp	r1, #31
 800cf9e:	b538      	push	{r3, r4, r5, lr}
 800cfa0:	4605      	mov	r5, r0
 800cfa2:	460c      	mov	r4, r1
 800cfa4:	d904      	bls.n	800cfb0 <_raise_r+0x14>
 800cfa6:	2316      	movs	r3, #22
 800cfa8:	6003      	str	r3, [r0, #0]
 800cfaa:	f04f 30ff 	mov.w	r0, #4294967295
 800cfae:	bd38      	pop	{r3, r4, r5, pc}
 800cfb0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cfb2:	b112      	cbz	r2, 800cfba <_raise_r+0x1e>
 800cfb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cfb8:	b94b      	cbnz	r3, 800cfce <_raise_r+0x32>
 800cfba:	4628      	mov	r0, r5
 800cfbc:	f000 f830 	bl	800d020 <_getpid_r>
 800cfc0:	4622      	mov	r2, r4
 800cfc2:	4601      	mov	r1, r0
 800cfc4:	4628      	mov	r0, r5
 800cfc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cfca:	f000 b817 	b.w	800cffc <_kill_r>
 800cfce:	2b01      	cmp	r3, #1
 800cfd0:	d00a      	beq.n	800cfe8 <_raise_r+0x4c>
 800cfd2:	1c59      	adds	r1, r3, #1
 800cfd4:	d103      	bne.n	800cfde <_raise_r+0x42>
 800cfd6:	2316      	movs	r3, #22
 800cfd8:	6003      	str	r3, [r0, #0]
 800cfda:	2001      	movs	r0, #1
 800cfdc:	e7e7      	b.n	800cfae <_raise_r+0x12>
 800cfde:	2100      	movs	r1, #0
 800cfe0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cfe4:	4620      	mov	r0, r4
 800cfe6:	4798      	blx	r3
 800cfe8:	2000      	movs	r0, #0
 800cfea:	e7e0      	b.n	800cfae <_raise_r+0x12>

0800cfec <raise>:
 800cfec:	4b02      	ldr	r3, [pc, #8]	@ (800cff8 <raise+0xc>)
 800cfee:	4601      	mov	r1, r0
 800cff0:	6818      	ldr	r0, [r3, #0]
 800cff2:	f7ff bfd3 	b.w	800cf9c <_raise_r>
 800cff6:	bf00      	nop
 800cff8:	2000001c 	.word	0x2000001c

0800cffc <_kill_r>:
 800cffc:	b538      	push	{r3, r4, r5, lr}
 800cffe:	4d07      	ldr	r5, [pc, #28]	@ (800d01c <_kill_r+0x20>)
 800d000:	2300      	movs	r3, #0
 800d002:	4604      	mov	r4, r0
 800d004:	4608      	mov	r0, r1
 800d006:	4611      	mov	r1, r2
 800d008:	602b      	str	r3, [r5, #0]
 800d00a:	f7f5 ff83 	bl	8002f14 <_kill>
 800d00e:	1c43      	adds	r3, r0, #1
 800d010:	d102      	bne.n	800d018 <_kill_r+0x1c>
 800d012:	682b      	ldr	r3, [r5, #0]
 800d014:	b103      	cbz	r3, 800d018 <_kill_r+0x1c>
 800d016:	6023      	str	r3, [r4, #0]
 800d018:	bd38      	pop	{r3, r4, r5, pc}
 800d01a:	bf00      	nop
 800d01c:	2000227c 	.word	0x2000227c

0800d020 <_getpid_r>:
 800d020:	f7f5 bf70 	b.w	8002f04 <_getpid>

0800d024 <__swhatbuf_r>:
 800d024:	b570      	push	{r4, r5, r6, lr}
 800d026:	460c      	mov	r4, r1
 800d028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d02c:	2900      	cmp	r1, #0
 800d02e:	b096      	sub	sp, #88	@ 0x58
 800d030:	4615      	mov	r5, r2
 800d032:	461e      	mov	r6, r3
 800d034:	da0d      	bge.n	800d052 <__swhatbuf_r+0x2e>
 800d036:	89a3      	ldrh	r3, [r4, #12]
 800d038:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d03c:	f04f 0100 	mov.w	r1, #0
 800d040:	bf14      	ite	ne
 800d042:	2340      	movne	r3, #64	@ 0x40
 800d044:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d048:	2000      	movs	r0, #0
 800d04a:	6031      	str	r1, [r6, #0]
 800d04c:	602b      	str	r3, [r5, #0]
 800d04e:	b016      	add	sp, #88	@ 0x58
 800d050:	bd70      	pop	{r4, r5, r6, pc}
 800d052:	466a      	mov	r2, sp
 800d054:	f000 f848 	bl	800d0e8 <_fstat_r>
 800d058:	2800      	cmp	r0, #0
 800d05a:	dbec      	blt.n	800d036 <__swhatbuf_r+0x12>
 800d05c:	9901      	ldr	r1, [sp, #4]
 800d05e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d062:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d066:	4259      	negs	r1, r3
 800d068:	4159      	adcs	r1, r3
 800d06a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d06e:	e7eb      	b.n	800d048 <__swhatbuf_r+0x24>

0800d070 <__smakebuf_r>:
 800d070:	898b      	ldrh	r3, [r1, #12]
 800d072:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d074:	079d      	lsls	r5, r3, #30
 800d076:	4606      	mov	r6, r0
 800d078:	460c      	mov	r4, r1
 800d07a:	d507      	bpl.n	800d08c <__smakebuf_r+0x1c>
 800d07c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d080:	6023      	str	r3, [r4, #0]
 800d082:	6123      	str	r3, [r4, #16]
 800d084:	2301      	movs	r3, #1
 800d086:	6163      	str	r3, [r4, #20]
 800d088:	b003      	add	sp, #12
 800d08a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d08c:	ab01      	add	r3, sp, #4
 800d08e:	466a      	mov	r2, sp
 800d090:	f7ff ffc8 	bl	800d024 <__swhatbuf_r>
 800d094:	9f00      	ldr	r7, [sp, #0]
 800d096:	4605      	mov	r5, r0
 800d098:	4639      	mov	r1, r7
 800d09a:	4630      	mov	r0, r6
 800d09c:	f7fe fed4 	bl	800be48 <_malloc_r>
 800d0a0:	b948      	cbnz	r0, 800d0b6 <__smakebuf_r+0x46>
 800d0a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0a6:	059a      	lsls	r2, r3, #22
 800d0a8:	d4ee      	bmi.n	800d088 <__smakebuf_r+0x18>
 800d0aa:	f023 0303 	bic.w	r3, r3, #3
 800d0ae:	f043 0302 	orr.w	r3, r3, #2
 800d0b2:	81a3      	strh	r3, [r4, #12]
 800d0b4:	e7e2      	b.n	800d07c <__smakebuf_r+0xc>
 800d0b6:	89a3      	ldrh	r3, [r4, #12]
 800d0b8:	6020      	str	r0, [r4, #0]
 800d0ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0be:	81a3      	strh	r3, [r4, #12]
 800d0c0:	9b01      	ldr	r3, [sp, #4]
 800d0c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d0c6:	b15b      	cbz	r3, 800d0e0 <__smakebuf_r+0x70>
 800d0c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0cc:	4630      	mov	r0, r6
 800d0ce:	f000 f81d 	bl	800d10c <_isatty_r>
 800d0d2:	b128      	cbz	r0, 800d0e0 <__smakebuf_r+0x70>
 800d0d4:	89a3      	ldrh	r3, [r4, #12]
 800d0d6:	f023 0303 	bic.w	r3, r3, #3
 800d0da:	f043 0301 	orr.w	r3, r3, #1
 800d0de:	81a3      	strh	r3, [r4, #12]
 800d0e0:	89a3      	ldrh	r3, [r4, #12]
 800d0e2:	431d      	orrs	r5, r3
 800d0e4:	81a5      	strh	r5, [r4, #12]
 800d0e6:	e7cf      	b.n	800d088 <__smakebuf_r+0x18>

0800d0e8 <_fstat_r>:
 800d0e8:	b538      	push	{r3, r4, r5, lr}
 800d0ea:	4d07      	ldr	r5, [pc, #28]	@ (800d108 <_fstat_r+0x20>)
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	4604      	mov	r4, r0
 800d0f0:	4608      	mov	r0, r1
 800d0f2:	4611      	mov	r1, r2
 800d0f4:	602b      	str	r3, [r5, #0]
 800d0f6:	f7f5 ff6d 	bl	8002fd4 <_fstat>
 800d0fa:	1c43      	adds	r3, r0, #1
 800d0fc:	d102      	bne.n	800d104 <_fstat_r+0x1c>
 800d0fe:	682b      	ldr	r3, [r5, #0]
 800d100:	b103      	cbz	r3, 800d104 <_fstat_r+0x1c>
 800d102:	6023      	str	r3, [r4, #0]
 800d104:	bd38      	pop	{r3, r4, r5, pc}
 800d106:	bf00      	nop
 800d108:	2000227c 	.word	0x2000227c

0800d10c <_isatty_r>:
 800d10c:	b538      	push	{r3, r4, r5, lr}
 800d10e:	4d06      	ldr	r5, [pc, #24]	@ (800d128 <_isatty_r+0x1c>)
 800d110:	2300      	movs	r3, #0
 800d112:	4604      	mov	r4, r0
 800d114:	4608      	mov	r0, r1
 800d116:	602b      	str	r3, [r5, #0]
 800d118:	f7f5 ff6c 	bl	8002ff4 <_isatty>
 800d11c:	1c43      	adds	r3, r0, #1
 800d11e:	d102      	bne.n	800d126 <_isatty_r+0x1a>
 800d120:	682b      	ldr	r3, [r5, #0]
 800d122:	b103      	cbz	r3, 800d126 <_isatty_r+0x1a>
 800d124:	6023      	str	r3, [r4, #0]
 800d126:	bd38      	pop	{r3, r4, r5, pc}
 800d128:	2000227c 	.word	0x2000227c

0800d12c <_init>:
 800d12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d12e:	bf00      	nop
 800d130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d132:	bc08      	pop	{r3}
 800d134:	469e      	mov	lr, r3
 800d136:	4770      	bx	lr

0800d138 <_fini>:
 800d138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d13a:	bf00      	nop
 800d13c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d13e:	bc08      	pop	{r3}
 800d140:	469e      	mov	lr, r3
 800d142:	4770      	bx	lr
