

================================================================
== Vivado HLS Report for 'multibyte'
================================================================
* Date:           Sun Aug 19 18:48:52 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        multibyte
* Solution:       multibyte
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  3000333|  203000395|  3000333|  203000395|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |                       |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        |       Loop Name       |    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- memset_trimmingData  |         23|         23|         1|          -|          -|         24|    no    |
        |- memset_sensorData    |          5|          5|         1|          -|          -|          6|    no    |
        |- Loop 3               |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 4               |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 5               |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 6               |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 7               |  175000000|  175000000|         1|          -|          -|  175000000|    no    |
        |- Loop 8               |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 9               |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 10              |        216|        216|         9|          -|          -|         24|    no    |
        |- Loop 11              |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 12              |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 13              |         54|         54|         9|          -|          -|          6|    no    |
        +-----------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    828|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    1346|   1964|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    955|
|Register         |        -|      -|     799|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      0|    2145|   3747|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+-----+------+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +------------------------+----------------------+---------+-------+-----+------+
    |multibyte_CTRL_m_axi_U  |multibyte_CTRL_m_axi  |        2|      0|  512|   580|
    |multibyte_CTRL_s_axi_U  |multibyte_CTRL_s_axi  |        0|      0|  834|  1384|
    +------------------------+----------------------+---------+-------+-----+------+
    |Total                   |                      |        2|      0| 1346|  1964|
    +------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sensorData_U    |multibyte_sensorDcud  |        2|  0|   0|     6|   32|     1|          192|
    |trimmingData_U  |multibyte_trimminbkb  |        1|  0|   0|    24|   16|     1|          384|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        3|  0|   0|    30|   48|     2|          576|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |ctr_V_1_fu_1610_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_2_fu_1630_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_3_fu_1650_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_4_fu_1670_p2                   |     +    |      0|  0|  35|          28|           1|
    |ctr_V_5_fu_1690_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_6_fu_1724_p2                   |     +    |      0|  0|  27|          20|           1|
    |ctr_V_7_fu_1841_p2                   |     +    |      0|  0|  27|          20|           1|
    |ctr_V_8_fu_1861_p2                   |     +    |      0|  0|  27|          20|           1|
    |ctr_V_fu_1590_p2                     |     +    |      0|  0|  30|          23|           1|
    |index_1_fu_1744_p2                   |     +    |      0|  0|  15|           5|           1|
    |index_2_fu_1881_p2                   |     +    |      0|  0|  12|           3|           1|
    |indvarinc1_fu_1563_p2                |     +    |      0|  0|  12|           3|           1|
    |indvarinc_fu_1546_p2                 |     +    |      0|  0|  15|           5|           1|
    |ap_block_state102_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state15_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state24_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state33_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state42_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state51_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state66_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state77_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state91_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op206_writereq_state3   |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_1875_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_1738_p2                 |   icmp   |      0|  0|  11|           5|           5|
    |tmp_1_fu_1557_p2                     |   icmp   |      0|  0|  11|           5|           5|
    |tmp_24_fu_1835_p2                    |   icmp   |      0|  0|  18|          20|          17|
    |tmp_26_fu_1855_p2                    |   icmp   |      0|  0|  18|          20|          17|
    |tmp_3_fu_1574_p2                     |   icmp   |      0|  0|   9|           3|           3|
    |tmp_4_fu_1664_p2                     |   icmp   |      0|  0|  18|          28|          28|
    |tmp_5_fu_1584_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_6_fu_1684_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_7_fu_1604_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_8_fu_1718_p2                     |   icmp   |      0|  0|  18|          20|          17|
    |tmp_9_fu_1624_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_s_fu_1644_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |ap_block_state16_io                  |    or    |      0|  0|   8|           1|           1|
    |ap_predicate_op480_writereq_state66  |    or    |      0|  0|   8|           1|           1|
    |tmp1_fu_1916_p2                      |    or    |      0|  0|  39|          32|          32|
    |tmp2_fu_1953_p2                      |    or    |      0|  0|  39|          32|          32|
    |tmp_20_fu_1796_p2                    |    or    |      0|  0|  23|          16|          16|
    |tmp_29_fu_1818_p2                    |    or    |      0|  0|  23|          16|          16|
    |tmp_34_fu_1922_p2                    |    or    |      0|  0|  39|          32|          32|
    |tmp_39_fu_1959_p2                    |    or    |      0|  0|  39|          32|          32|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 828|         611|         396|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |CTRL_AWADDR                  |   38|          7|   32|        224|
    |CTRL_WDATA                   |   93|         19|   32|        608|
    |CTRL_blk_n_AR                |    9|          2|    1|          2|
    |CTRL_blk_n_AW                |    9|          2|    1|          2|
    |CTRL_blk_n_B                 |    9|          2|    1|          2|
    |CTRL_blk_n_R                 |    9|          2|    1|          2|
    |CTRL_blk_n_W                 |    9|          2|    1|          2|
    |ap_NS_fsm                    |  506|        115|    1|        115|
    |ap_sig_ioackin_CTRL_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_CTRL_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_CTRL_WREADY   |    9|          2|    1|          2|
    |index2_reg_1348              |    9|          2|    3|          6|
    |index_reg_1314               |    9|          2|    5|         10|
    |invdar9_reg_1213             |    9|          2|    3|          6|
    |invdar_reg_1202              |    9|          2|    5|         10|
    |p_014_0_i1_reg_1224          |    9|          2|   23|         46|
    |p_014_0_i2_reg_1235          |    9|          2|   23|         46|
    |p_014_0_i3_reg_1246          |    9|          2|   23|         46|
    |p_014_0_i4_reg_1257          |    9|          2|   23|         46|
    |p_014_0_i5_reg_1268          |    9|          2|   28|         56|
    |p_014_0_i6_reg_1303          |    9|          2|   20|         40|
    |p_014_0_i7_reg_1326          |    9|          2|   20|         40|
    |p_014_0_i8_reg_1337          |    9|          2|   20|         40|
    |p_014_0_i_reg_1279           |    9|          2|   23|         46|
    |sensorData_address0          |   27|          5|    3|         15|
    |sensorData_address1          |   27|          5|    3|         15|
    |stateSetUp_local_reg_1290    |    9|          2|    2|          4|
    |trimmingData_address0        |   33|          6|    5|         30|
    |trimmingData_address1        |   33|          6|    5|         30|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  955|        207|  310|       1495|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |CTRL_addr_74_read_reg_2256       |   32|   0|   32|          0|
    |ap_CS_fsm                        |  114|   0|  114|          0|
    |ap_reg_ioackin_CTRL_ARREADY      |    1|   0|    1|          0|
    |ap_reg_ioackin_CTRL_AWREADY      |    1|   0|    1|          0|
    |ap_reg_ioackin_CTRL_WREADY       |    1|   0|    1|          0|
    |firstSample                      |    1|   0|    1|          0|
    |firstSample_load_reg_2035        |    1|   0|    1|          0|
    |index2_reg_1348                  |    3|   0|    3|          0|
    |index_1_reg_2118                 |    5|   0|    5|          0|
    |index_2_reg_2241                 |    3|   0|    3|          0|
    |index_reg_1314                   |    5|   0|    5|          0|
    |invdar9_reg_1213                 |    3|   0|    3|          0|
    |invdar_reg_1202                  |    5|   0|    5|          0|
    |p_014_0_i1_reg_1224              |   23|   0|   23|          0|
    |p_014_0_i2_reg_1235              |   23|   0|   23|          0|
    |p_014_0_i3_reg_1246              |   23|   0|   23|          0|
    |p_014_0_i4_reg_1257              |   23|   0|   23|          0|
    |p_014_0_i5_reg_1268              |   28|   0|   28|          0|
    |p_014_0_i6_reg_1303              |   20|   0|   20|          0|
    |p_014_0_i7_reg_1326              |   20|   0|   20|          0|
    |p_014_0_i8_reg_1337              |   20|   0|   20|          0|
    |p_014_0_i_reg_1279               |   23|   0|   23|          0|
    |sensorData_load_1_reg_2267       |   32|   0|   32|          0|
    |sensorData_load_2_reg_2283       |   32|   0|   32|          0|
    |sensorData_load_3_reg_2288       |   32|   0|   32|          0|
    |sensorData_load_4_reg_2309       |   32|   0|   32|          0|
    |sensorData_load_5_reg_2314       |   32|   0|   32|          0|
    |sensorData_load_reg_2261         |   32|   0|   32|          0|
    |stateSetUp_local_cas_1_reg_2102  |    3|   0|   32|         29|
    |stateSetUp_local_reg_1290        |    2|   0|    6|          4|
    |tmp_22_reg_2160                  |    8|   0|    8|          0|
    |tmp_30_reg_2217                  |    8|   0|    8|          0|
    |tmp_33_reg_2133                  |   16|   0|   16|          0|
    |tmp_34_reg_2304                  |   32|   0|   32|          0|
    |tmp_39_reg_2319                  |   32|   0|   32|          0|
    |trimmingData_load_1_reg_2144     |   16|   0|   16|          0|
    |trimmingData_load_2_reg_2165     |   16|   0|   16|          0|
    |trimmingData_load_3_reg_2170     |   16|   0|   16|          0|
    |trimmingData_load_4_reg_2185     |   16|   0|   16|          0|
    |trimmingData_load_5_reg_2190     |   16|   0|   16|          0|
    |trimmingData_load_6_reg_2205     |   16|   0|   16|          0|
    |trimmingData_load_7_reg_2211     |   16|   0|   16|          0|
    |trimmingData_load_reg_2138       |   16|   0|   16|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  799|   0|  832|         33|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWADDR    |  in |    8|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WVALID    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WREADY    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WDATA     |  in |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WSTRB     |  in |    4|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARADDR    |  in |    8|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RVALID    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RREADY    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RDATA     | out |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RRESP     | out |    2|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BVALID    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BREADY    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BRESP     | out |    2|    s_axi   |     CTRL     |    pointer   |
|ap_clk               |  in |    1| ap_ctrl_hs |   multibyte  | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |   multibyte  | return value |
|interrupt            | out |    1| ap_ctrl_hs |   multibyte  | return value |
|m_axi_CTRL_AWVALID   | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWREADY   |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWADDR    | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWID      | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWLEN     | out |    8|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWSIZE    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWBURST   | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWLOCK    | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWCACHE   | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWPROT    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWQOS     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWREGION  | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWUSER    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WVALID    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WREADY    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WDATA     | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WSTRB     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WLAST     | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WID       | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WUSER     | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARVALID   | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARREADY   |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARADDR    | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARID      | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARLEN     | out |    8|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARSIZE    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARBURST   | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARLOCK    | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARCACHE   | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARPROT    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARQOS     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARREGION  | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARUSER    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RVALID    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RREADY    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RDATA     |  in |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RLAST     |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RID       |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RUSER     |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RRESP     |  in |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BVALID    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BREADY    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BRESP     |  in |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BID       |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BUSER     |  in |    1|    m_axi   |     CTRL     |    pointer   |
|dig_T2               |  in |   32|   ap_none  |    dig_T2    |    pointer   |
|dig_T3               |  in |   32|   ap_none  |    dig_T3    |    pointer   |
|dig_P1               |  in |   32|   ap_none  |    dig_P1    |    pointer   |
|dig_P2               |  in |   32|   ap_none  |    dig_P2    |    pointer   |
|dig_P3               |  in |   32|   ap_none  |    dig_P3    |    pointer   |
|dig_P4               |  in |   32|   ap_none  |    dig_P4    |    pointer   |
|dig_P5               |  in |   32|   ap_none  |    dig_P5    |    pointer   |
|dig_P6               |  in |   32|   ap_none  |    dig_P6    |    pointer   |
|dig_P7               |  in |   32|   ap_none  |    dig_P7    |    pointer   |
|dig_P8               |  in |   32|   ap_none  |    dig_P8    |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

