#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May  7 00:51:05 2022
# Process ID: 11372
# Current directory: C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.runs/synth_1/top.vds
# Journal file: C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10696 
WARNING: [Synth 8-976] IF__il1__rd_data has already been declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:39]
WARNING: [Synth 8-2654] second declaration of IF__il1__rd_data ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:39]
INFO: [Synth 8-994] IF__il1__rd_data is declared here [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:31]
WARNING: [Synth 8-976] MEM__mem_valid has already been declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:103]
WARNING: [Synth 8-2654] second declaration of MEM__mem_valid ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:103]
INFO: [Synth 8-994] MEM__mem_valid is declared here [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:100]
WARNING: [Synth 8-2611] redeclaration of ansi port il1_to_mem__valid is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:182]
WARNING: [Synth 8-976] il1_to_mem__valid has already been declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:182]
WARNING: [Synth 8-2654] second declaration of il1_to_mem__valid ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:182]
INFO: [Synth 8-994] il1_to_mem__valid is declared here [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:9]
WARNING: [Synth 8-2611] redeclaration of ansi port il1_to_mem__data is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:184]
WARNING: [Synth 8-976] il1_to_mem__data has already been declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:184]
WARNING: [Synth 8-2654] second declaration of il1_to_mem__data ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:184]
INFO: [Synth 8-994] il1_to_mem__data is declared here [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:10]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_to_il1__valid is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:185]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_to_il1__data is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:187]
WARNING: [Synth 8-992] ireq__valid is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [Synth 8-992] ireq__ready is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:179]
WARNING: [Synth 8-992] ireq__data is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:180]
WARNING: [Synth 8-992] irtn__valid is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:198]
WARNING: [Synth 8-992] irtn__ready is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:199]
WARNING: [Synth 8-992] irtn__data is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:200]
WARNING: [Synth 8-992] dreq__valid is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:220]
WARNING: [Synth 8-992] dreq__ready is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:221]
WARNING: [Synth 8-992] dreq__data is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:222]
WARNING: [Synth 8-992] drtn__valid is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:240]
WARNING: [Synth 8-992] drtn__ready is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:241]
WARNING: [Synth 8-992] drtn__data is already implicitly declared earlier [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:242]
WARNING: [Synth 8-6901] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:50]
WARNING: [Synth 8-6901] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [Synth 8-6901] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:52]
WARNING: [Synth 8-6901] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:53]
WARNING: [Synth 8-6901] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:54]
WARNING: [Synth 8-6901] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:55]
WARNING: [Synth 8-6901] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [Synth 8-6901] identifier 'dreq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:63]
WARNING: [Synth 8-6901] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [Synth 8-6901] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:70]
WARNING: [Synth 8-6901] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:72]
WARNING: [Synth 8-6901] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:81]
WARNING: [Synth 8-6901] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:83]
WARNING: [Synth 8-6901] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:93]
WARNING: [Synth 8-6901] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:95]
WARNING: [Synth 8-6901] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:97]
WARNING: [Synth 8-6901] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
WARNING: [Synth 8-6901] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
WARNING: [Synth 8-6901] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:110]
WARNING: [Synth 8-6901] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:119]
WARNING: [Synth 8-6901] identifier 'drtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:121]
WARNING: [Synth 8-6901] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:131]
WARNING: [Synth 8-6901] identifier 'dreq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:133]
WARNING: [Synth 8-6901] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
WARNING: [Synth 8-6901] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 890.250 ; gain = 239.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'jay' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/jay.sv:4]
INFO: [Synth 8-6157] synthesizing module 'central_processing_unit' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'l1' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:4]
	Parameter STATE__RESET bound to: 3'b000 
	Parameter STATE__INIT bound to: 3'b001 
	Parameter STATE__READ_WRITE bound to: 3'b010 
	Parameter STATE__ALLOCATE__SEND_REQUEST bound to: 3'b011 
	Parameter STATE__ALLOCATE__WRITE_L1 bound to: 3'b100 
	Parameter STATE__WRITE_BACK__SEND_HEADER bound to: 3'b101 
	Parameter STATE__WRITE_BACK__SEND_DATA bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:75]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:87]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:100]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:69]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:254]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter DEPTH__LOG2 bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory' (1#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:4]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized0' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:4]
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter DEPTH__LOG2 bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized0' (1#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tx' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter MAX_CREDITS bound to: 1 - type: integer 
	Parameter MAX_CREDITS__LOG2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tx' (2#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rx' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter MAX_CREDITS bound to: 1 - type: integer 
	Parameter MAX_CREDITS__LOG2 bound to: 0 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'buffer_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "buffer_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'rx' (3#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:4]
WARNING: [Synth 8-87] always_comb on 'rd_data_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:72]
WARNING: [Synth 8-87] always_comb on 'tag_mem__wr_data_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:246]
WARNING: [Synth 8-87] always_comb on 'data_mem__wr_data_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:282]
WARNING: [Synth 8-87] always_comb on 'req__data_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:307]
INFO: [Synth 8-6155] done synthesizing module 'l1' (4#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:97]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:120]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:145]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:185]
WARNING: [Synth 8-151] case item 7'b0000000 is unreachable [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:212]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:240]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:265]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:275]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:285]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:295]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:310]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:320]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:340]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:355]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:365]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:337]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:382]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:417]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:435]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:432]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:54]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:468]
WARNING: [Synth 8-87] always_comb on 'imm_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:43]
WARNING: [Synth 8-87] always_comb on 'op_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (5#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv:132]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv:4]
INFO: [Synth 8-6157] synthesizing module 'arithmetic_logic_unit' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv:4]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv:64]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv:16]
WARNING: [Synth 8-87] always_comb on 'c_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'arithmetic_logic_unit' (7#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (8#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:398]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:522]
WARNING: [Synth 8-6014] Unused sequential element EX__ir_reg was removed.  [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:320]
WARNING: [Synth 8-6014] Unused sequential element MEM__ir_reg was removed.  [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:446]
WARNING: [Synth 8-6014] Unused sequential element WB__ir_reg was removed.  [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:509]
WARNING: [Synth 8-87] always_comb on 'WB__wr_data_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:297]
INFO: [Synth 8-6155] done synthesizing module 'central_processing_unit' (9#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'l2' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:4]
	Parameter STATE__IDLE bound to: 3'b000 
	Parameter STATE__IL1__ACCEPT bound to: 3'b001 
	Parameter STATE__IL1__READ bound to: 3'b010 
	Parameter STATE__IL1__WRITE bound to: 3'b011 
	Parameter STATE__DL1__ACCEPT bound to: 3'b100 
	Parameter STATE__DL1__READ bound to: 3'b101 
	Parameter STATE__DL1__WRITE bound to: 3'b101 
WARNING: [Synth 8-151] case item 3'b101 is unreachable [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:57]
WARNING: [Synth 8-87] always_comb on 'mem__rw_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:96]
WARNING: [Synth 8-87] always_comb on 'mem__wr_data_reg' did not result in combinational logic [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'l2' (10#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'main_memory' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.runs/synth_1/.Xil/Vivado-11372-DESKTOP-18I9AUK/realtime/main_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_memory' (11#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.runs/synth_1/.Xil/Vivado-11372-DESKTOP-18I9AUK/realtime/main_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'jay' (12#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/jay.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
WARNING: [Synth 8-3331] design memory__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port rst
WARNING: [Synth 8-3331] design comparator has unconnected port clk
WARNING: [Synth 8-3331] design comparator has unconnected port rst
WARNING: [Synth 8-3331] design arithmetic_logic_unit has unconnected port clk
WARNING: [Synth 8-3331] design arithmetic_logic_unit has unconnected port rst
WARNING: [Synth 8-3331] design register_file has unconnected port rst
WARNING: [Synth 8-3331] design decoder has unconnected port clk
WARNING: [Synth 8-3331] design decoder has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 956.074 ; gain = 305.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 956.074 ; gain = 305.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 956.074 ; gain = 305.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 956.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/main_memory/main_memory/main_memory_in_context.xdc] for cell 'jay__0/mem'
Finished Parsing XDC File [c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/main_memory/main_memory/main_memory_in_context.xdc] for cell 'jay__0/mem'
Parsing XDC File [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/constrs_1/new/nexys4_ddr.xdc]
Finished Parsing XDC File [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/constrs_1/new/nexys4_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/constrs_1/new/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1084.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1084.699 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'jay__0/mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1093.410 ; gain = 442.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1093.410 ; gain = 442.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for jay__0/mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1093.410 ; gain = 442.953
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'l1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv:16]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'l2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            STATE__RESET |                              000 |                              000
             STATE__INIT |                              001 |                              001
       STATE__READ_WRITE |                              010 |                              010
STATE__WRITE_BACK__SEND_HEADER |                              011 |                              101
STATE__WRITE_BACK__SEND_DATA |                              100 |                              110
STATE__ALLOCATE__SEND_REQUEST |                              101 |                              011
STATE__ALLOCATE__WRITE_L1 |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'l1'
WARNING: [Synth 8-327] inferring latch for variable 'rd_data_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:72]
WARNING: [Synth 8-327] inferring latch for variable 'tag_mem__wr_data_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:246]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem__wr_data_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'req__data_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:307]
WARNING: [Synth 8-327] inferring latch for variable 'op_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv:43]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv:19]
WARNING: [Synth 8-327] inferring latch for variable 'WB__wr_data_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:297]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE__IDLE |                              000 |                              000
      STATE__DL1__ACCEPT |                              001 |                              100
        STATE__DL1__READ |                              010 |                              101
      STATE__IL1__ACCEPT |                              011 |                              001
       STATE__IL1__WRITE |                              100 |                              011
        STATE__IL1__READ |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'l2'
WARNING: [Synth 8-327] inferring latch for variable 'mem__rw_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:96]
WARNING: [Synth 8-327] inferring latch for variable 'mem__wr_data_reg' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1093.410 ; gain = 442.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 2     
	   2 Input     40 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 12    
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 51    
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 36    
+---Muxes : 
	   7 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 4     
	  16 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	   7 Input     40 Bit        Muxes := 2     
	   6 Input     40 Bit        Muxes := 1     
	   7 Input     30 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	  54 Input      5 Bit        Muxes := 1     
	  54 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	  54 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  54 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   7 Input      1 Bit        Muxes := 22    
	   8 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	  54 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 31    
	  16 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module l1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   7 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 2     
	   7 Input     40 Bit        Muxes := 1     
	   7 Input     30 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	  54 Input      5 Bit        Muxes := 1     
	  54 Input      4 Bit        Muxes := 1     
	  54 Input      3 Bit        Muxes := 2     
	  54 Input      2 Bit        Muxes := 1     
	  54 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 31    
+---Muxes : 
	  32 Input      1 Bit        Muxes := 31    
Module arithmetic_logic_unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module central_processing_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 12    
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module l2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   6 Input     40 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'jay__0/l2_cache/dl1_to_mem__rx/buffer_reg' and it is trimmed from '64' to '40' bits.
WARNING: [Synth 8-3331] design comparator has unconnected port clk
WARNING: [Synth 8-3331] design comparator has unconnected port rst
WARNING: [Synth 8-3331] design arithmetic_logic_unit has unconnected port clk
WARNING: [Synth 8-3331] design arithmetic_logic_unit has unconnected port rst
WARNING: [Synth 8-3331] design register_file has unconnected port rst
WARNING: [Synth 8-3331] design decoder has unconnected port clk
WARNING: [Synth 8-3331] design decoder has unconnected port rst
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[40]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[41]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[41]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[42]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[42]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[43]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[43]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[44]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[44]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[45]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[45]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[46]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[46]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[47]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[47]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[48]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[48]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[49]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[49]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[50]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[50]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[51]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[51]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[52]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[52]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[53]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[53]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[54]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[54]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[55]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[55]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[56]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[56]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[57]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[57]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[58]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[58]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[59]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[59]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[60]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[60]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[61]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[61]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[62]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[62]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[63]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[32]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[32]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[33]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[33]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[34]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[34]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[35]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[35]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[36]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[36]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[37]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[37]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[38]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[38]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/decoder__0/imm_reg[31]' (LD) to 'jay__0/cpu/decoder__0/imm_reg[39]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[40]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[41]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[42]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[43]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[44]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[45]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[46]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[47]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[48]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[49]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[50]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[51]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[52]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[53]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[54]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[55]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[56]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[57]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[58]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[59]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[60]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[61]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[62]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[63]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[32]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[33]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[34]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[35]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[36]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[37]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[38]' (FDE) to 'jay__0/cpu/EX__imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'jay__0/cpu/EX__imm_reg[31]' (FDE) to 'jay__0/cpu/EX__imm_reg[39]'
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[63]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[62]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[61]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[60]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[59]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[58]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[57]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[56]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[55]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[54]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[53]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[52]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[51]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[50]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[49]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[48]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[47]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[46]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[45]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[44]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[43]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[42]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[41]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[40]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[39]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[38]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[37]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[36]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[35]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[34]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[33]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_reg[32]) is unused and will be removed from module l1__1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[63]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[62]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[61]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[60]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[59]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[58]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[57]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[56]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[55]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[54]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[53]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[52]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[51]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[50]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[49]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[48]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[47]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[46]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[45]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[44]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[43]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[42]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[41]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[40]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[39]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[38]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[37]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[36]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[35]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[34]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[33]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[32]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[31]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[30]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[29]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[28]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[27]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[26]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[25]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[24]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[23]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[22]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[21]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[20]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[19]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[18]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[17]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[16]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[15]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[14]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[13]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[12]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[5]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[4]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[3]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[2]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[1]) is unused and will be removed from module l1.
WARNING: [Synth 8-3332] Sequential element (req__data_reg[0]) is unused and will be removed from module l1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1093.410 ; gain = 442.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|decoder     | we         | 64x1          | LUT            | 
|decoder     | sel__b     | 64x1          | LUT            | 
|decoder     | we         | 64x1          | LUT            | 
|decoder     | sel__b     | 64x1          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+-----------+----------------------+------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------+-----------+----------------------+------------------+
|l1:         | tag_mem/memory_reg  | Implied   | 64 x 30              | RAM64X1S x 30	   | 
|l1:         | data_mem/memory_reg | Implied   | 512 x 64             | RAM256X1S x 128	 | 
|l1:         | tag_mem/memory_reg  | Implied   | 64 x 30              | RAM64X1S x 30	   | 
|l1:         | data_mem/memory_reg | Implied   | 512 x 64             | RAM256X1S x 128	 | 
+------------+---------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1093.410 ; gain = 442.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1098.438 ; gain = 447.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------+-----------+----------------------+------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------+-----------+----------------------+------------------+
|l1:         | tag_mem/memory_reg  | Implied   | 64 x 30              | RAM64X1S x 30	   | 
|l1:         | data_mem/memory_reg | Implied   | 512 x 64             | RAM256X1S x 128	 | 
|l1:         | tag_mem/memory_reg  | Implied   | 64 x 30              | RAM64X1S x 30	   | 
|l1:         | data_mem/memory_reg | Implied   | 512 x 64             | RAM256X1S x 128	 | 
+------------+---------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[39]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (jay__0/cpu/decoder__0/imm_reg[22]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.516 ; gain = 502.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1157.270 ; gain = 506.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1157.270 ; gain = 506.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1157.270 ; gain = 506.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1157.270 ; gain = 506.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1157.270 ; gain = 506.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1157.270 ; gain = 506.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |main_memory   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |main_memory |     1|
|2     |BUFG        |    11|
|3     |CARRY4      |    89|
|4     |LUT1        |     7|
|5     |LUT2        |    76|
|6     |LUT3        |   386|
|7     |LUT4        |   217|
|8     |LUT5        |   669|
|9     |LUT6        |  2073|
|10    |MUXF7       |   575|
|11    |RAM256X1S   |   256|
|12    |RAM64X1S    |    60|
|13    |FDRE        |  3303|
|14    |FDSE        |     5|
|15    |LD          |   553|
|16    |IBUF        |     2|
|17    |OBUF        |     1|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |  8347|
|2     |  jay__0                       |jay                      |  8333|
|3     |    cpu                        |central_processing_unit  |  7942|
|4     |      arithmetic_logic_unit__0 |arithmetic_logic_unit    |  1040|
|5     |      decoder__0               |decoder                  |   105|
|6     |      dl1                      |l1                       |   785|
|7     |        data_mem               |memory_5                 |   317|
|8     |        il1_to_mem__tx         |tx_6                     |    16|
|9     |        mem_to_il1__rx         |rx_7                     |   140|
|10    |        tag_mem                |memory__parameterized0_8 |    90|
|11    |      il1                      |l1_2                     |   949|
|12    |        data_mem               |memory                   |   287|
|13    |        il1_to_mem__tx         |tx_3                     |    74|
|14    |        mem_to_il1__rx         |rx_4                     |   140|
|15    |        tag_mem                |memory__parameterized0   |   145|
|16    |      register_file__0         |register_file            |  3680|
|17    |    l2_cache                   |l2                       |   322|
|18    |      dl1_to_mem__rx           |rx                       |    12|
|19    |      il1_to_mem__rx           |rx_0                     |    83|
|20    |      mem_to_dl1__tx           |tx                       |    72|
|21    |      mem_to_il1__tx           |tx_1                     |    71|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1157.270 ; gain = 506.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1157.270 ; gain = 369.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1157.270 ; gain = 506.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1169.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1169.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 869 instances were transformed.
  LD => LDCE: 553 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances
  RAM64X1S => RAM64X1S (RAMS64E): 60 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1169.348 ; gain = 806.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1169.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  7 00:51:53 2022...
