// Seed: 1386322523
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  wand id_3
);
  wire id_5;
  module_2(
      id_5, id_5, id_5
  );
  wire id_6;
endmodule
module module_1 (
    output tri  id_0,
    output wand id_1,
    inout  wire id_2
);
  genvar id_4;
  module_0(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_4;
  assign id_3 = 1;
  assign id_4 = "" ? id_2 : id_1;
  wire id_5;
endmodule
