<!-- Compiled by morty-0.9.0 / 2025-10-23 18:02:45.553137484 -05:00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">spill_register_flushable</a></h1>
<div class="docblock">
<p>A register with handshakes that completely cuts any combinational paths</p>
<p>between the input and output. This spill register can be flushed.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.T" class="impl"><code class="in-band"><a href="#parameter.T">T</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.Bypass" class="impl"><code class="in-band"><a href="#parameter.Bypass">Bypass</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.valid_i" class="impl"><code class="in-band"><a href="#port.valid_i">valid_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.flush_i" class="impl"><code class="in-band"><a href="#port.flush_i">flush_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.ready_o" class="impl"><code class="in-band"><a href="#port.ready_o">ready_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.data_i" class="impl"><code class="in-band"><a href="#port.data_i">data_i</a><span class="type-annotation">: input  T</span></code></h3><div class="docblock">
</div><h3 id="port.valid_o" class="impl"><code class="in-band"><a href="#port.valid_o">valid_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.ready_i" class="impl"><code class="in-band"><a href="#port.ready_i">ready_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.data_o" class="impl"><code class="in-band"><a href="#port.data_o">data_o</a><span class="type-annotation">: output T</span></code></h3><div class="docblock">
</div><h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.a_data_q" class="impl"><code class="in-band"><a href="#signal.a_data_q">a_data_q</a><span class="type-annotation">: T</span></code></h3><div class="docblock">
</div><h3 id="signal.b_data_q" class="impl"><code class="in-band"><a href="#signal.b_data_q">b_data_q</a><span class="type-annotation">: T</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
