/*
 * Copyright 2024-2025 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

#include <nxp/nxp_mimx95_a55.dtsi>
#include "imx95_evk-pinctrl.dtsi"

/ {
	model = "NXP i.MX95 A55";
	compatible = "fsl,mimx95";

	chosen {
		zephyr,console = &lpuart1;
		zephyr,shell-uart = &lpuart1;
		/* sram node actually locates at DDR DRAM */
		zephyr,sram = &dram;
	};

	cpus {
		cpu@0 {
			status = "disabled";
		};

		cpu@100 {
			status = "disabled";
		};

		cpu@200 {
			status = "disabled";
		};

		cpu@300 {
			status = "disabled";
		};

		cpu@400 {
			status = "disabled";
		};
	};

	dram: memory@d0000000 {
		reg = <0xd0000000 DT_SIZE_M(1)>;
	};
};

&lpi2c5 {
	pinctrl-0 = <&lpi2c5_default>;
	pinctrl-names = "default";
	status = "okay";
};

&lpi2c7 {
	pinctrl-0 = <&lpi2c7_default>;
	pinctrl-names = "default";
	status = "okay";
};

&lpuart1 {
	status = "okay";
	current-speed = <115200>;
	pinctrl-0 = <&lpuart1_default>;
	pinctrl-names = "default";
};
