
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000007270 <.init>:
    7270:	stp	x29, x30, [sp, #-16]!
    7274:	mov	x29, sp
    7278:	bl	8270 <*ABS*@plt+0x20>
    727c:	ldp	x29, x30, [sp], #16
    7280:	ret

Disassembly of section .plt:

0000000000007290 <mbrtowc@plt-0x20>:
    7290:	stp	x16, x30, [sp, #-16]!
    7294:	adrp	x16, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    7298:	ldr	x17, [x16, #4088]
    729c:	add	x16, x16, #0xff8
    72a0:	br	x17
    72a4:	nop
    72a8:	nop
    72ac:	nop

00000000000072b0 <mbrtowc@plt>:
    72b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    72b4:	ldr	x17, [x16]
    72b8:	add	x16, x16, #0x0
    72bc:	br	x17

00000000000072c0 <memcpy@plt>:
    72c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    72c4:	ldr	x17, [x16, #8]
    72c8:	add	x16, x16, #0x8
    72cc:	br	x17

00000000000072d0 <getpwnam_r@plt>:
    72d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    72d4:	ldr	x17, [x16, #16]
    72d8:	add	x16, x16, #0x10
    72dc:	br	x17

00000000000072e0 <memmove@plt>:
    72e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    72e4:	ldr	x17, [x16, #24]
    72e8:	add	x16, x16, #0x18
    72ec:	br	x17

00000000000072f0 <scols_parse_version_string@plt>:
    72f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    72f4:	ldr	x17, [x16, #32]
    72f8:	add	x16, x16, #0x20
    72fc:	br	x17

0000000000007300 <scols_column_set_whint@plt>:
    7300:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7304:	ldr	x17, [x16, #40]
    7308:	add	x16, x16, #0x28
    730c:	br	x17

0000000000007310 <getcwd@plt>:
    7310:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7314:	ldr	x17, [x16, #48]
    7318:	add	x16, x16, #0x30
    731c:	br	x17

0000000000007320 <scols_symbols_set_branch@plt>:
    7320:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7324:	ldr	x17, [x16, #56]
    7328:	add	x16, x16, #0x38
    732c:	br	x17

0000000000007330 <setuid@plt>:
    7330:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7334:	ldr	x17, [x16, #64]
    7338:	add	x16, x16, #0x40
    733c:	br	x17

0000000000007340 <strtok@plt>:
    7340:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7344:	ldr	x17, [x16, #72]
    7348:	add	x16, x16, #0x48
    734c:	br	x17

0000000000007350 <scols_table_remove_line@plt>:
    7350:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7354:	ldr	x17, [x16, #80]
    7358:	add	x16, x16, #0x50
    735c:	br	x17

0000000000007360 <scols_new_column@plt>:
    7360:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7364:	ldr	x17, [x16, #88]
    7368:	add	x16, x16, #0x58
    736c:	br	x17

0000000000007370 <strtoul@plt>:
    7370:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7374:	ldr	x17, [x16, #96]
    7378:	add	x16, x16, #0x60
    737c:	br	x17

0000000000007380 <strlen@plt>:
    7380:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7384:	ldr	x17, [x16, #104]
    7388:	add	x16, x16, #0x68
    738c:	br	x17

0000000000007390 <scols_column_is_strict_width@plt>:
    7390:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7394:	ldr	x17, [x16, #112]
    7398:	add	x16, x16, #0x70
    739c:	br	x17

00000000000073a0 <__sched_cpufree@plt>:
    73a0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    73a4:	ldr	x17, [x16, #120]
    73a8:	add	x16, x16, #0x78
    73ac:	br	x17

00000000000073b0 <fputs@plt>:
    73b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    73b4:	ldr	x17, [x16, #128]
    73b8:	add	x16, x16, #0x80
    73bc:	br	x17

00000000000073c0 <mbstowcs@plt>:
    73c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    73c4:	ldr	x17, [x16, #136]
    73c8:	add	x16, x16, #0x88
    73cc:	br	x17

00000000000073d0 <exit@plt>:
    73d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    73d4:	ldr	x17, [x16, #144]
    73d8:	add	x16, x16, #0x90
    73dc:	br	x17

00000000000073e0 <scols_column_get_safechars@plt>:
    73e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    73e4:	ldr	x17, [x16, #152]
    73e8:	add	x16, x16, #0x98
    73ec:	br	x17

00000000000073f0 <scols_unref_symbols@plt>:
    73f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    73f4:	ldr	x17, [x16, #160]
    73f8:	add	x16, x16, #0xa0
    73fc:	br	x17

0000000000007400 <raise@plt>:
    7400:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7404:	ldr	x17, [x16, #168]
    7408:	add	x16, x16, #0xa8
    740c:	br	x17

0000000000007410 <scols_line_refer_data@plt>:
    7410:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7414:	ldr	x17, [x16, #176]
    7418:	add	x16, x16, #0xb0
    741c:	br	x17

0000000000007420 <dup@plt>:
    7420:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16, #184]
    7428:	add	x16, x16, #0xb8
    742c:	br	x17

0000000000007430 <__libc_current_sigrtmax@plt>:
    7430:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #192]
    7438:	add	x16, x16, #0xc0
    743c:	br	x17

0000000000007440 <execl@plt>:
    7440:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #200]
    7448:	add	x16, x16, #0xc8
    744c:	br	x17

0000000000007450 <scols_table_is_noheadings@plt>:
    7450:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #208]
    7458:	add	x16, x16, #0xd0
    745c:	br	x17

0000000000007460 <scols_table_is_tree@plt>:
    7460:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #216]
    7468:	add	x16, x16, #0xd8
    746c:	br	x17

0000000000007470 <scols_reset_iter@plt>:
    7470:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #224]
    7478:	add	x16, x16, #0xe0
    747c:	br	x17

0000000000007480 <getegid@plt>:
    7480:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #232]
    7488:	add	x16, x16, #0xe8
    748c:	br	x17

0000000000007490 <strtoll@plt>:
    7490:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #240]
    7498:	add	x16, x16, #0xf0
    749c:	br	x17

00000000000074a0 <scols_table_add_column@plt>:
    74a0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #248]
    74a8:	add	x16, x16, #0xf8
    74ac:	br	x17

00000000000074b0 <strtod@plt>:
    74b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #256]
    74b8:	add	x16, x16, #0x100
    74bc:	br	x17

00000000000074c0 <geteuid@plt>:
    74c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #264]
    74c8:	add	x16, x16, #0x108
    74cc:	br	x17

00000000000074d0 <secure_getenv@plt>:
    74d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #272]
    74d8:	add	x16, x16, #0x110
    74dc:	br	x17

00000000000074e0 <scols_new_line@plt>:
    74e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #280]
    74e8:	add	x16, x16, #0x118
    74ec:	br	x17

00000000000074f0 <ttyname@plt>:
    74f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #288]
    74f8:	add	x16, x16, #0x120
    74fc:	br	x17

0000000000007500 <localtime_r@plt>:
    7500:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #296]
    7508:	add	x16, x16, #0x128
    750c:	br	x17

0000000000007510 <setenv@plt>:
    7510:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #304]
    7518:	add	x16, x16, #0x130
    751c:	br	x17

0000000000007520 <readlink@plt>:
    7520:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #312]
    7528:	add	x16, x16, #0x138
    752c:	br	x17

0000000000007530 <__cxa_finalize@plt>:
    7530:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #320]
    7538:	add	x16, x16, #0x140
    753c:	br	x17

0000000000007540 <sprintf@plt>:
    7540:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #328]
    7548:	add	x16, x16, #0x148
    754c:	br	x17

0000000000007550 <getuid@plt>:
    7550:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #336]
    7558:	add	x16, x16, #0x150
    755c:	br	x17

0000000000007560 <pipe@plt>:
    7560:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #344]
    7568:	add	x16, x16, #0x158
    756c:	br	x17

0000000000007570 <opendir@plt>:
    7570:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #352]
    7578:	add	x16, x16, #0x160
    757c:	br	x17

0000000000007580 <strftime@plt>:
    7580:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #360]
    7588:	add	x16, x16, #0x168
    758c:	br	x17

0000000000007590 <__cxa_atexit@plt>:
    7590:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #368]
    7598:	add	x16, x16, #0x170
    759c:	br	x17

00000000000075a0 <fputc@plt>:
    75a0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #376]
    75a8:	add	x16, x16, #0x178
    75ac:	br	x17

00000000000075b0 <scols_cell_get_data@plt>:
    75b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #384]
    75b8:	add	x16, x16, #0x180
    75bc:	br	x17

00000000000075c0 <qsort@plt>:
    75c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #392]
    75c8:	add	x16, x16, #0x188
    75cc:	br	x17

00000000000075d0 <scols_cell_copy_content@plt>:
    75d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #400]
    75d8:	add	x16, x16, #0x190
    75dc:	br	x17

00000000000075e0 <asprintf@plt>:
    75e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #408]
    75e8:	add	x16, x16, #0x198
    75ec:	br	x17

00000000000075f0 <getpwuid_r@plt>:
    75f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #416]
    75f8:	add	x16, x16, #0x1a0
    75fc:	br	x17

0000000000007600 <fork@plt>:
    7600:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #424]
    7608:	add	x16, x16, #0x1a8
    760c:	br	x17

0000000000007610 <strptime@plt>:
    7610:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #432]
    7618:	add	x16, x16, #0x1b0
    761c:	br	x17

0000000000007620 <lseek@plt>:
    7620:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #440]
    7628:	add	x16, x16, #0x1b8
    762c:	br	x17

0000000000007630 <scols_column_set_flags@plt>:
    7630:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #448]
    7638:	add	x16, x16, #0x1c0
    763c:	br	x17

0000000000007640 <__ctype_tolower_loc@plt>:
    7640:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #456]
    7648:	add	x16, x16, #0x1c8
    764c:	br	x17

0000000000007650 <snprintf@plt>:
    7650:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #464]
    7658:	add	x16, x16, #0x1d0
    765c:	br	x17

0000000000007660 <localeconv@plt>:
    7660:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #472]
    7668:	add	x16, x16, #0x1d8
    766c:	br	x17

0000000000007670 <stpcpy@plt>:
    7670:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #480]
    7678:	add	x16, x16, #0x1e0
    767c:	br	x17

0000000000007680 <scols_table_get_stream@plt>:
    7680:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #488]
    7688:	add	x16, x16, #0x1e8
    768c:	br	x17

0000000000007690 <scols_table_set_termwidth@plt>:
    7690:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #496]
    7698:	add	x16, x16, #0x1f0
    769c:	br	x17

00000000000076a0 <scols_line_alloc_cells@plt>:
    76a0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #504]
    76a8:	add	x16, x16, #0x1f8
    76ac:	br	x17

00000000000076b0 <scols_symbols_set_group_horizontal@plt>:
    76b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #512]
    76b8:	add	x16, x16, #0x200
    76bc:	br	x17

00000000000076c0 <scols_table_is_ascii@plt>:
    76c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #520]
    76c8:	add	x16, x16, #0x208
    76cc:	br	x17

00000000000076d0 <fclose@plt>:
    76d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #528]
    76d8:	add	x16, x16, #0x210
    76dc:	br	x17

00000000000076e0 <scols_table_print_range@plt>:
    76e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #536]
    76e8:	add	x16, x16, #0x218
    76ec:	br	x17

00000000000076f0 <getpid@plt>:
    76f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #544]
    76f8:	add	x16, x16, #0x220
    76fc:	br	x17

0000000000007700 <nl_langinfo@plt>:
    7700:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #552]
    7708:	add	x16, x16, #0x228
    770c:	br	x17

0000000000007710 <strtok_r@plt>:
    7710:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #560]
    7718:	add	x16, x16, #0x230
    771c:	br	x17

0000000000007720 <fopen@plt>:
    7720:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #568]
    7728:	add	x16, x16, #0x238
    772c:	br	x17

0000000000007730 <time@plt>:
    7730:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #576]
    7738:	add	x16, x16, #0x240
    773c:	br	x17

0000000000007740 <scols_table_set_stream@plt>:
    7740:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #584]
    7748:	add	x16, x16, #0x248
    774c:	br	x17

0000000000007750 <scols_symbols_set_group_vertical@plt>:
    7750:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #592]
    7758:	add	x16, x16, #0x250
    775c:	br	x17

0000000000007760 <malloc@plt>:
    7760:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #600]
    7768:	add	x16, x16, #0x258
    776c:	br	x17

0000000000007770 <scols_ref_symbols@plt>:
    7770:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #608]
    7778:	add	x16, x16, #0x260
    777c:	br	x17

0000000000007780 <setsockopt@plt>:
    7780:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #616]
    7788:	add	x16, x16, #0x268
    778c:	br	x17

0000000000007790 <wcwidth@plt>:
    7790:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #624]
    7798:	add	x16, x16, #0x270
    779c:	br	x17

00000000000077a0 <scols_copy_line@plt>:
    77a0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #632]
    77a8:	add	x16, x16, #0x278
    77ac:	br	x17

00000000000077b0 <scols_table_set_columns_iter@plt>:
    77b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #640]
    77b8:	add	x16, x16, #0x280
    77bc:	br	x17

00000000000077c0 <scols_line_get_parent@plt>:
    77c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #648]
    77c8:	add	x16, x16, #0x288
    77cc:	br	x17

00000000000077d0 <open@plt>:
    77d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #656]
    77d8:	add	x16, x16, #0x290
    77dc:	br	x17

00000000000077e0 <scols_table_get_line@plt>:
    77e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #664]
    77e8:	add	x16, x16, #0x298
    77ec:	br	x17

00000000000077f0 <poll@plt>:
    77f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #672]
    77f8:	add	x16, x16, #0x2a0
    77fc:	br	x17

0000000000007800 <wcswidth@plt>:
    7800:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #680]
    7808:	add	x16, x16, #0x2a8
    780c:	br	x17

0000000000007810 <__isoc99_fscanf@plt>:
    7810:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #688]
    7818:	add	x16, x16, #0x2b0
    781c:	br	x17

0000000000007820 <getppid@plt>:
    7820:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #696]
    7828:	add	x16, x16, #0x2b8
    782c:	br	x17

0000000000007830 <__strtol_internal@plt>:
    7830:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #704]
    7838:	add	x16, x16, #0x2c0
    783c:	br	x17

0000000000007840 <sigemptyset@plt>:
    7840:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #712]
    7848:	add	x16, x16, #0x2c8
    784c:	br	x17

0000000000007850 <strncmp@plt>:
    7850:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #720]
    7858:	add	x16, x16, #0x2d0
    785c:	br	x17

0000000000007860 <__libc_current_sigrtmin@plt>:
    7860:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #728]
    7868:	add	x16, x16, #0x2d8
    786c:	br	x17

0000000000007870 <scols_column_set_color@plt>:
    7870:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #736]
    7878:	add	x16, x16, #0x2e0
    787c:	br	x17

0000000000007880 <fgetc@plt>:
    7880:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #744]
    7888:	add	x16, x16, #0x2e8
    788c:	br	x17

0000000000007890 <scols_column_is_customwrap@plt>:
    7890:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #752]
    7898:	add	x16, x16, #0x2f0
    789c:	br	x17

00000000000078a0 <scols_column_get_header@plt>:
    78a0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #760]
    78a8:	add	x16, x16, #0x2f8
    78ac:	br	x17

00000000000078b0 <memset@plt>:
    78b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #768]
    78b8:	add	x16, x16, #0x300
    78bc:	br	x17

00000000000078c0 <fdopen@plt>:
    78c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #776]
    78c8:	add	x16, x16, #0x308
    78cc:	br	x17

00000000000078d0 <gettimeofday@plt>:
    78d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #784]
    78d8:	add	x16, x16, #0x310
    78dc:	br	x17

00000000000078e0 <gmtime_r@plt>:
    78e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #792]
    78e8:	add	x16, x16, #0x318
    78ec:	br	x17

00000000000078f0 <scols_cell_refer_data@plt>:
    78f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #800]
    78f8:	add	x16, x16, #0x320
    78fc:	br	x17

0000000000007900 <random@plt>:
    7900:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #808]
    7908:	add	x16, x16, #0x328
    790c:	br	x17

0000000000007910 <__strtoul_internal@plt>:
    7910:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #816]
    7918:	add	x16, x16, #0x330
    791c:	br	x17

0000000000007920 <scols_cell_set_color@plt>:
    7920:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #824]
    7928:	add	x16, x16, #0x338
    792c:	br	x17

0000000000007930 <scols_column_is_wrap@plt>:
    7930:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #832]
    7938:	add	x16, x16, #0x340
    793c:	br	x17

0000000000007940 <calloc@plt>:
    7940:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #840]
    7948:	add	x16, x16, #0x348
    794c:	br	x17

0000000000007950 <scols_table_is_maxout@plt>:
    7950:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #848]
    7958:	add	x16, x16, #0x350
    795c:	br	x17

0000000000007960 <setmntent@plt>:
    7960:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #856]
    7968:	add	x16, x16, #0x358
    796c:	br	x17

0000000000007970 <scols_unref_line@plt>:
    7970:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #864]
    7978:	add	x16, x16, #0x360
    797c:	br	x17

0000000000007980 <endmntent@plt>:
    7980:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #872]
    7988:	add	x16, x16, #0x368
    798c:	br	x17

0000000000007990 <__xpg_basename@plt>:
    7990:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #880]
    7998:	add	x16, x16, #0x370
    799c:	br	x17

00000000000079a0 <strcasecmp@plt>:
    79a0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #888]
    79a8:	add	x16, x16, #0x378
    79ac:	br	x17

00000000000079b0 <readdir@plt>:
    79b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #896]
    79b8:	add	x16, x16, #0x380
    79bc:	br	x17

00000000000079c0 <realloc@plt>:
    79c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #904]
    79c8:	add	x16, x16, #0x388
    79cc:	br	x17

00000000000079d0 <scols_cell_set_data@plt>:
    79d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #912]
    79d8:	add	x16, x16, #0x390
    79dc:	br	x17

00000000000079e0 <scols_new_table@plt>:
    79e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #920]
    79e8:	add	x16, x16, #0x398
    79ec:	br	x17

00000000000079f0 <strdup@plt>:
    79f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #928]
    79f8:	add	x16, x16, #0x3a0
    79fc:	br	x17

0000000000007a00 <closedir@plt>:
    7a00:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #936]
    7a08:	add	x16, x16, #0x3a8
    7a0c:	br	x17

0000000000007a10 <strerror@plt>:
    7a10:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #944]
    7a18:	add	x16, x16, #0x3b0
    7a1c:	br	x17

0000000000007a20 <scols_symbols_set_group_middle_child@plt>:
    7a20:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #952]
    7a28:	add	x16, x16, #0x3b8
    7a2c:	br	x17

0000000000007a30 <close@plt>:
    7a30:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #960]
    7a38:	add	x16, x16, #0x3c0
    7a3c:	br	x17

0000000000007a40 <sigaction@plt>:
    7a40:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #968]
    7a48:	add	x16, x16, #0x3c8
    7a4c:	br	x17

0000000000007a50 <__sched_cpualloc@plt>:
    7a50:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #976]
    7a58:	add	x16, x16, #0x3d0
    7a5c:	br	x17

0000000000007a60 <strrchr@plt>:
    7a60:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #984]
    7a68:	add	x16, x16, #0x3d8
    7a6c:	br	x17

0000000000007a70 <__gmon_start__@plt>:
    7a70:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #992]
    7a78:	add	x16, x16, #0x3e0
    7a7c:	br	x17

0000000000007a80 <mktime@plt>:
    7a80:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #1000]
    7a88:	add	x16, x16, #0x3e8
    7a8c:	br	x17

0000000000007a90 <fdopendir@plt>:
    7a90:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #1008]
    7a98:	add	x16, x16, #0x3f0
    7a9c:	br	x17

0000000000007aa0 <write@plt>:
    7aa0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #1016]
    7aa8:	add	x16, x16, #0x3f8
    7aac:	br	x17

0000000000007ab0 <scols_symbols_set_group_middle_member@plt>:
    7ab0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #1024]
    7ab8:	add	x16, x16, #0x400
    7abc:	br	x17

0000000000007ac0 <abort@plt>:
    7ac0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #1032]
    7ac8:	add	x16, x16, #0x408
    7acc:	br	x17

0000000000007ad0 <mkostemp@plt>:
    7ad0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #1040]
    7ad8:	add	x16, x16, #0x410
    7adc:	br	x17

0000000000007ae0 <setgid@plt>:
    7ae0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #1048]
    7ae8:	add	x16, x16, #0x418
    7aec:	br	x17

0000000000007af0 <access@plt>:
    7af0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #1056]
    7af8:	add	x16, x16, #0x420
    7afc:	br	x17

0000000000007b00 <scols_table_set_symbols@plt>:
    7b00:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #1064]
    7b08:	add	x16, x16, #0x428
    7b0c:	br	x17

0000000000007b10 <scols_line_free_cells@plt>:
    7b10:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #1072]
    7b18:	add	x16, x16, #0x430
    7b1c:	br	x17

0000000000007b20 <scols_cell_get_alignment@plt>:
    7b20:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #1080]
    7b28:	add	x16, x16, #0x438
    7b2c:	br	x17

0000000000007b30 <scols_table_remove_columns@plt>:
    7b30:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #1088]
    7b38:	add	x16, x16, #0x440
    7b3c:	br	x17

0000000000007b40 <scols_line_set_data@plt>:
    7b40:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #1096]
    7b48:	add	x16, x16, #0x448
    7b4c:	br	x17

0000000000007b50 <memcmp@plt>:
    7b50:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #1104]
    7b58:	add	x16, x16, #0x450
    7b5c:	br	x17

0000000000007b60 <strsep@plt>:
    7b60:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #1112]
    7b68:	add	x16, x16, #0x458
    7b6c:	br	x17

0000000000007b70 <execvp@plt>:
    7b70:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #1120]
    7b78:	add	x16, x16, #0x460
    7b7c:	br	x17

0000000000007b80 <strcmp@plt>:
    7b80:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #1128]
    7b88:	add	x16, x16, #0x468
    7b8c:	br	x17

0000000000007b90 <getpwuid@plt>:
    7b90:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #1136]
    7b98:	add	x16, x16, #0x470
    7b9c:	br	x17

0000000000007ba0 <warn@plt>:
    7ba0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #1144]
    7ba8:	add	x16, x16, #0x478
    7bac:	br	x17

0000000000007bb0 <__ctype_b_loc@plt>:
    7bb0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #1152]
    7bb8:	add	x16, x16, #0x480
    7bbc:	br	x17

0000000000007bc0 <rewinddir@plt>:
    7bc0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #1160]
    7bc8:	add	x16, x16, #0x488
    7bcc:	br	x17

0000000000007bd0 <strtol@plt>:
    7bd0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #1168]
    7bd8:	add	x16, x16, #0x490
    7bdc:	br	x17

0000000000007be0 <wctomb@plt>:
    7be0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #1176]
    7be8:	add	x16, x16, #0x498
    7bec:	br	x17

0000000000007bf0 <scols_column_is_right@plt>:
    7bf0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1184]
    7bf8:	add	x16, x16, #0x4a0
    7bfc:	br	x17

0000000000007c00 <scols_cell_get_color@plt>:
    7c00:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1192]
    7c08:	add	x16, x16, #0x4a8
    7c0c:	br	x17

0000000000007c10 <scols_new_symbols@plt>:
    7c10:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1200]
    7c18:	add	x16, x16, #0x4b0
    7c1c:	br	x17

0000000000007c20 <free@plt>:
    7c20:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1208]
    7c28:	add	x16, x16, #0x4b8
    7c2c:	br	x17

0000000000007c30 <scols_get_library_version@plt>:
    7c30:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1216]
    7c38:	add	x16, x16, #0x4c0
    7c3c:	br	x17

0000000000007c40 <__ctype_get_mb_cur_max@plt>:
    7c40:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1224]
    7c48:	add	x16, x16, #0x4c8
    7c4c:	br	x17

0000000000007c50 <getgid@plt>:
    7c50:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1232]
    7c58:	add	x16, x16, #0x4d0
    7c5c:	br	x17

0000000000007c60 <mempcpy@plt>:
    7c60:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1240]
    7c68:	add	x16, x16, #0x4d8
    7c6c:	br	x17

0000000000007c70 <scols_symbols_set_title_padding@plt>:
    7c70:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1248]
    7c78:	add	x16, x16, #0x4e0
    7c7c:	br	x17

0000000000007c80 <strncasecmp@plt>:
    7c80:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1256]
    7c88:	add	x16, x16, #0x4e8
    7c8c:	br	x17

0000000000007c90 <scols_table_get_termwidth@plt>:
    7c90:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1264]
    7c98:	add	x16, x16, #0x4f0
    7c9c:	br	x17

0000000000007ca0 <nanosleep@plt>:
    7ca0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1272]
    7ca8:	add	x16, x16, #0x4f8
    7cac:	br	x17

0000000000007cb0 <vasprintf@plt>:
    7cb0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1280]
    7cb8:	add	x16, x16, #0x500
    7cbc:	br	x17

0000000000007cc0 <scols_symbols_set_group_last_member@plt>:
    7cc0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1288]
    7cc8:	add	x16, x16, #0x508
    7ccc:	br	x17

0000000000007cd0 <scols_reset_cell@plt>:
    7cd0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1296]
    7cd8:	add	x16, x16, #0x510
    7cdc:	br	x17

0000000000007ce0 <hasmntopt@plt>:
    7ce0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1304]
    7ce8:	add	x16, x16, #0x518
    7cec:	br	x17

0000000000007cf0 <scols_ref_line@plt>:
    7cf0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1312]
    7cf8:	add	x16, x16, #0x520
    7cfc:	br	x17

0000000000007d00 <connect@plt>:
    7d00:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1320]
    7d08:	add	x16, x16, #0x528
    7d0c:	br	x17

0000000000007d10 <strndup@plt>:
    7d10:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1328]
    7d18:	add	x16, x16, #0x530
    7d1c:	br	x17

0000000000007d20 <strspn@plt>:
    7d20:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1336]
    7d28:	add	x16, x16, #0x538
    7d2c:	br	x17

0000000000007d30 <strchr@plt>:
    7d30:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1344]
    7d38:	add	x16, x16, #0x540
    7d3c:	br	x17

0000000000007d40 <scols_table_is_json@plt>:
    7d40:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1352]
    7d48:	add	x16, x16, #0x548
    7d4c:	br	x17

0000000000007d50 <scols_table_is_minout@plt>:
    7d50:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1360]
    7d58:	add	x16, x16, #0x550
    7d5c:	br	x17

0000000000007d60 <__isoc99_vfscanf@plt>:
    7d60:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1368]
    7d68:	add	x16, x16, #0x558
    7d6c:	br	x17

0000000000007d70 <scols_line_remove_child@plt>:
    7d70:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1376]
    7d78:	add	x16, x16, #0x560
    7d7c:	br	x17

0000000000007d80 <fwrite@plt>:
    7d80:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1384]
    7d88:	add	x16, x16, #0x568
    7d8c:	br	x17

0000000000007d90 <fcntl@plt>:
    7d90:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1392]
    7d98:	add	x16, x16, #0x570
    7d9c:	br	x17

0000000000007da0 <socket@plt>:
    7da0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1400]
    7da8:	add	x16, x16, #0x578
    7dac:	br	x17

0000000000007db0 <fflush@plt>:
    7db0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1408]
    7db8:	add	x16, x16, #0x580
    7dbc:	br	x17

0000000000007dc0 <strcpy@plt>:
    7dc0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1416]
    7dc8:	add	x16, x16, #0x588
    7dcc:	br	x17

0000000000007dd0 <dirfd@plt>:
    7dd0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1424]
    7dd8:	add	x16, x16, #0x590
    7ddc:	br	x17

0000000000007de0 <scols_copy_column@plt>:
    7de0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1432]
    7de8:	add	x16, x16, #0x598
    7dec:	br	x17

0000000000007df0 <scols_table_next_line@plt>:
    7df0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1440]
    7df8:	add	x16, x16, #0x5a0
    7dfc:	br	x17

0000000000007e00 <scols_unref_table@plt>:
    7e00:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1448]
    7e08:	add	x16, x16, #0x5a8
    7e0c:	br	x17

0000000000007e10 <scols_table_set_column_separator@plt>:
    7e10:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1456]
    7e18:	add	x16, x16, #0x5b0
    7e1c:	br	x17

0000000000007e20 <scols_column_is_tree@plt>:
    7e20:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1464]
    7e28:	add	x16, x16, #0x5b8
    7e2c:	br	x17

0000000000007e30 <warnx@plt>:
    7e30:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1472]
    7e38:	add	x16, x16, #0x5c0
    7e3c:	br	x17

0000000000007e40 <read@plt>:
    7e40:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e44:	ldr	x17, [x16, #1480]
    7e48:	add	x16, x16, #0x5c8
    7e4c:	br	x17

0000000000007e50 <isatty@plt>:
    7e50:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e54:	ldr	x17, [x16, #1488]
    7e58:	add	x16, x16, #0x5d0
    7e5c:	br	x17

0000000000007e60 <jrand48@plt>:
    7e60:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e64:	ldr	x17, [x16, #1496]
    7e68:	add	x16, x16, #0x5d8
    7e6c:	br	x17

0000000000007e70 <wcstombs@plt>:
    7e70:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e74:	ldr	x17, [x16, #1504]
    7e78:	add	x16, x16, #0x5e0
    7e7c:	br	x17

0000000000007e80 <scols_table_remove_lines@plt>:
    7e80:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e84:	ldr	x17, [x16, #1512]
    7e88:	add	x16, x16, #0x5e8
    7e8c:	br	x17

0000000000007e90 <select@plt>:
    7e90:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7e94:	ldr	x17, [x16, #1520]
    7e98:	add	x16, x16, #0x5f0
    7e9c:	br	x17

0000000000007ea0 <scols_symbols_set_right@plt>:
    7ea0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ea4:	ldr	x17, [x16, #1528]
    7ea8:	add	x16, x16, #0x5f8
    7eac:	br	x17

0000000000007eb0 <scols_line_add_child@plt>:
    7eb0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7eb4:	ldr	x17, [x16, #1536]
    7eb8:	add	x16, x16, #0x600
    7ebc:	br	x17

0000000000007ec0 <scols_symbols_set_group_last_child@plt>:
    7ec0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ec4:	ldr	x17, [x16, #1544]
    7ec8:	add	x16, x16, #0x608
    7ecc:	br	x17

0000000000007ed0 <__fxstat@plt>:
    7ed0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ed4:	ldr	x17, [x16, #1552]
    7ed8:	add	x16, x16, #0x610
    7edc:	br	x17

0000000000007ee0 <strstr@plt>:
    7ee0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ee4:	ldr	x17, [x16, #1560]
    7ee8:	add	x16, x16, #0x618
    7eec:	br	x17

0000000000007ef0 <scols_column_is_noextremes@plt>:
    7ef0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ef4:	ldr	x17, [x16, #1568]
    7ef8:	add	x16, x16, #0x620
    7efc:	br	x17

0000000000007f00 <scols_symbols_set_cell_padding@plt>:
    7f00:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f04:	ldr	x17, [x16, #1576]
    7f08:	add	x16, x16, #0x628
    7f0c:	br	x17

0000000000007f10 <dcgettext@plt>:
    7f10:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f14:	ldr	x17, [x16, #1584]
    7f18:	add	x16, x16, #0x630
    7f1c:	br	x17

0000000000007f20 <srandom@plt>:
    7f20:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f24:	ldr	x17, [x16, #1592]
    7f28:	add	x16, x16, #0x638
    7f2c:	br	x17

0000000000007f30 <realpath@plt>:
    7f30:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f34:	ldr	x17, [x16, #1600]
    7f38:	add	x16, x16, #0x640
    7f3c:	br	x17

0000000000007f40 <scols_table_next_column@plt>:
    7f40:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f44:	ldr	x17, [x16, #1608]
    7f48:	add	x16, x16, #0x648
    7f4c:	br	x17

0000000000007f50 <__isoc99_sscanf@plt>:
    7f50:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f54:	ldr	x17, [x16, #1616]
    7f58:	add	x16, x16, #0x650
    7f5c:	br	x17

0000000000007f60 <vsnprintf@plt>:
    7f60:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f64:	ldr	x17, [x16, #1624]
    7f68:	add	x16, x16, #0x658
    7f6c:	br	x17

0000000000007f70 <scols_table_is_export@plt>:
    7f70:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f74:	ldr	x17, [x16, #1632]
    7f78:	add	x16, x16, #0x660
    7f7c:	br	x17

0000000000007f80 <scols_table_set_default_symbols@plt>:
    7f80:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f84:	ldr	x17, [x16, #1640]
    7f88:	add	x16, x16, #0x668
    7f8c:	br	x17

0000000000007f90 <scols_table_set_line_separator@plt>:
    7f90:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7f94:	ldr	x17, [x16, #1648]
    7f98:	add	x16, x16, #0x670
    7f9c:	br	x17

0000000000007fa0 <getmntent@plt>:
    7fa0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7fa4:	ldr	x17, [x16, #1656]
    7fa8:	add	x16, x16, #0x678
    7fac:	br	x17

0000000000007fb0 <scols_column_is_trunc@plt>:
    7fb0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7fb4:	ldr	x17, [x16, #1664]
    7fb8:	add	x16, x16, #0x680
    7fbc:	br	x17

0000000000007fc0 <dup2@plt>:
    7fc0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7fc4:	ldr	x17, [x16, #1672]
    7fc8:	add	x16, x16, #0x688
    7fcc:	br	x17

0000000000007fd0 <scols_line_set_color@plt>:
    7fd0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7fd4:	ldr	x17, [x16, #1680]
    7fd8:	add	x16, x16, #0x690
    7fdc:	br	x17

0000000000007fe0 <strncpy@plt>:
    7fe0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7fe4:	ldr	x17, [x16, #1688]
    7fe8:	add	x16, x16, #0x698
    7fec:	br	x17

0000000000007ff0 <errx@plt>:
    7ff0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    7ff4:	ldr	x17, [x16, #1696]
    7ff8:	add	x16, x16, #0x6a0
    7ffc:	br	x17

0000000000008000 <scols_column_is_hidden@plt>:
    8000:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8004:	ldr	x17, [x16, #1704]
    8008:	add	x16, x16, #0x6a8
    800c:	br	x17

0000000000008010 <getrandom@plt>:
    8010:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8014:	ldr	x17, [x16, #1712]
    8018:	add	x16, x16, #0x6b0
    801c:	br	x17

0000000000008020 <iswprint@plt>:
    8020:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8024:	ldr	x17, [x16, #1720]
    8028:	add	x16, x16, #0x6b8
    802c:	br	x17

0000000000008030 <scols_table_add_line@plt>:
    8030:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8034:	ldr	x17, [x16, #1728]
    8038:	add	x16, x16, #0x6c0
    803c:	br	x17

0000000000008040 <umask@plt>:
    8040:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8044:	ldr	x17, [x16, #1736]
    8048:	add	x16, x16, #0x6c8
    804c:	br	x17

0000000000008050 <strcspn@plt>:
    8050:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8054:	ldr	x17, [x16, #1744]
    8058:	add	x16, x16, #0x6d0
    805c:	br	x17

0000000000008060 <faccessat@plt>:
    8060:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8064:	ldr	x17, [x16, #1752]
    8068:	add	x16, x16, #0x6d8
    806c:	br	x17

0000000000008070 <vfprintf@plt>:
    8070:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8074:	ldr	x17, [x16, #1760]
    8078:	add	x16, x16, #0x6e0
    807c:	br	x17

0000000000008080 <openat@plt>:
    8080:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8084:	ldr	x17, [x16, #1768]
    8088:	add	x16, x16, #0x6e8
    808c:	br	x17

0000000000008090 <__assert_fail@plt>:
    8090:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8094:	ldr	x17, [x16, #1776]
    8098:	add	x16, x16, #0x6f0
    809c:	br	x17

00000000000080a0 <__errno_location@plt>:
    80a0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    80a4:	ldr	x17, [x16, #1784]
    80a8:	add	x16, x16, #0x6f8
    80ac:	br	x17

00000000000080b0 <uname@plt>:
    80b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    80b4:	ldr	x17, [x16, #1792]
    80b8:	add	x16, x16, #0x700
    80bc:	br	x17

00000000000080c0 <getenv@plt>:
    80c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    80c4:	ldr	x17, [x16, #1800]
    80c8:	add	x16, x16, #0x708
    80cc:	br	x17

00000000000080d0 <scols_symbols_set_group_first_member@plt>:
    80d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    80d4:	ldr	x17, [x16, #1808]
    80d8:	add	x16, x16, #0x710
    80dc:	br	x17

00000000000080e0 <__xstat@plt>:
    80e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    80e4:	ldr	x17, [x16, #1816]
    80e8:	add	x16, x16, #0x718
    80ec:	br	x17

00000000000080f0 <prctl@plt>:
    80f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    80f4:	ldr	x17, [x16, #1824]
    80f8:	add	x16, x16, #0x720
    80fc:	br	x17

0000000000008100 <open_memstream@plt>:
    8100:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8104:	ldr	x17, [x16, #1832]
    8108:	add	x16, x16, #0x728
    810c:	br	x17

0000000000008110 <getgrgid@plt>:
    8110:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8114:	ldr	x17, [x16, #1840]
    8118:	add	x16, x16, #0x730
    811c:	br	x17

0000000000008120 <scols_ref_column@plt>:
    8120:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8124:	ldr	x17, [x16, #1848]
    8128:	add	x16, x16, #0x738
    812c:	br	x17

0000000000008130 <scols_symbols_set_vertical@plt>:
    8130:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8134:	ldr	x17, [x16, #1856]
    8138:	add	x16, x16, #0x740
    813c:	br	x17

0000000000008140 <scols_unref_column@plt>:
    8140:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8144:	ldr	x17, [x16, #1864]
    8148:	add	x16, x16, #0x748
    814c:	br	x17

0000000000008150 <syscall@plt>:
    8150:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8154:	ldr	x17, [x16, #1872]
    8158:	add	x16, x16, #0x750
    815c:	br	x17

0000000000008160 <waitpid@plt>:
    8160:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8164:	ldr	x17, [x16, #1880]
    8168:	add	x16, x16, #0x758
    816c:	br	x17

0000000000008170 <unlink@plt>:
    8170:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8174:	ldr	x17, [x16, #1888]
    8178:	add	x16, x16, #0x760
    817c:	br	x17

0000000000008180 <getdtablesize@plt>:
    8180:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8184:	ldr	x17, [x16, #1896]
    8188:	add	x16, x16, #0x768
    818c:	br	x17

0000000000008190 <getlogin@plt>:
    8190:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8194:	ldr	x17, [x16, #1904]
    8198:	add	x16, x16, #0x770
    819c:	br	x17

00000000000081a0 <mkdir@plt>:
    81a0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    81a4:	ldr	x17, [x16, #1912]
    81a8:	add	x16, x16, #0x778
    81ac:	br	x17

00000000000081b0 <scols_line_get_cell@plt>:
    81b0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    81b4:	ldr	x17, [x16, #1920]
    81b8:	add	x16, x16, #0x780
    81bc:	br	x17

00000000000081c0 <fprintf@plt>:
    81c0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    81c4:	ldr	x17, [x16, #1928]
    81c8:	add	x16, x16, #0x788
    81cc:	br	x17

00000000000081d0 <fgets@plt>:
    81d0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    81d4:	ldr	x17, [x16, #1936]
    81d8:	add	x16, x16, #0x790
    81dc:	br	x17

00000000000081e0 <scols_table_get_column@plt>:
    81e0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    81e4:	ldr	x17, [x16, #1944]
    81e8:	add	x16, x16, #0x798
    81ec:	br	x17

00000000000081f0 <err@plt>:
    81f0:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    81f4:	ldr	x17, [x16, #1952]
    81f8:	add	x16, x16, #0x7a0
    81fc:	br	x17

0000000000008200 <ioctl@plt>:
    8200:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8204:	ldr	x17, [x16, #1960]
    8208:	add	x16, x16, #0x7a8
    820c:	br	x17

0000000000008210 <scols_line_next_child@plt>:
    8210:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8214:	ldr	x17, [x16, #1968]
    8218:	add	x16, x16, #0x7b0
    821c:	br	x17

0000000000008220 <__fxstatat@plt>:
    8220:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8224:	ldr	x17, [x16, #1976]
    8228:	add	x16, x16, #0x7b8
    822c:	br	x17

0000000000008230 <scols_table_remove_column@plt>:
    8230:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8234:	ldr	x17, [x16, #1984]
    8238:	add	x16, x16, #0x7c0
    823c:	br	x17

0000000000008240 <readlinkat@plt>:
    8240:	adrp	x16, 45000 <mbrtowc@GLIBC_2.17>
    8244:	ldr	x17, [x16, #1992]
    8248:	add	x16, x16, #0x7c8
    824c:	br	x17

0000000000008250 <*ABS*@plt>:
    8250:	stp	x2, x3, [sp, #-16]!
    8254:	adrp	x2, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8258:	adrp	x3, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    825c:	ldr	x2, [x2, #4064]
    8260:	add	x3, x3, #0xfe8
    8264:	br	x2
    8268:	nop
    826c:	nop

Disassembly of section .text:

0000000000008270 <scols_new_iter@@SMARTCOLS_2.25-0x108>:
    8270:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8274:	ldr	x0, [x0, #4040]
    8278:	cbz	x0, 8280 <*ABS*@plt+0x30>
    827c:	b	7a70 <__gmon_start__@plt>
    8280:	ret
    8284:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
    8288:	add	x0, x0, #0x818
    828c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
    8290:	add	x1, x1, #0x818
    8294:	cmp	x0, x1
    8298:	b.eq	82c4 <*ABS*@plt+0x74>  // b.none
    829c:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    82a0:	ldr	x1, [x1, #4000]
    82a4:	cbz	x1, 82c4 <*ABS*@plt+0x74>
    82a8:	stp	x29, x30, [sp, #-16]!
    82ac:	mov	x29, sp
    82b0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
    82b4:	add	x0, x0, #0x818
    82b8:	blr	x1
    82bc:	ldp	x29, x30, [sp], #16
    82c0:	ret
    82c4:	ret
    82c8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
    82cc:	add	x0, x0, #0x818
    82d0:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
    82d4:	add	x1, x1, #0x818
    82d8:	sub	x0, x0, x1
    82dc:	lsr	x1, x0, #63
    82e0:	add	x0, x1, x0, asr #3
    82e4:	cmp	xzr, x0, asr #1
    82e8:	b.eq	8318 <*ABS*@plt+0xc8>  // b.none
    82ec:	asr	x1, x0, #1
    82f0:	adrp	x2, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    82f4:	ldr	x2, [x2, #4056]
    82f8:	cbz	x2, 8318 <*ABS*@plt+0xc8>
    82fc:	stp	x29, x30, [sp, #-16]!
    8300:	mov	x29, sp
    8304:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
    8308:	add	x0, x0, #0x818
    830c:	blr	x2
    8310:	ldp	x29, x30, [sp], #16
    8314:	ret
    8318:	ret
    831c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
    8320:	ldrb	w0, [x0, #2072]
    8324:	cbnz	w0, 8360 <*ABS*@plt+0x110>
    8328:	stp	x29, x30, [sp, #-16]!
    832c:	mov	x29, sp
    8330:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8334:	ldr	x0, [x0, #4008]
    8338:	cbz	x0, 8348 <*ABS*@plt+0xf8>
    833c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
    8340:	ldr	x0, [x0, #2016]
    8344:	bl	7530 <__cxa_finalize@plt>
    8348:	bl	8284 <*ABS*@plt+0x34>
    834c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
    8350:	mov	w1, #0x1                   	// #1
    8354:	strb	w1, [x0, #2072]
    8358:	ldp	x29, x30, [sp], #16
    835c:	ret
    8360:	ret
    8364:	stp	x29, x30, [sp, #-16]!
    8368:	mov	x29, sp
    836c:	bl	82c8 <*ABS*@plt+0x78>
    8370:	ldp	x29, x30, [sp], #16
    8374:	ret

0000000000008378 <scols_new_iter@@SMARTCOLS_2.25>:
    8378:	stp	x29, x30, [sp, #-32]!
    837c:	mov	x29, sp
    8380:	str	x19, [sp, #16]
    8384:	mov	w19, w0
    8388:	mov	x1, #0x18                  	// #24
    838c:	mov	x0, #0x1                   	// #1
    8390:	bl	7940 <calloc@plt>
    8394:	cbz	x0, 839c <scols_new_iter@@SMARTCOLS_2.25+0x24>
    8398:	str	w19, [x0, #16]
    839c:	ldr	x19, [sp, #16]
    83a0:	ldp	x29, x30, [sp], #32
    83a4:	ret

00000000000083a8 <scols_free_iter@@SMARTCOLS_2.25>:
    83a8:	stp	x29, x30, [sp, #-16]!
    83ac:	mov	x29, sp
    83b0:	bl	7c20 <free@plt>
    83b4:	ldp	x29, x30, [sp], #16
    83b8:	ret

00000000000083bc <scols_reset_iter@@SMARTCOLS_2.25>:
    83bc:	cmn	w1, #0x1
    83c0:	b.eq	83d4 <scols_reset_iter@@SMARTCOLS_2.25+0x18>  // b.none
    83c4:	stp	xzr, xzr, [x0]
    83c8:	str	xzr, [x0, #16]
    83cc:	str	w1, [x0, #16]
    83d0:	ret
    83d4:	ldr	w1, [x0, #16]
    83d8:	b	83c4 <scols_reset_iter@@SMARTCOLS_2.25+0x8>

00000000000083dc <scols_iter_get_direction@@SMARTCOLS_2.25>:
    83dc:	ldr	w0, [x0, #16]
    83e0:	ret

00000000000083e4 <scols_new_symbols@@SMARTCOLS_2.25>:
    83e4:	stp	x29, x30, [sp, #-16]!
    83e8:	mov	x29, sp
    83ec:	mov	x1, #0x68                  	// #104
    83f0:	mov	x0, #0x1                   	// #1
    83f4:	bl	7940 <calloc@plt>
    83f8:	cbz	x0, 8404 <scols_new_symbols@@SMARTCOLS_2.25+0x20>
    83fc:	mov	w1, #0x1                   	// #1
    8400:	str	w1, [x0]
    8404:	ldp	x29, x30, [sp], #16
    8408:	ret

000000000000840c <scols_ref_symbols@@SMARTCOLS_2.25>:
    840c:	cbz	x0, 841c <scols_ref_symbols@@SMARTCOLS_2.25+0x10>
    8410:	ldr	w1, [x0]
    8414:	add	w1, w1, #0x1
    8418:	str	w1, [x0]
    841c:	ret

0000000000008420 <scols_unref_symbols@@SMARTCOLS_2.25>:
    8420:	cbz	x0, 84c0 <scols_unref_symbols@@SMARTCOLS_2.25+0xa0>
    8424:	stp	x29, x30, [sp, #-32]!
    8428:	mov	x29, sp
    842c:	str	x19, [sp, #16]
    8430:	mov	x19, x0
    8434:	ldr	w0, [x0]
    8438:	sub	w0, w0, #0x1
    843c:	str	w0, [x19]
    8440:	cmp	w0, #0x0
    8444:	b.le	8454 <scols_unref_symbols@@SMARTCOLS_2.25+0x34>
    8448:	ldr	x19, [sp, #16]
    844c:	ldp	x29, x30, [sp], #32
    8450:	ret
    8454:	ldr	x0, [x19, #8]
    8458:	bl	7c20 <free@plt>
    845c:	ldr	x0, [x19, #16]
    8460:	bl	7c20 <free@plt>
    8464:	ldr	x0, [x19, #24]
    8468:	bl	7c20 <free@plt>
    846c:	ldr	x0, [x19, #56]
    8470:	bl	7c20 <free@plt>
    8474:	ldr	x0, [x19, #64]
    8478:	bl	7c20 <free@plt>
    847c:	ldr	x0, [x19, #48]
    8480:	bl	7c20 <free@plt>
    8484:	ldr	x0, [x19, #32]
    8488:	bl	7c20 <free@plt>
    848c:	ldr	x0, [x19, #40]
    8490:	bl	7c20 <free@plt>
    8494:	ldr	x0, [x19, #72]
    8498:	bl	7c20 <free@plt>
    849c:	ldr	x0, [x19, #80]
    84a0:	bl	7c20 <free@plt>
    84a4:	ldr	x0, [x19, #88]
    84a8:	bl	7c20 <free@plt>
    84ac:	ldr	x0, [x19, #96]
    84b0:	bl	7c20 <free@plt>
    84b4:	mov	x0, x19
    84b8:	bl	7c20 <free@plt>
    84bc:	b	8448 <scols_unref_symbols@@SMARTCOLS_2.25+0x28>
    84c0:	ret

00000000000084c4 <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    84c4:	cbz	x0, 850c <scols_symbols_set_branch@@SMARTCOLS_2.25+0x48>
    84c8:	stp	x29, x30, [sp, #-32]!
    84cc:	mov	x29, sp
    84d0:	stp	x19, x20, [sp, #16]
    84d4:	mov	x20, x0
    84d8:	mov	x19, x1
    84dc:	cbz	x1, 84f0 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x2c>
    84e0:	mov	x0, x1
    84e4:	bl	79f0 <strdup@plt>
    84e8:	mov	x19, x0
    84ec:	cbz	x0, 8514 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x50>
    84f0:	ldr	x0, [x20, #8]
    84f4:	bl	7c20 <free@plt>
    84f8:	str	x19, [x20, #8]
    84fc:	mov	w0, #0x0                   	// #0
    8500:	ldp	x19, x20, [sp, #16]
    8504:	ldp	x29, x30, [sp], #32
    8508:	ret
    850c:	mov	w0, #0xffffffea            	// #-22
    8510:	ret
    8514:	mov	w0, #0xfffffff4            	// #-12
    8518:	b	8500 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x3c>

000000000000851c <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    851c:	cbz	x0, 8564 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x48>
    8520:	stp	x29, x30, [sp, #-32]!
    8524:	mov	x29, sp
    8528:	stp	x19, x20, [sp, #16]
    852c:	mov	x20, x0
    8530:	mov	x19, x1
    8534:	cbz	x1, 8548 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x2c>
    8538:	mov	x0, x1
    853c:	bl	79f0 <strdup@plt>
    8540:	mov	x19, x0
    8544:	cbz	x0, 856c <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x50>
    8548:	ldr	x0, [x20, #16]
    854c:	bl	7c20 <free@plt>
    8550:	str	x19, [x20, #16]
    8554:	mov	w0, #0x0                   	// #0
    8558:	ldp	x19, x20, [sp, #16]
    855c:	ldp	x29, x30, [sp], #32
    8560:	ret
    8564:	mov	w0, #0xffffffea            	// #-22
    8568:	ret
    856c:	mov	w0, #0xfffffff4            	// #-12
    8570:	b	8558 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x3c>

0000000000008574 <scols_symbols_set_right@@SMARTCOLS_2.25>:
    8574:	cbz	x0, 85bc <scols_symbols_set_right@@SMARTCOLS_2.25+0x48>
    8578:	stp	x29, x30, [sp, #-32]!
    857c:	mov	x29, sp
    8580:	stp	x19, x20, [sp, #16]
    8584:	mov	x20, x0
    8588:	mov	x19, x1
    858c:	cbz	x1, 85a0 <scols_symbols_set_right@@SMARTCOLS_2.25+0x2c>
    8590:	mov	x0, x1
    8594:	bl	79f0 <strdup@plt>
    8598:	mov	x19, x0
    859c:	cbz	x0, 85c4 <scols_symbols_set_right@@SMARTCOLS_2.25+0x50>
    85a0:	ldr	x0, [x20, #24]
    85a4:	bl	7c20 <free@plt>
    85a8:	str	x19, [x20, #24]
    85ac:	mov	w0, #0x0                   	// #0
    85b0:	ldp	x19, x20, [sp, #16]
    85b4:	ldp	x29, x30, [sp], #32
    85b8:	ret
    85bc:	mov	w0, #0xffffffea            	// #-22
    85c0:	ret
    85c4:	mov	w0, #0xfffffff4            	// #-12
    85c8:	b	85b0 <scols_symbols_set_right@@SMARTCOLS_2.25+0x3c>

00000000000085cc <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    85cc:	cbz	x0, 8614 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x48>
    85d0:	stp	x29, x30, [sp, #-32]!
    85d4:	mov	x29, sp
    85d8:	stp	x19, x20, [sp, #16]
    85dc:	mov	x20, x0
    85e0:	mov	x19, x1
    85e4:	cbz	x1, 85f8 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x2c>
    85e8:	mov	x0, x1
    85ec:	bl	79f0 <strdup@plt>
    85f0:	mov	x19, x0
    85f4:	cbz	x0, 861c <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x50>
    85f8:	ldr	x0, [x20, #88]
    85fc:	bl	7c20 <free@plt>
    8600:	str	x19, [x20, #88]
    8604:	mov	w0, #0x0                   	// #0
    8608:	ldp	x19, x20, [sp, #16]
    860c:	ldp	x29, x30, [sp], #32
    8610:	ret
    8614:	mov	w0, #0xffffffea            	// #-22
    8618:	ret
    861c:	mov	w0, #0xfffffff4            	// #-12
    8620:	b	8608 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x3c>

0000000000008624 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    8624:	cbz	x0, 866c <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x48>
    8628:	stp	x29, x30, [sp, #-32]!
    862c:	mov	x29, sp
    8630:	stp	x19, x20, [sp, #16]
    8634:	mov	x20, x0
    8638:	mov	x19, x1
    863c:	cbz	x1, 8650 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x2c>
    8640:	mov	x0, x1
    8644:	bl	79f0 <strdup@plt>
    8648:	mov	x19, x0
    864c:	cbz	x0, 8674 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x50>
    8650:	ldr	x0, [x20, #96]
    8654:	bl	7c20 <free@plt>
    8658:	str	x19, [x20, #96]
    865c:	mov	w0, #0x0                   	// #0
    8660:	ldp	x19, x20, [sp, #16]
    8664:	ldp	x29, x30, [sp], #32
    8668:	ret
    866c:	mov	w0, #0xffffffea            	// #-22
    8670:	ret
    8674:	mov	w0, #0xfffffff4            	// #-12
    8678:	b	8660 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x3c>

000000000000867c <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    867c:	cbz	x0, 86c4 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x48>
    8680:	stp	x29, x30, [sp, #-32]!
    8684:	mov	x29, sp
    8688:	stp	x19, x20, [sp, #16]
    868c:	mov	x20, x0
    8690:	mov	x19, x1
    8694:	cbz	x1, 86a8 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x2c>
    8698:	mov	x0, x1
    869c:	bl	79f0 <strdup@plt>
    86a0:	mov	x19, x0
    86a4:	cbz	x0, 86cc <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x50>
    86a8:	ldr	x0, [x20, #32]
    86ac:	bl	7c20 <free@plt>
    86b0:	str	x19, [x20, #32]
    86b4:	mov	w0, #0x0                   	// #0
    86b8:	ldp	x19, x20, [sp, #16]
    86bc:	ldp	x29, x30, [sp], #32
    86c0:	ret
    86c4:	mov	w0, #0xffffffea            	// #-22
    86c8:	ret
    86cc:	mov	w0, #0xfffffff4            	// #-12
    86d0:	b	86b8 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x3c>

00000000000086d4 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    86d4:	cbz	x0, 871c <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x48>
    86d8:	stp	x29, x30, [sp, #-32]!
    86dc:	mov	x29, sp
    86e0:	stp	x19, x20, [sp, #16]
    86e4:	mov	x20, x0
    86e8:	mov	x19, x1
    86ec:	cbz	x1, 8700 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x2c>
    86f0:	mov	x0, x1
    86f4:	bl	79f0 <strdup@plt>
    86f8:	mov	x19, x0
    86fc:	cbz	x0, 8724 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x50>
    8700:	ldr	x0, [x20, #40]
    8704:	bl	7c20 <free@plt>
    8708:	str	x19, [x20, #40]
    870c:	mov	w0, #0x0                   	// #0
    8710:	ldp	x19, x20, [sp, #16]
    8714:	ldp	x29, x30, [sp], #32
    8718:	ret
    871c:	mov	w0, #0xffffffea            	// #-22
    8720:	ret
    8724:	mov	w0, #0xfffffff4            	// #-12
    8728:	b	8710 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x3c>

000000000000872c <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    872c:	cbz	x0, 8774 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x48>
    8730:	stp	x29, x30, [sp, #-32]!
    8734:	mov	x29, sp
    8738:	stp	x19, x20, [sp, #16]
    873c:	mov	x20, x0
    8740:	mov	x19, x1
    8744:	cbz	x1, 8758 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x2c>
    8748:	mov	x0, x1
    874c:	bl	79f0 <strdup@plt>
    8750:	mov	x19, x0
    8754:	cbz	x0, 877c <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x50>
    8758:	ldr	x0, [x20, #48]
    875c:	bl	7c20 <free@plt>
    8760:	str	x19, [x20, #48]
    8764:	mov	w0, #0x0                   	// #0
    8768:	ldp	x19, x20, [sp, #16]
    876c:	ldp	x29, x30, [sp], #32
    8770:	ret
    8774:	mov	w0, #0xffffffea            	// #-22
    8778:	ret
    877c:	mov	w0, #0xfffffff4            	// #-12
    8780:	b	8768 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x3c>

0000000000008784 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    8784:	cbz	x0, 87cc <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x48>
    8788:	stp	x29, x30, [sp, #-32]!
    878c:	mov	x29, sp
    8790:	stp	x19, x20, [sp, #16]
    8794:	mov	x20, x0
    8798:	mov	x19, x1
    879c:	cbz	x1, 87b0 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x2c>
    87a0:	mov	x0, x1
    87a4:	bl	79f0 <strdup@plt>
    87a8:	mov	x19, x0
    87ac:	cbz	x0, 87d4 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x50>
    87b0:	ldr	x0, [x20, #56]
    87b4:	bl	7c20 <free@plt>
    87b8:	str	x19, [x20, #56]
    87bc:	mov	w0, #0x0                   	// #0
    87c0:	ldp	x19, x20, [sp, #16]
    87c4:	ldp	x29, x30, [sp], #32
    87c8:	ret
    87cc:	mov	w0, #0xffffffea            	// #-22
    87d0:	ret
    87d4:	mov	w0, #0xfffffff4            	// #-12
    87d8:	b	87c0 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x3c>

00000000000087dc <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    87dc:	cbz	x0, 8824 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x48>
    87e0:	stp	x29, x30, [sp, #-32]!
    87e4:	mov	x29, sp
    87e8:	stp	x19, x20, [sp, #16]
    87ec:	mov	x20, x0
    87f0:	mov	x19, x1
    87f4:	cbz	x1, 8808 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x2c>
    87f8:	mov	x0, x1
    87fc:	bl	79f0 <strdup@plt>
    8800:	mov	x19, x0
    8804:	cbz	x0, 882c <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x50>
    8808:	ldr	x0, [x20, #64]
    880c:	bl	7c20 <free@plt>
    8810:	str	x19, [x20, #64]
    8814:	mov	w0, #0x0                   	// #0
    8818:	ldp	x19, x20, [sp, #16]
    881c:	ldp	x29, x30, [sp], #32
    8820:	ret
    8824:	mov	w0, #0xffffffea            	// #-22
    8828:	ret
    882c:	mov	w0, #0xfffffff4            	// #-12
    8830:	b	8818 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x3c>

0000000000008834 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    8834:	cbz	x0, 887c <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x48>
    8838:	stp	x29, x30, [sp, #-32]!
    883c:	mov	x29, sp
    8840:	stp	x19, x20, [sp, #16]
    8844:	mov	x20, x0
    8848:	mov	x19, x1
    884c:	cbz	x1, 8860 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x2c>
    8850:	mov	x0, x1
    8854:	bl	79f0 <strdup@plt>
    8858:	mov	x19, x0
    885c:	cbz	x0, 8884 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x50>
    8860:	ldr	x0, [x20, #72]
    8864:	bl	7c20 <free@plt>
    8868:	str	x19, [x20, #72]
    886c:	mov	w0, #0x0                   	// #0
    8870:	ldp	x19, x20, [sp, #16]
    8874:	ldp	x29, x30, [sp], #32
    8878:	ret
    887c:	mov	w0, #0xffffffea            	// #-22
    8880:	ret
    8884:	mov	w0, #0xfffffff4            	// #-12
    8888:	b	8870 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x3c>

000000000000888c <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    888c:	cbz	x0, 88d4 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x48>
    8890:	stp	x29, x30, [sp, #-32]!
    8894:	mov	x29, sp
    8898:	stp	x19, x20, [sp, #16]
    889c:	mov	x20, x0
    88a0:	mov	x19, x1
    88a4:	cbz	x1, 88b8 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x2c>
    88a8:	mov	x0, x1
    88ac:	bl	79f0 <strdup@plt>
    88b0:	mov	x19, x0
    88b4:	cbz	x0, 88dc <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x50>
    88b8:	ldr	x0, [x20, #80]
    88bc:	bl	7c20 <free@plt>
    88c0:	str	x19, [x20, #80]
    88c4:	mov	w0, #0x0                   	// #0
    88c8:	ldp	x19, x20, [sp, #16]
    88cc:	ldp	x29, x30, [sp], #32
    88d0:	ret
    88d4:	mov	w0, #0xffffffea            	// #-22
    88d8:	ret
    88dc:	mov	w0, #0xfffffff4            	// #-12
    88e0:	b	88c8 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x3c>

00000000000088e4 <scols_copy_symbols@@SMARTCOLS_2.25>:
    88e4:	stp	x29, x30, [sp, #-32]!
    88e8:	mov	x29, sp
    88ec:	stp	x19, x20, [sp, #16]
    88f0:	cbz	x0, 8920 <scols_copy_symbols@@SMARTCOLS_2.25+0x3c>
    88f4:	mov	x20, x0
    88f8:	bl	7c10 <scols_new_symbols@plt>
    88fc:	mov	x19, x0
    8900:	cbz	x0, 89f0 <scols_copy_symbols@@SMARTCOLS_2.25+0x10c>
    8904:	ldr	x1, [x20, #8]
    8908:	bl	7320 <scols_symbols_set_branch@plt>
    890c:	cbz	w0, 8940 <scols_copy_symbols@@SMARTCOLS_2.25+0x5c>
    8910:	mov	x0, x19
    8914:	bl	73f0 <scols_unref_symbols@plt>
    8918:	mov	x19, #0x0                   	// #0
    891c:	b	89f0 <scols_copy_symbols@@SMARTCOLS_2.25+0x10c>
    8920:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8924:	add	x3, x3, #0x390
    8928:	mov	w2, #0x101                 	// #257
    892c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8930:	add	x1, x1, #0x368
    8934:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8938:	add	x0, x0, #0x388
    893c:	bl	8090 <__assert_fail@plt>
    8940:	ldr	x1, [x20, #16]
    8944:	mov	x0, x19
    8948:	bl	8130 <scols_symbols_set_vertical@plt>
    894c:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8950:	ldr	x1, [x20, #24]
    8954:	mov	x0, x19
    8958:	bl	7ea0 <scols_symbols_set_right@plt>
    895c:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8960:	ldr	x1, [x20, #32]
    8964:	mov	x0, x19
    8968:	bl	7750 <scols_symbols_set_group_vertical@plt>
    896c:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8970:	ldr	x1, [x20, #40]
    8974:	mov	x0, x19
    8978:	bl	76b0 <scols_symbols_set_group_horizontal@plt>
    897c:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8980:	ldr	x1, [x20, #48]
    8984:	mov	x0, x19
    8988:	bl	80d0 <scols_symbols_set_group_first_member@plt>
    898c:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    8990:	ldr	x1, [x20, #56]
    8994:	mov	x0, x19
    8998:	bl	7cc0 <scols_symbols_set_group_last_member@plt>
    899c:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    89a0:	ldr	x1, [x20, #64]
    89a4:	mov	x0, x19
    89a8:	bl	7ab0 <scols_symbols_set_group_middle_member@plt>
    89ac:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    89b0:	ldr	x1, [x20, #80]
    89b4:	mov	x0, x19
    89b8:	bl	7a20 <scols_symbols_set_group_middle_child@plt>
    89bc:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    89c0:	ldr	x1, [x20, #72]
    89c4:	mov	x0, x19
    89c8:	bl	7ec0 <scols_symbols_set_group_last_child@plt>
    89cc:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    89d0:	ldr	x1, [x20, #88]
    89d4:	mov	x0, x19
    89d8:	bl	7c70 <scols_symbols_set_title_padding@plt>
    89dc:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    89e0:	ldr	x1, [x20, #96]
    89e4:	mov	x0, x19
    89e8:	bl	7f00 <scols_symbols_set_cell_padding@plt>
    89ec:	cbnz	w0, 8910 <scols_copy_symbols@@SMARTCOLS_2.25+0x2c>
    89f0:	mov	x0, x19
    89f4:	ldp	x19, x20, [sp, #16]
    89f8:	ldp	x29, x30, [sp], #32
    89fc:	ret
    8a00:	stp	x29, x30, [sp, #-272]!
    8a04:	mov	x29, sp
    8a08:	stp	x19, x20, [sp, #16]
    8a0c:	mov	x20, x1
    8a10:	str	x2, [sp, #224]
    8a14:	str	x3, [sp, #232]
    8a18:	str	x4, [sp, #240]
    8a1c:	str	x5, [sp, #248]
    8a20:	str	x6, [sp, #256]
    8a24:	str	x7, [sp, #264]
    8a28:	str	q0, [sp, #96]
    8a2c:	str	q1, [sp, #112]
    8a30:	str	q2, [sp, #128]
    8a34:	str	q3, [sp, #144]
    8a38:	str	q4, [sp, #160]
    8a3c:	str	q5, [sp, #176]
    8a40:	str	q6, [sp, #192]
    8a44:	str	q7, [sp, #208]
    8a48:	cbz	x0, 8a5c <scols_copy_symbols@@SMARTCOLS_2.25+0x178>
    8a4c:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8a50:	ldr	x1, [x1, #4024]
    8a54:	ldr	w1, [x1]
    8a58:	tbz	w1, #24, 8ac0 <scols_copy_symbols@@SMARTCOLS_2.25+0x1dc>
    8a5c:	add	x0, sp, #0x110
    8a60:	str	x0, [sp, #64]
    8a64:	str	x0, [sp, #72]
    8a68:	add	x0, sp, #0xe0
    8a6c:	str	x0, [sp, #80]
    8a70:	mov	w0, #0xffffffd0            	// #-48
    8a74:	str	w0, [sp, #88]
    8a78:	mov	w0, #0xffffff80            	// #-128
    8a7c:	str	w0, [sp, #92]
    8a80:	ldp	x0, x1, [sp, #64]
    8a84:	stp	x0, x1, [sp, #32]
    8a88:	ldp	x0, x1, [sp, #80]
    8a8c:	stp	x0, x1, [sp, #48]
    8a90:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8a94:	ldr	x19, [x19, #4016]
    8a98:	add	x2, sp, #0x20
    8a9c:	mov	x1, x20
    8aa0:	ldr	x0, [x19]
    8aa4:	bl	8070 <vfprintf@plt>
    8aa8:	ldr	x1, [x19]
    8aac:	mov	w0, #0xa                   	// #10
    8ab0:	bl	75a0 <fputc@plt>
    8ab4:	ldp	x19, x20, [sp, #16]
    8ab8:	ldp	x29, x30, [sp], #272
    8abc:	ret
    8ac0:	mov	x2, x0
    8ac4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8ac8:	add	x1, x1, #0x3a8
    8acc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8ad0:	ldr	x0, [x0, #4016]
    8ad4:	ldr	x0, [x0]
    8ad8:	bl	81c0 <fprintf@plt>
    8adc:	b	8a5c <scols_copy_symbols@@SMARTCOLS_2.25+0x178>

0000000000008ae0 <scols_reset_cell@@SMARTCOLS_2.25>:
    8ae0:	cbz	x0, 8b1c <scols_reset_cell@@SMARTCOLS_2.25+0x3c>
    8ae4:	stp	x29, x30, [sp, #-32]!
    8ae8:	mov	x29, sp
    8aec:	str	x19, [sp, #16]
    8af0:	mov	x19, x0
    8af4:	ldr	x0, [x0]
    8af8:	bl	7c20 <free@plt>
    8afc:	ldr	x0, [x19, #8]
    8b00:	bl	7c20 <free@plt>
    8b04:	stp	xzr, xzr, [x19]
    8b08:	stp	xzr, xzr, [x19, #16]
    8b0c:	mov	w0, #0x0                   	// #0
    8b10:	ldr	x19, [sp, #16]
    8b14:	ldp	x29, x30, [sp], #32
    8b18:	ret
    8b1c:	mov	w0, #0xffffffea            	// #-22
    8b20:	ret

0000000000008b24 <scols_cell_set_data@@SMARTCOLS_2.25>:
    8b24:	cbz	x0, 8b6c <scols_cell_set_data@@SMARTCOLS_2.25+0x48>
    8b28:	stp	x29, x30, [sp, #-32]!
    8b2c:	mov	x29, sp
    8b30:	stp	x19, x20, [sp, #16]
    8b34:	mov	x20, x0
    8b38:	mov	x19, x1
    8b3c:	cbz	x1, 8b50 <scols_cell_set_data@@SMARTCOLS_2.25+0x2c>
    8b40:	mov	x0, x1
    8b44:	bl	79f0 <strdup@plt>
    8b48:	mov	x19, x0
    8b4c:	cbz	x0, 8b74 <scols_cell_set_data@@SMARTCOLS_2.25+0x50>
    8b50:	ldr	x0, [x20]
    8b54:	bl	7c20 <free@plt>
    8b58:	str	x19, [x20]
    8b5c:	mov	w0, #0x0                   	// #0
    8b60:	ldp	x19, x20, [sp, #16]
    8b64:	ldp	x29, x30, [sp], #32
    8b68:	ret
    8b6c:	mov	w0, #0xffffffea            	// #-22
    8b70:	ret
    8b74:	mov	w0, #0xfffffff4            	// #-12
    8b78:	b	8b60 <scols_cell_set_data@@SMARTCOLS_2.25+0x3c>

0000000000008b7c <scols_cell_refer_data@@SMARTCOLS_2.25>:
    8b7c:	cbz	x0, 8bb0 <scols_cell_refer_data@@SMARTCOLS_2.25+0x34>
    8b80:	stp	x29, x30, [sp, #-32]!
    8b84:	mov	x29, sp
    8b88:	stp	x19, x20, [sp, #16]
    8b8c:	mov	x19, x0
    8b90:	mov	x20, x1
    8b94:	ldr	x0, [x0]
    8b98:	bl	7c20 <free@plt>
    8b9c:	str	x20, [x19]
    8ba0:	mov	w0, #0x0                   	// #0
    8ba4:	ldp	x19, x20, [sp, #16]
    8ba8:	ldp	x29, x30, [sp], #32
    8bac:	ret
    8bb0:	mov	w0, #0xffffffea            	// #-22
    8bb4:	ret

0000000000008bb8 <scols_cell_get_data@@SMARTCOLS_2.25>:
    8bb8:	cbz	x0, 8bc0 <scols_cell_get_data@@SMARTCOLS_2.25+0x8>
    8bbc:	ldr	x0, [x0]
    8bc0:	ret

0000000000008bc4 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    8bc4:	cbz	x0, 8bd4 <scols_cell_set_userdata@@SMARTCOLS_2.25+0x10>
    8bc8:	str	x1, [x0, #16]
    8bcc:	mov	w0, #0x0                   	// #0
    8bd0:	ret
    8bd4:	mov	w0, #0xffffffea            	// #-22
    8bd8:	b	8bd0 <scols_cell_set_userdata@@SMARTCOLS_2.25+0xc>

0000000000008bdc <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    8bdc:	ldr	x0, [x0, #16]
    8be0:	ret

0000000000008be4 <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    8be4:	cmp	x0, x1
    8be8:	b.eq	8c38 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x54>  // b.none
    8bec:	stp	x29, x30, [sp, #-32]!
    8bf0:	mov	x29, sp
    8bf4:	stp	x19, x20, [sp, #16]
    8bf8:	mov	x19, x1
    8bfc:	bl	75b0 <scols_cell_get_data@plt>
    8c00:	mov	x20, x0
    8c04:	mov	x0, x19
    8c08:	bl	75b0 <scols_cell_get_data@plt>
    8c0c:	mov	x1, x0
    8c10:	orr	x2, x20, x0
    8c14:	mov	w0, #0x0                   	// #0
    8c18:	cbz	x2, 8c2c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x48>
    8c1c:	cbz	x20, 8c40 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x5c>
    8c20:	cbz	x1, 8c48 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x64>
    8c24:	mov	x0, x20
    8c28:	bl	7b80 <strcmp@plt>
    8c2c:	ldp	x19, x20, [sp, #16]
    8c30:	ldp	x29, x30, [sp], #32
    8c34:	ret
    8c38:	mov	w0, #0x0                   	// #0
    8c3c:	ret
    8c40:	mov	w0, #0xffffffff            	// #-1
    8c44:	b	8c2c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x48>
    8c48:	mov	w0, #0x1                   	// #1
    8c4c:	b	8c2c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x48>

0000000000008c50 <scols_cell_set_color@@SMARTCOLS_2.25>:
    8c50:	stp	x29, x30, [sp, #-32]!
    8c54:	mov	x29, sp
    8c58:	stp	x19, x20, [sp, #16]
    8c5c:	mov	x20, x0
    8c60:	mov	x19, x1
    8c64:	cbz	x1, 8cd4 <scols_cell_set_color@@SMARTCOLS_2.25+0x84>
    8c68:	bl	7bb0 <__ctype_b_loc@plt>
    8c6c:	ldrsb	x1, [x19]
    8c70:	ldr	x0, [x0]
    8c74:	ldrh	w0, [x0, x1, lsl #1]
    8c78:	tbnz	w0, #10, 8cac <scols_cell_set_color@@SMARTCOLS_2.25+0x5c>
    8c7c:	cbz	x20, 8ccc <scols_cell_set_color@@SMARTCOLS_2.25+0x7c>
    8c80:	mov	x0, x19
    8c84:	bl	79f0 <strdup@plt>
    8c88:	mov	x19, x0
    8c8c:	cbz	x0, 8cc4 <scols_cell_set_color@@SMARTCOLS_2.25+0x74>
    8c90:	ldr	x0, [x20, #8]
    8c94:	bl	7c20 <free@plt>
    8c98:	str	x19, [x20, #8]
    8c9c:	mov	w0, #0x0                   	// #0
    8ca0:	ldp	x19, x20, [sp, #16]
    8ca4:	ldp	x29, x30, [sp], #32
    8ca8:	ret
    8cac:	mov	x0, x19
    8cb0:	bl	16538 <scols_init_debug@@SMARTCOLS_2.25+0x1f64>
    8cb4:	mov	x19, x0
    8cb8:	cbnz	x0, 8c7c <scols_cell_set_color@@SMARTCOLS_2.25+0x2c>
    8cbc:	mov	w0, #0xffffffea            	// #-22
    8cc0:	b	8ca0 <scols_cell_set_color@@SMARTCOLS_2.25+0x50>
    8cc4:	mov	w0, #0xfffffff4            	// #-12
    8cc8:	b	8ca0 <scols_cell_set_color@@SMARTCOLS_2.25+0x50>
    8ccc:	mov	w0, #0xffffffea            	// #-22
    8cd0:	b	8ca0 <scols_cell_set_color@@SMARTCOLS_2.25+0x50>
    8cd4:	cbnz	x0, 8c90 <scols_cell_set_color@@SMARTCOLS_2.25+0x40>
    8cd8:	mov	w0, #0xffffffea            	// #-22
    8cdc:	b	8ca0 <scols_cell_set_color@@SMARTCOLS_2.25+0x50>

0000000000008ce0 <scols_cell_get_color@@SMARTCOLS_2.25>:
    8ce0:	ldr	x0, [x0, #8]
    8ce4:	ret

0000000000008ce8 <scols_cell_set_flags@@SMARTCOLS_2.28>:
    8ce8:	cbz	x0, 8cf8 <scols_cell_set_flags@@SMARTCOLS_2.28+0x10>
    8cec:	str	w1, [x0, #24]
    8cf0:	mov	w0, #0x0                   	// #0
    8cf4:	ret
    8cf8:	mov	w0, #0xffffffea            	// #-22
    8cfc:	b	8cf4 <scols_cell_set_flags@@SMARTCOLS_2.28+0xc>

0000000000008d00 <scols_cell_get_flags@@SMARTCOLS_2.28>:
    8d00:	ldr	w0, [x0, #24]
    8d04:	ret

0000000000008d08 <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    8d08:	ldr	w1, [x0, #24]
    8d0c:	and	w2, w1, #0x1
    8d10:	tst	x1, #0x2
    8d14:	mov	w0, #0x2                   	// #2
    8d18:	csel	w0, w2, w0, eq  // eq = none
    8d1c:	ret

0000000000008d20 <scols_cell_copy_content@@SMARTCOLS_2.25>:
    8d20:	stp	x29, x30, [sp, #-48]!
    8d24:	mov	x29, sp
    8d28:	stp	x19, x20, [sp, #16]
    8d2c:	str	x21, [sp, #32]
    8d30:	mov	x20, x0
    8d34:	mov	x21, x1
    8d38:	mov	x0, x1
    8d3c:	bl	75b0 <scols_cell_get_data@plt>
    8d40:	mov	x1, x0
    8d44:	mov	x0, x20
    8d48:	bl	79d0 <scols_cell_set_data@plt>
    8d4c:	mov	w19, w0
    8d50:	cbz	w0, 8d78 <scols_cell_copy_content@@SMARTCOLS_2.25+0x58>
    8d54:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8d58:	ldr	x0, [x0, #4024]
    8d5c:	ldr	w0, [x0]
    8d60:	tbnz	w0, #2, 8da0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x80>
    8d64:	mov	w0, w19
    8d68:	ldp	x19, x20, [sp, #16]
    8d6c:	ldr	x21, [sp, #32]
    8d70:	ldp	x29, x30, [sp], #48
    8d74:	ret
    8d78:	mov	x0, x21
    8d7c:	bl	7c00 <scols_cell_get_color@plt>
    8d80:	mov	x1, x0
    8d84:	mov	x0, x20
    8d88:	bl	7920 <scols_cell_set_color@plt>
    8d8c:	mov	w19, w0
    8d90:	cbnz	w0, 8d54 <scols_cell_copy_content@@SMARTCOLS_2.25+0x34>
    8d94:	ldr	x0, [x21, #16]
    8d98:	str	x0, [x20, #16]
    8d9c:	b	8d54 <scols_cell_copy_content@@SMARTCOLS_2.25+0x34>
    8da0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8da4:	ldr	x0, [x0, #4016]
    8da8:	ldr	x20, [x0]
    8dac:	bl	76f0 <getpid@plt>
    8db0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8db4:	add	x4, x4, #0x3b0
    8db8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8dbc:	add	x3, x3, #0x3b8
    8dc0:	mov	w2, w0
    8dc4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8dc8:	add	x1, x1, #0x3c8
    8dcc:	mov	x0, x20
    8dd0:	bl	81c0 <fprintf@plt>
    8dd4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8dd8:	add	x1, x1, #0x3d8
    8ddc:	mov	x0, x21
    8de0:	bl	8a00 <scols_copy_symbols@@SMARTCOLS_2.25+0x11c>
    8de4:	b	8d64 <scols_cell_copy_content@@SMARTCOLS_2.25+0x44>
    8de8:	stp	x29, x30, [sp, #-272]!
    8dec:	mov	x29, sp
    8df0:	stp	x19, x20, [sp, #16]
    8df4:	mov	x20, x1
    8df8:	str	x2, [sp, #224]
    8dfc:	str	x3, [sp, #232]
    8e00:	str	x4, [sp, #240]
    8e04:	str	x5, [sp, #248]
    8e08:	str	x6, [sp, #256]
    8e0c:	str	x7, [sp, #264]
    8e10:	str	q0, [sp, #96]
    8e14:	str	q1, [sp, #112]
    8e18:	str	q2, [sp, #128]
    8e1c:	str	q3, [sp, #144]
    8e20:	str	q4, [sp, #160]
    8e24:	str	q5, [sp, #176]
    8e28:	str	q6, [sp, #192]
    8e2c:	str	q7, [sp, #208]
    8e30:	cbz	x0, 8e44 <scols_cell_copy_content@@SMARTCOLS_2.25+0x124>
    8e34:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8e38:	ldr	x1, [x1, #4024]
    8e3c:	ldr	w1, [x1]
    8e40:	tbz	w1, #24, 8ea8 <scols_cell_copy_content@@SMARTCOLS_2.25+0x188>
    8e44:	add	x0, sp, #0x110
    8e48:	str	x0, [sp, #64]
    8e4c:	str	x0, [sp, #72]
    8e50:	add	x0, sp, #0xe0
    8e54:	str	x0, [sp, #80]
    8e58:	mov	w0, #0xffffffd0            	// #-48
    8e5c:	str	w0, [sp, #88]
    8e60:	mov	w0, #0xffffff80            	// #-128
    8e64:	str	w0, [sp, #92]
    8e68:	ldp	x0, x1, [sp, #64]
    8e6c:	stp	x0, x1, [sp, #32]
    8e70:	ldp	x0, x1, [sp, #80]
    8e74:	stp	x0, x1, [sp, #48]
    8e78:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8e7c:	ldr	x19, [x19, #4016]
    8e80:	add	x2, sp, #0x20
    8e84:	mov	x1, x20
    8e88:	ldr	x0, [x19]
    8e8c:	bl	8070 <vfprintf@plt>
    8e90:	ldr	x1, [x19]
    8e94:	mov	w0, #0xa                   	// #10
    8e98:	bl	75a0 <fputc@plt>
    8e9c:	ldp	x19, x20, [sp, #16]
    8ea0:	ldp	x29, x30, [sp], #272
    8ea4:	ret
    8ea8:	mov	x2, x0
    8eac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8eb0:	add	x1, x1, #0x3a8
    8eb4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8eb8:	ldr	x0, [x0, #4016]
    8ebc:	ldr	x0, [x0]
    8ec0:	bl	81c0 <fprintf@plt>
    8ec4:	b	8e44 <scols_cell_copy_content@@SMARTCOLS_2.25+0x124>

0000000000008ec8 <scols_new_column@@SMARTCOLS_2.25>:
    8ec8:	stp	x29, x30, [sp, #-32]!
    8ecc:	mov	x29, sp
    8ed0:	stp	x19, x20, [sp, #16]
    8ed4:	mov	x1, #0xe8                  	// #232
    8ed8:	mov	x0, #0x1                   	// #1
    8edc:	bl	7940 <calloc@plt>
    8ee0:	mov	x19, x0
    8ee4:	cbz	x0, 8f0c <scols_new_column@@SMARTCOLS_2.25+0x44>
    8ee8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8eec:	ldr	x0, [x0, #4024]
    8ef0:	ldr	w0, [x0]
    8ef4:	tbnz	w0, #5, 8f1c <scols_new_column@@SMARTCOLS_2.25+0x54>
    8ef8:	mov	x0, x19
    8efc:	mov	w1, #0x1                   	// #1
    8f00:	str	w1, [x0], #200
    8f04:	str	x0, [x19, #200]
    8f08:	str	x0, [x19, #208]
    8f0c:	mov	x0, x19
    8f10:	ldp	x19, x20, [sp, #16]
    8f14:	ldp	x29, x30, [sp], #32
    8f18:	ret
    8f1c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8f20:	ldr	x0, [x0, #4016]
    8f24:	ldr	x20, [x0]
    8f28:	bl	76f0 <getpid@plt>
    8f2c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8f30:	add	x4, x4, #0x3e0
    8f34:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8f38:	add	x3, x3, #0x3b8
    8f3c:	mov	w2, w0
    8f40:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8f44:	add	x1, x1, #0x3c8
    8f48:	mov	x0, x20
    8f4c:	bl	81c0 <fprintf@plt>
    8f50:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    8f54:	add	x1, x1, #0x3e8
    8f58:	mov	x0, x19
    8f5c:	bl	8de8 <scols_cell_copy_content@@SMARTCOLS_2.25+0xc8>
    8f60:	b	8ef8 <scols_new_column@@SMARTCOLS_2.25+0x30>

0000000000008f64 <scols_ref_column@@SMARTCOLS_2.25>:
    8f64:	cbz	x0, 8f74 <scols_ref_column@@SMARTCOLS_2.25+0x10>
    8f68:	ldr	w1, [x0]
    8f6c:	add	w1, w1, #0x1
    8f70:	str	w1, [x0]
    8f74:	ret

0000000000008f78 <scols_unref_column@@SMARTCOLS_2.25>:
    8f78:	cbz	x0, 9040 <scols_unref_column@@SMARTCOLS_2.25+0xc8>
    8f7c:	stp	x29, x30, [sp, #-32]!
    8f80:	mov	x29, sp
    8f84:	stp	x19, x20, [sp, #16]
    8f88:	mov	x19, x0
    8f8c:	ldr	w0, [x0]
    8f90:	sub	w0, w0, #0x1
    8f94:	str	w0, [x19]
    8f98:	cmp	w0, #0x0
    8f9c:	b.le	8fac <scols_unref_column@@SMARTCOLS_2.25+0x34>
    8fa0:	ldp	x19, x20, [sp, #16]
    8fa4:	ldp	x29, x30, [sp], #32
    8fa8:	ret
    8fac:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8fb0:	ldr	x0, [x0, #4024]
    8fb4:	ldr	w0, [x0]
    8fb8:	tbnz	w0, #5, 8ff8 <scols_unref_column@@SMARTCOLS_2.25+0x80>
    8fbc:	ldr	x0, [x19, #208]
    8fc0:	ldr	x1, [x19, #200]
    8fc4:	str	x0, [x1, #8]
    8fc8:	str	x1, [x0]
    8fcc:	add	x0, x19, #0xa8
    8fd0:	bl	7cd0 <scols_reset_cell@plt>
    8fd4:	ldr	x0, [x19, #88]
    8fd8:	bl	7c20 <free@plt>
    8fdc:	ldr	x0, [x19, #96]
    8fe0:	bl	7c20 <free@plt>
    8fe4:	ldr	x0, [x19, #120]
    8fe8:	bl	7c20 <free@plt>
    8fec:	mov	x0, x19
    8ff0:	bl	7c20 <free@plt>
    8ff4:	b	8fa0 <scols_unref_column@@SMARTCOLS_2.25+0x28>
    8ff8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    8ffc:	ldr	x0, [x0, #4016]
    9000:	ldr	x20, [x0]
    9004:	bl	76f0 <getpid@plt>
    9008:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    900c:	add	x4, x4, #0x3e0
    9010:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9014:	add	x3, x3, #0x3b8
    9018:	mov	w2, w0
    901c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9020:	add	x1, x1, #0x3c8
    9024:	mov	x0, x20
    9028:	bl	81c0 <fprintf@plt>
    902c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9030:	add	x1, x1, #0x3f0
    9034:	mov	x0, x19
    9038:	bl	8de8 <scols_cell_copy_content@@SMARTCOLS_2.25+0xc8>
    903c:	b	8fbc <scols_unref_column@@SMARTCOLS_2.25+0x44>
    9040:	ret

0000000000009044 <scols_column_set_whint@@SMARTCOLS_2.25>:
    9044:	cbz	x0, 9054 <scols_column_set_whint@@SMARTCOLS_2.25+0x10>
    9048:	str	d0, [x0, #56]
    904c:	mov	w0, #0x0                   	// #0
    9050:	ret
    9054:	mov	w0, #0xffffffea            	// #-22
    9058:	b	9050 <scols_column_set_whint@@SMARTCOLS_2.25+0xc>

000000000000905c <scols_column_get_whint@@SMARTCOLS_2.25>:
    905c:	ldr	d0, [x0, #56]
    9060:	ret

0000000000009064 <scols_column_set_flags@@SMARTCOLS_2.25>:
    9064:	cbz	x0, 912c <scols_column_set_flags@@SMARTCOLS_2.25+0xc8>
    9068:	stp	x29, x30, [sp, #-48]!
    906c:	mov	x29, sp
    9070:	stp	x19, x20, [sp, #16]
    9074:	mov	x19, x0
    9078:	mov	w20, w1
    907c:	ldr	x0, [x0, #216]
    9080:	cbz	x0, 909c <scols_column_set_flags@@SMARTCOLS_2.25+0x38>
    9084:	ldr	w1, [x19, #80]
    9088:	tbnz	w1, #1, 90c0 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    908c:	tbz	w20, #1, 909c <scols_column_set_flags@@SMARTCOLS_2.25+0x38>
    9090:	ldr	x1, [x0, #24]
    9094:	add	x1, x1, #0x1
    9098:	str	x1, [x0, #24]
    909c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    90a0:	ldr	x0, [x0, #4024]
    90a4:	ldr	w0, [x0]
    90a8:	tbnz	w0, #5, 90d4 <scols_column_set_flags@@SMARTCOLS_2.25+0x70>
    90ac:	str	w20, [x19, #80]
    90b0:	mov	w0, #0x0                   	// #0
    90b4:	ldp	x19, x20, [sp, #16]
    90b8:	ldp	x29, x30, [sp], #48
    90bc:	ret
    90c0:	tbnz	w20, #1, 909c <scols_column_set_flags@@SMARTCOLS_2.25+0x38>
    90c4:	ldr	x1, [x0, #24]
    90c8:	sub	x1, x1, #0x1
    90cc:	str	x1, [x0, #24]
    90d0:	b	909c <scols_column_set_flags@@SMARTCOLS_2.25+0x38>
    90d4:	str	x21, [sp, #32]
    90d8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    90dc:	ldr	x0, [x0, #4016]
    90e0:	ldr	x21, [x0]
    90e4:	bl	76f0 <getpid@plt>
    90e8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    90ec:	add	x4, x4, #0x3e0
    90f0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    90f4:	add	x3, x3, #0x3b8
    90f8:	mov	w2, w0
    90fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9100:	add	x1, x1, #0x3c8
    9104:	mov	x0, x21
    9108:	bl	81c0 <fprintf@plt>
    910c:	mov	w3, w20
    9110:	ldr	w2, [x19, #80]
    9114:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9118:	add	x1, x1, #0x3f8
    911c:	mov	x0, x19
    9120:	bl	8de8 <scols_cell_copy_content@@SMARTCOLS_2.25+0xc8>
    9124:	ldr	x21, [sp, #32]
    9128:	b	90ac <scols_column_set_flags@@SMARTCOLS_2.25+0x48>
    912c:	mov	w0, #0xffffffea            	// #-22
    9130:	ret

0000000000009134 <scols_column_set_json_type@@SMARTCOLS_2.33>:
    9134:	cbz	x0, 9144 <scols_column_set_json_type@@SMARTCOLS_2.33+0x10>
    9138:	str	w1, [x0, #76]
    913c:	mov	w0, #0x0                   	// #0
    9140:	ret
    9144:	mov	w0, #0xffffffea            	// #-22
    9148:	b	9140 <scols_column_set_json_type@@SMARTCOLS_2.33+0xc>

000000000000914c <scols_column_get_json_type@@SMARTCOLS_2.33>:
    914c:	cbz	x0, 9158 <scols_column_get_json_type@@SMARTCOLS_2.33+0xc>
    9150:	ldr	w0, [x0, #76]
    9154:	ret
    9158:	mov	w0, #0xffffffea            	// #-22
    915c:	b	9154 <scols_column_get_json_type@@SMARTCOLS_2.33+0x8>

0000000000009160 <scols_column_get_table@@SMARTCOLS_2.29>:
    9160:	ldr	x0, [x0, #216]
    9164:	ret

0000000000009168 <scols_column_get_flags@@SMARTCOLS_2.25>:
    9168:	ldr	w0, [x0, #80]
    916c:	ret

0000000000009170 <scols_column_get_header@@SMARTCOLS_2.25>:
    9170:	add	x0, x0, #0xa8
    9174:	ret

0000000000009178 <scols_column_set_color@@SMARTCOLS_2.25>:
    9178:	stp	x29, x30, [sp, #-32]!
    917c:	mov	x29, sp
    9180:	stp	x19, x20, [sp, #16]
    9184:	mov	x20, x0
    9188:	mov	x19, x1
    918c:	cbz	x1, 91fc <scols_column_set_color@@SMARTCOLS_2.25+0x84>
    9190:	bl	7bb0 <__ctype_b_loc@plt>
    9194:	ldrsb	x1, [x19]
    9198:	ldr	x0, [x0]
    919c:	ldrh	w0, [x0, x1, lsl #1]
    91a0:	tbnz	w0, #10, 91d4 <scols_column_set_color@@SMARTCOLS_2.25+0x5c>
    91a4:	cbz	x20, 91f4 <scols_column_set_color@@SMARTCOLS_2.25+0x7c>
    91a8:	mov	x0, x19
    91ac:	bl	79f0 <strdup@plt>
    91b0:	mov	x19, x0
    91b4:	cbz	x0, 91ec <scols_column_set_color@@SMARTCOLS_2.25+0x74>
    91b8:	ldr	x0, [x20, #88]
    91bc:	bl	7c20 <free@plt>
    91c0:	str	x19, [x20, #88]
    91c4:	mov	w0, #0x0                   	// #0
    91c8:	ldp	x19, x20, [sp, #16]
    91cc:	ldp	x29, x30, [sp], #32
    91d0:	ret
    91d4:	mov	x0, x19
    91d8:	bl	16538 <scols_init_debug@@SMARTCOLS_2.25+0x1f64>
    91dc:	mov	x19, x0
    91e0:	cbnz	x0, 91a4 <scols_column_set_color@@SMARTCOLS_2.25+0x2c>
    91e4:	mov	w0, #0xffffffea            	// #-22
    91e8:	b	91c8 <scols_column_set_color@@SMARTCOLS_2.25+0x50>
    91ec:	mov	w0, #0xfffffff4            	// #-12
    91f0:	b	91c8 <scols_column_set_color@@SMARTCOLS_2.25+0x50>
    91f4:	mov	w0, #0xffffffea            	// #-22
    91f8:	b	91c8 <scols_column_set_color@@SMARTCOLS_2.25+0x50>
    91fc:	cbnz	x0, 91b8 <scols_column_set_color@@SMARTCOLS_2.25+0x40>
    9200:	mov	w0, #0xffffffea            	// #-22
    9204:	b	91c8 <scols_column_set_color@@SMARTCOLS_2.25+0x50>

0000000000009208 <scols_copy_column@@SMARTCOLS_2.25>:
    9208:	stp	x29, x30, [sp, #-48]!
    920c:	mov	x29, sp
    9210:	stp	x19, x20, [sp, #16]
    9214:	mov	x20, x0
    9218:	cbz	x0, 9318 <scols_copy_column@@SMARTCOLS_2.25+0x110>
    921c:	bl	7360 <scols_new_column@plt>
    9220:	mov	x19, x0
    9224:	cbz	x0, 92a8 <scols_copy_column@@SMARTCOLS_2.25+0xa0>
    9228:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    922c:	ldr	x0, [x0, #4024]
    9230:	ldr	w0, [x0]
    9234:	tbnz	w0, #5, 92b8 <scols_copy_column@@SMARTCOLS_2.25+0xb0>
    9238:	ldr	x1, [x20, #88]
    923c:	mov	x0, x19
    9240:	bl	7870 <scols_column_set_color@plt>
    9244:	cbnz	w0, 9308 <scols_copy_column@@SMARTCOLS_2.25+0x100>
    9248:	add	x1, x20, #0xa8
    924c:	add	x0, x19, #0xa8
    9250:	bl	75d0 <scols_cell_copy_content@plt>
    9254:	cbnz	w0, 9308 <scols_copy_column@@SMARTCOLS_2.25+0x100>
    9258:	ldr	x0, [x20, #16]
    925c:	str	x0, [x19, #16]
    9260:	ldr	x0, [x20, #24]
    9264:	str	x0, [x19, #24]
    9268:	ldr	x0, [x20, #32]
    926c:	str	x0, [x19, #32]
    9270:	ldr	x0, [x20, #40]
    9274:	str	x0, [x19, #40]
    9278:	ldr	d0, [x20, #56]
    927c:	str	d0, [x19, #56]
    9280:	ldr	w0, [x20, #80]
    9284:	str	w0, [x19, #80]
    9288:	ldrb	w1, [x20, #224]
    928c:	ldrb	w0, [x19, #224]
    9290:	bfxil	w0, w1, #0, #1
    9294:	strb	w0, [x19, #224]
    9298:	ldrb	w1, [x20, #224]
    929c:	ubfx	x1, x1, #1, #1
    92a0:	bfi	w0, w1, #1, #1
    92a4:	strb	w0, [x19, #224]
    92a8:	mov	x0, x19
    92ac:	ldp	x19, x20, [sp, #16]
    92b0:	ldp	x29, x30, [sp], #48
    92b4:	ret
    92b8:	str	x21, [sp, #32]
    92bc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    92c0:	ldr	x0, [x0, #4016]
    92c4:	ldr	x21, [x0]
    92c8:	bl	76f0 <getpid@plt>
    92cc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    92d0:	add	x4, x4, #0x3e0
    92d4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    92d8:	add	x3, x3, #0x3b8
    92dc:	mov	w2, w0
    92e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    92e4:	add	x1, x1, #0x3c8
    92e8:	mov	x0, x21
    92ec:	bl	81c0 <fprintf@plt>
    92f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    92f4:	add	x1, x1, #0x3d8
    92f8:	mov	x0, x20
    92fc:	bl	8de8 <scols_cell_copy_content@@SMARTCOLS_2.25+0xc8>
    9300:	ldr	x21, [sp, #32]
    9304:	b	9238 <scols_copy_column@@SMARTCOLS_2.25+0x30>
    9308:	mov	x0, x19
    930c:	bl	8140 <scols_unref_column@plt>
    9310:	mov	x19, #0x0                   	// #0
    9314:	b	92a8 <scols_copy_column@@SMARTCOLS_2.25+0xa0>
    9318:	mov	x19, x0
    931c:	b	92a8 <scols_copy_column@@SMARTCOLS_2.25+0xa0>

0000000000009320 <scols_column_get_color@@SMARTCOLS_2.25>:
    9320:	ldr	x0, [x0, #88]
    9324:	ret

0000000000009328 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    9328:	mov	x0, x1
    932c:	cbz	x1, 9350 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x28>
    9330:	stp	x29, x30, [sp, #-16]!
    9334:	mov	x29, sp
    9338:	mov	w1, #0xa                   	// #10
    933c:	bl	7d30 <strchr@plt>
    9340:	cbz	x0, 9348 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    9344:	strb	wzr, [x0], #1
    9348:	ldp	x29, x30, [sp], #16
    934c:	ret
    9350:	ret

0000000000009354 <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    9354:	stp	x29, x30, [sp, #-48]!
    9358:	mov	x29, sp
    935c:	stp	x19, x20, [sp, #16]
    9360:	stp	x21, x22, [sp, #32]
    9364:	mov	x20, x1
    9368:	mov	x21, #0x0                   	// #0
    936c:	mov	w22, #0xa                   	// #10
    9370:	cbz	x1, 93c0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x6c>
    9374:	ldrsb	w0, [x20]
    9378:	cbz	w0, 93c0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x6c>
    937c:	mov	w1, w22
    9380:	mov	x0, x20
    9384:	bl	7d30 <strchr@plt>
    9388:	mov	x19, x0
    938c:	cbz	x0, 93b0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x5c>
    9390:	mov	x2, #0x0                   	// #0
    9394:	sub	x1, x0, x20
    9398:	mov	x0, x20
    939c:	bl	16b14 <scols_init_debug@@SMARTCOLS_2.25+0x2540>
    93a0:	add	x20, x19, #0x1
    93a4:	cmp	x21, x0
    93a8:	csel	x21, x21, x0, cs  // cs = hs, nlast
    93ac:	b	9374 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x20>
    93b0:	mov	x0, x20
    93b4:	bl	16cb8 <scols_init_debug@@SMARTCOLS_2.25+0x26e4>
    93b8:	cmp	x21, x0
    93bc:	csel	x21, x21, x0, cs  // cs = hs, nlast
    93c0:	mov	x0, x21
    93c4:	ldp	x19, x20, [sp, #16]
    93c8:	ldp	x21, x22, [sp, #32]
    93cc:	ldp	x29, x30, [sp], #48
    93d0:	ret

00000000000093d4 <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    93d4:	cbz	x0, 93e8 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x14>
    93d8:	str	x1, [x0, #128]
    93dc:	str	x2, [x0, #136]
    93e0:	mov	w0, #0x0                   	// #0
    93e4:	ret
    93e8:	mov	w0, #0xffffffea            	// #-22
    93ec:	b	93e4 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x10>

00000000000093f0 <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    93f0:	cbz	x0, 9408 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x18>
    93f4:	str	x2, [x0, #152]
    93f8:	str	x1, [x0, #144]
    93fc:	str	x3, [x0, #160]
    9400:	mov	w0, #0x0                   	// #0
    9404:	ret
    9408:	mov	w0, #0xffffffea            	// #-22
    940c:	b	9404 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x14>

0000000000009410 <scols_column_set_safechars@@SMARTCOLS_2.29>:
    9410:	cbz	x0, 9458 <scols_column_set_safechars@@SMARTCOLS_2.29+0x48>
    9414:	stp	x29, x30, [sp, #-32]!
    9418:	mov	x29, sp
    941c:	stp	x19, x20, [sp, #16]
    9420:	mov	x20, x0
    9424:	mov	x19, x1
    9428:	cbz	x1, 943c <scols_column_set_safechars@@SMARTCOLS_2.29+0x2c>
    942c:	mov	x0, x1
    9430:	bl	79f0 <strdup@plt>
    9434:	mov	x19, x0
    9438:	cbz	x0, 9460 <scols_column_set_safechars@@SMARTCOLS_2.29+0x50>
    943c:	ldr	x0, [x20, #96]
    9440:	bl	7c20 <free@plt>
    9444:	str	x19, [x20, #96]
    9448:	mov	w0, #0x0                   	// #0
    944c:	ldp	x19, x20, [sp, #16]
    9450:	ldp	x29, x30, [sp], #32
    9454:	ret
    9458:	mov	w0, #0xffffffea            	// #-22
    945c:	ret
    9460:	mov	w0, #0xfffffff4            	// #-12
    9464:	b	944c <scols_column_set_safechars@@SMARTCOLS_2.29+0x3c>

0000000000009468 <scols_column_get_safechars@@SMARTCOLS_2.29>:
    9468:	ldr	x0, [x0, #96]
    946c:	ret

0000000000009470 <scols_column_get_width@@SMARTCOLS_2.29>:
    9470:	ldr	x0, [x0, #16]
    9474:	ret

0000000000009478 <scols_column_is_hidden@@SMARTCOLS_2.27>:
    9478:	ldr	w0, [x0, #80]
    947c:	ubfx	x0, x0, #5, #1
    9480:	ret

0000000000009484 <scols_column_is_trunc@@SMARTCOLS_2.25>:
    9484:	ldr	w0, [x0, #80]
    9488:	and	w0, w0, #0x1
    948c:	ret

0000000000009490 <scols_column_is_tree@@SMARTCOLS_2.25>:
    9490:	ldr	w0, [x0, #80]
    9494:	ubfx	x0, x0, #1, #1
    9498:	ret

000000000000949c <scols_column_is_right@@SMARTCOLS_2.25>:
    949c:	ldr	w0, [x0, #80]
    94a0:	ubfx	x0, x0, #2, #1
    94a4:	ret

00000000000094a8 <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    94a8:	ldr	w0, [x0, #80]
    94ac:	ubfx	x0, x0, #3, #1
    94b0:	ret

00000000000094b4 <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    94b4:	ldr	w0, [x0, #80]
    94b8:	ubfx	x0, x0, #4, #1
    94bc:	ret

00000000000094c0 <scols_column_is_wrap@@SMARTCOLS_2.28>:
    94c0:	ldr	w0, [x0, #80]
    94c4:	ubfx	x0, x0, #6, #1
    94c8:	ret

00000000000094cc <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    94cc:	mov	x1, x0
    94d0:	ldr	w2, [x0, #80]
    94d4:	and	w0, w2, #0x40
    94d8:	tbz	w2, #6, 94f4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x28>
    94dc:	ldr	x2, [x1, #144]
    94e0:	mov	w0, #0x0                   	// #0
    94e4:	cbz	x2, 94f4 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x28>
    94e8:	ldr	x0, [x1, #152]
    94ec:	cmp	x0, #0x0
    94f0:	cset	w0, ne  // ne = any
    94f4:	ret
    94f8:	stp	x29, x30, [sp, #-272]!
    94fc:	mov	x29, sp
    9500:	stp	x19, x20, [sp, #16]
    9504:	mov	x20, x1
    9508:	str	x2, [sp, #224]
    950c:	str	x3, [sp, #232]
    9510:	str	x4, [sp, #240]
    9514:	str	x5, [sp, #248]
    9518:	str	x6, [sp, #256]
    951c:	str	x7, [sp, #264]
    9520:	str	q0, [sp, #96]
    9524:	str	q1, [sp, #112]
    9528:	str	q2, [sp, #128]
    952c:	str	q3, [sp, #144]
    9530:	str	q4, [sp, #160]
    9534:	str	q5, [sp, #176]
    9538:	str	q6, [sp, #192]
    953c:	str	q7, [sp, #208]
    9540:	cbz	x0, 9554 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x88>
    9544:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9548:	ldr	x1, [x1, #4024]
    954c:	ldr	w1, [x1]
    9550:	tbz	w1, #24, 95b8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0xec>
    9554:	add	x0, sp, #0x110
    9558:	str	x0, [sp, #64]
    955c:	str	x0, [sp, #72]
    9560:	add	x0, sp, #0xe0
    9564:	str	x0, [sp, #80]
    9568:	mov	w0, #0xffffffd0            	// #-48
    956c:	str	w0, [sp, #88]
    9570:	mov	w0, #0xffffff80            	// #-128
    9574:	str	w0, [sp, #92]
    9578:	ldp	x0, x1, [sp, #64]
    957c:	stp	x0, x1, [sp, #32]
    9580:	ldp	x0, x1, [sp, #80]
    9584:	stp	x0, x1, [sp, #48]
    9588:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    958c:	ldr	x19, [x19, #4016]
    9590:	add	x2, sp, #0x20
    9594:	mov	x1, x20
    9598:	ldr	x0, [x19]
    959c:	bl	8070 <vfprintf@plt>
    95a0:	ldr	x1, [x19]
    95a4:	mov	w0, #0xa                   	// #10
    95a8:	bl	75a0 <fputc@plt>
    95ac:	ldp	x19, x20, [sp, #16]
    95b0:	ldp	x29, x30, [sp], #272
    95b4:	ret
    95b8:	mov	x2, x0
    95bc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    95c0:	add	x1, x1, #0x3a8
    95c4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    95c8:	ldr	x0, [x0, #4016]
    95cc:	ldr	x0, [x0]
    95d0:	bl	81c0 <fprintf@plt>
    95d4:	b	9554 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x88>

00000000000095d8 <scols_new_line@@SMARTCOLS_2.25>:
    95d8:	stp	x29, x30, [sp, #-32]!
    95dc:	mov	x29, sp
    95e0:	stp	x19, x20, [sp, #16]
    95e4:	mov	x1, #0x88                  	// #136
    95e8:	mov	x0, #0x1                   	// #1
    95ec:	bl	7940 <calloc@plt>
    95f0:	mov	x19, x0
    95f4:	cbz	x0, 9640 <scols_new_line@@SMARTCOLS_2.25+0x68>
    95f8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    95fc:	ldr	x0, [x0, #4024]
    9600:	ldr	w0, [x0]
    9604:	tbnz	w0, #3, 9650 <scols_new_line@@SMARTCOLS_2.25+0x78>
    9608:	mov	x0, x19
    960c:	mov	w1, #0x1                   	// #1
    9610:	str	w1, [x0], #48
    9614:	str	x0, [x19, #48]
    9618:	str	x0, [x19, #56]
    961c:	add	x0, x19, #0x50
    9620:	str	x0, [x19, #80]
    9624:	str	x0, [x19, #88]
    9628:	add	x0, x19, #0x40
    962c:	str	x0, [x19, #64]
    9630:	str	x0, [x19, #72]
    9634:	add	x0, x19, #0x60
    9638:	str	x0, [x19, #96]
    963c:	str	x0, [x19, #104]
    9640:	mov	x0, x19
    9644:	ldp	x19, x20, [sp, #16]
    9648:	ldp	x29, x30, [sp], #32
    964c:	ret
    9650:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9654:	ldr	x0, [x0, #4016]
    9658:	ldr	x20, [x0]
    965c:	bl	76f0 <getpid@plt>
    9660:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9664:	add	x4, x4, #0x418
    9668:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    966c:	add	x3, x3, #0x3b8
    9670:	mov	w2, w0
    9674:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9678:	add	x1, x1, #0x3c8
    967c:	mov	x0, x20
    9680:	bl	81c0 <fprintf@plt>
    9684:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9688:	add	x1, x1, #0x3e8
    968c:	mov	x0, x19
    9690:	bl	94f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c>
    9694:	b	9608 <scols_new_line@@SMARTCOLS_2.25+0x30>

0000000000009698 <scols_ref_line@@SMARTCOLS_2.25>:
    9698:	cbz	x0, 96a8 <scols_ref_line@@SMARTCOLS_2.25+0x10>
    969c:	ldr	w1, [x0]
    96a0:	add	w1, w1, #0x1
    96a4:	str	w1, [x0]
    96a8:	ret

00000000000096ac <scols_line_free_cells@@SMARTCOLS_2.25>:
    96ac:	cbz	x0, 9764 <scols_line_free_cells@@SMARTCOLS_2.25+0xb8>
    96b0:	stp	x29, x30, [sp, #-32]!
    96b4:	mov	x29, sp
    96b8:	stp	x19, x20, [sp, #16]
    96bc:	mov	x20, x0
    96c0:	ldr	x0, [x0, #32]
    96c4:	cbz	x0, 9710 <scols_line_free_cells@@SMARTCOLS_2.25+0x64>
    96c8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    96cc:	ldr	x0, [x0, #4024]
    96d0:	ldr	w0, [x0]
    96d4:	tbnz	w0, #3, 971c <scols_line_free_cells@@SMARTCOLS_2.25+0x70>
    96d8:	ldr	x0, [x20, #40]
    96dc:	cbz	x0, 9700 <scols_line_free_cells@@SMARTCOLS_2.25+0x54>
    96e0:	mov	x19, #0x0                   	// #0
    96e4:	ldr	x0, [x20, #32]
    96e8:	add	x0, x0, x19, lsl #5
    96ec:	bl	7cd0 <scols_reset_cell@plt>
    96f0:	add	x19, x19, #0x1
    96f4:	ldr	x0, [x20, #40]
    96f8:	cmp	x0, x19
    96fc:	b.hi	96e4 <scols_line_free_cells@@SMARTCOLS_2.25+0x38>  // b.pmore
    9700:	ldr	x0, [x20, #32]
    9704:	bl	7c20 <free@plt>
    9708:	str	xzr, [x20, #40]
    970c:	str	xzr, [x20, #32]
    9710:	ldp	x19, x20, [sp, #16]
    9714:	ldp	x29, x30, [sp], #32
    9718:	ret
    971c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9720:	ldr	x0, [x0, #4016]
    9724:	ldr	x19, [x0]
    9728:	bl	76f0 <getpid@plt>
    972c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9730:	add	x4, x4, #0x418
    9734:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9738:	add	x3, x3, #0x3b8
    973c:	mov	w2, w0
    9740:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9744:	add	x1, x1, #0x3c8
    9748:	mov	x0, x19
    974c:	bl	81c0 <fprintf@plt>
    9750:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9754:	add	x1, x1, #0x420
    9758:	mov	x0, x20
    975c:	bl	94f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c>
    9760:	b	96d8 <scols_line_free_cells@@SMARTCOLS_2.25+0x2c>
    9764:	ret

0000000000009768 <scols_unref_line@@SMARTCOLS_2.25>:
    9768:	cbz	x0, 9848 <scols_unref_line@@SMARTCOLS_2.25+0xe0>
    976c:	stp	x29, x30, [sp, #-32]!
    9770:	mov	x29, sp
    9774:	stp	x19, x20, [sp, #16]
    9778:	mov	x19, x0
    977c:	ldr	w0, [x0]
    9780:	sub	w0, w0, #0x1
    9784:	str	w0, [x19]
    9788:	cmp	w0, #0x0
    978c:	b.le	979c <scols_unref_line@@SMARTCOLS_2.25+0x34>
    9790:	ldp	x19, x20, [sp, #16]
    9794:	ldp	x29, x30, [sp], #32
    9798:	ret
    979c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    97a0:	ldr	x0, [x0, #4024]
    97a4:	ldr	w0, [x0]
    97a8:	tbnz	w0, #2, 9800 <scols_unref_line@@SMARTCOLS_2.25+0x98>
    97ac:	ldr	x0, [x19, #56]
    97b0:	ldr	x1, [x19, #48]
    97b4:	str	x0, [x1, #8]
    97b8:	str	x1, [x0]
    97bc:	ldr	x0, [x19, #88]
    97c0:	ldr	x1, [x19, #80]
    97c4:	str	x0, [x1, #8]
    97c8:	str	x1, [x0]
    97cc:	ldr	x0, [x19, #104]
    97d0:	ldr	x1, [x19, #96]
    97d4:	str	x0, [x1, #8]
    97d8:	str	x1, [x0]
    97dc:	ldr	x0, [x19, #128]
    97e0:	bl	13278 <scols_get_library_version@@SMARTCOLS_2.25+0x24b0>
    97e4:	mov	x0, x19
    97e8:	bl	7b10 <scols_line_free_cells@plt>
    97ec:	ldr	x0, [x19, #24]
    97f0:	bl	7c20 <free@plt>
    97f4:	mov	x0, x19
    97f8:	bl	7c20 <free@plt>
    97fc:	b	9790 <scols_unref_line@@SMARTCOLS_2.25+0x28>
    9800:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9804:	ldr	x0, [x0, #4016]
    9808:	ldr	x20, [x0]
    980c:	bl	76f0 <getpid@plt>
    9810:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9814:	add	x4, x4, #0x3b0
    9818:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    981c:	add	x3, x3, #0x3b8
    9820:	mov	w2, w0
    9824:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9828:	add	x1, x1, #0x3c8
    982c:	mov	x0, x20
    9830:	bl	81c0 <fprintf@plt>
    9834:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9838:	add	x1, x1, #0x3f0
    983c:	mov	x0, x19
    9840:	bl	94f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c>
    9844:	b	97ac <scols_unref_line@@SMARTCOLS_2.25+0x44>
    9848:	ret

000000000000984c <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    984c:	cbz	x0, 9950 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x104>
    9850:	stp	x29, x30, [sp, #-48]!
    9854:	mov	x29, sp
    9858:	stp	x19, x20, [sp, #16]
    985c:	mov	x19, x0
    9860:	mov	x20, x1
    9864:	ldr	x1, [x0, #40]
    9868:	mov	w0, #0x0                   	// #0
    986c:	cmp	x1, x20
    9870:	b.eq	98bc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x70>  // b.none
    9874:	cbz	x20, 98c8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x7c>
    9878:	str	x21, [sp, #32]
    987c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9880:	ldr	x0, [x0, #4024]
    9884:	ldr	w0, [x0]
    9888:	tbnz	w0, #3, 98d8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x8c>
    988c:	lsl	x1, x20, #5
    9890:	ldr	x0, [x19, #32]
    9894:	bl	79c0 <realloc@plt>
    9898:	mov	x21, x0
    989c:	cbz	x0, 9924 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xd8>
    98a0:	ldr	x0, [x19, #40]
    98a4:	cmp	x0, x20
    98a8:	b.cc	9938 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xec>  // b.lo, b.ul, b.last
    98ac:	str	x21, [x19, #32]
    98b0:	str	x20, [x19, #40]
    98b4:	mov	w0, #0x0                   	// #0
    98b8:	ldr	x21, [sp, #32]
    98bc:	ldp	x19, x20, [sp, #16]
    98c0:	ldp	x29, x30, [sp], #48
    98c4:	ret
    98c8:	mov	x0, x19
    98cc:	bl	7b10 <scols_line_free_cells@plt>
    98d0:	mov	w0, #0x0                   	// #0
    98d4:	b	98bc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x70>
    98d8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    98dc:	ldr	x0, [x0, #4016]
    98e0:	ldr	x21, [x0]
    98e4:	bl	76f0 <getpid@plt>
    98e8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    98ec:	add	x4, x4, #0x418
    98f0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    98f4:	add	x3, x3, #0x3b8
    98f8:	mov	w2, w0
    98fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9900:	add	x1, x1, #0x3c8
    9904:	mov	x0, x21
    9908:	bl	81c0 <fprintf@plt>
    990c:	mov	x2, x20
    9910:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9914:	add	x1, x1, #0x430
    9918:	mov	x0, x19
    991c:	bl	94f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c>
    9920:	b	988c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x40>
    9924:	bl	80a0 <__errno_location@plt>
    9928:	ldr	w0, [x0]
    992c:	neg	w0, w0
    9930:	ldr	x21, [sp, #32]
    9934:	b	98bc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x70>
    9938:	sub	x2, x20, x0
    993c:	lsl	x2, x2, #5
    9940:	mov	w1, #0x0                   	// #0
    9944:	add	x0, x21, x0, lsl #5
    9948:	bl	78b0 <memset@plt>
    994c:	b	98ac <scols_line_alloc_cells@@SMARTCOLS_2.25+0x60>
    9950:	mov	w0, #0xffffffea            	// #-22
    9954:	ret
    9958:	cbz	x0, 9aa4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x258>
    995c:	stp	x29, x30, [sp, #-80]!
    9960:	mov	x29, sp
    9964:	stp	x19, x20, [sp, #16]
    9968:	stp	x21, x22, [sp, #32]
    996c:	mov	x21, x0
    9970:	mov	x19, x1
    9974:	mov	x20, x2
    9978:	cmp	x1, x2
    997c:	csel	x0, x1, x2, cs  // cs = hs, nlast
    9980:	ldr	x1, [x21, #40]
    9984:	cmp	x1, x0
    9988:	b.ls	9aac <scols_line_alloc_cells@@SMARTCOLS_2.25+0x260>  // b.plast
    998c:	mov	w0, #0x0                   	// #0
    9990:	cmp	x19, x2
    9994:	b.eq	9a00 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1b4>  // b.none
    9998:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    999c:	ldr	x0, [x0, #4024]
    99a0:	ldr	w0, [x0]
    99a4:	tbnz	w0, #3, 9a10 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c4>
    99a8:	ldr	x1, [x21, #32]
    99ac:	lsl	x3, x20, #5
    99b0:	add	x0, x1, x3
    99b4:	ldp	x4, x5, [x0]
    99b8:	stp	x4, x5, [sp, #48]
    99bc:	ldp	x4, x5, [x0, #16]
    99c0:	stp	x4, x5, [sp, #64]
    99c4:	ldr	x4, [x21, #40]
    99c8:	add	x2, x20, #0x1
    99cc:	cmp	x2, x4
    99d0:	b.cc	9a60 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x214>  // b.lo, b.ul, b.last
    99d4:	add	x1, x19, #0x1
    99d8:	ldr	x2, [x21, #40]
    99dc:	cmp	x1, x2
    99e0:	b.cc	9a7c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x230>  // b.lo, b.ul, b.last
    99e4:	ldr	x1, [x21, #32]
    99e8:	add	x19, x1, x19, lsl #5
    99ec:	ldp	x0, x1, [sp, #48]
    99f0:	stp	x0, x1, [x19]
    99f4:	ldp	x0, x1, [sp, #64]
    99f8:	stp	x0, x1, [x19, #16]
    99fc:	mov	w0, #0x0                   	// #0
    9a00:	ldp	x19, x20, [sp, #16]
    9a04:	ldp	x21, x22, [sp, #32]
    9a08:	ldp	x29, x30, [sp], #80
    9a0c:	ret
    9a10:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9a14:	ldr	x0, [x0, #4016]
    9a18:	ldr	x22, [x0]
    9a1c:	bl	76f0 <getpid@plt>
    9a20:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9a24:	add	x4, x4, #0x418
    9a28:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9a2c:	add	x3, x3, #0x3b8
    9a30:	mov	w2, w0
    9a34:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9a38:	add	x1, x1, #0x3c8
    9a3c:	mov	x0, x22
    9a40:	bl	81c0 <fprintf@plt>
    9a44:	mov	x3, x19
    9a48:	mov	x2, x20
    9a4c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9a50:	add	x1, x1, #0x440
    9a54:	mov	x0, x21
    9a58:	bl	94f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c>
    9a5c:	b	99a8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x15c>
    9a60:	mvn	x2, x20
    9a64:	add	x2, x2, x4
    9a68:	add	x3, x3, #0x20
    9a6c:	lsl	x2, x2, #5
    9a70:	add	x1, x1, x3
    9a74:	bl	72e0 <memmove@plt>
    9a78:	b	99d4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x188>
    9a7c:	ldr	x3, [x21, #32]
    9a80:	lsl	x0, x1, #5
    9a84:	mvn	x1, x19
    9a88:	add	x2, x1, x2
    9a8c:	sub	x1, x0, #0x20
    9a90:	lsl	x2, x2, #5
    9a94:	add	x1, x3, x1
    9a98:	add	x0, x3, x0
    9a9c:	bl	72e0 <memmove@plt>
    9aa0:	b	99e4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x198>
    9aa4:	mov	w0, #0xffffffea            	// #-22
    9aa8:	ret
    9aac:	mov	w0, #0xffffffea            	// #-22
    9ab0:	b	9a00 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1b4>

0000000000009ab4 <scols_line_set_userdata@@SMARTCOLS_2.25>:
    9ab4:	cbz	x0, 9ac4 <scols_line_set_userdata@@SMARTCOLS_2.25+0x10>
    9ab8:	str	x1, [x0, #16]
    9abc:	mov	w0, #0x0                   	// #0
    9ac0:	ret
    9ac4:	mov	w0, #0xffffffea            	// #-22
    9ac8:	b	9ac0 <scols_line_set_userdata@@SMARTCOLS_2.25+0xc>

0000000000009acc <scols_line_get_userdata@@SMARTCOLS_2.25>:
    9acc:	ldr	x0, [x0, #16]
    9ad0:	ret

0000000000009ad4 <scols_line_remove_child@@SMARTCOLS_2.25>:
    9ad4:	cmp	x0, #0x0
    9ad8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9adc:	b.eq	9b94 <scols_line_remove_child@@SMARTCOLS_2.25+0xc0>  // b.none
    9ae0:	stp	x29, x30, [sp, #-48]!
    9ae4:	mov	x29, sp
    9ae8:	stp	x19, x20, [sp, #16]
    9aec:	mov	x20, x0
    9af0:	mov	x19, x1
    9af4:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9af8:	ldr	x1, [x1, #4024]
    9afc:	ldr	w0, [x1]
    9b00:	tbnz	w0, #3, 9b44 <scols_line_remove_child@@SMARTCOLS_2.25+0x70>
    9b04:	add	x1, x19, #0x50
    9b08:	ldr	x2, [x19, #88]
    9b0c:	ldr	x3, [x19, #80]
    9b10:	str	x2, [x3, #8]
    9b14:	str	x3, [x2]
    9b18:	str	x1, [x19, #80]
    9b1c:	str	x1, [x19, #88]
    9b20:	str	xzr, [x19, #112]
    9b24:	mov	x0, x19
    9b28:	bl	7970 <scols_unref_line@plt>
    9b2c:	mov	x0, x20
    9b30:	bl	7970 <scols_unref_line@plt>
    9b34:	mov	w0, #0x0                   	// #0
    9b38:	ldp	x19, x20, [sp, #16]
    9b3c:	ldp	x29, x30, [sp], #48
    9b40:	ret
    9b44:	str	x21, [sp, #32]
    9b48:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9b4c:	ldr	x0, [x0, #4016]
    9b50:	ldr	x21, [x0]
    9b54:	bl	76f0 <getpid@plt>
    9b58:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9b5c:	add	x4, x4, #0x418
    9b60:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9b64:	add	x3, x3, #0x3b8
    9b68:	mov	w2, w0
    9b6c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9b70:	add	x1, x1, #0x3c8
    9b74:	mov	x0, x21
    9b78:	bl	81c0 <fprintf@plt>
    9b7c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9b80:	add	x1, x1, #0x460
    9b84:	mov	x0, x20
    9b88:	bl	94f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c>
    9b8c:	ldr	x21, [sp, #32]
    9b90:	b	9b04 <scols_line_remove_child@@SMARTCOLS_2.25+0x30>
    9b94:	mov	w0, #0xffffffea            	// #-22
    9b98:	ret

0000000000009b9c <scols_line_add_child@@SMARTCOLS_2.25>:
    9b9c:	cmp	x0, #0x0
    9ba0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9ba4:	b.eq	9c6c <scols_line_add_child@@SMARTCOLS_2.25+0xd0>  // b.none
    9ba8:	stp	x29, x30, [sp, #-48]!
    9bac:	mov	x29, sp
    9bb0:	stp	x19, x20, [sp, #16]
    9bb4:	mov	x20, x0
    9bb8:	mov	x19, x1
    9bbc:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9bc0:	ldr	x1, [x1, #4024]
    9bc4:	ldr	w0, [x1]
    9bc8:	tbnz	w0, #3, 9c1c <scols_line_add_child@@SMARTCOLS_2.25+0x80>
    9bcc:	mov	x0, x19
    9bd0:	bl	7cf0 <scols_ref_line@plt>
    9bd4:	mov	x0, x20
    9bd8:	bl	7cf0 <scols_ref_line@plt>
    9bdc:	ldr	x0, [x19, #112]
    9be0:	cbz	x0, 9bec <scols_line_add_child@@SMARTCOLS_2.25+0x50>
    9be4:	mov	x1, x19
    9be8:	bl	7d70 <scols_line_remove_child@plt>
    9bec:	add	x2, x19, #0x50
    9bf0:	ldr	x1, [x20, #72]
    9bf4:	str	x2, [x20, #72]
    9bf8:	add	x0, x20, #0x40
    9bfc:	str	x0, [x19, #80]
    9c00:	str	x1, [x19, #88]
    9c04:	str	x2, [x1]
    9c08:	str	x20, [x19, #112]
    9c0c:	mov	w0, #0x0                   	// #0
    9c10:	ldp	x19, x20, [sp, #16]
    9c14:	ldp	x29, x30, [sp], #48
    9c18:	ret
    9c1c:	str	x21, [sp, #32]
    9c20:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    9c24:	ldr	x0, [x0, #4016]
    9c28:	ldr	x21, [x0]
    9c2c:	bl	76f0 <getpid@plt>
    9c30:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9c34:	add	x4, x4, #0x418
    9c38:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9c3c:	add	x3, x3, #0x3b8
    9c40:	mov	w2, w0
    9c44:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9c48:	add	x1, x1, #0x3c8
    9c4c:	mov	x0, x21
    9c50:	bl	81c0 <fprintf@plt>
    9c54:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    9c58:	add	x1, x1, #0x470
    9c5c:	mov	x0, x20
    9c60:	bl	94f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c>
    9c64:	ldr	x21, [sp, #32]
    9c68:	b	9bcc <scols_line_add_child@@SMARTCOLS_2.25+0x30>
    9c6c:	mov	w0, #0xffffffea            	// #-22
    9c70:	ret

0000000000009c74 <scols_line_get_parent@@SMARTCOLS_2.25>:
    9c74:	cbz	x0, 9c7c <scols_line_get_parent@@SMARTCOLS_2.25+0x8>
    9c78:	ldr	x0, [x0, #112]
    9c7c:	ret

0000000000009c80 <scols_line_has_children@@SMARTCOLS_2.25>:
    9c80:	cbz	x0, 9c98 <scols_line_has_children@@SMARTCOLS_2.25+0x18>
    9c84:	add	x1, x0, #0x40
    9c88:	ldr	x0, [x0, #64]
    9c8c:	cmp	x0, x1
    9c90:	cset	w0, ne  // ne = any
    9c94:	ret
    9c98:	mov	w0, #0x0                   	// #0
    9c9c:	b	9c94 <scols_line_has_children@@SMARTCOLS_2.25+0x14>

0000000000009ca0 <scols_line_next_child@@SMARTCOLS_2.25>:
    9ca0:	cmp	x1, #0x0
    9ca4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    9ca8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    9cac:	b.eq	9d24 <scols_line_next_child@@SMARTCOLS_2.25+0x84>  // b.none
    9cb0:	str	xzr, [x2]
    9cb4:	ldr	x3, [x1, #8]
    9cb8:	cbz	x3, 9cf4 <scols_line_next_child@@SMARTCOLS_2.25+0x54>
    9cbc:	ldr	x3, [x1]
    9cc0:	ldr	x4, [x1, #8]
    9cc4:	mov	w0, #0x1                   	// #1
    9cc8:	cmp	x3, x4
    9ccc:	b.eq	9cf0 <scols_line_next_child@@SMARTCOLS_2.25+0x50>  // b.none
    9cd0:	sub	x3, x3, #0x50
    9cd4:	str	x3, [x2]
    9cd8:	ldr	w0, [x1, #16]
    9cdc:	cbnz	w0, 9d18 <scols_line_next_child@@SMARTCOLS_2.25+0x78>
    9ce0:	ldr	x0, [x1]
    9ce4:	ldr	x0, [x0]
    9ce8:	str	x0, [x1]
    9cec:	mov	w0, #0x0                   	// #0
    9cf0:	ret
    9cf4:	ldr	w3, [x1, #16]
    9cf8:	cbnz	w3, 9d10 <scols_line_next_child@@SMARTCOLS_2.25+0x70>
    9cfc:	ldr	x3, [x0, #64]
    9d00:	str	x3, [x1]
    9d04:	add	x0, x0, #0x40
    9d08:	str	x0, [x1, #8]
    9d0c:	b	9cbc <scols_line_next_child@@SMARTCOLS_2.25+0x1c>
    9d10:	ldr	x3, [x0, #72]
    9d14:	b	9d00 <scols_line_next_child@@SMARTCOLS_2.25+0x60>
    9d18:	ldr	x0, [x1]
    9d1c:	ldr	x0, [x0, #8]
    9d20:	b	9ce8 <scols_line_next_child@@SMARTCOLS_2.25+0x48>
    9d24:	mov	w0, #0xffffffea            	// #-22
    9d28:	b	9cf0 <scols_line_next_child@@SMARTCOLS_2.25+0x50>
    9d2c:	cmp	x1, #0x0
    9d30:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    9d34:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    9d38:	b.eq	9dc4 <scols_line_next_child@@SMARTCOLS_2.25+0x124>  // b.none
    9d3c:	ldr	x3, [x0, #128]
    9d40:	cbz	x3, 9dcc <scols_line_next_child@@SMARTCOLS_2.25+0x12c>
    9d44:	str	xzr, [x2]
    9d48:	ldr	x3, [x1, #8]
    9d4c:	cbz	x3, 9d88 <scols_line_next_child@@SMARTCOLS_2.25+0xe8>
    9d50:	ldr	x3, [x1]
    9d54:	ldr	x4, [x1, #8]
    9d58:	mov	w0, #0x1                   	// #1
    9d5c:	cmp	x3, x4
    9d60:	b.eq	9d84 <scols_line_next_child@@SMARTCOLS_2.25+0xe4>  // b.none
    9d64:	sub	x3, x3, #0x50
    9d68:	str	x3, [x2]
    9d6c:	ldr	w0, [x1, #16]
    9d70:	cbnz	w0, 9db8 <scols_line_next_child@@SMARTCOLS_2.25+0x118>
    9d74:	ldr	x0, [x1]
    9d78:	ldr	x0, [x0]
    9d7c:	str	x0, [x1]
    9d80:	mov	w0, #0x0                   	// #0
    9d84:	ret
    9d88:	ldr	w3, [x1, #16]
    9d8c:	cbnz	w3, 9dac <scols_line_next_child@@SMARTCOLS_2.25+0x10c>
    9d90:	ldr	x3, [x0, #128]
    9d94:	ldr	x3, [x3, #32]
    9d98:	str	x3, [x1]
    9d9c:	ldr	x0, [x0, #128]
    9da0:	add	x0, x0, #0x20
    9da4:	str	x0, [x1, #8]
    9da8:	b	9d50 <scols_line_next_child@@SMARTCOLS_2.25+0xb0>
    9dac:	ldr	x3, [x0, #128]
    9db0:	ldr	x3, [x3, #40]
    9db4:	b	9d98 <scols_line_next_child@@SMARTCOLS_2.25+0xf8>
    9db8:	ldr	x0, [x1]
    9dbc:	ldr	x0, [x0, #8]
    9dc0:	b	9d7c <scols_line_next_child@@SMARTCOLS_2.25+0xdc>
    9dc4:	mov	w0, #0xffffffea            	// #-22
    9dc8:	b	9d84 <scols_line_next_child@@SMARTCOLS_2.25+0xe4>
    9dcc:	mov	w0, #0xffffffea            	// #-22
    9dd0:	b	9d84 <scols_line_next_child@@SMARTCOLS_2.25+0xe4>

0000000000009dd4 <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    9dd4:	cbz	x1, 9e14 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x40>
    9dd8:	stp	x29, x30, [sp, #-32]!
    9ddc:	mov	x29, sp
    9de0:	str	x19, [sp, #16]
    9de4:	mov	x19, x0
    9de8:	mov	x0, x1
    9dec:	cmp	x1, x19
    9df0:	b.eq	9e1c <scols_line_is_ancestor@@SMARTCOLS_2.30+0x48>  // b.none
    9df4:	bl	77c0 <scols_line_get_parent@plt>
    9df8:	cbz	x0, 9e08 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x34>
    9dfc:	cmp	x19, x0
    9e00:	b.ne	9df4 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x20>  // b.any
    9e04:	mov	w0, #0x1                   	// #1
    9e08:	ldr	x19, [sp, #16]
    9e0c:	ldp	x29, x30, [sp], #32
    9e10:	ret
    9e14:	mov	w0, #0x0                   	// #0
    9e18:	ret
    9e1c:	mov	w0, #0x1                   	// #1
    9e20:	b	9e08 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x34>

0000000000009e24 <scols_line_set_color@@SMARTCOLS_2.25>:
    9e24:	stp	x29, x30, [sp, #-32]!
    9e28:	mov	x29, sp
    9e2c:	stp	x19, x20, [sp, #16]
    9e30:	mov	x20, x0
    9e34:	mov	x19, x1
    9e38:	cbz	x1, 9ea8 <scols_line_set_color@@SMARTCOLS_2.25+0x84>
    9e3c:	bl	7bb0 <__ctype_b_loc@plt>
    9e40:	ldrsb	x1, [x19]
    9e44:	ldr	x0, [x0]
    9e48:	ldrh	w0, [x0, x1, lsl #1]
    9e4c:	tbnz	w0, #3, 9e80 <scols_line_set_color@@SMARTCOLS_2.25+0x5c>
    9e50:	cbz	x20, 9ea0 <scols_line_set_color@@SMARTCOLS_2.25+0x7c>
    9e54:	mov	x0, x19
    9e58:	bl	79f0 <strdup@plt>
    9e5c:	mov	x19, x0
    9e60:	cbz	x0, 9e98 <scols_line_set_color@@SMARTCOLS_2.25+0x74>
    9e64:	ldr	x0, [x20, #24]
    9e68:	bl	7c20 <free@plt>
    9e6c:	str	x19, [x20, #24]
    9e70:	mov	w0, #0x0                   	// #0
    9e74:	ldp	x19, x20, [sp, #16]
    9e78:	ldp	x29, x30, [sp], #32
    9e7c:	ret
    9e80:	mov	x0, x19
    9e84:	bl	16538 <scols_init_debug@@SMARTCOLS_2.25+0x1f64>
    9e88:	mov	x19, x0
    9e8c:	cbnz	x0, 9e50 <scols_line_set_color@@SMARTCOLS_2.25+0x2c>
    9e90:	mov	w0, #0xffffffea            	// #-22
    9e94:	b	9e74 <scols_line_set_color@@SMARTCOLS_2.25+0x50>
    9e98:	mov	w0, #0xfffffff4            	// #-12
    9e9c:	b	9e74 <scols_line_set_color@@SMARTCOLS_2.25+0x50>
    9ea0:	mov	w0, #0xffffffea            	// #-22
    9ea4:	b	9e74 <scols_line_set_color@@SMARTCOLS_2.25+0x50>
    9ea8:	cbnz	x0, 9e64 <scols_line_set_color@@SMARTCOLS_2.25+0x40>
    9eac:	mov	w0, #0xffffffea            	// #-22
    9eb0:	b	9e74 <scols_line_set_color@@SMARTCOLS_2.25+0x50>

0000000000009eb4 <scols_line_get_color@@SMARTCOLS_2.25>:
    9eb4:	ldr	x0, [x0, #24]
    9eb8:	ret

0000000000009ebc <scols_line_get_ncells@@SMARTCOLS_2.25>:
    9ebc:	ldr	x0, [x0, #40]
    9ec0:	ret

0000000000009ec4 <scols_line_get_cell@@SMARTCOLS_2.25>:
    9ec4:	cbz	x0, 9edc <scols_line_get_cell@@SMARTCOLS_2.25+0x18>
    9ec8:	ldr	x2, [x0, #40]
    9ecc:	cmp	x2, x1
    9ed0:	b.ls	9ee0 <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>  // b.plast
    9ed4:	ldr	x0, [x0, #32]
    9ed8:	add	x0, x0, x1, lsl #5
    9edc:	ret
    9ee0:	mov	x0, #0x0                   	// #0
    9ee4:	b	9edc <scols_line_get_cell@@SMARTCOLS_2.25+0x18>

0000000000009ee8 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    9ee8:	cmp	x0, #0x0
    9eec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9ef0:	b.eq	9f0c <scols_line_get_column_cell@@SMARTCOLS_2.25+0x24>  // b.none
    9ef4:	stp	x29, x30, [sp, #-16]!
    9ef8:	mov	x29, sp
    9efc:	ldr	x1, [x1, #8]
    9f00:	bl	81b0 <scols_line_get_cell@plt>
    9f04:	ldp	x29, x30, [sp], #16
    9f08:	ret
    9f0c:	mov	x0, #0x0                   	// #0
    9f10:	ret

0000000000009f14 <scols_line_set_data@@SMARTCOLS_2.25>:
    9f14:	stp	x29, x30, [sp, #-32]!
    9f18:	mov	x29, sp
    9f1c:	str	x19, [sp, #16]
    9f20:	mov	x19, x2
    9f24:	bl	81b0 <scols_line_get_cell@plt>
    9f28:	cbz	x0, 9f40 <scols_line_set_data@@SMARTCOLS_2.25+0x2c>
    9f2c:	mov	x1, x19
    9f30:	bl	79d0 <scols_cell_set_data@plt>
    9f34:	ldr	x19, [sp, #16]
    9f38:	ldp	x29, x30, [sp], #32
    9f3c:	ret
    9f40:	mov	w0, #0xffffffea            	// #-22
    9f44:	b	9f34 <scols_line_set_data@@SMARTCOLS_2.25+0x20>

0000000000009f48 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    9f48:	stp	x29, x30, [sp, #-16]!
    9f4c:	mov	x29, sp
    9f50:	ldr	x1, [x1, #8]
    9f54:	bl	7b40 <scols_line_set_data@plt>
    9f58:	ldp	x29, x30, [sp], #16
    9f5c:	ret

0000000000009f60 <scols_line_refer_data@@SMARTCOLS_2.25>:
    9f60:	stp	x29, x30, [sp, #-32]!
    9f64:	mov	x29, sp
    9f68:	str	x19, [sp, #16]
    9f6c:	mov	x19, x2
    9f70:	bl	81b0 <scols_line_get_cell@plt>
    9f74:	cbz	x0, 9f8c <scols_line_refer_data@@SMARTCOLS_2.25+0x2c>
    9f78:	mov	x1, x19
    9f7c:	bl	78f0 <scols_cell_refer_data@plt>
    9f80:	ldr	x19, [sp, #16]
    9f84:	ldp	x29, x30, [sp], #32
    9f88:	ret
    9f8c:	mov	w0, #0xffffffea            	// #-22
    9f90:	b	9f80 <scols_line_refer_data@@SMARTCOLS_2.25+0x20>

0000000000009f94 <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    9f94:	stp	x29, x30, [sp, #-16]!
    9f98:	mov	x29, sp
    9f9c:	ldr	x1, [x1, #8]
    9fa0:	bl	7410 <scols_line_refer_data@plt>
    9fa4:	ldp	x29, x30, [sp], #16
    9fa8:	ret

0000000000009fac <scols_copy_line@@SMARTCOLS_2.25>:
    9fac:	stp	x29, x30, [sp, #-48]!
    9fb0:	mov	x29, sp
    9fb4:	stp	x19, x20, [sp, #16]
    9fb8:	str	x21, [sp, #32]
    9fbc:	mov	x21, x0
    9fc0:	cbz	x0, a0b8 <scols_copy_line@@SMARTCOLS_2.25+0x10c>
    9fc4:	bl	74e0 <scols_new_line@plt>
    9fc8:	mov	x19, x0
    9fcc:	cbz	x0, a0a4 <scols_copy_line@@SMARTCOLS_2.25+0xf8>
    9fd0:	ldr	x1, [x21, #24]
    9fd4:	bl	7fd0 <scols_line_set_color@plt>
    9fd8:	cbnz	w0, a098 <scols_copy_line@@SMARTCOLS_2.25+0xec>
    9fdc:	ldr	x1, [x21, #40]
    9fe0:	mov	x0, x19
    9fe4:	bl	76a0 <scols_line_alloc_cells@plt>
    9fe8:	cbnz	w0, a098 <scols_copy_line@@SMARTCOLS_2.25+0xec>
    9fec:	ldr	x0, [x21, #16]
    9ff0:	str	x0, [x19, #16]
    9ff4:	ldr	x0, [x21, #40]
    9ff8:	str	x0, [x19, #40]
    9ffc:	ldr	x0, [x21, #8]
    a000:	str	x0, [x19, #8]
    a004:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    a008:	ldr	x0, [x0, #4024]
    a00c:	ldr	w0, [x0]
    a010:	tbnz	w0, #3, a050 <scols_copy_line@@SMARTCOLS_2.25+0xa4>
    a014:	ldr	x0, [x19, #40]
    a018:	cbz	x0, a0a4 <scols_copy_line@@SMARTCOLS_2.25+0xf8>
    a01c:	mov	x20, #0x0                   	// #0
    a020:	lsl	x2, x20, #5
    a024:	ldr	x1, [x21, #32]
    a028:	ldr	x0, [x19, #32]
    a02c:	add	x1, x1, x2
    a030:	add	x0, x0, x2
    a034:	bl	75d0 <scols_cell_copy_content@plt>
    a038:	cbnz	w0, a098 <scols_copy_line@@SMARTCOLS_2.25+0xec>
    a03c:	add	x20, x20, #0x1
    a040:	ldr	x1, [x19, #40]
    a044:	cmp	x1, x20
    a048:	b.hi	a020 <scols_copy_line@@SMARTCOLS_2.25+0x74>  // b.pmore
    a04c:	b	a0a4 <scols_copy_line@@SMARTCOLS_2.25+0xf8>
    a050:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    a054:	ldr	x0, [x0, #4016]
    a058:	ldr	x20, [x0]
    a05c:	bl	76f0 <getpid@plt>
    a060:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a064:	add	x4, x4, #0x418
    a068:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a06c:	add	x3, x3, #0x3b8
    a070:	mov	w2, w0
    a074:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a078:	add	x1, x1, #0x3c8
    a07c:	mov	x0, x20
    a080:	bl	81c0 <fprintf@plt>
    a084:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a088:	add	x1, x1, #0x3d8
    a08c:	mov	x0, x21
    a090:	bl	94f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x2c>
    a094:	b	a014 <scols_copy_line@@SMARTCOLS_2.25+0x68>
    a098:	mov	x0, x19
    a09c:	bl	7970 <scols_unref_line@plt>
    a0a0:	mov	x19, #0x0                   	// #0
    a0a4:	mov	x0, x19
    a0a8:	ldp	x19, x20, [sp, #16]
    a0ac:	ldr	x21, [sp, #32]
    a0b0:	ldp	x29, x30, [sp], #48
    a0b4:	ret
    a0b8:	mov	x19, x0
    a0bc:	b	a0a4 <scols_copy_line@@SMARTCOLS_2.25+0xf8>
    a0c0:	stp	x29, x30, [sp, #-32]!
    a0c4:	mov	x29, sp
    a0c8:	stp	x19, x20, [sp, #16]
    a0cc:	cbz	x1, a104 <scols_copy_line@@SMARTCOLS_2.25+0x158>
    a0d0:	add	x2, x0, #0x30
    a0d4:	ldr	x3, [x0, #56]
    a0d8:	ldr	x4, [x0, #48]
    a0dc:	str	x3, [x4, #8]
    a0e0:	str	x4, [x3]
    a0e4:	str	x2, [x0, #48]
    a0e8:	str	x2, [x0, #56]
    a0ec:	mov	x3, x1
    a0f0:	ldr	x4, [x3, #48]!
    a0f4:	str	x2, [x4, #8]
    a0f8:	str	x4, [x0, #48]
    a0fc:	str	x3, [x0, #56]
    a100:	str	x2, [x1, #48]
    a104:	add	x20, x0, #0x40
    a108:	ldr	x19, [x0, #64]
    a10c:	cmp	x20, x19
    a110:	b.eq	a12c <scols_copy_line@@SMARTCOLS_2.25+0x180>  // b.none
    a114:	mov	x1, x0
    a118:	sub	x0, x19, #0x50
    a11c:	bl	a0c0 <scols_copy_line@@SMARTCOLS_2.25+0x114>
    a120:	ldr	x19, [x19]
    a124:	cmp	x20, x19
    a128:	b.ne	a114 <scols_copy_line@@SMARTCOLS_2.25+0x168>  // b.any
    a12c:	ldp	x19, x20, [sp, #16]
    a130:	ldp	x29, x30, [sp], #32
    a134:	ret
    a138:	stp	x29, x30, [sp, #-272]!
    a13c:	mov	x29, sp
    a140:	stp	x19, x20, [sp, #16]
    a144:	mov	x20, x1
    a148:	str	x2, [sp, #224]
    a14c:	str	x3, [sp, #232]
    a150:	str	x4, [sp, #240]
    a154:	str	x5, [sp, #248]
    a158:	str	x6, [sp, #256]
    a15c:	str	x7, [sp, #264]
    a160:	str	q0, [sp, #96]
    a164:	str	q1, [sp, #112]
    a168:	str	q2, [sp, #128]
    a16c:	str	q3, [sp, #144]
    a170:	str	q4, [sp, #160]
    a174:	str	q5, [sp, #176]
    a178:	str	q6, [sp, #192]
    a17c:	str	q7, [sp, #208]
    a180:	cbz	x0, a194 <scols_copy_line@@SMARTCOLS_2.25+0x1e8>
    a184:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    a188:	ldr	x1, [x1, #4024]
    a18c:	ldr	w1, [x1]
    a190:	tbz	w1, #24, a1f8 <scols_copy_line@@SMARTCOLS_2.25+0x24c>
    a194:	add	x0, sp, #0x110
    a198:	str	x0, [sp, #64]
    a19c:	str	x0, [sp, #72]
    a1a0:	add	x0, sp, #0xe0
    a1a4:	str	x0, [sp, #80]
    a1a8:	mov	w0, #0xffffffd0            	// #-48
    a1ac:	str	w0, [sp, #88]
    a1b0:	mov	w0, #0xffffff80            	// #-128
    a1b4:	str	w0, [sp, #92]
    a1b8:	ldp	x0, x1, [sp, #64]
    a1bc:	stp	x0, x1, [sp, #32]
    a1c0:	ldp	x0, x1, [sp, #80]
    a1c4:	stp	x0, x1, [sp, #48]
    a1c8:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    a1cc:	ldr	x19, [x19, #4016]
    a1d0:	add	x2, sp, #0x20
    a1d4:	mov	x1, x20
    a1d8:	ldr	x0, [x19]
    a1dc:	bl	8070 <vfprintf@plt>
    a1e0:	ldr	x1, [x19]
    a1e4:	mov	w0, #0xa                   	// #10
    a1e8:	bl	75a0 <fputc@plt>
    a1ec:	ldp	x19, x20, [sp, #16]
    a1f0:	ldp	x29, x30, [sp], #272
    a1f4:	ret
    a1f8:	mov	x2, x0
    a1fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a200:	add	x1, x1, #0x3a8
    a204:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    a208:	ldr	x0, [x0, #4016]
    a20c:	ldr	x0, [x0]
    a210:	bl	81c0 <fprintf@plt>
    a214:	b	a194 <scols_copy_line@@SMARTCOLS_2.25+0x1e8>
    a218:	stp	x29, x30, [sp, #-288]!
    a21c:	mov	x29, sp
    a220:	str	x19, [sp, #16]
    a224:	str	x1, [sp, #232]
    a228:	str	x2, [sp, #240]
    a22c:	str	x3, [sp, #248]
    a230:	str	x4, [sp, #256]
    a234:	str	x5, [sp, #264]
    a238:	str	x6, [sp, #272]
    a23c:	str	x7, [sp, #280]
    a240:	str	q0, [sp, #96]
    a244:	str	q1, [sp, #112]
    a248:	str	q2, [sp, #128]
    a24c:	str	q3, [sp, #144]
    a250:	str	q4, [sp, #160]
    a254:	str	q5, [sp, #176]
    a258:	str	q6, [sp, #192]
    a25c:	str	q7, [sp, #208]
    a260:	add	x1, sp, #0x120
    a264:	str	x1, [sp, #64]
    a268:	str	x1, [sp, #72]
    a26c:	add	x1, sp, #0xe0
    a270:	str	x1, [sp, #80]
    a274:	mov	w1, #0xffffffc8            	// #-56
    a278:	str	w1, [sp, #88]
    a27c:	mov	w1, #0xffffff80            	// #-128
    a280:	str	w1, [sp, #92]
    a284:	ldp	x2, x3, [sp, #64]
    a288:	stp	x2, x3, [sp, #32]
    a28c:	ldp	x2, x3, [sp, #80]
    a290:	stp	x2, x3, [sp, #48]
    a294:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    a298:	ldr	x19, [x19, #4016]
    a29c:	add	x2, sp, #0x20
    a2a0:	mov	x1, x0
    a2a4:	ldr	x0, [x19]
    a2a8:	bl	8070 <vfprintf@plt>
    a2ac:	ldr	x1, [x19]
    a2b0:	mov	w0, #0xa                   	// #10
    a2b4:	bl	75a0 <fputc@plt>
    a2b8:	ldr	x19, [sp, #16]
    a2bc:	ldp	x29, x30, [sp], #288
    a2c0:	ret
    a2c4:	stp	x29, x30, [sp, #-48]!
    a2c8:	mov	x29, sp
    a2cc:	stp	x19, x20, [sp, #16]
    a2d0:	str	x21, [sp, #32]
    a2d4:	cbz	x0, a328 <scols_copy_line@@SMARTCOLS_2.25+0x37c>
    a2d8:	mov	x20, x1
    a2dc:	mov	x19, x2
    a2e0:	cbz	x1, a348 <scols_copy_line@@SMARTCOLS_2.25+0x39c>
    a2e4:	cbz	x2, a368 <scols_copy_line@@SMARTCOLS_2.25+0x3bc>
    a2e8:	ldr	x1, [x2, #8]
    a2ec:	sub	x0, x0, #0x30
    a2f0:	bl	81b0 <scols_line_get_cell@plt>
    a2f4:	mov	x21, x0
    a2f8:	ldr	x1, [x19, #8]
    a2fc:	sub	x0, x20, #0x30
    a300:	bl	81b0 <scols_line_get_cell@plt>
    a304:	ldr	x3, [x19, #128]
    a308:	ldr	x2, [x19, #136]
    a30c:	mov	x1, x0
    a310:	mov	x0, x21
    a314:	blr	x3
    a318:	ldp	x19, x20, [sp, #16]
    a31c:	ldr	x21, [sp, #32]
    a320:	ldp	x29, x30, [sp], #48
    a324:	ret
    a328:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a32c:	add	x3, x3, #0x858
    a330:	mov	w2, #0x5a9                 	// #1449
    a334:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a338:	add	x1, x1, #0x480
    a33c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a340:	add	x0, x0, #0x4a0
    a344:	bl	8090 <__assert_fail@plt>
    a348:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a34c:	add	x3, x3, #0x858
    a350:	mov	w2, #0x5aa                 	// #1450
    a354:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a358:	add	x1, x1, #0x480
    a35c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
    a360:	add	x0, x0, #0x138
    a364:	bl	8090 <__assert_fail@plt>
    a368:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a36c:	add	x3, x3, #0x858
    a370:	mov	w2, #0x5ab                 	// #1451
    a374:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a378:	add	x1, x1, #0x480
    a37c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a380:	add	x0, x0, #0x4a8
    a384:	bl	8090 <__assert_fail@plt>
    a388:	stp	x29, x30, [sp, #-48]!
    a38c:	mov	x29, sp
    a390:	stp	x19, x20, [sp, #16]
    a394:	str	x21, [sp, #32]
    a398:	cbz	x0, a3ec <scols_copy_line@@SMARTCOLS_2.25+0x440>
    a39c:	mov	x20, x1
    a3a0:	mov	x19, x2
    a3a4:	cbz	x1, a410 <scols_copy_line@@SMARTCOLS_2.25+0x464>
    a3a8:	cbz	x2, a434 <scols_copy_line@@SMARTCOLS_2.25+0x488>
    a3ac:	ldr	x1, [x2, #8]
    a3b0:	sub	x0, x0, #0x50
    a3b4:	bl	81b0 <scols_line_get_cell@plt>
    a3b8:	mov	x21, x0
    a3bc:	ldr	x1, [x19, #8]
    a3c0:	sub	x0, x20, #0x50
    a3c4:	bl	81b0 <scols_line_get_cell@plt>
    a3c8:	ldr	x3, [x19, #128]
    a3cc:	ldr	x2, [x19, #136]
    a3d0:	mov	x1, x0
    a3d4:	mov	x0, x21
    a3d8:	blr	x3
    a3dc:	ldp	x19, x20, [sp, #16]
    a3e0:	ldr	x21, [sp, #32]
    a3e4:	ldp	x29, x30, [sp], #48
    a3e8:	ret
    a3ec:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a3f0:	add	x3, x3, #0x858
    a3f4:	add	x3, x3, #0x18
    a3f8:	mov	w2, #0x5bc                 	// #1468
    a3fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a400:	add	x1, x1, #0x480
    a404:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a408:	add	x0, x0, #0x4a0
    a40c:	bl	8090 <__assert_fail@plt>
    a410:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a414:	add	x3, x3, #0x858
    a418:	add	x3, x3, #0x18
    a41c:	mov	w2, #0x5bd                 	// #1469
    a420:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a424:	add	x1, x1, #0x480
    a428:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
    a42c:	add	x0, x0, #0x138
    a430:	bl	8090 <__assert_fail@plt>
    a434:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a438:	add	x3, x3, #0x858
    a43c:	add	x3, x3, #0x18
    a440:	mov	w2, #0x5be                 	// #1470
    a444:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a448:	add	x1, x1, #0x480
    a44c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    a450:	add	x0, x0, #0x4a8
    a454:	bl	8090 <__assert_fail@plt>
    a458:	stp	x29, x30, [sp, #-304]!
    a45c:	mov	x29, sp
    a460:	stp	x19, x20, [sp, #16]
    a464:	stp	x21, x22, [sp, #32]
    a468:	stp	x25, x26, [sp, #64]
    a46c:	stp	x27, x28, [sp, #80]
    a470:	mov	x28, x0
    a474:	mov	x22, x1
    a478:	add	x19, x0, #0x40
    a47c:	ldr	x25, [x0, #64]
    a480:	cmp	x19, x25
    a484:	b.eq	a938 <scols_copy_line@@SMARTCOLS_2.25+0x98c>  // b.none
    a488:	mov	x1, x22
    a48c:	sub	x0, x25, #0x50
    a490:	bl	a458 <scols_copy_line@@SMARTCOLS_2.25+0x4ac>
    a494:	ldr	x25, [x25]
    a498:	cmp	x19, x25
    a49c:	b.ne	a488 <scols_copy_line@@SMARTCOLS_2.25+0x4dc>  // b.any
    a4a0:	ldr	x0, [x28, #64]
    a4a4:	cmp	x25, x0
    a4a8:	b.eq	a938 <scols_copy_line@@SMARTCOLS_2.25+0x98c>  // b.none
    a4ac:	stp	x23, x24, [sp, #48]
    a4b0:	stp	xzr, xzr, [sp, #136]
    a4b4:	stp	xzr, xzr, [sp, #152]
    a4b8:	stp	xzr, xzr, [sp, #168]
    a4bc:	stp	xzr, xzr, [sp, #184]
    a4c0:	stp	xzr, xzr, [sp, #200]
    a4c4:	stp	xzr, xzr, [sp, #216]
    a4c8:	stp	xzr, xzr, [sp, #232]
    a4cc:	stp	xzr, xzr, [sp, #248]
    a4d0:	add	x0, sp, #0x200
    a4d4:	stp	xzr, xzr, [x0, #-248]
    a4d8:	add	x0, sp, #0x210
    a4dc:	stp	xzr, xzr, [x0, #-248]
    a4e0:	str	xzr, [sp, #296]
    a4e4:	ldr	x0, [x28, #72]
    a4e8:	str	xzr, [x0]
    a4ec:	ldr	x19, [x28, #64]
    a4f0:	cbz	x19, a8e8 <scols_copy_line@@SMARTCOLS_2.25+0x93c>
    a4f4:	mov	x24, #0x0                   	// #0
    a4f8:	add	x0, sp, #0x88
    a4fc:	str	x0, [sp, #104]
    a500:	b	a598 <scols_copy_line@@SMARTCOLS_2.25+0x5ec>
    a504:	str	x20, [x23]
    a508:	ldr	x20, [x20]
    a50c:	ldr	x23, [x23]
    a510:	cmp	x20, #0x0
    a514:	ccmp	x21, #0x0, #0x4, ne  // ne = any
    a518:	b.eq	a540 <scols_copy_line@@SMARTCOLS_2.25+0x594>  // b.none
    a51c:	mov	x2, x22
    a520:	mov	x1, x21
    a524:	mov	x0, x20
    a528:	bl	a388 <scols_copy_line@@SMARTCOLS_2.25+0x3dc>
    a52c:	cmp	w0, #0x0
    a530:	b.le	a504 <scols_copy_line@@SMARTCOLS_2.25+0x558>
    a534:	str	x21, [x23]
    a538:	ldr	x21, [x21]
    a53c:	b	a50c <scols_copy_line@@SMARTCOLS_2.25+0x560>
    a540:	cmp	x20, #0x0
    a544:	csel	x20, x20, x21, ne  // ne = any
    a548:	str	x20, [x23]
    a54c:	ldr	x21, [sp, #120]
    a550:	str	xzr, [x27]
    a554:	add	x0, x26, #0x1
    a558:	ldr	x20, [x27, #8]!
    a55c:	cbz	x20, a578 <scols_copy_line@@SMARTCOLS_2.25+0x5cc>
    a560:	mov	x26, x0
    a564:	cmp	x20, #0x0
    a568:	add	x23, sp, #0x78
    a56c:	ccmp	x21, #0x0, #0x4, ne  // ne = any
    a570:	b.ne	a51c <scols_copy_line@@SMARTCOLS_2.25+0x570>  // b.any
    a574:	b	a540 <scols_copy_line@@SMARTCOLS_2.25+0x594>
    a578:	cmp	x0, x24
    a57c:	b.ls	a58c <scols_copy_line@@SMARTCOLS_2.25+0x5e0>  // b.plast
    a580:	cmp	x0, #0x14
    a584:	csel	x24, x0, x26, cc  // cc = lo, ul, last
    a588:	mov	x0, x24
    a58c:	ldr	x1, [sp, #104]
    a590:	str	x21, [x1, x0, lsl #3]
    a594:	cbz	x19, a5c0 <scols_copy_line@@SMARTCOLS_2.25+0x614>
    a598:	mov	x21, x19
    a59c:	ldr	x19, [x19]
    a5a0:	str	xzr, [x21]
    a5a4:	ldr	x20, [sp, #136]
    a5a8:	cbz	x20, a5b8 <scols_copy_line@@SMARTCOLS_2.25+0x60c>
    a5ac:	add	x27, sp, #0x88
    a5b0:	mov	x26, #0x0                   	// #0
    a5b4:	b	a564 <scols_copy_line@@SMARTCOLS_2.25+0x5b8>
    a5b8:	mov	x0, #0x0                   	// #0
    a5bc:	b	a58c <scols_copy_line@@SMARTCOLS_2.25+0x5e0>
    a5c0:	cbz	x24, a8ec <scols_copy_line@@SMARTCOLS_2.25+0x940>
    a5c4:	mov	x23, #0x1                   	// #1
    a5c8:	add	x26, sp, #0x88
    a5cc:	b	a62c <scols_copy_line@@SMARTCOLS_2.25+0x680>
    a5d0:	str	x20, [x21]
    a5d4:	ldr	x20, [x20]
    a5d8:	ldr	x21, [x21]
    a5dc:	cmp	x20, #0x0
    a5e0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a5e4:	b.eq	a60c <scols_copy_line@@SMARTCOLS_2.25+0x660>  // b.none
    a5e8:	mov	x2, x22
    a5ec:	mov	x1, x19
    a5f0:	mov	x0, x20
    a5f4:	bl	a388 <scols_copy_line@@SMARTCOLS_2.25+0x3dc>
    a5f8:	cmp	w0, #0x0
    a5fc:	b.le	a5d0 <scols_copy_line@@SMARTCOLS_2.25+0x624>
    a600:	str	x19, [x21]
    a604:	ldr	x19, [x19]
    a608:	b	a5d8 <scols_copy_line@@SMARTCOLS_2.25+0x62c>
    a60c:	cmp	x20, #0x0
    a610:	csel	x20, x20, x19, ne  // ne = any
    a614:	str	x20, [x21]
    a618:	ldr	x19, [sp, #120]
    a61c:	add	x0, x23, #0x1
    a620:	cmp	x24, x23
    a624:	b.eq	a64c <scols_copy_line@@SMARTCOLS_2.25+0x6a0>  // b.none
    a628:	mov	x23, x0
    a62c:	add	x0, x26, x23, lsl #3
    a630:	ldur	x20, [x0, #-8]
    a634:	cbz	x20, a61c <scols_copy_line@@SMARTCOLS_2.25+0x670>
    a638:	cbz	x19, a644 <scols_copy_line@@SMARTCOLS_2.25+0x698>
    a63c:	add	x21, sp, #0x78
    a640:	b	a5e8 <scols_copy_line@@SMARTCOLS_2.25+0x63c>
    a644:	add	x21, sp, #0x78
    a648:	b	a614 <scols_copy_line@@SMARTCOLS_2.25+0x668>
    a64c:	add	x0, sp, #0x88
    a650:	ldr	x21, [x0, x24, lsl #3]
    a654:	cmp	x21, #0x0
    a658:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a65c:	b.eq	a6ac <scols_copy_line@@SMARTCOLS_2.25+0x700>  // b.none
    a660:	mov	x20, x25
    a664:	b	a684 <scols_copy_line@@SMARTCOLS_2.25+0x6d8>
    a668:	str	x21, [x20]
    a66c:	str	x20, [x21, #8]
    a670:	ldr	x21, [x21]
    a674:	ldr	x20, [x20]
    a678:	cmp	x21, #0x0
    a67c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a680:	b.eq	a8fc <scols_copy_line@@SMARTCOLS_2.25+0x950>  // b.none
    a684:	mov	x2, x22
    a688:	mov	x1, x19
    a68c:	mov	x0, x21
    a690:	bl	a388 <scols_copy_line@@SMARTCOLS_2.25+0x3dc>
    a694:	cmp	w0, #0x0
    a698:	b.le	a668 <scols_copy_line@@SMARTCOLS_2.25+0x6bc>
    a69c:	str	x19, [x20]
    a6a0:	str	x20, [x19, #8]
    a6a4:	ldr	x19, [x19]
    a6a8:	b	a674 <scols_copy_line@@SMARTCOLS_2.25+0x6c8>
    a6ac:	mov	x20, x25
    a6b0:	b	a8fc <scols_copy_line@@SMARTCOLS_2.25+0x950>
    a6b4:	mov	x27, x0
    a6b8:	b	a980 <scols_copy_line@@SMARTCOLS_2.25+0x9d4>
    a6bc:	str	x19, [x23]
    a6c0:	ldr	x19, [x19]
    a6c4:	ldr	x23, [x23]
    a6c8:	cmp	x19, #0x0
    a6cc:	ccmp	x21, #0x0, #0x4, ne  // ne = any
    a6d0:	b.eq	a6f8 <scols_copy_line@@SMARTCOLS_2.25+0x74c>  // b.none
    a6d4:	mov	x2, x22
    a6d8:	mov	x1, x21
    a6dc:	mov	x0, x19
    a6e0:	bl	a388 <scols_copy_line@@SMARTCOLS_2.25+0x3dc>
    a6e4:	cmp	w0, #0x0
    a6e8:	b.le	a6bc <scols_copy_line@@SMARTCOLS_2.25+0x710>
    a6ec:	str	x21, [x23]
    a6f0:	ldr	x21, [x21]
    a6f4:	b	a6c4 <scols_copy_line@@SMARTCOLS_2.25+0x718>
    a6f8:	cmp	x19, #0x0
    a6fc:	csel	x19, x19, x21, ne  // ne = any
    a700:	str	x19, [x23]
    a704:	ldr	x21, [sp, #120]
    a708:	str	xzr, [x24]
    a70c:	add	x0, x25, #0x1
    a710:	ldr	x19, [x24, #8]!
    a714:	cbz	x19, a730 <scols_copy_line@@SMARTCOLS_2.25+0x784>
    a718:	mov	x25, x0
    a71c:	cmp	x19, #0x0
    a720:	add	x23, sp, #0x78
    a724:	ccmp	x21, #0x0, #0x4, ne  // ne = any
    a728:	b.ne	a6d4 <scols_copy_line@@SMARTCOLS_2.25+0x728>  // b.any
    a72c:	b	a6f8 <scols_copy_line@@SMARTCOLS_2.25+0x74c>
    a730:	cmp	x0, x28
    a734:	b.ls	a744 <scols_copy_line@@SMARTCOLS_2.25+0x798>  // b.plast
    a738:	cmp	x0, #0x14
    a73c:	csel	x28, x0, x25, cc  // cc = lo, ul, last
    a740:	mov	x0, x28
    a744:	ldr	x1, [sp, #104]
    a748:	str	x21, [x1, x0, lsl #3]
    a74c:	cbz	x20, a778 <scols_copy_line@@SMARTCOLS_2.25+0x7cc>
    a750:	mov	x21, x20
    a754:	ldr	x20, [x20]
    a758:	str	xzr, [x21]
    a75c:	ldr	x19, [sp, #136]
    a760:	cbz	x19, a770 <scols_copy_line@@SMARTCOLS_2.25+0x7c4>
    a764:	add	x24, sp, #0x88
    a768:	mov	x25, #0x0                   	// #0
    a76c:	b	a71c <scols_copy_line@@SMARTCOLS_2.25+0x770>
    a770:	mov	x0, #0x0                   	// #0
    a774:	b	a744 <scols_copy_line@@SMARTCOLS_2.25+0x798>
    a778:	cbz	x28, a8e0 <scols_copy_line@@SMARTCOLS_2.25+0x934>
    a77c:	mov	x23, #0x1                   	// #1
    a780:	add	x24, sp, #0x88
    a784:	b	a7e4 <scols_copy_line@@SMARTCOLS_2.25+0x838>
    a788:	str	x20, [x21]
    a78c:	ldr	x20, [x20]
    a790:	ldr	x21, [x21]
    a794:	cmp	x19, #0x0
    a798:	ccmp	x20, #0x0, #0x4, ne  // ne = any
    a79c:	b.eq	a7c4 <scols_copy_line@@SMARTCOLS_2.25+0x818>  // b.none
    a7a0:	mov	x2, x22
    a7a4:	mov	x1, x20
    a7a8:	mov	x0, x19
    a7ac:	bl	a388 <scols_copy_line@@SMARTCOLS_2.25+0x3dc>
    a7b0:	cmp	w0, #0x0
    a7b4:	b.gt	a788 <scols_copy_line@@SMARTCOLS_2.25+0x7dc>
    a7b8:	str	x19, [x21]
    a7bc:	ldr	x19, [x19]
    a7c0:	b	a790 <scols_copy_line@@SMARTCOLS_2.25+0x7e4>
    a7c4:	cmp	x19, #0x0
    a7c8:	csel	x19, x19, x20, ne  // ne = any
    a7cc:	str	x19, [x21]
    a7d0:	ldr	x20, [sp, #120]
    a7d4:	add	x0, x23, #0x1
    a7d8:	cmp	x28, x23
    a7dc:	b.eq	a804 <scols_copy_line@@SMARTCOLS_2.25+0x858>  // b.none
    a7e0:	mov	x23, x0
    a7e4:	add	x0, x24, x23, lsl #3
    a7e8:	ldur	x19, [x0, #-8]
    a7ec:	cbz	x19, a7d4 <scols_copy_line@@SMARTCOLS_2.25+0x828>
    a7f0:	cbz	x20, a7fc <scols_copy_line@@SMARTCOLS_2.25+0x850>
    a7f4:	add	x21, sp, #0x78
    a7f8:	b	a7a0 <scols_copy_line@@SMARTCOLS_2.25+0x7f4>
    a7fc:	add	x21, sp, #0x78
    a800:	b	a7cc <scols_copy_line@@SMARTCOLS_2.25+0x820>
    a804:	add	x0, sp, #0x88
    a808:	ldr	x21, [x0, x28, lsl #3]
    a80c:	cmp	x20, #0x0
    a810:	ccmp	x21, #0x0, #0x4, ne  // ne = any
    a814:	b.eq	a8bc <scols_copy_line@@SMARTCOLS_2.25+0x910>  // b.none
    a818:	mov	x19, x27
    a81c:	b	a83c <scols_copy_line@@SMARTCOLS_2.25+0x890>
    a820:	str	x21, [x19]
    a824:	str	x19, [x21, #8]
    a828:	ldr	x21, [x21]
    a82c:	ldr	x19, [x19]
    a830:	cmp	x21, #0x0
    a834:	ccmp	x20, #0x0, #0x4, ne  // ne = any
    a838:	b.eq	a864 <scols_copy_line@@SMARTCOLS_2.25+0x8b8>  // b.none
    a83c:	mov	x2, x22
    a840:	mov	x1, x20
    a844:	mov	x0, x21
    a848:	bl	a388 <scols_copy_line@@SMARTCOLS_2.25+0x3dc>
    a84c:	cmp	w0, #0x0
    a850:	b.le	a820 <scols_copy_line@@SMARTCOLS_2.25+0x874>
    a854:	str	x20, [x19]
    a858:	str	x19, [x20, #8]
    a85c:	ldr	x20, [x20]
    a860:	b	a82c <scols_copy_line@@SMARTCOLS_2.25+0x880>
    a864:	ldp	x23, x24, [sp, #48]
    a868:	cmp	x21, #0x0
    a86c:	csel	x21, x21, x20, ne  // ne = any
    a870:	str	x21, [x19]
    a874:	ldr	x0, [x19]
    a878:	mov	x2, x22
    a87c:	mov	x1, x0
    a880:	bl	a388 <scols_copy_line@@SMARTCOLS_2.25+0x3dc>
    a884:	ldr	x0, [x19]
    a888:	str	x19, [x0, #8]
    a88c:	ldr	x19, [x19]
    a890:	ldr	x0, [x19]
    a894:	cbnz	x0, a874 <scols_copy_line@@SMARTCOLS_2.25+0x8c8>
    a898:	str	x27, [x19]
    a89c:	str	x19, [x26, #40]
    a8a0:	mov	w0, #0x0                   	// #0
    a8a4:	ldp	x19, x20, [sp, #16]
    a8a8:	ldp	x21, x22, [sp, #32]
    a8ac:	ldp	x25, x26, [sp, #64]
    a8b0:	ldp	x27, x28, [sp, #80]
    a8b4:	ldp	x29, x30, [sp], #304
    a8b8:	ret
    a8bc:	mov	x19, x27
    a8c0:	ldp	x23, x24, [sp, #48]
    a8c4:	b	a868 <scols_copy_line@@SMARTCOLS_2.25+0x8bc>
    a8c8:	mov	x28, #0x0                   	// #0
    a8cc:	add	x0, sp, #0x88
    a8d0:	ldr	x21, [x0, x28, lsl #3]
    a8d4:	mov	x19, x27
    a8d8:	mov	x20, #0x0                   	// #0
    a8dc:	b	a868 <scols_copy_line@@SMARTCOLS_2.25+0x8bc>
    a8e0:	ldp	x23, x24, [sp, #48]
    a8e4:	b	a8cc <scols_copy_line@@SMARTCOLS_2.25+0x920>
    a8e8:	mov	x24, #0x0                   	// #0
    a8ec:	add	x0, sp, #0x88
    a8f0:	ldr	x21, [x0, x24, lsl #3]
    a8f4:	mov	x20, x25
    a8f8:	mov	x19, #0x0                   	// #0
    a8fc:	cmp	x21, #0x0
    a900:	csel	x21, x21, x19, ne  // ne = any
    a904:	str	x21, [x20]
    a908:	ldr	x0, [x20]
    a90c:	mov	x2, x22
    a910:	mov	x1, x0
    a914:	bl	a388 <scols_copy_line@@SMARTCOLS_2.25+0x3dc>
    a918:	ldr	x0, [x20]
    a91c:	str	x20, [x0, #8]
    a920:	ldr	x20, [x20]
    a924:	ldr	x0, [x20]
    a928:	cbnz	x0, a908 <scols_copy_line@@SMARTCOLS_2.25+0x95c>
    a92c:	str	x25, [x20]
    a930:	str	x20, [x28, #72]
    a934:	ldp	x23, x24, [sp, #48]
    a938:	ldr	x26, [x28, #128]
    a93c:	cbz	x26, a8a0 <scols_copy_line@@SMARTCOLS_2.25+0x8f4>
    a940:	add	x0, x28, #0x60
    a944:	ldr	x1, [x26, #16]
    a948:	cmp	x1, x0
    a94c:	b.ne	a8a0 <scols_copy_line@@SMARTCOLS_2.25+0x8f4>  // b.any
    a950:	mov	x0, x26
    a954:	ldr	x27, [x0, #32]!
    a958:	cmp	x27, x0
    a95c:	b.eq	a6b4 <scols_copy_line@@SMARTCOLS_2.25+0x708>  // b.none
    a960:	mov	x1, x22
    a964:	sub	x0, x27, #0x50
    a968:	bl	a458 <scols_copy_line@@SMARTCOLS_2.25+0x4ac>
    a96c:	ldr	x27, [x27]
    a970:	ldr	x26, [x28, #128]
    a974:	add	x0, x26, #0x20
    a978:	cmp	x27, x0
    a97c:	b.ne	a960 <scols_copy_line@@SMARTCOLS_2.25+0x9b4>  // b.any
    a980:	ldr	x0, [x26, #32]
    a984:	cmp	x0, x27
    a988:	b.eq	a8a0 <scols_copy_line@@SMARTCOLS_2.25+0x8f4>  // b.none
    a98c:	stp	xzr, xzr, [sp, #136]
    a990:	stp	xzr, xzr, [sp, #152]
    a994:	stp	xzr, xzr, [sp, #168]
    a998:	stp	xzr, xzr, [sp, #184]
    a99c:	stp	xzr, xzr, [sp, #200]
    a9a0:	stp	xzr, xzr, [sp, #216]
    a9a4:	stp	xzr, xzr, [sp, #232]
    a9a8:	stp	xzr, xzr, [sp, #248]
    a9ac:	add	x0, sp, #0x200
    a9b0:	stp	xzr, xzr, [x0, #-248]
    a9b4:	add	x0, sp, #0x210
    a9b8:	stp	xzr, xzr, [x0, #-248]
    a9bc:	str	xzr, [sp, #296]
    a9c0:	ldr	x0, [x26, #40]
    a9c4:	str	xzr, [x0]
    a9c8:	ldr	x20, [x26, #32]
    a9cc:	cbz	x20, a8c8 <scols_copy_line@@SMARTCOLS_2.25+0x91c>
    a9d0:	stp	x23, x24, [sp, #48]
    a9d4:	mov	x28, #0x0                   	// #0
    a9d8:	add	x0, sp, #0x88
    a9dc:	str	x0, [sp, #104]
    a9e0:	b	a750 <scols_copy_line@@SMARTCOLS_2.25+0x7a4>

000000000000a9e4 <scols_new_table@@SMARTCOLS_2.25>:
    a9e4:	stp	x29, x30, [sp, #-48]!
    a9e8:	mov	x29, sp
    a9ec:	stp	x19, x20, [sp, #16]
    a9f0:	mov	x1, #0x100                 	// #256
    a9f4:	mov	x0, #0x1                   	// #1
    a9f8:	bl	7940 <calloc@plt>
    a9fc:	mov	x19, x0
    aa00:	cbz	x0, aa9c <scols_new_table@@SMARTCOLS_2.25+0xb8>
    aa04:	mov	w0, #0x1                   	// #1
    aa08:	str	w0, [x19]
    aa0c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    aa10:	ldr	x0, [x0, #4032]
    aa14:	ldr	x0, [x0]
    aa18:	str	x0, [x19, #72]
    aa1c:	add	x1, sp, #0x28
    aa20:	add	x0, sp, #0x2c
    aa24:	bl	1c0a0 <scols_init_debug@@SMARTCOLS_2.25+0x7acc>
    aa28:	ldr	w0, [sp, #44]
    aa2c:	cmp	w0, #0x0
    aa30:	mov	w1, #0x50                  	// #80
    aa34:	csel	w0, w0, w1, gt
    aa38:	sxtw	x0, w0
    aa3c:	str	x0, [x19, #40]
    aa40:	ldr	w0, [sp, #40]
    aa44:	cmp	w0, #0x0
    aa48:	mov	w1, #0x18                  	// #24
    aa4c:	csel	w0, w0, w1, gt
    aa50:	sxtw	x0, w0
    aa54:	str	x0, [x19, #48]
    aa58:	add	x0, x19, #0x70
    aa5c:	str	x0, [x19, #112]
    aa60:	str	x0, [x19, #120]
    aa64:	add	x0, x19, #0x60
    aa68:	str	x0, [x19, #96]
    aa6c:	str	x0, [x19, #104]
    aa70:	add	x0, x19, #0x80
    aa74:	str	x0, [x19, #128]
    aa78:	str	x0, [x19, #136]
    aa7c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    aa80:	ldr	x0, [x0, #4024]
    aa84:	ldr	w0, [x0]
    aa88:	tbnz	w0, #4, aaac <scols_new_table@@SMARTCOLS_2.25+0xc8>
    aa8c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    aa90:	ldr	x0, [x0, #4024]
    aa94:	ldr	w0, [x0]
    aa98:	tbnz	w0, #1, aaf4 <scols_new_table@@SMARTCOLS_2.25+0x110>
    aa9c:	mov	x0, x19
    aaa0:	ldp	x19, x20, [sp, #16]
    aaa4:	ldp	x29, x30, [sp], #48
    aaa8:	ret
    aaac:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    aab0:	ldr	x0, [x0, #4016]
    aab4:	ldr	x20, [x0]
    aab8:	bl	76f0 <getpid@plt>
    aabc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    aac0:	add	x4, x4, #0x4b0
    aac4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    aac8:	add	x3, x3, #0x3b8
    aacc:	mov	w2, w0
    aad0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    aad4:	add	x1, x1, #0x3c8
    aad8:	mov	x0, x20
    aadc:	bl	81c0 <fprintf@plt>
    aae0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    aae4:	add	x1, x1, #0x3e8
    aae8:	mov	x0, x19
    aaec:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    aaf0:	b	aa8c <scols_new_table@@SMARTCOLS_2.25+0xa8>
    aaf4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    aaf8:	add	x0, x0, #0x4b8
    aafc:	bl	80c0 <getenv@plt>
    ab00:	mov	x20, x0
    ab04:	cbz	x0, aa9c <scols_new_table@@SMARTCOLS_2.25+0xb8>
    ab08:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ab0c:	add	x1, x1, #0x4d8
    ab10:	bl	7b80 <strcmp@plt>
    ab14:	cbz	w0, ab2c <scols_new_table@@SMARTCOLS_2.25+0x148>
    ab18:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ab1c:	add	x1, x1, #0x4e0
    ab20:	mov	x0, x20
    ab24:	bl	7b80 <strcmp@plt>
    ab28:	cbnz	w0, aa9c <scols_new_table@@SMARTCOLS_2.25+0xb8>
    ab2c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ab30:	ldr	x0, [x0, #4024]
    ab34:	ldr	w0, [x0]
    ab38:	tbnz	w0, #1, ab4c <scols_new_table@@SMARTCOLS_2.25+0x168>
    ab3c:	ldrb	w0, [x19, #248]
    ab40:	orr	w0, w0, #0x8
    ab44:	strb	w0, [x19, #248]
    ab48:	b	aa9c <scols_new_table@@SMARTCOLS_2.25+0xb8>
    ab4c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ab50:	ldr	x0, [x0, #4016]
    ab54:	ldr	x20, [x0]
    ab58:	bl	76f0 <getpid@plt>
    ab5c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ab60:	add	x4, x4, #0x4e8
    ab64:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ab68:	add	x3, x3, #0x3b8
    ab6c:	mov	w2, w0
    ab70:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ab74:	add	x1, x1, #0x3c8
    ab78:	mov	x0, x20
    ab7c:	bl	81c0 <fprintf@plt>
    ab80:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ab84:	add	x1, x1, #0x4f0
    ab88:	mov	x0, x19
    ab8c:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    ab90:	b	ab3c <scols_new_table@@SMARTCOLS_2.25+0x158>

000000000000ab94 <scols_ref_table@@SMARTCOLS_2.25>:
    ab94:	cbz	x0, aba4 <scols_ref_table@@SMARTCOLS_2.25+0x10>
    ab98:	ldr	w1, [x0]
    ab9c:	add	w1, w1, #0x1
    aba0:	str	w1, [x0]
    aba4:	ret
    aba8:	cmp	x1, #0x0
    abac:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    abb0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    abb4:	b.eq	ac2c <scols_ref_table@@SMARTCOLS_2.25+0x98>  // b.none
    abb8:	str	xzr, [x2]
    abbc:	ldr	x3, [x1, #8]
    abc0:	cbz	x3, abfc <scols_ref_table@@SMARTCOLS_2.25+0x68>
    abc4:	ldr	x3, [x1]
    abc8:	ldr	x4, [x1, #8]
    abcc:	mov	w0, #0x1                   	// #1
    abd0:	cmp	x3, x4
    abd4:	b.eq	abf8 <scols_ref_table@@SMARTCOLS_2.25+0x64>  // b.none
    abd8:	sub	x3, x3, #0x30
    abdc:	str	x3, [x2]
    abe0:	ldr	w0, [x1, #16]
    abe4:	cbnz	w0, ac20 <scols_ref_table@@SMARTCOLS_2.25+0x8c>
    abe8:	ldr	x0, [x1]
    abec:	ldr	x0, [x0]
    abf0:	str	x0, [x1]
    abf4:	mov	w0, #0x0                   	// #0
    abf8:	ret
    abfc:	ldr	w3, [x1, #16]
    ac00:	cbnz	w3, ac18 <scols_ref_table@@SMARTCOLS_2.25+0x84>
    ac04:	ldr	x3, [x0, #128]
    ac08:	str	x3, [x1]
    ac0c:	add	x0, x0, #0x80
    ac10:	str	x0, [x1, #8]
    ac14:	b	abc4 <scols_ref_table@@SMARTCOLS_2.25+0x30>
    ac18:	ldr	x3, [x0, #136]
    ac1c:	b	ac08 <scols_ref_table@@SMARTCOLS_2.25+0x74>
    ac20:	ldr	x0, [x1]
    ac24:	ldr	x0, [x0, #8]
    ac28:	b	abf0 <scols_ref_table@@SMARTCOLS_2.25+0x5c>
    ac2c:	mov	w0, #0xffffffea            	// #-22
    ac30:	b	abf8 <scols_ref_table@@SMARTCOLS_2.25+0x64>

000000000000ac34 <scols_table_set_name@@SMARTCOLS_2.27>:
    ac34:	cbz	x0, ac7c <scols_table_set_name@@SMARTCOLS_2.27+0x48>
    ac38:	stp	x29, x30, [sp, #-32]!
    ac3c:	mov	x29, sp
    ac40:	stp	x19, x20, [sp, #16]
    ac44:	mov	x20, x0
    ac48:	mov	x19, x1
    ac4c:	cbz	x1, ac60 <scols_table_set_name@@SMARTCOLS_2.27+0x2c>
    ac50:	mov	x0, x1
    ac54:	bl	79f0 <strdup@plt>
    ac58:	mov	x19, x0
    ac5c:	cbz	x0, ac84 <scols_table_set_name@@SMARTCOLS_2.27+0x50>
    ac60:	ldr	x0, [x20, #8]
    ac64:	bl	7c20 <free@plt>
    ac68:	str	x19, [x20, #8]
    ac6c:	mov	w0, #0x0                   	// #0
    ac70:	ldp	x19, x20, [sp, #16]
    ac74:	ldp	x29, x30, [sp], #32
    ac78:	ret
    ac7c:	mov	w0, #0xffffffea            	// #-22
    ac80:	ret
    ac84:	mov	w0, #0xfffffff4            	// #-12
    ac88:	b	ac70 <scols_table_set_name@@SMARTCOLS_2.27+0x3c>

000000000000ac8c <scols_table_get_name@@SMARTCOLS_2.29>:
    ac8c:	ldr	x0, [x0, #8]
    ac90:	ret

000000000000ac94 <scols_table_get_title@@SMARTCOLS_2.28>:
    ac94:	add	x0, x0, #0xb8
    ac98:	ret

000000000000ac9c <scols_table_remove_column@@SMARTCOLS_2.25>:
    ac9c:	cmp	x0, #0x0
    aca0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    aca4:	b.eq	ad84 <scols_table_remove_column@@SMARTCOLS_2.25+0xe8>  // b.none
    aca8:	stp	x29, x30, [sp, #-48]!
    acac:	mov	x29, sp
    acb0:	stp	x19, x20, [sp, #16]
    acb4:	mov	x20, x0
    acb8:	mov	x19, x1
    acbc:	add	x0, x0, #0x70
    acc0:	ldr	x1, [x20, #112]
    acc4:	cmp	x1, x0
    acc8:	b.ne	ad8c <scols_table_remove_column@@SMARTCOLS_2.25+0xf0>  // b.any
    accc:	ldr	w0, [x19, #80]
    acd0:	tbz	w0, #1, ace0 <scols_table_remove_column@@SMARTCOLS_2.25+0x44>
    acd4:	ldr	x0, [x20, #24]
    acd8:	sub	x0, x0, #0x1
    acdc:	str	x0, [x20, #24]
    ace0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ace4:	ldr	x0, [x0, #4024]
    ace8:	ldr	w0, [x0]
    acec:	tbnz	w0, #4, ad34 <scols_table_remove_column@@SMARTCOLS_2.25+0x98>
    acf0:	add	x0, x19, #0xc8
    acf4:	ldr	x1, [x19, #208]
    acf8:	ldr	x2, [x19, #200]
    acfc:	str	x1, [x2, #8]
    ad00:	str	x2, [x1]
    ad04:	str	x0, [x19, #200]
    ad08:	str	x0, [x19, #208]
    ad0c:	ldr	x0, [x20, #16]
    ad10:	sub	x0, x0, #0x1
    ad14:	str	x0, [x20, #16]
    ad18:	str	xzr, [x19, #216]
    ad1c:	mov	x0, x19
    ad20:	bl	8140 <scols_unref_column@plt>
    ad24:	mov	w0, #0x0                   	// #0
    ad28:	ldp	x19, x20, [sp, #16]
    ad2c:	ldp	x29, x30, [sp], #48
    ad30:	ret
    ad34:	str	x21, [sp, #32]
    ad38:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ad3c:	ldr	x0, [x0, #4016]
    ad40:	ldr	x21, [x0]
    ad44:	bl	76f0 <getpid@plt>
    ad48:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ad4c:	add	x4, x4, #0x4b0
    ad50:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ad54:	add	x3, x3, #0x3b8
    ad58:	mov	w2, w0
    ad5c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ad60:	add	x1, x1, #0x3c8
    ad64:	mov	x0, x21
    ad68:	bl	81c0 <fprintf@plt>
    ad6c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ad70:	add	x1, x1, #0x508
    ad74:	mov	x0, x20
    ad78:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    ad7c:	ldr	x21, [sp, #32]
    ad80:	b	acf0 <scols_table_remove_column@@SMARTCOLS_2.25+0x54>
    ad84:	mov	w0, #0xffffffea            	// #-22
    ad88:	ret
    ad8c:	mov	w0, #0xffffffea            	// #-22
    ad90:	b	ad28 <scols_table_remove_column@@SMARTCOLS_2.25+0x8c>

000000000000ad94 <scols_table_remove_columns@@SMARTCOLS_2.25>:
    ad94:	cbz	x0, ae48 <scols_table_remove_columns@@SMARTCOLS_2.25+0xb4>
    ad98:	stp	x29, x30, [sp, #-32]!
    ad9c:	mov	x29, sp
    ada0:	stp	x19, x20, [sp, #16]
    ada4:	mov	x19, x0
    ada8:	add	x0, x0, #0x70
    adac:	ldr	x1, [x19, #112]
    adb0:	cmp	x1, x0
    adb4:	b.ne	ae50 <scols_table_remove_columns@@SMARTCOLS_2.25+0xbc>  // b.any
    adb8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    adbc:	ldr	x0, [x0, #4024]
    adc0:	ldr	w0, [x0]
    adc4:	tbnz	w0, #4, ae00 <scols_table_remove_columns@@SMARTCOLS_2.25+0x6c>
    adc8:	add	x20, x19, #0x60
    adcc:	ldr	x1, [x19, #96]
    add0:	cmp	x20, x1
    add4:	b.eq	ae58 <scols_table_remove_columns@@SMARTCOLS_2.25+0xc4>  // b.none
    add8:	sub	x1, x1, #0xc8
    addc:	mov	x0, x19
    ade0:	bl	8230 <scols_table_remove_column@plt>
    ade4:	ldr	x1, [x19, #96]
    ade8:	cmp	x1, x20
    adec:	b.ne	add8 <scols_table_remove_columns@@SMARTCOLS_2.25+0x44>  // b.any
    adf0:	mov	w0, #0x0                   	// #0
    adf4:	ldp	x19, x20, [sp, #16]
    adf8:	ldp	x29, x30, [sp], #32
    adfc:	ret
    ae00:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ae04:	ldr	x0, [x0, #4016]
    ae08:	ldr	x20, [x0]
    ae0c:	bl	76f0 <getpid@plt>
    ae10:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ae14:	add	x4, x4, #0x4b0
    ae18:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ae1c:	add	x3, x3, #0x3b8
    ae20:	mov	w2, w0
    ae24:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ae28:	add	x1, x1, #0x3c8
    ae2c:	mov	x0, x20
    ae30:	bl	81c0 <fprintf@plt>
    ae34:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ae38:	add	x1, x1, #0x518
    ae3c:	mov	x0, x19
    ae40:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    ae44:	b	adc8 <scols_table_remove_columns@@SMARTCOLS_2.25+0x34>
    ae48:	mov	w0, #0xffffffea            	// #-22
    ae4c:	ret
    ae50:	mov	w0, #0xffffffea            	// #-22
    ae54:	b	adf4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x60>
    ae58:	mov	w0, #0x0                   	// #0
    ae5c:	b	adf4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x60>

000000000000ae60 <scols_table_next_column@@SMARTCOLS_2.25>:
    ae60:	cmp	x1, #0x0
    ae64:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    ae68:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    ae6c:	b.eq	aee4 <scols_table_next_column@@SMARTCOLS_2.25+0x84>  // b.none
    ae70:	str	xzr, [x2]
    ae74:	ldr	x3, [x1, #8]
    ae78:	cbz	x3, aeb4 <scols_table_next_column@@SMARTCOLS_2.25+0x54>
    ae7c:	ldr	x3, [x1]
    ae80:	ldr	x4, [x1, #8]
    ae84:	mov	w0, #0x1                   	// #1
    ae88:	cmp	x3, x4
    ae8c:	b.eq	aeb0 <scols_table_next_column@@SMARTCOLS_2.25+0x50>  // b.none
    ae90:	sub	x3, x3, #0xc8
    ae94:	str	x3, [x2]
    ae98:	ldr	w0, [x1, #16]
    ae9c:	cbnz	w0, aed8 <scols_table_next_column@@SMARTCOLS_2.25+0x78>
    aea0:	ldr	x0, [x1]
    aea4:	ldr	x0, [x0]
    aea8:	str	x0, [x1]
    aeac:	mov	w0, #0x0                   	// #0
    aeb0:	ret
    aeb4:	ldr	w3, [x1, #16]
    aeb8:	cbnz	w3, aed0 <scols_table_next_column@@SMARTCOLS_2.25+0x70>
    aebc:	ldr	x3, [x0, #96]
    aec0:	str	x3, [x1]
    aec4:	add	x0, x0, #0x60
    aec8:	str	x0, [x1, #8]
    aecc:	b	ae7c <scols_table_next_column@@SMARTCOLS_2.25+0x1c>
    aed0:	ldr	x3, [x0, #104]
    aed4:	b	aec0 <scols_table_next_column@@SMARTCOLS_2.25+0x60>
    aed8:	ldr	x0, [x1]
    aedc:	ldr	x0, [x0, #8]
    aee0:	b	aea8 <scols_table_next_column@@SMARTCOLS_2.25+0x48>
    aee4:	mov	w0, #0xffffffea            	// #-22
    aee8:	b	aeb0 <scols_table_next_column@@SMARTCOLS_2.25+0x50>

000000000000aeec <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    aeec:	cmp	x1, #0x0
    aef0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    aef4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    aef8:	b.eq	af20 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x34>  // b.none
    aefc:	ldr	x3, [x2, #216]
    af00:	cmp	x3, x0
    af04:	b.ne	af28 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x3c>  // b.any
    af08:	add	x0, x0, #0x60
    af0c:	str	x0, [x1, #8]
    af10:	add	x2, x2, #0xc8
    af14:	str	x2, [x1]
    af18:	mov	w0, #0x0                   	// #0
    af1c:	ret
    af20:	mov	w0, #0xffffffea            	// #-22
    af24:	b	af1c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x30>
    af28:	mov	w0, #0xffffffea            	// #-22
    af2c:	b	af1c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x30>

000000000000af30 <scols_table_get_ncols@@SMARTCOLS_2.25>:
    af30:	ldr	x0, [x0, #16]
    af34:	ret

000000000000af38 <scols_table_get_nlines@@SMARTCOLS_2.25>:
    af38:	ldr	x0, [x0, #32]
    af3c:	ret

000000000000af40 <scols_table_set_stream@@SMARTCOLS_2.25>:
    af40:	stp	x29, x30, [sp, #-48]!
    af44:	mov	x29, sp
    af48:	cbz	x0, af7c <scols_table_set_stream@@SMARTCOLS_2.25+0x3c>
    af4c:	stp	x19, x20, [sp, #16]
    af50:	mov	x19, x0
    af54:	mov	x20, x1
    af58:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    af5c:	ldr	x0, [x0, #4024]
    af60:	ldr	w0, [x0]
    af64:	tbnz	w0, #4, afa8 <scols_table_set_stream@@SMARTCOLS_2.25+0x68>
    af68:	str	x20, [x19, #72]
    af6c:	mov	w0, #0x0                   	// #0
    af70:	ldp	x19, x20, [sp, #16]
    af74:	ldp	x29, x30, [sp], #48
    af78:	ret
    af7c:	stp	x19, x20, [sp, #16]
    af80:	str	x21, [sp, #32]
    af84:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    af88:	add	x3, x3, #0x858
    af8c:	add	x3, x3, #0x38
    af90:	mov	w2, #0x219                 	// #537
    af94:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    af98:	add	x1, x1, #0x480
    af9c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    afa0:	add	x0, x0, #0x530
    afa4:	bl	8090 <__assert_fail@plt>
    afa8:	str	x21, [sp, #32]
    afac:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    afb0:	ldr	x0, [x0, #4016]
    afb4:	ldr	x21, [x0]
    afb8:	bl	76f0 <getpid@plt>
    afbc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    afc0:	add	x4, x4, #0x4b0
    afc4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    afc8:	add	x3, x3, #0x3b8
    afcc:	mov	w2, w0
    afd0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    afd4:	add	x1, x1, #0x3c8
    afd8:	mov	x0, x21
    afdc:	bl	81c0 <fprintf@plt>
    afe0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    afe4:	add	x1, x1, #0x538
    afe8:	mov	x0, x19
    afec:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    aff0:	ldr	x21, [sp, #32]
    aff4:	b	af68 <scols_table_set_stream@@SMARTCOLS_2.25+0x28>

000000000000aff8 <scols_table_get_stream@@SMARTCOLS_2.25>:
    aff8:	ldr	x0, [x0, #72]
    affc:	ret

000000000000b000 <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    b000:	cbz	x0, b090 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x90>
    b004:	stp	x29, x30, [sp, #-48]!
    b008:	mov	x29, sp
    b00c:	stp	x19, x20, [sp, #16]
    b010:	mov	x19, x0
    b014:	mov	x20, x1
    b018:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b01c:	ldr	x0, [x0, #4024]
    b020:	ldr	w0, [x0]
    b024:	tbnz	w0, #4, b03c <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x3c>
    b028:	str	x20, [x19, #56]
    b02c:	mov	w0, #0x0                   	// #0
    b030:	ldp	x19, x20, [sp, #16]
    b034:	ldp	x29, x30, [sp], #48
    b038:	ret
    b03c:	str	x21, [sp, #32]
    b040:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b044:	ldr	x0, [x0, #4016]
    b048:	ldr	x21, [x0]
    b04c:	bl	76f0 <getpid@plt>
    b050:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b054:	add	x4, x4, #0x4b0
    b058:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b05c:	add	x3, x3, #0x3b8
    b060:	mov	w2, w0
    b064:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b068:	add	x1, x1, #0x3c8
    b06c:	mov	x0, x21
    b070:	bl	81c0 <fprintf@plt>
    b074:	mov	x2, x20
    b078:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b07c:	add	x1, x1, #0x558
    b080:	mov	x0, x19
    b084:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    b088:	ldr	x21, [sp, #32]
    b08c:	b	b028 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x28>
    b090:	mov	w0, #0xffffffea            	// #-22
    b094:	ret

000000000000b098 <scols_table_get_column@@SMARTCOLS_2.25>:
    b098:	stp	x29, x30, [sp, #-80]!
    b09c:	mov	x29, sp
    b0a0:	stp	x19, x20, [sp, #16]
    b0a4:	mov	x19, x0
    b0a8:	cbz	x0, b10c <scols_table_get_column@@SMARTCOLS_2.25+0x74>
    b0ac:	mov	x20, x1
    b0b0:	ldr	x1, [x0, #16]
    b0b4:	mov	x0, #0x0                   	// #0
    b0b8:	cmp	x1, x20
    b0bc:	b.ls	b10c <scols_table_get_column@@SMARTCOLS_2.25+0x74>  // b.plast
    b0c0:	stp	x21, x22, [sp, #32]
    b0c4:	mov	w1, #0x0                   	// #0
    b0c8:	add	x0, sp, #0x38
    b0cc:	bl	7470 <scols_reset_iter@plt>
    b0d0:	add	x22, sp, #0x30
    b0d4:	add	x21, sp, #0x38
    b0d8:	mov	x2, x22
    b0dc:	mov	x1, x21
    b0e0:	mov	x0, x19
    b0e4:	bl	7f40 <scols_table_next_column@plt>
    b0e8:	cbnz	w0, b104 <scols_table_get_column@@SMARTCOLS_2.25+0x6c>
    b0ec:	ldr	x0, [sp, #48]
    b0f0:	ldr	x2, [x0, #8]
    b0f4:	cmp	x2, x20
    b0f8:	b.ne	b0d8 <scols_table_get_column@@SMARTCOLS_2.25+0x40>  // b.any
    b0fc:	ldp	x21, x22, [sp, #32]
    b100:	b	b10c <scols_table_get_column@@SMARTCOLS_2.25+0x74>
    b104:	mov	x0, #0x0                   	// #0
    b108:	ldp	x21, x22, [sp, #32]
    b10c:	ldp	x19, x20, [sp, #16]
    b110:	ldp	x29, x30, [sp], #80
    b114:	ret

000000000000b118 <scols_table_add_line@@SMARTCOLS_2.25>:
    b118:	cmp	x0, #0x0
    b11c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    b120:	b.eq	b208 <scols_table_add_line@@SMARTCOLS_2.25+0xf0>  // b.none
    b124:	stp	x29, x30, [sp, #-48]!
    b128:	mov	x29, sp
    b12c:	stp	x19, x20, [sp, #16]
    b130:	stp	x21, x22, [sp, #32]
    b134:	mov	x20, x0
    b138:	mov	x19, x1
    b13c:	add	x21, x1, #0x30
    b140:	ldr	x0, [x1, #48]
    b144:	cmp	x21, x0
    b148:	b.ne	b210 <scols_table_add_line@@SMARTCOLS_2.25+0xf8>  // b.any
    b14c:	ldr	x1, [x20, #16]
    b150:	ldr	x0, [x19, #40]
    b154:	cmp	x1, x0
    b158:	b.hi	b1b0 <scols_table_add_line@@SMARTCOLS_2.25+0x98>  // b.pmore
    b15c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b160:	ldr	x0, [x0, #4024]
    b164:	ldr	w0, [x0]
    b168:	tbnz	w0, #4, b1c0 <scols_table_add_line@@SMARTCOLS_2.25+0xa8>
    b16c:	ldr	x0, [x20, #120]
    b170:	str	x21, [x20, #120]
    b174:	add	x1, x20, #0x70
    b178:	str	x1, [x19, #48]
    b17c:	str	x0, [x19, #56]
    b180:	str	x21, [x0]
    b184:	ldr	x0, [x20, #32]
    b188:	add	x1, x0, #0x1
    b18c:	str	x1, [x20, #32]
    b190:	str	x0, [x19, #8]
    b194:	mov	x0, x19
    b198:	bl	7cf0 <scols_ref_line@plt>
    b19c:	mov	w0, #0x0                   	// #0
    b1a0:	ldp	x19, x20, [sp, #16]
    b1a4:	ldp	x21, x22, [sp, #32]
    b1a8:	ldp	x29, x30, [sp], #48
    b1ac:	ret
    b1b0:	mov	x0, x19
    b1b4:	bl	76a0 <scols_line_alloc_cells@plt>
    b1b8:	cbz	w0, b15c <scols_table_add_line@@SMARTCOLS_2.25+0x44>
    b1bc:	b	b1a0 <scols_table_add_line@@SMARTCOLS_2.25+0x88>
    b1c0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b1c4:	ldr	x0, [x0, #4016]
    b1c8:	ldr	x22, [x0]
    b1cc:	bl	76f0 <getpid@plt>
    b1d0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b1d4:	add	x4, x4, #0x4b0
    b1d8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b1dc:	add	x3, x3, #0x3b8
    b1e0:	mov	w2, w0
    b1e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b1e8:	add	x1, x1, #0x3c8
    b1ec:	mov	x0, x22
    b1f0:	bl	81c0 <fprintf@plt>
    b1f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b1f8:	add	x1, x1, #0x578
    b1fc:	mov	x0, x20
    b200:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    b204:	b	b16c <scols_table_add_line@@SMARTCOLS_2.25+0x54>
    b208:	mov	w0, #0xffffffea            	// #-22
    b20c:	ret
    b210:	mov	w0, #0xffffffea            	// #-22
    b214:	b	b1a0 <scols_table_add_line@@SMARTCOLS_2.25+0x88>

000000000000b218 <scols_table_remove_line@@SMARTCOLS_2.25>:
    b218:	cmp	x0, #0x0
    b21c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    b220:	b.eq	b2d8 <scols_table_remove_line@@SMARTCOLS_2.25+0xc0>  // b.none
    b224:	stp	x29, x30, [sp, #-48]!
    b228:	mov	x29, sp
    b22c:	stp	x19, x20, [sp, #16]
    b230:	mov	x20, x0
    b234:	mov	x19, x1
    b238:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b23c:	ldr	x1, [x1, #4024]
    b240:	ldr	w0, [x1]
    b244:	tbnz	w0, #4, b288 <scols_table_remove_line@@SMARTCOLS_2.25+0x70>
    b248:	add	x1, x19, #0x30
    b24c:	ldr	x2, [x19, #56]
    b250:	ldr	x3, [x19, #48]
    b254:	str	x2, [x3, #8]
    b258:	str	x3, [x2]
    b25c:	str	x1, [x19, #48]
    b260:	str	x1, [x19, #56]
    b264:	ldr	x1, [x20, #32]
    b268:	sub	x1, x1, #0x1
    b26c:	str	x1, [x20, #32]
    b270:	mov	x0, x19
    b274:	bl	7970 <scols_unref_line@plt>
    b278:	mov	w0, #0x0                   	// #0
    b27c:	ldp	x19, x20, [sp, #16]
    b280:	ldp	x29, x30, [sp], #48
    b284:	ret
    b288:	str	x21, [sp, #32]
    b28c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b290:	ldr	x0, [x0, #4016]
    b294:	ldr	x21, [x0]
    b298:	bl	76f0 <getpid@plt>
    b29c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b2a0:	add	x4, x4, #0x4b0
    b2a4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b2a8:	add	x3, x3, #0x3b8
    b2ac:	mov	w2, w0
    b2b0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b2b4:	add	x1, x1, #0x3c8
    b2b8:	mov	x0, x21
    b2bc:	bl	81c0 <fprintf@plt>
    b2c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b2c4:	add	x1, x1, #0x588
    b2c8:	mov	x0, x20
    b2cc:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    b2d0:	ldr	x21, [sp, #32]
    b2d4:	b	b248 <scols_table_remove_line@@SMARTCOLS_2.25+0x30>
    b2d8:	mov	w0, #0xffffffea            	// #-22
    b2dc:	ret

000000000000b2e0 <scols_table_remove_lines@@SMARTCOLS_2.25>:
    b2e0:	cbz	x0, b3a0 <scols_table_remove_lines@@SMARTCOLS_2.25+0xc0>
    b2e4:	stp	x29, x30, [sp, #-48]!
    b2e8:	mov	x29, sp
    b2ec:	stp	x19, x20, [sp, #16]
    b2f0:	str	x21, [sp, #32]
    b2f4:	mov	x20, x0
    b2f8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b2fc:	ldr	x0, [x0, #4024]
    b300:	ldr	w0, [x0]
    b304:	tbnz	w0, #4, b328 <scols_table_remove_lines@@SMARTCOLS_2.25+0x48>
    b308:	add	x21, x20, #0x70
    b30c:	ldr	x19, [x20, #112]
    b310:	cmp	x21, x19
    b314:	b.ne	b390 <scols_table_remove_lines@@SMARTCOLS_2.25+0xb0>  // b.any
    b318:	ldp	x19, x20, [sp, #16]
    b31c:	ldr	x21, [sp, #32]
    b320:	ldp	x29, x30, [sp], #48
    b324:	ret
    b328:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b32c:	ldr	x0, [x0, #4016]
    b330:	ldr	x19, [x0]
    b334:	bl	76f0 <getpid@plt>
    b338:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b33c:	add	x4, x4, #0x4b0
    b340:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b344:	add	x3, x3, #0x3b8
    b348:	mov	w2, w0
    b34c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b350:	add	x1, x1, #0x3c8
    b354:	mov	x0, x19
    b358:	bl	81c0 <fprintf@plt>
    b35c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b360:	add	x1, x1, #0x598
    b364:	mov	x0, x20
    b368:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    b36c:	b	b308 <scols_table_remove_lines@@SMARTCOLS_2.25+0x28>
    b370:	mov	x1, x19
    b374:	bl	7d70 <scols_line_remove_child@plt>
    b378:	mov	x1, x19
    b37c:	mov	x0, x20
    b380:	bl	7350 <scols_table_remove_line@plt>
    b384:	ldr	x19, [x20, #112]
    b388:	cmp	x19, x21
    b38c:	b.eq	b318 <scols_table_remove_lines@@SMARTCOLS_2.25+0x38>  // b.none
    b390:	sub	x19, x19, #0x30
    b394:	ldr	x0, [x19, #112]
    b398:	cbnz	x0, b370 <scols_table_remove_lines@@SMARTCOLS_2.25+0x90>
    b39c:	b	b378 <scols_table_remove_lines@@SMARTCOLS_2.25+0x98>
    b3a0:	ret

000000000000b3a4 <scols_unref_table@@SMARTCOLS_2.25>:
    b3a4:	cbz	x0, b514 <scols_unref_table@@SMARTCOLS_2.25+0x170>
    b3a8:	stp	x29, x30, [sp, #-48]!
    b3ac:	mov	x29, sp
    b3b0:	stp	x19, x20, [sp, #16]
    b3b4:	mov	x19, x0
    b3b8:	ldr	w0, [x0]
    b3bc:	sub	w0, w0, #0x1
    b3c0:	str	w0, [x19]
    b3c4:	cmp	w0, #0x0
    b3c8:	b.le	b3d8 <scols_unref_table@@SMARTCOLS_2.25+0x34>
    b3cc:	ldp	x19, x20, [sp, #16]
    b3d0:	ldp	x29, x30, [sp], #48
    b3d4:	ret
    b3d8:	str	x21, [sp, #32]
    b3dc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b3e0:	ldr	x0, [x0, #4024]
    b3e4:	ldr	w0, [x0]
    b3e8:	tbnz	w0, #4, b484 <scols_unref_table@@SMARTCOLS_2.25+0xe0>
    b3ec:	add	x21, x19, #0x80
    b3f0:	ldr	x20, [x19, #128]
    b3f4:	cmp	x21, x20
    b3f8:	b.eq	b424 <scols_unref_table@@SMARTCOLS_2.25+0x80>  // b.none
    b3fc:	sub	x20, x20, #0x30
    b400:	mov	x0, x20
    b404:	bl	13190 <scols_get_library_version@@SMARTCOLS_2.25+0x23c8>
    b408:	mov	x0, x20
    b40c:	bl	1332c <scols_get_library_version@@SMARTCOLS_2.25+0x2564>
    b410:	mov	x0, x20
    b414:	bl	13278 <scols_get_library_version@@SMARTCOLS_2.25+0x24b0>
    b418:	ldr	x20, [x19, #128]
    b41c:	cmp	x20, x21
    b420:	b.ne	b3fc <scols_unref_table@@SMARTCOLS_2.25+0x58>  // b.any
    b424:	mov	x0, x19
    b428:	bl	7e80 <scols_table_remove_lines@plt>
    b42c:	mov	x0, x19
    b430:	bl	7b30 <scols_table_remove_columns@plt>
    b434:	ldr	x0, [x19, #176]
    b438:	bl	73f0 <scols_unref_symbols@plt>
    b43c:	add	x0, x19, #0xb8
    b440:	bl	7cd0 <scols_reset_cell@plt>
    b444:	ldr	x0, [x19, #144]
    b448:	bl	7c20 <free@plt>
    b44c:	ldr	x0, [x19, #88]
    b450:	bl	7c20 <free@plt>
    b454:	ldr	x0, [x19, #80]
    b458:	bl	7c20 <free@plt>
    b45c:	ldr	x0, [x19, #8]
    b460:	bl	7c20 <free@plt>
    b464:	mov	x0, x19
    b468:	bl	7c20 <free@plt>
    b46c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b470:	ldr	x0, [x0, #4024]
    b474:	ldr	w0, [x0]
    b478:	tbnz	w0, #4, b4cc <scols_unref_table@@SMARTCOLS_2.25+0x128>
    b47c:	ldr	x21, [sp, #32]
    b480:	b	b3cc <scols_unref_table@@SMARTCOLS_2.25+0x28>
    b484:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b488:	ldr	x0, [x0, #4016]
    b48c:	ldr	x20, [x0]
    b490:	bl	76f0 <getpid@plt>
    b494:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b498:	add	x4, x4, #0x4b0
    b49c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b4a0:	add	x3, x3, #0x3b8
    b4a4:	mov	w2, w0
    b4a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b4ac:	add	x1, x1, #0x3c8
    b4b0:	mov	x0, x20
    b4b4:	bl	81c0 <fprintf@plt>
    b4b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b4bc:	add	x1, x1, #0x5b0
    b4c0:	mov	x0, x19
    b4c4:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    b4c8:	b	b3ec <scols_unref_table@@SMARTCOLS_2.25+0x48>
    b4cc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b4d0:	ldr	x0, [x0, #4016]
    b4d4:	ldr	x19, [x0]
    b4d8:	bl	76f0 <getpid@plt>
    b4dc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b4e0:	add	x4, x4, #0x4b0
    b4e4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b4e8:	add	x3, x3, #0x3b8
    b4ec:	mov	w2, w0
    b4f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b4f4:	add	x1, x1, #0x3c8
    b4f8:	mov	x0, x19
    b4fc:	bl	81c0 <fprintf@plt>
    b500:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b504:	add	x0, x0, #0x5c0
    b508:	bl	a218 <scols_copy_line@@SMARTCOLS_2.25+0x26c>
    b50c:	ldr	x21, [sp, #32]
    b510:	b	b3cc <scols_unref_table@@SMARTCOLS_2.25+0x28>
    b514:	ret

000000000000b518 <scols_table_next_line@@SMARTCOLS_2.25>:
    b518:	cmp	x1, #0x0
    b51c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    b520:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    b524:	b.eq	b59c <scols_table_next_line@@SMARTCOLS_2.25+0x84>  // b.none
    b528:	str	xzr, [x2]
    b52c:	ldr	x3, [x1, #8]
    b530:	cbz	x3, b56c <scols_table_next_line@@SMARTCOLS_2.25+0x54>
    b534:	ldr	x3, [x1]
    b538:	ldr	x4, [x1, #8]
    b53c:	mov	w0, #0x1                   	// #1
    b540:	cmp	x3, x4
    b544:	b.eq	b568 <scols_table_next_line@@SMARTCOLS_2.25+0x50>  // b.none
    b548:	sub	x3, x3, #0x30
    b54c:	str	x3, [x2]
    b550:	ldr	w0, [x1, #16]
    b554:	cbnz	w0, b590 <scols_table_next_line@@SMARTCOLS_2.25+0x78>
    b558:	ldr	x0, [x1]
    b55c:	ldr	x0, [x0]
    b560:	str	x0, [x1]
    b564:	mov	w0, #0x0                   	// #0
    b568:	ret
    b56c:	ldr	w3, [x1, #16]
    b570:	cbnz	w3, b588 <scols_table_next_line@@SMARTCOLS_2.25+0x70>
    b574:	ldr	x3, [x0, #112]
    b578:	str	x3, [x1]
    b57c:	add	x0, x0, #0x70
    b580:	str	x0, [x1, #8]
    b584:	b	b534 <scols_table_next_line@@SMARTCOLS_2.25+0x1c>
    b588:	ldr	x3, [x0, #120]
    b58c:	b	b578 <scols_table_next_line@@SMARTCOLS_2.25+0x60>
    b590:	ldr	x0, [x1]
    b594:	ldr	x0, [x0, #8]
    b598:	b	b560 <scols_table_next_line@@SMARTCOLS_2.25+0x48>
    b59c:	mov	w0, #0xffffffea            	// #-22
    b5a0:	b	b568 <scols_table_next_line@@SMARTCOLS_2.25+0x50>

000000000000b5a4 <scols_table_add_column@@SMARTCOLS_2.25>:
    b5a4:	cmp	x0, #0x0
    b5a8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    b5ac:	b.eq	b6e8 <scols_table_add_column@@SMARTCOLS_2.25+0x144>  // b.none
    b5b0:	stp	x29, x30, [sp, #-80]!
    b5b4:	mov	x29, sp
    b5b8:	stp	x19, x20, [sp, #16]
    b5bc:	mov	x19, x0
    b5c0:	mov	x20, x1
    b5c4:	ldr	x0, [x1, #216]
    b5c8:	cbnz	x0, b6f0 <scols_table_add_column@@SMARTCOLS_2.25+0x14c>
    b5cc:	stp	x21, x22, [sp, #32]
    b5d0:	add	x21, x1, #0xc8
    b5d4:	ldr	x0, [x1, #200]
    b5d8:	cmp	x21, x0
    b5dc:	b.ne	b6f8 <scols_table_add_column@@SMARTCOLS_2.25+0x154>  // b.any
    b5e0:	ldr	w0, [x1, #80]
    b5e4:	tbz	w0, #1, b5f4 <scols_table_add_column@@SMARTCOLS_2.25+0x50>
    b5e8:	ldr	x0, [x19, #24]
    b5ec:	add	x0, x0, #0x1
    b5f0:	str	x0, [x19, #24]
    b5f4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b5f8:	ldr	x0, [x0, #4024]
    b5fc:	ldr	w0, [x0]
    b600:	tbnz	w0, #4, b68c <scols_table_add_column@@SMARTCOLS_2.25+0xe8>
    b604:	ldr	x0, [x19, #104]
    b608:	str	x21, [x19, #104]
    b60c:	add	x1, x19, #0x60
    b610:	str	x1, [x20, #200]
    b614:	str	x0, [x20, #208]
    b618:	str	x21, [x0]
    b61c:	ldr	x0, [x19, #16]
    b620:	add	x1, x0, #0x1
    b624:	str	x1, [x19, #16]
    b628:	str	x0, [x20, #8]
    b62c:	str	x19, [x20, #216]
    b630:	mov	x0, x20
    b634:	bl	8120 <scols_ref_column@plt>
    b638:	add	x1, x19, #0x70
    b63c:	ldr	x2, [x19, #112]
    b640:	mov	w0, #0x0                   	// #0
    b644:	cmp	x2, x1
    b648:	b.eq	b704 <scols_table_add_column@@SMARTCOLS_2.25+0x160>  // b.none
    b64c:	mov	w1, #0x0                   	// #0
    b650:	add	x0, sp, #0x38
    b654:	bl	7470 <scols_reset_iter@plt>
    b658:	add	x21, sp, #0x30
    b65c:	add	x20, sp, #0x38
    b660:	mov	x2, x21
    b664:	mov	x1, x20
    b668:	mov	x0, x19
    b66c:	bl	7df0 <scols_table_next_line@plt>
    b670:	cbnz	w0, b6d4 <scols_table_add_column@@SMARTCOLS_2.25+0x130>
    b674:	ldr	x1, [x19, #16]
    b678:	ldr	x0, [sp, #48]
    b67c:	bl	76a0 <scols_line_alloc_cells@plt>
    b680:	cbz	w0, b660 <scols_table_add_column@@SMARTCOLS_2.25+0xbc>
    b684:	ldp	x21, x22, [sp, #32]
    b688:	b	b6dc <scols_table_add_column@@SMARTCOLS_2.25+0x138>
    b68c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b690:	ldr	x0, [x0, #4016]
    b694:	ldr	x22, [x0]
    b698:	bl	76f0 <getpid@plt>
    b69c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b6a0:	add	x4, x4, #0x4b0
    b6a4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b6a8:	add	x3, x3, #0x3b8
    b6ac:	mov	w2, w0
    b6b0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b6b4:	add	x1, x1, #0x3c8
    b6b8:	mov	x0, x22
    b6bc:	bl	81c0 <fprintf@plt>
    b6c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b6c4:	add	x1, x1, #0x5c8
    b6c8:	mov	x0, x19
    b6cc:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    b6d0:	b	b604 <scols_table_add_column@@SMARTCOLS_2.25+0x60>
    b6d4:	mov	w0, #0x0                   	// #0
    b6d8:	ldp	x21, x22, [sp, #32]
    b6dc:	ldp	x19, x20, [sp, #16]
    b6e0:	ldp	x29, x30, [sp], #80
    b6e4:	ret
    b6e8:	mov	w0, #0xffffffea            	// #-22
    b6ec:	ret
    b6f0:	mov	w0, #0xffffffea            	// #-22
    b6f4:	b	b6dc <scols_table_add_column@@SMARTCOLS_2.25+0x138>
    b6f8:	mov	w0, #0xffffffea            	// #-22
    b6fc:	ldp	x21, x22, [sp, #32]
    b700:	b	b6dc <scols_table_add_column@@SMARTCOLS_2.25+0x138>
    b704:	ldp	x21, x22, [sp, #32]
    b708:	b	b6dc <scols_table_add_column@@SMARTCOLS_2.25+0x138>

000000000000b70c <scols_table_new_column@@SMARTCOLS_2.25>:
    b70c:	stp	x29, x30, [sp, #-64]!
    b710:	mov	x29, sp
    b714:	stp	x19, x20, [sp, #16]
    b718:	mov	x20, x0
    b71c:	cbz	x0, b818 <scols_table_new_column@@SMARTCOLS_2.25+0x10c>
    b720:	stp	x21, x22, [sp, #32]
    b724:	str	d8, [sp, #48]
    b728:	mov	x22, x1
    b72c:	fmov	d8, d0
    b730:	mov	w21, w2
    b734:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b738:	ldr	x0, [x0, #4024]
    b73c:	ldr	w0, [x0]
    b740:	tbnz	w0, #4, b7a0 <scols_table_new_column@@SMARTCOLS_2.25+0x94>
    b744:	bl	7360 <scols_new_column@plt>
    b748:	mov	x19, x0
    b74c:	cbz	x0, b820 <scols_table_new_column@@SMARTCOLS_2.25+0x114>
    b750:	bl	78a0 <scols_column_get_header@plt>
    b754:	cbz	x0, b7f4 <scols_table_new_column@@SMARTCOLS_2.25+0xe8>
    b758:	mov	x1, x22
    b75c:	bl	79d0 <scols_cell_set_data@plt>
    b760:	cbnz	w0, b7f4 <scols_table_new_column@@SMARTCOLS_2.25+0xe8>
    b764:	fmov	d0, d8
    b768:	mov	x0, x19
    b76c:	bl	7300 <scols_column_set_whint@plt>
    b770:	mov	w1, w21
    b774:	mov	x0, x19
    b778:	bl	7630 <scols_column_set_flags@plt>
    b77c:	mov	x1, x19
    b780:	mov	x0, x20
    b784:	bl	74a0 <scols_table_add_column@plt>
    b788:	cbnz	w0, b7f4 <scols_table_new_column@@SMARTCOLS_2.25+0xe8>
    b78c:	mov	x0, x19
    b790:	bl	8140 <scols_unref_column@plt>
    b794:	ldp	x21, x22, [sp, #32]
    b798:	ldr	d8, [sp, #48]
    b79c:	b	b808 <scols_table_new_column@@SMARTCOLS_2.25+0xfc>
    b7a0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b7a4:	ldr	x0, [x0, #4016]
    b7a8:	ldr	x19, [x0]
    b7ac:	bl	76f0 <getpid@plt>
    b7b0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b7b4:	add	x4, x4, #0x4b0
    b7b8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b7bc:	add	x3, x3, #0x3b8
    b7c0:	mov	w2, w0
    b7c4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b7c8:	add	x1, x1, #0x3c8
    b7cc:	mov	x0, x19
    b7d0:	bl	81c0 <fprintf@plt>
    b7d4:	mov	w3, w21
    b7d8:	fmov	d0, d8
    b7dc:	mov	x2, x22
    b7e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b7e4:	add	x1, x1, #0x5d8
    b7e8:	mov	x0, x20
    b7ec:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    b7f0:	b	b744 <scols_table_new_column@@SMARTCOLS_2.25+0x38>
    b7f4:	mov	x0, x19
    b7f8:	bl	8140 <scols_unref_column@plt>
    b7fc:	mov	x19, #0x0                   	// #0
    b800:	ldp	x21, x22, [sp, #32]
    b804:	ldr	d8, [sp, #48]
    b808:	mov	x0, x19
    b80c:	ldp	x19, x20, [sp, #16]
    b810:	ldp	x29, x30, [sp], #64
    b814:	ret
    b818:	mov	x19, x0
    b81c:	b	b808 <scols_table_new_column@@SMARTCOLS_2.25+0xfc>
    b820:	ldp	x21, x22, [sp, #32]
    b824:	ldr	d8, [sp, #48]
    b828:	b	b808 <scols_table_new_column@@SMARTCOLS_2.25+0xfc>

000000000000b82c <scols_table_move_column@@SMARTCOLS_2.30>:
    b82c:	cmp	x0, #0x0
    b830:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    b834:	b.eq	b98c <scols_table_move_column@@SMARTCOLS_2.30+0x160>  // b.none
    b838:	stp	x29, x30, [sp, #-112]!
    b83c:	mov	x29, sp
    b840:	stp	x19, x20, [sp, #16]
    b844:	stp	x21, x22, [sp, #32]
    b848:	mov	x20, x0
    b84c:	mov	x19, x1
    b850:	mov	x21, x2
    b854:	cbz	x1, b8f8 <scols_table_move_column@@SMARTCOLS_2.30+0xcc>
    b858:	ldr	x1, [x1, #8]
    b85c:	add	x1, x1, #0x1
    b860:	ldr	x2, [x2, #8]
    b864:	mov	w0, #0x0                   	// #0
    b868:	cmp	x1, x2
    b86c:	b.eq	b97c <scols_table_move_column@@SMARTCOLS_2.30+0x150>  // b.none
    b870:	stp	x23, x24, [sp, #48]
    b874:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b878:	ldr	x0, [x0, #4024]
    b87c:	ldr	w0, [x0]
    b880:	tbnz	w0, #4, b994 <scols_table_move_column@@SMARTCOLS_2.30+0x168>
    b884:	add	x0, x21, #0xc8
    b888:	ldr	x1, [x21, #208]
    b88c:	ldr	x2, [x21, #200]
    b890:	str	x1, [x2, #8]
    b894:	str	x2, [x1]
    b898:	str	x0, [x21, #200]
    b89c:	str	x0, [x21, #208]
    b8a0:	add	x19, x19, #0xc8
    b8a4:	ldr	x1, [x19]
    b8a8:	str	x0, [x1, #8]
    b8ac:	str	x1, [x21, #200]
    b8b0:	str	x19, [x21, #208]
    b8b4:	str	x0, [x19]
    b8b8:	ldr	x23, [x21, #8]
    b8bc:	mov	w1, #0x0                   	// #0
    b8c0:	add	x0, sp, #0x58
    b8c4:	bl	7470 <scols_reset_iter@plt>
    b8c8:	mov	x19, #0x0                   	// #0
    b8cc:	add	x24, sp, #0x50
    b8d0:	add	x22, sp, #0x58
    b8d4:	mov	x2, x24
    b8d8:	mov	x1, x22
    b8dc:	mov	x0, x20
    b8e0:	bl	7f40 <scols_table_next_column@plt>
    b8e4:	cbnz	w0, b938 <scols_table_move_column@@SMARTCOLS_2.30+0x10c>
    b8e8:	ldr	x0, [sp, #80]
    b8ec:	str	x19, [x0, #8]
    b8f0:	add	x19, x19, #0x1
    b8f4:	b	b8d4 <scols_table_move_column@@SMARTCOLS_2.30+0xa8>
    b8f8:	ldr	x1, [x2, #8]
    b8fc:	mov	w0, #0x0                   	// #0
    b900:	cbz	x1, b97c <scols_table_move_column@@SMARTCOLS_2.30+0x150>
    b904:	stp	x23, x24, [sp, #48]
    b908:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b90c:	ldr	x0, [x0, #4024]
    b910:	ldr	w0, [x0]
    b914:	tbnz	w0, #4, ba08 <scols_table_move_column@@SMARTCOLS_2.30+0x1dc>
    b918:	add	x0, x2, #0xc8
    b91c:	ldr	x1, [x2, #208]
    b920:	ldr	x2, [x2, #200]
    b924:	str	x1, [x2, #8]
    b928:	str	x2, [x1]
    b92c:	str	x0, [x21, #200]
    b930:	str	x0, [x21, #208]
    b934:	b	ba00 <scols_table_move_column@@SMARTCOLS_2.30+0x1d4>
    b938:	mov	w1, #0x0                   	// #0
    b93c:	add	x0, sp, #0x58
    b940:	bl	7470 <scols_reset_iter@plt>
    b944:	add	x22, sp, #0x48
    b948:	add	x19, sp, #0x58
    b94c:	b	b960 <scols_table_move_column@@SMARTCOLS_2.30+0x134>
    b950:	mov	x2, x23
    b954:	ldr	x1, [x21, #8]
    b958:	ldr	x0, [sp, #72]
    b95c:	bl	9958 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x10c>
    b960:	mov	x2, x22
    b964:	mov	x1, x19
    b968:	mov	x0, x20
    b96c:	bl	7df0 <scols_table_next_line@plt>
    b970:	cbz	w0, b950 <scols_table_move_column@@SMARTCOLS_2.30+0x124>
    b974:	mov	w0, #0x0                   	// #0
    b978:	ldp	x23, x24, [sp, #48]
    b97c:	ldp	x19, x20, [sp, #16]
    b980:	ldp	x21, x22, [sp, #32]
    b984:	ldp	x29, x30, [sp], #112
    b988:	ret
    b98c:	mov	w0, #0xffffffea            	// #-22
    b990:	ret
    b994:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    b998:	ldr	x0, [x0, #4016]
    b99c:	ldr	x22, [x0]
    b9a0:	bl	76f0 <getpid@plt>
    b9a4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b9a8:	add	x4, x4, #0x4b0
    b9ac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b9b0:	add	x3, x3, #0x3b8
    b9b4:	mov	w2, w0
    b9b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b9bc:	add	x1, x1, #0x3c8
    b9c0:	mov	x0, x22
    b9c4:	bl	81c0 <fprintf@plt>
    b9c8:	ldr	x2, [x21, #8]
    b9cc:	ldr	x3, [x19, #8]
    b9d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    b9d4:	add	x1, x1, #0x600
    b9d8:	mov	x0, x20
    b9dc:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    b9e0:	add	x0, x21, #0xc8
    b9e4:	ldr	x1, [x21, #208]
    b9e8:	ldr	x2, [x21, #200]
    b9ec:	str	x1, [x2, #8]
    b9f0:	str	x2, [x1]
    b9f4:	str	x0, [x21, #200]
    b9f8:	str	x0, [x21, #208]
    b9fc:	cbnz	x19, b8a0 <scols_table_move_column@@SMARTCOLS_2.30+0x74>
    ba00:	add	x19, x20, #0x60
    ba04:	b	b8a4 <scols_table_move_column@@SMARTCOLS_2.30+0x78>
    ba08:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ba0c:	ldr	x0, [x0, #4016]
    ba10:	ldr	x22, [x0]
    ba14:	bl	76f0 <getpid@plt>
    ba18:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ba1c:	add	x4, x4, #0x4b0
    ba20:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ba24:	add	x3, x3, #0x3b8
    ba28:	mov	w2, w0
    ba2c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ba30:	add	x1, x1, #0x3c8
    ba34:	mov	x0, x22
    ba38:	bl	81c0 <fprintf@plt>
    ba3c:	ldr	x2, [x21, #8]
    ba40:	mov	x3, #0x0                   	// #0
    ba44:	b	b9d0 <scols_table_move_column@@SMARTCOLS_2.30+0x1a4>

000000000000ba48 <scols_table_new_line@@SMARTCOLS_2.25>:
    ba48:	stp	x29, x30, [sp, #-48]!
    ba4c:	mov	x29, sp
    ba50:	stp	x19, x20, [sp, #16]
    ba54:	mov	x20, x0
    ba58:	cbz	x0, bac0 <scols_table_new_line@@SMARTCOLS_2.25+0x78>
    ba5c:	str	x21, [sp, #32]
    ba60:	mov	x21, x1
    ba64:	bl	74e0 <scols_new_line@plt>
    ba68:	mov	x19, x0
    ba6c:	cbz	x0, bac8 <scols_table_new_line@@SMARTCOLS_2.25+0x80>
    ba70:	mov	x1, x0
    ba74:	mov	x0, x20
    ba78:	bl	8030 <scols_table_add_line@plt>
    ba7c:	cbnz	w0, baac <scols_table_new_line@@SMARTCOLS_2.25+0x64>
    ba80:	cbz	x21, ba90 <scols_table_new_line@@SMARTCOLS_2.25+0x48>
    ba84:	mov	x1, x19
    ba88:	mov	x0, x21
    ba8c:	bl	7eb0 <scols_line_add_child@plt>
    ba90:	mov	x0, x19
    ba94:	bl	7970 <scols_unref_line@plt>
    ba98:	ldr	x21, [sp, #32]
    ba9c:	mov	x0, x19
    baa0:	ldp	x19, x20, [sp, #16]
    baa4:	ldp	x29, x30, [sp], #48
    baa8:	ret
    baac:	mov	x0, x19
    bab0:	bl	7970 <scols_unref_line@plt>
    bab4:	mov	x19, #0x0                   	// #0
    bab8:	ldr	x21, [sp, #32]
    babc:	b	ba9c <scols_table_new_line@@SMARTCOLS_2.25+0x54>
    bac0:	mov	x19, x0
    bac4:	b	ba9c <scols_table_new_line@@SMARTCOLS_2.25+0x54>
    bac8:	ldr	x21, [sp, #32]
    bacc:	b	ba9c <scols_table_new_line@@SMARTCOLS_2.25+0x54>

000000000000bad0 <scols_table_get_line@@SMARTCOLS_2.25>:
    bad0:	stp	x29, x30, [sp, #-80]!
    bad4:	mov	x29, sp
    bad8:	stp	x19, x20, [sp, #16]
    badc:	mov	x19, x0
    bae0:	cbz	x0, bb44 <scols_table_get_line@@SMARTCOLS_2.25+0x74>
    bae4:	mov	x20, x1
    bae8:	ldr	x1, [x0, #32]
    baec:	mov	x0, #0x0                   	// #0
    baf0:	cmp	x1, x20
    baf4:	b.ls	bb44 <scols_table_get_line@@SMARTCOLS_2.25+0x74>  // b.plast
    baf8:	stp	x21, x22, [sp, #32]
    bafc:	mov	w1, #0x0                   	// #0
    bb00:	add	x0, sp, #0x38
    bb04:	bl	7470 <scols_reset_iter@plt>
    bb08:	add	x22, sp, #0x30
    bb0c:	add	x21, sp, #0x38
    bb10:	mov	x2, x22
    bb14:	mov	x1, x21
    bb18:	mov	x0, x19
    bb1c:	bl	7df0 <scols_table_next_line@plt>
    bb20:	cbnz	w0, bb3c <scols_table_get_line@@SMARTCOLS_2.25+0x6c>
    bb24:	ldr	x0, [sp, #48]
    bb28:	ldr	x2, [x0, #8]
    bb2c:	cmp	x2, x20
    bb30:	b.ne	bb10 <scols_table_get_line@@SMARTCOLS_2.25+0x40>  // b.any
    bb34:	ldp	x21, x22, [sp, #32]
    bb38:	b	bb44 <scols_table_get_line@@SMARTCOLS_2.25+0x74>
    bb3c:	mov	x0, #0x0                   	// #0
    bb40:	ldp	x21, x22, [sp, #32]
    bb44:	ldp	x19, x20, [sp, #16]
    bb48:	ldp	x29, x30, [sp], #80
    bb4c:	ret

000000000000bb50 <scols_table_set_symbols@@SMARTCOLS_2.25>:
    bb50:	cbz	x0, bc60 <scols_table_set_symbols@@SMARTCOLS_2.25+0x110>
    bb54:	stp	x29, x30, [sp, #-48]!
    bb58:	mov	x29, sp
    bb5c:	stp	x19, x20, [sp, #16]
    bb60:	mov	x19, x0
    bb64:	mov	x20, x1
    bb68:	ldr	x0, [x0, #176]
    bb6c:	cbz	x0, bb8c <scols_table_set_symbols@@SMARTCOLS_2.25+0x3c>
    bb70:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bb74:	ldr	x0, [x0, #4024]
    bb78:	ldr	w0, [x0]
    bb7c:	tbnz	w0, #4, bbc0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x70>
    bb80:	ldr	x0, [x19, #176]
    bb84:	bl	73f0 <scols_unref_symbols@plt>
    bb88:	str	xzr, [x19, #176]
    bb8c:	mov	w0, #0x0                   	// #0
    bb90:	cbz	x20, bbb4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x64>
    bb94:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bb98:	ldr	x0, [x0, #4024]
    bb9c:	ldr	w0, [x0]
    bba0:	tbnz	w0, #4, bc10 <scols_table_set_symbols@@SMARTCOLS_2.25+0xc0>
    bba4:	str	x20, [x19, #176]
    bba8:	mov	x0, x20
    bbac:	bl	7770 <scols_ref_symbols@plt>
    bbb0:	mov	w0, #0x0                   	// #0
    bbb4:	ldp	x19, x20, [sp, #16]
    bbb8:	ldp	x29, x30, [sp], #48
    bbbc:	ret
    bbc0:	str	x21, [sp, #32]
    bbc4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bbc8:	ldr	x0, [x0, #4016]
    bbcc:	ldr	x21, [x0]
    bbd0:	bl	76f0 <getpid@plt>
    bbd4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bbd8:	add	x4, x4, #0x4b0
    bbdc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bbe0:	add	x3, x3, #0x3b8
    bbe4:	mov	w2, w0
    bbe8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bbec:	add	x1, x1, #0x3c8
    bbf0:	mov	x0, x21
    bbf4:	bl	81c0 <fprintf@plt>
    bbf8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bbfc:	add	x1, x1, #0x620
    bc00:	mov	x0, x19
    bc04:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    bc08:	ldr	x21, [sp, #32]
    bc0c:	b	bb80 <scols_table_set_symbols@@SMARTCOLS_2.25+0x30>
    bc10:	str	x21, [sp, #32]
    bc14:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bc18:	ldr	x0, [x0, #4016]
    bc1c:	ldr	x21, [x0]
    bc20:	bl	76f0 <getpid@plt>
    bc24:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bc28:	add	x4, x4, #0x4b0
    bc2c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bc30:	add	x3, x3, #0x3b8
    bc34:	mov	w2, w0
    bc38:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bc3c:	add	x1, x1, #0x3c8
    bc40:	mov	x0, x21
    bc44:	bl	81c0 <fprintf@plt>
    bc48:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bc4c:	add	x1, x1, #0x640
    bc50:	mov	x0, x19
    bc54:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    bc58:	ldr	x21, [sp, #32]
    bc5c:	b	bba4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x54>
    bc60:	mov	w0, #0xffffffea            	// #-22
    bc64:	ret

000000000000bc68 <scols_table_get_symbols@@SMARTCOLS_2.29>:
    bc68:	ldr	x0, [x0, #176]
    bc6c:	ret

000000000000bc70 <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    bc70:	cbz	x0, bd24 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0xb4>
    bc74:	stp	x29, x30, [sp, #-48]!
    bc78:	mov	x29, sp
    bc7c:	stp	x19, x20, [sp, #16]
    bc80:	mov	x19, x0
    bc84:	mov	w20, w1
    bc88:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bc8c:	ldr	x0, [x0, #4024]
    bc90:	ldr	w0, [x0]
    bc94:	tbnz	w0, #4, bcbc <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x4c>
    bc98:	cmp	w20, #0x0
    bc9c:	cset	w1, ne  // ne = any
    bca0:	ldrb	w0, [x19, #249]
    bca4:	bfi	w0, w1, #5, #1
    bca8:	strb	w0, [x19, #249]
    bcac:	mov	w0, #0x0                   	// #0
    bcb0:	ldp	x19, x20, [sp, #16]
    bcb4:	ldp	x29, x30, [sp], #48
    bcb8:	ret
    bcbc:	str	x21, [sp, #32]
    bcc0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bcc4:	ldr	x0, [x0, #4016]
    bcc8:	ldr	x21, [x0]
    bccc:	bl	76f0 <getpid@plt>
    bcd0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bcd4:	add	x4, x4, #0x4b0
    bcd8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bcdc:	add	x3, x3, #0x3b8
    bce0:	mov	w2, w0
    bce4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bce8:	add	x1, x1, #0x3c8
    bcec:	mov	x0, x21
    bcf0:	bl	81c0 <fprintf@plt>
    bcf4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bcf8:	add	x0, x0, #0x658
    bcfc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bd00:	add	x2, x2, #0x650
    bd04:	cmp	w20, #0x0
    bd08:	csel	x2, x2, x0, ne  // ne = any
    bd0c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bd10:	add	x1, x1, #0x660
    bd14:	mov	x0, x19
    bd18:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    bd1c:	ldr	x21, [sp, #32]
    bd20:	b	bc98 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x28>
    bd24:	mov	w0, #0xffffffea            	// #-22
    bd28:	ret

000000000000bd2c <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    bd2c:	ldrb	w0, [x0, #249]
    bd30:	ubfx	x0, x0, #5, #1
    bd34:	ret

000000000000bd38 <scols_table_enable_colors@@SMARTCOLS_2.25>:
    bd38:	cbz	x0, bde4 <scols_table_enable_colors@@SMARTCOLS_2.25+0xac>
    bd3c:	stp	x29, x30, [sp, #-48]!
    bd40:	mov	x29, sp
    bd44:	stp	x19, x20, [sp, #16]
    bd48:	mov	x19, x0
    bd4c:	mov	w20, w1
    bd50:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bd54:	ldr	x0, [x0, #4024]
    bd58:	ldr	w0, [x0]
    bd5c:	tbnz	w0, #4, bd7c <scols_table_enable_colors@@SMARTCOLS_2.25+0x44>
    bd60:	ldrb	w0, [x19, #248]
    bd64:	bfi	w0, w20, #1, #1
    bd68:	strb	w0, [x19, #248]
    bd6c:	mov	w0, #0x0                   	// #0
    bd70:	ldp	x19, x20, [sp, #16]
    bd74:	ldp	x29, x30, [sp], #48
    bd78:	ret
    bd7c:	str	x21, [sp, #32]
    bd80:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bd84:	ldr	x0, [x0, #4016]
    bd88:	ldr	x21, [x0]
    bd8c:	bl	76f0 <getpid@plt>
    bd90:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bd94:	add	x4, x4, #0x4b0
    bd98:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bd9c:	add	x3, x3, #0x3b8
    bda0:	mov	w2, w0
    bda4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bda8:	add	x1, x1, #0x3c8
    bdac:	mov	x0, x21
    bdb0:	bl	81c0 <fprintf@plt>
    bdb4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bdb8:	add	x0, x0, #0x658
    bdbc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bdc0:	add	x2, x2, #0x650
    bdc4:	cmp	w20, #0x0
    bdc8:	csel	x2, x2, x0, ne  // ne = any
    bdcc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bdd0:	add	x1, x1, #0x670
    bdd4:	mov	x0, x19
    bdd8:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    bddc:	ldr	x21, [sp, #32]
    bde0:	b	bd60 <scols_table_enable_colors@@SMARTCOLS_2.25+0x28>
    bde4:	mov	w0, #0xffffffea            	// #-22
    bde8:	ret

000000000000bdec <scols_table_enable_raw@@SMARTCOLS_2.25>:
    bdec:	cbz	x0, beb0 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    bdf0:	stp	x29, x30, [sp, #-48]!
    bdf4:	mov	x29, sp
    bdf8:	stp	x19, x20, [sp, #16]
    bdfc:	mov	x19, x0
    be00:	mov	w20, w1
    be04:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    be08:	ldr	x0, [x0, #4024]
    be0c:	ldr	w0, [x0]
    be10:	tbnz	w0, #4, be30 <scols_table_enable_raw@@SMARTCOLS_2.25+0x44>
    be14:	cbz	w20, be98 <scols_table_enable_raw@@SMARTCOLS_2.25+0xac>
    be18:	mov	w0, #0x1                   	// #1
    be1c:	str	w0, [x19, #224]
    be20:	mov	w0, #0x0                   	// #0
    be24:	ldp	x19, x20, [sp, #16]
    be28:	ldp	x29, x30, [sp], #48
    be2c:	ret
    be30:	str	x21, [sp, #32]
    be34:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    be38:	ldr	x0, [x0, #4016]
    be3c:	ldr	x21, [x0]
    be40:	bl	76f0 <getpid@plt>
    be44:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    be48:	add	x4, x4, #0x4b0
    be4c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    be50:	add	x3, x3, #0x3b8
    be54:	mov	w2, w0
    be58:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    be5c:	add	x1, x1, #0x3c8
    be60:	mov	x0, x21
    be64:	bl	81c0 <fprintf@plt>
    be68:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    be6c:	add	x0, x0, #0x658
    be70:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    be74:	add	x2, x2, #0x650
    be78:	cmp	w20, #0x0
    be7c:	csel	x2, x2, x0, ne  // ne = any
    be80:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    be84:	add	x1, x1, #0x680
    be88:	mov	x0, x19
    be8c:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    be90:	ldr	x21, [sp, #32]
    be94:	b	be14 <scols_table_enable_raw@@SMARTCOLS_2.25+0x28>
    be98:	ldr	w1, [x19, #224]
    be9c:	mov	w0, w20
    bea0:	cmp	w1, #0x1
    bea4:	b.ne	be24 <scols_table_enable_raw@@SMARTCOLS_2.25+0x38>  // b.any
    bea8:	str	wzr, [x19, #224]
    beac:	b	be24 <scols_table_enable_raw@@SMARTCOLS_2.25+0x38>
    beb0:	mov	w0, #0xffffffea            	// #-22
    beb4:	ret

000000000000beb8 <scols_table_enable_json@@SMARTCOLS_2.27>:
    beb8:	cbz	x0, bf7c <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    bebc:	stp	x29, x30, [sp, #-48]!
    bec0:	mov	x29, sp
    bec4:	stp	x19, x20, [sp, #16]
    bec8:	mov	x19, x0
    becc:	mov	w20, w1
    bed0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bed4:	ldr	x0, [x0, #4024]
    bed8:	ldr	w0, [x0]
    bedc:	tbnz	w0, #4, befc <scols_table_enable_json@@SMARTCOLS_2.27+0x44>
    bee0:	cbz	w20, bf64 <scols_table_enable_json@@SMARTCOLS_2.27+0xac>
    bee4:	mov	w0, #0x3                   	// #3
    bee8:	str	w0, [x19, #224]
    beec:	mov	w0, #0x0                   	// #0
    bef0:	ldp	x19, x20, [sp, #16]
    bef4:	ldp	x29, x30, [sp], #48
    bef8:	ret
    befc:	str	x21, [sp, #32]
    bf00:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bf04:	ldr	x0, [x0, #4016]
    bf08:	ldr	x21, [x0]
    bf0c:	bl	76f0 <getpid@plt>
    bf10:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bf14:	add	x4, x4, #0x4b0
    bf18:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bf1c:	add	x3, x3, #0x3b8
    bf20:	mov	w2, w0
    bf24:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bf28:	add	x1, x1, #0x3c8
    bf2c:	mov	x0, x21
    bf30:	bl	81c0 <fprintf@plt>
    bf34:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bf38:	add	x0, x0, #0x658
    bf3c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bf40:	add	x2, x2, #0x650
    bf44:	cmp	w20, #0x0
    bf48:	csel	x2, x2, x0, ne  // ne = any
    bf4c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bf50:	add	x1, x1, #0x688
    bf54:	mov	x0, x19
    bf58:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    bf5c:	ldr	x21, [sp, #32]
    bf60:	b	bee0 <scols_table_enable_json@@SMARTCOLS_2.27+0x28>
    bf64:	ldr	w1, [x19, #224]
    bf68:	mov	w0, w20
    bf6c:	cmp	w1, #0x3
    bf70:	b.ne	bef0 <scols_table_enable_json@@SMARTCOLS_2.27+0x38>  // b.any
    bf74:	str	wzr, [x19, #224]
    bf78:	b	bef0 <scols_table_enable_json@@SMARTCOLS_2.27+0x38>
    bf7c:	mov	w0, #0xffffffea            	// #-22
    bf80:	ret

000000000000bf84 <scols_table_enable_export@@SMARTCOLS_2.25>:
    bf84:	cbz	x0, c048 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    bf88:	stp	x29, x30, [sp, #-48]!
    bf8c:	mov	x29, sp
    bf90:	stp	x19, x20, [sp, #16]
    bf94:	mov	x19, x0
    bf98:	mov	w20, w1
    bf9c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bfa0:	ldr	x0, [x0, #4024]
    bfa4:	ldr	w0, [x0]
    bfa8:	tbnz	w0, #4, bfc8 <scols_table_enable_export@@SMARTCOLS_2.25+0x44>
    bfac:	cbz	w20, c030 <scols_table_enable_export@@SMARTCOLS_2.25+0xac>
    bfb0:	mov	w0, #0x2                   	// #2
    bfb4:	str	w0, [x19, #224]
    bfb8:	mov	w0, #0x0                   	// #0
    bfbc:	ldp	x19, x20, [sp, #16]
    bfc0:	ldp	x29, x30, [sp], #48
    bfc4:	ret
    bfc8:	str	x21, [sp, #32]
    bfcc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    bfd0:	ldr	x0, [x0, #4016]
    bfd4:	ldr	x21, [x0]
    bfd8:	bl	76f0 <getpid@plt>
    bfdc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bfe0:	add	x4, x4, #0x4b0
    bfe4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bfe8:	add	x3, x3, #0x3b8
    bfec:	mov	w2, w0
    bff0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    bff4:	add	x1, x1, #0x3c8
    bff8:	mov	x0, x21
    bffc:	bl	81c0 <fprintf@plt>
    c000:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c004:	add	x0, x0, #0x658
    c008:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c00c:	add	x2, x2, #0x650
    c010:	cmp	w20, #0x0
    c014:	csel	x2, x2, x0, ne  // ne = any
    c018:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c01c:	add	x1, x1, #0x698
    c020:	mov	x0, x19
    c024:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c028:	ldr	x21, [sp, #32]
    c02c:	b	bfac <scols_table_enable_export@@SMARTCOLS_2.25+0x28>
    c030:	ldr	w1, [x19, #224]
    c034:	mov	w0, w20
    c038:	cmp	w1, #0x2
    c03c:	b.ne	bfbc <scols_table_enable_export@@SMARTCOLS_2.25+0x38>  // b.any
    c040:	str	wzr, [x19, #224]
    c044:	b	bfbc <scols_table_enable_export@@SMARTCOLS_2.25+0x38>
    c048:	mov	w0, #0xffffffea            	// #-22
    c04c:	ret

000000000000c050 <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    c050:	cbz	x0, c104 <scols_table_enable_ascii@@SMARTCOLS_2.25+0xb4>
    c054:	stp	x29, x30, [sp, #-48]!
    c058:	mov	x29, sp
    c05c:	stp	x19, x20, [sp, #16]
    c060:	mov	x19, x0
    c064:	mov	w20, w1
    c068:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c06c:	ldr	x0, [x0, #4024]
    c070:	ldr	w0, [x0]
    c074:	tbnz	w0, #4, c09c <scols_table_enable_ascii@@SMARTCOLS_2.25+0x4c>
    c078:	cmp	w20, #0x0
    c07c:	cset	w1, ne  // ne = any
    c080:	ldrb	w0, [x19, #248]
    c084:	bfxil	w0, w1, #0, #1
    c088:	strb	w0, [x19, #248]
    c08c:	mov	w0, #0x0                   	// #0
    c090:	ldp	x19, x20, [sp, #16]
    c094:	ldp	x29, x30, [sp], #48
    c098:	ret
    c09c:	str	x21, [sp, #32]
    c0a0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c0a4:	ldr	x0, [x0, #4016]
    c0a8:	ldr	x21, [x0]
    c0ac:	bl	76f0 <getpid@plt>
    c0b0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c0b4:	add	x4, x4, #0x4b0
    c0b8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c0bc:	add	x3, x3, #0x3b8
    c0c0:	mov	w2, w0
    c0c4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c0c8:	add	x1, x1, #0x3c8
    c0cc:	mov	x0, x21
    c0d0:	bl	81c0 <fprintf@plt>
    c0d4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c0d8:	add	x0, x0, #0x658
    c0dc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c0e0:	add	x2, x2, #0x650
    c0e4:	cmp	w20, #0x0
    c0e8:	csel	x2, x2, x0, ne  // ne = any
    c0ec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c0f0:	add	x1, x1, #0x6a8
    c0f4:	mov	x0, x19
    c0f8:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c0fc:	ldr	x21, [sp, #32]
    c100:	b	c078 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x28>
    c104:	mov	w0, #0xffffffea            	// #-22
    c108:	ret

000000000000c10c <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    c10c:	cbz	x0, c1c0 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0xb4>
    c110:	stp	x29, x30, [sp, #-48]!
    c114:	mov	x29, sp
    c118:	stp	x19, x20, [sp, #16]
    c11c:	mov	x19, x0
    c120:	mov	w20, w1
    c124:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c128:	ldr	x0, [x0, #4024]
    c12c:	ldr	w0, [x0]
    c130:	tbnz	w0, #4, c158 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x4c>
    c134:	cmp	w20, #0x0
    c138:	cset	w1, ne  // ne = any
    c13c:	ldrb	w0, [x19, #249]
    c140:	bfi	w0, w1, #3, #1
    c144:	strb	w0, [x19, #249]
    c148:	mov	w0, #0x0                   	// #0
    c14c:	ldp	x19, x20, [sp, #16]
    c150:	ldp	x29, x30, [sp], #48
    c154:	ret
    c158:	str	x21, [sp, #32]
    c15c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c160:	ldr	x0, [x0, #4016]
    c164:	ldr	x21, [x0]
    c168:	bl	76f0 <getpid@plt>
    c16c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c170:	add	x4, x4, #0x4b0
    c174:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c178:	add	x3, x3, #0x3b8
    c17c:	mov	w2, w0
    c180:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c184:	add	x1, x1, #0x3c8
    c188:	mov	x0, x21
    c18c:	bl	81c0 <fprintf@plt>
    c190:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c194:	add	x0, x0, #0x658
    c198:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c19c:	add	x2, x2, #0x650
    c1a0:	cmp	w20, #0x0
    c1a4:	csel	x2, x2, x0, ne  // ne = any
    c1a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c1ac:	add	x1, x1, #0x6b8
    c1b0:	mov	x0, x19
    c1b4:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c1b8:	ldr	x21, [sp, #32]
    c1bc:	b	c134 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x28>
    c1c0:	mov	w0, #0xffffffea            	// #-22
    c1c4:	ret

000000000000c1c8 <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    c1c8:	cbz	x0, c27c <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0xb4>
    c1cc:	stp	x29, x30, [sp, #-48]!
    c1d0:	mov	x29, sp
    c1d4:	stp	x19, x20, [sp, #16]
    c1d8:	mov	x19, x0
    c1dc:	mov	w20, w1
    c1e0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c1e4:	ldr	x0, [x0, #4024]
    c1e8:	ldr	w0, [x0]
    c1ec:	tbnz	w0, #4, c214 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x4c>
    c1f0:	cmp	w20, #0x0
    c1f4:	cset	w1, ne  // ne = any
    c1f8:	ldrb	w0, [x19, #248]
    c1fc:	bfi	w0, w1, #7, #1
    c200:	strb	w0, [x19, #248]
    c204:	mov	w0, #0x0                   	// #0
    c208:	ldp	x19, x20, [sp, #16]
    c20c:	ldp	x29, x30, [sp], #48
    c210:	ret
    c214:	str	x21, [sp, #32]
    c218:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c21c:	ldr	x0, [x0, #4016]
    c220:	ldr	x21, [x0]
    c224:	bl	76f0 <getpid@plt>
    c228:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c22c:	add	x4, x4, #0x4b0
    c230:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c234:	add	x3, x3, #0x3b8
    c238:	mov	w2, w0
    c23c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c240:	add	x1, x1, #0x3c8
    c244:	mov	x0, x21
    c248:	bl	81c0 <fprintf@plt>
    c24c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c250:	add	x0, x0, #0x658
    c254:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c258:	add	x2, x2, #0x650
    c25c:	cmp	w20, #0x0
    c260:	csel	x2, x2, x0, ne  // ne = any
    c264:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c268:	add	x1, x1, #0x6c8
    c26c:	mov	x0, x19
    c270:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c274:	ldr	x21, [sp, #32]
    c278:	b	c1f0 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x28>
    c27c:	mov	w0, #0xffffffea            	// #-22
    c280:	ret

000000000000c284 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    c284:	cbz	x0, c340 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xbc>
    c288:	stp	x29, x30, [sp, #-48]!
    c28c:	mov	x29, sp
    c290:	stp	x19, x20, [sp, #16]
    c294:	mov	x19, x0
    c298:	mov	w20, w1
    c29c:	ldrb	w0, [x0, #248]
    c2a0:	tbnz	w0, #6, c348 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xc4>
    c2a4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c2a8:	ldr	x0, [x0, #4024]
    c2ac:	ldr	w0, [x0]
    c2b0:	tbnz	w0, #4, c2d8 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x54>
    c2b4:	cmp	w20, #0x0
    c2b8:	cset	w1, ne  // ne = any
    c2bc:	ldrb	w0, [x19, #248]
    c2c0:	bfi	w0, w1, #5, #1
    c2c4:	strb	w0, [x19, #248]
    c2c8:	mov	w0, #0x0                   	// #0
    c2cc:	ldp	x19, x20, [sp, #16]
    c2d0:	ldp	x29, x30, [sp], #48
    c2d4:	ret
    c2d8:	str	x21, [sp, #32]
    c2dc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c2e0:	ldr	x0, [x0, #4016]
    c2e4:	ldr	x21, [x0]
    c2e8:	bl	76f0 <getpid@plt>
    c2ec:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c2f0:	add	x4, x4, #0x4b0
    c2f4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c2f8:	add	x3, x3, #0x3b8
    c2fc:	mov	w2, w0
    c300:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c304:	add	x1, x1, #0x3c8
    c308:	mov	x0, x21
    c30c:	bl	81c0 <fprintf@plt>
    c310:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c314:	add	x0, x0, #0x658
    c318:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c31c:	add	x2, x2, #0x650
    c320:	cmp	w20, #0x0
    c324:	csel	x2, x2, x0, ne  // ne = any
    c328:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c32c:	add	x1, x1, #0x6e0
    c330:	mov	x0, x19
    c334:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c338:	ldr	x21, [sp, #32]
    c33c:	b	c2b4 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x30>
    c340:	mov	w0, #0xffffffea            	// #-22
    c344:	ret
    c348:	mov	w0, #0xffffffea            	// #-22
    c34c:	b	c2cc <scols_table_enable_maxout@@SMARTCOLS_2.25+0x48>

000000000000c350 <scols_table_enable_minout@@SMARTCOLS_2.35>:
    c350:	cbz	x0, c40c <scols_table_enable_minout@@SMARTCOLS_2.35+0xbc>
    c354:	stp	x29, x30, [sp, #-48]!
    c358:	mov	x29, sp
    c35c:	stp	x19, x20, [sp, #16]
    c360:	mov	x19, x0
    c364:	mov	w20, w1
    c368:	ldrb	w0, [x0, #248]
    c36c:	tbnz	w0, #5, c414 <scols_table_enable_minout@@SMARTCOLS_2.35+0xc4>
    c370:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c374:	ldr	x0, [x0, #4024]
    c378:	ldr	w0, [x0]
    c37c:	tbnz	w0, #4, c3a4 <scols_table_enable_minout@@SMARTCOLS_2.35+0x54>
    c380:	cmp	w20, #0x0
    c384:	cset	w1, ne  // ne = any
    c388:	ldrb	w0, [x19, #248]
    c38c:	bfi	w0, w1, #6, #1
    c390:	strb	w0, [x19, #248]
    c394:	mov	w0, #0x0                   	// #0
    c398:	ldp	x19, x20, [sp, #16]
    c39c:	ldp	x29, x30, [sp], #48
    c3a0:	ret
    c3a4:	str	x21, [sp, #32]
    c3a8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c3ac:	ldr	x0, [x0, #4016]
    c3b0:	ldr	x21, [x0]
    c3b4:	bl	76f0 <getpid@plt>
    c3b8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c3bc:	add	x4, x4, #0x4b0
    c3c0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c3c4:	add	x3, x3, #0x3b8
    c3c8:	mov	w2, w0
    c3cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c3d0:	add	x1, x1, #0x3c8
    c3d4:	mov	x0, x21
    c3d8:	bl	81c0 <fprintf@plt>
    c3dc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c3e0:	add	x0, x0, #0x658
    c3e4:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c3e8:	add	x2, x2, #0x650
    c3ec:	cmp	w20, #0x0
    c3f0:	csel	x2, x2, x0, ne  // ne = any
    c3f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c3f8:	add	x1, x1, #0x6f0
    c3fc:	mov	x0, x19
    c400:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c404:	ldr	x21, [sp, #32]
    c408:	b	c380 <scols_table_enable_minout@@SMARTCOLS_2.35+0x30>
    c40c:	mov	w0, #0xffffffea            	// #-22
    c410:	ret
    c414:	mov	w0, #0xffffffea            	// #-22
    c418:	b	c398 <scols_table_enable_minout@@SMARTCOLS_2.35+0x48>

000000000000c41c <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    c41c:	cbz	x0, c4d0 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0xb4>
    c420:	stp	x29, x30, [sp, #-48]!
    c424:	mov	x29, sp
    c428:	stp	x19, x20, [sp, #16]
    c42c:	mov	x19, x0
    c430:	mov	w20, w1
    c434:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c438:	ldr	x0, [x0, #4024]
    c43c:	ldr	w0, [x0]
    c440:	tbnz	w0, #4, c468 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x4c>
    c444:	cmp	w20, #0x0
    c448:	cset	w1, ne  // ne = any
    c44c:	ldrb	w0, [x19, #249]
    c450:	bfi	w0, w1, #6, #1
    c454:	strb	w0, [x19, #249]
    c458:	mov	w0, #0x0                   	// #0
    c45c:	ldp	x19, x20, [sp, #16]
    c460:	ldp	x29, x30, [sp], #48
    c464:	ret
    c468:	str	x21, [sp, #32]
    c46c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c470:	ldr	x0, [x0, #4016]
    c474:	ldr	x21, [x0]
    c478:	bl	76f0 <getpid@plt>
    c47c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c480:	add	x4, x4, #0x4b0
    c484:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c488:	add	x3, x3, #0x3b8
    c48c:	mov	w2, w0
    c490:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c494:	add	x1, x1, #0x3c8
    c498:	mov	x0, x21
    c49c:	bl	81c0 <fprintf@plt>
    c4a0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c4a4:	add	x0, x0, #0x658
    c4a8:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c4ac:	add	x2, x2, #0x650
    c4b0:	cmp	w20, #0x0
    c4b4:	csel	x2, x2, x0, ne  // ne = any
    c4b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c4bc:	add	x1, x1, #0x700
    c4c0:	mov	x0, x19
    c4c4:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c4c8:	ldr	x21, [sp, #32]
    c4cc:	b	c444 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x28>
    c4d0:	mov	w0, #0xffffffea            	// #-22
    c4d4:	ret

000000000000c4d8 <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    c4d8:	ldrb	w0, [x0, #249]
    c4dc:	ubfx	x0, x0, #6, #1
    c4e0:	ret

000000000000c4e4 <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    c4e4:	cbz	x0, c598 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xb4>
    c4e8:	stp	x29, x30, [sp, #-48]!
    c4ec:	mov	x29, sp
    c4f0:	stp	x19, x20, [sp, #16]
    c4f4:	mov	x19, x0
    c4f8:	mov	w20, w1
    c4fc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c500:	ldr	x0, [x0, #4024]
    c504:	ldr	w0, [x0]
    c508:	tbnz	w0, #4, c530 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x4c>
    c50c:	cmp	w20, #0x0
    c510:	cset	w1, ne  // ne = any
    c514:	ldrb	w0, [x19, #249]
    c518:	bfi	w0, w1, #4, #1
    c51c:	strb	w0, [x19, #249]
    c520:	mov	w0, #0x0                   	// #0
    c524:	ldp	x19, x20, [sp, #16]
    c528:	ldp	x29, x30, [sp], #48
    c52c:	ret
    c530:	str	x21, [sp, #32]
    c534:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c538:	ldr	x0, [x0, #4016]
    c53c:	ldr	x21, [x0]
    c540:	bl	76f0 <getpid@plt>
    c544:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c548:	add	x4, x4, #0x4b0
    c54c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c550:	add	x3, x3, #0x3b8
    c554:	mov	w2, w0
    c558:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c55c:	add	x1, x1, #0x3c8
    c560:	mov	x0, x21
    c564:	bl	81c0 <fprintf@plt>
    c568:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c56c:	add	x0, x0, #0x658
    c570:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c574:	add	x2, x2, #0x650
    c578:	cmp	w20, #0x0
    c57c:	csel	x2, x2, x0, ne  // ne = any
    c580:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c584:	add	x1, x1, #0x710
    c588:	mov	x0, x19
    c58c:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c590:	ldr	x21, [sp, #32]
    c594:	b	c50c <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x28>
    c598:	mov	w0, #0xffffffea            	// #-22
    c59c:	ret

000000000000c5a0 <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    c5a0:	ldrb	w0, [x0, #249]
    c5a4:	ubfx	x0, x0, #4, #1
    c5a8:	ret

000000000000c5ac <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    c5ac:	ldrb	w0, [x0, #248]
    c5b0:	ubfx	x0, x0, #1, #1
    c5b4:	ret

000000000000c5b8 <scols_table_is_empty@@SMARTCOLS_2.25>:
    c5b8:	ldr	x0, [x0, #32]
    c5bc:	cmp	x0, #0x0
    c5c0:	cset	w0, eq  // eq = none
    c5c4:	ret

000000000000c5c8 <scols_table_is_ascii@@SMARTCOLS_2.25>:
    c5c8:	ldrb	w0, [x0, #248]
    c5cc:	and	w0, w0, #0x1
    c5d0:	ret

000000000000c5d4 <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    c5d4:	stp	x29, x30, [sp, #-48]!
    c5d8:	mov	x29, sp
    c5dc:	stp	x19, x20, [sp, #16]
    c5e0:	cbz	x0, c804 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x230>
    c5e4:	stp	x21, x22, [sp, #32]
    c5e8:	mov	x22, x0
    c5ec:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c5f0:	ldr	x1, [x1, #4024]
    c5f4:	ldr	w0, [x1]
    c5f8:	tbnz	w0, #4, c718 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x144>
    c5fc:	bl	7c10 <scols_new_symbols@plt>
    c600:	mov	x19, x0
    c604:	cbz	x0, c80c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x238>
    c608:	mov	x0, x22
    c60c:	bl	76c0 <scols_table_is_ascii@plt>
    c610:	cbnz	w0, c62c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x58>
    c614:	mov	w0, #0xe                   	// #14
    c618:	bl	7700 <nl_langinfo@plt>
    c61c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c620:	add	x1, x1, #0x738
    c624:	bl	7b80 <strcmp@plt>
    c628:	cbz	w0, c760 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x18c>
    c62c:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c630:	add	x20, x20, #0x7a8
    c634:	mov	x1, x20
    c638:	mov	x0, x19
    c63c:	bl	7320 <scols_symbols_set_branch@plt>
    c640:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c644:	add	x1, x1, #0x7b0
    c648:	mov	x0, x19
    c64c:	bl	8130 <scols_symbols_set_vertical@plt>
    c650:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c654:	add	x21, x21, #0x7b8
    c658:	mov	x1, x21
    c65c:	mov	x0, x19
    c660:	bl	7ea0 <scols_symbols_set_right@plt>
    c664:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c668:	add	x1, x1, #0x7c0
    c66c:	mov	x0, x19
    c670:	bl	76b0 <scols_symbols_set_group_horizontal@plt>
    c674:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c678:	add	x1, x1, #0x7c8
    c67c:	mov	x0, x19
    c680:	bl	7750 <scols_symbols_set_group_vertical@plt>
    c684:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c688:	add	x1, x1, #0x7d0
    c68c:	mov	x0, x19
    c690:	bl	80d0 <scols_symbols_set_group_first_member@plt>
    c694:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c698:	add	x1, x1, #0x7d8
    c69c:	mov	x0, x19
    c6a0:	bl	7cc0 <scols_symbols_set_group_last_member@plt>
    c6a4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c6a8:	add	x1, x1, #0x7e0
    c6ac:	mov	x0, x19
    c6b0:	bl	7ab0 <scols_symbols_set_group_middle_member@plt>
    c6b4:	mov	x1, x21
    c6b8:	mov	x0, x19
    c6bc:	bl	7ec0 <scols_symbols_set_group_last_child@plt>
    c6c0:	mov	x1, x20
    c6c4:	mov	x0, x19
    c6c8:	bl	7a20 <scols_symbols_set_group_middle_child@plt>
    c6cc:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c6d0:	add	x20, x20, #0x7e8
    c6d4:	mov	x1, x20
    c6d8:	mov	x0, x19
    c6dc:	bl	7c70 <scols_symbols_set_title_padding@plt>
    c6e0:	mov	x1, x20
    c6e4:	mov	x0, x19
    c6e8:	bl	7f00 <scols_symbols_set_cell_padding@plt>
    c6ec:	mov	x1, x19
    c6f0:	mov	x0, x22
    c6f4:	bl	7b00 <scols_table_set_symbols@plt>
    c6f8:	mov	w20, w0
    c6fc:	mov	x0, x19
    c700:	bl	73f0 <scols_unref_symbols@plt>
    c704:	ldp	x21, x22, [sp, #32]
    c708:	mov	w0, w20
    c70c:	ldp	x19, x20, [sp, #16]
    c710:	ldp	x29, x30, [sp], #48
    c714:	ret
    c718:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c71c:	ldr	x0, [x0, #4016]
    c720:	ldr	x19, [x0]
    c724:	bl	76f0 <getpid@plt>
    c728:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c72c:	add	x4, x4, #0x4b0
    c730:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c734:	add	x3, x3, #0x3b8
    c738:	mov	w2, w0
    c73c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c740:	add	x1, x1, #0x3c8
    c744:	mov	x0, x19
    c748:	bl	81c0 <fprintf@plt>
    c74c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c750:	add	x1, x1, #0x720
    c754:	mov	x0, x22
    c758:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c75c:	b	c5fc <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x28>
    c760:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c764:	add	x1, x1, #0x740
    c768:	mov	x0, x19
    c76c:	bl	7320 <scols_symbols_set_branch@plt>
    c770:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c774:	add	x1, x1, #0x748
    c778:	mov	x0, x19
    c77c:	bl	8130 <scols_symbols_set_vertical@plt>
    c780:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c784:	add	x1, x1, #0x750
    c788:	mov	x0, x19
    c78c:	bl	7ea0 <scols_symbols_set_right@plt>
    c790:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c794:	add	x1, x1, #0x758
    c798:	mov	x0, x19
    c79c:	bl	76b0 <scols_symbols_set_group_horizontal@plt>
    c7a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c7a4:	add	x1, x1, #0x760
    c7a8:	mov	x0, x19
    c7ac:	bl	7750 <scols_symbols_set_group_vertical@plt>
    c7b0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c7b4:	add	x1, x1, #0x768
    c7b8:	mov	x0, x19
    c7bc:	bl	80d0 <scols_symbols_set_group_first_member@plt>
    c7c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c7c4:	add	x1, x1, #0x778
    c7c8:	mov	x0, x19
    c7cc:	bl	7cc0 <scols_symbols_set_group_last_member@plt>
    c7d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c7d4:	add	x1, x1, #0x788
    c7d8:	mov	x0, x19
    c7dc:	bl	7ab0 <scols_symbols_set_group_middle_member@plt>
    c7e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c7e4:	add	x1, x1, #0x798
    c7e8:	mov	x0, x19
    c7ec:	bl	7ec0 <scols_symbols_set_group_last_child@plt>
    c7f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c7f4:	add	x1, x1, #0x7a0
    c7f8:	mov	x0, x19
    c7fc:	bl	7a20 <scols_symbols_set_group_middle_child@plt>
    c800:	b	c6cc <scols_table_set_default_symbols@@SMARTCOLS_2.29+0xf8>
    c804:	mov	w20, #0xffffffea            	// #-22
    c808:	b	c708 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x134>
    c80c:	mov	w20, #0xfffffff4            	// #-12
    c810:	ldp	x21, x22, [sp, #32]
    c814:	b	c708 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x134>

000000000000c818 <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    c818:	ldrb	w0, [x0, #249]
    c81c:	ubfx	x0, x0, #3, #1
    c820:	ret

000000000000c824 <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    c824:	ldrb	w0, [x0, #248]
    c828:	ubfx	x0, x0, #7, #1
    c82c:	ret

000000000000c830 <scols_table_is_export@@SMARTCOLS_2.25>:
    c830:	ldr	w0, [x0, #224]
    c834:	cmp	w0, #0x2
    c838:	cset	w0, eq  // eq = none
    c83c:	ret

000000000000c840 <scols_table_is_raw@@SMARTCOLS_2.25>:
    c840:	ldr	w0, [x0, #224]
    c844:	cmp	w0, #0x1
    c848:	cset	w0, eq  // eq = none
    c84c:	ret

000000000000c850 <scols_table_is_json@@SMARTCOLS_2.27>:
    c850:	ldr	w0, [x0, #224]
    c854:	cmp	w0, #0x3
    c858:	cset	w0, eq  // eq = none
    c85c:	ret

000000000000c860 <scols_table_is_maxout@@SMARTCOLS_2.25>:
    c860:	ldrb	w0, [x0, #248]
    c864:	ubfx	x0, x0, #5, #1
    c868:	ret

000000000000c86c <scols_table_is_minout@@SMARTCOLS_2.35>:
    c86c:	ldrb	w0, [x0, #248]
    c870:	ubfx	x0, x0, #6, #1
    c874:	ret

000000000000c878 <scols_table_is_tree@@SMARTCOLS_2.25>:
    c878:	ldr	x0, [x0, #24]
    c87c:	cmp	x0, #0x0
    c880:	cset	w0, ne  // ne = any
    c884:	ret

000000000000c888 <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    c888:	cbz	x0, c8d0 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x48>
    c88c:	stp	x29, x30, [sp, #-32]!
    c890:	mov	x29, sp
    c894:	stp	x19, x20, [sp, #16]
    c898:	mov	x20, x0
    c89c:	mov	x19, x1
    c8a0:	cbz	x1, c8b4 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x2c>
    c8a4:	mov	x0, x1
    c8a8:	bl	79f0 <strdup@plt>
    c8ac:	mov	x19, x0
    c8b0:	cbz	x0, c8d8 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x50>
    c8b4:	ldr	x0, [x20, #80]
    c8b8:	bl	7c20 <free@plt>
    c8bc:	str	x19, [x20, #80]
    c8c0:	mov	w0, #0x0                   	// #0
    c8c4:	ldp	x19, x20, [sp, #16]
    c8c8:	ldp	x29, x30, [sp], #32
    c8cc:	ret
    c8d0:	mov	w0, #0xffffffea            	// #-22
    c8d4:	ret
    c8d8:	mov	w0, #0xfffffff4            	// #-12
    c8dc:	b	c8c4 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x3c>

000000000000c8e0 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    c8e0:	cbz	x0, c928 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x48>
    c8e4:	stp	x29, x30, [sp, #-32]!
    c8e8:	mov	x29, sp
    c8ec:	stp	x19, x20, [sp, #16]
    c8f0:	mov	x20, x0
    c8f4:	mov	x19, x1
    c8f8:	cbz	x1, c90c <scols_table_set_line_separator@@SMARTCOLS_2.25+0x2c>
    c8fc:	mov	x0, x1
    c900:	bl	79f0 <strdup@plt>
    c904:	mov	x19, x0
    c908:	cbz	x0, c930 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x50>
    c90c:	ldr	x0, [x20, #88]
    c910:	bl	7c20 <free@plt>
    c914:	str	x19, [x20, #88]
    c918:	mov	w0, #0x0                   	// #0
    c91c:	ldp	x19, x20, [sp, #16]
    c920:	ldp	x29, x30, [sp], #32
    c924:	ret
    c928:	mov	w0, #0xffffffea            	// #-22
    c92c:	ret
    c930:	mov	w0, #0xfffffff4            	// #-12
    c934:	b	c91c <scols_table_set_line_separator@@SMARTCOLS_2.25+0x3c>

000000000000c938 <scols_copy_table@@SMARTCOLS_2.25>:
    c938:	stp	x29, x30, [sp, #-112]!
    c93c:	mov	x29, sp
    c940:	stp	x19, x20, [sp, #16]
    c944:	mov	x20, x0
    c948:	cbz	x0, cb04 <scols_copy_table@@SMARTCOLS_2.25+0x1cc>
    c94c:	bl	79e0 <scols_new_table@plt>
    c950:	mov	x19, x0
    c954:	cbz	x0, ca28 <scols_copy_table@@SMARTCOLS_2.25+0xf0>
    c958:	stp	x21, x22, [sp, #32]
    c95c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c960:	ldr	x0, [x0, #4024]
    c964:	ldr	w0, [x0]
    c968:	tbnz	w0, #4, c994 <scols_copy_table@@SMARTCOLS_2.25+0x5c>
    c96c:	ldr	x1, [x20, #176]
    c970:	cbz	x1, c97c <scols_copy_table@@SMARTCOLS_2.25+0x44>
    c974:	mov	x0, x19
    c978:	bl	7b00 <scols_table_set_symbols@plt>
    c97c:	mov	w1, #0x0                   	// #0
    c980:	add	x0, sp, #0x48
    c984:	bl	7470 <scols_reset_iter@plt>
    c988:	add	x22, sp, #0x60
    c98c:	add	x21, sp, #0x48
    c990:	b	c9e4 <scols_copy_table@@SMARTCOLS_2.25+0xac>
    c994:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    c998:	ldr	x0, [x0, #4016]
    c99c:	ldr	x21, [x0]
    c9a0:	bl	76f0 <getpid@plt>
    c9a4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c9a8:	add	x4, x4, #0x4b0
    c9ac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c9b0:	add	x3, x3, #0x3b8
    c9b4:	mov	w2, w0
    c9b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c9bc:	add	x1, x1, #0x3c8
    c9c0:	mov	x0, x21
    c9c4:	bl	81c0 <fprintf@plt>
    c9c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    c9cc:	add	x1, x1, #0x3d8
    c9d0:	mov	x0, x20
    c9d4:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    c9d8:	b	c96c <scols_copy_table@@SMARTCOLS_2.25+0x34>
    c9dc:	ldr	x0, [sp, #96]
    c9e0:	bl	8140 <scols_unref_column@plt>
    c9e4:	mov	x2, x22
    c9e8:	mov	x1, x21
    c9ec:	mov	x0, x20
    c9f0:	bl	7f40 <scols_table_next_column@plt>
    c9f4:	cbnz	w0, ca38 <scols_copy_table@@SMARTCOLS_2.25+0x100>
    c9f8:	ldr	x0, [sp, #96]
    c9fc:	bl	7de0 <scols_copy_column@plt>
    ca00:	mov	x1, x0
    ca04:	str	x0, [sp, #96]
    ca08:	cbz	x0, ca18 <scols_copy_table@@SMARTCOLS_2.25+0xe0>
    ca0c:	mov	x0, x19
    ca10:	bl	74a0 <scols_table_add_column@plt>
    ca14:	cbz	w0, c9dc <scols_copy_table@@SMARTCOLS_2.25+0xa4>
    ca18:	mov	x0, x19
    ca1c:	bl	7e00 <scols_unref_table@plt>
    ca20:	mov	x19, #0x0                   	// #0
    ca24:	ldp	x21, x22, [sp, #32]
    ca28:	mov	x0, x19
    ca2c:	ldp	x19, x20, [sp, #16]
    ca30:	ldp	x29, x30, [sp], #112
    ca34:	ret
    ca38:	str	x23, [sp, #48]
    ca3c:	mov	w1, #0x0                   	// #0
    ca40:	add	x0, sp, #0x48
    ca44:	bl	7470 <scols_reset_iter@plt>
    ca48:	add	x23, sp, #0x68
    ca4c:	add	x22, sp, #0x48
    ca50:	b	ca64 <scols_copy_table@@SMARTCOLS_2.25+0x12c>
    ca54:	mov	x1, x21
    ca58:	bl	7eb0 <scols_line_add_child@plt>
    ca5c:	mov	x0, x21
    ca60:	bl	7970 <scols_unref_line@plt>
    ca64:	mov	x2, x23
    ca68:	mov	x1, x22
    ca6c:	mov	x0, x20
    ca70:	bl	7df0 <scols_table_next_line@plt>
    ca74:	cbnz	w0, cab8 <scols_copy_table@@SMARTCOLS_2.25+0x180>
    ca78:	ldr	x0, [sp, #104]
    ca7c:	bl	77a0 <scols_copy_line@plt>
    ca80:	mov	x21, x0
    ca84:	cbz	x0, caec <scols_copy_table@@SMARTCOLS_2.25+0x1b4>
    ca88:	mov	x1, x0
    ca8c:	mov	x0, x19
    ca90:	bl	8030 <scols_table_add_line@plt>
    ca94:	cbnz	w0, caf4 <scols_copy_table@@SMARTCOLS_2.25+0x1bc>
    ca98:	ldr	x0, [sp, #104]
    ca9c:	ldr	x0, [x0, #112]
    caa0:	cbz	x0, ca5c <scols_copy_table@@SMARTCOLS_2.25+0x124>
    caa4:	ldr	x1, [x0, #8]
    caa8:	mov	x0, x19
    caac:	bl	77e0 <scols_table_get_line@plt>
    cab0:	cbnz	x0, ca54 <scols_copy_table@@SMARTCOLS_2.25+0x11c>
    cab4:	b	ca5c <scols_copy_table@@SMARTCOLS_2.25+0x124>
    cab8:	ldr	x1, [x20, #80]
    cabc:	mov	x0, x19
    cac0:	bl	7e10 <scols_table_set_column_separator@plt>
    cac4:	cbnz	w0, cafc <scols_copy_table@@SMARTCOLS_2.25+0x1c4>
    cac8:	ldr	x1, [x20, #88]
    cacc:	mov	x0, x19
    cad0:	bl	7f90 <scols_table_set_line_separator@plt>
    cad4:	cbnz	w0, cae4 <scols_copy_table@@SMARTCOLS_2.25+0x1ac>
    cad8:	ldp	x21, x22, [sp, #32]
    cadc:	ldr	x23, [sp, #48]
    cae0:	b	ca28 <scols_copy_table@@SMARTCOLS_2.25+0xf0>
    cae4:	ldr	x23, [sp, #48]
    cae8:	b	ca18 <scols_copy_table@@SMARTCOLS_2.25+0xe0>
    caec:	ldr	x23, [sp, #48]
    caf0:	b	ca18 <scols_copy_table@@SMARTCOLS_2.25+0xe0>
    caf4:	ldr	x23, [sp, #48]
    caf8:	b	ca18 <scols_copy_table@@SMARTCOLS_2.25+0xe0>
    cafc:	ldr	x23, [sp, #48]
    cb00:	b	ca18 <scols_copy_table@@SMARTCOLS_2.25+0xe0>
    cb04:	mov	x19, x0
    cb08:	b	ca28 <scols_copy_table@@SMARTCOLS_2.25+0xf0>

000000000000cb0c <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    cb0c:	ldr	x0, [x0, #80]
    cb10:	ret

000000000000cb14 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    cb14:	ldr	x0, [x0, #88]
    cb18:	ret

000000000000cb1c <scols_sort_table@@SMARTCOLS_2.25>:
    cb1c:	cmp	x0, #0x0
    cb20:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    cb24:	b.eq	ce6c <scols_sort_table@@SMARTCOLS_2.25+0x350>  // b.none
    cb28:	stp	x29, x30, [sp, #-304]!
    cb2c:	mov	x29, sp
    cb30:	stp	x23, x24, [sp, #48]
    cb34:	stp	x25, x26, [sp, #64]
    cb38:	mov	x26, x0
    cb3c:	mov	x23, x1
    cb40:	ldr	x0, [x1, #128]
    cb44:	cbz	x0, ce74 <scols_sort_table@@SMARTCOLS_2.25+0x358>
    cb48:	stp	x19, x20, [sp, #16]
    cb4c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    cb50:	ldr	x0, [x0, #4024]
    cb54:	ldr	w0, [x0]
    cb58:	tbnz	w0, #4, cbcc <scols_sort_table@@SMARTCOLS_2.25+0xb0>
    cb5c:	add	x0, x26, #0x70
    cb60:	mov	x1, x0
    cb64:	str	x0, [sp, #104]
    cb68:	ldr	x0, [x26, #112]
    cb6c:	cmp	x1, x0
    cb70:	b.eq	cdfc <scols_sort_table@@SMARTCOLS_2.25+0x2e0>  // b.none
    cb74:	stp	x21, x22, [sp, #32]
    cb78:	stp	xzr, xzr, [sp, #136]
    cb7c:	stp	xzr, xzr, [sp, #152]
    cb80:	stp	xzr, xzr, [sp, #168]
    cb84:	stp	xzr, xzr, [sp, #184]
    cb88:	stp	xzr, xzr, [sp, #200]
    cb8c:	stp	xzr, xzr, [sp, #216]
    cb90:	stp	xzr, xzr, [sp, #232]
    cb94:	stp	xzr, xzr, [sp, #248]
    cb98:	add	x0, sp, #0x200
    cb9c:	stp	xzr, xzr, [x0, #-248]
    cba0:	add	x0, sp, #0x210
    cba4:	stp	xzr, xzr, [x0, #-248]
    cba8:	str	xzr, [sp, #296]
    cbac:	ldr	x0, [x26, #120]
    cbb0:	str	xzr, [x0]
    cbb4:	ldr	x19, [x26, #112]
    cbb8:	cbz	x19, ce7c <scols_sort_table@@SMARTCOLS_2.25+0x360>
    cbbc:	stp	x27, x28, [sp, #80]
    cbc0:	mov	x24, #0x0                   	// #0
    cbc4:	add	x28, sp, #0x88
    cbc8:	b	cca4 <scols_sort_table@@SMARTCOLS_2.25+0x188>
    cbcc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    cbd0:	ldr	x0, [x0, #4016]
    cbd4:	ldr	x19, [x0]
    cbd8:	bl	76f0 <getpid@plt>
    cbdc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cbe0:	add	x4, x4, #0x4b0
    cbe4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cbe8:	add	x3, x3, #0x3b8
    cbec:	mov	w2, w0
    cbf0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cbf4:	add	x1, x1, #0x3c8
    cbf8:	mov	x0, x19
    cbfc:	bl	81c0 <fprintf@plt>
    cc00:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cc04:	add	x1, x1, #0x7f0
    cc08:	mov	x0, x26
    cc0c:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    cc10:	b	cb5c <scols_sort_table@@SMARTCOLS_2.25+0x40>
    cc14:	str	x20, [x22]
    cc18:	ldr	x20, [x20]
    cc1c:	ldr	x22, [x22]
    cc20:	cmp	x20, #0x0
    cc24:	ccmp	x21, #0x0, #0x4, ne  // ne = any
    cc28:	b.eq	cc50 <scols_sort_table@@SMARTCOLS_2.25+0x134>  // b.none
    cc2c:	mov	x2, x23
    cc30:	mov	x1, x21
    cc34:	mov	x0, x20
    cc38:	bl	a2c4 <scols_copy_line@@SMARTCOLS_2.25+0x318>
    cc3c:	cmp	w0, #0x0
    cc40:	b.le	cc14 <scols_sort_table@@SMARTCOLS_2.25+0xf8>
    cc44:	str	x21, [x22]
    cc48:	ldr	x21, [x21]
    cc4c:	b	cc1c <scols_sort_table@@SMARTCOLS_2.25+0x100>
    cc50:	cmp	x20, #0x0
    cc54:	csel	x20, x20, x21, ne  // ne = any
    cc58:	str	x20, [x22]
    cc5c:	ldr	x21, [sp, #120]
    cc60:	str	xzr, [x27]
    cc64:	add	x0, x25, #0x1
    cc68:	ldr	x20, [x27, #8]!
    cc6c:	cbz	x20, cc88 <scols_sort_table@@SMARTCOLS_2.25+0x16c>
    cc70:	mov	x25, x0
    cc74:	cmp	x20, #0x0
    cc78:	add	x22, sp, #0x78
    cc7c:	ccmp	x21, #0x0, #0x4, ne  // ne = any
    cc80:	b.ne	cc2c <scols_sort_table@@SMARTCOLS_2.25+0x110>  // b.any
    cc84:	b	cc50 <scols_sort_table@@SMARTCOLS_2.25+0x134>
    cc88:	cmp	x0, x24
    cc8c:	b.ls	cc9c <scols_sort_table@@SMARTCOLS_2.25+0x180>  // b.plast
    cc90:	cmp	x0, #0x14
    cc94:	csel	x24, x0, x25, cc  // cc = lo, ul, last
    cc98:	mov	x0, x24
    cc9c:	str	x21, [x28, x0, lsl #3]
    cca0:	cbz	x19, cccc <scols_sort_table@@SMARTCOLS_2.25+0x1b0>
    cca4:	mov	x21, x19
    cca8:	ldr	x19, [x19]
    ccac:	str	xzr, [x21]
    ccb0:	ldr	x20, [sp, #136]
    ccb4:	cbz	x20, ccc4 <scols_sort_table@@SMARTCOLS_2.25+0x1a8>
    ccb8:	add	x27, sp, #0x88
    ccbc:	mov	x25, #0x0                   	// #0
    ccc0:	b	cc74 <scols_sort_table@@SMARTCOLS_2.25+0x158>
    ccc4:	mov	x0, #0x0                   	// #0
    ccc8:	b	cc9c <scols_sort_table@@SMARTCOLS_2.25+0x180>
    cccc:	cbz	x24, ce94 <scols_sort_table@@SMARTCOLS_2.25+0x378>
    ccd0:	mov	x22, #0x1                   	// #1
    ccd4:	add	x25, sp, #0x88
    ccd8:	b	cd38 <scols_sort_table@@SMARTCOLS_2.25+0x21c>
    ccdc:	str	x20, [x21]
    cce0:	ldr	x20, [x20]
    cce4:	ldr	x21, [x21]
    cce8:	cmp	x20, #0x0
    ccec:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    ccf0:	b.eq	cd18 <scols_sort_table@@SMARTCOLS_2.25+0x1fc>  // b.none
    ccf4:	mov	x2, x23
    ccf8:	mov	x1, x19
    ccfc:	mov	x0, x20
    cd00:	bl	a2c4 <scols_copy_line@@SMARTCOLS_2.25+0x318>
    cd04:	cmp	w0, #0x0
    cd08:	b.le	ccdc <scols_sort_table@@SMARTCOLS_2.25+0x1c0>
    cd0c:	str	x19, [x21]
    cd10:	ldr	x19, [x19]
    cd14:	b	cce4 <scols_sort_table@@SMARTCOLS_2.25+0x1c8>
    cd18:	cmp	x20, #0x0
    cd1c:	csel	x20, x20, x19, ne  // ne = any
    cd20:	str	x20, [x21]
    cd24:	ldr	x19, [sp, #120]
    cd28:	add	x0, x22, #0x1
    cd2c:	cmp	x24, x22
    cd30:	b.eq	cd58 <scols_sort_table@@SMARTCOLS_2.25+0x23c>  // b.none
    cd34:	mov	x22, x0
    cd38:	add	x0, x25, x22, lsl #3
    cd3c:	ldur	x20, [x0, #-8]
    cd40:	cbz	x20, cd28 <scols_sort_table@@SMARTCOLS_2.25+0x20c>
    cd44:	cbz	x19, cd50 <scols_sort_table@@SMARTCOLS_2.25+0x234>
    cd48:	add	x21, sp, #0x78
    cd4c:	b	ccf4 <scols_sort_table@@SMARTCOLS_2.25+0x1d8>
    cd50:	add	x21, sp, #0x78
    cd54:	b	cd20 <scols_sort_table@@SMARTCOLS_2.25+0x204>
    cd58:	add	x0, sp, #0x88
    cd5c:	ldr	x21, [x0, x24, lsl #3]
    cd60:	cmp	x21, #0x0
    cd64:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    cd68:	b.eq	ce1c <scols_sort_table@@SMARTCOLS_2.25+0x300>  // b.none
    cd6c:	ldr	x20, [sp, #104]
    cd70:	b	cd90 <scols_sort_table@@SMARTCOLS_2.25+0x274>
    cd74:	str	x21, [x20]
    cd78:	str	x20, [x21, #8]
    cd7c:	ldr	x21, [x21]
    cd80:	ldr	x20, [x20]
    cd84:	cmp	x21, #0x0
    cd88:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    cd8c:	b.eq	cdb8 <scols_sort_table@@SMARTCOLS_2.25+0x29c>  // b.none
    cd90:	mov	x2, x23
    cd94:	mov	x1, x19
    cd98:	mov	x0, x21
    cd9c:	bl	a2c4 <scols_copy_line@@SMARTCOLS_2.25+0x318>
    cda0:	cmp	w0, #0x0
    cda4:	b.le	cd74 <scols_sort_table@@SMARTCOLS_2.25+0x258>
    cda8:	str	x19, [x20]
    cdac:	str	x20, [x19, #8]
    cdb0:	ldr	x19, [x19]
    cdb4:	b	cd80 <scols_sort_table@@SMARTCOLS_2.25+0x264>
    cdb8:	ldp	x27, x28, [sp, #80]
    cdbc:	cmp	x21, #0x0
    cdc0:	csel	x21, x21, x19, ne  // ne = any
    cdc4:	str	x21, [x20]
    cdc8:	ldr	x0, [x20]
    cdcc:	mov	x2, x23
    cdd0:	mov	x1, x0
    cdd4:	bl	a2c4 <scols_copy_line@@SMARTCOLS_2.25+0x318>
    cdd8:	ldr	x0, [x20]
    cddc:	str	x20, [x0, #8]
    cde0:	ldr	x20, [x20]
    cde4:	ldr	x0, [x20]
    cde8:	cbnz	x0, cdc8 <scols_sort_table@@SMARTCOLS_2.25+0x2ac>
    cdec:	ldr	x0, [sp, #104]
    cdf0:	str	x0, [x20]
    cdf4:	str	x20, [x26, #120]
    cdf8:	ldp	x21, x22, [sp, #32]
    cdfc:	mov	x0, x26
    ce00:	bl	7460 <scols_table_is_tree@plt>
    ce04:	cbnz	w0, ce28 <scols_sort_table@@SMARTCOLS_2.25+0x30c>
    ce08:	ldp	x19, x20, [sp, #16]
    ce0c:	ldp	x23, x24, [sp, #48]
    ce10:	ldp	x25, x26, [sp, #64]
    ce14:	ldp	x29, x30, [sp], #304
    ce18:	ret
    ce1c:	ldr	x20, [sp, #104]
    ce20:	ldp	x27, x28, [sp, #80]
    ce24:	b	cdbc <scols_sort_table@@SMARTCOLS_2.25+0x2a0>
    ce28:	mov	w1, #0x0                   	// #0
    ce2c:	add	x0, sp, #0x88
    ce30:	bl	7470 <scols_reset_iter@plt>
    ce34:	add	x20, sp, #0x78
    ce38:	add	x19, sp, #0x88
    ce3c:	mov	x2, x20
    ce40:	mov	x1, x19
    ce44:	mov	x0, x26
    ce48:	bl	7df0 <scols_table_next_line@plt>
    ce4c:	cbnz	w0, ce60 <scols_sort_table@@SMARTCOLS_2.25+0x344>
    ce50:	mov	x1, x23
    ce54:	ldr	x0, [sp, #120]
    ce58:	bl	a458 <scols_copy_line@@SMARTCOLS_2.25+0x4ac>
    ce5c:	b	ce3c <scols_sort_table@@SMARTCOLS_2.25+0x320>
    ce60:	mov	w0, #0x0                   	// #0
    ce64:	ldp	x19, x20, [sp, #16]
    ce68:	b	ce0c <scols_sort_table@@SMARTCOLS_2.25+0x2f0>
    ce6c:	mov	w0, #0xffffffea            	// #-22
    ce70:	ret
    ce74:	mov	w0, #0xffffffea            	// #-22
    ce78:	b	ce0c <scols_sort_table@@SMARTCOLS_2.25+0x2f0>
    ce7c:	mov	x24, #0x0                   	// #0
    ce80:	add	x0, sp, #0x88
    ce84:	ldr	x21, [x0, x24, lsl #3]
    ce88:	ldr	x20, [sp, #104]
    ce8c:	mov	x19, #0x0                   	// #0
    ce90:	b	cdbc <scols_sort_table@@SMARTCOLS_2.25+0x2a0>
    ce94:	ldp	x27, x28, [sp, #80]
    ce98:	b	ce80 <scols_sort_table@@SMARTCOLS_2.25+0x364>

000000000000ce9c <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    ce9c:	cbz	x0, cf60 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xc4>
    cea0:	stp	x29, x30, [sp, #-80]!
    cea4:	mov	x29, sp
    cea8:	stp	x19, x20, [sp, #16]
    ceac:	str	x21, [sp, #32]
    ceb0:	mov	x19, x0
    ceb4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ceb8:	ldr	x0, [x0, #4024]
    cebc:	ldr	w0, [x0]
    cec0:	tbnz	w0, #4, cedc <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x40>
    cec4:	mov	w1, #0x0                   	// #0
    cec8:	add	x0, sp, #0x30
    cecc:	bl	7470 <scols_reset_iter@plt>
    ced0:	add	x21, sp, #0x48
    ced4:	add	x20, sp, #0x30
    ced8:	b	cf28 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x8c>
    cedc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    cee0:	ldr	x0, [x0, #4016]
    cee4:	ldr	x20, [x0]
    cee8:	bl	76f0 <getpid@plt>
    ceec:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cef0:	add	x4, x4, #0x4b0
    cef4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cef8:	add	x3, x3, #0x3b8
    cefc:	mov	w2, w0
    cf00:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cf04:	add	x1, x1, #0x3c8
    cf08:	mov	x0, x20
    cf0c:	bl	81c0 <fprintf@plt>
    cf10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cf14:	add	x1, x1, #0x800
    cf18:	mov	x0, x19
    cf1c:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    cf20:	b	cec4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x28>
    cf24:	bl	a0c0 <scols_copy_line@@SMARTCOLS_2.25+0x114>
    cf28:	mov	x2, x21
    cf2c:	mov	x1, x20
    cf30:	mov	x0, x19
    cf34:	bl	7df0 <scols_table_next_line@plt>
    cf38:	cbnz	w0, cf4c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xb0>
    cf3c:	ldr	x0, [sp, #72]
    cf40:	ldr	x1, [x0, #112]
    cf44:	cbnz	x1, cf28 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x8c>
    cf48:	b	cf24 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x88>
    cf4c:	mov	w0, #0x0                   	// #0
    cf50:	ldp	x19, x20, [sp, #16]
    cf54:	ldr	x21, [sp, #32]
    cf58:	ldp	x29, x30, [sp], #80
    cf5c:	ret
    cf60:	mov	w0, #0xffffffea            	// #-22
    cf64:	ret

000000000000cf68 <scols_table_set_termforce@@SMARTCOLS_2.29>:
    cf68:	cbz	x0, cf78 <scols_table_set_termforce@@SMARTCOLS_2.29+0x10>
    cf6c:	str	w1, [x0, #64]
    cf70:	mov	w0, #0x0                   	// #0
    cf74:	ret
    cf78:	mov	w0, #0xffffffea            	// #-22
    cf7c:	b	cf74 <scols_table_set_termforce@@SMARTCOLS_2.29+0xc>

000000000000cf80 <scols_table_get_termforce@@SMARTCOLS_2.29>:
    cf80:	ldr	w0, [x0, #64]
    cf84:	ret

000000000000cf88 <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    cf88:	stp	x29, x30, [sp, #-48]!
    cf8c:	mov	x29, sp
    cf90:	stp	x19, x20, [sp, #16]
    cf94:	mov	x19, x0
    cf98:	mov	x20, x1
    cf9c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    cfa0:	ldr	x0, [x0, #4024]
    cfa4:	ldr	w0, [x0]
    cfa8:	tbnz	w0, #4, cfc0 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x38>
    cfac:	str	x20, [x19, #40]
    cfb0:	mov	w0, #0x0                   	// #0
    cfb4:	ldp	x19, x20, [sp, #16]
    cfb8:	ldp	x29, x30, [sp], #48
    cfbc:	ret
    cfc0:	str	x21, [sp, #32]
    cfc4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    cfc8:	ldr	x0, [x0, #4016]
    cfcc:	ldr	x21, [x0]
    cfd0:	bl	76f0 <getpid@plt>
    cfd4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cfd8:	add	x4, x4, #0x4b0
    cfdc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cfe0:	add	x3, x3, #0x3b8
    cfe4:	mov	w2, w0
    cfe8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    cfec:	add	x1, x1, #0x3c8
    cff0:	mov	x0, x21
    cff4:	bl	81c0 <fprintf@plt>
    cff8:	mov	x2, x20
    cffc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d000:	add	x1, x1, #0x818
    d004:	mov	x0, x19
    d008:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    d00c:	ldr	x21, [sp, #32]
    d010:	b	cfac <scols_table_set_termwidth@@SMARTCOLS_2.29+0x24>

000000000000d014 <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    d014:	ldr	x0, [x0, #40]
    d018:	ret

000000000000d01c <scols_table_set_termheight@@SMARTCOLS_2.31>:
    d01c:	stp	x29, x30, [sp, #-48]!
    d020:	mov	x29, sp
    d024:	stp	x19, x20, [sp, #16]
    d028:	mov	x19, x0
    d02c:	mov	x20, x1
    d030:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d034:	ldr	x0, [x0, #4024]
    d038:	ldr	w0, [x0]
    d03c:	tbnz	w0, #4, d054 <scols_table_set_termheight@@SMARTCOLS_2.31+0x38>
    d040:	str	x20, [x19, #48]
    d044:	mov	w0, #0x0                   	// #0
    d048:	ldp	x19, x20, [sp, #16]
    d04c:	ldp	x29, x30, [sp], #48
    d050:	ret
    d054:	str	x21, [sp, #32]
    d058:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d05c:	ldr	x0, [x0, #4016]
    d060:	ldr	x21, [x0]
    d064:	bl	76f0 <getpid@plt>
    d068:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d06c:	add	x4, x4, #0x4b0
    d070:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d074:	add	x3, x3, #0x3b8
    d078:	mov	w2, w0
    d07c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d080:	add	x1, x1, #0x3c8
    d084:	mov	x0, x21
    d088:	bl	81c0 <fprintf@plt>
    d08c:	mov	x2, x20
    d090:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d094:	add	x1, x1, #0x838
    d098:	mov	x0, x19
    d09c:	bl	a138 <scols_copy_line@@SMARTCOLS_2.25+0x18c>
    d0a0:	ldr	x21, [sp, #32]
    d0a4:	b	d040 <scols_table_set_termheight@@SMARTCOLS_2.31+0x24>

000000000000d0a8 <scols_table_get_termheight@@SMARTCOLS_2.31>:
    d0a8:	ldr	x0, [x0, #48]
    d0ac:	ret
    d0b0:	stp	x29, x30, [sp, #-48]!
    d0b4:	mov	x29, sp
    d0b8:	stp	x19, x20, [sp, #16]
    d0bc:	str	x21, [sp, #32]
    d0c0:	cbz	x1, d134 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8c>
    d0c4:	mov	x21, x0
    d0c8:	mov	x19, x1
    d0cc:	mov	x20, x2
    d0d0:	cbz	x2, d154 <scols_table_get_termheight@@SMARTCOLS_2.31+0xac>
    d0d4:	ldr	x1, [x1, #112]
    d0d8:	mov	w0, #0x0                   	// #0
    d0dc:	cbz	x1, d124 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7c>
    d0e0:	mov	x0, x21
    d0e4:	bl	d0b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    d0e8:	cbnz	w0, d124 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7c>
    d0ec:	ldr	x0, [x19, #112]
    d0f0:	cbz	x0, d104 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5c>
    d0f4:	add	x19, x19, #0x50
    d0f8:	ldr	x0, [x0, #72]
    d0fc:	cmp	x0, x19
    d100:	b.eq	d174 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcc>  // b.none
    d104:	ldr	x0, [x21, #176]
    d108:	ldr	x1, [x0, #16]
    d10c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d110:	add	x0, x0, #0x7b0
    d114:	cmp	x1, #0x0
    d118:	csel	x1, x0, x1, eq  // eq = none
    d11c:	mov	x0, x20
    d120:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    d124:	ldp	x19, x20, [sp, #16]
    d128:	ldr	x21, [sp, #32]
    d12c:	ldp	x29, x30, [sp], #48
    d130:	ret
    d134:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d138:	add	x3, x3, #0xb38
    d13c:	mov	w2, #0x63                  	// #99
    d140:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d144:	add	x1, x1, #0x8b0
    d148:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d14c:	add	x0, x0, #0x8d0
    d150:	bl	8090 <__assert_fail@plt>
    d154:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d158:	add	x3, x3, #0xb38
    d15c:	mov	w2, #0x64                  	// #100
    d160:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d164:	add	x1, x1, #0x8b0
    d168:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d16c:	add	x0, x0, #0x8d8
    d170:	bl	8090 <__assert_fail@plt>
    d174:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d178:	add	x1, x1, #0x8a8
    d17c:	b	d11c <scols_table_get_termheight@@SMARTCOLS_2.31+0x74>
    d180:	stp	x29, x30, [sp, #-272]!
    d184:	mov	x29, sp
    d188:	stp	x19, x20, [sp, #16]
    d18c:	mov	x20, x1
    d190:	str	x2, [sp, #224]
    d194:	str	x3, [sp, #232]
    d198:	str	x4, [sp, #240]
    d19c:	str	x5, [sp, #248]
    d1a0:	str	x6, [sp, #256]
    d1a4:	str	x7, [sp, #264]
    d1a8:	str	q0, [sp, #96]
    d1ac:	str	q1, [sp, #112]
    d1b0:	str	q2, [sp, #128]
    d1b4:	str	q3, [sp, #144]
    d1b8:	str	q4, [sp, #160]
    d1bc:	str	q5, [sp, #176]
    d1c0:	str	q6, [sp, #192]
    d1c4:	str	q7, [sp, #208]
    d1c8:	cbz	x0, d1dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x134>
    d1cc:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d1d0:	ldr	x1, [x1, #4024]
    d1d4:	ldr	w1, [x1]
    d1d8:	tbz	w1, #24, d240 <scols_table_get_termheight@@SMARTCOLS_2.31+0x198>
    d1dc:	add	x0, sp, #0x110
    d1e0:	str	x0, [sp, #64]
    d1e4:	str	x0, [sp, #72]
    d1e8:	add	x0, sp, #0xe0
    d1ec:	str	x0, [sp, #80]
    d1f0:	mov	w0, #0xffffffd0            	// #-48
    d1f4:	str	w0, [sp, #88]
    d1f8:	mov	w0, #0xffffff80            	// #-128
    d1fc:	str	w0, [sp, #92]
    d200:	ldp	x0, x1, [sp, #64]
    d204:	stp	x0, x1, [sp, #32]
    d208:	ldp	x0, x1, [sp, #80]
    d20c:	stp	x0, x1, [sp, #48]
    d210:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d214:	ldr	x19, [x19, #4016]
    d218:	add	x2, sp, #0x20
    d21c:	mov	x1, x20
    d220:	ldr	x0, [x19]
    d224:	bl	8070 <vfprintf@plt>
    d228:	ldr	x1, [x19]
    d22c:	mov	w0, #0xa                   	// #10
    d230:	bl	75a0 <fputc@plt>
    d234:	ldp	x19, x20, [sp, #16]
    d238:	ldp	x29, x30, [sp], #272
    d23c:	ret
    d240:	mov	x2, x0
    d244:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d248:	add	x1, x1, #0x3a8
    d24c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d250:	ldr	x0, [x0, #4016]
    d254:	ldr	x0, [x0]
    d258:	bl	81c0 <fprintf@plt>
    d25c:	b	d1dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x134>
    d260:	stp	x29, x30, [sp, #-48]!
    d264:	mov	x29, sp
    d268:	stp	x19, x20, [sp, #16]
    d26c:	stp	x21, x22, [sp, #32]
    d270:	mov	x21, x0
    d274:	mov	x19, x1
    d278:	mov	x20, x2
    d27c:	cbz	x1, d324 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c>
    d280:	ldrsb	w0, [x1]
    d284:	cbz	w0, d320 <scols_table_get_termheight@@SMARTCOLS_2.31+0x278>
    d288:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d28c:	ldr	x0, [x0, #4024]
    d290:	ldr	w0, [x0]
    d294:	tbnz	w0, #5, d2b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20c>
    d298:	cbz	x20, d2fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x254>
    d29c:	mov	x0, x19
    d2a0:	bl	79f0 <strdup@plt>
    d2a4:	mov	x19, x0
    d2a8:	cbnz	x0, d324 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c>
    d2ac:	mov	w0, #0xfffffff4            	// #-12
    d2b0:	b	d33c <scols_table_get_termheight@@SMARTCOLS_2.31+0x294>
    d2b4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d2b8:	ldr	x0, [x0, #4016]
    d2bc:	ldr	x22, [x0]
    d2c0:	bl	76f0 <getpid@plt>
    d2c4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d2c8:	add	x4, x4, #0x3e0
    d2cc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d2d0:	add	x3, x3, #0x3b8
    d2d4:	mov	w2, w0
    d2d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d2dc:	add	x1, x1, #0x3c8
    d2e0:	mov	x0, x22
    d2e4:	bl	81c0 <fprintf@plt>
    d2e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d2ec:	add	x1, x1, #0x8e0
    d2f0:	mov	x0, x21
    d2f4:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    d2f8:	b	d298 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f0>
    d2fc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d300:	add	x3, x3, #0xb38
    d304:	add	x3, x3, #0x20
    d308:	mov	w2, #0x156                 	// #342
    d30c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d310:	add	x1, x1, #0x8b0
    d314:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d318:	add	x0, x0, #0x8f8
    d31c:	bl	8090 <__assert_fail@plt>
    d320:	mov	x19, #0x0                   	// #0
    d324:	ldr	x0, [x21, #120]
    d328:	bl	7c20 <free@plt>
    d32c:	str	x19, [x21, #120]
    d330:	str	x20, [x21, #112]
    d334:	str	x19, [x21, #104]
    d338:	mov	w0, #0x0                   	// #0
    d33c:	ldp	x19, x20, [sp, #16]
    d340:	ldp	x21, x22, [sp, #32]
    d344:	ldp	x29, x30, [sp], #48
    d348:	ret
    d34c:	stp	x29, x30, [sp, #-48]!
    d350:	mov	x29, sp
    d354:	stp	x19, x20, [sp, #16]
    d358:	mov	x19, x0
    d35c:	mov	x20, x1
    d360:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d364:	ldr	x0, [x0, #4024]
    d368:	ldr	w0, [x0]
    d36c:	tbnz	w0, #5, d3a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f8>
    d370:	ldr	x1, [x19, #112]
    d374:	cmp	x1, x20
    d378:	b.ls	d3f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x350>  // b.plast
    d37c:	ldr	x0, [x19, #104]
    d380:	add	x0, x0, x20
    d384:	str	x0, [x19, #104]
    d388:	sub	x1, x1, x20
    d38c:	str	x1, [x19, #112]
    d390:	mov	w0, #0x0                   	// #0
    d394:	ldp	x19, x20, [sp, #16]
    d398:	ldp	x29, x30, [sp], #48
    d39c:	ret
    d3a0:	str	x21, [sp, #32]
    d3a4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d3a8:	ldr	x0, [x0, #4016]
    d3ac:	ldr	x21, [x0]
    d3b0:	bl	76f0 <getpid@plt>
    d3b4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d3b8:	add	x4, x4, #0x3e0
    d3bc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d3c0:	add	x3, x3, #0x3b8
    d3c4:	mov	w2, w0
    d3c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d3cc:	add	x1, x1, #0x3c8
    d3d0:	mov	x0, x21
    d3d4:	bl	81c0 <fprintf@plt>
    d3d8:	mov	x3, x20
    d3dc:	ldr	x2, [x19, #112]
    d3e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d3e4:	add	x1, x1, #0x900
    d3e8:	mov	x0, x19
    d3ec:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    d3f0:	ldr	x21, [sp, #32]
    d3f4:	b	d370 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8>
    d3f8:	mov	x2, #0x0                   	// #0
    d3fc:	mov	x1, #0x0                   	// #0
    d400:	mov	x0, x19
    d404:	bl	d260 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b8>
    d408:	b	d394 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ec>
    d40c:	add	x1, x0, #0xc8
    d410:	ldr	x2, [x0, #216]
    d414:	ldr	x2, [x2, #104]
    d418:	cmp	x2, x1
    d41c:	b.eq	d460 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3b8>  // b.none
    d420:	stp	x29, x30, [sp, #-32]!
    d424:	mov	x29, sp
    d428:	str	x19, [sp, #16]
    d42c:	ldr	x19, [x0, #200]
    d430:	sub	x19, x19, #0xc8
    d434:	mov	x0, x19
    d438:	bl	8000 <scols_column_is_hidden@plt>
    d43c:	cbnz	w0, d44c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a4>
    d440:	ldr	x19, [sp, #16]
    d444:	ldp	x29, x30, [sp], #32
    d448:	ret
    d44c:	mov	x0, x19
    d450:	bl	d40c <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>
    d454:	cmp	w0, #0x0
    d458:	cset	w0, ne  // ne = any
    d45c:	b	d440 <scols_table_get_termheight@@SMARTCOLS_2.31+0x398>
    d460:	mov	w0, #0x1                   	// #1
    d464:	ret
    d468:	stp	x29, x30, [sp, #-112]!
    d46c:	mov	x29, sp
    d470:	stp	x19, x20, [sp, #16]
    d474:	str	x1, [sp, #72]
    d478:	cmp	x0, #0x0
    d47c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    d480:	mov	w19, #0x0                   	// #0
    d484:	b.ne	d498 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3f0>  // b.any
    d488:	mov	w0, w19
    d48c:	ldp	x19, x20, [sp, #16]
    d490:	ldp	x29, x30, [sp], #112
    d494:	ret
    d498:	stp	x21, x22, [sp, #32]
    d49c:	mov	x20, x0
    d4a0:	mov	x22, x2
    d4a4:	add	x0, x1, #0xc8
    d4a8:	ldr	x2, [x1, #216]
    d4ac:	ldr	x2, [x2, #104]
    d4b0:	cmp	x2, x0
    d4b4:	b.eq	d628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x580>  // b.none
    d4b8:	ldr	x19, [x1, #200]
    d4bc:	sub	x0, x19, #0xc8
    d4c0:	bl	8000 <scols_column_is_hidden@plt>
    d4c4:	cbnz	w0, d574 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4cc>
    d4c8:	mov	w19, #0x0                   	// #0
    d4cc:	cbz	x22, d640 <scols_table_get_termheight@@SMARTCOLS_2.31+0x598>
    d4d0:	stp	x23, x24, [sp, #48]
    d4d4:	add	x19, sp, #0x58
    d4d8:	mov	w1, #0x0                   	// #0
    d4dc:	mov	x0, x19
    d4e0:	bl	7470 <scols_reset_iter@plt>
    d4e4:	ldr	x2, [sp, #72]
    d4e8:	mov	x1, x19
    d4ec:	mov	x0, x20
    d4f0:	bl	77b0 <scols_table_set_columns_iter@plt>
    d4f4:	add	x2, sp, #0x48
    d4f8:	mov	x1, x19
    d4fc:	mov	x0, x20
    d500:	bl	7f40 <scols_table_next_column@plt>
    d504:	add	x24, sp, #0x48
    d508:	add	x23, sp, #0x58
    d50c:	mov	x2, x24
    d510:	mov	x1, x23
    d514:	mov	x0, x20
    d518:	bl	7f40 <scols_table_next_column@plt>
    d51c:	cbnz	w0, d618 <scols_table_get_termheight@@SMARTCOLS_2.31+0x570>
    d520:	ldr	x0, [sp, #72]
    d524:	bl	8000 <scols_column_is_hidden@plt>
    d528:	mov	w19, w0
    d52c:	cbnz	w0, d50c <scols_table_get_termheight@@SMARTCOLS_2.31+0x464>
    d530:	ldr	x0, [sp, #72]
    d534:	bl	7e20 <scols_column_is_tree@plt>
    d538:	mov	w21, w0
    d53c:	cbnz	w0, d648 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5a0>
    d540:	ldr	x0, [sp, #72]
    d544:	ldr	x1, [x0, #8]
    d548:	mov	x0, x22
    d54c:	bl	81b0 <scols_line_get_cell@plt>
    d550:	cbz	x0, d50c <scols_table_get_termheight@@SMARTCOLS_2.31+0x464>
    d554:	bl	75b0 <scols_cell_get_data@plt>
    d558:	cbz	x0, d50c <scols_table_get_termheight@@SMARTCOLS_2.31+0x464>
    d55c:	ldrsb	w0, [x0]
    d560:	cbz	w0, d50c <scols_table_get_termheight@@SMARTCOLS_2.31+0x464>
    d564:	mov	w19, w21
    d568:	ldp	x21, x22, [sp, #32]
    d56c:	ldp	x23, x24, [sp, #48]
    d570:	b	d488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e0>
    d574:	ldr	x0, [x19, #16]
    d578:	ldr	x0, [x0, #104]
    d57c:	cmp	x0, x19
    d580:	b.eq	d634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x58c>  // b.none
    d584:	ldr	x19, [x19]
    d588:	sub	x0, x19, #0xc8
    d58c:	bl	8000 <scols_column_is_hidden@plt>
    d590:	cbz	w0, d4c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x420>
    d594:	ldr	x0, [x19, #16]
    d598:	ldr	x0, [x0, #104]
    d59c:	cmp	x0, x19
    d5a0:	b.eq	d610 <scols_table_get_termheight@@SMARTCOLS_2.31+0x568>  // b.none
    d5a4:	ldr	x21, [x19]
    d5a8:	sub	x0, x21, #0xc8
    d5ac:	bl	8000 <scols_column_is_hidden@plt>
    d5b0:	mov	w19, w0
    d5b4:	cbnz	w0, d5c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x51c>
    d5b8:	cbz	w19, d4c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x420>
    d5bc:	ldp	x21, x22, [sp, #32]
    d5c0:	b	d488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e0>
    d5c4:	ldr	x0, [x21, #16]
    d5c8:	ldr	x0, [x0, #104]
    d5cc:	cmp	x0, x21
    d5d0:	b.eq	d608 <scols_table_get_termheight@@SMARTCOLS_2.31+0x560>  // b.none
    d5d4:	ldr	x19, [x21]
    d5d8:	sub	x19, x19, #0xc8
    d5dc:	mov	x0, x19
    d5e0:	bl	8000 <scols_column_is_hidden@plt>
    d5e4:	cbnz	w0, d5f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x54c>
    d5e8:	cmp	w0, #0x0
    d5ec:	cset	w19, ne  // ne = any
    d5f0:	b	d5b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x510>
    d5f4:	mov	x0, x19
    d5f8:	bl	d40c <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>
    d5fc:	cmp	w0, #0x0
    d600:	cset	w0, ne  // ne = any
    d604:	b	d5e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x540>
    d608:	mov	w0, #0x1                   	// #1
    d60c:	b	d5e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x540>
    d610:	mov	w19, #0x1                   	// #1
    d614:	b	d5b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x510>
    d618:	mov	w19, #0x1                   	// #1
    d61c:	ldp	x21, x22, [sp, #32]
    d620:	ldp	x23, x24, [sp, #48]
    d624:	b	d488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e0>
    d628:	mov	w19, #0x1                   	// #1
    d62c:	ldp	x21, x22, [sp, #32]
    d630:	b	d488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e0>
    d634:	mov	w19, #0x1                   	// #1
    d638:	ldp	x21, x22, [sp, #32]
    d63c:	b	d488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e0>
    d640:	ldp	x21, x22, [sp, #32]
    d644:	b	d488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e0>
    d648:	ldp	x21, x22, [sp, #32]
    d64c:	ldp	x23, x24, [sp, #48]
    d650:	b	d488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e0>
    d654:	stp	x29, x30, [sp, #-112]!
    d658:	mov	x29, sp
    d65c:	stp	x19, x20, [sp, #16]
    d660:	stp	x21, x22, [sp, #32]
    d664:	mov	x19, x0
    d668:	mov	x20, x1
    d66c:	mov	x21, x2
    d670:	mov	x22, x3
    d674:	str	xzr, [sp, #104]
    d678:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d67c:	ldr	x0, [x0, #4024]
    d680:	ldr	w0, [x0]
    d684:	tbnz	w0, #5, d73c <scols_table_get_termheight@@SMARTCOLS_2.31+0x694>
    d688:	cbz	x21, d7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x734>
    d68c:	mov	x0, x20
    d690:	bl	7e20 <scols_column_is_tree@plt>
    d694:	cbz	w0, d7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x734>
    d698:	ldr	x0, [x21, #112]
    d69c:	cbz	x0, d78c <scols_table_get_termheight@@SMARTCOLS_2.31+0x6e4>
    d6a0:	mov	x0, x22
    d6a4:	bl	10ed4 <scols_get_library_version@@SMARTCOLS_2.25+0x10c>
    d6a8:	mov	x22, x0
    d6ac:	cbz	x0, d7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x734>
    d6b0:	mov	x2, x0
    d6b4:	mov	x1, x21
    d6b8:	mov	x0, x19
    d6bc:	bl	d0b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    d6c0:	add	x0, x21, #0x40
    d6c4:	ldr	x1, [x21, #64]
    d6c8:	cmp	x1, x0
    d6cc:	b.eq	d830 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>  // b.none
    d6d0:	stp	x23, x24, [sp, #48]
    d6d4:	mov	w1, #0x0                   	// #0
    d6d8:	add	x0, sp, #0x50
    d6dc:	bl	7470 <scols_reset_iter@plt>
    d6e0:	add	x24, sp, #0x48
    d6e4:	add	x23, sp, #0x50
    d6e8:	mov	x2, x24
    d6ec:	mov	x1, x23
    d6f0:	mov	x0, x19
    d6f4:	bl	7f40 <scols_table_next_column@plt>
    d6f8:	cbnz	w0, d82c <scols_table_get_termheight@@SMARTCOLS_2.31+0x784>
    d6fc:	ldr	x0, [sp, #72]
    d700:	bl	8000 <scols_column_is_hidden@plt>
    d704:	cbnz	w0, d6e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x640>
    d708:	ldr	x0, [sp, #72]
    d70c:	ldr	x0, [x0, #104]
    d710:	cbz	x0, d6e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x640>
    d714:	ldr	x0, [x19, #176]
    d718:	ldr	x1, [x0, #16]
    d71c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d720:	add	x0, x0, #0x7b0
    d724:	cmp	x1, #0x0
    d728:	csel	x1, x0, x1, eq  // eq = none
    d72c:	mov	x0, x22
    d730:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    d734:	ldp	x23, x24, [sp, #48]
    d738:	b	d830 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
    d73c:	stp	x23, x24, [sp, #48]
    d740:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    d744:	ldr	x0, [x0, #4016]
    d748:	ldr	x23, [x0]
    d74c:	bl	76f0 <getpid@plt>
    d750:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d754:	add	x4, x4, #0x3e0
    d758:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d75c:	add	x3, x3, #0x3b8
    d760:	mov	w2, w0
    d764:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d768:	add	x1, x1, #0x3c8
    d76c:	mov	x0, x23
    d770:	bl	81c0 <fprintf@plt>
    d774:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d778:	add	x1, x1, #0x920
    d77c:	mov	x0, x20
    d780:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    d784:	ldp	x23, x24, [sp, #48]
    d788:	b	d688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e0>
    d78c:	add	x0, x21, #0x40
    d790:	ldr	x1, [x21, #64]
    d794:	cmp	x1, x0
    d798:	b.eq	d7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x734>  // b.none
    d79c:	ldr	x0, [x19, #176]
    d7a0:	ldr	x2, [x0, #16]
    d7a4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d7a8:	add	x0, x0, #0x7b0
    d7ac:	cmp	x2, #0x0
    d7b0:	ldr	x1, [x19, #72]
    d7b4:	csel	x0, x0, x2, eq  // eq = none
    d7b8:	bl	73b0 <fputs@plt>
    d7bc:	ldr	x0, [x19, #176]
    d7c0:	ldr	x1, [x0, #16]
    d7c4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d7c8:	add	x0, x0, #0x7b0
    d7cc:	cmp	x1, #0x0
    d7d0:	csel	x0, x0, x1, eq  // eq = none
    d7d4:	bl	16cb8 <scols_init_debug@@SMARTCOLS_2.25+0x26e4>
    d7d8:	str	x0, [sp, #104]
    d7dc:	mov	x0, x19
    d7e0:	bl	7d50 <scols_table_is_minout@plt>
    d7e4:	cbz	w0, d7fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x754>
    d7e8:	mov	x2, x21
    d7ec:	mov	x1, x20
    d7f0:	mov	x0, x19
    d7f4:	bl	d468 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c0>
    d7f8:	cbnz	w0, d974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8cc>
    d7fc:	mov	x0, x19
    d800:	bl	7950 <scols_table_is_maxout@plt>
    d804:	cbz	w0, d868 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7c0>
    d808:	ldr	x1, [x20, #16]
    d80c:	ldr	x0, [sp, #104]
    d810:	cmp	x1, x0
    d814:	b.ls	d934 <scols_table_get_termheight@@SMARTCOLS_2.31+0x88c>  // b.plast
    d818:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
    d81c:	add	x21, x21, #0x5d0
    d820:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d824:	add	x22, x22, #0x7e8
    d828:	b	d914 <scols_table_get_termheight@@SMARTCOLS_2.31+0x86c>
    d82c:	ldp	x23, x24, [sp, #48]
    d830:	mov	x3, #0x0                   	// #0
    d834:	add	x2, sp, #0x68
    d838:	mov	x1, x22
    d83c:	mov	x0, x19
    d840:	bl	11194 <scols_get_library_version@@SMARTCOLS_2.25+0x3cc>
    d844:	cbz	x0, d850 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7a8>
    d848:	ldr	x1, [sp, #104]
    d84c:	cbnz	x1, d85c <scols_table_get_termheight@@SMARTCOLS_2.31+0x7b4>
    d850:	mov	x0, x22
    d854:	bl	10f7c <scols_get_library_version@@SMARTCOLS_2.25+0x1b4>
    d858:	b	d7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x734>
    d85c:	ldr	x1, [x19, #72]
    d860:	bl	73b0 <fputs@plt>
    d864:	b	d850 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7a8>
    d868:	add	x0, x20, #0xc8
    d86c:	ldr	x1, [x20, #216]
    d870:	ldr	x1, [x1, #104]
    d874:	cmp	x1, x0
    d878:	b.eq	d974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8cc>  // b.none
    d87c:	ldr	x21, [x20, #200]
    d880:	sub	x0, x21, #0xc8
    d884:	bl	8000 <scols_column_is_hidden@plt>
    d888:	cbz	w0, d808 <scols_table_get_termheight@@SMARTCOLS_2.31+0x760>
    d88c:	ldr	x0, [x21, #16]
    d890:	ldr	x0, [x0, #104]
    d894:	cmp	x0, x21
    d898:	b.eq	d974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8cc>  // b.none
    d89c:	ldr	x21, [x21]
    d8a0:	sub	x0, x21, #0xc8
    d8a4:	bl	8000 <scols_column_is_hidden@plt>
    d8a8:	cbz	w0, d808 <scols_table_get_termheight@@SMARTCOLS_2.31+0x760>
    d8ac:	ldr	x0, [x21, #16]
    d8b0:	ldr	x0, [x0, #104]
    d8b4:	cmp	x0, x21
    d8b8:	b.eq	d8ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x844>  // b.none
    d8bc:	ldr	x21, [x21]
    d8c0:	sub	x21, x21, #0xc8
    d8c4:	mov	x0, x21
    d8c8:	bl	8000 <scols_column_is_hidden@plt>
    d8cc:	cbnz	w0, d8d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x830>
    d8d0:	cbz	w0, d808 <scols_table_get_termheight@@SMARTCOLS_2.31+0x760>
    d8d4:	b	d974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8cc>
    d8d8:	mov	x0, x21
    d8dc:	bl	d40c <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>
    d8e0:	cmp	w0, #0x0
    d8e4:	cset	w0, ne  // ne = any
    d8e8:	b	d8d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x828>
    d8ec:	mov	w0, #0x1                   	// #1
    d8f0:	b	d8d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x828>
    d8f4:	ldr	x1, [x19, #72]
    d8f8:	bl	73b0 <fputs@plt>
    d8fc:	ldr	x2, [sp, #104]
    d900:	add	x2, x2, #0x1
    d904:	str	x2, [sp, #104]
    d908:	ldr	x0, [x20, #16]
    d90c:	cmp	x2, x0
    d910:	b.cs	d934 <scols_table_get_termheight@@SMARTCOLS_2.31+0x88c>  // b.hs, b.nlast
    d914:	ldrb	w1, [x19, #248]
    d918:	mov	x0, x21
    d91c:	tbnz	w1, #3, d8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x84c>
    d920:	ldr	x0, [x19, #176]
    d924:	ldr	x0, [x0, #96]
    d928:	cmp	x0, #0x0
    d92c:	csel	x0, x22, x0, eq  // eq = none
    d930:	b	d8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x84c>
    d934:	add	x0, x20, #0xc8
    d938:	ldr	x1, [x20, #216]
    d93c:	ldr	x1, [x1, #104]
    d940:	cmp	x1, x0
    d944:	b.eq	d974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8cc>  // b.none
    d948:	ldr	x20, [x20, #200]
    d94c:	sub	x0, x20, #0xc8
    d950:	bl	8000 <scols_column_is_hidden@plt>
    d954:	cbnz	w0, d984 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8dc>
    d958:	ldr	x2, [x19, #80]
    d95c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    d960:	add	x0, x0, #0x7e8
    d964:	cmp	x2, #0x0
    d968:	ldr	x1, [x19, #72]
    d96c:	csel	x0, x0, x2, eq  // eq = none
    d970:	bl	73b0 <fputs@plt>
    d974:	ldp	x19, x20, [sp, #16]
    d978:	ldp	x21, x22, [sp, #32]
    d97c:	ldp	x29, x30, [sp], #112
    d980:	ret
    d984:	ldr	x0, [x20, #16]
    d988:	ldr	x0, [x0, #104]
    d98c:	cmp	x0, x20
    d990:	b.eq	d974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8cc>  // b.none
    d994:	ldr	x20, [x20]
    d998:	sub	x0, x20, #0xc8
    d99c:	bl	8000 <scols_column_is_hidden@plt>
    d9a0:	cbz	w0, d958 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b0>
    d9a4:	ldr	x0, [x20, #16]
    d9a8:	ldr	x0, [x0, #104]
    d9ac:	cmp	x0, x20
    d9b0:	b.eq	da18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x970>  // b.none
    d9b4:	ldr	x20, [x20]
    d9b8:	sub	x0, x20, #0xc8
    d9bc:	bl	8000 <scols_column_is_hidden@plt>
    d9c0:	cbnz	w0, d9cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x924>
    d9c4:	cbnz	w0, d974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8cc>
    d9c8:	b	d958 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b0>
    d9cc:	ldr	x0, [x20, #16]
    d9d0:	ldr	x0, [x0, #104]
    d9d4:	cmp	x0, x20
    d9d8:	b.eq	da10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x968>  // b.none
    d9dc:	ldr	x20, [x20]
    d9e0:	sub	x20, x20, #0xc8
    d9e4:	mov	x0, x20
    d9e8:	bl	8000 <scols_column_is_hidden@plt>
    d9ec:	cbnz	w0, d9fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x954>
    d9f0:	cmp	w0, #0x0
    d9f4:	cset	w0, ne  // ne = any
    d9f8:	b	d9c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x91c>
    d9fc:	mov	x0, x20
    da00:	bl	d40c <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>
    da04:	cmp	w0, #0x0
    da08:	cset	w0, ne  // ne = any
    da0c:	b	d9f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x948>
    da10:	mov	w0, #0x1                   	// #1
    da14:	b	d9f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x948>
    da18:	mov	w0, #0x1                   	// #1
    da1c:	b	d9c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x91c>
    da20:	stp	x29, x30, [sp, #-128]!
    da24:	mov	x29, sp
    da28:	stp	x19, x20, [sp, #16]
    da2c:	stp	x21, x22, [sp, #32]
    da30:	stp	x23, x24, [sp, #48]
    da34:	stp	x25, x26, [sp, #64]
    da38:	str	xzr, [sp, #120]
    da3c:	cbz	x0, db88 <scols_table_get_termheight@@SMARTCOLS_2.31+0xae0>
    da40:	mov	x19, x0
    da44:	mov	x20, x1
    da48:	mov	x23, x2
    da4c:	mov	x25, x3
    da50:	mov	x22, x4
    da54:	cbz	x1, dbb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb08>
    da58:	mov	x0, x4
    da5c:	bl	11174 <scols_get_library_version@@SMARTCOLS_2.25+0x3ac>
    da60:	mov	x24, x0
    da64:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
    da68:	add	x0, x0, #0x590
    da6c:	cmp	x24, #0x0
    da70:	csel	x24, x0, x24, eq  // eq = none
    da74:	add	x0, x20, #0xc8
    da78:	ldr	x1, [x20, #216]
    da7c:	ldr	x1, [x1, #104]
    da80:	cmp	x1, x0
    da84:	b.eq	dc8c <scols_table_get_termheight@@SMARTCOLS_2.31+0xbe4>  // b.none
    da88:	ldr	x26, [x20, #200]
    da8c:	sub	x0, x26, #0xc8
    da90:	bl	8000 <scols_column_is_hidden@plt>
    da94:	mov	w21, w0
    da98:	cbnz	w0, dbd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb30>
    da9c:	ldr	w0, [x19, #224]
    daa0:	cmp	w0, #0x2
    daa4:	b.eq	dd24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc7c>  // b.none
    daa8:	cmp	w0, #0x3
    daac:	b.eq	de00 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd58>  // b.none
    dab0:	cmp	w0, #0x1
    dab4:	b.eq	dc94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbec>  // b.none
    dab8:	stp	x27, x28, [sp, #80]
    dabc:	ldrb	w0, [x19, #248]
    dac0:	mov	x26, #0x0                   	// #0
    dac4:	tbz	w0, #1, dae4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa3c>
    dac8:	cbz	x25, e5cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1524>
    dacc:	ldr	x26, [x25, #8]
    dad0:	cmp	x23, #0x0
    dad4:	ccmp	x26, #0x0, #0x0, ne  // ne = any
    dad8:	b.ne	dae0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa38>  // b.any
    dadc:	ldr	x26, [x23, #24]
    dae0:	cbz	x26, e5d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1528>
    dae4:	mov	x0, x20
    dae8:	bl	73e0 <scols_column_get_safechars@plt>
    daec:	mov	x3, x0
    daf0:	add	x2, sp, #0x78
    daf4:	mov	x1, x22
    daf8:	mov	x0, x19
    dafc:	bl	11194 <scols_get_library_version@@SMARTCOLS_2.25+0x3cc>
    db00:	mov	x25, x0
    db04:	cbz	x0, e5b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1510>
    db08:	bl	7380 <strlen@plt>
    db0c:	mov	x27, x0
    db10:	ldr	x24, [x20, #16]
    db14:	ldrsb	w0, [x25]
    db18:	cbnz	w0, e1b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1108>
    db1c:	cbz	w21, db2c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa84>
    db20:	ldr	x0, [sp, #120]
    db24:	cmp	x0, x24
    db28:	b.cc	e204 <scols_table_get_termheight@@SMARTCOLS_2.31+0x115c>  // b.lo, b.ul, b.last
    db2c:	ldr	x0, [sp, #120]
    db30:	cmp	x0, x24
    db34:	b.hi	e224 <scols_table_get_termheight@@SMARTCOLS_2.31+0x117c>  // b.pmore
    db38:	cmn	x27, #0x1
    db3c:	b.eq	e2ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1204>  // b.none
    db40:	ldrsb	w0, [x25]
    db44:	cbz	w0, e2b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1208>
    db48:	mov	x0, x20
    db4c:	bl	7bf0 <scols_column_is_right@plt>
    db50:	cbz	w0, e368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12c0>
    db54:	cbz	x26, e59c <scols_table_get_termheight@@SMARTCOLS_2.31+0x14f4>
    db58:	ldr	x1, [x19, #72]
    db5c:	mov	x0, x26
    db60:	bl	73b0 <fputs@plt>
    db64:	ldr	x27, [sp, #120]
    db68:	cmp	x27, x24
    db6c:	b.cs	e58c <scols_table_get_termheight@@SMARTCOLS_2.31+0x14e4>  // b.hs, b.nlast
    db70:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
    db74:	add	x0, x0, #0x5d0
    db78:	str	x0, [sp, #104]
    db7c:	adrp	x28, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    db80:	add	x28, x28, #0x7e8
    db84:	b	e328 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1280>
    db88:	stp	x27, x28, [sp, #80]
    db8c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    db90:	add	x3, x3, #0xb38
    db94:	add	x3, x3, #0x38
    db98:	mov	w2, #0x1bd                 	// #445
    db9c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dba0:	add	x1, x1, #0x8b0
    dba4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dba8:	add	x0, x0, #0x530
    dbac:	bl	8090 <__assert_fail@plt>
    dbb0:	stp	x27, x28, [sp, #80]
    dbb4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dbb8:	add	x3, x3, #0xb38
    dbbc:	add	x3, x3, #0x38
    dbc0:	mov	w2, #0x1be                 	// #446
    dbc4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dbc8:	add	x1, x1, #0x8b0
    dbcc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dbd0:	add	x0, x0, #0x4a8
    dbd4:	bl	8090 <__assert_fail@plt>
    dbd8:	ldr	x0, [x26, #16]
    dbdc:	ldr	x0, [x0, #104]
    dbe0:	cmp	x0, x26
    dbe4:	b.eq	dc84 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbdc>  // b.none
    dbe8:	ldr	x21, [x26]
    dbec:	sub	x0, x21, #0xc8
    dbf0:	bl	8000 <scols_column_is_hidden@plt>
    dbf4:	cbnz	w0, dc04 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb5c>
    dbf8:	cmp	w0, #0x0
    dbfc:	cset	w21, ne  // ne = any
    dc00:	b	da9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9f4>
    dc04:	ldr	x0, [x21, #16]
    dc08:	ldr	x0, [x0, #104]
    dc0c:	cmp	x0, x21
    dc10:	b.eq	dc7c <scols_table_get_termheight@@SMARTCOLS_2.31+0xbd4>  // b.none
    dc14:	ldr	x21, [x21]
    dc18:	sub	x0, x21, #0xc8
    dc1c:	bl	8000 <scols_column_is_hidden@plt>
    dc20:	cbnz	w0, dc30 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb88>
    dc24:	cmp	w0, #0x0
    dc28:	cset	w0, ne  // ne = any
    dc2c:	b	dbf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb50>
    dc30:	ldr	x0, [x21, #16]
    dc34:	ldr	x0, [x0, #104]
    dc38:	cmp	x0, x21
    dc3c:	b.eq	dc74 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbcc>  // b.none
    dc40:	ldr	x21, [x21]
    dc44:	sub	x21, x21, #0xc8
    dc48:	mov	x0, x21
    dc4c:	bl	8000 <scols_column_is_hidden@plt>
    dc50:	cbnz	w0, dc60 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb8>
    dc54:	cmp	w0, #0x0
    dc58:	cset	w0, ne  // ne = any
    dc5c:	b	dc24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb7c>
    dc60:	mov	x0, x21
    dc64:	bl	d40c <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>
    dc68:	cmp	w0, #0x0
    dc6c:	cset	w0, ne  // ne = any
    dc70:	b	dc54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbac>
    dc74:	mov	w0, #0x1                   	// #1
    dc78:	b	dc54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbac>
    dc7c:	mov	w0, #0x1                   	// #1
    dc80:	b	dc24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb7c>
    dc84:	mov	w0, #0x1                   	// #1
    dc88:	b	dbf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb50>
    dc8c:	mov	w21, #0x1                   	// #1
    dc90:	b	da9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x9f4>
    dc94:	ldr	x23, [x19, #72]
    dc98:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dc9c:	add	x22, x22, #0x950
    dca0:	mov	w25, #0x4002                	// #16386
    dca4:	cbnz	x24, dcdc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc34>
    dca8:	cbnz	w21, df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    dcac:	ldr	x2, [x19, #80]
    dcb0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dcb4:	add	x0, x0, #0x7e8
    dcb8:	cmp	x2, #0x0
    dcbc:	ldr	x1, [x19, #72]
    dcc0:	csel	x0, x0, x2, eq  // eq = none
    dcc4:	bl	73b0 <fputs@plt>
    dcc8:	b	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    dccc:	mov	x1, x22
    dcd0:	mov	x0, x23
    dcd4:	bl	81c0 <fprintf@plt>
    dcd8:	add	x24, x24, #0x1
    dcdc:	ldrsb	w20, [x24]
    dce0:	cbz	w20, dca8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc00>
    dce4:	bl	7bb0 <__ctype_b_loc@plt>
    dce8:	and	w2, w20, #0xff
    dcec:	and	x1, x20, #0xff
    dcf0:	ldr	x0, [x0]
    dcf4:	ldrh	w0, [x0, x1, lsl #1]
    dcf8:	and	w1, w0, #0x1
    dcfc:	cmp	w20, #0x5c
    dd00:	ccmp	w1, #0x0, #0x0, ne  // ne = any
    dd04:	b.ne	dccc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc24>  // b.any
    dd08:	and	w0, w0, w25
    dd0c:	cmp	w0, #0x4, lsl #12
    dd10:	b.ne	dccc <scols_table_get_termheight@@SMARTCOLS_2.31+0xc24>  // b.any
    dd14:	mov	x1, x23
    dd18:	mov	w0, w20
    dd1c:	bl	75a0 <fputc@plt>
    dd20:	b	dcd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc30>
    dd24:	ldr	x22, [x19, #72]
    dd28:	add	x0, x20, #0xa8
    dd2c:	bl	75b0 <scols_cell_get_data@plt>
    dd30:	mov	x2, x0
    dd34:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dd38:	add	x1, x1, #0x958
    dd3c:	mov	x0, x22
    dd40:	bl	81c0 <fprintf@plt>
    dd44:	ldr	x23, [x19, #72]
    dd48:	mov	x1, x23
    dd4c:	mov	w0, #0x22                  	// #34
    dd50:	bl	75a0 <fputc@plt>
    dd54:	adrp	x25, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dd58:	add	x25, x25, #0x950
    dd5c:	mov	w26, #0x4002                	// #16386
    dd60:	cbnz	x24, dda8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    dd64:	mov	x1, x23
    dd68:	mov	w0, #0x22                  	// #34
    dd6c:	bl	75a0 <fputc@plt>
    dd70:	cbnz	w21, df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    dd74:	ldr	x2, [x19, #80]
    dd78:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dd7c:	add	x0, x0, #0x7e8
    dd80:	cmp	x2, #0x0
    dd84:	ldr	x1, [x19, #72]
    dd88:	csel	x0, x0, x2, eq  // eq = none
    dd8c:	bl	73b0 <fputs@plt>
    dd90:	b	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    dd94:	mov	w2, w20
    dd98:	mov	x1, x25
    dd9c:	mov	x0, x23
    dda0:	bl	81c0 <fprintf@plt>
    dda4:	add	x24, x24, #0x1
    dda8:	ldrsb	w22, [x24]
    ddac:	cbz	w22, dd64 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcbc>
    ddb0:	and	w20, w22, #0xff
    ddb4:	sub	w1, w20, #0x22
    ddb8:	and	w1, w1, #0xfffffffd
    ddbc:	sub	w0, w20, #0x5c
    ddc0:	and	w0, w0, #0xfffffffb
    ddc4:	and	w0, w0, #0xff
    ddc8:	tst	w1, #0xff
    ddcc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
    ddd0:	b.eq	dd94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcec>  // b.none
    ddd4:	bl	7bb0 <__ctype_b_loc@plt>
    ddd8:	and	x1, x20, #0xff
    dddc:	ldr	x0, [x0]
    dde0:	ldrh	w0, [x0, x1, lsl #1]
    dde4:	and	w0, w26, w0
    dde8:	cmp	w0, #0x4, lsl #12
    ddec:	b.ne	dd94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcec>  // b.any
    ddf0:	mov	x1, x23
    ddf4:	mov	w0, w22
    ddf8:	bl	75a0 <fputc@plt>
    ddfc:	b	dda4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcfc>
    de00:	add	x0, x20, #0xa8
    de04:	bl	75b0 <scols_cell_get_data@plt>
    de08:	mov	x23, x0
    de0c:	ldr	x25, [x19, #72]
    de10:	mov	x1, x25
    de14:	mov	w0, #0x22                  	// #34
    de18:	bl	75a0 <fputc@plt>
    de1c:	cbz	x23, df60 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb8>
    de20:	stp	x27, x28, [sp, #80]
    de24:	mov	w26, #0x5c                  	// #92
    de28:	adrp	x28, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    de2c:	add	x28, x28, #0x970
    de30:	adrp	x27, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    de34:	add	x27, x27, #0x988
    de38:	b	de74 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdcc>
    de3c:	mov	x1, x25
    de40:	mov	w0, w26
    de44:	bl	75a0 <fputc@plt>
    de48:	mov	x1, x25
    de4c:	mov	w0, w22
    de50:	bl	75a0 <fputc@plt>
    de54:	b	de70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    de58:	bl	7640 <__ctype_tolower_loc@plt>
    de5c:	and	x22, x22, #0xff
    de60:	ldr	x0, [x0]
    de64:	mov	x1, x25
    de68:	ldr	w0, [x0, x22, lsl #2]
    de6c:	bl	75a0 <fputc@plt>
    de70:	add	x23, x23, #0x1
    de74:	ldrsb	w0, [x23]
    de78:	cbz	w0, df5c <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb4>
    de7c:	and	w22, w0, #0xff
    de80:	cmp	w22, #0x22
    de84:	ccmp	w22, w26, #0x4, ne  // ne = any
    de88:	b.eq	de3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xd94>  // b.none
    de8c:	cmp	w22, #0x1f
    de90:	b.hi	de58 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdb0>  // b.pmore
    de94:	cmp	w0, #0xa
    de98:	b.eq	df14 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe6c>  // b.none
    de9c:	b.le	decc <scols_table_get_termheight@@SMARTCOLS_2.31+0xe24>
    dea0:	cmp	w0, #0xc
    dea4:	b.eq	df2c <scols_table_get_termheight@@SMARTCOLS_2.31+0xe84>  // b.none
    dea8:	cmp	w0, #0xd
    deac:	b.ne	df48 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>  // b.any
    deb0:	mov	x3, x25
    deb4:	mov	x2, #0x2                   	// #2
    deb8:	mov	x1, #0x1                   	// #1
    debc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dec0:	add	x0, x0, #0x980
    dec4:	bl	7d80 <fwrite@plt>
    dec8:	b	de70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    decc:	cmp	w0, #0x8
    ded0:	b.eq	def8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe50>  // b.none
    ded4:	cmp	w0, #0x9
    ded8:	b.ne	df48 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>  // b.any
    dedc:	mov	x3, x25
    dee0:	mov	x2, #0x2                   	// #2
    dee4:	mov	x1, #0x1                   	// #1
    dee8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    deec:	add	x0, x0, #0x968
    def0:	bl	7d80 <fwrite@plt>
    def4:	b	de70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    def8:	mov	x3, x25
    defc:	mov	x2, #0x2                   	// #2
    df00:	mov	x1, #0x1                   	// #1
    df04:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    df08:	add	x0, x0, #0x960
    df0c:	bl	7d80 <fwrite@plt>
    df10:	b	de70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    df14:	mov	x3, x25
    df18:	mov	x2, #0x2                   	// #2
    df1c:	mov	x1, #0x1                   	// #1
    df20:	mov	x0, x28
    df24:	bl	7d80 <fwrite@plt>
    df28:	b	de70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    df2c:	mov	x3, x25
    df30:	mov	x2, #0x2                   	// #2
    df34:	mov	x1, #0x1                   	// #1
    df38:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    df3c:	add	x0, x0, #0x978
    df40:	bl	7d80 <fwrite@plt>
    df44:	b	de70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    df48:	mov	w2, w22
    df4c:	mov	x1, x27
    df50:	mov	x0, x25
    df54:	bl	81c0 <fprintf@plt>
    df58:	b	de70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    df5c:	ldp	x27, x28, [sp, #80]
    df60:	mov	x1, x25
    df64:	mov	w0, #0x22                  	// #34
    df68:	bl	75a0 <fputc@plt>
    df6c:	ldr	x1, [x19, #72]
    df70:	mov	w0, #0x3a                  	// #58
    df74:	bl	75a0 <fputc@plt>
    df78:	ldr	w0, [x20, #76]
    df7c:	cmp	w0, #0x1
    df80:	b.eq	e11c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1074>  // b.none
    df84:	cmp	w0, #0x2
    df88:	b.eq	e150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10a8>  // b.none
    df8c:	cbz	w0, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf08>
    df90:	cbz	w21, e194 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10ec>
    df94:	mov	w0, #0x0                   	// #0
    df98:	ldp	x19, x20, [sp, #16]
    df9c:	ldp	x21, x22, [sp, #32]
    dfa0:	ldp	x23, x24, [sp, #48]
    dfa4:	ldp	x25, x26, [sp, #64]
    dfa8:	ldp	x29, x30, [sp], #128
    dfac:	ret
    dfb0:	ldrsb	w0, [x24]
    dfb4:	cbnz	w0, dfd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf2c>
    dfb8:	ldr	x3, [x19, #72]
    dfbc:	mov	x2, #0x4                   	// #4
    dfc0:	mov	x1, #0x1                   	// #1
    dfc4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dfc8:	add	x0, x0, #0x998
    dfcc:	bl	7d80 <fwrite@plt>
    dfd0:	b	df90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xee8>
    dfd4:	ldr	x22, [x19, #72]
    dfd8:	mov	x1, x22
    dfdc:	mov	w0, #0x22                  	// #34
    dfe0:	bl	75a0 <fputc@plt>
    dfe4:	mov	w23, #0x5c                  	// #92
    dfe8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dfec:	add	x26, x0, #0x970
    dff0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    dff4:	add	x25, x0, #0x988
    dff8:	b	e024 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf7c>
    dffc:	mov	x1, x22
    e000:	mov	w0, w23
    e004:	bl	75a0 <fputc@plt>
    e008:	mov	x1, x22
    e00c:	mov	w0, w20
    e010:	bl	75a0 <fputc@plt>
    e014:	b	e020 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf78>
    e018:	mov	x1, x22
    e01c:	bl	75a0 <fputc@plt>
    e020:	add	x24, x24, #0x1
    e024:	ldrsb	w0, [x24]
    e028:	cbz	w0, e10c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1064>
    e02c:	and	w20, w0, #0xff
    e030:	cmp	w20, #0x22
    e034:	ccmp	w20, w23, #0x4, ne  // ne = any
    e038:	b.eq	dffc <scols_table_get_termheight@@SMARTCOLS_2.31+0xf54>  // b.none
    e03c:	cmp	w20, #0x1f
    e040:	b.hi	e018 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf70>  // b.pmore
    e044:	cmp	w0, #0xa
    e048:	b.eq	e0c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x101c>  // b.none
    e04c:	b.le	e07c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfd4>
    e050:	cmp	w0, #0xc
    e054:	b.eq	e0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1034>  // b.none
    e058:	cmp	w0, #0xd
    e05c:	b.ne	e0f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1050>  // b.any
    e060:	mov	x3, x22
    e064:	mov	x2, #0x2                   	// #2
    e068:	mov	x1, #0x1                   	// #1
    e06c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e070:	add	x0, x0, #0x980
    e074:	bl	7d80 <fwrite@plt>
    e078:	b	e020 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf78>
    e07c:	cmp	w0, #0x8
    e080:	b.eq	e0a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1000>  // b.none
    e084:	cmp	w0, #0x9
    e088:	b.ne	e0f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1050>  // b.any
    e08c:	mov	x3, x22
    e090:	mov	x2, #0x2                   	// #2
    e094:	mov	x1, #0x1                   	// #1
    e098:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e09c:	add	x0, x0, #0x968
    e0a0:	bl	7d80 <fwrite@plt>
    e0a4:	b	e020 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf78>
    e0a8:	mov	x3, x22
    e0ac:	mov	x2, #0x2                   	// #2
    e0b0:	mov	x1, #0x1                   	// #1
    e0b4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e0b8:	add	x0, x0, #0x960
    e0bc:	bl	7d80 <fwrite@plt>
    e0c0:	b	e020 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf78>
    e0c4:	mov	x3, x22
    e0c8:	mov	x2, #0x2                   	// #2
    e0cc:	mov	x1, #0x1                   	// #1
    e0d0:	mov	x0, x26
    e0d4:	bl	7d80 <fwrite@plt>
    e0d8:	b	e020 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf78>
    e0dc:	mov	x3, x22
    e0e0:	mov	x2, #0x2                   	// #2
    e0e4:	mov	x1, #0x1                   	// #1
    e0e8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e0ec:	add	x0, x0, #0x978
    e0f0:	bl	7d80 <fwrite@plt>
    e0f4:	b	e020 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf78>
    e0f8:	mov	w2, w20
    e0fc:	mov	x1, x25
    e100:	mov	x0, x22
    e104:	bl	81c0 <fprintf@plt>
    e108:	b	e020 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf78>
    e10c:	mov	x1, x22
    e110:	mov	w0, #0x22                  	// #34
    e114:	bl	75a0 <fputc@plt>
    e118:	b	df90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xee8>
    e11c:	ldrsb	w0, [x24]
    e120:	cbnz	w0, e140 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1098>
    e124:	ldr	x3, [x19, #72]
    e128:	mov	x2, #0x4                   	// #4
    e12c:	mov	x1, #0x1                   	// #1
    e130:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e134:	add	x0, x0, #0x998
    e138:	bl	7d80 <fwrite@plt>
    e13c:	b	df90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xee8>
    e140:	ldr	x1, [x19, #72]
    e144:	mov	x0, x24
    e148:	bl	73b0 <fputs@plt>
    e14c:	b	df90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xee8>
    e150:	ldrsb	w1, [x24]
    e154:	cmp	w1, #0x30
    e158:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e15c:	add	x0, x0, #0x938
    e160:	ccmp	w1, #0x0, #0x4, ne  // ne = any
    e164:	b.ne	e174 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10cc>  // b.any
    e168:	ldr	x1, [x19, #72]
    e16c:	bl	73b0 <fputs@plt>
    e170:	b	df90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xee8>
    e174:	and	w1, w1, #0xffffffdf
    e178:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e17c:	add	x2, x0, #0x940
    e180:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e184:	add	x0, x0, #0x938
    e188:	cmp	w1, #0x4e
    e18c:	csel	x0, x0, x2, eq  // eq = none
    e190:	b	e168 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10c0>
    e194:	ldr	x3, [x19, #72]
    e198:	mov	x2, #0x2                   	// #2
    e19c:	mov	x1, #0x1                   	// #1
    e1a0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e1a4:	add	x0, x0, #0x9a0
    e1a8:	bl	7d80 <fwrite@plt>
    e1ac:	b	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    e1b0:	mov	x0, x20
    e1b4:	bl	7890 <scols_column_is_customwrap@plt>
    e1b8:	cbz	w0, db1c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    e1bc:	ldr	x3, [x20, #152]
    e1c0:	ldr	x2, [x20, #160]
    e1c4:	mov	x1, x25
    e1c8:	mov	x0, x20
    e1cc:	blr	x3
    e1d0:	mov	x1, x0
    e1d4:	cbz	x0, db1c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    e1d8:	sub	x28, x0, x25
    e1dc:	sub	x2, x27, x28
    e1e0:	mov	x0, x20
    e1e4:	bl	d260 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b8>
    e1e8:	mov	x2, #0x0                   	// #0
    e1ec:	mov	x1, x28
    e1f0:	mov	x0, x25
    e1f4:	bl	16b14 <scols_init_debug@@SMARTCOLS_2.25+0x2540>
    e1f8:	str	x0, [sp, #120]
    e1fc:	mov	x27, x28
    e200:	b	db1c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    e204:	mov	x0, x19
    e208:	bl	7950 <scols_table_is_maxout@plt>
    e20c:	cbnz	w0, db2c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa84>
    e210:	mov	x0, x20
    e214:	bl	7bf0 <scols_column_is_right@plt>
    e218:	cbnz	w0, db2c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa84>
    e21c:	ldr	x24, [sp, #120]
    e220:	b	db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    e224:	mov	x0, x20
    e228:	bl	7fb0 <scols_column_is_trunc@plt>
    e22c:	cbnz	w0, e294 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11ec>
    e230:	ldr	x0, [sp, #120]
    e234:	cmp	x0, x24
    e238:	b.ls	db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>  // b.plast
    e23c:	mov	x0, x20
    e240:	bl	7930 <scols_column_is_wrap@plt>
    e244:	cbz	w0, db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    e248:	mov	x0, x20
    e24c:	bl	7890 <scols_column_is_customwrap@plt>
    e250:	cbnz	w0, db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>
    e254:	mov	x2, x27
    e258:	mov	x1, x25
    e25c:	mov	x0, x20
    e260:	bl	d260 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b8>
    e264:	str	x24, [sp, #120]
    e268:	add	x1, sp, #0x78
    e26c:	mov	x0, x25
    e270:	bl	171ac <scols_init_debug@@SMARTCOLS_2.25+0x2bd8>
    e274:	mov	x27, x0
    e278:	sub	x0, x0, #0x1
    e27c:	cmn	x0, #0x3
    e280:	b.hi	db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa90>  // b.pmore
    e284:	mov	x1, x27
    e288:	mov	x0, x20
    e28c:	bl	d34c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a4>
    e290:	b	db40 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa98>
    e294:	str	x24, [sp, #120]
    e298:	add	x1, sp, #0x78
    e29c:	mov	x0, x25
    e2a0:	bl	171ac <scols_init_debug@@SMARTCOLS_2.25+0x2bd8>
    e2a4:	mov	x27, x0
    e2a8:	b	e230 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1188>
    e2ac:	str	xzr, [sp, #120]
    e2b0:	mov	x0, x19
    e2b4:	bl	7d50 <scols_table_is_minout@plt>
    e2b8:	cbz	w0, e2d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1228>
    e2bc:	mov	x2, x23
    e2c0:	mov	x1, x20
    e2c4:	mov	x0, x19
    e2c8:	bl	d468 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c0>
    e2cc:	cbnz	w0, e5d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1530>
    e2d0:	mov	x0, x19
    e2d4:	bl	7950 <scols_table_is_maxout@plt>
    e2d8:	cmp	w0, #0x0
    e2dc:	ccmp	w21, #0x0, #0x4, eq  // eq = none
    e2e0:	b.ne	e5e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1538>  // b.any
    e2e4:	ldr	x25, [sp, #120]
    e2e8:	cmp	x25, x24
    e2ec:	b.cs	e424 <scols_table_get_termheight@@SMARTCOLS_2.31+0x137c>  // b.hs, b.nlast
    e2f0:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
    e2f4:	add	x26, x26, #0x5d0
    e2f8:	adrp	x27, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e2fc:	add	x27, x27, #0x7e8
    e300:	b	e404 <scols_table_get_termheight@@SMARTCOLS_2.31+0x135c>
    e304:	ldr	x0, [x19, #176]
    e308:	ldr	x0, [x0, #96]
    e30c:	cmp	x0, #0x0
    e310:	csel	x0, x28, x0, eq  // eq = none
    e314:	ldr	x1, [x19, #72]
    e318:	bl	73b0 <fputs@plt>
    e31c:	add	x27, x27, #0x1
    e320:	cmp	x27, x24
    e324:	b.cs	e338 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1290>  // b.hs, b.nlast
    e328:	ldrb	w1, [x19, #248]
    e32c:	ldr	x0, [sp, #104]
    e330:	tbnz	w1, #3, e314 <scols_table_get_termheight@@SMARTCOLS_2.31+0x126c>
    e334:	b	e304 <scols_table_get_termheight@@SMARTCOLS_2.31+0x125c>
    e338:	ldr	x1, [x19, #72]
    e33c:	mov	x0, x25
    e340:	bl	73b0 <fputs@plt>
    e344:	cbz	x26, e360 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12b8>
    e348:	ldr	x3, [x19, #72]
    e34c:	mov	x2, #0x4                   	// #4
    e350:	mov	x1, #0x1                   	// #1
    e354:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e358:	add	x0, x0, #0x9a8
    e35c:	bl	7d80 <fwrite@plt>
    e360:	str	x24, [sp, #120]
    e364:	b	e2b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1208>
    e368:	cbz	x26, e3e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1338>
    e36c:	mov	x0, x22
    e370:	bl	11258 <scols_get_library_version@@SMARTCOLS_2.25+0x490>
    e374:	mov	x28, x0
    e378:	mov	x0, x20
    e37c:	bl	7e20 <scols_column_is_tree@plt>
    e380:	cbz	w0, e390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e8>
    e384:	cmp	x28, #0x0
    e388:	ccmp	x28, x27, #0x2, ne  // ne = any
    e38c:	b.cc	e3c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x131c>  // b.lo, b.ul, b.last
    e390:	ldr	x1, [x19, #72]
    e394:	mov	x0, x26
    e398:	bl	73b0 <fputs@plt>
    e39c:	ldr	x1, [x19, #72]
    e3a0:	mov	x0, x25
    e3a4:	bl	73b0 <fputs@plt>
    e3a8:	ldr	x3, [x19, #72]
    e3ac:	mov	x2, #0x4                   	// #4
    e3b0:	mov	x1, #0x1                   	// #1
    e3b4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e3b8:	add	x0, x0, #0x9a8
    e3bc:	bl	7d80 <fwrite@plt>
    e3c0:	b	e2b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1208>
    e3c4:	ldr	x3, [x19, #72]
    e3c8:	mov	x2, x28
    e3cc:	mov	x1, #0x1                   	// #1
    e3d0:	mov	x0, x25
    e3d4:	bl	7d80 <fwrite@plt>
    e3d8:	add	x25, x25, x28
    e3dc:	b	e390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e8>
    e3e0:	ldr	x1, [x19, #72]
    e3e4:	mov	x0, x25
    e3e8:	bl	73b0 <fputs@plt>
    e3ec:	b	e2b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1208>
    e3f0:	ldr	x1, [x19, #72]
    e3f4:	bl	73b0 <fputs@plt>
    e3f8:	add	x25, x25, #0x1
    e3fc:	cmp	x25, x24
    e400:	b.eq	e424 <scols_table_get_termheight@@SMARTCOLS_2.31+0x137c>  // b.none
    e404:	ldrb	w1, [x19, #248]
    e408:	mov	x0, x26
    e40c:	tbnz	w1, #3, e3f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1348>
    e410:	ldr	x0, [x19, #176]
    e414:	ldr	x0, [x0, #96]
    e418:	cmp	x0, #0x0
    e41c:	csel	x0, x27, x0, eq  // eq = none
    e420:	b	e3f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1348>
    e424:	ldr	x0, [sp, #120]
    e428:	cmp	x0, x24
    e42c:	b.hi	e458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13b0>  // b.pmore
    e430:	cbnz	w21, e5e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1540>
    e434:	ldr	x2, [x19, #80]
    e438:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e43c:	add	x0, x0, #0x7e8
    e440:	cmp	x2, #0x0
    e444:	ldr	x1, [x19, #72]
    e448:	csel	x0, x0, x2, eq  // eq = none
    e44c:	bl	73b0 <fputs@plt>
    e450:	ldp	x27, x28, [sp, #80]
    e454:	b	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    e458:	mov	x0, x20
    e45c:	bl	7fb0 <scols_column_is_trunc@plt>
    e460:	cbnz	w0, e430 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1388>
    e464:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    e468:	ldr	x0, [x0, #4024]
    e46c:	ldr	w0, [x0]
    e470:	tbnz	w0, #5, e4f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x144c>
    e474:	mov	x0, x22
    e478:	bl	11180 <scols_get_library_version@@SMARTCOLS_2.25+0x3b8>
    e47c:	mov	x22, x0
    e480:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    e484:	ldr	x0, [x0, #4024]
    e488:	ldr	w0, [x0]
    e48c:	tbnz	w0, #3, e544 <scols_table_get_termheight@@SMARTCOLS_2.31+0x149c>
    e490:	ldr	x2, [x19, #88]
    e494:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e498:	add	x0, x0, #0x948
    e49c:	cmp	x2, #0x0
    e4a0:	ldr	x1, [x19, #72]
    e4a4:	csel	x0, x0, x2, eq  // eq = none
    e4a8:	bl	73b0 <fputs@plt>
    e4ac:	ldr	x0, [x19, #232]
    e4b0:	add	x0, x0, #0x1
    e4b4:	str	x0, [x19, #232]
    e4b8:	mov	x21, #0x0                   	// #0
    e4bc:	mov	x1, x21
    e4c0:	mov	x0, x19
    e4c4:	bl	81e0 <scols_table_get_column@plt>
    e4c8:	mov	x1, x0
    e4cc:	mov	x3, x22
    e4d0:	mov	x2, x23
    e4d4:	mov	x0, x19
    e4d8:	bl	d654 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5ac>
    e4dc:	add	x21, x21, #0x1
    e4e0:	ldr	x1, [x20, #8]
    e4e4:	cmp	x21, x1
    e4e8:	b.ls	e4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1414>  // b.plast
    e4ec:	ldp	x27, x28, [sp, #80]
    e4f0:	b	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    e4f4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    e4f8:	ldr	x0, [x0, #4016]
    e4fc:	ldr	x21, [x0]
    e500:	bl	76f0 <getpid@plt>
    e504:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e508:	add	x4, x4, #0x3e0
    e50c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e510:	add	x3, x3, #0x3b8
    e514:	mov	w2, w0
    e518:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e51c:	add	x1, x1, #0x3c8
    e520:	mov	x0, x21
    e524:	bl	81c0 <fprintf@plt>
    e528:	mov	x3, x24
    e52c:	ldr	x2, [sp, #120]
    e530:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e534:	add	x1, x1, #0x9b0
    e538:	mov	x0, x20
    e53c:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    e540:	b	e474 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13cc>
    e544:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    e548:	ldr	x0, [x0, #4016]
    e54c:	ldr	x21, [x0]
    e550:	bl	76f0 <getpid@plt>
    e554:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e558:	add	x4, x4, #0x418
    e55c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e560:	add	x3, x3, #0x3b8
    e564:	mov	w2, w0
    e568:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e56c:	add	x1, x1, #0x3c8
    e570:	mov	x0, x21
    e574:	bl	81c0 <fprintf@plt>
    e578:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e57c:	add	x1, x1, #0x9d8
    e580:	mov	x0, x23
    e584:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    e588:	b	e490 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13e8>
    e58c:	ldr	x1, [x19, #72]
    e590:	mov	x0, x25
    e594:	bl	73b0 <fputs@plt>
    e598:	b	e348 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12a0>
    e59c:	ldr	x27, [sp, #120]
    e5a0:	cmp	x24, x27
    e5a4:	b.hi	db70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xac8>  // b.pmore
    e5a8:	ldr	x1, [x19, #72]
    e5ac:	mov	x0, x25
    e5b0:	bl	73b0 <fputs@plt>
    e5b4:	b	e360 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12b8>
    e5b8:	ldr	x24, [x20, #16]
    e5bc:	adrp	x25, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
    e5c0:	add	x25, x25, #0x590
    e5c4:	mov	x27, #0x0                   	// #0
    e5c8:	b	db1c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa74>
    e5cc:	cbnz	x23, dadc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa34>
    e5d0:	ldr	x26, [x20, #88]
    e5d4:	b	dae4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa3c>
    e5d8:	ldp	x27, x28, [sp, #80]
    e5dc:	b	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    e5e0:	ldp	x27, x28, [sp, #80]
    e5e4:	b	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    e5e8:	ldp	x27, x28, [sp, #80]
    e5ec:	b	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    e5f0:	stp	x29, x30, [sp, #-112]!
    e5f4:	mov	x29, sp
    e5f8:	cbz	x0, e688 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15e0>
    e5fc:	stp	x19, x20, [sp, #16]
    e600:	stp	x21, x22, [sp, #32]
    e604:	stp	x23, x24, [sp, #48]
    e608:	mov	x20, x0
    e60c:	mov	x23, x1
    e610:	mov	x19, x2
    e614:	mov	x22, x3
    e618:	cbz	x1, e6c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1618>
    e61c:	cbz	x2, e6ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1644>
    e620:	cbz	x3, e718 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1670>
    e624:	ldr	x1, [x2, #8]
    e628:	ldr	x0, [x0, #16]
    e62c:	cmp	x1, x0
    e630:	b.hi	e744 <scols_table_get_termheight@@SMARTCOLS_2.31+0x169c>  // b.pmore
    e634:	mov	x0, x3
    e638:	bl	11008 <scols_get_library_version@@SMARTCOLS_2.25+0x240>
    e63c:	ldr	x1, [x19, #8]
    e640:	mov	x0, x23
    e644:	bl	81b0 <scols_line_get_cell@plt>
    e648:	mov	x21, x0
    e64c:	cbz	x0, ec4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ba4>
    e650:	bl	75b0 <scols_cell_get_data@plt>
    e654:	mov	x21, x0
    e658:	mov	x0, x19
    e65c:	bl	7e20 <scols_column_is_tree@plt>
    e660:	cbnz	w0, ec58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bb0>
    e664:	cbz	x21, e674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15cc>
    e668:	mov	x1, x21
    e66c:	mov	x0, x22
    e670:	bl	11124 <scols_get_library_version@@SMARTCOLS_2.25+0x35c>
    e674:	ldp	x19, x20, [sp, #16]
    e678:	ldp	x21, x22, [sp, #32]
    e67c:	ldp	x23, x24, [sp, #48]
    e680:	ldp	x29, x30, [sp], #112
    e684:	ret
    e688:	stp	x19, x20, [sp, #16]
    e68c:	stp	x21, x22, [sp, #32]
    e690:	stp	x23, x24, [sp, #48]
    e694:	stp	x25, x26, [sp, #64]
    e698:	stp	x27, x28, [sp, #80]
    e69c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e6a0:	add	x3, x3, #0xb38
    e6a4:	add	x3, x3, #0x48
    e6a8:	mov	w2, #0x25c                 	// #604
    e6ac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e6b0:	add	x1, x1, #0x8b0
    e6b4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e6b8:	add	x0, x0, #0x530
    e6bc:	bl	8090 <__assert_fail@plt>
    e6c0:	stp	x25, x26, [sp, #64]
    e6c4:	stp	x27, x28, [sp, #80]
    e6c8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e6cc:	add	x3, x3, #0xb38
    e6d0:	add	x3, x3, #0x48
    e6d4:	mov	w2, #0x25d                 	// #605
    e6d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e6dc:	add	x1, x1, #0x8b0
    e6e0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e6e4:	add	x0, x0, #0x8d0
    e6e8:	bl	8090 <__assert_fail@plt>
    e6ec:	stp	x25, x26, [sp, #64]
    e6f0:	stp	x27, x28, [sp, #80]
    e6f4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e6f8:	add	x3, x3, #0xb38
    e6fc:	add	x3, x3, #0x48
    e700:	mov	w2, #0x25e                 	// #606
    e704:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e708:	add	x1, x1, #0x8b0
    e70c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e710:	add	x0, x0, #0x4a8
    e714:	bl	8090 <__assert_fail@plt>
    e718:	stp	x25, x26, [sp, #64]
    e71c:	stp	x27, x28, [sp, #80]
    e720:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e724:	add	x3, x3, #0xb38
    e728:	add	x3, x3, #0x48
    e72c:	mov	w2, #0x25f                 	// #607
    e730:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e734:	add	x1, x1, #0x8b0
    e738:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e73c:	add	x0, x0, #0x8d8
    e740:	bl	8090 <__assert_fail@plt>
    e744:	stp	x25, x26, [sp, #64]
    e748:	stp	x27, x28, [sp, #80]
    e74c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e750:	add	x3, x3, #0xb38
    e754:	add	x3, x3, #0x48
    e758:	mov	w2, #0x260                 	// #608
    e75c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e760:	add	x1, x1, #0x8b0
    e764:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e768:	add	x0, x0, #0xa00
    e76c:	bl	8090 <__assert_fail@plt>
    e770:	stp	x27, x28, [sp, #80]
    e774:	ldrb	w0, [x20, #248]
    e778:	tbnz	w0, #3, e7ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1744>
    e77c:	ldr	x0, [x20, #176]
    e780:	ldr	x28, [x0, #96]
    e784:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e788:	add	x0, x0, #0x7e8
    e78c:	cmp	x28, #0x0
    e790:	csel	x28, x0, x28, eq  // eq = none
    e794:	add	x0, x20, #0x80
    e798:	ldr	x1, [x20, #128]
    e79c:	cmp	x1, x0
    e7a0:	b.eq	eb84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1adc>  // b.none
    e7a4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    e7a8:	ldr	x0, [x0, #4024]
    e7ac:	ldr	w0, [x0]
    e7b0:	tbnz	w0, #3, e7f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1750>
    e7b4:	ldrb	w0, [x20, #248]
    e7b8:	tbnz	w0, #4, eb8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ae4>
    e7bc:	ldr	x0, [x20, #152]
    e7c0:	cbz	x0, eb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ac8>
    e7c4:	stp	x25, x26, [sp, #64]
    e7c8:	mov	x27, #0x0                   	// #0
    e7cc:	mov	x26, #0x0                   	// #0
    e7d0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e7d4:	add	x0, x0, #0x7c0
    e7d8:	str	x0, [sp, #96]
    e7dc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e7e0:	add	x0, x0, #0x7a8
    e7e4:	str	x0, [sp, #104]
    e7e8:	b	e880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17d8>
    e7ec:	adrp	x28, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
    e7f0:	add	x28, x28, #0x5d0
    e7f4:	b	e794 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16ec>
    e7f8:	stp	x25, x26, [sp, #64]
    e7fc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    e800:	ldr	x0, [x0, #4016]
    e804:	ldr	x25, [x0]
    e808:	bl	76f0 <getpid@plt>
    e80c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e810:	add	x4, x4, #0x418
    e814:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e818:	add	x3, x3, #0x3b8
    e81c:	mov	w2, w0
    e820:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e824:	add	x1, x1, #0x3c8
    e828:	mov	x0, x25
    e82c:	bl	81c0 <fprintf@plt>
    e830:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e834:	add	x1, x1, #0xa18
    e838:	mov	x0, x23
    e83c:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    e840:	ldp	x25, x26, [sp, #64]
    e844:	b	e7b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x170c>
    e848:	ldrb	w0, [x20, #248]
    e84c:	tbnz	w0, #3, e8dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1834>
    e850:	ldr	x0, [x20, #176]
    e854:	ldr	x2, [x0, #96]
    e858:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e85c:	add	x0, x0, #0x7e8
    e860:	cmp	x2, #0x0
    e864:	csel	x2, x0, x2, eq  // eq = none
    e868:	mov	x1, #0x3                   	// #3
    e86c:	mov	x0, x22
    e870:	bl	110cc <scols_get_library_version@@SMARTCOLS_2.25+0x304>
    e874:	ldr	x0, [x20, #152]
    e878:	cmp	x0, x26
    e87c:	b.ls	eb6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ac4>  // b.plast
    e880:	mov	x0, x26
    e884:	lsl	x25, x26, #3
    e888:	add	x26, x26, #0x3
    e88c:	ldr	x1, [x20, #144]
    e890:	ldr	x0, [x1, x0, lsl #3]
    e894:	cbz	x0, e848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17a0>
    e898:	ldr	w0, [x0, #64]
    e89c:	cmp	w0, #0x4
    e8a0:	b.eq	ea7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19d4>  // b.none
    e8a4:	b.gt	e914 <scols_table_get_termheight@@SMARTCOLS_2.31+0x186c>
    e8a8:	cmp	w0, #0x2
    e8ac:	b.eq	ea24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x197c>  // b.none
    e8b0:	cmp	w0, #0x3
    e8b4:	b.ne	e8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1840>  // b.any
    e8b8:	ldr	x0, [x20, #176]
    e8bc:	ldr	x1, [x0, #56]
    e8c0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e8c4:	add	x0, x0, #0x9f8
    e8c8:	cmp	x1, #0x0
    e8cc:	csel	x1, x0, x1, eq  // eq = none
    e8d0:	mov	x0, x22
    e8d4:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e8d8:	b	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>
    e8dc:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
    e8e0:	add	x2, x2, #0x5d0
    e8e4:	b	e868 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17c0>
    e8e8:	cmp	w0, #0x1
    e8ec:	b.ne	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>  // b.any
    e8f0:	ldr	x0, [x20, #176]
    e8f4:	ldr	x1, [x0, #48]
    e8f8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e8fc:	add	x0, x0, #0x7d0
    e900:	cmp	x1, #0x0
    e904:	csel	x1, x0, x1, eq  // eq = none
    e908:	mov	x0, x22
    e90c:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e910:	b	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>
    e914:	cmp	w0, #0x6
    e918:	b.eq	ea48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19a0>  // b.none
    e91c:	cmp	w0, #0x7
    e920:	b.ne	e960 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18b8>  // b.any
    e924:	mov	x1, x28
    e928:	mov	x0, x22
    e92c:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e930:	ldr	x0, [x20, #176]
    e934:	ldr	x1, [x0, #32]
    e938:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e93c:	add	x0, x0, #0x7c8
    e940:	cmp	x1, #0x0
    e944:	csel	x1, x0, x1, eq  // eq = none
    e948:	mov	x0, x22
    e94c:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e950:	mov	x1, x28
    e954:	mov	x0, x22
    e958:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e95c:	b	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>
    e960:	cmp	w0, #0x5
    e964:	b.ne	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>  // b.any
    e968:	ldrb	w0, [x20, #248]
    e96c:	tbnz	w0, #3, eb34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a8c>
    e970:	ldr	x0, [x20, #176]
    e974:	ldr	x1, [x0, #96]
    e978:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e97c:	add	x0, x0, #0x7e8
    e980:	cmp	x1, #0x0
    e984:	csel	x1, x0, x1, eq  // eq = none
    e988:	mov	x0, x22
    e98c:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e990:	ldr	x0, [x20, #176]
    e994:	ldr	x1, [x0, #72]
    e998:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    e99c:	add	x0, x0, #0x7b8
    e9a0:	cmp	x1, #0x0
    e9a4:	csel	x1, x0, x1, eq  // eq = none
    e9a8:	mov	x0, x22
    e9ac:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    e9b0:	ldr	x2, [x20, #152]
    e9b4:	cmp	x2, x26
    e9b8:	b.ls	ec44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b9c>  // b.plast
    e9bc:	sub	x0, x25, x27, lsl #3
    e9c0:	add	x0, x0, #0x18
    e9c4:	ldr	x1, [x20, #144]
    e9c8:	add	x1, x1, x0
    e9cc:	mov	x25, x27
    e9d0:	ldr	x0, [x1, x25, lsl #3]
    e9d4:	cbnz	x0, eb40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a98>
    e9d8:	add	x25, x25, #0x1
    e9dc:	sub	x0, x25, x27
    e9e0:	add	x0, x0, x26
    e9e4:	cmp	x0, x2
    e9e8:	b.cc	e9d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1928>  // b.lo, b.ul, b.last
    e9ec:	ldr	x0, [x20, #176]
    e9f0:	ldr	x2, [x0, #40]
    e9f4:	cmp	x2, #0x0
    e9f8:	ldr	x0, [sp, #96]
    e9fc:	csel	x2, x0, x2, eq  // eq = none
    ea00:	add	x1, x25, #0x1
    ea04:	mov	x0, x22
    ea08:	bl	110cc <scols_get_library_version@@SMARTCOLS_2.25+0x304>
    ea0c:	ldr	x0, [x20, #176]
    ea10:	ldr	x0, [x0, #40]
    ea14:	cbz	x0, eb54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1aac>
    ea18:	ldp	x25, x26, [sp, #64]
    ea1c:	ldp	x27, x28, [sp, #80]
    ea20:	b	ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    ea24:	ldr	x0, [x20, #176]
    ea28:	ldr	x1, [x0, #64]
    ea2c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ea30:	add	x0, x0, #0x7e0
    ea34:	cmp	x1, #0x0
    ea38:	csel	x1, x0, x1, eq  // eq = none
    ea3c:	mov	x0, x22
    ea40:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea44:	b	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>
    ea48:	ldr	x0, [x20, #176]
    ea4c:	ldr	x1, [x0, #32]
    ea50:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ea54:	add	x0, x0, #0x7c8
    ea58:	cmp	x1, #0x0
    ea5c:	csel	x1, x0, x1, eq  // eq = none
    ea60:	mov	x0, x22
    ea64:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea68:	mov	x2, x28
    ea6c:	mov	x1, #0x2                   	// #2
    ea70:	mov	x0, x22
    ea74:	bl	110cc <scols_get_library_version@@SMARTCOLS_2.25+0x304>
    ea78:	b	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>
    ea7c:	mov	x1, x28
    ea80:	mov	x0, x22
    ea84:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ea88:	ldr	x0, [x20, #176]
    ea8c:	ldr	x1, [x0, #80]
    ea90:	cmp	x1, #0x0
    ea94:	ldr	x0, [sp, #104]
    ea98:	csel	x1, x0, x1, eq  // eq = none
    ea9c:	mov	x0, x22
    eaa0:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eaa4:	ldr	x2, [x20, #152]
    eaa8:	cmp	x2, x26
    eaac:	b.ls	ec30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b88>  // b.plast
    eab0:	sub	x0, x25, x27, lsl #3
    eab4:	add	x0, x0, #0x18
    eab8:	ldr	x1, [x20, #144]
    eabc:	add	x1, x1, x0
    eac0:	mov	x25, x27
    eac4:	ldr	x0, [x1, x25, lsl #3]
    eac8:	cbnz	x0, eb14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a6c>
    eacc:	add	x25, x25, #0x1
    ead0:	sub	x0, x25, x27
    ead4:	add	x0, x0, x26
    ead8:	cmp	x2, x0
    eadc:	b.hi	eac4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a1c>  // b.pmore
    eae0:	ldr	x0, [x20, #176]
    eae4:	ldr	x2, [x0, #40]
    eae8:	cmp	x2, #0x0
    eaec:	ldr	x0, [sp, #96]
    eaf0:	csel	x2, x0, x2, eq  // eq = none
    eaf4:	add	x1, x25, #0x1
    eaf8:	mov	x0, x22
    eafc:	bl	110cc <scols_get_library_version@@SMARTCOLS_2.25+0x304>
    eb00:	ldr	x0, [x20, #176]
    eb04:	ldr	x0, [x0, #40]
    eb08:	cbnz	x0, ec38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b90>
    eb0c:	mov	w0, #0x1                   	// #1
    eb10:	b	eb24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a7c>
    eb14:	ldr	x0, [x20, #176]
    eb18:	ldr	x28, [x0, #40]
    eb1c:	cbnz	x28, eb5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ab4>
    eb20:	mov	w0, w24
    eb24:	cbnz	w0, eb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1aec>
    eb28:	mov	x27, x25
    eb2c:	ldr	x28, [sp, #96]
    eb30:	b	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>
    eb34:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
    eb38:	add	x1, x1, #0x5d0
    eb3c:	b	e988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18e0>
    eb40:	ldr	x0, [x20, #176]
    eb44:	ldr	x28, [x0, #40]
    eb48:	cbnz	x28, eb64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1abc>
    eb4c:	mov	w0, w24
    eb50:	b	eb24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a7c>
    eb54:	mov	w0, #0x1                   	// #1
    eb58:	b	eb24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a7c>
    eb5c:	mov	x27, x25
    eb60:	b	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>
    eb64:	mov	x27, x25
    eb68:	b	e874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17cc>
    eb6c:	ldp	x25, x26, [sp, #64]
    eb70:	mov	x1, x28
    eb74:	mov	x0, x22
    eb78:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    eb7c:	ldp	x27, x28, [sp, #80]
    eb80:	b	ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    eb84:	ldp	x27, x28, [sp, #80]
    eb88:	b	ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    eb8c:	ldp	x27, x28, [sp, #80]
    eb90:	b	ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    eb94:	ldp	x25, x26, [sp, #64]
    eb98:	ldp	x27, x28, [sp, #80]
    eb9c:	b	ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    eba0:	mov	x2, x22
    eba4:	ldr	x1, [x23, #112]
    eba8:	mov	x0, x20
    ebac:	bl	d0b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    ebb0:	cbnz	w0, e674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15cc>
    ebb4:	ldr	x1, [x23, #112]
    ebb8:	cbz	x1, ebf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b48>
    ebbc:	add	x0, x23, #0x50
    ebc0:	ldr	x1, [x1, #72]
    ebc4:	cmp	x1, x0
    ebc8:	b.ne	ebf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b48>  // b.any
    ebcc:	ldr	x0, [x20, #176]
    ebd0:	ldr	x1, [x0, #24]
    ebd4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ebd8:	add	x0, x0, #0x7b8
    ebdc:	cmp	x1, #0x0
    ebe0:	csel	x1, x0, x1, eq  // eq = none
    ebe4:	mov	x0, x22
    ebe8:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ebec:	b	ec10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b68>
    ebf0:	ldr	x0, [x20, #176]
    ebf4:	ldr	x1, [x0, #8]
    ebf8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ebfc:	add	x0, x0, #0x7a8
    ec00:	cmp	x1, #0x0
    ec04:	csel	x1, x0, x1, eq  // eq = none
    ec08:	mov	x0, x22
    ec0c:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ec10:	cbnz	w0, e674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15cc>
    ec14:	b	ec84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bdc>
    ec18:	ldrb	w0, [x19, #224]
    ec1c:	tbz	w0, #1, ec98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bf0>
    ec20:	b	ec8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1be4>
    ec24:	mov	x0, x22
    ec28:	bl	1115c <scols_get_library_version@@SMARTCOLS_2.25+0x394>
    ec2c:	b	ec98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bf0>
    ec30:	mov	x25, x27
    ec34:	b	eae0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a38>
    ec38:	ldp	x25, x26, [sp, #64]
    ec3c:	ldp	x27, x28, [sp, #80]
    ec40:	b	ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    ec44:	mov	x25, x27
    ec48:	b	e9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1944>
    ec4c:	mov	x0, x19
    ec50:	bl	7e20 <scols_column_is_tree@plt>
    ec54:	cbz	w0, e674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15cc>
    ec58:	mov	x0, x20
    ec5c:	bl	7d40 <scols_table_is_json@plt>
    ec60:	mov	w24, w0
    ec64:	cbnz	w0, ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    ec68:	ldrb	w0, [x19, #224]
    ec6c:	tbnz	w0, #1, e770 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c8>
    ec70:	ldr	x0, [x23, #112]
    ec74:	cbz	x0, ec18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b70>
    ec78:	mov	x0, x20
    ec7c:	bl	7d40 <scols_table_is_json@plt>
    ec80:	cbz	w0, eba0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1af8>
    ec84:	ldr	x0, [x23, #112]
    ec88:	cbz	x0, ec18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b70>
    ec8c:	mov	x0, x20
    ec90:	bl	7d40 <scols_table_is_json@plt>
    ec94:	cbz	w0, ec24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b7c>
    ec98:	mov	w0, #0x0                   	// #0
    ec9c:	cbz	x21, e674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15cc>
    eca0:	mov	x1, x21
    eca4:	mov	x0, x22
    eca8:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    ecac:	b	e674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15cc>
    ecb0:	stp	x29, x30, [sp, #-192]!
    ecb4:	mov	x29, sp
    ecb8:	stp	x19, x20, [sp, #16]
    ecbc:	stp	x21, x22, [sp, #32]
    ecc0:	stp	x23, x24, [sp, #48]
    ecc4:	stp	x25, x26, [sp, #64]
    ecc8:	stp	x27, x28, [sp, #80]
    eccc:	str	x2, [sp, #120]
    ecd0:	cbz	x1, ed10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c68>
    ecd4:	mov	x19, x0
    ecd8:	mov	x26, x1
    ecdc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ece0:	ldr	x0, [x0, #4024]
    ece4:	ldr	w0, [x0]
    ece8:	tbnz	w0, #3, ed34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c8c>
    ecec:	mov	w1, #0x0                   	// #0
    ecf0:	add	x0, sp, #0xa0
    ecf4:	bl	7470 <scols_reset_iter@plt>
    ecf8:	mov	w25, #0x0                   	// #0
    ecfc:	mov	w21, #0x0                   	// #0
    ed00:	add	x24, sp, #0xb8
    ed04:	add	x23, sp, #0xa0
    ed08:	mov	w27, #0x1                   	// #1
    ed0c:	b	edbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d14>
    ed10:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ed14:	add	x3, x3, #0xb38
    ed18:	add	x3, x3, #0x60
    ed1c:	mov	w2, #0x290                 	// #656
    ed20:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ed24:	add	x1, x1, #0x8b0
    ed28:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ed2c:	add	x0, x0, #0x8d0
    ed30:	bl	8090 <__assert_fail@plt>
    ed34:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ed38:	ldr	x0, [x0, #4016]
    ed3c:	ldr	x20, [x0]
    ed40:	bl	76f0 <getpid@plt>
    ed44:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ed48:	add	x4, x4, #0x418
    ed4c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ed50:	add	x3, x3, #0x3b8
    ed54:	mov	w2, w0
    ed58:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ed5c:	add	x1, x1, #0x3c8
    ed60:	mov	x0, x20
    ed64:	bl	81c0 <fprintf@plt>
    ed68:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ed6c:	add	x1, x1, #0xa30
    ed70:	mov	x0, x26
    ed74:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    ed78:	b	ecec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c44>
    ed7c:	ldr	x20, [sp, #184]
    ed80:	ldr	x1, [x20, #8]
    ed84:	mov	x0, x26
    ed88:	bl	81b0 <scols_line_get_cell@plt>
    ed8c:	ldr	x4, [sp, #120]
    ed90:	mov	x3, x0
    ed94:	mov	x2, x26
    ed98:	mov	x1, x20
    ed9c:	mov	x0, x19
    eda0:	bl	da20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x978>
    eda4:	mov	w21, w0
    eda8:	cbnz	w0, edbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d14>
    edac:	ldr	x0, [sp, #184]
    edb0:	ldr	x0, [x0, #104]
    edb4:	cmp	x0, #0x0
    edb8:	csel	w25, w25, w27, eq  // eq = none
    edbc:	mov	w22, w21
    edc0:	cbnz	w22, ee14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d6c>
    edc4:	mov	x2, x24
    edc8:	mov	x1, x23
    edcc:	mov	x0, x19
    edd0:	bl	7f40 <scols_table_next_column@plt>
    edd4:	mov	w20, w0
    edd8:	cbnz	w0, ee10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d68>
    eddc:	ldr	x0, [sp, #184]
    ede0:	bl	8000 <scols_column_is_hidden@plt>
    ede4:	cbnz	w0, ee08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d60>
    ede8:	ldr	x3, [sp, #120]
    edec:	ldr	x2, [sp, #184]
    edf0:	mov	x1, x26
    edf4:	mov	x0, x19
    edf8:	bl	e5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1548>
    edfc:	mov	w21, w0
    ee00:	cbnz	w0, edbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d14>
    ee04:	b	ed7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cd4>
    ee08:	mov	w22, w20
    ee0c:	b	edc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d18>
    ee10:	mov	w21, w22
    ee14:	cmp	w21, #0x0
    ee18:	ccmp	w25, #0x0, #0x4, eq  // eq = none
    ee1c:	b.eq	f2e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2240>  // b.none
    ee20:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ee24:	ldr	x0, [x0, #4024]
    ee28:	str	x0, [sp, #128]
    ee2c:	add	x0, sp, #0xa0
    ee30:	str	x0, [sp, #136]
    ee34:	add	x28, sp, #0xb8
    ee38:	mov	x27, x0
    ee3c:	b	f27c <scols_table_get_termheight@@SMARTCOLS_2.31+0x21d4>
    ee40:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ee44:	ldr	x0, [x0, #4016]
    ee48:	ldr	x20, [x0]
    ee4c:	bl	76f0 <getpid@plt>
    ee50:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ee54:	add	x4, x4, #0x418
    ee58:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ee5c:	add	x3, x3, #0x3b8
    ee60:	mov	w2, w0
    ee64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ee68:	add	x1, x1, #0x3c8
    ee6c:	mov	x0, x20
    ee70:	bl	81c0 <fprintf@plt>
    ee74:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ee78:	add	x1, x1, #0xa40
    ee7c:	mov	x0, x26
    ee80:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    ee84:	b	f288 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21e0>
    ee88:	ldr	x25, [x26, #24]
    ee8c:	cbnz	x25, f110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2068>
    ee90:	ldr	x25, [x20, #88]
    ee94:	b	f110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2068>
    ee98:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ee9c:	ldr	x0, [x0, #4016]
    eea0:	ldr	x22, [x0]
    eea4:	bl	76f0 <getpid@plt>
    eea8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    eeac:	add	x4, x4, #0x3e0
    eeb0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    eeb4:	add	x3, x3, #0x3b8
    eeb8:	mov	w2, w0
    eebc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    eec0:	add	x1, x1, #0x3c8
    eec4:	mov	x0, x22
    eec8:	bl	81c0 <fprintf@plt>
    eecc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    eed0:	add	x1, x1, #0xa40
    eed4:	mov	x0, x20
    eed8:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    eedc:	b	f134 <scols_table_get_termheight@@SMARTCOLS_2.31+0x208c>
    eee0:	ldr	x1, [sp, #112]
    eee4:	mov	x0, x22
    eee8:	bl	171ac <scols_init_debug@@SMARTCOLS_2.25+0x2bd8>
    eeec:	mov	x23, x0
    eef0:	cmn	x23, #0x1
    eef4:	b.eq	f220 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2178>  // b.none
    eef8:	cbnz	x23, ef84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1edc>
    eefc:	cbz	x25, f2d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2230>
    ef00:	ldr	x1, [x19, #72]
    ef04:	mov	x0, x25
    ef08:	bl	73b0 <fputs@plt>
    ef0c:	ldr	x1, [x19, #72]
    ef10:	mov	x0, x22
    ef14:	bl	73b0 <fputs@plt>
    ef18:	ldr	x3, [x19, #72]
    ef1c:	mov	x2, #0x4                   	// #4
    ef20:	mov	x1, #0x1                   	// #1
    ef24:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ef28:	add	x0, x0, #0x9a8
    ef2c:	bl	7d80 <fwrite@plt>
    ef30:	mov	x0, x22
    ef34:	bl	7c20 <free@plt>
    ef38:	mov	x0, x19
    ef3c:	bl	7d50 <scols_table_is_minout@plt>
    ef40:	cbz	w0, ef58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eb0>
    ef44:	mov	x2, x26
    ef48:	mov	x1, x20
    ef4c:	mov	x0, x19
    ef50:	bl	d468 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c0>
    ef54:	cbnz	w0, f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fec>
    ef58:	mov	x0, x19
    ef5c:	bl	7950 <scols_table_is_maxout@plt>
    ef60:	cbz	w0, ef94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eec>
    ef64:	ldr	x22, [sp, #152]
    ef68:	cmp	x24, x22
    ef6c:	b.ls	f054 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fac>  // b.plast
    ef70:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
    ef74:	add	x25, x25, #0x5d0
    ef78:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ef7c:	add	x23, x23, #0x7e8
    ef80:	b	f034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f8c>
    ef84:	mov	x1, x23
    ef88:	mov	x0, x20
    ef8c:	bl	d34c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a4>
    ef90:	b	eefc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e54>
    ef94:	add	x0, x20, #0xc8
    ef98:	ldr	x1, [x20, #216]
    ef9c:	ldr	x1, [x1, #104]
    efa0:	cmp	x1, x0
    efa4:	b.eq	f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fec>  // b.none
    efa8:	ldr	x22, [x20, #200]
    efac:	sub	x0, x22, #0xc8
    efb0:	bl	8000 <scols_column_is_hidden@plt>
    efb4:	cbz	w0, ef64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ebc>
    efb8:	ldr	x0, [x22, #16]
    efbc:	ldr	x0, [x0, #104]
    efc0:	cmp	x0, x22
    efc4:	b.eq	f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fec>  // b.none
    efc8:	ldr	x22, [x22]
    efcc:	sub	x0, x22, #0xc8
    efd0:	bl	8000 <scols_column_is_hidden@plt>
    efd4:	cbz	w0, ef64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ebc>
    efd8:	ldr	x0, [x22, #16]
    efdc:	ldr	x0, [x0, #104]
    efe0:	cmp	x0, x22
    efe4:	b.eq	f018 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f70>  // b.none
    efe8:	ldr	x22, [x22]
    efec:	sub	x22, x22, #0xc8
    eff0:	mov	x0, x22
    eff4:	bl	8000 <scols_column_is_hidden@plt>
    eff8:	cbnz	w0, f004 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f5c>
    effc:	cbz	w0, ef64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ebc>
    f000:	b	f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fec>
    f004:	mov	x0, x22
    f008:	bl	d40c <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>
    f00c:	cmp	w0, #0x0
    f010:	cset	w0, ne  // ne = any
    f014:	b	effc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f54>
    f018:	mov	w0, #0x1                   	// #1
    f01c:	b	effc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f54>
    f020:	ldr	x1, [x19, #72]
    f024:	bl	73b0 <fputs@plt>
    f028:	add	x22, x22, #0x1
    f02c:	cmp	x24, x22
    f030:	b.eq	f054 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fac>  // b.none
    f034:	ldrb	w1, [x19, #248]
    f038:	mov	x0, x25
    f03c:	tbnz	w1, #3, f020 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f78>
    f040:	ldr	x0, [x19, #176]
    f044:	ldr	x0, [x0, #96]
    f048:	cmp	x0, #0x0
    f04c:	csel	x0, x23, x0, eq  // eq = none
    f050:	b	f020 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f78>
    f054:	add	x0, x20, #0xc8
    f058:	ldr	x1, [x20, #216]
    f05c:	ldr	x1, [x1, #104]
    f060:	cmp	x1, x0
    f064:	b.eq	f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fec>  // b.none
    f068:	ldr	x20, [x20, #200]
    f06c:	sub	x0, x20, #0xc8
    f070:	bl	8000 <scols_column_is_hidden@plt>
    f074:	cbnz	w0, f184 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20dc>
    f078:	ldr	x2, [x19, #80]
    f07c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f080:	add	x0, x0, #0x7e8
    f084:	cmp	x2, #0x0
    f088:	ldr	x1, [x19, #72]
    f08c:	csel	x0, x0, x2, eq  // eq = none
    f090:	bl	73b0 <fputs@plt>
    f094:	ldr	x0, [sp, #184]
    f098:	ldr	x0, [x0, #104]
    f09c:	mov	w22, w21
    f0a0:	cmp	x0, #0x0
    f0a4:	ldr	w0, [sp, #108]
    f0a8:	csinc	w0, w0, wzr, eq  // eq = none
    f0ac:	str	w0, [sp, #108]
    f0b0:	mov	w21, w22
    f0b4:	cbnz	w21, f26c <scols_table_get_termheight@@SMARTCOLS_2.31+0x21c4>
    f0b8:	mov	x2, x28
    f0bc:	mov	x1, x27
    f0c0:	mov	x0, x19
    f0c4:	bl	7f40 <scols_table_next_column@plt>
    f0c8:	mov	w20, w0
    f0cc:	cbnz	w0, f268 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21c0>
    f0d0:	ldr	x0, [sp, #184]
    f0d4:	bl	8000 <scols_column_is_hidden@plt>
    f0d8:	mov	w21, w0
    f0dc:	cbnz	w0, f260 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21b8>
    f0e0:	ldr	x20, [sp, #184]
    f0e4:	ldr	x0, [x20, #104]
    f0e8:	cbz	x0, f23c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2194>
    f0ec:	ldr	x1, [x20, #8]
    f0f0:	mov	x0, x26
    f0f4:	bl	81b0 <scols_line_get_cell@plt>
    f0f8:	ldrb	w1, [x19, #248]
    f0fc:	mov	x25, #0x0                   	// #0
    f100:	tbz	w1, #1, f110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2068>
    f104:	cbz	x0, ee88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1de0>
    f108:	ldr	x25, [x0, #8]
    f10c:	cbz	x25, ee88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1de0>
    f110:	ldr	x24, [x20, #16]
    f114:	str	x24, [sp, #152]
    f118:	ldr	x0, [x20, #104]
    f11c:	cbz	x0, f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fec>
    f120:	cbz	x24, f2d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2228>
    f124:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f128:	ldr	x0, [x0, #4024]
    f12c:	ldr	w0, [x0]
    f130:	tbnz	w0, #5, ee98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1df0>
    f134:	ldr	x0, [x20, #104]
    f138:	bl	79f0 <strdup@plt>
    f13c:	mov	x22, x0
    f140:	cbz	x0, f220 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2178>
    f144:	mov	x0, x20
    f148:	bl	7890 <scols_column_is_customwrap@plt>
    f14c:	cbz	w0, eee0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e38>
    f150:	ldr	x3, [x20, #152]
    f154:	ldr	x2, [x20, #160]
    f158:	mov	x1, x22
    f15c:	mov	x0, x20
    f160:	blr	x3
    f164:	cbz	x0, eee0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e38>
    f168:	sub	x23, x0, x22
    f16c:	mov	x2, #0x0                   	// #0
    f170:	mov	x1, x23
    f174:	mov	x0, x22
    f178:	bl	16b14 <scols_init_debug@@SMARTCOLS_2.25+0x2540>
    f17c:	str	x0, [sp, #152]
    f180:	b	eef0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e48>
    f184:	ldr	x0, [x20, #16]
    f188:	ldr	x0, [x0, #104]
    f18c:	cmp	x0, x20
    f190:	b.eq	f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fec>  // b.none
    f194:	ldr	x20, [x20]
    f198:	sub	x0, x20, #0xc8
    f19c:	bl	8000 <scols_column_is_hidden@plt>
    f1a0:	cbz	w0, f078 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fd0>
    f1a4:	ldr	x0, [x20, #16]
    f1a8:	ldr	x0, [x0, #104]
    f1ac:	cmp	x0, x20
    f1b0:	b.eq	f218 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2170>  // b.none
    f1b4:	ldr	x20, [x20]
    f1b8:	sub	x0, x20, #0xc8
    f1bc:	bl	8000 <scols_column_is_hidden@plt>
    f1c0:	cbnz	w0, f1cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2124>
    f1c4:	cbnz	w0, f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fec>
    f1c8:	b	f078 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fd0>
    f1cc:	ldr	x0, [x20, #16]
    f1d0:	ldr	x0, [x0, #104]
    f1d4:	cmp	x0, x20
    f1d8:	b.eq	f210 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2168>  // b.none
    f1dc:	ldr	x20, [x20]
    f1e0:	sub	x20, x20, #0xc8
    f1e4:	mov	x0, x20
    f1e8:	bl	8000 <scols_column_is_hidden@plt>
    f1ec:	cbnz	w0, f1fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2154>
    f1f0:	cmp	w0, #0x0
    f1f4:	cset	w0, ne  // ne = any
    f1f8:	b	f1c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x211c>
    f1fc:	mov	x0, x20
    f200:	bl	d40c <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>
    f204:	cmp	w0, #0x0
    f208:	cset	w0, ne  // ne = any
    f20c:	b	f1f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2148>
    f210:	mov	w0, #0x1                   	// #1
    f214:	b	f1f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2148>
    f218:	mov	w0, #0x1                   	// #1
    f21c:	b	f1c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x211c>
    f220:	mov	x0, x22
    f224:	bl	7c20 <free@plt>
    f228:	bl	80a0 <__errno_location@plt>
    f22c:	ldr	w0, [x0]
    f230:	neg	w22, w0
    f234:	cbnz	w0, f0b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2008>
    f238:	b	f094 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fec>
    f23c:	ldr	x0, [sp, #120]
    f240:	bl	11180 <scols_get_library_version@@SMARTCOLS_2.25+0x3b8>
    f244:	mov	x3, x0
    f248:	mov	x2, x26
    f24c:	mov	x1, x20
    f250:	mov	x0, x19
    f254:	bl	d654 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5ac>
    f258:	mov	w22, w21
    f25c:	b	f0b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2008>
    f260:	mov	w21, w20
    f264:	b	f0b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x200c>
    f268:	mov	w22, w21
    f26c:	cmp	w22, #0x0
    f270:	ldr	w0, [sp, #108]
    f274:	ccmp	w0, #0x0, #0x4, eq  // eq = none
    f278:	b.eq	f2e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2240>  // b.none
    f27c:	ldr	x0, [sp, #128]
    f280:	ldr	w0, [x0]
    f284:	tbnz	w0, #3, ee40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d98>
    f288:	ldr	x2, [x19, #88]
    f28c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f290:	add	x0, x0, #0x948
    f294:	cmp	x2, #0x0
    f298:	ldr	x1, [x19, #72]
    f29c:	csel	x0, x0, x2, eq  // eq = none
    f2a0:	bl	73b0 <fputs@plt>
    f2a4:	ldr	x0, [x19, #232]
    f2a8:	add	x0, x0, #0x1
    f2ac:	str	x0, [x19, #232]
    f2b0:	mov	w1, #0x0                   	// #0
    f2b4:	ldr	x0, [sp, #136]
    f2b8:	bl	7470 <scols_reset_iter@plt>
    f2bc:	str	wzr, [sp, #108]
    f2c0:	mov	w22, #0x0                   	// #0
    f2c4:	add	x0, sp, #0x98
    f2c8:	str	x0, [sp, #112]
    f2cc:	b	f0b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2008>
    f2d0:	mov	w22, #0xffffffea            	// #-22
    f2d4:	b	f0b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2008>
    f2d8:	ldr	x1, [x19, #72]
    f2dc:	mov	x0, x22
    f2e0:	bl	73b0 <fputs@plt>
    f2e4:	b	ef30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e88>
    f2e8:	mov	w0, #0x0                   	// #0
    f2ec:	ldp	x19, x20, [sp, #16]
    f2f0:	ldp	x21, x22, [sp, #32]
    f2f4:	ldp	x23, x24, [sp, #48]
    f2f8:	ldp	x25, x26, [sp, #64]
    f2fc:	ldp	x27, x28, [sp, #80]
    f300:	ldp	x29, x30, [sp], #192
    f304:	ret
    f308:	stp	x29, x30, [sp, #-80]!
    f30c:	mov	x29, sp
    f310:	stp	x19, x20, [sp, #16]
    f314:	stp	x21, x22, [sp, #32]
    f318:	mov	x20, x0
    f31c:	mov	x19, x1
    f320:	mov	x21, x3
    f324:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f328:	ldr	x0, [x0, #4024]
    f32c:	ldr	w0, [x0]
    f330:	tbnz	w0, #3, f374 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22cc>
    f334:	mov	x0, x20
    f338:	bl	10598 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34f0>
    f33c:	mov	x2, x21
    f340:	mov	x1, x19
    f344:	mov	x0, x20
    f348:	bl	ecb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c08>
    f34c:	mov	w21, w0
    f350:	cbnz	w0, f48c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e4>
    f354:	cbz	x19, f4dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2434>
    f358:	add	x0, x19, #0x40
    f35c:	ldr	x1, [x19, #64]
    f360:	cmp	x1, x0
    f364:	b.eq	f3bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2314>  // b.none
    f368:	mov	x0, x20
    f36c:	bl	10480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33d8>
    f370:	b	f48c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e4>
    f374:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f378:	ldr	x0, [x0, #4016]
    f37c:	ldr	x22, [x0]
    f380:	bl	76f0 <getpid@plt>
    f384:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f388:	add	x4, x4, #0x418
    f38c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f390:	add	x3, x3, #0x3b8
    f394:	mov	w2, w0
    f398:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f39c:	add	x1, x1, #0x3c8
    f3a0:	mov	x0, x22
    f3a4:	bl	81c0 <fprintf@plt>
    f3a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f3ac:	add	x1, x1, #0xa58
    f3b0:	mov	x0, x19
    f3b4:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    f3b8:	b	f334 <scols_table_get_termheight@@SMARTCOLS_2.31+0x228c>
    f3bc:	mov	x1, x19
    f3c0:	mov	x0, x20
    f3c4:	bl	14058 <scols_line_link_group@@SMARTCOLS_2.34+0x45c>
    f3c8:	mov	w22, w0
    f3cc:	mov	x0, x20
    f3d0:	bl	7d40 <scols_table_is_json@plt>
    f3d4:	mov	w1, w0
    f3d8:	cbnz	w0, f4fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2454>
    f3dc:	cbz	x19, f410 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2368>
    f3e0:	ldr	x2, [x19, #112]
    f3e4:	cbz	x2, f3f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2350>
    f3e8:	add	x0, x19, #0x50
    f3ec:	ldr	x2, [x2, #72]
    f3f0:	cmp	x2, x0
    f3f4:	b.eq	f428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2380>  // b.none
    f3f8:	ldr	x0, [x19, #120]
    f3fc:	cbz	x0, f410 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2368>
    f400:	add	x19, x19, #0x50
    f404:	ldr	x0, [x0, #40]
    f408:	cmp	x0, x19
    f40c:	cset	w1, eq  // eq = none
    f410:	mov	w2, w22
    f414:	mov	x0, x20
    f418:	bl	105e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x353c>
    f41c:	b	f48c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e4>
    f420:	ldp	x23, x24, [sp, #48]
    f424:	b	f48c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e4>
    f428:	mov	w1, #0x1                   	// #1
    f42c:	b	f410 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2368>
    f430:	mov	w2, w22
    f434:	mov	w1, w24
    f438:	mov	x0, x20
    f43c:	bl	105e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x353c>
    f440:	ldr	x0, [x19, #112]
    f444:	cbz	x0, f518 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2470>
    f448:	mov	x0, x20
    f44c:	bl	1052c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3484>
    f450:	ldr	x19, [x19, #112]
    f454:	cbz	x19, f420 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2378>
    f458:	mov	w22, w23
    f45c:	cbz	x19, f478 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23d0>
    f460:	ldr	x1, [x19, #112]
    f464:	cbz	x1, f4a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23f8>
    f468:	add	x0, x19, #0x50
    f46c:	ldr	x1, [x1, #72]
    f470:	cmp	x1, x0
    f474:	b.eq	f430 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2388>  // b.none
    f478:	mov	w2, w22
    f47c:	mov	w1, #0x0                   	// #0
    f480:	mov	x0, x20
    f484:	bl	105e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x353c>
    f488:	ldp	x23, x24, [sp, #48]
    f48c:	mov	w0, w21
    f490:	ldp	x19, x20, [sp, #16]
    f494:	ldp	x21, x22, [sp, #32]
    f498:	ldp	x29, x30, [sp], #80
    f49c:	ret
    f4a0:	ldr	x0, [x19, #120]
    f4a4:	cmp	x0, #0x0
    f4a8:	ccmp	x20, #0x0, #0x4, eq  // eq = none
    f4ac:	b.eq	f478 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23d0>  // b.none
    f4b0:	str	x25, [sp, #64]
    f4b4:	ldr	x25, [x20, #168]
    f4b8:	cmp	x19, x25
    f4bc:	mov	w2, w22
    f4c0:	cset	w1, eq  // eq = none
    f4c4:	mov	x0, x20
    f4c8:	bl	105e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x353c>
    f4cc:	cmp	x19, x25
    f4d0:	b.ne	f50c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2464>  // b.any
    f4d4:	ldr	x25, [sp, #64]
    f4d8:	b	f440 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2398>
    f4dc:	mov	x1, x19
    f4e0:	mov	x0, x20
    f4e4:	bl	14058 <scols_line_link_group@@SMARTCOLS_2.34+0x45c>
    f4e8:	mov	w22, w0
    f4ec:	mov	x0, x20
    f4f0:	bl	7d40 <scols_table_is_json@plt>
    f4f4:	mov	w1, w0
    f4f8:	cbz	w0, f410 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2368>
    f4fc:	stp	x23, x24, [sp, #48]
    f500:	mov	w24, #0x1                   	// #1
    f504:	mov	w23, w21
    f508:	b	f45c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23b4>
    f50c:	ldp	x23, x24, [sp, #48]
    f510:	ldr	x25, [sp, #64]
    f514:	b	f48c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e4>
    f518:	ldp	x23, x24, [sp, #48]
    f51c:	b	f48c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e4>
    f520:	stp	x29, x30, [sp, #-64]!
    f524:	mov	x29, sp
    f528:	stp	x19, x20, [sp, #16]
    f52c:	stp	x21, x22, [sp, #32]
    f530:	str	xzr, [sp, #48]
    f534:	cbz	x0, f614 <scols_table_get_termheight@@SMARTCOLS_2.31+0x256c>
    f538:	mov	x19, x0
    f53c:	ldr	x0, [x0, #184]
    f540:	cbz	x0, f844 <scols_table_get_termheight@@SMARTCOLS_2.31+0x279c>
    f544:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f548:	ldr	x0, [x0, #4024]
    f54c:	ldr	w0, [x0]
    f550:	tbnz	w0, #4, f638 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2590>
    f554:	ldrb	w0, [x19, #249]
    f558:	tbz	w0, #4, f680 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25d8>
    f55c:	ldr	x20, [x19, #184]
    f560:	mov	x0, x20
    f564:	bl	7380 <strlen@plt>
    f568:	add	x21, x0, #0x1
    f56c:	str	x21, [sp, #48]
    f570:	mov	x0, x20
    f574:	bl	79f0 <strdup@plt>
    f578:	mov	x22, x0
    f57c:	cbz	x0, f7d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2728>
    f580:	ldrb	w1, [x19, #248]
    f584:	mov	x0, #0x50                  	// #80
    f588:	tbz	w1, #2, f590 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24e8>
    f58c:	ldr	x0, [x19, #40]
    f590:	str	x0, [sp, #56]
    f594:	add	x21, x21, x0
    f598:	mov	x0, x21
    f59c:	bl	7760 <malloc@plt>
    f5a0:	mov	x20, x0
    f5a4:	cbz	x0, f7f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2748>
    f5a8:	add	x0, x19, #0xb8
    f5ac:	bl	7b20 <scols_cell_get_alignment@plt>
    f5b0:	cmp	w0, #0x1
    f5b4:	b.eq	f73c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2694>  // b.none
    f5b8:	cmp	w0, #0x2
    f5bc:	b.eq	f744 <scols_table_get_termheight@@SMARTCOLS_2.31+0x269c>  // b.none
    f5c0:	mov	w4, #0x0                   	// #0
    f5c4:	ldr	x1, [sp, #48]
    f5c8:	ldr	x0, [sp, #56]
    f5cc:	cmp	x1, x0
    f5d0:	b.cs	f748 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26a0>  // b.hs, b.nlast
    f5d4:	mov	x0, x19
    f5d8:	bl	7950 <scols_table_is_maxout@plt>
    f5dc:	cbnz	w0, f7c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2720>
    f5e0:	bl	7bb0 <__ctype_b_loc@plt>
    f5e4:	ldr	x1, [x0]
    f5e8:	ldr	x0, [x19, #176]
    f5ec:	ldr	x0, [x0, #88]
    f5f0:	cbz	x0, f89c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27f4>
    f5f4:	ldrsb	x2, [x0]
    f5f8:	ldrh	w1, [x1, x2, lsl #1]
    f5fc:	mov	w4, #0x0                   	// #0
    f600:	tbz	w1, #0, f760 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b8>
    f604:	ldr	x0, [sp, #48]
    f608:	str	x0, [sp, #56]
    f60c:	mov	w4, #0x0                   	// #0
    f610:	b	f748 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26a0>
    f614:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f618:	add	x3, x3, #0xb38
    f61c:	add	x3, x3, #0x70
    f620:	mov	w2, #0x2bf                 	// #703
    f624:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f628:	add	x1, x1, #0x8b0
    f62c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f630:	add	x0, x0, #0x530
    f634:	bl	8090 <__assert_fail@plt>
    f638:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f63c:	ldr	x0, [x0, #4016]
    f640:	ldr	x20, [x0]
    f644:	bl	76f0 <getpid@plt>
    f648:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f64c:	add	x4, x4, #0x4b0
    f650:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f654:	add	x3, x3, #0x3b8
    f658:	mov	w2, w0
    f65c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f660:	add	x1, x1, #0x3c8
    f664:	mov	x0, x20
    f668:	bl	81c0 <fprintf@plt>
    f66c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f670:	add	x1, x1, #0xa70
    f674:	mov	x0, x19
    f678:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    f67c:	b	f554 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24ac>
    f680:	ldr	x0, [x19, #184]
    f684:	bl	7380 <strlen@plt>
    f688:	bl	170ac <scols_init_debug@@SMARTCOLS_2.25+0x2ad8>
    f68c:	add	x21, x0, #0x1
    f690:	cbz	x0, f6dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2634>
    f694:	mov	x0, x21
    f698:	bl	7760 <malloc@plt>
    f69c:	mov	x22, x0
    f6a0:	cbz	x0, f7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2734>
    f6a4:	mov	x3, #0x0                   	// #0
    f6a8:	mov	x2, x0
    f6ac:	add	x1, sp, #0x30
    f6b0:	ldr	x0, [x19, #184]
    f6b4:	bl	16d08 <scols_init_debug@@SMARTCOLS_2.25+0x2734>
    f6b8:	mov	x20, x0
    f6bc:	cbz	x0, f7e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2740>
    f6c0:	ldr	x0, [sp, #48]
    f6c4:	sub	x0, x0, #0x1
    f6c8:	cmn	x0, #0x3
    f6cc:	b.ls	f580 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24d8>  // b.plast
    f6d0:	mov	x20, #0x0                   	// #0
    f6d4:	mov	w21, #0xffffffea            	// #-22
    f6d8:	b	f868 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c0>
    f6dc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f6e0:	ldr	x0, [x0, #4024]
    f6e4:	ldr	w0, [x0]
    f6e8:	and	w21, w0, #0x10
    f6ec:	tbz	w0, #4, f888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e0>
    f6f0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f6f4:	ldr	x0, [x0, #4016]
    f6f8:	ldr	x20, [x0]
    f6fc:	bl	76f0 <getpid@plt>
    f700:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f704:	add	x4, x4, #0x4b0
    f708:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f70c:	add	x3, x3, #0x3b8
    f710:	mov	w2, w0
    f714:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f718:	add	x1, x1, #0x3c8
    f71c:	mov	x0, x20
    f720:	bl	81c0 <fprintf@plt>
    f724:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f728:	add	x1, x1, #0xa80
    f72c:	mov	x0, x19
    f730:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    f734:	mov	w21, #0x0                   	// #0
    f738:	b	f888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e0>
    f73c:	mov	w4, #0x2                   	// #2
    f740:	b	f748 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26a0>
    f744:	mov	w4, #0x1                   	// #1
    f748:	ldr	x0, [x19, #176]
    f74c:	ldr	x0, [x0, #88]
    f750:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f754:	add	x1, x1, #0x7e8
    f758:	cmp	x0, #0x0
    f75c:	csel	x0, x1, x0, eq  // eq = none
    f760:	ldrsb	w6, [x0]
    f764:	mov	w5, #0x0                   	// #0
    f768:	add	x3, sp, #0x38
    f76c:	mov	x2, x21
    f770:	mov	x1, x20
    f774:	mov	x0, x22
    f778:	bl	17270 <scols_init_debug@@SMARTCOLS_2.25+0x2c9c>
    f77c:	mov	w21, #0xffffffea            	// #-22
    f780:	cmn	w0, #0x1
    f784:	b.eq	f868 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c0>  // b.none
    f788:	ldrb	w0, [x19, #248]
    f78c:	tbz	w0, #1, f84c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27a4>
    f790:	ldr	x0, [x19, #192]
    f794:	cbz	x0, f84c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27a4>
    f798:	ldr	x1, [x19, #72]
    f79c:	bl	73b0 <fputs@plt>
    f7a0:	ldr	x1, [x19, #72]
    f7a4:	mov	x0, x20
    f7a8:	bl	73b0 <fputs@plt>
    f7ac:	ldr	x3, [x19, #72]
    f7b0:	mov	x2, #0x4                   	// #4
    f7b4:	mov	x1, #0x1                   	// #1
    f7b8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f7bc:	add	x0, x0, #0x9a8
    f7c0:	bl	7d80 <fwrite@plt>
    f7c4:	b	f858 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27b0>
    f7c8:	mov	w4, #0x0                   	// #0
    f7cc:	b	f748 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26a0>
    f7d0:	mov	x20, x0
    f7d4:	mov	w21, #0xfffffff4            	// #-12
    f7d8:	b	f868 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c0>
    f7dc:	mov	x20, x0
    f7e0:	mov	w21, #0xfffffff4            	// #-12
    f7e4:	b	f868 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c0>
    f7e8:	mov	w21, #0xffffffea            	// #-22
    f7ec:	b	f868 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c0>
    f7f0:	mov	w21, #0xffffffea            	// #-22
    f7f4:	b	f868 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c0>
    f7f8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f7fc:	ldr	x0, [x0, #4016]
    f800:	ldr	x20, [x0]
    f804:	bl	76f0 <getpid@plt>
    f808:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f80c:	add	x4, x4, #0x4b0
    f810:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f814:	add	x3, x3, #0x3b8
    f818:	mov	w2, w0
    f81c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f820:	add	x1, x1, #0x3c8
    f824:	mov	x0, x20
    f828:	bl	81c0 <fprintf@plt>
    f82c:	mov	w2, w21
    f830:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f834:	add	x1, x1, #0xaa0
    f838:	mov	x0, x19
    f83c:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    f840:	b	f888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e0>
    f844:	mov	w21, #0x0                   	// #0
    f848:	b	f888 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e0>
    f84c:	ldr	x1, [x19, #72]
    f850:	mov	x0, x20
    f854:	bl	73b0 <fputs@plt>
    f858:	ldr	x1, [x19, #72]
    f85c:	mov	w0, #0xa                   	// #10
    f860:	bl	75a0 <fputc@plt>
    f864:	mov	w21, #0x0                   	// #0
    f868:	mov	x0, x22
    f86c:	bl	7c20 <free@plt>
    f870:	mov	x0, x20
    f874:	bl	7c20 <free@plt>
    f878:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f87c:	ldr	x0, [x0, #4024]
    f880:	ldr	w0, [x0]
    f884:	tbnz	w0, #4, f7f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2750>
    f888:	mov	w0, w21
    f88c:	ldp	x19, x20, [sp, #16]
    f890:	ldp	x21, x22, [sp, #32]
    f894:	ldp	x29, x30, [sp], #64
    f898:	ret
    f89c:	ldrh	w0, [x1, #64]
    f8a0:	tbnz	w0, #0, f604 <scols_table_get_termheight@@SMARTCOLS_2.31+0x255c>
    f8a4:	mov	w4, #0x0                   	// #0
    f8a8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f8ac:	add	x0, x0, #0x7e8
    f8b0:	b	f760 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b8>
    f8b4:	stp	x29, x30, [sp, #-112]!
    f8b8:	mov	x29, sp
    f8bc:	cbz	x0, f90c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2864>
    f8c0:	stp	x19, x20, [sp, #16]
    f8c4:	stp	x21, x22, [sp, #32]
    f8c8:	mov	x19, x0
    f8cc:	mov	x22, x1
    f8d0:	ldrh	w0, [x0, #248]
    f8d4:	and	w0, w0, #0x180
    f8d8:	mov	w20, #0x0                   	// #0
    f8dc:	cmp	w0, #0x100
    f8e0:	b.eq	f8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2850>  // b.none
    f8e4:	mov	x0, x19
    f8e8:	bl	7450 <scols_table_is_noheadings@plt>
    f8ec:	mov	w20, w0
    f8f0:	cbz	w0, f940 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2898>
    f8f4:	mov	w20, #0x0                   	// #0
    f8f8:	mov	w0, w20
    f8fc:	ldp	x19, x20, [sp, #16]
    f900:	ldp	x21, x22, [sp, #32]
    f904:	ldp	x29, x30, [sp], #112
    f908:	ret
    f90c:	stp	x19, x20, [sp, #16]
    f910:	stp	x21, x22, [sp, #32]
    f914:	stp	x23, x24, [sp, #48]
    f918:	stp	x25, x26, [sp, #64]
    f91c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f920:	add	x3, x3, #0xb38
    f924:	add	x3, x3, #0x88
    f928:	mov	w2, #0x324                 	// #804
    f92c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f930:	add	x1, x1, #0x8b0
    f934:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f938:	add	x0, x0, #0x530
    f93c:	bl	8090 <__assert_fail@plt>
    f940:	mov	x0, x19
    f944:	bl	7f70 <scols_table_is_export@plt>
    f948:	mov	w21, w0
    f94c:	cbnz	w0, f8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2850>
    f950:	mov	x0, x19
    f954:	bl	7d40 <scols_table_is_json@plt>
    f958:	mov	w20, w0
    f95c:	cbnz	w0, fb9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2af4>
    f960:	add	x0, x19, #0x70
    f964:	ldr	x1, [x19, #112]
    f968:	cmp	x1, x0
    f96c:	b.eq	f8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2850>  // b.none
    f970:	stp	x23, x24, [sp, #48]
    f974:	stp	x25, x26, [sp, #64]
    f978:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f97c:	ldr	x0, [x0, #4024]
    f980:	ldr	w0, [x0]
    f984:	tbnz	w0, #4, f9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28fc>
    f988:	mov	w1, #0x0                   	// #0
    f98c:	add	x0, sp, #0x50
    f990:	bl	7470 <scols_reset_iter@plt>
    f994:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f998:	add	x25, sp, #0x68
    f99c:	add	x24, sp, #0x50
    f9a0:	b	fa60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29b8>
    f9a4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    f9a8:	ldr	x0, [x0, #4016]
    f9ac:	ldr	x21, [x0]
    f9b0:	bl	76f0 <getpid@plt>
    f9b4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f9b8:	add	x4, x4, #0x4b0
    f9bc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f9c0:	add	x3, x3, #0x3b8
    f9c4:	mov	w2, w0
    f9c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f9cc:	add	x1, x1, #0x3c8
    f9d0:	mov	x0, x21
    f9d4:	bl	81c0 <fprintf@plt>
    f9d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    f9dc:	add	x1, x1, #0xac0
    f9e0:	mov	x0, x19
    f9e4:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    f9e8:	b	f988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28e0>
    f9ec:	mov	x0, x19
    f9f0:	bl	7460 <scols_table_is_tree@plt>
    f9f4:	cbz	w0, faa0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29f8>
    f9f8:	ldr	x0, [sp, #104]
    f9fc:	bl	7e20 <scols_column_is_tree@plt>
    fa00:	cbz	w0, faa0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29f8>
    fa04:	ldr	x0, [x19, #152]
    fa08:	cmn	x0, #0x1
    fa0c:	b.eq	faa0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29f8>  // b.none
    fa10:	mov	x21, #0x0                   	// #0
    fa14:	add	x23, x26, #0x7e8
    fa18:	mov	x1, x23
    fa1c:	mov	x0, x22
    fa20:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    fa24:	mov	w20, w0
    fa28:	cbnz	w0, fa60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29b8>
    fa2c:	add	x21, x21, #0x1
    fa30:	ldr	x0, [x19, #152]
    fa34:	add	x0, x0, #0x1
    fa38:	cmp	x0, x21
    fa3c:	b.hi	fa18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2970>  // b.pmore
    fa40:	b	faa0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29f8>
    fa44:	ldr	x1, [sp, #104]
    fa48:	mov	x4, x22
    fa4c:	add	x3, x1, #0xa8
    fa50:	mov	x2, #0x0                   	// #0
    fa54:	mov	x0, x19
    fa58:	bl	da20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x978>
    fa5c:	mov	w20, w0
    fa60:	mov	w23, w20
    fa64:	cbnz	w23, faf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a4c>
    fa68:	mov	x2, x25
    fa6c:	mov	x1, x24
    fa70:	mov	x0, x19
    fa74:	bl	7f40 <scols_table_next_column@plt>
    fa78:	mov	w21, w0
    fa7c:	cbnz	w0, facc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a24>
    fa80:	ldr	x0, [sp, #104]
    fa84:	bl	8000 <scols_column_is_hidden@plt>
    fa88:	cbnz	w0, fac4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a1c>
    fa8c:	mov	x0, x22
    fa90:	bl	11008 <scols_get_library_version@@SMARTCOLS_2.25+0x240>
    fa94:	ldr	x0, [sp, #104]
    fa98:	ldrb	w0, [x0, #224]
    fa9c:	tbnz	w0, #1, f9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2944>
    faa0:	ldr	x0, [sp, #104]
    faa4:	add	x0, x0, #0xa8
    faa8:	bl	75b0 <scols_cell_get_data@plt>
    faac:	mov	x1, x0
    fab0:	mov	x0, x22
    fab4:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
    fab8:	mov	w20, w0
    fabc:	cbz	w0, fa44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x299c>
    fac0:	b	fa60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29b8>
    fac4:	mov	w23, w21
    fac8:	b	fa64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29bc>
    facc:	ldr	x2, [x19, #88]
    fad0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fad4:	add	x0, x0, #0x948
    fad8:	cmp	x2, #0x0
    fadc:	ldr	x1, [x19, #72]
    fae0:	csel	x0, x0, x2, eq  // eq = none
    fae4:	bl	73b0 <fputs@plt>
    fae8:	ldr	x0, [x19, #232]
    faec:	add	x0, x0, #0x1
    faf0:	str	x0, [x19, #232]
    faf4:	ldrb	w0, [x19, #249]
    faf8:	orr	w0, w0, #0x1
    fafc:	strb	w0, [x19, #249]
    fb00:	ldr	x0, [x19, #232]
    fb04:	ldr	x1, [x19, #48]
    fb08:	add	x0, x0, x1
    fb0c:	str	x0, [x19, #240]
    fb10:	ldrsb	w0, [x19, #248]
    fb14:	tbnz	w0, #31, fb24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a7c>
    fb18:	ldp	x23, x24, [sp, #48]
    fb1c:	ldp	x25, x26, [sp, #64]
    fb20:	b	f8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2850>
    fb24:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    fb28:	ldr	x0, [x0, #4024]
    fb2c:	ldr	w0, [x0]
    fb30:	tbnz	w0, #4, fb40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a98>
    fb34:	ldp	x23, x24, [sp, #48]
    fb38:	ldp	x25, x26, [sp, #64]
    fb3c:	b	f8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2850>
    fb40:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    fb44:	ldr	x0, [x0, #4016]
    fb48:	ldr	x21, [x0]
    fb4c:	bl	76f0 <getpid@plt>
    fb50:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fb54:	add	x4, x4, #0x4b0
    fb58:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fb5c:	add	x3, x3, #0x3b8
    fb60:	mov	w2, w0
    fb64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fb68:	add	x1, x1, #0x3c8
    fb6c:	mov	x0, x21
    fb70:	bl	81c0 <fprintf@plt>
    fb74:	mov	w4, w23
    fb78:	ldr	x3, [x19, #232]
    fb7c:	ldr	x2, [x19, #240]
    fb80:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fb84:	add	x1, x1, #0xad0
    fb88:	mov	x0, x19
    fb8c:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    fb90:	ldp	x23, x24, [sp, #48]
    fb94:	ldp	x25, x26, [sp, #64]
    fb98:	b	f8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2850>
    fb9c:	mov	w20, w21
    fba0:	b	f8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2850>
    fba4:	stp	x29, x30, [sp, #-112]!
    fba8:	mov	x29, sp
    fbac:	stp	x19, x20, [sp, #16]
    fbb0:	stp	x21, x22, [sp, #32]
    fbb4:	stp	x23, x24, [sp, #48]
    fbb8:	stp	x25, x26, [sp, #64]
    fbbc:	str	x27, [sp, #80]
    fbc0:	cbz	x0, fbec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b44>
    fbc4:	mov	x19, x0
    fbc8:	mov	x24, x1
    fbcc:	mov	x22, x2
    fbd0:	mov	x23, x3
    fbd4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    fbd8:	ldr	x0, [x0, #4024]
    fbdc:	ldr	w0, [x0]
    fbe0:	tbnz	w0, #4, fc10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b68>
    fbe4:	add	x25, sp, #0x68
    fbe8:	b	fc64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bbc>
    fbec:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fbf0:	add	x3, x3, #0xb38
    fbf4:	add	x3, x3, #0xa0
    fbf8:	mov	w2, #0x35c                 	// #860
    fbfc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fc00:	add	x1, x1, #0x8b0
    fc04:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fc08:	add	x0, x0, #0x530
    fc0c:	bl	8090 <__assert_fail@plt>
    fc10:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    fc14:	ldr	x0, [x0, #4016]
    fc18:	ldr	x20, [x0]
    fc1c:	bl	76f0 <getpid@plt>
    fc20:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fc24:	add	x4, x4, #0x4b0
    fc28:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fc2c:	add	x3, x3, #0x3b8
    fc30:	mov	w2, w0
    fc34:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fc38:	add	x1, x1, #0x3c8
    fc3c:	mov	x0, x20
    fc40:	bl	81c0 <fprintf@plt>
    fc44:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fc48:	add	x1, x1, #0xaf8
    fc4c:	mov	x0, x19
    fc50:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    fc54:	b	fbe4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b3c>
    fc58:	cmp	x26, x27
    fc5c:	b.ne	fd34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8c>  // b.any
    fc60:	cbnz	w20, fcd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c30>
    fc64:	mov	x2, x25
    fc68:	mov	x1, x22
    fc6c:	mov	x0, x19
    fc70:	bl	7df0 <scols_table_next_line@plt>
    fc74:	cbnz	w0, fcd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c2c>
    fc78:	cbz	x22, fcf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c50>
    fc7c:	ldr	x26, [x22, #8]
    fc80:	cbz	x26, fcf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c50>
    fc84:	ldr	x27, [x22]
    fc88:	cbz	x27, fcf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c50>
    fc8c:	cmp	x26, x27
    fc90:	cset	w21, eq  // eq = none
    fc94:	mov	x0, x19
    fc98:	bl	10598 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34f0>
    fc9c:	mov	x2, x24
    fca0:	ldr	x1, [sp, #104]
    fca4:	mov	x0, x19
    fca8:	bl	ecb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c08>
    fcac:	mov	w20, w0
    fcb0:	mov	w2, w21
    fcb4:	mov	w1, w21
    fcb8:	mov	x0, x19
    fcbc:	bl	105e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x353c>
    fcc0:	cbz	x23, fc58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb0>
    fcc4:	ldr	x0, [sp, #104]
    fcc8:	cmp	x0, x23
    fccc:	b.ne	fc58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb0>  // b.any
    fcd0:	b	fcd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c30>
    fcd4:	mov	w20, #0x0                   	// #0
    fcd8:	mov	w0, w20
    fcdc:	ldp	x19, x20, [sp, #16]
    fce0:	ldp	x21, x22, [sp, #32]
    fce4:	ldp	x23, x24, [sp, #48]
    fce8:	ldp	x25, x26, [sp, #64]
    fcec:	ldr	x27, [sp, #80]
    fcf0:	ldp	x29, x30, [sp], #112
    fcf4:	ret
    fcf8:	mov	x0, x19
    fcfc:	bl	10598 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34f0>
    fd00:	mov	x2, x24
    fd04:	ldr	x1, [sp, #104]
    fd08:	mov	x0, x19
    fd0c:	bl	ecb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c08>
    fd10:	mov	w20, w0
    fd14:	mov	w2, #0x0                   	// #0
    fd18:	mov	w1, #0x0                   	// #0
    fd1c:	mov	x0, x19
    fd20:	bl	105e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x353c>
    fd24:	cbz	x23, fd34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c8c>
    fd28:	ldr	x0, [sp, #104]
    fd2c:	cmp	x23, x0
    fd30:	b.eq	fcd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c30>  // b.none
    fd34:	ldrsb	w0, [x19, #248]
    fd38:	tbz	w0, #31, fd4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ca4>
    fd3c:	ldr	x1, [x19, #240]
    fd40:	ldr	x0, [x19, #232]
    fd44:	cmp	x1, x0
    fd48:	b.hi	fc60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb8>  // b.pmore
    fd4c:	mov	x1, x24
    fd50:	mov	x0, x19
    fd54:	bl	f8b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x280c>
    fd58:	b	fc60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb8>
    fd5c:	stp	x29, x30, [sp, #-80]!
    fd60:	mov	x29, sp
    fd64:	stp	x19, x20, [sp, #16]
    fd68:	str	x21, [sp, #32]
    fd6c:	mov	x20, x0
    fd70:	mov	x21, x1
    fd74:	add	x19, sp, #0x38
    fd78:	mov	w1, #0x0                   	// #0
    fd7c:	mov	x0, x19
    fd80:	bl	7470 <scols_reset_iter@plt>
    fd84:	mov	x3, #0x0                   	// #0
    fd88:	mov	x2, x19
    fd8c:	mov	x1, x21
    fd90:	mov	x0, x20
    fd94:	bl	fba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2afc>
    fd98:	ldp	x19, x20, [sp, #16]
    fd9c:	ldr	x21, [sp, #32]
    fda0:	ldp	x29, x30, [sp], #80
    fda4:	ret
    fda8:	stp	x29, x30, [sp, #-48]!
    fdac:	mov	x29, sp
    fdb0:	cbz	x0, fdf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d4c>
    fdb4:	stp	x19, x20, [sp, #16]
    fdb8:	mov	x19, x0
    fdbc:	mov	x20, x1
    fdc0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    fdc4:	ldr	x0, [x0, #4024]
    fdc8:	ldr	w0, [x0]
    fdcc:	tbnz	w0, #4, fe20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d78>
    fdd0:	mov	x3, x20
    fdd4:	adrp	x2, f000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f58>
    fdd8:	add	x2, x2, #0x308
    fddc:	mov	x1, #0x0                   	// #0
    fde0:	mov	x0, x19
    fde4:	bl	141d0 <scols_line_link_group@@SMARTCOLS_2.34+0x5d4>
    fde8:	ldp	x19, x20, [sp, #16]
    fdec:	ldp	x29, x30, [sp], #48
    fdf0:	ret
    fdf4:	stp	x19, x20, [sp, #16]
    fdf8:	str	x21, [sp, #32]
    fdfc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fe00:	add	x3, x3, #0xb38
    fe04:	add	x3, x3, #0xb8
    fe08:	mov	w2, #0x3ad                 	// #941
    fe0c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fe10:	add	x1, x1, #0x8b0
    fe14:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fe18:	add	x0, x0, #0x530
    fe1c:	bl	8090 <__assert_fail@plt>
    fe20:	str	x21, [sp, #32]
    fe24:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    fe28:	ldr	x0, [x0, #4016]
    fe2c:	ldr	x21, [x0]
    fe30:	bl	76f0 <getpid@plt>
    fe34:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fe38:	add	x4, x4, #0x4b0
    fe3c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fe40:	add	x3, x3, #0x3b8
    fe44:	mov	w2, w0
    fe48:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fe4c:	add	x1, x1, #0x3c8
    fe50:	mov	x0, x21
    fe54:	bl	81c0 <fprintf@plt>
    fe58:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fe5c:	add	x1, x1, #0xb08
    fe60:	mov	x0, x19
    fe64:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    fe68:	ldr	x21, [sp, #32]
    fe6c:	b	fdd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d28>
    fe70:	stp	x29, x30, [sp, #-32]!
    fe74:	mov	x29, sp
    fe78:	str	x19, [sp, #16]
    fe7c:	mov	x19, x0
    fe80:	cbz	x0, fe94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dec>
    fe84:	mov	x0, x1
    fe88:	bl	10f7c <scols_get_library_version@@SMARTCOLS_2.25+0x1b4>
    fe8c:	ldrb	w0, [x19, #249]
    fe90:	tbnz	w0, #1, fea0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2df8>
    fe94:	ldr	x19, [sp, #16]
    fe98:	ldp	x29, x30, [sp], #32
    fe9c:	ret
    fea0:	mov	x1, #0x0                   	// #0
    fea4:	mov	x0, x19
    fea8:	bl	7b00 <scols_table_set_symbols@plt>
    feac:	ldrb	w0, [x19, #249]
    feb0:	and	w0, w0, #0xfffffffd
    feb4:	strb	w0, [x19, #249]
    feb8:	b	fe94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dec>
    febc:	stp	x29, x30, [sp, #-144]!
    fec0:	mov	x29, sp
    fec4:	stp	x19, x20, [sp, #16]
    fec8:	stp	x21, x22, [sp, #32]
    fecc:	stp	x27, x28, [sp, #80]
    fed0:	mov	x21, x0
    fed4:	mov	x27, x1
    fed8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    fedc:	ldr	x0, [x0, #4024]
    fee0:	ldr	w0, [x0]
    fee4:	tbnz	w0, #4, ffb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f10>
    fee8:	str	xzr, [x27]
    feec:	ldr	x0, [x21, #176]
    fef0:	cbz	x0, 10000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f58>
    fef4:	stp	x23, x24, [sp, #48]
    fef8:	stp	x25, x26, [sp, #64]
    fefc:	ldrb	w0, [x21, #249]
    ff00:	and	w0, w0, #0xfffffffd
    ff04:	strb	w0, [x21, #249]
    ff08:	ldr	w0, [x21, #224]
    ff0c:	cbnz	w0, ff34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e8c>
    ff10:	ldr	w1, [x21, #64]
    ff14:	cmp	w1, #0x1
    ff18:	b.eq	ff28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e80>  // b.none
    ff1c:	mov	w0, #0x1                   	// #1
    ff20:	cmp	w1, #0x2
    ff24:	b.ne	10028 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f80>  // b.any
    ff28:	ldrb	w1, [x21, #248]
    ff2c:	bfi	w1, w0, #2, #1
    ff30:	strb	w1, [x21, #248]
    ff34:	ldrb	w0, [x21, #248]
    ff38:	mov	x22, #0x2000                	// #8192
    ff3c:	tbnz	w0, #2, 10034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f8c>
    ff40:	ldrb	w0, [x21, #248]
    ff44:	and	w0, w0, #0x7f
    ff48:	strb	w0, [x21, #248]
    ff4c:	mov	x0, x21
    ff50:	bl	7460 <scols_table_is_tree@plt>
    ff54:	mov	x24, #0x0                   	// #0
    ff58:	cbz	w0, ff80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ed8>
    ff5c:	ldr	x24, [x21, #32]
    ff60:	ldr	x0, [x21, #176]
    ff64:	ldr	x1, [x0, #16]
    ff68:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ff6c:	add	x0, x0, #0x7b0
    ff70:	cmp	x1, #0x0
    ff74:	csel	x0, x0, x1, eq  // eq = none
    ff78:	bl	7380 <strlen@plt>
    ff7c:	mul	x24, x24, x0
    ff80:	ldr	w0, [x21, #224]
    ff84:	cmp	w0, #0x2
    ff88:	b.eq	1009c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ff4>  // b.none
    ff8c:	cmp	w0, #0x3
    ff90:	b.eq	10090 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fe8>  // b.none
    ff94:	cmp	w0, #0x1
    ff98:	b.eq	10084 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fdc>  // b.none
    ff9c:	mov	w1, #0x0                   	// #0
    ffa0:	add	x0, sp, #0x70
    ffa4:	bl	7470 <scols_reset_iter@plt>
    ffa8:	add	x26, sp, #0x88
    ffac:	add	x25, sp, #0x70
    ffb0:	mov	x23, #0x0                   	// #0
    ffb4:	b	1015c <scols_table_get_termheight@@SMARTCOLS_2.31+0x30b4>
    ffb8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
    ffbc:	ldr	x0, [x0, #4016]
    ffc0:	ldr	x19, [x0]
    ffc4:	bl	76f0 <getpid@plt>
    ffc8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ffcc:	add	x4, x4, #0x4b0
    ffd0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ffd4:	add	x3, x3, #0x3b8
    ffd8:	mov	w2, w0
    ffdc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    ffe0:	add	x1, x1, #0x3c8
    ffe4:	mov	x0, x19
    ffe8:	bl	81c0 <fprintf@plt>
    ffec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
    fff0:	add	x1, x1, #0xb20
    fff4:	mov	x0, x21
    fff8:	bl	d180 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd8>
    fffc:	b	fee8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e40>
   10000:	mov	x0, x21
   10004:	bl	7f80 <scols_table_set_default_symbols@plt>
   10008:	mov	w19, w0
   1000c:	cbnz	w0, 10228 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3180>
   10010:	stp	x23, x24, [sp, #48]
   10014:	stp	x25, x26, [sp, #64]
   10018:	ldrb	w0, [x21, #249]
   1001c:	orr	w0, w0, #0x2
   10020:	strb	w0, [x21, #249]
   10024:	b	ff08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e60>
   10028:	bl	7e50 <isatty@plt>
   1002c:	and	w0, w0, #0x1
   10030:	b	ff28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e80>
   10034:	mov	x0, x21
   10038:	bl	7c90 <scols_table_get_termwidth@plt>
   1003c:	mov	x22, x0
   10040:	ldr	x0, [x21, #56]
   10044:	cmp	x0, #0x0
   10048:	ccmp	x0, x22, #0x2, ne  // ne = any
   1004c:	b.cc	10070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fc8>  // b.lo, b.ul, b.last
   10050:	ldrb	w0, [x21, #248]
   10054:	tbz	w0, #2, ff40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e98>
   10058:	ldr	w0, [x21, #224]
   1005c:	cbnz	w0, ff40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e98>
   10060:	mov	x0, x21
   10064:	bl	7460 <scols_table_is_tree@plt>
   10068:	cbz	w0, ff4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ea4>
   1006c:	b	ff40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e98>
   10070:	sub	x22, x22, x0
   10074:	mov	x1, x22
   10078:	mov	x0, x21
   1007c:	bl	7690 <scols_table_set_termwidth@plt>
   10080:	b	10050 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fa8>
   10084:	ldr	x0, [x21, #16]
   10088:	add	x24, x24, x0
   1008c:	b	ff9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ef4>
   10090:	ldr	x0, [x21, #32]
   10094:	add	x0, x0, x0, lsl #1
   10098:	add	x24, x24, x0
   1009c:	mov	w1, #0x0                   	// #0
   100a0:	add	x0, sp, #0x70
   100a4:	bl	7470 <scols_reset_iter@plt>
   100a8:	add	x20, sp, #0x68
   100ac:	add	x19, sp, #0x70
   100b0:	mov	x2, x20
   100b4:	mov	x1, x19
   100b8:	mov	x0, x21
   100bc:	bl	7f40 <scols_table_next_column@plt>
   100c0:	cbnz	w0, ff9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ef4>
   100c4:	ldr	x0, [sp, #104]
   100c8:	bl	8000 <scols_column_is_hidden@plt>
   100cc:	cbnz	w0, 100b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3008>
   100d0:	ldr	x0, [sp, #104]
   100d4:	add	x0, x0, #0xa8
   100d8:	bl	75b0 <scols_cell_get_data@plt>
   100dc:	bl	7380 <strlen@plt>
   100e0:	add	x0, x0, #0x2
   100e4:	add	x24, x24, x0
   100e8:	b	100b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3008>
   100ec:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   100f0:	add	x3, x3, #0xb38
   100f4:	add	x3, x3, #0xd0
   100f8:	mov	w2, #0x3b7                 	// #951
   100fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10100:	add	x1, x1, #0x8b0
   10104:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10108:	add	x0, x0, #0x8d0
   1010c:	bl	8090 <__assert_fail@plt>
   10110:	add	x19, x19, x1
   10114:	add	x20, x20, #0x1
   10118:	ldr	x0, [x28, #40]
   1011c:	cmp	x20, x0
   10120:	b.cs	10150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30a8>  // b.hs, b.nlast
   10124:	mov	x1, x20
   10128:	mov	x0, x28
   1012c:	bl	81b0 <scols_line_get_cell@plt>
   10130:	mov	x1, x23
   10134:	cbz	x0, 10110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3068>
   10138:	bl	75b0 <scols_cell_get_data@plt>
   1013c:	mov	x1, x23
   10140:	cbz	x0, 10110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3068>
   10144:	bl	7380 <strlen@plt>
   10148:	mov	x1, x0
   1014c:	b	10110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3068>
   10150:	add	x19, x24, x19
   10154:	cmp	x22, x19
   10158:	csel	x22, x22, x19, cs  // cs = hs, nlast
   1015c:	mov	x2, x26
   10160:	mov	x1, x25
   10164:	mov	x0, x21
   10168:	bl	7df0 <scols_table_next_line@plt>
   1016c:	cbnz	w0, 1018c <scols_table_get_termheight@@SMARTCOLS_2.31+0x30e4>
   10170:	ldr	x28, [sp, #136]
   10174:	cbz	x28, 100ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3044>
   10178:	ldr	x19, [x28, #40]
   1017c:	cbz	x19, 10150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30a8>
   10180:	mov	x19, #0x0                   	// #0
   10184:	mov	x20, #0x0                   	// #0
   10188:	b	10124 <scols_table_get_termheight@@SMARTCOLS_2.31+0x307c>
   1018c:	add	x0, x22, #0x1
   10190:	bl	10ed4 <scols_get_library_version@@SMARTCOLS_2.25+0x10c>
   10194:	str	x0, [x27]
   10198:	cbz	x0, 1021c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3174>
   1019c:	add	x0, x21, #0x80
   101a0:	ldr	x1, [x21, #128]
   101a4:	cmp	x1, x0
   101a8:	b.eq	101b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3110>  // b.none
   101ac:	mov	x0, x21
   101b0:	bl	7460 <scols_table_is_tree@plt>
   101b4:	cbnz	w0, 101e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x313c>
   101b8:	ldr	w0, [x21, #224]
   101bc:	mov	w19, #0x0                   	// #0
   101c0:	cbz	w0, 101f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3148>
   101c4:	ldp	x23, x24, [sp, #48]
   101c8:	ldp	x25, x26, [sp, #64]
   101cc:	mov	w0, w19
   101d0:	ldp	x19, x20, [sp, #16]
   101d4:	ldp	x21, x22, [sp, #32]
   101d8:	ldp	x27, x28, [sp, #80]
   101dc:	ldp	x29, x30, [sp], #144
   101e0:	ret
   101e4:	mov	x0, x21
   101e8:	bl	13428 <scols_get_library_version@@SMARTCOLS_2.25+0x2660>
   101ec:	b	101b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3110>
   101f0:	ldr	x1, [x27]
   101f4:	mov	x0, x21
   101f8:	bl	119fc <scols_get_library_version@@SMARTCOLS_2.25+0xc34>
   101fc:	mov	w19, w0
   10200:	cbnz	w0, 10210 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3168>
   10204:	ldp	x23, x24, [sp, #48]
   10208:	ldp	x25, x26, [sp, #64]
   1020c:	b	101cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3124>
   10210:	ldp	x23, x24, [sp, #48]
   10214:	ldp	x25, x26, [sp, #64]
   10218:	b	10228 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3180>
   1021c:	mov	w19, #0xfffffff4            	// #-12
   10220:	ldp	x23, x24, [sp, #48]
   10224:	ldp	x25, x26, [sp, #64]
   10228:	ldr	x1, [x27]
   1022c:	mov	x0, x21
   10230:	bl	fe70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dc8>
   10234:	b	101cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3124>
   10238:	stp	x29, x30, [sp, #-64]!
   1023c:	mov	x29, sp
   10240:	stp	x19, x20, [sp, #16]
   10244:	mov	x20, x0
   10248:	ldr	w0, [x0, #216]
   1024c:	tbnz	w0, #31, 10298 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31f0>
   10250:	stp	x21, x22, [sp, #32]
   10254:	str	x23, [sp, #48]
   10258:	mov	w19, #0x0                   	// #0
   1025c:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10260:	add	x21, x21, #0xc18
   10264:	mov	x23, #0x3                   	// #3
   10268:	mov	x22, #0x1                   	// #1
   1026c:	ldr	x3, [x20, #72]
   10270:	mov	x2, x23
   10274:	mov	x1, x22
   10278:	mov	x0, x21
   1027c:	bl	7d80 <fwrite@plt>
   10280:	add	w19, w19, #0x1
   10284:	ldr	w0, [x20, #216]
   10288:	cmp	w0, w19
   1028c:	b.ge	1026c <scols_table_get_termheight@@SMARTCOLS_2.31+0x31c4>  // b.tcont
   10290:	ldp	x21, x22, [sp, #32]
   10294:	ldr	x23, [sp, #48]
   10298:	ldp	x19, x20, [sp, #16]
   1029c:	ldp	x29, x30, [sp], #64
   102a0:	ret
   102a4:	stp	x29, x30, [sp, #-80]!
   102a8:	mov	x29, sp
   102ac:	stp	x19, x20, [sp, #16]
   102b0:	mov	x19, x0
   102b4:	str	wzr, [x0, #216]
   102b8:	bl	7d40 <scols_table_is_json@plt>
   102bc:	cbnz	w0, 102cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3224>
   102c0:	ldp	x19, x20, [sp, #16]
   102c4:	ldp	x29, x30, [sp], #80
   102c8:	ret
   102cc:	stp	x21, x22, [sp, #32]
   102d0:	stp	x23, x24, [sp, #48]
   102d4:	str	x25, [sp, #64]
   102d8:	ldr	x1, [x19, #72]
   102dc:	mov	w0, #0x7b                  	// #123
   102e0:	bl	75a0 <fputc@plt>
   102e4:	ldr	x2, [x19, #88]
   102e8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   102ec:	add	x0, x0, #0x948
   102f0:	cmp	x2, #0x0
   102f4:	ldr	x1, [x19, #72]
   102f8:	csel	x0, x0, x2, eq  // eq = none
   102fc:	bl	73b0 <fputs@plt>
   10300:	mov	x0, x19
   10304:	bl	10238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3190>
   10308:	ldr	x21, [x19, #8]
   1030c:	ldr	x23, [x19, #72]
   10310:	mov	x1, x23
   10314:	mov	w0, #0x22                  	// #34
   10318:	bl	75a0 <fputc@plt>
   1031c:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10320:	add	x24, x24, #0x950
   10324:	mov	w25, #0x4002                	// #16386
   10328:	cbnz	x21, 103a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32fc>
   1032c:	mov	x1, x23
   10330:	mov	w0, #0x22                  	// #34
   10334:	bl	75a0 <fputc@plt>
   10338:	ldr	x3, [x19, #72]
   1033c:	mov	x2, #0x3                   	// #3
   10340:	mov	x1, #0x1                   	// #1
   10344:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10348:	add	x0, x0, #0xc20
   1034c:	bl	7d80 <fwrite@plt>
   10350:	ldr	x2, [x19, #88]
   10354:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10358:	add	x0, x0, #0x948
   1035c:	cmp	x2, #0x0
   10360:	ldr	x1, [x19, #72]
   10364:	csel	x0, x0, x2, eq  // eq = none
   10368:	bl	73b0 <fputs@plt>
   1036c:	ldr	w0, [x19, #216]
   10370:	add	w0, w0, #0x1
   10374:	str	w0, [x19, #216]
   10378:	mov	w0, #0x1                   	// #1
   1037c:	str	w0, [x19, #220]
   10380:	ldp	x21, x22, [sp, #32]
   10384:	ldp	x23, x24, [sp, #48]
   10388:	ldr	x25, [sp, #64]
   1038c:	b	102c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3218>
   10390:	mov	w2, w20
   10394:	mov	x1, x24
   10398:	mov	x0, x23
   1039c:	bl	81c0 <fprintf@plt>
   103a0:	add	x21, x21, #0x1
   103a4:	ldrsb	w22, [x21]
   103a8:	cbz	w22, 1032c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3284>
   103ac:	and	w20, w22, #0xff
   103b0:	sub	w1, w20, #0x5c
   103b4:	and	w1, w1, #0xfffffffb
   103b8:	sub	w0, w20, #0x22
   103bc:	and	w0, w0, #0xfffffffd
   103c0:	and	w0, w0, #0xff
   103c4:	tst	w1, #0xff
   103c8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   103cc:	b.eq	10390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32e8>  // b.none
   103d0:	bl	7bb0 <__ctype_b_loc@plt>
   103d4:	and	x1, x20, #0xff
   103d8:	ldr	x0, [x0]
   103dc:	ldrh	w0, [x0, x1, lsl #1]
   103e0:	and	w0, w25, w0
   103e4:	cmp	w0, #0x4, lsl #12
   103e8:	b.ne	10390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32e8>  // b.any
   103ec:	mov	x1, x23
   103f0:	mov	w0, w22
   103f4:	bl	75a0 <fputc@plt>
   103f8:	b	103a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x32f8>
   103fc:	stp	x29, x30, [sp, #-32]!
   10400:	mov	x29, sp
   10404:	str	x19, [sp, #16]
   10408:	mov	x19, x0
   1040c:	ldr	w1, [x0, #216]
   10410:	sub	w1, w1, #0x1
   10414:	str	w1, [x0, #216]
   10418:	bl	7d40 <scols_table_is_json@plt>
   1041c:	cbnz	w0, 1042c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3384>
   10420:	ldr	x19, [sp, #16]
   10424:	ldp	x29, x30, [sp], #32
   10428:	ret
   1042c:	mov	x0, x19
   10430:	bl	10238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3190>
   10434:	ldr	x1, [x19, #72]
   10438:	mov	w0, #0x5d                  	// #93
   1043c:	bl	75a0 <fputc@plt>
   10440:	ldr	w0, [x19, #216]
   10444:	sub	w0, w0, #0x1
   10448:	str	w0, [x19, #216]
   1044c:	ldr	x2, [x19, #88]
   10450:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10454:	add	x0, x0, #0x948
   10458:	cmp	x2, #0x0
   1045c:	ldr	x1, [x19, #72]
   10460:	csel	x0, x0, x2, eq  // eq = none
   10464:	bl	73b0 <fputs@plt>
   10468:	ldr	x1, [x19, #72]
   1046c:	mov	w0, #0x7d                  	// #125
   10470:	bl	75a0 <fputc@plt>
   10474:	mov	w0, #0x1                   	// #1
   10478:	str	w0, [x19, #220]
   1047c:	b	10420 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3378>
   10480:	stp	x29, x30, [sp, #-32]!
   10484:	mov	x29, sp
   10488:	str	x19, [sp, #16]
   1048c:	mov	x19, x0
   10490:	bl	7d40 <scols_table_is_json@plt>
   10494:	cbnz	w0, 104e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3438>
   10498:	ldr	x2, [x19, #88]
   1049c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   104a0:	add	x0, x0, #0x948
   104a4:	cmp	x2, #0x0
   104a8:	ldr	x1, [x19, #72]
   104ac:	csel	x0, x0, x2, eq  // eq = none
   104b0:	bl	73b0 <fputs@plt>
   104b4:	mov	w0, #0x1                   	// #1
   104b8:	str	w0, [x19, #220]
   104bc:	ldr	w0, [x19, #216]
   104c0:	add	w0, w0, #0x1
   104c4:	str	w0, [x19, #216]
   104c8:	ldr	x0, [x19, #232]
   104cc:	add	x0, x0, #0x1
   104d0:	str	x0, [x19, #232]
   104d4:	ldr	x19, [sp, #16]
   104d8:	ldp	x29, x30, [sp], #32
   104dc:	ret
   104e0:	ldr	x1, [x19, #72]
   104e4:	mov	w0, #0x2c                  	// #44
   104e8:	bl	75a0 <fputc@plt>
   104ec:	ldr	x2, [x19, #88]
   104f0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   104f4:	add	x0, x0, #0x948
   104f8:	cmp	x2, #0x0
   104fc:	ldr	x1, [x19, #72]
   10500:	csel	x0, x0, x2, eq  // eq = none
   10504:	bl	73b0 <fputs@plt>
   10508:	mov	x0, x19
   1050c:	bl	10238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3190>
   10510:	ldr	x3, [x19, #72]
   10514:	mov	x2, #0xd                   	// #13
   10518:	mov	x1, #0x1                   	// #1
   1051c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10520:	add	x0, x0, #0xc28
   10524:	bl	7d80 <fwrite@plt>
   10528:	b	10498 <scols_table_get_termheight@@SMARTCOLS_2.31+0x33f0>
   1052c:	stp	x29, x30, [sp, #-32]!
   10530:	mov	x29, sp
   10534:	str	x19, [sp, #16]
   10538:	mov	x19, x0
   1053c:	ldr	w1, [x0, #216]
   10540:	sub	w1, w1, #0x1
   10544:	str	w1, [x0, #216]
   10548:	bl	7d40 <scols_table_is_json@plt>
   1054c:	cbnz	w0, 1055c <scols_table_get_termheight@@SMARTCOLS_2.31+0x34b4>
   10550:	ldr	x19, [sp, #16]
   10554:	ldp	x29, x30, [sp], #32
   10558:	ret
   1055c:	mov	x0, x19
   10560:	bl	10238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3190>
   10564:	ldr	x1, [x19, #72]
   10568:	mov	w0, #0x5d                  	// #93
   1056c:	bl	75a0 <fputc@plt>
   10570:	ldr	x2, [x19, #88]
   10574:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10578:	add	x0, x0, #0x948
   1057c:	cmp	x2, #0x0
   10580:	ldr	x1, [x19, #72]
   10584:	csel	x0, x0, x2, eq  // eq = none
   10588:	bl	73b0 <fputs@plt>
   1058c:	mov	w0, #0x1                   	// #1
   10590:	str	w0, [x19, #220]
   10594:	b	10550 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34a8>
   10598:	stp	x29, x30, [sp, #-32]!
   1059c:	mov	x29, sp
   105a0:	str	x19, [sp, #16]
   105a4:	mov	x19, x0
   105a8:	bl	7d40 <scols_table_is_json@plt>
   105ac:	cbnz	w0, 105c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3520>
   105b0:	ldr	w0, [x19, #216]
   105b4:	add	w0, w0, #0x1
   105b8:	str	w0, [x19, #216]
   105bc:	ldr	x19, [sp, #16]
   105c0:	ldp	x29, x30, [sp], #32
   105c4:	ret
   105c8:	mov	x0, x19
   105cc:	bl	10238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3190>
   105d0:	ldr	x1, [x19, #72]
   105d4:	mov	w0, #0x7b                  	// #123
   105d8:	bl	75a0 <fputc@plt>
   105dc:	str	wzr, [x19, #220]
   105e0:	b	105b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3508>
   105e4:	stp	x29, x30, [sp, #-48]!
   105e8:	mov	x29, sp
   105ec:	stp	x19, x20, [sp, #16]
   105f0:	str	x21, [sp, #32]
   105f4:	mov	x19, x0
   105f8:	mov	w21, w1
   105fc:	mov	w20, w2
   10600:	ldr	w3, [x0, #216]
   10604:	sub	w3, w3, #0x1
   10608:	str	w3, [x0, #216]
   1060c:	bl	7d40 <scols_table_is_json@plt>
   10610:	cbz	w0, 10670 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35c8>
   10614:	ldr	w0, [x19, #220]
   10618:	cbnz	w0, 10664 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35bc>
   1061c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10620:	add	x2, x2, #0xc40
   10624:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10628:	add	x0, x0, #0xc38
   1062c:	cmp	w21, #0x0
   10630:	ldr	x1, [x19, #72]
   10634:	csel	x0, x0, x2, ne  // ne = any
   10638:	bl	73b0 <fputs@plt>
   1063c:	ldrb	w0, [x19, #249]
   10640:	tbnz	w0, #5, 10680 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35d8>
   10644:	ldr	x2, [x19, #88]
   10648:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1064c:	add	x0, x0, #0x948
   10650:	cmp	x2, #0x0
   10654:	ldr	x1, [x19, #72]
   10658:	csel	x0, x0, x2, eq  // eq = none
   1065c:	bl	73b0 <fputs@plt>
   10660:	b	10680 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35d8>
   10664:	mov	x0, x19
   10668:	bl	10238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3190>
   1066c:	b	1061c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3574>
   10670:	ldrb	w0, [x19, #249]
   10674:	tst	x0, #0x20
   10678:	ccmp	w20, #0x0, #0x0, eq  // eq = none
   1067c:	b.eq	10698 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35f0>  // b.none
   10680:	mov	w0, #0x1                   	// #1
   10684:	str	w0, [x19, #220]
   10688:	ldp	x19, x20, [sp, #16]
   1068c:	ldr	x21, [sp, #32]
   10690:	ldp	x29, x30, [sp], #48
   10694:	ret
   10698:	ldr	x2, [x19, #88]
   1069c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   106a0:	add	x0, x0, #0x948
   106a4:	cmp	x2, #0x0
   106a8:	ldr	x1, [x19, #72]
   106ac:	csel	x0, x0, x2, eq  // eq = none
   106b0:	bl	73b0 <fputs@plt>
   106b4:	ldr	x0, [x19, #232]
   106b8:	add	x0, x0, #0x1
   106bc:	str	x0, [x19, #232]
   106c0:	b	10680 <scols_table_get_termheight@@SMARTCOLS_2.31+0x35d8>
   106c4:	stp	x29, x30, [sp, #-272]!
   106c8:	mov	x29, sp
   106cc:	stp	x19, x20, [sp, #16]
   106d0:	mov	x20, x1
   106d4:	str	x2, [sp, #224]
   106d8:	str	x3, [sp, #232]
   106dc:	str	x4, [sp, #240]
   106e0:	str	x5, [sp, #248]
   106e4:	str	x6, [sp, #256]
   106e8:	str	x7, [sp, #264]
   106ec:	str	q0, [sp, #96]
   106f0:	str	q1, [sp, #112]
   106f4:	str	q2, [sp, #128]
   106f8:	str	q3, [sp, #144]
   106fc:	str	q4, [sp, #160]
   10700:	str	q5, [sp, #176]
   10704:	str	q6, [sp, #192]
   10708:	str	q7, [sp, #208]
   1070c:	cbz	x0, 10720 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3678>
   10710:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10714:	ldr	x1, [x1, #4024]
   10718:	ldr	w1, [x1]
   1071c:	tbz	w1, #24, 10784 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36dc>
   10720:	add	x0, sp, #0x110
   10724:	str	x0, [sp, #64]
   10728:	str	x0, [sp, #72]
   1072c:	add	x0, sp, #0xe0
   10730:	str	x0, [sp, #80]
   10734:	mov	w0, #0xffffffd0            	// #-48
   10738:	str	w0, [sp, #88]
   1073c:	mov	w0, #0xffffff80            	// #-128
   10740:	str	w0, [sp, #92]
   10744:	ldp	x0, x1, [sp, #64]
   10748:	stp	x0, x1, [sp, #32]
   1074c:	ldp	x0, x1, [sp, #80]
   10750:	stp	x0, x1, [sp, #48]
   10754:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10758:	ldr	x19, [x19, #4016]
   1075c:	add	x2, sp, #0x20
   10760:	mov	x1, x20
   10764:	ldr	x0, [x19]
   10768:	bl	8070 <vfprintf@plt>
   1076c:	ldr	x1, [x19]
   10770:	mov	w0, #0xa                   	// #10
   10774:	bl	75a0 <fputc@plt>
   10778:	ldp	x19, x20, [sp, #16]
   1077c:	ldp	x29, x30, [sp], #272
   10780:	ret
   10784:	mov	x2, x0
   10788:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1078c:	add	x1, x1, #0x3a8
   10790:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10794:	ldr	x0, [x0, #4016]
   10798:	ldr	x0, [x0]
   1079c:	bl	81c0 <fprintf@plt>
   107a0:	b	10720 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3678>
   107a4:	stp	x29, x30, [sp, #-64]!
   107a8:	mov	x29, sp
   107ac:	stp	x19, x20, [sp, #16]
   107b0:	str	xzr, [sp, #56]
   107b4:	cbz	x0, 109d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x392c>
   107b8:	str	x21, [sp, #32]
   107bc:	mov	x19, x0
   107c0:	mov	x21, x1
   107c4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   107c8:	ldr	x0, [x0, #4024]
   107cc:	ldr	w0, [x0]
   107d0:	tbnz	w0, #4, 10830 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3788>
   107d4:	cbz	x21, 107dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3734>
   107d8:	str	wzr, [x21]
   107dc:	add	x0, x19, #0x60
   107e0:	ldr	x1, [x19, #96]
   107e4:	cmp	x1, x0
   107e8:	b.eq	10878 <scols_table_get_termheight@@SMARTCOLS_2.31+0x37d0>  // b.none
   107ec:	add	x0, x19, #0x70
   107f0:	ldr	x1, [x19, #112]
   107f4:	cmp	x1, x0
   107f8:	b.eq	108e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x383c>  // b.none
   107fc:	ldrb	w0, [x19, #249]
   10800:	and	w0, w0, #0xfffffffe
   10804:	strb	w0, [x19, #249]
   10808:	add	x1, sp, #0x38
   1080c:	mov	x0, x19
   10810:	bl	febc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e14>
   10814:	mov	w20, w0
   10818:	cbz	w0, 10954 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38ac>
   1081c:	ldr	x21, [sp, #32]
   10820:	mov	w0, w20
   10824:	ldp	x19, x20, [sp, #16]
   10828:	ldp	x29, x30, [sp], #64
   1082c:	ret
   10830:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10834:	ldr	x0, [x0, #4016]
   10838:	ldr	x20, [x0]
   1083c:	bl	76f0 <getpid@plt>
   10840:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10844:	add	x4, x4, #0x4b0
   10848:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1084c:	add	x3, x3, #0x3b8
   10850:	mov	w2, w0
   10854:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10858:	add	x1, x1, #0x3c8
   1085c:	mov	x0, x20
   10860:	bl	81c0 <fprintf@plt>
   10864:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10868:	add	x1, x1, #0xc48
   1086c:	mov	x0, x19
   10870:	bl	106c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x361c>
   10874:	b	107d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x372c>
   10878:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1087c:	ldr	x0, [x0, #4024]
   10880:	ldr	w0, [x0]
   10884:	mov	w20, #0xffffffea            	// #-22
   10888:	tbnz	w0, #4, 10894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x37ec>
   1088c:	ldr	x21, [sp, #32]
   10890:	b	10820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3778>
   10894:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10898:	ldr	x0, [x0, #4016]
   1089c:	ldr	x20, [x0]
   108a0:	bl	76f0 <getpid@plt>
   108a4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   108a8:	add	x4, x4, #0x4b0
   108ac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   108b0:	add	x3, x3, #0x3b8
   108b4:	mov	w2, w0
   108b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   108bc:	add	x1, x1, #0x3c8
   108c0:	mov	x0, x20
   108c4:	bl	81c0 <fprintf@plt>
   108c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   108cc:	add	x1, x1, #0xc58
   108d0:	mov	x0, x19
   108d4:	bl	106c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x361c>
   108d8:	mov	w20, #0xffffffea            	// #-22
   108dc:	ldr	x21, [sp, #32]
   108e0:	b	10820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3778>
   108e4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   108e8:	ldr	x0, [x0, #4024]
   108ec:	ldr	w0, [x0]
   108f0:	tbnz	w0, #4, 1090c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3864>
   108f4:	mov	w20, #0x0                   	// #0
   108f8:	cbz	x21, 109dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3934>
   108fc:	mov	w0, #0x1                   	// #1
   10900:	str	w0, [x21]
   10904:	ldr	x21, [sp, #32]
   10908:	b	10820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3778>
   1090c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10910:	ldr	x0, [x0, #4016]
   10914:	ldr	x20, [x0]
   10918:	bl	76f0 <getpid@plt>
   1091c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10920:	add	x4, x4, #0x4b0
   10924:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10928:	add	x3, x3, #0x3b8
   1092c:	mov	w2, w0
   10930:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10934:	add	x1, x1, #0x3c8
   10938:	mov	x0, x20
   1093c:	bl	81c0 <fprintf@plt>
   10940:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10944:	add	x1, x1, #0xc70
   10948:	mov	x0, x19
   1094c:	bl	106c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x361c>
   10950:	b	108f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x384c>
   10954:	mov	x0, x19
   10958:	bl	102a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31fc>
   1095c:	ldr	w0, [x19, #224]
   10960:	cbz	w0, 1098c <scols_table_get_termheight@@SMARTCOLS_2.31+0x38e4>
   10964:	ldr	x1, [sp, #56]
   10968:	mov	x0, x19
   1096c:	bl	f8b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x280c>
   10970:	mov	w20, w0
   10974:	cbz	w0, 10998 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38f0>
   10978:	ldr	x1, [sp, #56]
   1097c:	mov	x0, x19
   10980:	bl	fe70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dc8>
   10984:	ldr	x21, [sp, #32]
   10988:	b	10820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3778>
   1098c:	mov	x0, x19
   10990:	bl	f520 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2478>
   10994:	b	10964 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38bc>
   10998:	mov	x0, x19
   1099c:	bl	7460 <scols_table_is_tree@plt>
   109a0:	cbz	w0, 109c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3918>
   109a4:	ldr	x1, [sp, #56]
   109a8:	mov	x0, x19
   109ac:	bl	fda8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d00>
   109b0:	mov	w20, w0
   109b4:	mov	x0, x19
   109b8:	bl	103fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3354>
   109bc:	b	10978 <scols_table_get_termheight@@SMARTCOLS_2.31+0x38d0>
   109c0:	ldr	x1, [sp, #56]
   109c4:	mov	x0, x19
   109c8:	bl	fd5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cb4>
   109cc:	mov	w20, w0
   109d0:	b	109b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x390c>
   109d4:	mov	w20, #0xffffffea            	// #-22
   109d8:	b	10820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3778>
   109dc:	ldr	x21, [sp, #32]
   109e0:	b	10820 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3778>

00000000000109e4 <scols_table_print_range@@SMARTCOLS_2.28>:
   109e4:	stp	x29, x30, [sp, #-80]!
   109e8:	mov	x29, sp
   109ec:	stp	x19, x20, [sp, #16]
   109f0:	stp	x21, x22, [sp, #32]
   109f4:	mov	x20, x0
   109f8:	mov	x21, x1
   109fc:	mov	x22, x2
   10a00:	str	xzr, [sp, #72]
   10a04:	bl	7460 <scols_table_is_tree@plt>
   10a08:	cbnz	w0, 10af8 <scols_table_print_range@@SMARTCOLS_2.28+0x114>
   10a0c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10a10:	ldr	x0, [x0, #4024]
   10a14:	ldr	w0, [x0]
   10a18:	tbnz	w0, #4, 10a8c <scols_table_print_range@@SMARTCOLS_2.28+0xa8>
   10a1c:	add	x1, sp, #0x48
   10a20:	mov	x0, x20
   10a24:	bl	febc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e14>
   10a28:	mov	w19, w0
   10a2c:	cbnz	w0, 10a78 <scols_table_print_range@@SMARTCOLS_2.28+0x94>
   10a30:	cbz	x21, 10ad4 <scols_table_print_range@@SMARTCOLS_2.28+0xf0>
   10a34:	str	wzr, [sp, #64]
   10a38:	add	x0, x20, #0x70
   10a3c:	str	x0, [sp, #56]
   10a40:	add	x21, x21, #0x30
   10a44:	str	x21, [sp, #48]
   10a48:	ldr	x0, [x20, #112]
   10a4c:	cmp	x21, x0
   10a50:	b.eq	10ae0 <scols_table_print_range@@SMARTCOLS_2.28+0xfc>  // b.none
   10a54:	mov	x3, x22
   10a58:	add	x2, sp, #0x30
   10a5c:	ldr	x1, [sp, #72]
   10a60:	mov	x0, x20
   10a64:	bl	fba4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2afc>
   10a68:	mov	w19, w0
   10a6c:	ldr	x1, [sp, #72]
   10a70:	mov	x0, x20
   10a74:	bl	fe70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dc8>
   10a78:	mov	w0, w19
   10a7c:	ldp	x19, x20, [sp, #16]
   10a80:	ldp	x21, x22, [sp, #32]
   10a84:	ldp	x29, x30, [sp], #80
   10a88:	ret
   10a8c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10a90:	ldr	x0, [x0, #4016]
   10a94:	ldr	x19, [x0]
   10a98:	bl	76f0 <getpid@plt>
   10a9c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10aa0:	add	x4, x4, #0x4b0
   10aa4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10aa8:	add	x3, x3, #0x3b8
   10aac:	mov	w2, w0
   10ab0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10ab4:	add	x1, x1, #0x3c8
   10ab8:	mov	x0, x19
   10abc:	bl	81c0 <fprintf@plt>
   10ac0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10ac4:	add	x1, x1, #0xc88
   10ac8:	mov	x0, x20
   10acc:	bl	106c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x361c>
   10ad0:	b	10a1c <scols_table_print_range@@SMARTCOLS_2.28+0x38>
   10ad4:	mov	w1, #0x0                   	// #0
   10ad8:	add	x0, sp, #0x30
   10adc:	bl	7470 <scols_reset_iter@plt>
   10ae0:	ldr	x1, [sp, #72]
   10ae4:	mov	x0, x20
   10ae8:	bl	f8b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x280c>
   10aec:	mov	w19, w0
   10af0:	cbz	w0, 10a54 <scols_table_print_range@@SMARTCOLS_2.28+0x70>
   10af4:	b	10a6c <scols_table_print_range@@SMARTCOLS_2.28+0x88>
   10af8:	mov	w19, #0xffffffea            	// #-22
   10afc:	b	10a78 <scols_table_print_range@@SMARTCOLS_2.28+0x94>

0000000000010b00 <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
   10b00:	stp	x29, x30, [sp, #-80]!
   10b04:	mov	x29, sp
   10b08:	stp	x21, x22, [sp, #32]
   10b0c:	cbz	x0, 10bec <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xec>
   10b10:	stp	x19, x20, [sp, #16]
   10b14:	str	x23, [sp, #48]
   10b18:	mov	x19, x0
   10b1c:	mov	x21, x1
   10b20:	mov	x23, x2
   10b24:	mov	x20, x3
   10b28:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10b2c:	ldr	x0, [x0, #4024]
   10b30:	ldr	w0, [x0]
   10b34:	tbnz	w0, #4, 10ba4 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xa4>
   10b38:	add	x1, sp, #0x48
   10b3c:	mov	x0, x20
   10b40:	bl	8100 <open_memstream@plt>
   10b44:	mov	x20, x0
   10b48:	cbz	x0, 10bf4 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xf4>
   10b4c:	mov	x0, x19
   10b50:	bl	7680 <scols_table_get_stream@plt>
   10b54:	mov	x22, x0
   10b58:	mov	x1, x20
   10b5c:	mov	x0, x19
   10b60:	bl	7740 <scols_table_set_stream@plt>
   10b64:	mov	x2, x23
   10b68:	mov	x1, x21
   10b6c:	mov	x0, x19
   10b70:	bl	76e0 <scols_table_print_range@plt>
   10b74:	mov	w21, w0
   10b78:	mov	x0, x20
   10b7c:	bl	76d0 <fclose@plt>
   10b80:	mov	x1, x22
   10b84:	mov	x0, x19
   10b88:	bl	7740 <scols_table_set_stream@plt>
   10b8c:	ldp	x19, x20, [sp, #16]
   10b90:	ldr	x23, [sp, #48]
   10b94:	mov	w0, w21
   10b98:	ldp	x21, x22, [sp, #32]
   10b9c:	ldp	x29, x30, [sp], #80
   10ba0:	ret
   10ba4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10ba8:	ldr	x0, [x0, #4016]
   10bac:	ldr	x22, [x0]
   10bb0:	bl	76f0 <getpid@plt>
   10bb4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10bb8:	add	x4, x4, #0x4b0
   10bbc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10bc0:	add	x3, x3, #0x3b8
   10bc4:	mov	w2, w0
   10bc8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10bcc:	add	x1, x1, #0x3c8
   10bd0:	mov	x0, x22
   10bd4:	bl	81c0 <fprintf@plt>
   10bd8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10bdc:	add	x1, x1, #0xca0
   10be0:	mov	x0, x19
   10be4:	bl	106c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x361c>
   10be8:	b	10b38 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x38>
   10bec:	mov	w21, #0xffffffea            	// #-22
   10bf0:	b	10b94 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x94>
   10bf4:	mov	w21, #0xfffffff4            	// #-12
   10bf8:	ldp	x19, x20, [sp, #16]
   10bfc:	ldr	x23, [sp, #48]
   10c00:	b	10b94 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x94>

0000000000010c04 <scols_print_table@@SMARTCOLS_2.25>:
   10c04:	stp	x29, x30, [sp, #-48]!
   10c08:	mov	x29, sp
   10c0c:	stp	x19, x20, [sp, #16]
   10c10:	mov	x20, x0
   10c14:	str	wzr, [sp, #44]
   10c18:	add	x1, sp, #0x2c
   10c1c:	bl	107a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36fc>
   10c20:	mov	w19, w0
   10c24:	ldr	w1, [sp, #44]
   10c28:	orr	w1, w0, w1
   10c2c:	cbz	w1, 10c40 <scols_print_table@@SMARTCOLS_2.25+0x3c>
   10c30:	mov	w0, w19
   10c34:	ldp	x19, x20, [sp, #16]
   10c38:	ldp	x29, x30, [sp], #48
   10c3c:	ret
   10c40:	ldr	x1, [x20, #72]
   10c44:	mov	w0, #0xa                   	// #10
   10c48:	bl	75a0 <fputc@plt>
   10c4c:	b	10c30 <scols_print_table@@SMARTCOLS_2.25+0x2c>

0000000000010c50 <scols_print_table_to_string@@SMARTCOLS_2.25>:
   10c50:	stp	x29, x30, [sp, #-64]!
   10c54:	mov	x29, sp
   10c58:	stp	x21, x22, [sp, #32]
   10c5c:	cbz	x0, 10d28 <scols_print_table_to_string@@SMARTCOLS_2.25+0xd8>
   10c60:	stp	x19, x20, [sp, #16]
   10c64:	mov	x19, x0
   10c68:	mov	x20, x1
   10c6c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10c70:	ldr	x0, [x0, #4024]
   10c74:	ldr	w0, [x0]
   10c78:	tbnz	w0, #4, 10ce0 <scols_print_table_to_string@@SMARTCOLS_2.25+0x90>
   10c7c:	add	x1, sp, #0x38
   10c80:	mov	x0, x20
   10c84:	bl	8100 <open_memstream@plt>
   10c88:	mov	x20, x0
   10c8c:	cbz	x0, 10d30 <scols_print_table_to_string@@SMARTCOLS_2.25+0xe0>
   10c90:	mov	x0, x19
   10c94:	bl	7680 <scols_table_get_stream@plt>
   10c98:	mov	x22, x0
   10c9c:	mov	x1, x20
   10ca0:	mov	x0, x19
   10ca4:	bl	7740 <scols_table_set_stream@plt>
   10ca8:	mov	x1, #0x0                   	// #0
   10cac:	mov	x0, x19
   10cb0:	bl	107a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x36fc>
   10cb4:	mov	w21, w0
   10cb8:	mov	x0, x20
   10cbc:	bl	76d0 <fclose@plt>
   10cc0:	mov	x1, x22
   10cc4:	mov	x0, x19
   10cc8:	bl	7740 <scols_table_set_stream@plt>
   10ccc:	ldp	x19, x20, [sp, #16]
   10cd0:	mov	w0, w21
   10cd4:	ldp	x21, x22, [sp, #32]
   10cd8:	ldp	x29, x30, [sp], #64
   10cdc:	ret
   10ce0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10ce4:	ldr	x0, [x0, #4016]
   10ce8:	ldr	x21, [x0]
   10cec:	bl	76f0 <getpid@plt>
   10cf0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10cf4:	add	x4, x4, #0x4b0
   10cf8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10cfc:	add	x3, x3, #0x3b8
   10d00:	mov	w2, w0
   10d04:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10d08:	add	x1, x1, #0x3c8
   10d0c:	mov	x0, x21
   10d10:	bl	81c0 <fprintf@plt>
   10d14:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10d18:	add	x1, x1, #0xcc0
   10d1c:	mov	x0, x19
   10d20:	bl	106c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x361c>
   10d24:	b	10c7c <scols_print_table_to_string@@SMARTCOLS_2.25+0x2c>
   10d28:	mov	w21, #0xffffffea            	// #-22
   10d2c:	b	10cd0 <scols_print_table_to_string@@SMARTCOLS_2.25+0x80>
   10d30:	mov	w21, #0xfffffff4            	// #-12
   10d34:	ldp	x19, x20, [sp, #16]
   10d38:	b	10cd0 <scols_print_table_to_string@@SMARTCOLS_2.25+0x80>

0000000000010d3c <scols_parse_version_string@@SMARTCOLS_2.25>:
   10d3c:	stp	x29, x30, [sp, #-48]!
   10d40:	mov	x29, sp
   10d44:	stp	x19, x20, [sp, #16]
   10d48:	str	x21, [sp, #32]
   10d4c:	cbz	x0, 10d74 <scols_parse_version_string@@SMARTCOLS_2.25+0x38>
   10d50:	mov	x21, x0
   10d54:	ldrsb	w19, [x0]
   10d58:	mov	w20, #0x0                   	// #0
   10d5c:	cbnz	w19, 10d9c <scols_parse_version_string@@SMARTCOLS_2.25+0x60>
   10d60:	mov	w0, w20
   10d64:	ldp	x19, x20, [sp, #16]
   10d68:	ldr	x21, [sp, #32]
   10d6c:	ldp	x29, x30, [sp], #48
   10d70:	ret
   10d74:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10d78:	add	x3, x3, #0xd10
   10d7c:	mov	w2, #0x25                  	// #37
   10d80:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10d84:	add	x1, x1, #0xcd8
   10d88:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10d8c:	add	x0, x0, #0xcf8
   10d90:	bl	8090 <__assert_fail@plt>
   10d94:	ldrsb	w19, [x21, #1]!
   10d98:	cbz	w19, 10d60 <scols_parse_version_string@@SMARTCOLS_2.25+0x24>
   10d9c:	cmp	w19, #0x2e
   10da0:	b.eq	10d94 <scols_parse_version_string@@SMARTCOLS_2.25+0x58>  // b.none
   10da4:	bl	7bb0 <__ctype_b_loc@plt>
   10da8:	sxtb	x1, w19
   10dac:	ldr	x0, [x0]
   10db0:	ldrh	w0, [x0, x1, lsl #1]
   10db4:	tbz	w0, #11, 10d60 <scols_parse_version_string@@SMARTCOLS_2.25+0x24>
   10db8:	add	w20, w20, w20, lsl #2
   10dbc:	sub	w19, w19, #0x30
   10dc0:	add	w20, w19, w20, lsl #1
   10dc4:	b	10d94 <scols_parse_version_string@@SMARTCOLS_2.25+0x58>

0000000000010dc8 <scols_get_library_version@@SMARTCOLS_2.25>:
   10dc8:	stp	x29, x30, [sp, #-16]!
   10dcc:	mov	x29, sp
   10dd0:	cbz	x0, 10de0 <scols_get_library_version@@SMARTCOLS_2.25+0x18>
   10dd4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10dd8:	add	x1, x1, #0xd08
   10ddc:	str	x1, [x0]
   10de0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10de4:	add	x0, x0, #0xd08
   10de8:	bl	72f0 <scols_parse_version_string@plt>
   10dec:	ldp	x29, x30, [sp], #16
   10df0:	ret
   10df4:	stp	x29, x30, [sp, #-272]!
   10df8:	mov	x29, sp
   10dfc:	stp	x19, x20, [sp, #16]
   10e00:	mov	x20, x1
   10e04:	str	x2, [sp, #224]
   10e08:	str	x3, [sp, #232]
   10e0c:	str	x4, [sp, #240]
   10e10:	str	x5, [sp, #248]
   10e14:	str	x6, [sp, #256]
   10e18:	str	x7, [sp, #264]
   10e1c:	str	q0, [sp, #96]
   10e20:	str	q1, [sp, #112]
   10e24:	str	q2, [sp, #128]
   10e28:	str	q3, [sp, #144]
   10e2c:	str	q4, [sp, #160]
   10e30:	str	q5, [sp, #176]
   10e34:	str	q6, [sp, #192]
   10e38:	str	q7, [sp, #208]
   10e3c:	cbz	x0, 10e50 <scols_get_library_version@@SMARTCOLS_2.25+0x88>
   10e40:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10e44:	ldr	x1, [x1, #4024]
   10e48:	ldr	w1, [x1]
   10e4c:	tbz	w1, #24, 10eb4 <scols_get_library_version@@SMARTCOLS_2.25+0xec>
   10e50:	add	x0, sp, #0x110
   10e54:	str	x0, [sp, #64]
   10e58:	str	x0, [sp, #72]
   10e5c:	add	x0, sp, #0xe0
   10e60:	str	x0, [sp, #80]
   10e64:	mov	w0, #0xffffffd0            	// #-48
   10e68:	str	w0, [sp, #88]
   10e6c:	mov	w0, #0xffffff80            	// #-128
   10e70:	str	w0, [sp, #92]
   10e74:	ldp	x0, x1, [sp, #64]
   10e78:	stp	x0, x1, [sp, #32]
   10e7c:	ldp	x0, x1, [sp, #80]
   10e80:	stp	x0, x1, [sp, #48]
   10e84:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10e88:	ldr	x19, [x19, #4016]
   10e8c:	add	x2, sp, #0x20
   10e90:	mov	x1, x20
   10e94:	ldr	x0, [x19]
   10e98:	bl	8070 <vfprintf@plt>
   10e9c:	ldr	x1, [x19]
   10ea0:	mov	w0, #0xa                   	// #10
   10ea4:	bl	75a0 <fputc@plt>
   10ea8:	ldp	x19, x20, [sp, #16]
   10eac:	ldp	x29, x30, [sp], #272
   10eb0:	ret
   10eb4:	mov	x2, x0
   10eb8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10ebc:	add	x1, x1, #0x3a8
   10ec0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10ec4:	ldr	x0, [x0, #4016]
   10ec8:	ldr	x0, [x0]
   10ecc:	bl	81c0 <fprintf@plt>
   10ed0:	b	10e50 <scols_get_library_version@@SMARTCOLS_2.25+0x88>
   10ed4:	stp	x29, x30, [sp, #-48]!
   10ed8:	mov	x29, sp
   10edc:	stp	x19, x20, [sp, #16]
   10ee0:	mov	x20, x0
   10ee4:	add	x0, x0, #0x28
   10ee8:	bl	7760 <malloc@plt>
   10eec:	mov	x19, x0
   10ef0:	cbz	x0, 10f18 <scols_get_library_version@@SMARTCOLS_2.25+0x150>
   10ef4:	add	x1, x0, #0x28
   10ef8:	str	x1, [x0]
   10efc:	str	x1, [x0, #8]
   10f00:	str	xzr, [x0, #16]
   10f04:	str	x20, [x0, #24]
   10f08:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10f0c:	ldr	x1, [x1, #4024]
   10f10:	ldr	w0, [x1]
   10f14:	tbnz	w0, #6, 10f28 <scols_get_library_version@@SMARTCOLS_2.25+0x160>
   10f18:	mov	x0, x19
   10f1c:	ldp	x19, x20, [sp, #16]
   10f20:	ldp	x29, x30, [sp], #48
   10f24:	ret
   10f28:	str	x21, [sp, #32]
   10f2c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10f30:	ldr	x0, [x0, #4016]
   10f34:	ldr	x21, [x0]
   10f38:	bl	76f0 <getpid@plt>
   10f3c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10f40:	add	x4, x4, #0xd30
   10f44:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10f48:	add	x3, x3, #0x3b8
   10f4c:	mov	w2, w0
   10f50:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10f54:	add	x1, x1, #0x3c8
   10f58:	mov	x0, x21
   10f5c:	bl	81c0 <fprintf@plt>
   10f60:	mov	x2, x20
   10f64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10f68:	add	x1, x1, #0xd38
   10f6c:	mov	x0, x19
   10f70:	bl	10df4 <scols_get_library_version@@SMARTCOLS_2.25+0x2c>
   10f74:	ldr	x21, [sp, #32]
   10f78:	b	10f18 <scols_get_library_version@@SMARTCOLS_2.25+0x150>
   10f7c:	cbz	x0, 11004 <scols_get_library_version@@SMARTCOLS_2.25+0x23c>
   10f80:	stp	x29, x30, [sp, #-32]!
   10f84:	mov	x29, sp
   10f88:	stp	x19, x20, [sp, #16]
   10f8c:	mov	x19, x0
   10f90:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10f94:	ldr	x0, [x0, #4024]
   10f98:	ldr	w0, [x0]
   10f9c:	tbnz	w0, #6, 10fbc <scols_get_library_version@@SMARTCOLS_2.25+0x1f4>
   10fa0:	ldr	x0, [x19, #16]
   10fa4:	bl	7c20 <free@plt>
   10fa8:	mov	x0, x19
   10fac:	bl	7c20 <free@plt>
   10fb0:	ldp	x19, x20, [sp, #16]
   10fb4:	ldp	x29, x30, [sp], #32
   10fb8:	ret
   10fbc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   10fc0:	ldr	x0, [x0, #4016]
   10fc4:	ldr	x20, [x0]
   10fc8:	bl	76f0 <getpid@plt>
   10fcc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10fd0:	add	x4, x4, #0xd30
   10fd4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10fd8:	add	x3, x3, #0x3b8
   10fdc:	mov	w2, w0
   10fe0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10fe4:	add	x1, x1, #0x3c8
   10fe8:	mov	x0, x20
   10fec:	bl	81c0 <fprintf@plt>
   10ff0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   10ff4:	add	x1, x1, #0x3f0
   10ff8:	mov	x0, x19
   10ffc:	bl	10df4 <scols_get_library_version@@SMARTCOLS_2.25+0x2c>
   11000:	b	10fa0 <scols_get_library_version@@SMARTCOLS_2.25+0x1d8>
   11004:	ret
   11008:	cbz	x0, 11028 <scols_get_library_version@@SMARTCOLS_2.25+0x260>
   1100c:	ldr	x1, [x0]
   11010:	strb	wzr, [x1]
   11014:	ldr	x1, [x0]
   11018:	str	x1, [x0, #8]
   1101c:	str	xzr, [x0, #32]
   11020:	mov	w0, #0x0                   	// #0
   11024:	ret
   11028:	mov	w0, #0xffffffea            	// #-22
   1102c:	b	11024 <scols_get_library_version@@SMARTCOLS_2.25+0x25c>
   11030:	cbz	x0, 110b0 <scols_get_library_version@@SMARTCOLS_2.25+0x2e8>
   11034:	stp	x29, x30, [sp, #-48]!
   11038:	mov	x29, sp
   1103c:	stp	x19, x20, [sp, #16]
   11040:	mov	x19, x0
   11044:	mov	x20, x1
   11048:	cbz	x1, 110b8 <scols_get_library_version@@SMARTCOLS_2.25+0x2f0>
   1104c:	ldrsb	w1, [x1]
   11050:	mov	w0, #0x0                   	// #0
   11054:	cbz	w1, 110a4 <scols_get_library_version@@SMARTCOLS_2.25+0x2dc>
   11058:	str	x21, [sp, #32]
   1105c:	mov	x0, x20
   11060:	bl	7380 <strlen@plt>
   11064:	mov	x21, x0
   11068:	ldr	x0, [x19, #8]
   1106c:	ldr	x1, [x19]
   11070:	sub	x2, x0, x1
   11074:	ldr	x1, [x19, #24]
   11078:	sub	x1, x1, x2
   1107c:	cmp	x21, x1
   11080:	b.cs	110c0 <scols_get_library_version@@SMARTCOLS_2.25+0x2f8>  // b.hs, b.nlast
   11084:	add	x2, x21, #0x1
   11088:	mov	x1, x20
   1108c:	bl	72c0 <memcpy@plt>
   11090:	ldr	x0, [x19, #8]
   11094:	add	x21, x0, x21
   11098:	str	x21, [x19, #8]
   1109c:	mov	w0, #0x0                   	// #0
   110a0:	ldr	x21, [sp, #32]
   110a4:	ldp	x19, x20, [sp, #16]
   110a8:	ldp	x29, x30, [sp], #48
   110ac:	ret
   110b0:	mov	w0, #0xffffffea            	// #-22
   110b4:	ret
   110b8:	mov	w0, #0x0                   	// #0
   110bc:	b	110a4 <scols_get_library_version@@SMARTCOLS_2.25+0x2dc>
   110c0:	mov	w0, #0xffffffea            	// #-22
   110c4:	ldr	x21, [sp, #32]
   110c8:	b	110a4 <scols_get_library_version@@SMARTCOLS_2.25+0x2dc>
   110cc:	cbz	x1, 1111c <scols_get_library_version@@SMARTCOLS_2.25+0x354>
   110d0:	stp	x29, x30, [sp, #-48]!
   110d4:	mov	x29, sp
   110d8:	stp	x19, x20, [sp, #16]
   110dc:	stp	x21, x22, [sp, #32]
   110e0:	mov	x21, x0
   110e4:	mov	x20, x1
   110e8:	mov	x22, x2
   110ec:	mov	x19, #0x0                   	// #0
   110f0:	mov	x1, x22
   110f4:	mov	x0, x21
   110f8:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
   110fc:	cbnz	w0, 1110c <scols_get_library_version@@SMARTCOLS_2.25+0x344>
   11100:	add	x19, x19, #0x1
   11104:	cmp	x20, x19
   11108:	b.ne	110f0 <scols_get_library_version@@SMARTCOLS_2.25+0x328>  // b.any
   1110c:	ldp	x19, x20, [sp, #16]
   11110:	ldp	x21, x22, [sp, #32]
   11114:	ldp	x29, x30, [sp], #48
   11118:	ret
   1111c:	mov	w0, #0x0                   	// #0
   11120:	ret
   11124:	stp	x29, x30, [sp, #-32]!
   11128:	mov	x29, sp
   1112c:	stp	x19, x20, [sp, #16]
   11130:	mov	x19, x0
   11134:	mov	x20, x1
   11138:	bl	11008 <scols_get_library_version@@SMARTCOLS_2.25+0x240>
   1113c:	cbz	w0, 1114c <scols_get_library_version@@SMARTCOLS_2.25+0x384>
   11140:	ldp	x19, x20, [sp, #16]
   11144:	ldp	x29, x30, [sp], #32
   11148:	ret
   1114c:	mov	x1, x20
   11150:	mov	x0, x19
   11154:	bl	11030 <scols_get_library_version@@SMARTCOLS_2.25+0x268>
   11158:	b	11140 <scols_get_library_version@@SMARTCOLS_2.25+0x378>
   1115c:	cbz	x0, 11170 <scols_get_library_version@@SMARTCOLS_2.25+0x3a8>
   11160:	ldr	x1, [x0, #8]
   11164:	ldr	x2, [x0]
   11168:	sub	x1, x1, x2
   1116c:	str	x1, [x0, #32]
   11170:	ret
   11174:	cbz	x0, 1117c <scols_get_library_version@@SMARTCOLS_2.25+0x3b4>
   11178:	ldr	x0, [x0]
   1117c:	ret
   11180:	cbz	x0, 1118c <scols_get_library_version@@SMARTCOLS_2.25+0x3c4>
   11184:	ldr	x0, [x0, #24]
   11188:	ret
   1118c:	mov	x0, #0x0                   	// #0
   11190:	b	11188 <scols_get_library_version@@SMARTCOLS_2.25+0x3c0>
   11194:	stp	x29, x30, [sp, #-64]!
   11198:	mov	x29, sp
   1119c:	stp	x19, x20, [sp, #16]
   111a0:	stp	x21, x22, [sp, #32]
   111a4:	str	x23, [sp, #48]
   111a8:	mov	x23, x0
   111ac:	mov	x19, x1
   111b0:	mov	x22, x2
   111b4:	mov	x21, x3
   111b8:	mov	x0, x1
   111bc:	bl	11174 <scols_get_library_version@@SMARTCOLS_2.25+0x3ac>
   111c0:	cbz	x0, 11234 <scols_get_library_version@@SMARTCOLS_2.25+0x46c>
   111c4:	mov	x20, x0
   111c8:	ldr	x0, [x19, #16]
   111cc:	cbz	x0, 1121c <scols_get_library_version@@SMARTCOLS_2.25+0x454>
   111d0:	ldrb	w0, [x23, #249]
   111d4:	tbz	w0, #4, 11240 <scols_get_library_version@@SMARTCOLS_2.25+0x478>
   111d8:	mov	x0, x20
   111dc:	bl	16cb8 <scols_init_debug@@SMARTCOLS_2.25+0x26e4>
   111e0:	str	x0, [x22]
   111e4:	mov	x1, x20
   111e8:	ldr	x0, [x19, #16]
   111ec:	bl	7dc0 <strcpy@plt>
   111f0:	ldr	x0, [x19, #16]
   111f4:	cbz	x0, 11234 <scols_get_library_version@@SMARTCOLS_2.25+0x46c>
   111f8:	ldr	x1, [x22]
   111fc:	sub	x1, x1, #0x1
   11200:	cmn	x1, #0x3
   11204:	b.hi	11234 <scols_get_library_version@@SMARTCOLS_2.25+0x46c>  // b.pmore
   11208:	ldp	x19, x20, [sp, #16]
   1120c:	ldp	x21, x22, [sp, #32]
   11210:	ldr	x23, [sp, #48]
   11214:	ldp	x29, x30, [sp], #64
   11218:	ret
   1121c:	ldr	x0, [x19, #24]
   11220:	bl	170ac <scols_init_debug@@SMARTCOLS_2.25+0x2ad8>
   11224:	add	x0, x0, #0x1
   11228:	bl	7760 <malloc@plt>
   1122c:	str	x0, [x19, #16]
   11230:	cbnz	x0, 111d0 <scols_get_library_version@@SMARTCOLS_2.25+0x408>
   11234:	str	xzr, [x22]
   11238:	mov	x0, #0x0                   	// #0
   1123c:	b	11208 <scols_get_library_version@@SMARTCOLS_2.25+0x440>
   11240:	mov	x3, x21
   11244:	ldr	x2, [x19, #16]
   11248:	mov	x1, x22
   1124c:	mov	x0, x20
   11250:	bl	16d08 <scols_init_debug@@SMARTCOLS_2.25+0x2734>
   11254:	b	111f4 <scols_get_library_version@@SMARTCOLS_2.25+0x42c>
   11258:	stp	x29, x30, [sp, #-48]!
   1125c:	mov	x29, sp
   11260:	str	x19, [sp, #16]
   11264:	mov	x19, x0
   11268:	bl	11174 <scols_get_library_version@@SMARTCOLS_2.25+0x3ac>
   1126c:	str	xzr, [sp, #40]
   11270:	cbz	x0, 112a4 <scols_get_library_version@@SMARTCOLS_2.25+0x4dc>
   11274:	mov	x3, x0
   11278:	ldr	x0, [x19, #32]
   1127c:	cbnz	x0, 1128c <scols_get_library_version@@SMARTCOLS_2.25+0x4c4>
   11280:	ldr	x19, [sp, #16]
   11284:	ldp	x29, x30, [sp], #48
   11288:	ret
   1128c:	add	x2, sp, #0x28
   11290:	mov	x1, x0
   11294:	mov	x0, x3
   11298:	bl	16b14 <scols_init_debug@@SMARTCOLS_2.25+0x2540>
   1129c:	ldr	x0, [sp, #40]
   112a0:	b	11280 <scols_get_library_version@@SMARTCOLS_2.25+0x4b8>
   112a4:	mov	x0, #0x0                   	// #0
   112a8:	b	11280 <scols_get_library_version@@SMARTCOLS_2.25+0x4b8>
   112ac:	add	x1, x0, #0xc8
   112b0:	ldr	x2, [x0, #216]
   112b4:	ldr	x2, [x2, #104]
   112b8:	cmp	x2, x1
   112bc:	b.eq	11300 <scols_get_library_version@@SMARTCOLS_2.25+0x538>  // b.none
   112c0:	stp	x29, x30, [sp, #-32]!
   112c4:	mov	x29, sp
   112c8:	str	x19, [sp, #16]
   112cc:	ldr	x19, [x0, #200]
   112d0:	sub	x19, x19, #0xc8
   112d4:	mov	x0, x19
   112d8:	bl	8000 <scols_column_is_hidden@plt>
   112dc:	cbnz	w0, 112ec <scols_get_library_version@@SMARTCOLS_2.25+0x524>
   112e0:	ldr	x19, [sp, #16]
   112e4:	ldp	x29, x30, [sp], #32
   112e8:	ret
   112ec:	mov	x0, x19
   112f0:	bl	112ac <scols_get_library_version@@SMARTCOLS_2.25+0x4e4>
   112f4:	cmp	w0, #0x0
   112f8:	cset	w0, ne  // ne = any
   112fc:	b	112e0 <scols_get_library_version@@SMARTCOLS_2.25+0x518>
   11300:	mov	w0, #0x1                   	// #1
   11304:	ret
   11308:	stp	x29, x30, [sp, #-64]!
   1130c:	mov	x29, sp
   11310:	stp	x19, x20, [sp, #16]
   11314:	stp	x21, x22, [sp, #32]
   11318:	mov	x19, x2
   1131c:	mov	x22, x3
   11320:	bl	e5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1548>
   11324:	mov	w20, w0
   11328:	cbz	w0, 11340 <scols_get_library_version@@SMARTCOLS_2.25+0x578>
   1132c:	mov	w0, w20
   11330:	ldp	x19, x20, [sp, #16]
   11334:	ldp	x21, x22, [sp, #32]
   11338:	ldp	x29, x30, [sp], #64
   1133c:	ret
   11340:	str	x23, [sp, #48]
   11344:	mov	x0, x22
   11348:	bl	11174 <scols_get_library_version@@SMARTCOLS_2.25+0x3ac>
   1134c:	mov	x23, x0
   11350:	mov	x21, #0x0                   	// #0
   11354:	cbz	x0, 11384 <scols_get_library_version@@SMARTCOLS_2.25+0x5bc>
   11358:	mov	x0, x19
   1135c:	bl	7890 <scols_column_is_customwrap@plt>
   11360:	cbz	w0, 113f8 <scols_get_library_version@@SMARTCOLS_2.25+0x630>
   11364:	ldr	x3, [x19, #144]
   11368:	ldr	x2, [x19, #160]
   1136c:	mov	x1, x23
   11370:	mov	x0, x19
   11374:	blr	x3
   11378:	mov	x21, x0
   1137c:	cmn	x21, #0x1
   11380:	csel	x21, x21, xzr, ne  // ne = any
   11384:	ldr	x0, [x19, #32]
   11388:	cmp	x0, x21
   1138c:	csel	x0, x0, x21, cs  // cs = hs, nlast
   11390:	str	x0, [x19, #32]
   11394:	ldrb	w0, [x19, #224]
   11398:	tbz	w0, #0, 113ac <scols_get_library_version@@SMARTCOLS_2.25+0x5e4>
   1139c:	ldr	x0, [x19, #40]
   113a0:	cbz	x0, 113ac <scols_get_library_version@@SMARTCOLS_2.25+0x5e4>
   113a4:	cmp	x21, x0, lsl #1
   113a8:	b.hi	11428 <scols_get_library_version@@SMARTCOLS_2.25+0x660>  // b.pmore
   113ac:	mov	x0, x19
   113b0:	bl	7ef0 <scols_column_is_noextremes@plt>
   113b4:	cbz	w0, 113d0 <scols_get_library_version@@SMARTCOLS_2.25+0x608>
   113b8:	ldr	x0, [x19, #64]
   113bc:	add	x0, x0, x21
   113c0:	str	x0, [x19, #64]
   113c4:	ldr	w0, [x19, #72]
   113c8:	add	w0, w0, #0x1
   113cc:	str	w0, [x19, #72]
   113d0:	ldr	x0, [x19, #16]
   113d4:	cmp	x0, x21
   113d8:	csel	x0, x0, x21, cs  // cs = hs, nlast
   113dc:	str	x0, [x19, #16]
   113e0:	mov	x0, x19
   113e4:	bl	7e20 <scols_column_is_tree@plt>
   113e8:	cbnz	w0, 11408 <scols_get_library_version@@SMARTCOLS_2.25+0x640>
   113ec:	mov	w20, w0
   113f0:	ldr	x23, [sp, #48]
   113f4:	b	1132c <scols_get_library_version@@SMARTCOLS_2.25+0x564>
   113f8:	mov	x0, x23
   113fc:	bl	16cb8 <scols_init_debug@@SMARTCOLS_2.25+0x26e4>
   11400:	mov	x21, x0
   11404:	b	1137c <scols_get_library_version@@SMARTCOLS_2.25+0x5b4>
   11408:	mov	x0, x22
   1140c:	bl	11258 <scols_get_library_version@@SMARTCOLS_2.25+0x490>
   11410:	ldr	x1, [x19, #48]
   11414:	cmp	x1, x0
   11418:	csel	x1, x1, x0, cs  // cs = hs, nlast
   1141c:	str	x1, [x19, #48]
   11420:	ldr	x23, [sp, #48]
   11424:	b	1132c <scols_get_library_version@@SMARTCOLS_2.25+0x564>
   11428:	ldr	x23, [sp, #48]
   1142c:	b	1132c <scols_get_library_version@@SMARTCOLS_2.25+0x564>
   11430:	stp	x29, x30, [sp, #-16]!
   11434:	mov	x29, sp
   11438:	bl	11308 <scols_get_library_version@@SMARTCOLS_2.25+0x540>
   1143c:	ldp	x29, x30, [sp], #16
   11440:	ret
   11444:	stp	x29, x30, [sp, #-272]!
   11448:	mov	x29, sp
   1144c:	stp	x19, x20, [sp, #16]
   11450:	mov	x20, x1
   11454:	str	x2, [sp, #224]
   11458:	str	x3, [sp, #232]
   1145c:	str	x4, [sp, #240]
   11460:	str	x5, [sp, #248]
   11464:	str	x6, [sp, #256]
   11468:	str	x7, [sp, #264]
   1146c:	str	q0, [sp, #96]
   11470:	str	q1, [sp, #112]
   11474:	str	q2, [sp, #128]
   11478:	str	q3, [sp, #144]
   1147c:	str	q4, [sp, #160]
   11480:	str	q5, [sp, #176]
   11484:	str	q6, [sp, #192]
   11488:	str	q7, [sp, #208]
   1148c:	cbz	x0, 114a0 <scols_get_library_version@@SMARTCOLS_2.25+0x6d8>
   11490:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11494:	ldr	x1, [x1, #4024]
   11498:	ldr	w1, [x1]
   1149c:	tbz	w1, #24, 11504 <scols_get_library_version@@SMARTCOLS_2.25+0x73c>
   114a0:	add	x0, sp, #0x110
   114a4:	str	x0, [sp, #64]
   114a8:	str	x0, [sp, #72]
   114ac:	add	x0, sp, #0xe0
   114b0:	str	x0, [sp, #80]
   114b4:	mov	w0, #0xffffffd0            	// #-48
   114b8:	str	w0, [sp, #88]
   114bc:	mov	w0, #0xffffff80            	// #-128
   114c0:	str	w0, [sp, #92]
   114c4:	ldp	x0, x1, [sp, #64]
   114c8:	stp	x0, x1, [sp, #32]
   114cc:	ldp	x0, x1, [sp, #80]
   114d0:	stp	x0, x1, [sp, #48]
   114d4:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   114d8:	ldr	x19, [x19, #4016]
   114dc:	add	x2, sp, #0x20
   114e0:	mov	x1, x20
   114e4:	ldr	x0, [x19]
   114e8:	bl	8070 <vfprintf@plt>
   114ec:	ldr	x1, [x19]
   114f0:	mov	w0, #0xa                   	// #10
   114f4:	bl	75a0 <fputc@plt>
   114f8:	ldp	x19, x20, [sp, #16]
   114fc:	ldp	x29, x30, [sp], #272
   11500:	ret
   11504:	mov	x2, x0
   11508:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1150c:	add	x1, x1, #0x3a8
   11510:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11514:	ldr	x0, [x0, #4016]
   11518:	ldr	x0, [x0]
   1151c:	bl	81c0 <fprintf@plt>
   11520:	b	114a0 <scols_get_library_version@@SMARTCOLS_2.25+0x6d8>
   11524:	sub	sp, sp, #0x50
   11528:	stp	x29, x30, [sp, #32]
   1152c:	add	x29, sp, #0x20
   11530:	stp	x19, x20, [sp, #48]
   11534:	mov	x20, x0
   11538:	mov	x19, x1
   1153c:	mov	x0, x1
   11540:	bl	8000 <scols_column_is_hidden@plt>
   11544:	cbnz	w0, 11568 <scols_get_library_version@@SMARTCOLS_2.25+0x7a0>
   11548:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1154c:	ldr	x1, [x1, #4024]
   11550:	ldr	w0, [x1]
   11554:	tbnz	w0, #5, 115c4 <scols_get_library_version@@SMARTCOLS_2.25+0x7fc>
   11558:	ldp	x19, x20, [sp, #48]
   1155c:	ldp	x29, x30, [sp, #32]
   11560:	add	sp, sp, #0x50
   11564:	ret
   11568:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1156c:	ldr	x0, [x0, #4024]
   11570:	ldr	w0, [x0]
   11574:	tbz	w0, #5, 11558 <scols_get_library_version@@SMARTCOLS_2.25+0x790>
   11578:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1157c:	ldr	x0, [x0, #4016]
   11580:	ldr	x20, [x0]
   11584:	bl	76f0 <getpid@plt>
   11588:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1158c:	add	x4, x4, #0x3e0
   11590:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11594:	add	x3, x3, #0x3b8
   11598:	mov	w2, w0
   1159c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   115a0:	add	x1, x1, #0x3c8
   115a4:	mov	x0, x20
   115a8:	bl	81c0 <fprintf@plt>
   115ac:	ldr	x2, [x19, #168]
   115b0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   115b4:	add	x1, x1, #0xd68
   115b8:	mov	x0, x19
   115bc:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   115c0:	b	11558 <scols_get_library_version@@SMARTCOLS_2.25+0x790>
   115c4:	str	x21, [sp, #64]
   115c8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   115cc:	ldr	x0, [x0, #4016]
   115d0:	ldr	x21, [x0]
   115d4:	bl	76f0 <getpid@plt>
   115d8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   115dc:	add	x4, x4, #0x3e0
   115e0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   115e4:	add	x3, x3, #0x3b8
   115e8:	mov	w2, w0
   115ec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   115f0:	add	x1, x1, #0x3c8
   115f4:	mov	x0, x21
   115f8:	bl	81c0 <fprintf@plt>
   115fc:	ldr	x2, [x19, #168]
   11600:	ldr	x3, [x19, #8]
   11604:	ldr	x4, [x19, #16]
   11608:	ldr	d0, [x19, #56]
   1160c:	fmov	d1, #1.000000000000000000e+00
   11610:	fcmpe	d0, d1
   11614:	b.le	11684 <scols_get_library_version@@SMARTCOLS_2.25+0x8bc>
   11618:	fcvtzs	w5, d0
   1161c:	ldr	x7, [x19, #24]
   11620:	ldrb	w6, [x19, #224]
   11624:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11628:	add	x1, x0, #0xd58
   1162c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11630:	add	x0, x0, #0xd50
   11634:	tst	x6, #0x1
   11638:	csel	x0, x0, x1, ne  // ne = any
   1163c:	ldr	w8, [x19, #80]
   11640:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   11644:	add	x6, x1, #0x590
   11648:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1164c:	add	x1, x1, #0xd60
   11650:	tst	x8, #0x1
   11654:	csel	x1, x1, x6, ne  // ne = any
   11658:	str	x1, [sp, #16]
   1165c:	str	x0, [sp, #8]
   11660:	str	x7, [sp]
   11664:	ldr	x7, [x19, #32]
   11668:	ldr	x6, [x19, #40]
   1166c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11670:	add	x1, x1, #0xd80
   11674:	mov	x0, x19
   11678:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   1167c:	ldr	x21, [sp, #64]
   11680:	b	11558 <scols_get_library_version@@SMARTCOLS_2.25+0x790>
   11684:	ldr	d1, [x20, #40]
   11688:	ucvtf	d1, d1
   1168c:	fmul	d0, d1, d0
   11690:	fcvtzs	w5, d0
   11694:	b	1161c <scols_get_library_version@@SMARTCOLS_2.25+0x854>
   11698:	stp	x29, x30, [sp, #-112]!
   1169c:	mov	x29, sp
   116a0:	cbz	x0, 117e8 <scols_get_library_version@@SMARTCOLS_2.25+0xa20>
   116a4:	stp	x19, x20, [sp, #16]
   116a8:	stp	x21, x22, [sp, #32]
   116ac:	str	x25, [sp, #64]
   116b0:	mov	x21, x0
   116b4:	mov	x20, x1
   116b8:	mov	x22, x2
   116bc:	cbz	x1, 11818 <scols_get_library_version@@SMARTCOLS_2.25+0xa50>
   116c0:	str	xzr, [x1, #16]
   116c4:	ldr	x0, [x1, #24]
   116c8:	mov	w25, #0x0                   	// #0
   116cc:	cbnz	x0, 11724 <scols_get_library_version@@SMARTCOLS_2.25+0x95c>
   116d0:	ldr	d1, [x1, #56]
   116d4:	fmov	d0, #1.000000000000000000e+00
   116d8:	fcmpe	d1, d0
   116dc:	b.mi	1183c <scols_get_library_version@@SMARTCOLS_2.25+0xa74>  // b.first
   116e0:	add	x19, x20, #0xa8
   116e4:	mov	x0, x19
   116e8:	bl	75b0 <scols_cell_get_data@plt>
   116ec:	mov	w25, #0x1                   	// #1
   116f0:	cbz	x0, 11714 <scols_get_library_version@@SMARTCOLS_2.25+0x94c>
   116f4:	mov	x0, x19
   116f8:	bl	75b0 <scols_cell_get_data@plt>
   116fc:	bl	16cb8 <scols_init_debug@@SMARTCOLS_2.25+0x26e4>
   11700:	ldr	x1, [x20, #24]
   11704:	cmp	x1, x0
   11708:	csel	x1, x1, x0, cs  // cs = hs, nlast
   1170c:	str	x1, [x20, #24]
   11710:	mov	w25, #0x0                   	// #0
   11714:	ldr	x0, [x20, #24]
   11718:	cbnz	x0, 11724 <scols_get_library_version@@SMARTCOLS_2.25+0x95c>
   1171c:	mov	x0, #0x1                   	// #1
   11720:	str	x0, [x20, #24]
   11724:	mov	x0, x21
   11728:	bl	7460 <scols_table_is_tree@plt>
   1172c:	cbz	w0, 118d4 <scols_get_library_version@@SMARTCOLS_2.25+0xb0c>
   11730:	mov	x3, x22
   11734:	adrp	x2, 11000 <scols_get_library_version@@SMARTCOLS_2.25+0x238>
   11738:	add	x2, x2, #0x430
   1173c:	mov	x1, x20
   11740:	mov	x0, x21
   11744:	bl	141d0 <scols_line_link_group@@SMARTCOLS_2.34+0x5d4>
   11748:	mov	w19, w0
   1174c:	cbnz	w0, 119a0 <scols_get_library_version@@SMARTCOLS_2.25+0xbd8>
   11750:	mov	x0, x20
   11754:	bl	7e20 <scols_column_is_tree@plt>
   11758:	cbz	w0, 1192c <scols_get_library_version@@SMARTCOLS_2.25+0xb64>
   1175c:	add	x0, x21, #0x80
   11760:	ldr	x1, [x21, #128]
   11764:	cmp	x1, x0
   11768:	b.eq	1192c <scols_get_library_version@@SMARTCOLS_2.25+0xb64>  // b.none
   1176c:	ldr	x1, [x21, #152]
   11770:	add	x1, x1, #0x1
   11774:	ldr	x0, [x20, #48]
   11778:	add	x0, x0, x1
   1177c:	str	x0, [x20, #48]
   11780:	ldr	x0, [x20, #32]
   11784:	add	x0, x0, x1
   11788:	str	x0, [x20, #32]
   1178c:	ldr	x0, [x20, #16]
   11790:	add	x0, x0, x1
   11794:	str	x0, [x20, #16]
   11798:	ldr	w0, [x20, #72]
   1179c:	cbz	w0, 11934 <scols_get_library_version@@SMARTCOLS_2.25+0xb6c>
   117a0:	ldr	x2, [x20, #64]
   117a4:	add	x1, x2, x1
   117a8:	str	x1, [x20, #64]
   117ac:	ldr	x1, [x20, #40]
   117b0:	cbnz	x1, 11934 <scols_get_library_version@@SMARTCOLS_2.25+0xb6c>
   117b4:	ldr	x1, [x20, #64]
   117b8:	sxtw	x0, w0
   117bc:	udiv	x2, x1, x0
   117c0:	str	x2, [x20, #40]
   117c4:	cmp	x1, x0
   117c8:	b.cc	11934 <scols_get_library_version@@SMARTCOLS_2.25+0xb6c>  // b.lo, b.ul, b.last
   117cc:	ldr	x0, [x20, #32]
   117d0:	cmp	x0, x2, lsl #1
   117d4:	b.ls	11934 <scols_get_library_version@@SMARTCOLS_2.25+0xb6c>  // b.plast
   117d8:	ldrb	w0, [x20, #224]
   117dc:	orr	w0, w0, #0x1
   117e0:	strb	w0, [x20, #224]
   117e4:	b	11934 <scols_get_library_version@@SMARTCOLS_2.25+0xb6c>
   117e8:	stp	x19, x20, [sp, #16]
   117ec:	stp	x21, x22, [sp, #32]
   117f0:	stp	x23, x24, [sp, #48]
   117f4:	str	x25, [sp, #64]
   117f8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   117fc:	add	x3, x3, #0x8
   11800:	mov	w2, #0x63                  	// #99
   11804:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11808:	add	x1, x1, #0xdd0
   1180c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11810:	add	x0, x0, #0x530
   11814:	bl	8090 <__assert_fail@plt>
   11818:	stp	x23, x24, [sp, #48]
   1181c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   11820:	add	x3, x3, #0x8
   11824:	mov	w2, #0x64                  	// #100
   11828:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1182c:	add	x1, x1, #0xdd0
   11830:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11834:	add	x0, x0, #0x4a8
   11838:	bl	8090 <__assert_fail@plt>
   1183c:	mov	x0, x21
   11840:	bl	7950 <scols_table_is_maxout@plt>
   11844:	cbz	w0, 116e0 <scols_get_library_version@@SMARTCOLS_2.25+0x918>
   11848:	ldrb	w0, [x21, #248]
   1184c:	tbz	w0, #2, 116e0 <scols_get_library_version@@SMARTCOLS_2.25+0x918>
   11850:	ldr	d0, [x21, #40]
   11854:	ucvtf	d0, d0
   11858:	ldr	d1, [x20, #56]
   1185c:	fmul	d0, d0, d1
   11860:	fcvtzu	x0, d0
   11864:	str	x0, [x20, #24]
   11868:	cbz	x0, 116e0 <scols_get_library_version@@SMARTCOLS_2.25+0x918>
   1186c:	add	x0, x20, #0xc8
   11870:	ldr	x1, [x20, #216]
   11874:	ldr	x1, [x1, #104]
   11878:	cmp	x1, x0
   1187c:	b.eq	116e0 <scols_get_library_version@@SMARTCOLS_2.25+0x918>  // b.none
   11880:	ldr	x19, [x20, #200]
   11884:	sub	x0, x19, #0xc8
   11888:	bl	8000 <scols_column_is_hidden@plt>
   1188c:	cbnz	w0, 118a0 <scols_get_library_version@@SMARTCOLS_2.25+0xad8>
   11890:	ldr	x0, [x20, #24]
   11894:	sub	x0, x0, #0x1
   11898:	str	x0, [x20, #24]
   1189c:	b	116e0 <scols_get_library_version@@SMARTCOLS_2.25+0x918>
   118a0:	ldr	x0, [x19, #16]
   118a4:	ldr	x0, [x0, #104]
   118a8:	cmp	x0, x19
   118ac:	b.eq	116e0 <scols_get_library_version@@SMARTCOLS_2.25+0x918>  // b.none
   118b0:	ldr	x19, [x19]
   118b4:	sub	x19, x19, #0xc8
   118b8:	mov	x0, x19
   118bc:	bl	8000 <scols_column_is_hidden@plt>
   118c0:	cbz	w0, 11890 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>
   118c4:	mov	x0, x19
   118c8:	bl	112ac <scols_get_library_version@@SMARTCOLS_2.25+0x4e4>
   118cc:	cbnz	w0, 116e0 <scols_get_library_version@@SMARTCOLS_2.25+0x918>
   118d0:	b	11890 <scols_get_library_version@@SMARTCOLS_2.25+0xac8>
   118d4:	stp	x23, x24, [sp, #48]
   118d8:	mov	w1, #0x0                   	// #0
   118dc:	add	x0, sp, #0x58
   118e0:	bl	7470 <scols_reset_iter@plt>
   118e4:	add	x24, sp, #0x50
   118e8:	add	x23, sp, #0x58
   118ec:	mov	x2, x24
   118f0:	mov	x1, x23
   118f4:	mov	x0, x21
   118f8:	bl	7df0 <scols_table_next_line@plt>
   118fc:	cbnz	w0, 11924 <scols_get_library_version@@SMARTCOLS_2.25+0xb5c>
   11900:	mov	x3, x22
   11904:	mov	x2, x20
   11908:	ldr	x1, [sp, #80]
   1190c:	mov	x0, x21
   11910:	bl	11308 <scols_get_library_version@@SMARTCOLS_2.25+0x540>
   11914:	mov	w19, w0
   11918:	cbz	w0, 118ec <scols_get_library_version@@SMARTCOLS_2.25+0xb24>
   1191c:	ldp	x23, x24, [sp, #48]
   11920:	b	119a0 <scols_get_library_version@@SMARTCOLS_2.25+0xbd8>
   11924:	ldp	x23, x24, [sp, #48]
   11928:	b	11750 <scols_get_library_version@@SMARTCOLS_2.25+0x988>
   1192c:	ldr	w0, [x20, #72]
   11930:	cbnz	w0, 117ac <scols_get_library_version@@SMARTCOLS_2.25+0x9e4>
   11934:	ldr	x1, [x20, #16]
   11938:	ldr	x0, [x20, #24]
   1193c:	cmp	x1, x0
   11940:	b.cc	11978 <scols_get_library_version@@SMARTCOLS_2.25+0xbb0>  // b.lo, b.ul, b.last
   11944:	ldr	d0, [x20, #56]
   11948:	fmov	d1, #1.000000000000000000e+00
   1194c:	fcmpe	d0, d1
   11950:	b.lt	1198c <scols_get_library_version@@SMARTCOLS_2.25+0xbc4>  // b.tstop
   11954:	fcvtzu	x0, d0
   11958:	ldr	x1, [x20, #16]
   1195c:	cmp	x1, x0
   11960:	b.cs	1198c <scols_get_library_version@@SMARTCOLS_2.25+0xbc4>  // b.hs, b.nlast
   11964:	ldr	x1, [x20, #24]
   11968:	cmp	x0, x1
   1196c:	b.ls	1198c <scols_get_library_version@@SMARTCOLS_2.25+0xbc4>  // b.plast
   11970:	str	x0, [x20, #16]
   11974:	b	1198c <scols_get_library_version@@SMARTCOLS_2.25+0xbc4>
   11978:	mov	x0, x20
   1197c:	bl	7390 <scols_column_is_strict_width@plt>
   11980:	cbnz	w0, 11944 <scols_get_library_version@@SMARTCOLS_2.25+0xb7c>
   11984:	ldr	x0, [x20, #24]
   11988:	str	x0, [x20, #16]
   1198c:	ldr	x0, [x20, #32]
   11990:	cmp	x0, #0x0
   11994:	mov	w19, #0x0                   	// #0
   11998:	ccmp	w25, #0x0, #0x4, eq  // eq = none
   1199c:	b.ne	119c8 <scols_get_library_version@@SMARTCOLS_2.25+0xc00>  // b.any
   119a0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   119a4:	ldr	x0, [x0, #4024]
   119a8:	ldr	w0, [x0]
   119ac:	tbnz	w0, #5, 119ec <scols_get_library_version@@SMARTCOLS_2.25+0xc24>
   119b0:	mov	w0, w19
   119b4:	ldp	x19, x20, [sp, #16]
   119b8:	ldp	x21, x22, [sp, #32]
   119bc:	ldr	x25, [sp, #64]
   119c0:	ldp	x29, x30, [sp], #112
   119c4:	ret
   119c8:	ldr	x0, [x20, #24]
   119cc:	cmp	x0, #0x1
   119d0:	b.ne	119a0 <scols_get_library_version@@SMARTCOLS_2.25+0xbd8>  // b.any
   119d4:	ldr	x0, [x20, #16]
   119d8:	cmp	x0, #0x1
   119dc:	b.hi	119a0 <scols_get_library_version@@SMARTCOLS_2.25+0xbd8>  // b.pmore
   119e0:	str	xzr, [x20, #24]
   119e4:	str	xzr, [x20, #16]
   119e8:	b	119a0 <scols_get_library_version@@SMARTCOLS_2.25+0xbd8>
   119ec:	mov	x1, x20
   119f0:	mov	x0, x21
   119f4:	bl	11524 <scols_get_library_version@@SMARTCOLS_2.25+0x75c>
   119f8:	b	119b0 <scols_get_library_version@@SMARTCOLS_2.25+0xbe8>
   119fc:	stp	x29, x30, [sp, #-176]!
   11a00:	mov	x29, sp
   11a04:	stp	x19, x20, [sp, #16]
   11a08:	stp	x21, x22, [sp, #32]
   11a0c:	stp	x23, x24, [sp, #48]
   11a10:	stp	x25, x26, [sp, #64]
   11a14:	stp	x27, x28, [sp, #80]
   11a18:	mov	x20, x0
   11a1c:	mov	x26, x1
   11a20:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11a24:	ldr	x0, [x0, #4024]
   11a28:	ldr	w0, [x0]
   11a2c:	tbnz	w0, #4, 11a98 <scols_get_library_version@@SMARTCOLS_2.25+0xcd0>
   11a30:	ldrb	w0, [x20, #248]
   11a34:	orr	w0, w0, #0x10
   11a38:	strb	w0, [x20, #248]
   11a3c:	ldr	x1, [x20, #80]
   11a40:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11a44:	add	x0, x0, #0x7e8
   11a48:	cmp	x1, #0x0
   11a4c:	csel	x0, x0, x1, eq  // eq = none
   11a50:	bl	16cb8 <scols_init_debug@@SMARTCOLS_2.25+0x26e4>
   11a54:	mov	x19, x0
   11a58:	str	x0, [sp, #96]
   11a5c:	add	x0, x20, #0x80
   11a60:	ldr	x1, [x20, #128]
   11a64:	cmp	x1, x0
   11a68:	cset	w27, ne  // ne = any
   11a6c:	mov	w1, #0x0                   	// #0
   11a70:	add	x0, sp, #0x90
   11a74:	bl	7470 <scols_reset_iter@plt>
   11a78:	mov	w25, #0x0                   	// #0
   11a7c:	mov	x22, #0x0                   	// #0
   11a80:	mov	x21, #0x0                   	// #0
   11a84:	add	x24, sp, #0xa8
   11a88:	add	x23, sp, #0x90
   11a8c:	mov	x28, #0x0                   	// #0
   11a90:	str	x19, [sp, #104]
   11a94:	b	11b84 <scols_get_library_version@@SMARTCOLS_2.25+0xdbc>
   11a98:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11a9c:	ldr	x0, [x0, #4016]
   11aa0:	ldr	x19, [x0]
   11aa4:	bl	76f0 <getpid@plt>
   11aa8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11aac:	add	x4, x4, #0x4b0
   11ab0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11ab4:	add	x3, x3, #0x3b8
   11ab8:	mov	w2, w0
   11abc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11ac0:	add	x1, x1, #0x3c8
   11ac4:	mov	x0, x19
   11ac8:	bl	81c0 <fprintf@plt>
   11acc:	ldr	x2, [x20, #40]
   11ad0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11ad4:	add	x1, x1, #0xdf0
   11ad8:	mov	x0, x20
   11adc:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   11ae0:	b	11a30 <scols_get_library_version@@SMARTCOLS_2.25+0xc68>
   11ae4:	ldr	x1, [sp, #168]
   11ae8:	ldrb	w0, [x1, #224]
   11aec:	orr	w0, w0, #0x2
   11af0:	strb	w0, [x1, #224]
   11af4:	mov	w27, #0x2                   	// #2
   11af8:	b	11bb8 <scols_get_library_version@@SMARTCOLS_2.25+0xdf0>
   11afc:	ldr	x0, [x19, #16]
   11b00:	ldr	x0, [x0, #104]
   11b04:	cmp	x0, x19
   11b08:	b.eq	126f4 <scols_get_library_version@@SMARTCOLS_2.25+0x192c>  // b.none
   11b0c:	ldr	x19, [x19]
   11b10:	sub	x0, x19, #0xc8
   11b14:	bl	8000 <scols_column_is_hidden@plt>
   11b18:	cbnz	w0, 11b2c <scols_get_library_version@@SMARTCOLS_2.25+0xd64>
   11b1c:	ldr	x0, [sp, #168]
   11b20:	ldr	x2, [x0, #16]
   11b24:	ldr	x1, [sp, #104]
   11b28:	b	11b64 <scols_get_library_version@@SMARTCOLS_2.25+0xd9c>
   11b2c:	ldr	x0, [x19, #16]
   11b30:	ldr	x0, [x0, #104]
   11b34:	cmp	x0, x19
   11b38:	b.eq	11c88 <scols_get_library_version@@SMARTCOLS_2.25+0xec0>  // b.none
   11b3c:	ldr	x19, [x19]
   11b40:	sub	x0, x19, #0xc8
   11b44:	bl	8000 <scols_column_is_hidden@plt>
   11b48:	mov	w1, w0
   11b4c:	cbnz	w0, 11c08 <scols_get_library_version@@SMARTCOLS_2.25+0xe40>
   11b50:	ldr	x0, [sp, #168]
   11b54:	ldr	x2, [x0, #16]
   11b58:	cmp	w1, #0x0
   11b5c:	ldr	x1, [sp, #96]
   11b60:	csel	x1, x1, x28, eq  // eq = none
   11b64:	add	x2, x1, x2
   11b68:	add	x21, x21, x2
   11b6c:	ldr	x2, [x0, #24]
   11b70:	add	x1, x1, x2
   11b74:	add	x22, x22, x1
   11b78:	ldrb	w0, [x0, #224]
   11b7c:	and	w0, w0, #0x1
   11b80:	add	w25, w25, w0
   11b84:	mov	x2, x24
   11b88:	mov	x1, x23
   11b8c:	mov	x0, x20
   11b90:	bl	7f40 <scols_table_next_column@plt>
   11b94:	cbnz	w0, 11c90 <scols_get_library_version@@SMARTCOLS_2.25+0xec8>
   11b98:	ldr	x0, [sp, #168]
   11b9c:	bl	8000 <scols_column_is_hidden@plt>
   11ba0:	cbnz	w0, 11b84 <scols_get_library_version@@SMARTCOLS_2.25+0xdbc>
   11ba4:	ldr	x0, [sp, #168]
   11ba8:	bl	7e20 <scols_column_is_tree@plt>
   11bac:	cmp	w0, #0x0
   11bb0:	ccmp	w27, #0x1, #0x0, ne  // ne = any
   11bb4:	b.eq	11ae4 <scols_get_library_version@@SMARTCOLS_2.25+0xd1c>  // b.none
   11bb8:	mov	x2, x26
   11bbc:	ldr	x1, [sp, #168]
   11bc0:	mov	x0, x20
   11bc4:	bl	11698 <scols_get_library_version@@SMARTCOLS_2.25+0x8d0>
   11bc8:	mov	w19, w0
   11bcc:	cbnz	w0, 11d04 <scols_get_library_version@@SMARTCOLS_2.25+0xf3c>
   11bd0:	ldr	x0, [sp, #168]
   11bd4:	add	x1, x0, #0xc8
   11bd8:	ldr	x2, [x0, #216]
   11bdc:	ldr	x2, [x2, #104]
   11be0:	cmp	x2, x1
   11be4:	b.eq	126d8 <scols_get_library_version@@SMARTCOLS_2.25+0x1910>  // b.none
   11be8:	ldr	x19, [x0, #200]
   11bec:	sub	x0, x19, #0xc8
   11bf0:	bl	8000 <scols_column_is_hidden@plt>
   11bf4:	cbnz	w0, 11afc <scols_get_library_version@@SMARTCOLS_2.25+0xd34>
   11bf8:	ldr	x0, [sp, #168]
   11bfc:	ldr	x2, [x0, #16]
   11c00:	ldr	x1, [sp, #104]
   11c04:	b	11b64 <scols_get_library_version@@SMARTCOLS_2.25+0xd9c>
   11c08:	ldr	x0, [x19, #16]
   11c0c:	ldr	x0, [x0, #104]
   11c10:	cmp	x0, x19
   11c14:	b.eq	11c80 <scols_get_library_version@@SMARTCOLS_2.25+0xeb8>  // b.none
   11c18:	ldr	x19, [x19]
   11c1c:	sub	x0, x19, #0xc8
   11c20:	bl	8000 <scols_column_is_hidden@plt>
   11c24:	cbnz	w0, 11c34 <scols_get_library_version@@SMARTCOLS_2.25+0xe6c>
   11c28:	cmp	w0, #0x0
   11c2c:	cset	w1, ne  // ne = any
   11c30:	b	11b50 <scols_get_library_version@@SMARTCOLS_2.25+0xd88>
   11c34:	ldr	x0, [x19, #16]
   11c38:	ldr	x0, [x0, #104]
   11c3c:	cmp	x0, x19
   11c40:	b.eq	11c78 <scols_get_library_version@@SMARTCOLS_2.25+0xeb0>  // b.none
   11c44:	ldr	x19, [x19]
   11c48:	sub	x19, x19, #0xc8
   11c4c:	mov	x0, x19
   11c50:	bl	8000 <scols_column_is_hidden@plt>
   11c54:	cbnz	w0, 11c64 <scols_get_library_version@@SMARTCOLS_2.25+0xe9c>
   11c58:	cmp	w0, #0x0
   11c5c:	cset	w0, ne  // ne = any
   11c60:	b	11c28 <scols_get_library_version@@SMARTCOLS_2.25+0xe60>
   11c64:	mov	x0, x19
   11c68:	bl	112ac <scols_get_library_version@@SMARTCOLS_2.25+0x4e4>
   11c6c:	cmp	w0, #0x0
   11c70:	cset	w0, ne  // ne = any
   11c74:	b	11c58 <scols_get_library_version@@SMARTCOLS_2.25+0xe90>
   11c78:	mov	w0, #0x1                   	// #1
   11c7c:	b	11c58 <scols_get_library_version@@SMARTCOLS_2.25+0xe90>
   11c80:	mov	w0, #0x1                   	// #1
   11c84:	b	11c28 <scols_get_library_version@@SMARTCOLS_2.25+0xe60>
   11c88:	mov	w1, #0x1                   	// #1
   11c8c:	b	11b50 <scols_get_library_version@@SMARTCOLS_2.25+0xd88>
   11c90:	ldrb	w0, [x20, #248]
   11c94:	tbz	w0, #2, 11cf0 <scols_get_library_version@@SMARTCOLS_2.25+0xf28>
   11c98:	ldr	x0, [x20, #40]
   11c9c:	cmp	x0, x22
   11ca0:	b.cc	11d8c <scols_get_library_version@@SMARTCOLS_2.25+0xfc4>  // b.lo, b.ul, b.last
   11ca4:	ldr	x0, [x20, #40]
   11ca8:	cmp	w25, #0x0
   11cac:	ccmp	x0, x21, #0x2, ne  // ne = any
   11cb0:	b.cc	11ec4 <scols_get_library_version@@SMARTCOLS_2.25+0x10fc>  // b.lo, b.ul, b.last
   11cb4:	ldr	x0, [x20, #40]
   11cb8:	cmp	x0, x21
   11cbc:	b.ls	12578 <scols_get_library_version@@SMARTCOLS_2.25+0x17b0>  // b.plast
   11cc0:	cbz	w25, 12064 <scols_get_library_version@@SMARTCOLS_2.25+0x129c>
   11cc4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11cc8:	ldr	x0, [x0, #4024]
   11ccc:	ldr	w0, [x0]
   11cd0:	tbnz	w0, #4, 11f98 <scols_get_library_version@@SMARTCOLS_2.25+0x11d0>
   11cd4:	mov	w1, #0x0                   	// #0
   11cd8:	add	x0, sp, #0x90
   11cdc:	bl	7470 <scols_reset_iter@plt>
   11ce0:	mov	x25, x21
   11ce4:	add	x21, sp, #0xa8
   11ce8:	add	x19, sp, #0x90
   11cec:	b	12000 <scols_get_library_version@@SMARTCOLS_2.25+0x1238>
   11cf0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11cf4:	ldr	x0, [x0, #4024]
   11cf8:	ldr	w0, [x0]
   11cfc:	and	w19, w0, #0x10
   11d00:	tbnz	w0, #4, 11d40 <scols_get_library_version@@SMARTCOLS_2.25+0xf78>
   11d04:	ldrb	w0, [x20, #248]
   11d08:	and	w0, w0, #0xffffffef
   11d0c:	strb	w0, [x20, #248]
   11d10:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11d14:	ldr	x0, [x0, #4024]
   11d18:	ldr	w0, [x0]
   11d1c:	tbnz	w0, #4, 12644 <scols_get_library_version@@SMARTCOLS_2.25+0x187c>
   11d20:	mov	w0, w19
   11d24:	ldp	x19, x20, [sp, #16]
   11d28:	ldp	x21, x22, [sp, #32]
   11d2c:	ldp	x23, x24, [sp, #48]
   11d30:	ldp	x25, x26, [sp, #64]
   11d34:	ldp	x27, x28, [sp, #80]
   11d38:	ldp	x29, x30, [sp], #176
   11d3c:	ret
   11d40:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11d44:	ldr	x0, [x0, #4016]
   11d48:	ldr	x19, [x0]
   11d4c:	bl	76f0 <getpid@plt>
   11d50:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11d54:	add	x4, x4, #0x4b0
   11d58:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11d5c:	add	x3, x3, #0x3b8
   11d60:	mov	w2, w0
   11d64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11d68:	add	x1, x1, #0x3c8
   11d6c:	mov	x0, x19
   11d70:	bl	81c0 <fprintf@plt>
   11d74:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11d78:	add	x1, x1, #0xe18
   11d7c:	mov	x0, x20
   11d80:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   11d84:	mov	w19, #0x0                   	// #0
   11d88:	b	11d04 <scols_get_library_version@@SMARTCOLS_2.25+0xf3c>
   11d8c:	mov	x0, x20
   11d90:	bl	7950 <scols_table_is_maxout@plt>
   11d94:	cbz	w0, 11ca4 <scols_get_library_version@@SMARTCOLS_2.25+0xedc>
   11d98:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11d9c:	ldr	x0, [x0, #4024]
   11da0:	ldr	w0, [x0]
   11da4:	tbnz	w0, #4, 11dc0 <scols_get_library_version@@SMARTCOLS_2.25+0xff8>
   11da8:	mov	w1, #0x0                   	// #0
   11dac:	add	x0, sp, #0x90
   11db0:	bl	7470 <scols_reset_iter@plt>
   11db4:	add	x23, sp, #0xa8
   11db8:	add	x19, sp, #0x90
   11dbc:	b	11e24 <scols_get_library_version@@SMARTCOLS_2.25+0x105c>
   11dc0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11dc4:	ldr	x0, [x0, #4016]
   11dc8:	ldr	x19, [x0]
   11dcc:	bl	76f0 <getpid@plt>
   11dd0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11dd4:	add	x4, x4, #0x4b0
   11dd8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11ddc:	add	x3, x3, #0x3b8
   11de0:	mov	w2, w0
   11de4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11de8:	add	x1, x1, #0x3c8
   11dec:	mov	x0, x19
   11df0:	bl	81c0 <fprintf@plt>
   11df4:	ldr	x3, [x20, #40]
   11df8:	mov	x2, x22
   11dfc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11e00:	add	x1, x1, #0xe30
   11e04:	mov	x0, x20
   11e08:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   11e0c:	b	11da8 <scols_get_library_version@@SMARTCOLS_2.25+0xfe0>
   11e10:	sub	x22, x22, #0x1
   11e14:	ldr	x1, [sp, #168]
   11e18:	ldr	x0, [x1, #24]
   11e1c:	sub	x0, x0, #0x1
   11e20:	str	x0, [x1, #24]
   11e24:	ldr	x0, [x20, #40]
   11e28:	cmp	x0, x22
   11e2c:	b.cs	11e54 <scols_get_library_version@@SMARTCOLS_2.25+0x108c>  // b.hs, b.nlast
   11e30:	mov	x2, x23
   11e34:	mov	x1, x19
   11e38:	mov	x0, x20
   11e3c:	bl	7f40 <scols_table_next_column@plt>
   11e40:	cbnz	w0, 11e54 <scols_get_library_version@@SMARTCOLS_2.25+0x108c>
   11e44:	ldr	x0, [sp, #168]
   11e48:	bl	8000 <scols_column_is_hidden@plt>
   11e4c:	cbz	w0, 11e10 <scols_get_library_version@@SMARTCOLS_2.25+0x1048>
   11e50:	b	11e24 <scols_get_library_version@@SMARTCOLS_2.25+0x105c>
   11e54:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11e58:	ldr	x0, [x0, #4024]
   11e5c:	ldr	w0, [x0]
   11e60:	tbnz	w0, #4, 11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x10b0>
   11e64:	ldr	x0, [x20, #40]
   11e68:	cmp	w25, #0x0
   11e6c:	ccmp	x21, x0, #0x0, ne  // ne = any
   11e70:	b.ls	11cb4 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>  // b.plast
   11e74:	b	11ed4 <scols_get_library_version@@SMARTCOLS_2.25+0x110c>
   11e78:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11e7c:	ldr	x0, [x0, #4016]
   11e80:	ldr	x19, [x0]
   11e84:	bl	76f0 <getpid@plt>
   11e88:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11e8c:	add	x4, x4, #0x4b0
   11e90:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11e94:	add	x3, x3, #0x3b8
   11e98:	mov	w2, w0
   11e9c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11ea0:	add	x1, x1, #0x3c8
   11ea4:	mov	x0, x19
   11ea8:	bl	81c0 <fprintf@plt>
   11eac:	mov	x2, x22
   11eb0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11eb4:	add	x1, x1, #0xe68
   11eb8:	mov	x0, x20
   11ebc:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   11ec0:	b	11ca4 <scols_get_library_version@@SMARTCOLS_2.25+0xedc>
   11ec4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11ec8:	ldr	x0, [x0, #4024]
   11ecc:	ldr	w0, [x0]
   11ed0:	tbnz	w0, #4, 11eec <scols_get_library_version@@SMARTCOLS_2.25+0x1124>
   11ed4:	mov	w1, #0x0                   	// #0
   11ed8:	add	x0, sp, #0x90
   11edc:	bl	7470 <scols_reset_iter@plt>
   11ee0:	add	x23, sp, #0xa8
   11ee4:	add	x22, sp, #0x90
   11ee8:	b	11f38 <scols_get_library_version@@SMARTCOLS_2.25+0x1170>
   11eec:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11ef0:	ldr	x0, [x0, #4016]
   11ef4:	ldr	x19, [x0]
   11ef8:	bl	76f0 <getpid@plt>
   11efc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11f00:	add	x4, x4, #0x4b0
   11f04:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11f08:	add	x3, x3, #0x3b8
   11f0c:	mov	w2, w0
   11f10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11f14:	add	x1, x1, #0x3c8
   11f18:	mov	x0, x19
   11f1c:	bl	81c0 <fprintf@plt>
   11f20:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11f24:	add	x1, x1, #0xe88
   11f28:	mov	x0, x20
   11f2c:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   11f30:	b	11ed4 <scols_get_library_version@@SMARTCOLS_2.25+0x110c>
   11f34:	sub	w25, w25, #0x1
   11f38:	mov	x2, x23
   11f3c:	mov	x1, x22
   11f40:	mov	x0, x20
   11f44:	bl	7f40 <scols_table_next_column@plt>
   11f48:	cbnz	w0, 11cb4 <scols_get_library_version@@SMARTCOLS_2.25+0xeec>
   11f4c:	ldr	x0, [sp, #168]
   11f50:	ldrb	w1, [x0, #224]
   11f54:	tbz	w1, #0, 11f38 <scols_get_library_version@@SMARTCOLS_2.25+0x1170>
   11f58:	bl	8000 <scols_column_is_hidden@plt>
   11f5c:	cbnz	w0, 11f38 <scols_get_library_version@@SMARTCOLS_2.25+0x1170>
   11f60:	ldr	x1, [sp, #168]
   11f64:	ldr	x24, [x1, #16]
   11f68:	mov	x2, x26
   11f6c:	mov	x0, x20
   11f70:	bl	11698 <scols_get_library_version@@SMARTCOLS_2.25+0x8d0>
   11f74:	mov	w19, w0
   11f78:	cbnz	w0, 11d04 <scols_get_library_version@@SMARTCOLS_2.25+0xf3c>
   11f7c:	ldr	x0, [sp, #168]
   11f80:	ldr	x0, [x0, #16]
   11f84:	cmp	x0, x24
   11f88:	b.cs	11f34 <scols_get_library_version@@SMARTCOLS_2.25+0x116c>  // b.hs, b.nlast
   11f8c:	sub	x0, x0, x24
   11f90:	add	x21, x21, x0
   11f94:	b	11f38 <scols_get_library_version@@SMARTCOLS_2.25+0x1170>
   11f98:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   11f9c:	ldr	x0, [x0, #4016]
   11fa0:	ldr	x19, [x0]
   11fa4:	bl	76f0 <getpid@plt>
   11fa8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11fac:	add	x4, x4, #0x4b0
   11fb0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11fb4:	add	x3, x3, #0x3b8
   11fb8:	mov	w2, w0
   11fbc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11fc0:	add	x1, x1, #0x3c8
   11fc4:	mov	x0, x19
   11fc8:	bl	81c0 <fprintf@plt>
   11fcc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   11fd0:	add	x1, x1, #0xea8
   11fd4:	mov	x0, x20
   11fd8:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   11fdc:	b	11cd4 <scols_get_library_version@@SMARTCOLS_2.25+0xf0c>
   11fe0:	ldr	x2, [sp, #168]
   11fe4:	ldr	x1, [x2, #16]
   11fe8:	add	x1, x1, x0
   11fec:	str	x1, [x2, #16]
   11ff0:	add	x25, x25, x0
   11ff4:	ldr	x0, [x20, #40]
   11ff8:	cmp	x0, x25
   11ffc:	b.eq	1257c <scols_get_library_version@@SMARTCOLS_2.25+0x17b4>  // b.none
   12000:	mov	x2, x21
   12004:	mov	x1, x19
   12008:	mov	x0, x20
   1200c:	bl	7f40 <scols_table_next_column@plt>
   12010:	cbnz	w0, 12054 <scols_get_library_version@@SMARTCOLS_2.25+0x128c>
   12014:	ldr	x0, [sp, #168]
   12018:	ldrb	w1, [x0, #224]
   1201c:	tbz	w1, #0, 12000 <scols_get_library_version@@SMARTCOLS_2.25+0x1238>
   12020:	bl	8000 <scols_column_is_hidden@plt>
   12024:	cbnz	w0, 12000 <scols_get_library_version@@SMARTCOLS_2.25+0x1238>
   12028:	ldr	x0, [x20, #40]
   1202c:	subs	x0, x0, x25
   12030:	b.eq	11fe0 <scols_get_library_version@@SMARTCOLS_2.25+0x1218>  // b.none
   12034:	ldr	x2, [sp, #168]
   12038:	ldr	x1, [x2, #16]
   1203c:	ldr	x2, [x2, #32]
   12040:	add	x3, x1, x0
   12044:	sub	x1, x2, x1
   12048:	cmp	x3, x2
   1204c:	csel	x0, x1, x0, hi  // hi = pmore
   12050:	b	11fe0 <scols_get_library_version@@SMARTCOLS_2.25+0x1218>
   12054:	ldr	x0, [x20, #40]
   12058:	cmp	x25, x0
   1205c:	b.cs	1257c <scols_get_library_version@@SMARTCOLS_2.25+0x17b4>  // b.hs, b.nlast
   12060:	mov	x21, x25
   12064:	mov	x0, x20
   12068:	bl	7950 <scols_table_is_maxout@plt>
   1206c:	cbz	w0, 12140 <scols_get_library_version@@SMARTCOLS_2.25+0x1378>
   12070:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12074:	ldr	x0, [x0, #4024]
   12078:	ldr	w0, [x0]
   1207c:	tbnz	w0, #4, 12090 <scols_get_library_version@@SMARTCOLS_2.25+0x12c8>
   12080:	mov	x25, x21
   12084:	add	x19, sp, #0x90
   12088:	add	x21, sp, #0xa8
   1208c:	b	12130 <scols_get_library_version@@SMARTCOLS_2.25+0x1368>
   12090:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12094:	ldr	x0, [x0, #4016]
   12098:	ldr	x19, [x0]
   1209c:	bl	76f0 <getpid@plt>
   120a0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   120a4:	add	x4, x4, #0x4b0
   120a8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   120ac:	add	x3, x3, #0x3b8
   120b0:	mov	w2, w0
   120b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   120b8:	add	x1, x1, #0x3c8
   120bc:	mov	x0, x19
   120c0:	bl	81c0 <fprintf@plt>
   120c4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   120c8:	add	x1, x1, #0xed0
   120cc:	mov	x0, x20
   120d0:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   120d4:	b	12080 <scols_get_library_version@@SMARTCOLS_2.25+0x12b8>
   120d8:	ldr	x0, [x20, #40]
   120dc:	cmp	x0, x25
   120e0:	b.ls	1257c <scols_get_library_version@@SMARTCOLS_2.25+0x17b4>  // b.plast
   120e4:	mov	w1, #0x0                   	// #0
   120e8:	mov	x0, x19
   120ec:	bl	7470 <scols_reset_iter@plt>
   120f0:	mov	x2, x21
   120f4:	mov	x1, x19
   120f8:	mov	x0, x20
   120fc:	bl	7f40 <scols_table_next_column@plt>
   12100:	cbnz	w0, 120d8 <scols_get_library_version@@SMARTCOLS_2.25+0x1310>
   12104:	ldr	x0, [sp, #168]
   12108:	bl	8000 <scols_column_is_hidden@plt>
   1210c:	cbnz	w0, 120f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1328>
   12110:	ldr	x1, [sp, #168]
   12114:	ldr	x0, [x1, #16]
   12118:	add	x0, x0, #0x1
   1211c:	str	x0, [x1, #16]
   12120:	add	x25, x25, #0x1
   12124:	ldr	x0, [x20, #40]
   12128:	cmp	x0, x25
   1212c:	b.ne	120f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1328>  // b.any
   12130:	ldr	x0, [x20, #40]
   12134:	cmp	x25, x0
   12138:	b.cc	120e4 <scols_get_library_version@@SMARTCOLS_2.25+0x131c>  // b.lo, b.ul, b.last
   1213c:	b	1257c <scols_get_library_version@@SMARTCOLS_2.25+0x17b4>
   12140:	ldr	x0, [x20, #40]
   12144:	cmp	x0, x21
   12148:	b.ls	125a0 <scols_get_library_version@@SMARTCOLS_2.25+0x17d8>  // b.plast
   1214c:	ldr	x19, [x20, #104]
   12150:	sub	x22, x19, #0xc8
   12154:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12158:	ldr	x0, [x0, #4024]
   1215c:	ldr	w0, [x0]
   12160:	tbnz	w0, #4, 121bc <scols_get_library_version@@SMARTCOLS_2.25+0x13f4>
   12164:	mov	x0, x22
   12168:	bl	7bf0 <scols_column_is_right@plt>
   1216c:	cbnz	w0, 125a8 <scols_get_library_version@@SMARTCOLS_2.25+0x17e0>
   12170:	ldr	x0, [x20, #40]
   12174:	cmp	x0, x21
   12178:	b.eq	12190 <scols_get_library_version@@SMARTCOLS_2.25+0x13c8>  // b.none
   1217c:	ldur	x1, [x19, #-184]
   12180:	add	x0, x0, x1
   12184:	sub	x21, x0, x21
   12188:	stur	x21, [x19, #-184]
   1218c:	ldr	x21, [x20, #40]
   12190:	ldr	x0, [x20, #40]
   12194:	ldrb	w1, [x20, #249]
   12198:	tst	x1, #0x40
   1219c:	ccmp	x0, x21, #0x2, ne  // ne = any
   121a0:	b.cs	1263c <scols_get_library_version@@SMARTCOLS_2.25+0x1874>  // b.hs, b.nlast
   121a4:	mov	w1, #0x1                   	// #1
   121a8:	add	x0, sp, #0x90
   121ac:	bl	7470 <scols_reset_iter@plt>
   121b0:	add	x23, sp, #0xa8
   121b4:	add	x22, sp, #0x90
   121b8:	b	125d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1808>
   121bc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   121c0:	ldr	x0, [x0, #4016]
   121c4:	ldr	x23, [x0]
   121c8:	bl	76f0 <getpid@plt>
   121cc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   121d0:	add	x4, x4, #0x4b0
   121d4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   121d8:	add	x3, x3, #0x3b8
   121dc:	mov	w2, w0
   121e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   121e4:	add	x1, x1, #0x3c8
   121e8:	mov	x0, x23
   121ec:	bl	81c0 <fprintf@plt>
   121f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   121f4:	add	x1, x1, #0xef0
   121f8:	mov	x0, x20
   121fc:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   12200:	b	12164 <scols_get_library_version@@SMARTCOLS_2.25+0x139c>
   12204:	ldr	x0, [x27, #4016]
   12208:	ldr	x19, [x0]
   1220c:	bl	76f0 <getpid@plt>
   12210:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12214:	add	x4, x4, #0x4b0
   12218:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1221c:	add	x3, x3, #0x3b8
   12220:	mov	w2, w0
   12224:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12228:	add	x1, x1, #0x3c8
   1222c:	mov	x0, x19
   12230:	bl	81c0 <fprintf@plt>
   12234:	ldr	x4, [x20, #40]
   12238:	mov	x3, x25
   1223c:	mov	w2, w26
   12240:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12244:	add	x1, x1, #0xf10
   12248:	mov	x0, x20
   1224c:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   12250:	b	12560 <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12254:	ldr	x0, [x27, #4016]
   12258:	ldr	x19, [x0]
   1225c:	bl	76f0 <getpid@plt>
   12260:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12264:	add	x4, x4, #0x4b0
   12268:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1226c:	add	x3, x3, #0x3b8
   12270:	mov	w2, w0
   12274:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12278:	add	x1, x1, #0x3c8
   1227c:	mov	x0, x19
   12280:	bl	81c0 <fprintf@plt>
   12284:	ldr	x0, [sp, #168]
   12288:	ldr	x4, [x0, #48]
   1228c:	ldr	x3, [x0, #16]
   12290:	ldr	x2, [x0, #168]
   12294:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12298:	add	x1, x1, #0xf48
   1229c:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   122a0:	b	122d4 <scols_get_library_version@@SMARTCOLS_2.25+0x150c>
   122a4:	ldr	x0, [sp, #168]
   122a8:	ldr	x1, [x0, #16]
   122ac:	cmp	x1, #0x0
   122b0:	ccmp	x21, #0x0, #0x4, ne  // ne = any
   122b4:	b.ne	12320 <scols_get_library_version@@SMARTCOLS_2.25+0x1558>  // b.any
   122b8:	mov	x2, x23
   122bc:	mov	x1, x22
   122c0:	mov	x0, x20
   122c4:	bl	7f40 <scols_table_next_column@plt>
   122c8:	cbnz	w0, 12538 <scols_get_library_version@@SMARTCOLS_2.25+0x1770>
   122cc:	ldr	w0, [x24]
   122d0:	tbnz	w0, #4, 12254 <scols_get_library_version@@SMARTCOLS_2.25+0x148c>
   122d4:	ldr	x0, [sp, #168]
   122d8:	bl	8000 <scols_column_is_hidden@plt>
   122dc:	mov	w19, w0
   122e0:	cbnz	w0, 122b8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f0>
   122e4:	ldr	x0, [x20, #40]
   122e8:	cmp	x0, x21
   122ec:	b.cs	126e4 <scols_get_library_version@@SMARTCOLS_2.25+0x191c>  // b.hs, b.nlast
   122f0:	ldr	x0, [sp, #168]
   122f4:	ldr	x2, [x0, #16]
   122f8:	ldr	x1, [x0, #24]
   122fc:	cmp	x2, x1
   12300:	b.eq	122b8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f0>  // b.none
   12304:	bl	7e20 <scols_column_is_tree@plt>
   12308:	cbz	w0, 122a4 <scols_get_library_version@@SMARTCOLS_2.25+0x14dc>
   1230c:	ldr	x0, [sp, #168]
   12310:	ldr	x0, [x0, #48]
   12314:	cmp	x0, x21
   12318:	b.cc	122a4 <scols_get_library_version@@SMARTCOLS_2.25+0x14dc>  // b.lo, b.ul, b.last
   1231c:	b	122b8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f0>
   12320:	bl	7fb0 <scols_column_is_trunc@plt>
   12324:	cbz	w0, 1235c <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   12328:	cmp	w26, #0x2
   1232c:	b.eq	1248c <scols_get_library_version@@SMARTCOLS_2.25+0x16c4>  // b.none
   12330:	cmp	w26, #0x3
   12334:	b.eq	12404 <scols_get_library_version@@SMARTCOLS_2.25+0x163c>  // b.none
   12338:	cmp	w26, #0x1
   1233c:	b.eq	12390 <scols_get_library_version@@SMARTCOLS_2.25+0x15c8>  // b.none
   12340:	ldr	x0, [sp, #168]
   12344:	ldr	x1, [x0, #16]
   12348:	cbnz	x1, 122b8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f0>
   1234c:	ldr	w1, [x0, #80]
   12350:	orr	w1, w1, #0x20
   12354:	str	w1, [x0, #80]
   12358:	b	122b8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f0>
   1235c:	ldr	x0, [sp, #168]
   12360:	bl	7930 <scols_column_is_wrap@plt>
   12364:	cbnz	w0, 1237c <scols_get_library_version@@SMARTCOLS_2.25+0x15b4>
   12368:	cmp	w26, #0x2
   1236c:	b.eq	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.none
   12370:	cmp	w26, #0x3
   12374:	b.ne	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.any
   12378:	b	12404 <scols_get_library_version@@SMARTCOLS_2.25+0x163c>
   1237c:	ldr	x0, [sp, #168]
   12380:	bl	7890 <scols_column_is_customwrap@plt>
   12384:	cmp	w26, #0x1
   12388:	b.ne	123ec <scols_get_library_version@@SMARTCOLS_2.25+0x1624>  // b.any
   1238c:	cbnz	w0, 12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>
   12390:	ldr	x0, [sp, #168]
   12394:	ldr	d0, [x0, #56]
   12398:	fcmpe	d0, #0.0
   1239c:	b.ls	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.plast
   123a0:	fmov	d1, #1.000000000000000000e+00
   123a4:	fcmpe	d0, d1
   123a8:	b.ge	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.tcont
   123ac:	ldr	d1, [x20, #40]
   123b0:	ucvtf	d1, d1
   123b4:	fmul	d0, d1, d0
   123b8:	fcvtzu	x1, d0
   123bc:	ldr	x0, [x0, #16]
   123c0:	cmp	x0, x1
   123c4:	b.cc	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.lo, b.ul, b.last
   123c8:	ldr	x0, [x28, #4024]
   123cc:	ldr	w0, [x0]
   123d0:	tbnz	w0, #4, 12444 <scols_get_library_version@@SMARTCOLS_2.25+0x167c>
   123d4:	ldr	x1, [sp, #168]
   123d8:	ldr	x0, [x1, #16]
   123dc:	sub	x0, x0, #0x1
   123e0:	str	x0, [x1, #16]
   123e4:	sub	x21, x21, #0x1
   123e8:	b	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>
   123ec:	cmp	w26, #0x0
   123f0:	b.le	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>
   123f4:	cmp	w26, #0x2
   123f8:	b.eq	12488 <scols_get_library_version@@SMARTCOLS_2.25+0x16c0>  // b.none
   123fc:	cmp	w26, #0x3
   12400:	b.ne	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.any
   12404:	ldr	x0, [sp, #168]
   12408:	ldr	d0, [x0, #56]
   1240c:	fcmpe	d0, #0.0
   12410:	b.ls	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.plast
   12414:	fmov	d1, #1.000000000000000000e+00
   12418:	fcmpe	d0, d1
   1241c:	b.ge	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.tcont
   12420:	ldr	x0, [x28, #4024]
   12424:	ldr	w0, [x0]
   12428:	tbnz	w0, #4, 124f4 <scols_get_library_version@@SMARTCOLS_2.25+0x172c>
   1242c:	ldr	x1, [sp, #168]
   12430:	ldr	x0, [x1, #16]
   12434:	sub	x0, x0, #0x1
   12438:	str	x0, [x1, #16]
   1243c:	sub	x21, x21, #0x1
   12440:	b	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>
   12444:	ldr	x0, [x27, #4016]
   12448:	ldr	x19, [x0]
   1244c:	bl	76f0 <getpid@plt>
   12450:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12454:	add	x4, x4, #0x4b0
   12458:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1245c:	add	x3, x3, #0x3b8
   12460:	mov	w2, w0
   12464:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12468:	add	x1, x1, #0x3c8
   1246c:	mov	x0, x19
   12470:	bl	81c0 <fprintf@plt>
   12474:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12478:	add	x1, x1, #0xf70
   1247c:	mov	x0, x20
   12480:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   12484:	b	123d4 <scols_get_library_version@@SMARTCOLS_2.25+0x160c>
   12488:	cbnz	w0, 12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>
   1248c:	ldr	x0, [x28, #4024]
   12490:	ldr	w0, [x0]
   12494:	tbnz	w0, #4, 124b0 <scols_get_library_version@@SMARTCOLS_2.25+0x16e8>
   12498:	ldr	x1, [sp, #168]
   1249c:	ldr	x0, [x1, #16]
   124a0:	sub	x0, x0, #0x1
   124a4:	str	x0, [x1, #16]
   124a8:	sub	x21, x21, #0x1
   124ac:	b	12340 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>
   124b0:	ldr	x0, [x27, #4016]
   124b4:	ldr	x19, [x0]
   124b8:	bl	76f0 <getpid@plt>
   124bc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   124c0:	add	x4, x4, #0x4b0
   124c4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   124c8:	add	x3, x3, #0x3b8
   124cc:	mov	w2, w0
   124d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   124d4:	add	x1, x1, #0x3c8
   124d8:	mov	x0, x19
   124dc:	bl	81c0 <fprintf@plt>
   124e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   124e4:	add	x1, x1, #0xf98
   124e8:	mov	x0, x20
   124ec:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   124f0:	b	12498 <scols_get_library_version@@SMARTCOLS_2.25+0x16d0>
   124f4:	ldr	x0, [x27, #4016]
   124f8:	ldr	x19, [x0]
   124fc:	bl	76f0 <getpid@plt>
   12500:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12504:	add	x4, x4, #0x4b0
   12508:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1250c:	add	x3, x3, #0x3b8
   12510:	mov	w2, w0
   12514:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12518:	add	x1, x1, #0x3c8
   1251c:	mov	x0, x19
   12520:	bl	81c0 <fprintf@plt>
   12524:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12528:	add	x1, x1, #0xfb8
   1252c:	mov	x0, x20
   12530:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   12534:	b	1242c <scols_get_library_version@@SMARTCOLS_2.25+0x1664>
   12538:	cmp	x21, x25
   1253c:	b.eq	126ec <scols_get_library_version@@SMARTCOLS_2.25+0x1924>  // b.none
   12540:	ldr	x0, [x20, #40]
   12544:	cmp	x0, x21
   12548:	ccmp	w26, #0x3, #0x0, cc  // cc = lo, ul, last
   1254c:	b.gt	12194 <scols_get_library_version@@SMARTCOLS_2.25+0x13cc>
   12550:	mov	x25, x21
   12554:	ldr	x0, [x28, #4024]
   12558:	ldr	w0, [x0]
   1255c:	tbnz	w0, #4, 12204 <scols_get_library_version@@SMARTCOLS_2.25+0x143c>
   12560:	mov	w1, #0x0                   	// #0
   12564:	mov	x0, x22
   12568:	bl	7470 <scols_reset_iter@plt>
   1256c:	mov	x21, x25
   12570:	add	x23, sp, #0xa8
   12574:	b	122b8 <scols_get_library_version@@SMARTCOLS_2.25+0x14f0>
   12578:	mov	x25, x21
   1257c:	ldr	x0, [x20, #40]
   12580:	mov	w26, #0x1                   	// #1
   12584:	cmp	x25, x0
   12588:	b.ls	125b0 <scols_get_library_version@@SMARTCOLS_2.25+0x17e8>  // b.plast
   1258c:	adrp	x28, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12590:	adrp	x27, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12594:	add	x22, sp, #0x90
   12598:	ldr	x24, [x28, #4024]
   1259c:	b	12554 <scols_get_library_version@@SMARTCOLS_2.25+0x178c>
   125a0:	mov	x25, x21
   125a4:	b	1257c <scols_get_library_version@@SMARTCOLS_2.25+0x17b4>
   125a8:	mov	x25, x21
   125ac:	b	1257c <scols_get_library_version@@SMARTCOLS_2.25+0x17b4>
   125b0:	mov	x21, x25
   125b4:	b	12194 <scols_get_library_version@@SMARTCOLS_2.25+0x13cc>
   125b8:	ldr	w2, [x1, #80]
   125bc:	orr	w2, w2, #0x20
   125c0:	str	w2, [x1, #80]
   125c4:	ldr	x1, [sp, #96]
   125c8:	add	x0, x0, x1
   125cc:	sub	x21, x21, x0
   125d0:	mov	x2, x23
   125d4:	mov	x1, x22
   125d8:	mov	x0, x20
   125dc:	bl	7f40 <scols_table_next_column@plt>
   125e0:	cbnz	w0, 12634 <scols_get_library_version@@SMARTCOLS_2.25+0x186c>
   125e4:	ldr	x0, [sp, #168]
   125e8:	bl	8000 <scols_column_is_hidden@plt>
   125ec:	mov	w19, w0
   125f0:	cbnz	w0, 125d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1808>
   125f4:	ldr	x2, [x20, #40]
   125f8:	cmp	x21, x2
   125fc:	b.ls	11d04 <scols_get_library_version@@SMARTCOLS_2.25+0xf3c>  // b.plast
   12600:	ldr	x1, [sp, #168]
   12604:	ldr	x0, [x1, #16]
   12608:	sub	x3, x21, x0
   1260c:	cmp	x2, x3
   12610:	b.ls	125b8 <scols_get_library_version@@SMARTCOLS_2.25+0x17f0>  // b.plast
   12614:	ldr	w3, [x1, #80]
   12618:	orr	w3, w3, #0x1
   1261c:	str	w3, [x1, #80]
   12620:	add	x0, x2, x0
   12624:	sub	x21, x0, x21
   12628:	str	x21, [x1, #16]
   1262c:	mov	x21, x2
   12630:	b	125d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1808>
   12634:	mov	w19, #0x0                   	// #0
   12638:	b	11d04 <scols_get_library_version@@SMARTCOLS_2.25+0xf3c>
   1263c:	mov	w19, #0x0                   	// #0
   12640:	b	11d04 <scols_get_library_version@@SMARTCOLS_2.25+0xf3c>
   12644:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12648:	ldr	x0, [x0, #4016]
   1264c:	ldr	x22, [x0]
   12650:	bl	76f0 <getpid@plt>
   12654:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12658:	add	x4, x4, #0x4b0
   1265c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12660:	add	x3, x3, #0x3b8
   12664:	mov	w2, w0
   12668:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1266c:	add	x1, x1, #0x3c8
   12670:	mov	x0, x22
   12674:	bl	81c0 <fprintf@plt>
   12678:	mov	w3, w19
   1267c:	mov	x2, x21
   12680:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12684:	add	x1, x1, #0xfe0
   12688:	mov	x0, x20
   1268c:	bl	11444 <scols_get_library_version@@SMARTCOLS_2.25+0x67c>
   12690:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12694:	ldr	x0, [x0, #4024]
   12698:	ldr	w0, [x0]
   1269c:	tbz	w0, #4, 11d20 <scols_get_library_version@@SMARTCOLS_2.25+0xf58>
   126a0:	mov	w1, #0x0                   	// #0
   126a4:	add	x0, sp, #0x78
   126a8:	bl	7470 <scols_reset_iter@plt>
   126ac:	add	x22, sp, #0x70
   126b0:	add	x21, sp, #0x78
   126b4:	mov	x2, x22
   126b8:	mov	x1, x21
   126bc:	mov	x0, x20
   126c0:	bl	7f40 <scols_table_next_column@plt>
   126c4:	cbnz	w0, 11d20 <scols_get_library_version@@SMARTCOLS_2.25+0xf58>
   126c8:	ldr	x1, [sp, #112]
   126cc:	mov	x0, x20
   126d0:	bl	11524 <scols_get_library_version@@SMARTCOLS_2.25+0x75c>
   126d4:	b	126b4 <scols_get_library_version@@SMARTCOLS_2.25+0x18ec>
   126d8:	ldr	x2, [x0, #16]
   126dc:	mov	x1, x28
   126e0:	b	11b64 <scols_get_library_version@@SMARTCOLS_2.25+0xd9c>
   126e4:	cmp	x21, x25
   126e8:	b.ne	11d04 <scols_get_library_version@@SMARTCOLS_2.25+0xf3c>  // b.any
   126ec:	add	w26, w26, #0x1
   126f0:	b	12540 <scols_get_library_version@@SMARTCOLS_2.25+0x1778>
   126f4:	ldr	x0, [sp, #168]
   126f8:	ldr	x2, [x0, #16]
   126fc:	mov	x1, x28
   12700:	b	11b64 <scols_get_library_version@@SMARTCOLS_2.25+0xd9c>
   12704:	stp	x29, x30, [sp, #-272]!
   12708:	mov	x29, sp
   1270c:	stp	x19, x20, [sp, #16]
   12710:	mov	x20, x1
   12714:	str	x2, [sp, #224]
   12718:	str	x3, [sp, #232]
   1271c:	str	x4, [sp, #240]
   12720:	str	x5, [sp, #248]
   12724:	str	x6, [sp, #256]
   12728:	str	x7, [sp, #264]
   1272c:	str	q0, [sp, #96]
   12730:	str	q1, [sp, #112]
   12734:	str	q2, [sp, #128]
   12738:	str	q3, [sp, #144]
   1273c:	str	q4, [sp, #160]
   12740:	str	q5, [sp, #176]
   12744:	str	q6, [sp, #192]
   12748:	str	q7, [sp, #208]
   1274c:	cbz	x0, 12760 <scols_get_library_version@@SMARTCOLS_2.25+0x1998>
   12750:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12754:	ldr	x1, [x1, #4024]
   12758:	ldr	w1, [x1]
   1275c:	tbz	w1, #24, 127c4 <scols_get_library_version@@SMARTCOLS_2.25+0x19fc>
   12760:	add	x0, sp, #0x110
   12764:	str	x0, [sp, #64]
   12768:	str	x0, [sp, #72]
   1276c:	add	x0, sp, #0xe0
   12770:	str	x0, [sp, #80]
   12774:	mov	w0, #0xffffffd0            	// #-48
   12778:	str	w0, [sp, #88]
   1277c:	mov	w0, #0xffffff80            	// #-128
   12780:	str	w0, [sp, #92]
   12784:	ldp	x0, x1, [sp, #64]
   12788:	stp	x0, x1, [sp, #32]
   1278c:	ldp	x0, x1, [sp, #80]
   12790:	stp	x0, x1, [sp, #48]
   12794:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12798:	ldr	x19, [x19, #4016]
   1279c:	add	x2, sp, #0x20
   127a0:	mov	x1, x20
   127a4:	ldr	x0, [x19]
   127a8:	bl	8070 <vfprintf@plt>
   127ac:	ldr	x1, [x19]
   127b0:	mov	w0, #0xa                   	// #10
   127b4:	bl	75a0 <fputc@plt>
   127b8:	ldp	x19, x20, [sp, #16]
   127bc:	ldp	x29, x30, [sp], #272
   127c0:	ret
   127c4:	mov	x2, x0
   127c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   127cc:	add	x1, x1, #0x3a8
   127d0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   127d4:	ldr	x0, [x0, #4016]
   127d8:	ldr	x0, [x0]
   127dc:	bl	81c0 <fprintf@plt>
   127e0:	b	12760 <scols_get_library_version@@SMARTCOLS_2.25+0x1998>
   127e4:	stp	x29, x30, [sp, #-80]!
   127e8:	mov	x29, sp
   127ec:	stp	x19, x20, [sp, #16]
   127f0:	str	x21, [sp, #32]
   127f4:	mov	x19, x0
   127f8:	ldr	x0, [x0, #128]
   127fc:	cbz	x0, 12834 <scols_get_library_version@@SMARTCOLS_2.25+0x1a6c>
   12800:	add	x1, x19, #0x60
   12804:	str	x1, [x19, #96]
   12808:	str	x1, [x19, #104]
   1280c:	ldr	x2, [x0, #24]
   12810:	str	x1, [x0, #24]
   12814:	add	x0, x0, #0x10
   12818:	str	x0, [x19, #96]
   1281c:	str	x2, [x19, #104]
   12820:	str	x1, [x2]
   12824:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12828:	ldr	x0, [x0, #4024]
   1282c:	ldr	w0, [x0]
   12830:	tbnz	w0, #7, 1284c <scols_get_library_version@@SMARTCOLS_2.25+0x1a84>
   12834:	mov	w1, #0x0                   	// #0
   12838:	add	x0, sp, #0x38
   1283c:	bl	7470 <scols_reset_iter@plt>
   12840:	add	x21, sp, #0x30
   12844:	add	x20, sp, #0x38
   12848:	b	128d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b08>
   1284c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12850:	ldr	x0, [x0, #4016]
   12854:	ldr	x20, [x0]
   12858:	bl	76f0 <getpid@plt>
   1285c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12860:	add	x4, x4, #0x20
   12864:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12868:	add	x3, x3, #0x3b8
   1286c:	mov	w2, w0
   12870:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12874:	add	x1, x1, #0x3c8
   12878:	mov	x0, x20
   1287c:	bl	81c0 <fprintf@plt>
   12880:	ldr	x0, [x19, #128]
   12884:	ldr	x3, [x0, #8]
   12888:	add	x2, x0, #0x10
   1288c:	ldr	x1, [x0, #16]
   12890:	cmp	x2, x1
   12894:	b.eq	128c0 <scols_get_library_version@@SMARTCOLS_2.25+0x1af8>  // b.none
   12898:	mov	x4, #0x0                   	// #0
   1289c:	add	x4, x4, #0x1
   128a0:	ldr	x1, [x1]
   128a4:	cmp	x2, x1
   128a8:	b.ne	1289c <scols_get_library_version@@SMARTCOLS_2.25+0x1ad4>  // b.any
   128ac:	mov	x2, x19
   128b0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   128b4:	add	x1, x1, #0x28
   128b8:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   128bc:	b	12834 <scols_get_library_version@@SMARTCOLS_2.25+0x1a6c>
   128c0:	mov	x4, #0x0                   	// #0
   128c4:	b	128ac <scols_get_library_version@@SMARTCOLS_2.25+0x1ae4>
   128c8:	ldr	x0, [sp, #48]
   128cc:	bl	127e4 <scols_get_library_version@@SMARTCOLS_2.25+0x1a1c>
   128d0:	mov	x2, x21
   128d4:	mov	x1, x20
   128d8:	mov	x0, x19
   128dc:	bl	8210 <scols_line_next_child@plt>
   128e0:	cbz	w0, 128c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1b00>
   128e4:	ldr	x0, [x19, #128]
   128e8:	cbz	x0, 1292c <scols_get_library_version@@SMARTCOLS_2.25+0x1b64>
   128ec:	add	x1, x19, #0x60
   128f0:	ldr	x2, [x0, #24]
   128f4:	cmp	x2, x1
   128f8:	b.ne	1292c <scols_get_library_version@@SMARTCOLS_2.25+0x1b64>  // b.any
   128fc:	ldr	x3, [x0, #8]
   12900:	add	x2, x0, #0x10
   12904:	ldr	x0, [x0, #16]
   12908:	cmp	x2, x0
   1290c:	b.eq	1293c <scols_get_library_version@@SMARTCOLS_2.25+0x1b74>  // b.none
   12910:	mov	x1, #0x0                   	// #0
   12914:	add	x1, x1, #0x1
   12918:	ldr	x0, [x0]
   1291c:	cmp	x2, x0
   12920:	b.ne	12914 <scols_get_library_version@@SMARTCOLS_2.25+0x1b4c>  // b.any
   12924:	cmp	x3, x1
   12928:	b.eq	12944 <scols_get_library_version@@SMARTCOLS_2.25+0x1b7c>  // b.none
   1292c:	ldp	x19, x20, [sp, #16]
   12930:	ldr	x21, [sp, #32]
   12934:	ldp	x29, x30, [sp], #80
   12938:	ret
   1293c:	mov	x1, #0x0                   	// #0
   12940:	b	12924 <scols_get_library_version@@SMARTCOLS_2.25+0x1b5c>
   12944:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12948:	ldr	x0, [x0, #4024]
   1294c:	ldr	w0, [x0]
   12950:	tbnz	w0, #7, 1296c <scols_get_library_version@@SMARTCOLS_2.25+0x1ba4>
   12954:	mov	w1, #0x0                   	// #0
   12958:	add	x0, sp, #0x38
   1295c:	bl	7470 <scols_reset_iter@plt>
   12960:	add	x21, sp, #0x30
   12964:	add	x20, sp, #0x38
   12968:	b	129bc <scols_get_library_version@@SMARTCOLS_2.25+0x1bf4>
   1296c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12970:	ldr	x0, [x0, #4016]
   12974:	ldr	x20, [x0]
   12978:	bl	76f0 <getpid@plt>
   1297c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12980:	add	x4, x4, #0x20
   12984:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12988:	add	x3, x3, #0x3b8
   1298c:	mov	w2, w0
   12990:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12994:	add	x1, x1, #0x3c8
   12998:	mov	x0, x20
   1299c:	bl	81c0 <fprintf@plt>
   129a0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   129a4:	add	x1, x1, #0x48
   129a8:	ldr	x0, [x19, #128]
   129ac:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   129b0:	b	12954 <scols_get_library_version@@SMARTCOLS_2.25+0x1b8c>
   129b4:	ldr	x0, [sp, #48]
   129b8:	bl	127e4 <scols_get_library_version@@SMARTCOLS_2.25+0x1a1c>
   129bc:	mov	x2, x21
   129c0:	mov	x1, x20
   129c4:	mov	x0, x19
   129c8:	bl	9d2c <scols_line_next_child@@SMARTCOLS_2.25+0x8c>
   129cc:	cbz	w0, 129b4 <scols_get_library_version@@SMARTCOLS_2.25+0x1bec>
   129d0:	b	1292c <scols_get_library_version@@SMARTCOLS_2.25+0x1b64>
   129d4:	stp	x29, x30, [sp, #-16]!
   129d8:	mov	x29, sp
   129dc:	tbnz	w0, #31, 129fc <scols_get_library_version@@SMARTCOLS_2.25+0x1c34>
   129e0:	cmp	w0, #0x7
   129e4:	b.hi	12a1c <scols_get_library_version@@SMARTCOLS_2.25+0x1c54>  // b.pmore
   129e8:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   129ec:	add	x1, x1, #0x5a0
   129f0:	ldr	x0, [x1, w0, sxtw #3]
   129f4:	ldp	x29, x30, [sp], #16
   129f8:	ret
   129fc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12a00:	add	x3, x3, #0x428
   12a04:	mov	w2, #0x9c                  	// #156
   12a08:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12a0c:	add	x1, x1, #0x58
   12a10:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12a14:	add	x0, x0, #0x78
   12a18:	bl	8090 <__assert_fail@plt>
   12a1c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12a20:	add	x3, x3, #0x428
   12a24:	mov	w2, #0x9d                  	// #157
   12a28:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12a2c:	add	x1, x1, #0x58
   12a30:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12a34:	add	x0, x0, #0x88
   12a38:	bl	8090 <__assert_fail@plt>
   12a3c:	stp	x29, x30, [sp, #-64]!
   12a40:	mov	x29, sp
   12a44:	stp	x19, x20, [sp, #16]
   12a48:	stp	x21, x22, [sp, #32]
   12a4c:	stp	x23, x24, [sp, #48]
   12a50:	mov	x20, x0
   12a54:	mov	x21, x1
   12a58:	mov	x19, x2
   12a5c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12a60:	ldr	x0, [x0, #4024]
   12a64:	ldr	w0, [x0]
   12a68:	tbnz	w0, #3, 12ab0 <scols_get_library_version@@SMARTCOLS_2.25+0x1ce8>
   12a6c:	ldr	w1, [x19, #64]
   12a70:	cbnz	w1, 12b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1d6c>
   12a74:	ldr	x0, [x21, #128]
   12a78:	cmp	x0, #0x0
   12a7c:	ccmp	x19, x0, #0x0, ne  // ne = any
   12a80:	b.eq	12b00 <scols_get_library_version@@SMARTCOLS_2.25+0x1d38>  // b.none
   12a84:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12a88:	ldr	x0, [x0, #4024]
   12a8c:	ldr	w0, [x0]
   12a90:	mov	w23, #0x0                   	// #0
   12a94:	tbnz	w0, #3, 12bcc <scols_get_library_version@@SMARTCOLS_2.25+0x1e04>
   12a98:	ldr	w0, [x19, #64]
   12a9c:	cmp	w0, #0x3
   12aa0:	b.eq	1303c <scols_get_library_version@@SMARTCOLS_2.25+0x2274>  // b.none
   12aa4:	cbz	w0, 12fe0 <scols_get_library_version@@SMARTCOLS_2.25+0x2218>
   12aa8:	mov	w23, #0x0                   	// #0
   12aac:	b	13044 <scols_get_library_version@@SMARTCOLS_2.25+0x227c>
   12ab0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12ab4:	ldr	x0, [x0, #4016]
   12ab8:	ldr	x22, [x0]
   12abc:	bl	76f0 <getpid@plt>
   12ac0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12ac4:	add	x4, x4, #0x418
   12ac8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12acc:	add	x3, x3, #0x3b8
   12ad0:	mov	w2, w0
   12ad4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12ad8:	add	x1, x1, #0x3c8
   12adc:	mov	x0, x22
   12ae0:	bl	81c0 <fprintf@plt>
   12ae4:	ldr	x3, [x20, #152]
   12ae8:	mov	x2, x19
   12aec:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12af0:	add	x1, x1, #0xb0
   12af4:	mov	x0, x21
   12af8:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   12afc:	b	12a6c <scols_get_library_version@@SMARTCOLS_2.25+0x1ca4>
   12b00:	add	x1, x21, #0x60
   12b04:	ldr	x2, [x0, #16]
   12b08:	cmp	x2, x1
   12b0c:	b.ne	12a84 <scols_get_library_version@@SMARTCOLS_2.25+0x1cbc>  // b.any
   12b10:	add	x1, x21, #0x60
   12b14:	ldr	x2, [x0, #16]
   12b18:	cmp	x2, x1
   12b1c:	b.eq	13098 <scols_get_library_version@@SMARTCOLS_2.25+0x22d0>  // b.none
   12b20:	ldr	x2, [x0, #24]
   12b24:	cmp	x2, x1
   12b28:	b.ne	12b80 <scols_get_library_version@@SMARTCOLS_2.25+0x1db8>  // b.any
   12b2c:	mov	w23, #0x3                   	// #3
   12b30:	b	13070 <scols_get_library_version@@SMARTCOLS_2.25+0x22a8>
   12b34:	ldr	x0, [x21, #128]
   12b38:	cmp	x19, x0
   12b3c:	b.eq	12b74 <scols_get_library_version@@SMARTCOLS_2.25+0x1dac>  // b.none
   12b40:	ldr	x2, [x21, #120]
   12b44:	cmp	x19, x2
   12b48:	b.eq	12b80 <scols_get_library_version@@SMARTCOLS_2.25+0x1db8>  // b.none
   12b4c:	sub	w0, w1, #0x1
   12b50:	cmp	w0, #0x1
   12b54:	ccmp	w1, #0x6, #0x4, hi  // hi = pmore
   12b58:	b.eq	1306c <scols_get_library_version@@SMARTCOLS_2.25+0x22a4>  // b.none
   12b5c:	sub	w0, w1, #0x3
   12b60:	cmp	w0, #0x1
   12b64:	ccmp	w1, #0x7, #0x4, hi  // hi = pmore
   12b68:	b.ne	12a84 <scols_get_library_version@@SMARTCOLS_2.25+0x1cbc>  // b.any
   12b6c:	mov	w23, #0x7                   	// #7
   12b70:	b	13070 <scols_get_library_version@@SMARTCOLS_2.25+0x22a8>
   12b74:	cmp	x0, #0x0
   12b78:	ccmp	x19, x0, #0x0, ne  // ne = any
   12b7c:	b.eq	12b10 <scols_get_library_version@@SMARTCOLS_2.25+0x1d48>  // b.none
   12b80:	cmp	x0, #0x0
   12b84:	ccmp	x19, x0, #0x0, ne  // ne = any
   12b88:	b.eq	13090 <scols_get_library_version@@SMARTCOLS_2.25+0x22c8>  // b.none
   12b8c:	ldr	x0, [x21, #120]
   12b90:	cmp	x0, #0x0
   12b94:	ccmp	x19, x0, #0x0, ne  // ne = any
   12b98:	b.eq	12bb0 <scols_get_library_version@@SMARTCOLS_2.25+0x1de8>  // b.none
   12b9c:	cmp	x0, #0x0
   12ba0:	ccmp	x19, x0, #0x0, ne  // ne = any
   12ba4:	b.ne	12a84 <scols_get_library_version@@SMARTCOLS_2.25+0x1cbc>  // b.any
   12ba8:	mov	w23, #0x4                   	// #4
   12bac:	b	13070 <scols_get_library_version@@SMARTCOLS_2.25+0x22a8>
   12bb0:	add	x1, x21, #0x50
   12bb4:	ldr	x2, [x0, #40]
   12bb8:	cmp	x2, x1
   12bbc:	b.ne	12b9c <scols_get_library_version@@SMARTCOLS_2.25+0x1dd4>  // b.any
   12bc0:	mov	w23, #0x5                   	// #5
   12bc4:	b	13070 <scols_get_library_version@@SMARTCOLS_2.25+0x22a8>
   12bc8:	mov	w23, #0x1                   	// #1
   12bcc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12bd0:	ldr	x0, [x0, #4016]
   12bd4:	ldr	x22, [x0]
   12bd8:	bl	76f0 <getpid@plt>
   12bdc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12be0:	add	x4, x4, #0x418
   12be4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12be8:	add	x3, x3, #0x3b8
   12bec:	mov	w2, w0
   12bf0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12bf4:	add	x1, x1, #0x3c8
   12bf8:	mov	x0, x22
   12bfc:	bl	81c0 <fprintf@plt>
   12c00:	ldr	w1, [x19, #64]
   12c04:	tbnz	w1, #31, 12cbc <scols_get_library_version@@SMARTCOLS_2.25+0x1ef4>
   12c08:	cmp	w1, #0x7
   12c0c:	b.hi	12cdc <scols_get_library_version@@SMARTCOLS_2.25+0x1f14>  // b.pmore
   12c10:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12c14:	add	x0, x0, #0x5a0
   12c18:	ldr	x3, [x0, w23, sxtw #3]
   12c1c:	ldr	x2, [x0, w1, sxtw #3]
   12c20:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12c24:	add	x1, x1, #0xe0
   12c28:	mov	x0, x21
   12c2c:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   12c30:	cmp	w23, #0x1
   12c34:	b.ne	12d60 <scols_get_library_version@@SMARTCOLS_2.25+0x1f98>  // b.any
   12c38:	ldr	w0, [x19, #64]
   12c3c:	cbnz	w0, 12cfc <scols_get_library_version@@SMARTCOLS_2.25+0x1f34>
   12c40:	ldr	w0, [x19, #64]
   12c44:	mov	w23, #0x1                   	// #1
   12c48:	cmp	w0, #0x3
   12c4c:	b.ne	13044 <scols_get_library_version@@SMARTCOLS_2.25+0x227c>  // b.any
   12c50:	and	w0, w23, #0xfffffffd
   12c54:	cmp	w0, #0x5
   12c58:	b.eq	13040 <scols_get_library_version@@SMARTCOLS_2.25+0x2278>  // b.none
   12c5c:	tst	w23, #0xfffffffb
   12c60:	b.eq	13040 <scols_get_library_version@@SMARTCOLS_2.25+0x2278>  // b.none
   12c64:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12c68:	ldr	x0, [x0, #4024]
   12c6c:	ldr	w0, [x0]
   12c70:	tbz	w0, #3, 12cb8 <scols_get_library_version@@SMARTCOLS_2.25+0x1ef0>
   12c74:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12c78:	ldr	x0, [x0, #4016]
   12c7c:	ldr	x19, [x0]
   12c80:	bl	76f0 <getpid@plt>
   12c84:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12c88:	add	x4, x4, #0x418
   12c8c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12c90:	add	x3, x3, #0x3b8
   12c94:	mov	w2, w0
   12c98:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12c9c:	add	x1, x1, #0x3c8
   12ca0:	mov	x0, x19
   12ca4:	bl	81c0 <fprintf@plt>
   12ca8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12cac:	add	x1, x1, #0x138
   12cb0:	mov	x0, x21
   12cb4:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   12cb8:	bl	7ac0 <abort@plt>
   12cbc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12cc0:	add	x3, x3, #0x428
   12cc4:	mov	w2, #0x9c                  	// #156
   12cc8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12ccc:	add	x1, x1, #0x58
   12cd0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12cd4:	add	x0, x0, #0x78
   12cd8:	bl	8090 <__assert_fail@plt>
   12cdc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12ce0:	add	x3, x3, #0x428
   12ce4:	mov	w2, #0x9d                  	// #157
   12ce8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12cec:	add	x1, x1, #0x58
   12cf0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12cf4:	add	x0, x0, #0x88
   12cf8:	bl	8090 <__assert_fail@plt>
   12cfc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12d00:	ldr	x0, [x0, #4024]
   12d04:	ldr	w0, [x0]
   12d08:	tbz	w0, #3, 12d5c <scols_get_library_version@@SMARTCOLS_2.25+0x1f94>
   12d0c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12d10:	ldr	x0, [x0, #4016]
   12d14:	ldr	x20, [x0]
   12d18:	bl	76f0 <getpid@plt>
   12d1c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12d20:	add	x4, x4, #0x418
   12d24:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12d28:	add	x3, x3, #0x3b8
   12d2c:	mov	w2, w0
   12d30:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12d34:	add	x1, x1, #0x3c8
   12d38:	mov	x0, x20
   12d3c:	bl	81c0 <fprintf@plt>
   12d40:	ldr	w0, [x19, #64]
   12d44:	bl	129d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1c0c>
   12d48:	mov	x2, x0
   12d4c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12d50:	add	x1, x1, #0xf8
   12d54:	mov	x0, x21
   12d58:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   12d5c:	bl	7ac0 <abort@plt>
   12d60:	cbz	w23, 12a98 <scols_get_library_version@@SMARTCOLS_2.25+0x1cd0>
   12d64:	ldr	w0, [x19, #64]
   12d68:	cmp	w0, #0x5
   12d6c:	b.ne	12c48 <scols_get_library_version@@SMARTCOLS_2.25+0x1e80>  // b.any
   12d70:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12d74:	ldr	x0, [x0, #4024]
   12d78:	ldr	w0, [x0]
   12d7c:	tbz	w0, #3, 12dd0 <scols_get_library_version@@SMARTCOLS_2.25+0x2008>
   12d80:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12d84:	ldr	x0, [x0, #4016]
   12d88:	ldr	x20, [x0]
   12d8c:	bl	76f0 <getpid@plt>
   12d90:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12d94:	add	x4, x4, #0x418
   12d98:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12d9c:	add	x3, x3, #0x3b8
   12da0:	mov	w2, w0
   12da4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12da8:	add	x1, x1, #0x3c8
   12dac:	mov	x0, x20
   12db0:	bl	81c0 <fprintf@plt>
   12db4:	ldr	w0, [x19, #64]
   12db8:	bl	129d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1c0c>
   12dbc:	mov	x2, x0
   12dc0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12dc4:	add	x1, x1, #0x118
   12dc8:	mov	x0, x21
   12dcc:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   12dd0:	bl	7ac0 <abort@plt>
   12dd4:	ldr	x3, [x20, #152]
   12dd8:	mov	x0, #0x0                   	// #0
   12ddc:	cbz	x3, 12e00 <scols_get_library_version@@SMARTCOLS_2.25+0x2038>
   12de0:	mov	x22, x2
   12de4:	ldr	x1, [x2]
   12de8:	cmp	x19, x1
   12dec:	b.eq	12fb4 <scols_get_library_version@@SMARTCOLS_2.25+0x21ec>  // b.none
   12df0:	add	x0, x0, #0x1
   12df4:	add	x2, x2, #0x8
   12df8:	cmp	x0, x3
   12dfc:	b.ne	12de0 <scols_get_library_version@@SMARTCOLS_2.25+0x2018>  // b.any
   12e00:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12e04:	ldr	x0, [x0, #4024]
   12e08:	ldr	w1, [x0]
   12e0c:	mov	w0, #0xfffffff4            	// #-12
   12e10:	tbz	w1, #3, 12fe0 <scols_get_library_version@@SMARTCOLS_2.25+0x2218>
   12e14:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12e18:	ldr	x0, [x0, #4016]
   12e1c:	ldr	x19, [x0]
   12e20:	bl	76f0 <getpid@plt>
   12e24:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12e28:	add	x4, x4, #0x418
   12e2c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12e30:	add	x3, x3, #0x3b8
   12e34:	mov	w2, w0
   12e38:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12e3c:	add	x1, x1, #0x3c8
   12e40:	mov	x0, x19
   12e44:	bl	81c0 <fprintf@plt>
   12e48:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12e4c:	add	x1, x1, #0x1b8
   12e50:	mov	x0, x21
   12e54:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   12e58:	mov	w0, #0xfffffff4            	// #-12
   12e5c:	b	12fe0 <scols_get_library_version@@SMARTCOLS_2.25+0x2218>
   12e60:	add	x1, x1, #0x1
   12e64:	cmp	x1, #0x3
   12e68:	b.eq	12fb0 <scols_get_library_version@@SMARTCOLS_2.25+0x21e8>  // b.none
   12e6c:	sub	x2, x2, #0x8
   12e70:	cbz	x0, 12f00 <scols_get_library_version@@SMARTCOLS_2.25+0x2138>
   12e74:	sub	x0, x0, #0x1
   12e78:	mov	x22, x2
   12e7c:	ldr	x3, [x2]
   12e80:	cbz	x3, 12e60 <scols_get_library_version@@SMARTCOLS_2.25+0x2098>
   12e84:	mov	x1, #0x0                   	// #0
   12e88:	b	12e6c <scols_get_library_version@@SMARTCOLS_2.25+0x20a4>
   12e8c:	mov	w22, #0x0                   	// #0
   12e90:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12e94:	ldr	x0, [x0, #4024]
   12e98:	ldr	w0, [x0]
   12e9c:	tbnz	w0, #4, 12f08 <scols_get_library_version@@SMARTCOLS_2.25+0x2140>
   12ea0:	ldr	x1, [x20, #152]
   12ea4:	add	x1, x1, #0x3
   12ea8:	lsl	x1, x1, #3
   12eac:	ldr	x0, [x20, #144]
   12eb0:	bl	79c0 <realloc@plt>
   12eb4:	cbz	x0, 12e00 <scols_get_library_version@@SMARTCOLS_2.25+0x2038>
   12eb8:	str	x0, [x20, #144]
   12ebc:	cbz	w22, 12fa4 <scols_get_library_version@@SMARTCOLS_2.25+0x21dc>
   12ec0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12ec4:	ldr	x0, [x0, #4024]
   12ec8:	ldr	w0, [x0]
   12ecc:	tbnz	w0, #4, 12f5c <scols_get_library_version@@SMARTCOLS_2.25+0x2194>
   12ed0:	ldr	x1, [x20, #144]
   12ed4:	ldr	x2, [x20, #152]
   12ed8:	lsl	x2, x2, #3
   12edc:	add	x0, x1, #0x18
   12ee0:	bl	72e0 <memmove@plt>
   12ee4:	ldr	x22, [x20, #144]
   12ee8:	stp	xzr, xzr, [x22]
   12eec:	str	xzr, [x22, #16]
   12ef0:	ldr	x0, [x20, #152]
   12ef4:	add	x0, x0, #0x3
   12ef8:	str	x0, [x20, #152]
   12efc:	b	12fb4 <scols_get_library_version@@SMARTCOLS_2.25+0x21ec>
   12f00:	mov	w22, #0x1                   	// #1
   12f04:	b	12e90 <scols_get_library_version@@SMARTCOLS_2.25+0x20c8>
   12f08:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12f0c:	ldr	x0, [x0, #4016]
   12f10:	ldr	x24, [x0]
   12f14:	bl	76f0 <getpid@plt>
   12f18:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12f1c:	add	x4, x4, #0x4b0
   12f20:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12f24:	add	x3, x3, #0x3b8
   12f28:	mov	w2, w0
   12f2c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12f30:	add	x1, x1, #0x3c8
   12f34:	mov	x0, x24
   12f38:	bl	81c0 <fprintf@plt>
   12f3c:	ldr	x2, [x20, #152]
   12f40:	mov	w4, #0x1                   	// #1
   12f44:	add	x3, x2, #0x3
   12f48:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12f4c:	add	x1, x1, #0x158
   12f50:	mov	x0, x20
   12f54:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   12f58:	b	12ea0 <scols_get_library_version@@SMARTCOLS_2.25+0x20d8>
   12f5c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12f60:	ldr	x0, [x0, #4016]
   12f64:	ldr	x21, [x0]
   12f68:	bl	76f0 <getpid@plt>
   12f6c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12f70:	add	x4, x4, #0x4b0
   12f74:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12f78:	add	x3, x3, #0x3b8
   12f7c:	mov	w2, w0
   12f80:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   12f84:	add	x1, x1, #0x3c8
   12f88:	mov	x0, x21
   12f8c:	bl	81c0 <fprintf@plt>
   12f90:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   12f94:	add	x1, x1, #0x198
   12f98:	mov	x0, x20
   12f9c:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   12fa0:	b	12ed0 <scols_get_library_version@@SMARTCOLS_2.25+0x2108>
   12fa4:	ldr	x22, [x20, #152]
   12fa8:	add	x22, x0, x22, lsl #3
   12fac:	b	12ee8 <scols_get_library_version@@SMARTCOLS_2.25+0x2120>
   12fb0:	cbz	x2, 12e00 <scols_get_library_version@@SMARTCOLS_2.25+0x2038>
   12fb4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12fb8:	ldr	x0, [x0, #4024]
   12fbc:	ldr	w0, [x0]
   12fc0:	tbnz	w0, #7, 12ff4 <scols_get_library_version@@SMARTCOLS_2.25+0x222c>
   12fc4:	cmp	w23, #0x0
   12fc8:	csel	x0, x19, xzr, ne  // ne = any
   12fcc:	str	x0, [x22]
   12fd0:	str	x0, [x22, #8]
   12fd4:	str	x0, [x22, #16]
   12fd8:	str	w23, [x19, #64]
   12fdc:	mov	w0, #0x0                   	// #0
   12fe0:	ldp	x19, x20, [sp, #16]
   12fe4:	ldp	x21, x22, [sp, #32]
   12fe8:	ldp	x23, x24, [sp, #48]
   12fec:	ldp	x29, x30, [sp], #64
   12ff0:	ret
   12ff4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   12ff8:	ldr	x0, [x0, #4016]
   12ffc:	ldr	x20, [x0]
   13000:	bl	76f0 <getpid@plt>
   13004:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13008:	add	x4, x4, #0x20
   1300c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13010:	add	x3, x3, #0x3b8
   13014:	mov	w2, w0
   13018:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1301c:	add	x1, x1, #0x3c8
   13020:	mov	x0, x20
   13024:	bl	81c0 <fprintf@plt>
   13028:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1302c:	add	x1, x1, #0x1e8
   13030:	mov	x0, x19
   13034:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13038:	b	12fc4 <scols_get_library_version@@SMARTCOLS_2.25+0x21fc>
   1303c:	mov	w23, #0x0                   	// #0
   13040:	mov	w0, #0x3                   	// #3
   13044:	ldr	x2, [x20, #144]
   13048:	cmp	w0, #0x0
   1304c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   13050:	b.ne	12dd4 <scols_get_library_version@@SMARTCOLS_2.25+0x200c>  // b.any
   13054:	ldr	x0, [x20, #152]
   13058:	cbz	x0, 12e8c <scols_get_library_version@@SMARTCOLS_2.25+0x20c4>
   1305c:	sub	x0, x0, #0x1
   13060:	add	x2, x2, x0, lsl #3
   13064:	mov	x1, #0x0                   	// #0
   13068:	b	12e78 <scols_get_library_version@@SMARTCOLS_2.25+0x20b0>
   1306c:	mov	w23, #0x6                   	// #6
   13070:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13074:	ldr	x0, [x0, #4024]
   13078:	ldr	w0, [x0]
   1307c:	tbnz	w0, #3, 12bcc <scols_get_library_version@@SMARTCOLS_2.25+0x1e04>
   13080:	ldr	w0, [x19, #64]
   13084:	cmp	w0, #0x5
   13088:	b.ne	12c48 <scols_get_library_version@@SMARTCOLS_2.25+0x1e80>  // b.any
   1308c:	b	12dd0 <scols_get_library_version@@SMARTCOLS_2.25+0x2008>
   13090:	mov	w23, #0x2                   	// #2
   13094:	b	13070 <scols_get_library_version@@SMARTCOLS_2.25+0x22a8>
   13098:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1309c:	ldr	x0, [x0, #4024]
   130a0:	ldr	w0, [x0]
   130a4:	tbnz	w0, #3, 12bc8 <scols_get_library_version@@SMARTCOLS_2.25+0x1e00>
   130a8:	ldr	w0, [x19, #64]
   130ac:	cbz	w0, 12c40 <scols_get_library_version@@SMARTCOLS_2.25+0x1e78>
   130b0:	b	12d5c <scols_get_library_version@@SMARTCOLS_2.25+0x1f94>
   130b4:	cbz	x0, 130c4 <scols_get_library_version@@SMARTCOLS_2.25+0x22fc>
   130b8:	ldr	w1, [x0]
   130bc:	add	w1, w1, #0x1
   130c0:	str	w1, [x0]
   130c4:	ret
   130c8:	stp	x29, x30, [sp, #-48]!
   130cc:	mov	x29, sp
   130d0:	stp	x19, x20, [sp, #16]
   130d4:	mov	x19, x0
   130d8:	mov	x20, x1
   130dc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   130e0:	ldr	x0, [x0, #4024]
   130e4:	ldr	w0, [x0]
   130e8:	tbnz	w0, #7, 1313c <scols_get_library_version@@SMARTCOLS_2.25+0x2374>
   130ec:	str	x19, [x20, #128]
   130f0:	ldr	x0, [x19, #8]
   130f4:	add	x0, x0, #0x1
   130f8:	str	x0, [x19, #8]
   130fc:	mov	x0, x19
   13100:	bl	130b4 <scols_get_library_version@@SMARTCOLS_2.25+0x22ec>
   13104:	add	x0, x20, #0x60
   13108:	str	x0, [x20, #96]
   1310c:	str	x0, [x20, #104]
   13110:	ldr	x1, [x19, #24]
   13114:	str	x0, [x19, #24]
   13118:	add	x19, x19, #0x10
   1311c:	str	x19, [x20, #96]
   13120:	str	x1, [x20, #104]
   13124:	str	x0, [x1]
   13128:	mov	x0, x20
   1312c:	bl	7cf0 <scols_ref_line@plt>
   13130:	ldp	x19, x20, [sp, #16]
   13134:	ldp	x29, x30, [sp], #48
   13138:	ret
   1313c:	str	x21, [sp, #32]
   13140:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13144:	ldr	x0, [x0, #4016]
   13148:	ldr	x21, [x0]
   1314c:	bl	76f0 <getpid@plt>
   13150:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13154:	add	x4, x4, #0x20
   13158:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1315c:	add	x3, x3, #0x3b8
   13160:	mov	w2, w0
   13164:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13168:	add	x1, x1, #0x3c8
   1316c:	mov	x0, x21
   13170:	bl	81c0 <fprintf@plt>
   13174:	mov	x2, x20
   13178:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1317c:	add	x1, x1, #0x208
   13180:	mov	x0, x19
   13184:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13188:	ldr	x21, [sp, #32]
   1318c:	b	130ec <scols_get_library_version@@SMARTCOLS_2.25+0x2324>
   13190:	cbz	x0, 13274 <scols_get_library_version@@SMARTCOLS_2.25+0x24ac>
   13194:	stp	x29, x30, [sp, #-80]!
   13198:	mov	x29, sp
   1319c:	stp	x19, x20, [sp, #16]
   131a0:	stp	x21, x22, [sp, #32]
   131a4:	stp	x23, x24, [sp, #48]
   131a8:	mov	x21, x0
   131ac:	add	x24, x0, #0x20
   131b0:	ldr	x19, [x0, #32]
   131b4:	cmp	x24, x19
   131b8:	b.eq	13260 <scols_get_library_version@@SMARTCOLS_2.25+0x2498>  // b.none
   131bc:	stp	x25, x26, [sp, #64]
   131c0:	adrp	x23, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   131c4:	ldr	x23, [x23, #4024]
   131c8:	adrp	x26, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   131cc:	ldr	x26, [x26, #4016]
   131d0:	adrp	x25, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   131d4:	add	x25, x25, #0x20
   131d8:	b	1324c <scols_get_library_version@@SMARTCOLS_2.25+0x2484>
   131dc:	ldr	x20, [x26]
   131e0:	bl	76f0 <getpid@plt>
   131e4:	mov	x4, x25
   131e8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   131ec:	add	x3, x3, #0x3b8
   131f0:	mov	w2, w0
   131f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   131f8:	add	x1, x1, #0x3c8
   131fc:	mov	x0, x20
   13200:	bl	81c0 <fprintf@plt>
   13204:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13208:	add	x1, x1, #0x460
   1320c:	mov	x0, x21
   13210:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13214:	ldr	x1, [x19, #8]
   13218:	ldr	x2, [x19]
   1321c:	str	x1, [x2, #8]
   13220:	str	x2, [x1]
   13224:	str	x19, [x19]
   13228:	str	x19, [x19, #8]
   1322c:	ldr	x0, [x19, #40]
   13230:	bl	130b4 <scols_get_library_version@@SMARTCOLS_2.25+0x22ec>
   13234:	str	xzr, [x19, #40]
   13238:	mov	x0, x22
   1323c:	bl	7970 <scols_unref_line@plt>
   13240:	ldr	x19, [x21, #32]
   13244:	cmp	x19, x24
   13248:	b.eq	1325c <scols_get_library_version@@SMARTCOLS_2.25+0x2494>  // b.none
   1324c:	sub	x22, x19, #0x50
   13250:	ldr	w0, [x23]
   13254:	tbz	w0, #7, 13214 <scols_get_library_version@@SMARTCOLS_2.25+0x244c>
   13258:	b	131dc <scols_get_library_version@@SMARTCOLS_2.25+0x2414>
   1325c:	ldp	x25, x26, [sp, #64]
   13260:	ldp	x19, x20, [sp, #16]
   13264:	ldp	x21, x22, [sp, #32]
   13268:	ldp	x23, x24, [sp, #48]
   1326c:	ldp	x29, x30, [sp], #80
   13270:	ret
   13274:	ret
   13278:	cbz	x0, 13328 <scols_get_library_version@@SMARTCOLS_2.25+0x2560>
   1327c:	stp	x29, x30, [sp, #-32]!
   13280:	mov	x29, sp
   13284:	stp	x19, x20, [sp, #16]
   13288:	mov	x19, x0
   1328c:	ldr	w0, [x0]
   13290:	sub	w0, w0, #0x1
   13294:	str	w0, [x19]
   13298:	cmp	w0, #0x0
   1329c:	b.le	132ac <scols_get_library_version@@SMARTCOLS_2.25+0x24e4>
   132a0:	ldp	x19, x20, [sp, #16]
   132a4:	ldp	x29, x30, [sp], #32
   132a8:	ret
   132ac:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   132b0:	ldr	x0, [x0, #4024]
   132b4:	ldr	w0, [x0]
   132b8:	tbnz	w0, #7, 132e0 <scols_get_library_version@@SMARTCOLS_2.25+0x2518>
   132bc:	mov	x0, x19
   132c0:	bl	13190 <scols_get_library_version@@SMARTCOLS_2.25+0x23c8>
   132c4:	ldr	x0, [x19, #56]
   132c8:	ldr	x1, [x19, #48]
   132cc:	str	x0, [x1, #8]
   132d0:	str	x1, [x0]
   132d4:	mov	x0, x19
   132d8:	bl	7c20 <free@plt>
   132dc:	b	132a0 <scols_get_library_version@@SMARTCOLS_2.25+0x24d8>
   132e0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   132e4:	ldr	x0, [x0, #4016]
   132e8:	ldr	x20, [x0]
   132ec:	bl	76f0 <getpid@plt>
   132f0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   132f4:	add	x4, x4, #0x20
   132f8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   132fc:	add	x3, x3, #0x3b8
   13300:	mov	w2, w0
   13304:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13308:	add	x1, x1, #0x3c8
   1330c:	mov	x0, x20
   13310:	bl	81c0 <fprintf@plt>
   13314:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13318:	add	x1, x1, #0x3f0
   1331c:	mov	x0, x19
   13320:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13324:	b	132bc <scols_get_library_version@@SMARTCOLS_2.25+0x24f4>
   13328:	ret
   1332c:	cbz	x0, 13424 <scols_get_library_version@@SMARTCOLS_2.25+0x265c>
   13330:	stp	x29, x30, [sp, #-80]!
   13334:	mov	x29, sp
   13338:	stp	x19, x20, [sp, #16]
   1333c:	stp	x21, x22, [sp, #32]
   13340:	stp	x23, x24, [sp, #48]
   13344:	mov	x22, x0
   13348:	add	x24, x0, #0x10
   1334c:	ldr	x19, [x0, #16]
   13350:	cmp	x24, x19
   13354:	b.eq	13410 <scols_get_library_version@@SMARTCOLS_2.25+0x2648>  // b.none
   13358:	stp	x25, x26, [sp, #64]
   1335c:	adrp	x23, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13360:	ldr	x23, [x23, #4024]
   13364:	adrp	x26, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13368:	ldr	x26, [x26, #4016]
   1336c:	adrp	x25, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13370:	add	x25, x25, #0x20
   13374:	b	133fc <scols_get_library_version@@SMARTCOLS_2.25+0x2634>
   13378:	ldr	x20, [x26]
   1337c:	bl	76f0 <getpid@plt>
   13380:	mov	x4, x25
   13384:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13388:	add	x3, x3, #0x3b8
   1338c:	mov	w2, w0
   13390:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13394:	add	x1, x1, #0x3c8
   13398:	mov	x0, x20
   1339c:	bl	81c0 <fprintf@plt>
   133a0:	mov	x2, x21
   133a4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   133a8:	add	x1, x1, #0x218
   133ac:	mov	x0, x22
   133b0:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   133b4:	ldr	x0, [x19, #8]
   133b8:	ldr	x1, [x19]
   133bc:	str	x0, [x1, #8]
   133c0:	str	x1, [x0]
   133c4:	str	x19, [x19]
   133c8:	str	x19, [x19, #8]
   133cc:	ldr	x0, [x19, #32]
   133d0:	bl	13278 <scols_get_library_version@@SMARTCOLS_2.25+0x24b0>
   133d4:	ldr	x0, [x19, #32]
   133d8:	ldr	x1, [x0, #8]
   133dc:	add	x1, x1, #0x1
   133e0:	str	x1, [x0, #8]
   133e4:	str	xzr, [x19, #32]
   133e8:	mov	x0, x21
   133ec:	bl	7970 <scols_unref_line@plt>
   133f0:	ldr	x19, [x22, #16]
   133f4:	cmp	x19, x24
   133f8:	b.eq	1340c <scols_get_library_version@@SMARTCOLS_2.25+0x2644>  // b.none
   133fc:	sub	x21, x19, #0x60
   13400:	ldr	w0, [x23]
   13404:	tbz	w0, #7, 133b4 <scols_get_library_version@@SMARTCOLS_2.25+0x25ec>
   13408:	b	13378 <scols_get_library_version@@SMARTCOLS_2.25+0x25b0>
   1340c:	ldp	x25, x26, [sp, #64]
   13410:	ldp	x19, x20, [sp, #16]
   13414:	ldp	x21, x22, [sp, #32]
   13418:	ldp	x23, x24, [sp, #48]
   1341c:	ldp	x29, x30, [sp], #80
   13420:	ret
   13424:	ret
   13428:	stp	x29, x30, [sp, #-96]!
   1342c:	mov	x29, sp
   13430:	stp	x19, x20, [sp, #16]
   13434:	str	x21, [sp, #32]
   13438:	mov	x19, x0
   1343c:	mov	w1, #0x0                   	// #0
   13440:	add	x0, sp, #0x48
   13444:	bl	7470 <scols_reset_iter@plt>
   13448:	add	x21, sp, #0x38
   1344c:	add	x20, sp, #0x48
   13450:	b	1347c <scols_get_library_version@@SMARTCOLS_2.25+0x26b4>
   13454:	ldr	x2, [x1, #8]
   13458:	ldr	x3, [x1]
   1345c:	str	x2, [x3, #8]
   13460:	str	x3, [x2]
   13464:	str	x1, [x1]
   13468:	str	x1, [x1, #8]
   1346c:	ldr	x2, [sp, #56]
   13470:	ldr	x1, [x2, #16]!
   13474:	cmp	x1, x2
   13478:	b.ne	13454 <scols_get_library_version@@SMARTCOLS_2.25+0x268c>  // b.any
   1347c:	mov	x2, x21
   13480:	mov	x1, x20
   13484:	mov	x0, x19
   13488:	bl	aba8 <scols_ref_table@@SMARTCOLS_2.25+0x14>
   1348c:	cbnz	w0, 134a4 <scols_get_library_version@@SMARTCOLS_2.25+0x26dc>
   13490:	ldr	x2, [sp, #56]
   13494:	ldr	x1, [x2, #16]!
   13498:	cmp	x1, x2
   1349c:	b.ne	13454 <scols_get_library_version@@SMARTCOLS_2.25+0x268c>  // b.any
   134a0:	b	1347c <scols_get_library_version@@SMARTCOLS_2.25+0x26b4>
   134a4:	mov	w1, #0x0                   	// #0
   134a8:	add	x0, sp, #0x48
   134ac:	bl	7470 <scols_reset_iter@plt>
   134b0:	add	x21, sp, #0x40
   134b4:	add	x20, sp, #0x48
   134b8:	mov	x2, x21
   134bc:	mov	x1, x20
   134c0:	mov	x0, x19
   134c4:	bl	7df0 <scols_table_next_line@plt>
   134c8:	cbnz	w0, 134e8 <scols_get_library_version@@SMARTCOLS_2.25+0x2720>
   134cc:	ldr	x0, [sp, #64]
   134d0:	ldr	x1, [x0, #112]
   134d4:	cbnz	x1, 134b8 <scols_get_library_version@@SMARTCOLS_2.25+0x26f0>
   134d8:	ldr	x1, [x0, #120]
   134dc:	cbnz	x1, 134b8 <scols_get_library_version@@SMARTCOLS_2.25+0x26f0>
   134e0:	bl	127e4 <scols_get_library_version@@SMARTCOLS_2.25+0x1a1c>
   134e4:	b	134b8 <scols_get_library_version@@SMARTCOLS_2.25+0x26f0>
   134e8:	ldp	x19, x20, [sp, #16]
   134ec:	ldr	x21, [sp, #32]
   134f0:	ldp	x29, x30, [sp], #96
   134f4:	ret
   134f8:	stp	x29, x30, [sp, #-64]!
   134fc:	mov	x29, sp
   13500:	stp	x19, x20, [sp, #16]
   13504:	stp	x21, x22, [sp, #32]
   13508:	mov	x20, x0
   1350c:	mov	x21, x1
   13510:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13514:	ldr	x0, [x0, #4024]
   13518:	ldr	w0, [x0]
   1351c:	tbnz	w0, #3, 13538 <scols_get_library_version@@SMARTCOLS_2.25+0x2770>
   13520:	ldr	x0, [x20, #152]
   13524:	cbz	x0, 13650 <scols_get_library_version@@SMARTCOLS_2.25+0x2888>
   13528:	str	x23, [sp, #48]
   1352c:	mov	x0, #0x0                   	// #0
   13530:	mov	x23, #0x0                   	// #0
   13534:	b	13608 <scols_get_library_version@@SMARTCOLS_2.25+0x2840>
   13538:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1353c:	ldr	x0, [x0, #4016]
   13540:	ldr	x19, [x0]
   13544:	bl	76f0 <getpid@plt>
   13548:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1354c:	add	x4, x4, #0x418
   13550:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13554:	add	x3, x3, #0x3b8
   13558:	mov	w2, w0
   1355c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13560:	add	x1, x1, #0x3c8
   13564:	mov	x0, x19
   13568:	bl	81c0 <fprintf@plt>
   1356c:	ldr	x3, [x21, #120]
   13570:	ldr	x2, [x21, #128]
   13574:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13578:	add	x1, x1, #0x230
   1357c:	mov	x0, x21
   13580:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13584:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13588:	ldr	x0, [x0, #4024]
   1358c:	ldr	w0, [x0]
   13590:	tbz	w0, #3, 13520 <scols_get_library_version@@SMARTCOLS_2.25+0x2758>
   13594:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13598:	ldr	x0, [x0, #4016]
   1359c:	ldr	x19, [x0]
   135a0:	bl	76f0 <getpid@plt>
   135a4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   135a8:	add	x4, x4, #0x418
   135ac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   135b0:	add	x3, x3, #0x3b8
   135b4:	mov	w2, w0
   135b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   135bc:	add	x1, x1, #0x3c8
   135c0:	mov	x0, x19
   135c4:	bl	81c0 <fprintf@plt>
   135c8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   135cc:	add	x1, x1, #0x268
   135d0:	mov	x0, x21
   135d4:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   135d8:	ldr	x0, [x20, #152]
   135dc:	cbnz	x0, 13528 <scols_get_library_version@@SMARTCOLS_2.25+0x2760>
   135e0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   135e4:	ldr	x0, [x0, #4024]
   135e8:	ldr	w0, [x0]
   135ec:	mov	w19, #0x0                   	// #0
   135f0:	tbnz	w0, #3, 13694 <scols_get_library_version@@SMARTCOLS_2.25+0x28cc>
   135f4:	b	13650 <scols_get_library_version@@SMARTCOLS_2.25+0x2888>
   135f8:	add	x23, x23, #0x1
   135fc:	ldr	x1, [x20, #152]
   13600:	cmp	x23, x1
   13604:	b.cs	1363c <scols_get_library_version@@SMARTCOLS_2.25+0x2874>  // b.hs, b.nlast
   13608:	ldr	x1, [x20, #144]
   1360c:	ldr	x22, [x1, x23, lsl #3]
   13610:	cmp	x22, #0x0
   13614:	ccmp	x22, x0, #0x4, ne  // ne = any
   13618:	b.eq	135f8 <scols_get_library_version@@SMARTCOLS_2.25+0x2830>  // b.none
   1361c:	mov	x2, x22
   13620:	mov	x1, x21
   13624:	mov	x0, x20
   13628:	bl	12a3c <scols_get_library_version@@SMARTCOLS_2.25+0x1c74>
   1362c:	mov	w19, w0
   13630:	cbnz	w0, 1373c <scols_get_library_version@@SMARTCOLS_2.25+0x2974>
   13634:	mov	x0, x22
   13638:	b	135f8 <scols_get_library_version@@SMARTCOLS_2.25+0x2830>
   1363c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13640:	ldr	x0, [x0, #4024]
   13644:	ldr	w0, [x0]
   13648:	tbnz	w0, #3, 1368c <scols_get_library_version@@SMARTCOLS_2.25+0x28c4>
   1364c:	ldr	x23, [sp, #48]
   13650:	ldr	x0, [x21, #128]
   13654:	mov	w19, #0x0                   	// #0
   13658:	cbz	x0, 136e0 <scols_get_library_version@@SMARTCOLS_2.25+0x2918>
   1365c:	ldr	w0, [x0, #64]
   13660:	cbnz	w0, 136e0 <scols_get_library_version@@SMARTCOLS_2.25+0x2918>
   13664:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13668:	ldr	x0, [x0, #4024]
   1366c:	ldr	w0, [x0]
   13670:	tbnz	w0, #3, 136f4 <scols_get_library_version@@SMARTCOLS_2.25+0x292c>
   13674:	ldr	x2, [x21, #128]
   13678:	mov	x1, x21
   1367c:	mov	x0, x20
   13680:	bl	12a3c <scols_get_library_version@@SMARTCOLS_2.25+0x1c74>
   13684:	mov	w19, w0
   13688:	b	136e0 <scols_get_library_version@@SMARTCOLS_2.25+0x2918>
   1368c:	mov	w19, #0x0                   	// #0
   13690:	ldr	x23, [sp, #48]
   13694:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13698:	ldr	x0, [x0, #4016]
   1369c:	ldr	x22, [x0]
   136a0:	bl	76f0 <getpid@plt>
   136a4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   136a8:	add	x4, x4, #0x418
   136ac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   136b0:	add	x3, x3, #0x3b8
   136b4:	mov	w2, w0
   136b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   136bc:	add	x1, x1, #0x3c8
   136c0:	mov	x0, x22
   136c4:	bl	81c0 <fprintf@plt>
   136c8:	mov	w2, w19
   136cc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   136d0:	add	x1, x1, #0x288
   136d4:	mov	x0, x21
   136d8:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   136dc:	cbz	w19, 13650 <scols_get_library_version@@SMARTCOLS_2.25+0x2888>
   136e0:	mov	w0, w19
   136e4:	ldp	x19, x20, [sp, #16]
   136e8:	ldp	x21, x22, [sp, #32]
   136ec:	ldp	x29, x30, [sp], #64
   136f0:	ret
   136f4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   136f8:	ldr	x0, [x0, #4016]
   136fc:	ldr	x19, [x0]
   13700:	bl	76f0 <getpid@plt>
   13704:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13708:	add	x4, x4, #0x418
   1370c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13710:	add	x3, x3, #0x3b8
   13714:	mov	w2, w0
   13718:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1371c:	add	x1, x1, #0x3c8
   13720:	mov	x0, x19
   13724:	bl	81c0 <fprintf@plt>
   13728:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1372c:	add	x1, x1, #0x2b0
   13730:	mov	x0, x21
   13734:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13738:	b	13674 <scols_get_library_version@@SMARTCOLS_2.25+0x28ac>
   1373c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13740:	ldr	x0, [x0, #4024]
   13744:	ldr	w0, [x0]
   13748:	tbnz	w0, #3, 13754 <scols_get_library_version@@SMARTCOLS_2.25+0x298c>
   1374c:	ldr	x23, [sp, #48]
   13750:	b	136e0 <scols_get_library_version@@SMARTCOLS_2.25+0x2918>
   13754:	ldr	x23, [sp, #48]
   13758:	b	13694 <scols_get_library_version@@SMARTCOLS_2.25+0x28cc>
   1375c:	stp	x29, x30, [sp, #-96]!
   13760:	mov	x29, sp
   13764:	stp	x19, x20, [sp, #16]
   13768:	stp	x21, x22, [sp, #32]
   1376c:	stp	x23, x24, [sp, #48]
   13770:	mov	x19, x0
   13774:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13778:	ldr	x0, [x0, #4024]
   1377c:	ldr	w0, [x0]
   13780:	tbnz	w0, #4, 137a8 <scols_get_library_version@@SMARTCOLS_2.25+0x29e0>
   13784:	mov	w1, #0x0                   	// #0
   13788:	add	x0, sp, #0x48
   1378c:	bl	7470 <scols_reset_iter@plt>
   13790:	add	x22, sp, #0x40
   13794:	add	x21, sp, #0x48
   13798:	adrp	x20, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1379c:	ldr	x20, [x20, #4024]
   137a0:	adrp	x24, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   137a4:	b	13838 <scols_get_library_version@@SMARTCOLS_2.25+0x2a70>
   137a8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   137ac:	ldr	x0, [x0, #4016]
   137b0:	ldr	x20, [x0]
   137b4:	bl	76f0 <getpid@plt>
   137b8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   137bc:	add	x4, x4, #0x4b0
   137c0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   137c4:	add	x3, x3, #0x3b8
   137c8:	mov	w2, w0
   137cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   137d0:	add	x1, x1, #0x3c8
   137d4:	mov	x0, x20
   137d8:	bl	81c0 <fprintf@plt>
   137dc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   137e0:	add	x1, x1, #0x2c8
   137e4:	mov	x0, x19
   137e8:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   137ec:	b	13784 <scols_get_library_version@@SMARTCOLS_2.25+0x29bc>
   137f0:	ldr	x0, [x24, #4016]
   137f4:	ldr	x23, [x0]
   137f8:	bl	76f0 <getpid@plt>
   137fc:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13800:	add	x4, x4, #0x20
   13804:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13808:	add	x3, x3, #0x3b8
   1380c:	mov	w2, w0
   13810:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13814:	add	x1, x1, #0x3c8
   13818:	mov	x0, x23
   1381c:	bl	81c0 <fprintf@plt>
   13820:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13824:	add	x1, x1, #0x2e0
   13828:	ldr	x0, [sp, #64]
   1382c:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13830:	ldr	x1, [sp, #64]
   13834:	str	wzr, [x1, #64]
   13838:	mov	x2, x22
   1383c:	mov	x1, x21
   13840:	mov	x0, x19
   13844:	bl	aba8 <scols_ref_table@@SMARTCOLS_2.25+0x14>
   13848:	cbnz	w0, 13858 <scols_get_library_version@@SMARTCOLS_2.25+0x2a90>
   1384c:	ldr	w1, [x20]
   13850:	tbz	w1, #7, 13830 <scols_get_library_version@@SMARTCOLS_2.25+0x2a68>
   13854:	b	137f0 <scols_get_library_version@@SMARTCOLS_2.25+0x2a28>
   13858:	ldr	x0, [x19, #144]
   1385c:	cbz	x0, 13884 <scols_get_library_version@@SMARTCOLS_2.25+0x2abc>
   13860:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13864:	ldr	x0, [x0, #4024]
   13868:	ldr	w0, [x0]
   1386c:	tbnz	w0, #4, 1389c <scols_get_library_version@@SMARTCOLS_2.25+0x2ad4>
   13870:	ldr	x2, [x19, #152]
   13874:	lsl	x2, x2, #3
   13878:	mov	w1, #0x0                   	// #0
   1387c:	ldr	x0, [x19, #144]
   13880:	bl	78b0 <memset@plt>
   13884:	str	xzr, [x19, #160]
   13888:	ldp	x19, x20, [sp, #16]
   1388c:	ldp	x21, x22, [sp, #32]
   13890:	ldp	x23, x24, [sp, #48]
   13894:	ldp	x29, x30, [sp], #96
   13898:	ret
   1389c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   138a0:	ldr	x0, [x0, #4016]
   138a4:	ldr	x20, [x0]
   138a8:	bl	76f0 <getpid@plt>
   138ac:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   138b0:	add	x4, x4, #0x4b0
   138b4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   138b8:	add	x3, x3, #0x3b8
   138bc:	mov	w2, w0
   138c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   138c4:	add	x1, x1, #0x3c8
   138c8:	mov	x0, x20
   138cc:	bl	81c0 <fprintf@plt>
   138d0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   138d4:	add	x1, x1, #0x2f0
   138d8:	mov	x0, x19
   138dc:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   138e0:	b	13870 <scols_get_library_version@@SMARTCOLS_2.25+0x2aa8>
   138e4:	ldr	x1, [x0, #152]
   138e8:	cbz	x1, 13924 <scols_get_library_version@@SMARTCOLS_2.25+0x2b5c>
   138ec:	ldr	x3, [x0, #144]
   138f0:	sub	x3, x3, #0x8
   138f4:	b	13900 <scols_get_library_version@@SMARTCOLS_2.25+0x2b38>
   138f8:	subs	x1, x1, #0x3
   138fc:	b.eq	1391c <scols_get_library_version@@SMARTCOLS_2.25+0x2b54>  // b.none
   13900:	ldr	x0, [x3, x1, lsl #3]
   13904:	cbz	x0, 138f8 <scols_get_library_version@@SMARTCOLS_2.25+0x2b30>
   13908:	ldr	w2, [x0, #64]
   1390c:	and	w2, w2, #0xfffffffb
   13910:	cmp	w2, #0x3
   13914:	b.ne	138f8 <scols_get_library_version@@SMARTCOLS_2.25+0x2b30>  // b.any
   13918:	b	13920 <scols_get_library_version@@SMARTCOLS_2.25+0x2b58>
   1391c:	mov	x0, #0x0                   	// #0
   13920:	ret
   13924:	mov	x0, #0x0                   	// #0
   13928:	b	13920 <scols_get_library_version@@SMARTCOLS_2.25+0x2b58>

000000000001392c <scols_table_group_lines@@SMARTCOLS_2.34>:
   1392c:	stp	x29, x30, [sp, #-64]!
   13930:	mov	x29, sp
   13934:	cmp	x0, #0x0
   13938:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   1393c:	b.eq	13990 <scols_table_group_lines@@SMARTCOLS_2.34+0x64>  // b.none
   13940:	stp	x19, x20, [sp, #16]
   13944:	stp	x21, x22, [sp, #32]
   13948:	mov	x22, x0
   1394c:	mov	x21, x1
   13950:	mov	x19, x2
   13954:	cbz	x1, 13b5c <scols_table_group_lines@@SMARTCOLS_2.34+0x230>
   13958:	ldr	x0, [x1, #128]
   1395c:	cbz	x0, 13b74 <scols_table_group_lines@@SMARTCOLS_2.34+0x248>
   13960:	ldr	x1, [x2, #128]
   13964:	cbz	x1, 139f8 <scols_table_group_lines@@SMARTCOLS_2.34+0xcc>
   13968:	cmp	x0, x1
   1396c:	b.ne	13a6c <scols_table_group_lines@@SMARTCOLS_2.34+0x140>  // b.any
   13970:	ldr	x20, [x2, #128]
   13974:	ldr	x1, [x21, #128]
   13978:	mov	w0, #0x0                   	// #0
   1397c:	cbz	x1, 13b30 <scols_table_group_lines@@SMARTCOLS_2.34+0x204>
   13980:	ldp	x19, x20, [sp, #16]
   13984:	ldp	x21, x22, [sp, #32]
   13988:	ldp	x29, x30, [sp], #64
   1398c:	ret
   13990:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13994:	ldr	x0, [x0, #4024]
   13998:	ldr	w1, [x0]
   1399c:	mov	w0, #0xffffffea            	// #-22
   139a0:	tbz	w1, #7, 13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>
   139a4:	stp	x19, x20, [sp, #16]
   139a8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   139ac:	ldr	x0, [x0, #4016]
   139b0:	ldr	x19, [x0]
   139b4:	bl	76f0 <getpid@plt>
   139b8:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   139bc:	add	x4, x4, #0x20
   139c0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   139c4:	add	x3, x3, #0x3b8
   139c8:	mov	w2, w0
   139cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   139d0:	add	x1, x1, #0x3c8
   139d4:	mov	x0, x19
   139d8:	bl	81c0 <fprintf@plt>
   139dc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   139e0:	add	x1, x1, #0x300
   139e4:	mov	x0, #0x0                   	// #0
   139e8:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   139ec:	mov	w0, #0xffffffea            	// #-22
   139f0:	ldp	x19, x20, [sp, #16]
   139f4:	b	13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>
   139f8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   139fc:	ldr	x0, [x0, #4024]
   13a00:	ldr	w1, [x0]
   13a04:	mov	w0, #0xffffffea            	// #-22
   13a08:	tbnz	w1, #7, 13a18 <scols_table_group_lines@@SMARTCOLS_2.34+0xec>
   13a0c:	ldp	x19, x20, [sp, #16]
   13a10:	ldp	x21, x22, [sp, #32]
   13a14:	b	13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>
   13a18:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13a1c:	ldr	x0, [x0, #4016]
   13a20:	ldr	x19, [x0]
   13a24:	bl	76f0 <getpid@plt>
   13a28:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13a2c:	add	x4, x4, #0x20
   13a30:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13a34:	add	x3, x3, #0x3b8
   13a38:	mov	w2, w0
   13a3c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13a40:	add	x1, x1, #0x3c8
   13a44:	mov	x0, x19
   13a48:	bl	81c0 <fprintf@plt>
   13a4c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13a50:	add	x1, x1, #0x328
   13a54:	mov	x0, #0x0                   	// #0
   13a58:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13a5c:	mov	w0, #0xffffffea            	// #-22
   13a60:	ldp	x19, x20, [sp, #16]
   13a64:	ldp	x21, x22, [sp, #32]
   13a68:	b	13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>
   13a6c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13a70:	ldr	x0, [x0, #4024]
   13a74:	ldr	w1, [x0]
   13a78:	mov	w0, #0xffffffea            	// #-22
   13a7c:	tbnz	w1, #7, 13a8c <scols_table_group_lines@@SMARTCOLS_2.34+0x160>
   13a80:	ldp	x19, x20, [sp, #16]
   13a84:	ldp	x21, x22, [sp, #32]
   13a88:	b	13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>
   13a8c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13a90:	ldr	x0, [x0, #4016]
   13a94:	ldr	x19, [x0]
   13a98:	bl	76f0 <getpid@plt>
   13a9c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13aa0:	add	x4, x4, #0x20
   13aa4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13aa8:	add	x3, x3, #0x3b8
   13aac:	mov	w2, w0
   13ab0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13ab4:	add	x1, x1, #0x3c8
   13ab8:	mov	x0, x19
   13abc:	bl	81c0 <fprintf@plt>
   13ac0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13ac4:	add	x1, x1, #0x360
   13ac8:	mov	x0, #0x0                   	// #0
   13acc:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13ad0:	mov	w0, #0xffffffea            	// #-22
   13ad4:	ldp	x19, x20, [sp, #16]
   13ad8:	ldp	x21, x22, [sp, #32]
   13adc:	b	13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>
   13ae0:	str	x23, [sp, #48]
   13ae4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13ae8:	ldr	x0, [x0, #4016]
   13aec:	ldr	x23, [x0]
   13af0:	bl	76f0 <getpid@plt>
   13af4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13af8:	add	x4, x4, #0x20
   13afc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13b00:	add	x3, x3, #0x3b8
   13b04:	mov	w2, w0
   13b08:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13b0c:	add	x1, x1, #0x3c8
   13b10:	mov	x0, x23
   13b14:	bl	81c0 <fprintf@plt>
   13b18:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13b1c:	add	x1, x1, #0x3e8
   13b20:	mov	x0, x20
   13b24:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13b28:	ldr	x23, [sp, #48]
   13b2c:	b	13ba0 <scols_table_group_lines@@SMARTCOLS_2.34+0x274>
   13b30:	mov	x1, x21
   13b34:	mov	x0, x20
   13b38:	bl	130c8 <scols_get_library_version@@SMARTCOLS_2.25+0x2300>
   13b3c:	mov	w0, #0x0                   	// #0
   13b40:	ldp	x19, x20, [sp, #16]
   13b44:	ldp	x21, x22, [sp, #32]
   13b48:	b	13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>
   13b4c:	mov	w0, #0xfffffff4            	// #-12
   13b50:	ldp	x19, x20, [sp, #16]
   13b54:	ldp	x21, x22, [sp, #32]
   13b58:	b	13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>
   13b5c:	ldr	x0, [x2, #128]
   13b60:	cbz	x0, 13b7c <scols_table_group_lines@@SMARTCOLS_2.34+0x250>
   13b64:	mov	w0, #0x0                   	// #0
   13b68:	ldp	x19, x20, [sp, #16]
   13b6c:	ldp	x21, x22, [sp, #32]
   13b70:	b	13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>
   13b74:	ldr	x20, [x2, #128]
   13b78:	cbnz	x20, 13b30 <scols_table_group_lines@@SMARTCOLS_2.34+0x204>
   13b7c:	mov	x1, #0x48                  	// #72
   13b80:	mov	x0, #0x1                   	// #1
   13b84:	bl	7940 <calloc@plt>
   13b88:	mov	x20, x0
   13b8c:	cbz	x0, 13b4c <scols_table_group_lines@@SMARTCOLS_2.34+0x220>
   13b90:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13b94:	ldr	x0, [x0, #4024]
   13b98:	ldr	w0, [x0]
   13b9c:	tbnz	w0, #7, 13ae0 <scols_table_group_lines@@SMARTCOLS_2.34+0x1b4>
   13ba0:	mov	x0, x20
   13ba4:	mov	w1, #0x1                   	// #1
   13ba8:	str	w1, [x0], #16
   13bac:	str	x0, [x20, #16]
   13bb0:	str	x0, [x20, #24]
   13bb4:	add	x0, x20, #0x20
   13bb8:	str	x0, [x20, #32]
   13bbc:	str	x0, [x20, #40]
   13bc0:	add	x1, x20, #0x30
   13bc4:	ldr	x2, [x22, #136]
   13bc8:	str	x1, [x22, #136]
   13bcc:	add	x22, x22, #0x80
   13bd0:	str	x22, [x20, #48]
   13bd4:	str	x2, [x20, #56]
   13bd8:	str	x1, [x2]
   13bdc:	mov	x1, x19
   13be0:	mov	x0, x20
   13be4:	bl	130c8 <scols_get_library_version@@SMARTCOLS_2.25+0x2300>
   13be8:	mov	w0, #0x0                   	// #0
   13bec:	cbnz	x21, 13974 <scols_table_group_lines@@SMARTCOLS_2.34+0x48>
   13bf0:	ldp	x19, x20, [sp, #16]
   13bf4:	ldp	x21, x22, [sp, #32]
   13bf8:	b	13988 <scols_table_group_lines@@SMARTCOLS_2.34+0x5c>

0000000000013bfc <scols_line_link_group@@SMARTCOLS_2.34>:
   13bfc:	cmp	x0, #0x0
   13c00:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   13c04:	b.eq	13cdc <scols_line_link_group@@SMARTCOLS_2.34+0xe0>  // b.none
   13c08:	stp	x29, x30, [sp, #-48]!
   13c0c:	mov	x29, sp
   13c10:	stp	x19, x20, [sp, #16]
   13c14:	mov	x19, x0
   13c18:	mov	x20, x1
   13c1c:	ldr	x0, [x1, #128]
   13c20:	cbz	x0, 13ce4 <scols_line_link_group@@SMARTCOLS_2.34+0xe8>
   13c24:	ldr	x0, [x19, #112]
   13c28:	cbnz	x0, 13cec <scols_line_link_group@@SMARTCOLS_2.34+0xf0>
   13c2c:	stp	x21, x22, [sp, #32]
   13c30:	add	x21, x19, #0x50
   13c34:	ldr	x0, [x19, #80]
   13c38:	cmp	x21, x0
   13c3c:	b.ne	13cf4 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>  // b.any
   13c40:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13c44:	ldr	x0, [x0, #4024]
   13c48:	ldr	w0, [x0]
   13c4c:	tbnz	w0, #7, 13c94 <scols_line_link_group@@SMARTCOLS_2.34+0x98>
   13c50:	ldr	x0, [x20, #128]
   13c54:	ldr	x1, [x0, #40]
   13c58:	str	x21, [x0, #40]
   13c5c:	add	x0, x0, #0x20
   13c60:	str	x0, [x19, #80]
   13c64:	str	x1, [x19, #88]
   13c68:	str	x21, [x1]
   13c6c:	mov	x0, x19
   13c70:	bl	7cf0 <scols_ref_line@plt>
   13c74:	ldr	x0, [x20, #128]
   13c78:	str	x0, [x19, #120]
   13c7c:	bl	130b4 <scols_get_library_version@@SMARTCOLS_2.25+0x22ec>
   13c80:	mov	w0, #0x0                   	// #0
   13c84:	ldp	x21, x22, [sp, #32]
   13c88:	ldp	x19, x20, [sp, #16]
   13c8c:	ldp	x29, x30, [sp], #48
   13c90:	ret
   13c94:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13c98:	ldr	x0, [x0, #4016]
   13c9c:	ldr	x22, [x0]
   13ca0:	bl	76f0 <getpid@plt>
   13ca4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13ca8:	add	x4, x4, #0x20
   13cac:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13cb0:	add	x3, x3, #0x3b8
   13cb4:	mov	w2, w0
   13cb8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13cbc:	add	x1, x1, #0x3c8
   13cc0:	mov	x0, x22
   13cc4:	bl	81c0 <fprintf@plt>
   13cc8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13ccc:	add	x1, x1, #0x470
   13cd0:	ldr	x0, [x20, #128]
   13cd4:	bl	12704 <scols_get_library_version@@SMARTCOLS_2.25+0x193c>
   13cd8:	b	13c50 <scols_line_link_group@@SMARTCOLS_2.34+0x54>
   13cdc:	mov	w0, #0xffffffea            	// #-22
   13ce0:	ret
   13ce4:	mov	w0, #0xffffffea            	// #-22
   13ce8:	b	13c88 <scols_line_link_group@@SMARTCOLS_2.34+0x8c>
   13cec:	mov	w0, #0xffffffea            	// #-22
   13cf0:	b	13c88 <scols_line_link_group@@SMARTCOLS_2.34+0x8c>
   13cf4:	mov	w0, #0xffffffea            	// #-22
   13cf8:	ldp	x21, x22, [sp, #32]
   13cfc:	b	13c88 <scols_line_link_group@@SMARTCOLS_2.34+0x8c>
   13d00:	stp	x29, x30, [sp, #-272]!
   13d04:	mov	x29, sp
   13d08:	stp	x19, x20, [sp, #16]
   13d0c:	mov	x20, x1
   13d10:	str	x2, [sp, #224]
   13d14:	str	x3, [sp, #232]
   13d18:	str	x4, [sp, #240]
   13d1c:	str	x5, [sp, #248]
   13d20:	str	x6, [sp, #256]
   13d24:	str	x7, [sp, #264]
   13d28:	str	q0, [sp, #96]
   13d2c:	str	q1, [sp, #112]
   13d30:	str	q2, [sp, #128]
   13d34:	str	q3, [sp, #144]
   13d38:	str	q4, [sp, #160]
   13d3c:	str	q5, [sp, #176]
   13d40:	str	q6, [sp, #192]
   13d44:	str	q7, [sp, #208]
   13d48:	cbz	x0, 13d5c <scols_line_link_group@@SMARTCOLS_2.34+0x160>
   13d4c:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13d50:	ldr	x1, [x1, #4024]
   13d54:	ldr	w1, [x1]
   13d58:	tbz	w1, #24, 13dc0 <scols_line_link_group@@SMARTCOLS_2.34+0x1c4>
   13d5c:	add	x0, sp, #0x110
   13d60:	str	x0, [sp, #64]
   13d64:	str	x0, [sp, #72]
   13d68:	add	x0, sp, #0xe0
   13d6c:	str	x0, [sp, #80]
   13d70:	mov	w0, #0xffffffd0            	// #-48
   13d74:	str	w0, [sp, #88]
   13d78:	mov	w0, #0xffffff80            	// #-128
   13d7c:	str	w0, [sp, #92]
   13d80:	ldp	x0, x1, [sp, #64]
   13d84:	stp	x0, x1, [sp, #32]
   13d88:	ldp	x0, x1, [sp, #80]
   13d8c:	stp	x0, x1, [sp, #48]
   13d90:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13d94:	ldr	x19, [x19, #4016]
   13d98:	add	x2, sp, #0x20
   13d9c:	mov	x1, x20
   13da0:	ldr	x0, [x19]
   13da4:	bl	8070 <vfprintf@plt>
   13da8:	ldr	x1, [x19]
   13dac:	mov	w0, #0xa                   	// #10
   13db0:	bl	75a0 <fputc@plt>
   13db4:	ldp	x19, x20, [sp, #16]
   13db8:	ldp	x29, x30, [sp], #272
   13dbc:	ret
   13dc0:	mov	x2, x0
   13dc4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13dc8:	add	x1, x1, #0x3a8
   13dcc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13dd0:	ldr	x0, [x0, #4016]
   13dd4:	ldr	x0, [x0]
   13dd8:	bl	81c0 <fprintf@plt>
   13ddc:	b	13d5c <scols_line_link_group@@SMARTCOLS_2.34+0x160>
   13de0:	stp	x29, x30, [sp, #-80]!
   13de4:	mov	x29, sp
   13de8:	stp	x19, x20, [sp, #16]
   13dec:	stp	x21, x22, [sp, #32]
   13df0:	stp	x23, x24, [sp, #48]
   13df4:	mov	x21, x0
   13df8:	mov	x20, x1
   13dfc:	mov	x22, x2
   13e00:	mov	x23, x3
   13e04:	mov	x24, x4
   13e08:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13e0c:	ldr	x0, [x0, #4024]
   13e10:	ldr	w0, [x0]
   13e14:	tbnz	w0, #3, 13e54 <scols_line_link_group@@SMARTCOLS_2.34+0x258>
   13e18:	cbz	x20, 14038 <scols_line_link_group@@SMARTCOLS_2.34+0x43c>
   13e1c:	ldr	x0, [x20, #128]
   13e20:	cbz	x0, 13e9c <scols_line_link_group@@SMARTCOLS_2.34+0x2a0>
   13e24:	add	x1, x20, #0x60
   13e28:	ldr	x2, [x0, #24]
   13e2c:	cmp	x2, x1
   13e30:	b.ne	13e9c <scols_line_link_group@@SMARTCOLS_2.34+0x2a0>  // b.any
   13e34:	add	x1, x0, #0x20
   13e38:	ldr	x0, [x0, #32]
   13e3c:	cmp	x0, x1
   13e40:	b.eq	13e9c <scols_line_link_group@@SMARTCOLS_2.34+0x2a0>  // b.none
   13e44:	ldr	x0, [x21, #160]
   13e48:	add	x0, x0, #0x1
   13e4c:	str	x0, [x21, #160]
   13e50:	b	13ea0 <scols_line_link_group@@SMARTCOLS_2.34+0x2a4>
   13e54:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13e58:	ldr	x0, [x0, #4016]
   13e5c:	ldr	x19, [x0]
   13e60:	bl	76f0 <getpid@plt>
   13e64:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13e68:	add	x4, x4, #0x418
   13e6c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13e70:	add	x3, x3, #0x3b8
   13e74:	mov	w2, w0
   13e78:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13e7c:	add	x1, x1, #0x3c8
   13e80:	mov	x0, x19
   13e84:	bl	81c0 <fprintf@plt>
   13e88:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13e8c:	add	x1, x1, #0x440
   13e90:	mov	x0, x20
   13e94:	bl	13d00 <scols_line_link_group@@SMARTCOLS_2.34+0x104>
   13e98:	b	13e18 <scols_line_link_group@@SMARTCOLS_2.34+0x21c>
   13e9c:	cbz	x21, 13ec4 <scols_line_link_group@@SMARTCOLS_2.34+0x2c8>
   13ea0:	add	x0, x21, #0x80
   13ea4:	ldr	x1, [x21, #128]
   13ea8:	cmp	x1, x0
   13eac:	b.eq	13ec4 <scols_line_link_group@@SMARTCOLS_2.34+0x2c8>  // b.none
   13eb0:	mov	x1, x20
   13eb4:	mov	x0, x21
   13eb8:	bl	134f8 <scols_get_library_version@@SMARTCOLS_2.25+0x2730>
   13ebc:	mov	w19, w0
   13ec0:	cbnz	w0, 13fbc <scols_line_link_group@@SMARTCOLS_2.34+0x3c0>
   13ec4:	mov	x3, x24
   13ec8:	mov	x2, x22
   13ecc:	mov	x1, x20
   13ed0:	mov	x0, x21
   13ed4:	blr	x23
   13ed8:	mov	w19, w0
   13edc:	cmp	x20, #0x0
   13ee0:	ccmp	w0, #0x0, #0x0, ne  // ne = any
   13ee4:	b.ne	13fbc <scols_line_link_group@@SMARTCOLS_2.34+0x3c0>  // b.any
   13ee8:	stp	x25, x26, [sp, #64]
   13eec:	add	x26, x20, #0x40
   13ef0:	ldr	x0, [x20, #64]
   13ef4:	cmp	x26, x0
   13ef8:	b.eq	13fac <scols_line_link_group@@SMARTCOLS_2.34+0x3b0>  // b.none
   13efc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13f00:	ldr	x0, [x0, #4024]
   13f04:	ldr	w0, [x0]
   13f08:	and	w19, w0, #0x8
   13f0c:	tbnz	w0, #3, 13f50 <scols_line_link_group@@SMARTCOLS_2.34+0x354>
   13f10:	ldr	x25, [x20, #64]
   13f14:	cmp	x26, x25
   13f18:	b.eq	14030 <scols_line_link_group@@SMARTCOLS_2.34+0x434>  // b.none
   13f1c:	mov	x4, x24
   13f20:	mov	x3, x23
   13f24:	mov	x2, x22
   13f28:	sub	x1, x25, #0x50
   13f2c:	mov	x0, x21
   13f30:	bl	13de0 <scols_line_link_group@@SMARTCOLS_2.34+0x1e4>
   13f34:	mov	w19, w0
   13f38:	cbnz	w0, 13fb8 <scols_line_link_group@@SMARTCOLS_2.34+0x3bc>
   13f3c:	ldr	x25, [x25]
   13f40:	cmp	x25, x26
   13f44:	b.ne	13f1c <scols_line_link_group@@SMARTCOLS_2.34+0x320>  // b.any
   13f48:	ldp	x25, x26, [sp, #64]
   13f4c:	b	13fbc <scols_line_link_group@@SMARTCOLS_2.34+0x3c0>
   13f50:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13f54:	ldr	x0, [x0, #4016]
   13f58:	ldr	x19, [x0]
   13f5c:	bl	76f0 <getpid@plt>
   13f60:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13f64:	add	x4, x4, #0x418
   13f68:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13f6c:	add	x3, x3, #0x3b8
   13f70:	mov	w2, w0
   13f74:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13f78:	add	x1, x1, #0x3c8
   13f7c:	mov	x0, x19
   13f80:	bl	81c0 <fprintf@plt>
   13f84:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   13f88:	add	x1, x1, #0x450
   13f8c:	mov	x0, x20
   13f90:	bl	13d00 <scols_line_link_group@@SMARTCOLS_2.34+0x104>
   13f94:	ldr	x25, [x20, #64]
   13f98:	cmp	x25, x26
   13f9c:	b.ne	13f1c <scols_line_link_group@@SMARTCOLS_2.34+0x320>  // b.any
   13fa0:	mov	w19, #0x0                   	// #0
   13fa4:	ldp	x25, x26, [sp, #64]
   13fa8:	b	13fbc <scols_line_link_group@@SMARTCOLS_2.34+0x3c0>
   13fac:	mov	w19, #0x0                   	// #0
   13fb0:	ldp	x25, x26, [sp, #64]
   13fb4:	b	13fbc <scols_line_link_group@@SMARTCOLS_2.34+0x3c0>
   13fb8:	ldp	x25, x26, [sp, #64]
   13fbc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13fc0:	ldr	x0, [x0, #4024]
   13fc4:	ldr	w0, [x0]
   13fc8:	tbnz	w0, #3, 13fe4 <scols_line_link_group@@SMARTCOLS_2.34+0x3e8>
   13fcc:	mov	w0, w19
   13fd0:	ldp	x19, x20, [sp, #16]
   13fd4:	ldp	x21, x22, [sp, #32]
   13fd8:	ldp	x23, x24, [sp, #48]
   13fdc:	ldp	x29, x30, [sp], #80
   13fe0:	ret
   13fe4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   13fe8:	ldr	x0, [x0, #4016]
   13fec:	ldr	x21, [x0]
   13ff0:	bl	76f0 <getpid@plt>
   13ff4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   13ff8:	add	x4, x4, #0x418
   13ffc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14000:	add	x3, x3, #0x3b8
   14004:	mov	w2, w0
   14008:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1400c:	add	x1, x1, #0x3c8
   14010:	mov	x0, x21
   14014:	bl	81c0 <fprintf@plt>
   14018:	mov	w2, w19
   1401c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14020:	add	x1, x1, #0x460
   14024:	mov	x0, x20
   14028:	bl	13d00 <scols_line_link_group@@SMARTCOLS_2.34+0x104>
   1402c:	b	13fcc <scols_line_link_group@@SMARTCOLS_2.34+0x3d0>
   14030:	ldp	x25, x26, [sp, #64]
   14034:	b	13fcc <scols_line_link_group@@SMARTCOLS_2.34+0x3d0>
   14038:	cbnz	x21, 13ea0 <scols_line_link_group@@SMARTCOLS_2.34+0x2a4>
   1403c:	mov	x3, x24
   14040:	mov	x2, x22
   14044:	mov	x1, x20
   14048:	mov	x0, x21
   1404c:	blr	x23
   14050:	mov	w19, w0
   14054:	b	13fbc <scols_line_link_group@@SMARTCOLS_2.34+0x3c0>
   14058:	mov	x2, x0
   1405c:	ldrb	w0, [x0, #249]
   14060:	tbz	w0, #2, 141c8 <scols_line_link_group@@SMARTCOLS_2.34+0x5cc>
   14064:	stp	x29, x30, [sp, #-32]!
   14068:	mov	x29, sp
   1406c:	stp	x19, x20, [sp, #16]
   14070:	mov	x19, x1
   14074:	ldr	x1, [x2, #160]
   14078:	mov	w0, #0x0                   	// #0
   1407c:	cbnz	x1, 14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>
   14080:	cbz	x19, 140f4 <scols_line_link_group@@SMARTCOLS_2.34+0x4f8>
   14084:	add	x1, x19, #0x40
   14088:	ldr	x3, [x19, #64]
   1408c:	cmp	x3, x1
   14090:	b.eq	140a0 <scols_line_link_group@@SMARTCOLS_2.34+0x4a4>  // b.none
   14094:	ldp	x19, x20, [sp, #16]
   14098:	ldp	x29, x30, [sp], #32
   1409c:	ret
   140a0:	ldr	x1, [x19, #112]
   140a4:	cbz	x1, 14154 <scols_line_link_group@@SMARTCOLS_2.34+0x558>
   140a8:	ldr	x3, [x19, #128]
   140ac:	cbz	x3, 14178 <scols_line_link_group@@SMARTCOLS_2.34+0x57c>
   140b0:	add	x4, x19, #0x60
   140b4:	ldr	x5, [x3, #24]
   140b8:	mov	w0, #0x0                   	// #0
   140bc:	cmp	x5, x4
   140c0:	b.ne	14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>  // b.any
   140c4:	add	x4, x3, #0x20
   140c8:	ldr	x3, [x3, #32]
   140cc:	cmp	x3, x4
   140d0:	b.ne	14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>  // b.any
   140d4:	cbnz	x1, 14178 <scols_line_link_group@@SMARTCOLS_2.34+0x57c>
   140d8:	ldr	x0, [x19, #120]
   140dc:	cbz	x0, 140f4 <scols_line_link_group@@SMARTCOLS_2.34+0x4f8>
   140e0:	add	x1, x19, #0x50
   140e4:	ldr	x2, [x0, #40]
   140e8:	mov	w0, #0x0                   	// #0
   140ec:	cmp	x2, x1
   140f0:	b.ne	14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>  // b.any
   140f4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   140f8:	ldr	x0, [x0, #4024]
   140fc:	ldr	w1, [x0]
   14100:	mov	w0, #0x1                   	// #1
   14104:	tbz	w1, #3, 14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>
   14108:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1410c:	ldr	x0, [x0, #4016]
   14110:	ldr	x20, [x0]
   14114:	bl	76f0 <getpid@plt>
   14118:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1411c:	add	x4, x4, #0x418
   14120:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14124:	add	x3, x3, #0x3b8
   14128:	mov	w2, w0
   1412c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14130:	add	x1, x1, #0x3c8
   14134:	mov	x0, x20
   14138:	bl	81c0 <fprintf@plt>
   1413c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14140:	add	x1, x1, #0x480
   14144:	mov	x0, x19
   14148:	bl	13d00 <scols_line_link_group@@SMARTCOLS_2.34+0x104>
   1414c:	mov	w0, #0x1                   	// #1
   14150:	b	14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>
   14154:	ldr	x0, [x19, #120]
   14158:	cbz	x0, 14168 <scols_line_link_group@@SMARTCOLS_2.34+0x56c>
   1415c:	ldr	x3, [x19, #128]
   14160:	cbnz	x3, 140b0 <scols_line_link_group@@SMARTCOLS_2.34+0x4b4>
   14164:	b	140d8 <scols_line_link_group@@SMARTCOLS_2.34+0x4dc>
   14168:	ldr	x3, [x2, #168]
   1416c:	cmp	x19, x3
   14170:	b.ne	14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>  // b.any
   14174:	b	1415c <scols_line_link_group@@SMARTCOLS_2.34+0x560>
   14178:	add	x3, x19, #0x50
   1417c:	ldr	x4, [x1, #72]
   14180:	mov	w0, #0x0                   	// #0
   14184:	cmp	x4, x3
   14188:	b.ne	14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>  // b.any
   1418c:	mov	x3, x1
   14190:	ldr	x1, [x1, #112]
   14194:	cbz	x1, 141b0 <scols_line_link_group@@SMARTCOLS_2.34+0x5b4>
   14198:	add	x3, x3, #0x50
   1419c:	ldr	x0, [x1, #72]
   141a0:	cmp	x0, x3
   141a4:	b.eq	1418c <scols_line_link_group@@SMARTCOLS_2.34+0x590>  // b.none
   141a8:	mov	w0, #0x0                   	// #0
   141ac:	b	14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>
   141b0:	ldr	x0, [x3, #120]
   141b4:	cbnz	x0, 140d8 <scols_line_link_group@@SMARTCOLS_2.34+0x4dc>
   141b8:	ldr	x1, [x2, #168]
   141bc:	cmp	x3, x1
   141c0:	b.ne	14094 <scols_line_link_group@@SMARTCOLS_2.34+0x498>  // b.any
   141c4:	b	140d8 <scols_line_link_group@@SMARTCOLS_2.34+0x4dc>
   141c8:	mov	w0, #0x0                   	// #0
   141cc:	ret
   141d0:	stp	x29, x30, [sp, #-144]!
   141d4:	mov	x29, sp
   141d8:	stp	x19, x20, [sp, #16]
   141dc:	stp	x21, x22, [sp, #32]
   141e0:	stp	x23, x24, [sp, #48]
   141e4:	stp	x25, x26, [sp, #64]
   141e8:	stp	x27, x28, [sp, #80]
   141ec:	cbz	x0, 14254 <scols_line_link_group@@SMARTCOLS_2.34+0x658>
   141f0:	mov	x21, x0
   141f4:	mov	x23, x1
   141f8:	mov	x24, x2
   141fc:	mov	x25, x3
   14200:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14204:	ldr	x0, [x0, #4024]
   14208:	ldr	w0, [x0]
   1420c:	tbnz	w0, #4, 14274 <scols_line_link_group@@SMARTCOLS_2.34+0x678>
   14210:	str	xzr, [x21, #160]
   14214:	str	xzr, [x21, #168]
   14218:	ldrb	w0, [x21, #249]
   1421c:	and	w0, w0, #0xfffffffb
   14220:	strb	w0, [x21, #249]
   14224:	add	x0, x21, #0x80
   14228:	ldr	x1, [x21, #128]
   1422c:	cmp	x1, x0
   14230:	b.eq	1423c <scols_line_link_group@@SMARTCOLS_2.34+0x640>  // b.none
   14234:	mov	x0, x21
   14238:	bl	1375c <scols_get_library_version@@SMARTCOLS_2.25+0x2994>
   1423c:	mov	w1, #0x0                   	// #0
   14240:	add	x0, sp, #0x70
   14244:	bl	7470 <scols_reset_iter@plt>
   14248:	add	x20, sp, #0x88
   1424c:	add	x19, sp, #0x70
   14250:	b	142cc <scols_line_link_group@@SMARTCOLS_2.34+0x6d0>
   14254:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14258:	add	x3, x3, #0x520
   1425c:	mov	w2, #0x5c                  	// #92
   14260:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14264:	add	x1, x1, #0x490
   14268:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1426c:	add	x0, x0, #0x530
   14270:	bl	8090 <__assert_fail@plt>
   14274:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14278:	ldr	x0, [x0, #4016]
   1427c:	ldr	x19, [x0]
   14280:	bl	76f0 <getpid@plt>
   14284:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14288:	add	x4, x4, #0x4b0
   1428c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14290:	add	x3, x3, #0x3b8
   14294:	mov	w2, w0
   14298:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1429c:	add	x1, x1, #0x3c8
   142a0:	mov	x0, x19
   142a4:	bl	81c0 <fprintf@plt>
   142a8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   142ac:	add	x1, x1, #0x4a8
   142b0:	mov	x0, x21
   142b4:	bl	13d00 <scols_line_link_group@@SMARTCOLS_2.34+0x104>
   142b8:	b	14210 <scols_line_link_group@@SMARTCOLS_2.34+0x614>
   142bc:	ldr	x0, [sp, #136]
   142c0:	str	x0, [x21, #168]
   142c4:	b	142e8 <scols_line_link_group@@SMARTCOLS_2.34+0x6ec>
   142c8:	str	x0, [x21, #168]
   142cc:	mov	x2, x20
   142d0:	mov	x1, x19
   142d4:	mov	x0, x21
   142d8:	bl	7df0 <scols_table_next_line@plt>
   142dc:	cbnz	w0, 14304 <scols_line_link_group@@SMARTCOLS_2.34+0x708>
   142e0:	ldr	x0, [x21, #168]
   142e4:	cbz	x0, 142bc <scols_line_link_group@@SMARTCOLS_2.34+0x6c0>
   142e8:	ldr	x0, [sp, #136]
   142ec:	cbz	x0, 142c8 <scols_line_link_group@@SMARTCOLS_2.34+0x6cc>
   142f0:	ldr	x1, [x0, #112]
   142f4:	cbnz	x1, 142cc <scols_line_link_group@@SMARTCOLS_2.34+0x6d0>
   142f8:	ldr	x1, [x0, #120]
   142fc:	cbnz	x1, 142cc <scols_line_link_group@@SMARTCOLS_2.34+0x6d0>
   14300:	b	142c8 <scols_line_link_group@@SMARTCOLS_2.34+0x6cc>
   14304:	mov	w1, #0x0                   	// #0
   14308:	add	x0, sp, #0x70
   1430c:	bl	7470 <scols_reset_iter@plt>
   14310:	add	x27, sp, #0x88
   14314:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14318:	ldr	x26, [x0, #4024]
   1431c:	mov	x2, x27
   14320:	add	x1, sp, #0x70
   14324:	mov	x0, x21
   14328:	bl	7df0 <scols_table_next_line@plt>
   1432c:	cbnz	w0, 14498 <scols_line_link_group@@SMARTCOLS_2.34+0x89c>
   14330:	ldr	x1, [sp, #136]
   14334:	ldr	x0, [x1, #112]
   14338:	cbnz	x0, 1431c <scols_line_link_group@@SMARTCOLS_2.34+0x720>
   1433c:	ldr	x0, [x1, #120]
   14340:	cbnz	x0, 1431c <scols_line_link_group@@SMARTCOLS_2.34+0x720>
   14344:	ldr	x0, [x21, #168]
   14348:	cmp	x1, x0
   1434c:	b.eq	143e4 <scols_line_link_group@@SMARTCOLS_2.34+0x7e8>  // b.none
   14350:	mov	x4, x25
   14354:	mov	x3, x24
   14358:	mov	x2, x23
   1435c:	mov	x0, x21
   14360:	bl	13de0 <scols_line_link_group@@SMARTCOLS_2.34+0x1e4>
   14364:	mov	w19, w0
   14368:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1436c:	ldr	x0, [x0, #4016]
   14370:	str	x0, [sp, #104]
   14374:	cbnz	w19, 1449c <scols_line_link_group@@SMARTCOLS_2.34+0x8a0>
   14378:	adrp	x28, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1437c:	ldr	x0, [x21, #160]
   14380:	cbz	x0, 1431c <scols_line_link_group@@SMARTCOLS_2.34+0x720>
   14384:	mov	x0, x21
   14388:	bl	138e4 <scols_get_library_version@@SMARTCOLS_2.25+0x2b1c>
   1438c:	mov	x22, x0
   14390:	ldr	w0, [x26]
   14394:	tbnz	w0, #3, 143f4 <scols_line_link_group@@SMARTCOLS_2.34+0x7f8>
   14398:	cbz	x22, 14438 <scols_line_link_group@@SMARTCOLS_2.34+0x83c>
   1439c:	ldr	x0, [x21, #160]
   143a0:	sub	x0, x0, #0x1
   143a4:	str	x0, [x21, #160]
   143a8:	ldr	x20, [x22, #32]!
   143ac:	cmp	x20, x22
   143b0:	b.eq	1437c <scols_line_link_group@@SMARTCOLS_2.34+0x780>  // b.none
   143b4:	mov	x4, x25
   143b8:	mov	x3, x24
   143bc:	mov	x2, x23
   143c0:	sub	x1, x20, #0x50
   143c4:	mov	x0, x21
   143c8:	bl	13de0 <scols_line_link_group@@SMARTCOLS_2.34+0x1e4>
   143cc:	mov	w19, w0
   143d0:	cbnz	w0, 14374 <scols_line_link_group@@SMARTCOLS_2.34+0x778>
   143d4:	ldr	x20, [x20]
   143d8:	cmp	x20, x22
   143dc:	b.ne	143b4 <scols_line_link_group@@SMARTCOLS_2.34+0x7b8>  // b.any
   143e0:	b	1437c <scols_line_link_group@@SMARTCOLS_2.34+0x780>
   143e4:	ldrb	w0, [x21, #249]
   143e8:	orr	w0, w0, #0x4
   143ec:	strb	w0, [x21, #249]
   143f0:	b	14350 <scols_line_link_group@@SMARTCOLS_2.34+0x754>
   143f4:	ldr	x0, [sp, #104]
   143f8:	ldr	x19, [x0]
   143fc:	bl	76f0 <getpid@plt>
   14400:	add	x4, x28, #0x418
   14404:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14408:	add	x3, x3, #0x3b8
   1440c:	mov	w2, w0
   14410:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14414:	add	x1, x1, #0x3c8
   14418:	mov	x0, x19
   1441c:	bl	81c0 <fprintf@plt>
   14420:	ldr	x2, [x21, #160]
   14424:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14428:	add	x1, x1, #0x4b8
   1442c:	ldr	x0, [sp, #136]
   14430:	bl	13d00 <scols_line_link_group@@SMARTCOLS_2.34+0x104>
   14434:	b	14398 <scols_line_link_group@@SMARTCOLS_2.34+0x79c>
   14438:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1443c:	ldr	x0, [x0, #4024]
   14440:	ldr	w0, [x0]
   14444:	tbnz	w0, #3, 14450 <scols_line_link_group@@SMARTCOLS_2.34+0x854>
   14448:	str	xzr, [x21, #160]
   1444c:	b	1431c <scols_line_link_group@@SMARTCOLS_2.34+0x720>
   14450:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14454:	ldr	x0, [x0, #4016]
   14458:	ldr	x19, [x0]
   1445c:	bl	76f0 <getpid@plt>
   14460:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14464:	add	x4, x4, #0x418
   14468:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1446c:	add	x3, x3, #0x3b8
   14470:	mov	w2, w0
   14474:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14478:	add	x1, x1, #0x3c8
   1447c:	mov	x0, x19
   14480:	bl	81c0 <fprintf@plt>
   14484:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14488:	add	x1, x1, #0x4e0
   1448c:	ldr	x0, [sp, #136]
   14490:	bl	13d00 <scols_line_link_group@@SMARTCOLS_2.34+0x104>
   14494:	b	14448 <scols_line_link_group@@SMARTCOLS_2.34+0x84c>
   14498:	mov	w19, #0x0                   	// #0
   1449c:	str	xzr, [x21, #160]
   144a0:	ldrb	w0, [x21, #249]
   144a4:	and	w0, w0, #0xfffffffb
   144a8:	strb	w0, [x21, #249]
   144ac:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   144b0:	ldr	x0, [x0, #4024]
   144b4:	ldr	w0, [x0]
   144b8:	tbnz	w0, #4, 144dc <scols_line_link_group@@SMARTCOLS_2.34+0x8e0>
   144bc:	mov	w0, w19
   144c0:	ldp	x19, x20, [sp, #16]
   144c4:	ldp	x21, x22, [sp, #32]
   144c8:	ldp	x23, x24, [sp, #48]
   144cc:	ldp	x25, x26, [sp, #64]
   144d0:	ldp	x27, x28, [sp, #80]
   144d4:	ldp	x29, x30, [sp], #144
   144d8:	ret
   144dc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   144e0:	ldr	x0, [x0, #4016]
   144e4:	ldr	x20, [x0]
   144e8:	bl	76f0 <getpid@plt>
   144ec:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   144f0:	add	x4, x4, #0x4b0
   144f4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   144f8:	add	x3, x3, #0x3b8
   144fc:	mov	w2, w0
   14500:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14504:	add	x1, x1, #0x3c8
   14508:	mov	x0, x20
   1450c:	bl	81c0 <fprintf@plt>
   14510:	mov	w2, w19
   14514:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14518:	add	x1, x1, #0x508
   1451c:	mov	x0, x21
   14520:	bl	13d00 <scols_line_link_group@@SMARTCOLS_2.34+0x104>
   14524:	b	144bc <scols_line_link_group@@SMARTCOLS_2.34+0x8c0>
   14528:	stp	x29, x30, [sp, #-288]!
   1452c:	mov	x29, sp
   14530:	str	x19, [sp, #16]
   14534:	str	x1, [sp, #232]
   14538:	str	x2, [sp, #240]
   1453c:	str	x3, [sp, #248]
   14540:	str	x4, [sp, #256]
   14544:	str	x5, [sp, #264]
   14548:	str	x6, [sp, #272]
   1454c:	str	x7, [sp, #280]
   14550:	str	q0, [sp, #96]
   14554:	str	q1, [sp, #112]
   14558:	str	q2, [sp, #128]
   1455c:	str	q3, [sp, #144]
   14560:	str	q4, [sp, #160]
   14564:	str	q5, [sp, #176]
   14568:	str	q6, [sp, #192]
   1456c:	str	q7, [sp, #208]
   14570:	add	x1, sp, #0x120
   14574:	str	x1, [sp, #64]
   14578:	str	x1, [sp, #72]
   1457c:	add	x1, sp, #0xe0
   14580:	str	x1, [sp, #80]
   14584:	mov	w1, #0xffffffc8            	// #-56
   14588:	str	w1, [sp, #88]
   1458c:	mov	w1, #0xffffff80            	// #-128
   14590:	str	w1, [sp, #92]
   14594:	ldp	x2, x3, [sp, #64]
   14598:	stp	x2, x3, [sp, #32]
   1459c:	ldp	x2, x3, [sp, #80]
   145a0:	stp	x2, x3, [sp, #48]
   145a4:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   145a8:	ldr	x19, [x19, #4016]
   145ac:	add	x2, sp, #0x20
   145b0:	mov	x1, x0
   145b4:	ldr	x0, [x19]
   145b8:	bl	8070 <vfprintf@plt>
   145bc:	ldr	x1, [x19]
   145c0:	mov	w0, #0xa                   	// #10
   145c4:	bl	75a0 <fputc@plt>
   145c8:	ldr	x19, [sp, #16]
   145cc:	ldp	x29, x30, [sp], #288
   145d0:	ret

00000000000145d4 <scols_init_debug@@SMARTCOLS_2.25>:
   145d4:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   145d8:	ldr	x1, [x1, #4024]
   145dc:	ldr	w1, [x1]
   145e0:	cbnz	w1, 14940 <scols_init_debug@@SMARTCOLS_2.25+0x36c>
   145e4:	stp	x29, x30, [sp, #-112]!
   145e8:	mov	x29, sp
   145ec:	stp	x19, x20, [sp, #16]
   145f0:	mov	w19, w0
   145f4:	cbz	w0, 14608 <scols_init_debug@@SMARTCOLS_2.25+0x34>
   145f8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   145fc:	ldr	x0, [x0, #4024]
   14600:	str	w19, [x0]
   14604:	b	14634 <scols_init_debug@@SMARTCOLS_2.25+0x60>
   14608:	stp	x21, x22, [sp, #32]
   1460c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14610:	add	x0, x0, #0x538
   14614:	bl	80c0 <getenv@plt>
   14618:	mov	x20, x0
   1461c:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14620:	ldr	x1, [x1, #4024]
   14624:	ldr	w0, [x1]
   14628:	and	w21, w0, #0x2
   1462c:	tbz	w0, #1, 14660 <scols_init_debug@@SMARTCOLS_2.25+0x8c>
   14630:	ldp	x21, x22, [sp, #32]
   14634:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14638:	ldr	x0, [x0, #4024]
   1463c:	ldr	w0, [x0]
   14640:	cbnz	w0, 14778 <scols_init_debug@@SMARTCOLS_2.25+0x1a4>
   14644:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14648:	ldr	x0, [x0, #4024]
   1464c:	mov	w1, #0x2                   	// #2
   14650:	str	w1, [x0]
   14654:	ldp	x19, x20, [sp, #16]
   14658:	ldp	x29, x30, [sp], #112
   1465c:	ret
   14660:	cmp	w19, #0x0
   14664:	ccmp	x20, #0x0, #0x4, eq  // eq = none
   14668:	b.eq	14770 <scols_init_debug@@SMARTCOLS_2.25+0x19c>  // b.none
   1466c:	mov	w2, #0x0                   	// #0
   14670:	add	x1, sp, #0x68
   14674:	mov	x0, x20
   14678:	bl	7370 <strtoul@plt>
   1467c:	mov	w19, w0
   14680:	ldr	x0, [sp, #104]
   14684:	cbz	x0, 14750 <scols_init_debug@@SMARTCOLS_2.25+0x17c>
   14688:	ldrsb	w1, [x0]
   1468c:	cbz	w1, 14738 <scols_init_debug@@SMARTCOLS_2.25+0x164>
   14690:	str	x27, [sp, #80]
   14694:	mov	x0, x20
   14698:	bl	79f0 <strdup@plt>
   1469c:	mov	x27, x0
   146a0:	cbz	x0, 14764 <scols_init_debug@@SMARTCOLS_2.25+0x190>
   146a4:	stp	x23, x24, [sp, #48]
   146a8:	stp	x25, x26, [sp, #64]
   146ac:	mov	x22, x0
   146b0:	add	x25, sp, #0x68
   146b4:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   146b8:	add	x23, x23, #0x550
   146bc:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   146c0:	add	x24, x24, #0x530
   146c4:	adrp	x26, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   146c8:	b	146e0 <scols_init_debug@@SMARTCOLS_2.25+0x10c>
   146cc:	ldr	w0, [x19, #8]
   146d0:	orr	w21, w21, w0
   146d4:	mov	w0, #0xffff                	// #65535
   146d8:	cmp	w21, w0
   146dc:	b.eq	1471c <scols_init_debug@@SMARTCOLS_2.25+0x148>  // b.none
   146e0:	mov	x2, x25
   146e4:	mov	x1, x23
   146e8:	mov	x0, x22
   146ec:	bl	7710 <strtok_r@plt>
   146f0:	mov	x20, x0
   146f4:	cbz	x0, 1471c <scols_init_debug@@SMARTCOLS_2.25+0x148>
   146f8:	ldr	x22, [sp, #104]
   146fc:	mov	x1, x24
   14700:	add	x19, x26, #0x5e0
   14704:	mov	x0, x20
   14708:	bl	7b80 <strcmp@plt>
   1470c:	cbz	w0, 146cc <scols_init_debug@@SMARTCOLS_2.25+0xf8>
   14710:	ldr	x1, [x19, #24]!
   14714:	cbnz	x1, 14704 <scols_init_debug@@SMARTCOLS_2.25+0x130>
   14718:	b	146d4 <scols_init_debug@@SMARTCOLS_2.25+0x100>
   1471c:	mov	x0, x27
   14720:	bl	7c20 <free@plt>
   14724:	mov	w19, w21
   14728:	ldp	x23, x24, [sp, #48]
   1472c:	ldp	x25, x26, [sp, #64]
   14730:	ldr	x27, [sp, #80]
   14734:	b	14750 <scols_init_debug@@SMARTCOLS_2.25+0x17c>
   14738:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1473c:	add	x1, x1, #0x530
   14740:	bl	7b80 <strcmp@plt>
   14744:	cmp	w0, #0x0
   14748:	mov	w0, #0xffff                	// #65535
   1474c:	csel	w19, w19, w0, ne  // ne = any
   14750:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14754:	ldr	x0, [x0, #4024]
   14758:	str	w19, [x0]
   1475c:	ldp	x21, x22, [sp, #32]
   14760:	b	14634 <scols_init_debug@@SMARTCOLS_2.25+0x60>
   14764:	mov	w19, w21
   14768:	ldr	x27, [sp, #80]
   1476c:	b	14750 <scols_init_debug@@SMARTCOLS_2.25+0x17c>
   14770:	ldp	x21, x22, [sp, #32]
   14774:	b	145f8 <scols_init_debug@@SMARTCOLS_2.25+0x24>
   14778:	bl	7550 <getuid@plt>
   1477c:	mov	w19, w0
   14780:	bl	74c0 <geteuid@plt>
   14784:	cmp	w19, w0
   14788:	b.eq	14860 <scols_init_debug@@SMARTCOLS_2.25+0x28c>  // b.none
   1478c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14790:	ldr	x0, [x0, #4024]
   14794:	ldr	w1, [x0]
   14798:	orr	w1, w1, #0x1000000
   1479c:	str	w1, [x0]
   147a0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   147a4:	ldr	x0, [x0, #4016]
   147a8:	ldr	x19, [x0]
   147ac:	bl	76f0 <getpid@plt>
   147b0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   147b4:	add	x3, x3, #0x3b8
   147b8:	mov	w2, w0
   147bc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   147c0:	add	x1, x1, #0x558
   147c4:	mov	x0, x19
   147c8:	bl	81c0 <fprintf@plt>
   147cc:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   147d0:	ldr	x1, [x1, #4024]
   147d4:	ldr	w0, [x1]
   147d8:	orr	w0, w0, #0x2
   147dc:	str	w0, [x1]
   147e0:	sub	w0, w0, #0x2
   147e4:	cmp	w0, #0x1
   147e8:	b.ls	14808 <scols_init_debug@@SMARTCOLS_2.25+0x234>  // b.plast
   147ec:	str	xzr, [sp, #104]
   147f0:	add	x0, sp, #0x68
   147f4:	bl	7c30 <scols_get_library_version@plt>
   147f8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   147fc:	ldr	x0, [x0, #4024]
   14800:	ldr	w0, [x0]
   14804:	tbnz	w0, #1, 14878 <scols_init_debug@@SMARTCOLS_2.25+0x2a4>
   14808:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1480c:	ldr	x0, [x0, #4024]
   14810:	ldr	w0, [x0]
   14814:	tbz	w0, #0, 14654 <scols_init_debug@@SMARTCOLS_2.25+0x80>
   14818:	stp	x21, x22, [sp, #32]
   1481c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14820:	add	x2, x2, #0x538
   14824:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14828:	add	x1, x1, #0x5d0
   1482c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14830:	ldr	x0, [x0, #4016]
   14834:	ldr	x0, [x0]
   14838:	bl	81c0 <fprintf@plt>
   1483c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14840:	add	x2, x2, #0x530
   14844:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14848:	add	x19, x19, #0x5e0
   1484c:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14850:	add	x21, x21, #0x608
   14854:	adrp	x20, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   14858:	ldr	x20, [x20, #4016]
   1485c:	b	1491c <scols_init_debug@@SMARTCOLS_2.25+0x348>
   14860:	bl	7c50 <getgid@plt>
   14864:	mov	w19, w0
   14868:	bl	7480 <getegid@plt>
   1486c:	cmp	w19, w0
   14870:	b.ne	1478c <scols_init_debug@@SMARTCOLS_2.25+0x1b8>  // b.any
   14874:	b	147cc <scols_init_debug@@SMARTCOLS_2.25+0x1f8>
   14878:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1487c:	ldr	x0, [x0, #4016]
   14880:	ldr	x19, [x0]
   14884:	bl	76f0 <getpid@plt>
   14888:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1488c:	add	x4, x4, #0x4e8
   14890:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   14894:	add	x3, x3, #0x3b8
   14898:	mov	w2, w0
   1489c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   148a0:	add	x1, x1, #0x3c8
   148a4:	mov	x0, x19
   148a8:	bl	81c0 <fprintf@plt>
   148ac:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   148b0:	ldr	x19, [x19, #4024]
   148b4:	ldr	w1, [x19]
   148b8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   148bc:	add	x0, x0, #0x598
   148c0:	bl	14528 <scols_line_link_group@@SMARTCOLS_2.34+0x92c>
   148c4:	ldr	w0, [x19]
   148c8:	tbz	w0, #1, 14808 <scols_init_debug@@SMARTCOLS_2.25+0x234>
   148cc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   148d0:	ldr	x0, [x0, #4016]
   148d4:	ldr	x19, [x0]
   148d8:	bl	76f0 <getpid@plt>
   148dc:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   148e0:	add	x4, x4, #0x4e8
   148e4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   148e8:	add	x3, x3, #0x3b8
   148ec:	mov	w2, w0
   148f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   148f4:	add	x1, x1, #0x3c8
   148f8:	mov	x0, x19
   148fc:	bl	81c0 <fprintf@plt>
   14900:	ldr	x1, [sp, #104]
   14904:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14908:	add	x0, x0, #0x5b8
   1490c:	bl	14528 <scols_line_link_group@@SMARTCOLS_2.34+0x92c>
   14910:	b	14808 <scols_init_debug@@SMARTCOLS_2.25+0x234>
   14914:	ldr	x2, [x19, #24]!
   14918:	cbz	x2, 14938 <scols_init_debug@@SMARTCOLS_2.25+0x364>
   1491c:	ldr	x4, [x19, #16]
   14920:	cbz	x4, 14914 <scols_init_debug@@SMARTCOLS_2.25+0x340>
   14924:	ldr	w3, [x19, #8]
   14928:	mov	x1, x21
   1492c:	ldr	x0, [x20]
   14930:	bl	81c0 <fprintf@plt>
   14934:	b	14914 <scols_init_debug@@SMARTCOLS_2.25+0x340>
   14938:	ldp	x21, x22, [sp, #32]
   1493c:	b	14654 <scols_init_debug@@SMARTCOLS_2.25+0x80>
   14940:	ret
   14944:	stp	x29, x30, [sp, #-48]!
   14948:	mov	x29, sp
   1494c:	str	x19, [sp, #16]
   14950:	mov	w19, w0
   14954:	mov	w2, #0x0                   	// #0
   14958:	bl	7620 <lseek@plt>
   1495c:	tbnz	x0, #63, 14984 <scols_init_debug@@SMARTCOLS_2.25+0x3b0>
   14960:	mov	x2, #0x1                   	// #1
   14964:	add	x1, sp, #0x2f
   14968:	mov	w0, w19
   1496c:	bl	7e40 <read@plt>
   14970:	cmp	x0, #0x0
   14974:	cset	x0, gt
   14978:	ldr	x19, [sp, #16]
   1497c:	ldp	x29, x30, [sp], #48
   14980:	ret
   14984:	mov	x0, #0x0                   	// #0
   14988:	b	14978 <scols_init_debug@@SMARTCOLS_2.25+0x3a4>
   1498c:	stp	x29, x30, [sp, #-144]!
   14990:	mov	x29, sp
   14994:	add	x2, sp, #0x10
   14998:	mov	w1, w0
   1499c:	mov	w0, #0x0                   	// #0
   149a0:	bl	7ed0 <__fxstat@plt>
   149a4:	cbnz	w0, 149c0 <scols_init_debug@@SMARTCOLS_2.25+0x3ec>
   149a8:	ldr	w0, [sp, #32]
   149ac:	and	w0, w0, #0xf000
   149b0:	cmp	w0, #0x6, lsl #12
   149b4:	cset	w0, eq  // eq = none
   149b8:	ldp	x29, x30, [sp], #144
   149bc:	ret
   149c0:	mov	w0, #0x0                   	// #0
   149c4:	b	149b8 <scols_init_debug@@SMARTCOLS_2.25+0x3e4>
   149c8:	stp	x29, x30, [sp, #-64]!
   149cc:	mov	x29, sp
   149d0:	stp	x19, x20, [sp, #16]
   149d4:	stp	x21, x22, [sp, #32]
   149d8:	str	x23, [sp, #48]
   149dc:	mov	w22, w0
   149e0:	mov	x20, #0x0                   	// #0
   149e4:	mov	x19, #0x400                 	// #1024
   149e8:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
   149ec:	mov	x21, #0xffffffffffffffff    	// #-1
   149f0:	mov	x1, x19
   149f4:	mov	w0, w22
   149f8:	bl	14944 <scols_init_debug@@SMARTCOLS_2.25+0x370>
   149fc:	cbz	x0, 14a1c <scols_init_debug@@SMARTCOLS_2.25+0x448>
   14a00:	cmn	x19, #0x1
   14a04:	b.eq	14a78 <scols_init_debug@@SMARTCOLS_2.25+0x4a4>  // b.none
   14a08:	lsl	x0, x19, #1
   14a0c:	cmp	x19, x23
   14a10:	mov	x20, x19
   14a14:	csel	x19, x0, x21, ls  // ls = plast
   14a18:	b	149f0 <scols_init_debug@@SMARTCOLS_2.25+0x41c>
   14a1c:	sub	x0, x19, #0x1
   14a20:	cmp	x20, x0
   14a24:	b.cs	14a54 <scols_init_debug@@SMARTCOLS_2.25+0x480>  // b.hs, b.nlast
   14a28:	add	x21, x19, x20
   14a2c:	lsr	x21, x21, #1
   14a30:	mov	x1, x21
   14a34:	mov	w0, w22
   14a38:	bl	14944 <scols_init_debug@@SMARTCOLS_2.25+0x370>
   14a3c:	cmp	x0, #0x0
   14a40:	csel	x19, x19, x21, ne  // ne = any
   14a44:	csel	x20, x21, x20, ne  // ne = any
   14a48:	sub	x0, x19, #0x1
   14a4c:	cmp	x0, x20
   14a50:	b.hi	14a28 <scols_init_debug@@SMARTCOLS_2.25+0x454>  // b.pmore
   14a54:	mov	x1, #0x0                   	// #0
   14a58:	mov	w0, w22
   14a5c:	bl	14944 <scols_init_debug@@SMARTCOLS_2.25+0x370>
   14a60:	add	x0, x20, #0x1
   14a64:	ldp	x19, x20, [sp, #16]
   14a68:	ldp	x21, x22, [sp, #32]
   14a6c:	ldr	x23, [sp, #48]
   14a70:	ldp	x29, x30, [sp], #64
   14a74:	ret
   14a78:	mov	x0, #0xffffffffffffffff    	// #-1
   14a7c:	b	14a64 <scols_init_debug@@SMARTCOLS_2.25+0x490>
   14a80:	stp	x29, x30, [sp, #-160]!
   14a84:	mov	x29, sp
   14a88:	stp	x19, x20, [sp, #16]
   14a8c:	mov	w20, w0
   14a90:	mov	x19, x1
   14a94:	mov	x2, x1
   14a98:	mov	x1, #0x1272                	// #4722
   14a9c:	movk	x1, #0x8008, lsl #16
   14aa0:	bl	8200 <ioctl@plt>
   14aa4:	tbnz	w0, #31, 14ab8 <scols_init_debug@@SMARTCOLS_2.25+0x4e4>
   14aa8:	mov	w0, #0x0                   	// #0
   14aac:	ldp	x19, x20, [sp, #16]
   14ab0:	ldp	x29, x30, [sp], #160
   14ab4:	ret
   14ab8:	add	x2, sp, #0x20
   14abc:	mov	x1, #0x1260                	// #4704
   14ac0:	mov	w0, w20
   14ac4:	bl	8200 <ioctl@plt>
   14ac8:	tbnz	w0, #31, 14ae0 <scols_init_debug@@SMARTCOLS_2.25+0x50c>
   14acc:	ldr	x0, [sp, #32]
   14ad0:	lsl	x0, x0, #9
   14ad4:	str	x0, [x19]
   14ad8:	mov	w0, #0x0                   	// #0
   14adc:	b	14aac <scols_init_debug@@SMARTCOLS_2.25+0x4d8>
   14ae0:	add	x2, sp, #0x20
   14ae4:	mov	x1, #0x204                 	// #516
   14ae8:	movk	x1, #0x8020, lsl #16
   14aec:	mov	w0, w20
   14af0:	bl	8200 <ioctl@plt>
   14af4:	tbnz	w0, #31, 14b0c <scols_init_debug@@SMARTCOLS_2.25+0x538>
   14af8:	ldr	w0, [sp, #32]
   14afc:	lsl	x0, x0, #9
   14b00:	str	x0, [x19]
   14b04:	mov	w0, #0x0                   	// #0
   14b08:	b	14aac <scols_init_debug@@SMARTCOLS_2.25+0x4d8>
   14b0c:	add	x2, sp, #0x20
   14b10:	mov	w1, w20
   14b14:	mov	w0, #0x0                   	// #0
   14b18:	bl	7ed0 <__fxstat@plt>
   14b1c:	cbnz	w0, 14b30 <scols_init_debug@@SMARTCOLS_2.25+0x55c>
   14b20:	ldr	w1, [sp, #48]
   14b24:	and	w1, w1, #0xf000
   14b28:	cmp	w1, #0x8, lsl #12
   14b2c:	b.eq	14b58 <scols_init_debug@@SMARTCOLS_2.25+0x584>  // b.none
   14b30:	ldr	w1, [sp, #48]
   14b34:	and	w1, w1, #0xf000
   14b38:	mov	w0, #0xffffffff            	// #-1
   14b3c:	cmp	w1, #0x6, lsl #12
   14b40:	b.ne	14aac <scols_init_debug@@SMARTCOLS_2.25+0x4d8>  // b.any
   14b44:	mov	w0, w20
   14b48:	bl	149c8 <scols_init_debug@@SMARTCOLS_2.25+0x3f4>
   14b4c:	str	x0, [x19]
   14b50:	mov	w0, #0x0                   	// #0
   14b54:	b	14aac <scols_init_debug@@SMARTCOLS_2.25+0x4d8>
   14b58:	ldr	x1, [sp, #80]
   14b5c:	str	x1, [x19]
   14b60:	b	14aac <scols_init_debug@@SMARTCOLS_2.25+0x4d8>
   14b64:	stp	x29, x30, [sp, #-48]!
   14b68:	mov	x29, sp
   14b6c:	str	x19, [sp, #16]
   14b70:	mov	x19, x1
   14b74:	add	x1, sp, #0x28
   14b78:	bl	14a80 <scols_init_debug@@SMARTCOLS_2.25+0x4ac>
   14b7c:	cbnz	w0, 14b98 <scols_init_debug@@SMARTCOLS_2.25+0x5c4>
   14b80:	ldr	x1, [sp, #40]
   14b84:	lsr	x1, x1, #9
   14b88:	str	x1, [x19]
   14b8c:	ldr	x19, [sp, #16]
   14b90:	ldp	x29, x30, [sp], #48
   14b94:	ret
   14b98:	mov	w0, #0xffffffff            	// #-1
   14b9c:	b	14b8c <scols_init_debug@@SMARTCOLS_2.25+0x5b8>
   14ba0:	stp	x29, x30, [sp, #-16]!
   14ba4:	mov	x29, sp
   14ba8:	mov	x2, x1
   14bac:	mov	x1, #0x1268                	// #4712
   14bb0:	bl	8200 <ioctl@plt>
   14bb4:	asr	w0, w0, #31
   14bb8:	ldp	x29, x30, [sp], #16
   14bbc:	ret
   14bc0:	stp	x29, x30, [sp, #-32]!
   14bc4:	mov	x29, sp
   14bc8:	str	x1, [sp, #24]
   14bcc:	add	x2, sp, #0x18
   14bd0:	mov	x1, #0x127b                	// #4731
   14bd4:	bl	8200 <ioctl@plt>
   14bd8:	asr	w0, w0, #31
   14bdc:	ldp	x29, x30, [sp], #32
   14be0:	ret
   14be4:	stp	x29, x30, [sp, #-32]!
   14be8:	mov	x29, sp
   14bec:	add	x2, sp, #0x1c
   14bf0:	mov	x1, #0x127a                	// #4730
   14bf4:	bl	8200 <ioctl@plt>
   14bf8:	tbnz	w0, #31, 14c10 <scols_init_debug@@SMARTCOLS_2.25+0x63c>
   14bfc:	ldr	w0, [sp, #28]
   14c00:	cmp	w0, #0x0
   14c04:	cset	w0, ne  // ne = any
   14c08:	ldp	x29, x30, [sp], #32
   14c0c:	ret
   14c10:	mov	w0, #0x0                   	// #0
   14c14:	b	14c08 <scols_init_debug@@SMARTCOLS_2.25+0x634>
   14c18:	stp	x29, x30, [sp, #-176]!
   14c1c:	mov	x29, sp
   14c20:	stp	x19, x20, [sp, #16]
   14c24:	str	x21, [sp, #32]
   14c28:	mov	x20, x0
   14c2c:	mov	x21, x1
   14c30:	mov	w1, w2
   14c34:	ldr	w2, [x0, #16]
   14c38:	and	w2, w2, #0xf000
   14c3c:	cmp	w2, #0x6, lsl #12
   14c40:	b.eq	14c68 <scols_init_debug@@SMARTCOLS_2.25+0x694>  // b.none
   14c44:	mov	x0, x21
   14c48:	bl	77d0 <open@plt>
   14c4c:	mov	w19, w0
   14c50:	tbz	w19, #31, 14c7c <scols_init_debug@@SMARTCOLS_2.25+0x6a8>
   14c54:	mov	w0, w19
   14c58:	ldp	x19, x20, [sp, #16]
   14c5c:	ldr	x21, [sp, #32]
   14c60:	ldp	x29, x30, [sp], #176
   14c64:	ret
   14c68:	orr	w1, w1, #0x80
   14c6c:	mov	x0, x21
   14c70:	bl	77d0 <open@plt>
   14c74:	mov	w19, w0
   14c78:	b	14c50 <scols_init_debug@@SMARTCOLS_2.25+0x67c>
   14c7c:	add	x2, sp, #0x30
   14c80:	mov	w1, w19
   14c84:	mov	w0, #0x0                   	// #0
   14c88:	bl	7ed0 <__fxstat@plt>
   14c8c:	tbnz	w0, #31, 14cec <scols_init_debug@@SMARTCOLS_2.25+0x718>
   14c90:	ldr	x0, [x20]
   14c94:	ldr	x1, [sp, #48]
   14c98:	cmp	x1, x0
   14c9c:	b.ne	14cec <scols_init_debug@@SMARTCOLS_2.25+0x718>  // b.any
   14ca0:	ldr	x0, [x20, #8]
   14ca4:	ldr	x1, [sp, #56]
   14ca8:	cmp	x1, x0
   14cac:	b.ne	14cec <scols_init_debug@@SMARTCOLS_2.25+0x718>  // b.any
   14cb0:	ldr	w0, [x20, #16]
   14cb4:	and	w0, w0, #0xf000
   14cb8:	cmp	w0, #0x6, lsl #12
   14cbc:	b.ne	14c54 <scols_init_debug@@SMARTCOLS_2.25+0x680>  // b.any
   14cc0:	mov	w0, w19
   14cc4:	bl	14be4 <scols_init_debug@@SMARTCOLS_2.25+0x610>
   14cc8:	cbz	w0, 14c54 <scols_init_debug@@SMARTCOLS_2.25+0x680>
   14ccc:	mov	w2, #0x5                   	// #5
   14cd0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14cd4:	add	x1, x1, #0x700
   14cd8:	mov	x0, #0x0                   	// #0
   14cdc:	bl	7f10 <dcgettext@plt>
   14ce0:	mov	x1, x21
   14ce4:	bl	7e30 <warnx@plt>
   14ce8:	b	14c54 <scols_init_debug@@SMARTCOLS_2.25+0x680>
   14cec:	mov	w0, w19
   14cf0:	bl	7a30 <close@plt>
   14cf4:	bl	80a0 <__errno_location@plt>
   14cf8:	mov	w1, #0x4d                  	// #77
   14cfc:	str	w1, [x0]
   14d00:	mov	w19, #0xffffffff            	// #-1
   14d04:	b	14c54 <scols_init_debug@@SMARTCOLS_2.25+0x680>
   14d08:	stp	x29, x30, [sp, #-16]!
   14d0c:	mov	x29, sp
   14d10:	mov	x2, #0x0                   	// #0
   14d14:	mov	x1, #0x5331                	// #21297
   14d18:	bl	8200 <ioctl@plt>
   14d1c:	cmp	w0, #0x0
   14d20:	csel	w0, w0, wzr, ge  // ge = tcont
   14d24:	ldp	x29, x30, [sp], #16
   14d28:	ret
   14d2c:	stp	x29, x30, [sp, #-48]!
   14d30:	mov	x29, sp
   14d34:	stp	x19, x20, [sp, #16]
   14d38:	mov	x20, x1
   14d3c:	mov	x19, x2
   14d40:	add	x2, sp, #0x20
   14d44:	mov	x1, #0x301                 	// #769
   14d48:	bl	8200 <ioctl@plt>
   14d4c:	cbnz	w0, 14d6c <scols_init_debug@@SMARTCOLS_2.25+0x798>
   14d50:	ldrb	w1, [sp, #32]
   14d54:	str	w1, [x20]
   14d58:	ldrb	w1, [sp, #33]
   14d5c:	str	w1, [x19]
   14d60:	ldp	x19, x20, [sp, #16]
   14d64:	ldp	x29, x30, [sp], #48
   14d68:	ret
   14d6c:	mov	w0, #0xffffffff            	// #-1
   14d70:	b	14d60 <scols_init_debug@@SMARTCOLS_2.25+0x78c>
   14d74:	cmp	w0, #0x7
   14d78:	b.eq	14e60 <scols_init_debug@@SMARTCOLS_2.25+0x88c>  // b.none
   14d7c:	cmp	w0, #0x7
   14d80:	b.gt	14df0 <scols_init_debug@@SMARTCOLS_2.25+0x81c>
   14d84:	cmp	w0, #0x3
   14d88:	b.eq	14e6c <scols_init_debug@@SMARTCOLS_2.25+0x898>  // b.none
   14d8c:	cmp	w0, #0x3
   14d90:	b.le	14db0 <scols_init_debug@@SMARTCOLS_2.25+0x7dc>
   14d94:	cmp	w0, #0x5
   14d98:	b.eq	14e8c <scols_init_debug@@SMARTCOLS_2.25+0x8b8>  // b.none
   14d9c:	cmp	w0, #0x6
   14da0:	b.ne	14ddc <scols_init_debug@@SMARTCOLS_2.25+0x808>  // b.any
   14da4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14da8:	add	x0, x0, #0x740
   14dac:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14db0:	cmp	w0, #0x1
   14db4:	b.eq	14e78 <scols_init_debug@@SMARTCOLS_2.25+0x8a4>  // b.none
   14db8:	cmp	w0, #0x2
   14dbc:	b.ne	14dcc <scols_init_debug@@SMARTCOLS_2.25+0x7f8>  // b.any
   14dc0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14dc4:	add	x0, x0, #0x798
   14dc8:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14dcc:	cbnz	w0, 14e84 <scols_init_debug@@SMARTCOLS_2.25+0x8b0>
   14dd0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14dd4:	add	x0, x0, #0x748
   14dd8:	ret
   14ddc:	cmp	w0, #0x4
   14de0:	b.ne	14e98 <scols_init_debug@@SMARTCOLS_2.25+0x8c4>  // b.any
   14de4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14de8:	add	x0, x0, #0x778
   14dec:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14df0:	cmp	w0, #0xd
   14df4:	b.eq	14ea0 <scols_init_debug@@SMARTCOLS_2.25+0x8cc>  // b.none
   14df8:	cmp	w0, #0xd
   14dfc:	b.le	14e1c <scols_init_debug@@SMARTCOLS_2.25+0x848>
   14e00:	cmp	w0, #0x11
   14e04:	b.eq	14ec0 <scols_init_debug@@SMARTCOLS_2.25+0x8ec>  // b.none
   14e08:	cmp	w0, #0x7f
   14e0c:	b.ne	14e4c <scols_init_debug@@SMARTCOLS_2.25+0x878>  // b.any
   14e10:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14e14:	add	x0, x0, #0x780
   14e18:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14e1c:	cmp	w0, #0x9
   14e20:	b.eq	14eac <scols_init_debug@@SMARTCOLS_2.25+0x8d8>  // b.none
   14e24:	cmp	w0, #0xc
   14e28:	b.ne	14e38 <scols_init_debug@@SMARTCOLS_2.25+0x864>  // b.any
   14e2c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14e30:	add	x0, x0, #0x758
   14e34:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14e38:	cmp	w0, #0x8
   14e3c:	b.ne	14eb8 <scols_init_debug@@SMARTCOLS_2.25+0x8e4>  // b.any
   14e40:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14e44:	add	x0, x0, #0x788
   14e48:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14e4c:	cmp	w0, #0xe
   14e50:	b.ne	14ecc <scols_init_debug@@SMARTCOLS_2.25+0x8f8>  // b.any
   14e54:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14e58:	add	x0, x0, #0x7a0
   14e5c:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14e60:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14e64:	add	x0, x0, #0x738
   14e68:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14e6c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14e70:	add	x0, x0, #0x720
   14e74:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14e78:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14e7c:	add	x0, x0, #0x730
   14e80:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14e84:	mov	x0, #0x0                   	// #0
   14e88:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14e8c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14e90:	add	x0, x0, #0x750
   14e94:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14e98:	mov	x0, #0x0                   	// #0
   14e9c:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14ea0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14ea4:	add	x0, x0, #0x760
   14ea8:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14eac:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14eb0:	add	x0, x0, #0x770
   14eb4:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14eb8:	mov	x0, #0x0                   	// #0
   14ebc:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14ec0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14ec4:	add	x0, x0, #0x790
   14ec8:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14ecc:	mov	x0, #0x0                   	// #0
   14ed0:	b	14dd8 <scols_init_debug@@SMARTCOLS_2.25+0x804>
   14ed4:	stp	x29, x30, [sp, #-176]!
   14ed8:	mov	x29, sp
   14edc:	stp	x19, x20, [sp, #16]
   14ee0:	stp	x21, x22, [sp, #32]
   14ee4:	mov	x22, x0
   14ee8:	mov	x21, x1
   14eec:	mov	w1, #0x2f                  	// #47
   14ef0:	bl	7a60 <strrchr@plt>
   14ef4:	str	xzr, [x21]
   14ef8:	cbz	x0, 14f64 <scols_init_debug@@SMARTCOLS_2.25+0x990>
   14efc:	mov	x19, x0
   14f00:	mov	x2, #0x4                   	// #4
   14f04:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14f08:	add	x1, x1, #0x7a8
   14f0c:	bl	7850 <strncmp@plt>
   14f10:	mov	w20, w0
   14f14:	cbnz	w0, 14f6c <scols_init_debug@@SMARTCOLS_2.25+0x998>
   14f18:	bl	7bb0 <__ctype_b_loc@plt>
   14f1c:	ldrsb	x1, [x19, #4]
   14f20:	ldr	x0, [x0]
   14f24:	ldrh	w0, [x0, x1, lsl #1]
   14f28:	tbz	w0, #11, 14f70 <scols_init_debug@@SMARTCOLS_2.25+0x99c>
   14f2c:	add	x2, sp, #0x30
   14f30:	mov	x1, x22
   14f34:	mov	w0, #0x0                   	// #0
   14f38:	bl	80e0 <__xstat@plt>
   14f3c:	cbnz	w0, 14f70 <scols_init_debug@@SMARTCOLS_2.25+0x99c>
   14f40:	ldr	w1, [sp, #64]
   14f44:	and	w1, w1, #0xf000
   14f48:	mov	w20, w0
   14f4c:	cmp	w1, #0x6, lsl #12
   14f50:	b.ne	14f70 <scols_init_debug@@SMARTCOLS_2.25+0x99c>  // b.any
   14f54:	add	x19, x19, #0x1
   14f58:	str	x19, [x21]
   14f5c:	mov	w20, #0x1                   	// #1
   14f60:	b	14f70 <scols_init_debug@@SMARTCOLS_2.25+0x99c>
   14f64:	mov	w20, #0x0                   	// #0
   14f68:	b	14f70 <scols_init_debug@@SMARTCOLS_2.25+0x99c>
   14f6c:	mov	w20, #0x0                   	// #0
   14f70:	mov	w0, w20
   14f74:	ldp	x19, x20, [sp, #16]
   14f78:	ldp	x21, x22, [sp, #32]
   14f7c:	ldp	x29, x30, [sp], #176
   14f80:	ret
   14f84:	sub	sp, sp, #0x230
   14f88:	stp	x29, x30, [sp]
   14f8c:	mov	x29, sp
   14f90:	stp	x19, x20, [sp, #16]
   14f94:	mov	x4, x1
   14f98:	cbz	x1, 1508c <scols_init_debug@@SMARTCOLS_2.25+0xab8>
   14f9c:	mov	x20, x0
   14fa0:	ldrsb	w0, [x1]
   14fa4:	cbz	w0, 15094 <scols_init_debug@@SMARTCOLS_2.25+0xac0>
   14fa8:	str	x21, [sp, #32]
   14fac:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14fb0:	add	x0, x0, #0x590
   14fb4:	cmp	x20, #0x0
   14fb8:	csel	x20, x0, x20, eq  // eq = none
   14fbc:	add	x19, sp, #0x130
   14fc0:	mov	x3, x20
   14fc4:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14fc8:	add	x2, x2, #0x7b0
   14fcc:	mov	x1, #0x100                 	// #256
   14fd0:	mov	x0, x19
   14fd4:	bl	7650 <snprintf@plt>
   14fd8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   14fdc:	add	x1, x1, #0x7c8
   14fe0:	mov	x0, x19
   14fe4:	bl	7720 <fopen@plt>
   14fe8:	mov	x21, x0
   14fec:	cbz	x0, 1509c <scols_init_debug@@SMARTCOLS_2.25+0xac8>
   14ff0:	mov	x2, x0
   14ff4:	mov	w1, #0xf4                  	// #244
   14ff8:	add	x0, sp, #0x38
   14ffc:	bl	81d0 <fgets@plt>
   15000:	mov	x19, x0
   15004:	cbz	x0, 1501c <scols_init_debug@@SMARTCOLS_2.25+0xa48>
   15008:	add	x0, sp, #0x38
   1500c:	bl	7380 <strlen@plt>
   15010:	mov	x19, #0x0                   	// #0
   15014:	cmp	x0, #0x1
   15018:	b.hi	1503c <scols_init_debug@@SMARTCOLS_2.25+0xa68>  // b.pmore
   1501c:	mov	x0, x21
   15020:	bl	76d0 <fclose@plt>
   15024:	ldr	x21, [sp, #32]
   15028:	mov	x0, x19
   1502c:	ldp	x19, x20, [sp, #16]
   15030:	ldp	x29, x30, [sp]
   15034:	add	sp, sp, #0x230
   15038:	ret
   1503c:	add	x1, sp, #0x37
   15040:	strb	wzr, [x1, x0]
   15044:	add	x3, sp, #0x38
   15048:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1504c:	add	x2, x2, #0x7d0
   15050:	mov	x1, #0x100                 	// #256
   15054:	add	x0, sp, #0x130
   15058:	bl	7650 <snprintf@plt>
   1505c:	cbz	x20, 15068 <scols_init_debug@@SMARTCOLS_2.25+0xa94>
   15060:	ldrsb	w0, [x20]
   15064:	cbnz	w0, 1507c <scols_init_debug@@SMARTCOLS_2.25+0xaa8>
   15068:	mov	w1, #0x0                   	// #0
   1506c:	add	x0, sp, #0x130
   15070:	bl	7af0 <access@plt>
   15074:	mov	x19, #0x0                   	// #0
   15078:	cbnz	w0, 1501c <scols_init_debug@@SMARTCOLS_2.25+0xa48>
   1507c:	add	x0, sp, #0x130
   15080:	bl	79f0 <strdup@plt>
   15084:	mov	x19, x0
   15088:	b	1501c <scols_init_debug@@SMARTCOLS_2.25+0xa48>
   1508c:	mov	x19, x1
   15090:	b	15028 <scols_init_debug@@SMARTCOLS_2.25+0xa54>
   15094:	mov	x19, #0x0                   	// #0
   15098:	b	15028 <scols_init_debug@@SMARTCOLS_2.25+0xa54>
   1509c:	mov	x19, x0
   150a0:	ldr	x21, [sp, #32]
   150a4:	b	15028 <scols_init_debug@@SMARTCOLS_2.25+0xa54>
   150a8:	stp	x29, x30, [sp, #-16]!
   150ac:	mov	x29, sp
   150b0:	mov	x1, x0
   150b4:	mov	x0, #0x0                   	// #0
   150b8:	bl	14f84 <scols_init_debug@@SMARTCOLS_2.25+0x9b0>
   150bc:	ldp	x29, x30, [sp], #16
   150c0:	ret
   150c4:	mov	x12, #0x1030                	// #4144
   150c8:	sub	sp, sp, x12
   150cc:	stp	x29, x30, [sp]
   150d0:	mov	x29, sp
   150d4:	stp	x19, x20, [sp, #16]
   150d8:	cbz	x0, 15148 <scols_init_debug@@SMARTCOLS_2.25+0xb74>
   150dc:	mov	x19, x0
   150e0:	ldrsb	w0, [x0]
   150e4:	cmp	w0, #0x2f
   150e8:	b.eq	15148 <scols_init_debug@@SMARTCOLS_2.25+0xb74>  // b.none
   150ec:	mov	x1, #0x1000                	// #4096
   150f0:	add	x0, sp, #0x30
   150f4:	bl	7310 <getcwd@plt>
   150f8:	mov	x20, x0
   150fc:	cbz	x0, 15130 <scols_init_debug@@SMARTCOLS_2.25+0xb5c>
   15100:	mov	x2, #0x2                   	// #2
   15104:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   15108:	add	x1, x1, #0x7e0
   1510c:	mov	x0, x19
   15110:	bl	7850 <strncmp@plt>
   15114:	cbnz	w0, 151bc <scols_init_debug@@SMARTCOLS_2.25+0xbe8>
   15118:	add	x19, x19, #0x2
   1511c:	ldrsb	w0, [x19]
   15120:	cbnz	w0, 1515c <scols_init_debug@@SMARTCOLS_2.25+0xb88>
   15124:	add	x0, sp, #0x30
   15128:	bl	79f0 <strdup@plt>
   1512c:	mov	x20, x0
   15130:	mov	x0, x20
   15134:	ldp	x19, x20, [sp, #16]
   15138:	ldp	x29, x30, [sp]
   1513c:	mov	x12, #0x1030                	// #4144
   15140:	add	sp, sp, x12
   15144:	ret
   15148:	bl	80a0 <__errno_location@plt>
   1514c:	mov	w1, #0x16                  	// #22
   15150:	str	w1, [x0]
   15154:	mov	x20, #0x0                   	// #0
   15158:	b	15130 <scols_init_debug@@SMARTCOLS_2.25+0xb5c>
   1515c:	stp	x21, x22, [sp, #32]
   15160:	add	x0, sp, #0x30
   15164:	bl	7380 <strlen@plt>
   15168:	mov	x21, x0
   1516c:	mov	x0, x19
   15170:	bl	7380 <strlen@plt>
   15174:	mov	x22, x0
   15178:	add	x0, x21, x0
   1517c:	add	x0, x0, #0x2
   15180:	bl	7760 <malloc@plt>
   15184:	mov	x20, x0
   15188:	cbz	x0, 151d4 <scols_init_debug@@SMARTCOLS_2.25+0xc00>
   1518c:	mov	x2, x21
   15190:	add	x1, sp, #0x30
   15194:	bl	72c0 <memcpy@plt>
   15198:	add	x0, x20, x21
   1519c:	mov	w1, #0x2f                  	// #47
   151a0:	strb	w1, [x20, x21]
   151a4:	add	x2, x22, #0x1
   151a8:	mov	x1, x19
   151ac:	add	x0, x0, #0x1
   151b0:	bl	72c0 <memcpy@plt>
   151b4:	ldp	x21, x22, [sp, #32]
   151b8:	b	15130 <scols_init_debug@@SMARTCOLS_2.25+0xb5c>
   151bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   151c0:	add	x1, x1, #0x5d0
   151c4:	mov	x0, x19
   151c8:	bl	7b80 <strcmp@plt>
   151cc:	cbnz	w0, 1511c <scols_init_debug@@SMARTCOLS_2.25+0xb48>
   151d0:	b	15124 <scols_init_debug@@SMARTCOLS_2.25+0xb50>
   151d4:	ldp	x21, x22, [sp, #32]
   151d8:	b	15130 <scols_init_debug@@SMARTCOLS_2.25+0xb5c>
   151dc:	stp	x29, x30, [sp, #-48]!
   151e0:	mov	x29, sp
   151e4:	stp	x19, x20, [sp, #16]
   151e8:	mov	x19, x0
   151ec:	cbz	x0, 1525c <scols_init_debug@@SMARTCOLS_2.25+0xc88>
   151f0:	ldrsb	w0, [x0]
   151f4:	mov	x20, #0x0                   	// #0
   151f8:	cbz	w0, 1521c <scols_init_debug@@SMARTCOLS_2.25+0xc48>
   151fc:	mov	x1, #0x0                   	// #0
   15200:	mov	x0, x19
   15204:	bl	7f30 <realpath@plt>
   15208:	mov	x20, x0
   1520c:	cbz	x0, 1522c <scols_init_debug@@SMARTCOLS_2.25+0xc58>
   15210:	add	x1, sp, #0x28
   15214:	bl	14ed4 <scols_init_debug@@SMARTCOLS_2.25+0x900>
   15218:	cbnz	w0, 1523c <scols_init_debug@@SMARTCOLS_2.25+0xc68>
   1521c:	mov	x0, x20
   15220:	ldp	x19, x20, [sp, #16]
   15224:	ldp	x29, x30, [sp], #48
   15228:	ret
   1522c:	mov	x0, x19
   15230:	bl	79f0 <strdup@plt>
   15234:	mov	x20, x0
   15238:	b	1521c <scols_init_debug@@SMARTCOLS_2.25+0xc48>
   1523c:	ldr	x0, [sp, #40]
   15240:	bl	150a8 <scols_init_debug@@SMARTCOLS_2.25+0xad4>
   15244:	mov	x19, x0
   15248:	cbz	x0, 1521c <scols_init_debug@@SMARTCOLS_2.25+0xc48>
   1524c:	mov	x0, x20
   15250:	bl	7c20 <free@plt>
   15254:	mov	x20, x19
   15258:	b	1521c <scols_init_debug@@SMARTCOLS_2.25+0xc48>
   1525c:	mov	x20, x0
   15260:	b	1521c <scols_init_debug@@SMARTCOLS_2.25+0xc48>
   15264:	stp	x29, x30, [sp, #-128]!
   15268:	mov	x29, sp
   1526c:	stp	x19, x20, [sp, #16]
   15270:	mov	x19, x0
   15274:	cbz	x0, 15654 <scols_init_debug@@SMARTCOLS_2.25+0x1080>
   15278:	ldrsb	w0, [x0]
   1527c:	cbz	w0, 15650 <scols_init_debug@@SMARTCOLS_2.25+0x107c>
   15280:	add	x0, sp, #0x78
   15284:	bl	7560 <pipe@plt>
   15288:	mov	w20, w0
   1528c:	cbnz	w0, 15664 <scols_init_debug@@SMARTCOLS_2.25+0x1090>
   15290:	stp	x21, x22, [sp, #32]
   15294:	bl	7600 <fork@plt>
   15298:	mov	w21, w0
   1529c:	cmn	w0, #0x1
   152a0:	b.eq	152ec <scols_init_debug@@SMARTCOLS_2.25+0xd18>  // b.none
   152a4:	stp	x23, x24, [sp, #48]
   152a8:	stp	x25, x26, [sp, #64]
   152ac:	stp	x27, x28, [sp, #80]
   152b0:	cbz	w0, 15308 <scols_init_debug@@SMARTCOLS_2.25+0xd34>
   152b4:	ldr	w0, [sp, #124]
   152b8:	bl	7a30 <close@plt>
   152bc:	mov	w0, #0xffffffff            	// #-1
   152c0:	str	w0, [sp, #124]
   152c4:	ldr	w25, [sp, #120]
   152c8:	str	xzr, [sp, #112]
   152cc:	mov	w24, w20
   152d0:	mov	x23, #0x0                   	// #0
   152d4:	mov	x19, #0x8                   	// #8
   152d8:	add	x22, sp, #0x70
   152dc:	mov	x27, #0xb280                	// #45696
   152e0:	movk	x27, #0xee6, lsl #16
   152e4:	add	x26, sp, #0x60
   152e8:	b	15534 <scols_init_debug@@SMARTCOLS_2.25+0xf60>
   152ec:	ldr	w0, [sp, #120]
   152f0:	bl	7a30 <close@plt>
   152f4:	ldr	w0, [sp, #124]
   152f8:	bl	7a30 <close@plt>
   152fc:	mov	x19, #0x0                   	// #0
   15300:	ldp	x21, x22, [sp, #32]
   15304:	b	15654 <scols_init_debug@@SMARTCOLS_2.25+0x1080>
   15308:	ldr	w0, [sp, #120]
   1530c:	bl	7a30 <close@plt>
   15310:	mov	w0, #0xffffffff            	// #-1
   15314:	str	w0, [sp, #120]
   15318:	bl	80a0 <__errno_location@plt>
   1531c:	mov	x20, x0
   15320:	str	wzr, [x0]
   15324:	bl	7c50 <getgid@plt>
   15328:	bl	7ae0 <setgid@plt>
   1532c:	tbz	w0, #31, 15348 <scols_init_debug@@SMARTCOLS_2.25+0xd74>
   15330:	ldr	w0, [x20]
   15334:	cbz	w0, 153a4 <scols_init_debug@@SMARTCOLS_2.25+0xdd0>
   15338:	neg	w0, w0
   1533c:	sxtw	x0, w0
   15340:	mov	x22, #0x0                   	// #0
   15344:	b	153ac <scols_init_debug@@SMARTCOLS_2.25+0xdd8>
   15348:	bl	7550 <getuid@plt>
   1534c:	bl	7330 <setuid@plt>
   15350:	tbnz	w0, #31, 15330 <scols_init_debug@@SMARTCOLS_2.25+0xd5c>
   15354:	str	xzr, [sp, #96]
   15358:	mov	x1, #0x0                   	// #0
   1535c:	mov	x0, x19
   15360:	bl	7f30 <realpath@plt>
   15364:	mov	x22, x0
   15368:	cbz	x0, 15330 <scols_init_debug@@SMARTCOLS_2.25+0xd5c>
   1536c:	add	x1, sp, #0x60
   15370:	bl	14ed4 <scols_init_debug@@SMARTCOLS_2.25+0x900>
   15374:	cbnz	w0, 15384 <scols_init_debug@@SMARTCOLS_2.25+0xdb0>
   15378:	mov	x0, x22
   1537c:	bl	7380 <strlen@plt>
   15380:	b	153ac <scols_init_debug@@SMARTCOLS_2.25+0xdd8>
   15384:	ldr	x0, [sp, #96]
   15388:	bl	150a8 <scols_init_debug@@SMARTCOLS_2.25+0xad4>
   1538c:	mov	x19, x0
   15390:	cbz	x0, 15378 <scols_init_debug@@SMARTCOLS_2.25+0xda4>
   15394:	mov	x0, x22
   15398:	bl	7c20 <free@plt>
   1539c:	mov	x22, x19
   153a0:	b	15378 <scols_init_debug@@SMARTCOLS_2.25+0xda4>
   153a4:	mov	x22, #0x0                   	// #0
   153a8:	mov	x0, #0xffffffffffffffea    	// #-22
   153ac:	str	x0, [sp, #112]
   153b0:	ldr	w23, [sp, #124]
   153b4:	mov	x19, #0x8                   	// #8
   153b8:	add	x21, sp, #0x70
   153bc:	mov	x25, #0xb280                	// #45696
   153c0:	movk	x25, #0xee6, lsl #16
   153c4:	add	x24, sp, #0x60
   153c8:	b	153e8 <scols_init_debug@@SMARTCOLS_2.25+0xe14>
   153cc:	ldr	w1, [x20]
   153d0:	cmp	w1, #0x4
   153d4:	ccmp	w1, #0xb, #0x4, ne  // ne = any
   153d8:	b.ne	15420 <scols_init_debug@@SMARTCOLS_2.25+0xe4c>  // b.any
   153dc:	cmp	w1, #0xb
   153e0:	b.eq	1569c <scols_init_debug@@SMARTCOLS_2.25+0x10c8>  // b.none
   153e4:	cbz	x19, 15420 <scols_init_debug@@SMARTCOLS_2.25+0xe4c>
   153e8:	str	wzr, [x20]
   153ec:	mov	x2, x19
   153f0:	mov	x1, x21
   153f4:	mov	w0, w23
   153f8:	bl	7aa0 <write@plt>
   153fc:	cmp	x0, #0x0
   15400:	b.le	153cc <scols_init_debug@@SMARTCOLS_2.25+0xdf8>
   15404:	subs	x19, x19, x0
   15408:	b.eq	15690 <scols_init_debug@@SMARTCOLS_2.25+0x10bc>  // b.none
   1540c:	add	x21, x21, x0
   15410:	ldr	w0, [x20]
   15414:	cmp	w0, #0xb
   15418:	b.ne	153e8 <scols_init_debug@@SMARTCOLS_2.25+0xe14>  // b.any
   1541c:	b	1569c <scols_init_debug@@SMARTCOLS_2.25+0x10c8>
   15420:	cbz	x22, 15494 <scols_init_debug@@SMARTCOLS_2.25+0xec0>
   15424:	ldr	w21, [sp, #124]
   15428:	ldr	x19, [sp, #112]
   1542c:	cbz	x19, 15494 <scols_init_debug@@SMARTCOLS_2.25+0xec0>
   15430:	mov	x24, #0xb280                	// #45696
   15434:	movk	x24, #0xee6, lsl #16
   15438:	add	x23, sp, #0x60
   1543c:	b	1545c <scols_init_debug@@SMARTCOLS_2.25+0xe88>
   15440:	ldr	w0, [x20]
   15444:	cmp	w0, #0x4
   15448:	ccmp	w0, #0xb, #0x4, ne  // ne = any
   1544c:	b.ne	15494 <scols_init_debug@@SMARTCOLS_2.25+0xec0>  // b.any
   15450:	cmp	w0, #0xb
   15454:	b.eq	15678 <scols_init_debug@@SMARTCOLS_2.25+0x10a4>  // b.none
   15458:	cbz	x19, 15494 <scols_init_debug@@SMARTCOLS_2.25+0xec0>
   1545c:	str	wzr, [x20]
   15460:	mov	x2, x19
   15464:	mov	x1, x22
   15468:	mov	w0, w21
   1546c:	bl	7aa0 <write@plt>
   15470:	cmp	x0, #0x0
   15474:	b.le	15440 <scols_init_debug@@SMARTCOLS_2.25+0xe6c>
   15478:	subs	x19, x19, x0
   1547c:	b.eq	1566c <scols_init_debug@@SMARTCOLS_2.25+0x1098>  // b.none
   15480:	add	x22, x22, x0
   15484:	ldr	w0, [x20]
   15488:	cmp	w0, #0xb
   1548c:	b.ne	1545c <scols_init_debug@@SMARTCOLS_2.25+0xe88>  // b.any
   15490:	b	15678 <scols_init_debug@@SMARTCOLS_2.25+0x10a4>
   15494:	mov	w0, #0x0                   	// #0
   15498:	bl	73d0 <exit@plt>
   1549c:	tbz	x0, #63, 154bc <scols_init_debug@@SMARTCOLS_2.25+0xee8>
   154a0:	bl	80a0 <__errno_location@plt>
   154a4:	ldr	w0, [x0]
   154a8:	cmp	w0, #0xb
   154ac:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   154b0:	b.ne	154bc <scols_init_debug@@SMARTCOLS_2.25+0xee8>  // b.any
   154b4:	cmp	w24, #0x4
   154b8:	b.le	15518 <scols_init_debug@@SMARTCOLS_2.25+0xf44>
   154bc:	mov	x19, #0x0                   	// #0
   154c0:	cbz	x23, 15578 <scols_init_debug@@SMARTCOLS_2.25+0xfa4>
   154c4:	cmp	x23, #0x8
   154c8:	b.ne	15648 <scols_init_debug@@SMARTCOLS_2.25+0x1074>  // b.any
   154cc:	ldr	x23, [sp, #112]
   154d0:	tbnz	x23, #63, 15560 <scols_init_debug@@SMARTCOLS_2.25+0xf8c>
   154d4:	add	x0, x23, #0x1
   154d8:	bl	7760 <malloc@plt>
   154dc:	mov	x19, x0
   154e0:	cbz	x0, 15640 <scols_init_debug@@SMARTCOLS_2.25+0x106c>
   154e4:	ldr	w26, [sp, #120]
   154e8:	mov	x22, x23
   154ec:	mov	x2, x23
   154f0:	mov	w1, #0x0                   	// #0
   154f4:	bl	78b0 <memset@plt>
   154f8:	cbz	x23, 15634 <scols_init_debug@@SMARTCOLS_2.25+0x1060>
   154fc:	mov	w25, w20
   15500:	mov	x24, x19
   15504:	mov	x23, #0x0                   	// #0
   15508:	mov	x28, #0xb280                	// #45696
   1550c:	movk	x28, #0xee6, lsl #16
   15510:	add	x27, sp, #0x60
   15514:	b	155dc <scols_init_debug@@SMARTCOLS_2.25+0x1008>
   15518:	add	w24, w24, #0x1
   1551c:	str	xzr, [sp, #96]
   15520:	str	x27, [sp, #104]
   15524:	mov	x1, #0x0                   	// #0
   15528:	mov	x0, x26
   1552c:	bl	7ca0 <nanosleep@plt>
   15530:	cbz	x19, 154c4 <scols_init_debug@@SMARTCOLS_2.25+0xef0>
   15534:	mov	x2, x19
   15538:	mov	x1, x22
   1553c:	mov	w0, w25
   15540:	bl	7e40 <read@plt>
   15544:	cmp	x0, #0x0
   15548:	b.le	1549c <scols_init_debug@@SMARTCOLS_2.25+0xec8>
   1554c:	sub	x19, x19, x0
   15550:	add	x22, x22, x0
   15554:	add	x23, x23, x0
   15558:	mov	w24, w20
   1555c:	b	15530 <scols_init_debug@@SMARTCOLS_2.25+0xf5c>
   15560:	neg	w20, w23
   15564:	mov	x19, #0x0                   	// #0
   15568:	cbz	w20, 15578 <scols_init_debug@@SMARTCOLS_2.25+0xfa4>
   1556c:	mov	x0, x19
   15570:	bl	7c20 <free@plt>
   15574:	mov	x19, #0x0                   	// #0
   15578:	ldr	w0, [sp, #120]
   1557c:	bl	7a30 <close@plt>
   15580:	mov	w2, #0x0                   	// #0
   15584:	mov	x1, #0x0                   	// #0
   15588:	mov	w0, w21
   1558c:	bl	8160 <waitpid@plt>
   15590:	bl	80a0 <__errno_location@plt>
   15594:	str	w20, [x0]
   15598:	ldp	x21, x22, [sp, #32]
   1559c:	ldp	x23, x24, [sp, #48]
   155a0:	ldp	x25, x26, [sp, #64]
   155a4:	ldp	x27, x28, [sp, #80]
   155a8:	b	15654 <scols_init_debug@@SMARTCOLS_2.25+0x1080>
   155ac:	add	w25, w25, #0x1
   155b0:	str	xzr, [sp, #96]
   155b4:	str	x28, [sp, #104]
   155b8:	mov	x1, #0x0                   	// #0
   155bc:	mov	x0, x27
   155c0:	bl	7ca0 <nanosleep@plt>
   155c4:	b	155d8 <scols_init_debug@@SMARTCOLS_2.25+0x1004>
   155c8:	sub	x22, x22, x0
   155cc:	add	x24, x24, x0
   155d0:	add	x23, x23, x0
   155d4:	mov	w25, w20
   155d8:	cbz	x22, 1561c <scols_init_debug@@SMARTCOLS_2.25+0x1048>
   155dc:	mov	x2, x22
   155e0:	mov	x1, x24
   155e4:	mov	w0, w26
   155e8:	bl	7e40 <read@plt>
   155ec:	cmp	x0, #0x0
   155f0:	b.gt	155c8 <scols_init_debug@@SMARTCOLS_2.25+0xff4>
   155f4:	tbz	x0, #63, 15614 <scols_init_debug@@SMARTCOLS_2.25+0x1040>
   155f8:	bl	80a0 <__errno_location@plt>
   155fc:	ldr	w0, [x0]
   15600:	cmp	w0, #0xb
   15604:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   15608:	b.ne	15614 <scols_init_debug@@SMARTCOLS_2.25+0x1040>  // b.any
   1560c:	cmp	w25, #0x4
   15610:	b.le	155ac <scols_init_debug@@SMARTCOLS_2.25+0xfd8>
   15614:	cmp	x23, #0x0
   15618:	csinv	x23, x23, xzr, ne  // ne = any
   1561c:	ldr	x0, [sp, #112]
   15620:	cmp	x0, x23
   15624:	b.eq	15638 <scols_init_debug@@SMARTCOLS_2.25+0x1064>  // b.none
   15628:	bl	80a0 <__errno_location@plt>
   1562c:	ldr	w20, [x0]
   15630:	b	15568 <scols_init_debug@@SMARTCOLS_2.25+0xf94>
   15634:	mov	x23, #0x0                   	// #0
   15638:	strb	wzr, [x19, x23]
   1563c:	b	15578 <scols_init_debug@@SMARTCOLS_2.25+0xfa4>
   15640:	mov	w20, #0xc                   	// #12
   15644:	b	1556c <scols_init_debug@@SMARTCOLS_2.25+0xf98>
   15648:	mov	x19, #0x0                   	// #0
   1564c:	b	15578 <scols_init_debug@@SMARTCOLS_2.25+0xfa4>
   15650:	mov	x19, #0x0                   	// #0
   15654:	mov	x0, x19
   15658:	ldp	x19, x20, [sp, #16]
   1565c:	ldp	x29, x30, [sp], #128
   15660:	ret
   15664:	mov	x19, #0x0                   	// #0
   15668:	b	15654 <scols_init_debug@@SMARTCOLS_2.25+0x1080>
   1566c:	ldr	w0, [x20]
   15670:	cmp	w0, #0xb
   15674:	b.ne	15494 <scols_init_debug@@SMARTCOLS_2.25+0xec0>  // b.any
   15678:	str	xzr, [sp, #96]
   1567c:	str	x24, [sp, #104]
   15680:	mov	x1, #0x0                   	// #0
   15684:	mov	x0, x23
   15688:	bl	7ca0 <nanosleep@plt>
   1568c:	b	15458 <scols_init_debug@@SMARTCOLS_2.25+0xe84>
   15690:	ldr	w0, [x20]
   15694:	cmp	w0, #0xb
   15698:	b.ne	15420 <scols_init_debug@@SMARTCOLS_2.25+0xe4c>  // b.any
   1569c:	str	xzr, [sp, #96]
   156a0:	str	x25, [sp, #104]
   156a4:	mov	x1, #0x0                   	// #0
   156a8:	mov	x0, x24
   156ac:	bl	7ca0 <nanosleep@plt>
   156b0:	b	153e4 <scols_init_debug@@SMARTCOLS_2.25+0xe10>
   156b4:	cbz	x2, 156e0 <scols_init_debug@@SMARTCOLS_2.25+0x110c>
   156b8:	add	x3, x1, x2
   156bc:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   156c0:	add	x4, x4, #0x7e8
   156c4:	ldrb	w2, [x1], #1
   156c8:	eor	w2, w2, w0
   156cc:	and	x2, x2, #0xff
   156d0:	ldr	w2, [x4, x2, lsl #2]
   156d4:	eor	w0, w2, w0, lsr #8
   156d8:	cmp	x1, x3
   156dc:	b.ne	156c4 <scols_init_debug@@SMARTCOLS_2.25+0x10f0>  // b.any
   156e0:	ret
   156e4:	cbz	x2, 15734 <scols_init_debug@@SMARTCOLS_2.25+0x1160>
   156e8:	mov	x5, #0x0                   	// #0
   156ec:	add	x7, x3, x4
   156f0:	mov	w8, #0x0                   	// #0
   156f4:	adrp	x6, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   156f8:	add	x6, x6, #0x7e8
   156fc:	b	1571c <scols_init_debug@@SMARTCOLS_2.25+0x1148>
   15700:	eor	w4, w4, w0
   15704:	and	x4, x4, #0xff
   15708:	ldr	w4, [x6, x4, lsl #2]
   1570c:	eor	w0, w4, w0, lsr #8
   15710:	add	x5, x5, #0x1
   15714:	cmp	x2, x5
   15718:	b.eq	15734 <scols_init_debug@@SMARTCOLS_2.25+0x1160>  // b.none
   1571c:	ldrb	w4, [x1, x5]
   15720:	cmp	x3, x5
   15724:	b.hi	15700 <scols_init_debug@@SMARTCOLS_2.25+0x112c>  // b.pmore
   15728:	cmp	x7, x5
   1572c:	csel	w4, w4, w8, ls  // ls = plast
   15730:	b	15700 <scols_init_debug@@SMARTCOLS_2.25+0x112c>
   15734:	ret
   15738:	cbz	x2, 15764 <scols_init_debug@@SMARTCOLS_2.25+0x1190>
   1573c:	add	x3, x1, x2
   15740:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   15744:	add	x4, x4, #0xbe8
   15748:	ldrb	w2, [x1], #1
   1574c:	eor	w2, w2, w0
   15750:	and	x2, x2, #0xff
   15754:	ldr	w2, [x4, x2, lsl #2]
   15758:	eor	w0, w2, w0, lsr #8
   1575c:	cmp	x3, x1
   15760:	b.ne	15748 <scols_init_debug@@SMARTCOLS_2.25+0x1174>  // b.any
   15764:	ret
   15768:	stp	x29, x30, [sp, #-80]!
   1576c:	mov	x29, sp
   15770:	stp	x21, x22, [sp, #32]
   15774:	stp	x23, x24, [sp, #48]
   15778:	str	x25, [sp, #64]
   1577c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   15780:	ldr	x0, [x0, #4048]
   15784:	ldr	x22, [x0]
   15788:	ldr	x21, [x22]
   1578c:	mov	x23, x22
   15790:	adrp	x25, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   15794:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   15798:	add	x24, x24, #0xfe8
   1579c:	cbz	x21, 158a8 <scols_init_debug@@SMARTCOLS_2.25+0x12d4>
   157a0:	stp	x19, x20, [sp, #16]
   157a4:	b	157d4 <scols_init_debug@@SMARTCOLS_2.25+0x1200>
   157a8:	ldr	x0, [x23]
   157ac:	cbz	x0, 157c4 <scols_init_debug@@SMARTCOLS_2.25+0x11f0>
   157b0:	mov	x0, x23
   157b4:	ldr	x1, [x0, #8]
   157b8:	str	x1, [x0]
   157bc:	add	x0, x0, #0x8
   157c0:	cbnz	x1, 157b4 <scols_init_debug@@SMARTCOLS_2.25+0x11e0>
   157c4:	sub	x0, x23, #0x8
   157c8:	add	x23, x0, #0x8
   157cc:	ldr	x21, [x0, #8]
   157d0:	cbz	x21, 15808 <scols_init_debug@@SMARTCOLS_2.25+0x1234>
   157d4:	add	x20, x25, #0x6b8
   157d8:	mov	x19, x24
   157dc:	mov	x0, x19
   157e0:	bl	7380 <strlen@plt>
   157e4:	mov	x2, x0
   157e8:	mov	x1, x19
   157ec:	mov	x0, x21
   157f0:	bl	7850 <strncmp@plt>
   157f4:	cbz	w0, 157a8 <scols_init_debug@@SMARTCOLS_2.25+0x11d4>
   157f8:	ldr	x19, [x20, #8]!
   157fc:	cbnz	x19, 157dc <scols_init_debug@@SMARTCOLS_2.25+0x1208>
   15800:	mov	x0, x23
   15804:	b	157c8 <scols_init_debug@@SMARTCOLS_2.25+0x11f4>
   15808:	ldr	x20, [x22]
   1580c:	cbz	x20, 1589c <scols_init_debug@@SMARTCOLS_2.25+0x12c8>
   15810:	adrp	x24, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   15814:	add	x24, x24, #0x6b8
   15818:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1581c:	add	x23, x23, #0xff8
   15820:	mov	w21, #0x2f                  	// #47
   15824:	b	15888 <scols_init_debug@@SMARTCOLS_2.25+0x12b4>
   15828:	ldr	x19, [x25, #8]!
   1582c:	cbz	x19, 15894 <scols_init_debug@@SMARTCOLS_2.25+0x12c0>
   15830:	mov	x0, x19
   15834:	bl	7380 <strlen@plt>
   15838:	mov	x2, x0
   1583c:	mov	x1, x19
   15840:	mov	x0, x20
   15844:	bl	7850 <strncmp@plt>
   15848:	cbnz	w0, 15828 <scols_init_debug@@SMARTCOLS_2.25+0x1254>
   1584c:	mov	w1, w21
   15850:	mov	x0, x20
   15854:	bl	7d30 <strchr@plt>
   15858:	cbz	x0, 15828 <scols_init_debug@@SMARTCOLS_2.25+0x1254>
   1585c:	ldr	x0, [x22]
   15860:	cbz	x0, 15878 <scols_init_debug@@SMARTCOLS_2.25+0x12a4>
   15864:	mov	x0, x22
   15868:	ldr	x1, [x0, #8]
   1586c:	str	x1, [x0]
   15870:	add	x0, x0, #0x8
   15874:	cbnz	x1, 15868 <scols_init_debug@@SMARTCOLS_2.25+0x1294>
   15878:	sub	x0, x22, #0x8
   1587c:	add	x22, x0, #0x8
   15880:	ldr	x20, [x0, #8]
   15884:	cbz	x20, 158a4 <scols_init_debug@@SMARTCOLS_2.25+0x12d0>
   15888:	add	x25, x24, #0x68
   1588c:	mov	x19, x23
   15890:	b	15830 <scols_init_debug@@SMARTCOLS_2.25+0x125c>
   15894:	mov	x0, x22
   15898:	b	1587c <scols_init_debug@@SMARTCOLS_2.25+0x12a8>
   1589c:	ldp	x19, x20, [sp, #16]
   158a0:	b	158a8 <scols_init_debug@@SMARTCOLS_2.25+0x12d4>
   158a4:	ldp	x19, x20, [sp, #16]
   158a8:	ldp	x21, x22, [sp, #32]
   158ac:	ldp	x23, x24, [sp, #48]
   158b0:	ldr	x25, [sp, #64]
   158b4:	ldp	x29, x30, [sp], #80
   158b8:	ret
   158bc:	stp	x29, x30, [sp, #-32]!
   158c0:	mov	x29, sp
   158c4:	stp	x19, x20, [sp, #16]
   158c8:	mov	x19, x0
   158cc:	bl	7550 <getuid@plt>
   158d0:	mov	x1, #0x0                   	// #0
   158d4:	cbnz	w0, 15924 <scols_init_debug@@SMARTCOLS_2.25+0x1350>
   158d8:	bl	74c0 <geteuid@plt>
   158dc:	mov	x1, #0x0                   	// #0
   158e0:	cbnz	w0, 15924 <scols_init_debug@@SMARTCOLS_2.25+0x1350>
   158e4:	bl	7c50 <getgid@plt>
   158e8:	mov	w20, w0
   158ec:	bl	7480 <getegid@plt>
   158f0:	mov	x1, #0x0                   	// #0
   158f4:	cmp	w20, w0
   158f8:	b.ne	15924 <scols_init_debug@@SMARTCOLS_2.25+0x1350>  // b.any
   158fc:	mov	w4, #0x0                   	// #0
   15900:	mov	w3, #0x0                   	// #0
   15904:	mov	w2, #0x0                   	// #0
   15908:	mov	w0, #0x3                   	// #3
   1590c:	bl	80f0 <prctl@plt>
   15910:	mov	x1, #0x0                   	// #0
   15914:	cbz	w0, 15924 <scols_init_debug@@SMARTCOLS_2.25+0x1350>
   15918:	mov	x0, x19
   1591c:	bl	74d0 <secure_getenv@plt>
   15920:	mov	x1, x0
   15924:	mov	x0, x1
   15928:	ldp	x19, x20, [sp, #16]
   1592c:	ldp	x29, x30, [sp], #32
   15930:	ret
   15934:	sub	sp, sp, #0x450
   15938:	stp	x29, x30, [sp]
   1593c:	mov	x29, sp
   15940:	stp	x19, x20, [sp, #16]
   15944:	stp	x21, x22, [sp, #32]
   15948:	mov	x20, x0
   1594c:	mov	x21, x1
   15950:	mov	x22, x2
   15954:	mov	x1, #0x18                  	// #24
   15958:	mov	x0, #0x1                   	// #1
   1595c:	bl	7940 <calloc@plt>
   15960:	cbz	x0, 15a3c <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   15964:	str	x23, [sp, #48]
   15968:	mov	x19, x0
   1596c:	str	x22, [x0]
   15970:	cbz	x21, 159f4 <scols_init_debug@@SMARTCOLS_2.25+0x1420>
   15974:	mov	x2, #0x100                 	// #256
   15978:	mov	x1, x21
   1597c:	add	x0, sp, #0x48
   15980:	bl	73c0 <mbstowcs@plt>
   15984:	cbnz	x0, 159bc <scols_init_debug@@SMARTCOLS_2.25+0x13e8>
   15988:	mov	x0, x21
   1598c:	bl	7380 <strlen@plt>
   15990:	mov	w23, w0
   15994:	cmp	w23, #0x0
   15998:	b.gt	159d4 <scols_init_debug@@SMARTCOLS_2.25+0x1400>
   1599c:	mov	x2, x22
   159a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   159a4:	add	x1, x1, #0x90
   159a8:	add	x0, x19, #0x8
   159ac:	bl	75e0 <asprintf@plt>
   159b0:	tbnz	w0, #31, 159fc <scols_init_debug@@SMARTCOLS_2.25+0x1428>
   159b4:	ldr	x1, [x20]
   159b8:	b	15a10 <scols_init_debug@@SMARTCOLS_2.25+0x143c>
   159bc:	str	wzr, [sp, #1096]
   159c0:	mov	x1, #0x100                 	// #256
   159c4:	add	x0, sp, #0x48
   159c8:	bl	7800 <wcswidth@plt>
   159cc:	mov	w23, w0
   159d0:	b	15994 <scols_init_debug@@SMARTCOLS_2.25+0x13c0>
   159d4:	mov	x0, x21
   159d8:	bl	79f0 <strdup@plt>
   159dc:	str	x0, [x19, #8]
   159e0:	cbnz	x0, 159b4 <scols_init_debug@@SMARTCOLS_2.25+0x13e0>
   159e4:	mov	x0, x19
   159e8:	bl	7c20 <free@plt>
   159ec:	ldr	x23, [sp, #48]
   159f0:	b	15a3c <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   159f4:	mov	w23, #0x0                   	// #0
   159f8:	b	1599c <scols_init_debug@@SMARTCOLS_2.25+0x13c8>
   159fc:	mov	x0, x19
   15a00:	bl	7c20 <free@plt>
   15a04:	ldr	x23, [sp, #48]
   15a08:	b	15a3c <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   15a0c:	mov	x1, x2
   15a10:	cbz	x1, 15a50 <scols_init_debug@@SMARTCOLS_2.25+0x147c>
   15a14:	ldr	x2, [x1, #16]
   15a18:	cbnz	x2, 15a0c <scols_init_debug@@SMARTCOLS_2.25+0x1438>
   15a1c:	str	x19, [x1, #16]
   15a20:	cmp	w23, #0x0
   15a24:	b.le	15a58 <scols_init_debug@@SMARTCOLS_2.25+0x1484>
   15a28:	ldr	w1, [x20, #8]
   15a2c:	cmp	w1, w23
   15a30:	csel	w1, w1, w23, ge  // ge = tcont
   15a34:	str	w1, [x20, #8]
   15a38:	ldr	x23, [sp, #48]
   15a3c:	ldp	x19, x20, [sp, #16]
   15a40:	ldp	x21, x22, [sp, #32]
   15a44:	ldp	x29, x30, [sp]
   15a48:	add	sp, sp, #0x450
   15a4c:	ret
   15a50:	str	x19, [x20]
   15a54:	b	15a20 <scols_init_debug@@SMARTCOLS_2.25+0x144c>
   15a58:	ldr	x0, [x19, #8]
   15a5c:	mov	w23, #0x0                   	// #0
   15a60:	cbz	x0, 15a28 <scols_init_debug@@SMARTCOLS_2.25+0x1454>
   15a64:	bl	7380 <strlen@plt>
   15a68:	mov	w23, w0
   15a6c:	b	15a28 <scols_init_debug@@SMARTCOLS_2.25+0x1454>
   15a70:	cbz	x0, 15a90 <scols_init_debug@@SMARTCOLS_2.25+0x14bc>
   15a74:	ldr	x0, [x0]
   15a78:	cbz	x0, 15a90 <scols_init_debug@@SMARTCOLS_2.25+0x14bc>
   15a7c:	ldr	x2, [x0]
   15a80:	cmp	x2, x1
   15a84:	b.eq	15a90 <scols_init_debug@@SMARTCOLS_2.25+0x14bc>  // b.none
   15a88:	ldr	x0, [x0, #16]
   15a8c:	cbnz	x0, 15a7c <scols_init_debug@@SMARTCOLS_2.25+0x14a8>
   15a90:	ret
   15a94:	stp	x29, x30, [sp, #-16]!
   15a98:	mov	x29, sp
   15a9c:	mov	x1, #0x10                  	// #16
   15aa0:	mov	x0, #0x1                   	// #1
   15aa4:	bl	7940 <calloc@plt>
   15aa8:	ldp	x29, x30, [sp], #16
   15aac:	ret
   15ab0:	stp	x29, x30, [sp, #-48]!
   15ab4:	mov	x29, sp
   15ab8:	stp	x19, x20, [sp, #16]
   15abc:	str	x21, [sp, #32]
   15ac0:	mov	x21, x0
   15ac4:	ldr	x19, [x0]
   15ac8:	cbz	x19, 15ae8 <scols_init_debug@@SMARTCOLS_2.25+0x1514>
   15acc:	mov	x20, x19
   15ad0:	ldr	x19, [x19, #16]
   15ad4:	ldr	x0, [x20, #8]
   15ad8:	bl	7c20 <free@plt>
   15adc:	mov	x0, x20
   15ae0:	bl	7c20 <free@plt>
   15ae4:	cbnz	x19, 15acc <scols_init_debug@@SMARTCOLS_2.25+0x14f8>
   15ae8:	mov	x0, x21
   15aec:	bl	7c20 <free@plt>
   15af0:	ldp	x19, x20, [sp, #16]
   15af4:	ldr	x21, [sp, #32]
   15af8:	ldp	x29, x30, [sp], #48
   15afc:	ret
   15b00:	stp	x29, x30, [sp, #-32]!
   15b04:	mov	x29, sp
   15b08:	stp	x19, x20, [sp, #16]
   15b0c:	mov	x20, x0
   15b10:	mov	x19, x1
   15b14:	bl	15a70 <scols_init_debug@@SMARTCOLS_2.25+0x149c>
   15b18:	cbz	x0, 15b28 <scols_init_debug@@SMARTCOLS_2.25+0x1554>
   15b1c:	ldp	x19, x20, [sp, #16]
   15b20:	ldp	x29, x30, [sp], #32
   15b24:	ret
   15b28:	mov	w0, w19
   15b2c:	bl	7b90 <getpwuid@plt>
   15b30:	mov	x1, x0
   15b34:	cbz	x0, 15b3c <scols_init_debug@@SMARTCOLS_2.25+0x1568>
   15b38:	ldr	x1, [x0]
   15b3c:	mov	x2, x19
   15b40:	mov	x0, x20
   15b44:	bl	15934 <scols_init_debug@@SMARTCOLS_2.25+0x1360>
   15b48:	b	15b1c <scols_init_debug@@SMARTCOLS_2.25+0x1548>
   15b4c:	stp	x29, x30, [sp, #-32]!
   15b50:	mov	x29, sp
   15b54:	stp	x19, x20, [sp, #16]
   15b58:	mov	x20, x0
   15b5c:	mov	x19, x1
   15b60:	bl	15a70 <scols_init_debug@@SMARTCOLS_2.25+0x149c>
   15b64:	cbz	x0, 15b74 <scols_init_debug@@SMARTCOLS_2.25+0x15a0>
   15b68:	ldp	x19, x20, [sp, #16]
   15b6c:	ldp	x29, x30, [sp], #32
   15b70:	ret
   15b74:	mov	w0, w19
   15b78:	bl	8110 <getgrgid@plt>
   15b7c:	mov	x1, x0
   15b80:	cbz	x0, 15b88 <scols_init_debug@@SMARTCOLS_2.25+0x15b4>
   15b84:	ldr	x1, [x0]
   15b88:	mov	x2, x19
   15b8c:	mov	x0, x20
   15b90:	bl	15934 <scols_init_debug@@SMARTCOLS_2.25+0x1360>
   15b94:	b	15b68 <scols_init_debug@@SMARTCOLS_2.25+0x1594>
   15b98:	stp	x29, x30, [sp, #-16]!
   15b9c:	mov	x29, sp
   15ba0:	mov	w1, #0xc2                  	// #194
   15ba4:	movk	w1, #0x8, lsl #16
   15ba8:	bl	7ad0 <mkostemp@plt>
   15bac:	ldp	x29, x30, [sp], #16
   15bb0:	ret
   15bb4:	stp	x29, x30, [sp, #-64]!
   15bb8:	mov	x29, sp
   15bbc:	stp	x19, x20, [sp, #16]
   15bc0:	mov	x20, x0
   15bc4:	mov	x19, x2
   15bc8:	cbz	x1, 15c30 <scols_init_debug@@SMARTCOLS_2.25+0x165c>
   15bcc:	mov	x3, x19
   15bd0:	mov	x2, x1
   15bd4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   15bd8:	add	x1, x1, #0xa8
   15bdc:	add	x0, sp, #0x38
   15be0:	bl	75e0 <asprintf@plt>
   15be4:	tbnz	w0, #31, 15c60 <scols_init_debug@@SMARTCOLS_2.25+0x168c>
   15be8:	str	x21, [sp, #32]
   15bec:	mov	w0, #0x3f                  	// #63
   15bf0:	bl	8040 <umask@plt>
   15bf4:	mov	w21, w0
   15bf8:	ldr	x0, [sp, #56]
   15bfc:	bl	15b98 <scols_init_debug@@SMARTCOLS_2.25+0x15c4>
   15c00:	mov	w19, w0
   15c04:	mov	w0, w21
   15c08:	bl	8040 <umask@plt>
   15c0c:	cmn	w19, #0x1
   15c10:	b.eq	15c50 <scols_init_debug@@SMARTCOLS_2.25+0x167c>  // b.none
   15c14:	ldr	x0, [sp, #56]
   15c18:	str	x0, [x20]
   15c1c:	ldr	x21, [sp, #32]
   15c20:	mov	w0, w19
   15c24:	ldp	x19, x20, [sp, #16]
   15c28:	ldp	x29, x30, [sp], #64
   15c2c:	ret
   15c30:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   15c34:	add	x0, x0, #0xa0
   15c38:	bl	80c0 <getenv@plt>
   15c3c:	mov	x1, x0
   15c40:	cbnz	x0, 15bcc <scols_init_debug@@SMARTCOLS_2.25+0x15f8>
   15c44:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   15c48:	add	x1, x1, #0x98
   15c4c:	b	15bcc <scols_init_debug@@SMARTCOLS_2.25+0x15f8>
   15c50:	ldr	x0, [sp, #56]
   15c54:	bl	7c20 <free@plt>
   15c58:	str	xzr, [sp, #56]
   15c5c:	b	15c14 <scols_init_debug@@SMARTCOLS_2.25+0x1640>
   15c60:	mov	w19, #0xffffffff            	// #-1
   15c64:	b	15c20 <scols_init_debug@@SMARTCOLS_2.25+0x164c>
   15c68:	stp	x29, x30, [sp, #-48]!
   15c6c:	mov	x29, sp
   15c70:	stp	x19, x20, [sp, #16]
   15c74:	mov	w20, w0
   15c78:	mov	w2, w1
   15c7c:	mov	w1, #0x406                 	// #1030
   15c80:	bl	7d90 <fcntl@plt>
   15c84:	mov	w19, w0
   15c88:	tbnz	w0, #31, 15c9c <scols_init_debug@@SMARTCOLS_2.25+0x16c8>
   15c8c:	mov	w0, w19
   15c90:	ldp	x19, x20, [sp, #16]
   15c94:	ldp	x29, x30, [sp], #48
   15c98:	ret
   15c9c:	mov	w0, w20
   15ca0:	bl	7420 <dup@plt>
   15ca4:	mov	w19, w0
   15ca8:	tbnz	w0, #31, 15c8c <scols_init_debug@@SMARTCOLS_2.25+0x16b8>
   15cac:	mov	w1, #0x1                   	// #1
   15cb0:	bl	7d90 <fcntl@plt>
   15cb4:	tbnz	w0, #31, 15ccc <scols_init_debug@@SMARTCOLS_2.25+0x16f8>
   15cb8:	orr	w2, w0, #0x1
   15cbc:	mov	w1, #0x2                   	// #2
   15cc0:	mov	w0, w19
   15cc4:	bl	7d90 <fcntl@plt>
   15cc8:	tbz	w0, #31, 15c8c <scols_init_debug@@SMARTCOLS_2.25+0x16b8>
   15ccc:	str	x21, [sp, #32]
   15cd0:	bl	80a0 <__errno_location@plt>
   15cd4:	mov	x20, x0
   15cd8:	ldr	w21, [x0]
   15cdc:	mov	w0, w19
   15ce0:	bl	7a30 <close@plt>
   15ce4:	str	w21, [x20]
   15ce8:	mov	w19, #0xffffffff            	// #-1
   15cec:	ldr	x21, [sp, #32]
   15cf0:	b	15c8c <scols_init_debug@@SMARTCOLS_2.25+0x16b8>
   15cf4:	stp	x29, x30, [sp, #-16]!
   15cf8:	mov	x29, sp
   15cfc:	bl	8180 <getdtablesize@plt>
   15d00:	ldp	x29, x30, [sp], #16
   15d04:	ret
   15d08:	stp	x29, x30, [sp, #-96]!
   15d0c:	mov	x29, sp
   15d10:	stp	x19, x20, [sp, #16]
   15d14:	stp	x21, x22, [sp, #32]
   15d18:	mov	x22, x0
   15d1c:	mov	x21, x1
   15d20:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   15d24:	add	x0, x0, #0xb8
   15d28:	bl	7570 <opendir@plt>
   15d2c:	cbz	x0, 15e1c <scols_init_debug@@SMARTCOLS_2.25+0x1848>
   15d30:	stp	x23, x24, [sp, #48]
   15d34:	stp	x25, x26, [sp, #64]
   15d38:	mov	x23, x0
   15d3c:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   15d40:	add	x25, x25, #0xc8
   15d44:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   15d48:	add	x24, x24, #0x5d0
   15d4c:	mov	x0, x23
   15d50:	bl	79b0 <readdir@plt>
   15d54:	cbz	x0, 15dfc <scols_init_debug@@SMARTCOLS_2.25+0x1828>
   15d58:	add	x19, x0, #0x13
   15d5c:	mov	x1, x24
   15d60:	mov	x0, x19
   15d64:	bl	7b80 <strcmp@plt>
   15d68:	cbz	w0, 15d4c <scols_init_debug@@SMARTCOLS_2.25+0x1778>
   15d6c:	mov	x1, x25
   15d70:	mov	x0, x19
   15d74:	bl	7b80 <strcmp@plt>
   15d78:	cbz	w0, 15d4c <scols_init_debug@@SMARTCOLS_2.25+0x1778>
   15d7c:	bl	80a0 <__errno_location@plt>
   15d80:	mov	x20, x0
   15d84:	str	wzr, [x0]
   15d88:	mov	w2, #0xa                   	// #10
   15d8c:	add	x1, sp, #0x58
   15d90:	mov	x0, x19
   15d94:	bl	7bd0 <strtol@plt>
   15d98:	mov	x26, x0
   15d9c:	ldr	w0, [x20]
   15da0:	cbnz	w0, 15d4c <scols_init_debug@@SMARTCOLS_2.25+0x1778>
   15da4:	ldr	x0, [sp, #88]
   15da8:	cmp	x0, #0x0
   15dac:	ccmp	x0, x19, #0x4, ne  // ne = any
   15db0:	b.eq	15d4c <scols_init_debug@@SMARTCOLS_2.25+0x1778>  // b.none
   15db4:	ldrsb	w0, [x0]
   15db8:	cbnz	w0, 15d4c <scols_init_debug@@SMARTCOLS_2.25+0x1778>
   15dbc:	mov	w19, w26
   15dc0:	mov	x0, x23
   15dc4:	bl	7dd0 <dirfd@plt>
   15dc8:	cmp	w0, w26
   15dcc:	b.eq	15d4c <scols_init_debug@@SMARTCOLS_2.25+0x1778>  // b.none
   15dd0:	cbz	x21, 15df0 <scols_init_debug@@SMARTCOLS_2.25+0x181c>
   15dd4:	mov	x1, #0x0                   	// #0
   15dd8:	ldr	w0, [x22, x1, lsl #2]
   15ddc:	cmp	w19, w0
   15de0:	b.eq	15d4c <scols_init_debug@@SMARTCOLS_2.25+0x1778>  // b.none
   15de4:	add	x1, x1, #0x1
   15de8:	cmp	x21, x1
   15dec:	b.ne	15dd8 <scols_init_debug@@SMARTCOLS_2.25+0x1804>  // b.any
   15df0:	mov	w0, w26
   15df4:	bl	7a30 <close@plt>
   15df8:	b	15d4c <scols_init_debug@@SMARTCOLS_2.25+0x1778>
   15dfc:	mov	x0, x23
   15e00:	bl	7a00 <closedir@plt>
   15e04:	ldp	x23, x24, [sp, #48]
   15e08:	ldp	x25, x26, [sp, #64]
   15e0c:	ldp	x19, x20, [sp, #16]
   15e10:	ldp	x21, x22, [sp, #32]
   15e14:	ldp	x29, x30, [sp], #96
   15e18:	ret
   15e1c:	bl	15cf4 <scols_init_debug@@SMARTCOLS_2.25+0x1720>
   15e20:	mov	w20, w0
   15e24:	mov	w19, #0x0                   	// #0
   15e28:	cmp	w0, #0x0
   15e2c:	b.gt	15e40 <scols_init_debug@@SMARTCOLS_2.25+0x186c>
   15e30:	b	15e0c <scols_init_debug@@SMARTCOLS_2.25+0x1838>
   15e34:	add	w19, w19, #0x1
   15e38:	cmp	w20, w19
   15e3c:	b.eq	15e0c <scols_init_debug@@SMARTCOLS_2.25+0x1838>  // b.none
   15e40:	mov	x2, #0x0                   	// #0
   15e44:	cbz	x21, 15e60 <scols_init_debug@@SMARTCOLS_2.25+0x188c>
   15e48:	ldr	w1, [x22, x2, lsl #2]
   15e4c:	cmp	w1, w19
   15e50:	b.eq	15e34 <scols_init_debug@@SMARTCOLS_2.25+0x1860>  // b.none
   15e54:	add	x2, x2, #0x1
   15e58:	cmp	x21, x2
   15e5c:	b.ne	15e48 <scols_init_debug@@SMARTCOLS_2.25+0x1874>  // b.any
   15e60:	mov	w0, w19
   15e64:	bl	7a30 <close@plt>
   15e68:	b	15e34 <scols_init_debug@@SMARTCOLS_2.25+0x1860>
   15e6c:	stp	x29, x30, [sp, #-64]!
   15e70:	mov	x29, sp
   15e74:	stp	x19, x20, [sp, #16]
   15e78:	cbz	x0, 15ee0 <scols_init_debug@@SMARTCOLS_2.25+0x190c>
   15e7c:	stp	x23, x24, [sp, #48]
   15e80:	mov	w24, w1
   15e84:	ldrsb	w1, [x0]
   15e88:	cbz	w1, 15ee8 <scols_init_debug@@SMARTCOLS_2.25+0x1914>
   15e8c:	bl	79f0 <strdup@plt>
   15e90:	mov	x23, x0
   15e94:	cbz	x0, 15ef4 <scols_init_debug@@SMARTCOLS_2.25+0x1920>
   15e98:	stp	x21, x22, [sp, #32]
   15e9c:	ldrsb	w0, [x0]
   15ea0:	cmp	w0, #0x2f
   15ea4:	cinc	x20, x23, eq  // eq = none
   15ea8:	mov	w21, #0x2f                  	// #47
   15eac:	mov	w22, #0x2f                  	// #47
   15eb0:	b	15f30 <scols_init_debug@@SMARTCOLS_2.25+0x195c>
   15eb4:	mov	w20, #0x0                   	// #0
   15eb8:	mov	x0, x23
   15ebc:	bl	7c20 <free@plt>
   15ec0:	ldp	x21, x22, [sp, #32]
   15ec4:	ldp	x23, x24, [sp, #48]
   15ec8:	mov	w0, w20
   15ecc:	ldp	x19, x20, [sp, #16]
   15ed0:	ldp	x29, x30, [sp], #64
   15ed4:	ret
   15ed8:	mov	w20, #0x0                   	// #0
   15edc:	b	15eb8 <scols_init_debug@@SMARTCOLS_2.25+0x18e4>
   15ee0:	mov	w20, #0xffffffea            	// #-22
   15ee4:	b	15ec8 <scols_init_debug@@SMARTCOLS_2.25+0x18f4>
   15ee8:	mov	w20, #0xffffffea            	// #-22
   15eec:	ldp	x23, x24, [sp, #48]
   15ef0:	b	15ec8 <scols_init_debug@@SMARTCOLS_2.25+0x18f4>
   15ef4:	mov	w20, #0xfffffff4            	// #-12
   15ef8:	ldp	x23, x24, [sp, #48]
   15efc:	b	15ec8 <scols_init_debug@@SMARTCOLS_2.25+0x18f4>
   15f00:	mov	w1, w24
   15f04:	mov	x0, x23
   15f08:	bl	81a0 <mkdir@plt>
   15f0c:	mov	w20, w0
   15f10:	cbz	w0, 15eb8 <scols_init_debug@@SMARTCOLS_2.25+0x18e4>
   15f14:	bl	80a0 <__errno_location@plt>
   15f18:	ldr	w0, [x0]
   15f1c:	cmp	w0, #0x11
   15f20:	b.ne	15eb8 <scols_init_debug@@SMARTCOLS_2.25+0x18e4>  // b.any
   15f24:	cbz	x19, 15ed8 <scols_init_debug@@SMARTCOLS_2.25+0x1904>
   15f28:	mov	x20, x19
   15f2c:	strb	w22, [x20], #1
   15f30:	ldrsb	w2, [x20]
   15f34:	cbz	w2, 15eb4 <scols_init_debug@@SMARTCOLS_2.25+0x18e0>
   15f38:	mov	w1, w21
   15f3c:	mov	x0, x20
   15f40:	bl	7d30 <strchr@plt>
   15f44:	mov	x19, x0
   15f48:	cbz	x0, 15f00 <scols_init_debug@@SMARTCOLS_2.25+0x192c>
   15f4c:	strb	wzr, [x0]
   15f50:	ldrsb	w0, [x20]
   15f54:	cbz	w0, 15f28 <scols_init_debug@@SMARTCOLS_2.25+0x1954>
   15f58:	mov	w1, w24
   15f5c:	mov	x0, x23
   15f60:	bl	81a0 <mkdir@plt>
   15f64:	mov	w20, w0
   15f68:	cbz	w0, 15f28 <scols_init_debug@@SMARTCOLS_2.25+0x1954>
   15f6c:	b	15f14 <scols_init_debug@@SMARTCOLS_2.25+0x1940>
   15f70:	cbz	x0, 15f94 <scols_init_debug@@SMARTCOLS_2.25+0x19c0>
   15f74:	stp	x29, x30, [sp, #-16]!
   15f78:	mov	x29, sp
   15f7c:	mov	w1, #0x2f                  	// #47
   15f80:	bl	7a60 <strrchr@plt>
   15f84:	cbz	x0, 15f8c <scols_init_debug@@SMARTCOLS_2.25+0x19b8>
   15f88:	strb	wzr, [x0], #1
   15f8c:	ldp	x29, x30, [sp], #16
   15f90:	ret
   15f94:	ret
   15f98:	stp	x29, x30, [sp, #-240]!
   15f9c:	mov	x29, sp
   15fa0:	stp	x19, x20, [sp, #16]
   15fa4:	stp	x21, x22, [sp, #32]
   15fa8:	stp	x25, x26, [sp, #64]
   15fac:	stp	x27, x28, [sp, #80]
   15fb0:	mov	x22, x1
   15fb4:	mov	x26, x2
   15fb8:	mov	x27, x3
   15fbc:	str	w4, [sp, #108]
   15fc0:	str	wzr, [x2]
   15fc4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   15fc8:	add	x1, x1, #0x728
   15fcc:	bl	7960 <setmntent@plt>
   15fd0:	cbz	x0, 16010 <scols_init_debug@@SMARTCOLS_2.25+0x1a3c>
   15fd4:	stp	x23, x24, [sp, #48]
   15fd8:	mov	x21, x0
   15fdc:	add	x2, sp, #0x70
   15fe0:	mov	x1, x22
   15fe4:	mov	w0, #0x0                   	// #0
   15fe8:	bl	80e0 <__xstat@plt>
   15fec:	cbnz	w0, 161e4 <scols_init_debug@@SMARTCOLS_2.25+0x1c10>
   15ff0:	ldr	w0, [sp, #128]
   15ff4:	and	w0, w0, #0xf000
   15ff8:	cmp	w0, #0x6, lsl #12
   15ffc:	b.eq	1601c <scols_init_debug@@SMARTCOLS_2.25+0x1a48>  // b.none
   16000:	ldr	x24, [sp, #112]
   16004:	ldr	x28, [sp, #120]
   16008:	mov	x25, #0x0                   	// #0
   1600c:	b	161f0 <scols_init_debug@@SMARTCOLS_2.25+0x1c1c>
   16010:	bl	80a0 <__errno_location@plt>
   16014:	ldr	w20, [x0]
   16018:	b	16284 <scols_init_debug@@SMARTCOLS_2.25+0x1cb0>
   1601c:	ldr	x25, [sp, #144]
   16020:	mov	x28, #0x0                   	// #0
   16024:	mov	x24, #0x0                   	// #0
   16028:	b	161f0 <scols_init_debug@@SMARTCOLS_2.25+0x1c1c>
   1602c:	cbz	x25, 1603c <scols_init_debug@@SMARTCOLS_2.25+0x1a68>
   16030:	ldr	x0, [sp, #144]
   16034:	cmp	x0, x25
   16038:	b.eq	1619c <scols_init_debug@@SMARTCOLS_2.25+0x1bc8>  // b.none
   1603c:	cbz	x24, 1605c <scols_init_debug@@SMARTCOLS_2.25+0x1a88>
   16040:	ldr	x0, [sp, #144]
   16044:	ubfx	w1, w0, #8, #12
   16048:	lsr	x0, x0, #32
   1604c:	and	w0, w0, #0xfffff000
   16050:	orr	w0, w0, w1
   16054:	cmp	w0, #0x7
   16058:	b.eq	161c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bf0>  // b.none
   1605c:	mov	x0, x21
   16060:	bl	7fa0 <getmntent@plt>
   16064:	mov	x19, x0
   16068:	cbz	x0, 16270 <scols_init_debug@@SMARTCOLS_2.25+0x1c9c>
   1606c:	ldr	x20, [x19]
   16070:	ldrsb	w0, [x20]
   16074:	cmp	w0, #0x2f
   16078:	b.ne	1605c <scols_init_debug@@SMARTCOLS_2.25+0x1a88>  // b.any
   1607c:	mov	x1, x20
   16080:	mov	x0, x22
   16084:	bl	7b80 <strcmp@plt>
   16088:	cbz	w0, 160cc <scols_init_debug@@SMARTCOLS_2.25+0x1af8>
   1608c:	mov	x2, x23
   16090:	mov	x1, x20
   16094:	mov	w0, #0x0                   	// #0
   16098:	bl	80e0 <__xstat@plt>
   1609c:	cbnz	w0, 1605c <scols_init_debug@@SMARTCOLS_2.25+0x1a88>
   160a0:	ldr	w0, [sp, #128]
   160a4:	and	w0, w0, #0xf000
   160a8:	cmp	w0, #0x6, lsl #12
   160ac:	b.eq	1602c <scols_init_debug@@SMARTCOLS_2.25+0x1a58>  // b.none
   160b0:	cbz	x24, 1605c <scols_init_debug@@SMARTCOLS_2.25+0x1a88>
   160b4:	ldr	x0, [sp, #112]
   160b8:	cmp	x0, x24
   160bc:	b.ne	1605c <scols_init_debug@@SMARTCOLS_2.25+0x1a88>  // b.any
   160c0:	ldr	x0, [sp, #120]
   160c4:	cmp	x0, x28
   160c8:	b.ne	1605c <scols_init_debug@@SMARTCOLS_2.25+0x1a88>  // b.any
   160cc:	add	x2, sp, #0x70
   160d0:	ldr	x1, [x19, #8]
   160d4:	mov	w0, #0x0                   	// #0
   160d8:	bl	80e0 <__xstat@plt>
   160dc:	tbnz	w0, #31, 161b0 <scols_init_debug@@SMARTCOLS_2.25+0x1bdc>
   160e0:	cbz	x25, 160f4 <scols_init_debug@@SMARTCOLS_2.25+0x1b20>
   160e4:	mov	w20, #0x0                   	// #0
   160e8:	ldr	x0, [sp, #112]
   160ec:	cmp	x0, x25
   160f0:	b.ne	16278 <scols_init_debug@@SMARTCOLS_2.25+0x1ca4>  // b.any
   160f4:	mov	w0, #0x1                   	// #1
   160f8:	str	w0, [x26]
   160fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16100:	add	x1, x1, #0xd8
   16104:	mov	x0, x19
   16108:	bl	7ce0 <hasmntopt@plt>
   1610c:	cbz	x0, 1611c <scols_init_debug@@SMARTCOLS_2.25+0x1b48>
   16110:	ldr	w0, [x26]
   16114:	orr	w0, w0, #0x4
   16118:	str	w0, [x26]
   1611c:	cbz	x27, 1613c <scols_init_debug@@SMARTCOLS_2.25+0x1b68>
   16120:	ldrsw	x20, [sp, #108]
   16124:	sub	x20, x20, #0x1
   16128:	mov	x2, x20
   1612c:	ldr	x1, [x19, #8]
   16130:	mov	x0, x27
   16134:	bl	7fe0 <strncpy@plt>
   16138:	strb	wzr, [x27, x20]
   1613c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16140:	add	x1, x1, #0xd0
   16144:	ldr	x0, [x19, #8]
   16148:	bl	7b80 <strcmp@plt>
   1614c:	mov	w20, #0x0                   	// #0
   16150:	cbnz	w0, 16278 <scols_init_debug@@SMARTCOLS_2.25+0x1ca4>
   16154:	ldr	w0, [x26]
   16158:	orr	w0, w0, #0x2
   1615c:	str	w0, [x26]
   16160:	mov	w2, #0x180                 	// #384
   16164:	mov	w1, #0x42                  	// #66
   16168:	movk	w1, #0x8, lsl #16
   1616c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16170:	add	x0, x0, #0xe0
   16174:	bl	77d0 <open@plt>
   16178:	tbz	w0, #31, 16250 <scols_init_debug@@SMARTCOLS_2.25+0x1c7c>
   1617c:	bl	80a0 <__errno_location@plt>
   16180:	ldr	w0, [x0]
   16184:	cmp	w0, #0x1e
   16188:	b.ne	16254 <scols_init_debug@@SMARTCOLS_2.25+0x1c80>  // b.any
   1618c:	ldr	w0, [x26]
   16190:	orr	w0, w0, #0x4
   16194:	str	w0, [x26]
   16198:	b	16254 <scols_init_debug@@SMARTCOLS_2.25+0x1c80>
   1619c:	add	x2, sp, #0x70
   161a0:	ldr	x1, [x19, #8]
   161a4:	mov	w0, #0x0                   	// #0
   161a8:	bl	80e0 <__xstat@plt>
   161ac:	tbz	w0, #31, 160e4 <scols_init_debug@@SMARTCOLS_2.25+0x1b10>
   161b0:	bl	80a0 <__errno_location@plt>
   161b4:	ldr	w20, [x0]
   161b8:	cmp	w20, #0x2
   161bc:	csel	w20, w20, wzr, ne  // ne = any
   161c0:	b	16278 <scols_init_debug@@SMARTCOLS_2.25+0x1ca4>
   161c4:	mov	w4, #0x0                   	// #0
   161c8:	mov	x3, #0x0                   	// #0
   161cc:	mov	x2, #0x0                   	// #0
   161d0:	mov	x1, x22
   161d4:	ldr	x0, [x19]
   161d8:	bl	22014 <scols_init_debug@@SMARTCOLS_2.25+0xda40>
   161dc:	cbz	w0, 1605c <scols_init_debug@@SMARTCOLS_2.25+0x1a88>
   161e0:	b	160cc <scols_init_debug@@SMARTCOLS_2.25+0x1af8>
   161e4:	mov	x28, #0x0                   	// #0
   161e8:	mov	x25, #0x0                   	// #0
   161ec:	mov	x24, #0x0                   	// #0
   161f0:	add	x23, sp, #0x70
   161f4:	b	1605c <scols_init_debug@@SMARTCOLS_2.25+0x1a88>
   161f8:	add	x2, sp, #0x70
   161fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16200:	add	x1, x1, #0xd0
   16204:	mov	w0, #0x0                   	// #0
   16208:	bl	80e0 <__xstat@plt>
   1620c:	mov	w20, w0
   16210:	cbnz	w0, 16268 <scols_init_debug@@SMARTCOLS_2.25+0x1c94>
   16214:	ldr	x0, [sp, #112]
   16218:	cmp	x0, x25
   1621c:	b.ne	16278 <scols_init_debug@@SMARTCOLS_2.25+0x1ca4>  // b.any
   16220:	mov	w0, #0x1                   	// #1
   16224:	str	w0, [x26]
   16228:	cbz	x27, 16154 <scols_init_debug@@SMARTCOLS_2.25+0x1b80>
   1622c:	ldrsw	x19, [sp, #108]
   16230:	sub	x19, x19, #0x1
   16234:	mov	x2, x19
   16238:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1623c:	add	x1, x1, #0xd0
   16240:	mov	x0, x27
   16244:	bl	7fe0 <strncpy@plt>
   16248:	strb	wzr, [x27, x19]
   1624c:	b	16154 <scols_init_debug@@SMARTCOLS_2.25+0x1b80>
   16250:	bl	7a30 <close@plt>
   16254:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16258:	add	x0, x0, #0xe0
   1625c:	bl	8170 <unlink@plt>
   16260:	mov	w20, #0x0                   	// #0
   16264:	b	16278 <scols_init_debug@@SMARTCOLS_2.25+0x1ca4>
   16268:	mov	w20, #0x0                   	// #0
   1626c:	b	16278 <scols_init_debug@@SMARTCOLS_2.25+0x1ca4>
   16270:	mov	w20, #0x0                   	// #0
   16274:	cbnz	x25, 161f8 <scols_init_debug@@SMARTCOLS_2.25+0x1c24>
   16278:	mov	x0, x21
   1627c:	bl	7980 <endmntent@plt>
   16280:	ldp	x23, x24, [sp, #48]
   16284:	mov	w0, w20
   16288:	ldp	x19, x20, [sp, #16]
   1628c:	ldp	x21, x22, [sp, #32]
   16290:	ldp	x25, x26, [sp, #64]
   16294:	ldp	x27, x28, [sp, #80]
   16298:	ldp	x29, x30, [sp], #240
   1629c:	ret
   162a0:	sub	sp, sp, #0x4c0
   162a4:	stp	x29, x30, [sp]
   162a8:	mov	x29, sp
   162ac:	stp	x19, x20, [sp, #16]
   162b0:	stp	x21, x22, [sp, #32]
   162b4:	stp	x23, x24, [sp, #48]
   162b8:	mov	x20, x0
   162bc:	mov	x23, x1
   162c0:	mov	x22, x2
   162c4:	mov	w21, w3
   162c8:	add	x2, sp, #0x40
   162cc:	mov	x1, x0
   162d0:	mov	w0, #0x0                   	// #0
   162d4:	bl	80e0 <__xstat@plt>
   162d8:	mov	x24, #0x0                   	// #0
   162dc:	cbnz	w0, 162f4 <scols_init_debug@@SMARTCOLS_2.25+0x1d20>
   162e0:	ldr	w0, [sp, #80]
   162e4:	and	w0, w0, #0xf000
   162e8:	cmp	w0, #0x6, lsl #12
   162ec:	ldr	x24, [sp, #96]
   162f0:	csel	x24, x24, xzr, eq  // eq = none
   162f4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   162f8:	add	x1, x1, #0x7c8
   162fc:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16300:	add	x0, x0, #0xf8
   16304:	bl	7720 <fopen@plt>
   16308:	mov	x19, x0
   1630c:	cbz	x0, 164b4 <scols_init_debug@@SMARTCOLS_2.25+0x1ee0>
   16310:	mov	x2, x0
   16314:	mov	w1, #0x400                 	// #1024
   16318:	add	x0, sp, #0xc0
   1631c:	bl	81d0 <fgets@plt>
   16320:	cbz	x0, 164ac <scols_init_debug@@SMARTCOLS_2.25+0x1ed8>
   16324:	ldrsb	w0, [sp, #192]
   16328:	cbz	w0, 16344 <scols_init_debug@@SMARTCOLS_2.25+0x1d70>
   1632c:	mov	x2, #0x9                   	// #9
   16330:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16334:	add	x1, x1, #0x108
   16338:	add	x0, sp, #0xc0
   1633c:	bl	7850 <strncmp@plt>
   16340:	cbnz	w0, 16358 <scols_init_debug@@SMARTCOLS_2.25+0x1d84>
   16344:	mov	x2, x19
   16348:	mov	w1, #0x400                 	// #1024
   1634c:	add	x0, sp, #0xc0
   16350:	bl	81d0 <fgets@plt>
   16354:	cbz	x0, 164ac <scols_init_debug@@SMARTCOLS_2.25+0x1ed8>
   16358:	mov	w1, #0x20                  	// #32
   1635c:	add	x0, sp, #0xc0
   16360:	bl	7d30 <strchr@plt>
   16364:	cbz	x0, 1636c <scols_init_debug@@SMARTCOLS_2.25+0x1d98>
   16368:	strb	wzr, [x0]
   1636c:	mov	w1, #0x9                   	// #9
   16370:	add	x0, sp, #0xc0
   16374:	bl	7d30 <strchr@plt>
   16378:	cbz	x0, 16380 <scols_init_debug@@SMARTCOLS_2.25+0x1dac>
   1637c:	strb	wzr, [x0]
   16380:	mov	x1, x20
   16384:	add	x0, sp, #0xc0
   16388:	bl	7b80 <strcmp@plt>
   1638c:	cbz	w0, 163c4 <scols_init_debug@@SMARTCOLS_2.25+0x1df0>
   16390:	cbz	x24, 16344 <scols_init_debug@@SMARTCOLS_2.25+0x1d70>
   16394:	add	x2, sp, #0x40
   16398:	add	x1, sp, #0xc0
   1639c:	mov	w0, #0x0                   	// #0
   163a0:	bl	80e0 <__xstat@plt>
   163a4:	cbnz	w0, 16344 <scols_init_debug@@SMARTCOLS_2.25+0x1d70>
   163a8:	ldr	w0, [sp, #80]
   163ac:	and	w0, w0, #0xf000
   163b0:	cmp	w0, #0x6, lsl #12
   163b4:	b.ne	16344 <scols_init_debug@@SMARTCOLS_2.25+0x1d70>  // b.any
   163b8:	ldr	x0, [sp, #96]
   163bc:	cmp	x24, x0
   163c0:	b.ne	16344 <scols_init_debug@@SMARTCOLS_2.25+0x1d70>  // b.any
   163c4:	mov	x0, x19
   163c8:	bl	76d0 <fclose@plt>
   163cc:	mov	w0, #0x9                   	// #9
   163d0:	str	w0, [x23]
   163d4:	cmp	x22, #0x0
   163d8:	ccmp	w21, #0x0, #0x4, ne  // ne = any
   163dc:	b.ne	16428 <scols_init_debug@@SMARTCOLS_2.25+0x1e54>  // b.any
   163e0:	add	x2, sp, #0xc0
   163e4:	mov	x1, x20
   163e8:	mov	w0, #0x0                   	// #0
   163ec:	bl	80e0 <__xstat@plt>
   163f0:	mov	w19, w0
   163f4:	cbnz	w0, 16408 <scols_init_debug@@SMARTCOLS_2.25+0x1e34>
   163f8:	ldr	w0, [sp, #208]
   163fc:	and	w0, w0, #0xf000
   16400:	cmp	w0, #0x6, lsl #12
   16404:	b.eq	16470 <scols_init_debug@@SMARTCOLS_2.25+0x1e9c>  // b.none
   16408:	mov	w19, #0x0                   	// #0
   1640c:	mov	w0, w19
   16410:	ldp	x19, x20, [sp, #16]
   16414:	ldp	x21, x22, [sp, #32]
   16418:	ldp	x23, x24, [sp, #48]
   1641c:	ldp	x29, x30, [sp]
   16420:	add	sp, sp, #0x4c0
   16424:	ret
   16428:	sxtw	x21, w21
   1642c:	sub	x21, x21, #0x1
   16430:	mov	x2, x21
   16434:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16438:	add	x1, x1, #0x118
   1643c:	mov	x0, x22
   16440:	bl	7fe0 <strncpy@plt>
   16444:	strb	wzr, [x22, x21]
   16448:	b	163e0 <scols_init_debug@@SMARTCOLS_2.25+0x1e0c>
   1644c:	mov	w4, w21
   16450:	mov	x3, x22
   16454:	mov	x2, x23
   16458:	mov	x1, x20
   1645c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16460:	add	x0, x0, #0x130
   16464:	bl	15f98 <scols_init_debug@@SMARTCOLS_2.25+0x19c4>
   16468:	mov	w19, w0
   1646c:	b	164f8 <scols_init_debug@@SMARTCOLS_2.25+0x1f24>
   16470:	mov	w1, #0x80                  	// #128
   16474:	movk	w1, #0x8, lsl #16
   16478:	mov	x0, x20
   1647c:	bl	77d0 <open@plt>
   16480:	tbz	w0, #31, 164a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>
   16484:	bl	80a0 <__errno_location@plt>
   16488:	ldr	w0, [x0]
   1648c:	cmp	w0, #0x10
   16490:	b.ne	1640c <scols_init_debug@@SMARTCOLS_2.25+0x1e38>  // b.any
   16494:	ldr	w0, [x23]
   16498:	orr	w0, w0, #0x10
   1649c:	str	w0, [x23]
   164a0:	b	1640c <scols_init_debug@@SMARTCOLS_2.25+0x1e38>
   164a4:	bl	7a30 <close@plt>
   164a8:	b	1640c <scols_init_debug@@SMARTCOLS_2.25+0x1e38>
   164ac:	mov	x0, x19
   164b0:	bl	76d0 <fclose@plt>
   164b4:	mov	w4, w21
   164b8:	mov	x3, x22
   164bc:	mov	x2, x23
   164c0:	mov	x1, x20
   164c4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   164c8:	add	x0, x0, #0x120
   164cc:	bl	15f98 <scols_init_debug@@SMARTCOLS_2.25+0x19c4>
   164d0:	mov	w19, w0
   164d4:	cbnz	w0, 164e0 <scols_init_debug@@SMARTCOLS_2.25+0x1f0c>
   164d8:	ldr	w0, [x23]
   164dc:	cbnz	w0, 163e0 <scols_init_debug@@SMARTCOLS_2.25+0x1e0c>
   164e0:	mov	w1, #0x4                   	// #4
   164e4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   164e8:	add	x0, x0, #0x120
   164ec:	bl	7af0 <access@plt>
   164f0:	cbnz	w0, 1644c <scols_init_debug@@SMARTCOLS_2.25+0x1e78>
   164f4:	str	wzr, [x23]
   164f8:	cbz	w19, 163e0 <scols_init_debug@@SMARTCOLS_2.25+0x1e0c>
   164fc:	b	1640c <scols_init_debug@@SMARTCOLS_2.25+0x1e38>
   16500:	stp	x29, x30, [sp, #-32]!
   16504:	mov	x29, sp
   16508:	str	wzr, [sp, #28]
   1650c:	mov	w3, #0x0                   	// #0
   16510:	mov	x2, #0x0                   	// #0
   16514:	add	x1, sp, #0x1c
   16518:	bl	162a0 <scols_init_debug@@SMARTCOLS_2.25+0x1ccc>
   1651c:	cbnz	w0, 16530 <scols_init_debug@@SMARTCOLS_2.25+0x1f5c>
   16520:	ldr	w0, [sp, #28]
   16524:	and	w0, w0, #0x1
   16528:	ldp	x29, x30, [sp], #32
   1652c:	ret
   16530:	mov	w0, #0x0                   	// #0
   16534:	b	16528 <scols_init_debug@@SMARTCOLS_2.25+0x1f54>
   16538:	stp	x29, x30, [sp, #-64]!
   1653c:	mov	x29, sp
   16540:	stp	x23, x24, [sp, #48]
   16544:	mov	x23, x0
   16548:	cbz	x0, 165c0 <scols_init_debug@@SMARTCOLS_2.25+0x1fec>
   1654c:	stp	x19, x20, [sp, #16]
   16550:	stp	x21, x22, [sp, #32]
   16554:	mov	x21, #0x15                  	// #21
   16558:	mov	x20, #0x0                   	// #0
   1655c:	adrp	x22, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   16560:	add	x22, x22, #0x740
   16564:	b	1656c <scols_init_debug@@SMARTCOLS_2.25+0x1f98>
   16568:	mov	x21, x19
   1656c:	cmp	x20, x21
   16570:	b.cs	165a4 <scols_init_debug@@SMARTCOLS_2.25+0x1fd0>  // b.hs, b.nlast
   16574:	add	x19, x20, x21
   16578:	lsr	x19, x19, #1
   1657c:	lsl	x1, x19, #4
   16580:	add	x24, x22, x1
   16584:	ldr	x1, [x22, x1]
   16588:	mov	x0, x23
   1658c:	bl	7b80 <strcmp@plt>
   16590:	tbnz	w0, #31, 16568 <scols_init_debug@@SMARTCOLS_2.25+0x1f94>
   16594:	cmp	w0, #0x0
   16598:	b.le	165b4 <scols_init_debug@@SMARTCOLS_2.25+0x1fe0>
   1659c:	add	x20, x19, #0x1
   165a0:	b	1656c <scols_init_debug@@SMARTCOLS_2.25+0x1f98>
   165a4:	mov	x0, #0x0                   	// #0
   165a8:	ldp	x19, x20, [sp, #16]
   165ac:	ldp	x21, x22, [sp, #32]
   165b0:	b	165c0 <scols_init_debug@@SMARTCOLS_2.25+0x1fec>
   165b4:	ldr	x0, [x24, #8]
   165b8:	ldp	x19, x20, [sp, #16]
   165bc:	ldp	x21, x22, [sp, #32]
   165c0:	ldp	x23, x24, [sp, #48]
   165c4:	ldp	x29, x30, [sp], #64
   165c8:	ret
   165cc:	stp	x29, x30, [sp, #-64]!
   165d0:	mov	x29, sp
   165d4:	stp	x21, x22, [sp, #32]
   165d8:	stp	x23, x24, [sp, #48]
   165dc:	mov	x21, x0
   165e0:	cbz	x0, 16680 <scols_init_debug@@SMARTCOLS_2.25+0x20ac>
   165e4:	bl	7380 <strlen@plt>
   165e8:	lsl	x0, x0, #2
   165ec:	add	x0, x0, #0x1
   165f0:	bl	7760 <malloc@plt>
   165f4:	mov	x24, x0
   165f8:	cbz	x0, 16620 <scols_init_debug@@SMARTCOLS_2.25+0x204c>
   165fc:	stp	x19, x20, [sp, #16]
   16600:	ldrsb	w19, [x21]
   16604:	mov	x20, x0
   16608:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1660c:	add	x22, x22, #0x2b8
   16610:	mov	w23, #0x5c                  	// #92
   16614:	cbnz	w19, 16640 <scols_init_debug@@SMARTCOLS_2.25+0x206c>
   16618:	strb	wzr, [x20]
   1661c:	ldp	x19, x20, [sp, #16]
   16620:	mov	x0, x24
   16624:	ldp	x21, x22, [sp, #32]
   16628:	ldp	x23, x24, [sp, #48]
   1662c:	ldp	x29, x30, [sp], #64
   16630:	ret
   16634:	strb	w19, [x20], #1
   16638:	ldrsb	w19, [x21, #1]!
   1663c:	cbz	w19, 16618 <scols_init_debug@@SMARTCOLS_2.25+0x2044>
   16640:	mov	w1, w19
   16644:	mov	x0, x22
   16648:	bl	7d30 <strchr@plt>
   1664c:	cbz	x0, 16634 <scols_init_debug@@SMARTCOLS_2.25+0x2060>
   16650:	strb	w23, [x20]
   16654:	ubfx	x0, x19, #6, #2
   16658:	add	w0, w0, #0x30
   1665c:	strb	w0, [x20, #1]
   16660:	ubfx	x1, x19, #3, #3
   16664:	add	w1, w1, #0x30
   16668:	strb	w1, [x20, #2]
   1666c:	and	w19, w19, #0x7
   16670:	add	w19, w19, #0x30
   16674:	strb	w19, [x20, #3]
   16678:	add	x20, x20, #0x4
   1667c:	b	16638 <scols_init_debug@@SMARTCOLS_2.25+0x2064>
   16680:	mov	x24, x0
   16684:	b	16620 <scols_init_debug@@SMARTCOLS_2.25+0x204c>
   16688:	cbz	x0, 16740 <scols_init_debug@@SMARTCOLS_2.25+0x216c>
   1668c:	ldrsb	w3, [x0]
   16690:	cbz	w3, 1673c <scols_init_debug@@SMARTCOLS_2.25+0x2168>
   16694:	subs	x5, x2, #0x1
   16698:	b.eq	1673c <scols_init_debug@@SMARTCOLS_2.25+0x2168>  // b.none
   1669c:	add	x2, x1, #0x1
   166a0:	mov	x4, #0x0                   	// #0
   166a4:	b	166cc <scols_init_debug@@SMARTCOLS_2.25+0x20f8>
   166a8:	add	x0, x0, #0x1
   166ac:	mov	x1, x2
   166b0:	add	x4, x4, #0x1
   166b4:	sturb	w3, [x2, #-1]
   166b8:	ldrsb	w3, [x0]
   166bc:	cbz	w3, 1673c <scols_init_debug@@SMARTCOLS_2.25+0x2168>
   166c0:	add	x2, x2, #0x1
   166c4:	cmp	x4, x5
   166c8:	b.cs	1673c <scols_init_debug@@SMARTCOLS_2.25+0x2168>  // b.hs, b.nlast
   166cc:	cmp	w3, #0x5c
   166d0:	b.ne	166a8 <scols_init_debug@@SMARTCOLS_2.25+0x20d4>  // b.any
   166d4:	add	x1, x4, #0x3
   166d8:	cmp	x1, x5
   166dc:	b.cs	166a8 <scols_init_debug@@SMARTCOLS_2.25+0x20d4>  // b.hs, b.nlast
   166e0:	ldrsb	w6, [x0, #1]
   166e4:	and	w1, w6, #0xfffffff8
   166e8:	cmp	w1, #0x30
   166ec:	b.ne	166a8 <scols_init_debug@@SMARTCOLS_2.25+0x20d4>  // b.any
   166f0:	ldrsb	w7, [x0, #2]
   166f4:	and	w1, w7, #0xfffffff8
   166f8:	cmp	w1, #0x30
   166fc:	b.ne	166a8 <scols_init_debug@@SMARTCOLS_2.25+0x20d4>  // b.any
   16700:	ldrsb	w8, [x0, #3]
   16704:	and	w1, w8, #0xfffffff8
   16708:	cmp	w1, #0x30
   1670c:	b.ne	166a8 <scols_init_debug@@SMARTCOLS_2.25+0x20d4>  // b.any
   16710:	mov	x1, x2
   16714:	ubfiz	w3, w6, #3, #3
   16718:	and	w7, w7, #0x7
   1671c:	add	w3, w3, w7
   16720:	ubfiz	w3, w3, #3, #5
   16724:	and	w8, w8, #0x7
   16728:	add	w3, w8, w3
   1672c:	sxtb	w3, w3
   16730:	add	x0, x0, #0x4
   16734:	add	x4, x4, #0x4
   16738:	b	166b4 <scols_init_debug@@SMARTCOLS_2.25+0x20e0>
   1673c:	strb	wzr, [x1]
   16740:	ret
   16744:	cbz	x0, 168a0 <scols_init_debug@@SMARTCOLS_2.25+0x22cc>
   16748:	stp	x29, x30, [sp, #-96]!
   1674c:	mov	x29, sp
   16750:	stp	x19, x20, [sp, #16]
   16754:	stp	x21, x22, [sp, #32]
   16758:	stp	x23, x24, [sp, #48]
   1675c:	mov	x21, x0
   16760:	mov	x24, x1
   16764:	ldrsb	w19, [x0]
   16768:	cbz	w19, 16874 <scols_init_debug@@SMARTCOLS_2.25+0x22a0>
   1676c:	subs	x23, x2, #0x1
   16770:	b.eq	16898 <scols_init_debug@@SMARTCOLS_2.25+0x22c4>  // b.none
   16774:	add	x20, x1, #0x1
   16778:	mov	x22, #0x0                   	// #0
   1677c:	b	167dc <scols_init_debug@@SMARTCOLS_2.25+0x2208>
   16780:	bl	7640 <__ctype_tolower_loc@plt>
   16784:	ldr	x0, [x0]
   16788:	ldr	w19, [x0, x26, lsl #2]
   1678c:	sub	w19, w19, #0x57
   16790:	lsl	w19, w19, #4
   16794:	sxtb	w19, w19
   16798:	b	1683c <scols_init_debug@@SMARTCOLS_2.25+0x2268>
   1679c:	bl	7640 <__ctype_tolower_loc@plt>
   167a0:	ldr	x0, [x0]
   167a4:	ldr	w1, [x0, x28, lsl #2]
   167a8:	sub	w1, w1, #0x57
   167ac:	sxtb	w1, w1
   167b0:	b	16848 <scols_init_debug@@SMARTCOLS_2.25+0x2274>
   167b4:	ldp	x25, x26, [sp, #64]
   167b8:	add	x21, x21, #0x1
   167bc:	mov	x0, x20
   167c0:	sturb	w19, [x20, #-1]
   167c4:	add	x22, x22, #0x1
   167c8:	ldrsb	w19, [x21]
   167cc:	cbz	w19, 16878 <scols_init_debug@@SMARTCOLS_2.25+0x22a4>
   167d0:	add	x20, x20, #0x1
   167d4:	cmp	x22, x23
   167d8:	b.cs	16878 <scols_init_debug@@SMARTCOLS_2.25+0x22a4>  // b.hs, b.nlast
   167dc:	cmp	w19, #0x5c
   167e0:	b.ne	167b8 <scols_init_debug@@SMARTCOLS_2.25+0x21e4>  // b.any
   167e4:	add	x2, x22, #0x3
   167e8:	cmp	x2, x23
   167ec:	b.cs	167b8 <scols_init_debug@@SMARTCOLS_2.25+0x21e4>  // b.hs, b.nlast
   167f0:	ldrsb	w0, [x21, #1]
   167f4:	cmp	w0, #0x78
   167f8:	b.ne	167b8 <scols_init_debug@@SMARTCOLS_2.25+0x21e4>  // b.any
   167fc:	stp	x25, x26, [sp, #64]
   16800:	bl	7bb0 <__ctype_b_loc@plt>
   16804:	ldr	x1, [x0]
   16808:	ldrsb	w0, [x21, #2]
   1680c:	sxtb	x26, w0
   16810:	ldrh	w2, [x1, x26, lsl #1]
   16814:	tbz	w2, #12, 167b4 <scols_init_debug@@SMARTCOLS_2.25+0x21e0>
   16818:	stp	x27, x28, [sp, #80]
   1681c:	ldrsb	w25, [x21, #3]
   16820:	sxtb	x28, w25
   16824:	ldrh	w27, [x1, x28, lsl #1]
   16828:	tbz	w27, #12, 16868 <scols_init_debug@@SMARTCOLS_2.25+0x2294>
   1682c:	tbz	w2, #11, 16780 <scols_init_debug@@SMARTCOLS_2.25+0x21ac>
   16830:	sub	w19, w0, #0x30
   16834:	lsl	w19, w19, #4
   16838:	sxtb	w19, w19
   1683c:	tbz	w27, #11, 1679c <scols_init_debug@@SMARTCOLS_2.25+0x21c8>
   16840:	sub	w1, w25, #0x30
   16844:	sxtb	w1, w1
   16848:	mov	x0, x20
   1684c:	orr	w1, w19, w1
   16850:	sturb	w1, [x20, #-1]
   16854:	add	x21, x21, #0x4
   16858:	add	x22, x22, #0x4
   1685c:	ldp	x25, x26, [sp, #64]
   16860:	ldp	x27, x28, [sp, #80]
   16864:	b	167c8 <scols_init_debug@@SMARTCOLS_2.25+0x21f4>
   16868:	ldp	x25, x26, [sp, #64]
   1686c:	ldp	x27, x28, [sp, #80]
   16870:	b	167b8 <scols_init_debug@@SMARTCOLS_2.25+0x21e4>
   16874:	mov	x0, x1
   16878:	strb	wzr, [x0]
   1687c:	sub	x0, x0, x24
   16880:	add	x0, x0, #0x1
   16884:	ldp	x19, x20, [sp, #16]
   16888:	ldp	x21, x22, [sp, #32]
   1688c:	ldp	x23, x24, [sp, #48]
   16890:	ldp	x29, x30, [sp], #96
   16894:	ret
   16898:	mov	x0, x1
   1689c:	b	16878 <scols_init_debug@@SMARTCOLS_2.25+0x22a4>
   168a0:	mov	x0, #0x0                   	// #0
   168a4:	ret
   168a8:	stp	x29, x30, [sp, #-48]!
   168ac:	mov	x29, sp
   168b0:	stp	x19, x20, [sp, #16]
   168b4:	mov	x19, x0
   168b8:	cbz	x0, 1692c <scols_init_debug@@SMARTCOLS_2.25+0x2358>
   168bc:	str	x21, [sp, #32]
   168c0:	mov	x3, x0
   168c4:	b	168cc <scols_init_debug@@SMARTCOLS_2.25+0x22f8>
   168c8:	add	x3, x3, #0x1
   168cc:	ldrsb	w2, [x3]
   168d0:	tst	w2, #0xffffffdf
   168d4:	b.eq	168e0 <scols_init_debug@@SMARTCOLS_2.25+0x230c>  // b.none
   168d8:	cmp	w2, #0x9
   168dc:	b.ne	168c8 <scols_init_debug@@SMARTCOLS_2.25+0x22f4>  // b.any
   168e0:	sub	x21, x3, x19
   168e4:	add	x21, x21, #0x1
   168e8:	cbz	x1, 168f0 <scols_init_debug@@SMARTCOLS_2.25+0x231c>
   168ec:	str	x3, [x1]
   168f0:	cmp	x19, x3
   168f4:	b.eq	16934 <scols_init_debug@@SMARTCOLS_2.25+0x2360>  // b.none
   168f8:	mov	x0, x21
   168fc:	bl	7760 <malloc@plt>
   16900:	mov	x20, x0
   16904:	cbz	x0, 16940 <scols_init_debug@@SMARTCOLS_2.25+0x236c>
   16908:	mov	x2, x21
   1690c:	mov	x1, x0
   16910:	mov	x0, x19
   16914:	bl	16688 <scols_init_debug@@SMARTCOLS_2.25+0x20b4>
   16918:	ldr	x21, [sp, #32]
   1691c:	mov	x0, x20
   16920:	ldp	x19, x20, [sp, #16]
   16924:	ldp	x29, x30, [sp], #48
   16928:	ret
   1692c:	mov	x20, x0
   16930:	b	1691c <scols_init_debug@@SMARTCOLS_2.25+0x2348>
   16934:	mov	x20, #0x0                   	// #0
   16938:	ldr	x21, [sp, #32]
   1693c:	b	1691c <scols_init_debug@@SMARTCOLS_2.25+0x2348>
   16940:	ldr	x21, [sp, #32]
   16944:	b	1691c <scols_init_debug@@SMARTCOLS_2.25+0x2348>
   16948:	stp	x29, x30, [sp, #-80]!
   1694c:	mov	x29, sp
   16950:	stp	x21, x22, [sp, #32]
   16954:	str	x25, [sp, #64]
   16958:	mov	x21, x0
   1695c:	orr	x0, x1, x0
   16960:	mov	w25, #0x1                   	// #1
   16964:	cbz	x0, 16a68 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
   16968:	stp	x19, x20, [sp, #16]
   1696c:	mov	x19, x1
   16970:	cbz	x1, 16a54 <scols_init_debug@@SMARTCOLS_2.25+0x2480>
   16974:	stp	x23, x24, [sp, #48]
   16978:	mov	x2, #0x2                   	// #2
   1697c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   16980:	add	x1, x1, #0x2c0
   16984:	mov	x0, x19
   16988:	bl	7850 <strncmp@plt>
   1698c:	mov	w25, #0x0                   	// #0
   16990:	cbnz	w0, 1699c <scols_init_debug@@SMARTCOLS_2.25+0x23c8>
   16994:	add	x19, x19, #0x2
   16998:	mov	w25, #0x1                   	// #1
   1699c:	mov	x0, x21
   169a0:	bl	7380 <strlen@plt>
   169a4:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   169a8:	add	x22, x22, #0x2c0
   169ac:	mov	x23, #0x2                   	// #2
   169b0:	sxtw	x20, w0
   169b4:	mov	w24, #0x2c                  	// #44
   169b8:	b	169f4 <scols_init_debug@@SMARTCOLS_2.25+0x2420>
   169bc:	mov	x2, x20
   169c0:	mov	x1, x21
   169c4:	mov	x0, x19
   169c8:	bl	7c80 <strncasecmp@plt>
   169cc:	cbnz	w0, 169e0 <scols_init_debug@@SMARTCOLS_2.25+0x240c>
   169d0:	ldrsb	w0, [x19, x20]
   169d4:	cmp	w0, #0x2c
   169d8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   169dc:	b.eq	16a40 <scols_init_debug@@SMARTCOLS_2.25+0x246c>  // b.none
   169e0:	mov	w1, w24
   169e4:	mov	x0, x19
   169e8:	bl	7d30 <strchr@plt>
   169ec:	cbz	x0, 16a60 <scols_init_debug@@SMARTCOLS_2.25+0x248c>
   169f0:	add	x19, x0, #0x1
   169f4:	mov	x2, x23
   169f8:	mov	x1, x22
   169fc:	mov	x0, x19
   16a00:	bl	7850 <strncmp@plt>
   16a04:	cbnz	w0, 169bc <scols_init_debug@@SMARTCOLS_2.25+0x23e8>
   16a08:	mov	x2, x20
   16a0c:	mov	x1, x21
   16a10:	add	x0, x19, #0x2
   16a14:	bl	7c80 <strncasecmp@plt>
   16a18:	cbnz	w0, 169bc <scols_init_debug@@SMARTCOLS_2.25+0x23e8>
   16a1c:	add	x1, x19, x20
   16a20:	ldrsb	w1, [x1, #2]
   16a24:	cmp	w1, #0x2c
   16a28:	ccmp	w1, #0x0, #0x4, ne  // ne = any
   16a2c:	b.ne	169bc <scols_init_debug@@SMARTCOLS_2.25+0x23e8>  // b.any
   16a30:	mov	w25, w0
   16a34:	ldp	x19, x20, [sp, #16]
   16a38:	ldp	x23, x24, [sp, #48]
   16a3c:	b	16a68 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
   16a40:	cmp	w25, #0x0
   16a44:	cset	w25, eq  // eq = none
   16a48:	ldp	x19, x20, [sp, #16]
   16a4c:	ldp	x23, x24, [sp, #48]
   16a50:	b	16a68 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
   16a54:	mov	w25, #0x0                   	// #0
   16a58:	ldp	x19, x20, [sp, #16]
   16a5c:	b	16a68 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
   16a60:	ldp	x19, x20, [sp, #16]
   16a64:	ldp	x23, x24, [sp, #48]
   16a68:	mov	w0, w25
   16a6c:	ldp	x21, x22, [sp, #32]
   16a70:	ldr	x25, [sp, #64]
   16a74:	ldp	x29, x30, [sp], #80
   16a78:	ret
   16a7c:	stp	x29, x30, [sp, #-64]!
   16a80:	mov	x29, sp
   16a84:	stp	x19, x20, [sp, #16]
   16a88:	mov	x19, x0
   16a8c:	ldr	w0, [x0]
   16a90:	cbz	w0, 16af0 <scols_init_debug@@SMARTCOLS_2.25+0x251c>
   16a94:	stp	x21, x22, [sp, #32]
   16a98:	str	x23, [sp, #48]
   16a9c:	mov	x21, x1
   16aa0:	mov	x20, #0x0                   	// #0
   16aa4:	mov	w23, #0xfffd                	// #65533
   16aa8:	mov	w22, #0x1                   	// #1
   16aac:	b	16ac8 <scols_init_debug@@SMARTCOLS_2.25+0x24f4>
   16ab0:	add	x2, x20, w0, sxtw
   16ab4:	cmp	x2, x21
   16ab8:	b.hi	16af8 <scols_init_debug@@SMARTCOLS_2.25+0x2524>  // b.pmore
   16abc:	ldr	w0, [x19, #4]!
   16ac0:	cbz	w0, 16ae0 <scols_init_debug@@SMARTCOLS_2.25+0x250c>
   16ac4:	mov	x20, x2
   16ac8:	bl	7790 <wcwidth@plt>
   16acc:	cmn	w0, #0x1
   16ad0:	b.ne	16ab0 <scols_init_debug@@SMARTCOLS_2.25+0x24dc>  // b.any
   16ad4:	str	w23, [x19]
   16ad8:	mov	w0, w22
   16adc:	b	16ab0 <scols_init_debug@@SMARTCOLS_2.25+0x24dc>
   16ae0:	mov	x20, x2
   16ae4:	ldp	x21, x22, [sp, #32]
   16ae8:	ldr	x23, [sp, #48]
   16aec:	b	16b00 <scols_init_debug@@SMARTCOLS_2.25+0x252c>
   16af0:	mov	x20, #0x0                   	// #0
   16af4:	b	16b00 <scols_init_debug@@SMARTCOLS_2.25+0x252c>
   16af8:	ldp	x21, x22, [sp, #32]
   16afc:	ldr	x23, [sp, #48]
   16b00:	str	wzr, [x19]
   16b04:	mov	x0, x20
   16b08:	ldp	x19, x20, [sp, #16]
   16b0c:	ldp	x29, x30, [sp], #64
   16b10:	ret
   16b14:	stp	x29, x30, [sp, #-112]!
   16b18:	mov	x29, sp
   16b1c:	stp	x23, x24, [sp, #48]
   16b20:	stp	x25, x26, [sp, #64]
   16b24:	mov	x25, x2
   16b28:	str	xzr, [sp, #104]
   16b2c:	cbz	x0, 16c88 <scols_init_debug@@SMARTCOLS_2.25+0x26b4>
   16b30:	stp	x19, x20, [sp, #16]
   16b34:	stp	x21, x22, [sp, #32]
   16b38:	mov	x19, x0
   16b3c:	ldrsb	w20, [x0]
   16b40:	cmp	w20, #0x0
   16b44:	cset	w0, ne  // ne = any
   16b48:	cmp	x1, #0x0
   16b4c:	sub	x22, x1, #0x1
   16b50:	add	x22, x19, x22
   16b54:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   16b58:	csel	x22, x22, x19, ne  // ne = any
   16b5c:	cmp	w0, #0x0
   16b60:	mov	x24, #0x0                   	// #0
   16b64:	mov	x23, #0x0                   	// #0
   16b68:	ccmp	x22, x19, #0x0, ne  // ne = any
   16b6c:	b.cc	16ca4 <scols_init_debug@@SMARTCOLS_2.25+0x26d0>  // b.lo, b.ul, b.last
   16b70:	stp	x27, x28, [sp, #80]
   16b74:	add	x27, sp, #0x68
   16b78:	add	x26, sp, #0x64
   16b7c:	mov	x28, #0x1                   	// #1
   16b80:	b	16bac <scols_init_debug@@SMARTCOLS_2.25+0x25d8>
   16b84:	ldrsb	w0, [x19, #1]
   16b88:	cmp	w0, #0x78
   16b8c:	b.ne	16bb8 <scols_init_debug@@SMARTCOLS_2.25+0x25e4>  // b.any
   16b90:	add	x23, x23, #0x4
   16b94:	add	x24, x24, #0x4
   16b98:	add	x19, x19, #0x1
   16b9c:	ldrsb	w20, [x19]
   16ba0:	cmp	w20, #0x0
   16ba4:	ccmp	x22, x19, #0x0, ne  // ne = any
   16ba8:	b.cc	16c60 <scols_init_debug@@SMARTCOLS_2.25+0x268c>  // b.lo, b.ul, b.last
   16bac:	cmp	w20, #0x5c
   16bb0:	ccmp	x22, x19, #0x0, eq  // eq = none
   16bb4:	b.hi	16b84 <scols_init_debug@@SMARTCOLS_2.25+0x25b0>  // b.pmore
   16bb8:	bl	7bb0 <__ctype_b_loc@plt>
   16bbc:	mov	x21, x0
   16bc0:	and	x20, x20, #0xff
   16bc4:	ldr	x0, [x0]
   16bc8:	ldrh	w0, [x0, x20, lsl #1]
   16bcc:	tbnz	w0, #1, 16b90 <scols_init_debug@@SMARTCOLS_2.25+0x25bc>
   16bd0:	bl	7c40 <__ctype_get_mb_cur_max@plt>
   16bd4:	mov	x3, x27
   16bd8:	mov	x2, x0
   16bdc:	mov	x1, x19
   16be0:	mov	x0, x26
   16be4:	bl	72b0 <mbrtowc@plt>
   16be8:	mov	x20, x0
   16bec:	cbz	x0, 16c94 <scols_init_debug@@SMARTCOLS_2.25+0x26c0>
   16bf0:	cmn	x0, #0x3
   16bf4:	b.ls	16c28 <scols_init_debug@@SMARTCOLS_2.25+0x2654>  // b.plast
   16bf8:	ldrb	w1, [x19]
   16bfc:	ldr	x0, [x21]
   16c00:	ldrh	w0, [x0, x1, lsl #1]
   16c04:	tbz	w0, #14, 16c18 <scols_init_debug@@SMARTCOLS_2.25+0x2644>
   16c08:	add	x23, x23, #0x1
   16c0c:	add	x24, x24, #0x1
   16c10:	mov	x20, x28
   16c14:	b	16c44 <scols_init_debug@@SMARTCOLS_2.25+0x2670>
   16c18:	add	x23, x23, #0x4
   16c1c:	add	x24, x24, #0x4
   16c20:	mov	x20, x28
   16c24:	b	16c44 <scols_init_debug@@SMARTCOLS_2.25+0x2670>
   16c28:	ldr	w21, [sp, #100]
   16c2c:	mov	w0, w21
   16c30:	bl	8020 <iswprint@plt>
   16c34:	cbnz	w0, 16c4c <scols_init_debug@@SMARTCOLS_2.25+0x2678>
   16c38:	lsl	x0, x20, #2
   16c3c:	add	x23, x23, x0
   16c40:	add	x24, x24, x0
   16c44:	add	x19, x19, x20
   16c48:	b	16b9c <scols_init_debug@@SMARTCOLS_2.25+0x25c8>
   16c4c:	mov	w0, w21
   16c50:	bl	7790 <wcwidth@plt>
   16c54:	add	x23, x23, w0, sxtw
   16c58:	add	x24, x24, x20
   16c5c:	b	16c44 <scols_init_debug@@SMARTCOLS_2.25+0x2670>
   16c60:	ldp	x19, x20, [sp, #16]
   16c64:	ldp	x21, x22, [sp, #32]
   16c68:	ldp	x27, x28, [sp, #80]
   16c6c:	cbz	x25, 16c74 <scols_init_debug@@SMARTCOLS_2.25+0x26a0>
   16c70:	str	x24, [x25]
   16c74:	mov	x0, x23
   16c78:	ldp	x23, x24, [sp, #48]
   16c7c:	ldp	x25, x26, [sp, #64]
   16c80:	ldp	x29, x30, [sp], #112
   16c84:	ret
   16c88:	mov	x24, #0x0                   	// #0
   16c8c:	mov	x23, #0x0                   	// #0
   16c90:	b	16c6c <scols_init_debug@@SMARTCOLS_2.25+0x2698>
   16c94:	ldp	x19, x20, [sp, #16]
   16c98:	ldp	x21, x22, [sp, #32]
   16c9c:	ldp	x27, x28, [sp, #80]
   16ca0:	b	16c6c <scols_init_debug@@SMARTCOLS_2.25+0x2698>
   16ca4:	mov	x24, #0x0                   	// #0
   16ca8:	mov	x23, #0x0                   	// #0
   16cac:	ldp	x19, x20, [sp, #16]
   16cb0:	ldp	x21, x22, [sp, #32]
   16cb4:	b	16c6c <scols_init_debug@@SMARTCOLS_2.25+0x2698>
   16cb8:	cbz	x0, 16d00 <scols_init_debug@@SMARTCOLS_2.25+0x272c>
   16cbc:	stp	x29, x30, [sp, #-32]!
   16cc0:	mov	x29, sp
   16cc4:	str	x19, [sp, #16]
   16cc8:	mov	x19, x0
   16ccc:	ldrsb	w1, [x0]
   16cd0:	mov	x0, #0x0                   	// #0
   16cd4:	cbnz	w1, 16ce4 <scols_init_debug@@SMARTCOLS_2.25+0x2710>
   16cd8:	ldr	x19, [sp, #16]
   16cdc:	ldp	x29, x30, [sp], #32
   16ce0:	ret
   16ce4:	mov	x0, x19
   16ce8:	bl	7380 <strlen@plt>
   16cec:	mov	x2, #0x0                   	// #0
   16cf0:	mov	x1, x0
   16cf4:	mov	x0, x19
   16cf8:	bl	16b14 <scols_init_debug@@SMARTCOLS_2.25+0x2540>
   16cfc:	b	16cd8 <scols_init_debug@@SMARTCOLS_2.25+0x2704>
   16d00:	mov	x0, #0x0                   	// #0
   16d04:	ret
   16d08:	stp	x29, x30, [sp, #-128]!
   16d0c:	mov	x29, sp
   16d10:	stp	x19, x20, [sp, #16]
   16d14:	mov	x20, x0
   16d18:	str	x2, [sp, #96]
   16d1c:	cbz	x0, 16efc <scols_init_debug@@SMARTCOLS_2.25+0x2928>
   16d20:	stp	x21, x22, [sp, #32]
   16d24:	stp	x23, x24, [sp, #48]
   16d28:	stp	x25, x26, [sp, #64]
   16d2c:	stp	x27, x28, [sp, #80]
   16d30:	mov	x21, x1
   16d34:	mov	x19, x2
   16d38:	mov	x22, x3
   16d3c:	bl	7380 <strlen@plt>
   16d40:	str	xzr, [sp, #120]
   16d44:	cmp	x0, #0x0
   16d48:	ccmp	x19, #0x0, #0x4, ne  // ne = any
   16d4c:	b.eq	16f08 <scols_init_debug@@SMARTCOLS_2.25+0x2934>  // b.none
   16d50:	str	xzr, [x21]
   16d54:	ldr	x19, [sp, #96]
   16d58:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   16d5c:	add	x24, x24, #0x950
   16d60:	add	x28, sp, #0x78
   16d64:	add	x0, sp, #0x74
   16d68:	str	x0, [sp, #104]
   16d6c:	b	16db4 <scols_init_debug@@SMARTCOLS_2.25+0x27e0>
   16d70:	cmp	w23, #0x5c
   16d74:	b.eq	16ddc <scols_init_debug@@SMARTCOLS_2.25+0x2808>  // b.none
   16d78:	bl	7bb0 <__ctype_b_loc@plt>
   16d7c:	mov	x25, x0
   16d80:	and	x0, x23, #0xff
   16d84:	ldr	x1, [x25]
   16d88:	ldrh	w0, [x1, x0, lsl #1]
   16d8c:	tbz	w0, #1, 16dec <scols_init_debug@@SMARTCOLS_2.25+0x2818>
   16d90:	and	w2, w23, #0xff
   16d94:	mov	x1, x24
   16d98:	mov	x0, x19
   16d9c:	bl	7540 <sprintf@plt>
   16da0:	add	x19, x19, #0x4
   16da4:	ldr	x0, [x21]
   16da8:	add	x0, x0, #0x4
   16dac:	str	x0, [x21]
   16db0:	add	x20, x20, #0x1
   16db4:	ldrsb	w23, [x20]
   16db8:	cbz	w23, 16ee4 <scols_init_debug@@SMARTCOLS_2.25+0x2910>
   16dbc:	cbz	x22, 16d70 <scols_init_debug@@SMARTCOLS_2.25+0x279c>
   16dc0:	mov	w1, w23
   16dc4:	mov	x0, x22
   16dc8:	bl	7d30 <strchr@plt>
   16dcc:	cbz	x0, 16d70 <scols_init_debug@@SMARTCOLS_2.25+0x279c>
   16dd0:	add	x20, x20, #0x1
   16dd4:	strb	w23, [x19], #1
   16dd8:	b	16db4 <scols_init_debug@@SMARTCOLS_2.25+0x27e0>
   16ddc:	ldrsb	w0, [x20, #1]
   16de0:	cmp	w0, #0x78
   16de4:	b.ne	16d78 <scols_init_debug@@SMARTCOLS_2.25+0x27a4>  // b.any
   16de8:	b	16d90 <scols_init_debug@@SMARTCOLS_2.25+0x27bc>
   16dec:	bl	7c40 <__ctype_get_mb_cur_max@plt>
   16df0:	mov	x3, x28
   16df4:	mov	x2, x0
   16df8:	mov	x1, x20
   16dfc:	ldr	x0, [sp, #104]
   16e00:	bl	72b0 <mbrtowc@plt>
   16e04:	mov	x23, x0
   16e08:	cbz	x0, 16ee4 <scols_init_debug@@SMARTCOLS_2.25+0x2910>
   16e0c:	cmn	x0, #0x3
   16e10:	b.ls	16e6c <scols_init_debug@@SMARTCOLS_2.25+0x2898>  // b.plast
   16e14:	ldrb	w2, [x20]
   16e18:	and	x1, x2, #0xff
   16e1c:	ldr	x0, [x25]
   16e20:	ldrh	w0, [x0, x1, lsl #1]
   16e24:	tbz	w0, #14, 16e48 <scols_init_debug@@SMARTCOLS_2.25+0x2874>
   16e28:	ldr	x0, [x21]
   16e2c:	add	x0, x0, #0x1
   16e30:	str	x0, [x21]
   16e34:	ldrsb	w0, [x20]
   16e38:	strb	w0, [x19], #1
   16e3c:	mov	x23, #0x1                   	// #1
   16e40:	add	x20, x20, x23
   16e44:	b	16db4 <scols_init_debug@@SMARTCOLS_2.25+0x27e0>
   16e48:	mov	x1, x24
   16e4c:	mov	x0, x19
   16e50:	bl	7540 <sprintf@plt>
   16e54:	add	x19, x19, #0x4
   16e58:	ldr	x0, [x21]
   16e5c:	add	x0, x0, #0x4
   16e60:	str	x0, [x21]
   16e64:	mov	x23, #0x1                   	// #1
   16e68:	b	16e40 <scols_init_debug@@SMARTCOLS_2.25+0x286c>
   16e6c:	ldr	w25, [sp, #116]
   16e70:	mov	w0, w25
   16e74:	bl	8020 <iswprint@plt>
   16e78:	cbz	w0, 16ea8 <scols_init_debug@@SMARTCOLS_2.25+0x28d4>
   16e7c:	mov	x2, x23
   16e80:	mov	x1, x20
   16e84:	mov	x0, x19
   16e88:	bl	72c0 <memcpy@plt>
   16e8c:	add	x19, x19, x23
   16e90:	mov	w0, w25
   16e94:	bl	7790 <wcwidth@plt>
   16e98:	ldr	x1, [x21]
   16e9c:	add	x0, x1, w0, sxtw
   16ea0:	str	x0, [x21]
   16ea4:	b	16e40 <scols_init_debug@@SMARTCOLS_2.25+0x286c>
   16ea8:	mov	x26, x20
   16eac:	add	x27, x23, x20
   16eb0:	mov	x25, x19
   16eb4:	ldrb	w2, [x26], #1
   16eb8:	mov	x1, x24
   16ebc:	mov	x0, x25
   16ec0:	bl	7540 <sprintf@plt>
   16ec4:	add	x25, x25, #0x4
   16ec8:	ldr	x0, [x21]
   16ecc:	add	x0, x0, #0x4
   16ed0:	str	x0, [x21]
   16ed4:	cmp	x27, x26
   16ed8:	b.ne	16eb4 <scols_init_debug@@SMARTCOLS_2.25+0x28e0>  // b.any
   16edc:	add	x19, x19, x23, lsl #2
   16ee0:	b	16e40 <scols_init_debug@@SMARTCOLS_2.25+0x286c>
   16ee4:	strb	wzr, [x19]
   16ee8:	ldr	x0, [sp, #96]
   16eec:	ldp	x21, x22, [sp, #32]
   16ef0:	ldp	x23, x24, [sp, #48]
   16ef4:	ldp	x25, x26, [sp, #64]
   16ef8:	ldp	x27, x28, [sp, #80]
   16efc:	ldp	x19, x20, [sp, #16]
   16f00:	ldp	x29, x30, [sp], #128
   16f04:	ret
   16f08:	mov	x0, #0x0                   	// #0
   16f0c:	ldp	x21, x22, [sp, #32]
   16f10:	ldp	x23, x24, [sp, #48]
   16f14:	ldp	x25, x26, [sp, #64]
   16f18:	ldp	x27, x28, [sp, #80]
   16f1c:	b	16efc <scols_init_debug@@SMARTCOLS_2.25+0x2928>
   16f20:	stp	x29, x30, [sp, #-112]!
   16f24:	mov	x29, sp
   16f28:	stp	x19, x20, [sp, #16]
   16f2c:	mov	x20, x0
   16f30:	cbz	x0, 17088 <scols_init_debug@@SMARTCOLS_2.25+0x2ab4>
   16f34:	stp	x21, x22, [sp, #32]
   16f38:	stp	x23, x24, [sp, #48]
   16f3c:	stp	x25, x26, [sp, #64]
   16f40:	str	x27, [sp, #80]
   16f44:	mov	x22, x1
   16f48:	mov	x25, x2
   16f4c:	bl	7380 <strlen@plt>
   16f50:	str	xzr, [sp, #104]
   16f54:	cmp	x0, #0x0
   16f58:	ccmp	x25, #0x0, #0x4, ne  // ne = any
   16f5c:	b.eq	17094 <scols_init_debug@@SMARTCOLS_2.25+0x2ac0>  // b.none
   16f60:	str	xzr, [x22]
   16f64:	mov	x21, x25
   16f68:	add	x24, sp, #0x68
   16f6c:	add	x23, sp, #0x64
   16f70:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   16f74:	add	x26, x26, #0x950
   16f78:	mov	w27, #0x5c                  	// #92
   16f7c:	b	16fe8 <scols_init_debug@@SMARTCOLS_2.25+0x2a14>
   16f80:	mov	x1, x26
   16f84:	mov	x0, x21
   16f88:	bl	7540 <sprintf@plt>
   16f8c:	add	x21, x21, #0x4
   16f90:	ldr	x0, [x22]
   16f94:	add	x0, x0, #0x4
   16f98:	str	x0, [x22]
   16f9c:	mov	x19, #0x1                   	// #1
   16fa0:	b	16fe4 <scols_init_debug@@SMARTCOLS_2.25+0x2a10>
   16fa4:	ldrsb	w0, [x20]
   16fa8:	cmp	w0, #0x5c
   16fac:	b.ne	16fbc <scols_init_debug@@SMARTCOLS_2.25+0x29e8>  // b.any
   16fb0:	ldrsb	w0, [x20, #1]
   16fb4:	cmp	w0, #0x78
   16fb8:	b.eq	1704c <scols_init_debug@@SMARTCOLS_2.25+0x2a78>  // b.none
   16fbc:	mov	x2, x19
   16fc0:	mov	x1, x20
   16fc4:	mov	x0, x21
   16fc8:	bl	72c0 <memcpy@plt>
   16fcc:	add	x21, x21, x19
   16fd0:	ldr	w0, [sp, #100]
   16fd4:	bl	7790 <wcwidth@plt>
   16fd8:	ldr	x1, [x22]
   16fdc:	add	x0, x1, w0, sxtw
   16fe0:	str	x0, [x22]
   16fe4:	add	x20, x20, x19
   16fe8:	ldrsb	w1, [x20]
   16fec:	cbz	w1, 17070 <scols_init_debug@@SMARTCOLS_2.25+0x2a9c>
   16ff0:	bl	7c40 <__ctype_get_mb_cur_max@plt>
   16ff4:	mov	x3, x24
   16ff8:	mov	x2, x0
   16ffc:	mov	x1, x20
   17000:	mov	x0, x23
   17004:	bl	72b0 <mbrtowc@plt>
   17008:	mov	x19, x0
   1700c:	cbz	x0, 17070 <scols_init_debug@@SMARTCOLS_2.25+0x2a9c>
   17010:	cmn	x0, #0x3
   17014:	b.ls	16fa4 <scols_init_debug@@SMARTCOLS_2.25+0x29d0>  // b.plast
   17018:	bl	7bb0 <__ctype_b_loc@plt>
   1701c:	ldrb	w2, [x20]
   17020:	and	x1, x2, #0xff
   17024:	ldr	x0, [x0]
   17028:	ldrh	w0, [x0, x1, lsl #1]
   1702c:	tbz	w0, #14, 16f80 <scols_init_debug@@SMARTCOLS_2.25+0x29ac>
   17030:	ldr	x0, [x22]
   17034:	add	x0, x0, #0x1
   17038:	str	x0, [x22]
   1703c:	ldrsb	w0, [x20]
   17040:	strb	w0, [x21], #1
   17044:	mov	x19, #0x1                   	// #1
   17048:	b	16fe4 <scols_init_debug@@SMARTCOLS_2.25+0x2a10>
   1704c:	mov	w2, w27
   17050:	mov	x1, x26
   17054:	mov	x0, x21
   17058:	bl	7540 <sprintf@plt>
   1705c:	add	x21, x21, #0x4
   17060:	ldr	x0, [x22]
   17064:	add	x0, x0, #0x4
   17068:	str	x0, [x22]
   1706c:	b	16fe4 <scols_init_debug@@SMARTCOLS_2.25+0x2a10>
   17070:	strb	wzr, [x21]
   17074:	mov	x0, x25
   17078:	ldp	x21, x22, [sp, #32]
   1707c:	ldp	x23, x24, [sp, #48]
   17080:	ldp	x25, x26, [sp, #64]
   17084:	ldr	x27, [sp, #80]
   17088:	ldp	x19, x20, [sp, #16]
   1708c:	ldp	x29, x30, [sp], #112
   17090:	ret
   17094:	mov	x0, #0x0                   	// #0
   17098:	ldp	x21, x22, [sp, #32]
   1709c:	ldp	x23, x24, [sp, #48]
   170a0:	ldp	x25, x26, [sp, #64]
   170a4:	ldr	x27, [sp, #80]
   170a8:	b	17088 <scols_init_debug@@SMARTCOLS_2.25+0x2ab4>
   170ac:	lsl	x0, x0, #2
   170b0:	add	x0, x0, #0x1
   170b4:	ret
   170b8:	stp	x29, x30, [sp, #-48]!
   170bc:	mov	x29, sp
   170c0:	stp	x19, x20, [sp, #16]
   170c4:	mov	x19, x0
   170c8:	cbz	x0, 17114 <scols_init_debug@@SMARTCOLS_2.25+0x2b40>
   170cc:	mov	x20, x1
   170d0:	bl	7380 <strlen@plt>
   170d4:	mov	x2, x0
   170d8:	mov	x0, #0x0                   	// #0
   170dc:	cbz	x2, 17114 <scols_init_debug@@SMARTCOLS_2.25+0x2b40>
   170e0:	str	x21, [sp, #32]
   170e4:	mov	x0, x2
   170e8:	bl	170ac <scols_init_debug@@SMARTCOLS_2.25+0x2ad8>
   170ec:	bl	7760 <malloc@plt>
   170f0:	mov	x21, x0
   170f4:	cbz	x0, 17120 <scols_init_debug@@SMARTCOLS_2.25+0x2b4c>
   170f8:	mov	x3, #0x0                   	// #0
   170fc:	mov	x2, x0
   17100:	mov	x1, x20
   17104:	mov	x0, x19
   17108:	bl	16d08 <scols_init_debug@@SMARTCOLS_2.25+0x2734>
   1710c:	cbz	x0, 17120 <scols_init_debug@@SMARTCOLS_2.25+0x2b4c>
   17110:	ldr	x21, [sp, #32]
   17114:	ldp	x19, x20, [sp, #16]
   17118:	ldp	x29, x30, [sp], #48
   1711c:	ret
   17120:	mov	x0, x21
   17124:	bl	7c20 <free@plt>
   17128:	mov	x0, #0x0                   	// #0
   1712c:	ldr	x21, [sp, #32]
   17130:	b	17114 <scols_init_debug@@SMARTCOLS_2.25+0x2b40>
   17134:	stp	x29, x30, [sp, #-48]!
   17138:	mov	x29, sp
   1713c:	stp	x19, x20, [sp, #16]
   17140:	mov	x19, x0
   17144:	cbz	x0, 1718c <scols_init_debug@@SMARTCOLS_2.25+0x2bb8>
   17148:	mov	x20, x1
   1714c:	bl	7380 <strlen@plt>
   17150:	mov	x2, x0
   17154:	mov	x0, #0x0                   	// #0
   17158:	cbz	x2, 1718c <scols_init_debug@@SMARTCOLS_2.25+0x2bb8>
   1715c:	str	x21, [sp, #32]
   17160:	mov	x0, x2
   17164:	bl	170ac <scols_init_debug@@SMARTCOLS_2.25+0x2ad8>
   17168:	bl	7760 <malloc@plt>
   1716c:	mov	x21, x0
   17170:	cbz	x0, 17198 <scols_init_debug@@SMARTCOLS_2.25+0x2bc4>
   17174:	mov	x2, x0
   17178:	mov	x1, x20
   1717c:	mov	x0, x19
   17180:	bl	16f20 <scols_init_debug@@SMARTCOLS_2.25+0x294c>
   17184:	cbz	x0, 17198 <scols_init_debug@@SMARTCOLS_2.25+0x2bc4>
   17188:	ldr	x21, [sp, #32]
   1718c:	ldp	x19, x20, [sp, #16]
   17190:	ldp	x29, x30, [sp], #48
   17194:	ret
   17198:	mov	x0, x21
   1719c:	bl	7c20 <free@plt>
   171a0:	mov	x0, #0x0                   	// #0
   171a4:	ldr	x21, [sp, #32]
   171a8:	b	1718c <scols_init_debug@@SMARTCOLS_2.25+0x2bb8>
   171ac:	stp	x29, x30, [sp, #-64]!
   171b0:	mov	x29, sp
   171b4:	stp	x19, x20, [sp, #16]
   171b8:	stp	x21, x22, [sp, #32]
   171bc:	str	x23, [sp, #48]
   171c0:	mov	x20, x0
   171c4:	mov	x23, x1
   171c8:	bl	7380 <strlen@plt>
   171cc:	mov	x19, x0
   171d0:	mov	x2, #0x0                   	// #0
   171d4:	mov	x1, x20
   171d8:	mov	x0, #0x0                   	// #0
   171dc:	bl	73c0 <mbstowcs@plt>
   171e0:	cmn	x0, #0x1
   171e4:	b.eq	17248 <scols_init_debug@@SMARTCOLS_2.25+0x2c74>  // b.none
   171e8:	mov	x22, x0
   171ec:	add	x1, x0, #0x1
   171f0:	lsl	x1, x1, #2
   171f4:	mov	x0, #0x1                   	// #1
   171f8:	bl	7940 <calloc@plt>
   171fc:	mov	x21, x0
   17200:	cbz	x0, 1724c <scols_init_debug@@SMARTCOLS_2.25+0x2c78>
   17204:	mov	x2, x22
   17208:	mov	x1, x20
   1720c:	bl	73c0 <mbstowcs@plt>
   17210:	cbz	x0, 1724c <scols_init_debug@@SMARTCOLS_2.25+0x2c78>
   17214:	ldr	x1, [x23]
   17218:	mov	x0, x21
   1721c:	bl	16a7c <scols_init_debug@@SMARTCOLS_2.25+0x24a8>
   17220:	str	x0, [x23]
   17224:	mov	x2, x19
   17228:	mov	x1, x21
   1722c:	mov	x0, x20
   17230:	bl	7e70 <wcstombs@plt>
   17234:	mov	x19, x0
   17238:	mov	x0, x21
   1723c:	bl	7c20 <free@plt>
   17240:	tbnz	x19, #63, 17258 <scols_init_debug@@SMARTCOLS_2.25+0x2c84>
   17244:	b	17254 <scols_init_debug@@SMARTCOLS_2.25+0x2c80>
   17248:	mov	x21, #0x0                   	// #0
   1724c:	mov	x0, x21
   17250:	bl	7c20 <free@plt>
   17254:	strb	wzr, [x20, x19]
   17258:	mov	x0, x19
   1725c:	ldp	x19, x20, [sp, #16]
   17260:	ldp	x21, x22, [sp, #32]
   17264:	ldr	x23, [sp, #48]
   17268:	ldp	x29, x30, [sp], #64
   1726c:	ret
   17270:	stp	x29, x30, [sp, #-128]!
   17274:	mov	x29, sp
   17278:	stp	x19, x20, [sp, #16]
   1727c:	stp	x21, x22, [sp, #32]
   17280:	stp	x23, x24, [sp, #48]
   17284:	stp	x25, x26, [sp, #64]
   17288:	stp	x27, x28, [sp, #80]
   1728c:	mov	x21, x0
   17290:	str	x0, [sp, #104]
   17294:	mov	x22, x1
   17298:	mov	x19, x2
   1729c:	mov	x23, x3
   172a0:	mov	w26, w4
   172a4:	mov	w27, w5
   172a8:	str	w5, [sp, #112]
   172ac:	mov	w24, w6
   172b0:	bl	7380 <strlen@plt>
   172b4:	mov	x20, x0
   172b8:	bl	7c40 <__ctype_get_mb_cur_max@plt>
   172bc:	mov	x25, #0x0                   	// #0
   172c0:	cmp	x0, #0x1
   172c4:	b.hi	172e8 <scols_init_debug@@SMARTCOLS_2.25+0x2d14>  // b.pmore
   172c8:	mov	x21, x20
   172cc:	mov	x28, #0x0                   	// #0
   172d0:	ldr	x0, [x23]
   172d4:	cmp	x0, x21
   172d8:	b.cs	17414 <scols_init_debug@@SMARTCOLS_2.25+0x2e40>  // b.hs, b.nlast
   172dc:	mov	x20, x0
   172e0:	mov	x27, #0x0                   	// #0
   172e4:	b	17424 <scols_init_debug@@SMARTCOLS_2.25+0x2e50>
   172e8:	mov	x2, #0x0                   	// #0
   172ec:	mov	x1, x21
   172f0:	mov	x0, #0x0                   	// #0
   172f4:	bl	73c0 <mbstowcs@plt>
   172f8:	mov	x21, x0
   172fc:	cmn	x0, #0x1
   17300:	b.ne	17320 <scols_init_debug@@SMARTCOLS_2.25+0x2d4c>  // b.any
   17304:	mov	x0, x27
   17308:	mov	x28, #0x0                   	// #0
   1730c:	tbz	w0, #0, 17548 <scols_init_debug@@SMARTCOLS_2.25+0x2f74>
   17310:	mov	x21, x20
   17314:	mov	x25, #0x0                   	// #0
   17318:	mov	x28, #0x0                   	// #0
   1731c:	b	172d0 <scols_init_debug@@SMARTCOLS_2.25+0x2cfc>
   17320:	add	x27, x0, #0x1
   17324:	lsl	x28, x27, #2
   17328:	mov	x0, x28
   1732c:	bl	7760 <malloc@plt>
   17330:	mov	x25, x0
   17334:	cbz	x0, 17368 <scols_init_debug@@SMARTCOLS_2.25+0x2d94>
   17338:	mov	x2, x27
   1733c:	ldr	x1, [sp, #104]
   17340:	bl	73c0 <mbstowcs@plt>
   17344:	cbz	x0, 172c8 <scols_init_debug@@SMARTCOLS_2.25+0x2cf4>
   17348:	add	x28, x25, x28
   1734c:	stur	wzr, [x28, #-4]
   17350:	ldr	w0, [x25]
   17354:	cbz	w0, 173a8 <scols_init_debug@@SMARTCOLS_2.25+0x2dd4>
   17358:	mov	x27, x25
   1735c:	str	wzr, [sp, #124]
   17360:	mov	w28, #0xfffd                	// #65533
   17364:	b	17390 <scols_init_debug@@SMARTCOLS_2.25+0x2dbc>
   17368:	ldr	x0, [sp, #112]
   1736c:	tbz	w0, #0, 1737c <scols_init_debug@@SMARTCOLS_2.25+0x2da8>
   17370:	mov	x21, x20
   17374:	mov	x28, x25
   17378:	b	172d0 <scols_init_debug@@SMARTCOLS_2.25+0x2cfc>
   1737c:	mov	x28, x25
   17380:	mov	x21, #0xffffffffffffffff    	// #-1
   17384:	b	17548 <scols_init_debug@@SMARTCOLS_2.25+0x2f74>
   17388:	ldr	w0, [x27, #4]!
   1738c:	cbz	w0, 173ac <scols_init_debug@@SMARTCOLS_2.25+0x2dd8>
   17390:	bl	8020 <iswprint@plt>
   17394:	cbnz	w0, 17388 <scols_init_debug@@SMARTCOLS_2.25+0x2db4>
   17398:	str	w28, [x27]
   1739c:	mov	w0, #0x1                   	// #1
   173a0:	str	w0, [sp, #124]
   173a4:	b	17388 <scols_init_debug@@SMARTCOLS_2.25+0x2db4>
   173a8:	str	wzr, [sp, #124]
   173ac:	mov	x28, #0x0                   	// #0
   173b0:	mov	w27, #0x0                   	// #0
   173b4:	ldr	w0, [x25, x28, lsl #2]
   173b8:	cbz	w0, 173f4 <scols_init_debug@@SMARTCOLS_2.25+0x2e20>
   173bc:	bl	7790 <wcwidth@plt>
   173c0:	cmn	w0, #0x1
   173c4:	b.eq	173f0 <scols_init_debug@@SMARTCOLS_2.25+0x2e1c>  // b.none
   173c8:	mov	w1, #0x7fffffff            	// #2147483647
   173cc:	sub	w1, w1, w0
   173d0:	cmp	w1, w27
   173d4:	b.lt	1745c <scols_init_debug@@SMARTCOLS_2.25+0x2e88>  // b.tstop
   173d8:	add	w27, w27, w0
   173dc:	add	x0, x28, #0x1
   173e0:	cmp	x21, x28
   173e4:	b.eq	173f4 <scols_init_debug@@SMARTCOLS_2.25+0x2e20>  // b.none
   173e8:	mov	x28, x0
   173ec:	b	173b4 <scols_init_debug@@SMARTCOLS_2.25+0x2de0>
   173f0:	mov	w27, w0
   173f4:	sxtw	x21, w27
   173f8:	ldr	w0, [sp, #124]
   173fc:	cbnz	w0, 17464 <scols_init_debug@@SMARTCOLS_2.25+0x2e90>
   17400:	ldr	x0, [x23]
   17404:	add	x27, x20, #0x1
   17408:	cmp	x0, x21
   1740c:	b.cc	17478 <scols_init_debug@@SMARTCOLS_2.25+0x2ea4>  // b.lo, b.ul, b.last
   17410:	mov	x28, #0x0                   	// #0
   17414:	cmp	x21, x0
   17418:	b.cs	174c4 <scols_init_debug@@SMARTCOLS_2.25+0x2ef0>  // b.hs, b.nlast
   1741c:	sub	x27, x0, x21
   17420:	mov	x0, x21
   17424:	str	x0, [x23]
   17428:	add	x21, x27, x20
   1742c:	cbz	x19, 17548 <scols_init_debug@@SMARTCOLS_2.25+0x2f74>
   17430:	sub	x19, x19, #0x1
   17434:	add	x19, x22, x19
   17438:	cmp	w26, #0x1
   1743c:	b.eq	174dc <scols_init_debug@@SMARTCOLS_2.25+0x2f08>  // b.none
   17440:	cmp	w26, #0x2
   17444:	b.ne	174d0 <scols_init_debug@@SMARTCOLS_2.25+0x2efc>  // b.any
   17448:	lsr	x0, x27, #1
   1744c:	and	x27, x27, #0x1
   17450:	add	x1, x27, x0
   17454:	mov	x27, x0
   17458:	b	174e4 <scols_init_debug@@SMARTCOLS_2.25+0x2f10>
   1745c:	mov	w27, #0xffffffff            	// #-1
   17460:	b	173f4 <scols_init_debug@@SMARTCOLS_2.25+0x2e20>
   17464:	mov	x2, #0x0                   	// #0
   17468:	mov	x1, x25
   1746c:	mov	x0, #0x0                   	// #0
   17470:	bl	7e70 <wcstombs@plt>
   17474:	add	x27, x0, #0x1
   17478:	mov	x0, x27
   1747c:	bl	7760 <malloc@plt>
   17480:	mov	x28, x0
   17484:	cbz	x0, 174b4 <scols_init_debug@@SMARTCOLS_2.25+0x2ee0>
   17488:	ldr	x1, [x23]
   1748c:	mov	x0, x25
   17490:	bl	16a7c <scols_init_debug@@SMARTCOLS_2.25+0x24a8>
   17494:	mov	x21, x0
   17498:	mov	x2, x27
   1749c:	mov	x1, x25
   174a0:	mov	x0, x28
   174a4:	bl	7e70 <wcstombs@plt>
   174a8:	mov	x20, x0
   174ac:	str	x28, [sp, #104]
   174b0:	b	172d0 <scols_init_debug@@SMARTCOLS_2.25+0x2cfc>
   174b4:	ldr	x0, [sp, #112]
   174b8:	tbnz	w0, #0, 172d0 <scols_init_debug@@SMARTCOLS_2.25+0x2cfc>
   174bc:	mov	x21, #0xffffffffffffffff    	// #-1
   174c0:	b	17548 <scols_init_debug@@SMARTCOLS_2.25+0x2f74>
   174c4:	mov	x0, x21
   174c8:	mov	x27, #0x0                   	// #0
   174cc:	b	17424 <scols_init_debug@@SMARTCOLS_2.25+0x2e50>
   174d0:	mov	x0, x22
   174d4:	cbz	w26, 17508 <scols_init_debug@@SMARTCOLS_2.25+0x2f34>
   174d8:	bl	7ac0 <abort@plt>
   174dc:	mov	x1, x27
   174e0:	mov	x27, #0x0                   	// #0
   174e4:	cmp	x1, #0x0
   174e8:	ccmp	x22, x19, #0x2, ne  // ne = any
   174ec:	b.cs	17578 <scols_init_debug@@SMARTCOLS_2.25+0x2fa4>  // b.hs, b.nlast
   174f0:	mov	x0, x22
   174f4:	strb	w24, [x0], #1
   174f8:	sub	x2, x22, x0
   174fc:	cmn	x2, x1
   17500:	ccmp	x19, x0, #0x0, ne  // ne = any
   17504:	b.hi	174f4 <scols_init_debug@@SMARTCOLS_2.25+0x2f20>  // b.pmore
   17508:	strb	wzr, [x0]
   1750c:	sub	x2, x19, x0
   17510:	cmp	x2, x20
   17514:	csel	x2, x2, x20, ls  // ls = plast
   17518:	ldr	x1, [sp, #104]
   1751c:	bl	7c60 <mempcpy@plt>
   17520:	cmp	x27, #0x0
   17524:	ccmp	x19, x0, #0x0, ne  // ne = any
   17528:	b.ls	17580 <scols_init_debug@@SMARTCOLS_2.25+0x2fac>  // b.plast
   1752c:	mov	x1, x0
   17530:	strb	w24, [x1], #1
   17534:	sub	x2, x27, x1
   17538:	cmn	x0, x2
   1753c:	ccmp	x19, x1, #0x0, ne  // ne = any
   17540:	b.hi	17530 <scols_init_debug@@SMARTCOLS_2.25+0x2f5c>  // b.pmore
   17544:	strb	wzr, [x1]
   17548:	mov	x0, x25
   1754c:	bl	7c20 <free@plt>
   17550:	mov	x0, x28
   17554:	bl	7c20 <free@plt>
   17558:	mov	x0, x21
   1755c:	ldp	x19, x20, [sp, #16]
   17560:	ldp	x21, x22, [sp, #32]
   17564:	ldp	x23, x24, [sp, #48]
   17568:	ldp	x25, x26, [sp, #64]
   1756c:	ldp	x27, x28, [sp, #80]
   17570:	ldp	x29, x30, [sp], #128
   17574:	ret
   17578:	mov	x0, x22
   1757c:	b	17508 <scols_init_debug@@SMARTCOLS_2.25+0x2f34>
   17580:	mov	x1, x0
   17584:	b	17544 <scols_init_debug@@SMARTCOLS_2.25+0x2f70>
   17588:	stp	x29, x30, [sp, #-16]!
   1758c:	mov	x29, sp
   17590:	mov	w6, #0x20                  	// #32
   17594:	bl	17270 <scols_init_debug@@SMARTCOLS_2.25+0x2c9c>
   17598:	ldp	x29, x30, [sp], #16
   1759c:	ret
   175a0:	stp	x29, x30, [sp, #-64]!
   175a4:	mov	x29, sp
   175a8:	str	x21, [sp, #32]
   175ac:	cbz	x0, 17610 <scols_init_debug@@SMARTCOLS_2.25+0x303c>
   175b0:	stp	x19, x20, [sp, #16]
   175b4:	mov	x19, x0
   175b8:	mov	x20, x1
   175bc:	ldrsb	w0, [x0]
   175c0:	mov	x21, #0x0                   	// #0
   175c4:	cbnz	w0, 175dc <scols_init_debug@@SMARTCOLS_2.25+0x3008>
   175c8:	ldp	x19, x20, [sp, #16]
   175cc:	mov	x0, x21
   175d0:	ldr	x21, [sp, #32]
   175d4:	ldp	x29, x30, [sp], #64
   175d8:	ret
   175dc:	bl	7c40 <__ctype_get_mb_cur_max@plt>
   175e0:	mov	x3, #0x0                   	// #0
   175e4:	mov	x2, x0
   175e8:	mov	x1, x19
   175ec:	add	x0, sp, #0x3c
   175f0:	bl	72b0 <mbrtowc@plt>
   175f4:	mov	x21, x0
   175f8:	ldr	w0, [sp, #60]
   175fc:	bl	7790 <wcwidth@plt>
   17600:	sxtw	x0, w0
   17604:	str	x0, [x20]
   17608:	ldp	x19, x20, [sp, #16]
   1760c:	b	175cc <scols_init_debug@@SMARTCOLS_2.25+0x2ff8>
   17610:	mov	x21, #0x0                   	// #0
   17614:	b	175cc <scols_init_debug@@SMARTCOLS_2.25+0x2ff8>
   17618:	stp	x29, x30, [sp, #-64]!
   1761c:	mov	x29, sp
   17620:	stp	x19, x20, [sp, #16]
   17624:	mov	x19, x0
   17628:	ldr	x0, [x0, #24]
   1762c:	cbz	x0, 176b0 <scols_init_debug@@SMARTCOLS_2.25+0x30dc>
   17630:	ldr	x1, [x19, #40]
   17634:	ldr	x2, [x19, #32]
   17638:	mov	w0, #0x1                   	// #1
   1763c:	cmp	x1, x2
   17640:	b.cs	176b4 <scols_init_debug@@SMARTCOLS_2.25+0x30e0>  // b.hs, b.nlast
   17644:	stp	x21, x22, [sp, #32]
   17648:	ldr	x20, [x19]
   1764c:	add	x20, x20, x1
   17650:	add	x1, sp, #0x38
   17654:	mov	x0, x20
   17658:	bl	175a0 <scols_init_debug@@SMARTCOLS_2.25+0x2fcc>
   1765c:	mov	x21, x0
   17660:	mov	x0, x20
   17664:	bl	7380 <strlen@plt>
   17668:	sub	x22, x0, x21
   1766c:	mov	x2, x22
   17670:	add	x1, x20, x21
   17674:	mov	x0, x20
   17678:	bl	72e0 <memmove@plt>
   1767c:	strb	wzr, [x20, x22]
   17680:	mov	w0, #0x1                   	// #1
   17684:	cmn	x21, #0x1
   17688:	b.eq	176c0 <scols_init_debug@@SMARTCOLS_2.25+0x30ec>  // b.none
   1768c:	ldr	x0, [x19, #32]
   17690:	sub	x21, x0, x21
   17694:	str	x21, [x19, #32]
   17698:	ldr	x0, [x19]
   1769c:	bl	16cb8 <scols_init_debug@@SMARTCOLS_2.25+0x26e4>
   176a0:	str	x0, [x19, #24]
   176a4:	mov	w0, #0x0                   	// #0
   176a8:	ldp	x21, x22, [sp, #32]
   176ac:	b	176b4 <scols_init_debug@@SMARTCOLS_2.25+0x30e0>
   176b0:	mov	w0, #0x1                   	// #1
   176b4:	ldp	x19, x20, [sp, #16]
   176b8:	ldp	x29, x30, [sp], #64
   176bc:	ret
   176c0:	ldp	x21, x22, [sp, #32]
   176c4:	b	176b4 <scols_init_debug@@SMARTCOLS_2.25+0x30e0>
   176c8:	stp	x29, x30, [sp, #-48]!
   176cc:	mov	x29, sp
   176d0:	stp	x19, x20, [sp, #16]
   176d4:	stp	x21, x22, [sp, #32]
   176d8:	mov	x20, x0
   176dc:	mov	x22, x1
   176e0:	mov	x21, x2
   176e4:	mov	x1, #0x38                  	// #56
   176e8:	mov	x0, #0x1                   	// #1
   176ec:	bl	7940 <calloc@plt>
   176f0:	mov	x19, x0
   176f4:	cbz	x0, 1771c <scols_init_debug@@SMARTCOLS_2.25+0x3148>
   176f8:	str	x20, [x0]
   176fc:	str	x22, [x0, #8]
   17700:	str	x21, [x0, #16]
   17704:	mov	x0, x20
   17708:	bl	16cb8 <scols_init_debug@@SMARTCOLS_2.25+0x26e4>
   1770c:	str	x0, [x19, #24]
   17710:	mov	x0, x20
   17714:	bl	7380 <strlen@plt>
   17718:	str	x0, [x19, #32]
   1771c:	mov	x0, x19
   17720:	ldp	x19, x20, [sp, #16]
   17724:	ldp	x21, x22, [sp, #32]
   17728:	ldp	x29, x30, [sp], #48
   1772c:	ret
   17730:	stp	x29, x30, [sp, #-32]!
   17734:	mov	x29, sp
   17738:	str	x19, [sp, #16]
   1773c:	cbz	x0, 17758 <scols_init_debug@@SMARTCOLS_2.25+0x3184>
   17740:	ldr	x19, [x0]
   17744:	bl	7c20 <free@plt>
   17748:	mov	x0, x19
   1774c:	ldr	x19, [sp, #16]
   17750:	ldp	x29, x30, [sp], #32
   17754:	ret
   17758:	mov	x19, x0
   1775c:	b	17744 <scols_init_debug@@SMARTCOLS_2.25+0x3170>
   17760:	stp	x29, x30, [sp, #-80]!
   17764:	mov	x29, sp
   17768:	stp	x19, x20, [sp, #16]
   1776c:	mov	x20, x0
   17770:	cmp	w1, #0x2
   17774:	b.eq	178c4 <scols_init_debug@@SMARTCOLS_2.25+0x32f0>  // b.none
   17778:	mov	w19, w1
   1777c:	b.gt	177e0 <scols_init_debug@@SMARTCOLS_2.25+0x320c>
   17780:	cbz	w1, 17804 <scols_init_debug@@SMARTCOLS_2.25+0x3230>
   17784:	mov	w0, #0xffffffea            	// #-22
   17788:	cmp	w1, #0x1
   1778c:	b.ne	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>  // b.any
   17790:	ldr	x2, [x20, #48]
   17794:	ldr	x1, [x20, #24]
   17798:	mov	w0, w19
   1779c:	cmp	x2, x1
   177a0:	b.cs	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>  // b.hs, b.nlast
   177a4:	ldr	x2, [x20]
   177a8:	ldr	x0, [x20, #40]
   177ac:	add	x1, sp, #0x48
   177b0:	add	x0, x2, x0
   177b4:	bl	175a0 <scols_init_debug@@SMARTCOLS_2.25+0x2fcc>
   177b8:	cbz	x0, 177d8 <scols_init_debug@@SMARTCOLS_2.25+0x3204>
   177bc:	ldr	x1, [x20, #40]
   177c0:	add	x0, x1, x0
   177c4:	str	x0, [x20, #40]
   177c8:	ldr	x0, [x20, #48]
   177cc:	ldr	x1, [sp, #72]
   177d0:	add	x0, x0, x1
   177d4:	str	x0, [x20, #48]
   177d8:	mov	w0, #0x0                   	// #0
   177dc:	b	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>
   177e0:	mov	w0, #0xffffffea            	// #-22
   177e4:	cmp	w1, #0x3
   177e8:	b.ne	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>  // b.any
   177ec:	str	xzr, [x20, #40]
   177f0:	str	xzr, [x20, #48]
   177f4:	mov	w0, #0x0                   	// #0
   177f8:	ldp	x19, x20, [sp, #16]
   177fc:	ldp	x29, x30, [sp], #80
   17800:	ret
   17804:	stp	x23, x24, [sp, #48]
   17808:	ldr	x23, [x0, #40]
   1780c:	mov	w0, #0x1                   	// #1
   17810:	cbnz	x23, 1781c <scols_init_debug@@SMARTCOLS_2.25+0x3248>
   17814:	ldp	x23, x24, [sp, #48]
   17818:	b	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>
   1781c:	stp	x21, x22, [sp, #32]
   17820:	ldr	x21, [x20]
   17824:	add	x23, x21, x23
   17828:	str	wzr, [sp, #72]
   1782c:	cmp	x21, #0x0
   17830:	ccmp	x21, x23, #0x4, ne  // ne = any
   17834:	b.eq	178ec <scols_init_debug@@SMARTCOLS_2.25+0x3318>  // b.none
   17838:	ldrsb	w0, [x21]
   1783c:	cbz	w0, 178ec <scols_init_debug@@SMARTCOLS_2.25+0x3318>
   17840:	cmp	x21, x23
   17844:	b.cs	178fc <scols_init_debug@@SMARTCOLS_2.25+0x3328>  // b.hs, b.nlast
   17848:	add	x24, sp, #0x48
   1784c:	b	17854 <scols_init_debug@@SMARTCOLS_2.25+0x3280>
   17850:	mov	x21, x0
   17854:	bl	7c40 <__ctype_get_mb_cur_max@plt>
   17858:	mov	x3, #0x0                   	// #0
   1785c:	mov	x2, x0
   17860:	mov	x1, x21
   17864:	mov	x0, x24
   17868:	bl	72b0 <mbrtowc@plt>
   1786c:	mov	x22, x0
   17870:	add	x0, x21, x0
   17874:	cmn	x22, #0x2
   17878:	csinc	x0, x0, x21, cc  // cc = lo, ul, last
   1787c:	cmp	x23, x0
   17880:	b.hi	17850 <scols_init_debug@@SMARTCOLS_2.25+0x327c>  // b.pmore
   17884:	cmp	x23, x21
   17888:	b.eq	178ec <scols_init_debug@@SMARTCOLS_2.25+0x3318>  // b.none
   1788c:	ldr	w0, [sp, #72]
   17890:	bl	7790 <wcwidth@plt>
   17894:	sxtw	x1, w0
   17898:	cbz	x22, 178dc <scols_init_debug@@SMARTCOLS_2.25+0x3308>
   1789c:	ldr	x0, [x20, #40]
   178a0:	sub	x22, x0, x22
   178a4:	str	x22, [x20, #40]
   178a8:	ldr	x0, [x20, #48]
   178ac:	sub	x0, x0, x1
   178b0:	str	x0, [x20, #48]
   178b4:	mov	w0, w19
   178b8:	ldp	x21, x22, [sp, #32]
   178bc:	ldp	x23, x24, [sp, #48]
   178c0:	b	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>
   178c4:	ldr	x0, [x0, #32]
   178c8:	str	x0, [x20, #40]
   178cc:	ldr	x0, [x20, #24]
   178d0:	str	x0, [x20, #48]
   178d4:	mov	w0, #0x0                   	// #0
   178d8:	b	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>
   178dc:	mov	w0, w19
   178e0:	ldp	x21, x22, [sp, #32]
   178e4:	ldp	x23, x24, [sp, #48]
   178e8:	b	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>
   178ec:	mov	w0, w19
   178f0:	ldp	x21, x22, [sp, #32]
   178f4:	ldp	x23, x24, [sp, #48]
   178f8:	b	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>
   178fc:	ldr	w0, [sp, #72]
   17900:	bl	7790 <wcwidth@plt>
   17904:	mov	w0, w19
   17908:	ldp	x21, x22, [sp, #32]
   1790c:	ldp	x23, x24, [sp, #48]
   17910:	b	177f8 <scols_init_debug@@SMARTCOLS_2.25+0x3224>
   17914:	stp	x29, x30, [sp, #-32]!
   17918:	mov	x29, sp
   1791c:	str	x19, [sp, #16]
   17920:	mov	x19, x0
   17924:	ldr	x1, [x0, #40]
   17928:	ldr	x0, [x0, #32]
   1792c:	cmp	x1, x0
   17930:	b.cc	17948 <scols_init_debug@@SMARTCOLS_2.25+0x3374>  // b.lo, b.ul, b.last
   17934:	mov	w1, #0x0                   	// #0
   17938:	mov	x0, x19
   1793c:	bl	17760 <scols_init_debug@@SMARTCOLS_2.25+0x318c>
   17940:	cmp	w0, #0x1
   17944:	b.eq	17950 <scols_init_debug@@SMARTCOLS_2.25+0x337c>  // b.none
   17948:	mov	x0, x19
   1794c:	bl	17618 <scols_init_debug@@SMARTCOLS_2.25+0x3044>
   17950:	ldr	x19, [sp, #16]
   17954:	ldp	x29, x30, [sp], #32
   17958:	ret
   1795c:	stp	x29, x30, [sp, #-32]!
   17960:	mov	x29, sp
   17964:	str	x19, [sp, #16]
   17968:	mov	x19, x0
   1796c:	mov	w1, #0x0                   	// #0
   17970:	bl	17760 <scols_init_debug@@SMARTCOLS_2.25+0x318c>
   17974:	cbz	w0, 17988 <scols_init_debug@@SMARTCOLS_2.25+0x33b4>
   17978:	mov	w0, #0x1                   	// #1
   1797c:	ldr	x19, [sp, #16]
   17980:	ldp	x29, x30, [sp], #32
   17984:	ret
   17988:	mov	x0, x19
   1798c:	bl	17618 <scols_init_debug@@SMARTCOLS_2.25+0x3044>
   17990:	b	1797c <scols_init_debug@@SMARTCOLS_2.25+0x33a8>
   17994:	stp	x29, x30, [sp, #-80]!
   17998:	mov	x29, sp
   1799c:	stp	x19, x20, [sp, #16]
   179a0:	stp	x21, x22, [sp, #32]
   179a4:	stp	x23, x24, [sp, #48]
   179a8:	stp	x25, x26, [sp, #64]
   179ac:	mov	x19, x0
   179b0:	mov	w21, w1
   179b4:	ldr	x20, [x0, #32]
   179b8:	bl	7c40 <__ctype_get_mb_cur_max@plt>
   179bc:	add	x20, x20, x0
   179c0:	ldr	x0, [x19, #8]
   179c4:	cmp	x20, x0
   179c8:	b.ls	179ec <scols_init_debug@@SMARTCOLS_2.25+0x3418>  // b.plast
   179cc:	mov	w0, #0x1                   	// #1
   179d0:	mov	sp, x29
   179d4:	ldp	x19, x20, [sp, #16]
   179d8:	ldp	x21, x22, [sp, #32]
   179dc:	ldp	x23, x24, [sp, #48]
   179e0:	ldp	x25, x26, [sp, #64]
   179e4:	ldp	x29, x30, [sp], #80
   179e8:	ret
   179ec:	ldr	x20, [x19]
   179f0:	ldr	x22, [x19, #40]
   179f4:	mov	x23, sp
   179f8:	bl	7c40 <__ctype_get_mb_cur_max@plt>
   179fc:	add	x2, x0, #0xf
   17a00:	and	x2, x2, #0xfffffffffffffff0
   17a04:	sub	sp, sp, x2
   17a08:	mov	x25, sp
   17a0c:	mov	w1, w21
   17a10:	mov	x0, sp
   17a14:	bl	7be0 <wctomb@plt>
   17a18:	sxtw	x24, w0
   17a1c:	cmn	w0, #0x1
   17a20:	b.eq	17aa4 <scols_init_debug@@SMARTCOLS_2.25+0x34d0>  // b.none
   17a24:	add	x22, x20, x22
   17a28:	mov	w0, w21
   17a2c:	bl	7790 <wcwidth@plt>
   17a30:	mov	w20, w0
   17a34:	mov	x0, x22
   17a38:	bl	7380 <strlen@plt>
   17a3c:	mov	x21, x0
   17a40:	add	x26, x22, x24
   17a44:	mov	x2, x0
   17a48:	mov	x1, x22
   17a4c:	mov	x0, x26
   17a50:	bl	72e0 <memmove@plt>
   17a54:	mov	x2, x24
   17a58:	mov	x1, x25
   17a5c:	mov	x0, x22
   17a60:	bl	72c0 <memcpy@plt>
   17a64:	strb	wzr, [x26, x21]
   17a68:	mov	sp, x23
   17a6c:	ldr	x0, [x19, #40]
   17a70:	add	x0, x0, x24
   17a74:	str	x0, [x19, #40]
   17a78:	ldr	x0, [x19, #48]
   17a7c:	add	x20, x0, w20, sxtw
   17a80:	str	x20, [x19, #48]
   17a84:	ldr	x0, [x19, #32]
   17a88:	add	x24, x0, x24
   17a8c:	str	x24, [x19, #32]
   17a90:	ldr	x0, [x19]
   17a94:	bl	16cb8 <scols_init_debug@@SMARTCOLS_2.25+0x26e4>
   17a98:	str	x0, [x19, #24]
   17a9c:	mov	w0, #0x0                   	// #0
   17aa0:	b	179d0 <scols_init_debug@@SMARTCOLS_2.25+0x33fc>
   17aa4:	mov	sp, x23
   17aa8:	mov	w0, #0x1                   	// #1
   17aac:	b	179d0 <scols_init_debug@@SMARTCOLS_2.25+0x33fc>
   17ab0:	mov	w1, #0x2301                	// #8961
   17ab4:	movk	w1, #0x6745, lsl #16
   17ab8:	str	w1, [x0]
   17abc:	mov	w1, #0xab89                	// #43913
   17ac0:	movk	w1, #0xefcd, lsl #16
   17ac4:	str	w1, [x0, #4]
   17ac8:	mov	w1, #0xdcfe                	// #56574
   17acc:	movk	w1, #0x98ba, lsl #16
   17ad0:	str	w1, [x0, #8]
   17ad4:	mov	w1, #0x5476                	// #21622
   17ad8:	movk	w1, #0x1032, lsl #16
   17adc:	str	w1, [x0, #12]
   17ae0:	str	wzr, [x0, #16]
   17ae4:	str	wzr, [x0, #20]
   17ae8:	ret
   17aec:	stp	x29, x30, [sp, #-80]!
   17af0:	mov	x29, sp
   17af4:	stp	x19, x20, [sp, #16]
   17af8:	stp	x21, x22, [sp, #32]
   17afc:	stp	x23, x24, [sp, #48]
   17b00:	str	x25, [sp, #64]
   17b04:	ldr	w11, [x0]
   17b08:	ldr	w10, [x0, #4]
   17b0c:	ldr	w8, [x0, #8]
   17b10:	ldr	w9, [x0, #12]
   17b14:	eor	w2, w8, w9
   17b18:	and	w2, w2, w10
   17b1c:	eor	w2, w2, w9
   17b20:	add	w3, w2, w11
   17b24:	ldr	w20, [x1]
   17b28:	mov	w2, #0xa478                	// #42104
   17b2c:	movk	w2, #0xd76a, lsl #16
   17b30:	add	w2, w20, w2
   17b34:	add	w2, w2, w3
   17b38:	ror	w2, w2, #25
   17b3c:	add	w2, w10, w2
   17b40:	eor	w5, w10, w8
   17b44:	and	w5, w5, w2
   17b48:	eor	w5, w5, w8
   17b4c:	add	w3, w5, w9
   17b50:	ldr	w17, [x1, #4]
   17b54:	mov	w5, #0xb756                	// #46934
   17b58:	movk	w5, #0xe8c7, lsl #16
   17b5c:	add	w5, w17, w5
   17b60:	add	w5, w5, w3
   17b64:	ror	w5, w5, #20
   17b68:	add	w5, w2, w5
   17b6c:	eor	w12, w10, w2
   17b70:	and	w12, w12, w5
   17b74:	eor	w12, w12, w10
   17b78:	add	w3, w12, w8
   17b7c:	ldr	w14, [x1, #8]
   17b80:	mov	w12, #0x70db                	// #28891
   17b84:	movk	w12, #0x2420, lsl #16
   17b88:	add	w12, w14, w12
   17b8c:	add	w12, w12, w3
   17b90:	ror	w12, w12, #15
   17b94:	add	w12, w5, w12
   17b98:	eor	w7, w2, w5
   17b9c:	and	w7, w7, w12
   17ba0:	eor	w7, w7, w2
   17ba4:	add	w3, w7, w10
   17ba8:	ldr	w22, [x1, #12]
   17bac:	mov	w7, #0xceee                	// #52974
   17bb0:	movk	w7, #0xc1bd, lsl #16
   17bb4:	add	w7, w22, w7
   17bb8:	add	w7, w7, w3
   17bbc:	ror	w7, w7, #10
   17bc0:	add	w7, w12, w7
   17bc4:	eor	w3, w5, w12
   17bc8:	and	w3, w3, w7
   17bcc:	eor	w3, w3, w5
   17bd0:	add	w4, w3, w2
   17bd4:	ldr	w2, [x1, #16]
   17bd8:	mov	w3, #0xfaf                 	// #4015
   17bdc:	movk	w3, #0xf57c, lsl #16
   17be0:	add	w3, w2, w3
   17be4:	add	w3, w3, w4
   17be8:	ror	w3, w3, #25
   17bec:	add	w3, w7, w3
   17bf0:	eor	w6, w12, w7
   17bf4:	and	w6, w6, w3
   17bf8:	eor	w6, w6, w12
   17bfc:	add	w4, w6, w5
   17c00:	ldr	w5, [x1, #20]
   17c04:	mov	w6, #0xc62a                	// #50730
   17c08:	movk	w6, #0x4787, lsl #16
   17c0c:	add	w6, w5, w6
   17c10:	add	w6, w6, w4
   17c14:	ror	w6, w6, #20
   17c18:	add	w6, w3, w6
   17c1c:	eor	w16, w7, w3
   17c20:	and	w16, w16, w6
   17c24:	eor	w16, w16, w7
   17c28:	add	w12, w16, w12
   17c2c:	ldr	w13, [x1, #24]
   17c30:	mov	w16, #0x4613                	// #17939
   17c34:	movk	w16, #0xa830, lsl #16
   17c38:	add	w16, w13, w16
   17c3c:	add	w16, w16, w12
   17c40:	ror	w16, w16, #15
   17c44:	add	w16, w6, w16
   17c48:	eor	w4, w3, w6
   17c4c:	and	w4, w4, w16
   17c50:	eor	w4, w4, w3
   17c54:	add	w4, w4, w7
   17c58:	ldr	w19, [x1, #28]
   17c5c:	mov	w7, #0x9501                	// #38145
   17c60:	movk	w7, #0xfd46, lsl #16
   17c64:	add	w7, w19, w7
   17c68:	add	w7, w7, w4
   17c6c:	ror	w7, w7, #10
   17c70:	add	w7, w16, w7
   17c74:	eor	w4, w6, w16
   17c78:	and	w4, w4, w7
   17c7c:	eor	w4, w4, w6
   17c80:	add	w12, w4, w3
   17c84:	ldr	w3, [x1, #32]
   17c88:	mov	w4, #0x98d8                	// #39128
   17c8c:	movk	w4, #0x6980, lsl #16
   17c90:	add	w4, w3, w4
   17c94:	add	w4, w4, w12
   17c98:	ror	w4, w4, #25
   17c9c:	add	w4, w7, w4
   17ca0:	eor	w15, w16, w7
   17ca4:	and	w15, w15, w4
   17ca8:	eor	w15, w15, w16
   17cac:	add	w15, w15, w6
   17cb0:	ldr	w12, [x1, #36]
   17cb4:	mov	w6, #0xf7af                	// #63407
   17cb8:	movk	w6, #0x8b44, lsl #16
   17cbc:	add	w6, w12, w6
   17cc0:	add	w6, w6, w15
   17cc4:	ror	w6, w6, #20
   17cc8:	add	w6, w4, w6
   17ccc:	eor	w21, w7, w4
   17cd0:	and	w21, w21, w6
   17cd4:	eor	w21, w21, w7
   17cd8:	add	w16, w21, w16
   17cdc:	ldr	w18, [x1, #40]
   17ce0:	sub	w21, w18, #0xa, lsl #12
   17ce4:	sub	w21, w21, #0x44f
   17ce8:	add	w16, w21, w16
   17cec:	ror	w21, w16, #15
   17cf0:	add	w21, w6, w21
   17cf4:	eor	w15, w4, w6
   17cf8:	and	w15, w15, w21
   17cfc:	eor	w15, w15, w4
   17d00:	add	w7, w15, w7
   17d04:	ldr	w16, [x1, #44]
   17d08:	mov	w15, #0xd7be                	// #55230
   17d0c:	movk	w15, #0x895c, lsl #16
   17d10:	add	w15, w16, w15
   17d14:	add	w15, w15, w7
   17d18:	ror	w15, w15, #10
   17d1c:	add	w15, w21, w15
   17d20:	eor	w23, w6, w21
   17d24:	and	w23, w23, w15
   17d28:	eor	w23, w23, w6
   17d2c:	add	w7, w23, w4
   17d30:	ldr	w4, [x1, #48]
   17d34:	mov	w23, #0x1122                	// #4386
   17d38:	movk	w23, #0x6b90, lsl #16
   17d3c:	add	w23, w4, w23
   17d40:	add	w23, w23, w7
   17d44:	ror	w23, w23, #25
   17d48:	add	w23, w15, w23
   17d4c:	eor	w24, w21, w15
   17d50:	and	w24, w24, w23
   17d54:	eor	w24, w24, w21
   17d58:	add	w6, w24, w6
   17d5c:	ldr	w7, [x1, #52]
   17d60:	mov	w24, #0x7193                	// #29075
   17d64:	movk	w24, #0xfd98, lsl #16
   17d68:	add	w24, w7, w24
   17d6c:	add	w24, w24, w6
   17d70:	ror	w24, w24, #20
   17d74:	add	w24, w23, w24
   17d78:	eor	w25, w15, w23
   17d7c:	and	w25, w25, w24
   17d80:	eor	w25, w25, w15
   17d84:	add	w25, w25, w21
   17d88:	ldr	w6, [x1, #56]
   17d8c:	mov	w21, #0x438e                	// #17294
   17d90:	movk	w21, #0xa679, lsl #16
   17d94:	add	w21, w6, w21
   17d98:	add	w21, w21, w25
   17d9c:	ror	w21, w21, #15
   17da0:	add	w21, w24, w21
   17da4:	eor	w25, w23, w24
   17da8:	and	w25, w25, w21
   17dac:	eor	w25, w25, w23
   17db0:	add	w25, w25, w15
   17db4:	ldr	w15, [x1, #60]
   17db8:	mov	w1, #0x821                 	// #2081
   17dbc:	movk	w1, #0x49b4, lsl #16
   17dc0:	add	w1, w15, w1
   17dc4:	add	w1, w1, w25
   17dc8:	ror	w1, w1, #10
   17dcc:	add	w1, w21, w1
   17dd0:	eor	w30, w21, w1
   17dd4:	and	w30, w30, w24
   17dd8:	eor	w30, w30, w21
   17ddc:	add	w23, w30, w23
   17de0:	mov	w30, #0x2562                	// #9570
   17de4:	movk	w30, #0xf61e, lsl #16
   17de8:	add	w30, w17, w30
   17dec:	add	w30, w30, w23
   17df0:	ror	w30, w30, #27
   17df4:	add	w30, w1, w30
   17df8:	eor	w23, w1, w30
   17dfc:	and	w23, w23, w21
   17e00:	eor	w23, w23, w1
   17e04:	add	w24, w23, w24
   17e08:	mov	w23, #0xb340                	// #45888
   17e0c:	movk	w23, #0xc040, lsl #16
   17e10:	add	w23, w13, w23
   17e14:	add	w23, w23, w24
   17e18:	ror	w23, w23, #23
   17e1c:	add	w23, w30, w23
   17e20:	eor	w24, w30, w23
   17e24:	and	w24, w24, w1
   17e28:	eor	w24, w24, w30
   17e2c:	add	w24, w24, w21
   17e30:	mov	w21, #0x5a51                	// #23121
   17e34:	movk	w21, #0x265e, lsl #16
   17e38:	add	w21, w16, w21
   17e3c:	add	w21, w21, w24
   17e40:	ror	w21, w21, #18
   17e44:	add	w21, w23, w21
   17e48:	eor	w24, w23, w21
   17e4c:	and	w24, w24, w30
   17e50:	eor	w24, w24, w23
   17e54:	add	w24, w24, w1
   17e58:	mov	w1, #0xc7aa                	// #51114
   17e5c:	movk	w1, #0xe9b6, lsl #16
   17e60:	add	w1, w20, w1
   17e64:	add	w1, w1, w24
   17e68:	ror	w1, w1, #12
   17e6c:	add	w1, w21, w1
   17e70:	eor	w24, w21, w1
   17e74:	and	w24, w24, w23
   17e78:	eor	w24, w24, w21
   17e7c:	add	w24, w24, w30
   17e80:	mov	w30, #0x105d                	// #4189
   17e84:	movk	w30, #0xd62f, lsl #16
   17e88:	add	w30, w5, w30
   17e8c:	add	w30, w30, w24
   17e90:	ror	w30, w30, #27
   17e94:	add	w30, w1, w30
   17e98:	eor	w24, w1, w30
   17e9c:	and	w24, w24, w21
   17ea0:	eor	w24, w24, w1
   17ea4:	add	w24, w24, w23
   17ea8:	mov	w23, #0x1453                	// #5203
   17eac:	movk	w23, #0x244, lsl #16
   17eb0:	add	w23, w18, w23
   17eb4:	add	w23, w23, w24
   17eb8:	ror	w23, w23, #23
   17ebc:	add	w23, w30, w23
   17ec0:	eor	w24, w30, w23
   17ec4:	and	w24, w24, w1
   17ec8:	eor	w24, w24, w30
   17ecc:	add	w24, w24, w21
   17ed0:	mov	w21, #0xe681                	// #59009
   17ed4:	movk	w21, #0xd8a1, lsl #16
   17ed8:	add	w21, w15, w21
   17edc:	add	w21, w21, w24
   17ee0:	ror	w21, w21, #18
   17ee4:	add	w21, w23, w21
   17ee8:	eor	w24, w23, w21
   17eec:	and	w24, w24, w30
   17ef0:	eor	w24, w24, w23
   17ef4:	add	w24, w24, w1
   17ef8:	mov	w1, #0xfbc8                	// #64456
   17efc:	movk	w1, #0xe7d3, lsl #16
   17f00:	add	w1, w2, w1
   17f04:	add	w1, w1, w24
   17f08:	ror	w1, w1, #12
   17f0c:	add	w1, w21, w1
   17f10:	eor	w24, w21, w1
   17f14:	and	w24, w24, w23
   17f18:	eor	w24, w24, w21
   17f1c:	add	w24, w24, w30
   17f20:	mov	w30, #0xcde6                	// #52710
   17f24:	movk	w30, #0x21e1, lsl #16
   17f28:	add	w30, w12, w30
   17f2c:	add	w30, w30, w24
   17f30:	ror	w30, w30, #27
   17f34:	add	w30, w1, w30
   17f38:	eor	w24, w1, w30
   17f3c:	and	w24, w24, w21
   17f40:	eor	w24, w24, w1
   17f44:	add	w24, w24, w23
   17f48:	mov	w23, #0x7d6                 	// #2006
   17f4c:	movk	w23, #0xc337, lsl #16
   17f50:	add	w23, w6, w23
   17f54:	add	w23, w23, w24
   17f58:	ror	w23, w23, #23
   17f5c:	add	w23, w30, w23
   17f60:	eor	w24, w30, w23
   17f64:	and	w24, w24, w1
   17f68:	eor	w24, w24, w30
   17f6c:	add	w24, w24, w21
   17f70:	mov	w21, #0xd87                 	// #3463
   17f74:	movk	w21, #0xf4d5, lsl #16
   17f78:	add	w21, w22, w21
   17f7c:	add	w21, w21, w24
   17f80:	ror	w21, w21, #18
   17f84:	add	w21, w23, w21
   17f88:	eor	w24, w23, w21
   17f8c:	and	w24, w24, w30
   17f90:	eor	w24, w24, w23
   17f94:	add	w24, w24, w1
   17f98:	mov	w1, #0x14ed                	// #5357
   17f9c:	movk	w1, #0x455a, lsl #16
   17fa0:	add	w1, w3, w1
   17fa4:	add	w1, w1, w24
   17fa8:	ror	w1, w1, #12
   17fac:	add	w1, w21, w1
   17fb0:	eor	w24, w21, w1
   17fb4:	and	w24, w24, w23
   17fb8:	eor	w24, w24, w21
   17fbc:	add	w24, w24, w30
   17fc0:	mov	w30, #0xe905                	// #59653
   17fc4:	movk	w30, #0xa9e3, lsl #16
   17fc8:	add	w30, w7, w30
   17fcc:	add	w30, w30, w24
   17fd0:	ror	w30, w30, #27
   17fd4:	add	w30, w1, w30
   17fd8:	eor	w24, w1, w30
   17fdc:	and	w24, w24, w21
   17fe0:	eor	w24, w24, w1
   17fe4:	add	w24, w24, w23
   17fe8:	mov	w23, #0xa3f8                	// #41976
   17fec:	movk	w23, #0xfcef, lsl #16
   17ff0:	add	w23, w14, w23
   17ff4:	add	w23, w23, w24
   17ff8:	ror	w23, w23, #23
   17ffc:	add	w23, w30, w23
   18000:	eor	w24, w30, w23
   18004:	and	w24, w24, w1
   18008:	eor	w24, w24, w30
   1800c:	add	w21, w24, w21
   18010:	mov	w24, #0x2d9                 	// #729
   18014:	movk	w24, #0x676f, lsl #16
   18018:	add	w24, w19, w24
   1801c:	add	w24, w24, w21
   18020:	ror	w24, w24, #18
   18024:	add	w24, w23, w24
   18028:	eor	w25, w23, w24
   1802c:	and	w21, w25, w30
   18030:	eor	w21, w21, w23
   18034:	add	w1, w21, w1
   18038:	mov	w21, #0x4c8a                	// #19594
   1803c:	movk	w21, #0x8d2a, lsl #16
   18040:	add	w21, w4, w21
   18044:	add	w21, w21, w1
   18048:	ror	w21, w21, #12
   1804c:	add	w21, w24, w21
   18050:	eor	w25, w25, w21
   18054:	add	w30, w25, w30
   18058:	sub	w25, w5, #0x5c, lsl #12
   1805c:	sub	w25, w25, #0x6be
   18060:	add	w30, w25, w30
   18064:	ror	w30, w30, #28
   18068:	add	w30, w21, w30
   1806c:	eor	w1, w24, w21
   18070:	eor	w1, w1, w30
   18074:	add	w23, w1, w23
   18078:	mov	w1, #0xf681                	// #63105
   1807c:	movk	w1, #0x8771, lsl #16
   18080:	add	w1, w3, w1
   18084:	add	w1, w1, w23
   18088:	ror	w1, w1, #21
   1808c:	add	w1, w30, w1
   18090:	eor	w23, w21, w30
   18094:	eor	w23, w23, w1
   18098:	add	w24, w23, w24
   1809c:	mov	w23, #0x6122                	// #24866
   180a0:	movk	w23, #0x6d9d, lsl #16
   180a4:	add	w23, w16, w23
   180a8:	add	w23, w23, w24
   180ac:	ror	w23, w23, #16
   180b0:	add	w23, w1, w23
   180b4:	eor	w24, w30, w1
   180b8:	eor	w24, w24, w23
   180bc:	add	w24, w24, w21
   180c0:	mov	w21, #0x380c                	// #14348
   180c4:	movk	w21, #0xfde5, lsl #16
   180c8:	add	w21, w6, w21
   180cc:	add	w21, w21, w24
   180d0:	ror	w21, w21, #9
   180d4:	add	w21, w23, w21
   180d8:	eor	w24, w1, w23
   180dc:	eor	w24, w24, w21
   180e0:	add	w24, w24, w30
   180e4:	mov	w30, #0xea44                	// #59972
   180e8:	movk	w30, #0xa4be, lsl #16
   180ec:	add	w30, w17, w30
   180f0:	add	w30, w30, w24
   180f4:	ror	w30, w30, #28
   180f8:	add	w30, w21, w30
   180fc:	eor	w24, w23, w21
   18100:	eor	w24, w24, w30
   18104:	add	w24, w24, w1
   18108:	mov	w1, #0xcfa9                	// #53161
   1810c:	movk	w1, #0x4bde, lsl #16
   18110:	add	w1, w2, w1
   18114:	add	w1, w1, w24
   18118:	ror	w1, w1, #21
   1811c:	add	w1, w30, w1
   18120:	eor	w24, w21, w30
   18124:	eor	w24, w24, w1
   18128:	add	w24, w24, w23
   1812c:	mov	w23, #0x4b60                	// #19296
   18130:	movk	w23, #0xf6bb, lsl #16
   18134:	add	w23, w19, w23
   18138:	add	w23, w23, w24
   1813c:	ror	w23, w23, #16
   18140:	add	w23, w1, w23
   18144:	eor	w24, w30, w1
   18148:	eor	w24, w24, w23
   1814c:	add	w24, w24, w21
   18150:	mov	w21, #0xbc70                	// #48240
   18154:	movk	w21, #0xbebf, lsl #16
   18158:	add	w21, w18, w21
   1815c:	add	w21, w21, w24
   18160:	ror	w21, w21, #9
   18164:	add	w21, w23, w21
   18168:	eor	w24, w1, w23
   1816c:	eor	w24, w24, w21
   18170:	add	w24, w24, w30
   18174:	mov	w30, #0x7ec6                	// #32454
   18178:	movk	w30, #0x289b, lsl #16
   1817c:	add	w30, w7, w30
   18180:	add	w30, w30, w24
   18184:	ror	w30, w30, #28
   18188:	add	w30, w21, w30
   1818c:	eor	w24, w23, w21
   18190:	eor	w24, w24, w30
   18194:	add	w24, w24, w1
   18198:	mov	w1, #0x27fa                	// #10234
   1819c:	movk	w1, #0xeaa1, lsl #16
   181a0:	add	w1, w20, w1
   181a4:	add	w1, w1, w24
   181a8:	ror	w1, w1, #21
   181ac:	add	w1, w30, w1
   181b0:	eor	w24, w21, w30
   181b4:	eor	w24, w24, w1
   181b8:	add	w24, w24, w23
   181bc:	mov	w23, #0x3085                	// #12421
   181c0:	movk	w23, #0xd4ef, lsl #16
   181c4:	add	w23, w22, w23
   181c8:	add	w23, w23, w24
   181cc:	ror	w23, w23, #16
   181d0:	add	w23, w1, w23
   181d4:	eor	w24, w30, w1
   181d8:	eor	w24, w24, w23
   181dc:	add	w24, w24, w21
   181e0:	mov	w21, #0x1d05                	// #7429
   181e4:	movk	w21, #0x488, lsl #16
   181e8:	add	w21, w13, w21
   181ec:	add	w21, w21, w24
   181f0:	ror	w21, w21, #9
   181f4:	add	w21, w23, w21
   181f8:	eor	w24, w1, w23
   181fc:	eor	w24, w24, w21
   18200:	add	w24, w24, w30
   18204:	mov	w30, #0xd039                	// #53305
   18208:	movk	w30, #0xd9d4, lsl #16
   1820c:	add	w30, w12, w30
   18210:	add	w30, w30, w24
   18214:	ror	w30, w30, #28
   18218:	add	w30, w21, w30
   1821c:	eor	w24, w23, w21
   18220:	eor	w24, w24, w30
   18224:	add	w24, w24, w1
   18228:	mov	w1, #0x99e5                	// #39397
   1822c:	movk	w1, #0xe6db, lsl #16
   18230:	add	w1, w4, w1
   18234:	add	w1, w1, w24
   18238:	ror	w1, w1, #21
   1823c:	add	w1, w30, w1
   18240:	eor	w24, w21, w30
   18244:	eor	w24, w24, w1
   18248:	add	w24, w24, w23
   1824c:	mov	w23, #0x7cf8                	// #31992
   18250:	movk	w23, #0x1fa2, lsl #16
   18254:	add	w23, w15, w23
   18258:	add	w23, w23, w24
   1825c:	ror	w23, w23, #16
   18260:	add	w23, w1, w23
   18264:	eor	w24, w30, w1
   18268:	eor	w24, w24, w23
   1826c:	add	w24, w24, w21
   18270:	mov	w21, #0x5665                	// #22117
   18274:	movk	w21, #0xc4ac, lsl #16
   18278:	add	w21, w14, w21
   1827c:	add	w21, w21, w24
   18280:	ror	w21, w21, #9
   18284:	add	w21, w23, w21
   18288:	orn	w24, w21, w1
   1828c:	eor	w24, w24, w23
   18290:	add	w24, w24, w30
   18294:	mov	w30, #0x2244                	// #8772
   18298:	movk	w30, #0xf429, lsl #16
   1829c:	add	w30, w20, w30
   182a0:	add	w30, w30, w24
   182a4:	ror	w30, w30, #26
   182a8:	add	w30, w21, w30
   182ac:	orn	w20, w30, w23
   182b0:	eor	w20, w20, w21
   182b4:	add	w20, w20, w1
   182b8:	mov	w1, #0xff97                	// #65431
   182bc:	movk	w1, #0x432a, lsl #16
   182c0:	add	w1, w19, w1
   182c4:	add	w1, w1, w20
   182c8:	ror	w1, w1, #22
   182cc:	add	w1, w30, w1
   182d0:	orn	w20, w1, w21
   182d4:	eor	w20, w20, w30
   182d8:	add	w23, w20, w23
   182dc:	mov	w20, #0x23a7                	// #9127
   182e0:	movk	w20, #0xab94, lsl #16
   182e4:	add	w20, w6, w20
   182e8:	add	w20, w20, w23
   182ec:	ror	w20, w20, #17
   182f0:	add	w20, w1, w20
   182f4:	orn	w19, w20, w30
   182f8:	eor	w19, w19, w1
   182fc:	add	w21, w19, w21
   18300:	mov	w19, #0xa039                	// #41017
   18304:	movk	w19, #0xfc93, lsl #16
   18308:	add	w19, w5, w19
   1830c:	add	w19, w19, w21
   18310:	ror	w19, w19, #11
   18314:	add	w19, w20, w19
   18318:	orn	w5, w19, w1
   1831c:	eor	w5, w5, w20
   18320:	add	w5, w5, w30
   18324:	mov	w30, #0x59c3                	// #22979
   18328:	movk	w30, #0x655b, lsl #16
   1832c:	add	w30, w4, w30
   18330:	add	w30, w30, w5
   18334:	ror	w30, w30, #26
   18338:	add	w30, w19, w30
   1833c:	orn	w4, w30, w20
   18340:	eor	w4, w4, w19
   18344:	add	w4, w4, w1
   18348:	mov	w1, #0xcc92                	// #52370
   1834c:	movk	w1, #0x8f0c, lsl #16
   18350:	add	w1, w22, w1
   18354:	add	w1, w1, w4
   18358:	ror	w1, w1, #22
   1835c:	add	w1, w30, w1
   18360:	orn	w6, w1, w19
   18364:	eor	w6, w6, w30
   18368:	add	w20, w6, w20
   1836c:	sub	w6, w18, #0x100, lsl #12
   18370:	sub	w6, w6, #0xb83
   18374:	add	w6, w6, w20
   18378:	ror	w6, w6, #17
   1837c:	add	w6, w1, w6
   18380:	orn	w5, w6, w30
   18384:	eor	w5, w5, w1
   18388:	add	w19, w5, w19
   1838c:	mov	w5, #0x5dd1                	// #24017
   18390:	movk	w5, #0x8584, lsl #16
   18394:	add	w5, w17, w5
   18398:	add	w5, w5, w19
   1839c:	ror	w5, w5, #11
   183a0:	add	w5, w6, w5
   183a4:	orn	w4, w5, w1
   183a8:	eor	w4, w4, w6
   183ac:	add	w30, w4, w30
   183b0:	mov	w4, #0x7e4f                	// #32335
   183b4:	movk	w4, #0x6fa8, lsl #16
   183b8:	add	w4, w3, w4
   183bc:	add	w4, w4, w30
   183c0:	ror	w4, w4, #26
   183c4:	add	w4, w5, w4
   183c8:	orn	w3, w4, w6
   183cc:	eor	w3, w3, w5
   183d0:	add	w1, w3, w1
   183d4:	mov	w3, #0xe6e0                	// #59104
   183d8:	movk	w3, #0xfe2c, lsl #16
   183dc:	add	w15, w15, w3
   183e0:	add	w15, w15, w1
   183e4:	ror	w15, w15, #22
   183e8:	add	w3, w4, w15
   183ec:	orn	w1, w3, w5
   183f0:	eor	w1, w1, w4
   183f4:	add	w1, w1, w6
   183f8:	mov	w6, #0x4314                	// #17172
   183fc:	movk	w6, #0xa301, lsl #16
   18400:	add	w6, w13, w6
   18404:	add	w6, w6, w1
   18408:	ror	w6, w6, #17
   1840c:	add	w6, w3, w6
   18410:	orn	w1, w6, w4
   18414:	eor	w1, w1, w3
   18418:	add	w1, w1, w5
   1841c:	mov	w5, #0x11a1                	// #4513
   18420:	movk	w5, #0x4e08, lsl #16
   18424:	add	w5, w7, w5
   18428:	add	w5, w5, w1
   1842c:	ror	w5, w5, #11
   18430:	add	w5, w6, w5
   18434:	orn	w7, w5, w3
   18438:	eor	w7, w7, w6
   1843c:	add	w4, w7, w4
   18440:	mov	w7, #0x7e82                	// #32386
   18444:	movk	w7, #0xf753, lsl #16
   18448:	add	w7, w2, w7
   1844c:	add	w7, w7, w4
   18450:	ror	w7, w7, #26
   18454:	add	w1, w5, w7
   18458:	orn	w2, w1, w6
   1845c:	eor	w2, w2, w5
   18460:	add	w2, w2, w3
   18464:	mov	w3, #0xf235                	// #62005
   18468:	movk	w3, #0xbd3a, lsl #16
   1846c:	add	w3, w16, w3
   18470:	add	w3, w3, w2
   18474:	ror	w3, w3, #22
   18478:	add	w3, w1, w3
   1847c:	orn	w2, w3, w5
   18480:	eor	w2, w2, w1
   18484:	add	w6, w2, w6
   18488:	mov	w2, #0xd2bb                	// #53947
   1848c:	movk	w2, #0x2ad7, lsl #16
   18490:	add	w2, w14, w2
   18494:	add	w2, w2, w6
   18498:	ror	w2, w2, #17
   1849c:	add	w2, w3, w2
   184a0:	orn	w4, w2, w1
   184a4:	eor	w4, w4, w3
   184a8:	add	w5, w4, w5
   184ac:	mov	w4, #0xd391                	// #54161
   184b0:	movk	w4, #0xeb86, lsl #16
   184b4:	add	w4, w12, w4
   184b8:	add	w4, w4, w5
   184bc:	add	w1, w11, w1
   184c0:	str	w1, [x0]
   184c4:	ror	w1, w4, #11
   184c8:	add	w10, w10, w2
   184cc:	add	w1, w1, w10
   184d0:	str	w1, [x0, #4]
   184d4:	add	w2, w8, w2
   184d8:	str	w2, [x0, #8]
   184dc:	add	w3, w9, w3
   184e0:	str	w3, [x0, #12]
   184e4:	ldp	x19, x20, [sp, #16]
   184e8:	ldp	x21, x22, [sp, #32]
   184ec:	ldp	x23, x24, [sp, #48]
   184f0:	ldr	x25, [sp, #64]
   184f4:	ldp	x29, x30, [sp], #80
   184f8:	ret
   184fc:	stp	x29, x30, [sp, #-64]!
   18500:	mov	x29, sp
   18504:	stp	x19, x20, [sp, #16]
   18508:	stp	x21, x22, [sp, #32]
   1850c:	stp	x23, x24, [sp, #48]
   18510:	mov	x21, x0
   18514:	mov	x19, x1
   18518:	mov	w23, w2
   1851c:	ldr	w0, [x0, #16]
   18520:	add	w1, w0, w2, lsl #3
   18524:	str	w1, [x21, #16]
   18528:	cmp	w1, w0
   1852c:	b.cs	1853c <scols_init_debug@@SMARTCOLS_2.25+0x3f68>  // b.hs, b.nlast
   18530:	ldr	w1, [x21, #20]
   18534:	add	w1, w1, #0x1
   18538:	str	w1, [x21, #20]
   1853c:	ldr	w1, [x21, #20]
   18540:	add	w1, w1, w23, lsr #29
   18544:	str	w1, [x21, #20]
   18548:	ubfx	x20, x0, #3, #6
   1854c:	cbz	w20, 18594 <scols_init_debug@@SMARTCOLS_2.25+0x3fc0>
   18550:	add	x24, x21, #0x18
   18554:	mov	w0, w20
   18558:	add	x0, x24, x0
   1855c:	mov	w1, #0x40                  	// #64
   18560:	sub	w1, w1, w20
   18564:	cmp	w23, w1
   18568:	b.cc	18610 <scols_init_debug@@SMARTCOLS_2.25+0x403c>  // b.lo, b.ul, b.last
   1856c:	mov	w22, w1
   18570:	mov	x2, x22
   18574:	mov	x1, x19
   18578:	bl	72c0 <memcpy@plt>
   1857c:	mov	x1, x24
   18580:	mov	x0, x21
   18584:	bl	17aec <scols_init_debug@@SMARTCOLS_2.25+0x3518>
   18588:	add	x19, x19, x22
   1858c:	sub	w23, w23, #0x40
   18590:	add	w23, w20, w23
   18594:	cmp	w23, #0x3f
   18598:	b.ls	18620 <scols_init_debug@@SMARTCOLS_2.25+0x404c>  // b.plast
   1859c:	sub	w22, w23, #0x40
   185a0:	and	x22, x22, #0xffffffc0
   185a4:	add	x22, x22, #0x40
   185a8:	add	x22, x19, x22
   185ac:	add	x20, x21, #0x18
   185b0:	ldp	x0, x1, [x19]
   185b4:	stp	x0, x1, [x20]
   185b8:	ldp	x0, x1, [x19, #16]
   185bc:	stp	x0, x1, [x20, #16]
   185c0:	ldp	x0, x1, [x19, #32]
   185c4:	stp	x0, x1, [x20, #32]
   185c8:	ldp	x0, x1, [x19, #48]
   185cc:	stp	x0, x1, [x20, #48]
   185d0:	mov	x1, x20
   185d4:	mov	x0, x21
   185d8:	bl	17aec <scols_init_debug@@SMARTCOLS_2.25+0x3518>
   185dc:	add	x19, x19, #0x40
   185e0:	cmp	x19, x22
   185e4:	b.ne	185b0 <scols_init_debug@@SMARTCOLS_2.25+0x3fdc>  // b.any
   185e8:	and	w23, w23, #0x3f
   185ec:	mov	w2, w23
   185f0:	mov	x1, x22
   185f4:	add	x0, x21, #0x18
   185f8:	bl	72c0 <memcpy@plt>
   185fc:	ldp	x19, x20, [sp, #16]
   18600:	ldp	x21, x22, [sp, #32]
   18604:	ldp	x23, x24, [sp, #48]
   18608:	ldp	x29, x30, [sp], #64
   1860c:	ret
   18610:	mov	w2, w23
   18614:	mov	x1, x19
   18618:	bl	72c0 <memcpy@plt>
   1861c:	b	185fc <scols_init_debug@@SMARTCOLS_2.25+0x4028>
   18620:	mov	x22, x19
   18624:	b	185ec <scols_init_debug@@SMARTCOLS_2.25+0x4018>
   18628:	stp	x29, x30, [sp, #-48]!
   1862c:	mov	x29, sp
   18630:	stp	x19, x20, [sp, #16]
   18634:	str	x21, [sp, #32]
   18638:	mov	x21, x0
   1863c:	mov	x19, x1
   18640:	ldr	w1, [x1, #16]
   18644:	ubfx	x2, x1, #3, #6
   18648:	add	x20, x19, #0x18
   1864c:	add	x1, x20, x2
   18650:	add	x0, x1, #0x1
   18654:	mov	w1, #0xffffff80            	// #-128
   18658:	strb	w1, [x20, w2, uxtw]
   1865c:	mov	w1, #0x3f                  	// #63
   18660:	sub	w1, w1, w2
   18664:	cmp	w1, #0x7
   18668:	b.hi	186e0 <scols_init_debug@@SMARTCOLS_2.25+0x410c>  // b.pmore
   1866c:	mov	w2, w1
   18670:	mov	w1, #0x0                   	// #0
   18674:	bl	78b0 <memset@plt>
   18678:	mov	x1, x20
   1867c:	mov	x0, x19
   18680:	bl	17aec <scols_init_debug@@SMARTCOLS_2.25+0x3518>
   18684:	stp	xzr, xzr, [x19, #24]
   18688:	stp	xzr, xzr, [x20, #16]
   1868c:	stp	xzr, xzr, [x20, #32]
   18690:	str	xzr, [x20, #48]
   18694:	ldr	w0, [x19, #16]
   18698:	str	w0, [x19, #80]
   1869c:	ldr	w0, [x19, #20]
   186a0:	str	w0, [x19, #84]
   186a4:	mov	x1, x20
   186a8:	mov	x0, x19
   186ac:	bl	17aec <scols_init_debug@@SMARTCOLS_2.25+0x3518>
   186b0:	ldp	x0, x1, [x19]
   186b4:	stp	x0, x1, [x21]
   186b8:	stp	xzr, xzr, [x19]
   186bc:	stp	xzr, xzr, [x19, #16]
   186c0:	stp	xzr, xzr, [x19, #32]
   186c4:	stp	xzr, xzr, [x19, #48]
   186c8:	stp	xzr, xzr, [x19, #64]
   186cc:	str	xzr, [x19, #80]
   186d0:	ldp	x19, x20, [sp, #16]
   186d4:	ldr	x21, [sp, #32]
   186d8:	ldp	x29, x30, [sp], #48
   186dc:	ret
   186e0:	mov	w1, #0x37                  	// #55
   186e4:	sub	w2, w1, w2
   186e8:	mov	w1, #0x0                   	// #0
   186ec:	bl	78b0 <memset@plt>
   186f0:	b	18694 <scols_init_debug@@SMARTCOLS_2.25+0x40c0>
   186f4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   186f8:	ldr	w0, [x0, #2088]
   186fc:	cbnz	w0, 18704 <scols_init_debug@@SMARTCOLS_2.25+0x4130>
   18700:	ret
   18704:	stp	x29, x30, [sp, #-64]!
   18708:	mov	x29, sp
   1870c:	stp	x19, x20, [sp, #16]
   18710:	str	x21, [sp, #32]
   18714:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   18718:	ldr	x0, [x0, #4032]
   1871c:	ldr	x0, [x0]
   18720:	bl	7db0 <fflush@plt>
   18724:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   18728:	ldr	x0, [x0, #4016]
   1872c:	ldr	x0, [x0]
   18730:	bl	7db0 <fflush@plt>
   18734:	mov	w0, #0x1                   	// #1
   18738:	bl	7a30 <close@plt>
   1873c:	mov	w0, #0x2                   	// #2
   18740:	bl	7a30 <close@plt>
   18744:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18748:	ldr	w21, [x0, #2088]
   1874c:	add	x20, sp, #0x3c
   18750:	mov	w2, #0x0                   	// #0
   18754:	mov	x1, x20
   18758:	mov	w0, w21
   1875c:	bl	8160 <waitpid@plt>
   18760:	tbz	w0, #31, 187a8 <scols_init_debug@@SMARTCOLS_2.25+0x41d4>
   18764:	bl	80a0 <__errno_location@plt>
   18768:	mov	x19, x0
   1876c:	ldr	w0, [x0]
   18770:	cmp	w0, #0x4
   18774:	b.eq	18750 <scols_init_debug@@SMARTCOLS_2.25+0x417c>  // b.none
   18778:	mov	w2, #0x5                   	// #5
   1877c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18780:	add	x1, x1, #0x2c8
   18784:	mov	x0, #0x0                   	// #0
   18788:	bl	7f10 <dcgettext@plt>
   1878c:	mov	x20, x0
   18790:	ldr	w0, [x19]
   18794:	bl	7a10 <strerror@plt>
   18798:	mov	x2, x0
   1879c:	mov	x1, x20
   187a0:	mov	w0, #0x1                   	// #1
   187a4:	bl	81f0 <err@plt>
   187a8:	ldp	x19, x20, [sp, #16]
   187ac:	ldr	x21, [sp, #32]
   187b0:	ldp	x29, x30, [sp], #64
   187b4:	ret
   187b8:	stp	x29, x30, [sp, #-32]!
   187bc:	mov	x29, sp
   187c0:	str	x19, [sp, #16]
   187c4:	mov	w19, w0
   187c8:	bl	186f4 <scols_init_debug@@SMARTCOLS_2.25+0x4120>
   187cc:	mov	w0, w19
   187d0:	bl	7400 <raise@plt>
   187d4:	ldr	x19, [sp, #16]
   187d8:	ldp	x29, x30, [sp], #32
   187dc:	ret
   187e0:	stp	x29, x30, [sp, #-272]!
   187e4:	mov	x29, sp
   187e8:	add	x0, sp, #0x90
   187ec:	add	x1, sp, #0x110
   187f0:	str	xzr, [x0], #8
   187f4:	cmp	x0, x1
   187f8:	b.ne	187f0 <scols_init_debug@@SMARTCOLS_2.25+0x421c>  // b.any
   187fc:	ldr	x0, [sp, #144]
   18800:	orr	x0, x0, #0x1
   18804:	str	x0, [sp, #144]
   18808:	ldp	x0, x1, [sp, #144]
   1880c:	stp	x0, x1, [sp, #16]
   18810:	ldp	x0, x1, [sp, #160]
   18814:	stp	x0, x1, [sp, #32]
   18818:	ldp	x0, x1, [sp, #176]
   1881c:	stp	x0, x1, [sp, #48]
   18820:	ldp	x0, x1, [sp, #192]
   18824:	stp	x0, x1, [sp, #64]
   18828:	ldp	x0, x1, [sp, #208]
   1882c:	stp	x0, x1, [sp, #80]
   18830:	ldp	x0, x1, [sp, #224]
   18834:	stp	x0, x1, [sp, #96]
   18838:	ldp	x0, x1, [sp, #240]
   1883c:	stp	x0, x1, [sp, #112]
   18840:	ldp	x0, x1, [sp, #256]
   18844:	stp	x0, x1, [sp, #128]
   18848:	mov	x4, #0x0                   	// #0
   1884c:	add	x3, sp, #0x10
   18850:	mov	x2, #0x0                   	// #0
   18854:	add	x1, sp, #0x90
   18858:	mov	w0, #0x1                   	// #1
   1885c:	bl	7e90 <select@plt>
   18860:	mov	w2, #0x0                   	// #0
   18864:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18868:	add	x1, x1, #0x2e0
   1886c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18870:	add	x0, x0, #0x2e8
   18874:	bl	7510 <setenv@plt>
   18878:	cbnz	w0, 18884 <scols_init_debug@@SMARTCOLS_2.25+0x42b0>
   1887c:	ldp	x29, x30, [sp], #272
   18880:	ret
   18884:	mov	w2, #0x5                   	// #5
   18888:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1888c:	add	x1, x1, #0x2f0
   18890:	mov	x0, #0x0                   	// #0
   18894:	bl	7f10 <dcgettext@plt>
   18898:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1889c:	add	x1, x1, #0x2e8
   188a0:	bl	7ba0 <warn@plt>
   188a4:	b	1887c <scols_init_debug@@SMARTCOLS_2.25+0x42a8>
   188a8:	stp	x29, x30, [sp, #-240]!
   188ac:	mov	x29, sp
   188b0:	stp	x19, x20, [sp, #16]
   188b4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   188b8:	add	x0, x0, #0x328
   188bc:	bl	80c0 <getenv@plt>
   188c0:	mov	x19, x0
   188c4:	mov	w0, #0x1                   	// #1
   188c8:	bl	7e50 <isatty@plt>
   188cc:	cbz	w0, 18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   188d0:	cbz	x19, 18918 <scols_init_debug@@SMARTCOLS_2.25+0x4344>
   188d4:	ldrsb	w0, [x19]
   188d8:	cbz	w0, 18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   188dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   188e0:	add	x1, x1, #0x330
   188e4:	mov	x0, x19
   188e8:	bl	7b80 <strcmp@plt>
   188ec:	cbz	w0, 18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   188f0:	ldrsb	w0, [x19]
   188f4:	cmp	w0, #0x2f
   188f8:	b.ne	18920 <scols_init_debug@@SMARTCOLS_2.25+0x434c>  // b.any
   188fc:	stp	x21, x22, [sp, #32]
   18900:	mov	w1, #0x1                   	// #1
   18904:	mov	x0, x19
   18908:	bl	7af0 <access@plt>
   1890c:	cmp	w0, #0x0
   18910:	cset	w21, eq  // eq = none
   18914:	b	189ec <scols_init_debug@@SMARTCOLS_2.25+0x4418>
   18918:	adrp	x19, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1891c:	add	x19, x19, #0x320
   18920:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18924:	add	x0, x0, #0x338
   18928:	bl	80c0 <getenv@plt>
   1892c:	cbz	x0, 18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   18930:	stp	x23, x24, [sp, #48]
   18934:	bl	79f0 <strdup@plt>
   18938:	mov	x24, x0
   1893c:	cbz	x0, 18970 <scols_init_debug@@SMARTCOLS_2.25+0x439c>
   18940:	stp	x21, x22, [sp, #32]
   18944:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18948:	add	x1, x1, #0x358
   1894c:	bl	7340 <strtok@plt>
   18950:	cbz	x0, 18a70 <scols_init_debug@@SMARTCOLS_2.25+0x449c>
   18954:	stp	x25, x26, [sp, #64]
   18958:	mov	w21, #0x0                   	// #0
   1895c:	mov	w25, #0x80000               	// #524288
   18960:	mov	w23, #0x1                   	// #1
   18964:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18968:	add	x22, x22, #0x358
   1896c:	b	18998 <scols_init_debug@@SMARTCOLS_2.25+0x43c4>
   18970:	stp	x21, x22, [sp, #32]
   18974:	stp	x25, x26, [sp, #64]
   18978:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1897c:	add	x1, x1, #0x340
   18980:	mov	w0, #0x1                   	// #1
   18984:	bl	81f0 <err@plt>
   18988:	mov	x1, x22
   1898c:	mov	x0, #0x0                   	// #0
   18990:	bl	7340 <strtok@plt>
   18994:	cbz	x0, 189dc <scols_init_debug@@SMARTCOLS_2.25+0x4408>
   18998:	mov	w1, w25
   1899c:	bl	77d0 <open@plt>
   189a0:	mov	w20, w0
   189a4:	tbnz	w0, #31, 18988 <scols_init_debug@@SMARTCOLS_2.25+0x43b4>
   189a8:	mov	w3, #0x0                   	// #0
   189ac:	mov	w2, w23
   189b0:	mov	x1, x19
   189b4:	bl	8060 <faccessat@plt>
   189b8:	mov	w26, w0
   189bc:	cmp	w0, #0x0
   189c0:	cset	w21, eq  // eq = none
   189c4:	mov	w0, w20
   189c8:	bl	7a30 <close@plt>
   189cc:	cbnz	w26, 18988 <scols_init_debug@@SMARTCOLS_2.25+0x43b4>
   189d0:	mov	w21, #0x1                   	// #1
   189d4:	ldp	x25, x26, [sp, #64]
   189d8:	b	189e0 <scols_init_debug@@SMARTCOLS_2.25+0x440c>
   189dc:	ldp	x25, x26, [sp, #64]
   189e0:	mov	x0, x24
   189e4:	bl	7c20 <free@plt>
   189e8:	ldp	x23, x24, [sp, #48]
   189ec:	cbz	w21, 18c80 <scols_init_debug@@SMARTCOLS_2.25+0x46ac>
   189f0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   189f4:	add	x0, x0, #0x7e8
   189f8:	str	x19, [x0, #16]
   189fc:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18a00:	add	x1, x2, #0x820
   18a04:	str	x0, [x2, #2080]
   18a08:	mov	w0, #0xffffffff            	// #-1
   18a0c:	str	w0, [x1, #12]
   18a10:	adrp	x0, 18000 <scols_init_debug@@SMARTCOLS_2.25+0x3a2c>
   18a14:	add	x0, x0, #0x7e0
   18a18:	str	x0, [x1, #800]
   18a1c:	ldrb	w0, [x1, #792]
   18a20:	tbnz	w0, #0, 18b90 <scols_init_debug@@SMARTCOLS_2.25+0x45bc>
   18a24:	add	x0, sp, #0x50
   18a28:	bl	7560 <pipe@plt>
   18a2c:	tbnz	w0, #31, 18a78 <scols_init_debug@@SMARTCOLS_2.25+0x44a4>
   18a30:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18a34:	add	x19, x19, #0x820
   18a38:	ldr	w0, [sp, #84]
   18a3c:	str	w0, [x19, #12]
   18a40:	mov	x0, #0x0                   	// #0
   18a44:	bl	7db0 <fflush@plt>
   18a48:	bl	7600 <fork@plt>
   18a4c:	str	w0, [x19, #8]
   18a50:	cbz	w0, 18a9c <scols_init_debug@@SMARTCOLS_2.25+0x44c8>
   18a54:	tbz	w0, #31, 18bb0 <scols_init_debug@@SMARTCOLS_2.25+0x45dc>
   18a58:	ldr	w0, [sp, #80]
   18a5c:	bl	7a30 <close@plt>
   18a60:	ldr	w0, [sp, #84]
   18a64:	bl	7a30 <close@plt>
   18a68:	ldp	x21, x22, [sp, #32]
   18a6c:	b	18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   18a70:	mov	w21, #0x0                   	// #0
   18a74:	b	189e0 <scols_init_debug@@SMARTCOLS_2.25+0x440c>
   18a78:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18a7c:	ldr	w0, [x0, #2096]
   18a80:	cmp	w0, #0x0
   18a84:	b.gt	18a90 <scols_init_debug@@SMARTCOLS_2.25+0x44bc>
   18a88:	ldp	x21, x22, [sp, #32]
   18a8c:	b	18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   18a90:	bl	7a30 <close@plt>
   18a94:	ldp	x21, x22, [sp, #32]
   18a98:	b	18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   18a9c:	mov	w1, #0x0                   	// #0
   18aa0:	ldr	w0, [sp, #80]
   18aa4:	bl	7fc0 <dup2@plt>
   18aa8:	ldr	w0, [sp, #80]
   18aac:	bl	7a30 <close@plt>
   18ab0:	ldr	w0, [sp, #84]
   18ab4:	bl	7a30 <close@plt>
   18ab8:	b	18acc <scols_init_debug@@SMARTCOLS_2.25+0x44f8>
   18abc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18ac0:	ldr	w0, [x0, #2092]
   18ac4:	cmp	w0, #0x0
   18ac8:	b.gt	18b30 <scols_init_debug@@SMARTCOLS_2.25+0x455c>
   18acc:	stp	x23, x24, [sp, #48]
   18ad0:	stp	x25, x26, [sp, #64]
   18ad4:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18ad8:	add	x0, x19, #0x820
   18adc:	ldr	x0, [x0, #800]
   18ae0:	blr	x0
   18ae4:	ldr	x1, [x19, #2080]
   18ae8:	ldr	x0, [x1]
   18aec:	bl	7b70 <execvp@plt>
   18af0:	bl	80a0 <__errno_location@plt>
   18af4:	ldr	w0, [x0]
   18af8:	cmp	w0, #0x2
   18afc:	cset	w19, eq  // eq = none
   18b00:	add	w19, w19, #0x7e
   18b04:	mov	w2, #0x5                   	// #5
   18b08:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18b0c:	add	x1, x1, #0x360
   18b10:	mov	x0, #0x0                   	// #0
   18b14:	bl	7f10 <dcgettext@plt>
   18b18:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18b1c:	ldr	x1, [x1, #2080]
   18b20:	ldr	x2, [x1]
   18b24:	mov	x1, x0
   18b28:	mov	w0, w19
   18b2c:	bl	81f0 <err@plt>
   18b30:	mov	w1, #0x0                   	// #0
   18b34:	bl	7fc0 <dup2@plt>
   18b38:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18b3c:	ldr	w0, [x0, #2092]
   18b40:	bl	7a30 <close@plt>
   18b44:	b	18acc <scols_init_debug@@SMARTCOLS_2.25+0x44f8>
   18b48:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18b4c:	ldr	w0, [x0, #2092]
   18b50:	cbnz	w0, 18b5c <scols_init_debug@@SMARTCOLS_2.25+0x4588>
   18b54:	ldp	x21, x22, [sp, #32]
   18b58:	b	18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   18b5c:	bl	7a30 <close@plt>
   18b60:	ldp	x21, x22, [sp, #32]
   18b64:	b	18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   18b68:	ldr	w0, [sp, #80]
   18b6c:	bl	7a30 <close@plt>
   18b70:	b	18bc0 <scols_init_debug@@SMARTCOLS_2.25+0x45ec>
   18b74:	bl	7a30 <close@plt>
   18b78:	b	18bc0 <scols_init_debug@@SMARTCOLS_2.25+0x45ec>
   18b7c:	mov	w1, #0x2                   	// #2
   18b80:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18b84:	ldr	w0, [x0, #2092]
   18b88:	bl	7fc0 <dup2@plt>
   18b8c:	b	18bdc <scols_init_debug@@SMARTCOLS_2.25+0x4608>
   18b90:	mov	x0, #0x0                   	// #0
   18b94:	bl	7db0 <fflush@plt>
   18b98:	bl	7600 <fork@plt>
   18b9c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18ba0:	str	w0, [x1, #2088]
   18ba4:	cbz	w0, 18abc <scols_init_debug@@SMARTCOLS_2.25+0x44e8>
   18ba8:	tbnz	w0, #31, 18b48 <scols_init_debug@@SMARTCOLS_2.25+0x4574>
   18bac:	mov	w21, #0x0                   	// #0
   18bb0:	cbnz	w21, 18b68 <scols_init_debug@@SMARTCOLS_2.25+0x4594>
   18bb4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18bb8:	ldr	w0, [x0, #2092]
   18bbc:	cbnz	w0, 18b74 <scols_init_debug@@SMARTCOLS_2.25+0x45a0>
   18bc0:	mov	w1, #0x1                   	// #1
   18bc4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18bc8:	ldr	w0, [x0, #2092]
   18bcc:	bl	7fc0 <dup2@plt>
   18bd0:	mov	w0, #0x2                   	// #2
   18bd4:	bl	7e50 <isatty@plt>
   18bd8:	cbnz	w0, 18b7c <scols_init_debug@@SMARTCOLS_2.25+0x45a8>
   18bdc:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18be0:	add	x19, x19, #0x820
   18be4:	ldr	w0, [x19, #12]
   18be8:	bl	7a30 <close@plt>
   18bec:	add	x20, sp, #0x58
   18bf0:	stp	xzr, xzr, [sp, #96]
   18bf4:	stp	xzr, xzr, [sp, #112]
   18bf8:	stp	xzr, xzr, [sp, #128]
   18bfc:	stp	xzr, xzr, [sp, #144]
   18c00:	stp	xzr, xzr, [sp, #160]
   18c04:	stp	xzr, xzr, [sp, #176]
   18c08:	stp	xzr, xzr, [sp, #192]
   18c0c:	stp	xzr, xzr, [sp, #208]
   18c10:	stp	xzr, xzr, [sp, #224]
   18c14:	adrp	x0, 18000 <scols_init_debug@@SMARTCOLS_2.25+0x3a2c>
   18c18:	add	x0, x0, #0x7b8
   18c1c:	str	x0, [sp, #88]
   18c20:	add	x2, x19, #0x20
   18c24:	mov	x1, x20
   18c28:	mov	w0, #0x2                   	// #2
   18c2c:	bl	7a40 <sigaction@plt>
   18c30:	add	x2, x19, #0xb8
   18c34:	mov	x1, x20
   18c38:	mov	w0, #0x1                   	// #1
   18c3c:	bl	7a40 <sigaction@plt>
   18c40:	add	x2, x19, #0x150
   18c44:	mov	x1, x20
   18c48:	mov	w0, #0xf                   	// #15
   18c4c:	bl	7a40 <sigaction@plt>
   18c50:	add	x2, x19, #0x1e8
   18c54:	mov	x1, x20
   18c58:	mov	w0, #0x3                   	// #3
   18c5c:	bl	7a40 <sigaction@plt>
   18c60:	add	x2, x19, #0x280
   18c64:	mov	x1, x20
   18c68:	mov	w0, #0xd                   	// #13
   18c6c:	bl	7a40 <sigaction@plt>
   18c70:	ldp	x21, x22, [sp, #32]
   18c74:	ldp	x19, x20, [sp, #16]
   18c78:	ldp	x29, x30, [sp], #240
   18c7c:	ret
   18c80:	ldp	x21, x22, [sp, #32]
   18c84:	b	18c74 <scols_init_debug@@SMARTCOLS_2.25+0x46a0>
   18c88:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18c8c:	ldr	w0, [x0, #2088]
   18c90:	cbz	w0, 18c98 <scols_init_debug@@SMARTCOLS_2.25+0x46c4>
   18c94:	ret
   18c98:	stp	x29, x30, [sp, #-16]!
   18c9c:	mov	x29, sp
   18ca0:	bl	188a8 <scols_init_debug@@SMARTCOLS_2.25+0x42d4>
   18ca4:	adrp	x0, 18000 <scols_init_debug@@SMARTCOLS_2.25+0x3a2c>
   18ca8:	add	x0, x0, #0x6f4
   18cac:	bl	28348 <scols_init_debug@@SMARTCOLS_2.25+0x13d74>
   18cb0:	ldp	x29, x30, [sp], #16
   18cb4:	ret
   18cb8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18cbc:	ldr	w0, [x0, #2088]
   18cc0:	cbz	w0, 18cc8 <scols_init_debug@@SMARTCOLS_2.25+0x46f4>
   18cc4:	ret
   18cc8:	stp	x29, x30, [sp, #-32]!
   18ccc:	mov	x29, sp
   18cd0:	str	x19, [sp, #16]
   18cd4:	mov	w0, #0x1                   	// #1
   18cd8:	bl	7420 <dup@plt>
   18cdc:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18ce0:	add	x19, x19, #0x820
   18ce4:	str	w0, [x19, #28]
   18ce8:	mov	w0, #0x2                   	// #2
   18cec:	bl	7420 <dup@plt>
   18cf0:	str	w0, [x19, #24]
   18cf4:	bl	188a8 <scols_init_debug@@SMARTCOLS_2.25+0x42d4>
   18cf8:	ldr	x19, [sp, #16]
   18cfc:	ldp	x29, x30, [sp], #32
   18d00:	ret
   18d04:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18d08:	ldr	w0, [x0, #2088]
   18d0c:	cbnz	w0, 18d14 <scols_init_debug@@SMARTCOLS_2.25+0x4740>
   18d10:	ret
   18d14:	stp	x29, x30, [sp, #-32]!
   18d18:	mov	x29, sp
   18d1c:	str	x19, [sp, #16]
   18d20:	bl	186f4 <scols_init_debug@@SMARTCOLS_2.25+0x4120>
   18d24:	adrp	x19, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   18d28:	add	x19, x19, #0x820
   18d2c:	mov	w1, #0x1                   	// #1
   18d30:	ldr	w0, [x19, #28]
   18d34:	bl	7fc0 <dup2@plt>
   18d38:	mov	w1, #0x2                   	// #2
   18d3c:	ldr	w0, [x19, #24]
   18d40:	bl	7fc0 <dup2@plt>
   18d44:	ldr	w0, [x19, #28]
   18d48:	bl	7a30 <close@plt>
   18d4c:	ldr	w0, [x19, #24]
   18d50:	bl	7a30 <close@plt>
   18d54:	mov	x2, #0x0                   	// #0
   18d58:	add	x1, x19, #0x20
   18d5c:	mov	w0, #0x2                   	// #2
   18d60:	bl	7a40 <sigaction@plt>
   18d64:	mov	x2, #0x0                   	// #0
   18d68:	add	x1, x19, #0xb8
   18d6c:	mov	w0, #0x1                   	// #1
   18d70:	bl	7a40 <sigaction@plt>
   18d74:	mov	x2, #0x0                   	// #0
   18d78:	add	x1, x19, #0x150
   18d7c:	mov	w0, #0xf                   	// #15
   18d80:	bl	7a40 <sigaction@plt>
   18d84:	mov	x2, #0x0                   	// #0
   18d88:	add	x1, x19, #0x1e8
   18d8c:	mov	w0, #0x3                   	// #3
   18d90:	bl	7a40 <sigaction@plt>
   18d94:	mov	x2, #0x0                   	// #0
   18d98:	add	x1, x19, #0x280
   18d9c:	mov	w0, #0xd                   	// #13
   18da0:	bl	7a40 <sigaction@plt>
   18da4:	mov	x2, #0x328                 	// #808
   18da8:	mov	w1, #0x0                   	// #0
   18dac:	mov	x0, x19
   18db0:	bl	78b0 <memset@plt>
   18db4:	ldr	x19, [sp, #16]
   18db8:	ldp	x29, x30, [sp], #32
   18dbc:	ret
   18dc0:	stp	x29, x30, [sp, #-64]!
   18dc4:	mov	x29, sp
   18dc8:	stp	x21, x22, [sp, #32]
   18dcc:	str	xzr, [sp, #56]
   18dd0:	cmp	x1, #0x0
   18dd4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   18dd8:	b.eq	18e98 <scols_init_debug@@SMARTCOLS_2.25+0x48c4>  // b.none
   18ddc:	stp	x19, x20, [sp, #16]
   18de0:	mov	x20, x0
   18de4:	mov	x19, x1
   18de8:	mov	x0, #0x4000                	// #16384
   18dec:	bl	7760 <malloc@plt>
   18df0:	cbz	x0, 18e20 <scols_init_debug@@SMARTCOLS_2.25+0x484c>
   18df4:	str	x0, [x19]
   18df8:	mov	x1, #0x30                  	// #48
   18dfc:	mov	x0, #0x1                   	// #1
   18e00:	bl	7940 <calloc@plt>
   18e04:	mov	x21, x0
   18e08:	cbnz	x0, 18e34 <scols_init_debug@@SMARTCOLS_2.25+0x4860>
   18e0c:	mov	x2, #0x30                  	// #48
   18e10:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18e14:	add	x1, x1, #0x388
   18e18:	mov	w0, #0x1                   	// #1
   18e1c:	bl	81f0 <err@plt>
   18e20:	mov	x2, #0x4000                	// #16384
   18e24:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18e28:	add	x1, x1, #0x388
   18e2c:	mov	w0, #0x1                   	// #1
   18e30:	bl	81f0 <err@plt>
   18e34:	bl	80a0 <__errno_location@plt>
   18e38:	mov	x22, x0
   18e3c:	str	wzr, [x0]
   18e40:	add	x4, sp, #0x38
   18e44:	mov	x3, #0x4000                	// #16384
   18e48:	ldr	x2, [x19]
   18e4c:	mov	x1, x21
   18e50:	mov	x0, x20
   18e54:	bl	72d0 <getpwnam_r@plt>
   18e58:	cbnz	w0, 18e6c <scols_init_debug@@SMARTCOLS_2.25+0x4898>
   18e5c:	ldr	x0, [sp, #56]
   18e60:	cbz	x0, 18e8c <scols_init_debug@@SMARTCOLS_2.25+0x48b8>
   18e64:	ldp	x19, x20, [sp, #16]
   18e68:	b	18e9c <scols_init_debug@@SMARTCOLS_2.25+0x48c8>
   18e6c:	str	w0, [x22]
   18e70:	mov	x0, x21
   18e74:	bl	7c20 <free@plt>
   18e78:	ldr	x0, [x19]
   18e7c:	bl	7c20 <free@plt>
   18e80:	mov	x21, #0x0                   	// #0
   18e84:	ldp	x19, x20, [sp, #16]
   18e88:	b	18e9c <scols_init_debug@@SMARTCOLS_2.25+0x48c8>
   18e8c:	mov	w0, #0x16                  	// #22
   18e90:	str	w0, [x22]
   18e94:	b	18e70 <scols_init_debug@@SMARTCOLS_2.25+0x489c>
   18e98:	mov	x21, #0x0                   	// #0
   18e9c:	mov	x0, x21
   18ea0:	ldp	x21, x22, [sp, #32]
   18ea4:	ldp	x29, x30, [sp], #64
   18ea8:	ret
   18eac:	stp	x29, x30, [sp, #-64]!
   18eb0:	mov	x29, sp
   18eb4:	stp	x19, x20, [sp, #16]
   18eb8:	mov	x19, x1
   18ebc:	str	xzr, [sp, #56]
   18ec0:	cbz	x1, 18f88 <scols_init_debug@@SMARTCOLS_2.25+0x49b4>
   18ec4:	stp	x21, x22, [sp, #32]
   18ec8:	mov	w21, w0
   18ecc:	mov	x0, #0x4000                	// #16384
   18ed0:	bl	7760 <malloc@plt>
   18ed4:	cbz	x0, 18f04 <scols_init_debug@@SMARTCOLS_2.25+0x4930>
   18ed8:	str	x0, [x19]
   18edc:	mov	x1, #0x30                  	// #48
   18ee0:	mov	x0, #0x1                   	// #1
   18ee4:	bl	7940 <calloc@plt>
   18ee8:	mov	x20, x0
   18eec:	cbnz	x0, 18f18 <scols_init_debug@@SMARTCOLS_2.25+0x4944>
   18ef0:	mov	x2, #0x30                  	// #48
   18ef4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18ef8:	add	x1, x1, #0x388
   18efc:	mov	w0, #0x1                   	// #1
   18f00:	bl	81f0 <err@plt>
   18f04:	mov	x2, #0x4000                	// #16384
   18f08:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18f0c:	add	x1, x1, #0x388
   18f10:	mov	w0, #0x1                   	// #1
   18f14:	bl	81f0 <err@plt>
   18f18:	bl	80a0 <__errno_location@plt>
   18f1c:	mov	x22, x0
   18f20:	str	wzr, [x0]
   18f24:	add	x4, sp, #0x38
   18f28:	mov	x3, #0x4000                	// #16384
   18f2c:	ldr	x2, [x19]
   18f30:	mov	x1, x20
   18f34:	mov	w0, w21
   18f38:	bl	75f0 <getpwuid_r@plt>
   18f3c:	cbnz	w0, 18f5c <scols_init_debug@@SMARTCOLS_2.25+0x4988>
   18f40:	ldr	x0, [sp, #56]
   18f44:	cbz	x0, 18f7c <scols_init_debug@@SMARTCOLS_2.25+0x49a8>
   18f48:	ldp	x21, x22, [sp, #32]
   18f4c:	mov	x0, x20
   18f50:	ldp	x19, x20, [sp, #16]
   18f54:	ldp	x29, x30, [sp], #64
   18f58:	ret
   18f5c:	str	w0, [x22]
   18f60:	mov	x0, x20
   18f64:	bl	7c20 <free@plt>
   18f68:	ldr	x0, [x19]
   18f6c:	bl	7c20 <free@plt>
   18f70:	mov	x20, #0x0                   	// #0
   18f74:	ldp	x21, x22, [sp, #32]
   18f78:	b	18f4c <scols_init_debug@@SMARTCOLS_2.25+0x4978>
   18f7c:	mov	w0, #0x16                  	// #22
   18f80:	str	w0, [x22]
   18f84:	b	18f60 <scols_init_debug@@SMARTCOLS_2.25+0x498c>
   18f88:	mov	x20, x1
   18f8c:	b	18f4c <scols_init_debug@@SMARTCOLS_2.25+0x4978>
   18f90:	stp	x29, x30, [sp, #-32]!
   18f94:	mov	x29, sp
   18f98:	stp	x19, x20, [sp, #16]
   18f9c:	bl	8190 <getlogin@plt>
   18fa0:	mov	x19, x0
   18fa4:	cbz	x0, 18fd4 <scols_init_debug@@SMARTCOLS_2.25+0x4a00>
   18fa8:	bl	79f0 <strdup@plt>
   18fac:	mov	x19, x0
   18fb0:	cbz	x0, 18fc4 <scols_init_debug@@SMARTCOLS_2.25+0x49f0>
   18fb4:	mov	x0, x19
   18fb8:	ldp	x19, x20, [sp, #16]
   18fbc:	ldp	x29, x30, [sp], #32
   18fc0:	ret
   18fc4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   18fc8:	add	x1, x1, #0x340
   18fcc:	mov	w0, #0x1                   	// #1
   18fd0:	bl	81f0 <err@plt>
   18fd4:	bl	80a0 <__errno_location@plt>
   18fd8:	mov	x20, x0
   18fdc:	str	wzr, [x0]
   18fe0:	bl	7550 <getuid@plt>
   18fe4:	ldr	w1, [x20]
   18fe8:	cbnz	w1, 18fb4 <scols_init_debug@@SMARTCOLS_2.25+0x49e0>
   18fec:	bl	7b90 <getpwuid@plt>
   18ff0:	cbz	x0, 19020 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   18ff4:	ldr	x0, [x0]
   18ff8:	cbz	x0, 19028 <scols_init_debug@@SMARTCOLS_2.25+0x4a54>
   18ffc:	ldrsb	w1, [x0]
   19000:	cbz	w1, 18fb4 <scols_init_debug@@SMARTCOLS_2.25+0x49e0>
   19004:	bl	79f0 <strdup@plt>
   19008:	mov	x19, x0
   1900c:	cbnz	x0, 18fb4 <scols_init_debug@@SMARTCOLS_2.25+0x49e0>
   19010:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   19014:	add	x1, x1, #0x340
   19018:	mov	w0, #0x1                   	// #1
   1901c:	bl	81f0 <err@plt>
   19020:	mov	x19, x0
   19024:	b	18fb4 <scols_init_debug@@SMARTCOLS_2.25+0x49e0>
   19028:	mov	x19, x0
   1902c:	b	18fb4 <scols_init_debug@@SMARTCOLS_2.25+0x49e0>
   19030:	stp	x29, x30, [sp, #-48]!
   19034:	mov	x29, sp
   19038:	stp	x19, x20, [sp, #16]
   1903c:	add	x20, sp, #0x20
   19040:	mov	x1, #0x0                   	// #0
   19044:	mov	x0, x20
   19048:	bl	78d0 <gettimeofday@plt>
   1904c:	bl	76f0 <getpid@plt>
   19050:	mov	w19, w0
   19054:	bl	7550 <getuid@plt>
   19058:	ldr	x1, [sp, #32]
   1905c:	ldr	x2, [sp, #40]
   19060:	eor	w1, w1, w2
   19064:	eor	w0, w0, w19, lsl #16
   19068:	eor	w0, w1, w0
   1906c:	bl	7f20 <srandom@plt>
   19070:	bl	76f0 <getpid@plt>
   19074:	mov	w1, w0
   19078:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1907c:	ldr	x2, [x0, #2000]
   19080:	add	x0, x0, #0x7d0
   19084:	blr	x2
   19088:	mrs	x2, tpidr_el0
   1908c:	add	x19, x2, x0
   19090:	ldr	x3, [sp, #32]
   19094:	eor	w1, w1, w3
   19098:	strh	w1, [x2, x0]
   1909c:	bl	7820 <getppid@plt>
   190a0:	ldr	x1, [sp, #40]
   190a4:	eor	w0, w0, w1
   190a8:	strh	w0, [x19, #2]
   190ac:	ldr	x0, [sp, #32]
   190b0:	eor	x1, x1, x0
   190b4:	asr	x1, x1, #16
   190b8:	strh	w1, [x19, #4]
   190bc:	mov	x1, #0x0                   	// #0
   190c0:	mov	x0, x20
   190c4:	bl	78d0 <gettimeofday@plt>
   190c8:	ldr	x19, [sp, #32]
   190cc:	ldr	x0, [sp, #40]
   190d0:	eor	w19, w19, w0
   190d4:	ands	w19, w19, #0x1f
   190d8:	b.eq	190e8 <scols_init_debug@@SMARTCOLS_2.25+0x4b14>  // b.none
   190dc:	bl	7900 <random@plt>
   190e0:	subs	w19, w19, #0x1
   190e4:	b.ne	190dc <scols_init_debug@@SMARTCOLS_2.25+0x4b08>  // b.any
   190e8:	ldp	x19, x20, [sp, #16]
   190ec:	ldp	x29, x30, [sp], #48
   190f0:	ret
   190f4:	stp	x29, x30, [sp, #-32]!
   190f8:	mov	x29, sp
   190fc:	stp	x19, x20, [sp, #16]
   19100:	mov	w20, w0
   19104:	mov	w19, w1
   19108:	bl	7900 <random@plt>
   1910c:	sub	w1, w19, w20
   19110:	add	w1, w1, #0x1
   19114:	sxtw	x1, w1
   19118:	sdiv	x2, x0, x1
   1911c:	msub	x0, x2, x1, x0
   19120:	add	w0, w20, w0
   19124:	ldp	x19, x20, [sp, #16]
   19128:	ldp	x29, x30, [sp], #32
   1912c:	ret
   19130:	stp	x29, x30, [sp, #-32]!
   19134:	mov	x29, sp
   19138:	str	x19, [sp, #16]
   1913c:	mov	w1, #0x80000               	// #524288
   19140:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   19144:	add	x0, x0, #0x3a8
   19148:	bl	77d0 <open@plt>
   1914c:	mov	w19, w0
   19150:	cmn	w0, #0x1
   19154:	b.eq	19170 <scols_init_debug@@SMARTCOLS_2.25+0x4b9c>  // b.none
   19158:	tbz	w19, #31, 1918c <scols_init_debug@@SMARTCOLS_2.25+0x4bb8>
   1915c:	bl	19030 <scols_init_debug@@SMARTCOLS_2.25+0x4a5c>
   19160:	mov	w0, w19
   19164:	ldr	x19, [sp, #16]
   19168:	ldp	x29, x30, [sp], #32
   1916c:	ret
   19170:	mov	w1, #0x800                 	// #2048
   19174:	movk	w1, #0x8, lsl #16
   19178:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1917c:	add	x0, x0, #0x3b8
   19180:	bl	77d0 <open@plt>
   19184:	mov	w19, w0
   19188:	b	19158 <scols_init_debug@@SMARTCOLS_2.25+0x4b84>
   1918c:	mov	w1, #0x1                   	// #1
   19190:	mov	w0, w19
   19194:	bl	7d90 <fcntl@plt>
   19198:	tbnz	w0, #31, 1915c <scols_init_debug@@SMARTCOLS_2.25+0x4b88>
   1919c:	orr	w2, w0, #0x1
   191a0:	mov	w1, #0x2                   	// #2
   191a4:	mov	w0, w19
   191a8:	bl	7d90 <fcntl@plt>
   191ac:	b	1915c <scols_init_debug@@SMARTCOLS_2.25+0x4b88>
   191b0:	stp	x29, x30, [sp, #-112]!
   191b4:	mov	x29, sp
   191b8:	stp	x19, x20, [sp, #16]
   191bc:	stp	x21, x22, [sp, #32]
   191c0:	stp	x23, x24, [sp, #48]
   191c4:	mov	x21, x0
   191c8:	mov	x24, x1
   191cc:	cbz	x1, 19258 <scols_init_debug@@SMARTCOLS_2.25+0x4c84>
   191d0:	stp	x25, x26, [sp, #64]
   191d4:	str	x27, [sp, #80]
   191d8:	bl	80a0 <__errno_location@plt>
   191dc:	mov	x23, x0
   191e0:	mov	x19, x24
   191e4:	mov	x20, x21
   191e8:	mov	w22, #0x0                   	// #0
   191ec:	mov	w25, #0x1                   	// #1
   191f0:	mov	x27, #0x5940                	// #22848
   191f4:	movk	x27, #0x773, lsl #16
   191f8:	add	x26, sp, #0x60
   191fc:	b	1922c <scols_init_debug@@SMARTCOLS_2.25+0x4c58>
   19200:	ldr	w0, [x23]
   19204:	cmp	w0, #0xb
   19208:	ccmp	w22, #0x7, #0x0, eq  // eq = none
   1920c:	b.gt	1932c <scols_init_debug@@SMARTCOLS_2.25+0x4d58>
   19210:	str	xzr, [sp, #96]
   19214:	str	x27, [sp, #104]
   19218:	mov	x1, #0x0                   	// #0
   1921c:	mov	x0, x26
   19220:	bl	7ca0 <nanosleep@plt>
   19224:	add	w22, w22, #0x1
   19228:	cbz	x19, 1932c <scols_init_debug@@SMARTCOLS_2.25+0x4d58>
   1922c:	str	wzr, [x23]
   19230:	mov	w2, w25
   19234:	mov	x1, x19
   19238:	mov	x0, x20
   1923c:	bl	8010 <getrandom@plt>
   19240:	cmp	w0, #0x0
   19244:	b.le	19200 <scols_init_debug@@SMARTCOLS_2.25+0x4c2c>
   19248:	sub	x19, x19, w0, sxtw
   1924c:	add	x20, x20, w0, sxtw
   19250:	mov	w22, #0x0                   	// #0
   19254:	b	19228 <scols_init_debug@@SMARTCOLS_2.25+0x4c54>
   19258:	bl	80a0 <__errno_location@plt>
   1925c:	ldr	w0, [x0]
   19260:	cmp	w0, #0x26
   19264:	b.eq	19400 <scols_init_debug@@SMARTCOLS_2.25+0x4e2c>  // b.none
   19268:	bl	19030 <scols_init_debug@@SMARTCOLS_2.25+0x4a5c>
   1926c:	b	19290 <scols_init_debug@@SMARTCOLS_2.25+0x4cbc>
   19270:	cmp	w23, #0x8
   19274:	b.le	192d0 <scols_init_debug@@SMARTCOLS_2.25+0x4cfc>
   19278:	ldp	x25, x26, [sp, #64]
   1927c:	ldr	x27, [sp, #80]
   19280:	mov	w0, w22
   19284:	bl	7a30 <close@plt>
   19288:	bl	19030 <scols_init_debug@@SMARTCOLS_2.25+0x4a5c>
   1928c:	cbnz	x24, 19344 <scols_init_debug@@SMARTCOLS_2.25+0x4d70>
   19290:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   19294:	ldr	x1, [x0, #2000]
   19298:	add	x0, x0, #0x7d0
   1929c:	blr	x1
   192a0:	mrs	x1, tpidr_el0
   192a4:	add	x19, x1, x0
   192a8:	ldr	w0, [x1, x0]
   192ac:	str	w0, [sp, #96]
   192b0:	ldrh	w0, [x19, #4]
   192b4:	strh	w0, [sp, #100]
   192b8:	ldrsh	w20, [x19, #4]
   192bc:	mov	x0, #0xb2                  	// #178
   192c0:	bl	8150 <syscall@plt>
   192c4:	eor	w20, w20, w0
   192c8:	strh	w20, [x19, #4]
   192cc:	b	193d0 <scols_init_debug@@SMARTCOLS_2.25+0x4dfc>
   192d0:	add	w23, w23, #0x1
   192d4:	str	xzr, [sp, #96]
   192d8:	str	x26, [sp, #104]
   192dc:	mov	x1, #0x0                   	// #0
   192e0:	mov	x0, x25
   192e4:	bl	7ca0 <nanosleep@plt>
   192e8:	cbz	x19, 19314 <scols_init_debug@@SMARTCOLS_2.25+0x4d40>
   192ec:	mov	x2, x19
   192f0:	mov	x1, x20
   192f4:	mov	w0, w22
   192f8:	bl	7e40 <read@plt>
   192fc:	cmp	x0, #0x0
   19300:	b.le	19270 <scols_init_debug@@SMARTCOLS_2.25+0x4c9c>
   19304:	sub	x19, x19, x0
   19308:	add	x20, x20, x0
   1930c:	mov	w23, #0x0                   	// #0
   19310:	b	192e8 <scols_init_debug@@SMARTCOLS_2.25+0x4d14>
   19314:	ldp	x25, x26, [sp, #64]
   19318:	ldr	x27, [sp, #80]
   1931c:	b	19280 <scols_init_debug@@SMARTCOLS_2.25+0x4cac>
   19320:	ldp	x25, x26, [sp, #64]
   19324:	ldr	x27, [sp, #80]
   19328:	b	19280 <scols_init_debug@@SMARTCOLS_2.25+0x4cac>
   1932c:	ldr	w0, [x23]
   19330:	cmp	w0, #0x26
   19334:	b.eq	19420 <scols_init_debug@@SMARTCOLS_2.25+0x4e4c>  // b.none
   19338:	bl	19030 <scols_init_debug@@SMARTCOLS_2.25+0x4a5c>
   1933c:	ldp	x25, x26, [sp, #64]
   19340:	ldr	x27, [sp, #80]
   19344:	mov	x19, #0x0                   	// #0
   19348:	bl	7900 <random@plt>
   1934c:	asr	x1, x0, #7
   19350:	ldrb	w0, [x21, x19]
   19354:	eor	w0, w0, w1
   19358:	strb	w0, [x21, x19]
   1935c:	add	x19, x19, #0x1
   19360:	cmp	x24, x19
   19364:	b.hi	19348 <scols_init_debug@@SMARTCOLS_2.25+0x4d74>  // b.pmore
   19368:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1936c:	ldr	x1, [x0, #2000]
   19370:	add	x0, x0, #0x7d0
   19374:	blr	x1
   19378:	mrs	x1, tpidr_el0
   1937c:	add	x19, x1, x0
   19380:	ldr	w0, [x1, x0]
   19384:	str	w0, [sp, #96]
   19388:	ldrh	w0, [x19, #4]
   1938c:	strh	w0, [sp, #100]
   19390:	ldrsh	w20, [x19, #4]
   19394:	mov	x0, #0xb2                  	// #178
   19398:	bl	8150 <syscall@plt>
   1939c:	eor	w20, w20, w0
   193a0:	strh	w20, [x19, #4]
   193a4:	mov	x19, #0x0                   	// #0
   193a8:	add	x20, sp, #0x60
   193ac:	mov	x0, x20
   193b0:	bl	7e60 <jrand48@plt>
   193b4:	asr	x1, x0, #7
   193b8:	ldrb	w0, [x21, x19]
   193bc:	eor	w0, w0, w1
   193c0:	strb	w0, [x21, x19]
   193c4:	add	x19, x19, #0x1
   193c8:	cmp	x24, x19
   193cc:	b.hi	193ac <scols_init_debug@@SMARTCOLS_2.25+0x4dd8>  // b.pmore
   193d0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   193d4:	ldr	x1, [x0, #2000]
   193d8:	add	x0, x0, #0x7d0
   193dc:	blr	x1
   193e0:	mrs	x1, tpidr_el0
   193e4:	ldr	w2, [sp, #96]
   193e8:	str	w2, [x1, x0]
   193ec:	ldp	x19, x20, [sp, #16]
   193f0:	ldp	x21, x22, [sp, #32]
   193f4:	ldp	x23, x24, [sp, #48]
   193f8:	ldp	x29, x30, [sp], #112
   193fc:	ret
   19400:	bl	19130 <scols_init_debug@@SMARTCOLS_2.25+0x4b5c>
   19404:	mov	w22, w0
   19408:	tbz	w0, #31, 19280 <scols_init_debug@@SMARTCOLS_2.25+0x4cac>
   1940c:	b	19288 <scols_init_debug@@SMARTCOLS_2.25+0x4cb4>
   19410:	bl	19030 <scols_init_debug@@SMARTCOLS_2.25+0x4a5c>
   19414:	ldp	x25, x26, [sp, #64]
   19418:	ldr	x27, [sp, #80]
   1941c:	b	19344 <scols_init_debug@@SMARTCOLS_2.25+0x4d70>
   19420:	bl	19130 <scols_init_debug@@SMARTCOLS_2.25+0x4b5c>
   19424:	mov	w22, w0
   19428:	tbnz	w0, #31, 19410 <scols_init_debug@@SMARTCOLS_2.25+0x4e3c>
   1942c:	cbz	x19, 19320 <scols_init_debug@@SMARTCOLS_2.25+0x4d4c>
   19430:	mov	w23, #0x0                   	// #0
   19434:	mov	x26, #0x5940                	// #22848
   19438:	movk	x26, #0x773, lsl #16
   1943c:	add	x25, sp, #0x60
   19440:	b	192ec <scols_init_debug@@SMARTCOLS_2.25+0x4d18>
   19444:	stp	x29, x30, [sp, #-16]!
   19448:	mov	x29, sp
   1944c:	mov	w2, #0x5                   	// #5
   19450:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   19454:	add	x1, x1, #0x3c8
   19458:	mov	x0, #0x0                   	// #0
   1945c:	bl	7f10 <dcgettext@plt>
   19460:	ldp	x29, x30, [sp], #16
   19464:	ret
   19468:	stp	x29, x30, [sp, #-80]!
   1946c:	mov	x29, sp
   19470:	stp	x21, x22, [sp, #32]
   19474:	stp	x23, x24, [sp, #48]
   19478:	mov	w24, w0
   1947c:	mov	x23, x1
   19480:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   19484:	ldr	x0, [x0, #4048]
   19488:	ldr	x21, [x0]
   1948c:	ldr	x1, [x21]
   19490:	mov	w0, #0x0                   	// #0
   19494:	cbz	x1, 194b0 <scols_init_debug@@SMARTCOLS_2.25+0x4edc>
   19498:	mov	x1, #0x1                   	// #1
   1949c:	sub	x3, x21, #0x8
   194a0:	mov	w0, w1
   194a4:	add	x1, x1, #0x1
   194a8:	ldr	x2, [x3, x1, lsl #3]
   194ac:	cbnz	x2, 194a0 <scols_init_debug@@SMARTCOLS_2.25+0x4ecc>
   194b0:	add	w0, w0, #0x1
   194b4:	sbfiz	x0, x0, #3, #32
   194b8:	bl	7760 <malloc@plt>
   194bc:	mov	x1, x0
   194c0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   194c4:	ldr	x0, [x0, #4048]
   194c8:	str	x1, [x0]
   194cc:	cbz	x1, 19568 <scols_init_debug@@SMARTCOLS_2.25+0x4f94>
   194d0:	stp	x19, x20, [sp, #16]
   194d4:	ldr	x0, [x21]
   194d8:	cbz	x0, 1959c <scols_init_debug@@SMARTCOLS_2.25+0x4fc8>
   194dc:	str	x25, [sp, #64]
   194e0:	mov	w20, #0x0                   	// #0
   194e4:	mov	x19, #0x0                   	// #0
   194e8:	adrp	x22, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   194ec:	ldr	x22, [x22, #4048]
   194f0:	b	194f8 <scols_init_debug@@SMARTCOLS_2.25+0x4f24>
   194f4:	mov	x19, x2
   194f8:	ldr	x25, [x22]
   194fc:	bl	79f0 <strdup@plt>
   19500:	str	x0, [x25, x19]
   19504:	cbz	x0, 195a4 <scols_init_debug@@SMARTCOLS_2.25+0x4fd0>
   19508:	add	w20, w20, #0x1
   1950c:	add	x2, x19, #0x8
   19510:	ldr	x0, [x21, x2]
   19514:	cbnz	x0, 194f4 <scols_init_debug@@SMARTCOLS_2.25+0x4f20>
   19518:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1951c:	ldr	x0, [x0, #4048]
   19520:	ldr	x0, [x0]
   19524:	str	xzr, [x0, x2]
   19528:	cmp	w20, #0x0
   1952c:	b.le	19578 <scols_init_debug@@SMARTCOLS_2.25+0x4fa4>
   19530:	ldr	x19, [x21, x19]
   19534:	mov	x0, x19
   19538:	bl	7380 <strlen@plt>
   1953c:	add	x0, x19, x0
   19540:	ldr	x1, [x23]
   19544:	sub	x0, x0, x1
   19548:	ldr	x25, [sp, #64]
   1954c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   19550:	str	x0, [x1, #2888]
   19554:	cmp	x0, #0x1
   19558:	b.ls	195b0 <scols_init_debug@@SMARTCOLS_2.25+0x4fdc>  // b.plast
   1955c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   19560:	str	x23, [x0, #2896]
   19564:	ldp	x19, x20, [sp, #16]
   19568:	ldp	x21, x22, [sp, #32]
   1956c:	ldp	x23, x24, [sp, #48]
   19570:	ldp	x29, x30, [sp], #80
   19574:	ret
   19578:	ldr	x25, [sp, #64]
   1957c:	add	x24, x23, w24, sxtw #3
   19580:	ldur	x19, [x24, #-8]
   19584:	mov	x0, x19
   19588:	bl	7380 <strlen@plt>
   1958c:	add	x0, x19, x0
   19590:	ldr	x1, [x23]
   19594:	sub	x0, x0, x1
   19598:	b	1954c <scols_init_debug@@SMARTCOLS_2.25+0x4f78>
   1959c:	str	xzr, [x1]
   195a0:	b	1957c <scols_init_debug@@SMARTCOLS_2.25+0x4fa8>
   195a4:	ldp	x19, x20, [sp, #16]
   195a8:	ldr	x25, [sp, #64]
   195ac:	b	19568 <scols_init_debug@@SMARTCOLS_2.25+0x4f94>
   195b0:	ldp	x19, x20, [sp, #16]
   195b4:	b	19568 <scols_init_debug@@SMARTCOLS_2.25+0x4f94>
   195b8:	sub	sp, sp, #0x830
   195bc:	stp	x29, x30, [sp]
   195c0:	mov	x29, sp
   195c4:	stp	x19, x20, [sp, #16]
   195c8:	mov	x20, x0
   195cc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   195d0:	ldr	x0, [x0, #2896]
   195d4:	cbz	x0, 19608 <scols_init_debug@@SMARTCOLS_2.25+0x5034>
   195d8:	str	x21, [sp, #32]
   195dc:	mov	x21, x1
   195e0:	mov	x0, x20
   195e4:	bl	7380 <strlen@plt>
   195e8:	mov	x19, x0
   195ec:	mov	x0, x21
   195f0:	bl	7380 <strlen@plt>
   195f4:	add	x19, x19, x0
   195f8:	add	x19, x19, #0x5
   195fc:	cmp	x19, #0x800
   19600:	b.ls	19618 <scols_init_debug@@SMARTCOLS_2.25+0x5044>  // b.plast
   19604:	ldr	x21, [sp, #32]
   19608:	ldp	x19, x20, [sp, #16]
   1960c:	ldp	x29, x30, [sp]
   19610:	add	sp, sp, #0x830
   19614:	ret
   19618:	add	x19, sp, #0x30
   1961c:	mov	x3, x21
   19620:	mov	x2, x20
   19624:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   19628:	add	x1, x1, #0x3e0
   1962c:	mov	x0, x19
   19630:	bl	7540 <sprintf@plt>
   19634:	mov	x0, x19
   19638:	bl	7380 <strlen@plt>
   1963c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   19640:	ldr	x2, [x1, #2888]
   19644:	sub	x1, x2, #0x2
   19648:	cmp	x1, x0
   1964c:	b.cs	19658 <scols_init_debug@@SMARTCOLS_2.25+0x5084>  // b.hs, b.nlast
   19650:	add	x0, sp, #0x30
   19654:	strb	wzr, [x0, x1]
   19658:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1965c:	ldr	x19, [x0, #2896]
   19660:	mov	w1, #0x0                   	// #0
   19664:	ldr	x0, [x19]
   19668:	bl	78b0 <memset@plt>
   1966c:	add	x1, sp, #0x30
   19670:	ldr	x0, [x19]
   19674:	bl	7dc0 <strcpy@plt>
   19678:	str	xzr, [x19, #8]
   1967c:	ldr	x21, [sp, #32]
   19680:	b	19608 <scols_init_debug@@SMARTCOLS_2.25+0x5034>
   19684:	str	xzr, [x1]
   19688:	cbnz	x0, 19694 <scols_init_debug@@SMARTCOLS_2.25+0x50c0>
   1968c:	b	196ec <scols_init_debug@@SMARTCOLS_2.25+0x5118>
   19690:	add	x0, x0, #0x1
   19694:	ldrsb	w2, [x0]
   19698:	cmp	w2, #0x2f
   1969c:	b.ne	196ac <scols_init_debug@@SMARTCOLS_2.25+0x50d8>  // b.any
   196a0:	ldrsb	w2, [x0, #1]
   196a4:	cmp	w2, #0x2f
   196a8:	b.eq	19690 <scols_init_debug@@SMARTCOLS_2.25+0x50bc>  // b.none
   196ac:	ldrsb	w2, [x0]
   196b0:	cbz	w2, 196f0 <scols_init_debug@@SMARTCOLS_2.25+0x511c>
   196b4:	mov	x2, #0x1                   	// #1
   196b8:	str	x2, [x1]
   196bc:	add	x3, x0, x2
   196c0:	ldrsb	w2, [x0, #1]
   196c4:	cmp	w2, #0x2f
   196c8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
   196cc:	b.eq	196ec <scols_init_debug@@SMARTCOLS_2.25+0x5118>  // b.none
   196d0:	ldr	x2, [x1]
   196d4:	add	x2, x2, #0x1
   196d8:	str	x2, [x1]
   196dc:	ldrsb	w2, [x3, #1]!
   196e0:	cmp	w2, #0x2f
   196e4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
   196e8:	b.ne	196d0 <scols_init_debug@@SMARTCOLS_2.25+0x50fc>  // b.any
   196ec:	ret
   196f0:	mov	x0, #0x0                   	// #0
   196f4:	b	196ec <scols_init_debug@@SMARTCOLS_2.25+0x5118>
   196f8:	stp	x29, x30, [sp, #-80]!
   196fc:	mov	x29, sp
   19700:	stp	x19, x20, [sp, #16]
   19704:	stp	x21, x22, [sp, #32]
   19708:	stp	x23, x24, [sp, #48]
   1970c:	mov	x24, x1
   19710:	ldrsb	w1, [x0]
   19714:	cbz	w1, 19794 <scols_init_debug@@SMARTCOLS_2.25+0x51c0>
   19718:	str	x25, [sp, #64]
   1971c:	mov	x19, #0x1                   	// #1
   19720:	mov	w21, #0x0                   	// #0
   19724:	mov	w23, #0x0                   	// #0
   19728:	mov	w25, #0x1                   	// #1
   1972c:	sub	x22, x0, #0x1
   19730:	b	19748 <scols_init_debug@@SMARTCOLS_2.25+0x5174>
   19734:	mov	w21, w23
   19738:	mov	w20, w19
   1973c:	add	x19, x19, #0x1
   19740:	ldrsb	w1, [x22, x19]
   19744:	cbz	w1, 19774 <scols_init_debug@@SMARTCOLS_2.25+0x51a0>
   19748:	sub	w20, w19, #0x1
   1974c:	cbnz	w21, 19734 <scols_init_debug@@SMARTCOLS_2.25+0x5160>
   19750:	cmp	w1, #0x5c
   19754:	b.eq	1976c <scols_init_debug@@SMARTCOLS_2.25+0x5198>  // b.none
   19758:	mov	x0, x24
   1975c:	bl	7d30 <strchr@plt>
   19760:	cbz	x0, 19738 <scols_init_debug@@SMARTCOLS_2.25+0x5164>
   19764:	ldr	x25, [sp, #64]
   19768:	b	19778 <scols_init_debug@@SMARTCOLS_2.25+0x51a4>
   1976c:	mov	w21, w25
   19770:	b	19738 <scols_init_debug@@SMARTCOLS_2.25+0x5164>
   19774:	ldr	x25, [sp, #64]
   19778:	sub	w0, w20, w21
   1977c:	sxtw	x0, w0
   19780:	ldp	x19, x20, [sp, #16]
   19784:	ldp	x21, x22, [sp, #32]
   19788:	ldp	x23, x24, [sp, #48]
   1978c:	ldp	x29, x30, [sp], #80
   19790:	ret
   19794:	mov	w20, #0x0                   	// #0
   19798:	mov	w21, #0x0                   	// #0
   1979c:	b	19778 <scols_init_debug@@SMARTCOLS_2.25+0x51a4>
   197a0:	stp	x29, x30, [sp, #-64]!
   197a4:	mov	x29, sp
   197a8:	stp	x19, x20, [sp, #16]
   197ac:	stp	x21, x22, [sp, #32]
   197b0:	mov	x19, x0
   197b4:	mov	x22, x1
   197b8:	mov	w21, w2
   197bc:	str	xzr, [sp, #56]
   197c0:	bl	80a0 <__errno_location@plt>
   197c4:	str	wzr, [x0]
   197c8:	cbz	x19, 197d8 <scols_init_debug@@SMARTCOLS_2.25+0x5204>
   197cc:	mov	x20, x0
   197d0:	ldrsb	w0, [x19]
   197d4:	cbnz	w0, 197f4 <scols_init_debug@@SMARTCOLS_2.25+0x5220>
   197d8:	mov	x3, x19
   197dc:	mov	x2, x22
   197e0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   197e4:	add	x1, x1, #0x3f0
   197e8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   197ec:	ldr	w0, [x0, #2056]
   197f0:	bl	7ff0 <errx@plt>
   197f4:	mov	w3, #0x0                   	// #0
   197f8:	mov	w2, w21
   197fc:	add	x1, sp, #0x38
   19800:	mov	x0, x19
   19804:	bl	7910 <__strtoul_internal@plt>
   19808:	ldr	w1, [x20]
   1980c:	cbnz	w1, 19838 <scols_init_debug@@SMARTCOLS_2.25+0x5264>
   19810:	ldr	x1, [sp, #56]
   19814:	cmp	x1, x19
   19818:	b.eq	197d8 <scols_init_debug@@SMARTCOLS_2.25+0x5204>  // b.none
   1981c:	cbz	x1, 19828 <scols_init_debug@@SMARTCOLS_2.25+0x5254>
   19820:	ldrsb	w1, [x1]
   19824:	cbnz	w1, 197d8 <scols_init_debug@@SMARTCOLS_2.25+0x5204>
   19828:	ldp	x19, x20, [sp, #16]
   1982c:	ldp	x21, x22, [sp, #32]
   19830:	ldp	x29, x30, [sp], #64
   19834:	ret
   19838:	cmp	w1, #0x22
   1983c:	b.ne	197d8 <scols_init_debug@@SMARTCOLS_2.25+0x5204>  // b.any
   19840:	mov	x3, x19
   19844:	mov	x2, x22
   19848:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1984c:	add	x1, x1, #0x3f0
   19850:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   19854:	ldr	w0, [x0, #2056]
   19858:	bl	81f0 <err@plt>
   1985c:	stp	x29, x30, [sp, #-32]!
   19860:	mov	x29, sp
   19864:	stp	x19, x20, [sp, #16]
   19868:	mov	x20, x0
   1986c:	mov	x19, x1
   19870:	bl	197a0 <scols_init_debug@@SMARTCOLS_2.25+0x51cc>
   19874:	mov	x1, #0xffffffff            	// #4294967295
   19878:	cmp	x0, x1
   1987c:	b.hi	1988c <scols_init_debug@@SMARTCOLS_2.25+0x52b8>  // b.pmore
   19880:	ldp	x19, x20, [sp, #16]
   19884:	ldp	x29, x30, [sp], #32
   19888:	ret
   1988c:	bl	80a0 <__errno_location@plt>
   19890:	mov	w1, #0x22                  	// #34
   19894:	str	w1, [x0]
   19898:	mov	x3, x20
   1989c:	mov	x2, x19
   198a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   198a4:	add	x1, x1, #0x3f0
   198a8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   198ac:	ldr	w0, [x0, #2056]
   198b0:	bl	81f0 <err@plt>
   198b4:	stp	x29, x30, [sp, #-32]!
   198b8:	mov	x29, sp
   198bc:	stp	x19, x20, [sp, #16]
   198c0:	mov	x20, x0
   198c4:	mov	x19, x1
   198c8:	bl	1985c <scols_init_debug@@SMARTCOLS_2.25+0x5288>
   198cc:	mov	w1, #0xffff                	// #65535
   198d0:	cmp	w0, w1
   198d4:	b.hi	198e4 <scols_init_debug@@SMARTCOLS_2.25+0x5310>  // b.pmore
   198d8:	ldp	x19, x20, [sp, #16]
   198dc:	ldp	x29, x30, [sp], #32
   198e0:	ret
   198e4:	bl	80a0 <__errno_location@plt>
   198e8:	mov	w1, #0x22                  	// #34
   198ec:	str	w1, [x0]
   198f0:	mov	x3, x20
   198f4:	mov	x2, x19
   198f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   198fc:	add	x1, x1, #0x3f0
   19900:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   19904:	ldr	w0, [x0, #2056]
   19908:	bl	81f0 <err@plt>
   1990c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   19910:	str	w0, [x1, #2056]
   19914:	ret
   19918:	stp	x29, x30, [sp, #-128]!
   1991c:	mov	x29, sp
   19920:	stp	x19, x20, [sp, #16]
   19924:	str	xzr, [x1]
   19928:	cbz	x0, 19d38 <scols_init_debug@@SMARTCOLS_2.25+0x5764>
   1992c:	stp	x21, x22, [sp, #32]
   19930:	mov	x19, x0
   19934:	mov	x21, x1
   19938:	mov	x22, x2
   1993c:	ldrsb	w0, [x0]
   19940:	cbz	w0, 19d40 <scols_init_debug@@SMARTCOLS_2.25+0x576c>
   19944:	stp	x23, x24, [sp, #48]
   19948:	bl	7bb0 <__ctype_b_loc@plt>
   1994c:	mov	x24, x0
   19950:	ldr	x4, [x0]
   19954:	mov	x1, x19
   19958:	ldrsb	w2, [x1]
   1995c:	and	x0, x2, #0xff
   19960:	ldrh	w3, [x4, x0, lsl #1]
   19964:	tbz	w3, #13, 19970 <scols_init_debug@@SMARTCOLS_2.25+0x539c>
   19968:	add	x1, x1, #0x1
   1996c:	b	19958 <scols_init_debug@@SMARTCOLS_2.25+0x5384>
   19970:	cmp	w2, #0x2d
   19974:	b.eq	19d64 <scols_init_debug@@SMARTCOLS_2.25+0x5790>  // b.none
   19978:	stp	x25, x26, [sp, #64]
   1997c:	bl	80a0 <__errno_location@plt>
   19980:	mov	x25, x0
   19984:	str	wzr, [x0]
   19988:	str	xzr, [sp, #120]
   1998c:	mov	w3, #0x0                   	// #0
   19990:	mov	w2, #0x0                   	// #0
   19994:	add	x1, sp, #0x78
   19998:	mov	x0, x19
   1999c:	bl	7910 <__strtoul_internal@plt>
   199a0:	mov	x26, x0
   199a4:	ldr	x20, [sp, #120]
   199a8:	cmp	x20, x19
   199ac:	b.eq	199e8 <scols_init_debug@@SMARTCOLS_2.25+0x5414>  // b.none
   199b0:	ldr	w0, [x25]
   199b4:	cbz	w0, 199c4 <scols_init_debug@@SMARTCOLS_2.25+0x53f0>
   199b8:	sub	x1, x26, #0x1
   199bc:	cmn	x1, #0x3
   199c0:	b.hi	19a04 <scols_init_debug@@SMARTCOLS_2.25+0x5430>  // b.pmore
   199c4:	cbz	x20, 19d04 <scols_init_debug@@SMARTCOLS_2.25+0x5730>
   199c8:	ldrsb	w0, [x20]
   199cc:	cbz	w0, 19d0c <scols_init_debug@@SMARTCOLS_2.25+0x5738>
   199d0:	stp	x27, x28, [sp, #80]
   199d4:	mov	w19, #0x0                   	// #0
   199d8:	mov	x27, #0x0                   	// #0
   199dc:	add	x0, sp, #0x78
   199e0:	str	x0, [sp, #104]
   199e4:	b	19af0 <scols_init_debug@@SMARTCOLS_2.25+0x551c>
   199e8:	ldr	w0, [x25]
   199ec:	mov	w20, #0xffffffea            	// #-22
   199f0:	cbnz	w0, 19a04 <scols_init_debug@@SMARTCOLS_2.25+0x5430>
   199f4:	ldp	x21, x22, [sp, #32]
   199f8:	ldp	x23, x24, [sp, #48]
   199fc:	ldp	x25, x26, [sp, #64]
   19a00:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19a04:	neg	w20, w0
   19a08:	b	19d14 <scols_init_debug@@SMARTCOLS_2.25+0x5740>
   19a0c:	ldrsb	w0, [x20, #2]
   19a10:	and	w0, w0, #0xffffffdf
   19a14:	cmp	w0, #0x42
   19a18:	b.ne	19b10 <scols_init_debug@@SMARTCOLS_2.25+0x553c>  // b.any
   19a1c:	ldrsb	w0, [x20, #3]
   19a20:	cbnz	w0, 19b10 <scols_init_debug@@SMARTCOLS_2.25+0x553c>
   19a24:	mov	w23, #0x400                 	// #1024
   19a28:	b	19a34 <scols_init_debug@@SMARTCOLS_2.25+0x5460>
   19a2c:	cbnz	w0, 19b10 <scols_init_debug@@SMARTCOLS_2.25+0x553c>
   19a30:	mov	w23, #0x400                 	// #1024
   19a34:	ldrsb	w20, [x20]
   19a38:	mov	w1, w20
   19a3c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   19a40:	add	x0, x0, #0x400
   19a44:	bl	7d30 <strchr@plt>
   19a48:	cbz	x0, 19bec <scols_init_debug@@SMARTCOLS_2.25+0x5618>
   19a4c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   19a50:	add	x2, x2, #0x400
   19a54:	sub	x0, x0, x2
   19a58:	add	w2, w0, #0x1
   19a5c:	cbz	w2, 19e04 <scols_init_debug@@SMARTCOLS_2.25+0x5830>
   19a60:	sxtw	x3, w23
   19a64:	umulh	x0, x26, x3
   19a68:	cbnz	x0, 19c34 <scols_init_debug@@SMARTCOLS_2.25+0x5660>
   19a6c:	sub	w1, w2, #0x2
   19a70:	mul	x26, x26, x3
   19a74:	cmn	w1, #0x1
   19a78:	b.eq	19c14 <scols_init_debug@@SMARTCOLS_2.25+0x5640>  // b.none
   19a7c:	umulh	x0, x26, x3
   19a80:	sub	w1, w1, #0x1
   19a84:	cbz	x0, 19a70 <scols_init_debug@@SMARTCOLS_2.25+0x549c>
   19a88:	mov	w20, #0xffffffde            	// #-34
   19a8c:	b	19c18 <scols_init_debug@@SMARTCOLS_2.25+0x5644>
   19a90:	ldrsb	w0, [x20]
   19a94:	cbz	w0, 19da4 <scols_init_debug@@SMARTCOLS_2.25+0x57d0>
   19a98:	mov	x2, x23
   19a9c:	mov	x1, x20
   19aa0:	mov	x0, x28
   19aa4:	bl	7850 <strncmp@plt>
   19aa8:	cbnz	w0, 19dbc <scols_init_debug@@SMARTCOLS_2.25+0x57e8>
   19aac:	add	x1, x20, x23
   19ab0:	ldrsb	w0, [x20, x23]
   19ab4:	cmp	w0, #0x30
   19ab8:	b.ne	19b48 <scols_init_debug@@SMARTCOLS_2.25+0x5574>  // b.any
   19abc:	mov	x20, x1
   19ac0:	add	w2, w19, #0x1
   19ac4:	sub	w19, w20, w1
   19ac8:	add	w19, w19, w2
   19acc:	ldrsb	w0, [x20, #1]!
   19ad0:	cmp	w0, #0x30
   19ad4:	b.eq	19ac4 <scols_init_debug@@SMARTCOLS_2.25+0x54f0>  // b.none
   19ad8:	sxtb	x0, w0
   19adc:	ldr	x1, [x24]
   19ae0:	ldrh	w0, [x1, x0, lsl #1]
   19ae4:	tbnz	w0, #11, 19b50 <scols_init_debug@@SMARTCOLS_2.25+0x557c>
   19ae8:	str	x20, [sp, #120]
   19aec:	ldr	x20, [sp, #120]
   19af0:	ldrsb	w0, [x20, #1]
   19af4:	cmp	w0, #0x69
   19af8:	b.eq	19a0c <scols_init_debug@@SMARTCOLS_2.25+0x5438>  // b.none
   19afc:	and	w1, w0, #0xffffffdf
   19b00:	cmp	w1, #0x42
   19b04:	b.ne	19a2c <scols_init_debug@@SMARTCOLS_2.25+0x5458>  // b.any
   19b08:	ldrsb	w0, [x20, #2]
   19b0c:	cbz	w0, 19be4 <scols_init_debug@@SMARTCOLS_2.25+0x5610>
   19b10:	bl	7660 <localeconv@plt>
   19b14:	cbz	x0, 19d74 <scols_init_debug@@SMARTCOLS_2.25+0x57a0>
   19b18:	ldr	x28, [x0]
   19b1c:	cbz	x28, 19d8c <scols_init_debug@@SMARTCOLS_2.25+0x57b8>
   19b20:	mov	x0, x28
   19b24:	bl	7380 <strlen@plt>
   19b28:	mov	x23, x0
   19b2c:	cbz	x27, 19a90 <scols_init_debug@@SMARTCOLS_2.25+0x54bc>
   19b30:	mov	w20, #0xffffffea            	// #-22
   19b34:	ldp	x21, x22, [sp, #32]
   19b38:	ldp	x23, x24, [sp, #48]
   19b3c:	ldp	x25, x26, [sp, #64]
   19b40:	ldp	x27, x28, [sp, #80]
   19b44:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19b48:	mov	x20, x1
   19b4c:	b	19ad8 <scols_init_debug@@SMARTCOLS_2.25+0x5504>
   19b50:	str	wzr, [x25]
   19b54:	str	xzr, [sp, #120]
   19b58:	mov	w3, #0x0                   	// #0
   19b5c:	mov	w2, #0x0                   	// #0
   19b60:	ldr	x1, [sp, #104]
   19b64:	mov	x0, x20
   19b68:	bl	7910 <__strtoul_internal@plt>
   19b6c:	mov	x27, x0
   19b70:	ldr	x0, [sp, #120]
   19b74:	cmp	x0, x20
   19b78:	b.eq	19bb8 <scols_init_debug@@SMARTCOLS_2.25+0x55e4>  // b.none
   19b7c:	ldr	w1, [x25]
   19b80:	cbz	w1, 19b90 <scols_init_debug@@SMARTCOLS_2.25+0x55bc>
   19b84:	sub	x2, x27, #0x1
   19b88:	cmn	x2, #0x3
   19b8c:	b.hi	19bd8 <scols_init_debug@@SMARTCOLS_2.25+0x5604>  // b.pmore
   19b90:	cbz	x27, 19aec <scols_init_debug@@SMARTCOLS_2.25+0x5518>
   19b94:	cbz	x0, 19dd4 <scols_init_debug@@SMARTCOLS_2.25+0x5800>
   19b98:	ldrsb	w0, [x0]
   19b9c:	cbnz	w0, 19aec <scols_init_debug@@SMARTCOLS_2.25+0x5518>
   19ba0:	mov	w20, #0xffffffea            	// #-22
   19ba4:	ldp	x21, x22, [sp, #32]
   19ba8:	ldp	x23, x24, [sp, #48]
   19bac:	ldp	x25, x26, [sp, #64]
   19bb0:	ldp	x27, x28, [sp, #80]
   19bb4:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19bb8:	ldr	w1, [x25]
   19bbc:	mov	w20, #0xffffffea            	// #-22
   19bc0:	cbnz	w1, 19bd8 <scols_init_debug@@SMARTCOLS_2.25+0x5604>
   19bc4:	ldp	x21, x22, [sp, #32]
   19bc8:	ldp	x23, x24, [sp, #48]
   19bcc:	ldp	x25, x26, [sp, #64]
   19bd0:	ldp	x27, x28, [sp, #80]
   19bd4:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19bd8:	neg	w20, w1
   19bdc:	ldp	x27, x28, [sp, #80]
   19be0:	b	19d14 <scols_init_debug@@SMARTCOLS_2.25+0x5740>
   19be4:	mov	w23, #0x3e8                 	// #1000
   19be8:	b	19a34 <scols_init_debug@@SMARTCOLS_2.25+0x5460>
   19bec:	mov	w1, w20
   19bf0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   19bf4:	add	x0, x0, #0x410
   19bf8:	bl	7d30 <strchr@plt>
   19bfc:	cbz	x0, 19dec <scols_init_debug@@SMARTCOLS_2.25+0x5818>
   19c00:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   19c04:	add	x2, x2, #0x410
   19c08:	sub	x0, x0, x2
   19c0c:	add	w2, w0, #0x1
   19c10:	b	19a5c <scols_init_debug@@SMARTCOLS_2.25+0x5488>
   19c14:	mov	w20, #0x0                   	// #0
   19c18:	cbz	x22, 19c20 <scols_init_debug@@SMARTCOLS_2.25+0x564c>
   19c1c:	str	w2, [x22]
   19c20:	cmp	x27, #0x0
   19c24:	ccmp	w2, #0x0, #0x4, ne  // ne = any
   19c28:	b.ne	19c3c <scols_init_debug@@SMARTCOLS_2.25+0x5668>  // b.any
   19c2c:	ldp	x27, x28, [sp, #80]
   19c30:	b	19d10 <scols_init_debug@@SMARTCOLS_2.25+0x573c>
   19c34:	mov	w20, #0xffffffde            	// #-34
   19c38:	b	19c18 <scols_init_debug@@SMARTCOLS_2.25+0x5644>
   19c3c:	sxtw	x23, w23
   19c40:	sub	w0, w2, #0x2
   19c44:	mov	x4, #0x1                   	// #1
   19c48:	mul	x4, x4, x23
   19c4c:	cmn	w0, #0x1
   19c50:	b.eq	19c60 <scols_init_debug@@SMARTCOLS_2.25+0x568c>  // b.none
   19c54:	umulh	x1, x4, x23
   19c58:	sub	w0, w0, #0x1
   19c5c:	cbz	x1, 19c48 <scols_init_debug@@SMARTCOLS_2.25+0x5674>
   19c60:	cmp	x27, #0xa
   19c64:	b.ls	19cb0 <scols_init_debug@@SMARTCOLS_2.25+0x56dc>  // b.plast
   19c68:	mov	x0, #0xa                   	// #10
   19c6c:	add	x0, x0, x0, lsl #2
   19c70:	lsl	x1, x0, #1
   19c74:	mov	x0, x1
   19c78:	cmp	x27, x1
   19c7c:	b.hi	19c6c <scols_init_debug@@SMARTCOLS_2.25+0x5698>  // b.pmore
   19c80:	cmp	w19, #0x0
   19c84:	b.le	19ca0 <scols_init_debug@@SMARTCOLS_2.25+0x56cc>
   19c88:	mov	w1, #0x0                   	// #0
   19c8c:	add	x0, x0, x0, lsl #2
   19c90:	lsl	x0, x0, #1
   19c94:	add	w1, w1, #0x1
   19c98:	cmp	w19, w1
   19c9c:	b.ne	19c8c <scols_init_debug@@SMARTCOLS_2.25+0x56b8>  // b.any
   19ca0:	mov	x2, #0x1                   	// #1
   19ca4:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
   19ca8:	movk	x6, #0xcccd
   19cac:	b	19cc0 <scols_init_debug@@SMARTCOLS_2.25+0x56ec>
   19cb0:	mov	x0, #0xa                   	// #10
   19cb4:	b	19c80 <scols_init_debug@@SMARTCOLS_2.25+0x56ac>
   19cb8:	cmp	x5, #0x9
   19cbc:	b.ls	19cfc <scols_init_debug@@SMARTCOLS_2.25+0x5728>  // b.plast
   19cc0:	umulh	x3, x27, x6
   19cc4:	lsr	x1, x3, #3
   19cc8:	add	x1, x1, x1, lsl #2
   19ccc:	sub	x1, x27, x1, lsl #1
   19cd0:	mov	x5, x27
   19cd4:	lsr	x27, x3, #3
   19cd8:	mov	x3, x2
   19cdc:	add	x2, x2, x2, lsl #2
   19ce0:	lsl	x2, x2, #1
   19ce4:	cbz	w1, 19cb8 <scols_init_debug@@SMARTCOLS_2.25+0x56e4>
   19ce8:	udiv	x3, x0, x3
   19cec:	udiv	x1, x3, x1
   19cf0:	udiv	x1, x4, x1
   19cf4:	add	x26, x26, x1
   19cf8:	b	19cb8 <scols_init_debug@@SMARTCOLS_2.25+0x56e4>
   19cfc:	ldp	x27, x28, [sp, #80]
   19d00:	b	19d10 <scols_init_debug@@SMARTCOLS_2.25+0x573c>
   19d04:	mov	w20, #0x0                   	// #0
   19d08:	b	19d10 <scols_init_debug@@SMARTCOLS_2.25+0x573c>
   19d0c:	mov	w20, #0x0                   	// #0
   19d10:	str	x26, [x21]
   19d14:	tbnz	w20, #31, 19d28 <scols_init_debug@@SMARTCOLS_2.25+0x5754>
   19d18:	ldp	x21, x22, [sp, #32]
   19d1c:	ldp	x23, x24, [sp, #48]
   19d20:	ldp	x25, x26, [sp, #64]
   19d24:	b	19d54 <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   19d28:	ldp	x21, x22, [sp, #32]
   19d2c:	ldp	x23, x24, [sp, #48]
   19d30:	ldp	x25, x26, [sp, #64]
   19d34:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19d38:	mov	w20, #0xffffffea            	// #-22
   19d3c:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19d40:	mov	w20, #0xffffffea            	// #-22
   19d44:	ldp	x21, x22, [sp, #32]
   19d48:	bl	80a0 <__errno_location@plt>
   19d4c:	neg	w1, w20
   19d50:	str	w1, [x0]
   19d54:	mov	w0, w20
   19d58:	ldp	x19, x20, [sp, #16]
   19d5c:	ldp	x29, x30, [sp], #128
   19d60:	ret
   19d64:	mov	w20, #0xffffffea            	// #-22
   19d68:	ldp	x21, x22, [sp, #32]
   19d6c:	ldp	x23, x24, [sp, #48]
   19d70:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19d74:	mov	w20, #0xffffffea            	// #-22
   19d78:	ldp	x21, x22, [sp, #32]
   19d7c:	ldp	x23, x24, [sp, #48]
   19d80:	ldp	x25, x26, [sp, #64]
   19d84:	ldp	x27, x28, [sp, #80]
   19d88:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19d8c:	mov	w20, #0xffffffea            	// #-22
   19d90:	ldp	x21, x22, [sp, #32]
   19d94:	ldp	x23, x24, [sp, #48]
   19d98:	ldp	x25, x26, [sp, #64]
   19d9c:	ldp	x27, x28, [sp, #80]
   19da0:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19da4:	mov	w20, #0xffffffea            	// #-22
   19da8:	ldp	x21, x22, [sp, #32]
   19dac:	ldp	x23, x24, [sp, #48]
   19db0:	ldp	x25, x26, [sp, #64]
   19db4:	ldp	x27, x28, [sp, #80]
   19db8:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19dbc:	mov	w20, #0xffffffea            	// #-22
   19dc0:	ldp	x21, x22, [sp, #32]
   19dc4:	ldp	x23, x24, [sp, #48]
   19dc8:	ldp	x25, x26, [sp, #64]
   19dcc:	ldp	x27, x28, [sp, #80]
   19dd0:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19dd4:	mov	w20, #0xffffffea            	// #-22
   19dd8:	ldp	x21, x22, [sp, #32]
   19ddc:	ldp	x23, x24, [sp, #48]
   19de0:	ldp	x25, x26, [sp, #64]
   19de4:	ldp	x27, x28, [sp, #80]
   19de8:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19dec:	mov	w20, #0xffffffea            	// #-22
   19df0:	ldp	x21, x22, [sp, #32]
   19df4:	ldp	x23, x24, [sp, #48]
   19df8:	ldp	x25, x26, [sp, #64]
   19dfc:	ldp	x27, x28, [sp, #80]
   19e00:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x5774>
   19e04:	mov	w20, w2
   19e08:	cbnz	x22, 19c1c <scols_init_debug@@SMARTCOLS_2.25+0x5648>
   19e0c:	ldp	x27, x28, [sp, #80]
   19e10:	b	19d10 <scols_init_debug@@SMARTCOLS_2.25+0x573c>
   19e14:	stp	x29, x30, [sp, #-16]!
   19e18:	mov	x29, sp
   19e1c:	mov	x2, #0x0                   	// #0
   19e20:	bl	19918 <scols_init_debug@@SMARTCOLS_2.25+0x5344>
   19e24:	ldp	x29, x30, [sp], #16
   19e28:	ret
   19e2c:	stp	x29, x30, [sp, #-48]!
   19e30:	mov	x29, sp
   19e34:	stp	x19, x20, [sp, #16]
   19e38:	stp	x21, x22, [sp, #32]
   19e3c:	mov	x21, x0
   19e40:	mov	x22, x1
   19e44:	mov	x20, x0
   19e48:	cbnz	x0, 19e5c <scols_init_debug@@SMARTCOLS_2.25+0x5888>
   19e4c:	cbnz	x1, 19e7c <scols_init_debug@@SMARTCOLS_2.25+0x58a8>
   19e50:	mov	w0, #0x0                   	// #0
   19e54:	b	19e9c <scols_init_debug@@SMARTCOLS_2.25+0x58c8>
   19e58:	add	x20, x20, #0x1
   19e5c:	ldrsb	w19, [x20]
   19e60:	cbz	w19, 19e78 <scols_init_debug@@SMARTCOLS_2.25+0x58a4>
   19e64:	bl	7bb0 <__ctype_b_loc@plt>
   19e68:	and	x19, x19, #0xff
   19e6c:	ldr	x2, [x0]
   19e70:	ldrh	w2, [x2, x19, lsl #1]
   19e74:	tbnz	w2, #11, 19e58 <scols_init_debug@@SMARTCOLS_2.25+0x5884>
   19e78:	cbz	x22, 19e80 <scols_init_debug@@SMARTCOLS_2.25+0x58ac>
   19e7c:	str	x20, [x22]
   19e80:	cmp	x20, #0x0
   19e84:	mov	w0, #0x0                   	// #0
   19e88:	ccmp	x21, x20, #0x2, ne  // ne = any
   19e8c:	b.cs	19e9c <scols_init_debug@@SMARTCOLS_2.25+0x58c8>  // b.hs, b.nlast
   19e90:	ldrsb	w0, [x20]
   19e94:	cmp	w0, #0x0
   19e98:	cset	w0, eq  // eq = none
   19e9c:	ldp	x19, x20, [sp, #16]
   19ea0:	ldp	x21, x22, [sp, #32]
   19ea4:	ldp	x29, x30, [sp], #48
   19ea8:	ret
   19eac:	stp	x29, x30, [sp, #-48]!
   19eb0:	mov	x29, sp
   19eb4:	stp	x19, x20, [sp, #16]
   19eb8:	stp	x21, x22, [sp, #32]
   19ebc:	mov	x21, x0
   19ec0:	mov	x22, x1
   19ec4:	mov	x20, x0
   19ec8:	cbnz	x0, 19edc <scols_init_debug@@SMARTCOLS_2.25+0x5908>
   19ecc:	cbnz	x1, 19efc <scols_init_debug@@SMARTCOLS_2.25+0x5928>
   19ed0:	mov	w0, #0x0                   	// #0
   19ed4:	b	19f1c <scols_init_debug@@SMARTCOLS_2.25+0x5948>
   19ed8:	add	x20, x20, #0x1
   19edc:	ldrsb	w19, [x20]
   19ee0:	cbz	w19, 19ef8 <scols_init_debug@@SMARTCOLS_2.25+0x5924>
   19ee4:	bl	7bb0 <__ctype_b_loc@plt>
   19ee8:	and	x19, x19, #0xff
   19eec:	ldr	x2, [x0]
   19ef0:	ldrh	w2, [x2, x19, lsl #1]
   19ef4:	tbnz	w2, #12, 19ed8 <scols_init_debug@@SMARTCOLS_2.25+0x5904>
   19ef8:	cbz	x22, 19f00 <scols_init_debug@@SMARTCOLS_2.25+0x592c>
   19efc:	str	x20, [x22]
   19f00:	cmp	x20, #0x0
   19f04:	mov	w0, #0x0                   	// #0
   19f08:	ccmp	x21, x20, #0x2, ne  // ne = any
   19f0c:	b.cs	19f1c <scols_init_debug@@SMARTCOLS_2.25+0x5948>  // b.hs, b.nlast
   19f10:	ldrsb	w0, [x20]
   19f14:	cmp	w0, #0x0
   19f18:	cset	w0, eq  // eq = none
   19f1c:	ldp	x19, x20, [sp, #16]
   19f20:	ldp	x21, x22, [sp, #32]
   19f24:	ldp	x29, x30, [sp], #48
   19f28:	ret
   19f2c:	stp	x29, x30, [sp, #-128]!
   19f30:	mov	x29, sp
   19f34:	stp	x19, x20, [sp, #16]
   19f38:	stp	x21, x22, [sp, #32]
   19f3c:	mov	x20, x0
   19f40:	mov	x22, x1
   19f44:	str	x2, [sp, #80]
   19f48:	str	x3, [sp, #88]
   19f4c:	str	x4, [sp, #96]
   19f50:	str	x5, [sp, #104]
   19f54:	str	x6, [sp, #112]
   19f58:	str	x7, [sp, #120]
   19f5c:	add	x0, sp, #0x80
   19f60:	str	x0, [sp, #48]
   19f64:	str	x0, [sp, #56]
   19f68:	add	x0, sp, #0x50
   19f6c:	str	x0, [sp, #64]
   19f70:	mov	w0, #0xffffffd0            	// #-48
   19f74:	str	w0, [sp, #72]
   19f78:	str	wzr, [sp, #76]
   19f7c:	add	x21, sp, #0x80
   19f80:	b	1a020 <scols_init_debug@@SMARTCOLS_2.25+0x5a4c>
   19f84:	add	w0, w3, #0x8
   19f88:	str	w0, [sp, #72]
   19f8c:	cmp	w0, #0x0
   19f90:	b.le	19fa4 <scols_init_debug@@SMARTCOLS_2.25+0x59d0>
   19f94:	add	x0, x2, #0xf
   19f98:	and	x0, x0, #0xfffffffffffffff8
   19f9c:	str	x0, [sp, #48]
   19fa0:	b	1a038 <scols_init_debug@@SMARTCOLS_2.25+0x5a64>
   19fa4:	ldr	x1, [x21, w3, sxtw]
   19fa8:	cbz	x1, 1a040 <scols_init_debug@@SMARTCOLS_2.25+0x5a6c>
   19fac:	cbz	w0, 19ff0 <scols_init_debug@@SMARTCOLS_2.25+0x5a1c>
   19fb0:	add	w3, w3, #0x10
   19fb4:	str	w3, [sp, #72]
   19fb8:	cmp	w3, #0x0
   19fbc:	b.le	19fd0 <scols_init_debug@@SMARTCOLS_2.25+0x59fc>
   19fc0:	add	x0, x2, #0xf
   19fc4:	and	x0, x0, #0xfffffffffffffff8
   19fc8:	str	x0, [sp, #48]
   19fcc:	b	19ffc <scols_init_debug@@SMARTCOLS_2.25+0x5a28>
   19fd0:	add	x2, x21, w0, sxtw
   19fd4:	b	19ffc <scols_init_debug@@SMARTCOLS_2.25+0x5a28>
   19fd8:	mov	w0, #0x1                   	// #1
   19fdc:	ldp	x19, x20, [sp, #16]
   19fe0:	ldp	x21, x22, [sp, #32]
   19fe4:	ldp	x29, x30, [sp], #128
   19fe8:	ret
   19fec:	ldr	x2, [sp, #48]
   19ff0:	add	x0, x2, #0xf
   19ff4:	and	x0, x0, #0xfffffffffffffff8
   19ff8:	str	x0, [sp, #48]
   19ffc:	ldr	x19, [x2]
   1a000:	cbz	x19, 1a040 <scols_init_debug@@SMARTCOLS_2.25+0x5a6c>
   1a004:	mov	x0, x20
   1a008:	bl	7b80 <strcmp@plt>
   1a00c:	cbz	w0, 19fd8 <scols_init_debug@@SMARTCOLS_2.25+0x5a04>
   1a010:	mov	x1, x19
   1a014:	mov	x0, x20
   1a018:	bl	7b80 <strcmp@plt>
   1a01c:	cbz	w0, 19fdc <scols_init_debug@@SMARTCOLS_2.25+0x5a08>
   1a020:	ldr	w3, [sp, #72]
   1a024:	ldr	x2, [sp, #48]
   1a028:	tbnz	w3, #31, 19f84 <scols_init_debug@@SMARTCOLS_2.25+0x59b0>
   1a02c:	add	x0, x2, #0xf
   1a030:	and	x0, x0, #0xfffffffffffffff8
   1a034:	str	x0, [sp, #48]
   1a038:	ldr	x1, [x2]
   1a03c:	cbnz	x1, 19fec <scols_init_debug@@SMARTCOLS_2.25+0x5a18>
   1a040:	mov	x3, x20
   1a044:	mov	x2, x22
   1a048:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a04c:	add	x1, x1, #0x3f0
   1a050:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a054:	ldr	w0, [x0, #2056]
   1a058:	bl	7ff0 <errx@plt>
   1a05c:	cbz	x1, 1a094 <scols_init_debug@@SMARTCOLS_2.25+0x5ac0>
   1a060:	add	x3, x0, x1
   1a064:	sxtb	w2, w2
   1a068:	ldrsb	w1, [x0]
   1a06c:	cbz	w1, 1a08c <scols_init_debug@@SMARTCOLS_2.25+0x5ab8>
   1a070:	cmp	w2, w1
   1a074:	b.eq	1a090 <scols_init_debug@@SMARTCOLS_2.25+0x5abc>  // b.none
   1a078:	add	x0, x0, #0x1
   1a07c:	cmp	x3, x0
   1a080:	b.ne	1a068 <scols_init_debug@@SMARTCOLS_2.25+0x5a94>  // b.any
   1a084:	mov	x0, #0x0                   	// #0
   1a088:	b	1a090 <scols_init_debug@@SMARTCOLS_2.25+0x5abc>
   1a08c:	mov	x0, #0x0                   	// #0
   1a090:	ret
   1a094:	mov	x0, #0x0                   	// #0
   1a098:	b	1a090 <scols_init_debug@@SMARTCOLS_2.25+0x5abc>
   1a09c:	stp	x29, x30, [sp, #-16]!
   1a0a0:	mov	x29, sp
   1a0a4:	mov	w2, #0xa                   	// #10
   1a0a8:	bl	198b4 <scols_init_debug@@SMARTCOLS_2.25+0x52e0>
   1a0ac:	ldp	x29, x30, [sp], #16
   1a0b0:	ret
   1a0b4:	stp	x29, x30, [sp, #-16]!
   1a0b8:	mov	x29, sp
   1a0bc:	mov	w2, #0x10                  	// #16
   1a0c0:	bl	198b4 <scols_init_debug@@SMARTCOLS_2.25+0x52e0>
   1a0c4:	ldp	x29, x30, [sp], #16
   1a0c8:	ret
   1a0cc:	stp	x29, x30, [sp, #-16]!
   1a0d0:	mov	x29, sp
   1a0d4:	mov	w2, #0xa                   	// #10
   1a0d8:	bl	1985c <scols_init_debug@@SMARTCOLS_2.25+0x5288>
   1a0dc:	ldp	x29, x30, [sp], #16
   1a0e0:	ret
   1a0e4:	stp	x29, x30, [sp, #-16]!
   1a0e8:	mov	x29, sp
   1a0ec:	mov	w2, #0x10                  	// #16
   1a0f0:	bl	1985c <scols_init_debug@@SMARTCOLS_2.25+0x5288>
   1a0f4:	ldp	x29, x30, [sp], #16
   1a0f8:	ret
   1a0fc:	stp	x29, x30, [sp, #-64]!
   1a100:	mov	x29, sp
   1a104:	stp	x19, x20, [sp, #16]
   1a108:	str	x21, [sp, #32]
   1a10c:	mov	x19, x0
   1a110:	mov	x21, x1
   1a114:	str	xzr, [sp, #56]
   1a118:	bl	80a0 <__errno_location@plt>
   1a11c:	str	wzr, [x0]
   1a120:	cbz	x19, 1a130 <scols_init_debug@@SMARTCOLS_2.25+0x5b5c>
   1a124:	mov	x20, x0
   1a128:	ldrsb	w0, [x19]
   1a12c:	cbnz	w0, 1a14c <scols_init_debug@@SMARTCOLS_2.25+0x5b78>
   1a130:	mov	x3, x19
   1a134:	mov	x2, x21
   1a138:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a13c:	add	x1, x1, #0x3f0
   1a140:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a144:	ldr	w0, [x0, #2056]
   1a148:	bl	7ff0 <errx@plt>
   1a14c:	mov	w3, #0x0                   	// #0
   1a150:	mov	w2, #0xa                   	// #10
   1a154:	add	x1, sp, #0x38
   1a158:	mov	x0, x19
   1a15c:	bl	7830 <__strtol_internal@plt>
   1a160:	ldr	w1, [x20]
   1a164:	cbnz	w1, 1a190 <scols_init_debug@@SMARTCOLS_2.25+0x5bbc>
   1a168:	ldr	x1, [sp, #56]
   1a16c:	cmp	x1, x19
   1a170:	b.eq	1a130 <scols_init_debug@@SMARTCOLS_2.25+0x5b5c>  // b.none
   1a174:	cbz	x1, 1a180 <scols_init_debug@@SMARTCOLS_2.25+0x5bac>
   1a178:	ldrsb	w1, [x1]
   1a17c:	cbnz	w1, 1a130 <scols_init_debug@@SMARTCOLS_2.25+0x5b5c>
   1a180:	ldp	x19, x20, [sp, #16]
   1a184:	ldr	x21, [sp, #32]
   1a188:	ldp	x29, x30, [sp], #64
   1a18c:	ret
   1a190:	cmp	w1, #0x22
   1a194:	b.ne	1a130 <scols_init_debug@@SMARTCOLS_2.25+0x5b5c>  // b.any
   1a198:	mov	x3, x19
   1a19c:	mov	x2, x21
   1a1a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a1a4:	add	x1, x1, #0x3f0
   1a1a8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a1ac:	ldr	w0, [x0, #2056]
   1a1b0:	bl	81f0 <err@plt>
   1a1b4:	stp	x29, x30, [sp, #-32]!
   1a1b8:	mov	x29, sp
   1a1bc:	stp	x19, x20, [sp, #16]
   1a1c0:	mov	x20, x0
   1a1c4:	mov	x19, x1
   1a1c8:	bl	1a0fc <scols_init_debug@@SMARTCOLS_2.25+0x5b28>
   1a1cc:	mov	x2, #0x80000000            	// #2147483648
   1a1d0:	add	x2, x0, x2
   1a1d4:	mov	x1, #0xffffffff            	// #4294967295
   1a1d8:	cmp	x2, x1
   1a1dc:	b.hi	1a1ec <scols_init_debug@@SMARTCOLS_2.25+0x5c18>  // b.pmore
   1a1e0:	ldp	x19, x20, [sp, #16]
   1a1e4:	ldp	x29, x30, [sp], #32
   1a1e8:	ret
   1a1ec:	bl	80a0 <__errno_location@plt>
   1a1f0:	mov	w1, #0x22                  	// #34
   1a1f4:	str	w1, [x0]
   1a1f8:	mov	x3, x20
   1a1fc:	mov	x2, x19
   1a200:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a204:	add	x1, x1, #0x3f0
   1a208:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a20c:	ldr	w0, [x0, #2056]
   1a210:	bl	81f0 <err@plt>
   1a214:	stp	x29, x30, [sp, #-32]!
   1a218:	mov	x29, sp
   1a21c:	stp	x19, x20, [sp, #16]
   1a220:	mov	x20, x0
   1a224:	mov	x19, x1
   1a228:	bl	1a1b4 <scols_init_debug@@SMARTCOLS_2.25+0x5be0>
   1a22c:	add	w2, w0, #0x8, lsl #12
   1a230:	mov	w1, #0xffff                	// #65535
   1a234:	cmp	w2, w1
   1a238:	b.hi	1a248 <scols_init_debug@@SMARTCOLS_2.25+0x5c74>  // b.pmore
   1a23c:	ldp	x19, x20, [sp, #16]
   1a240:	ldp	x29, x30, [sp], #32
   1a244:	ret
   1a248:	bl	80a0 <__errno_location@plt>
   1a24c:	mov	w1, #0x22                  	// #34
   1a250:	str	w1, [x0]
   1a254:	mov	x3, x20
   1a258:	mov	x2, x19
   1a25c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a260:	add	x1, x1, #0x3f0
   1a264:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a268:	ldr	w0, [x0, #2056]
   1a26c:	bl	81f0 <err@plt>
   1a270:	stp	x29, x30, [sp, #-16]!
   1a274:	mov	x29, sp
   1a278:	mov	w2, #0xa                   	// #10
   1a27c:	bl	197a0 <scols_init_debug@@SMARTCOLS_2.25+0x51cc>
   1a280:	ldp	x29, x30, [sp], #16
   1a284:	ret
   1a288:	stp	x29, x30, [sp, #-16]!
   1a28c:	mov	x29, sp
   1a290:	mov	w2, #0x10                  	// #16
   1a294:	bl	197a0 <scols_init_debug@@SMARTCOLS_2.25+0x51cc>
   1a298:	ldp	x29, x30, [sp], #16
   1a29c:	ret
   1a2a0:	stp	x29, x30, [sp, #-64]!
   1a2a4:	mov	x29, sp
   1a2a8:	stp	x19, x20, [sp, #16]
   1a2ac:	str	x21, [sp, #32]
   1a2b0:	mov	x19, x0
   1a2b4:	mov	x21, x1
   1a2b8:	str	xzr, [sp, #56]
   1a2bc:	bl	80a0 <__errno_location@plt>
   1a2c0:	str	wzr, [x0]
   1a2c4:	cbz	x19, 1a2d4 <scols_init_debug@@SMARTCOLS_2.25+0x5d00>
   1a2c8:	mov	x20, x0
   1a2cc:	ldrsb	w0, [x19]
   1a2d0:	cbnz	w0, 1a2f0 <scols_init_debug@@SMARTCOLS_2.25+0x5d1c>
   1a2d4:	mov	x3, x19
   1a2d8:	mov	x2, x21
   1a2dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a2e0:	add	x1, x1, #0x3f0
   1a2e4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a2e8:	ldr	w0, [x0, #2056]
   1a2ec:	bl	7ff0 <errx@plt>
   1a2f0:	add	x1, sp, #0x38
   1a2f4:	mov	x0, x19
   1a2f8:	bl	74b0 <strtod@plt>
   1a2fc:	ldr	w0, [x20]
   1a300:	cbnz	w0, 1a32c <scols_init_debug@@SMARTCOLS_2.25+0x5d58>
   1a304:	ldr	x0, [sp, #56]
   1a308:	cmp	x0, x19
   1a30c:	b.eq	1a2d4 <scols_init_debug@@SMARTCOLS_2.25+0x5d00>  // b.none
   1a310:	cbz	x0, 1a31c <scols_init_debug@@SMARTCOLS_2.25+0x5d48>
   1a314:	ldrsb	w0, [x0]
   1a318:	cbnz	w0, 1a2d4 <scols_init_debug@@SMARTCOLS_2.25+0x5d00>
   1a31c:	ldp	x19, x20, [sp, #16]
   1a320:	ldr	x21, [sp, #32]
   1a324:	ldp	x29, x30, [sp], #64
   1a328:	ret
   1a32c:	cmp	w0, #0x22
   1a330:	b.ne	1a2d4 <scols_init_debug@@SMARTCOLS_2.25+0x5d00>  // b.any
   1a334:	mov	x3, x19
   1a338:	mov	x2, x21
   1a33c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a340:	add	x1, x1, #0x3f0
   1a344:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a348:	ldr	w0, [x0, #2056]
   1a34c:	bl	81f0 <err@plt>
   1a350:	stp	x29, x30, [sp, #-64]!
   1a354:	mov	x29, sp
   1a358:	stp	x19, x20, [sp, #16]
   1a35c:	str	x21, [sp, #32]
   1a360:	mov	x19, x0
   1a364:	mov	x21, x1
   1a368:	str	xzr, [sp, #56]
   1a36c:	bl	80a0 <__errno_location@plt>
   1a370:	str	wzr, [x0]
   1a374:	cbz	x19, 1a384 <scols_init_debug@@SMARTCOLS_2.25+0x5db0>
   1a378:	mov	x20, x0
   1a37c:	ldrsb	w0, [x19]
   1a380:	cbnz	w0, 1a3a0 <scols_init_debug@@SMARTCOLS_2.25+0x5dcc>
   1a384:	mov	x3, x19
   1a388:	mov	x2, x21
   1a38c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a390:	add	x1, x1, #0x3f0
   1a394:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a398:	ldr	w0, [x0, #2056]
   1a39c:	bl	7ff0 <errx@plt>
   1a3a0:	mov	w2, #0xa                   	// #10
   1a3a4:	add	x1, sp, #0x38
   1a3a8:	mov	x0, x19
   1a3ac:	bl	7bd0 <strtol@plt>
   1a3b0:	ldr	w1, [x20]
   1a3b4:	cbnz	w1, 1a3e0 <scols_init_debug@@SMARTCOLS_2.25+0x5e0c>
   1a3b8:	ldr	x1, [sp, #56]
   1a3bc:	cmp	x1, x19
   1a3c0:	b.eq	1a384 <scols_init_debug@@SMARTCOLS_2.25+0x5db0>  // b.none
   1a3c4:	cbz	x1, 1a3d0 <scols_init_debug@@SMARTCOLS_2.25+0x5dfc>
   1a3c8:	ldrsb	w1, [x1]
   1a3cc:	cbnz	w1, 1a384 <scols_init_debug@@SMARTCOLS_2.25+0x5db0>
   1a3d0:	ldp	x19, x20, [sp, #16]
   1a3d4:	ldr	x21, [sp, #32]
   1a3d8:	ldp	x29, x30, [sp], #64
   1a3dc:	ret
   1a3e0:	cmp	w1, #0x22
   1a3e4:	b.ne	1a384 <scols_init_debug@@SMARTCOLS_2.25+0x5db0>  // b.any
   1a3e8:	mov	x3, x19
   1a3ec:	mov	x2, x21
   1a3f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a3f4:	add	x1, x1, #0x3f0
   1a3f8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a3fc:	ldr	w0, [x0, #2056]
   1a400:	bl	81f0 <err@plt>
   1a404:	stp	x29, x30, [sp, #-64]!
   1a408:	mov	x29, sp
   1a40c:	stp	x19, x20, [sp, #16]
   1a410:	str	x21, [sp, #32]
   1a414:	mov	x19, x0
   1a418:	mov	x21, x1
   1a41c:	str	xzr, [sp, #56]
   1a420:	bl	80a0 <__errno_location@plt>
   1a424:	str	wzr, [x0]
   1a428:	cbz	x19, 1a438 <scols_init_debug@@SMARTCOLS_2.25+0x5e64>
   1a42c:	mov	x20, x0
   1a430:	ldrsb	w0, [x19]
   1a434:	cbnz	w0, 1a454 <scols_init_debug@@SMARTCOLS_2.25+0x5e80>
   1a438:	mov	x3, x19
   1a43c:	mov	x2, x21
   1a440:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a444:	add	x1, x1, #0x3f0
   1a448:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a44c:	ldr	w0, [x0, #2056]
   1a450:	bl	7ff0 <errx@plt>
   1a454:	mov	w2, #0xa                   	// #10
   1a458:	add	x1, sp, #0x38
   1a45c:	mov	x0, x19
   1a460:	bl	7370 <strtoul@plt>
   1a464:	ldr	w1, [x20]
   1a468:	cbnz	w1, 1a494 <scols_init_debug@@SMARTCOLS_2.25+0x5ec0>
   1a46c:	ldr	x1, [sp, #56]
   1a470:	cmp	x1, x19
   1a474:	b.eq	1a438 <scols_init_debug@@SMARTCOLS_2.25+0x5e64>  // b.none
   1a478:	cbz	x1, 1a484 <scols_init_debug@@SMARTCOLS_2.25+0x5eb0>
   1a47c:	ldrsb	w1, [x1]
   1a480:	cbnz	w1, 1a438 <scols_init_debug@@SMARTCOLS_2.25+0x5e64>
   1a484:	ldp	x19, x20, [sp, #16]
   1a488:	ldr	x21, [sp, #32]
   1a48c:	ldp	x29, x30, [sp], #64
   1a490:	ret
   1a494:	cmp	w1, #0x22
   1a498:	b.ne	1a438 <scols_init_debug@@SMARTCOLS_2.25+0x5e64>  // b.any
   1a49c:	mov	x3, x19
   1a4a0:	mov	x2, x21
   1a4a4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a4a8:	add	x1, x1, #0x3f0
   1a4ac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a4b0:	ldr	w0, [x0, #2056]
   1a4b4:	bl	81f0 <err@plt>
   1a4b8:	stp	x29, x30, [sp, #-48]!
   1a4bc:	mov	x29, sp
   1a4c0:	stp	x19, x20, [sp, #16]
   1a4c4:	mov	x20, x0
   1a4c8:	mov	x19, x1
   1a4cc:	add	x1, sp, #0x28
   1a4d0:	bl	19e14 <scols_init_debug@@SMARTCOLS_2.25+0x5840>
   1a4d4:	cbz	w0, 1a500 <scols_init_debug@@SMARTCOLS_2.25+0x5f2c>
   1a4d8:	bl	80a0 <__errno_location@plt>
   1a4dc:	ldr	w0, [x0]
   1a4e0:	cbz	w0, 1a510 <scols_init_debug@@SMARTCOLS_2.25+0x5f3c>
   1a4e4:	mov	x3, x20
   1a4e8:	mov	x2, x19
   1a4ec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a4f0:	add	x1, x1, #0x3f0
   1a4f4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a4f8:	ldr	w0, [x0, #2056]
   1a4fc:	bl	81f0 <err@plt>
   1a500:	ldr	x0, [sp, #40]
   1a504:	ldp	x19, x20, [sp, #16]
   1a508:	ldp	x29, x30, [sp], #48
   1a50c:	ret
   1a510:	mov	x3, x20
   1a514:	mov	x2, x19
   1a518:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a51c:	add	x1, x1, #0x3f0
   1a520:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1a524:	ldr	w0, [x0, #2056]
   1a528:	bl	7ff0 <errx@plt>
   1a52c:	stp	x29, x30, [sp, #-32]!
   1a530:	mov	x29, sp
   1a534:	str	x19, [sp, #16]
   1a538:	mov	x19, x1
   1a53c:	mov	x1, x2
   1a540:	bl	1a2a0 <scols_init_debug@@SMARTCOLS_2.25+0x5ccc>
   1a544:	fcvtzs	d1, d0
   1a548:	str	d1, [x19]
   1a54c:	scvtf	d1, d1
   1a550:	fsub	d0, d0, d1
   1a554:	mov	x0, #0x848000000000        	// #145685290680320
   1a558:	movk	x0, #0x412e, lsl #48
   1a55c:	fmov	d1, x0
   1a560:	fmul	d0, d0, d1
   1a564:	fcvtzs	d0, d0
   1a568:	str	d0, [x19, #8]
   1a56c:	ldr	x19, [sp, #16]
   1a570:	ldp	x29, x30, [sp], #32
   1a574:	ret
   1a578:	mov	w2, w0
   1a57c:	mov	x0, x1
   1a580:	and	w1, w2, #0xf000
   1a584:	cmp	w1, #0x4, lsl #12
   1a588:	b.eq	1a5d0 <scols_init_debug@@SMARTCOLS_2.25+0x5ffc>  // b.none
   1a58c:	cmp	w1, #0xa, lsl #12
   1a590:	b.eq	1a6fc <scols_init_debug@@SMARTCOLS_2.25+0x6128>  // b.none
   1a594:	cmp	w1, #0x2, lsl #12
   1a598:	b.eq	1a70c <scols_init_debug@@SMARTCOLS_2.25+0x6138>  // b.none
   1a59c:	cmp	w1, #0x6, lsl #12
   1a5a0:	b.eq	1a71c <scols_init_debug@@SMARTCOLS_2.25+0x6148>  // b.none
   1a5a4:	cmp	w1, #0xc, lsl #12
   1a5a8:	b.eq	1a72c <scols_init_debug@@SMARTCOLS_2.25+0x6158>  // b.none
   1a5ac:	cmp	w1, #0x1, lsl #12
   1a5b0:	b.eq	1a73c <scols_init_debug@@SMARTCOLS_2.25+0x6168>  // b.none
   1a5b4:	mov	w3, #0x0                   	// #0
   1a5b8:	cmp	w1, #0x8, lsl #12
   1a5bc:	b.ne	1a5dc <scols_init_debug@@SMARTCOLS_2.25+0x6008>  // b.any
   1a5c0:	mov	w1, #0x2d                  	// #45
   1a5c4:	strb	w1, [x0]
   1a5c8:	mov	w3, #0x1                   	// #1
   1a5cc:	b	1a5dc <scols_init_debug@@SMARTCOLS_2.25+0x6008>
   1a5d0:	mov	w1, #0x64                  	// #100
   1a5d4:	strb	w1, [x0]
   1a5d8:	mov	w3, #0x1                   	// #1
   1a5dc:	tst	x2, #0x100
   1a5e0:	mov	w1, #0x72                  	// #114
   1a5e4:	mov	w4, #0x2d                  	// #45
   1a5e8:	csel	w1, w1, w4, ne  // ne = any
   1a5ec:	add	w4, w3, #0x1
   1a5f0:	and	x5, x3, #0xffff
   1a5f4:	strb	w1, [x0, x5]
   1a5f8:	tst	x2, #0x80
   1a5fc:	mov	w5, #0x77                  	// #119
   1a600:	mov	w1, #0x2d                  	// #45
   1a604:	csel	w5, w5, w1, ne  // ne = any
   1a608:	add	w1, w3, #0x2
   1a60c:	and	w1, w1, #0xffff
   1a610:	and	x4, x4, #0x3
   1a614:	strb	w5, [x0, x4]
   1a618:	tbz	w2, #11, 1a74c <scols_init_debug@@SMARTCOLS_2.25+0x6178>
   1a61c:	tst	x2, #0x40
   1a620:	mov	w5, #0x73                  	// #115
   1a624:	mov	w4, #0x53                  	// #83
   1a628:	csel	w5, w5, w4, ne  // ne = any
   1a62c:	add	w4, w3, #0x3
   1a630:	and	x1, x1, #0xffff
   1a634:	strb	w5, [x0, x1]
   1a638:	tst	x2, #0x20
   1a63c:	mov	w5, #0x72                  	// #114
   1a640:	mov	w1, #0x2d                  	// #45
   1a644:	csel	w5, w5, w1, ne  // ne = any
   1a648:	add	w1, w3, #0x4
   1a64c:	and	x4, x4, #0x7
   1a650:	strb	w5, [x0, x4]
   1a654:	tst	x2, #0x10
   1a658:	mov	w5, #0x77                  	// #119
   1a65c:	mov	w4, #0x2d                  	// #45
   1a660:	csel	w5, w5, w4, ne  // ne = any
   1a664:	add	w4, w3, #0x5
   1a668:	and	w4, w4, #0xffff
   1a66c:	and	x1, x1, #0xf
   1a670:	strb	w5, [x0, x1]
   1a674:	tbz	w2, #10, 1a760 <scols_init_debug@@SMARTCOLS_2.25+0x618c>
   1a678:	tst	x2, #0x8
   1a67c:	mov	w5, #0x73                  	// #115
   1a680:	mov	w1, #0x53                  	// #83
   1a684:	csel	w5, w5, w1, ne  // ne = any
   1a688:	add	w1, w3, #0x6
   1a68c:	and	x4, x4, #0xffff
   1a690:	strb	w5, [x0, x4]
   1a694:	tst	x2, #0x4
   1a698:	mov	w5, #0x72                  	// #114
   1a69c:	mov	w4, #0x2d                  	// #45
   1a6a0:	csel	w5, w5, w4, ne  // ne = any
   1a6a4:	add	w4, w3, #0x7
   1a6a8:	and	x1, x1, #0xf
   1a6ac:	strb	w5, [x0, x1]
   1a6b0:	tst	x2, #0x2
   1a6b4:	mov	w5, #0x77                  	// #119
   1a6b8:	mov	w1, #0x2d                  	// #45
   1a6bc:	csel	w5, w5, w1, ne  // ne = any
   1a6c0:	add	w1, w3, #0x8
   1a6c4:	and	w1, w1, #0xffff
   1a6c8:	and	x4, x4, #0xf
   1a6cc:	strb	w5, [x0, x4]
   1a6d0:	tbz	w2, #9, 1a774 <scols_init_debug@@SMARTCOLS_2.25+0x61a0>
   1a6d4:	tst	x2, #0x1
   1a6d8:	mov	w2, #0x74                  	// #116
   1a6dc:	mov	w4, #0x54                  	// #84
   1a6e0:	csel	w2, w2, w4, ne  // ne = any
   1a6e4:	and	x1, x1, #0xffff
   1a6e8:	strb	w2, [x0, x1]
   1a6ec:	add	w3, w3, #0x9
   1a6f0:	and	x3, x3, #0xffff
   1a6f4:	strb	wzr, [x0, x3]
   1a6f8:	ret
   1a6fc:	mov	w1, #0x6c                  	// #108
   1a700:	strb	w1, [x0]
   1a704:	mov	w3, #0x1                   	// #1
   1a708:	b	1a5dc <scols_init_debug@@SMARTCOLS_2.25+0x6008>
   1a70c:	mov	w1, #0x63                  	// #99
   1a710:	strb	w1, [x0]
   1a714:	mov	w3, #0x1                   	// #1
   1a718:	b	1a5dc <scols_init_debug@@SMARTCOLS_2.25+0x6008>
   1a71c:	mov	w1, #0x62                  	// #98
   1a720:	strb	w1, [x0]
   1a724:	mov	w3, #0x1                   	// #1
   1a728:	b	1a5dc <scols_init_debug@@SMARTCOLS_2.25+0x6008>
   1a72c:	mov	w1, #0x73                  	// #115
   1a730:	strb	w1, [x0]
   1a734:	mov	w3, #0x1                   	// #1
   1a738:	b	1a5dc <scols_init_debug@@SMARTCOLS_2.25+0x6008>
   1a73c:	mov	w1, #0x70                  	// #112
   1a740:	strb	w1, [x0]
   1a744:	mov	w3, #0x1                   	// #1
   1a748:	b	1a5dc <scols_init_debug@@SMARTCOLS_2.25+0x6008>
   1a74c:	tst	x2, #0x40
   1a750:	mov	w5, #0x78                  	// #120
   1a754:	mov	w4, #0x2d                  	// #45
   1a758:	csel	w5, w5, w4, ne  // ne = any
   1a75c:	b	1a62c <scols_init_debug@@SMARTCOLS_2.25+0x6058>
   1a760:	tst	x2, #0x8
   1a764:	mov	w5, #0x78                  	// #120
   1a768:	mov	w1, #0x2d                  	// #45
   1a76c:	csel	w5, w5, w1, ne  // ne = any
   1a770:	b	1a688 <scols_init_debug@@SMARTCOLS_2.25+0x60b4>
   1a774:	tst	x2, #0x1
   1a778:	mov	w2, #0x78                  	// #120
   1a77c:	mov	w4, #0x2d                  	// #45
   1a780:	csel	w2, w2, w4, ne  // ne = any
   1a784:	b	1a6e4 <scols_init_debug@@SMARTCOLS_2.25+0x6110>
   1a788:	stp	x29, x30, [sp, #-80]!
   1a78c:	mov	x29, sp
   1a790:	stp	x19, x20, [sp, #16]
   1a794:	add	x5, sp, #0x28
   1a798:	tbz	w0, #1, 1a7a8 <scols_init_debug@@SMARTCOLS_2.25+0x61d4>
   1a79c:	mov	w2, #0x20                  	// #32
   1a7a0:	strb	w2, [sp, #40]
   1a7a4:	add	x5, sp, #0x29
   1a7a8:	cmp	x1, #0x3ff
   1a7ac:	b.ls	1a93c <scols_init_debug@@SMARTCOLS_2.25+0x6368>  // b.plast
   1a7b0:	mov	x2, #0xfffff               	// #1048575
   1a7b4:	cmp	x1, x2
   1a7b8:	b.ls	1a854 <scols_init_debug@@SMARTCOLS_2.25+0x6280>  // b.plast
   1a7bc:	mov	x2, #0x3fffffff            	// #1073741823
   1a7c0:	cmp	x1, x2
   1a7c4:	b.ls	1a85c <scols_init_debug@@SMARTCOLS_2.25+0x6288>  // b.plast
   1a7c8:	mov	x2, #0xffffffffff          	// #1099511627775
   1a7cc:	cmp	x1, x2
   1a7d0:	b.ls	1a864 <scols_init_debug@@SMARTCOLS_2.25+0x6290>  // b.plast
   1a7d4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
   1a7d8:	cmp	x1, x2
   1a7dc:	b.ls	1a86c <scols_init_debug@@SMARTCOLS_2.25+0x6298>  // b.plast
   1a7e0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
   1a7e4:	cmp	x1, x2
   1a7e8:	mov	w19, #0x3c                  	// #60
   1a7ec:	mov	w2, #0x46                  	// #70
   1a7f0:	csel	w19, w19, w2, ls  // ls = plast
   1a7f4:	sub	w4, w19, #0xa
   1a7f8:	mov	w3, #0x6667                	// #26215
   1a7fc:	movk	w3, #0x6666, lsl #16
   1a800:	smull	x3, w4, w3
   1a804:	asr	x3, x3, #34
   1a808:	sub	w3, w3, w4, asr #31
   1a80c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a810:	add	x2, x2, #0x420
   1a814:	ldrsb	w3, [x2, w3, sxtw]
   1a818:	lsr	x20, x1, x4
   1a81c:	mov	x2, #0xffffffffffffffff    	// #-1
   1a820:	lsl	x2, x2, x4
   1a824:	bic	x1, x1, x2
   1a828:	strb	w3, [x5]
   1a82c:	and	w2, w0, #0x1
   1a830:	cmp	w3, #0x42
   1a834:	ccmp	w2, #0x0, #0x4, ne  // ne = any
   1a838:	b.eq	1a950 <scols_init_debug@@SMARTCOLS_2.25+0x637c>  // b.none
   1a83c:	mov	w2, #0x69                  	// #105
   1a840:	strb	w2, [x5, #1]
   1a844:	add	x2, x5, #0x3
   1a848:	mov	w3, #0x42                  	// #66
   1a84c:	strb	w3, [x5, #2]
   1a850:	b	1a954 <scols_init_debug@@SMARTCOLS_2.25+0x6380>
   1a854:	mov	w19, #0x14                  	// #20
   1a858:	b	1a7f4 <scols_init_debug@@SMARTCOLS_2.25+0x6220>
   1a85c:	mov	w19, #0x1e                  	// #30
   1a860:	b	1a7f4 <scols_init_debug@@SMARTCOLS_2.25+0x6220>
   1a864:	mov	w19, #0x28                  	// #40
   1a868:	b	1a7f4 <scols_init_debug@@SMARTCOLS_2.25+0x6220>
   1a86c:	mov	w19, #0x32                  	// #50
   1a870:	b	1a7f4 <scols_init_debug@@SMARTCOLS_2.25+0x6220>
   1a874:	sub	w19, w19, #0x14
   1a878:	lsr	x19, x1, x19
   1a87c:	add	x19, x19, #0x32
   1a880:	lsr	x19, x19, #2
   1a884:	mov	x0, #0xf5c3                	// #62915
   1a888:	movk	x0, #0x5c28, lsl #16
   1a88c:	movk	x0, #0xc28f, lsl #32
   1a890:	movk	x0, #0x28f5, lsl #48
   1a894:	umulh	x19, x19, x0
   1a898:	lsr	x19, x19, #2
   1a89c:	cmp	x19, #0xa
   1a8a0:	b.eq	1a8f0 <scols_init_debug@@SMARTCOLS_2.25+0x631c>  // b.none
   1a8a4:	cbz	x19, 1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x6320>
   1a8a8:	bl	7660 <localeconv@plt>
   1a8ac:	cbz	x0, 1a924 <scols_init_debug@@SMARTCOLS_2.25+0x6350>
   1a8b0:	ldr	x4, [x0]
   1a8b4:	cbz	x4, 1a930 <scols_init_debug@@SMARTCOLS_2.25+0x635c>
   1a8b8:	ldrsb	w1, [x4]
   1a8bc:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a8c0:	add	x0, x0, #0x5d0
   1a8c4:	cmp	w1, #0x0
   1a8c8:	csel	x4, x0, x4, eq  // eq = none
   1a8cc:	add	x6, sp, #0x28
   1a8d0:	mov	x5, x19
   1a8d4:	mov	w3, w20
   1a8d8:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a8dc:	add	x2, x2, #0x428
   1a8e0:	mov	x1, #0x20                  	// #32
   1a8e4:	add	x0, sp, #0x30
   1a8e8:	bl	7650 <snprintf@plt>
   1a8ec:	b	1a910 <scols_init_debug@@SMARTCOLS_2.25+0x633c>
   1a8f0:	add	w20, w20, #0x1
   1a8f4:	add	x4, sp, #0x28
   1a8f8:	mov	w3, w20
   1a8fc:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a900:	add	x2, x2, #0x438
   1a904:	mov	x1, #0x20                  	// #32
   1a908:	add	x0, sp, #0x30
   1a90c:	bl	7650 <snprintf@plt>
   1a910:	add	x0, sp, #0x30
   1a914:	bl	79f0 <strdup@plt>
   1a918:	ldp	x19, x20, [sp, #16]
   1a91c:	ldp	x29, x30, [sp], #80
   1a920:	ret
   1a924:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a928:	add	x4, x4, #0x5d0
   1a92c:	b	1a8cc <scols_init_debug@@SMARTCOLS_2.25+0x62f8>
   1a930:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1a934:	add	x4, x4, #0x5d0
   1a938:	b	1a8cc <scols_init_debug@@SMARTCOLS_2.25+0x62f8>
   1a93c:	mov	w20, w1
   1a940:	mov	w1, #0x42                  	// #66
   1a944:	strb	w1, [x5]
   1a948:	mov	w19, #0xa                   	// #10
   1a94c:	mov	x1, #0x0                   	// #0
   1a950:	add	x2, x5, #0x1
   1a954:	strb	wzr, [x2]
   1a958:	cbz	x1, 1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x6320>
   1a95c:	tbz	w0, #2, 1a874 <scols_init_debug@@SMARTCOLS_2.25+0x62a0>
   1a960:	sub	w19, w19, #0x14
   1a964:	lsr	x19, x1, x19
   1a968:	add	x19, x19, #0x5
   1a96c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   1a970:	movk	x0, #0xcccd
   1a974:	umulh	x19, x19, x0
   1a978:	lsr	x19, x19, #3
   1a97c:	umulh	x0, x19, x0
   1a980:	lsr	x0, x0, #3
   1a984:	add	x0, x0, x0, lsl #2
   1a988:	cmp	x19, x0, lsl #1
   1a98c:	b.ne	1a8a4 <scols_init_debug@@SMARTCOLS_2.25+0x62d0>  // b.any
   1a990:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
   1a994:	movk	x0, #0xcccd
   1a998:	umulh	x19, x19, x0
   1a99c:	lsr	x19, x19, #3
   1a9a0:	b	1a8a4 <scols_init_debug@@SMARTCOLS_2.25+0x62d0>
   1a9a4:	cbz	x0, 1aa84 <scols_init_debug@@SMARTCOLS_2.25+0x64b0>
   1a9a8:	stp	x29, x30, [sp, #-64]!
   1a9ac:	mov	x29, sp
   1a9b0:	stp	x19, x20, [sp, #16]
   1a9b4:	stp	x21, x22, [sp, #32]
   1a9b8:	stp	x23, x24, [sp, #48]
   1a9bc:	mov	x19, x0
   1a9c0:	mov	x24, x1
   1a9c4:	mov	x22, x2
   1a9c8:	mov	x23, x3
   1a9cc:	ldrsb	w4, [x0]
   1a9d0:	cbz	w4, 1aa8c <scols_init_debug@@SMARTCOLS_2.25+0x64b8>
   1a9d4:	cmp	x1, #0x0
   1a9d8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   1a9dc:	ccmp	x3, #0x0, #0x4, ne  // ne = any
   1a9e0:	b.eq	1aa94 <scols_init_debug@@SMARTCOLS_2.25+0x64c0>  // b.none
   1a9e4:	mov	x21, #0x0                   	// #0
   1a9e8:	mov	x0, #0x0                   	// #0
   1a9ec:	b	1aa44 <scols_init_debug@@SMARTCOLS_2.25+0x6470>
   1a9f0:	ldrsb	w1, [x19, #1]
   1a9f4:	mov	x20, x19
   1a9f8:	cbnz	w1, 1aa00 <scols_init_debug@@SMARTCOLS_2.25+0x642c>
   1a9fc:	add	x20, x19, #0x1
   1aa00:	cmp	x0, #0x0
   1aa04:	ccmp	x20, #0x0, #0x4, ne  // ne = any
   1aa08:	b.eq	1aa3c <scols_init_debug@@SMARTCOLS_2.25+0x6468>  // b.none
   1aa0c:	cmp	x0, x20
   1aa10:	b.cs	1aaa4 <scols_init_debug@@SMARTCOLS_2.25+0x64d0>  // b.hs, b.nlast
   1aa14:	sub	x1, x20, x0
   1aa18:	blr	x23
   1aa1c:	cmn	w0, #0x1
   1aa20:	b.eq	1aa70 <scols_init_debug@@SMARTCOLS_2.25+0x649c>  // b.none
   1aa24:	add	x1, x21, #0x1
   1aa28:	str	w0, [x24, x21, lsl #2]
   1aa2c:	ldrsb	w0, [x20]
   1aa30:	cbz	w0, 1aa68 <scols_init_debug@@SMARTCOLS_2.25+0x6494>
   1aa34:	mov	x21, x1
   1aa38:	mov	x0, #0x0                   	// #0
   1aa3c:	ldrsb	w4, [x19, #1]!
   1aa40:	cbz	w4, 1aa6c <scols_init_debug@@SMARTCOLS_2.25+0x6498>
   1aa44:	cmp	x22, x21
   1aa48:	b.ls	1aa9c <scols_init_debug@@SMARTCOLS_2.25+0x64c8>  // b.plast
   1aa4c:	cmp	x0, #0x0
   1aa50:	csel	x0, x0, x19, ne  // ne = any
   1aa54:	cmp	w4, #0x2c
   1aa58:	b.eq	1a9f0 <scols_init_debug@@SMARTCOLS_2.25+0x641c>  // b.none
   1aa5c:	ldrsb	w1, [x19, #1]
   1aa60:	cbz	w1, 1a9fc <scols_init_debug@@SMARTCOLS_2.25+0x6428>
   1aa64:	b	1aa3c <scols_init_debug@@SMARTCOLS_2.25+0x6468>
   1aa68:	mov	x21, x1
   1aa6c:	mov	w0, w21
   1aa70:	ldp	x19, x20, [sp, #16]
   1aa74:	ldp	x21, x22, [sp, #32]
   1aa78:	ldp	x23, x24, [sp, #48]
   1aa7c:	ldp	x29, x30, [sp], #64
   1aa80:	ret
   1aa84:	mov	w0, #0xffffffff            	// #-1
   1aa88:	ret
   1aa8c:	mov	w0, #0xffffffff            	// #-1
   1aa90:	b	1aa70 <scols_init_debug@@SMARTCOLS_2.25+0x649c>
   1aa94:	mov	w0, #0xffffffff            	// #-1
   1aa98:	b	1aa70 <scols_init_debug@@SMARTCOLS_2.25+0x649c>
   1aa9c:	mov	w0, #0xfffffffe            	// #-2
   1aaa0:	b	1aa70 <scols_init_debug@@SMARTCOLS_2.25+0x649c>
   1aaa4:	mov	w0, #0xffffffff            	// #-1
   1aaa8:	b	1aa70 <scols_init_debug@@SMARTCOLS_2.25+0x649c>
   1aaac:	cbz	x0, 1ab24 <scols_init_debug@@SMARTCOLS_2.25+0x6550>
   1aab0:	stp	x29, x30, [sp, #-32]!
   1aab4:	mov	x29, sp
   1aab8:	str	x19, [sp, #16]
   1aabc:	mov	x19, x3
   1aac0:	mov	x3, x4
   1aac4:	ldrsb	w4, [x0]
   1aac8:	cmp	x19, #0x0
   1aacc:	ccmp	w4, #0x0, #0x4, ne  // ne = any
   1aad0:	b.eq	1ab2c <scols_init_debug@@SMARTCOLS_2.25+0x6558>  // b.none
   1aad4:	ldr	x5, [x19]
   1aad8:	cmp	x5, x2
   1aadc:	b.hi	1ab34 <scols_init_debug@@SMARTCOLS_2.25+0x6560>  // b.pmore
   1aae0:	cmp	w4, #0x2b
   1aae4:	b.eq	1ab1c <scols_init_debug@@SMARTCOLS_2.25+0x6548>  // b.none
   1aae8:	str	xzr, [x19]
   1aaec:	ldr	x4, [x19]
   1aaf0:	sub	x2, x2, x4
   1aaf4:	add	x1, x1, x4, lsl #2
   1aaf8:	bl	1a9a4 <scols_init_debug@@SMARTCOLS_2.25+0x63d0>
   1aafc:	cmp	w0, #0x0
   1ab00:	b.le	1ab10 <scols_init_debug@@SMARTCOLS_2.25+0x653c>
   1ab04:	ldr	x1, [x19]
   1ab08:	add	x1, x1, w0, sxtw
   1ab0c:	str	x1, [x19]
   1ab10:	ldr	x19, [sp, #16]
   1ab14:	ldp	x29, x30, [sp], #32
   1ab18:	ret
   1ab1c:	add	x0, x0, #0x1
   1ab20:	b	1aaec <scols_init_debug@@SMARTCOLS_2.25+0x6518>
   1ab24:	mov	w0, #0xffffffff            	// #-1
   1ab28:	ret
   1ab2c:	mov	w0, #0xffffffff            	// #-1
   1ab30:	b	1ab10 <scols_init_debug@@SMARTCOLS_2.25+0x653c>
   1ab34:	mov	w0, #0xffffffff            	// #-1
   1ab38:	b	1ab10 <scols_init_debug@@SMARTCOLS_2.25+0x653c>
   1ab3c:	cmp	x2, #0x0
   1ab40:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   1ab44:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   1ab48:	b.eq	1ac24 <scols_init_debug@@SMARTCOLS_2.25+0x6650>  // b.none
   1ab4c:	stp	x29, x30, [sp, #-64]!
   1ab50:	mov	x29, sp
   1ab54:	stp	x19, x20, [sp, #16]
   1ab58:	stp	x21, x22, [sp, #32]
   1ab5c:	str	x23, [sp, #48]
   1ab60:	mov	x19, x0
   1ab64:	mov	x21, x1
   1ab68:	mov	x22, x2
   1ab6c:	mov	x0, #0x0                   	// #0
   1ab70:	mov	w23, #0x1                   	// #1
   1ab74:	b	1abe8 <scols_init_debug@@SMARTCOLS_2.25+0x6614>
   1ab78:	ldrsb	w1, [x19, #1]
   1ab7c:	mov	x20, x19
   1ab80:	cbnz	w1, 1ab88 <scols_init_debug@@SMARTCOLS_2.25+0x65b4>
   1ab84:	add	x20, x19, #0x1
   1ab88:	cmp	x0, #0x0
   1ab8c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
   1ab90:	b.eq	1abe4 <scols_init_debug@@SMARTCOLS_2.25+0x6610>  // b.none
   1ab94:	cmp	x0, x20
   1ab98:	b.cs	1ac2c <scols_init_debug@@SMARTCOLS_2.25+0x6658>  // b.hs, b.nlast
   1ab9c:	sub	x1, x20, x0
   1aba0:	blr	x22
   1aba4:	tbnz	w0, #31, 1ac10 <scols_init_debug@@SMARTCOLS_2.25+0x663c>
   1aba8:	add	w1, w0, #0x7
   1abac:	cmp	w0, #0x0
   1abb0:	csel	w1, w1, w0, lt  // lt = tstop
   1abb4:	asr	w1, w1, #3
   1abb8:	negs	w3, w0
   1abbc:	and	w0, w0, #0x7
   1abc0:	and	w3, w3, #0x7
   1abc4:	csneg	w0, w0, w3, mi  // mi = first
   1abc8:	lsl	w3, w23, w0
   1abcc:	ldrb	w0, [x21, w1, sxtw]
   1abd0:	orr	w3, w3, w0
   1abd4:	strb	w3, [x21, w1, sxtw]
   1abd8:	ldrsb	w0, [x20]
   1abdc:	cbz	w0, 1ac34 <scols_init_debug@@SMARTCOLS_2.25+0x6660>
   1abe0:	mov	x0, #0x0                   	// #0
   1abe4:	add	x19, x19, #0x1
   1abe8:	ldrsb	w1, [x19]
   1abec:	cbz	w1, 1ac0c <scols_init_debug@@SMARTCOLS_2.25+0x6638>
   1abf0:	cmp	x0, #0x0
   1abf4:	csel	x0, x0, x19, ne  // ne = any
   1abf8:	cmp	w1, #0x2c
   1abfc:	b.eq	1ab78 <scols_init_debug@@SMARTCOLS_2.25+0x65a4>  // b.none
   1ac00:	ldrsb	w1, [x19, #1]
   1ac04:	cbz	w1, 1ab84 <scols_init_debug@@SMARTCOLS_2.25+0x65b0>
   1ac08:	b	1abe4 <scols_init_debug@@SMARTCOLS_2.25+0x6610>
   1ac0c:	mov	w0, #0x0                   	// #0
   1ac10:	ldp	x19, x20, [sp, #16]
   1ac14:	ldp	x21, x22, [sp, #32]
   1ac18:	ldr	x23, [sp, #48]
   1ac1c:	ldp	x29, x30, [sp], #64
   1ac20:	ret
   1ac24:	mov	w0, #0xffffffea            	// #-22
   1ac28:	ret
   1ac2c:	mov	w0, #0xffffffff            	// #-1
   1ac30:	b	1ac10 <scols_init_debug@@SMARTCOLS_2.25+0x663c>
   1ac34:	mov	w0, #0x0                   	// #0
   1ac38:	b	1ac10 <scols_init_debug@@SMARTCOLS_2.25+0x663c>
   1ac3c:	cmp	x2, #0x0
   1ac40:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   1ac44:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   1ac48:	b.eq	1acf4 <scols_init_debug@@SMARTCOLS_2.25+0x6720>  // b.none
   1ac4c:	stp	x29, x30, [sp, #-48]!
   1ac50:	mov	x29, sp
   1ac54:	stp	x19, x20, [sp, #16]
   1ac58:	stp	x21, x22, [sp, #32]
   1ac5c:	mov	x19, x0
   1ac60:	mov	x21, x1
   1ac64:	mov	x22, x2
   1ac68:	mov	x0, #0x0                   	// #0
   1ac6c:	b	1acbc <scols_init_debug@@SMARTCOLS_2.25+0x66e8>
   1ac70:	ldrsb	w1, [x19, #1]
   1ac74:	mov	x20, x19
   1ac78:	cbnz	w1, 1ac80 <scols_init_debug@@SMARTCOLS_2.25+0x66ac>
   1ac7c:	add	x20, x19, #0x1
   1ac80:	cmp	x0, #0x0
   1ac84:	ccmp	x20, #0x0, #0x4, ne  // ne = any
   1ac88:	b.eq	1acb8 <scols_init_debug@@SMARTCOLS_2.25+0x66e4>  // b.none
   1ac8c:	cmp	x0, x20
   1ac90:	b.cs	1acfc <scols_init_debug@@SMARTCOLS_2.25+0x6728>  // b.hs, b.nlast
   1ac94:	sub	x1, x20, x0
   1ac98:	blr	x22
   1ac9c:	tbnz	x0, #63, 1ace4 <scols_init_debug@@SMARTCOLS_2.25+0x6710>
   1aca0:	ldr	x3, [x21]
   1aca4:	orr	x0, x3, x0
   1aca8:	str	x0, [x21]
   1acac:	ldrsb	w0, [x20]
   1acb0:	cbz	w0, 1ad04 <scols_init_debug@@SMARTCOLS_2.25+0x6730>
   1acb4:	mov	x0, #0x0                   	// #0
   1acb8:	add	x19, x19, #0x1
   1acbc:	ldrsb	w3, [x19]
   1acc0:	cbz	w3, 1ace0 <scols_init_debug@@SMARTCOLS_2.25+0x670c>
   1acc4:	cmp	x0, #0x0
   1acc8:	csel	x0, x0, x19, ne  // ne = any
   1accc:	cmp	w3, #0x2c
   1acd0:	b.eq	1ac70 <scols_init_debug@@SMARTCOLS_2.25+0x669c>  // b.none
   1acd4:	ldrsb	w1, [x19, #1]
   1acd8:	cbz	w1, 1ac7c <scols_init_debug@@SMARTCOLS_2.25+0x66a8>
   1acdc:	b	1acb8 <scols_init_debug@@SMARTCOLS_2.25+0x66e4>
   1ace0:	mov	w0, #0x0                   	// #0
   1ace4:	ldp	x19, x20, [sp, #16]
   1ace8:	ldp	x21, x22, [sp, #32]
   1acec:	ldp	x29, x30, [sp], #48
   1acf0:	ret
   1acf4:	mov	w0, #0xffffffea            	// #-22
   1acf8:	ret
   1acfc:	mov	w0, #0xffffffff            	// #-1
   1ad00:	b	1ace4 <scols_init_debug@@SMARTCOLS_2.25+0x6710>
   1ad04:	mov	w0, #0x0                   	// #0
   1ad08:	b	1ace4 <scols_init_debug@@SMARTCOLS_2.25+0x6710>
   1ad0c:	stp	x29, x30, [sp, #-80]!
   1ad10:	mov	x29, sp
   1ad14:	str	xzr, [sp, #72]
   1ad18:	cbz	x0, 1ae64 <scols_init_debug@@SMARTCOLS_2.25+0x6890>
   1ad1c:	stp	x19, x20, [sp, #16]
   1ad20:	stp	x21, x22, [sp, #32]
   1ad24:	str	x23, [sp, #48]
   1ad28:	mov	x19, x0
   1ad2c:	mov	x23, x1
   1ad30:	mov	x20, x2
   1ad34:	mov	w21, w3
   1ad38:	str	w3, [x1]
   1ad3c:	str	w3, [x2]
   1ad40:	bl	80a0 <__errno_location@plt>
   1ad44:	mov	x22, x0
   1ad48:	str	wzr, [x0]
   1ad4c:	ldrsb	w0, [x19]
   1ad50:	cmp	w0, #0x3a
   1ad54:	b.eq	1adb0 <scols_init_debug@@SMARTCOLS_2.25+0x67dc>  // b.none
   1ad58:	mov	w2, #0xa                   	// #10
   1ad5c:	add	x1, sp, #0x48
   1ad60:	mov	x0, x19
   1ad64:	bl	7bd0 <strtol@plt>
   1ad68:	str	w0, [x23]
   1ad6c:	str	w0, [x20]
   1ad70:	ldr	w0, [x22]
   1ad74:	cbnz	w0, 1ae94 <scols_init_debug@@SMARTCOLS_2.25+0x68c0>
   1ad78:	ldr	x1, [sp, #72]
   1ad7c:	cmp	x1, #0x0
   1ad80:	ccmp	x1, x19, #0x4, ne  // ne = any
   1ad84:	b.eq	1aea8 <scols_init_debug@@SMARTCOLS_2.25+0x68d4>  // b.none
   1ad88:	ldrsb	w2, [x1]
   1ad8c:	cmp	w2, #0x3a
   1ad90:	b.eq	1adf8 <scols_init_debug@@SMARTCOLS_2.25+0x6824>  // b.none
   1ad94:	cmp	w2, #0x2d
   1ad98:	b.eq	1ae14 <scols_init_debug@@SMARTCOLS_2.25+0x6840>  // b.none
   1ad9c:	ldp	x19, x20, [sp, #16]
   1ada0:	ldp	x21, x22, [sp, #32]
   1ada4:	ldr	x23, [sp, #48]
   1ada8:	ldp	x29, x30, [sp], #80
   1adac:	ret
   1adb0:	add	x19, x19, #0x1
   1adb4:	mov	w2, #0xa                   	// #10
   1adb8:	add	x1, sp, #0x48
   1adbc:	mov	x0, x19
   1adc0:	bl	7bd0 <strtol@plt>
   1adc4:	str	w0, [x20]
   1adc8:	ldr	w0, [x22]
   1adcc:	cbnz	w0, 1ae6c <scols_init_debug@@SMARTCOLS_2.25+0x6898>
   1add0:	ldr	x0, [sp, #72]
   1add4:	cbz	x0, 1ae80 <scols_init_debug@@SMARTCOLS_2.25+0x68ac>
   1add8:	ldrsb	w1, [x0]
   1addc:	cmp	w1, #0x0
   1ade0:	ccmp	x0, x19, #0x4, eq  // eq = none
   1ade4:	csetm	w0, eq  // eq = none
   1ade8:	ldp	x19, x20, [sp, #16]
   1adec:	ldp	x21, x22, [sp, #32]
   1adf0:	ldr	x23, [sp, #48]
   1adf4:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1adf8:	ldrsb	w2, [x1, #1]
   1adfc:	cbnz	w2, 1ae14 <scols_init_debug@@SMARTCOLS_2.25+0x6840>
   1ae00:	str	w21, [x20]
   1ae04:	ldp	x19, x20, [sp, #16]
   1ae08:	ldp	x21, x22, [sp, #32]
   1ae0c:	ldr	x23, [sp, #48]
   1ae10:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1ae14:	add	x19, x1, #0x1
   1ae18:	str	xzr, [sp, #72]
   1ae1c:	str	wzr, [x22]
   1ae20:	mov	w2, #0xa                   	// #10
   1ae24:	add	x1, sp, #0x48
   1ae28:	mov	x0, x19
   1ae2c:	bl	7bd0 <strtol@plt>
   1ae30:	str	w0, [x20]
   1ae34:	ldr	w0, [x22]
   1ae38:	cbnz	w0, 1aebc <scols_init_debug@@SMARTCOLS_2.25+0x68e8>
   1ae3c:	ldr	x0, [sp, #72]
   1ae40:	cbz	x0, 1aed0 <scols_init_debug@@SMARTCOLS_2.25+0x68fc>
   1ae44:	ldrsb	w1, [x0]
   1ae48:	cmp	w1, #0x0
   1ae4c:	ccmp	x0, x19, #0x4, eq  // eq = none
   1ae50:	csetm	w0, eq  // eq = none
   1ae54:	ldp	x19, x20, [sp, #16]
   1ae58:	ldp	x21, x22, [sp, #32]
   1ae5c:	ldr	x23, [sp, #48]
   1ae60:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1ae64:	mov	w0, #0x0                   	// #0
   1ae68:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1ae6c:	mov	w0, #0xffffffff            	// #-1
   1ae70:	ldp	x19, x20, [sp, #16]
   1ae74:	ldp	x21, x22, [sp, #32]
   1ae78:	ldr	x23, [sp, #48]
   1ae7c:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1ae80:	mov	w0, #0xffffffff            	// #-1
   1ae84:	ldp	x19, x20, [sp, #16]
   1ae88:	ldp	x21, x22, [sp, #32]
   1ae8c:	ldr	x23, [sp, #48]
   1ae90:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1ae94:	mov	w0, #0xffffffff            	// #-1
   1ae98:	ldp	x19, x20, [sp, #16]
   1ae9c:	ldp	x21, x22, [sp, #32]
   1aea0:	ldr	x23, [sp, #48]
   1aea4:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1aea8:	mov	w0, #0xffffffff            	// #-1
   1aeac:	ldp	x19, x20, [sp, #16]
   1aeb0:	ldp	x21, x22, [sp, #32]
   1aeb4:	ldr	x23, [sp, #48]
   1aeb8:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1aebc:	mov	w0, #0xffffffff            	// #-1
   1aec0:	ldp	x19, x20, [sp, #16]
   1aec4:	ldp	x21, x22, [sp, #32]
   1aec8:	ldr	x23, [sp, #48]
   1aecc:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1aed0:	mov	w0, #0xffffffff            	// #-1
   1aed4:	ldp	x19, x20, [sp, #16]
   1aed8:	ldp	x21, x22, [sp, #32]
   1aedc:	ldr	x23, [sp, #48]
   1aee0:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x67d4>
   1aee4:	cmp	x0, #0x0
   1aee8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   1aeec:	b.eq	1afb4 <scols_init_debug@@SMARTCOLS_2.25+0x69e0>  // b.none
   1aef0:	stp	x29, x30, [sp, #-80]!
   1aef4:	mov	x29, sp
   1aef8:	stp	x19, x20, [sp, #16]
   1aefc:	stp	x21, x22, [sp, #32]
   1af00:	stp	x23, x24, [sp, #48]
   1af04:	mov	x20, x1
   1af08:	add	x24, sp, #0x40
   1af0c:	add	x23, sp, #0x48
   1af10:	b	1af40 <scols_init_debug@@SMARTCOLS_2.25+0x696c>
   1af14:	cmp	x19, #0x0
   1af18:	ccmp	x20, #0x0, #0x4, ne  // ne = any
   1af1c:	ccmp	x21, x22, #0x0, ne  // ne = any
   1af20:	b.ne	1af9c <scols_init_debug@@SMARTCOLS_2.25+0x69c8>  // b.any
   1af24:	mov	x2, x21
   1af28:	mov	x1, x20
   1af2c:	mov	x0, x19
   1af30:	bl	7850 <strncmp@plt>
   1af34:	cbnz	w0, 1af9c <scols_init_debug@@SMARTCOLS_2.25+0x69c8>
   1af38:	add	x0, x19, x21
   1af3c:	add	x20, x20, x22
   1af40:	mov	x1, x24
   1af44:	bl	19684 <scols_init_debug@@SMARTCOLS_2.25+0x50b0>
   1af48:	mov	x19, x0
   1af4c:	mov	x1, x23
   1af50:	mov	x0, x20
   1af54:	bl	19684 <scols_init_debug@@SMARTCOLS_2.25+0x50b0>
   1af58:	mov	x20, x0
   1af5c:	ldr	x21, [sp, #64]
   1af60:	ldr	x22, [sp, #72]
   1af64:	adds	x0, x21, x22
   1af68:	b.eq	1af94 <scols_init_debug@@SMARTCOLS_2.25+0x69c0>  // b.none
   1af6c:	cmp	x0, #0x1
   1af70:	b.ne	1af14 <scols_init_debug@@SMARTCOLS_2.25+0x6940>  // b.any
   1af74:	cbz	x19, 1af84 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>
   1af78:	ldrsb	w0, [x19]
   1af7c:	cmp	w0, #0x2f
   1af80:	b.eq	1af94 <scols_init_debug@@SMARTCOLS_2.25+0x69c0>  // b.none
   1af84:	cbz	x20, 1af9c <scols_init_debug@@SMARTCOLS_2.25+0x69c8>
   1af88:	ldrsb	w0, [x20]
   1af8c:	cmp	w0, #0x2f
   1af90:	b.ne	1af14 <scols_init_debug@@SMARTCOLS_2.25+0x6940>  // b.any
   1af94:	mov	w0, #0x1                   	// #1
   1af98:	b	1afa0 <scols_init_debug@@SMARTCOLS_2.25+0x69cc>
   1af9c:	mov	w0, #0x0                   	// #0
   1afa0:	ldp	x19, x20, [sp, #16]
   1afa4:	ldp	x21, x22, [sp, #32]
   1afa8:	ldp	x23, x24, [sp, #48]
   1afac:	ldp	x29, x30, [sp], #80
   1afb0:	ret
   1afb4:	mov	w0, #0x0                   	// #0
   1afb8:	ret
   1afbc:	stp	x29, x30, [sp, #-64]!
   1afc0:	mov	x29, sp
   1afc4:	stp	x19, x20, [sp, #16]
   1afc8:	mov	x19, x0
   1afcc:	orr	x0, x0, x1
   1afd0:	cbz	x0, 1b054 <scols_init_debug@@SMARTCOLS_2.25+0x6a80>
   1afd4:	stp	x21, x22, [sp, #32]
   1afd8:	mov	x21, x1
   1afdc:	mov	x22, x2
   1afe0:	cbz	x19, 1b068 <scols_init_debug@@SMARTCOLS_2.25+0x6a94>
   1afe4:	cbz	x1, 1b080 <scols_init_debug@@SMARTCOLS_2.25+0x6aac>
   1afe8:	stp	x23, x24, [sp, #48]
   1afec:	mov	x0, x19
   1aff0:	bl	7380 <strlen@plt>
   1aff4:	mov	x23, x0
   1aff8:	mvn	x0, x0
   1affc:	mov	x20, #0x0                   	// #0
   1b000:	cmp	x0, x22
   1b004:	b.cc	1b094 <scols_init_debug@@SMARTCOLS_2.25+0x6ac0>  // b.lo, b.ul, b.last
   1b008:	add	x24, x23, x22
   1b00c:	add	x0, x24, #0x1
   1b010:	bl	7760 <malloc@plt>
   1b014:	mov	x20, x0
   1b018:	cbz	x0, 1b0a0 <scols_init_debug@@SMARTCOLS_2.25+0x6acc>
   1b01c:	mov	x2, x23
   1b020:	mov	x1, x19
   1b024:	bl	72c0 <memcpy@plt>
   1b028:	mov	x2, x22
   1b02c:	mov	x1, x21
   1b030:	add	x0, x20, x23
   1b034:	bl	72c0 <memcpy@plt>
   1b038:	strb	wzr, [x20, x24]
   1b03c:	ldp	x21, x22, [sp, #32]
   1b040:	ldp	x23, x24, [sp, #48]
   1b044:	mov	x0, x20
   1b048:	ldp	x19, x20, [sp, #16]
   1b04c:	ldp	x29, x30, [sp], #64
   1b050:	ret
   1b054:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1b058:	add	x0, x0, #0x590
   1b05c:	bl	79f0 <strdup@plt>
   1b060:	mov	x20, x0
   1b064:	b	1b044 <scols_init_debug@@SMARTCOLS_2.25+0x6a70>
   1b068:	mov	x1, x2
   1b06c:	mov	x0, x21
   1b070:	bl	7d10 <strndup@plt>
   1b074:	mov	x20, x0
   1b078:	ldp	x21, x22, [sp, #32]
   1b07c:	b	1b044 <scols_init_debug@@SMARTCOLS_2.25+0x6a70>
   1b080:	mov	x0, x19
   1b084:	bl	79f0 <strdup@plt>
   1b088:	mov	x20, x0
   1b08c:	ldp	x21, x22, [sp, #32]
   1b090:	b	1b044 <scols_init_debug@@SMARTCOLS_2.25+0x6a70>
   1b094:	ldp	x21, x22, [sp, #32]
   1b098:	ldp	x23, x24, [sp, #48]
   1b09c:	b	1b044 <scols_init_debug@@SMARTCOLS_2.25+0x6a70>
   1b0a0:	ldp	x21, x22, [sp, #32]
   1b0a4:	ldp	x23, x24, [sp, #48]
   1b0a8:	b	1b044 <scols_init_debug@@SMARTCOLS_2.25+0x6a70>
   1b0ac:	stp	x29, x30, [sp, #-32]!
   1b0b0:	mov	x29, sp
   1b0b4:	stp	x19, x20, [sp, #16]
   1b0b8:	mov	x20, x0
   1b0bc:	mov	x19, x1
   1b0c0:	mov	x2, #0x0                   	// #0
   1b0c4:	cbz	x1, 1b0d4 <scols_init_debug@@SMARTCOLS_2.25+0x6b00>
   1b0c8:	mov	x0, x1
   1b0cc:	bl	7380 <strlen@plt>
   1b0d0:	mov	x2, x0
   1b0d4:	mov	x1, x19
   1b0d8:	mov	x0, x20
   1b0dc:	bl	1afbc <scols_init_debug@@SMARTCOLS_2.25+0x69e8>
   1b0e0:	ldp	x19, x20, [sp, #16]
   1b0e4:	ldp	x29, x30, [sp], #32
   1b0e8:	ret
   1b0ec:	stp	x29, x30, [sp, #-288]!
   1b0f0:	mov	x29, sp
   1b0f4:	str	x19, [sp, #16]
   1b0f8:	mov	x19, x0
   1b0fc:	str	x2, [sp, #240]
   1b100:	str	x3, [sp, #248]
   1b104:	str	x4, [sp, #256]
   1b108:	str	x5, [sp, #264]
   1b10c:	str	x6, [sp, #272]
   1b110:	str	x7, [sp, #280]
   1b114:	str	q0, [sp, #112]
   1b118:	str	q1, [sp, #128]
   1b11c:	str	q2, [sp, #144]
   1b120:	str	q3, [sp, #160]
   1b124:	str	q4, [sp, #176]
   1b128:	str	q5, [sp, #192]
   1b12c:	str	q6, [sp, #208]
   1b130:	str	q7, [sp, #224]
   1b134:	add	x0, sp, #0x120
   1b138:	str	x0, [sp, #80]
   1b13c:	str	x0, [sp, #88]
   1b140:	add	x0, sp, #0xf0
   1b144:	str	x0, [sp, #96]
   1b148:	mov	w0, #0xffffffd0            	// #-48
   1b14c:	str	w0, [sp, #104]
   1b150:	mov	w0, #0xffffff80            	// #-128
   1b154:	str	w0, [sp, #108]
   1b158:	ldp	x2, x3, [sp, #80]
   1b15c:	stp	x2, x3, [sp, #32]
   1b160:	ldp	x2, x3, [sp, #96]
   1b164:	stp	x2, x3, [sp, #48]
   1b168:	add	x2, sp, #0x20
   1b16c:	add	x0, sp, #0x48
   1b170:	bl	7cb0 <vasprintf@plt>
   1b174:	tbnz	w0, #31, 1b1a4 <scols_init_debug@@SMARTCOLS_2.25+0x6bd0>
   1b178:	sxtw	x2, w0
   1b17c:	ldr	x1, [sp, #72]
   1b180:	mov	x0, x19
   1b184:	bl	1afbc <scols_init_debug@@SMARTCOLS_2.25+0x69e8>
   1b188:	mov	x19, x0
   1b18c:	ldr	x0, [sp, #72]
   1b190:	bl	7c20 <free@plt>
   1b194:	mov	x0, x19
   1b198:	ldr	x19, [sp, #16]
   1b19c:	ldp	x29, x30, [sp], #288
   1b1a0:	ret
   1b1a4:	mov	x19, #0x0                   	// #0
   1b1a8:	b	1b194 <scols_init_debug@@SMARTCOLS_2.25+0x6bc0>
   1b1ac:	stp	x29, x30, [sp, #-80]!
   1b1b0:	mov	x29, sp
   1b1b4:	stp	x19, x20, [sp, #16]
   1b1b8:	stp	x21, x22, [sp, #32]
   1b1bc:	mov	x19, x0
   1b1c0:	ldr	x21, [x0]
   1b1c4:	ldrsb	w0, [x21]
   1b1c8:	cbz	w0, 1b2fc <scols_init_debug@@SMARTCOLS_2.25+0x6d28>
   1b1cc:	stp	x23, x24, [sp, #48]
   1b1d0:	mov	x24, x1
   1b1d4:	mov	x22, x2
   1b1d8:	mov	w23, w3
   1b1dc:	mov	x1, x2
   1b1e0:	mov	x0, x21
   1b1e4:	bl	7d20 <strspn@plt>
   1b1e8:	add	x20, x21, x0
   1b1ec:	ldrsb	w21, [x21, x0]
   1b1f0:	cbz	w21, 1b268 <scols_init_debug@@SMARTCOLS_2.25+0x6c94>
   1b1f4:	cbz	w23, 1b2cc <scols_init_debug@@SMARTCOLS_2.25+0x6cf8>
   1b1f8:	mov	w1, w21
   1b1fc:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b200:	add	x0, x0, #0x440
   1b204:	bl	7d30 <strchr@plt>
   1b208:	cbz	x0, 1b288 <scols_init_debug@@SMARTCOLS_2.25+0x6cb4>
   1b20c:	strb	w21, [sp, #72]
   1b210:	strb	wzr, [sp, #73]
   1b214:	add	x23, x20, #0x1
   1b218:	add	x1, sp, #0x48
   1b21c:	mov	x0, x23
   1b220:	bl	196f8 <scols_init_debug@@SMARTCOLS_2.25+0x5124>
   1b224:	str	x0, [x24]
   1b228:	add	x1, x20, x0
   1b22c:	ldrsb	w1, [x1, #1]
   1b230:	cmp	w1, #0x0
   1b234:	ccmp	w21, w1, #0x0, ne  // ne = any
   1b238:	b.ne	1b278 <scols_init_debug@@SMARTCOLS_2.25+0x6ca4>  // b.any
   1b23c:	add	x0, x0, #0x2
   1b240:	add	x21, x20, x0
   1b244:	ldrsb	w1, [x20, x0]
   1b248:	cbz	w1, 1b258 <scols_init_debug@@SMARTCOLS_2.25+0x6c84>
   1b24c:	mov	x0, x22
   1b250:	bl	7d30 <strchr@plt>
   1b254:	cbz	x0, 1b278 <scols_init_debug@@SMARTCOLS_2.25+0x6ca4>
   1b258:	str	x21, [x19]
   1b25c:	mov	x20, x23
   1b260:	ldp	x23, x24, [sp, #48]
   1b264:	b	1b2e8 <scols_init_debug@@SMARTCOLS_2.25+0x6d14>
   1b268:	str	x20, [x19]
   1b26c:	mov	x20, #0x0                   	// #0
   1b270:	ldp	x23, x24, [sp, #48]
   1b274:	b	1b2e8 <scols_init_debug@@SMARTCOLS_2.25+0x6d14>
   1b278:	str	x20, [x19]
   1b27c:	mov	x20, #0x0                   	// #0
   1b280:	ldp	x23, x24, [sp, #48]
   1b284:	b	1b2e8 <scols_init_debug@@SMARTCOLS_2.25+0x6d14>
   1b288:	mov	x1, x22
   1b28c:	mov	x0, x20
   1b290:	bl	196f8 <scols_init_debug@@SMARTCOLS_2.25+0x5124>
   1b294:	str	x0, [x24]
   1b298:	add	x21, x20, x0
   1b29c:	ldrsb	w1, [x20, x0]
   1b2a0:	cbz	w1, 1b2b0 <scols_init_debug@@SMARTCOLS_2.25+0x6cdc>
   1b2a4:	mov	x0, x22
   1b2a8:	bl	7d30 <strchr@plt>
   1b2ac:	cbz	x0, 1b2bc <scols_init_debug@@SMARTCOLS_2.25+0x6ce8>
   1b2b0:	str	x21, [x19]
   1b2b4:	ldp	x23, x24, [sp, #48]
   1b2b8:	b	1b2e8 <scols_init_debug@@SMARTCOLS_2.25+0x6d14>
   1b2bc:	str	x20, [x19]
   1b2c0:	mov	x20, x0
   1b2c4:	ldp	x23, x24, [sp, #48]
   1b2c8:	b	1b2e8 <scols_init_debug@@SMARTCOLS_2.25+0x6d14>
   1b2cc:	mov	x1, x22
   1b2d0:	mov	x0, x20
   1b2d4:	bl	8050 <strcspn@plt>
   1b2d8:	str	x0, [x24]
   1b2dc:	add	x0, x20, x0
   1b2e0:	str	x0, [x19]
   1b2e4:	ldp	x23, x24, [sp, #48]
   1b2e8:	mov	x0, x20
   1b2ec:	ldp	x19, x20, [sp, #16]
   1b2f0:	ldp	x21, x22, [sp, #32]
   1b2f4:	ldp	x29, x30, [sp], #80
   1b2f8:	ret
   1b2fc:	mov	x20, #0x0                   	// #0
   1b300:	b	1b2e8 <scols_init_debug@@SMARTCOLS_2.25+0x6d14>
   1b304:	stp	x29, x30, [sp, #-32]!
   1b308:	mov	x29, sp
   1b30c:	str	x19, [sp, #16]
   1b310:	mov	x19, x0
   1b314:	mov	x0, x19
   1b318:	bl	7880 <fgetc@plt>
   1b31c:	cmn	w0, #0x1
   1b320:	b.eq	1b334 <scols_init_debug@@SMARTCOLS_2.25+0x6d60>  // b.none
   1b324:	cmp	w0, #0xa
   1b328:	b.ne	1b314 <scols_init_debug@@SMARTCOLS_2.25+0x6d40>  // b.any
   1b32c:	mov	w0, #0x0                   	// #0
   1b330:	b	1b338 <scols_init_debug@@SMARTCOLS_2.25+0x6d64>
   1b334:	mov	w0, #0x1                   	// #1
   1b338:	ldr	x19, [sp, #16]
   1b33c:	ldp	x29, x30, [sp], #32
   1b340:	ret
   1b344:	stp	x29, x30, [sp, #-144]!
   1b348:	mov	x29, sp
   1b34c:	stp	x19, x20, [sp, #16]
   1b350:	stp	x21, x22, [sp, #32]
   1b354:	stp	x23, x24, [sp, #48]
   1b358:	stp	x25, x26, [sp, #64]
   1b35c:	stp	x27, x28, [sp, #80]
   1b360:	str	x1, [sp, #120]
   1b364:	cbz	x0, 1b3a4 <scols_init_debug@@SMARTCOLS_2.25+0x6dd0>
   1b368:	mov	x19, x0
   1b36c:	ldr	x0, [sp, #120]
   1b370:	cbz	x0, 1b3c4 <scols_init_debug@@SMARTCOLS_2.25+0x6df0>
   1b374:	mov	w20, #0x0                   	// #0
   1b378:	str	xzr, [sp, #104]
   1b37c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b380:	add	x0, x0, #0x460
   1b384:	str	x0, [sp, #96]
   1b388:	add	x0, sp, #0x88
   1b38c:	str	x0, [sp, #112]
   1b390:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1b394:	add	x28, x0, #0x890
   1b398:	mov	x27, #0xcccccccccccccccc    	// #-3689348814741910324
   1b39c:	movk	x27, #0xcccd
   1b3a0:	b	1b4f8 <scols_init_debug@@SMARTCOLS_2.25+0x6f24>
   1b3a4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b3a8:	add	x3, x3, #0x748
   1b3ac:	mov	w2, #0x4d                  	// #77
   1b3b0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b3b4:	add	x1, x1, #0x448
   1b3b8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   1b3bc:	add	x0, x0, #0x330
   1b3c0:	bl	8090 <__assert_fail@plt>
   1b3c4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b3c8:	add	x3, x3, #0x748
   1b3cc:	mov	w2, #0x4e                  	// #78
   1b3d0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b3d4:	add	x1, x1, #0x448
   1b3d8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b3dc:	add	x0, x0, #0x458
   1b3e0:	bl	8090 <__assert_fail@plt>
   1b3e4:	mov	w0, #0xffffffea            	// #-22
   1b3e8:	cbz	w20, 1b58c <scols_init_debug@@SMARTCOLS_2.25+0x6fb8>
   1b3ec:	ldr	x0, [sp, #120]
   1b3f0:	ldr	x1, [sp, #104]
   1b3f4:	str	x1, [x0]
   1b3f8:	mov	w0, #0x0                   	// #0
   1b3fc:	b	1b58c <scols_init_debug@@SMARTCOLS_2.25+0x6fb8>
   1b400:	neg	w0, w0
   1b404:	b	1b58c <scols_init_debug@@SMARTCOLS_2.25+0x6fb8>
   1b408:	add	x20, x20, #0x1
   1b40c:	str	wzr, [x19]
   1b410:	mov	w2, #0xa                   	// #10
   1b414:	ldr	x1, [sp, #112]
   1b418:	mov	x0, x20
   1b41c:	bl	7490 <strtoll@plt>
   1b420:	mov	x23, x0
   1b424:	ldr	w0, [x19]
   1b428:	cmp	w0, #0x0
   1b42c:	b.gt	1b448 <scols_init_debug@@SMARTCOLS_2.25+0x6e74>
   1b430:	tbnz	x23, #63, 1b458 <scols_init_debug@@SMARTCOLS_2.25+0x6e84>
   1b434:	ldr	x24, [sp, #136]
   1b438:	cmp	x24, x20
   1b43c:	b.eq	1b460 <scols_init_debug@@SMARTCOLS_2.25+0x6e8c>  // b.none
   1b440:	sub	w24, w24, w20
   1b444:	b	1b560 <scols_init_debug@@SMARTCOLS_2.25+0x6f8c>
   1b448:	neg	w0, w0
   1b44c:	b	1b58c <scols_init_debug@@SMARTCOLS_2.25+0x6fb8>
   1b450:	mov	w0, #0xffffffde            	// #-34
   1b454:	b	1b58c <scols_init_debug@@SMARTCOLS_2.25+0x6fb8>
   1b458:	mov	w0, #0xffffffde            	// #-34
   1b45c:	b	1b58c <scols_init_debug@@SMARTCOLS_2.25+0x6fb8>
   1b460:	mov	w0, #0xffffffea            	// #-22
   1b464:	b	1b58c <scols_init_debug@@SMARTCOLS_2.25+0x6fb8>
   1b468:	mov	w0, #0xffffffea            	// #-22
   1b46c:	b	1b58c <scols_init_debug@@SMARTCOLS_2.25+0x6fb8>
   1b470:	mov	w0, #0xffffffea            	// #-22
   1b474:	b	1b58c <scols_init_debug@@SMARTCOLS_2.25+0x6fb8>
   1b478:	add	w21, w21, #0x1
   1b47c:	add	x22, x22, #0x10
   1b480:	cmp	w21, #0x1c
   1b484:	b.eq	1b588 <scols_init_debug@@SMARTCOLS_2.25+0x6fb4>  // b.none
   1b488:	ldr	x20, [x22]
   1b48c:	cbz	x20, 1b478 <scols_init_debug@@SMARTCOLS_2.25+0x6ea4>
   1b490:	mov	x0, x20
   1b494:	bl	7380 <strlen@plt>
   1b498:	mov	x19, x0
   1b49c:	cbz	x0, 1b478 <scols_init_debug@@SMARTCOLS_2.25+0x6ea4>
   1b4a0:	mov	x2, x0
   1b4a4:	mov	x1, x20
   1b4a8:	mov	x0, x25
   1b4ac:	bl	7850 <strncmp@plt>
   1b4b0:	cbnz	w0, 1b478 <scols_init_debug@@SMARTCOLS_2.25+0x6ea4>
   1b4b4:	ubfiz	x0, x21, #4, #32
   1b4b8:	add	x0, x28, x0
   1b4bc:	ldr	x0, [x0, #8]
   1b4c0:	mul	x23, x23, x0
   1b4c4:	cbz	w24, 1b4d8 <scols_init_debug@@SMARTCOLS_2.25+0x6f04>
   1b4c8:	umulh	x23, x23, x27
   1b4cc:	lsr	x23, x23, #3
   1b4d0:	subs	w24, w24, #0x1
   1b4d4:	b.ne	1b4c8 <scols_init_debug@@SMARTCOLS_2.25+0x6ef4>  // b.any
   1b4d8:	madd	x23, x26, x0, x23
   1b4dc:	ldr	x0, [sp, #104]
   1b4e0:	add	x0, x0, x23
   1b4e4:	str	x0, [sp, #104]
   1b4e8:	add	x19, x25, x19
   1b4ec:	cmp	w21, #0x1b
   1b4f0:	b.hi	1b470 <scols_init_debug@@SMARTCOLS_2.25+0x6e9c>  // b.pmore
   1b4f4:	mov	w20, #0x1                   	// #1
   1b4f8:	ldr	x1, [sp, #96]
   1b4fc:	mov	x0, x19
   1b500:	bl	7d20 <strspn@plt>
   1b504:	add	x21, x19, x0
   1b508:	ldrsb	w0, [x19, x0]
   1b50c:	cbz	w0, 1b3e4 <scols_init_debug@@SMARTCOLS_2.25+0x6e10>
   1b510:	bl	80a0 <__errno_location@plt>
   1b514:	mov	x19, x0
   1b518:	str	wzr, [x0]
   1b51c:	mov	w2, #0xa                   	// #10
   1b520:	ldr	x1, [sp, #112]
   1b524:	mov	x0, x21
   1b528:	bl	7490 <strtoll@plt>
   1b52c:	mov	x26, x0
   1b530:	ldr	w0, [x19]
   1b534:	cmp	w0, #0x0
   1b538:	b.gt	1b400 <scols_init_debug@@SMARTCOLS_2.25+0x6e2c>
   1b53c:	tbnz	x26, #63, 1b450 <scols_init_debug@@SMARTCOLS_2.25+0x6e7c>
   1b540:	ldr	x20, [sp, #136]
   1b544:	ldrsb	w0, [x20]
   1b548:	cmp	w0, #0x2e
   1b54c:	b.eq	1b408 <scols_init_debug@@SMARTCOLS_2.25+0x6e34>  // b.none
   1b550:	cmp	x20, x21
   1b554:	b.eq	1b468 <scols_init_debug@@SMARTCOLS_2.25+0x6e94>  // b.none
   1b558:	mov	w24, #0x0                   	// #0
   1b55c:	mov	x23, #0x0                   	// #0
   1b560:	ldr	x25, [sp, #136]
   1b564:	ldr	x1, [sp, #96]
   1b568:	mov	x0, x25
   1b56c:	bl	7d20 <strspn@plt>
   1b570:	add	x25, x25, x0
   1b574:	str	x25, [sp, #136]
   1b578:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1b57c:	add	x22, x0, #0x890
   1b580:	mov	w21, #0x0                   	// #0
   1b584:	b	1b488 <scols_init_debug@@SMARTCOLS_2.25+0x6eb4>
   1b588:	mov	w0, #0xffffffea            	// #-22
   1b58c:	ldp	x19, x20, [sp, #16]
   1b590:	ldp	x21, x22, [sp, #32]
   1b594:	ldp	x23, x24, [sp, #48]
   1b598:	ldp	x25, x26, [sp, #64]
   1b59c:	ldp	x27, x28, [sp, #80]
   1b5a0:	ldp	x29, x30, [sp], #144
   1b5a4:	ret
   1b5a8:	stp	x29, x30, [sp, #-208]!
   1b5ac:	mov	x29, sp
   1b5b0:	str	xzr, [sp, #80]
   1b5b4:	str	xzr, [sp, #72]
   1b5b8:	cbz	x0, 1b6b8 <scols_init_debug@@SMARTCOLS_2.25+0x70e4>
   1b5bc:	stp	x19, x20, [sp, #16]
   1b5c0:	mov	x19, x0
   1b5c4:	mov	x20, x1
   1b5c8:	cbz	x1, 1b6e8 <scols_init_debug@@SMARTCOLS_2.25+0x7114>
   1b5cc:	mov	x0, #0x0                   	// #0
   1b5d0:	bl	7730 <time@plt>
   1b5d4:	str	x0, [sp, #88]
   1b5d8:	add	x1, sp, #0x98
   1b5dc:	add	x0, sp, #0x58
   1b5e0:	bl	7500 <localtime_r@plt>
   1b5e4:	mov	w0, #0xffffffff            	// #-1
   1b5e8:	str	w0, [sp, #184]
   1b5ec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b5f0:	add	x1, x1, #0x468
   1b5f4:	mov	x0, x19
   1b5f8:	bl	7b80 <strcmp@plt>
   1b5fc:	cbz	w0, 1b720 <scols_init_debug@@SMARTCOLS_2.25+0x714c>
   1b600:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b604:	add	x1, x1, #0x470
   1b608:	mov	x0, x19
   1b60c:	bl	7b80 <strcmp@plt>
   1b610:	cbz	w0, 1b714 <scols_init_debug@@SMARTCOLS_2.25+0x7140>
   1b614:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b618:	add	x1, x1, #0x478
   1b61c:	mov	x0, x19
   1b620:	bl	7b80 <strcmp@plt>
   1b624:	cbz	w0, 1b738 <scols_init_debug@@SMARTCOLS_2.25+0x7164>
   1b628:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b62c:	add	x1, x1, #0x488
   1b630:	mov	x0, x19
   1b634:	bl	7b80 <strcmp@plt>
   1b638:	cbz	w0, 1b754 <scols_init_debug@@SMARTCOLS_2.25+0x7180>
   1b63c:	ldrsb	w0, [x19]
   1b640:	cmp	w0, #0x2b
   1b644:	b.eq	1b770 <scols_init_debug@@SMARTCOLS_2.25+0x719c>  // b.none
   1b648:	cmp	w0, #0x2d
   1b64c:	b.eq	1b788 <scols_init_debug@@SMARTCOLS_2.25+0x71b4>  // b.none
   1b650:	stp	x21, x22, [sp, #32]
   1b654:	mov	x0, x19
   1b658:	bl	7380 <strlen@plt>
   1b65c:	cmp	x0, #0x3
   1b660:	b.ls	1b7b0 <scols_init_debug@@SMARTCOLS_2.25+0x71dc>  // b.plast
   1b664:	sub	x21, x0, #0x4
   1b668:	mov	x2, #0x4                   	// #4
   1b66c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b670:	add	x1, x1, #0x498
   1b674:	add	x0, x19, x21
   1b678:	bl	7b50 <memcmp@plt>
   1b67c:	cbnz	w0, 1b7a0 <scols_init_debug@@SMARTCOLS_2.25+0x71cc>
   1b680:	mov	x1, x21
   1b684:	mov	x0, x19
   1b688:	bl	7d10 <strndup@plt>
   1b68c:	mov	x21, x0
   1b690:	cbz	x0, 1bb9c <scols_init_debug@@SMARTCOLS_2.25+0x75c8>
   1b694:	add	x1, sp, #0x48
   1b698:	mov	x0, x21
   1b69c:	bl	1b344 <scols_init_debug@@SMARTCOLS_2.25+0x6d70>
   1b6a0:	mov	w19, w0
   1b6a4:	mov	x0, x21
   1b6a8:	bl	7c20 <free@plt>
   1b6ac:	tbnz	w19, #31, 1b7a8 <scols_init_debug@@SMARTCOLS_2.25+0x71d4>
   1b6b0:	ldp	x21, x22, [sp, #32]
   1b6b4:	b	1b720 <scols_init_debug@@SMARTCOLS_2.25+0x714c>
   1b6b8:	stp	x19, x20, [sp, #16]
   1b6bc:	stp	x21, x22, [sp, #32]
   1b6c0:	stp	x23, x24, [sp, #48]
   1b6c4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b6c8:	add	x3, x3, #0x748
   1b6cc:	add	x3, x3, #0x10
   1b6d0:	mov	w2, #0xc4                  	// #196
   1b6d4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b6d8:	add	x1, x1, #0x448
   1b6dc:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   1b6e0:	add	x0, x0, #0x330
   1b6e4:	bl	8090 <__assert_fail@plt>
   1b6e8:	stp	x21, x22, [sp, #32]
   1b6ec:	stp	x23, x24, [sp, #48]
   1b6f0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b6f4:	add	x3, x3, #0x748
   1b6f8:	add	x3, x3, #0x10
   1b6fc:	mov	w2, #0xc5                  	// #197
   1b700:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b704:	add	x1, x1, #0x448
   1b708:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b70c:	add	x0, x0, #0x458
   1b710:	bl	8090 <__assert_fail@plt>
   1b714:	str	wzr, [sp, #160]
   1b718:	str	wzr, [sp, #156]
   1b71c:	str	wzr, [sp, #152]
   1b720:	add	x0, sp, #0x98
   1b724:	bl	7a80 <mktime@plt>
   1b728:	mov	w19, #0xffffffea            	// #-22
   1b72c:	cmn	x0, #0x1
   1b730:	b.eq	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x753c>  // b.none
   1b734:	b	1bae8 <scols_init_debug@@SMARTCOLS_2.25+0x7514>
   1b738:	ldr	w0, [sp, #164]
   1b73c:	sub	w0, w0, #0x1
   1b740:	str	w0, [sp, #164]
   1b744:	str	wzr, [sp, #160]
   1b748:	str	wzr, [sp, #156]
   1b74c:	str	wzr, [sp, #152]
   1b750:	b	1b720 <scols_init_debug@@SMARTCOLS_2.25+0x714c>
   1b754:	ldr	w0, [sp, #164]
   1b758:	add	w0, w0, #0x1
   1b75c:	str	w0, [sp, #164]
   1b760:	str	wzr, [sp, #160]
   1b764:	str	wzr, [sp, #156]
   1b768:	str	wzr, [sp, #152]
   1b76c:	b	1b720 <scols_init_debug@@SMARTCOLS_2.25+0x714c>
   1b770:	add	x1, sp, #0x50
   1b774:	add	x0, x19, #0x1
   1b778:	bl	1b344 <scols_init_debug@@SMARTCOLS_2.25+0x6d70>
   1b77c:	mov	w19, w0
   1b780:	tbz	w0, #31, 1b720 <scols_init_debug@@SMARTCOLS_2.25+0x714c>
   1b784:	b	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x753c>
   1b788:	add	x1, sp, #0x48
   1b78c:	add	x0, x19, #0x1
   1b790:	bl	1b344 <scols_init_debug@@SMARTCOLS_2.25+0x6d70>
   1b794:	mov	w19, w0
   1b798:	tbz	w0, #31, 1b720 <scols_init_debug@@SMARTCOLS_2.25+0x714c>
   1b79c:	b	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x753c>
   1b7a0:	stp	x23, x24, [sp, #48]
   1b7a4:	b	1b7b4 <scols_init_debug@@SMARTCOLS_2.25+0x71e0>
   1b7a8:	ldp	x21, x22, [sp, #32]
   1b7ac:	b	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x753c>
   1b7b0:	stp	x23, x24, [sp, #48]
   1b7b4:	adrp	x21, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1b7b8:	add	x21, x21, #0x890
   1b7bc:	add	x21, x21, #0x1c0
   1b7c0:	mov	w24, #0x0                   	// #0
   1b7c4:	b	1b7d8 <scols_init_debug@@SMARTCOLS_2.25+0x7204>
   1b7c8:	add	w24, w24, #0x1
   1b7cc:	add	x21, x21, #0x10
   1b7d0:	cmp	w24, #0xe
   1b7d4:	b.eq	1bab4 <scols_init_debug@@SMARTCOLS_2.25+0x74e0>  // b.none
   1b7d8:	ldr	x23, [x21]
   1b7dc:	cbz	x23, 1b7c8 <scols_init_debug@@SMARTCOLS_2.25+0x71f4>
   1b7e0:	mov	x0, x23
   1b7e4:	bl	7380 <strlen@plt>
   1b7e8:	mov	x22, x0
   1b7ec:	cbz	x0, 1b7c8 <scols_init_debug@@SMARTCOLS_2.25+0x71f4>
   1b7f0:	mov	x2, x0
   1b7f4:	mov	x1, x23
   1b7f8:	mov	x0, x19
   1b7fc:	bl	7c80 <strncasecmp@plt>
   1b800:	cbnz	w0, 1b7c8 <scols_init_debug@@SMARTCOLS_2.25+0x71f4>
   1b804:	ldrsb	w0, [x19, x22]
   1b808:	cmp	w0, #0x20
   1b80c:	b.ne	1b7c8 <scols_init_debug@@SMARTCOLS_2.25+0x71f4>  // b.any
   1b810:	ubfiz	x24, x24, #4, #32
   1b814:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1b818:	add	x0, x0, #0x890
   1b81c:	add	x24, x0, x24
   1b820:	ldr	w21, [x24, #456]
   1b824:	add	x22, x22, #0x1
   1b828:	add	x19, x19, x22
   1b82c:	ldp	x0, x1, [sp, #152]
   1b830:	stp	x0, x1, [sp, #96]
   1b834:	ldp	x0, x1, [sp, #168]
   1b838:	stp	x0, x1, [sp, #112]
   1b83c:	ldp	x0, x1, [sp, #184]
   1b840:	stp	x0, x1, [sp, #128]
   1b844:	ldr	x0, [sp, #200]
   1b848:	str	x0, [sp, #144]
   1b84c:	add	x2, sp, #0x98
   1b850:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b854:	add	x1, x1, #0x4a0
   1b858:	mov	x0, x19
   1b85c:	bl	7610 <strptime@plt>
   1b860:	cbz	x0, 1b86c <scols_init_debug@@SMARTCOLS_2.25+0x7298>
   1b864:	ldrsb	w0, [x0]
   1b868:	cbz	w0, 1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x74ec>
   1b86c:	ldp	x0, x1, [sp, #96]
   1b870:	stp	x0, x1, [sp, #152]
   1b874:	ldp	x0, x1, [sp, #112]
   1b878:	stp	x0, x1, [sp, #168]
   1b87c:	ldp	x0, x1, [sp, #128]
   1b880:	stp	x0, x1, [sp, #184]
   1b884:	ldr	x0, [sp, #144]
   1b888:	str	x0, [sp, #200]
   1b88c:	add	x2, sp, #0x98
   1b890:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b894:	add	x1, x1, #0x4b8
   1b898:	mov	x0, x19
   1b89c:	bl	7610 <strptime@plt>
   1b8a0:	cbz	x0, 1b8ac <scols_init_debug@@SMARTCOLS_2.25+0x72d8>
   1b8a4:	ldrsb	w0, [x0]
   1b8a8:	cbz	w0, 1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x74ec>
   1b8ac:	ldp	x0, x1, [sp, #96]
   1b8b0:	stp	x0, x1, [sp, #152]
   1b8b4:	ldp	x0, x1, [sp, #112]
   1b8b8:	stp	x0, x1, [sp, #168]
   1b8bc:	ldp	x0, x1, [sp, #128]
   1b8c0:	stp	x0, x1, [sp, #184]
   1b8c4:	ldr	x0, [sp, #144]
   1b8c8:	str	x0, [sp, #200]
   1b8cc:	add	x2, sp, #0x98
   1b8d0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b8d4:	add	x1, x1, #0x4d0
   1b8d8:	mov	x0, x19
   1b8dc:	bl	7610 <strptime@plt>
   1b8e0:	cbz	x0, 1b8ec <scols_init_debug@@SMARTCOLS_2.25+0x7318>
   1b8e4:	ldrsb	w0, [x0]
   1b8e8:	cbz	w0, 1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x74ec>
   1b8ec:	ldp	x0, x1, [sp, #96]
   1b8f0:	stp	x0, x1, [sp, #152]
   1b8f4:	ldp	x0, x1, [sp, #112]
   1b8f8:	stp	x0, x1, [sp, #168]
   1b8fc:	ldp	x0, x1, [sp, #128]
   1b900:	stp	x0, x1, [sp, #184]
   1b904:	ldr	x0, [sp, #144]
   1b908:	str	x0, [sp, #200]
   1b90c:	add	x2, sp, #0x98
   1b910:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b914:	add	x1, x1, #0x4e8
   1b918:	mov	x0, x19
   1b91c:	bl	7610 <strptime@plt>
   1b920:	cbz	x0, 1b92c <scols_init_debug@@SMARTCOLS_2.25+0x7358>
   1b924:	ldrsb	w0, [x0]
   1b928:	cbz	w0, 1babc <scols_init_debug@@SMARTCOLS_2.25+0x74e8>
   1b92c:	ldp	x0, x1, [sp, #96]
   1b930:	stp	x0, x1, [sp, #152]
   1b934:	ldp	x0, x1, [sp, #112]
   1b938:	stp	x0, x1, [sp, #168]
   1b93c:	ldp	x0, x1, [sp, #128]
   1b940:	stp	x0, x1, [sp, #184]
   1b944:	ldr	x0, [sp, #144]
   1b948:	str	x0, [sp, #200]
   1b94c:	add	x2, sp, #0x98
   1b950:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b954:	add	x1, x1, #0x4f8
   1b958:	mov	x0, x19
   1b95c:	bl	7610 <strptime@plt>
   1b960:	cbz	x0, 1b96c <scols_init_debug@@SMARTCOLS_2.25+0x7398>
   1b964:	ldrsb	w0, [x0]
   1b968:	cbz	w0, 1bb20 <scols_init_debug@@SMARTCOLS_2.25+0x754c>
   1b96c:	ldp	x0, x1, [sp, #96]
   1b970:	stp	x0, x1, [sp, #152]
   1b974:	ldp	x0, x1, [sp, #112]
   1b978:	stp	x0, x1, [sp, #168]
   1b97c:	ldp	x0, x1, [sp, #128]
   1b980:	stp	x0, x1, [sp, #184]
   1b984:	ldr	x0, [sp, #144]
   1b988:	str	x0, [sp, #200]
   1b98c:	add	x2, sp, #0x98
   1b990:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b994:	add	x1, x1, #0x508
   1b998:	mov	x0, x19
   1b99c:	bl	7610 <strptime@plt>
   1b9a0:	cbz	x0, 1b9ac <scols_init_debug@@SMARTCOLS_2.25+0x73d8>
   1b9a4:	ldrsb	w0, [x0]
   1b9a8:	cbz	w0, 1bb28 <scols_init_debug@@SMARTCOLS_2.25+0x7554>
   1b9ac:	ldp	x0, x1, [sp, #96]
   1b9b0:	stp	x0, x1, [sp, #152]
   1b9b4:	ldp	x0, x1, [sp, #112]
   1b9b8:	stp	x0, x1, [sp, #168]
   1b9bc:	ldp	x0, x1, [sp, #128]
   1b9c0:	stp	x0, x1, [sp, #184]
   1b9c4:	ldr	x0, [sp, #144]
   1b9c8:	str	x0, [sp, #200]
   1b9cc:	add	x2, sp, #0x98
   1b9d0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1b9d4:	add	x1, x1, #0x518
   1b9d8:	mov	x0, x19
   1b9dc:	bl	7610 <strptime@plt>
   1b9e0:	cbz	x0, 1b9ec <scols_init_debug@@SMARTCOLS_2.25+0x7418>
   1b9e4:	ldrsb	w0, [x0]
   1b9e8:	cbz	w0, 1bb38 <scols_init_debug@@SMARTCOLS_2.25+0x7564>
   1b9ec:	ldp	x0, x1, [sp, #96]
   1b9f0:	stp	x0, x1, [sp, #152]
   1b9f4:	ldp	x0, x1, [sp, #112]
   1b9f8:	stp	x0, x1, [sp, #168]
   1b9fc:	ldp	x0, x1, [sp, #128]
   1ba00:	stp	x0, x1, [sp, #184]
   1ba04:	ldr	x0, [sp, #144]
   1ba08:	str	x0, [sp, #200]
   1ba0c:	add	x2, sp, #0x98
   1ba10:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ba14:	add	x1, x1, #0x528
   1ba18:	mov	x0, x19
   1ba1c:	bl	7610 <strptime@plt>
   1ba20:	cbz	x0, 1ba2c <scols_init_debug@@SMARTCOLS_2.25+0x7458>
   1ba24:	ldrsb	w0, [x0]
   1ba28:	cbz	w0, 1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x74ec>
   1ba2c:	ldp	x0, x1, [sp, #96]
   1ba30:	stp	x0, x1, [sp, #152]
   1ba34:	ldp	x0, x1, [sp, #112]
   1ba38:	stp	x0, x1, [sp, #168]
   1ba3c:	ldp	x0, x1, [sp, #128]
   1ba40:	stp	x0, x1, [sp, #184]
   1ba44:	ldr	x0, [sp, #144]
   1ba48:	str	x0, [sp, #200]
   1ba4c:	add	x2, sp, #0x98
   1ba50:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ba54:	add	x1, x1, #0x538
   1ba58:	mov	x0, x19
   1ba5c:	bl	7610 <strptime@plt>
   1ba60:	cbz	x0, 1ba6c <scols_init_debug@@SMARTCOLS_2.25+0x7498>
   1ba64:	ldrsb	w0, [x0]
   1ba68:	cbz	w0, 1bb48 <scols_init_debug@@SMARTCOLS_2.25+0x7574>
   1ba6c:	ldp	x0, x1, [sp, #96]
   1ba70:	stp	x0, x1, [sp, #152]
   1ba74:	ldp	x0, x1, [sp, #112]
   1ba78:	stp	x0, x1, [sp, #168]
   1ba7c:	ldp	x0, x1, [sp, #128]
   1ba80:	stp	x0, x1, [sp, #184]
   1ba84:	ldr	x0, [sp, #144]
   1ba88:	str	x0, [sp, #200]
   1ba8c:	add	x2, sp, #0x98
   1ba90:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ba94:	add	x1, x1, #0x540
   1ba98:	mov	x0, x19
   1ba9c:	bl	7610 <strptime@plt>
   1baa0:	cbz	x0, 1bb5c <scols_init_debug@@SMARTCOLS_2.25+0x7588>
   1baa4:	ldrsb	w0, [x0]
   1baa8:	cbnz	w0, 1bb6c <scols_init_debug@@SMARTCOLS_2.25+0x7598>
   1baac:	str	wzr, [sp, #152]
   1bab0:	b	1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x74ec>
   1bab4:	mov	w21, #0xffffffff            	// #-1
   1bab8:	b	1b82c <scols_init_debug@@SMARTCOLS_2.25+0x7258>
   1babc:	str	wzr, [sp, #152]
   1bac0:	add	x0, sp, #0x98
   1bac4:	bl	7a80 <mktime@plt>
   1bac8:	cmn	x0, #0x1
   1bacc:	b.eq	1bb7c <scols_init_debug@@SMARTCOLS_2.25+0x75a8>  // b.none
   1bad0:	tbnz	w21, #31, 1bb50 <scols_init_debug@@SMARTCOLS_2.25+0x757c>
   1bad4:	ldr	w1, [sp, #176]
   1bad8:	cmp	w1, w21
   1badc:	b.ne	1bb8c <scols_init_debug@@SMARTCOLS_2.25+0x75b8>  // b.any
   1bae0:	ldp	x21, x22, [sp, #32]
   1bae4:	ldp	x23, x24, [sp, #48]
   1bae8:	mov	x2, #0x4240                	// #16960
   1baec:	movk	x2, #0xf, lsl #16
   1baf0:	ldr	x1, [sp, #80]
   1baf4:	madd	x0, x0, x2, x1
   1baf8:	ldr	x2, [sp, #72]
   1bafc:	sub	x1, x0, x2
   1bb00:	cmp	x2, x0
   1bb04:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
   1bb08:	str	x0, [x20]
   1bb0c:	mov	w19, #0x0                   	// #0
   1bb10:	mov	w0, w19
   1bb14:	ldp	x19, x20, [sp, #16]
   1bb18:	ldp	x29, x30, [sp], #208
   1bb1c:	ret
   1bb20:	str	wzr, [sp, #152]
   1bb24:	b	1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x74ec>
   1bb28:	str	wzr, [sp, #160]
   1bb2c:	str	wzr, [sp, #156]
   1bb30:	str	wzr, [sp, #152]
   1bb34:	b	1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x74ec>
   1bb38:	str	wzr, [sp, #160]
   1bb3c:	str	wzr, [sp, #156]
   1bb40:	str	wzr, [sp, #152]
   1bb44:	b	1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x74ec>
   1bb48:	str	wzr, [sp, #152]
   1bb4c:	b	1bac0 <scols_init_debug@@SMARTCOLS_2.25+0x74ec>
   1bb50:	ldp	x21, x22, [sp, #32]
   1bb54:	ldp	x23, x24, [sp, #48]
   1bb58:	b	1bae8 <scols_init_debug@@SMARTCOLS_2.25+0x7514>
   1bb5c:	mov	w19, #0xffffffea            	// #-22
   1bb60:	ldp	x21, x22, [sp, #32]
   1bb64:	ldp	x23, x24, [sp, #48]
   1bb68:	b	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x753c>
   1bb6c:	mov	w19, #0xffffffea            	// #-22
   1bb70:	ldp	x21, x22, [sp, #32]
   1bb74:	ldp	x23, x24, [sp, #48]
   1bb78:	b	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x753c>
   1bb7c:	mov	w19, #0xffffffea            	// #-22
   1bb80:	ldp	x21, x22, [sp, #32]
   1bb84:	ldp	x23, x24, [sp, #48]
   1bb88:	b	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x753c>
   1bb8c:	mov	w19, #0xffffffea            	// #-22
   1bb90:	ldp	x21, x22, [sp, #32]
   1bb94:	ldp	x23, x24, [sp, #48]
   1bb98:	b	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x753c>
   1bb9c:	mov	w19, #0xfffffff4            	// #-12
   1bba0:	ldp	x21, x22, [sp, #32]
   1bba4:	b	1bb10 <scols_init_debug@@SMARTCOLS_2.25+0x753c>
   1bba8:	ldr	w1, [x0, #32]
   1bbac:	tbnz	w1, #31, 1bbb8 <scols_init_debug@@SMARTCOLS_2.25+0x75e4>
   1bbb0:	ldr	w0, [x0, #40]
   1bbb4:	ret
   1bbb8:	mov	w0, #0x0                   	// #0
   1bbbc:	b	1bbb4 <scols_init_debug@@SMARTCOLS_2.25+0x75e0>
   1bbc0:	stp	x29, x30, [sp, #-64]!
   1bbc4:	mov	x29, sp
   1bbc8:	stp	x19, x20, [sp, #16]
   1bbcc:	stp	x21, x22, [sp, #32]
   1bbd0:	str	x23, [sp, #48]
   1bbd4:	mov	x22, x0
   1bbd8:	mov	x23, x1
   1bbdc:	mov	w19, w2
   1bbe0:	mov	x21, x3
   1bbe4:	mov	x20, x4
   1bbe8:	tbnz	w19, #0, 1bc20 <scols_init_debug@@SMARTCOLS_2.25+0x764c>
   1bbec:	and	w0, w19, #0x3
   1bbf0:	cmp	w0, #0x3
   1bbf4:	b.eq	1bc64 <scols_init_debug@@SMARTCOLS_2.25+0x7690>  // b.none
   1bbf8:	tbnz	w19, #1, 1bc84 <scols_init_debug@@SMARTCOLS_2.25+0x76b0>
   1bbfc:	tbnz	w19, #3, 1bcc0 <scols_init_debug@@SMARTCOLS_2.25+0x76ec>
   1bc00:	tbnz	w19, #4, 1bcf4 <scols_init_debug@@SMARTCOLS_2.25+0x7720>
   1bc04:	and	w0, w19, #0x4
   1bc08:	tbnz	w19, #2, 1bd28 <scols_init_debug@@SMARTCOLS_2.25+0x7754>
   1bc0c:	ldp	x19, x20, [sp, #16]
   1bc10:	ldp	x21, x22, [sp, #32]
   1bc14:	ldr	x23, [sp, #48]
   1bc18:	ldp	x29, x30, [sp], #64
   1bc1c:	ret
   1bc20:	ldr	w4, [x0, #16]
   1bc24:	ldrsw	x3, [x0, #20]
   1bc28:	ldr	w5, [x0, #12]
   1bc2c:	add	w4, w4, #0x1
   1bc30:	add	x3, x3, #0x76c
   1bc34:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bc38:	add	x2, x2, #0x550
   1bc3c:	mov	x1, x20
   1bc40:	mov	x0, x21
   1bc44:	bl	7650 <snprintf@plt>
   1bc48:	tbnz	w0, #31, 1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>
   1bc4c:	sxtw	x1, w0
   1bc50:	cmp	x20, w0, sxtw
   1bc54:	b.cc	1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>  // b.lo, b.ul, b.last
   1bc58:	sub	x20, x20, x1
   1bc5c:	add	x21, x21, x1
   1bc60:	b	1bbec <scols_init_debug@@SMARTCOLS_2.25+0x7618>
   1bc64:	cbz	x20, 1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>
   1bc68:	tst	x19, #0x20
   1bc6c:	mov	w0, #0x54                  	// #84
   1bc70:	mov	w1, #0x20                  	// #32
   1bc74:	csel	w0, w0, w1, ne  // ne = any
   1bc78:	strb	w0, [x21], #1
   1bc7c:	sub	x20, x20, #0x1
   1bc80:	b	1bbf8 <scols_init_debug@@SMARTCOLS_2.25+0x7624>
   1bc84:	ldr	w5, [x22]
   1bc88:	ldr	w4, [x22, #4]
   1bc8c:	ldr	w3, [x22, #8]
   1bc90:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bc94:	add	x2, x2, #0x560
   1bc98:	mov	x1, x20
   1bc9c:	mov	x0, x21
   1bca0:	bl	7650 <snprintf@plt>
   1bca4:	tbnz	w0, #31, 1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>
   1bca8:	sxtw	x1, w0
   1bcac:	cmp	x20, w0, sxtw
   1bcb0:	b.cc	1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>  // b.lo, b.ul, b.last
   1bcb4:	sub	x20, x20, x1
   1bcb8:	add	x21, x21, x1
   1bcbc:	b	1bbfc <scols_init_debug@@SMARTCOLS_2.25+0x7628>
   1bcc0:	mov	x3, x23
   1bcc4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bcc8:	add	x2, x2, #0x570
   1bccc:	mov	x1, x20
   1bcd0:	mov	x0, x21
   1bcd4:	bl	7650 <snprintf@plt>
   1bcd8:	tbnz	w0, #31, 1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>
   1bcdc:	sxtw	x1, w0
   1bce0:	cmp	x20, w0, sxtw
   1bce4:	b.cc	1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>  // b.lo, b.ul, b.last
   1bce8:	sub	x20, x20, x1
   1bcec:	add	x21, x21, x1
   1bcf0:	b	1bc04 <scols_init_debug@@SMARTCOLS_2.25+0x7630>
   1bcf4:	mov	x3, x23
   1bcf8:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bcfc:	add	x2, x2, #0x578
   1bd00:	mov	x1, x20
   1bd04:	mov	x0, x21
   1bd08:	bl	7650 <snprintf@plt>
   1bd0c:	tbnz	w0, #31, 1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>
   1bd10:	sxtw	x1, w0
   1bd14:	cmp	x20, w0, sxtw
   1bd18:	b.cc	1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>  // b.lo, b.ul, b.last
   1bd1c:	sub	x20, x20, x1
   1bd20:	add	x21, x21, x1
   1bd24:	b	1bc04 <scols_init_debug@@SMARTCOLS_2.25+0x7630>
   1bd28:	mov	x0, x22
   1bd2c:	bl	1bba8 <scols_init_debug@@SMARTCOLS_2.25+0x75d4>
   1bd30:	mov	w1, #0x8889                	// #34953
   1bd34:	movk	w1, #0x8888, lsl #16
   1bd38:	smull	x4, w0, w1
   1bd3c:	lsr	x4, x4, #32
   1bd40:	add	w4, w0, w4
   1bd44:	asr	w4, w4, #5
   1bd48:	sub	w4, w4, w0, asr #31
   1bd4c:	smull	x3, w4, w1
   1bd50:	lsr	x3, x3, #32
   1bd54:	add	w3, w4, w3
   1bd58:	asr	w3, w3, #5
   1bd5c:	sub	w3, w3, w4, asr #31
   1bd60:	lsl	w0, w3, #4
   1bd64:	sub	w0, w0, w3
   1bd68:	subs	w4, w4, w0, lsl #2
   1bd6c:	cneg	w4, w4, mi  // mi = first
   1bd70:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bd74:	add	x2, x2, #0x580
   1bd78:	mov	x1, x20
   1bd7c:	mov	x0, x21
   1bd80:	bl	7650 <snprintf@plt>
   1bd84:	mov	w1, w0
   1bd88:	tbnz	w0, #31, 1bd98 <scols_init_debug@@SMARTCOLS_2.25+0x77c4>
   1bd8c:	mov	w0, #0x0                   	// #0
   1bd90:	cmp	x20, w1, sxtw
   1bd94:	b.cs	1bc0c <scols_init_debug@@SMARTCOLS_2.25+0x7638>  // b.hs, b.nlast
   1bd98:	mov	w2, #0x5                   	// #5
   1bd9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bda0:	add	x1, x1, #0x590
   1bda4:	mov	x0, #0x0                   	// #0
   1bda8:	bl	7f10 <dcgettext@plt>
   1bdac:	bl	7e30 <warnx@plt>
   1bdb0:	mov	w0, #0xffffffff            	// #-1
   1bdb4:	b	1bc0c <scols_init_debug@@SMARTCOLS_2.25+0x7638>
   1bdb8:	stp	x29, x30, [sp, #-112]!
   1bdbc:	mov	x29, sp
   1bdc0:	stp	x19, x20, [sp, #16]
   1bdc4:	stp	x21, x22, [sp, #32]
   1bdc8:	mov	x19, x0
   1bdcc:	mov	w20, w1
   1bdd0:	mov	x21, x2
   1bdd4:	mov	x22, x3
   1bdd8:	tbz	w20, #6, 1be10 <scols_init_debug@@SMARTCOLS_2.25+0x783c>
   1bddc:	add	x1, sp, #0x38
   1bde0:	bl	78e0 <gmtime_r@plt>
   1bde4:	cbz	x0, 1be1c <scols_init_debug@@SMARTCOLS_2.25+0x7848>
   1bde8:	mov	x4, x22
   1bdec:	mov	x3, x21
   1bdf0:	mov	w2, w20
   1bdf4:	ldr	x1, [x19, #8]
   1bdf8:	add	x0, sp, #0x38
   1bdfc:	bl	1bbc0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1be00:	ldp	x19, x20, [sp, #16]
   1be04:	ldp	x21, x22, [sp, #32]
   1be08:	ldp	x29, x30, [sp], #112
   1be0c:	ret
   1be10:	add	x1, sp, #0x38
   1be14:	bl	7500 <localtime_r@plt>
   1be18:	b	1bde4 <scols_init_debug@@SMARTCOLS_2.25+0x7810>
   1be1c:	mov	w2, #0x5                   	// #5
   1be20:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1be24:	add	x1, x1, #0x5b8
   1be28:	mov	x0, #0x0                   	// #0
   1be2c:	bl	7f10 <dcgettext@plt>
   1be30:	ldr	x1, [x19]
   1be34:	bl	7e30 <warnx@plt>
   1be38:	mov	w0, #0xffffffff            	// #-1
   1be3c:	b	1be00 <scols_init_debug@@SMARTCOLS_2.25+0x782c>
   1be40:	stp	x29, x30, [sp, #-16]!
   1be44:	mov	x29, sp
   1be48:	mov	x4, x3
   1be4c:	mov	x3, x2
   1be50:	mov	w2, w1
   1be54:	mov	x1, #0x0                   	// #0
   1be58:	bl	1bbc0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1be5c:	ldp	x29, x30, [sp], #16
   1be60:	ret
   1be64:	stp	x29, x30, [sp, #-112]!
   1be68:	mov	x29, sp
   1be6c:	stp	x19, x20, [sp, #16]
   1be70:	stp	x21, x22, [sp, #32]
   1be74:	mov	x20, x0
   1be78:	mov	w19, w1
   1be7c:	mov	x21, x2
   1be80:	mov	x22, x3
   1be84:	tbz	w19, #6, 1bebc <scols_init_debug@@SMARTCOLS_2.25+0x78e8>
   1be88:	add	x1, sp, #0x38
   1be8c:	bl	78e0 <gmtime_r@plt>
   1be90:	cbz	x0, 1bec8 <scols_init_debug@@SMARTCOLS_2.25+0x78f4>
   1be94:	mov	x4, x22
   1be98:	mov	x3, x21
   1be9c:	mov	w2, w19
   1bea0:	mov	x1, #0x0                   	// #0
   1bea4:	add	x0, sp, #0x38
   1bea8:	bl	1bbc0 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1beac:	ldp	x19, x20, [sp, #16]
   1beb0:	ldp	x21, x22, [sp, #32]
   1beb4:	ldp	x29, x30, [sp], #112
   1beb8:	ret
   1bebc:	add	x1, sp, #0x38
   1bec0:	bl	7500 <localtime_r@plt>
   1bec4:	b	1be90 <scols_init_debug@@SMARTCOLS_2.25+0x78bc>
   1bec8:	mov	w2, #0x5                   	// #5
   1becc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bed0:	add	x1, x1, #0x5b8
   1bed4:	mov	x0, #0x0                   	// #0
   1bed8:	bl	7f10 <dcgettext@plt>
   1bedc:	mov	x1, x20
   1bee0:	bl	7e30 <warnx@plt>
   1bee4:	mov	w0, #0xffffffff            	// #-1
   1bee8:	b	1beac <scols_init_debug@@SMARTCOLS_2.25+0x78d8>
   1beec:	stp	x29, x30, [sp, #-176]!
   1bef0:	mov	x29, sp
   1bef4:	stp	x19, x20, [sp, #16]
   1bef8:	stp	x21, x22, [sp, #32]
   1befc:	str	x23, [sp, #48]
   1bf00:	mov	x21, x0
   1bf04:	mov	x19, x1
   1bf08:	mov	w23, w2
   1bf0c:	mov	x22, x3
   1bf10:	mov	x20, x4
   1bf14:	ldr	x0, [x1]
   1bf18:	cbz	x0, 1bf74 <scols_init_debug@@SMARTCOLS_2.25+0x79a0>
   1bf1c:	add	x1, sp, #0x78
   1bf20:	mov	x0, x21
   1bf24:	bl	7500 <localtime_r@plt>
   1bf28:	add	x1, sp, #0x40
   1bf2c:	mov	x0, x19
   1bf30:	bl	7500 <localtime_r@plt>
   1bf34:	ldr	w1, [sp, #92]
   1bf38:	ldr	w0, [sp, #148]
   1bf3c:	cmp	w1, w0
   1bf40:	b.eq	1bf84 <scols_init_debug@@SMARTCOLS_2.25+0x79b0>  // b.none
   1bf44:	ldr	w1, [sp, #140]
   1bf48:	ldr	w0, [sp, #84]
   1bf4c:	cmp	w1, w0
   1bf50:	b.ne	1bf94 <scols_init_debug@@SMARTCOLS_2.25+0x79c0>  // b.any
   1bf54:	tbz	w23, #1, 1bff4 <scols_init_debug@@SMARTCOLS_2.25+0x7a20>
   1bf58:	add	x3, sp, #0x78
   1bf5c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bf60:	add	x2, x2, #0x5e8
   1bf64:	mov	x1, x20
   1bf68:	mov	x0, x22
   1bf6c:	bl	7580 <strftime@plt>
   1bf70:	b	1bfac <scols_init_debug@@SMARTCOLS_2.25+0x79d8>
   1bf74:	mov	x1, #0x0                   	// #0
   1bf78:	mov	x0, x19
   1bf7c:	bl	78d0 <gettimeofday@plt>
   1bf80:	b	1bf1c <scols_init_debug@@SMARTCOLS_2.25+0x7948>
   1bf84:	ldr	w1, [sp, #140]
   1bf88:	ldr	w0, [sp, #84]
   1bf8c:	cmp	w1, w0
   1bf90:	b.eq	1bfc8 <scols_init_debug@@SMARTCOLS_2.25+0x79f4>  // b.none
   1bf94:	add	x3, sp, #0x78
   1bf98:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bf9c:	add	x2, x2, #0x600
   1bfa0:	mov	x1, x20
   1bfa4:	mov	x0, x22
   1bfa8:	bl	7580 <strftime@plt>
   1bfac:	cmp	w0, #0x0
   1bfb0:	csetm	w0, le
   1bfb4:	ldp	x19, x20, [sp, #16]
   1bfb8:	ldp	x21, x22, [sp, #32]
   1bfbc:	ldr	x23, [sp, #48]
   1bfc0:	ldp	x29, x30, [sp], #176
   1bfc4:	ret
   1bfc8:	ldr	w4, [sp, #124]
   1bfcc:	ldr	w3, [sp, #128]
   1bfd0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bfd4:	add	x2, x2, #0x5d8
   1bfd8:	mov	x1, x20
   1bfdc:	mov	x0, x22
   1bfe0:	bl	7650 <snprintf@plt>
   1bfe4:	tbnz	w0, #31, 1c010 <scols_init_debug@@SMARTCOLS_2.25+0x7a3c>
   1bfe8:	cmp	x20, w0, sxtw
   1bfec:	csetm	w0, cc  // cc = lo, ul, last
   1bff0:	b	1bfb4 <scols_init_debug@@SMARTCOLS_2.25+0x79e0>
   1bff4:	add	x3, sp, #0x78
   1bff8:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1bffc:	add	x2, x2, #0x5f8
   1c000:	mov	x1, x20
   1c004:	mov	x0, x22
   1c008:	bl	7580 <strftime@plt>
   1c00c:	b	1bfac <scols_init_debug@@SMARTCOLS_2.25+0x79d8>
   1c010:	mov	w0, #0xffffffff            	// #-1
   1c014:	b	1bfb4 <scols_init_debug@@SMARTCOLS_2.25+0x79e0>
   1c018:	stp	x29, x30, [sp, #-48]!
   1c01c:	mov	x29, sp
   1c020:	bl	80c0 <getenv@plt>
   1c024:	cbz	x0, 1c098 <scols_init_debug@@SMARTCOLS_2.25+0x7ac4>
   1c028:	stp	x19, x20, [sp, #16]
   1c02c:	mov	x19, x0
   1c030:	str	xzr, [sp, #40]
   1c034:	bl	80a0 <__errno_location@plt>
   1c038:	mov	x20, x0
   1c03c:	str	wzr, [x0]
   1c040:	mov	w2, #0xa                   	// #10
   1c044:	add	x1, sp, #0x28
   1c048:	mov	x0, x19
   1c04c:	bl	7bd0 <strtol@plt>
   1c050:	ldr	w1, [x20]
   1c054:	cbnz	w1, 1c08c <scols_init_debug@@SMARTCOLS_2.25+0x7ab8>
   1c058:	ldr	x1, [sp, #40]
   1c05c:	cbz	x1, 1c08c <scols_init_debug@@SMARTCOLS_2.25+0x7ab8>
   1c060:	ldrsb	w2, [x1]
   1c064:	cmp	w2, #0x0
   1c068:	ccmp	x1, x19, #0x0, eq  // eq = none
   1c06c:	b.ls	1c08c <scols_init_debug@@SMARTCOLS_2.25+0x7ab8>  // b.plast
   1c070:	sub	x2, x0, #0x1
   1c074:	mov	x1, #0x7ffffffe            	// #2147483646
   1c078:	cmp	x2, x1
   1c07c:	b.hi	1c08c <scols_init_debug@@SMARTCOLS_2.25+0x7ab8>  // b.pmore
   1c080:	ldp	x19, x20, [sp, #16]
   1c084:	ldp	x29, x30, [sp], #48
   1c088:	ret
   1c08c:	mov	w0, #0xffffffff            	// #-1
   1c090:	ldp	x19, x20, [sp, #16]
   1c094:	b	1c084 <scols_init_debug@@SMARTCOLS_2.25+0x7ab0>
   1c098:	mov	w0, #0xffffffff            	// #-1
   1c09c:	b	1c084 <scols_init_debug@@SMARTCOLS_2.25+0x7ab0>
   1c0a0:	stp	x29, x30, [sp, #-64]!
   1c0a4:	mov	x29, sp
   1c0a8:	stp	x19, x20, [sp, #16]
   1c0ac:	str	x21, [sp, #32]
   1c0b0:	mov	x19, x0
   1c0b4:	mov	x20, x1
   1c0b8:	add	x2, sp, #0x38
   1c0bc:	mov	x1, #0x5413                	// #21523
   1c0c0:	mov	w0, #0x1                   	// #1
   1c0c4:	bl	8200 <ioctl@plt>
   1c0c8:	cbnz	w0, 1c118 <scols_init_debug@@SMARTCOLS_2.25+0x7b44>
   1c0cc:	ldrh	w0, [sp, #58]
   1c0d0:	ldrh	w21, [sp, #56]
   1c0d4:	cbz	x19, 1c0e0 <scols_init_debug@@SMARTCOLS_2.25+0x7b0c>
   1c0d8:	cbz	w0, 1c108 <scols_init_debug@@SMARTCOLS_2.25+0x7b34>
   1c0dc:	str	w0, [x19]
   1c0e0:	cbz	x20, 1c0f0 <scols_init_debug@@SMARTCOLS_2.25+0x7b1c>
   1c0e4:	cmp	w21, #0x0
   1c0e8:	b.le	1c120 <scols_init_debug@@SMARTCOLS_2.25+0x7b4c>
   1c0ec:	str	w21, [x20]
   1c0f0:	mov	w0, #0x0                   	// #0
   1c0f4:	ldp	x19, x20, [sp, #16]
   1c0f8:	ldr	x21, [sp, #32]
   1c0fc:	ldp	x29, x30, [sp], #64
   1c100:	ret
   1c104:	mov	w21, #0x0                   	// #0
   1c108:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c10c:	add	x0, x0, #0x768
   1c110:	bl	1c018 <scols_init_debug@@SMARTCOLS_2.25+0x7a44>
   1c114:	b	1c0dc <scols_init_debug@@SMARTCOLS_2.25+0x7b08>
   1c118:	cbnz	x19, 1c104 <scols_init_debug@@SMARTCOLS_2.25+0x7b30>
   1c11c:	cbz	x20, 1c0f0 <scols_init_debug@@SMARTCOLS_2.25+0x7b1c>
   1c120:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c124:	add	x0, x0, #0x770
   1c128:	bl	1c018 <scols_init_debug@@SMARTCOLS_2.25+0x7a44>
   1c12c:	mov	w21, w0
   1c130:	b	1c0ec <scols_init_debug@@SMARTCOLS_2.25+0x7b18>
   1c134:	stp	x29, x30, [sp, #-48]!
   1c138:	mov	x29, sp
   1c13c:	str	x19, [sp, #16]
   1c140:	mov	w19, w0
   1c144:	str	wzr, [sp, #44]
   1c148:	mov	x1, #0x0                   	// #0
   1c14c:	add	x0, sp, #0x2c
   1c150:	bl	1c0a0 <scols_init_debug@@SMARTCOLS_2.25+0x7acc>
   1c154:	ldr	w0, [sp, #44]
   1c158:	cmp	w0, #0x0
   1c15c:	csel	w0, w0, w19, gt
   1c160:	ldr	x19, [sp, #16]
   1c164:	ldp	x29, x30, [sp], #48
   1c168:	ret
   1c16c:	stp	x29, x30, [sp, #-16]!
   1c170:	mov	x29, sp
   1c174:	mov	w0, #0x0                   	// #0
   1c178:	bl	7e50 <isatty@plt>
   1c17c:	mov	w1, #0x0                   	// #0
   1c180:	cbz	w0, 1c190 <scols_init_debug@@SMARTCOLS_2.25+0x7bbc>
   1c184:	mov	w0, w1
   1c188:	ldp	x29, x30, [sp], #16
   1c18c:	ret
   1c190:	mov	w0, #0x1                   	// #1
   1c194:	bl	7e50 <isatty@plt>
   1c198:	mov	w1, #0x1                   	// #1
   1c19c:	cbnz	w0, 1c184 <scols_init_debug@@SMARTCOLS_2.25+0x7bb0>
   1c1a0:	mov	w0, #0x2                   	// #2
   1c1a4:	bl	7e50 <isatty@plt>
   1c1a8:	cmp	w0, #0x0
   1c1ac:	mov	w1, #0xffffffea            	// #-22
   1c1b0:	mov	w0, #0x2                   	// #2
   1c1b4:	csel	w1, w1, w0, eq  // eq = none
   1c1b8:	b	1c184 <scols_init_debug@@SMARTCOLS_2.25+0x7bb0>
   1c1bc:	stp	x29, x30, [sp, #-48]!
   1c1c0:	mov	x29, sp
   1c1c4:	stp	x19, x20, [sp, #16]
   1c1c8:	stp	x21, x22, [sp, #32]
   1c1cc:	mov	x22, x0
   1c1d0:	mov	x19, x1
   1c1d4:	mov	x21, x2
   1c1d8:	cbz	x1, 1c1e0 <scols_init_debug@@SMARTCOLS_2.25+0x7c0c>
   1c1dc:	str	xzr, [x1]
   1c1e0:	cbz	x22, 1c1e8 <scols_init_debug@@SMARTCOLS_2.25+0x7c14>
   1c1e4:	str	xzr, [x22]
   1c1e8:	cbz	x21, 1c1f0 <scols_init_debug@@SMARTCOLS_2.25+0x7c1c>
   1c1ec:	str	xzr, [x21]
   1c1f0:	bl	1c16c <scols_init_debug@@SMARTCOLS_2.25+0x7b98>
   1c1f4:	tbnz	w0, #31, 1c27c <scols_init_debug@@SMARTCOLS_2.25+0x7ca8>
   1c1f8:	bl	74f0 <ttyname@plt>
   1c1fc:	mov	x20, x0
   1c200:	cbz	x0, 1c28c <scols_init_debug@@SMARTCOLS_2.25+0x7cb8>
   1c204:	cbz	x22, 1c20c <scols_init_debug@@SMARTCOLS_2.25+0x7c38>
   1c208:	str	x0, [x22]
   1c20c:	orr	x1, x19, x21
   1c210:	mov	w0, #0x0                   	// #0
   1c214:	cbz	x1, 1c27c <scols_init_debug@@SMARTCOLS_2.25+0x7ca8>
   1c218:	mov	x2, #0x5                   	// #5
   1c21c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c220:	add	x1, x1, #0x778
   1c224:	mov	x0, x20
   1c228:	bl	7850 <strncmp@plt>
   1c22c:	add	x1, x20, #0x5
   1c230:	cmp	w0, #0x0
   1c234:	csel	x20, x1, x20, eq  // eq = none
   1c238:	cbz	x19, 1c240 <scols_init_debug@@SMARTCOLS_2.25+0x7c6c>
   1c23c:	str	x20, [x19]
   1c240:	mov	w0, #0x0                   	// #0
   1c244:	cbnz	x21, 1c250 <scols_init_debug@@SMARTCOLS_2.25+0x7c7c>
   1c248:	b	1c27c <scols_init_debug@@SMARTCOLS_2.25+0x7ca8>
   1c24c:	add	x20, x20, #0x1
   1c250:	ldrsb	w19, [x20]
   1c254:	cbz	w19, 1c278 <scols_init_debug@@SMARTCOLS_2.25+0x7ca4>
   1c258:	bl	7bb0 <__ctype_b_loc@plt>
   1c25c:	sxtb	x19, w19
   1c260:	ldr	x0, [x0]
   1c264:	ldrh	w0, [x0, x19, lsl #1]
   1c268:	tbz	w0, #11, 1c24c <scols_init_debug@@SMARTCOLS_2.25+0x7c78>
   1c26c:	str	x20, [x21]
   1c270:	mov	w0, #0x0                   	// #0
   1c274:	b	1c27c <scols_init_debug@@SMARTCOLS_2.25+0x7ca8>
   1c278:	mov	w0, #0x0                   	// #0
   1c27c:	ldp	x19, x20, [sp, #16]
   1c280:	ldp	x21, x22, [sp, #32]
   1c284:	ldp	x29, x30, [sp], #48
   1c288:	ret
   1c28c:	mov	w0, #0xffffffff            	// #-1
   1c290:	b	1c27c <scols_init_debug@@SMARTCOLS_2.25+0x7ca8>
   1c294:	stp	x29, x30, [sp, #-32]!
   1c298:	mov	x29, sp
   1c29c:	str	x19, [sp, #16]
   1c2a0:	mov	x19, x0
   1c2a4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c2a8:	add	x0, x0, #0x780
   1c2ac:	bl	80c0 <getenv@plt>
   1c2b0:	str	x0, [x19]
   1c2b4:	cmp	x0, #0x0
   1c2b8:	mov	w0, #0xffffffea            	// #-22
   1c2bc:	csel	w0, w0, wzr, ne  // ne = any
   1c2c0:	ldr	x19, [sp, #16]
   1c2c4:	ldp	x29, x30, [sp], #32
   1c2c8:	ret
   1c2cc:	stp	x29, x30, [sp, #-48]!
   1c2d0:	mov	x29, sp
   1c2d4:	stp	x19, x20, [sp, #16]
   1c2d8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c2dc:	add	x0, x0, #0x790
   1c2e0:	bl	80c0 <getenv@plt>
   1c2e4:	mov	x19, x0
   1c2e8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c2ec:	add	x0, x0, #0x788
   1c2f0:	cmp	x19, #0x0
   1c2f4:	csel	x19, x0, x19, eq  // eq = none
   1c2f8:	mov	x0, x19
   1c2fc:	bl	79f0 <strdup@plt>
   1c300:	cbz	x0, 1c380 <scols_init_debug@@SMARTCOLS_2.25+0x7dac>
   1c304:	stp	x21, x22, [sp, #32]
   1c308:	bl	7990 <__xpg_basename@plt>
   1c30c:	mov	x22, x0
   1c310:	bl	7380 <strlen@plt>
   1c314:	add	x21, x0, #0x2
   1c318:	mov	x0, x21
   1c31c:	bl	7760 <malloc@plt>
   1c320:	mov	x20, x0
   1c324:	cbz	x0, 1c394 <scols_init_debug@@SMARTCOLS_2.25+0x7dc0>
   1c328:	mov	w1, #0x2d                  	// #45
   1c32c:	strb	w1, [x0], #1
   1c330:	mov	x1, x22
   1c334:	bl	7dc0 <strcpy@plt>
   1c338:	mov	x2, #0x0                   	// #0
   1c33c:	mov	x1, x20
   1c340:	mov	x0, x19
   1c344:	bl	7440 <execl@plt>
   1c348:	bl	80a0 <__errno_location@plt>
   1c34c:	ldr	w0, [x0]
   1c350:	cmp	w0, #0x2
   1c354:	cset	w20, eq  // eq = none
   1c358:	add	w20, w20, #0x7e
   1c35c:	mov	w2, #0x5                   	// #5
   1c360:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c364:	add	x1, x1, #0x360
   1c368:	mov	x0, #0x0                   	// #0
   1c36c:	bl	7f10 <dcgettext@plt>
   1c370:	mov	x2, x19
   1c374:	mov	x1, x0
   1c378:	mov	w0, w20
   1c37c:	bl	81f0 <err@plt>
   1c380:	stp	x21, x22, [sp, #32]
   1c384:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c388:	add	x1, x1, #0x340
   1c38c:	mov	w0, #0x1                   	// #1
   1c390:	bl	81f0 <err@plt>
   1c394:	mov	x2, x21
   1c398:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c39c:	add	x1, x1, #0x388
   1c3a0:	mov	w0, #0x1                   	// #1
   1c3a4:	bl	81f0 <err@plt>
   1c3a8:	cbz	x0, 1c3e4 <scols_init_debug@@SMARTCOLS_2.25+0x7e10>
   1c3ac:	stp	x29, x30, [sp, #-32]!
   1c3b0:	mov	x29, sp
   1c3b4:	stp	x19, x20, [sp, #16]
   1c3b8:	mov	x20, x0
   1c3bc:	ldr	x0, [x0]
   1c3c0:	cbz	x0, 1c3d4 <scols_init_debug@@SMARTCOLS_2.25+0x7e00>
   1c3c4:	mov	x19, x20
   1c3c8:	bl	7c20 <free@plt>
   1c3cc:	ldr	x0, [x19, #8]!
   1c3d0:	cbnz	x0, 1c3c8 <scols_init_debug@@SMARTCOLS_2.25+0x7df4>
   1c3d4:	str	xzr, [x20]
   1c3d8:	ldp	x19, x20, [sp, #16]
   1c3dc:	ldp	x29, x30, [sp], #32
   1c3e0:	ret
   1c3e4:	ret
   1c3e8:	stp	x29, x30, [sp, #-32]!
   1c3ec:	mov	x29, sp
   1c3f0:	str	x19, [sp, #16]
   1c3f4:	mov	x19, x0
   1c3f8:	bl	1c3a8 <scols_init_debug@@SMARTCOLS_2.25+0x7dd4>
   1c3fc:	mov	x0, x19
   1c400:	bl	7c20 <free@plt>
   1c404:	mov	x0, #0x0                   	// #0
   1c408:	ldr	x19, [sp, #16]
   1c40c:	ldp	x29, x30, [sp], #32
   1c410:	ret
   1c414:	mov	x1, x0
   1c418:	cbz	x0, 1c438 <scols_init_debug@@SMARTCOLS_2.25+0x7e64>
   1c41c:	ldr	x0, [x0]
   1c420:	cbz	x0, 1c440 <scols_init_debug@@SMARTCOLS_2.25+0x7e6c>
   1c424:	mov	w0, #0x0                   	// #0
   1c428:	add	w0, w0, #0x1
   1c42c:	ldr	x2, [x1, #8]!
   1c430:	cbnz	x2, 1c428 <scols_init_debug@@SMARTCOLS_2.25+0x7e54>
   1c434:	ret
   1c438:	mov	w0, #0x0                   	// #0
   1c43c:	b	1c434 <scols_init_debug@@SMARTCOLS_2.25+0x7e60>
   1c440:	mov	w0, #0x0                   	// #0
   1c444:	b	1c434 <scols_init_debug@@SMARTCOLS_2.25+0x7e60>
   1c448:	stp	x29, x30, [sp, #-48]!
   1c44c:	mov	x29, sp
   1c450:	stp	x21, x22, [sp, #32]
   1c454:	mov	x21, x0
   1c458:	bl	1c414 <scols_init_debug@@SMARTCOLS_2.25+0x7e40>
   1c45c:	add	w0, w0, #0x1
   1c460:	lsl	x0, x0, #3
   1c464:	bl	7760 <malloc@plt>
   1c468:	mov	x22, x0
   1c46c:	cbz	x0, 1c4a8 <scols_init_debug@@SMARTCOLS_2.25+0x7ed4>
   1c470:	stp	x19, x20, [sp, #16]
   1c474:	cbz	x21, 1c4cc <scols_init_debug@@SMARTCOLS_2.25+0x7ef8>
   1c478:	ldr	x0, [x21]
   1c47c:	cbz	x0, 1c4d4 <scols_init_debug@@SMARTCOLS_2.25+0x7f00>
   1c480:	mov	x20, x22
   1c484:	bl	79f0 <strdup@plt>
   1c488:	mov	x19, x0
   1c48c:	str	x0, [x20]
   1c490:	cbz	x0, 1c4b8 <scols_init_debug@@SMARTCOLS_2.25+0x7ee4>
   1c494:	add	x20, x20, #0x8
   1c498:	ldr	x0, [x21, #8]!
   1c49c:	cbnz	x0, 1c484 <scols_init_debug@@SMARTCOLS_2.25+0x7eb0>
   1c4a0:	str	xzr, [x20]
   1c4a4:	ldp	x19, x20, [sp, #16]
   1c4a8:	mov	x0, x22
   1c4ac:	ldp	x21, x22, [sp, #32]
   1c4b0:	ldp	x29, x30, [sp], #48
   1c4b4:	ret
   1c4b8:	mov	x0, x22
   1c4bc:	bl	1c3e8 <scols_init_debug@@SMARTCOLS_2.25+0x7e14>
   1c4c0:	mov	x22, x19
   1c4c4:	ldp	x19, x20, [sp, #16]
   1c4c8:	b	1c4a8 <scols_init_debug@@SMARTCOLS_2.25+0x7ed4>
   1c4cc:	mov	x20, x0
   1c4d0:	b	1c4a0 <scols_init_debug@@SMARTCOLS_2.25+0x7ecc>
   1c4d4:	mov	x20, x22
   1c4d8:	b	1c4a0 <scols_init_debug@@SMARTCOLS_2.25+0x7ecc>
   1c4dc:	stp	x29, x30, [sp, #-112]!
   1c4e0:	mov	x29, sp
   1c4e4:	stp	x21, x22, [sp, #32]
   1c4e8:	str	x25, [sp, #64]
   1c4ec:	cbz	x0, 1c658 <scols_init_debug@@SMARTCOLS_2.25+0x8084>
   1c4f0:	stp	x19, x20, [sp, #16]
   1c4f4:	stp	x23, x24, [sp, #48]
   1c4f8:	mov	x19, x0
   1c4fc:	mov	x24, x1
   1c500:	ldr	x20, [x1]
   1c504:	ldr	w22, [x1, #24]
   1c508:	cmn	x0, #0x1
   1c50c:	cset	w0, ne  // ne = any
   1c510:	ldp	x2, x3, [x1]
   1c514:	stp	x2, x3, [sp, #80]
   1c518:	ldp	x2, x3, [x1, #16]
   1c51c:	stp	x2, x3, [sp, #96]
   1c520:	ldr	x4, [sp, #88]
   1c524:	b	1c554 <scols_init_debug@@SMARTCOLS_2.25+0x7f80>
   1c528:	add	w3, w1, #0x8
   1c52c:	str	w3, [sp, #104]
   1c530:	cmp	w3, #0x0
   1c534:	b.le	1c570 <scols_init_debug@@SMARTCOLS_2.25+0x7f9c>
   1c538:	add	x1, x2, #0xf
   1c53c:	and	x1, x1, #0xfffffffffffffff8
   1c540:	str	x1, [sp, #80]
   1c544:	ldr	x23, [x2]
   1c548:	cbz	x23, 1c578 <scols_init_debug@@SMARTCOLS_2.25+0x7fa4>
   1c54c:	cmn	x23, #0x1
   1c550:	cinc	w0, w0, ne  // ne = any
   1c554:	ldr	w1, [sp, #104]
   1c558:	ldr	x2, [sp, #80]
   1c55c:	tbnz	w1, #31, 1c528 <scols_init_debug@@SMARTCOLS_2.25+0x7f54>
   1c560:	add	x1, x2, #0xf
   1c564:	and	x1, x1, #0xfffffffffffffff8
   1c568:	str	x1, [sp, #80]
   1c56c:	b	1c544 <scols_init_debug@@SMARTCOLS_2.25+0x7f70>
   1c570:	add	x2, x4, w1, sxtw
   1c574:	b	1c544 <scols_init_debug@@SMARTCOLS_2.25+0x7f70>
   1c578:	add	w0, w0, #0x1
   1c57c:	lsl	x0, x0, #3
   1c580:	bl	7760 <malloc@plt>
   1c584:	mov	x25, x0
   1c588:	cbz	x0, 1c670 <scols_init_debug@@SMARTCOLS_2.25+0x809c>
   1c58c:	cmn	x19, #0x1
   1c590:	b.eq	1c5ac <scols_init_debug@@SMARTCOLS_2.25+0x7fd8>  // b.none
   1c594:	mov	x0, x19
   1c598:	bl	79f0 <strdup@plt>
   1c59c:	str	x0, [x25]
   1c5a0:	cbz	x0, 1c640 <scols_init_debug@@SMARTCOLS_2.25+0x806c>
   1c5a4:	mov	w21, #0x1                   	// #1
   1c5a8:	b	1c5f8 <scols_init_debug@@SMARTCOLS_2.25+0x8024>
   1c5ac:	mov	w21, #0x0                   	// #0
   1c5b0:	b	1c5f8 <scols_init_debug@@SMARTCOLS_2.25+0x8024>
   1c5b4:	mov	x20, x19
   1c5b8:	b	1c5fc <scols_init_debug@@SMARTCOLS_2.25+0x8028>
   1c5bc:	add	w0, w22, #0x8
   1c5c0:	cmp	w0, #0x0
   1c5c4:	b.le	1c60c <scols_init_debug@@SMARTCOLS_2.25+0x8038>
   1c5c8:	add	x19, x20, #0xf
   1c5cc:	and	x19, x19, #0xfffffffffffffff8
   1c5d0:	mov	w22, w0
   1c5d4:	ldr	x0, [x20]
   1c5d8:	cbz	x0, 1c620 <scols_init_debug@@SMARTCOLS_2.25+0x804c>
   1c5dc:	cmn	x0, #0x1
   1c5e0:	b.eq	1c5b4 <scols_init_debug@@SMARTCOLS_2.25+0x7fe0>  // b.none
   1c5e4:	bl	79f0 <strdup@plt>
   1c5e8:	str	x0, [x25, w21, uxtw #3]
   1c5ec:	cbz	x0, 1c640 <scols_init_debug@@SMARTCOLS_2.25+0x806c>
   1c5f0:	add	w21, w21, #0x1
   1c5f4:	mov	x20, x19
   1c5f8:	ldr	x1, [x24, #8]
   1c5fc:	tbnz	w22, #31, 1c5bc <scols_init_debug@@SMARTCOLS_2.25+0x7fe8>
   1c600:	add	x19, x20, #0xf
   1c604:	and	x19, x19, #0xfffffffffffffff8
   1c608:	b	1c5d4 <scols_init_debug@@SMARTCOLS_2.25+0x8000>
   1c60c:	add	x2, x1, w22, sxtw
   1c610:	mov	w22, w0
   1c614:	mov	x19, x20
   1c618:	mov	x20, x2
   1c61c:	b	1c5d4 <scols_init_debug@@SMARTCOLS_2.25+0x8000>
   1c620:	ldp	x19, x20, [sp, #16]
   1c624:	ldp	x23, x24, [sp, #48]
   1c628:	str	xzr, [x25, w21, uxtw #3]
   1c62c:	mov	x0, x25
   1c630:	ldp	x21, x22, [sp, #32]
   1c634:	ldr	x25, [sp, #64]
   1c638:	ldp	x29, x30, [sp], #112
   1c63c:	ret
   1c640:	mov	x0, x25
   1c644:	bl	1c3e8 <scols_init_debug@@SMARTCOLS_2.25+0x7e14>
   1c648:	mov	x25, x23
   1c64c:	ldp	x19, x20, [sp, #16]
   1c650:	ldp	x23, x24, [sp, #48]
   1c654:	b	1c62c <scols_init_debug@@SMARTCOLS_2.25+0x8058>
   1c658:	mov	x0, #0x8                   	// #8
   1c65c:	bl	7760 <malloc@plt>
   1c660:	mov	x25, x0
   1c664:	cbz	x0, 1c62c <scols_init_debug@@SMARTCOLS_2.25+0x8058>
   1c668:	mov	w21, #0x0                   	// #0
   1c66c:	b	1c628 <scols_init_debug@@SMARTCOLS_2.25+0x8054>
   1c670:	ldp	x19, x20, [sp, #16]
   1c674:	ldp	x23, x24, [sp, #48]
   1c678:	b	1c62c <scols_init_debug@@SMARTCOLS_2.25+0x8058>
   1c67c:	stp	x29, x30, [sp, #-272]!
   1c680:	mov	x29, sp
   1c684:	str	x1, [sp, #216]
   1c688:	str	x2, [sp, #224]
   1c68c:	str	x3, [sp, #232]
   1c690:	str	x4, [sp, #240]
   1c694:	str	x5, [sp, #248]
   1c698:	str	x6, [sp, #256]
   1c69c:	str	x7, [sp, #264]
   1c6a0:	str	q0, [sp, #80]
   1c6a4:	str	q1, [sp, #96]
   1c6a8:	str	q2, [sp, #112]
   1c6ac:	str	q3, [sp, #128]
   1c6b0:	str	q4, [sp, #144]
   1c6b4:	str	q5, [sp, #160]
   1c6b8:	str	q6, [sp, #176]
   1c6bc:	str	q7, [sp, #192]
   1c6c0:	add	x1, sp, #0x110
   1c6c4:	str	x1, [sp, #48]
   1c6c8:	str	x1, [sp, #56]
   1c6cc:	add	x1, sp, #0xd0
   1c6d0:	str	x1, [sp, #64]
   1c6d4:	mov	w1, #0xffffffc8            	// #-56
   1c6d8:	str	w1, [sp, #72]
   1c6dc:	mov	w1, #0xffffff80            	// #-128
   1c6e0:	str	w1, [sp, #76]
   1c6e4:	ldp	x2, x3, [sp, #48]
   1c6e8:	stp	x2, x3, [sp, #16]
   1c6ec:	ldp	x2, x3, [sp, #64]
   1c6f0:	stp	x2, x3, [sp, #32]
   1c6f4:	add	x1, sp, #0x10
   1c6f8:	bl	1c4dc <scols_init_debug@@SMARTCOLS_2.25+0x7f08>
   1c6fc:	ldp	x29, x30, [sp], #272
   1c700:	ret
   1c704:	stp	x29, x30, [sp, #-80]!
   1c708:	mov	x29, sp
   1c70c:	stp	x19, x20, [sp, #16]
   1c710:	stp	x21, x22, [sp, #32]
   1c714:	stp	x23, x24, [sp, #48]
   1c718:	cbz	x0, 1c7f0 <scols_init_debug@@SMARTCOLS_2.25+0x821c>
   1c71c:	mov	x23, x0
   1c720:	mov	x21, x1
   1c724:	str	x0, [sp, #72]
   1c728:	mov	w3, #0x0                   	// #0
   1c72c:	mov	x2, x1
   1c730:	add	x1, sp, #0x40
   1c734:	add	x0, sp, #0x48
   1c738:	bl	1b1ac <scols_init_debug@@SMARTCOLS_2.25+0x6bd8>
   1c73c:	cbz	x0, 1c810 <scols_init_debug@@SMARTCOLS_2.25+0x823c>
   1c740:	mov	w19, #0x0                   	// #0
   1c744:	add	x22, sp, #0x40
   1c748:	add	x20, sp, #0x48
   1c74c:	add	w19, w19, #0x1
   1c750:	mov	w3, #0x0                   	// #0
   1c754:	mov	x2, x21
   1c758:	mov	x1, x22
   1c75c:	mov	x0, x20
   1c760:	bl	1b1ac <scols_init_debug@@SMARTCOLS_2.25+0x6bd8>
   1c764:	cbnz	x0, 1c74c <scols_init_debug@@SMARTCOLS_2.25+0x8178>
   1c768:	add	w19, w19, #0x1
   1c76c:	lsl	x0, x19, #3
   1c770:	bl	7760 <malloc@plt>
   1c774:	mov	x22, x0
   1c778:	cbz	x0, 1c7d8 <scols_init_debug@@SMARTCOLS_2.25+0x8204>
   1c77c:	str	x23, [sp, #72]
   1c780:	mov	w3, #0x0                   	// #0
   1c784:	mov	x2, x21
   1c788:	add	x1, sp, #0x40
   1c78c:	add	x0, sp, #0x48
   1c790:	bl	1b1ac <scols_init_debug@@SMARTCOLS_2.25+0x6bd8>
   1c794:	cbz	x0, 1c828 <scols_init_debug@@SMARTCOLS_2.25+0x8254>
   1c798:	mov	w20, #0x0                   	// #0
   1c79c:	add	x24, sp, #0x40
   1c7a0:	add	x23, sp, #0x48
   1c7a4:	ldr	x1, [sp, #64]
   1c7a8:	bl	7d10 <strndup@plt>
   1c7ac:	mov	x19, x0
   1c7b0:	str	x0, [x22, w20, uxtw #3]
   1c7b4:	cbz	x0, 1c818 <scols_init_debug@@SMARTCOLS_2.25+0x8244>
   1c7b8:	add	w20, w20, #0x1
   1c7bc:	mov	w3, #0x0                   	// #0
   1c7c0:	mov	x2, x21
   1c7c4:	mov	x1, x24
   1c7c8:	mov	x0, x23
   1c7cc:	bl	1b1ac <scols_init_debug@@SMARTCOLS_2.25+0x6bd8>
   1c7d0:	cbnz	x0, 1c7a4 <scols_init_debug@@SMARTCOLS_2.25+0x81d0>
   1c7d4:	str	xzr, [x22, w20, uxtw #3]
   1c7d8:	mov	x0, x22
   1c7dc:	ldp	x19, x20, [sp, #16]
   1c7e0:	ldp	x21, x22, [sp, #32]
   1c7e4:	ldp	x23, x24, [sp, #48]
   1c7e8:	ldp	x29, x30, [sp], #80
   1c7ec:	ret
   1c7f0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c7f4:	add	x3, x3, #0x7a8
   1c7f8:	mov	w2, #0xc1                  	// #193
   1c7fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1c800:	add	x1, x1, #0x798
   1c804:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1c808:	add	x0, x0, #0x6b0
   1c80c:	bl	8090 <__assert_fail@plt>
   1c810:	mov	w19, #0x0                   	// #0
   1c814:	b	1c768 <scols_init_debug@@SMARTCOLS_2.25+0x8194>
   1c818:	mov	x0, x22
   1c81c:	bl	1c3e8 <scols_init_debug@@SMARTCOLS_2.25+0x7e14>
   1c820:	mov	x22, x19
   1c824:	b	1c7d8 <scols_init_debug@@SMARTCOLS_2.25+0x8204>
   1c828:	mov	w20, #0x0                   	// #0
   1c82c:	b	1c7d4 <scols_init_debug@@SMARTCOLS_2.25+0x8200>
   1c830:	stp	x29, x30, [sp, #-64]!
   1c834:	mov	x29, sp
   1c838:	stp	x19, x20, [sp, #16]
   1c83c:	stp	x21, x22, [sp, #32]
   1c840:	str	x23, [sp, #48]
   1c844:	mov	x20, x0
   1c848:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1c84c:	add	x0, x0, #0x7e8
   1c850:	cmp	x1, #0x0
   1c854:	csel	x22, x0, x1, eq  // eq = none
   1c858:	mov	x0, x22
   1c85c:	bl	7380 <strlen@plt>
   1c860:	mov	x23, x0
   1c864:	mov	x21, x20
   1c868:	mov	x19, #0x0                   	// #0
   1c86c:	cbz	x20, 1c8d8 <scols_init_debug@@SMARTCOLS_2.25+0x8304>
   1c870:	ldr	x0, [x21]
   1c874:	cbz	x0, 1c894 <scols_init_debug@@SMARTCOLS_2.25+0x82c0>
   1c878:	add	x1, x19, x23
   1c87c:	cmp	x19, #0x0
   1c880:	csel	x19, x1, x19, ne  // ne = any
   1c884:	bl	7380 <strlen@plt>
   1c888:	add	x19, x19, x0
   1c88c:	add	x21, x21, #0x8
   1c890:	b	1c870 <scols_init_debug@@SMARTCOLS_2.25+0x829c>
   1c894:	add	x0, x19, #0x1
   1c898:	bl	7760 <malloc@plt>
   1c89c:	mov	x21, x0
   1c8a0:	cbnz	x0, 1c8b4 <scols_init_debug@@SMARTCOLS_2.25+0x82e0>
   1c8a4:	b	1c8ec <scols_init_debug@@SMARTCOLS_2.25+0x8318>
   1c8a8:	mov	x1, x19
   1c8ac:	bl	7670 <stpcpy@plt>
   1c8b0:	add	x20, x20, #0x8
   1c8b4:	ldr	x19, [x20]
   1c8b8:	cbz	x19, 1c8e8 <scols_init_debug@@SMARTCOLS_2.25+0x8314>
   1c8bc:	cmp	x21, x0
   1c8c0:	b.eq	1c8a8 <scols_init_debug@@SMARTCOLS_2.25+0x82d4>  // b.none
   1c8c4:	mov	x1, x22
   1c8c8:	bl	7670 <stpcpy@plt>
   1c8cc:	b	1c8a8 <scols_init_debug@@SMARTCOLS_2.25+0x82d4>
   1c8d0:	mov	x21, x0
   1c8d4:	b	1c8ec <scols_init_debug@@SMARTCOLS_2.25+0x8318>
   1c8d8:	mov	x0, #0x1                   	// #1
   1c8dc:	bl	7760 <malloc@plt>
   1c8e0:	cbz	x0, 1c8d0 <scols_init_debug@@SMARTCOLS_2.25+0x82fc>
   1c8e4:	mov	x21, x0
   1c8e8:	strb	wzr, [x0]
   1c8ec:	mov	x0, x21
   1c8f0:	ldp	x19, x20, [sp, #16]
   1c8f4:	ldp	x21, x22, [sp, #32]
   1c8f8:	ldr	x23, [sp, #48]
   1c8fc:	ldp	x29, x30, [sp], #64
   1c900:	ret
   1c904:	cbz	x1, 1c968 <scols_init_debug@@SMARTCOLS_2.25+0x8394>
   1c908:	stp	x29, x30, [sp, #-48]!
   1c90c:	mov	x29, sp
   1c910:	stp	x19, x20, [sp, #16]
   1c914:	str	x21, [sp, #32]
   1c918:	mov	x20, x0
   1c91c:	mov	x21, x1
   1c920:	ldr	x0, [x0]
   1c924:	bl	1c414 <scols_init_debug@@SMARTCOLS_2.25+0x7e40>
   1c928:	mov	w19, w0
   1c92c:	adds	w1, w0, #0x2
   1c930:	b.cs	1c970 <scols_init_debug@@SMARTCOLS_2.25+0x839c>  // b.hs, b.nlast
   1c934:	ubfiz	x1, x1, #3, #32
   1c938:	ldr	x0, [x20]
   1c93c:	bl	79c0 <realloc@plt>
   1c940:	cbz	x0, 1c978 <scols_init_debug@@SMARTCOLS_2.25+0x83a4>
   1c944:	str	x21, [x0, w19, uxtw #3]
   1c948:	add	w19, w19, #0x1
   1c94c:	str	xzr, [x0, x19, lsl #3]
   1c950:	str	x0, [x20]
   1c954:	mov	w0, #0x0                   	// #0
   1c958:	ldp	x19, x20, [sp, #16]
   1c95c:	ldr	x21, [sp, #32]
   1c960:	ldp	x29, x30, [sp], #48
   1c964:	ret
   1c968:	mov	w0, #0x0                   	// #0
   1c96c:	ret
   1c970:	mov	w0, #0xfffffff4            	// #-12
   1c974:	b	1c958 <scols_init_debug@@SMARTCOLS_2.25+0x8384>
   1c978:	mov	w0, #0xfffffff4            	// #-12
   1c97c:	b	1c958 <scols_init_debug@@SMARTCOLS_2.25+0x8384>
   1c980:	stp	x29, x30, [sp, #-64]!
   1c984:	mov	x29, sp
   1c988:	stp	x19, x20, [sp, #16]
   1c98c:	stp	x21, x22, [sp, #32]
   1c990:	str	x23, [sp, #48]
   1c994:	mov	x23, x0
   1c998:	mov	x21, x1
   1c99c:	mov	x22, x2
   1c9a0:	mov	w20, #0x0                   	// #0
   1c9a4:	cbnz	x1, 1c9b0 <scols_init_debug@@SMARTCOLS_2.25+0x83dc>
   1c9a8:	b	1c9ec <scols_init_debug@@SMARTCOLS_2.25+0x8418>
   1c9ac:	add	x21, x21, #0x8
   1c9b0:	ldr	x0, [x21]
   1c9b4:	cbz	x0, 1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0x8414>
   1c9b8:	mov	x1, x22
   1c9bc:	bl	1b0ac <scols_init_debug@@SMARTCOLS_2.25+0x6ad8>
   1c9c0:	mov	x19, x0
   1c9c4:	cbz	x0, 1ca04 <scols_init_debug@@SMARTCOLS_2.25+0x8430>
   1c9c8:	mov	x1, x0
   1c9cc:	mov	x0, x23
   1c9d0:	bl	1c904 <scols_init_debug@@SMARTCOLS_2.25+0x8330>
   1c9d4:	mov	w20, w0
   1c9d8:	tbz	w0, #31, 1c9ac <scols_init_debug@@SMARTCOLS_2.25+0x83d8>
   1c9dc:	mov	x0, x19
   1c9e0:	bl	7c20 <free@plt>
   1c9e4:	b	1c9ec <scols_init_debug@@SMARTCOLS_2.25+0x8418>
   1c9e8:	mov	w20, #0x0                   	// #0
   1c9ec:	mov	w0, w20
   1c9f0:	ldp	x19, x20, [sp, #16]
   1c9f4:	ldp	x21, x22, [sp, #32]
   1c9f8:	ldr	x23, [sp, #48]
   1c9fc:	ldp	x29, x30, [sp], #64
   1ca00:	ret
   1ca04:	mov	w20, #0xfffffff4            	// #-12
   1ca08:	b	1c9ec <scols_init_debug@@SMARTCOLS_2.25+0x8418>
   1ca0c:	cbz	x1, 1ca9c <scols_init_debug@@SMARTCOLS_2.25+0x84c8>
   1ca10:	stp	x29, x30, [sp, #-48]!
   1ca14:	mov	x29, sp
   1ca18:	stp	x19, x20, [sp, #16]
   1ca1c:	stp	x21, x22, [sp, #32]
   1ca20:	mov	x20, x0
   1ca24:	mov	x22, x1
   1ca28:	ldr	x0, [x0]
   1ca2c:	bl	1c414 <scols_init_debug@@SMARTCOLS_2.25+0x7e40>
   1ca30:	mov	w19, w0
   1ca34:	adds	w0, w0, #0x2
   1ca38:	b.cs	1caa4 <scols_init_debug@@SMARTCOLS_2.25+0x84d0>  // b.hs, b.nlast
   1ca3c:	ubfiz	x0, x0, #3, #32
   1ca40:	bl	7760 <malloc@plt>
   1ca44:	mov	x21, x0
   1ca48:	cbz	x0, 1caac <scols_init_debug@@SMARTCOLS_2.25+0x84d8>
   1ca4c:	cbz	w19, 1ca70 <scols_init_debug@@SMARTCOLS_2.25+0x849c>
   1ca50:	ldr	x5, [x20]
   1ca54:	mov	x2, #0x0                   	// #0
   1ca58:	add	x4, x0, #0x8
   1ca5c:	ldr	x3, [x5, x2, lsl #3]
   1ca60:	str	x3, [x4, x2, lsl #3]
   1ca64:	add	x2, x2, #0x1
   1ca68:	cmp	w19, w2
   1ca6c:	b.hi	1ca5c <scols_init_debug@@SMARTCOLS_2.25+0x8488>  // b.pmore
   1ca70:	str	x22, [x21]
   1ca74:	add	w19, w19, #0x1
   1ca78:	str	xzr, [x21, x19, lsl #3]
   1ca7c:	ldr	x0, [x20]
   1ca80:	bl	7c20 <free@plt>
   1ca84:	str	x21, [x20]
   1ca88:	mov	w0, #0x0                   	// #0
   1ca8c:	ldp	x19, x20, [sp, #16]
   1ca90:	ldp	x21, x22, [sp, #32]
   1ca94:	ldp	x29, x30, [sp], #48
   1ca98:	ret
   1ca9c:	mov	w0, #0x0                   	// #0
   1caa0:	ret
   1caa4:	mov	w0, #0xfffffff4            	// #-12
   1caa8:	b	1ca8c <scols_init_debug@@SMARTCOLS_2.25+0x84b8>
   1caac:	mov	w0, #0xfffffff4            	// #-12
   1cab0:	b	1ca8c <scols_init_debug@@SMARTCOLS_2.25+0x84b8>
   1cab4:	stp	x29, x30, [sp, #-32]!
   1cab8:	mov	x29, sp
   1cabc:	stp	x19, x20, [sp, #16]
   1cac0:	mov	x20, x1
   1cac4:	bl	1c904 <scols_init_debug@@SMARTCOLS_2.25+0x8330>
   1cac8:	mov	w19, w0
   1cacc:	tbnz	w0, #31, 1cae0 <scols_init_debug@@SMARTCOLS_2.25+0x850c>
   1cad0:	mov	w0, w19
   1cad4:	ldp	x19, x20, [sp, #16]
   1cad8:	ldp	x29, x30, [sp], #32
   1cadc:	ret
   1cae0:	mov	x0, x20
   1cae4:	bl	7c20 <free@plt>
   1cae8:	b	1cad0 <scols_init_debug@@SMARTCOLS_2.25+0x84fc>
   1caec:	stp	x29, x30, [sp, #-32]!
   1caf0:	mov	x29, sp
   1caf4:	stp	x19, x20, [sp, #16]
   1caf8:	mov	x20, x1
   1cafc:	bl	1ca0c <scols_init_debug@@SMARTCOLS_2.25+0x8438>
   1cb00:	mov	w19, w0
   1cb04:	tbnz	w0, #31, 1cb18 <scols_init_debug@@SMARTCOLS_2.25+0x8544>
   1cb08:	mov	w0, w19
   1cb0c:	ldp	x19, x20, [sp, #16]
   1cb10:	ldp	x29, x30, [sp], #32
   1cb14:	ret
   1cb18:	mov	x0, x20
   1cb1c:	bl	7c20 <free@plt>
   1cb20:	b	1cb08 <scols_init_debug@@SMARTCOLS_2.25+0x8534>
   1cb24:	cbz	x1, 1cb5c <scols_init_debug@@SMARTCOLS_2.25+0x8588>
   1cb28:	stp	x29, x30, [sp, #-32]!
   1cb2c:	mov	x29, sp
   1cb30:	str	x19, [sp, #16]
   1cb34:	mov	x19, x0
   1cb38:	mov	x0, x1
   1cb3c:	bl	79f0 <strdup@plt>
   1cb40:	mov	x1, x0
   1cb44:	cbz	x0, 1cb64 <scols_init_debug@@SMARTCOLS_2.25+0x8590>
   1cb48:	mov	x0, x19
   1cb4c:	bl	1cab4 <scols_init_debug@@SMARTCOLS_2.25+0x84e0>
   1cb50:	ldr	x19, [sp, #16]
   1cb54:	ldp	x29, x30, [sp], #32
   1cb58:	ret
   1cb5c:	mov	w0, #0x0                   	// #0
   1cb60:	ret
   1cb64:	mov	w0, #0xfffffff4            	// #-12
   1cb68:	b	1cb50 <scols_init_debug@@SMARTCOLS_2.25+0x857c>
   1cb6c:	stp	x29, x30, [sp, #-32]!
   1cb70:	mov	x29, sp
   1cb74:	stp	x19, x20, [sp, #16]
   1cb78:	mov	x20, x0
   1cb7c:	mov	x19, x1
   1cb80:	mov	w0, #0x0                   	// #0
   1cb84:	cbnz	x1, 1cb90 <scols_init_debug@@SMARTCOLS_2.25+0x85bc>
   1cb88:	b	1cbac <scols_init_debug@@SMARTCOLS_2.25+0x85d8>
   1cb8c:	add	x19, x19, #0x8
   1cb90:	ldr	x1, [x19]
   1cb94:	cbz	x1, 1cba8 <scols_init_debug@@SMARTCOLS_2.25+0x85d4>
   1cb98:	mov	x0, x20
   1cb9c:	bl	1cb24 <scols_init_debug@@SMARTCOLS_2.25+0x8550>
   1cba0:	tbz	w0, #31, 1cb8c <scols_init_debug@@SMARTCOLS_2.25+0x85b8>
   1cba4:	b	1cbac <scols_init_debug@@SMARTCOLS_2.25+0x85d8>
   1cba8:	mov	w0, #0x0                   	// #0
   1cbac:	ldp	x19, x20, [sp, #16]
   1cbb0:	ldp	x29, x30, [sp], #32
   1cbb4:	ret
   1cbb8:	stp	x29, x30, [sp, #-64]!
   1cbbc:	mov	x29, sp
   1cbc0:	str	x23, [sp, #48]
   1cbc4:	mov	x23, x0
   1cbc8:	cbz	x0, 1cbf8 <scols_init_debug@@SMARTCOLS_2.25+0x8624>
   1cbcc:	stp	x19, x20, [sp, #16]
   1cbd0:	stp	x21, x22, [sp, #32]
   1cbd4:	mov	x22, x1
   1cbd8:	cbz	x1, 1cc08 <scols_init_debug@@SMARTCOLS_2.25+0x8634>
   1cbdc:	ldr	x20, [x0]
   1cbe0:	mov	x19, x0
   1cbe4:	mov	x21, x0
   1cbe8:	cbnz	x20, 1cc3c <scols_init_debug@@SMARTCOLS_2.25+0x8668>
   1cbec:	str	xzr, [x19]
   1cbf0:	ldp	x19, x20, [sp, #16]
   1cbf4:	ldp	x21, x22, [sp, #32]
   1cbf8:	mov	x0, x23
   1cbfc:	ldr	x23, [sp, #48]
   1cc00:	ldp	x29, x30, [sp], #64
   1cc04:	ret
   1cc08:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1cc0c:	add	x3, x3, #0x7a8
   1cc10:	add	x3, x3, #0x10
   1cc14:	mov	w2, #0x15a                 	// #346
   1cc18:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1cc1c:	add	x1, x1, #0x798
   1cc20:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1cc24:	add	x0, x0, #0x6b0
   1cc28:	bl	8090 <__assert_fail@plt>
   1cc2c:	mov	x0, x20
   1cc30:	bl	7c20 <free@plt>
   1cc34:	ldr	x20, [x21, #8]!
   1cc38:	cbz	x20, 1cbec <scols_init_debug@@SMARTCOLS_2.25+0x8618>
   1cc3c:	mov	x1, x22
   1cc40:	mov	x0, x20
   1cc44:	bl	7b80 <strcmp@plt>
   1cc48:	cbz	w0, 1cc2c <scols_init_debug@@SMARTCOLS_2.25+0x8658>
   1cc4c:	mov	x2, x19
   1cc50:	str	x20, [x2], #8
   1cc54:	mov	x19, x2
   1cc58:	b	1cc34 <scols_init_debug@@SMARTCOLS_2.25+0x8660>
   1cc5c:	stp	x29, x30, [sp, #-288]!
   1cc60:	mov	x29, sp
   1cc64:	str	x19, [sp, #16]
   1cc68:	mov	x19, x0
   1cc6c:	str	x2, [sp, #240]
   1cc70:	str	x3, [sp, #248]
   1cc74:	str	x4, [sp, #256]
   1cc78:	str	x5, [sp, #264]
   1cc7c:	str	x6, [sp, #272]
   1cc80:	str	x7, [sp, #280]
   1cc84:	str	q0, [sp, #112]
   1cc88:	str	q1, [sp, #128]
   1cc8c:	str	q2, [sp, #144]
   1cc90:	str	q3, [sp, #160]
   1cc94:	str	q4, [sp, #176]
   1cc98:	str	q5, [sp, #192]
   1cc9c:	str	q6, [sp, #208]
   1cca0:	str	q7, [sp, #224]
   1cca4:	add	x0, sp, #0x120
   1cca8:	str	x0, [sp, #80]
   1ccac:	str	x0, [sp, #88]
   1ccb0:	add	x0, sp, #0xf0
   1ccb4:	str	x0, [sp, #96]
   1ccb8:	mov	w0, #0xffffffd0            	// #-48
   1ccbc:	str	w0, [sp, #104]
   1ccc0:	mov	w0, #0xffffff80            	// #-128
   1ccc4:	str	w0, [sp, #108]
   1ccc8:	ldp	x2, x3, [sp, #80]
   1cccc:	stp	x2, x3, [sp, #32]
   1ccd0:	ldp	x2, x3, [sp, #96]
   1ccd4:	stp	x2, x3, [sp, #48]
   1ccd8:	add	x2, sp, #0x20
   1ccdc:	add	x0, sp, #0x48
   1cce0:	bl	7cb0 <vasprintf@plt>
   1cce4:	tbnz	w0, #31, 1cd00 <scols_init_debug@@SMARTCOLS_2.25+0x872c>
   1cce8:	ldr	x1, [sp, #72]
   1ccec:	mov	x0, x19
   1ccf0:	bl	1cab4 <scols_init_debug@@SMARTCOLS_2.25+0x84e0>
   1ccf4:	ldr	x19, [sp, #16]
   1ccf8:	ldp	x29, x30, [sp], #288
   1ccfc:	ret
   1cd00:	mov	w0, #0xfffffff4            	// #-12
   1cd04:	b	1ccf4 <scols_init_debug@@SMARTCOLS_2.25+0x8720>
   1cd08:	stp	x29, x30, [sp, #-80]!
   1cd0c:	mov	x29, sp
   1cd10:	str	x19, [sp, #16]
   1cd14:	mov	x19, x0
   1cd18:	ldp	x4, x5, [x2]
   1cd1c:	stp	x4, x5, [sp, #32]
   1cd20:	ldp	x2, x3, [x2, #16]
   1cd24:	stp	x2, x3, [sp, #48]
   1cd28:	add	x2, sp, #0x20
   1cd2c:	add	x0, sp, #0x48
   1cd30:	bl	7cb0 <vasprintf@plt>
   1cd34:	tbnz	w0, #31, 1cd50 <scols_init_debug@@SMARTCOLS_2.25+0x877c>
   1cd38:	ldr	x1, [sp, #72]
   1cd3c:	mov	x0, x19
   1cd40:	bl	1cab4 <scols_init_debug@@SMARTCOLS_2.25+0x84e0>
   1cd44:	ldr	x19, [sp, #16]
   1cd48:	ldp	x29, x30, [sp], #80
   1cd4c:	ret
   1cd50:	mov	w0, #0xfffffff4            	// #-12
   1cd54:	b	1cd44 <scols_init_debug@@SMARTCOLS_2.25+0x8770>
   1cd58:	stp	x29, x30, [sp, #-32]!
   1cd5c:	mov	x29, sp
   1cd60:	str	x19, [sp, #16]
   1cd64:	mov	x19, x0
   1cd68:	bl	1c414 <scols_init_debug@@SMARTCOLS_2.25+0x7e40>
   1cd6c:	cmp	w0, #0x1
   1cd70:	b.ls	1cda0 <scols_init_debug@@SMARTCOLS_2.25+0x87cc>  // b.plast
   1cd74:	lsr	w5, w0, #1
   1cd78:	mov	x1, #0x0                   	// #0
   1cd7c:	sub	w2, w0, #0x1
   1cd80:	ldr	x3, [x19, x1, lsl #3]
   1cd84:	sub	w0, w2, w1
   1cd88:	ldr	x4, [x19, x0, lsl #3]
   1cd8c:	str	x4, [x19, x1, lsl #3]
   1cd90:	str	x3, [x19, x0, lsl #3]
   1cd94:	add	x1, x1, #0x1
   1cd98:	cmp	x1, x5
   1cd9c:	b.ne	1cd80 <scols_init_debug@@SMARTCOLS_2.25+0x87ac>  // b.any
   1cda0:	mov	x0, x19
   1cda4:	ldr	x19, [sp, #16]
   1cda8:	ldp	x29, x30, [sp], #32
   1cdac:	ret
   1cdb0:	stp	x29, x30, [sp, #-96]!
   1cdb4:	mov	x29, sp
   1cdb8:	stp	x19, x20, [sp, #16]
   1cdbc:	stp	x21, x22, [sp, #32]
   1cdc0:	stp	x23, x24, [sp, #48]
   1cdc4:	stp	x25, x26, [sp, #64]
   1cdc8:	stp	x27, x28, [sp, #80]
   1cdcc:	ldr	w4, [x1]
   1cdd0:	ldr	w3, [x1, #4]
   1cdd4:	ldr	w9, [x1, #8]
   1cdd8:	ldr	w16, [x1, #12]
   1cddc:	ldr	w15, [x1, #16]
   1cde0:	ldr	w26, [x1, #20]
   1cde4:	ldr	w21, [x1, #24]
   1cde8:	ldr	w30, [x1, #28]
   1cdec:	ldr	w18, [x1, #32]
   1cdf0:	ldr	w2, [x1, #36]
   1cdf4:	ldr	w22, [x1, #40]
   1cdf8:	ldr	w27, [x1, #44]
   1cdfc:	ldr	w24, [x1, #48]
   1ce00:	ldr	w25, [x1, #52]
   1ce04:	ldr	w23, [x1, #56]
   1ce08:	ldr	w28, [x1, #60]
   1ce0c:	ldr	w14, [x0]
   1ce10:	ldr	w12, [x0, #4]
   1ce14:	ldr	w11, [x0, #8]
   1ce18:	ldr	w10, [x0, #12]
   1ce1c:	ldr	w13, [x0, #16]
   1ce20:	ror	w5, w4, #8
   1ce24:	and	w5, w5, #0xff00ff00
   1ce28:	ror	w4, w4, #24
   1ce2c:	and	w4, w4, #0xff00ff
   1ce30:	orr	w5, w5, w4
   1ce34:	eor	w1, w11, w10
   1ce38:	and	w1, w1, w12
   1ce3c:	eor	w1, w1, w10
   1ce40:	ror	w4, w14, #27
   1ce44:	add	w1, w1, w4
   1ce48:	mov	w4, #0x7999                	// #31129
   1ce4c:	movk	w4, #0x5a82, lsl #16
   1ce50:	add	w6, w13, w4
   1ce54:	add	w1, w1, w6
   1ce58:	add	w1, w5, w1
   1ce5c:	ror	w7, w12, #2
   1ce60:	ror	w6, w3, #8
   1ce64:	and	w6, w6, #0xff00ff00
   1ce68:	ror	w3, w3, #24
   1ce6c:	and	w3, w3, #0xff00ff
   1ce70:	orr	w6, w6, w3
   1ce74:	eor	w20, w11, w7
   1ce78:	and	w20, w20, w14
   1ce7c:	eor	w20, w20, w11
   1ce80:	add	w20, w20, w6
   1ce84:	add	w3, w10, w4
   1ce88:	add	w20, w20, w3
   1ce8c:	ror	w3, w1, #27
   1ce90:	add	w20, w3, w20
   1ce94:	ror	w3, w14, #2
   1ce98:	ror	w8, w9, #8
   1ce9c:	and	w8, w8, #0xff00ff00
   1cea0:	ror	w9, w9, #24
   1cea4:	and	w9, w9, #0xff00ff
   1cea8:	orr	w8, w8, w9
   1ceac:	eor	w17, w7, w3
   1ceb0:	and	w17, w17, w1
   1ceb4:	eor	w17, w17, w7
   1ceb8:	add	w17, w17, w8
   1cebc:	add	w9, w11, w4
   1cec0:	add	w17, w17, w9
   1cec4:	ror	w19, w20, #27
   1cec8:	add	w17, w19, w17
   1cecc:	ror	w1, w1, #2
   1ced0:	ror	w9, w16, #8
   1ced4:	and	w19, w9, #0xff00ff00
   1ced8:	ror	w16, w16, #24
   1cedc:	and	w16, w16, #0xff00ff
   1cee0:	orr	w9, w19, w16
   1cee4:	eor	w16, w3, w1
   1cee8:	and	w16, w16, w20
   1ceec:	eor	w16, w16, w3
   1cef0:	add	w16, w16, w9
   1cef4:	add	w7, w7, w4
   1cef8:	add	w16, w16, w7
   1cefc:	ror	w7, w17, #27
   1cf00:	add	w16, w7, w16
   1cf04:	ror	w20, w20, #2
   1cf08:	ror	w7, w15, #8
   1cf0c:	and	w19, w7, #0xff00ff00
   1cf10:	ror	w15, w15, #24
   1cf14:	and	w15, w15, #0xff00ff
   1cf18:	orr	w7, w19, w15
   1cf1c:	eor	w15, w1, w20
   1cf20:	and	w15, w15, w17
   1cf24:	eor	w15, w15, w1
   1cf28:	add	w15, w15, w7
   1cf2c:	add	w3, w3, w4
   1cf30:	add	w15, w15, w3
   1cf34:	ror	w3, w16, #27
   1cf38:	add	w15, w3, w15
   1cf3c:	ror	w17, w17, #2
   1cf40:	ror	w3, w26, #8
   1cf44:	and	w19, w3, #0xff00ff00
   1cf48:	ror	w26, w26, #24
   1cf4c:	and	w26, w26, #0xff00ff
   1cf50:	orr	w3, w19, w26
   1cf54:	eor	w26, w20, w17
   1cf58:	and	w26, w26, w16
   1cf5c:	eor	w26, w26, w20
   1cf60:	add	w1, w26, w1
   1cf64:	add	w26, w3, w4
   1cf68:	add	w1, w1, w26
   1cf6c:	ror	w26, w15, #27
   1cf70:	add	w26, w26, w1
   1cf74:	ror	w16, w16, #2
   1cf78:	ror	w1, w21, #8
   1cf7c:	and	w19, w1, #0xff00ff00
   1cf80:	ror	w21, w21, #24
   1cf84:	and	w21, w21, #0xff00ff
   1cf88:	orr	w1, w19, w21
   1cf8c:	eor	w19, w17, w16
   1cf90:	and	w19, w19, w15
   1cf94:	eor	w19, w19, w17
   1cf98:	add	w20, w19, w20
   1cf9c:	add	w19, w1, w4
   1cfa0:	add	w20, w20, w19
   1cfa4:	ror	w19, w26, #27
   1cfa8:	add	w20, w19, w20
   1cfac:	ror	w15, w15, #2
   1cfb0:	ror	w21, w30, #8
   1cfb4:	and	w19, w21, #0xff00ff00
   1cfb8:	ror	w30, w30, #24
   1cfbc:	and	w30, w30, #0xff00ff
   1cfc0:	orr	w21, w19, w30
   1cfc4:	eor	w19, w16, w15
   1cfc8:	and	w19, w19, w26
   1cfcc:	eor	w19, w19, w16
   1cfd0:	add	w17, w19, w17
   1cfd4:	add	w19, w21, w4
   1cfd8:	add	w17, w17, w19
   1cfdc:	ror	w19, w20, #27
   1cfe0:	add	w19, w19, w17
   1cfe4:	ror	w26, w26, #2
   1cfe8:	ror	w17, w18, #8
   1cfec:	and	w30, w17, #0xff00ff00
   1cff0:	ror	w18, w18, #24
   1cff4:	and	w18, w18, #0xff00ff
   1cff8:	orr	w17, w30, w18
   1cffc:	eor	w18, w15, w26
   1d000:	and	w18, w18, w20
   1d004:	eor	w18, w18, w15
   1d008:	add	w16, w18, w16
   1d00c:	add	w18, w17, w4
   1d010:	add	w16, w16, w18
   1d014:	ror	w18, w19, #27
   1d018:	add	w18, w18, w16
   1d01c:	ror	w20, w20, #2
   1d020:	ror	w16, w2, #8
   1d024:	and	w30, w16, #0xff00ff00
   1d028:	ror	w2, w2, #24
   1d02c:	and	w2, w2, #0xff00ff
   1d030:	orr	w16, w30, w2
   1d034:	eor	w2, w26, w20
   1d038:	and	w2, w2, w19
   1d03c:	eor	w2, w2, w26
   1d040:	add	w15, w2, w15
   1d044:	add	w2, w16, w4
   1d048:	add	w15, w15, w2
   1d04c:	ror	w2, w18, #27
   1d050:	add	w2, w2, w15
   1d054:	ror	w19, w19, #2
   1d058:	ror	w15, w22, #8
   1d05c:	and	w30, w15, #0xff00ff00
   1d060:	ror	w22, w22, #24
   1d064:	and	w22, w22, #0xff00ff
   1d068:	orr	w15, w30, w22
   1d06c:	eor	w22, w20, w19
   1d070:	and	w22, w22, w18
   1d074:	eor	w22, w22, w20
   1d078:	add	w26, w22, w26
   1d07c:	add	w22, w15, w4
   1d080:	add	w26, w26, w22
   1d084:	ror	w22, w2, #27
   1d088:	add	w22, w22, w26
   1d08c:	ror	w18, w18, #2
   1d090:	ror	w26, w27, #8
   1d094:	and	w30, w26, #0xff00ff00
   1d098:	ror	w27, w27, #24
   1d09c:	and	w27, w27, #0xff00ff
   1d0a0:	orr	w26, w30, w27
   1d0a4:	eor	w30, w19, w18
   1d0a8:	and	w30, w30, w2
   1d0ac:	eor	w30, w30, w19
   1d0b0:	add	w20, w30, w20
   1d0b4:	add	w30, w26, w4
   1d0b8:	add	w20, w20, w30
   1d0bc:	ror	w30, w22, #27
   1d0c0:	add	w30, w30, w20
   1d0c4:	ror	w2, w2, #2
   1d0c8:	ror	w20, w24, #8
   1d0cc:	and	w27, w20, #0xff00ff00
   1d0d0:	ror	w24, w24, #24
   1d0d4:	and	w24, w24, #0xff00ff
   1d0d8:	orr	w20, w27, w24
   1d0dc:	eor	w24, w18, w2
   1d0e0:	and	w24, w24, w22
   1d0e4:	eor	w24, w24, w18
   1d0e8:	add	w19, w24, w19
   1d0ec:	add	w24, w20, w4
   1d0f0:	add	w19, w19, w24
   1d0f4:	ror	w24, w30, #27
   1d0f8:	add	w24, w24, w19
   1d0fc:	ror	w22, w22, #2
   1d100:	ror	w19, w25, #8
   1d104:	and	w27, w19, #0xff00ff00
   1d108:	ror	w25, w25, #24
   1d10c:	and	w25, w25, #0xff00ff
   1d110:	orr	w19, w27, w25
   1d114:	eor	w27, w2, w22
   1d118:	and	w27, w27, w30
   1d11c:	eor	w27, w27, w2
   1d120:	add	w18, w27, w18
   1d124:	add	w27, w19, w4
   1d128:	add	w18, w18, w27
   1d12c:	ror	w27, w24, #27
   1d130:	add	w27, w27, w18
   1d134:	ror	w30, w30, #2
   1d138:	ror	w18, w23, #8
   1d13c:	and	w25, w18, #0xff00ff00
   1d140:	ror	w23, w23, #24
   1d144:	and	w23, w23, #0xff00ff
   1d148:	orr	w18, w25, w23
   1d14c:	eor	w25, w22, w30
   1d150:	and	w25, w25, w24
   1d154:	eor	w25, w25, w22
   1d158:	add	w2, w25, w2
   1d15c:	add	w25, w18, w4
   1d160:	add	w2, w2, w25
   1d164:	ror	w25, w27, #27
   1d168:	add	w25, w25, w2
   1d16c:	ror	w24, w24, #2
   1d170:	ror	w2, w28, #8
   1d174:	and	w23, w2, #0xff00ff00
   1d178:	ror	w28, w28, #24
   1d17c:	and	w28, w28, #0xff00ff
   1d180:	orr	w2, w23, w28
   1d184:	eor	w23, w30, w24
   1d188:	and	w23, w23, w27
   1d18c:	eor	w23, w23, w30
   1d190:	add	w22, w23, w22
   1d194:	add	w23, w2, w4
   1d198:	add	w22, w22, w23
   1d19c:	ror	w23, w25, #27
   1d1a0:	add	w22, w23, w22
   1d1a4:	ror	w27, w27, #2
   1d1a8:	eor	w5, w5, w8
   1d1ac:	eor	w23, w17, w19
   1d1b0:	eor	w5, w5, w23
   1d1b4:	ror	w5, w5, #31
   1d1b8:	eor	w23, w24, w27
   1d1bc:	and	w23, w23, w25
   1d1c0:	eor	w23, w23, w24
   1d1c4:	add	w30, w23, w30
   1d1c8:	add	w23, w5, w4
   1d1cc:	add	w30, w30, w23
   1d1d0:	ror	w23, w22, #27
   1d1d4:	add	w30, w23, w30
   1d1d8:	ror	w25, w25, #2
   1d1dc:	eor	w6, w6, w9
   1d1e0:	eor	w23, w16, w18
   1d1e4:	eor	w6, w6, w23
   1d1e8:	ror	w6, w6, #31
   1d1ec:	eor	w23, w27, w25
   1d1f0:	and	w23, w23, w22
   1d1f4:	eor	w23, w23, w27
   1d1f8:	add	w24, w23, w24
   1d1fc:	add	w23, w6, w4
   1d200:	add	w24, w24, w23
   1d204:	ror	w23, w30, #27
   1d208:	add	w24, w23, w24
   1d20c:	ror	w22, w22, #2
   1d210:	eor	w8, w8, w7
   1d214:	eor	w23, w15, w2
   1d218:	eor	w8, w8, w23
   1d21c:	ror	w8, w8, #31
   1d220:	eor	w23, w25, w22
   1d224:	and	w23, w23, w30
   1d228:	eor	w23, w23, w25
   1d22c:	add	w27, w23, w27
   1d230:	add	w23, w8, w4
   1d234:	add	w27, w27, w23
   1d238:	ror	w23, w24, #27
   1d23c:	add	w23, w23, w27
   1d240:	ror	w30, w30, #2
   1d244:	eor	w9, w9, w3
   1d248:	eor	w27, w26, w5
   1d24c:	eor	w9, w9, w27
   1d250:	ror	w9, w9, #31
   1d254:	eor	w27, w22, w30
   1d258:	and	w27, w27, w24
   1d25c:	eor	w27, w27, w22
   1d260:	add	w25, w27, w25
   1d264:	add	w4, w9, w4
   1d268:	add	w4, w25, w4
   1d26c:	ror	w25, w23, #27
   1d270:	add	w25, w25, w4
   1d274:	ror	w24, w24, #2
   1d278:	eor	w7, w7, w1
   1d27c:	eor	w4, w20, w6
   1d280:	eor	w7, w7, w4
   1d284:	ror	w7, w7, #31
   1d288:	eor	w4, w30, w24
   1d28c:	eor	w4, w4, w23
   1d290:	add	w22, w4, w22
   1d294:	mov	w4, #0xeba1                	// #60321
   1d298:	movk	w4, #0x6ed9, lsl #16
   1d29c:	add	w27, w7, w4
   1d2a0:	add	w22, w22, w27
   1d2a4:	ror	w27, w25, #27
   1d2a8:	add	w22, w27, w22
   1d2ac:	ror	w23, w23, #2
   1d2b0:	eor	w3, w3, w21
   1d2b4:	eor	w27, w19, w8
   1d2b8:	eor	w3, w3, w27
   1d2bc:	ror	w3, w3, #31
   1d2c0:	eor	w27, w24, w23
   1d2c4:	eor	w27, w27, w25
   1d2c8:	add	w30, w27, w30
   1d2cc:	add	w27, w3, w4
   1d2d0:	add	w30, w30, w27
   1d2d4:	ror	w27, w22, #27
   1d2d8:	add	w30, w27, w30
   1d2dc:	ror	w25, w25, #2
   1d2e0:	eor	w1, w1, w17
   1d2e4:	eor	w27, w18, w9
   1d2e8:	eor	w1, w1, w27
   1d2ec:	ror	w1, w1, #31
   1d2f0:	eor	w27, w23, w25
   1d2f4:	eor	w27, w27, w22
   1d2f8:	add	w24, w27, w24
   1d2fc:	add	w27, w1, w4
   1d300:	add	w24, w24, w27
   1d304:	ror	w27, w30, #27
   1d308:	add	w24, w27, w24
   1d30c:	ror	w22, w22, #2
   1d310:	eor	w21, w21, w16
   1d314:	eor	w27, w2, w7
   1d318:	eor	w21, w21, w27
   1d31c:	ror	w21, w21, #31
   1d320:	eor	w27, w25, w22
   1d324:	eor	w27, w27, w30
   1d328:	add	w23, w27, w23
   1d32c:	add	w27, w21, w4
   1d330:	add	w23, w23, w27
   1d334:	ror	w27, w24, #27
   1d338:	add	w27, w27, w23
   1d33c:	ror	w30, w30, #2
   1d340:	eor	w17, w17, w15
   1d344:	eor	w23, w5, w3
   1d348:	eor	w17, w17, w23
   1d34c:	ror	w17, w17, #31
   1d350:	eor	w23, w22, w30
   1d354:	eor	w23, w23, w24
   1d358:	add	w25, w23, w25
   1d35c:	add	w23, w17, w4
   1d360:	add	w25, w25, w23
   1d364:	ror	w23, w27, #27
   1d368:	add	w25, w23, w25
   1d36c:	ror	w24, w24, #2
   1d370:	eor	w16, w16, w26
   1d374:	eor	w23, w6, w1
   1d378:	eor	w16, w16, w23
   1d37c:	ror	w16, w16, #31
   1d380:	eor	w23, w30, w24
   1d384:	eor	w23, w23, w27
   1d388:	add	w22, w23, w22
   1d38c:	add	w23, w16, w4
   1d390:	add	w22, w22, w23
   1d394:	ror	w23, w25, #27
   1d398:	add	w22, w23, w22
   1d39c:	ror	w27, w27, #2
   1d3a0:	eor	w15, w15, w20
   1d3a4:	eor	w23, w8, w21
   1d3a8:	eor	w15, w15, w23
   1d3ac:	ror	w15, w15, #31
   1d3b0:	eor	w23, w24, w27
   1d3b4:	eor	w23, w23, w25
   1d3b8:	add	w30, w23, w30
   1d3bc:	add	w23, w15, w4
   1d3c0:	add	w30, w30, w23
   1d3c4:	ror	w23, w22, #27
   1d3c8:	add	w23, w23, w30
   1d3cc:	ror	w25, w25, #2
   1d3d0:	eor	w30, w9, w17
   1d3d4:	eor	w26, w26, w19
   1d3d8:	eor	w26, w30, w26
   1d3dc:	ror	w30, w26, #31
   1d3e0:	eor	w26, w27, w25
   1d3e4:	eor	w26, w26, w22
   1d3e8:	add	w24, w26, w24
   1d3ec:	add	w26, w30, w4
   1d3f0:	add	w24, w24, w26
   1d3f4:	ror	w26, w23, #27
   1d3f8:	add	w26, w26, w24
   1d3fc:	ror	w22, w22, #2
   1d400:	eor	w20, w20, w18
   1d404:	eor	w24, w7, w16
   1d408:	eor	w20, w20, w24
   1d40c:	ror	w20, w20, #31
   1d410:	eor	w24, w25, w22
   1d414:	eor	w24, w24, w23
   1d418:	add	w27, w24, w27
   1d41c:	add	w24, w20, w4
   1d420:	add	w27, w27, w24
   1d424:	ror	w24, w26, #27
   1d428:	add	w27, w24, w27
   1d42c:	ror	w23, w23, #2
   1d430:	eor	w19, w19, w2
   1d434:	eor	w24, w3, w15
   1d438:	eor	w19, w19, w24
   1d43c:	ror	w19, w19, #31
   1d440:	eor	w24, w22, w23
   1d444:	eor	w24, w24, w26
   1d448:	add	w25, w24, w25
   1d44c:	add	w24, w19, w4
   1d450:	add	w25, w25, w24
   1d454:	ror	w24, w27, #27
   1d458:	add	w25, w24, w25
   1d45c:	ror	w26, w26, #2
   1d460:	eor	w18, w18, w5
   1d464:	eor	w24, w1, w30
   1d468:	eor	w18, w18, w24
   1d46c:	ror	w18, w18, #31
   1d470:	eor	w24, w23, w26
   1d474:	eor	w24, w24, w27
   1d478:	add	w22, w24, w22
   1d47c:	add	w24, w18, w4
   1d480:	add	w22, w22, w24
   1d484:	ror	w24, w25, #27
   1d488:	add	w24, w24, w22
   1d48c:	ror	w27, w27, #2
   1d490:	eor	w2, w2, w6
   1d494:	eor	w22, w21, w20
   1d498:	eor	w2, w2, w22
   1d49c:	ror	w2, w2, #31
   1d4a0:	eor	w22, w26, w27
   1d4a4:	eor	w22, w22, w25
   1d4a8:	add	w23, w22, w23
   1d4ac:	add	w22, w2, w4
   1d4b0:	add	w23, w23, w22
   1d4b4:	ror	w22, w24, #27
   1d4b8:	add	w23, w22, w23
   1d4bc:	ror	w25, w25, #2
   1d4c0:	eor	w5, w5, w8
   1d4c4:	eor	w22, w17, w19
   1d4c8:	eor	w5, w5, w22
   1d4cc:	ror	w5, w5, #31
   1d4d0:	eor	w22, w27, w25
   1d4d4:	eor	w22, w22, w24
   1d4d8:	add	w26, w22, w26
   1d4dc:	add	w22, w5, w4
   1d4e0:	add	w26, w26, w22
   1d4e4:	ror	w22, w23, #27
   1d4e8:	add	w26, w22, w26
   1d4ec:	ror	w24, w24, #2
   1d4f0:	eor	w22, w16, w18
   1d4f4:	eor	w6, w6, w9
   1d4f8:	eor	w6, w22, w6
   1d4fc:	ror	w6, w6, #31
   1d500:	eor	w22, w25, w24
   1d504:	eor	w22, w22, w23
   1d508:	add	w27, w22, w27
   1d50c:	add	w22, w6, w4
   1d510:	add	w27, w27, w22
   1d514:	ror	w22, w26, #27
   1d518:	add	w22, w22, w27
   1d51c:	ror	w23, w23, #2
   1d520:	eor	w8, w8, w7
   1d524:	eor	w27, w15, w2
   1d528:	eor	w8, w8, w27
   1d52c:	ror	w8, w8, #31
   1d530:	eor	w27, w24, w23
   1d534:	eor	w27, w27, w26
   1d538:	add	w25, w27, w25
   1d53c:	add	w27, w8, w4
   1d540:	add	w25, w25, w27
   1d544:	ror	w27, w22, #27
   1d548:	add	w25, w27, w25
   1d54c:	ror	w26, w26, #2
   1d550:	eor	w9, w9, w3
   1d554:	eor	w27, w30, w5
   1d558:	eor	w9, w9, w27
   1d55c:	ror	w9, w9, #31
   1d560:	eor	w27, w23, w26
   1d564:	eor	w27, w27, w22
   1d568:	add	w24, w27, w24
   1d56c:	add	w27, w9, w4
   1d570:	add	w24, w24, w27
   1d574:	ror	w27, w25, #27
   1d578:	add	w24, w27, w24
   1d57c:	ror	w22, w22, #2
   1d580:	eor	w7, w7, w1
   1d584:	eor	w27, w20, w6
   1d588:	eor	w7, w7, w27
   1d58c:	ror	w7, w7, #31
   1d590:	eor	w27, w26, w22
   1d594:	eor	w27, w27, w25
   1d598:	add	w23, w27, w23
   1d59c:	add	w27, w7, w4
   1d5a0:	add	w23, w23, w27
   1d5a4:	ror	w27, w24, #27
   1d5a8:	add	w27, w27, w23
   1d5ac:	ror	w25, w25, #2
   1d5b0:	eor	w23, w3, w21
   1d5b4:	eor	w3, w19, w8
   1d5b8:	eor	w23, w23, w3
   1d5bc:	ror	w23, w23, #31
   1d5c0:	eor	w3, w22, w25
   1d5c4:	eor	w3, w3, w24
   1d5c8:	add	w26, w3, w26
   1d5cc:	add	w3, w23, w4
   1d5d0:	add	w26, w26, w3
   1d5d4:	ror	w3, w27, #27
   1d5d8:	add	w26, w3, w26
   1d5dc:	ror	w24, w24, #2
   1d5e0:	eor	w1, w1, w17
   1d5e4:	eor	w3, w18, w9
   1d5e8:	eor	w1, w1, w3
   1d5ec:	ror	w1, w1, #31
   1d5f0:	eor	w3, w25, w24
   1d5f4:	eor	w3, w3, w27
   1d5f8:	add	w22, w3, w22
   1d5fc:	add	w3, w1, w4
   1d600:	add	w22, w22, w3
   1d604:	ror	w3, w26, #27
   1d608:	add	w22, w3, w22
   1d60c:	ror	w27, w27, #2
   1d610:	eor	w3, w2, w7
   1d614:	eor	w21, w21, w16
   1d618:	eor	w21, w3, w21
   1d61c:	ror	w21, w21, #31
   1d620:	eor	w3, w24, w27
   1d624:	eor	w3, w3, w26
   1d628:	add	w25, w3, w25
   1d62c:	add	w4, w21, w4
   1d630:	add	w4, w25, w4
   1d634:	ror	w25, w22, #27
   1d638:	add	w4, w25, w4
   1d63c:	ror	w26, w26, #2
   1d640:	eor	w17, w17, w15
   1d644:	eor	w3, w5, w23
   1d648:	eor	w17, w17, w3
   1d64c:	ror	w17, w17, #31
   1d650:	orr	w25, w22, w26
   1d654:	and	w25, w25, w27
   1d658:	and	w3, w22, w26
   1d65c:	orr	w25, w25, w3
   1d660:	ror	w3, w4, #27
   1d664:	add	w25, w25, w3
   1d668:	mov	w3, #0xbcdc                	// #48348
   1d66c:	movk	w3, #0x8f1b, lsl #16
   1d670:	add	w28, w17, w3
   1d674:	add	w25, w25, w28
   1d678:	add	w24, w25, w24
   1d67c:	ror	w22, w22, #2
   1d680:	eor	w16, w16, w30
   1d684:	eor	w25, w6, w1
   1d688:	eor	w16, w16, w25
   1d68c:	ror	w16, w16, #31
   1d690:	orr	w25, w4, w22
   1d694:	and	w25, w25, w26
   1d698:	and	w28, w4, w22
   1d69c:	orr	w25, w25, w28
   1d6a0:	add	w27, w25, w27
   1d6a4:	add	w25, w16, w3
   1d6a8:	add	w27, w27, w25
   1d6ac:	ror	w25, w24, #27
   1d6b0:	add	w27, w25, w27
   1d6b4:	ror	w4, w4, #2
   1d6b8:	eor	w15, w15, w20
   1d6bc:	eor	w25, w8, w21
   1d6c0:	eor	w15, w15, w25
   1d6c4:	ror	w15, w15, #31
   1d6c8:	orr	w25, w24, w4
   1d6cc:	and	w25, w25, w22
   1d6d0:	and	w28, w24, w4
   1d6d4:	orr	w25, w25, w28
   1d6d8:	ror	w28, w27, #27
   1d6dc:	add	w25, w25, w28
   1d6e0:	add	w28, w15, w3
   1d6e4:	add	w25, w25, w28
   1d6e8:	add	w26, w25, w26
   1d6ec:	ror	w24, w24, #2
   1d6f0:	eor	w30, w30, w19
   1d6f4:	eor	w25, w9, w17
   1d6f8:	eor	w30, w30, w25
   1d6fc:	ror	w30, w30, #31
   1d700:	orr	w25, w27, w24
   1d704:	and	w25, w25, w4
   1d708:	and	w28, w27, w24
   1d70c:	orr	w25, w25, w28
   1d710:	add	w22, w25, w22
   1d714:	add	w25, w30, w3
   1d718:	add	w22, w22, w25
   1d71c:	ror	w25, w26, #27
   1d720:	add	w22, w25, w22
   1d724:	ror	w27, w27, #2
   1d728:	eor	w25, w7, w16
   1d72c:	eor	w20, w20, w18
   1d730:	eor	w20, w25, w20
   1d734:	ror	w20, w20, #31
   1d738:	orr	w25, w26, w27
   1d73c:	and	w25, w25, w24
   1d740:	and	w28, w26, w27
   1d744:	orr	w25, w25, w28
   1d748:	ror	w28, w22, #27
   1d74c:	add	w25, w25, w28
   1d750:	add	w28, w20, w3
   1d754:	add	w25, w25, w28
   1d758:	add	w4, w25, w4
   1d75c:	ror	w26, w26, #2
   1d760:	eor	w19, w19, w2
   1d764:	eor	w25, w23, w15
   1d768:	eor	w19, w19, w25
   1d76c:	ror	w19, w19, #31
   1d770:	orr	w25, w22, w26
   1d774:	and	w25, w25, w27
   1d778:	and	w28, w22, w26
   1d77c:	orr	w25, w25, w28
   1d780:	add	w24, w25, w24
   1d784:	add	w25, w19, w3
   1d788:	add	w24, w24, w25
   1d78c:	ror	w25, w4, #27
   1d790:	add	w24, w25, w24
   1d794:	ror	w22, w22, #2
   1d798:	eor	w18, w18, w5
   1d79c:	eor	w25, w1, w30
   1d7a0:	eor	w18, w18, w25
   1d7a4:	ror	w18, w18, #31
   1d7a8:	orr	w25, w4, w22
   1d7ac:	and	w25, w25, w26
   1d7b0:	and	w28, w4, w22
   1d7b4:	orr	w25, w25, w28
   1d7b8:	ror	w28, w24, #27
   1d7bc:	add	w25, w25, w28
   1d7c0:	add	w28, w18, w3
   1d7c4:	add	w25, w25, w28
   1d7c8:	add	w27, w25, w27
   1d7cc:	ror	w4, w4, #2
   1d7d0:	eor	w2, w2, w6
   1d7d4:	eor	w25, w21, w20
   1d7d8:	eor	w2, w2, w25
   1d7dc:	ror	w2, w2, #31
   1d7e0:	orr	w25, w24, w4
   1d7e4:	and	w25, w25, w22
   1d7e8:	and	w28, w24, w4
   1d7ec:	orr	w25, w25, w28
   1d7f0:	add	w26, w25, w26
   1d7f4:	add	w25, w2, w3
   1d7f8:	add	w26, w26, w25
   1d7fc:	ror	w25, w27, #27
   1d800:	add	w26, w25, w26
   1d804:	ror	w24, w24, #2
   1d808:	eor	w5, w5, w8
   1d80c:	eor	w25, w17, w19
   1d810:	eor	w5, w5, w25
   1d814:	ror	w5, w5, #31
   1d818:	orr	w25, w27, w24
   1d81c:	and	w25, w25, w4
   1d820:	and	w28, w27, w24
   1d824:	orr	w25, w25, w28
   1d828:	ror	w28, w26, #27
   1d82c:	add	w25, w25, w28
   1d830:	add	w28, w5, w3
   1d834:	add	w25, w25, w28
   1d838:	add	w22, w25, w22
   1d83c:	ror	w27, w27, #2
   1d840:	eor	w25, w16, w18
   1d844:	eor	w6, w6, w9
   1d848:	eor	w6, w25, w6
   1d84c:	ror	w6, w6, #31
   1d850:	orr	w25, w26, w27
   1d854:	and	w25, w25, w24
   1d858:	and	w28, w26, w27
   1d85c:	orr	w25, w25, w28
   1d860:	add	w4, w25, w4
   1d864:	add	w25, w6, w3
   1d868:	add	w4, w4, w25
   1d86c:	ror	w25, w22, #27
   1d870:	add	w4, w25, w4
   1d874:	ror	w26, w26, #2
   1d878:	eor	w8, w8, w7
   1d87c:	eor	w25, w15, w2
   1d880:	eor	w8, w8, w25
   1d884:	ror	w8, w8, #31
   1d888:	orr	w25, w22, w26
   1d88c:	and	w25, w25, w27
   1d890:	and	w28, w22, w26
   1d894:	orr	w25, w25, w28
   1d898:	ror	w28, w4, #27
   1d89c:	add	w25, w25, w28
   1d8a0:	add	w28, w8, w3
   1d8a4:	add	w25, w25, w28
   1d8a8:	add	w24, w25, w24
   1d8ac:	ror	w22, w22, #2
   1d8b0:	eor	w9, w9, w23
   1d8b4:	eor	w25, w30, w5
   1d8b8:	eor	w9, w9, w25
   1d8bc:	ror	w9, w9, #31
   1d8c0:	orr	w25, w4, w22
   1d8c4:	and	w25, w25, w26
   1d8c8:	and	w28, w4, w22
   1d8cc:	orr	w25, w25, w28
   1d8d0:	add	w27, w25, w27
   1d8d4:	add	w25, w9, w3
   1d8d8:	add	w27, w27, w25
   1d8dc:	ror	w25, w24, #27
   1d8e0:	add	w27, w25, w27
   1d8e4:	ror	w4, w4, #2
   1d8e8:	eor	w7, w7, w1
   1d8ec:	eor	w25, w20, w6
   1d8f0:	eor	w7, w7, w25
   1d8f4:	ror	w7, w7, #31
   1d8f8:	orr	w25, w24, w4
   1d8fc:	and	w25, w25, w22
   1d900:	and	w28, w24, w4
   1d904:	orr	w25, w25, w28
   1d908:	ror	w28, w27, #27
   1d90c:	add	w25, w25, w28
   1d910:	add	w28, w7, w3
   1d914:	add	w25, w25, w28
   1d918:	add	w26, w25, w26
   1d91c:	ror	w24, w24, #2
   1d920:	eor	w23, w23, w21
   1d924:	eor	w25, w19, w8
   1d928:	eor	w23, w23, w25
   1d92c:	ror	w23, w23, #31
   1d930:	orr	w25, w27, w24
   1d934:	and	w25, w25, w4
   1d938:	and	w28, w27, w24
   1d93c:	orr	w25, w25, w28
   1d940:	add	w22, w25, w22
   1d944:	add	w25, w23, w3
   1d948:	add	w22, w22, w25
   1d94c:	ror	w25, w26, #27
   1d950:	add	w22, w25, w22
   1d954:	ror	w27, w27, #2
   1d958:	eor	w1, w1, w17
   1d95c:	eor	w25, w18, w9
   1d960:	eor	w1, w1, w25
   1d964:	ror	w1, w1, #31
   1d968:	orr	w25, w26, w27
   1d96c:	and	w25, w25, w24
   1d970:	and	w28, w26, w27
   1d974:	orr	w25, w25, w28
   1d978:	ror	w28, w22, #27
   1d97c:	add	w25, w25, w28
   1d980:	add	w28, w1, w3
   1d984:	add	w25, w25, w28
   1d988:	add	w4, w25, w4
   1d98c:	ror	w26, w26, #2
   1d990:	eor	w25, w2, w7
   1d994:	eor	w21, w21, w16
   1d998:	eor	w21, w25, w21
   1d99c:	ror	w21, w21, #31
   1d9a0:	orr	w25, w22, w26
   1d9a4:	and	w25, w25, w27
   1d9a8:	and	w28, w22, w26
   1d9ac:	orr	w25, w25, w28
   1d9b0:	add	w24, w25, w24
   1d9b4:	add	w25, w21, w3
   1d9b8:	add	w24, w24, w25
   1d9bc:	ror	w25, w4, #27
   1d9c0:	add	w24, w25, w24
   1d9c4:	ror	w22, w22, #2
   1d9c8:	eor	w17, w17, w15
   1d9cc:	eor	w25, w5, w23
   1d9d0:	eor	w17, w17, w25
   1d9d4:	ror	w17, w17, #31
   1d9d8:	orr	w25, w4, w22
   1d9dc:	and	w25, w25, w26
   1d9e0:	and	w28, w4, w22
   1d9e4:	orr	w25, w25, w28
   1d9e8:	ror	w28, w24, #27
   1d9ec:	add	w25, w25, w28
   1d9f0:	add	w28, w17, w3
   1d9f4:	add	w25, w25, w28
   1d9f8:	add	w27, w25, w27
   1d9fc:	ror	w4, w4, #2
   1da00:	eor	w16, w16, w30
   1da04:	eor	w25, w6, w1
   1da08:	eor	w16, w16, w25
   1da0c:	ror	w16, w16, #31
   1da10:	orr	w25, w24, w4
   1da14:	and	w25, w25, w22
   1da18:	and	w28, w24, w4
   1da1c:	orr	w25, w25, w28
   1da20:	add	w26, w25, w26
   1da24:	add	w25, w16, w3
   1da28:	add	w26, w26, w25
   1da2c:	ror	w25, w27, #27
   1da30:	add	w26, w25, w26
   1da34:	ror	w24, w24, #2
   1da38:	eor	w15, w15, w20
   1da3c:	eor	w25, w8, w21
   1da40:	eor	w15, w15, w25
   1da44:	ror	w15, w15, #31
   1da48:	orr	w25, w27, w24
   1da4c:	and	w25, w25, w4
   1da50:	and	w28, w27, w24
   1da54:	orr	w25, w25, w28
   1da58:	ror	w28, w26, #27
   1da5c:	add	w25, w25, w28
   1da60:	add	w28, w15, w3
   1da64:	add	w25, w25, w28
   1da68:	add	w22, w25, w22
   1da6c:	ror	w27, w27, #2
   1da70:	eor	w30, w30, w19
   1da74:	eor	w25, w9, w17
   1da78:	eor	w30, w30, w25
   1da7c:	ror	w30, w30, #31
   1da80:	orr	w25, w26, w27
   1da84:	and	w25, w25, w24
   1da88:	and	w28, w26, w27
   1da8c:	orr	w25, w25, w28
   1da90:	add	w4, w25, w4
   1da94:	add	w3, w30, w3
   1da98:	add	w3, w4, w3
   1da9c:	ror	w4, w22, #27
   1daa0:	add	w3, w4, w3
   1daa4:	ror	w26, w26, #2
   1daa8:	eor	w20, w20, w18
   1daac:	eor	w4, w7, w16
   1dab0:	eor	w20, w20, w4
   1dab4:	ror	w20, w20, #31
   1dab8:	eor	w4, w27, w26
   1dabc:	eor	w4, w4, w22
   1dac0:	add	w24, w4, w24
   1dac4:	mov	w25, #0xc1d6                	// #49622
   1dac8:	movk	w25, #0xca62, lsl #16
   1dacc:	add	w4, w20, w25
   1dad0:	add	w24, w24, w4
   1dad4:	ror	w4, w3, #27
   1dad8:	add	w24, w4, w24
   1dadc:	ror	w22, w22, #2
   1dae0:	eor	w4, w23, w15
   1dae4:	eor	w19, w19, w2
   1dae8:	eor	w19, w4, w19
   1daec:	ror	w19, w19, #31
   1daf0:	eor	w4, w26, w22
   1daf4:	eor	w4, w4, w3
   1daf8:	add	w27, w4, w27
   1dafc:	add	w4, w19, w25
   1db00:	add	w27, w27, w4
   1db04:	ror	w4, w24, #27
   1db08:	add	w27, w4, w27
   1db0c:	ror	w3, w3, #2
   1db10:	eor	w18, w18, w5
   1db14:	eor	w4, w1, w30
   1db18:	eor	w18, w18, w4
   1db1c:	ror	w18, w18, #31
   1db20:	eor	w4, w22, w3
   1db24:	eor	w4, w4, w24
   1db28:	add	w26, w4, w26
   1db2c:	add	w4, w18, w25
   1db30:	add	w26, w26, w4
   1db34:	ror	w4, w27, #27
   1db38:	add	w26, w4, w26
   1db3c:	ror	w24, w24, #2
   1db40:	eor	w2, w2, w6
   1db44:	eor	w4, w21, w20
   1db48:	eor	w2, w2, w4
   1db4c:	ror	w2, w2, #31
   1db50:	eor	w4, w3, w24
   1db54:	eor	w4, w4, w27
   1db58:	add	w22, w4, w22
   1db5c:	add	w4, w2, w25
   1db60:	add	w22, w22, w4
   1db64:	ror	w4, w26, #27
   1db68:	add	w22, w4, w22
   1db6c:	ror	w27, w27, #2
   1db70:	eor	w5, w5, w8
   1db74:	eor	w4, w17, w19
   1db78:	eor	w5, w5, w4
   1db7c:	ror	w5, w5, #31
   1db80:	eor	w4, w24, w27
   1db84:	eor	w4, w4, w26
   1db88:	add	w3, w4, w3
   1db8c:	add	w4, w5, w25
   1db90:	add	w3, w3, w4
   1db94:	ror	w4, w22, #27
   1db98:	add	w3, w4, w3
   1db9c:	ror	w26, w26, #2
   1dba0:	eor	w6, w6, w9
   1dba4:	eor	w4, w16, w18
   1dba8:	eor	w6, w6, w4
   1dbac:	ror	w6, w6, #31
   1dbb0:	eor	w4, w27, w26
   1dbb4:	eor	w4, w4, w22
   1dbb8:	add	w24, w4, w24
   1dbbc:	add	w4, w6, w25
   1dbc0:	add	w24, w24, w4
   1dbc4:	ror	w4, w3, #27
   1dbc8:	add	w24, w4, w24
   1dbcc:	ror	w22, w22, #2
   1dbd0:	eor	w8, w8, w7
   1dbd4:	eor	w4, w15, w2
   1dbd8:	eor	w8, w8, w4
   1dbdc:	ror	w8, w8, #31
   1dbe0:	eor	w4, w26, w22
   1dbe4:	eor	w4, w4, w3
   1dbe8:	add	w27, w4, w27
   1dbec:	add	w4, w8, w25
   1dbf0:	add	w27, w27, w4
   1dbf4:	ror	w4, w24, #27
   1dbf8:	add	w27, w4, w27
   1dbfc:	ror	w3, w3, #2
   1dc00:	eor	w4, w30, w5
   1dc04:	eor	w9, w9, w23
   1dc08:	eor	w9, w4, w9
   1dc0c:	ror	w9, w9, #31
   1dc10:	eor	w4, w22, w3
   1dc14:	eor	w4, w4, w24
   1dc18:	add	w26, w4, w26
   1dc1c:	add	w4, w9, w25
   1dc20:	add	w26, w26, w4
   1dc24:	ror	w4, w27, #27
   1dc28:	add	w26, w4, w26
   1dc2c:	ror	w24, w24, #2
   1dc30:	eor	w7, w7, w1
   1dc34:	eor	w4, w20, w6
   1dc38:	eor	w7, w7, w4
   1dc3c:	ror	w7, w7, #31
   1dc40:	eor	w4, w3, w24
   1dc44:	eor	w4, w4, w27
   1dc48:	add	w22, w4, w22
   1dc4c:	add	w25, w7, w25
   1dc50:	add	w25, w22, w25
   1dc54:	ror	w22, w26, #27
   1dc58:	add	w22, w22, w25
   1dc5c:	ror	w27, w27, #2
   1dc60:	eor	w23, w23, w21
   1dc64:	eor	w4, w19, w8
   1dc68:	eor	w23, w23, w4
   1dc6c:	ror	w23, w23, #31
   1dc70:	eor	w4, w24, w27
   1dc74:	eor	w4, w4, w26
   1dc78:	add	w3, w4, w3
   1dc7c:	mov	w4, #0xc1d6                	// #49622
   1dc80:	movk	w4, #0xca62, lsl #16
   1dc84:	add	w25, w23, w4
   1dc88:	add	w3, w3, w25
   1dc8c:	ror	w25, w22, #27
   1dc90:	add	w3, w25, w3
   1dc94:	ror	w26, w26, #2
   1dc98:	eor	w1, w1, w17
   1dc9c:	eor	w25, w18, w9
   1dca0:	eor	w1, w1, w25
   1dca4:	ror	w1, w1, #31
   1dca8:	eor	w25, w27, w26
   1dcac:	eor	w25, w25, w22
   1dcb0:	add	w24, w25, w24
   1dcb4:	add	w25, w1, w4
   1dcb8:	add	w24, w24, w25
   1dcbc:	ror	w25, w3, #27
   1dcc0:	add	w24, w25, w24
   1dcc4:	ror	w22, w22, #2
   1dcc8:	eor	w21, w21, w16
   1dccc:	eor	w25, w2, w7
   1dcd0:	eor	w21, w21, w25
   1dcd4:	ror	w21, w21, #31
   1dcd8:	eor	w25, w26, w22
   1dcdc:	eor	w25, w25, w3
   1dce0:	add	w27, w25, w27
   1dce4:	add	w25, w21, w4
   1dce8:	add	w27, w27, w25
   1dcec:	ror	w25, w24, #27
   1dcf0:	add	w27, w25, w27
   1dcf4:	ror	w3, w3, #2
   1dcf8:	eor	w17, w17, w15
   1dcfc:	eor	w25, w5, w23
   1dd00:	eor	w17, w17, w25
   1dd04:	ror	w17, w17, #31
   1dd08:	eor	w25, w22, w3
   1dd0c:	eor	w25, w25, w24
   1dd10:	add	w26, w25, w26
   1dd14:	add	w25, w17, w4
   1dd18:	add	w26, w26, w25
   1dd1c:	ror	w25, w27, #27
   1dd20:	add	w26, w25, w26
   1dd24:	ror	w24, w24, #2
   1dd28:	eor	w16, w16, w30
   1dd2c:	eor	w25, w6, w1
   1dd30:	eor	w16, w16, w25
   1dd34:	ror	w16, w16, #31
   1dd38:	eor	w25, w3, w24
   1dd3c:	eor	w25, w25, w27
   1dd40:	add	w22, w25, w22
   1dd44:	add	w25, w16, w4
   1dd48:	add	w22, w22, w25
   1dd4c:	ror	w25, w26, #27
   1dd50:	add	w22, w25, w22
   1dd54:	ror	w27, w27, #2
   1dd58:	eor	w15, w15, w20
   1dd5c:	eor	w8, w8, w21
   1dd60:	eor	w8, w15, w8
   1dd64:	ror	w8, w8, #31
   1dd68:	eor	w15, w24, w27
   1dd6c:	eor	w15, w15, w26
   1dd70:	add	w3, w15, w3
   1dd74:	add	w15, w8, w4
   1dd78:	add	w3, w3, w15
   1dd7c:	ror	w15, w22, #27
   1dd80:	add	w3, w15, w3
   1dd84:	ror	w26, w26, #2
   1dd88:	eor	w9, w9, w17
   1dd8c:	eor	w30, w30, w19
   1dd90:	eor	w9, w9, w30
   1dd94:	ror	w9, w9, #31
   1dd98:	eor	w15, w27, w26
   1dd9c:	eor	w15, w15, w22
   1dda0:	add	w24, w15, w24
   1dda4:	add	w15, w9, w4
   1dda8:	add	w24, w24, w15
   1ddac:	ror	w15, w3, #27
   1ddb0:	add	w24, w15, w24
   1ddb4:	ror	w22, w22, #2
   1ddb8:	eor	w20, w20, w18
   1ddbc:	eor	w7, w7, w16
   1ddc0:	eor	w7, w20, w7
   1ddc4:	ror	w7, w7, #31
   1ddc8:	eor	w15, w26, w22
   1ddcc:	eor	w15, w15, w3
   1ddd0:	add	w27, w15, w27
   1ddd4:	add	w15, w7, w4
   1ddd8:	add	w27, w27, w15
   1dddc:	ror	w15, w24, #27
   1dde0:	add	w27, w15, w27
   1dde4:	ror	w25, w3, #2
   1dde8:	eor	w3, w19, w2
   1ddec:	eor	w23, w23, w8
   1ddf0:	eor	w3, w3, w23
   1ddf4:	ror	w3, w3, #31
   1ddf8:	add	w3, w3, w4
   1ddfc:	eor	w8, w22, w25
   1de00:	eor	w8, w8, w24
   1de04:	add	w26, w8, w26
   1de08:	add	w3, w3, w26
   1de0c:	ror	w8, w27, #27
   1de10:	add	w3, w8, w3
   1de14:	ror	w24, w24, #2
   1de18:	eor	w1, w1, w9
   1de1c:	eor	w18, w18, w5
   1de20:	eor	w1, w1, w18
   1de24:	ror	w1, w1, #31
   1de28:	add	w1, w1, w4
   1de2c:	eor	w5, w25, w24
   1de30:	eor	w5, w5, w27
   1de34:	add	w22, w5, w22
   1de38:	add	w22, w1, w22
   1de3c:	ror	w1, w3, #27
   1de40:	add	w22, w1, w22
   1de44:	ror	w27, w27, #2
   1de48:	eor	w2, w2, w6
   1de4c:	eor	w1, w21, w7
   1de50:	eor	w1, w2, w1
   1de54:	ror	w1, w1, #31
   1de58:	add	w1, w1, w25
   1de5c:	add	w14, w14, w4
   1de60:	add	w1, w1, w14
   1de64:	eor	w2, w24, w27
   1de68:	eor	w2, w2, w3
   1de6c:	ror	w4, w22, #27
   1de70:	add	w2, w2, w4
   1de74:	add	w1, w1, w2
   1de78:	str	w1, [x0]
   1de7c:	add	w12, w12, w22
   1de80:	str	w12, [x0, #4]
   1de84:	ror	w3, w3, #2
   1de88:	add	w11, w3, w11
   1de8c:	str	w11, [x0, #8]
   1de90:	add	w10, w10, w27
   1de94:	str	w10, [x0, #12]
   1de98:	add	w24, w13, w24
   1de9c:	str	w24, [x0, #16]
   1dea0:	ldp	x19, x20, [sp, #16]
   1dea4:	ldp	x21, x22, [sp, #32]
   1dea8:	ldp	x23, x24, [sp, #48]
   1deac:	ldp	x25, x26, [sp, #64]
   1deb0:	ldp	x27, x28, [sp, #80]
   1deb4:	ldp	x29, x30, [sp], #96
   1deb8:	ret
   1debc:	mov	w1, #0x2301                	// #8961
   1dec0:	movk	w1, #0x6745, lsl #16
   1dec4:	str	w1, [x0]
   1dec8:	mov	w1, #0xab89                	// #43913
   1decc:	movk	w1, #0xefcd, lsl #16
   1ded0:	str	w1, [x0, #4]
   1ded4:	mov	w1, #0xdcfe                	// #56574
   1ded8:	movk	w1, #0x98ba, lsl #16
   1dedc:	str	w1, [x0, #8]
   1dee0:	mov	w1, #0x5476                	// #21622
   1dee4:	movk	w1, #0x1032, lsl #16
   1dee8:	str	w1, [x0, #12]
   1deec:	mov	w1, #0xe1f0                	// #57840
   1def0:	movk	w1, #0xc3d2, lsl #16
   1def4:	str	w1, [x0, #16]
   1def8:	str	wzr, [x0, #24]
   1defc:	str	wzr, [x0, #20]
   1df00:	ret
   1df04:	stp	x29, x30, [sp, #-64]!
   1df08:	mov	x29, sp
   1df0c:	stp	x19, x20, [sp, #16]
   1df10:	stp	x21, x22, [sp, #32]
   1df14:	stp	x23, x24, [sp, #48]
   1df18:	mov	x21, x0
   1df1c:	mov	x23, x1
   1df20:	mov	w22, w2
   1df24:	ldr	w20, [x0, #20]
   1df28:	add	w0, w20, w2, lsl #3
   1df2c:	str	w0, [x21, #20]
   1df30:	cmp	w0, w20
   1df34:	b.cs	1df44 <scols_init_debug@@SMARTCOLS_2.25+0x9970>  // b.hs, b.nlast
   1df38:	ldr	w0, [x21, #24]
   1df3c:	add	w0, w0, #0x1
   1df40:	str	w0, [x21, #24]
   1df44:	ldr	w0, [x21, #24]
   1df48:	add	w0, w0, w22, lsr #29
   1df4c:	str	w0, [x21, #24]
   1df50:	ubfx	x20, x20, #3, #6
   1df54:	add	w0, w22, w20
   1df58:	mov	w19, #0x0                   	// #0
   1df5c:	cmp	w0, #0x3f
   1df60:	b.hi	1df90 <scols_init_debug@@SMARTCOLS_2.25+0x99bc>  // b.pmore
   1df64:	mov	w20, w20
   1df68:	add	x20, x20, #0x1c
   1df6c:	sub	w2, w22, w19
   1df70:	add	x1, x23, w19, uxtw
   1df74:	add	x0, x21, x20
   1df78:	bl	72c0 <memcpy@plt>
   1df7c:	ldp	x19, x20, [sp, #16]
   1df80:	ldp	x21, x22, [sp, #32]
   1df84:	ldp	x23, x24, [sp, #48]
   1df88:	ldp	x29, x30, [sp], #64
   1df8c:	ret
   1df90:	mov	w2, #0x40                  	// #64
   1df94:	sub	w19, w2, w20
   1df98:	mov	w0, w20
   1df9c:	add	x0, x0, #0x1c
   1dfa0:	sub	w2, w2, w20
   1dfa4:	mov	x1, x23
   1dfa8:	add	x0, x21, x0
   1dfac:	bl	72c0 <memcpy@plt>
   1dfb0:	mov	x24, x21
   1dfb4:	add	x1, x21, #0x1c
   1dfb8:	mov	x0, x21
   1dfbc:	bl	1cdb0 <scols_init_debug@@SMARTCOLS_2.25+0x87dc>
   1dfc0:	mov	w0, #0x7f                  	// #127
   1dfc4:	sub	w20, w0, w20
   1dfc8:	cmp	w22, w20
   1dfcc:	b.ls	1dff4 <scols_init_debug@@SMARTCOLS_2.25+0x9a20>  // b.plast
   1dfd0:	add	x1, x23, w19, uxtw
   1dfd4:	mov	x0, x24
   1dfd8:	bl	1cdb0 <scols_init_debug@@SMARTCOLS_2.25+0x87dc>
   1dfdc:	add	w3, w19, #0x7f
   1dfe0:	add	w19, w19, #0x40
   1dfe4:	cmp	w22, w3
   1dfe8:	b.hi	1dfd0 <scols_init_debug@@SMARTCOLS_2.25+0x99fc>  // b.pmore
   1dfec:	mov	w20, #0x0                   	// #0
   1dff0:	b	1df64 <scols_init_debug@@SMARTCOLS_2.25+0x9990>
   1dff4:	mov	w20, #0x0                   	// #0
   1dff8:	b	1df64 <scols_init_debug@@SMARTCOLS_2.25+0x9990>
   1dffc:	stp	x29, x30, [sp, #-64]!
   1e000:	mov	x29, sp
   1e004:	stp	x19, x20, [sp, #16]
   1e008:	stp	x21, x22, [sp, #32]
   1e00c:	mov	x20, x0
   1e010:	mov	x19, x1
   1e014:	add	x3, sp, #0x38
   1e018:	mov	w0, #0x0                   	// #0
   1e01c:	cmp	w0, #0x3
   1e020:	cset	x1, ls  // ls = plast
   1e024:	add	x1, x1, #0x4
   1e028:	add	x1, x19, x1, lsl #2
   1e02c:	mvn	w2, w0
   1e030:	ubfiz	w2, w2, #3, #2
   1e034:	ldr	w1, [x1, #4]
   1e038:	lsr	w1, w1, w2
   1e03c:	strb	w1, [x3], #1
   1e040:	add	w0, w0, #0x1
   1e044:	cmp	w0, #0x8
   1e048:	b.ne	1e01c <scols_init_debug@@SMARTCOLS_2.25+0x9a48>  // b.any
   1e04c:	mov	w0, #0xffffff80            	// #-128
   1e050:	strb	w0, [sp, #55]
   1e054:	mov	w2, #0x1                   	// #1
   1e058:	add	x1, sp, #0x37
   1e05c:	mov	x0, x19
   1e060:	bl	1df04 <scols_init_debug@@SMARTCOLS_2.25+0x9930>
   1e064:	ldr	w0, [x19, #20]
   1e068:	and	w0, w0, #0x1f8
   1e06c:	cmp	w0, #0x1c0
   1e070:	b.eq	1e0a0 <scols_init_debug@@SMARTCOLS_2.25+0x9acc>  // b.none
   1e074:	add	x22, sp, #0x37
   1e078:	mov	w21, #0x1                   	// #1
   1e07c:	strb	wzr, [sp, #55]
   1e080:	mov	w2, w21
   1e084:	mov	x1, x22
   1e088:	mov	x0, x19
   1e08c:	bl	1df04 <scols_init_debug@@SMARTCOLS_2.25+0x9930>
   1e090:	ldr	w0, [x19, #20]
   1e094:	and	w0, w0, #0x1f8
   1e098:	cmp	w0, #0x1c0
   1e09c:	b.ne	1e07c <scols_init_debug@@SMARTCOLS_2.25+0x9aa8>  // b.any
   1e0a0:	mov	w2, #0x8                   	// #8
   1e0a4:	add	x1, sp, #0x38
   1e0a8:	mov	x0, x19
   1e0ac:	bl	1df04 <scols_init_debug@@SMARTCOLS_2.25+0x9930>
   1e0b0:	mov	x2, #0x0                   	// #0
   1e0b4:	lsr	w0, w2, #2
   1e0b8:	mvn	w3, w2
   1e0bc:	ubfiz	w4, w3, #3, #2
   1e0c0:	ldr	w3, [x19, x0, lsl #2]
   1e0c4:	lsr	w3, w3, w4
   1e0c8:	strb	w3, [x20, x2]
   1e0cc:	add	x2, x2, #0x1
   1e0d0:	cmp	x2, #0x14
   1e0d4:	b.ne	1e0b4 <scols_init_debug@@SMARTCOLS_2.25+0x9ae0>  // b.any
   1e0d8:	stp	xzr, xzr, [x19]
   1e0dc:	stp	xzr, xzr, [x19, #16]
   1e0e0:	stp	xzr, xzr, [x19, #32]
   1e0e4:	stp	xzr, xzr, [x19, #48]
   1e0e8:	stp	xzr, xzr, [x19, #64]
   1e0ec:	str	xzr, [x19, #80]
   1e0f0:	str	wzr, [x19, #88]
   1e0f4:	ldp	x19, x20, [sp, #16]
   1e0f8:	ldp	x21, x22, [sp, #32]
   1e0fc:	ldp	x29, x30, [sp], #64
   1e100:	ret
   1e104:	stp	x29, x30, [sp, #-160]!
   1e108:	mov	x29, sp
   1e10c:	stp	x19, x20, [sp, #16]
   1e110:	stp	x21, x22, [sp, #32]
   1e114:	str	x23, [sp, #48]
   1e118:	mov	x23, x0
   1e11c:	mov	x20, x1
   1e120:	mov	w21, w2
   1e124:	add	x0, sp, #0x40
   1e128:	bl	1debc <scols_init_debug@@SMARTCOLS_2.25+0x98e8>
   1e12c:	cbz	w21, 1e164 <scols_init_debug@@SMARTCOLS_2.25+0x9b90>
   1e130:	mov	x19, x20
   1e134:	add	x20, x20, #0x1
   1e138:	sub	w21, w21, #0x1
   1e13c:	add	x20, x20, x21
   1e140:	add	x22, sp, #0x40
   1e144:	mov	w21, #0x1                   	// #1
   1e148:	mov	w2, w21
   1e14c:	mov	x1, x19
   1e150:	mov	x0, x22
   1e154:	bl	1df04 <scols_init_debug@@SMARTCOLS_2.25+0x9930>
   1e158:	add	x19, x19, #0x1
   1e15c:	cmp	x19, x20
   1e160:	b.ne	1e148 <scols_init_debug@@SMARTCOLS_2.25+0x9b74>  // b.any
   1e164:	add	x1, sp, #0x40
   1e168:	mov	x0, x23
   1e16c:	bl	1dffc <scols_init_debug@@SMARTCOLS_2.25+0x9a28>
   1e170:	strb	wzr, [x23, #20]
   1e174:	ldp	x19, x20, [sp, #16]
   1e178:	ldp	x21, x22, [sp, #32]
   1e17c:	ldr	x23, [sp, #48]
   1e180:	ldp	x29, x30, [sp], #160
   1e184:	ret
   1e188:	stp	x29, x30, [sp, #-80]!
   1e18c:	mov	x29, sp
   1e190:	stp	x19, x20, [sp, #16]
   1e194:	stp	x21, x22, [sp, #32]
   1e198:	mov	x20, x0
   1e19c:	mov	x2, #0x3                   	// #3
   1e1a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e1a4:	add	x1, x1, #0x7c8
   1e1a8:	bl	7c80 <strncasecmp@plt>
   1e1ac:	add	x1, x20, #0x3
   1e1b0:	cmp	w0, #0x0
   1e1b4:	csel	x20, x1, x20, eq  // eq = none
   1e1b8:	mov	x2, #0x2                   	// #2
   1e1bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e1c0:	add	x1, x1, #0x7d0
   1e1c4:	mov	x0, x20
   1e1c8:	bl	7c80 <strncasecmp@plt>
   1e1cc:	mov	x19, #0x0                   	// #0
   1e1d0:	adrp	x21, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e1d4:	add	x21, x21, #0xb30
   1e1d8:	cbz	w0, 1e204 <scols_init_debug@@SMARTCOLS_2.25+0x9c30>
   1e1dc:	lsl	x2, x19, #4
   1e1e0:	mov	x1, x20
   1e1e4:	ldr	x0, [x21, x2]
   1e1e8:	bl	79a0 <strcasecmp@plt>
   1e1ec:	cbz	w0, 1e318 <scols_init_debug@@SMARTCOLS_2.25+0x9d44>
   1e1f0:	add	x19, x19, #0x1
   1e1f4:	cmp	x19, #0x22
   1e1f8:	b.ne	1e1dc <scols_init_debug@@SMARTCOLS_2.25+0x9c08>  // b.any
   1e1fc:	mov	w19, #0xffffffff            	// #-1
   1e200:	b	1e328 <scols_init_debug@@SMARTCOLS_2.25+0x9d54>
   1e204:	str	x23, [sp, #48]
   1e208:	mov	w22, w0
   1e20c:	add	x21, x20, #0x2
   1e210:	str	xzr, [sp, #72]
   1e214:	mov	x2, #0x4                   	// #4
   1e218:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e21c:	add	x1, x1, #0x7d8
   1e220:	mov	x0, x21
   1e224:	bl	7c80 <strncasecmp@plt>
   1e228:	mov	w23, w0
   1e22c:	cbnz	w0, 1e2b4 <scols_init_debug@@SMARTCOLS_2.25+0x9ce0>
   1e230:	add	x21, x20, #0x6
   1e234:	bl	7bb0 <__ctype_b_loc@plt>
   1e238:	ldrsb	x1, [x21]
   1e23c:	ldr	x0, [x0]
   1e240:	ldrh	w0, [x0, x1, lsl #1]
   1e244:	tbz	w0, #11, 1e2e8 <scols_init_debug@@SMARTCOLS_2.25+0x9d14>
   1e248:	bl	80a0 <__errno_location@plt>
   1e24c:	mov	x20, x0
   1e250:	str	wzr, [x0]
   1e254:	mov	w2, #0xa                   	// #10
   1e258:	add	x1, sp, #0x48
   1e25c:	mov	x0, x21
   1e260:	bl	7bd0 <strtol@plt>
   1e264:	mov	x19, x0
   1e268:	ldr	x0, [sp, #72]
   1e26c:	cmp	x0, #0x0
   1e270:	ccmp	x21, x0, #0x4, ne  // ne = any
   1e274:	b.eq	1e2f4 <scols_init_debug@@SMARTCOLS_2.25+0x9d20>  // b.none
   1e278:	ldr	w0, [x20]
   1e27c:	cmp	w0, #0x0
   1e280:	ccmp	w19, #0x0, #0x1, eq  // eq = none
   1e284:	b.lt	1e300 <scols_init_debug@@SMARTCOLS_2.25+0x9d2c>  // b.tstop
   1e288:	cbz	w23, 1e2dc <scols_init_debug@@SMARTCOLS_2.25+0x9d08>
   1e28c:	bl	7430 <__libc_current_sigrtmax@plt>
   1e290:	sub	w19, w0, w19
   1e294:	bl	7860 <__libc_current_sigrtmin@plt>
   1e298:	cmp	w0, w19
   1e29c:	b.gt	1e30c <scols_init_debug@@SMARTCOLS_2.25+0x9d38>
   1e2a0:	bl	7430 <__libc_current_sigrtmax@plt>
   1e2a4:	cmp	w19, w0
   1e2a8:	csinv	w19, w19, wzr, le
   1e2ac:	ldr	x23, [sp, #48]
   1e2b0:	b	1e328 <scols_init_debug@@SMARTCOLS_2.25+0x9d54>
   1e2b4:	mov	x2, #0x4                   	// #4
   1e2b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e2bc:	add	x1, x1, #0x7e0
   1e2c0:	mov	x0, x21
   1e2c4:	bl	7c80 <strncasecmp@plt>
   1e2c8:	mov	w23, w22
   1e2cc:	cbnz	w0, 1e234 <scols_init_debug@@SMARTCOLS_2.25+0x9c60>
   1e2d0:	add	x21, x20, #0x6
   1e2d4:	mov	w23, #0x1                   	// #1
   1e2d8:	b	1e234 <scols_init_debug@@SMARTCOLS_2.25+0x9c60>
   1e2dc:	bl	7860 <__libc_current_sigrtmin@plt>
   1e2e0:	add	w19, w0, w19
   1e2e4:	b	1e294 <scols_init_debug@@SMARTCOLS_2.25+0x9cc0>
   1e2e8:	mov	w19, #0xffffffff            	// #-1
   1e2ec:	ldr	x23, [sp, #48]
   1e2f0:	b	1e328 <scols_init_debug@@SMARTCOLS_2.25+0x9d54>
   1e2f4:	mov	w19, #0xffffffff            	// #-1
   1e2f8:	ldr	x23, [sp, #48]
   1e2fc:	b	1e328 <scols_init_debug@@SMARTCOLS_2.25+0x9d54>
   1e300:	mov	w19, #0xffffffff            	// #-1
   1e304:	ldr	x23, [sp, #48]
   1e308:	b	1e328 <scols_init_debug@@SMARTCOLS_2.25+0x9d54>
   1e30c:	mov	w19, #0xffffffff            	// #-1
   1e310:	ldr	x23, [sp, #48]
   1e314:	b	1e328 <scols_init_debug@@SMARTCOLS_2.25+0x9d54>
   1e318:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e31c:	add	x0, x0, #0xb30
   1e320:	add	x19, x0, x19, lsl #4
   1e324:	ldr	w19, [x19, #8]
   1e328:	mov	w0, w19
   1e32c:	ldp	x19, x20, [sp, #16]
   1e330:	ldp	x21, x22, [sp, #32]
   1e334:	ldp	x29, x30, [sp], #80
   1e338:	ret
   1e33c:	mov	x1, #0x0                   	// #0
   1e340:	adrp	x3, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e344:	add	x3, x3, #0xb30
   1e348:	add	x2, x3, x1, lsl #4
   1e34c:	ldr	w2, [x2, #8]
   1e350:	cmp	w2, w0
   1e354:	b.eq	1e36c <scols_init_debug@@SMARTCOLS_2.25+0x9d98>  // b.none
   1e358:	add	x1, x1, #0x1
   1e35c:	cmp	x1, #0x22
   1e360:	b.ne	1e348 <scols_init_debug@@SMARTCOLS_2.25+0x9d74>  // b.any
   1e364:	mov	x0, #0x0                   	// #0
   1e368:	b	1e37c <scols_init_debug@@SMARTCOLS_2.25+0x9da8>
   1e36c:	lsl	x1, x1, #4
   1e370:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e374:	add	x0, x0, #0xb30
   1e378:	ldr	x0, [x0, x1]
   1e37c:	ret
   1e380:	mov	x3, x0
   1e384:	cmp	x0, #0x21
   1e388:	b.hi	1e3c8 <scols_init_debug@@SMARTCOLS_2.25+0x9df4>  // b.pmore
   1e38c:	cbz	x1, 1e3a4 <scols_init_debug@@SMARTCOLS_2.25+0x9dd0>
   1e390:	lsl	x0, x0, #4
   1e394:	adrp	x4, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e398:	add	x4, x4, #0xb30
   1e39c:	ldr	x0, [x4, x0]
   1e3a0:	str	x0, [x1]
   1e3a4:	mov	w0, #0x0                   	// #0
   1e3a8:	cbz	x2, 1e3c4 <scols_init_debug@@SMARTCOLS_2.25+0x9df0>
   1e3ac:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e3b0:	add	x0, x0, #0xb30
   1e3b4:	add	x3, x0, x3, lsl #4
   1e3b8:	ldr	w0, [x3, #8]
   1e3bc:	str	w0, [x2]
   1e3c0:	mov	w0, #0x0                   	// #0
   1e3c4:	ret
   1e3c8:	mov	w0, #0xffffffff            	// #-1
   1e3cc:	b	1e3c4 <scols_init_debug@@SMARTCOLS_2.25+0x9df0>
   1e3d0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e3d4:	ldr	w0, [x0, #2060]
   1e3d8:	cmn	w0, #0x1
   1e3dc:	b.eq	1e3e4 <scols_init_debug@@SMARTCOLS_2.25+0x9e10>  // b.none
   1e3e0:	ret
   1e3e4:	stp	x29, x30, [sp, #-32]!
   1e3e8:	mov	x29, sp
   1e3ec:	stp	x19, x20, [sp, #16]
   1e3f0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1e3f4:	add	x1, x1, #0x728
   1e3f8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e3fc:	add	x0, x0, #0x8f0
   1e400:	bl	7720 <fopen@plt>
   1e404:	mov	x19, x0
   1e408:	cbz	x0, 1e454 <scols_init_debug@@SMARTCOLS_2.25+0x9e80>
   1e40c:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e410:	add	x2, x2, #0x80c
   1e414:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e418:	add	x1, x1, #0x910
   1e41c:	bl	7810 <__isoc99_fscanf@plt>
   1e420:	mov	w20, w0
   1e424:	mov	x0, x19
   1e428:	bl	76d0 <fclose@plt>
   1e42c:	cmp	w20, #0x1
   1e430:	b.eq	1e440 <scols_init_debug@@SMARTCOLS_2.25+0x9e6c>  // b.none
   1e434:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e438:	mov	w1, #0x25                  	// #37
   1e43c:	str	w1, [x0, #2060]
   1e440:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e444:	ldr	w0, [x0, #2060]
   1e448:	ldp	x19, x20, [sp, #16]
   1e44c:	ldp	x29, x30, [sp], #32
   1e450:	ret
   1e454:	mov	w0, #0x25                  	// #37
   1e458:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e45c:	str	w0, [x1, #2060]
   1e460:	b	1e448 <scols_init_debug@@SMARTCOLS_2.25+0x9e74>
   1e464:	stp	x29, x30, [sp, #-448]!
   1e468:	mov	x29, sp
   1e46c:	str	x19, [sp, #16]
   1e470:	str	wzr, [sp, #52]
   1e474:	str	wzr, [sp, #48]
   1e478:	str	wzr, [sp, #44]
   1e47c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e480:	ldr	w19, [x0, #2064]
   1e484:	cmn	w19, #0x1
   1e488:	b.eq	1e49c <scols_init_debug@@SMARTCOLS_2.25+0x9ec8>  // b.none
   1e48c:	mov	w0, w19
   1e490:	ldr	x19, [sp, #16]
   1e494:	ldp	x29, x30, [sp], #448
   1e498:	ret
   1e49c:	add	x0, sp, #0x38
   1e4a0:	bl	80b0 <uname@plt>
   1e4a4:	mov	w19, w0
   1e4a8:	cbz	w0, 1e4bc <scols_init_debug@@SMARTCOLS_2.25+0x9ee8>
   1e4ac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e4b0:	str	wzr, [x0, #2064]
   1e4b4:	mov	w19, #0x0                   	// #0
   1e4b8:	b	1e48c <scols_init_debug@@SMARTCOLS_2.25+0x9eb8>
   1e4bc:	add	x4, sp, #0x2c
   1e4c0:	add	x3, sp, #0x30
   1e4c4:	add	x2, sp, #0x34
   1e4c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e4cc:	add	x1, x1, #0x918
   1e4d0:	add	x0, sp, #0xba
   1e4d4:	bl	7f50 <__isoc99_sscanf@plt>
   1e4d8:	sub	w0, w0, #0x1
   1e4dc:	cmp	w0, #0x2
   1e4e0:	b.hi	1e508 <scols_init_debug@@SMARTCOLS_2.25+0x9f34>  // b.pmore
   1e4e4:	ldr	w19, [sp, #48]
   1e4e8:	lsl	w0, w19, #8
   1e4ec:	ldr	w19, [sp, #52]
   1e4f0:	add	w19, w0, w19, lsl #16
   1e4f4:	ldr	w0, [sp, #44]
   1e4f8:	add	w19, w19, w0
   1e4fc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e500:	str	w19, [x0, #2064]
   1e504:	b	1e48c <scols_init_debug@@SMARTCOLS_2.25+0x9eb8>
   1e508:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e50c:	str	wzr, [x0, #2064]
   1e510:	b	1e48c <scols_init_debug@@SMARTCOLS_2.25+0x9eb8>
   1e514:	ldr	w2, [x0]
   1e518:	ldr	w1, [x1]
   1e51c:	cmp	w2, w1
   1e520:	cset	w3, gt
   1e524:	cset	w0, lt  // lt = tstop
   1e528:	sub	w0, w3, w0
   1e52c:	ret
   1e530:	stp	x29, x30, [sp, #-272]!
   1e534:	mov	x29, sp
   1e538:	stp	x19, x20, [sp, #16]
   1e53c:	mov	x20, x1
   1e540:	str	x2, [sp, #224]
   1e544:	str	x3, [sp, #232]
   1e548:	str	x4, [sp, #240]
   1e54c:	str	x5, [sp, #248]
   1e550:	str	x6, [sp, #256]
   1e554:	str	x7, [sp, #264]
   1e558:	str	q0, [sp, #96]
   1e55c:	str	q1, [sp, #112]
   1e560:	str	q2, [sp, #128]
   1e564:	str	q3, [sp, #144]
   1e568:	str	q4, [sp, #160]
   1e56c:	str	q5, [sp, #176]
   1e570:	str	q6, [sp, #192]
   1e574:	str	q7, [sp, #208]
   1e578:	cbz	x0, 1e588 <scols_init_debug@@SMARTCOLS_2.25+0x9fb4>
   1e57c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e580:	ldr	w1, [x1, #2904]
   1e584:	tbz	w1, #24, 1e5ec <scols_init_debug@@SMARTCOLS_2.25+0xa018>
   1e588:	add	x0, sp, #0x110
   1e58c:	str	x0, [sp, #64]
   1e590:	str	x0, [sp, #72]
   1e594:	add	x0, sp, #0xe0
   1e598:	str	x0, [sp, #80]
   1e59c:	mov	w0, #0xffffffd0            	// #-48
   1e5a0:	str	w0, [sp, #88]
   1e5a4:	mov	w0, #0xffffff80            	// #-128
   1e5a8:	str	w0, [sp, #92]
   1e5ac:	ldp	x0, x1, [sp, #64]
   1e5b0:	stp	x0, x1, [sp, #32]
   1e5b4:	ldp	x0, x1, [sp, #80]
   1e5b8:	stp	x0, x1, [sp, #48]
   1e5bc:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e5c0:	ldr	x19, [x19, #4016]
   1e5c4:	add	x2, sp, #0x20
   1e5c8:	mov	x1, x20
   1e5cc:	ldr	x0, [x19]
   1e5d0:	bl	8070 <vfprintf@plt>
   1e5d4:	ldr	x1, [x19]
   1e5d8:	mov	w0, #0xa                   	// #10
   1e5dc:	bl	75a0 <fputc@plt>
   1e5e0:	ldp	x19, x20, [sp, #16]
   1e5e4:	ldp	x29, x30, [sp], #272
   1e5e8:	ret
   1e5ec:	mov	x2, x0
   1e5f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1e5f4:	add	x1, x1, #0x3a8
   1e5f8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e5fc:	ldr	x0, [x0, #4016]
   1e600:	ldr	x0, [x0]
   1e604:	bl	81c0 <fprintf@plt>
   1e608:	b	1e588 <scols_init_debug@@SMARTCOLS_2.25+0x9fb4>
   1e60c:	stp	x29, x30, [sp, #-288]!
   1e610:	mov	x29, sp
   1e614:	str	x19, [sp, #16]
   1e618:	str	x1, [sp, #232]
   1e61c:	str	x2, [sp, #240]
   1e620:	str	x3, [sp, #248]
   1e624:	str	x4, [sp, #256]
   1e628:	str	x5, [sp, #264]
   1e62c:	str	x6, [sp, #272]
   1e630:	str	x7, [sp, #280]
   1e634:	str	q0, [sp, #96]
   1e638:	str	q1, [sp, #112]
   1e63c:	str	q2, [sp, #128]
   1e640:	str	q3, [sp, #144]
   1e644:	str	q4, [sp, #160]
   1e648:	str	q5, [sp, #176]
   1e64c:	str	q6, [sp, #192]
   1e650:	str	q7, [sp, #208]
   1e654:	add	x1, sp, #0x120
   1e658:	str	x1, [sp, #64]
   1e65c:	str	x1, [sp, #72]
   1e660:	add	x1, sp, #0xe0
   1e664:	str	x1, [sp, #80]
   1e668:	mov	w1, #0xffffffc8            	// #-56
   1e66c:	str	w1, [sp, #88]
   1e670:	mov	w1, #0xffffff80            	// #-128
   1e674:	str	w1, [sp, #92]
   1e678:	ldp	x2, x3, [sp, #64]
   1e67c:	stp	x2, x3, [sp, #32]
   1e680:	ldp	x2, x3, [sp, #80]
   1e684:	stp	x2, x3, [sp, #48]
   1e688:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e68c:	ldr	x19, [x19, #4016]
   1e690:	add	x2, sp, #0x20
   1e694:	mov	x1, x0
   1e698:	ldr	x0, [x19]
   1e69c:	bl	8070 <vfprintf@plt>
   1e6a0:	ldr	x1, [x19]
   1e6a4:	mov	w0, #0xa                   	// #10
   1e6a8:	bl	75a0 <fputc@plt>
   1e6ac:	ldr	x19, [sp, #16]
   1e6b0:	ldp	x29, x30, [sp], #288
   1e6b4:	ret
   1e6b8:	cmp	x0, #0x0
   1e6bc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   1e6c0:	b.eq	1e8e4 <scols_init_debug@@SMARTCOLS_2.25+0xa310>  // b.none
   1e6c4:	stp	x29, x30, [sp, #-112]!
   1e6c8:	mov	x29, sp
   1e6cc:	stp	x19, x20, [sp, #16]
   1e6d0:	stp	x21, x22, [sp, #32]
   1e6d4:	stp	x23, x24, [sp, #48]
   1e6d8:	mov	x19, x0
   1e6dc:	mov	x22, x1
   1e6e0:	mov	w24, w2
   1e6e4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e6e8:	ldr	w0, [x0, #2904]
   1e6ec:	tbnz	w0, #3, 1e738 <scols_init_debug@@SMARTCOLS_2.25+0xa164>
   1e6f0:	mov	x0, x19
   1e6f4:	bl	7570 <opendir@plt>
   1e6f8:	mov	x20, x0
   1e6fc:	mov	w0, #0x0                   	// #0
   1e700:	cbz	x20, 1e8d0 <scols_init_debug@@SMARTCOLS_2.25+0xa2fc>
   1e704:	stp	x25, x26, [sp, #64]
   1e708:	stp	x27, x28, [sp, #80]
   1e70c:	ldr	x0, [x22]
   1e710:	bl	7c20 <free@plt>
   1e714:	str	xzr, [x22]
   1e718:	mov	w26, #0x0                   	// #0
   1e71c:	mov	w23, #0x0                   	// #0
   1e720:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e724:	add	x21, x21, #0x5d0
   1e728:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e72c:	add	x25, x25, #0xc8
   1e730:	add	x27, sp, #0x60
   1e734:	b	1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>
   1e738:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e73c:	ldr	x0, [x0, #4016]
   1e740:	ldr	x20, [x0]
   1e744:	bl	76f0 <getpid@plt>
   1e748:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e74c:	add	x4, x4, #0x928
   1e750:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e754:	add	x3, x3, #0x930
   1e758:	mov	w2, w0
   1e75c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1e760:	add	x1, x1, #0x3c8
   1e764:	mov	x0, x20
   1e768:	bl	81c0 <fprintf@plt>
   1e76c:	mov	x1, x19
   1e770:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e774:	add	x0, x0, #0x938
   1e778:	bl	1e60c <scols_init_debug@@SMARTCOLS_2.25+0xa038>
   1e77c:	b	1e6f0 <scols_init_debug@@SMARTCOLS_2.25+0xa11c>
   1e780:	str	xzr, [sp, #96]
   1e784:	bl	80a0 <__errno_location@plt>
   1e788:	mov	x28, x0
   1e78c:	str	wzr, [x0]
   1e790:	mov	w2, #0xa                   	// #10
   1e794:	mov	x1, x27
   1e798:	mov	x0, x19
   1e79c:	bl	7bd0 <strtol@plt>
   1e7a0:	str	w0, [sp, #108]
   1e7a4:	ldr	x0, [sp, #96]
   1e7a8:	cmp	x19, x0
   1e7ac:	b.eq	1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>  // b.none
   1e7b0:	cbz	x0, 1e7bc <scols_init_debug@@SMARTCOLS_2.25+0xa1e8>
   1e7b4:	ldrsb	w0, [x0]
   1e7b8:	cbnz	w0, 1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>
   1e7bc:	ldr	w0, [x28]
   1e7c0:	cbz	w0, 1e854 <scols_init_debug@@SMARTCOLS_2.25+0xa280>
   1e7c4:	b	1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>
   1e7c8:	add	w26, w26, #0x1
   1e7cc:	ubfiz	x1, x26, #2, #32
   1e7d0:	ldr	x0, [x22]
   1e7d4:	bl	79c0 <realloc@plt>
   1e7d8:	cbz	x0, 1e878 <scols_init_debug@@SMARTCOLS_2.25+0xa2a4>
   1e7dc:	str	x0, [x22]
   1e7e0:	ldr	w1, [sp, #108]
   1e7e4:	str	w1, [x0, w23, uxtw #2]
   1e7e8:	mov	w23, w19
   1e7ec:	mov	x0, x20
   1e7f0:	bl	79b0 <readdir@plt>
   1e7f4:	cbz	x0, 1e89c <scols_init_debug@@SMARTCOLS_2.25+0xa2c8>
   1e7f8:	ldrb	w2, [x0, #18]
   1e7fc:	sub	w1, w2, #0x6
   1e800:	and	w1, w1, #0xfffffffb
   1e804:	tst	w1, #0xff
   1e808:	ccmp	w2, #0x0, #0x4, ne  // ne = any
   1e80c:	b.ne	1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>  // b.any
   1e810:	add	x19, x0, #0x13
   1e814:	mov	x1, x21
   1e818:	mov	x0, x19
   1e81c:	bl	7b80 <strcmp@plt>
   1e820:	cbz	w0, 1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>
   1e824:	mov	x1, x25
   1e828:	mov	x0, x19
   1e82c:	bl	7b80 <strcmp@plt>
   1e830:	cbz	w0, 1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>
   1e834:	cbz	w24, 1e780 <scols_init_debug@@SMARTCOLS_2.25+0xa1ac>
   1e838:	add	x2, sp, #0x6c
   1e83c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e840:	add	x1, x1, #0x948
   1e844:	mov	x0, x19
   1e848:	bl	7f50 <__isoc99_sscanf@plt>
   1e84c:	cmp	w0, #0x1
   1e850:	b.ne	1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>  // b.any
   1e854:	ldr	w0, [sp, #108]
   1e858:	cmp	w0, #0x7
   1e85c:	b.ls	1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>  // b.plast
   1e860:	add	w19, w23, #0x1
   1e864:	cmp	w19, w26
   1e868:	b.hi	1e7c8 <scols_init_debug@@SMARTCOLS_2.25+0xa1f4>  // b.pmore
   1e86c:	ldr	x0, [x22]
   1e870:	cbnz	x0, 1e7e0 <scols_init_debug@@SMARTCOLS_2.25+0xa20c>
   1e874:	b	1e7ec <scols_init_debug@@SMARTCOLS_2.25+0xa218>
   1e878:	ldr	x0, [x22]
   1e87c:	bl	7c20 <free@plt>
   1e880:	str	xzr, [x22]
   1e884:	mov	x0, x20
   1e888:	bl	7a00 <closedir@plt>
   1e88c:	mov	w0, #0xffffffff            	// #-1
   1e890:	ldp	x25, x26, [sp, #64]
   1e894:	ldp	x27, x28, [sp, #80]
   1e898:	b	1e8d0 <scols_init_debug@@SMARTCOLS_2.25+0xa2fc>
   1e89c:	cbz	w23, 1e8bc <scols_init_debug@@SMARTCOLS_2.25+0xa2e8>
   1e8a0:	ldr	x0, [x22]
   1e8a4:	cbz	x0, 1e8bc <scols_init_debug@@SMARTCOLS_2.25+0xa2e8>
   1e8a8:	adrp	x3, 1e000 <scols_init_debug@@SMARTCOLS_2.25+0x9a2c>
   1e8ac:	add	x3, x3, #0x514
   1e8b0:	mov	x2, #0x4                   	// #4
   1e8b4:	mov	w1, w23
   1e8b8:	bl	75c0 <qsort@plt>
   1e8bc:	mov	x0, x20
   1e8c0:	bl	7a00 <closedir@plt>
   1e8c4:	mov	w0, w23
   1e8c8:	ldp	x25, x26, [sp, #64]
   1e8cc:	ldp	x27, x28, [sp, #80]
   1e8d0:	ldp	x19, x20, [sp, #16]
   1e8d4:	ldp	x21, x22, [sp, #32]
   1e8d8:	ldp	x23, x24, [sp, #48]
   1e8dc:	ldp	x29, x30, [sp], #112
   1e8e0:	ret
   1e8e4:	mov	w0, #0x0                   	// #0
   1e8e8:	ret
   1e8ec:	stp	x29, x30, [sp, #-48]!
   1e8f0:	mov	x29, sp
   1e8f4:	stp	x19, x20, [sp, #16]
   1e8f8:	mov	x19, x0
   1e8fc:	cbz	x0, 1e9fc <scols_init_debug@@SMARTCOLS_2.25+0xa428>
   1e900:	ldrsb	w0, [x0]
   1e904:	cbz	w0, 1ea04 <scols_init_debug@@SMARTCOLS_2.25+0xa430>
   1e908:	ldr	w0, [x19, #152]
   1e90c:	tbnz	w0, #5, 1ea0c <scols_init_debug@@SMARTCOLS_2.25+0xa438>
   1e910:	ldr	x20, [x19, #160]
   1e914:	cbz	x20, 1e92c <scols_init_debug@@SMARTCOLS_2.25+0xa358>
   1e918:	ldr	x20, [x19, #160]
   1e91c:	mov	x0, x20
   1e920:	ldp	x19, x20, [sp, #16]
   1e924:	ldp	x29, x30, [sp], #48
   1e928:	ret
   1e92c:	mov	x0, x19
   1e930:	bl	27dd8 <scols_init_debug@@SMARTCOLS_2.25+0x13804>
   1e934:	cbz	x0, 1e9a0 <scols_init_debug@@SMARTCOLS_2.25+0xa3cc>
   1e938:	mov	x2, #0x0                   	// #0
   1e93c:	mov	x1, #0x0                   	// #0
   1e940:	bl	26d34 <scols_init_debug@@SMARTCOLS_2.25+0x12760>
   1e944:	str	x0, [x19, #160]
   1e948:	cbnz	x0, 1e918 <scols_init_debug@@SMARTCOLS_2.25+0xa344>
   1e94c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e950:	ldr	w0, [x0, #2904]
   1e954:	tbz	w0, #2, 1e918 <scols_init_debug@@SMARTCOLS_2.25+0xa344>
   1e958:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e95c:	ldr	x0, [x0, #4016]
   1e960:	ldr	x20, [x0]
   1e964:	bl	76f0 <getpid@plt>
   1e968:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e96c:	add	x4, x4, #0x950
   1e970:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e974:	add	x3, x3, #0x930
   1e978:	mov	w2, w0
   1e97c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1e980:	add	x1, x1, #0x3c8
   1e984:	mov	x0, x20
   1e988:	bl	81c0 <fprintf@plt>
   1e98c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e990:	add	x1, x1, #0x978
   1e994:	mov	x0, x19
   1e998:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1e99c:	b	1e918 <scols_init_debug@@SMARTCOLS_2.25+0xa344>
   1e9a0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1e9a4:	ldr	w0, [x0, #2904]
   1e9a8:	tbz	w0, #2, 1e91c <scols_init_debug@@SMARTCOLS_2.25+0xa348>
   1e9ac:	str	x21, [sp, #32]
   1e9b0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1e9b4:	ldr	x0, [x0, #4016]
   1e9b8:	ldr	x21, [x0]
   1e9bc:	bl	76f0 <getpid@plt>
   1e9c0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e9c4:	add	x4, x4, #0x950
   1e9c8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e9cc:	add	x3, x3, #0x930
   1e9d0:	mov	w2, w0
   1e9d4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1e9d8:	add	x1, x1, #0x3c8
   1e9dc:	mov	x0, x21
   1e9e0:	bl	81c0 <fprintf@plt>
   1e9e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1e9e8:	add	x1, x1, #0x958
   1e9ec:	mov	x0, x19
   1e9f0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1e9f4:	ldr	x21, [sp, #32]
   1e9f8:	b	1e91c <scols_init_debug@@SMARTCOLS_2.25+0xa348>
   1e9fc:	mov	x20, x0
   1ea00:	b	1e91c <scols_init_debug@@SMARTCOLS_2.25+0xa348>
   1ea04:	mov	x20, #0x0                   	// #0
   1ea08:	b	1e91c <scols_init_debug@@SMARTCOLS_2.25+0xa348>
   1ea0c:	mov	x20, #0x0                   	// #0
   1ea10:	b	1e91c <scols_init_debug@@SMARTCOLS_2.25+0xa348>
   1ea14:	cbz	x0, 1ebb4 <scols_init_debug@@SMARTCOLS_2.25+0xa5e0>
   1ea18:	stp	x29, x30, [sp, #-48]!
   1ea1c:	mov	x29, sp
   1ea20:	stp	x19, x20, [sp, #16]
   1ea24:	mov	x19, x0
   1ea28:	mov	x20, x1
   1ea2c:	ldr	w0, [x0, #136]
   1ea30:	tbz	w0, #31, 1eadc <scols_init_debug@@SMARTCOLS_2.25+0xa508>
   1ea34:	mov	w0, #0xffffffff            	// #-1
   1ea38:	str	w0, [x19, #136]
   1ea3c:	str	wzr, [x19, #140]
   1ea40:	str	xzr, [x19, #144]
   1ea44:	ldrb	w0, [x19, #156]
   1ea48:	and	w0, w0, #0xfffffffe
   1ea4c:	and	w0, w0, #0xfffffffb
   1ea50:	strb	w0, [x19, #156]
   1ea54:	mov	x0, x19
   1ea58:	strb	wzr, [x0], #168
   1ea5c:	mov	x2, #0xe8                  	// #232
   1ea60:	mov	w1, #0x0                   	// #0
   1ea64:	bl	78b0 <memset@plt>
   1ea68:	cbz	x20, 1eac0 <scols_init_debug@@SMARTCOLS_2.25+0xa4ec>
   1ea6c:	ldrsb	w0, [x20]
   1ea70:	cmp	w0, #0x2f
   1ea74:	b.eq	1eb48 <scols_init_debug@@SMARTCOLS_2.25+0xa574>  // b.none
   1ea78:	ldr	w0, [x19, #152]
   1ea7c:	tbz	w0, #7, 1eb3c <scols_init_debug@@SMARTCOLS_2.25+0xa568>
   1ea80:	mov	x0, x20
   1ea84:	bl	7380 <strlen@plt>
   1ea88:	cmp	x0, #0x4
   1ea8c:	b.ls	1ebbc <scols_init_debug@@SMARTCOLS_2.25+0xa5e8>  // b.plast
   1ea90:	add	x20, x20, #0x4
   1ea94:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ea98:	add	x3, x3, #0x990
   1ea9c:	mov	x4, x20
   1eaa0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eaa4:	add	x2, x2, #0x9b8
   1eaa8:	mov	x1, #0x80                  	// #128
   1eaac:	mov	x0, x19
   1eab0:	bl	7650 <snprintf@plt>
   1eab4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1eab8:	ldr	w0, [x0, #2904]
   1eabc:	tbnz	w0, #2, 1eb60 <scols_init_debug@@SMARTCOLS_2.25+0xa58c>
   1eac0:	ldr	x0, [x19, #160]
   1eac4:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   1eac8:	str	xzr, [x19, #160]
   1eacc:	mov	w0, #0x0                   	// #0
   1ead0:	ldp	x19, x20, [sp, #16]
   1ead4:	ldp	x29, x30, [sp], #48
   1ead8:	ret
   1eadc:	bl	7a30 <close@plt>
   1eae0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1eae4:	ldr	w0, [x0, #2904]
   1eae8:	tbz	w0, #2, 1ea34 <scols_init_debug@@SMARTCOLS_2.25+0xa460>
   1eaec:	str	x21, [sp, #32]
   1eaf0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1eaf4:	ldr	x0, [x0, #4016]
   1eaf8:	ldr	x21, [x0]
   1eafc:	bl	76f0 <getpid@plt>
   1eb00:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eb04:	add	x4, x4, #0x950
   1eb08:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eb0c:	add	x3, x3, #0x930
   1eb10:	mov	w2, w0
   1eb14:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1eb18:	add	x1, x1, #0x3c8
   1eb1c:	mov	x0, x21
   1eb20:	bl	81c0 <fprintf@plt>
   1eb24:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eb28:	add	x1, x1, #0x9a0
   1eb2c:	mov	x0, x19
   1eb30:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1eb34:	ldr	x21, [sp, #32]
   1eb38:	b	1ea34 <scols_init_debug@@SMARTCOLS_2.25+0xa460>
   1eb3c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eb40:	add	x3, x3, #0x778
   1eb44:	b	1ea9c <scols_init_debug@@SMARTCOLS_2.25+0xa4c8>
   1eb48:	mov	x2, #0x7f                  	// #127
   1eb4c:	mov	x1, x20
   1eb50:	mov	x0, x19
   1eb54:	bl	7fe0 <strncpy@plt>
   1eb58:	strb	wzr, [x19, #127]
   1eb5c:	b	1eab4 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>
   1eb60:	str	x21, [sp, #32]
   1eb64:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1eb68:	ldr	x0, [x0, #4016]
   1eb6c:	ldr	x21, [x0]
   1eb70:	bl	76f0 <getpid@plt>
   1eb74:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eb78:	add	x4, x4, #0x950
   1eb7c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eb80:	add	x3, x3, #0x930
   1eb84:	mov	w2, w0
   1eb88:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1eb8c:	add	x1, x1, #0x3c8
   1eb90:	mov	x0, x21
   1eb94:	bl	81c0 <fprintf@plt>
   1eb98:	mov	x2, x20
   1eb9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eba0:	add	x1, x1, #0x9c0
   1eba4:	mov	x0, x19
   1eba8:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1ebac:	ldr	x21, [sp, #32]
   1ebb0:	b	1eac0 <scols_init_debug@@SMARTCOLS_2.25+0xa4ec>
   1ebb4:	mov	w0, #0xffffffea            	// #-22
   1ebb8:	ret
   1ebbc:	mov	w0, #0xffffffff            	// #-1
   1ebc0:	b	1ead0 <scols_init_debug@@SMARTCOLS_2.25+0xa4fc>
   1ebc4:	cbz	x0, 1ebd8 <scols_init_debug@@SMARTCOLS_2.25+0xa604>
   1ebc8:	ldrsb	w0, [x0]
   1ebcc:	cmp	w0, #0x0
   1ebd0:	cset	w0, ne  // ne = any
   1ebd4:	ret
   1ebd8:	mov	w0, #0x0                   	// #0
   1ebdc:	b	1ebd4 <scols_init_debug@@SMARTCOLS_2.25+0xa600>
   1ebe0:	sub	sp, sp, #0x280
   1ebe4:	stp	x29, x30, [sp]
   1ebe8:	mov	x29, sp
   1ebec:	stp	x19, x20, [sp, #16]
   1ebf0:	mov	x19, x0
   1ebf4:	mov	w20, w1
   1ebf8:	mov	x2, #0x1c8                 	// #456
   1ebfc:	mov	w1, #0x0                   	// #0
   1ec00:	add	x0, sp, #0x38
   1ec04:	bl	78b0 <memset@plt>
   1ec08:	mov	w0, #0xffffffff            	// #-1
   1ec0c:	str	w0, [sp, #192]
   1ec10:	cbz	x19, 1ef50 <scols_init_debug@@SMARTCOLS_2.25+0xa97c>
   1ec14:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1ec18:	ldr	w0, [x0, #2904]
   1ec1c:	cbz	w0, 1ec68 <scols_init_debug@@SMARTCOLS_2.25+0xa694>
   1ec20:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1ec24:	ldr	w0, [x0, #2904]
   1ec28:	tbnz	w0, #2, 1ed4c <scols_init_debug@@SMARTCOLS_2.25+0xa778>
   1ec2c:	mov	x2, #0x1c8                 	// #456
   1ec30:	add	x1, sp, #0x38
   1ec34:	mov	x0, x19
   1ec38:	bl	72c0 <memcpy@plt>
   1ec3c:	str	w20, [x19, #152]
   1ec40:	mov	x1, #0x0                   	// #0
   1ec44:	mov	x0, x19
   1ec48:	bl	1ea14 <scols_init_debug@@SMARTCOLS_2.25+0xa440>
   1ec4c:	mov	w20, w0
   1ec50:	cbz	w0, 1ed9c <scols_init_debug@@SMARTCOLS_2.25+0xa7c8>
   1ec54:	mov	w0, w20
   1ec58:	ldp	x19, x20, [sp, #16]
   1ec5c:	ldp	x29, x30, [sp]
   1ec60:	add	sp, sp, #0x280
   1ec64:	ret
   1ec68:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ec6c:	add	x0, x0, #0x9d8
   1ec70:	bl	80c0 <getenv@plt>
   1ec74:	cbz	x0, 1ecd0 <scols_init_debug@@SMARTCOLS_2.25+0xa6fc>
   1ec78:	stp	x21, x22, [sp, #32]
   1ec7c:	mov	w2, #0x0                   	// #0
   1ec80:	add	x1, sp, #0x30
   1ec84:	bl	7370 <strtoul@plt>
   1ec88:	mov	w21, w0
   1ec8c:	ldr	x0, [sp, #48]
   1ec90:	cbz	x0, 1ecac <scols_init_debug@@SMARTCOLS_2.25+0xa6d8>
   1ec94:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1ec98:	add	x1, x1, #0x530
   1ec9c:	bl	7b80 <strcmp@plt>
   1eca0:	cmp	w0, #0x0
   1eca4:	mov	w0, #0xffff                	// #65535
   1eca8:	csel	w21, w21, w0, ne  // ne = any
   1ecac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1ecb0:	str	w21, [x0, #2904]
   1ecb4:	cbnz	w21, 1ecdc <scols_init_debug@@SMARTCOLS_2.25+0xa708>
   1ecb8:	ldp	x21, x22, [sp, #32]
   1ecbc:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1ecc0:	ldr	w0, [x1, #2904]
   1ecc4:	orr	w0, w0, #0x2
   1ecc8:	str	w0, [x1, #2904]
   1eccc:	b	1ec20 <scols_init_debug@@SMARTCOLS_2.25+0xa64c>
   1ecd0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1ecd4:	str	wzr, [x0, #2904]
   1ecd8:	b	1ecbc <scols_init_debug@@SMARTCOLS_2.25+0xa6e8>
   1ecdc:	bl	7550 <getuid@plt>
   1ece0:	mov	w22, w0
   1ece4:	bl	74c0 <geteuid@plt>
   1ece8:	cmp	w22, w0
   1ecec:	b.eq	1ed30 <scols_init_debug@@SMARTCOLS_2.25+0xa75c>  // b.none
   1ecf0:	orr	w21, w21, #0x1000000
   1ecf4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1ecf8:	str	w21, [x0, #2904]
   1ecfc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1ed00:	ldr	x0, [x0, #4016]
   1ed04:	ldr	x21, [x0]
   1ed08:	bl	76f0 <getpid@plt>
   1ed0c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ed10:	add	x3, x3, #0x930
   1ed14:	mov	w2, w0
   1ed18:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1ed1c:	add	x1, x1, #0x558
   1ed20:	mov	x0, x21
   1ed24:	bl	81c0 <fprintf@plt>
   1ed28:	ldp	x21, x22, [sp, #32]
   1ed2c:	b	1ecbc <scols_init_debug@@SMARTCOLS_2.25+0xa6e8>
   1ed30:	bl	7c50 <getgid@plt>
   1ed34:	mov	w22, w0
   1ed38:	bl	7480 <getegid@plt>
   1ed3c:	cmp	w22, w0
   1ed40:	b.ne	1ecf0 <scols_init_debug@@SMARTCOLS_2.25+0xa71c>  // b.any
   1ed44:	ldp	x21, x22, [sp, #32]
   1ed48:	b	1ecbc <scols_init_debug@@SMARTCOLS_2.25+0xa6e8>
   1ed4c:	stp	x21, x22, [sp, #32]
   1ed50:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1ed54:	ldr	x0, [x0, #4016]
   1ed58:	ldr	x21, [x0]
   1ed5c:	bl	76f0 <getpid@plt>
   1ed60:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ed64:	add	x4, x4, #0x950
   1ed68:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ed6c:	add	x3, x3, #0x930
   1ed70:	mov	w2, w0
   1ed74:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1ed78:	add	x1, x1, #0x3c8
   1ed7c:	mov	x0, x21
   1ed80:	bl	81c0 <fprintf@plt>
   1ed84:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ed88:	add	x1, x1, #0x9e8
   1ed8c:	mov	x0, x19
   1ed90:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1ed94:	ldp	x21, x22, [sp, #32]
   1ed98:	b	1ec2c <scols_init_debug@@SMARTCOLS_2.25+0xa658>
   1ed9c:	stp	x21, x22, [sp, #32]
   1eda0:	add	x2, sp, #0x200
   1eda4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eda8:	add	x1, x1, #0xa00
   1edac:	mov	w0, #0x0                   	// #0
   1edb0:	bl	80e0 <__xstat@plt>
   1edb4:	cbnz	w0, 1edc8 <scols_init_debug@@SMARTCOLS_2.25+0xa7f4>
   1edb8:	ldr	w0, [sp, #528]
   1edbc:	and	w0, w0, #0xf000
   1edc0:	cmp	w0, #0x4, lsl #12
   1edc4:	b.eq	1ede4 <scols_init_debug@@SMARTCOLS_2.25+0xa810>  // b.none
   1edc8:	ldr	w0, [x19, #152]
   1edcc:	and	w0, w0, #0xffffffbf
   1edd0:	orr	w0, w0, #0x20
   1edd4:	str	w0, [x19, #152]
   1edd8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1eddc:	ldr	w0, [x0, #2904]
   1ede0:	tbnz	w0, #2, 1ee00 <scols_init_debug@@SMARTCOLS_2.25+0xa82c>
   1ede4:	ldr	w0, [x19, #152]
   1ede8:	tbz	w0, #5, 1ee48 <scols_init_debug@@SMARTCOLS_2.25+0xa874>
   1edec:	ldr	w0, [x19, #152]
   1edf0:	and	w22, w0, #0x100
   1edf4:	tbz	w0, #8, 1eebc <scols_init_debug@@SMARTCOLS_2.25+0xa8e8>
   1edf8:	ldp	x21, x22, [sp, #32]
   1edfc:	b	1ec54 <scols_init_debug@@SMARTCOLS_2.25+0xa680>
   1ee00:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1ee04:	ldr	x0, [x0, #4016]
   1ee08:	ldr	x21, [x0]
   1ee0c:	bl	76f0 <getpid@plt>
   1ee10:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ee14:	add	x4, x4, #0x950
   1ee18:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ee1c:	add	x3, x3, #0x930
   1ee20:	mov	w2, w0
   1ee24:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1ee28:	add	x1, x1, #0x3c8
   1ee2c:	mov	x0, x21
   1ee30:	bl	81c0 <fprintf@plt>
   1ee34:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ee38:	add	x1, x1, #0xa10
   1ee3c:	mov	x0, x19
   1ee40:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1ee44:	b	1ede4 <scols_init_debug@@SMARTCOLS_2.25+0xa810>
   1ee48:	bl	1e464 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   1ee4c:	mov	w1, #0x624                 	// #1572
   1ee50:	movk	w1, #0x2, lsl #16
   1ee54:	cmp	w0, w1
   1ee58:	b.le	1edec <scols_init_debug@@SMARTCOLS_2.25+0xa818>
   1ee5c:	ldr	w0, [x19, #152]
   1ee60:	orr	w0, w0, #0x40
   1ee64:	str	w0, [x19, #152]
   1ee68:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1ee6c:	ldr	w0, [x0, #2904]
   1ee70:	tbz	w0, #2, 1edec <scols_init_debug@@SMARTCOLS_2.25+0xa818>
   1ee74:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1ee78:	ldr	x0, [x0, #4016]
   1ee7c:	ldr	x21, [x0]
   1ee80:	bl	76f0 <getpid@plt>
   1ee84:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ee88:	add	x4, x4, #0x950
   1ee8c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ee90:	add	x3, x3, #0x930
   1ee94:	mov	w2, w0
   1ee98:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1ee9c:	add	x1, x1, #0x3c8
   1eea0:	mov	x0, x21
   1eea4:	bl	81c0 <fprintf@plt>
   1eea8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eeac:	add	x1, x1, #0xa30
   1eeb0:	mov	x0, x19
   1eeb4:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1eeb8:	b	1edec <scols_init_debug@@SMARTCOLS_2.25+0xa818>
   1eebc:	add	x2, sp, #0x200
   1eec0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1eec4:	add	x1, x1, #0xa48
   1eec8:	mov	w0, #0x0                   	// #0
   1eecc:	bl	80e0 <__xstat@plt>
   1eed0:	mov	w21, w0
   1eed4:	mov	w20, w22
   1eed8:	cbnz	w0, 1ef58 <scols_init_debug@@SMARTCOLS_2.25+0xa984>
   1eedc:	ldr	w0, [x19, #152]
   1eee0:	orr	w0, w0, #0x100
   1eee4:	str	w0, [x19, #152]
   1eee8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1eeec:	ldr	w0, [x0, #2904]
   1eef0:	and	w20, w0, #0x4
   1eef4:	tbnz	w0, #2, 1ef00 <scols_init_debug@@SMARTCOLS_2.25+0xa92c>
   1eef8:	ldp	x21, x22, [sp, #32]
   1eefc:	b	1ec54 <scols_init_debug@@SMARTCOLS_2.25+0xa680>
   1ef00:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1ef04:	ldr	x0, [x0, #4016]
   1ef08:	ldr	x20, [x0]
   1ef0c:	bl	76f0 <getpid@plt>
   1ef10:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ef14:	add	x4, x4, #0x950
   1ef18:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ef1c:	add	x3, x3, #0x930
   1ef20:	mov	w2, w0
   1ef24:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1ef28:	add	x1, x1, #0x3c8
   1ef2c:	mov	x0, x20
   1ef30:	bl	81c0 <fprintf@plt>
   1ef34:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ef38:	add	x1, x1, #0xa60
   1ef3c:	mov	x0, x19
   1ef40:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1ef44:	mov	w20, w21
   1ef48:	ldp	x21, x22, [sp, #32]
   1ef4c:	b	1ec54 <scols_init_debug@@SMARTCOLS_2.25+0xa680>
   1ef50:	mov	w20, #0xffffffea            	// #-22
   1ef54:	b	1ec54 <scols_init_debug@@SMARTCOLS_2.25+0xa680>
   1ef58:	ldp	x21, x22, [sp, #32]
   1ef5c:	b	1ec54 <scols_init_debug@@SMARTCOLS_2.25+0xa680>
   1ef60:	mov	x1, x0
   1ef64:	cbz	x0, 1ef8c <scols_init_debug@@SMARTCOLS_2.25+0xa9b8>
   1ef68:	ldrsb	w2, [x0]
   1ef6c:	mov	x0, #0x0                   	// #0
   1ef70:	cbz	w2, 1ef90 <scols_init_debug@@SMARTCOLS_2.25+0xa9bc>
   1ef74:	stp	x29, x30, [sp, #-16]!
   1ef78:	mov	x29, sp
   1ef7c:	mov	x0, x1
   1ef80:	bl	79f0 <strdup@plt>
   1ef84:	ldp	x29, x30, [sp], #16
   1ef88:	ret
   1ef8c:	ret
   1ef90:	ret
   1ef94:	cbz	x0, 1efa4 <scols_init_debug@@SMARTCOLS_2.25+0xa9d0>
   1ef98:	ldrsb	w1, [x0]
   1ef9c:	cmp	w1, #0x0
   1efa0:	csel	x0, x0, xzr, ne  // ne = any
   1efa4:	ret
   1efa8:	cbz	x0, 1f06c <scols_init_debug@@SMARTCOLS_2.25+0xaa98>
   1efac:	stp	x29, x30, [sp, #-32]!
   1efb0:	mov	x29, sp
   1efb4:	stp	x19, x20, [sp, #16]
   1efb8:	mov	x19, x0
   1efbc:	ldrsb	w0, [x0]
   1efc0:	cbz	w0, 1f074 <scols_init_debug@@SMARTCOLS_2.25+0xaaa0>
   1efc4:	ldr	w0, [x19, #136]
   1efc8:	tbnz	w0, #31, 1efdc <scols_init_debug@@SMARTCOLS_2.25+0xaa08>
   1efcc:	ldr	w0, [x19, #136]
   1efd0:	ldp	x19, x20, [sp, #16]
   1efd4:	ldp	x29, x30, [sp], #32
   1efd8:	ret
   1efdc:	ldr	w1, [x19, #152]
   1efe0:	and	w1, w1, #0x2
   1efe4:	str	w1, [x19, #140]
   1efe8:	orr	w1, w1, #0x80000
   1efec:	mov	x0, x19
   1eff0:	bl	77d0 <open@plt>
   1eff4:	str	w0, [x19, #136]
   1eff8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1effc:	ldr	w0, [x0, #2904]
   1f000:	tbz	w0, #2, 1efcc <scols_init_debug@@SMARTCOLS_2.25+0xa9f8>
   1f004:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f008:	ldr	x0, [x0, #4016]
   1f00c:	ldr	x20, [x0]
   1f010:	bl	76f0 <getpid@plt>
   1f014:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f018:	add	x4, x4, #0x950
   1f01c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f020:	add	x3, x3, #0x930
   1f024:	mov	w2, w0
   1f028:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f02c:	add	x1, x1, #0x3c8
   1f030:	mov	x0, x20
   1f034:	bl	81c0 <fprintf@plt>
   1f038:	ldr	w1, [x19, #152]
   1f03c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f040:	add	x0, x0, #0xd8
   1f044:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f048:	add	x3, x3, #0xa80
   1f04c:	tst	x1, #0x2
   1f050:	csel	x3, x3, x0, ne  // ne = any
   1f054:	mov	x2, x19
   1f058:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f05c:	add	x1, x1, #0xa88
   1f060:	mov	x0, x19
   1f064:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f068:	b	1efcc <scols_init_debug@@SMARTCOLS_2.25+0xa9f8>
   1f06c:	mov	w0, #0xffffffea            	// #-22
   1f070:	ret
   1f074:	mov	w0, #0xffffffea            	// #-22
   1f078:	b	1efd0 <scols_init_debug@@SMARTCOLS_2.25+0xa9fc>
   1f07c:	cbz	x0, 1f090 <scols_init_debug@@SMARTCOLS_2.25+0xaabc>
   1f080:	str	w1, [x0, #136]
   1f084:	str	w2, [x0, #140]
   1f088:	mov	w0, #0x0                   	// #0
   1f08c:	ret
   1f090:	mov	w0, #0xffffffea            	// #-22
   1f094:	b	1f08c <scols_init_debug@@SMARTCOLS_2.25+0xaab8>
   1f098:	cbz	x0, 1f1a0 <scols_init_debug@@SMARTCOLS_2.25+0xabcc>
   1f09c:	stp	x29, x30, [sp, #-176]!
   1f0a0:	mov	x29, sp
   1f0a4:	stp	x19, x20, [sp, #16]
   1f0a8:	stp	x21, x22, [sp, #32]
   1f0ac:	mov	x19, x0
   1f0b0:	mov	w21, w1
   1f0b4:	add	x20, x0, #0x190
   1f0b8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f0bc:	ldr	w0, [x0, #2904]
   1f0c0:	tbnz	w0, #3, 1f120 <scols_init_debug@@SMARTCOLS_2.25+0xab4c>
   1f0c4:	stp	xzr, xzr, [x19, #400]
   1f0c8:	stp	xzr, xzr, [x20, #16]
   1f0cc:	stp	xzr, xzr, [x20, #32]
   1f0d0:	str	xzr, [x20, #48]
   1f0d4:	mov	w1, #0xffffffff            	// #-1
   1f0d8:	str	w1, [x19, #416]
   1f0dc:	str	w21, [x19, #448]
   1f0e0:	ldrb	w1, [x19, #444]
   1f0e4:	orr	w1, w1, #0x2
   1f0e8:	strb	w1, [x19, #444]
   1f0ec:	ldrb	w1, [x19, #156]
   1f0f0:	mov	w0, #0x0                   	// #0
   1f0f4:	tbnz	w1, #1, 1f110 <scols_init_debug@@SMARTCOLS_2.25+0xab3c>
   1f0f8:	ldr	w0, [x19, #152]
   1f0fc:	tbz	w0, #7, 1f168 <scols_init_debug@@SMARTCOLS_2.25+0xab94>
   1f100:	ldrb	w0, [x19, #156]
   1f104:	orr	w0, w0, #0x2
   1f108:	strb	w0, [x19, #156]
   1f10c:	mov	w0, #0x0                   	// #0
   1f110:	ldp	x19, x20, [sp, #16]
   1f114:	ldp	x21, x22, [sp, #32]
   1f118:	ldp	x29, x30, [sp], #176
   1f11c:	ret
   1f120:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f124:	ldr	x0, [x0, #4016]
   1f128:	ldr	x22, [x0]
   1f12c:	bl	76f0 <getpid@plt>
   1f130:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f134:	add	x4, x4, #0x928
   1f138:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f13c:	add	x3, x3, #0x930
   1f140:	mov	w2, w0
   1f144:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f148:	add	x1, x1, #0x3c8
   1f14c:	mov	x0, x22
   1f150:	bl	81c0 <fprintf@plt>
   1f154:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f158:	add	x1, x1, #0xaa0
   1f15c:	mov	x0, x20
   1f160:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f164:	b	1f0c4 <scols_init_debug@@SMARTCOLS_2.25+0xaaf0>
   1f168:	add	x2, sp, #0x30
   1f16c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f170:	add	x1, x1, #0xab0
   1f174:	mov	w0, #0x0                   	// #0
   1f178:	bl	80e0 <__xstat@plt>
   1f17c:	cbnz	w0, 1f100 <scols_init_debug@@SMARTCOLS_2.25+0xab2c>
   1f180:	ldr	w0, [sp, #64]
   1f184:	and	w0, w0, #0xf000
   1f188:	cmp	w0, #0x4, lsl #12
   1f18c:	b.ne	1f100 <scols_init_debug@@SMARTCOLS_2.25+0xab2c>  // b.any
   1f190:	ldr	w0, [x19, #152]
   1f194:	orr	w0, w0, #0x80
   1f198:	str	w0, [x19, #152]
   1f19c:	b	1f100 <scols_init_debug@@SMARTCOLS_2.25+0xab2c>
   1f1a0:	mov	w0, #0xffffffea            	// #-22
   1f1a4:	ret
   1f1a8:	cbz	x0, 1f25c <scols_init_debug@@SMARTCOLS_2.25+0xac88>
   1f1ac:	stp	x29, x30, [sp, #-48]!
   1f1b0:	mov	x29, sp
   1f1b4:	stp	x19, x20, [sp, #16]
   1f1b8:	mov	x19, x0
   1f1bc:	add	x20, x0, #0x190
   1f1c0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f1c4:	ldr	w0, [x0, #2904]
   1f1c8:	tbnz	w0, #3, 1f20c <scols_init_debug@@SMARTCOLS_2.25+0xac38>
   1f1cc:	ldr	x0, [x19, #424]
   1f1d0:	bl	7c20 <free@plt>
   1f1d4:	ldr	x0, [x19, #400]
   1f1d8:	cbz	x0, 1f1e0 <scols_init_debug@@SMARTCOLS_2.25+0xac0c>
   1f1dc:	bl	76d0 <fclose@plt>
   1f1e0:	ldr	x0, [x19, #408]
   1f1e4:	cbz	x0, 1f1ec <scols_init_debug@@SMARTCOLS_2.25+0xac18>
   1f1e8:	bl	7a00 <closedir@plt>
   1f1ec:	stp	xzr, xzr, [x19, #400]
   1f1f0:	stp	xzr, xzr, [x20, #16]
   1f1f4:	stp	xzr, xzr, [x20, #32]
   1f1f8:	str	xzr, [x20, #48]
   1f1fc:	mov	w0, #0x0                   	// #0
   1f200:	ldp	x19, x20, [sp, #16]
   1f204:	ldp	x29, x30, [sp], #48
   1f208:	ret
   1f20c:	str	x21, [sp, #32]
   1f210:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f214:	ldr	x0, [x0, #4016]
   1f218:	ldr	x21, [x0]
   1f21c:	bl	76f0 <getpid@plt>
   1f220:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f224:	add	x4, x4, #0x928
   1f228:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f22c:	add	x3, x3, #0x930
   1f230:	mov	w2, w0
   1f234:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f238:	add	x1, x1, #0x3c8
   1f23c:	mov	x0, x21
   1f240:	bl	81c0 <fprintf@plt>
   1f244:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f248:	add	x1, x1, #0xac0
   1f24c:	mov	x0, x20
   1f250:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f254:	ldr	x21, [sp, #32]
   1f258:	b	1f1cc <scols_init_debug@@SMARTCOLS_2.25+0xabf8>
   1f25c:	mov	w0, #0xffffffea            	// #-22
   1f260:	ret
   1f264:	stp	x29, x30, [sp, #-48]!
   1f268:	mov	x29, sp
   1f26c:	stp	x19, x20, [sp, #16]
   1f270:	mov	x19, x0
   1f274:	bl	80a0 <__errno_location@plt>
   1f278:	cbz	x19, 1f2bc <scols_init_debug@@SMARTCOLS_2.25+0xace8>
   1f27c:	stp	x21, x22, [sp, #32]
   1f280:	mov	x20, x0
   1f284:	ldr	w21, [x0]
   1f288:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f28c:	ldr	w0, [x0, #2904]
   1f290:	tbnz	w0, #2, 1f2c8 <scols_init_debug@@SMARTCOLS_2.25+0xacf4>
   1f294:	ldr	x0, [x19, #128]
   1f298:	bl	7c20 <free@plt>
   1f29c:	str	xzr, [x19, #128]
   1f2a0:	mov	x1, #0x0                   	// #0
   1f2a4:	mov	x0, x19
   1f2a8:	bl	1ea14 <scols_init_debug@@SMARTCOLS_2.25+0xa440>
   1f2ac:	mov	x0, x19
   1f2b0:	bl	1f1a8 <scols_init_debug@@SMARTCOLS_2.25+0xabd4>
   1f2b4:	str	w21, [x20]
   1f2b8:	ldp	x21, x22, [sp, #32]
   1f2bc:	ldp	x19, x20, [sp, #16]
   1f2c0:	ldp	x29, x30, [sp], #48
   1f2c4:	ret
   1f2c8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f2cc:	ldr	x0, [x0, #4016]
   1f2d0:	ldr	x22, [x0]
   1f2d4:	bl	76f0 <getpid@plt>
   1f2d8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f2dc:	add	x4, x4, #0x950
   1f2e0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f2e4:	add	x3, x3, #0x930
   1f2e8:	mov	w2, w0
   1f2ec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f2f0:	add	x1, x1, #0x3c8
   1f2f4:	mov	x0, x22
   1f2f8:	bl	81c0 <fprintf@plt>
   1f2fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f300:	add	x1, x1, #0xac0
   1f304:	mov	x0, x19
   1f308:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f30c:	b	1f294 <scols_init_debug@@SMARTCOLS_2.25+0xacc0>
   1f310:	stp	x29, x30, [sp, #-144]!
   1f314:	mov	x29, sp
   1f318:	cbz	x0, 1f340 <scols_init_debug@@SMARTCOLS_2.25+0xad6c>
   1f31c:	mov	x1, x0
   1f320:	add	x2, sp, #0x10
   1f324:	mov	w0, #0x0                   	// #0
   1f328:	bl	80e0 <__xstat@plt>
   1f32c:	cbnz	w0, 1f340 <scols_init_debug@@SMARTCOLS_2.25+0xad6c>
   1f330:	ldr	w0, [sp, #32]
   1f334:	and	w0, w0, #0xf000
   1f338:	cmp	w0, #0x6, lsl #12
   1f33c:	b.eq	1f358 <scols_init_debug@@SMARTCOLS_2.25+0xad84>  // b.none
   1f340:	bl	80a0 <__errno_location@plt>
   1f344:	mov	w1, #0x13                  	// #19
   1f348:	str	w1, [x0]
   1f34c:	mov	w0, #0x0                   	// #0
   1f350:	ldp	x29, x30, [sp], #144
   1f354:	ret
   1f358:	ldr	x0, [sp, #48]
   1f35c:	ubfx	w2, w0, #8, #12
   1f360:	lsr	x1, x0, #32
   1f364:	and	w1, w1, #0xfffff000
   1f368:	orr	w1, w1, w2
   1f36c:	mov	w0, #0x1                   	// #1
   1f370:	cmp	w1, #0x7
   1f374:	b.ne	1f340 <scols_init_debug@@SMARTCOLS_2.25+0xad6c>  // b.any
   1f378:	b	1f350 <scols_init_debug@@SMARTCOLS_2.25+0xad7c>
   1f37c:	stp	x29, x30, [sp, #-48]!
   1f380:	mov	x29, sp
   1f384:	stp	x19, x20, [sp, #16]
   1f388:	cbz	x0, 1f3bc <scols_init_debug@@SMARTCOLS_2.25+0xade8>
   1f38c:	mov	x19, x0
   1f390:	ldrb	w0, [x0, #156]
   1f394:	tbnz	w0, #2, 1f3bc <scols_init_debug@@SMARTCOLS_2.25+0xade8>
   1f398:	bl	80a0 <__errno_location@plt>
   1f39c:	str	wzr, [x0]
   1f3a0:	ldrb	w0, [x19, #156]
   1f3a4:	add	x20, x19, #0xa8
   1f3a8:	tbz	w0, #0, 1f3d0 <scols_init_debug@@SMARTCOLS_2.25+0xadfc>
   1f3ac:	mov	x0, x20
   1f3b0:	ldp	x19, x20, [sp, #16]
   1f3b4:	ldp	x29, x30, [sp], #48
   1f3b8:	ret
   1f3bc:	bl	80a0 <__errno_location@plt>
   1f3c0:	mov	w1, #0x16                  	// #22
   1f3c4:	str	w1, [x0]
   1f3c8:	mov	x20, #0x0                   	// #0
   1f3cc:	b	1f3ac <scols_init_debug@@SMARTCOLS_2.25+0xadd8>
   1f3d0:	mov	x0, x19
   1f3d4:	bl	1efa8 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   1f3d8:	mov	x20, #0x0                   	// #0
   1f3dc:	tbnz	w0, #31, 1f3ac <scols_init_debug@@SMARTCOLS_2.25+0xadd8>
   1f3e0:	add	x20, x19, #0xa8
   1f3e4:	mov	x2, x20
   1f3e8:	mov	x1, #0x4c05                	// #19461
   1f3ec:	bl	8200 <ioctl@plt>
   1f3f0:	cbz	w0, 1f45c <scols_init_debug@@SMARTCOLS_2.25+0xae88>
   1f3f4:	ldrb	w0, [x19, #156]
   1f3f8:	orr	w0, w0, #0x4
   1f3fc:	strb	w0, [x19, #156]
   1f400:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f404:	ldr	w0, [x0, #2904]
   1f408:	mov	x20, #0x0                   	// #0
   1f40c:	tbz	w0, #2, 1f3ac <scols_init_debug@@SMARTCOLS_2.25+0xadd8>
   1f410:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f414:	ldr	x0, [x0, #4016]
   1f418:	ldr	x20, [x0]
   1f41c:	bl	76f0 <getpid@plt>
   1f420:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f424:	add	x4, x4, #0x950
   1f428:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f42c:	add	x3, x3, #0x930
   1f430:	mov	w2, w0
   1f434:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f438:	add	x1, x1, #0x3c8
   1f43c:	mov	x0, x20
   1f440:	bl	81c0 <fprintf@plt>
   1f444:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f448:	add	x1, x1, #0xae8
   1f44c:	mov	x0, x19
   1f450:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f454:	mov	x20, #0x0                   	// #0
   1f458:	b	1f3ac <scols_init_debug@@SMARTCOLS_2.25+0xadd8>
   1f45c:	ldrb	w0, [x19, #156]
   1f460:	orr	w0, w0, #0x1
   1f464:	and	w0, w0, #0xfffffffb
   1f468:	strb	w0, [x19, #156]
   1f46c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f470:	ldr	w0, [x0, #2904]
   1f474:	tbz	w0, #2, 1f3ac <scols_init_debug@@SMARTCOLS_2.25+0xadd8>
   1f478:	str	x21, [sp, #32]
   1f47c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f480:	ldr	x0, [x0, #4016]
   1f484:	ldr	x21, [x0]
   1f488:	bl	76f0 <getpid@plt>
   1f48c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f490:	add	x4, x4, #0x950
   1f494:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f498:	add	x3, x3, #0x930
   1f49c:	mov	w2, w0
   1f4a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f4a4:	add	x1, x1, #0x3c8
   1f4a8:	mov	x0, x21
   1f4ac:	bl	81c0 <fprintf@plt>
   1f4b0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f4b4:	add	x1, x1, #0xad0
   1f4b8:	mov	x0, x19
   1f4bc:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f4c0:	ldr	x21, [sp, #32]
   1f4c4:	b	1f3ac <scols_init_debug@@SMARTCOLS_2.25+0xadd8>
   1f4c8:	stp	x29, x30, [sp, #-48]!
   1f4cc:	mov	x29, sp
   1f4d0:	stp	x19, x20, [sp, #16]
   1f4d4:	mov	x19, x0
   1f4d8:	bl	1e8ec <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   1f4dc:	str	xzr, [sp, #40]
   1f4e0:	cbz	x0, 1f518 <scols_init_debug@@SMARTCOLS_2.25+0xaf44>
   1f4e4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f4e8:	add	x2, x2, #0xb08
   1f4ec:	add	x1, sp, #0x28
   1f4f0:	bl	24f28 <scols_init_debug@@SMARTCOLS_2.25+0x10954>
   1f4f4:	ldr	x0, [sp, #40]
   1f4f8:	cbz	x0, 1f518 <scols_init_debug@@SMARTCOLS_2.25+0xaf44>
   1f4fc:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f500:	ldr	w1, [x1, #2904]
   1f504:	tbnz	w1, #2, 1f548 <scols_init_debug@@SMARTCOLS_2.25+0xaf74>
   1f508:	ldr	x0, [sp, #40]
   1f50c:	ldp	x19, x20, [sp, #16]
   1f510:	ldp	x29, x30, [sp], #48
   1f514:	ret
   1f518:	ldr	w0, [x19, #152]
   1f51c:	tbnz	w0, #6, 1f4fc <scols_init_debug@@SMARTCOLS_2.25+0xaf28>
   1f520:	mov	x0, x19
   1f524:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   1f528:	cbz	x0, 1f4fc <scols_init_debug@@SMARTCOLS_2.25+0xaf28>
   1f52c:	mov	w1, #0x2a                  	// #42
   1f530:	strb	w1, [x0, #118]
   1f534:	strb	wzr, [x0, #119]
   1f538:	add	x0, x0, #0x38
   1f53c:	bl	79f0 <strdup@plt>
   1f540:	str	x0, [sp, #40]
   1f544:	b	1f4fc <scols_init_debug@@SMARTCOLS_2.25+0xaf28>
   1f548:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f54c:	ldr	x0, [x0, #4016]
   1f550:	ldr	x20, [x0]
   1f554:	bl	76f0 <getpid@plt>
   1f558:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f55c:	add	x4, x4, #0x950
   1f560:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f564:	add	x3, x3, #0x930
   1f568:	mov	w2, w0
   1f56c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f570:	add	x1, x1, #0x3c8
   1f574:	mov	x0, x20
   1f578:	bl	81c0 <fprintf@plt>
   1f57c:	ldr	x2, [sp, #40]
   1f580:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f584:	add	x1, x1, #0xb20
   1f588:	mov	x0, x19
   1f58c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f590:	b	1f508 <scols_init_debug@@SMARTCOLS_2.25+0xaf34>
   1f594:	stp	x29, x30, [sp, #-48]!
   1f598:	mov	x29, sp
   1f59c:	stp	x19, x20, [sp, #16]
   1f5a0:	stp	x21, x22, [sp, #32]
   1f5a4:	mov	x20, x0
   1f5a8:	mov	x21, x1
   1f5ac:	bl	1e8ec <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   1f5b0:	cbz	x0, 1f5d0 <scols_init_debug@@SMARTCOLS_2.25+0xaffc>
   1f5b4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f5b8:	add	x2, x2, #0xb38
   1f5bc:	mov	x1, x21
   1f5c0:	bl	25494 <scols_init_debug@@SMARTCOLS_2.25+0x10ec0>
   1f5c4:	mov	w19, w0
   1f5c8:	cbz	w0, 1f5e0 <scols_init_debug@@SMARTCOLS_2.25+0xb00c>
   1f5cc:	b	1f5d4 <scols_init_debug@@SMARTCOLS_2.25+0xb000>
   1f5d0:	mov	w19, #0xffffffea            	// #-22
   1f5d4:	ldr	w0, [x20, #152]
   1f5d8:	and	w22, w0, #0x40
   1f5dc:	tbz	w0, #6, 1f600 <scols_init_debug@@SMARTCOLS_2.25+0xb02c>
   1f5e0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f5e4:	ldr	w0, [x0, #2904]
   1f5e8:	tbnz	w0, #2, 1f630 <scols_init_debug@@SMARTCOLS_2.25+0xb05c>
   1f5ec:	mov	w0, w19
   1f5f0:	ldp	x19, x20, [sp, #16]
   1f5f4:	ldp	x21, x22, [sp, #32]
   1f5f8:	ldp	x29, x30, [sp], #48
   1f5fc:	ret
   1f600:	mov	x0, x20
   1f604:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   1f608:	cbz	x0, 1f620 <scols_init_debug@@SMARTCOLS_2.25+0xb04c>
   1f60c:	mov	w19, w22
   1f610:	cbz	x21, 1f5e0 <scols_init_debug@@SMARTCOLS_2.25+0xb00c>
   1f614:	ldr	x0, [x0, #24]
   1f618:	str	x0, [x21]
   1f61c:	b	1f5e0 <scols_init_debug@@SMARTCOLS_2.25+0xb00c>
   1f620:	bl	80a0 <__errno_location@plt>
   1f624:	ldr	w19, [x0]
   1f628:	neg	w19, w19
   1f62c:	b	1f5e0 <scols_init_debug@@SMARTCOLS_2.25+0xb00c>
   1f630:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f634:	ldr	x0, [x0, #4016]
   1f638:	ldr	x21, [x0]
   1f63c:	bl	76f0 <getpid@plt>
   1f640:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f644:	add	x4, x4, #0x950
   1f648:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f64c:	add	x3, x3, #0x930
   1f650:	mov	w2, w0
   1f654:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f658:	add	x1, x1, #0x3c8
   1f65c:	mov	x0, x21
   1f660:	bl	81c0 <fprintf@plt>
   1f664:	mov	w2, w19
   1f668:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f66c:	add	x1, x1, #0xb48
   1f670:	mov	x0, x20
   1f674:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f678:	b	1f5ec <scols_init_debug@@SMARTCOLS_2.25+0xb018>
   1f67c:	stp	x29, x30, [sp, #-48]!
   1f680:	mov	x29, sp
   1f684:	stp	x19, x20, [sp, #16]
   1f688:	mov	x20, x0
   1f68c:	bl	1ea14 <scols_init_debug@@SMARTCOLS_2.25+0xa440>
   1f690:	mov	w19, w0
   1f694:	cbnz	w0, 1f6a4 <scols_init_debug@@SMARTCOLS_2.25+0xb0d0>
   1f698:	ldr	w0, [x20, #448]
   1f69c:	tst	x0, #0x3
   1f6a0:	b.ne	1f6b4 <scols_init_debug@@SMARTCOLS_2.25+0xb0e0>  // b.any
   1f6a4:	mov	w0, w19
   1f6a8:	ldp	x19, x20, [sp, #16]
   1f6ac:	ldp	x29, x30, [sp], #48
   1f6b0:	ret
   1f6b4:	mov	x0, x20
   1f6b8:	bl	1f310 <scols_init_debug@@SMARTCOLS_2.25+0xad3c>
   1f6bc:	cbz	w0, 1f714 <scols_init_debug@@SMARTCOLS_2.25+0xb140>
   1f6c0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f6c4:	ldr	w0, [x0, #2904]
   1f6c8:	tbnz	w0, #3, 1f77c <scols_init_debug@@SMARTCOLS_2.25+0xb1a8>
   1f6cc:	mov	x1, #0x0                   	// #0
   1f6d0:	mov	x0, x20
   1f6d4:	bl	1f594 <scols_init_debug@@SMARTCOLS_2.25+0xafc0>
   1f6d8:	ldr	w1, [x20, #448]
   1f6dc:	tst	x1, #0x2
   1f6e0:	ccmp	w0, #0x0, #0x0, ne  // ne = any
   1f6e4:	b.eq	1f6a4 <scols_init_debug@@SMARTCOLS_2.25+0xb0d0>  // b.none
   1f6e8:	tst	x1, #0x1
   1f6ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   1f6f0:	b.ne	1f6a4 <scols_init_debug@@SMARTCOLS_2.25+0xb0d0>  // b.any
   1f6f4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f6f8:	ldr	w0, [x0, #2904]
   1f6fc:	tbnz	w0, #3, 1f7d0 <scols_init_debug@@SMARTCOLS_2.25+0xb1fc>
   1f700:	mov	x1, #0x0                   	// #0
   1f704:	mov	x0, x20
   1f708:	bl	1ea14 <scols_init_debug@@SMARTCOLS_2.25+0xa440>
   1f70c:	mov	w19, #0x1                   	// #1
   1f710:	b	1f6a4 <scols_init_debug@@SMARTCOLS_2.25+0xb0d0>
   1f714:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f718:	ldr	w0, [x0, #2904]
   1f71c:	tbnz	w0, #3, 1f730 <scols_init_debug@@SMARTCOLS_2.25+0xb15c>
   1f720:	bl	80a0 <__errno_location@plt>
   1f724:	ldr	w19, [x0]
   1f728:	neg	w19, w19
   1f72c:	b	1f6a4 <scols_init_debug@@SMARTCOLS_2.25+0xb0d0>
   1f730:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f734:	ldr	x0, [x0, #4016]
   1f738:	ldr	x19, [x0]
   1f73c:	bl	76f0 <getpid@plt>
   1f740:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f744:	add	x4, x4, #0x928
   1f748:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f74c:	add	x3, x3, #0x930
   1f750:	mov	w2, w0
   1f754:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f758:	add	x1, x1, #0x3c8
   1f75c:	mov	x0, x19
   1f760:	bl	81c0 <fprintf@plt>
   1f764:	mov	x2, x20
   1f768:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f76c:	add	x1, x1, #0xb60
   1f770:	add	x0, x20, #0x190
   1f774:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f778:	b	1f720 <scols_init_debug@@SMARTCOLS_2.25+0xb14c>
   1f77c:	str	x21, [sp, #32]
   1f780:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f784:	ldr	x0, [x0, #4016]
   1f788:	ldr	x21, [x0]
   1f78c:	bl	76f0 <getpid@plt>
   1f790:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f794:	add	x4, x4, #0x928
   1f798:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f79c:	add	x3, x3, #0x930
   1f7a0:	mov	w2, w0
   1f7a4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f7a8:	add	x1, x1, #0x3c8
   1f7ac:	mov	x0, x21
   1f7b0:	bl	81c0 <fprintf@plt>
   1f7b4:	mov	x2, x20
   1f7b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f7bc:	add	x1, x1, #0xb78
   1f7c0:	add	x0, x20, #0x190
   1f7c4:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f7c8:	ldr	x21, [sp, #32]
   1f7cc:	b	1f6cc <scols_init_debug@@SMARTCOLS_2.25+0xb0f8>
   1f7d0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f7d4:	ldr	x0, [x0, #4016]
   1f7d8:	ldr	x19, [x0]
   1f7dc:	bl	76f0 <getpid@plt>
   1f7e0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f7e4:	add	x4, x4, #0x928
   1f7e8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f7ec:	add	x3, x3, #0x930
   1f7f0:	mov	w2, w0
   1f7f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f7f8:	add	x1, x1, #0x3c8
   1f7fc:	mov	x0, x19
   1f800:	bl	81c0 <fprintf@plt>
   1f804:	mov	x2, x20
   1f808:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f80c:	add	x1, x1, #0xb88
   1f810:	add	x0, x20, #0x190
   1f814:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f818:	b	1f700 <scols_init_debug@@SMARTCOLS_2.25+0xb12c>
   1f81c:	stp	x29, x30, [sp, #-496]!
   1f820:	mov	x29, sp
   1f824:	stp	x19, x20, [sp, #16]
   1f828:	stp	x23, x24, [sp, #48]
   1f82c:	mov	x20, x0
   1f830:	add	x24, x0, #0x190
   1f834:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f838:	ldr	w0, [x0, #2904]
   1f83c:	tbnz	w0, #3, 1f91c <scols_init_debug@@SMARTCOLS_2.25+0xb348>
   1f840:	ldr	x1, [x20, #408]
   1f844:	cbz	x1, 1f964 <scols_init_debug@@SMARTCOLS_2.25+0xb390>
   1f848:	stp	x21, x22, [sp, #32]
   1f84c:	stp	x25, x26, [sp, #64]
   1f850:	mov	x0, x1
   1f854:	bl	7dd0 <dirfd@plt>
   1f858:	mov	w25, w0
   1f85c:	adrp	x21, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1f860:	add	x21, x21, #0xb58
   1f864:	adrp	x22, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f868:	ldr	x22, [x22, #4016]
   1f86c:	add	x23, sp, #0xd8
   1f870:	ldr	x0, [x20, #408]
   1f874:	bl	79b0 <readdir@plt>
   1f878:	mov	x19, x0
   1f87c:	cbz	x0, 1f9c8 <scols_init_debug@@SMARTCOLS_2.25+0xb3f4>
   1f880:	ldr	w0, [x21]
   1f884:	tbnz	w0, #3, 1f984 <scols_init_debug@@SMARTCOLS_2.25+0xb3b0>
   1f888:	add	x19, x19, #0x13
   1f88c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f890:	add	x1, x1, #0x5d0
   1f894:	mov	x0, x19
   1f898:	bl	7b80 <strcmp@plt>
   1f89c:	cbz	w0, 1f870 <scols_init_debug@@SMARTCOLS_2.25+0xb29c>
   1f8a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f8a4:	add	x1, x1, #0xc8
   1f8a8:	mov	x0, x19
   1f8ac:	bl	7b80 <strcmp@plt>
   1f8b0:	cbz	w0, 1f870 <scols_init_debug@@SMARTCOLS_2.25+0xb29c>
   1f8b4:	mov	x2, #0x4                   	// #4
   1f8b8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f8bc:	add	x1, x1, #0xbc8
   1f8c0:	mov	x0, x19
   1f8c4:	bl	7850 <strncmp@plt>
   1f8c8:	cbnz	w0, 1f870 <scols_init_debug@@SMARTCOLS_2.25+0xb29c>
   1f8cc:	mov	x3, x19
   1f8d0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f8d4:	add	x2, x2, #0xbd0
   1f8d8:	mov	x1, #0x112                 	// #274
   1f8dc:	mov	x0, x23
   1f8e0:	bl	7650 <snprintf@plt>
   1f8e4:	mov	w4, #0x0                   	// #0
   1f8e8:	add	x3, sp, #0x58
   1f8ec:	mov	x2, x23
   1f8f0:	mov	w1, w25
   1f8f4:	mov	w0, #0x0                   	// #0
   1f8f8:	bl	8220 <__fxstatat@plt>
   1f8fc:	cbnz	w0, 1f870 <scols_init_debug@@SMARTCOLS_2.25+0xb29c>
   1f900:	mov	x1, x19
   1f904:	mov	x0, x20
   1f908:	bl	1f67c <scols_init_debug@@SMARTCOLS_2.25+0xb0a8>
   1f90c:	cbnz	w0, 1f870 <scols_init_debug@@SMARTCOLS_2.25+0xb29c>
   1f910:	ldp	x21, x22, [sp, #32]
   1f914:	ldp	x25, x26, [sp, #64]
   1f918:	b	1f9d4 <scols_init_debug@@SMARTCOLS_2.25+0xb400>
   1f91c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1f920:	ldr	x0, [x0, #4016]
   1f924:	ldr	x19, [x0]
   1f928:	bl	76f0 <getpid@plt>
   1f92c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f930:	add	x4, x4, #0x928
   1f934:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f938:	add	x3, x3, #0x930
   1f93c:	mov	w2, w0
   1f940:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f944:	add	x1, x1, #0x3c8
   1f948:	mov	x0, x19
   1f94c:	bl	81c0 <fprintf@plt>
   1f950:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f954:	add	x1, x1, #0xba0
   1f958:	mov	x0, x24
   1f95c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f960:	b	1f840 <scols_init_debug@@SMARTCOLS_2.25+0xb26c>
   1f964:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f968:	add	x0, x0, #0xa00
   1f96c:	bl	7570 <opendir@plt>
   1f970:	mov	x1, x0
   1f974:	str	x0, [x20, #408]
   1f978:	mov	w0, #0x1                   	// #1
   1f97c:	cbz	x1, 1f9d4 <scols_init_debug@@SMARTCOLS_2.25+0xb400>
   1f980:	b	1f848 <scols_init_debug@@SMARTCOLS_2.25+0xb274>
   1f984:	ldr	x26, [x22]
   1f988:	bl	76f0 <getpid@plt>
   1f98c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f990:	add	x4, x4, #0x928
   1f994:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f998:	add	x3, x3, #0x930
   1f99c:	mov	w2, w0
   1f9a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1f9a4:	add	x1, x1, #0x3c8
   1f9a8:	mov	x0, x26
   1f9ac:	bl	81c0 <fprintf@plt>
   1f9b0:	add	x2, x19, #0x13
   1f9b4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1f9b8:	add	x1, x1, #0xbb8
   1f9bc:	mov	x0, x24
   1f9c0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1f9c4:	b	1f888 <scols_init_debug@@SMARTCOLS_2.25+0xb2b4>
   1f9c8:	mov	w0, #0x1                   	// #1
   1f9cc:	ldp	x21, x22, [sp, #32]
   1f9d0:	ldp	x25, x26, [sp, #64]
   1f9d4:	ldp	x19, x20, [sp, #16]
   1f9d8:	ldp	x23, x24, [sp, #48]
   1f9dc:	ldp	x29, x30, [sp], #496
   1f9e0:	ret
   1f9e4:	mov	x12, #0x20e0                	// #8416
   1f9e8:	sub	sp, sp, x12
   1f9ec:	stp	x29, x30, [sp]
   1f9f0:	mov	x29, sp
   1f9f4:	stp	x19, x20, [sp, #16]
   1f9f8:	stp	x23, x24, [sp, #48]
   1f9fc:	mov	x20, x0
   1fa00:	add	x24, x0, #0x190
   1fa04:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1fa08:	ldr	w0, [x0, #2904]
   1fa0c:	tbnz	w0, #3, 1fa38 <scols_init_debug@@SMARTCOLS_2.25+0xb464>
   1fa10:	ldr	x0, [x20, #400]
   1fa14:	cbz	x0, 1fa80 <scols_init_debug@@SMARTCOLS_2.25+0xb4ac>
   1fa18:	stp	x21, x22, [sp, #32]
   1fa1c:	str	x25, [sp, #64]
   1fa20:	add	x19, sp, #0xe0
   1fa24:	add	x21, sp, #0x58
   1fa28:	add	x23, sp, #0x54
   1fa2c:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fa30:	add	x22, x22, #0xc18
   1fa34:	b	1fb08 <scols_init_debug@@SMARTCOLS_2.25+0xb534>
   1fa38:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1fa3c:	ldr	x0, [x0, #4016]
   1fa40:	ldr	x19, [x0]
   1fa44:	bl	76f0 <getpid@plt>
   1fa48:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fa4c:	add	x4, x4, #0x928
   1fa50:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fa54:	add	x3, x3, #0x930
   1fa58:	mov	w2, w0
   1fa5c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1fa60:	add	x1, x1, #0x3c8
   1fa64:	mov	x0, x19
   1fa68:	bl	81c0 <fprintf@plt>
   1fa6c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fa70:	add	x1, x1, #0xbe8
   1fa74:	mov	x0, x24
   1fa78:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1fa7c:	b	1fa10 <scols_init_debug@@SMARTCOLS_2.25+0xb43c>
   1fa80:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   1fa84:	add	x1, x1, #0x7c8
   1fa88:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fa8c:	add	x0, x0, #0xc00
   1fa90:	bl	7720 <fopen@plt>
   1fa94:	mov	x1, x0
   1fa98:	str	x0, [x20, #400]
   1fa9c:	mov	w0, #0x1                   	// #1
   1faa0:	cbz	x1, 1fb6c <scols_init_debug@@SMARTCOLS_2.25+0xb598>
   1faa4:	stp	x21, x22, [sp, #32]
   1faa8:	str	x25, [sp, #64]
   1faac:	b	1fa20 <scols_init_debug@@SMARTCOLS_2.25+0xb44c>
   1fab0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1fab4:	ldr	x0, [x0, #4016]
   1fab8:	ldr	x25, [x0]
   1fabc:	bl	76f0 <getpid@plt>
   1fac0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fac4:	add	x4, x4, #0x928
   1fac8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1facc:	add	x3, x3, #0x930
   1fad0:	mov	w2, w0
   1fad4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1fad8:	add	x1, x1, #0x3c8
   1fadc:	mov	x0, x25
   1fae0:	bl	81c0 <fprintf@plt>
   1fae4:	mov	x2, x21
   1fae8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1faec:	add	x1, x1, #0xc30
   1faf0:	mov	x0, x24
   1faf4:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1faf8:	mov	x1, x21
   1fafc:	mov	x0, x20
   1fb00:	bl	1f67c <scols_init_debug@@SMARTCOLS_2.25+0xb0a8>
   1fb04:	cbz	w0, 1fb54 <scols_init_debug@@SMARTCOLS_2.25+0xb580>
   1fb08:	ldr	x2, [x20, #400]
   1fb0c:	mov	w1, #0x2000                	// #8192
   1fb10:	mov	x0, x19
   1fb14:	bl	81d0 <fgets@plt>
   1fb18:	cbz	x0, 1fb60 <scols_init_debug@@SMARTCOLS_2.25+0xb58c>
   1fb1c:	mov	x3, x21
   1fb20:	mov	x2, x23
   1fb24:	mov	x1, x22
   1fb28:	mov	x0, x19
   1fb2c:	bl	7f50 <__isoc99_sscanf@plt>
   1fb30:	cmp	w0, #0x2
   1fb34:	b.ne	1fb08 <scols_init_debug@@SMARTCOLS_2.25+0xb534>  // b.any
   1fb38:	ldr	w0, [sp, #84]
   1fb3c:	cmp	w0, #0x7
   1fb40:	b.ne	1fb08 <scols_init_debug@@SMARTCOLS_2.25+0xb534>  // b.any
   1fb44:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1fb48:	ldr	w0, [x0, #2904]
   1fb4c:	tbz	w0, #3, 1faf8 <scols_init_debug@@SMARTCOLS_2.25+0xb524>
   1fb50:	b	1fab0 <scols_init_debug@@SMARTCOLS_2.25+0xb4dc>
   1fb54:	ldp	x21, x22, [sp, #32]
   1fb58:	ldr	x25, [sp, #64]
   1fb5c:	b	1fb6c <scols_init_debug@@SMARTCOLS_2.25+0xb598>
   1fb60:	mov	w0, #0x1                   	// #1
   1fb64:	ldp	x21, x22, [sp, #32]
   1fb68:	ldr	x25, [sp, #64]
   1fb6c:	ldp	x19, x20, [sp, #16]
   1fb70:	ldp	x23, x24, [sp, #48]
   1fb74:	ldp	x29, x30, [sp]
   1fb78:	mov	x12, #0x20e0                	// #8416
   1fb7c:	add	sp, sp, x12
   1fb80:	ret
   1fb84:	cbz	x0, 1fe20 <scols_init_debug@@SMARTCOLS_2.25+0xb84c>
   1fb88:	stp	x29, x30, [sp, #-80]!
   1fb8c:	mov	x29, sp
   1fb90:	stp	x19, x20, [sp, #16]
   1fb94:	mov	x19, x0
   1fb98:	ldrb	w1, [x0, #444]
   1fb9c:	mov	w0, #0x1                   	// #1
   1fba0:	tbnz	w1, #0, 1fbec <scols_init_debug@@SMARTCOLS_2.25+0xb618>
   1fba4:	stp	x21, x22, [sp, #32]
   1fba8:	add	x22, x19, #0x190
   1fbac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1fbb0:	ldr	w0, [x0, #2904]
   1fbb4:	tbnz	w0, #3, 1fbf8 <scols_init_debug@@SMARTCOLS_2.25+0xb624>
   1fbb8:	ldr	w0, [x19, #448]
   1fbbc:	tbz	w0, #1, 1fc4c <scols_init_debug@@SMARTCOLS_2.25+0xb678>
   1fbc0:	ldr	w0, [x19, #152]
   1fbc4:	and	w0, w0, #0x60
   1fbc8:	cmp	w0, #0x40
   1fbcc:	b.eq	1fc40 <scols_init_debug@@SMARTCOLS_2.25+0xb66c>  // b.none
   1fbd0:	mov	x0, x19
   1fbd4:	bl	1f9e4 <scols_init_debug@@SMARTCOLS_2.25+0xb410>
   1fbd8:	cbz	w0, 1fe28 <scols_init_debug@@SMARTCOLS_2.25+0xb854>
   1fbdc:	mov	x0, x19
   1fbe0:	bl	1f1a8 <scols_init_debug@@SMARTCOLS_2.25+0xabd4>
   1fbe4:	mov	w0, #0x1                   	// #1
   1fbe8:	ldp	x21, x22, [sp, #32]
   1fbec:	ldp	x19, x20, [sp, #16]
   1fbf0:	ldp	x29, x30, [sp], #80
   1fbf4:	ret
   1fbf8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1fbfc:	ldr	x0, [x0, #4016]
   1fc00:	ldr	x20, [x0]
   1fc04:	bl	76f0 <getpid@plt>
   1fc08:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fc0c:	add	x4, x4, #0x928
   1fc10:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fc14:	add	x3, x3, #0x930
   1fc18:	mov	w2, w0
   1fc1c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1fc20:	add	x1, x1, #0x3c8
   1fc24:	mov	x0, x20
   1fc28:	bl	81c0 <fprintf@plt>
   1fc2c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fc30:	add	x1, x1, #0xc40
   1fc34:	mov	x0, x22
   1fc38:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1fc3c:	b	1fbb8 <scols_init_debug@@SMARTCOLS_2.25+0xb5e4>
   1fc40:	mov	x0, x19
   1fc44:	bl	1f81c <scols_init_debug@@SMARTCOLS_2.25+0xb248>
   1fc48:	b	1fbd8 <scols_init_debug@@SMARTCOLS_2.25+0xb604>
   1fc4c:	ldrb	w0, [x19, #444]
   1fc50:	tbz	w0, #1, 1fccc <scols_init_debug@@SMARTCOLS_2.25+0xb6f8>
   1fc54:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1fc58:	ldr	w0, [x0, #2904]
   1fc5c:	tbnz	w0, #3, 1fd40 <scols_init_debug@@SMARTCOLS_2.25+0xb76c>
   1fc60:	ldr	w3, [x19, #416]
   1fc64:	add	w3, w3, #0x1
   1fc68:	str	w3, [x19, #416]
   1fc6c:	cmp	w3, #0x7
   1fc70:	b.gt	1fcc0 <scols_init_debug@@SMARTCOLS_2.25+0xb6ec>
   1fc74:	str	x23, [sp, #48]
   1fc78:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fc7c:	add	x21, x21, #0xc60
   1fc80:	add	x20, sp, #0x40
   1fc84:	mov	x23, #0x10                  	// #16
   1fc88:	mov	x2, x21
   1fc8c:	mov	x1, x23
   1fc90:	mov	x0, x20
   1fc94:	bl	7650 <snprintf@plt>
   1fc98:	mov	x1, x20
   1fc9c:	mov	x0, x19
   1fca0:	bl	1f67c <scols_init_debug@@SMARTCOLS_2.25+0xb0a8>
   1fca4:	cbz	w0, 1fe30 <scols_init_debug@@SMARTCOLS_2.25+0xb85c>
   1fca8:	ldr	w3, [x19, #416]
   1fcac:	add	w3, w3, #0x1
   1fcb0:	str	w3, [x19, #416]
   1fcb4:	cmp	w3, #0x7
   1fcb8:	b.le	1fc88 <scols_init_debug@@SMARTCOLS_2.25+0xb6b4>
   1fcbc:	ldr	x23, [sp, #48]
   1fcc0:	ldrb	w0, [x19, #444]
   1fcc4:	and	w0, w0, #0xfffffffd
   1fcc8:	strb	w0, [x19, #444]
   1fccc:	ldr	x0, [x19, #424]
   1fcd0:	cbz	x0, 1fd88 <scols_init_debug@@SMARTCOLS_2.25+0xb7b4>
   1fcd4:	ldr	w0, [x19, #416]
   1fcd8:	add	w0, w0, #0x1
   1fcdc:	str	w0, [x19, #416]
   1fce0:	ldr	w1, [x19, #432]
   1fce4:	cmp	w0, w1
   1fce8:	b.ge	1fbdc <scols_init_debug@@SMARTCOLS_2.25+0xb608>  // b.tcont
   1fcec:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fcf0:	add	x21, x21, #0xc60
   1fcf4:	add	x20, sp, #0x40
   1fcf8:	mov	x22, #0x10                  	// #16
   1fcfc:	ldr	x1, [x19, #424]
   1fd00:	ldr	w3, [x1, w0, sxtw #2]
   1fd04:	mov	x2, x21
   1fd08:	mov	x1, x22
   1fd0c:	mov	x0, x20
   1fd10:	bl	7650 <snprintf@plt>
   1fd14:	mov	x1, x20
   1fd18:	mov	x0, x19
   1fd1c:	bl	1f67c <scols_init_debug@@SMARTCOLS_2.25+0xb0a8>
   1fd20:	cbz	w0, 1fe3c <scols_init_debug@@SMARTCOLS_2.25+0xb868>
   1fd24:	ldr	w0, [x19, #416]
   1fd28:	add	w0, w0, #0x1
   1fd2c:	str	w0, [x19, #416]
   1fd30:	ldr	w1, [x19, #432]
   1fd34:	cmp	w0, w1
   1fd38:	b.lt	1fcfc <scols_init_debug@@SMARTCOLS_2.25+0xb728>  // b.tstop
   1fd3c:	b	1fbdc <scols_init_debug@@SMARTCOLS_2.25+0xb608>
   1fd40:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1fd44:	ldr	x0, [x0, #4016]
   1fd48:	ldr	x20, [x0]
   1fd4c:	bl	76f0 <getpid@plt>
   1fd50:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fd54:	add	x4, x4, #0x928
   1fd58:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fd5c:	add	x3, x3, #0x930
   1fd60:	mov	w2, w0
   1fd64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1fd68:	add	x1, x1, #0x3c8
   1fd6c:	mov	x0, x20
   1fd70:	bl	81c0 <fprintf@plt>
   1fd74:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fd78:	add	x1, x1, #0xc48
   1fd7c:	mov	x0, x22
   1fd80:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1fd84:	b	1fc60 <scols_init_debug@@SMARTCOLS_2.25+0xb68c>
   1fd88:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1fd8c:	ldr	w0, [x0, #2904]
   1fd90:	tbnz	w0, #3, 1fdc0 <scols_init_debug@@SMARTCOLS_2.25+0xb7ec>
   1fd94:	ldr	w0, [x19, #152]
   1fd98:	tbz	w0, #7, 1fe08 <scols_init_debug@@SMARTCOLS_2.25+0xb834>
   1fd9c:	mov	w2, #0x0                   	// #0
   1fda0:	add	x1, x19, #0x1a8
   1fda4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fda8:	add	x0, x0, #0xab0
   1fdac:	bl	1e6b8 <scols_init_debug@@SMARTCOLS_2.25+0xa0e4>
   1fdb0:	str	w0, [x19, #432]
   1fdb4:	mov	w0, #0xffffffff            	// #-1
   1fdb8:	str	w0, [x19, #416]
   1fdbc:	b	1fcd4 <scols_init_debug@@SMARTCOLS_2.25+0xb700>
   1fdc0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1fdc4:	ldr	x0, [x0, #4016]
   1fdc8:	ldr	x20, [x0]
   1fdcc:	bl	76f0 <getpid@plt>
   1fdd0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fdd4:	add	x4, x4, #0x928
   1fdd8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fddc:	add	x3, x3, #0x930
   1fde0:	mov	w2, w0
   1fde4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1fde8:	add	x1, x1, #0x3c8
   1fdec:	mov	x0, x20
   1fdf0:	bl	81c0 <fprintf@plt>
   1fdf4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fdf8:	add	x1, x1, #0xc68
   1fdfc:	mov	x0, x22
   1fe00:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1fe04:	b	1fd94 <scols_init_debug@@SMARTCOLS_2.25+0xb7c0>
   1fe08:	mov	w2, #0x1                   	// #1
   1fe0c:	add	x1, x19, #0x1a8
   1fe10:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fe14:	add	x0, x0, #0x778
   1fe18:	bl	1e6b8 <scols_init_debug@@SMARTCOLS_2.25+0xa0e4>
   1fe1c:	b	1fdb0 <scols_init_debug@@SMARTCOLS_2.25+0xb7dc>
   1fe20:	mov	w0, #0xffffffea            	// #-22
   1fe24:	ret
   1fe28:	ldp	x21, x22, [sp, #32]
   1fe2c:	b	1fbec <scols_init_debug@@SMARTCOLS_2.25+0xb618>
   1fe30:	ldp	x21, x22, [sp, #32]
   1fe34:	ldr	x23, [sp, #48]
   1fe38:	b	1fbec <scols_init_debug@@SMARTCOLS_2.25+0xb618>
   1fe3c:	ldp	x21, x22, [sp, #32]
   1fe40:	b	1fbec <scols_init_debug@@SMARTCOLS_2.25+0xb618>
   1fe44:	stp	x29, x30, [sp, #-48]!
   1fe48:	mov	x29, sp
   1fe4c:	stp	x19, x20, [sp, #16]
   1fe50:	mov	x20, x0
   1fe54:	mov	x19, x1
   1fe58:	bl	1e8ec <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   1fe5c:	cbz	x0, 1fe74 <scols_init_debug@@SMARTCOLS_2.25+0xb8a0>
   1fe60:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fe64:	add	x2, x2, #0xc80
   1fe68:	mov	x1, x19
   1fe6c:	bl	25494 <scols_init_debug@@SMARTCOLS_2.25+0x10ec0>
   1fe70:	cbz	w0, 1fea4 <scols_init_debug@@SMARTCOLS_2.25+0xb8d0>
   1fe74:	mov	x0, x20
   1fe78:	bl	1efa8 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   1fe7c:	mov	w2, w0
   1fe80:	str	wzr, [sp, #44]
   1fe84:	mov	w0, #0xffffffea            	// #-22
   1fe88:	tbnz	w2, #31, 1feb4 <scols_init_debug@@SMARTCOLS_2.25+0xb8e0>
   1fe8c:	add	x1, sp, #0x2c
   1fe90:	mov	w0, w2
   1fe94:	bl	14ba0 <scols_init_debug@@SMARTCOLS_2.25+0x5cc>
   1fe98:	cbnz	w0, 1feb4 <scols_init_debug@@SMARTCOLS_2.25+0xb8e0>
   1fe9c:	ldrsw	x0, [sp, #44]
   1fea0:	str	x0, [x19]
   1fea4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1fea8:	ldr	w1, [x0, #2904]
   1feac:	and	w0, w1, #0x4
   1feb0:	tbnz	w1, #2, 1fec0 <scols_init_debug@@SMARTCOLS_2.25+0xb8ec>
   1feb4:	ldp	x19, x20, [sp, #16]
   1feb8:	ldp	x29, x30, [sp], #48
   1febc:	ret
   1fec0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1fec4:	ldr	x0, [x0, #4016]
   1fec8:	ldr	x19, [x0]
   1fecc:	bl	76f0 <getpid@plt>
   1fed0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fed4:	add	x4, x4, #0x950
   1fed8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fedc:	add	x3, x3, #0x930
   1fee0:	mov	w2, w0
   1fee4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1fee8:	add	x1, x1, #0x3c8
   1feec:	mov	x0, x19
   1fef0:	bl	81c0 <fprintf@plt>
   1fef4:	mov	w2, #0x0                   	// #0
   1fef8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1fefc:	add	x1, x1, #0xca0
   1ff00:	mov	x0, x20
   1ff04:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1ff08:	mov	w0, #0x0                   	// #0
   1ff0c:	b	1feb4 <scols_init_debug@@SMARTCOLS_2.25+0xb8e0>
   1ff10:	stp	x29, x30, [sp, #-48]!
   1ff14:	mov	x29, sp
   1ff18:	stp	x19, x20, [sp, #16]
   1ff1c:	stp	x21, x22, [sp, #32]
   1ff20:	mov	x20, x0
   1ff24:	mov	x21, x1
   1ff28:	bl	1e8ec <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   1ff2c:	cbz	x0, 1ff4c <scols_init_debug@@SMARTCOLS_2.25+0xb978>
   1ff30:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ff34:	add	x2, x2, #0xcb8
   1ff38:	mov	x1, x21
   1ff3c:	bl	25494 <scols_init_debug@@SMARTCOLS_2.25+0x10ec0>
   1ff40:	mov	w19, w0
   1ff44:	cbz	w0, 1ff5c <scols_init_debug@@SMARTCOLS_2.25+0xb988>
   1ff48:	b	1ff50 <scols_init_debug@@SMARTCOLS_2.25+0xb97c>
   1ff4c:	mov	w19, #0xffffffea            	// #-22
   1ff50:	ldr	w0, [x20, #152]
   1ff54:	and	w22, w0, #0x40
   1ff58:	tbz	w0, #6, 1ff7c <scols_init_debug@@SMARTCOLS_2.25+0xb9a8>
   1ff5c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   1ff60:	ldr	w0, [x0, #2904]
   1ff64:	tbnz	w0, #2, 1ffac <scols_init_debug@@SMARTCOLS_2.25+0xb9d8>
   1ff68:	mov	w0, w19
   1ff6c:	ldp	x19, x20, [sp, #16]
   1ff70:	ldp	x21, x22, [sp, #32]
   1ff74:	ldp	x29, x30, [sp], #48
   1ff78:	ret
   1ff7c:	mov	x0, x20
   1ff80:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   1ff84:	cbz	x0, 1ff9c <scols_init_debug@@SMARTCOLS_2.25+0xb9c8>
   1ff88:	mov	w19, w22
   1ff8c:	cbz	x21, 1ff5c <scols_init_debug@@SMARTCOLS_2.25+0xb988>
   1ff90:	ldr	x0, [x0, #32]
   1ff94:	str	x0, [x21]
   1ff98:	b	1ff5c <scols_init_debug@@SMARTCOLS_2.25+0xb988>
   1ff9c:	bl	80a0 <__errno_location@plt>
   1ffa0:	ldr	w19, [x0]
   1ffa4:	neg	w19, w19
   1ffa8:	b	1ff5c <scols_init_debug@@SMARTCOLS_2.25+0xb988>
   1ffac:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   1ffb0:	ldr	x0, [x0, #4016]
   1ffb4:	ldr	x21, [x0]
   1ffb8:	bl	76f0 <getpid@plt>
   1ffbc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ffc0:	add	x4, x4, #0x950
   1ffc4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ffc8:	add	x3, x3, #0x930
   1ffcc:	mov	w2, w0
   1ffd0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   1ffd4:	add	x1, x1, #0x3c8
   1ffd8:	mov	x0, x21
   1ffdc:	bl	81c0 <fprintf@plt>
   1ffe0:	mov	w2, w19
   1ffe4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   1ffe8:	add	x1, x1, #0xcc8
   1ffec:	mov	x0, x20
   1fff0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   1fff4:	b	1ff68 <scols_init_debug@@SMARTCOLS_2.25+0xb994>
   1fff8:	stp	x29, x30, [sp, #-48]!
   1fffc:	mov	x29, sp
   20000:	stp	x19, x20, [sp, #16]
   20004:	str	x21, [sp, #32]
   20008:	mov	x21, x0
   2000c:	mov	x19, x1
   20010:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   20014:	cbz	x0, 20048 <scols_init_debug@@SMARTCOLS_2.25+0xba74>
   20018:	mov	w20, #0x0                   	// #0
   2001c:	cbz	x19, 20028 <scols_init_debug@@SMARTCOLS_2.25+0xba54>
   20020:	ldr	w0, [x0, #44]
   20024:	str	w0, [x19]
   20028:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   2002c:	ldr	w1, [x1, #2904]
   20030:	tbnz	w1, #2, 20058 <scols_init_debug@@SMARTCOLS_2.25+0xba84>
   20034:	mov	w0, w20
   20038:	ldp	x19, x20, [sp, #16]
   2003c:	ldr	x21, [sp, #32]
   20040:	ldp	x29, x30, [sp], #48
   20044:	ret
   20048:	bl	80a0 <__errno_location@plt>
   2004c:	ldr	w20, [x0]
   20050:	neg	w20, w20
   20054:	b	20028 <scols_init_debug@@SMARTCOLS_2.25+0xba54>
   20058:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   2005c:	ldr	x0, [x0, #4016]
   20060:	ldr	x19, [x0]
   20064:	bl	76f0 <getpid@plt>
   20068:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2006c:	add	x4, x4, #0x950
   20070:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20074:	add	x3, x3, #0x930
   20078:	mov	w2, w0
   2007c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20080:	add	x1, x1, #0x3c8
   20084:	mov	x0, x19
   20088:	bl	81c0 <fprintf@plt>
   2008c:	mov	w2, w20
   20090:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20094:	add	x1, x1, #0xce0
   20098:	mov	x0, x21
   2009c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   200a0:	b	20034 <scols_init_debug@@SMARTCOLS_2.25+0xba60>
   200a4:	stp	x29, x30, [sp, #-48]!
   200a8:	mov	x29, sp
   200ac:	stp	x19, x20, [sp, #16]
   200b0:	mov	x20, x0
   200b4:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   200b8:	mov	x19, x0
   200bc:	cbz	x0, 200d4 <scols_init_debug@@SMARTCOLS_2.25+0xbb00>
   200c0:	add	x19, x0, #0x78
   200c4:	mov	x0, x19
   200c8:	ldp	x19, x20, [sp, #16]
   200cc:	ldp	x29, x30, [sp], #48
   200d0:	ret
   200d4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   200d8:	ldr	w0, [x0, #2904]
   200dc:	tbz	w0, #2, 200c4 <scols_init_debug@@SMARTCOLS_2.25+0xbaf0>
   200e0:	str	x21, [sp, #32]
   200e4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   200e8:	ldr	x0, [x0, #4016]
   200ec:	ldr	x21, [x0]
   200f0:	bl	76f0 <getpid@plt>
   200f4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   200f8:	add	x4, x4, #0x950
   200fc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20100:	add	x3, x3, #0x930
   20104:	mov	w2, w0
   20108:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2010c:	add	x1, x1, #0x3c8
   20110:	mov	x0, x21
   20114:	bl	81c0 <fprintf@plt>
   20118:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2011c:	add	x1, x1, #0xd00
   20120:	mov	x0, x20
   20124:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20128:	ldr	x21, [sp, #32]
   2012c:	b	200c4 <scols_init_debug@@SMARTCOLS_2.25+0xbaf0>
   20130:	stp	x29, x30, [sp, #-48]!
   20134:	mov	x29, sp
   20138:	stp	x19, x20, [sp, #16]
   2013c:	str	x21, [sp, #32]
   20140:	mov	x21, x0
   20144:	mov	x19, x1
   20148:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   2014c:	cbz	x0, 20180 <scols_init_debug@@SMARTCOLS_2.25+0xbbac>
   20150:	mov	w20, #0x0                   	// #0
   20154:	cbz	x19, 20160 <scols_init_debug@@SMARTCOLS_2.25+0xbb8c>
   20158:	ldr	x0, [x0]
   2015c:	str	x0, [x19]
   20160:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20164:	ldr	w1, [x1, #2904]
   20168:	tbnz	w1, #2, 20190 <scols_init_debug@@SMARTCOLS_2.25+0xbbbc>
   2016c:	mov	w0, w20
   20170:	ldp	x19, x20, [sp, #16]
   20174:	ldr	x21, [sp, #32]
   20178:	ldp	x29, x30, [sp], #48
   2017c:	ret
   20180:	bl	80a0 <__errno_location@plt>
   20184:	ldr	w20, [x0]
   20188:	neg	w20, w20
   2018c:	b	20160 <scols_init_debug@@SMARTCOLS_2.25+0xbb8c>
   20190:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20194:	ldr	x0, [x0, #4016]
   20198:	ldr	x19, [x0]
   2019c:	bl	76f0 <getpid@plt>
   201a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   201a4:	add	x4, x4, #0x950
   201a8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   201ac:	add	x3, x3, #0x930
   201b0:	mov	w2, w0
   201b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   201b8:	add	x1, x1, #0x3c8
   201bc:	mov	x0, x19
   201c0:	bl	81c0 <fprintf@plt>
   201c4:	mov	w2, w20
   201c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   201cc:	add	x1, x1, #0xd18
   201d0:	mov	x0, x21
   201d4:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   201d8:	b	2016c <scols_init_debug@@SMARTCOLS_2.25+0xbb98>
   201dc:	stp	x29, x30, [sp, #-48]!
   201e0:	mov	x29, sp
   201e4:	stp	x19, x20, [sp, #16]
   201e8:	str	x21, [sp, #32]
   201ec:	mov	x21, x0
   201f0:	mov	x19, x1
   201f4:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   201f8:	cbz	x0, 2022c <scols_init_debug@@SMARTCOLS_2.25+0xbc58>
   201fc:	mov	w20, #0x0                   	// #0
   20200:	cbz	x19, 2020c <scols_init_debug@@SMARTCOLS_2.25+0xbc38>
   20204:	ldr	x0, [x0, #8]
   20208:	str	x0, [x19]
   2020c:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20210:	ldr	w1, [x1, #2904]
   20214:	tbnz	w1, #2, 2023c <scols_init_debug@@SMARTCOLS_2.25+0xbc68>
   20218:	mov	w0, w20
   2021c:	ldp	x19, x20, [sp, #16]
   20220:	ldr	x21, [sp, #32]
   20224:	ldp	x29, x30, [sp], #48
   20228:	ret
   2022c:	bl	80a0 <__errno_location@plt>
   20230:	ldr	w20, [x0]
   20234:	neg	w20, w20
   20238:	b	2020c <scols_init_debug@@SMARTCOLS_2.25+0xbc38>
   2023c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20240:	ldr	x0, [x0, #4016]
   20244:	ldr	x19, [x0]
   20248:	bl	76f0 <getpid@plt>
   2024c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20250:	add	x4, x4, #0x950
   20254:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20258:	add	x3, x3, #0x930
   2025c:	mov	w2, w0
   20260:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20264:	add	x1, x1, #0x3c8
   20268:	mov	x0, x19
   2026c:	bl	81c0 <fprintf@plt>
   20270:	mov	w2, w20
   20274:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20278:	add	x1, x1, #0xd38
   2027c:	mov	x0, x21
   20280:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20284:	b	20218 <scols_init_debug@@SMARTCOLS_2.25+0xbc44>
   20288:	stp	x29, x30, [sp, #-48]!
   2028c:	mov	x29, sp
   20290:	str	wzr, [sp, #44]
   20294:	bl	1e464 <scols_init_debug@@SMARTCOLS_2.25+0x9e90>
   20298:	mov	w1, #0x1                   	// #1
   2029c:	mov	w2, #0x1ff                 	// #511
   202a0:	movk	w2, #0x3, lsl #16
   202a4:	cmp	w0, w2
   202a8:	b.le	202b8 <scols_init_debug@@SMARTCOLS_2.25+0xbce4>
   202ac:	mov	w0, w1
   202b0:	ldp	x29, x30, [sp], #48
   202b4:	ret
   202b8:	stp	x19, x20, [sp, #16]
   202bc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   202c0:	add	x1, x1, #0x7c8
   202c4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   202c8:	add	x0, x0, #0xd58
   202cc:	bl	7720 <fopen@plt>
   202d0:	mov	x19, x0
   202d4:	mov	w1, #0x0                   	// #0
   202d8:	cbz	x0, 2030c <scols_init_debug@@SMARTCOLS_2.25+0xbd38>
   202dc:	add	x2, sp, #0x2c
   202e0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   202e4:	add	x1, x1, #0x910
   202e8:	bl	7810 <__isoc99_fscanf@plt>
   202ec:	mov	w20, w0
   202f0:	mov	x0, x19
   202f4:	bl	76d0 <fclose@plt>
   202f8:	cmp	w20, #0x1
   202fc:	ldr	w1, [sp, #44]
   20300:	csel	w1, w1, wzr, eq  // eq = none
   20304:	ldp	x19, x20, [sp, #16]
   20308:	b	202ac <scols_init_debug@@SMARTCOLS_2.25+0xbcd8>
   2030c:	ldp	x19, x20, [sp, #16]
   20310:	b	202ac <scols_init_debug@@SMARTCOLS_2.25+0xbcd8>
   20314:	stp	x29, x30, [sp, #-32]!
   20318:	mov	x29, sp
   2031c:	bl	1e8ec <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   20320:	cbz	x0, 20338 <scols_init_debug@@SMARTCOLS_2.25+0xbd64>
   20324:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20328:	add	x2, x2, #0xd80
   2032c:	add	x1, sp, #0x1c
   20330:	bl	255a4 <scols_init_debug@@SMARTCOLS_2.25+0x10fd0>
   20334:	cbz	w0, 20344 <scols_init_debug@@SMARTCOLS_2.25+0xbd70>
   20338:	bl	20288 <scols_init_debug@@SMARTCOLS_2.25+0xbcb4>
   2033c:	ldp	x29, x30, [sp], #32
   20340:	ret
   20344:	ldr	w0, [sp, #28]
   20348:	b	2033c <scols_init_debug@@SMARTCOLS_2.25+0xbd68>
   2034c:	stp	x29, x30, [sp, #-48]!
   20350:	mov	x29, sp
   20354:	stp	x19, x20, [sp, #16]
   20358:	mov	x19, x0
   2035c:	bl	1e8ec <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   20360:	cbz	x0, 20378 <scols_init_debug@@SMARTCOLS_2.25+0xbda4>
   20364:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20368:	add	x2, x2, #0xd90
   2036c:	add	x1, sp, #0x2c
   20370:	bl	255a4 <scols_init_debug@@SMARTCOLS_2.25+0x10fd0>
   20374:	cbz	w0, 20398 <scols_init_debug@@SMARTCOLS_2.25+0xbdc4>
   20378:	ldr	w0, [x19, #152]
   2037c:	and	w20, w0, #0x40
   20380:	tbz	w0, #6, 203a0 <scols_init_debug@@SMARTCOLS_2.25+0xbdcc>
   20384:	mov	w20, #0x0                   	// #0
   20388:	mov	w0, w20
   2038c:	ldp	x19, x20, [sp, #16]
   20390:	ldp	x29, x30, [sp], #48
   20394:	ret
   20398:	ldr	w20, [sp, #44]
   2039c:	b	20388 <scols_init_debug@@SMARTCOLS_2.25+0xbdb4>
   203a0:	mov	x0, x19
   203a4:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   203a8:	cbz	x0, 20388 <scols_init_debug@@SMARTCOLS_2.25+0xbdb4>
   203ac:	ldr	w20, [x0, #52]
   203b0:	and	w20, w20, #0x4
   203b4:	b	20388 <scols_init_debug@@SMARTCOLS_2.25+0xbdb4>
   203b8:	stp	x29, x30, [sp, #-48]!
   203bc:	mov	x29, sp
   203c0:	stp	x19, x20, [sp, #16]
   203c4:	mov	x19, x0
   203c8:	bl	1e8ec <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   203cc:	cbz	x0, 203e4 <scols_init_debug@@SMARTCOLS_2.25+0xbe10>
   203d0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   203d4:	add	x2, x2, #0xd8
   203d8:	add	x1, sp, #0x2c
   203dc:	bl	255a4 <scols_init_debug@@SMARTCOLS_2.25+0x10fd0>
   203e0:	cbz	w0, 20404 <scols_init_debug@@SMARTCOLS_2.25+0xbe30>
   203e4:	ldr	w0, [x19, #152]
   203e8:	and	w20, w0, #0x40
   203ec:	tbz	w0, #6, 2040c <scols_init_debug@@SMARTCOLS_2.25+0xbe38>
   203f0:	mov	w20, #0x0                   	// #0
   203f4:	mov	w0, w20
   203f8:	ldp	x19, x20, [sp, #16]
   203fc:	ldp	x29, x30, [sp], #48
   20400:	ret
   20404:	ldr	w20, [sp, #44]
   20408:	b	203f4 <scols_init_debug@@SMARTCOLS_2.25+0xbe20>
   2040c:	mov	x0, x19
   20410:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   20414:	cbz	x0, 203f4 <scols_init_debug@@SMARTCOLS_2.25+0xbe20>
   20418:	ldr	w20, [x0, #52]
   2041c:	and	w20, w20, #0x1
   20420:	b	203f4 <scols_init_debug@@SMARTCOLS_2.25+0xbe20>
   20424:	stp	x29, x30, [sp, #-48]!
   20428:	mov	x29, sp
   2042c:	stp	x19, x20, [sp, #16]
   20430:	mov	x19, x0
   20434:	bl	1e8ec <scols_init_debug@@SMARTCOLS_2.25+0xa318>
   20438:	cbz	x0, 20450 <scols_init_debug@@SMARTCOLS_2.25+0xbe7c>
   2043c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20440:	add	x2, x2, #0xda0
   20444:	add	x1, sp, #0x2c
   20448:	bl	255a4 <scols_init_debug@@SMARTCOLS_2.25+0x10fd0>
   2044c:	cbz	w0, 20470 <scols_init_debug@@SMARTCOLS_2.25+0xbe9c>
   20450:	ldr	w0, [x19, #152]
   20454:	and	w20, w0, #0x40
   20458:	tbz	w0, #6, 20478 <scols_init_debug@@SMARTCOLS_2.25+0xbea4>
   2045c:	mov	w20, #0x0                   	// #0
   20460:	mov	w0, w20
   20464:	ldp	x19, x20, [sp, #16]
   20468:	ldp	x29, x30, [sp], #48
   2046c:	ret
   20470:	ldr	w20, [sp, #44]
   20474:	b	20460 <scols_init_debug@@SMARTCOLS_2.25+0xbe8c>
   20478:	mov	x0, x19
   2047c:	bl	1f37c <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   20480:	cbz	x0, 20460 <scols_init_debug@@SMARTCOLS_2.25+0xbe8c>
   20484:	ldr	w20, [x0, #52]
   20488:	and	w20, w20, #0x10
   2048c:	b	20460 <scols_init_debug@@SMARTCOLS_2.25+0xbe8c>
   20490:	stp	x29, x30, [sp, #-112]!
   20494:	mov	x29, sp
   20498:	stp	x21, x22, [sp, #32]
   2049c:	str	xzr, [sp, #104]
   204a0:	str	xzr, [sp, #96]
   204a4:	cbz	x0, 20648 <scols_init_debug@@SMARTCOLS_2.25+0xc074>
   204a8:	stp	x19, x20, [sp, #16]
   204ac:	stp	x23, x24, [sp, #48]
   204b0:	str	x25, [sp, #64]
   204b4:	mov	x19, x0
   204b8:	mov	x21, x1
   204bc:	mov	x20, x2
   204c0:	mov	x24, x3
   204c4:	mov	x25, x4
   204c8:	mov	w23, w5
   204cc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   204d0:	ldr	w0, [x0, #2904]
   204d4:	tbnz	w0, #2, 2052c <scols_init_debug@@SMARTCOLS_2.25+0xbf58>
   204d8:	cbz	x21, 204ec <scols_init_debug@@SMARTCOLS_2.25+0xbf18>
   204dc:	add	x1, sp, #0x68
   204e0:	mov	x0, x19
   204e4:	bl	201dc <scols_init_debug@@SMARTCOLS_2.25+0xbc08>
   204e8:	cbz	w0, 20584 <scols_init_debug@@SMARTCOLS_2.25+0xbfb0>
   204ec:	mov	w22, #0x0                   	// #0
   204f0:	cbz	x20, 20680 <scols_init_debug@@SMARTCOLS_2.25+0xc0ac>
   204f4:	mov	x0, x19
   204f8:	bl	1f4c8 <scols_init_debug@@SMARTCOLS_2.25+0xaef4>
   204fc:	mov	x21, x0
   20500:	cbz	x0, 20510 <scols_init_debug@@SMARTCOLS_2.25+0xbf3c>
   20504:	mov	x1, x20
   20508:	bl	7b80 <strcmp@plt>
   2050c:	cbz	w0, 20650 <scols_init_debug@@SMARTCOLS_2.25+0xc07c>
   20510:	mov	x0, x21
   20514:	bl	7c20 <free@plt>
   20518:	mov	w22, #0x0                   	// #0
   2051c:	ldp	x19, x20, [sp, #16]
   20520:	ldp	x23, x24, [sp, #48]
   20524:	ldr	x25, [sp, #64]
   20528:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   2052c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20530:	ldr	x0, [x0, #4016]
   20534:	ldr	x22, [x0]
   20538:	bl	76f0 <getpid@plt>
   2053c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20540:	add	x4, x4, #0x950
   20544:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20548:	add	x3, x3, #0x930
   2054c:	mov	w2, w0
   20550:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20554:	add	x1, x1, #0x3c8
   20558:	mov	x0, x22
   2055c:	bl	81c0 <fprintf@plt>
   20560:	mov	x0, x19
   20564:	bl	1ef94 <scols_init_debug@@SMARTCOLS_2.25+0xa9c0>
   20568:	mov	x3, x20
   2056c:	mov	x2, x0
   20570:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20574:	add	x1, x1, #0xdb0
   20578:	mov	x0, x19
   2057c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20580:	b	204d8 <scols_init_debug@@SMARTCOLS_2.25+0xbf04>
   20584:	add	x1, sp, #0x60
   20588:	mov	x0, x19
   2058c:	bl	20130 <scols_init_debug@@SMARTCOLS_2.25+0xbb5c>
   20590:	mov	w22, w0
   20594:	cbnz	w0, 204ec <scols_init_debug@@SMARTCOLS_2.25+0xbf18>
   20598:	ldr	x1, [x21, #8]
   2059c:	ldr	x0, [sp, #104]
   205a0:	cmp	x1, x0
   205a4:	b.ne	20670 <scols_init_debug@@SMARTCOLS_2.25+0xc09c>  // b.any
   205a8:	ldr	x1, [x21]
   205ac:	ldr	x0, [sp, #96]
   205b0:	cmp	x1, x0
   205b4:	b.eq	20658 <scols_init_debug@@SMARTCOLS_2.25+0xc084>  // b.none
   205b8:	ldp	x19, x20, [sp, #16]
   205bc:	ldp	x23, x24, [sp, #48]
   205c0:	ldr	x25, [sp, #64]
   205c4:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   205c8:	str	xzr, [sp, #80]
   205cc:	add	x1, sp, #0x50
   205d0:	mov	x0, x19
   205d4:	bl	1f594 <scols_init_debug@@SMARTCOLS_2.25+0xafc0>
   205d8:	mov	w22, w0
   205dc:	cbnz	w0, 20634 <scols_init_debug@@SMARTCOLS_2.25+0xc060>
   205e0:	ldr	x0, [sp, #80]
   205e4:	cmp	x0, x24
   205e8:	b.ne	2069c <scols_init_debug@@SMARTCOLS_2.25+0xc0c8>  // b.any
   205ec:	tbnz	w23, #9, 20604 <scols_init_debug@@SMARTCOLS_2.25+0xc030>
   205f0:	mov	w22, #0x1                   	// #1
   205f4:	ldp	x19, x20, [sp, #16]
   205f8:	ldp	x23, x24, [sp, #48]
   205fc:	ldr	x25, [sp, #64]
   20600:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   20604:	str	xzr, [sp, #88]
   20608:	add	x1, sp, #0x58
   2060c:	mov	x0, x19
   20610:	bl	1ff10 <scols_init_debug@@SMARTCOLS_2.25+0xb93c>
   20614:	cbnz	w0, 206ac <scols_init_debug@@SMARTCOLS_2.25+0xc0d8>
   20618:	ldr	x0, [sp, #88]
   2061c:	cmp	x0, x25
   20620:	cset	w22, eq  // eq = none
   20624:	ldp	x19, x20, [sp, #16]
   20628:	ldp	x23, x24, [sp, #48]
   2062c:	ldr	x25, [sp, #64]
   20630:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   20634:	mov	w22, #0x0                   	// #0
   20638:	ldp	x19, x20, [sp, #16]
   2063c:	ldp	x23, x24, [sp, #48]
   20640:	ldr	x25, [sp, #64]
   20644:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   20648:	mov	w22, #0x0                   	// #0
   2064c:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   20650:	mov	x0, x21
   20654:	bl	7c20 <free@plt>
   20658:	mov	w22, #0x1                   	// #1
   2065c:	tbnz	w23, #4, 205c8 <scols_init_debug@@SMARTCOLS_2.25+0xbff4>
   20660:	ldp	x19, x20, [sp, #16]
   20664:	ldp	x23, x24, [sp, #48]
   20668:	ldr	x25, [sp, #64]
   2066c:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   20670:	ldp	x19, x20, [sp, #16]
   20674:	ldp	x23, x24, [sp, #48]
   20678:	ldr	x25, [sp, #64]
   2067c:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   20680:	ldp	x19, x20, [sp, #16]
   20684:	ldp	x23, x24, [sp, #48]
   20688:	ldr	x25, [sp, #64]
   2068c:	mov	w0, w22
   20690:	ldp	x21, x22, [sp, #32]
   20694:	ldp	x29, x30, [sp], #112
   20698:	ret
   2069c:	ldp	x19, x20, [sp, #16]
   206a0:	ldp	x23, x24, [sp, #48]
   206a4:	ldr	x25, [sp, #64]
   206a8:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   206ac:	ldp	x19, x20, [sp, #16]
   206b0:	ldp	x23, x24, [sp, #48]
   206b4:	ldr	x25, [sp, #64]
   206b8:	b	2068c <scols_init_debug@@SMARTCOLS_2.25+0xc0b8>
   206bc:	cbz	x0, 2074c <scols_init_debug@@SMARTCOLS_2.25+0xc178>
   206c0:	stp	x29, x30, [sp, #-48]!
   206c4:	mov	x29, sp
   206c8:	stp	x19, x20, [sp, #16]
   206cc:	mov	x19, x0
   206d0:	mov	x20, x1
   206d4:	str	x1, [x0, #192]
   206d8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   206dc:	ldr	w1, [x0, #2904]
   206e0:	and	w0, w1, #0x4
   206e4:	tbnz	w1, #2, 206f4 <scols_init_debug@@SMARTCOLS_2.25+0xc120>
   206e8:	ldp	x19, x20, [sp, #16]
   206ec:	ldp	x29, x30, [sp], #48
   206f0:	ret
   206f4:	str	x21, [sp, #32]
   206f8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   206fc:	ldr	x0, [x0, #4016]
   20700:	ldr	x21, [x0]
   20704:	bl	76f0 <getpid@plt>
   20708:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2070c:	add	x4, x4, #0x950
   20710:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20714:	add	x3, x3, #0x930
   20718:	mov	w2, w0
   2071c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20720:	add	x1, x1, #0x3c8
   20724:	mov	x0, x21
   20728:	bl	81c0 <fprintf@plt>
   2072c:	mov	x2, x20
   20730:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20734:	add	x1, x1, #0xdc8
   20738:	mov	x0, x19
   2073c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20740:	mov	w0, #0x0                   	// #0
   20744:	ldr	x21, [sp, #32]
   20748:	b	206e8 <scols_init_debug@@SMARTCOLS_2.25+0xc114>
   2074c:	mov	w0, #0xffffffea            	// #-22
   20750:	ret
   20754:	cbz	x0, 207e4 <scols_init_debug@@SMARTCOLS_2.25+0xc210>
   20758:	stp	x29, x30, [sp, #-48]!
   2075c:	mov	x29, sp
   20760:	stp	x19, x20, [sp, #16]
   20764:	mov	x19, x0
   20768:	mov	x20, x1
   2076c:	str	x1, [x0, #200]
   20770:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20774:	ldr	w1, [x0, #2904]
   20778:	and	w0, w1, #0x4
   2077c:	tbnz	w1, #2, 2078c <scols_init_debug@@SMARTCOLS_2.25+0xc1b8>
   20780:	ldp	x19, x20, [sp, #16]
   20784:	ldp	x29, x30, [sp], #48
   20788:	ret
   2078c:	str	x21, [sp, #32]
   20790:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20794:	ldr	x0, [x0, #4016]
   20798:	ldr	x21, [x0]
   2079c:	bl	76f0 <getpid@plt>
   207a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   207a4:	add	x4, x4, #0x950
   207a8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   207ac:	add	x3, x3, #0x930
   207b0:	mov	w2, w0
   207b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   207b8:	add	x1, x1, #0x3c8
   207bc:	mov	x0, x21
   207c0:	bl	81c0 <fprintf@plt>
   207c4:	mov	x2, x20
   207c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   207cc:	add	x1, x1, #0xdd8
   207d0:	mov	x0, x19
   207d4:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   207d8:	mov	w0, #0x0                   	// #0
   207dc:	ldr	x21, [sp, #32]
   207e0:	b	20780 <scols_init_debug@@SMARTCOLS_2.25+0xc1ac>
   207e4:	mov	w0, #0xffffffea            	// #-22
   207e8:	ret
   207ec:	cbz	x0, 2087c <scols_init_debug@@SMARTCOLS_2.25+0xc2a8>
   207f0:	stp	x29, x30, [sp, #-48]!
   207f4:	mov	x29, sp
   207f8:	stp	x19, x20, [sp, #16]
   207fc:	mov	x19, x0
   20800:	mov	x20, x1
   20804:	str	x1, [x0, #144]
   20808:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   2080c:	ldr	w1, [x0, #2904]
   20810:	and	w0, w1, #0x4
   20814:	tbnz	w1, #2, 20824 <scols_init_debug@@SMARTCOLS_2.25+0xc250>
   20818:	ldp	x19, x20, [sp, #16]
   2081c:	ldp	x29, x30, [sp], #48
   20820:	ret
   20824:	str	x21, [sp, #32]
   20828:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   2082c:	ldr	x0, [x0, #4016]
   20830:	ldr	x21, [x0]
   20834:	bl	76f0 <getpid@plt>
   20838:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2083c:	add	x4, x4, #0x950
   20840:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20844:	add	x3, x3, #0x930
   20848:	mov	w2, w0
   2084c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20850:	add	x1, x1, #0x3c8
   20854:	mov	x0, x21
   20858:	bl	81c0 <fprintf@plt>
   2085c:	mov	x2, x20
   20860:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20864:	add	x1, x1, #0xdf0
   20868:	mov	x0, x19
   2086c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20870:	mov	w0, #0x0                   	// #0
   20874:	ldr	x21, [sp, #32]
   20878:	b	20818 <scols_init_debug@@SMARTCOLS_2.25+0xc244>
   2087c:	mov	w0, #0xffffffea            	// #-22
   20880:	ret
   20884:	cbz	x0, 20914 <scols_init_debug@@SMARTCOLS_2.25+0xc340>
   20888:	stp	x29, x30, [sp, #-48]!
   2088c:	mov	x29, sp
   20890:	stp	x19, x20, [sp, #16]
   20894:	mov	x19, x0
   20898:	mov	w20, w1
   2089c:	str	w1, [x0, #220]
   208a0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   208a4:	ldr	w1, [x0, #2904]
   208a8:	and	w0, w1, #0x4
   208ac:	tbnz	w1, #2, 208bc <scols_init_debug@@SMARTCOLS_2.25+0xc2e8>
   208b0:	ldp	x19, x20, [sp, #16]
   208b4:	ldp	x29, x30, [sp], #48
   208b8:	ret
   208bc:	str	x21, [sp, #32]
   208c0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   208c4:	ldr	x0, [x0, #4016]
   208c8:	ldr	x21, [x0]
   208cc:	bl	76f0 <getpid@plt>
   208d0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   208d4:	add	x4, x4, #0x950
   208d8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   208dc:	add	x3, x3, #0x930
   208e0:	mov	w2, w0
   208e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   208e8:	add	x1, x1, #0x3c8
   208ec:	mov	x0, x21
   208f0:	bl	81c0 <fprintf@plt>
   208f4:	mov	w2, w20
   208f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   208fc:	add	x1, x1, #0xe08
   20900:	mov	x0, x19
   20904:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20908:	mov	w0, #0x0                   	// #0
   2090c:	ldr	x21, [sp, #32]
   20910:	b	208b0 <scols_init_debug@@SMARTCOLS_2.25+0xc2dc>
   20914:	mov	w0, #0xffffffea            	// #-22
   20918:	ret
   2091c:	stp	x29, x30, [sp, #-48]!
   20920:	mov	x29, sp
   20924:	stp	x19, x20, [sp, #16]
   20928:	mov	x19, x0
   2092c:	cbz	x0, 209dc <scols_init_debug@@SMARTCOLS_2.25+0xc408>
   20930:	mov	x0, x1
   20934:	bl	151dc <scols_init_debug@@SMARTCOLS_2.25+0xc08>
   20938:	mov	x1, x0
   2093c:	str	x0, [x19, #128]
   20940:	cbz	x0, 20974 <scols_init_debug@@SMARTCOLS_2.25+0xc3a0>
   20944:	add	x20, x19, #0xe0
   20948:	mov	x2, #0x3f                  	// #63
   2094c:	mov	x0, x20
   20950:	bl	7fe0 <strncpy@plt>
   20954:	strb	wzr, [x19, #287]
   20958:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   2095c:	ldr	w1, [x0, #2904]
   20960:	and	w0, w1, #0x4
   20964:	tbnz	w1, #2, 20984 <scols_init_debug@@SMARTCOLS_2.25+0xc3b0>
   20968:	ldp	x19, x20, [sp, #16]
   2096c:	ldp	x29, x30, [sp], #48
   20970:	ret
   20974:	bl	80a0 <__errno_location@plt>
   20978:	ldr	w0, [x0]
   2097c:	neg	w0, w0
   20980:	b	20968 <scols_init_debug@@SMARTCOLS_2.25+0xc394>
   20984:	str	x21, [sp, #32]
   20988:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   2098c:	ldr	x0, [x0, #4016]
   20990:	ldr	x21, [x0]
   20994:	bl	76f0 <getpid@plt>
   20998:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2099c:	add	x4, x4, #0x950
   209a0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   209a4:	add	x3, x3, #0x930
   209a8:	mov	w2, w0
   209ac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   209b0:	add	x1, x1, #0x3c8
   209b4:	mov	x0, x21
   209b8:	bl	81c0 <fprintf@plt>
   209bc:	mov	x2, x20
   209c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   209c4:	add	x1, x1, #0xe18
   209c8:	mov	x0, x19
   209cc:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   209d0:	mov	w0, #0x0                   	// #0
   209d4:	ldr	x21, [sp, #32]
   209d8:	b	20968 <scols_init_debug@@SMARTCOLS_2.25+0xc394>
   209dc:	mov	w0, #0xffffffea            	// #-22
   209e0:	b	20968 <scols_init_debug@@SMARTCOLS_2.25+0xc394>
   209e4:	stp	x29, x30, [sp, #-96]!
   209e8:	mov	x29, sp
   209ec:	stp	x19, x20, [sp, #16]
   209f0:	stp	x21, x22, [sp, #32]
   209f4:	stp	x25, x26, [sp, #64]
   209f8:	mov	x25, x0
   209fc:	bl	80a0 <__errno_location@plt>
   20a00:	mov	x21, x0
   20a04:	str	wzr, [x0]
   20a08:	mov	x0, x25
   20a0c:	bl	1efa8 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   20a10:	tbnz	w0, #31, 20a40 <scols_init_debug@@SMARTCOLS_2.25+0xc46c>
   20a14:	stp	x23, x24, [sp, #48]
   20a18:	mov	w20, w0
   20a1c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20a20:	ldr	w0, [x0, #2904]
   20a24:	tbnz	w0, #4, 20a4c <scols_init_debug@@SMARTCOLS_2.25+0xc478>
   20a28:	add	x23, x25, #0xa8
   20a2c:	mov	x22, #0x4c04                	// #19460
   20a30:	mov	x26, #0xb280                	// #45696
   20a34:	movk	x26, #0xee6, lsl #16
   20a38:	add	x24, sp, #0x50
   20a3c:	b	20aa8 <scols_init_debug@@SMARTCOLS_2.25+0xc4d4>
   20a40:	ldr	w20, [x21]
   20a44:	neg	w20, w20
   20a48:	b	20afc <scols_init_debug@@SMARTCOLS_2.25+0xc528>
   20a4c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20a50:	ldr	x0, [x0, #4016]
   20a54:	ldr	x19, [x0]
   20a58:	bl	76f0 <getpid@plt>
   20a5c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20a60:	add	x4, x4, #0xe30
   20a64:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20a68:	add	x3, x3, #0x930
   20a6c:	mov	w2, w0
   20a70:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20a74:	add	x1, x1, #0x3c8
   20a78:	mov	x0, x19
   20a7c:	bl	81c0 <fprintf@plt>
   20a80:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20a84:	add	x1, x1, #0xe38
   20a88:	mov	x0, x25
   20a8c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20a90:	b	20a28 <scols_init_debug@@SMARTCOLS_2.25+0xc454>
   20a94:	str	xzr, [sp, #80]
   20a98:	str	x26, [sp, #88]
   20a9c:	mov	x1, #0x0                   	// #0
   20aa0:	mov	x0, x24
   20aa4:	bl	7ca0 <nanosleep@plt>
   20aa8:	mov	x2, x23
   20aac:	mov	x1, x22
   20ab0:	mov	w0, w20
   20ab4:	bl	8200 <ioctl@plt>
   20ab8:	mov	w19, w0
   20abc:	cbz	w0, 20ae8 <scols_init_debug@@SMARTCOLS_2.25+0xc514>
   20ac0:	ldr	w1, [x21]
   20ac4:	cmp	w1, #0xb
   20ac8:	b.eq	20a94 <scols_init_debug@@SMARTCOLS_2.25+0xc4c0>  // b.none
   20acc:	ldr	w20, [x21]
   20ad0:	neg	w20, w20
   20ad4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20ad8:	ldr	w0, [x0, #2904]
   20adc:	tbnz	w0, #4, 20b14 <scols_init_debug@@SMARTCOLS_2.25+0xc540>
   20ae0:	ldp	x23, x24, [sp, #48]
   20ae4:	b	20afc <scols_init_debug@@SMARTCOLS_2.25+0xc528>
   20ae8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20aec:	ldr	w0, [x0, #2904]
   20af0:	and	w20, w0, #0x10
   20af4:	tbnz	w0, #4, 20b60 <scols_init_debug@@SMARTCOLS_2.25+0xc58c>
   20af8:	ldp	x23, x24, [sp, #48]
   20afc:	mov	w0, w20
   20b00:	ldp	x19, x20, [sp, #16]
   20b04:	ldp	x21, x22, [sp, #32]
   20b08:	ldp	x25, x26, [sp, #64]
   20b0c:	ldp	x29, x30, [sp], #96
   20b10:	ret
   20b14:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20b18:	ldr	x0, [x0, #4016]
   20b1c:	ldr	x19, [x0]
   20b20:	bl	76f0 <getpid@plt>
   20b24:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20b28:	add	x4, x4, #0xe30
   20b2c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20b30:	add	x3, x3, #0x930
   20b34:	mov	w2, w0
   20b38:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20b3c:	add	x1, x1, #0x3c8
   20b40:	mov	x0, x19
   20b44:	bl	81c0 <fprintf@plt>
   20b48:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20b4c:	add	x1, x1, #0xe48
   20b50:	mov	x0, x25
   20b54:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20b58:	ldp	x23, x24, [sp, #48]
   20b5c:	b	20afc <scols_init_debug@@SMARTCOLS_2.25+0xc528>
   20b60:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20b64:	ldr	x0, [x0, #4016]
   20b68:	ldr	x20, [x0]
   20b6c:	bl	76f0 <getpid@plt>
   20b70:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20b74:	add	x4, x4, #0xe30
   20b78:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20b7c:	add	x3, x3, #0x930
   20b80:	mov	w2, w0
   20b84:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20b88:	add	x1, x1, #0x3c8
   20b8c:	mov	x0, x20
   20b90:	bl	81c0 <fprintf@plt>
   20b94:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20b98:	add	x1, x1, #0xe68
   20b9c:	mov	x0, x25
   20ba0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20ba4:	mov	w20, w19
   20ba8:	ldp	x23, x24, [sp, #48]
   20bac:	b	20afc <scols_init_debug@@SMARTCOLS_2.25+0xc528>
   20bb0:	stp	x29, x30, [sp, #-48]!
   20bb4:	mov	x29, sp
   20bb8:	stp	x19, x20, [sp, #16]
   20bbc:	mov	x20, x0
   20bc0:	bl	1efa8 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   20bc4:	tbnz	w0, #31, 20cac <scols_init_debug@@SMARTCOLS_2.25+0xc6d8>
   20bc8:	mov	w2, #0x0                   	// #0
   20bcc:	mov	x1, #0x4c07                	// #19463
   20bd0:	bl	8200 <ioctl@plt>
   20bd4:	tbnz	w0, #31, 20bf8 <scols_init_debug@@SMARTCOLS_2.25+0xc624>
   20bd8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20bdc:	ldr	w1, [x0, #2904]
   20be0:	and	w19, w1, #0x4
   20be4:	tbnz	w1, #2, 20c60 <scols_init_debug@@SMARTCOLS_2.25+0xc68c>
   20be8:	mov	w0, w19
   20bec:	ldp	x19, x20, [sp, #16]
   20bf0:	ldp	x29, x30, [sp], #48
   20bf4:	ret
   20bf8:	bl	80a0 <__errno_location@plt>
   20bfc:	ldr	w19, [x0]
   20c00:	neg	w19, w19
   20c04:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20c08:	ldr	w0, [x0, #2904]
   20c0c:	tbz	w0, #2, 20be8 <scols_init_debug@@SMARTCOLS_2.25+0xc614>
   20c10:	str	x21, [sp, #32]
   20c14:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20c18:	ldr	x0, [x0, #4016]
   20c1c:	ldr	x21, [x0]
   20c20:	bl	76f0 <getpid@plt>
   20c24:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20c28:	add	x4, x4, #0x950
   20c2c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20c30:	add	x3, x3, #0x930
   20c34:	mov	w2, w0
   20c38:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20c3c:	add	x1, x1, #0x3c8
   20c40:	mov	x0, x21
   20c44:	bl	81c0 <fprintf@plt>
   20c48:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20c4c:	add	x1, x1, #0xe80
   20c50:	mov	x0, x20
   20c54:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20c58:	ldr	x21, [sp, #32]
   20c5c:	b	20be8 <scols_init_debug@@SMARTCOLS_2.25+0xc614>
   20c60:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20c64:	ldr	x0, [x0, #4016]
   20c68:	ldr	x19, [x0]
   20c6c:	bl	76f0 <getpid@plt>
   20c70:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20c74:	add	x4, x4, #0x950
   20c78:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20c7c:	add	x3, x3, #0x930
   20c80:	mov	w2, w0
   20c84:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20c88:	add	x1, x1, #0x3c8
   20c8c:	mov	x0, x19
   20c90:	bl	81c0 <fprintf@plt>
   20c94:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20c98:	add	x1, x1, #0xea0
   20c9c:	mov	x0, x20
   20ca0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20ca4:	mov	w19, #0x0                   	// #0
   20ca8:	b	20be8 <scols_init_debug@@SMARTCOLS_2.25+0xc614>
   20cac:	mov	w19, #0xffffffea            	// #-22
   20cb0:	b	20be8 <scols_init_debug@@SMARTCOLS_2.25+0xc614>
   20cb4:	stp	x29, x30, [sp, #-48]!
   20cb8:	mov	x29, sp
   20cbc:	stp	x19, x20, [sp, #16]
   20cc0:	mov	x20, x0
   20cc4:	mov	x19, x1
   20cc8:	bl	1efa8 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   20ccc:	tbnz	w0, #31, 20db4 <scols_init_debug@@SMARTCOLS_2.25+0xc7e0>
   20cd0:	mov	x2, x19
   20cd4:	mov	x1, #0x4c08                	// #19464
   20cd8:	bl	8200 <ioctl@plt>
   20cdc:	tbnz	w0, #31, 20d00 <scols_init_debug@@SMARTCOLS_2.25+0xc72c>
   20ce0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20ce4:	ldr	w1, [x0, #2904]
   20ce8:	and	w19, w1, #0x4
   20cec:	tbnz	w1, #2, 20d68 <scols_init_debug@@SMARTCOLS_2.25+0xc794>
   20cf0:	mov	w0, w19
   20cf4:	ldp	x19, x20, [sp, #16]
   20cf8:	ldp	x29, x30, [sp], #48
   20cfc:	ret
   20d00:	bl	80a0 <__errno_location@plt>
   20d04:	ldr	w19, [x0]
   20d08:	neg	w19, w19
   20d0c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20d10:	ldr	w0, [x0, #2904]
   20d14:	tbz	w0, #2, 20cf0 <scols_init_debug@@SMARTCOLS_2.25+0xc71c>
   20d18:	str	x21, [sp, #32]
   20d1c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20d20:	ldr	x0, [x0, #4016]
   20d24:	ldr	x21, [x0]
   20d28:	bl	76f0 <getpid@plt>
   20d2c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20d30:	add	x4, x4, #0x950
   20d34:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20d38:	add	x3, x3, #0x930
   20d3c:	mov	w2, w0
   20d40:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20d44:	add	x1, x1, #0x3c8
   20d48:	mov	x0, x21
   20d4c:	bl	81c0 <fprintf@plt>
   20d50:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20d54:	add	x1, x1, #0xeb0
   20d58:	mov	x0, x20
   20d5c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20d60:	ldr	x21, [sp, #32]
   20d64:	b	20cf0 <scols_init_debug@@SMARTCOLS_2.25+0xc71c>
   20d68:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20d6c:	ldr	x0, [x0, #4016]
   20d70:	ldr	x19, [x0]
   20d74:	bl	76f0 <getpid@plt>
   20d78:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20d7c:	add	x4, x4, #0x950
   20d80:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20d84:	add	x3, x3, #0x930
   20d88:	mov	w2, w0
   20d8c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20d90:	add	x1, x1, #0x3c8
   20d94:	mov	x0, x19
   20d98:	bl	81c0 <fprintf@plt>
   20d9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20da0:	add	x1, x1, #0xed0
   20da4:	mov	x0, x20
   20da8:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20dac:	mov	w19, #0x0                   	// #0
   20db0:	b	20cf0 <scols_init_debug@@SMARTCOLS_2.25+0xc71c>
   20db4:	mov	w19, #0xffffffea            	// #-22
   20db8:	b	20cf0 <scols_init_debug@@SMARTCOLS_2.25+0xc71c>
   20dbc:	stp	x29, x30, [sp, #-48]!
   20dc0:	mov	x29, sp
   20dc4:	stp	x19, x20, [sp, #16]
   20dc8:	mov	x20, x0
   20dcc:	mov	x19, x1
   20dd0:	bl	1efa8 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   20dd4:	tbnz	w0, #31, 20ebc <scols_init_debug@@SMARTCOLS_2.25+0xc8e8>
   20dd8:	mov	x2, x19
   20ddc:	mov	x1, #0x4c09                	// #19465
   20de0:	bl	8200 <ioctl@plt>
   20de4:	tbnz	w0, #31, 20e08 <scols_init_debug@@SMARTCOLS_2.25+0xc834>
   20de8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20dec:	ldr	w1, [x0, #2904]
   20df0:	and	w19, w1, #0x4
   20df4:	tbnz	w1, #2, 20e70 <scols_init_debug@@SMARTCOLS_2.25+0xc89c>
   20df8:	mov	w0, w19
   20dfc:	ldp	x19, x20, [sp, #16]
   20e00:	ldp	x29, x30, [sp], #48
   20e04:	ret
   20e08:	bl	80a0 <__errno_location@plt>
   20e0c:	ldr	w19, [x0]
   20e10:	neg	w19, w19
   20e14:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20e18:	ldr	w0, [x0, #2904]
   20e1c:	tbz	w0, #2, 20df8 <scols_init_debug@@SMARTCOLS_2.25+0xc824>
   20e20:	str	x21, [sp, #32]
   20e24:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20e28:	ldr	x0, [x0, #4016]
   20e2c:	ldr	x21, [x0]
   20e30:	bl	76f0 <getpid@plt>
   20e34:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20e38:	add	x4, x4, #0x950
   20e3c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20e40:	add	x3, x3, #0x930
   20e44:	mov	w2, w0
   20e48:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20e4c:	add	x1, x1, #0x3c8
   20e50:	mov	x0, x21
   20e54:	bl	81c0 <fprintf@plt>
   20e58:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20e5c:	add	x1, x1, #0xee0
   20e60:	mov	x0, x20
   20e64:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20e68:	ldr	x21, [sp, #32]
   20e6c:	b	20df8 <scols_init_debug@@SMARTCOLS_2.25+0xc824>
   20e70:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20e74:	ldr	x0, [x0, #4016]
   20e78:	ldr	x19, [x0]
   20e7c:	bl	76f0 <getpid@plt>
   20e80:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20e84:	add	x4, x4, #0x950
   20e88:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20e8c:	add	x3, x3, #0x930
   20e90:	mov	w2, w0
   20e94:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20e98:	add	x1, x1, #0x3c8
   20e9c:	mov	x0, x19
   20ea0:	bl	81c0 <fprintf@plt>
   20ea4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20ea8:	add	x1, x1, #0xf00
   20eac:	mov	x0, x20
   20eb0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20eb4:	mov	w19, #0x0                   	// #0
   20eb8:	b	20df8 <scols_init_debug@@SMARTCOLS_2.25+0xc824>
   20ebc:	mov	w19, #0xffffffea            	// #-22
   20ec0:	b	20df8 <scols_init_debug@@SMARTCOLS_2.25+0xc824>
   20ec4:	stp	x29, x30, [sp, #-240]!
   20ec8:	mov	x29, sp
   20ecc:	stp	x25, x26, [sp, #64]
   20ed0:	cbz	x0, 217f8 <scols_init_debug@@SMARTCOLS_2.25+0xd224>
   20ed4:	stp	x21, x22, [sp, #32]
   20ed8:	mov	x21, x0
   20edc:	ldrsb	w0, [x0]
   20ee0:	cbz	w0, 21800 <scols_init_debug@@SMARTCOLS_2.25+0xd22c>
   20ee4:	ldr	x0, [x21, #128]
   20ee8:	cbz	x0, 2180c <scols_init_debug@@SMARTCOLS_2.25+0xd238>
   20eec:	stp	x19, x20, [sp, #16]
   20ef0:	stp	x23, x24, [sp, #48]
   20ef4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20ef8:	ldr	w0, [x0, #2904]
   20efc:	tbnz	w0, #4, 20f48 <scols_init_debug@@SMARTCOLS_2.25+0xc974>
   20f00:	ldr	w0, [x21, #220]
   20f04:	tbz	w0, #0, 21868 <scols_init_debug@@SMARTCOLS_2.25+0xd294>
   20f08:	mov	w1, #0x80000               	// #524288
   20f0c:	ldr	x0, [x21, #128]
   20f10:	bl	77d0 <open@plt>
   20f14:	mov	w23, w0
   20f18:	mov	w19, #0x0                   	// #0
   20f1c:	tbz	w0, #31, 218b0 <scols_init_debug@@SMARTCOLS_2.25+0xd2dc>
   20f20:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   20f24:	ldr	w0, [x0, #2904]
   20f28:	tbnz	w0, #4, 20f90 <scols_init_debug@@SMARTCOLS_2.25+0xc9bc>
   20f2c:	bl	80a0 <__errno_location@plt>
   20f30:	ldr	w25, [x0]
   20f34:	neg	w25, w25
   20f38:	ldp	x19, x20, [sp, #16]
   20f3c:	ldp	x21, x22, [sp, #32]
   20f40:	ldp	x23, x24, [sp, #48]
   20f44:	b	21214 <scols_init_debug@@SMARTCOLS_2.25+0xcc40>
   20f48:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20f4c:	ldr	x0, [x0, #4016]
   20f50:	ldr	x19, [x0]
   20f54:	bl	76f0 <getpid@plt>
   20f58:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20f5c:	add	x4, x4, #0xe30
   20f60:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20f64:	add	x3, x3, #0x930
   20f68:	mov	w2, w0
   20f6c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20f70:	add	x1, x1, #0x3c8
   20f74:	mov	x0, x19
   20f78:	bl	81c0 <fprintf@plt>
   20f7c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20f80:	add	x1, x1, #0xf18
   20f84:	mov	x0, x21
   20f88:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20f8c:	b	20f00 <scols_init_debug@@SMARTCOLS_2.25+0xc92c>
   20f90:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20f94:	ldr	x0, [x0, #4016]
   20f98:	ldr	x19, [x0]
   20f9c:	bl	76f0 <getpid@plt>
   20fa0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20fa4:	add	x4, x4, #0xe30
   20fa8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20fac:	add	x3, x3, #0x930
   20fb0:	mov	w2, w0
   20fb4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   20fb8:	add	x1, x1, #0x3c8
   20fbc:	mov	x0, x19
   20fc0:	bl	81c0 <fprintf@plt>
   20fc4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20fc8:	add	x1, x1, #0xf30
   20fcc:	mov	x0, x21
   20fd0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   20fd4:	b	20f2c <scols_init_debug@@SMARTCOLS_2.25+0xc958>
   20fd8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   20fdc:	ldr	x0, [x0, #4016]
   20fe0:	ldr	x20, [x0]
   20fe4:	bl	76f0 <getpid@plt>
   20fe8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20fec:	add	x4, x4, #0xe30
   20ff0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   20ff4:	add	x3, x3, #0x930
   20ff8:	mov	w2, w0
   20ffc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21000:	add	x1, x1, #0x3c8
   21004:	mov	x0, x20
   21008:	bl	81c0 <fprintf@plt>
   2100c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21010:	add	x1, x1, #0xf50
   21014:	mov	x0, x21
   21018:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   2101c:	b	218bc <scols_init_debug@@SMARTCOLS_2.25+0xd2e8>
   21020:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21024:	ldr	x0, [x0, #4016]
   21028:	ldr	x20, [x0]
   2102c:	bl	76f0 <getpid@plt>
   21030:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21034:	add	x4, x4, #0xe30
   21038:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2103c:	add	x3, x3, #0x930
   21040:	mov	w2, w0
   21044:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21048:	add	x1, x1, #0x3c8
   2104c:	mov	x0, x20
   21050:	bl	81c0 <fprintf@plt>
   21054:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21058:	add	x1, x1, #0xf68
   2105c:	mov	x0, x21
   21060:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21064:	b	218e0 <scols_init_debug@@SMARTCOLS_2.25+0xd30c>
   21068:	ldr	w0, [x21, #152]
   2106c:	ldr	w1, [x21, #220]
   21070:	and	w1, w1, #0xfffffffe
   21074:	str	w1, [x21, #220]
   21078:	and	w0, w0, #0xfffffffe
   2107c:	orr	w0, w0, #0x2
   21080:	str	w0, [x21, #152]
   21084:	b	21910 <scols_init_debug@@SMARTCOLS_2.25+0xd33c>
   21088:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   2108c:	ldr	x0, [x0, #4016]
   21090:	ldr	x20, [x0]
   21094:	bl	76f0 <getpid@plt>
   21098:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2109c:	add	x4, x4, #0xe30
   210a0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   210a4:	add	x3, x3, #0x930
   210a8:	mov	w2, w0
   210ac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   210b0:	add	x1, x1, #0x3c8
   210b4:	mov	x0, x20
   210b8:	bl	81c0 <fprintf@plt>
   210bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   210c0:	add	x1, x1, #0xe38
   210c4:	mov	x0, x21
   210c8:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   210cc:	b	21824 <scols_init_debug@@SMARTCOLS_2.25+0xd250>
   210d0:	ldr	w20, [x22]
   210d4:	neg	w25, w20
   210d8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   210dc:	ldr	w0, [x0, #2904]
   210e0:	tbz	w0, #4, 211dc <scols_init_debug@@SMARTCOLS_2.25+0xcc08>
   210e4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   210e8:	ldr	x0, [x0, #4016]
   210ec:	ldr	x24, [x0]
   210f0:	bl	76f0 <getpid@plt>
   210f4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   210f8:	add	x4, x4, #0xe30
   210fc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21100:	add	x3, x3, #0x930
   21104:	mov	w2, w0
   21108:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2110c:	add	x1, x1, #0x3c8
   21110:	mov	x0, x24
   21114:	bl	81c0 <fprintf@plt>
   21118:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2111c:	add	x1, x1, #0xf98
   21120:	mov	x0, x21
   21124:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21128:	b	211dc <scols_init_debug@@SMARTCOLS_2.25+0xcc08>
   2112c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21130:	ldr	x0, [x0, #4016]
   21134:	ldr	x20, [x0]
   21138:	bl	76f0 <getpid@plt>
   2113c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21140:	add	x4, x4, #0xe30
   21144:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21148:	add	x3, x3, #0x930
   2114c:	mov	w2, w0
   21150:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21154:	add	x1, x1, #0x3c8
   21158:	mov	x0, x20
   2115c:	bl	81c0 <fprintf@plt>
   21160:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21164:	add	x1, x1, #0xfb0
   21168:	mov	x0, x21
   2116c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21170:	b	21844 <scols_init_debug@@SMARTCOLS_2.25+0xd270>
   21174:	mov	x0, x21
   21178:	bl	20dbc <scols_init_debug@@SMARTCOLS_2.25+0xc7e8>
   2117c:	mov	w25, w0
   21180:	neg	w20, w0
   21184:	tbz	w0, #31, 2184c <scols_init_debug@@SMARTCOLS_2.25+0xd278>
   21188:	b	211dc <scols_init_debug@@SMARTCOLS_2.25+0xcc08>
   2118c:	str	xzr, [sp, #112]
   21190:	str	x27, [sp, #120]
   21194:	mov	x1, #0x0                   	// #0
   21198:	mov	x0, x26
   2119c:	bl	7ca0 <nanosleep@plt>
   211a0:	mov	x2, x24
   211a4:	mov	x1, x25
   211a8:	mov	w0, w19
   211ac:	bl	8200 <ioctl@plt>
   211b0:	mov	w20, w0
   211b4:	cbz	w0, 21224 <scols_init_debug@@SMARTCOLS_2.25+0xcc50>
   211b8:	ldr	w0, [x22]
   211bc:	cmp	w0, #0xb
   211c0:	b.eq	2118c <scols_init_debug@@SMARTCOLS_2.25+0xcbb8>  // b.none
   211c4:	ldr	w20, [x22]
   211c8:	neg	w25, w20
   211cc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   211d0:	ldr	w0, [x0, #2904]
   211d4:	tbnz	w0, #4, 21330 <scols_init_debug@@SMARTCOLS_2.25+0xcd5c>
   211d8:	ldr	x27, [sp, #80]
   211dc:	tbnz	w23, #31, 211e8 <scols_init_debug@@SMARTCOLS_2.25+0xcc14>
   211e0:	mov	w0, w23
   211e4:	bl	7a30 <close@plt>
   211e8:	cmp	w19, #0x0
   211ec:	ccmn	w25, #0x10, #0x4, ge  // ge = tcont
   211f0:	b.ne	2178c <scols_init_debug@@SMARTCOLS_2.25+0xd1b8>  // b.any
   211f4:	cbz	w20, 211fc <scols_init_debug@@SMARTCOLS_2.25+0xcc28>
   211f8:	str	w20, [x22]
   211fc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21200:	ldr	w0, [x0, #2904]
   21204:	tbnz	w0, #4, 217a0 <scols_init_debug@@SMARTCOLS_2.25+0xd1cc>
   21208:	ldp	x19, x20, [sp, #16]
   2120c:	ldp	x21, x22, [sp, #32]
   21210:	ldp	x23, x24, [sp, #48]
   21214:	mov	w0, w25
   21218:	ldp	x25, x26, [sp, #64]
   2121c:	ldp	x29, x30, [sp], #240
   21220:	ret
   21224:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21228:	ldr	w0, [x0, #2904]
   2122c:	tbnz	w0, #4, 2137c <scols_init_debug@@SMARTCOLS_2.25+0xcda8>
   21230:	ldr	x0, [x21, #192]
   21234:	cbnz	x0, 21240 <scols_init_debug@@SMARTCOLS_2.25+0xcc6c>
   21238:	ldr	x0, [x21, #200]
   2123c:	cbz	x0, 214a8 <scols_init_debug@@SMARTCOLS_2.25+0xced4>
   21240:	add	x2, sp, #0x70
   21244:	mov	w1, w23
   21248:	mov	w0, #0x0                   	// #0
   2124c:	bl	7ed0 <__fxstat@plt>
   21250:	cbnz	w0, 213c4 <scols_init_debug@@SMARTCOLS_2.25+0xcdf0>
   21254:	ldr	w0, [sp, #128]
   21258:	and	w0, w0, #0xf000
   2125c:	cmp	w0, #0x6, lsl #12
   21260:	b.eq	2142c <scols_init_debug@@SMARTCOLS_2.25+0xce58>  // b.none
   21264:	ldr	x0, [sp, #160]
   21268:	str	x0, [sp, #104]
   2126c:	ldr	x0, [sp, #104]
   21270:	cbz	x0, 2149c <scols_init_debug@@SMARTCOLS_2.25+0xcec8>
   21274:	ldr	x1, [x21, #192]
   21278:	cmp	x0, x1
   2127c:	b.ls	2149c <scols_init_debug@@SMARTCOLS_2.25+0xcec8>  // b.plast
   21280:	cbz	x1, 2128c <scols_init_debug@@SMARTCOLS_2.25+0xccb8>
   21284:	sub	x0, x0, x1
   21288:	str	x0, [sp, #104]
   2128c:	ldr	x0, [x21, #200]
   21290:	cbz	x0, 212a4 <scols_init_debug@@SMARTCOLS_2.25+0xccd0>
   21294:	ldr	x1, [sp, #104]
   21298:	cmp	x0, x1
   2129c:	b.cs	212a4 <scols_init_debug@@SMARTCOLS_2.25+0xccd0>  // b.hs, b.nlast
   212a0:	str	x0, [sp, #104]
   212a4:	mov	x0, x21
   212a8:	bl	1efa8 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   212ac:	mov	w25, w0
   212b0:	tbnz	w0, #31, 2153c <scols_init_debug@@SMARTCOLS_2.25+0xcf68>
   212b4:	add	x1, sp, #0x60
   212b8:	bl	14a80 <scols_init_debug@@SMARTCOLS_2.25+0x4ac>
   212bc:	cbnz	w0, 2159c <scols_init_debug@@SMARTCOLS_2.25+0xcfc8>
   212c0:	ldr	x0, [sp, #104]
   212c4:	tst	x0, #0x1ff
   212c8:	b.eq	212e4 <scols_init_debug@@SMARTCOLS_2.25+0xcd10>  // b.none
   212cc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   212d0:	ldr	w0, [x0, #2904]
   212d4:	tbnz	w0, #2, 215fc <scols_init_debug@@SMARTCOLS_2.25+0xd028>
   212d8:	ldr	x0, [sp, #104]
   212dc:	and	x0, x0, #0xfffffffffffffe00
   212e0:	str	x0, [sp, #104]
   212e4:	ldr	x1, [sp, #104]
   212e8:	ldr	x0, [sp, #96]
   212ec:	cmp	x1, x0
   212f0:	b.eq	214a8 <scols_init_debug@@SMARTCOLS_2.25+0xced4>  // b.none
   212f4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   212f8:	ldr	w0, [x0, #2904]
   212fc:	tbnz	w0, #2, 21644 <scols_init_debug@@SMARTCOLS_2.25+0xd070>
   21300:	mov	x0, x21
   21304:	bl	20bb0 <scols_init_debug@@SMARTCOLS_2.25+0xc5dc>
   21308:	cbz	w0, 21694 <scols_init_debug@@SMARTCOLS_2.25+0xd0c0>
   2130c:	ldr	w0, [x22]
   21310:	cmp	w0, #0x19
   21314:	ccmp	w0, #0x16, #0x4, ne  // ne = any
   21318:	b.ne	21324 <scols_init_debug@@SMARTCOLS_2.25+0xcd50>  // b.any
   2131c:	mov	w0, #0x22                  	// #34
   21320:	str	w0, [x22]
   21324:	ldr	w25, [x22]
   21328:	neg	w25, w25
   2132c:	b	213d8 <scols_init_debug@@SMARTCOLS_2.25+0xce04>
   21330:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21334:	ldr	x0, [x0, #4016]
   21338:	ldr	x24, [x0]
   2133c:	bl	76f0 <getpid@plt>
   21340:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21344:	add	x4, x4, #0xe30
   21348:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2134c:	add	x3, x3, #0x930
   21350:	mov	w2, w0
   21354:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21358:	add	x1, x1, #0x3c8
   2135c:	mov	x0, x24
   21360:	bl	81c0 <fprintf@plt>
   21364:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21368:	add	x1, x1, #0xe48
   2136c:	mov	x0, x21
   21370:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21374:	ldr	x27, [sp, #80]
   21378:	b	211dc <scols_init_debug@@SMARTCOLS_2.25+0xcc08>
   2137c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21380:	ldr	x0, [x0, #4016]
   21384:	ldr	x25, [x0]
   21388:	bl	76f0 <getpid@plt>
   2138c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21390:	add	x4, x4, #0xe30
   21394:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21398:	add	x3, x3, #0x930
   2139c:	mov	w2, w0
   213a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   213a4:	add	x1, x1, #0x3c8
   213a8:	mov	x0, x25
   213ac:	bl	81c0 <fprintf@plt>
   213b0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   213b4:	add	x1, x1, #0xe68
   213b8:	mov	x0, x21
   213bc:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   213c0:	b	21230 <scols_init_debug@@SMARTCOLS_2.25+0xcc5c>
   213c4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   213c8:	ldr	w0, [x0, #2904]
   213cc:	tbnz	w0, #2, 213e4 <scols_init_debug@@SMARTCOLS_2.25+0xce10>
   213d0:	ldr	w25, [x22]
   213d4:	neg	w25, w25
   213d8:	cbz	w25, 214a8 <scols_init_debug@@SMARTCOLS_2.25+0xced4>
   213dc:	ldr	x27, [sp, #80]
   213e0:	b	211dc <scols_init_debug@@SMARTCOLS_2.25+0xcc08>
   213e4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   213e8:	ldr	x0, [x0, #4016]
   213ec:	ldr	x25, [x0]
   213f0:	bl	76f0 <getpid@plt>
   213f4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   213f8:	add	x4, x4, #0x950
   213fc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21400:	add	x3, x3, #0x930
   21404:	mov	w2, w0
   21408:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2140c:	add	x1, x1, #0x3c8
   21410:	mov	x0, x25
   21414:	bl	81c0 <fprintf@plt>
   21418:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2141c:	add	x1, x1, #0xfc0
   21420:	mov	x0, x21
   21424:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21428:	b	213d0 <scols_init_debug@@SMARTCOLS_2.25+0xcdfc>
   2142c:	add	x1, sp, #0x68
   21430:	mov	w0, w23
   21434:	bl	14a80 <scols_init_debug@@SMARTCOLS_2.25+0x4ac>
   21438:	cbz	w0, 2126c <scols_init_debug@@SMARTCOLS_2.25+0xcc98>
   2143c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21440:	ldr	w0, [x0, #2904]
   21444:	tbnz	w0, #2, 21454 <scols_init_debug@@SMARTCOLS_2.25+0xce80>
   21448:	ldr	w25, [x22]
   2144c:	neg	w25, w25
   21450:	b	213d8 <scols_init_debug@@SMARTCOLS_2.25+0xce04>
   21454:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21458:	ldr	x0, [x0, #4016]
   2145c:	ldr	x25, [x0]
   21460:	bl	76f0 <getpid@plt>
   21464:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21468:	add	x4, x4, #0x950
   2146c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21470:	add	x3, x3, #0x930
   21474:	mov	w2, w0
   21478:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2147c:	add	x1, x1, #0x3c8
   21480:	mov	x0, x25
   21484:	bl	81c0 <fprintf@plt>
   21488:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2148c:	add	x1, x1, #0xfe0
   21490:	mov	x0, x21
   21494:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21498:	b	21448 <scols_init_debug@@SMARTCOLS_2.25+0xce74>
   2149c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   214a0:	ldr	w0, [x0, #2904]
   214a4:	tbnz	w0, #2, 214f4 <scols_init_debug@@SMARTCOLS_2.25+0xcf20>
   214a8:	mov	w0, w23
   214ac:	bl	7a30 <close@plt>
   214b0:	mov	x2, #0xe8                  	// #232
   214b4:	mov	w1, #0x0                   	// #0
   214b8:	mov	x0, x24
   214bc:	bl	78b0 <memset@plt>
   214c0:	ldrb	w0, [x21, #156]
   214c4:	and	w0, w0, #0xfffffffe
   214c8:	and	w0, w0, #0xfffffffb
   214cc:	strb	w0, [x21, #156]
   214d0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   214d4:	ldr	w0, [x0, #2904]
   214d8:	and	w25, w0, #0x10
   214dc:	tbnz	w0, #4, 21730 <scols_init_debug@@SMARTCOLS_2.25+0xd15c>
   214e0:	ldp	x19, x20, [sp, #16]
   214e4:	ldp	x21, x22, [sp, #32]
   214e8:	ldp	x23, x24, [sp, #48]
   214ec:	ldr	x27, [sp, #80]
   214f0:	b	21214 <scols_init_debug@@SMARTCOLS_2.25+0xcc40>
   214f4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   214f8:	ldr	x0, [x0, #4016]
   214fc:	ldr	x19, [x0]
   21500:	bl	76f0 <getpid@plt>
   21504:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21508:	add	x4, x4, #0x950
   2150c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21510:	add	x3, x3, #0x930
   21514:	mov	w2, w0
   21518:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2151c:	add	x1, x1, #0x3c8
   21520:	mov	x0, x19
   21524:	bl	81c0 <fprintf@plt>
   21528:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2152c:	add	x1, x1, #0x0
   21530:	mov	x0, x21
   21534:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21538:	b	214a8 <scols_init_debug@@SMARTCOLS_2.25+0xced4>
   2153c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21540:	ldr	w0, [x0, #2904]
   21544:	tbnz	w0, #2, 21554 <scols_init_debug@@SMARTCOLS_2.25+0xcf80>
   21548:	ldr	w25, [x22]
   2154c:	neg	w25, w25
   21550:	b	213d8 <scols_init_debug@@SMARTCOLS_2.25+0xce04>
   21554:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21558:	ldr	x0, [x0, #4016]
   2155c:	ldr	x25, [x0]
   21560:	bl	76f0 <getpid@plt>
   21564:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21568:	add	x4, x4, #0x950
   2156c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21570:	add	x3, x3, #0x930
   21574:	mov	w2, w0
   21578:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2157c:	add	x1, x1, #0x3c8
   21580:	mov	x0, x25
   21584:	bl	81c0 <fprintf@plt>
   21588:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2158c:	add	x1, x1, #0x28
   21590:	mov	x0, x21
   21594:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21598:	b	21548 <scols_init_debug@@SMARTCOLS_2.25+0xcf74>
   2159c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   215a0:	ldr	w0, [x0, #2904]
   215a4:	tbnz	w0, #2, 215b4 <scols_init_debug@@SMARTCOLS_2.25+0xcfe0>
   215a8:	ldr	w25, [x22]
   215ac:	neg	w25, w25
   215b0:	b	213d8 <scols_init_debug@@SMARTCOLS_2.25+0xce04>
   215b4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   215b8:	ldr	x0, [x0, #4016]
   215bc:	ldr	x25, [x0]
   215c0:	bl	76f0 <getpid@plt>
   215c4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   215c8:	add	x4, x4, #0x950
   215cc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   215d0:	add	x3, x3, #0x930
   215d4:	mov	w2, w0
   215d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   215dc:	add	x1, x1, #0x3c8
   215e0:	mov	x0, x25
   215e4:	bl	81c0 <fprintf@plt>
   215e8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   215ec:	add	x1, x1, #0x40
   215f0:	mov	x0, x21
   215f4:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   215f8:	b	215a8 <scols_init_debug@@SMARTCOLS_2.25+0xcfd4>
   215fc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21600:	ldr	x0, [x0, #4016]
   21604:	ldr	x26, [x0]
   21608:	bl	76f0 <getpid@plt>
   2160c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21610:	add	x4, x4, #0x950
   21614:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21618:	add	x3, x3, #0x930
   2161c:	mov	w2, w0
   21620:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21624:	add	x1, x1, #0x3c8
   21628:	mov	x0, x26
   2162c:	bl	81c0 <fprintf@plt>
   21630:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21634:	add	x1, x1, #0x68
   21638:	mov	x0, x21
   2163c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21640:	b	212d8 <scols_init_debug@@SMARTCOLS_2.25+0xcd04>
   21644:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21648:	ldr	x0, [x0, #4016]
   2164c:	ldr	x26, [x0]
   21650:	bl	76f0 <getpid@plt>
   21654:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21658:	add	x4, x4, #0x950
   2165c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21660:	add	x3, x3, #0x930
   21664:	mov	w2, w0
   21668:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2166c:	add	x1, x1, #0x3c8
   21670:	mov	x0, x26
   21674:	bl	81c0 <fprintf@plt>
   21678:	ldr	x3, [sp, #104]
   2167c:	ldr	x2, [sp, #96]
   21680:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21684:	add	x1, x1, #0x98
   21688:	mov	x0, x21
   2168c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21690:	b	21300 <scols_init_debug@@SMARTCOLS_2.25+0xcd2c>
   21694:	add	x1, sp, #0x60
   21698:	mov	w0, w25
   2169c:	bl	14a80 <scols_init_debug@@SMARTCOLS_2.25+0x4ac>
   216a0:	cbnz	w0, 216d4 <scols_init_debug@@SMARTCOLS_2.25+0xd100>
   216a4:	ldr	x1, [sp, #104]
   216a8:	ldr	x0, [sp, #96]
   216ac:	cmp	x1, x0
   216b0:	b.eq	214a8 <scols_init_debug@@SMARTCOLS_2.25+0xced4>  // b.none
   216b4:	mov	w0, #0x22                  	// #34
   216b8:	str	w0, [x22]
   216bc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   216c0:	ldr	w0, [x0, #2904]
   216c4:	tbnz	w0, #2, 216e0 <scols_init_debug@@SMARTCOLS_2.25+0xd10c>
   216c8:	ldr	w25, [x22]
   216cc:	neg	w25, w25
   216d0:	b	213d8 <scols_init_debug@@SMARTCOLS_2.25+0xce04>
   216d4:	ldr	w25, [x22]
   216d8:	neg	w25, w25
   216dc:	b	213d8 <scols_init_debug@@SMARTCOLS_2.25+0xce04>
   216e0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   216e4:	ldr	x0, [x0, #4016]
   216e8:	ldr	x25, [x0]
   216ec:	bl	76f0 <getpid@plt>
   216f0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   216f4:	add	x4, x4, #0x950
   216f8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   216fc:	add	x3, x3, #0x930
   21700:	mov	w2, w0
   21704:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21708:	add	x1, x1, #0x3c8
   2170c:	mov	x0, x25
   21710:	bl	81c0 <fprintf@plt>
   21714:	ldr	x3, [sp, #104]
   21718:	ldr	x2, [sp, #96]
   2171c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21720:	add	x1, x1, #0xd0
   21724:	mov	x0, x21
   21728:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   2172c:	b	216c8 <scols_init_debug@@SMARTCOLS_2.25+0xd0f4>
   21730:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21734:	ldr	x0, [x0, #4016]
   21738:	ldr	x19, [x0]
   2173c:	bl	76f0 <getpid@plt>
   21740:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21744:	add	x4, x4, #0xe30
   21748:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2174c:	add	x3, x3, #0x930
   21750:	mov	w2, w0
   21754:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21758:	add	x1, x1, #0x3c8
   2175c:	mov	x0, x19
   21760:	bl	81c0 <fprintf@plt>
   21764:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21768:	add	x1, x1, #0x108
   2176c:	mov	x0, x21
   21770:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21774:	mov	w25, w20
   21778:	ldp	x19, x20, [sp, #16]
   2177c:	ldp	x21, x22, [sp, #32]
   21780:	ldp	x23, x24, [sp, #48]
   21784:	ldr	x27, [sp, #80]
   21788:	b	21214 <scols_init_debug@@SMARTCOLS_2.25+0xcc40>
   2178c:	mov	w2, #0x0                   	// #0
   21790:	mov	x1, #0x4c01                	// #19457
   21794:	mov	w0, w19
   21798:	bl	8200 <ioctl@plt>
   2179c:	b	211f4 <scols_init_debug@@SMARTCOLS_2.25+0xcc20>
   217a0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   217a4:	ldr	x0, [x0, #4016]
   217a8:	ldr	x19, [x0]
   217ac:	bl	76f0 <getpid@plt>
   217b0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   217b4:	add	x4, x4, #0xe30
   217b8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   217bc:	add	x3, x3, #0x930
   217c0:	mov	w2, w0
   217c4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   217c8:	add	x1, x1, #0x3c8
   217cc:	mov	x0, x19
   217d0:	bl	81c0 <fprintf@plt>
   217d4:	mov	w2, w25
   217d8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   217dc:	add	x1, x1, #0x118
   217e0:	mov	x0, x21
   217e4:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   217e8:	ldp	x19, x20, [sp, #16]
   217ec:	ldp	x21, x22, [sp, #32]
   217f0:	ldp	x23, x24, [sp, #48]
   217f4:	b	21214 <scols_init_debug@@SMARTCOLS_2.25+0xcc40>
   217f8:	mov	w25, #0xffffffea            	// #-22
   217fc:	b	21214 <scols_init_debug@@SMARTCOLS_2.25+0xcc40>
   21800:	mov	w25, #0xffffffea            	// #-22
   21804:	ldp	x21, x22, [sp, #32]
   21808:	b	21214 <scols_init_debug@@SMARTCOLS_2.25+0xcc40>
   2180c:	mov	w25, #0xffffffea            	// #-22
   21810:	ldp	x21, x22, [sp, #32]
   21814:	b	21214 <scols_init_debug@@SMARTCOLS_2.25+0xcc40>
   21818:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   2181c:	ldr	w0, [x0, #2904]
   21820:	tbnz	w0, #4, 21088 <scols_init_debug@@SMARTCOLS_2.25+0xcab4>
   21824:	mov	w2, w23
   21828:	mov	x1, #0x4c00                	// #19456
   2182c:	mov	w0, w19
   21830:	bl	8200 <ioctl@plt>
   21834:	tbnz	w0, #31, 210d0 <scols_init_debug@@SMARTCOLS_2.25+0xcafc>
   21838:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   2183c:	ldr	w0, [x0, #2904]
   21840:	tbnz	w0, #4, 2112c <scols_init_debug@@SMARTCOLS_2.25+0xcb58>
   21844:	ldr	x1, [x21, #144]
   21848:	cbnz	x1, 21174 <scols_init_debug@@SMARTCOLS_2.25+0xcba0>
   2184c:	str	x27, [sp, #80]
   21850:	add	x24, x21, #0xa8
   21854:	mov	x25, #0x4c04                	// #19460
   21858:	mov	x27, #0xb280                	// #45696
   2185c:	movk	x27, #0xee6, lsl #16
   21860:	add	x26, sp, #0x70
   21864:	b	211a0 <scols_init_debug@@SMARTCOLS_2.25+0xcbcc>
   21868:	mov	w1, #0x2                   	// #2
   2186c:	movk	w1, #0x8, lsl #16
   21870:	ldr	x0, [x21, #128]
   21874:	bl	77d0 <open@plt>
   21878:	mov	w23, w0
   2187c:	mov	w19, #0x2                   	// #2
   21880:	tbz	w0, #31, 218b0 <scols_init_debug@@SMARTCOLS_2.25+0xd2dc>
   21884:	bl	80a0 <__errno_location@plt>
   21888:	ldr	w0, [x0]
   2188c:	cmp	w0, #0x1e
   21890:	ccmp	w0, #0xd, #0x4, ne  // ne = any
   21894:	b.ne	20f20 <scols_init_debug@@SMARTCOLS_2.25+0xc94c>  // b.any
   21898:	mov	w1, #0x0                   	// #0
   2189c:	ldr	x0, [x21, #128]
   218a0:	bl	77d0 <open@plt>
   218a4:	mov	w23, w0
   218a8:	mov	w19, #0x0                   	// #0
   218ac:	tbnz	w0, #31, 20f20 <scols_init_debug@@SMARTCOLS_2.25+0xc94c>
   218b0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   218b4:	ldr	w0, [x0, #2904]
   218b8:	tbnz	w0, #4, 20fd8 <scols_init_debug@@SMARTCOLS_2.25+0xca04>
   218bc:	ldr	w0, [x21, #136]
   218c0:	cmn	w0, #0x1
   218c4:	b.eq	218f4 <scols_init_debug@@SMARTCOLS_2.25+0xd320>  // b.none
   218c8:	ldr	w0, [x21, #140]
   218cc:	cmp	w0, w19
   218d0:	b.eq	218f4 <scols_init_debug@@SMARTCOLS_2.25+0xd320>  // b.none
   218d4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   218d8:	ldr	w0, [x0, #2904]
   218dc:	tbnz	w0, #4, 21020 <scols_init_debug@@SMARTCOLS_2.25+0xca4c>
   218e0:	ldr	w0, [x21, #136]
   218e4:	bl	7a30 <close@plt>
   218e8:	mov	w0, #0xffffffff            	// #-1
   218ec:	str	w0, [x21, #136]
   218f0:	str	wzr, [x21, #140]
   218f4:	cbnz	w19, 21068 <scols_init_debug@@SMARTCOLS_2.25+0xca94>
   218f8:	ldr	w0, [x21, #152]
   218fc:	orr	w0, w0, #0x1
   21900:	str	w0, [x21, #152]
   21904:	ldr	w0, [x21, #220]
   21908:	orr	w0, w0, #0x1
   2190c:	str	w0, [x21, #220]
   21910:	bl	80a0 <__errno_location@plt>
   21914:	mov	x22, x0
   21918:	mov	w20, #0x11                  	// #17
   2191c:	mov	x25, #0x7840                	// #30784
   21920:	movk	x25, #0x17d, lsl #16
   21924:	add	x24, sp, #0x70
   21928:	str	wzr, [x22]
   2192c:	mov	x0, x21
   21930:	bl	1efa8 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   21934:	mov	w19, w0
   21938:	tbz	w0, #31, 21818 <scols_init_debug@@SMARTCOLS_2.25+0xd244>
   2193c:	ldrb	w1, [x21, #156]
   21940:	tbz	w1, #3, 21970 <scols_init_debug@@SMARTCOLS_2.25+0xd39c>
   21944:	ldr	w1, [x22]
   21948:	cmp	w1, #0xd
   2194c:	ccmp	w1, #0x2, #0x4, ne  // ne = any
   21950:	b.ne	21970 <scols_init_debug@@SMARTCOLS_2.25+0xd39c>  // b.any
   21954:	str	xzr, [sp, #112]
   21958:	str	x25, [sp, #120]
   2195c:	mov	x1, #0x0                   	// #0
   21960:	mov	x0, x24
   21964:	bl	7ca0 <nanosleep@plt>
   21968:	subs	w20, w20, #0x1
   2196c:	b.ne	21928 <scols_init_debug@@SMARTCOLS_2.25+0xd354>  // b.any
   21970:	ldr	w25, [x22]
   21974:	neg	w25, w25
   21978:	tbnz	w23, #31, 211fc <scols_init_debug@@SMARTCOLS_2.25+0xcc28>
   2197c:	mov	w20, #0x0                   	// #0
   21980:	b	211e0 <scols_init_debug@@SMARTCOLS_2.25+0xcc0c>
   21984:	stp	x29, x30, [sp, #-32]!
   21988:	mov	x29, sp
   2198c:	stp	x19, x20, [sp, #16]
   21990:	mov	x19, x0
   21994:	bl	1efa8 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   21998:	tbnz	w0, #31, 21a78 <scols_init_debug@@SMARTCOLS_2.25+0xd4a4>
   2199c:	mov	w2, #0x0                   	// #0
   219a0:	mov	x1, #0x4c01                	// #19457
   219a4:	bl	8200 <ioctl@plt>
   219a8:	tbnz	w0, #31, 219c8 <scols_init_debug@@SMARTCOLS_2.25+0xd3f4>
   219ac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   219b0:	ldr	w1, [x0, #2904]
   219b4:	and	w0, w1, #0x4
   219b8:	tbnz	w1, #2, 21a2c <scols_init_debug@@SMARTCOLS_2.25+0xd458>
   219bc:	ldp	x19, x20, [sp, #16]
   219c0:	ldp	x29, x30, [sp], #32
   219c4:	ret
   219c8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   219cc:	ldr	w0, [x0, #2904]
   219d0:	tbnz	w0, #2, 219e4 <scols_init_debug@@SMARTCOLS_2.25+0xd410>
   219d4:	bl	80a0 <__errno_location@plt>
   219d8:	ldr	w0, [x0]
   219dc:	neg	w0, w0
   219e0:	b	219bc <scols_init_debug@@SMARTCOLS_2.25+0xd3e8>
   219e4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   219e8:	ldr	x0, [x0, #4016]
   219ec:	ldr	x20, [x0]
   219f0:	bl	76f0 <getpid@plt>
   219f4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   219f8:	add	x4, x4, #0x950
   219fc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21a00:	add	x3, x3, #0x930
   21a04:	mov	w2, w0
   21a08:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21a0c:	add	x1, x1, #0x3c8
   21a10:	mov	x0, x20
   21a14:	bl	81c0 <fprintf@plt>
   21a18:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21a1c:	add	x1, x1, #0x128
   21a20:	mov	x0, x19
   21a24:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21a28:	b	219d4 <scols_init_debug@@SMARTCOLS_2.25+0xd400>
   21a2c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21a30:	ldr	x0, [x0, #4016]
   21a34:	ldr	x20, [x0]
   21a38:	bl	76f0 <getpid@plt>
   21a3c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21a40:	add	x4, x4, #0x950
   21a44:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21a48:	add	x3, x3, #0x930
   21a4c:	mov	w2, w0
   21a50:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21a54:	add	x1, x1, #0x3c8
   21a58:	mov	x0, x20
   21a5c:	bl	81c0 <fprintf@plt>
   21a60:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21a64:	add	x1, x1, #0x140
   21a68:	mov	x0, x19
   21a6c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21a70:	mov	w0, #0x0                   	// #0
   21a74:	b	219bc <scols_init_debug@@SMARTCOLS_2.25+0xd3e8>
   21a78:	mov	w0, #0xffffffea            	// #-22
   21a7c:	b	219bc <scols_init_debug@@SMARTCOLS_2.25+0xd3e8>
   21a80:	stp	x29, x30, [sp, #-64]!
   21a84:	mov	x29, sp
   21a88:	stp	x19, x20, [sp, #16]
   21a8c:	str	x21, [sp, #32]
   21a90:	mov	x19, x0
   21a94:	mov	w1, #0xffffffff            	// #-1
   21a98:	str	w1, [sp, #60]
   21a9c:	bl	1ef94 <scols_init_debug@@SMARTCOLS_2.25+0xa9c0>
   21aa0:	cbz	x0, 21bc8 <scols_init_debug@@SMARTCOLS_2.25+0xd5f4>
   21aa4:	ldr	w1, [x19, #152]
   21aa8:	tbz	w1, #8, 21bd0 <scols_init_debug@@SMARTCOLS_2.25+0xd5fc>
   21aac:	mov	w1, #0x2f                  	// #47
   21ab0:	bl	7a60 <strrchr@plt>
   21ab4:	mov	x20, x0
   21ab8:	cbz	x0, 21bd8 <scols_init_debug@@SMARTCOLS_2.25+0xd604>
   21abc:	add	x2, sp, #0x3c
   21ac0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21ac4:	add	x1, x1, #0x150
   21ac8:	bl	7f50 <__isoc99_sscanf@plt>
   21acc:	cmp	w0, #0x1
   21ad0:	b.ne	21b58 <scols_init_debug@@SMARTCOLS_2.25+0xd584>  // b.any
   21ad4:	ldr	w0, [sp, #60]
   21ad8:	tbnz	w0, #31, 21be0 <scols_init_debug@@SMARTCOLS_2.25+0xd60c>
   21adc:	mov	w1, #0x2                   	// #2
   21ae0:	movk	w1, #0x8, lsl #16
   21ae4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21ae8:	add	x0, x0, #0xa48
   21aec:	bl	77d0 <open@plt>
   21af0:	mov	w21, w0
   21af4:	mov	w20, #0xffffffea            	// #-22
   21af8:	tbnz	w0, #31, 21b24 <scols_init_debug@@SMARTCOLS_2.25+0xd550>
   21afc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21b00:	ldr	w0, [x0, #2904]
   21b04:	tbnz	w0, #2, 21b7c <scols_init_debug@@SMARTCOLS_2.25+0xd5a8>
   21b08:	ldr	w2, [sp, #60]
   21b0c:	mov	x1, #0x4c80                	// #19584
   21b10:	mov	w0, w21
   21b14:	bl	8200 <ioctl@plt>
   21b18:	mov	w20, w0
   21b1c:	mov	w0, w21
   21b20:	bl	7a30 <close@plt>
   21b24:	mvn	w0, w20
   21b28:	lsr	w0, w0, #31
   21b2c:	ldrb	w1, [x19, #156]
   21b30:	bfi	w1, w0, #3, #1
   21b34:	strb	w1, [x19, #156]
   21b38:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21b3c:	ldr	w0, [x0, #2904]
   21b40:	tbnz	w0, #2, 21be8 <scols_init_debug@@SMARTCOLS_2.25+0xd614>
   21b44:	mov	w0, w20
   21b48:	ldp	x19, x20, [sp, #16]
   21b4c:	ldr	x21, [sp, #32]
   21b50:	ldp	x29, x30, [sp], #64
   21b54:	ret
   21b58:	add	x2, sp, #0x3c
   21b5c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21b60:	add	x1, x1, #0x158
   21b64:	mov	x0, x20
   21b68:	bl	7f50 <__isoc99_sscanf@plt>
   21b6c:	cmp	w0, #0x1
   21b70:	b.eq	21ad4 <scols_init_debug@@SMARTCOLS_2.25+0xd500>  // b.none
   21b74:	mov	w20, #0xffffffea            	// #-22
   21b78:	b	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xd564>
   21b7c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21b80:	ldr	x0, [x0, #4016]
   21b84:	ldr	x20, [x0]
   21b88:	bl	76f0 <getpid@plt>
   21b8c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21b90:	add	x4, x4, #0x950
   21b94:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21b98:	add	x3, x3, #0x930
   21b9c:	mov	w2, w0
   21ba0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21ba4:	add	x1, x1, #0x3c8
   21ba8:	mov	x0, x20
   21bac:	bl	81c0 <fprintf@plt>
   21bb0:	ldr	w2, [sp, #60]
   21bb4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21bb8:	add	x1, x1, #0x160
   21bbc:	mov	x0, x19
   21bc0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21bc4:	b	21b08 <scols_init_debug@@SMARTCOLS_2.25+0xd534>
   21bc8:	mov	w20, #0xffffffea            	// #-22
   21bcc:	b	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xd564>
   21bd0:	mov	w20, #0xffffffda            	// #-38
   21bd4:	b	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xd564>
   21bd8:	mov	w20, #0xffffffea            	// #-22
   21bdc:	b	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xd564>
   21be0:	mov	w20, #0xffffffea            	// #-22
   21be4:	b	21b38 <scols_init_debug@@SMARTCOLS_2.25+0xd564>
   21be8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21bec:	ldr	x0, [x0, #4016]
   21bf0:	ldr	x21, [x0]
   21bf4:	bl	76f0 <getpid@plt>
   21bf8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21bfc:	add	x4, x4, #0x950
   21c00:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21c04:	add	x3, x3, #0x930
   21c08:	mov	w2, w0
   21c0c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21c10:	add	x1, x1, #0x3c8
   21c14:	mov	x0, x21
   21c18:	bl	81c0 <fprintf@plt>
   21c1c:	mov	w2, w20
   21c20:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21c24:	add	x1, x1, #0x170
   21c28:	mov	x0, x19
   21c2c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21c30:	b	21b44 <scols_init_debug@@SMARTCOLS_2.25+0xd570>
   21c34:	stp	x29, x30, [sp, #-64]!
   21c38:	mov	x29, sp
   21c3c:	stp	x19, x20, [sp, #16]
   21c40:	mov	x19, x0
   21c44:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21c48:	ldr	w0, [x0, #2904]
   21c4c:	tbnz	w0, #2, 21c7c <scols_init_debug@@SMARTCOLS_2.25+0xd6a8>
   21c50:	ldr	w0, [x19, #152]
   21c54:	tbnz	w0, #8, 21cc8 <scols_init_debug@@SMARTCOLS_2.25+0xd6f4>
   21c58:	mov	w1, #0x1                   	// #1
   21c5c:	mov	x0, x19
   21c60:	bl	1f098 <scols_init_debug@@SMARTCOLS_2.25+0xaac4>
   21c64:	mov	w20, w0
   21c68:	cbz	w0, 21e28 <scols_init_debug@@SMARTCOLS_2.25+0xd854>
   21c6c:	mov	w0, w20
   21c70:	ldp	x19, x20, [sp, #16]
   21c74:	ldp	x29, x30, [sp], #64
   21c78:	ret
   21c7c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21c80:	ldr	x0, [x0, #4016]
   21c84:	ldr	x20, [x0]
   21c88:	bl	76f0 <getpid@plt>
   21c8c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21c90:	add	x4, x4, #0x950
   21c94:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21c98:	add	x3, x3, #0x930
   21c9c:	mov	w2, w0
   21ca0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21ca4:	add	x1, x1, #0x3c8
   21ca8:	mov	x0, x20
   21cac:	bl	81c0 <fprintf@plt>
   21cb0:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21cb4:	add	x1, x1, #0x188
   21cb8:	mov	x0, x19
   21cbc:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21cc0:	ldr	w0, [x19, #152]
   21cc4:	tbz	w0, #8, 21ef0 <scols_init_debug@@SMARTCOLS_2.25+0xd91c>
   21cc8:	str	x21, [sp, #32]
   21ccc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21cd0:	ldr	w0, [x0, #2904]
   21cd4:	tbnz	w0, #2, 21d1c <scols_init_debug@@SMARTCOLS_2.25+0xd748>
   21cd8:	mov	w1, #0x2                   	// #2
   21cdc:	movk	w1, #0x8, lsl #16
   21ce0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21ce4:	add	x0, x0, #0xa48
   21ce8:	bl	77d0 <open@plt>
   21cec:	mov	w21, w0
   21cf0:	tbz	w0, #31, 21d64 <scols_init_debug@@SMARTCOLS_2.25+0xd790>
   21cf4:	ldrb	w0, [x19, #156]
   21cf8:	and	w0, w0, #0xfffffff7
   21cfc:	strb	w0, [x19, #156]
   21d00:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21d04:	ldr	w0, [x0, #2904]
   21d08:	mov	w20, #0xffffffff            	// #-1
   21d0c:	tbnz	w0, #2, 21ea4 <scols_init_debug@@SMARTCOLS_2.25+0xd8d0>
   21d10:	tbnz	w20, #31, 21e9c <scols_init_debug@@SMARTCOLS_2.25+0xd8c8>
   21d14:	ldr	x21, [sp, #32]
   21d18:	b	21c6c <scols_init_debug@@SMARTCOLS_2.25+0xd698>
   21d1c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21d20:	ldr	x0, [x0, #4016]
   21d24:	ldr	x20, [x0]
   21d28:	bl	76f0 <getpid@plt>
   21d2c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21d30:	add	x4, x4, #0x950
   21d34:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21d38:	add	x3, x3, #0x930
   21d3c:	mov	w2, w0
   21d40:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21d44:	add	x1, x1, #0x3c8
   21d48:	mov	x0, x20
   21d4c:	bl	81c0 <fprintf@plt>
   21d50:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21d54:	add	x1, x1, #0x1a0
   21d58:	mov	x0, x19
   21d5c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21d60:	b	21cd8 <scols_init_debug@@SMARTCOLS_2.25+0xd704>
   21d64:	mov	x1, #0x4c82                	// #19586
   21d68:	bl	8200 <ioctl@plt>
   21d6c:	mov	w20, w0
   21d70:	tbz	w0, #31, 21df0 <scols_init_debug@@SMARTCOLS_2.25+0xd81c>
   21d74:	cmp	w20, #0x0
   21d78:	cset	w1, eq  // eq = none
   21d7c:	ldrb	w0, [x19, #156]
   21d80:	bfi	w0, w1, #3, #1
   21d84:	strb	w0, [x19, #156]
   21d88:	mov	w0, w21
   21d8c:	bl	7a30 <close@plt>
   21d90:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21d94:	ldr	w0, [x0, #2904]
   21d98:	tbz	w0, #2, 21d10 <scols_init_debug@@SMARTCOLS_2.25+0xd73c>
   21d9c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21da0:	ldr	x0, [x0, #4016]
   21da4:	ldr	x21, [x0]
   21da8:	bl	76f0 <getpid@plt>
   21dac:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21db0:	add	x4, x4, #0x950
   21db4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21db8:	add	x3, x3, #0x930
   21dbc:	mov	w2, w0
   21dc0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21dc4:	add	x1, x1, #0x3c8
   21dc8:	mov	x0, x21
   21dcc:	bl	81c0 <fprintf@plt>
   21dd0:	mov	w2, w20
   21dd4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21dd8:	add	x1, x1, #0x1b8
   21ddc:	mov	x0, x19
   21de0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21de4:	tbnz	w20, #31, 21e20 <scols_init_debug@@SMARTCOLS_2.25+0xd84c>
   21de8:	ldr	x21, [sp, #32]
   21dec:	b	21c6c <scols_init_debug@@SMARTCOLS_2.25+0xd698>
   21df0:	add	x0, sp, #0x30
   21df4:	mov	w3, w20
   21df8:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21dfc:	add	x2, x2, #0xc60
   21e00:	mov	x1, #0x10                  	// #16
   21e04:	mov	x20, x0
   21e08:	bl	7650 <snprintf@plt>
   21e0c:	mov	x1, x20
   21e10:	mov	x0, x19
   21e14:	bl	1f67c <scols_init_debug@@SMARTCOLS_2.25+0xb0a8>
   21e18:	mov	w20, w0
   21e1c:	b	21d74 <scols_init_debug@@SMARTCOLS_2.25+0xd7a0>
   21e20:	ldr	x21, [sp, #32]
   21e24:	b	21ef0 <scols_init_debug@@SMARTCOLS_2.25+0xd91c>
   21e28:	mov	x0, x19
   21e2c:	bl	1fb84 <scols_init_debug@@SMARTCOLS_2.25+0xb5b0>
   21e30:	mov	w20, w0
   21e34:	mov	x0, x19
   21e38:	bl	1f1a8 <scols_init_debug@@SMARTCOLS_2.25+0xabd4>
   21e3c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21e40:	ldr	w0, [x0, #2904]
   21e44:	tbz	w0, #2, 21c6c <scols_init_debug@@SMARTCOLS_2.25+0xd698>
   21e48:	str	x21, [sp, #32]
   21e4c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21e50:	ldr	x0, [x0, #4016]
   21e54:	ldr	x21, [x0]
   21e58:	bl	76f0 <getpid@plt>
   21e5c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21e60:	add	x4, x4, #0x950
   21e64:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21e68:	add	x3, x3, #0x930
   21e6c:	mov	w2, w0
   21e70:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21e74:	add	x1, x1, #0x3c8
   21e78:	mov	x0, x21
   21e7c:	bl	81c0 <fprintf@plt>
   21e80:	mov	w2, w20
   21e84:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21e88:	add	x1, x1, #0x1f0
   21e8c:	mov	x0, x19
   21e90:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21e94:	ldr	x21, [sp, #32]
   21e98:	b	21c6c <scols_init_debug@@SMARTCOLS_2.25+0xd698>
   21e9c:	ldr	x21, [sp, #32]
   21ea0:	b	21c58 <scols_init_debug@@SMARTCOLS_2.25+0xd684>
   21ea4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21ea8:	ldr	x0, [x0, #4016]
   21eac:	ldr	x20, [x0]
   21eb0:	bl	76f0 <getpid@plt>
   21eb4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21eb8:	add	x4, x4, #0x950
   21ebc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21ec0:	add	x3, x3, #0x930
   21ec4:	mov	w2, w0
   21ec8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21ecc:	add	x1, x1, #0x3c8
   21ed0:	mov	x0, x20
   21ed4:	bl	81c0 <fprintf@plt>
   21ed8:	mov	w2, #0xffffffff            	// #-1
   21edc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21ee0:	add	x1, x1, #0x1b8
   21ee4:	mov	x0, x19
   21ee8:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21eec:	ldr	x21, [sp, #32]
   21ef0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   21ef4:	ldr	w0, [x0, #2904]
   21ef8:	tbz	w0, #2, 21c58 <scols_init_debug@@SMARTCOLS_2.25+0xd684>
   21efc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   21f00:	ldr	x0, [x0, #4016]
   21f04:	ldr	x20, [x0]
   21f08:	bl	76f0 <getpid@plt>
   21f0c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21f10:	add	x4, x4, #0x950
   21f14:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   21f18:	add	x3, x3, #0x930
   21f1c:	mov	w2, w0
   21f20:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   21f24:	add	x1, x1, #0x3c8
   21f28:	mov	x0, x20
   21f2c:	bl	81c0 <fprintf@plt>
   21f30:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   21f34:	add	x1, x1, #0x1e0
   21f38:	mov	x0, x19
   21f3c:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   21f40:	b	21c58 <scols_init_debug@@SMARTCOLS_2.25+0xd684>
   21f44:	stp	x29, x30, [sp, #-496]!
   21f48:	mov	x29, sp
   21f4c:	stp	x19, x20, [sp, #16]
   21f50:	mov	w19, #0x0                   	// #0
   21f54:	cbz	x0, 21f78 <scols_init_debug@@SMARTCOLS_2.25+0xd9a4>
   21f58:	mov	x20, x0
   21f5c:	mov	w1, #0x0                   	// #0
   21f60:	add	x0, sp, #0x28
   21f64:	bl	1ebe0 <scols_init_debug@@SMARTCOLS_2.25+0xa60c>
   21f68:	mov	w19, w0
   21f6c:	cbz	w0, 21f88 <scols_init_debug@@SMARTCOLS_2.25+0xd9b4>
   21f70:	add	x0, sp, #0x28
   21f74:	bl	1f264 <scols_init_debug@@SMARTCOLS_2.25+0xac90>
   21f78:	mov	w0, w19
   21f7c:	ldp	x19, x20, [sp, #16]
   21f80:	ldp	x29, x30, [sp], #496
   21f84:	ret
   21f88:	mov	x1, x20
   21f8c:	add	x0, sp, #0x28
   21f90:	bl	1ea14 <scols_init_debug@@SMARTCOLS_2.25+0xa440>
   21f94:	mov	w19, w0
   21f98:	cbnz	w0, 21f70 <scols_init_debug@@SMARTCOLS_2.25+0xd99c>
   21f9c:	add	x0, sp, #0x28
   21fa0:	bl	2034c <scols_init_debug@@SMARTCOLS_2.25+0xbd78>
   21fa4:	mov	w19, w0
   21fa8:	b	21f70 <scols_init_debug@@SMARTCOLS_2.25+0xd99c>
   21fac:	stp	x29, x30, [sp, #-496]!
   21fb0:	mov	x29, sp
   21fb4:	stp	x19, x20, [sp, #16]
   21fb8:	mov	x19, x0
   21fbc:	cbz	x0, 2200c <scols_init_debug@@SMARTCOLS_2.25+0xda38>
   21fc0:	mov	w1, #0x0                   	// #0
   21fc4:	add	x0, sp, #0x28
   21fc8:	bl	1ebe0 <scols_init_debug@@SMARTCOLS_2.25+0xa60c>
   21fcc:	mov	x20, #0x0                   	// #0
   21fd0:	cbnz	w0, 21fec <scols_init_debug@@SMARTCOLS_2.25+0xda18>
   21fd4:	mov	x1, x19
   21fd8:	add	x0, sp, #0x28
   21fdc:	bl	1ea14 <scols_init_debug@@SMARTCOLS_2.25+0xa440>
   21fe0:	cbz	w0, 21ffc <scols_init_debug@@SMARTCOLS_2.25+0xda28>
   21fe4:	add	x0, sp, #0x28
   21fe8:	bl	1f264 <scols_init_debug@@SMARTCOLS_2.25+0xac90>
   21fec:	mov	x0, x20
   21ff0:	ldp	x19, x20, [sp, #16]
   21ff4:	ldp	x29, x30, [sp], #496
   21ff8:	ret
   21ffc:	add	x0, sp, #0x28
   22000:	bl	1f4c8 <scols_init_debug@@SMARTCOLS_2.25+0xaef4>
   22004:	mov	x20, x0
   22008:	b	21fe4 <scols_init_debug@@SMARTCOLS_2.25+0xda10>
   2200c:	mov	x20, x0
   22010:	b	21fec <scols_init_debug@@SMARTCOLS_2.25+0xda18>
   22014:	sub	sp, sp, #0x290
   22018:	stp	x29, x30, [sp]
   2201c:	mov	x29, sp
   22020:	stp	x19, x20, [sp, #16]
   22024:	cmp	x0, #0x0
   22028:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   2202c:	mov	w19, #0x0                   	// #0
   22030:	b.ne	22048 <scols_init_debug@@SMARTCOLS_2.25+0xda74>  // b.any
   22034:	mov	w0, w19
   22038:	ldp	x19, x20, [sp, #16]
   2203c:	ldp	x29, x30, [sp]
   22040:	add	sp, sp, #0x290
   22044:	ret
   22048:	stp	x21, x22, [sp, #32]
   2204c:	stp	x23, x24, [sp, #48]
   22050:	mov	x21, x0
   22054:	mov	x20, x1
   22058:	mov	x24, x2
   2205c:	mov	x23, x3
   22060:	mov	w22, w4
   22064:	mov	w1, #0x0                   	// #0
   22068:	add	x0, sp, #0xc8
   2206c:	bl	1ebe0 <scols_init_debug@@SMARTCOLS_2.25+0xa60c>
   22070:	mov	w19, w0
   22074:	cbz	w0, 22084 <scols_init_debug@@SMARTCOLS_2.25+0xdab0>
   22078:	ldp	x21, x22, [sp, #32]
   2207c:	ldp	x23, x24, [sp, #48]
   22080:	b	22034 <scols_init_debug@@SMARTCOLS_2.25+0xda60>
   22084:	mov	x1, x21
   22088:	add	x0, sp, #0xc8
   2208c:	bl	1ea14 <scols_init_debug@@SMARTCOLS_2.25+0xa440>
   22090:	mov	w19, w0
   22094:	cbnz	w0, 220e8 <scols_init_debug@@SMARTCOLS_2.25+0xdb14>
   22098:	add	x2, sp, #0x48
   2209c:	mov	x1, x20
   220a0:	mov	w0, #0x0                   	// #0
   220a4:	bl	80e0 <__xstat@plt>
   220a8:	cmp	w0, #0x0
   220ac:	add	x0, sp, #0xc8
   220b0:	mov	w5, w22
   220b4:	mov	x4, x23
   220b8:	mov	x3, x24
   220bc:	mov	x2, x20
   220c0:	add	x1, sp, #0x48
   220c4:	csel	x1, x1, xzr, eq  // eq = none
   220c8:	mov	x20, x0
   220cc:	bl	20490 <scols_init_debug@@SMARTCOLS_2.25+0xbebc>
   220d0:	mov	w19, w0
   220d4:	mov	x0, x20
   220d8:	bl	1f264 <scols_init_debug@@SMARTCOLS_2.25+0xac90>
   220dc:	ldp	x21, x22, [sp, #32]
   220e0:	ldp	x23, x24, [sp, #48]
   220e4:	b	22034 <scols_init_debug@@SMARTCOLS_2.25+0xda60>
   220e8:	ldp	x21, x22, [sp, #32]
   220ec:	ldp	x23, x24, [sp, #48]
   220f0:	b	22034 <scols_init_debug@@SMARTCOLS_2.25+0xda60>
   220f4:	stp	x29, x30, [sp, #-496]!
   220f8:	mov	x29, sp
   220fc:	stp	x19, x20, [sp, #16]
   22100:	cbz	x0, 22158 <scols_init_debug@@SMARTCOLS_2.25+0xdb84>
   22104:	mov	x20, x0
   22108:	mov	w1, #0x0                   	// #0
   2210c:	add	x0, sp, #0x28
   22110:	bl	1ebe0 <scols_init_debug@@SMARTCOLS_2.25+0xa60c>
   22114:	mov	w19, w0
   22118:	cbz	w0, 22134 <scols_init_debug@@SMARTCOLS_2.25+0xdb60>
   2211c:	add	x0, sp, #0x28
   22120:	bl	1f264 <scols_init_debug@@SMARTCOLS_2.25+0xac90>
   22124:	mov	w0, w19
   22128:	ldp	x19, x20, [sp, #16]
   2212c:	ldp	x29, x30, [sp], #496
   22130:	ret
   22134:	mov	x1, x20
   22138:	add	x0, sp, #0x28
   2213c:	bl	1ea14 <scols_init_debug@@SMARTCOLS_2.25+0xa440>
   22140:	mov	w19, w0
   22144:	cbnz	w0, 2211c <scols_init_debug@@SMARTCOLS_2.25+0xdb48>
   22148:	add	x0, sp, #0x28
   2214c:	bl	21984 <scols_init_debug@@SMARTCOLS_2.25+0xd3b0>
   22150:	mov	w19, w0
   22154:	b	2211c <scols_init_debug@@SMARTCOLS_2.25+0xdb48>
   22158:	mov	w19, #0xffffffea            	// #-22
   2215c:	b	22124 <scols_init_debug@@SMARTCOLS_2.25+0xdb50>
   22160:	stp	x29, x30, [sp, #-208]!
   22164:	mov	x29, sp
   22168:	stp	x19, x20, [sp, #16]
   2216c:	cbz	x1, 22214 <scols_init_debug@@SMARTCOLS_2.25+0xdc40>
   22170:	stp	x21, x22, [sp, #32]
   22174:	stp	x23, x24, [sp, #48]
   22178:	str	x25, [sp, #64]
   2217c:	mov	x20, x0
   22180:	mov	x21, x1
   22184:	mov	x22, x2
   22188:	mov	x23, x3
   2218c:	mov	w24, w4
   22190:	add	x2, sp, #0x50
   22194:	mov	w0, #0x0                   	// #0
   22198:	bl	80e0 <__xstat@plt>
   2219c:	mov	w25, w0
   221a0:	mov	w1, #0x2                   	// #2
   221a4:	mov	x0, x20
   221a8:	bl	1f098 <scols_init_debug@@SMARTCOLS_2.25+0xaac4>
   221ac:	mov	w19, w0
   221b0:	cbnz	w0, 2221c <scols_init_debug@@SMARTCOLS_2.25+0xdc48>
   221b4:	cmp	w25, #0x0
   221b8:	add	x25, sp, #0x50
   221bc:	csel	x25, x25, xzr, eq  // eq = none
   221c0:	mov	x0, x20
   221c4:	bl	1fb84 <scols_init_debug@@SMARTCOLS_2.25+0xb5b0>
   221c8:	mov	w19, w0
   221cc:	cbnz	w0, 221f0 <scols_init_debug@@SMARTCOLS_2.25+0xdc1c>
   221d0:	mov	w5, w24
   221d4:	mov	x4, x23
   221d8:	mov	x3, x22
   221dc:	mov	x2, x21
   221e0:	mov	x1, x25
   221e4:	mov	x0, x20
   221e8:	bl	20490 <scols_init_debug@@SMARTCOLS_2.25+0xbebc>
   221ec:	cbz	w0, 221c0 <scols_init_debug@@SMARTCOLS_2.25+0xdbec>
   221f0:	mov	x0, x20
   221f4:	bl	1f1a8 <scols_init_debug@@SMARTCOLS_2.25+0xabd4>
   221f8:	ldp	x21, x22, [sp, #32]
   221fc:	ldp	x23, x24, [sp, #48]
   22200:	ldr	x25, [sp, #64]
   22204:	mov	w0, w19
   22208:	ldp	x19, x20, [sp, #16]
   2220c:	ldp	x29, x30, [sp], #208
   22210:	ret
   22214:	mov	w19, #0xffffffea            	// #-22
   22218:	b	22204 <scols_init_debug@@SMARTCOLS_2.25+0xdc30>
   2221c:	ldp	x21, x22, [sp, #32]
   22220:	ldp	x23, x24, [sp, #48]
   22224:	ldr	x25, [sp, #64]
   22228:	b	22204 <scols_init_debug@@SMARTCOLS_2.25+0xdc30>
   2222c:	stp	x29, x30, [sp, #-256]!
   22230:	mov	x29, sp
   22234:	stp	x23, x24, [sp, #48]
   22238:	cbz	x1, 2261c <scols_init_debug@@SMARTCOLS_2.25+0xe048>
   2223c:	stp	x19, x20, [sp, #16]
   22240:	stp	x21, x22, [sp, #32]
   22244:	mov	x20, x0
   22248:	mov	x22, x1
   2224c:	mov	x23, x2
   22250:	mov	x21, x3
   22254:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   22258:	ldr	w0, [x0, #2904]
   2225c:	tbnz	w0, #2, 22390 <scols_init_debug@@SMARTCOLS_2.25+0xddbc>
   22260:	add	x2, sp, #0x80
   22264:	mov	x1, x22
   22268:	mov	w0, #0x0                   	// #0
   2226c:	bl	80e0 <__xstat@plt>
   22270:	mov	w19, w0
   22274:	mov	w1, #0x2                   	// #2
   22278:	mov	x0, x20
   2227c:	bl	1f098 <scols_init_debug@@SMARTCOLS_2.25+0xaac4>
   22280:	mov	w24, w0
   22284:	cbnz	w0, 22624 <scols_init_debug@@SMARTCOLS_2.25+0xe050>
   22288:	stp	x25, x26, [sp, #64]
   2228c:	stp	x27, x28, [sp, #80]
   22290:	cmp	w19, #0x0
   22294:	add	x25, sp, #0x80
   22298:	csel	x25, x25, xzr, eq  // eq = none
   2229c:	adrp	x26, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   222a0:	add	x26, x26, #0xb58
   222a4:	add	x27, sp, #0x78
   222a8:	add	x0, sp, #0x70
   222ac:	str	x0, [sp, #104]
   222b0:	add	x28, x23, x21
   222b4:	mov	x0, x20
   222b8:	bl	1fb84 <scols_init_debug@@SMARTCOLS_2.25+0xb5b0>
   222bc:	mov	w19, w0
   222c0:	cbnz	w0, 2243c <scols_init_debug@@SMARTCOLS_2.25+0xde68>
   222c4:	mov	w5, #0x0                   	// #0
   222c8:	mov	x4, x21
   222cc:	mov	x3, x23
   222d0:	mov	x2, x22
   222d4:	mov	x1, x25
   222d8:	mov	x0, x20
   222dc:	bl	20490 <scols_init_debug@@SMARTCOLS_2.25+0xbebc>
   222e0:	mov	w19, w0
   222e4:	cbz	w0, 222b4 <scols_init_debug@@SMARTCOLS_2.25+0xdce0>
   222e8:	tbnz	w0, #31, 2243c <scols_init_debug@@SMARTCOLS_2.25+0xde68>
   222ec:	ldr	w0, [x26]
   222f0:	tbnz	w0, #2, 223d8 <scols_init_debug@@SMARTCOLS_2.25+0xde04>
   222f4:	mov	x1, x27
   222f8:	mov	x0, x20
   222fc:	bl	1f594 <scols_init_debug@@SMARTCOLS_2.25+0xafc0>
   22300:	mov	w19, w0
   22304:	cbnz	w0, 22430 <scols_init_debug@@SMARTCOLS_2.25+0xde5c>
   22308:	ldr	x1, [sp, #104]
   2230c:	mov	x0, x20
   22310:	bl	1ff10 <scols_init_debug@@SMARTCOLS_2.25+0xb93c>
   22314:	mov	w19, w0
   22318:	cbnz	w0, 2249c <scols_init_debug@@SMARTCOLS_2.25+0xdec8>
   2231c:	ldr	x0, [sp, #112]
   22320:	cmp	x0, x21
   22324:	b.eq	224fc <scols_init_debug@@SMARTCOLS_2.25+0xdf28>  // b.none
   22328:	cbz	x0, 2233c <scols_init_debug@@SMARTCOLS_2.25+0xdd68>
   2232c:	ldr	x1, [sp, #120]
   22330:	add	x0, x0, x1
   22334:	cmp	x0, x23
   22338:	b.ls	222b4 <scols_init_debug@@SMARTCOLS_2.25+0xdce0>  // b.plast
   2233c:	cbz	x21, 2234c <scols_init_debug@@SMARTCOLS_2.25+0xdd78>
   22340:	ldr	x0, [sp, #120]
   22344:	cmp	x28, x0
   22348:	b.ls	222b4 <scols_init_debug@@SMARTCOLS_2.25+0xdce0>  // b.plast
   2234c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   22350:	ldr	w0, [x0, #2904]
   22354:	mov	w24, #0x1                   	// #1
   22358:	tbnz	w0, #2, 2256c <scols_init_debug@@SMARTCOLS_2.25+0xdf98>
   2235c:	mov	x0, x20
   22360:	bl	1f1a8 <scols_init_debug@@SMARTCOLS_2.25+0xabd4>
   22364:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   22368:	ldr	w0, [x0, #2904]
   2236c:	tbnz	w0, #2, 225c0 <scols_init_debug@@SMARTCOLS_2.25+0xdfec>
   22370:	ldp	x19, x20, [sp, #16]
   22374:	ldp	x21, x22, [sp, #32]
   22378:	ldp	x25, x26, [sp, #64]
   2237c:	ldp	x27, x28, [sp, #80]
   22380:	mov	w0, w24
   22384:	ldp	x23, x24, [sp, #48]
   22388:	ldp	x29, x30, [sp], #256
   2238c:	ret
   22390:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   22394:	ldr	x0, [x0, #4016]
   22398:	ldr	x19, [x0]
   2239c:	bl	76f0 <getpid@plt>
   223a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   223a4:	add	x4, x4, #0x950
   223a8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   223ac:	add	x3, x3, #0x930
   223b0:	mov	w2, w0
   223b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   223b8:	add	x1, x1, #0x3c8
   223bc:	mov	x0, x19
   223c0:	bl	81c0 <fprintf@plt>
   223c4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   223c8:	add	x1, x1, #0x210
   223cc:	mov	x0, x20
   223d0:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   223d4:	b	22260 <scols_init_debug@@SMARTCOLS_2.25+0xdc8c>
   223d8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   223dc:	ldr	x0, [x0, #4016]
   223e0:	ldr	x19, [x0]
   223e4:	bl	76f0 <getpid@plt>
   223e8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   223ec:	add	x4, x4, #0x950
   223f0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   223f4:	add	x3, x3, #0x930
   223f8:	mov	w2, w0
   223fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   22400:	add	x1, x1, #0x3c8
   22404:	mov	x0, x19
   22408:	bl	81c0 <fprintf@plt>
   2240c:	mov	x0, x20
   22410:	bl	1ef94 <scols_init_debug@@SMARTCOLS_2.25+0xa9c0>
   22414:	mov	x3, x22
   22418:	mov	x2, x0
   2241c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   22420:	add	x1, x1, #0x228
   22424:	mov	x0, x20
   22428:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   2242c:	b	222f4 <scols_init_debug@@SMARTCOLS_2.25+0xdd20>
   22430:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   22434:	ldr	w0, [x0, #2904]
   22438:	tbnz	w0, #2, 22448 <scols_init_debug@@SMARTCOLS_2.25+0xde74>
   2243c:	cmp	w19, #0x1
   22440:	csel	w24, w24, w19, eq  // eq = none
   22444:	b	2235c <scols_init_debug@@SMARTCOLS_2.25+0xdd88>
   22448:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   2244c:	ldr	x0, [x0, #4016]
   22450:	ldr	x21, [x0]
   22454:	bl	76f0 <getpid@plt>
   22458:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2245c:	add	x4, x4, #0x950
   22460:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   22464:	add	x3, x3, #0x930
   22468:	mov	w2, w0
   2246c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   22470:	add	x1, x1, #0x3c8
   22474:	mov	x0, x21
   22478:	bl	81c0 <fprintf@plt>
   2247c:	mov	x0, x20
   22480:	bl	1ef94 <scols_init_debug@@SMARTCOLS_2.25+0xa9c0>
   22484:	mov	x2, x0
   22488:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2248c:	add	x1, x1, #0x240
   22490:	mov	x0, x20
   22494:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   22498:	b	2243c <scols_init_debug@@SMARTCOLS_2.25+0xde68>
   2249c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   224a0:	ldr	w0, [x0, #2904]
   224a4:	tbz	w0, #2, 2243c <scols_init_debug@@SMARTCOLS_2.25+0xde68>
   224a8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   224ac:	ldr	x0, [x0, #4016]
   224b0:	ldr	x21, [x0]
   224b4:	bl	76f0 <getpid@plt>
   224b8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   224bc:	add	x4, x4, #0x950
   224c0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   224c4:	add	x3, x3, #0x930
   224c8:	mov	w2, w0
   224cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   224d0:	add	x1, x1, #0x3c8
   224d4:	mov	x0, x21
   224d8:	bl	81c0 <fprintf@plt>
   224dc:	mov	x0, x20
   224e0:	bl	1ef94 <scols_init_debug@@SMARTCOLS_2.25+0xa9c0>
   224e4:	mov	x2, x0
   224e8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   224ec:	add	x1, x1, #0x268
   224f0:	mov	x0, x20
   224f4:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   224f8:	b	2243c <scols_init_debug@@SMARTCOLS_2.25+0xde68>
   224fc:	ldr	x1, [sp, #120]
   22500:	cmp	x1, x23
   22504:	b.ne	22328 <scols_init_debug@@SMARTCOLS_2.25+0xdd54>  // b.any
   22508:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   2250c:	ldr	w0, [x0, #2904]
   22510:	mov	w24, #0x2                   	// #2
   22514:	tbz	w0, #2, 2235c <scols_init_debug@@SMARTCOLS_2.25+0xdd88>
   22518:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   2251c:	ldr	x0, [x0, #4016]
   22520:	ldr	x19, [x0]
   22524:	bl	76f0 <getpid@plt>
   22528:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2252c:	add	x4, x4, #0x950
   22530:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   22534:	add	x3, x3, #0x930
   22538:	mov	w2, w0
   2253c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   22540:	add	x1, x1, #0x3c8
   22544:	mov	x0, x19
   22548:	bl	81c0 <fprintf@plt>
   2254c:	mov	x0, x20
   22550:	bl	1ef94 <scols_init_debug@@SMARTCOLS_2.25+0xa9c0>
   22554:	mov	x2, x0
   22558:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2255c:	add	x1, x1, #0x290
   22560:	mov	x0, x20
   22564:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   22568:	b	2235c <scols_init_debug@@SMARTCOLS_2.25+0xdd88>
   2256c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   22570:	ldr	x0, [x0, #4016]
   22574:	ldr	x19, [x0]
   22578:	bl	76f0 <getpid@plt>
   2257c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   22580:	add	x4, x4, #0x950
   22584:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   22588:	add	x3, x3, #0x930
   2258c:	mov	w2, w0
   22590:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   22594:	add	x1, x1, #0x3c8
   22598:	mov	x0, x19
   2259c:	bl	81c0 <fprintf@plt>
   225a0:	mov	x0, x20
   225a4:	bl	1ef94 <scols_init_debug@@SMARTCOLS_2.25+0xa9c0>
   225a8:	mov	x2, x0
   225ac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   225b0:	add	x1, x1, #0x2b8
   225b4:	mov	x0, x20
   225b8:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   225bc:	b	2235c <scols_init_debug@@SMARTCOLS_2.25+0xdd88>
   225c0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   225c4:	ldr	x0, [x0, #4016]
   225c8:	ldr	x19, [x0]
   225cc:	bl	76f0 <getpid@plt>
   225d0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   225d4:	add	x4, x4, #0x950
   225d8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   225dc:	add	x3, x3, #0x930
   225e0:	mov	w2, w0
   225e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   225e8:	add	x1, x1, #0x3c8
   225ec:	mov	x0, x19
   225f0:	bl	81c0 <fprintf@plt>
   225f4:	mov	w2, w24
   225f8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   225fc:	add	x1, x1, #0x2d8
   22600:	mov	x0, x20
   22604:	bl	1e530 <scols_init_debug@@SMARTCOLS_2.25+0x9f5c>
   22608:	ldp	x19, x20, [sp, #16]
   2260c:	ldp	x21, x22, [sp, #32]
   22610:	ldp	x25, x26, [sp, #64]
   22614:	ldp	x27, x28, [sp, #80]
   22618:	b	22380 <scols_init_debug@@SMARTCOLS_2.25+0xddac>
   2261c:	mov	w24, #0xffffffea            	// #-22
   22620:	b	22380 <scols_init_debug@@SMARTCOLS_2.25+0xddac>
   22624:	ldp	x19, x20, [sp, #16]
   22628:	ldp	x21, x22, [sp, #32]
   2262c:	b	22380 <scols_init_debug@@SMARTCOLS_2.25+0xddac>
   22630:	sub	sp, sp, #0x210
   22634:	stp	x29, x30, [sp]
   22638:	mov	x29, sp
   2263c:	stp	x19, x20, [sp, #16]
   22640:	str	x23, [sp, #48]
   22644:	mov	x19, x0
   22648:	cbz	x0, 226c0 <scols_init_debug@@SMARTCOLS_2.25+0xe0ec>
   2264c:	stp	x21, x22, [sp, #32]
   22650:	mov	x20, x1
   22654:	mov	x21, x2
   22658:	mov	w22, w3
   2265c:	mov	w1, #0x0                   	// #0
   22660:	add	x0, sp, #0x48
   22664:	bl	1ebe0 <scols_init_debug@@SMARTCOLS_2.25+0xa60c>
   22668:	mov	x23, #0x0                   	// #0
   2266c:	cbnz	w0, 226c8 <scols_init_debug@@SMARTCOLS_2.25+0xe0f4>
   22670:	mov	w4, w22
   22674:	mov	x3, x21
   22678:	mov	x2, x20
   2267c:	mov	x1, x19
   22680:	add	x0, sp, #0x48
   22684:	bl	22160 <scols_init_debug@@SMARTCOLS_2.25+0xdb8c>
   22688:	cbz	w0, 226b0 <scols_init_debug@@SMARTCOLS_2.25+0xe0dc>
   2268c:	add	x0, sp, #0x48
   22690:	bl	1f264 <scols_init_debug@@SMARTCOLS_2.25+0xac90>
   22694:	ldp	x21, x22, [sp, #32]
   22698:	mov	x0, x23
   2269c:	ldp	x19, x20, [sp, #16]
   226a0:	ldr	x23, [sp, #48]
   226a4:	ldp	x29, x30, [sp]
   226a8:	add	sp, sp, #0x210
   226ac:	ret
   226b0:	add	x0, sp, #0x48
   226b4:	bl	1ef60 <scols_init_debug@@SMARTCOLS_2.25+0xa98c>
   226b8:	mov	x23, x0
   226bc:	b	2268c <scols_init_debug@@SMARTCOLS_2.25+0xe0b8>
   226c0:	mov	x23, x0
   226c4:	b	22698 <scols_init_debug@@SMARTCOLS_2.25+0xe0c4>
   226c8:	ldp	x21, x22, [sp, #32]
   226cc:	b	22698 <scols_init_debug@@SMARTCOLS_2.25+0xe0c4>
   226d0:	sub	sp, sp, #0x210
   226d4:	stp	x29, x30, [sp]
   226d8:	mov	x29, sp
   226dc:	stp	x19, x20, [sp, #16]
   226e0:	cbz	x0, 227d4 <scols_init_debug@@SMARTCOLS_2.25+0xe200>
   226e4:	stp	x21, x22, [sp, #32]
   226e8:	str	x23, [sp, #48]
   226ec:	mov	x22, x0
   226f0:	mov	x23, x1
   226f4:	mov	w1, #0x0                   	// #0
   226f8:	add	x0, sp, #0x48
   226fc:	bl	1ebe0 <scols_init_debug@@SMARTCOLS_2.25+0xa60c>
   22700:	mov	w20, w0
   22704:	cbz	w0, 22724 <scols_init_debug@@SMARTCOLS_2.25+0xe150>
   22708:	ldp	x21, x22, [sp, #32]
   2270c:	ldr	x23, [sp, #48]
   22710:	mov	w0, w20
   22714:	ldp	x19, x20, [sp, #16]
   22718:	ldp	x29, x30, [sp]
   2271c:	add	sp, sp, #0x210
   22720:	ret
   22724:	mov	w1, #0x2                   	// #2
   22728:	add	x0, sp, #0x48
   2272c:	bl	1f098 <scols_init_debug@@SMARTCOLS_2.25+0xaac4>
   22730:	mov	w20, w0
   22734:	cbnz	w0, 227dc <scols_init_debug@@SMARTCOLS_2.25+0xe208>
   22738:	add	x21, sp, #0x48
   2273c:	b	22748 <scols_init_debug@@SMARTCOLS_2.25+0xe174>
   22740:	mov	x0, x19
   22744:	bl	7c20 <free@plt>
   22748:	mov	x0, x21
   2274c:	bl	1fb84 <scols_init_debug@@SMARTCOLS_2.25+0xb5b0>
   22750:	cbnz	w0, 2279c <scols_init_debug@@SMARTCOLS_2.25+0xe1c8>
   22754:	mov	x0, x21
   22758:	bl	1f4c8 <scols_init_debug@@SMARTCOLS_2.25+0xaef4>
   2275c:	mov	x19, x0
   22760:	cbz	x0, 22740 <scols_init_debug@@SMARTCOLS_2.25+0xe16c>
   22764:	mov	x1, x22
   22768:	bl	7b80 <strcmp@plt>
   2276c:	cbnz	w0, 22740 <scols_init_debug@@SMARTCOLS_2.25+0xe16c>
   22770:	mov	x0, x19
   22774:	bl	7c20 <free@plt>
   22778:	cmp	x23, #0x0
   2277c:	ccmp	w20, #0x0, #0x0, ne  // ne = any
   22780:	b.eq	2278c <scols_init_debug@@SMARTCOLS_2.25+0xe1b8>  // b.none
   22784:	add	w20, w20, #0x1
   22788:	b	22748 <scols_init_debug@@SMARTCOLS_2.25+0xe174>
   2278c:	mov	x0, x21
   22790:	bl	1ef60 <scols_init_debug@@SMARTCOLS_2.25+0xa98c>
   22794:	str	x0, [x23]
   22798:	b	22784 <scols_init_debug@@SMARTCOLS_2.25+0xe1b0>
   2279c:	add	x0, sp, #0x48
   227a0:	bl	1f264 <scols_init_debug@@SMARTCOLS_2.25+0xac90>
   227a4:	cmp	x23, #0x0
   227a8:	ccmp	w20, #0x1, #0x4, ne  // ne = any
   227ac:	b.gt	227bc <scols_init_debug@@SMARTCOLS_2.25+0xe1e8>
   227b0:	ldp	x21, x22, [sp, #32]
   227b4:	ldr	x23, [sp, #48]
   227b8:	b	22710 <scols_init_debug@@SMARTCOLS_2.25+0xe13c>
   227bc:	ldr	x0, [x23]
   227c0:	bl	7c20 <free@plt>
   227c4:	str	xzr, [x23]
   227c8:	ldp	x21, x22, [sp, #32]
   227cc:	ldr	x23, [sp, #48]
   227d0:	b	22710 <scols_init_debug@@SMARTCOLS_2.25+0xe13c>
   227d4:	mov	w20, #0xffffffff            	// #-1
   227d8:	b	22710 <scols_init_debug@@SMARTCOLS_2.25+0xe13c>
   227dc:	mov	w20, #0xffffffff            	// #-1
   227e0:	ldp	x21, x22, [sp, #32]
   227e4:	ldr	x23, [sp, #48]
   227e8:	b	22710 <scols_init_debug@@SMARTCOLS_2.25+0xe13c>
   227ec:	stp	x29, x30, [sp, #-160]!
   227f0:	mov	x29, sp
   227f4:	stp	x19, x20, [sp, #16]
   227f8:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   227fc:	add	x0, x0, #0x388
   22800:	ldp	x2, x3, [x0]
   22804:	stp	x2, x3, [sp, #48]
   22808:	ldp	x2, x3, [x0, #16]
   2280c:	stp	x2, x3, [sp, #64]
   22810:	ldp	x2, x3, [x0, #32]
   22814:	stp	x2, x3, [sp, #80]
   22818:	ldp	x2, x3, [x0, #48]
   2281c:	stp	x2, x3, [sp, #96]
   22820:	ldp	x2, x3, [x0, #64]
   22824:	stp	x2, x3, [sp, #112]
   22828:	ldp	x2, x3, [x0, #80]
   2282c:	stp	x2, x3, [sp, #128]
   22830:	ldr	x1, [x0, #96]
   22834:	str	x1, [sp, #144]
   22838:	ldur	x0, [x0, #102]
   2283c:	stur	x0, [sp, #150]
   22840:	mov	w0, #0x1                   	// #1
   22844:	str	w0, [sp, #44]
   22848:	mov	w2, #0x0                   	// #0
   2284c:	mov	w1, #0x801                 	// #2049
   22850:	movk	w1, #0x8, lsl #16
   22854:	bl	7da0 <socket@plt>
   22858:	mov	w19, w0
   2285c:	tbnz	w0, #31, 228a8 <scols_init_debug@@SMARTCOLS_2.25+0xe2d4>
   22860:	mov	w4, #0x4                   	// #4
   22864:	add	x3, sp, #0x2c
   22868:	mov	w2, #0x10                  	// #16
   2286c:	mov	w1, #0x1                   	// #1
   22870:	bl	7780 <setsockopt@plt>
   22874:	tbnz	w0, #31, 228c4 <scols_init_debug@@SMARTCOLS_2.25+0xe2f0>
   22878:	add	x20, sp, #0x30
   2287c:	add	x0, sp, #0x33
   22880:	bl	7380 <strlen@plt>
   22884:	add	w2, w0, #0x3
   22888:	mov	x1, x20
   2288c:	mov	w0, w19
   22890:	bl	7d00 <connect@plt>
   22894:	tbnz	w0, #31, 228ec <scols_init_debug@@SMARTCOLS_2.25+0xe318>
   22898:	mov	w0, w19
   2289c:	ldp	x19, x20, [sp, #16]
   228a0:	ldp	x29, x30, [sp], #160
   228a4:	ret
   228a8:	mov	w2, #0x5                   	// #5
   228ac:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   228b0:	add	x1, x1, #0x2f8
   228b4:	mov	x0, #0x0                   	// #0
   228b8:	bl	7f10 <dcgettext@plt>
   228bc:	bl	7e30 <warnx@plt>
   228c0:	b	22898 <scols_init_debug@@SMARTCOLS_2.25+0xe2c4>
   228c4:	mov	w2, #0x5                   	// #5
   228c8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   228cc:	add	x1, x1, #0x310
   228d0:	mov	x0, #0x0                   	// #0
   228d4:	bl	7f10 <dcgettext@plt>
   228d8:	bl	7e30 <warnx@plt>
   228dc:	mov	w0, w19
   228e0:	bl	7a30 <close@plt>
   228e4:	mov	w19, #0xffffffff            	// #-1
   228e8:	b	22898 <scols_init_debug@@SMARTCOLS_2.25+0xe2c4>
   228ec:	bl	80a0 <__errno_location@plt>
   228f0:	ldr	w0, [x0]
   228f4:	cmp	w0, #0x6f
   228f8:	b.ne	2290c <scols_init_debug@@SMARTCOLS_2.25+0xe338>  // b.any
   228fc:	mov	w0, w19
   22900:	bl	7a30 <close@plt>
   22904:	mov	w19, #0xffffffff            	// #-1
   22908:	b	22898 <scols_init_debug@@SMARTCOLS_2.25+0xe2c4>
   2290c:	mov	w2, #0x5                   	// #5
   22910:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   22914:	add	x1, x1, #0x338
   22918:	mov	x0, #0x0                   	// #0
   2291c:	bl	7f10 <dcgettext@plt>
   22920:	bl	7e30 <warnx@plt>
   22924:	b	228fc <scols_init_debug@@SMARTCOLS_2.25+0xe328>
   22928:	stp	x29, x30, [sp, #-400]!
   2292c:	mov	x29, sp
   22930:	stp	x19, x20, [sp, #16]
   22934:	mov	w19, w0
   22938:	add	x20, sp, #0xe8
   2293c:	add	x0, sp, #0xf0
   22940:	bl	7840 <sigemptyset@plt>
   22944:	mov	x0, #0x1                   	// #1
   22948:	str	x0, [sp, #232]
   2294c:	mov	w0, #0x10000000            	// #268435456
   22950:	str	w0, [sp, #368]
   22954:	add	x2, sp, #0x50
   22958:	mov	x1, x20
   2295c:	mov	w0, #0xd                   	// #13
   22960:	bl	7a40 <sigaction@plt>
   22964:	strb	wzr, [sp, #385]
   22968:	cmp	w19, #0x50
   2296c:	b.eq	229a8 <scols_init_debug@@SMARTCOLS_2.25+0xe3d4>  // b.none
   22970:	cmp	w19, #0x51
   22974:	b.eq	22a68 <scols_init_debug@@SMARTCOLS_2.25+0xe494>  // b.none
   22978:	mov	w0, #0x0                   	// #0
   2297c:	cmp	w19, #0x3f
   22980:	b.eq	229d4 <scols_init_debug@@SMARTCOLS_2.25+0xe400>  // b.none
   22984:	mov	w2, #0x5                   	// #5
   22988:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2298c:	add	x1, x1, #0x358
   22990:	mov	x0, #0x0                   	// #0
   22994:	bl	7f10 <dcgettext@plt>
   22998:	mov	w1, w19
   2299c:	bl	7e30 <warnx@plt>
   229a0:	mov	w0, #0x0                   	// #0
   229a4:	b	229d4 <scols_init_debug@@SMARTCOLS_2.25+0xe400>
   229a8:	bl	227ec <scols_init_debug@@SMARTCOLS_2.25+0xe218>
   229ac:	mov	w19, w0
   229b0:	tbz	w0, #31, 229e0 <scols_init_debug@@SMARTCOLS_2.25+0xe40c>
   229b4:	strb	wzr, [sp, #392]
   229b8:	mov	x2, #0x0                   	// #0
   229bc:	add	x1, sp, #0x50
   229c0:	mov	w0, #0xd                   	// #13
   229c4:	bl	7a40 <sigaction@plt>
   229c8:	ldrb	w0, [sp, #392]
   229cc:	cmp	w0, #0x6
   229d0:	cset	w0, eq  // eq = none
   229d4:	ldp	x19, x20, [sp, #16]
   229d8:	ldp	x29, x30, [sp], #400
   229dc:	ret
   229e0:	stp	x21, x22, [sp, #32]
   229e4:	stp	x23, x24, [sp, #48]
   229e8:	mov	w0, #0x50                  	// #80
   229ec:	strb	w0, [sp, #384]
   229f0:	bl	80a0 <__errno_location@plt>
   229f4:	mov	x21, x0
   229f8:	mov	x20, #0x2                   	// #2
   229fc:	add	x22, sp, #0x180
   22a00:	mov	x24, #0xb280                	// #45696
   22a04:	movk	x24, #0xee6, lsl #16
   22a08:	add	x23, sp, #0x40
   22a0c:	b	22a30 <scols_init_debug@@SMARTCOLS_2.25+0xe45c>
   22a10:	ldr	w0, [x21]
   22a14:	cmp	w0, #0x4
   22a18:	ccmp	w0, #0xb, #0x4, ne  // ne = any
   22a1c:	b.ne	22b94 <scols_init_debug@@SMARTCOLS_2.25+0xe5c0>  // b.any
   22a20:	ldr	w0, [x21]
   22a24:	cmp	w0, #0xb
   22a28:	b.eq	22c1c <scols_init_debug@@SMARTCOLS_2.25+0xe648>  // b.none
   22a2c:	cbz	x20, 22b94 <scols_init_debug@@SMARTCOLS_2.25+0xe5c0>
   22a30:	str	wzr, [x21]
   22a34:	mov	x2, x20
   22a38:	mov	x1, x22
   22a3c:	mov	w0, w19
   22a40:	bl	7aa0 <write@plt>
   22a44:	cmp	x0, #0x0
   22a48:	b.le	22a10 <scols_init_debug@@SMARTCOLS_2.25+0xe43c>
   22a4c:	subs	x20, x20, x0
   22a50:	b.eq	22c10 <scols_init_debug@@SMARTCOLS_2.25+0xe63c>  // b.none
   22a54:	add	x22, x22, x0
   22a58:	ldr	w0, [x21]
   22a5c:	cmp	w0, #0xb
   22a60:	b.ne	22a30 <scols_init_debug@@SMARTCOLS_2.25+0xe45c>  // b.any
   22a64:	b	22c1c <scols_init_debug@@SMARTCOLS_2.25+0xe648>
   22a68:	bl	227ec <scols_init_debug@@SMARTCOLS_2.25+0xe218>
   22a6c:	mov	w19, w0
   22a70:	tbnz	w0, #31, 229b4 <scols_init_debug@@SMARTCOLS_2.25+0xe3e0>
   22a74:	stp	x21, x22, [sp, #32]
   22a78:	stp	x23, x24, [sp, #48]
   22a7c:	mov	w0, #0x51                  	// #81
   22a80:	strb	w0, [sp, #384]
   22a84:	bl	80a0 <__errno_location@plt>
   22a88:	mov	x21, x0
   22a8c:	mov	x20, #0x2                   	// #2
   22a90:	add	x22, sp, #0x180
   22a94:	mov	x24, #0xb280                	// #45696
   22a98:	movk	x24, #0xee6, lsl #16
   22a9c:	add	x23, sp, #0x40
   22aa0:	b	22ac4 <scols_init_debug@@SMARTCOLS_2.25+0xe4f0>
   22aa4:	ldr	w0, [x21]
   22aa8:	cmp	w0, #0x4
   22aac:	ccmp	w0, #0xb, #0x4, ne  // ne = any
   22ab0:	b.ne	22b94 <scols_init_debug@@SMARTCOLS_2.25+0xe5c0>  // b.any
   22ab4:	ldr	w0, [x21]
   22ab8:	cmp	w0, #0xb
   22abc:	b.eq	22bf8 <scols_init_debug@@SMARTCOLS_2.25+0xe624>  // b.none
   22ac0:	cbz	x20, 22b94 <scols_init_debug@@SMARTCOLS_2.25+0xe5c0>
   22ac4:	str	wzr, [x21]
   22ac8:	mov	x2, x20
   22acc:	mov	x1, x22
   22ad0:	mov	w0, w19
   22ad4:	bl	7aa0 <write@plt>
   22ad8:	cmp	x0, #0x0
   22adc:	b.le	22aa4 <scols_init_debug@@SMARTCOLS_2.25+0xe4d0>
   22ae0:	subs	x20, x20, x0
   22ae4:	b.eq	22bec <scols_init_debug@@SMARTCOLS_2.25+0xe618>  // b.none
   22ae8:	add	x22, x22, x0
   22aec:	ldr	w0, [x21]
   22af0:	cmp	w0, #0xb
   22af4:	b.ne	22ac4 <scols_init_debug@@SMARTCOLS_2.25+0xe4f0>  // b.any
   22af8:	b	22bf8 <scols_init_debug@@SMARTCOLS_2.25+0xe624>
   22afc:	cmp	w0, #0x1
   22b00:	b.ne	22bd8 <scols_init_debug@@SMARTCOLS_2.25+0xe604>  // b.any
   22b04:	ldrh	w0, [sp, #70]
   22b08:	tst	x0, #0x3
   22b0c:	b.eq	22bd8 <scols_init_debug@@SMARTCOLS_2.25+0xe604>  // b.none
   22b10:	strh	wzr, [sp, #392]
   22b14:	mov	w22, #0x0                   	// #0
   22b18:	mov	x20, #0x2                   	// #2
   22b1c:	add	x21, sp, #0x188
   22b20:	mov	x24, #0xb280                	// #45696
   22b24:	movk	x24, #0xee6, lsl #16
   22b28:	add	x23, sp, #0x40
   22b2c:	b	22b6c <scols_init_debug@@SMARTCOLS_2.25+0xe598>
   22b30:	tbz	x0, #63, 22bd8 <scols_init_debug@@SMARTCOLS_2.25+0xe604>
   22b34:	bl	80a0 <__errno_location@plt>
   22b38:	ldr	w0, [x0]
   22b3c:	cmp	w0, #0xb
   22b40:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   22b44:	b.ne	22bd8 <scols_init_debug@@SMARTCOLS_2.25+0xe604>  // b.any
   22b48:	cmp	w22, #0x4
   22b4c:	b.gt	22bd8 <scols_init_debug@@SMARTCOLS_2.25+0xe604>
   22b50:	add	w22, w22, #0x1
   22b54:	str	xzr, [sp, #64]
   22b58:	str	x24, [sp, #72]
   22b5c:	mov	x1, #0x0                   	// #0
   22b60:	mov	x0, x23
   22b64:	bl	7ca0 <nanosleep@plt>
   22b68:	cbz	x20, 22bd8 <scols_init_debug@@SMARTCOLS_2.25+0xe604>
   22b6c:	mov	x2, x20
   22b70:	mov	x1, x21
   22b74:	mov	w0, w19
   22b78:	bl	7e40 <read@plt>
   22b7c:	cmp	x0, #0x0
   22b80:	b.le	22b30 <scols_init_debug@@SMARTCOLS_2.25+0xe55c>
   22b84:	sub	x20, x20, x0
   22b88:	add	x21, x21, x0
   22b8c:	mov	w22, #0x0                   	// #0
   22b90:	b	22b68 <scols_init_debug@@SMARTCOLS_2.25+0xe594>
   22b94:	strb	wzr, [sp, #392]
   22b98:	str	w19, [sp, #64]
   22b9c:	mov	w0, #0x3                   	// #3
   22ba0:	strh	w0, [sp, #68]
   22ba4:	strh	wzr, [sp, #70]
   22ba8:	add	x22, sp, #0x40
   22bac:	mov	w21, #0x3e8                 	// #1000
   22bb0:	mov	x20, #0x1                   	// #1
   22bb4:	mov	w2, w21
   22bb8:	mov	x1, x20
   22bbc:	mov	x0, x22
   22bc0:	bl	77f0 <poll@plt>
   22bc4:	tbz	w0, #31, 22afc <scols_init_debug@@SMARTCOLS_2.25+0xe528>
   22bc8:	bl	80a0 <__errno_location@plt>
   22bcc:	ldr	w0, [x0]
   22bd0:	cmp	w0, #0x4
   22bd4:	b.eq	22bb4 <scols_init_debug@@SMARTCOLS_2.25+0xe5e0>  // b.none
   22bd8:	mov	w0, w19
   22bdc:	bl	7a30 <close@plt>
   22be0:	ldp	x21, x22, [sp, #32]
   22be4:	ldp	x23, x24, [sp, #48]
   22be8:	b	229b8 <scols_init_debug@@SMARTCOLS_2.25+0xe3e4>
   22bec:	ldr	w0, [x21]
   22bf0:	cmp	w0, #0xb
   22bf4:	b.ne	22b94 <scols_init_debug@@SMARTCOLS_2.25+0xe5c0>  // b.any
   22bf8:	str	xzr, [sp, #64]
   22bfc:	str	x24, [sp, #72]
   22c00:	mov	x1, #0x0                   	// #0
   22c04:	mov	x0, x23
   22c08:	bl	7ca0 <nanosleep@plt>
   22c0c:	b	22ac0 <scols_init_debug@@SMARTCOLS_2.25+0xe4ec>
   22c10:	ldr	w0, [x21]
   22c14:	cmp	w0, #0xb
   22c18:	b.ne	22b94 <scols_init_debug@@SMARTCOLS_2.25+0xe5c0>  // b.any
   22c1c:	str	xzr, [sp, #64]
   22c20:	str	x24, [sp, #72]
   22c24:	mov	x1, #0x0                   	// #0
   22c28:	mov	x0, x23
   22c2c:	bl	7ca0 <nanosleep@plt>
   22c30:	b	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xe458>
   22c34:	stp	x29, x30, [sp, #-64]!
   22c38:	mov	x29, sp
   22c3c:	stp	x19, x20, [sp, #16]
   22c40:	stp	x21, x22, [sp, #32]
   22c44:	str	x23, [sp, #48]
   22c48:	mov	x19, x0
   22c4c:	mov	x22, x1
   22c50:	mov	x23, x2
   22c54:	bl	80a0 <__errno_location@plt>
   22c58:	str	wzr, [x0]
   22c5c:	cbz	x19, 22cc8 <scols_init_debug@@SMARTCOLS_2.25+0xe6f4>
   22c60:	mov	x20, x0
   22c64:	ldrsb	w21, [x19]
   22c68:	cbz	w21, 22cd0 <scols_init_debug@@SMARTCOLS_2.25+0xe6fc>
   22c6c:	bl	7bb0 <__ctype_b_loc@plt>
   22c70:	sxtb	x21, w21
   22c74:	ldr	x0, [x0]
   22c78:	ldrh	w0, [x0, x21, lsl #1]
   22c7c:	tbz	w0, #11, 22cd8 <scols_init_debug@@SMARTCOLS_2.25+0xe704>
   22c80:	mov	w2, #0xa                   	// #10
   22c84:	mov	x1, x22
   22c88:	mov	x0, x19
   22c8c:	bl	7370 <strtoul@plt>
   22c90:	str	w0, [x23]
   22c94:	ldr	w0, [x20]
   22c98:	cbnz	w0, 22cc0 <scols_init_debug@@SMARTCOLS_2.25+0xe6ec>
   22c9c:	ldr	x1, [x22]
   22ca0:	cmp	x1, x19
   22ca4:	mov	w1, #0xffffffea            	// #-22
   22ca8:	csel	w0, w0, w1, ne  // ne = any
   22cac:	ldp	x19, x20, [sp, #16]
   22cb0:	ldp	x21, x22, [sp, #32]
   22cb4:	ldr	x23, [sp, #48]
   22cb8:	ldp	x29, x30, [sp], #64
   22cbc:	ret
   22cc0:	neg	w0, w0
   22cc4:	b	22cac <scols_init_debug@@SMARTCOLS_2.25+0xe6d8>
   22cc8:	mov	w0, #0xffffffea            	// #-22
   22ccc:	b	22cac <scols_init_debug@@SMARTCOLS_2.25+0xe6d8>
   22cd0:	mov	w0, #0xffffffea            	// #-22
   22cd4:	b	22cac <scols_init_debug@@SMARTCOLS_2.25+0xe6d8>
   22cd8:	mov	w0, #0xffffffea            	// #-22
   22cdc:	b	22cac <scols_init_debug@@SMARTCOLS_2.25+0xe6d8>
   22ce0:	cbz	x0, 22d00 <scols_init_debug@@SMARTCOLS_2.25+0xe72c>
   22ce4:	stp	x29, x30, [sp, #-16]!
   22ce8:	mov	x29, sp
   22cec:	bl	7d30 <strchr@plt>
   22cf0:	cbz	x0, 22cf8 <scols_init_debug@@SMARTCOLS_2.25+0xe724>
   22cf4:	add	x0, x0, #0x1
   22cf8:	ldp	x29, x30, [sp], #16
   22cfc:	ret
   22d00:	ret
   22d04:	stp	x29, x30, [sp, #-48]!
   22d08:	mov	x29, sp
   22d0c:	stp	x19, x20, [sp, #16]
   22d10:	str	x21, [sp, #32]
   22d14:	mov	x21, x1
   22d18:	mov	x20, x2
   22d1c:	sxtw	x19, w0
   22d20:	mov	x0, x19
   22d24:	bl	7a50 <__sched_cpualloc@plt>
   22d28:	cbz	x0, 22d50 <scols_init_debug@@SMARTCOLS_2.25+0xe77c>
   22d2c:	cbz	x21, 22d40 <scols_init_debug@@SMARTCOLS_2.25+0xe76c>
   22d30:	add	x1, x19, #0x3f
   22d34:	lsr	x1, x1, #6
   22d38:	lsl	x1, x1, #3
   22d3c:	str	x1, [x21]
   22d40:	cbz	x20, 22d50 <scols_init_debug@@SMARTCOLS_2.25+0xe77c>
   22d44:	add	x19, x19, #0x3f
   22d48:	and	x19, x19, #0xffffffffffffffc0
   22d4c:	str	x19, [x20]
   22d50:	ldp	x19, x20, [sp, #16]
   22d54:	ldr	x21, [sp, #32]
   22d58:	ldp	x29, x30, [sp], #48
   22d5c:	ret
   22d60:	stp	x29, x30, [sp, #-16]!
   22d64:	mov	x29, sp
   22d68:	bl	73a0 <__sched_cpufree@plt>
   22d6c:	ldp	x29, x30, [sp], #16
   22d70:	ret
   22d74:	stp	x29, x30, [sp, #-80]!
   22d78:	mov	x29, sp
   22d7c:	mov	x2, #0x0                   	// #0
   22d80:	add	x1, sp, #0x48
   22d84:	mov	w0, #0x800                 	// #2048
   22d88:	bl	22d04 <scols_init_debug@@SMARTCOLS_2.25+0xe730>
   22d8c:	cbz	x0, 22e48 <scols_init_debug@@SMARTCOLS_2.25+0xe874>
   22d90:	stp	x19, x20, [sp, #16]
   22d94:	stp	x21, x22, [sp, #32]
   22d98:	stp	x23, x24, [sp, #48]
   22d9c:	mov	x19, x0
   22da0:	mov	w20, #0x800                 	// #2048
   22da4:	mov	x21, #0x7b                  	// #123
   22da8:	mov	w22, #0xfffff               	// #1048575
   22dac:	add	x23, sp, #0x48
   22db0:	ldr	x2, [sp, #72]
   22db4:	mov	w1, #0x0                   	// #0
   22db8:	mov	x0, x19
   22dbc:	bl	78b0 <memset@plt>
   22dc0:	mov	x3, x19
   22dc4:	ldr	x2, [sp, #72]
   22dc8:	mov	w1, #0x0                   	// #0
   22dcc:	mov	x0, x21
   22dd0:	bl	8150 <syscall@plt>
   22dd4:	mov	w24, w0
   22dd8:	tbz	w0, #31, 22e28 <scols_init_debug@@SMARTCOLS_2.25+0xe854>
   22ddc:	bl	80a0 <__errno_location@plt>
   22de0:	ldr	w1, [x0]
   22de4:	cmp	w1, #0x16
   22de8:	ccmp	w20, w22, #0x0, eq  // eq = none
   22dec:	b.gt	22e28 <scols_init_debug@@SMARTCOLS_2.25+0xe854>
   22df0:	mov	x0, x19
   22df4:	bl	22d60 <scols_init_debug@@SMARTCOLS_2.25+0xe78c>
   22df8:	lsl	w20, w20, #1
   22dfc:	mov	x2, #0x0                   	// #0
   22e00:	mov	x1, x23
   22e04:	mov	w0, w20
   22e08:	bl	22d04 <scols_init_debug@@SMARTCOLS_2.25+0xe730>
   22e0c:	mov	x19, x0
   22e10:	cbnz	x0, 22db0 <scols_init_debug@@SMARTCOLS_2.25+0xe7dc>
   22e14:	mov	w0, #0xffffffff            	// #-1
   22e18:	ldp	x19, x20, [sp, #16]
   22e1c:	ldp	x21, x22, [sp, #32]
   22e20:	ldp	x23, x24, [sp, #48]
   22e24:	b	22e40 <scols_init_debug@@SMARTCOLS_2.25+0xe86c>
   22e28:	mov	x0, x19
   22e2c:	bl	22d60 <scols_init_debug@@SMARTCOLS_2.25+0xe78c>
   22e30:	lsl	w0, w24, #3
   22e34:	ldp	x19, x20, [sp, #16]
   22e38:	ldp	x21, x22, [sp, #32]
   22e3c:	ldp	x23, x24, [sp, #48]
   22e40:	ldp	x29, x30, [sp], #80
   22e44:	ret
   22e48:	mov	w0, #0xffffffff            	// #-1
   22e4c:	b	22e40 <scols_init_debug@@SMARTCOLS_2.25+0xe86c>
   22e50:	stp	x29, x30, [sp, #-112]!
   22e54:	mov	x29, sp
   22e58:	stp	x25, x26, [sp, #64]
   22e5c:	str	x0, [sp, #104]
   22e60:	cmp	xzr, x3, lsl #3
   22e64:	b.eq	22fd8 <scols_init_debug@@SMARTCOLS_2.25+0xea04>  // b.none
   22e68:	stp	x19, x20, [sp, #16]
   22e6c:	stp	x21, x22, [sp, #32]
   22e70:	stp	x23, x24, [sp, #48]
   22e74:	stp	x27, x28, [sp, #80]
   22e78:	mov	x24, x1
   22e7c:	mov	x23, x2
   22e80:	mov	x20, x3
   22e84:	lsl	x21, x3, #3
   22e88:	mov	x25, x0
   22e8c:	mov	w1, #0x0                   	// #0
   22e90:	mov	x19, #0x0                   	// #0
   22e94:	mov	w28, #0x1                   	// #1
   22e98:	adrp	x27, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   22e9c:	add	x27, x27, #0x3f8
   22ea0:	adrp	x26, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   22ea4:	add	x26, x26, #0x410
   22ea8:	b	22f00 <scols_init_debug@@SMARTCOLS_2.25+0xe92c>
   22eac:	cbz	x3, 22f74 <scols_init_debug@@SMARTCOLS_2.25+0xe9a0>
   22eb0:	cmp	x3, #0x1
   22eb4:	b.eq	22f8c <scols_init_debug@@SMARTCOLS_2.25+0xe9b8>  // b.none
   22eb8:	add	x22, x3, x19
   22ebc:	mov	x4, x22
   22ec0:	mov	x3, x19
   22ec4:	mov	x2, x26
   22ec8:	mov	x1, x24
   22ecc:	mov	x0, x25
   22ed0:	bl	7650 <snprintf@plt>
   22ed4:	mov	x19, x22
   22ed8:	tbnz	w0, #31, 22fe4 <scols_init_debug@@SMARTCOLS_2.25+0xea10>
   22edc:	sxtw	x1, w0
   22ee0:	cmp	x24, w0, sxtw
   22ee4:	b.ls	22ffc <scols_init_debug@@SMARTCOLS_2.25+0xea28>  // b.plast
   22ee8:	add	x25, x25, x1
   22eec:	sub	x24, x24, x1
   22ef0:	mov	w1, w28
   22ef4:	add	x19, x19, #0x1
   22ef8:	cmp	x21, x19
   22efc:	b.ls	22fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe9dc>  // b.plast
   22f00:	cmp	x20, x19, lsr #3
   22f04:	b.ls	22ef4 <scols_init_debug@@SMARTCOLS_2.25+0xe920>  // b.plast
   22f08:	mov	x2, x23
   22f0c:	lsr	x0, x19, #6
   22f10:	ldr	x0, [x23, x0, lsl #3]
   22f14:	lsr	x0, x0, x19
   22f18:	tbz	w0, #0, 22ef4 <scols_init_debug@@SMARTCOLS_2.25+0xe920>
   22f1c:	add	x22, x19, #0x1
   22f20:	cmp	x21, x22
   22f24:	b.ls	22f74 <scols_init_debug@@SMARTCOLS_2.25+0xe9a0>  // b.plast
   22f28:	cmp	x20, x22, lsr #3
   22f2c:	b.ls	22f74 <scols_init_debug@@SMARTCOLS_2.25+0xe9a0>  // b.plast
   22f30:	lsr	x0, x22, #6
   22f34:	ldr	x0, [x23, x0, lsl #3]
   22f38:	lsr	x0, x0, x22
   22f3c:	tbz	w0, #0, 22f74 <scols_init_debug@@SMARTCOLS_2.25+0xe9a0>
   22f40:	add	x0, x19, #0x2
   22f44:	mvn	x4, x19
   22f48:	add	x3, x4, x0
   22f4c:	cmp	x0, x21
   22f50:	b.eq	22eac <scols_init_debug@@SMARTCOLS_2.25+0xe8d8>  // b.none
   22f54:	cmp	x20, x0, lsr #3
   22f58:	b.ls	22eac <scols_init_debug@@SMARTCOLS_2.25+0xe8d8>  // b.plast
   22f5c:	lsr	x1, x0, #6
   22f60:	ldr	x1, [x2, x1, lsl #3]
   22f64:	lsr	x1, x1, x0
   22f68:	add	x0, x0, #0x1
   22f6c:	tbnz	w1, #0, 22f48 <scols_init_debug@@SMARTCOLS_2.25+0xe974>
   22f70:	b	22eac <scols_init_debug@@SMARTCOLS_2.25+0xe8d8>
   22f74:	mov	x3, x19
   22f78:	mov	x2, x27
   22f7c:	mov	x1, x24
   22f80:	mov	x0, x25
   22f84:	bl	7650 <snprintf@plt>
   22f88:	b	22ed8 <scols_init_debug@@SMARTCOLS_2.25+0xe904>
   22f8c:	mov	x4, x22
   22f90:	mov	x3, x19
   22f94:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   22f98:	add	x2, x2, #0x400
   22f9c:	mov	x1, x24
   22fa0:	mov	x0, x25
   22fa4:	bl	7650 <snprintf@plt>
   22fa8:	mov	x19, x22
   22fac:	b	22ed8 <scols_init_debug@@SMARTCOLS_2.25+0xe904>
   22fb0:	ldp	x19, x20, [sp, #16]
   22fb4:	ldp	x21, x22, [sp, #32]
   22fb8:	ldp	x23, x24, [sp, #48]
   22fbc:	ldp	x27, x28, [sp, #80]
   22fc0:	sub	x25, x25, w1, sxtw
   22fc4:	strb	wzr, [x25]
   22fc8:	ldr	x0, [sp, #104]
   22fcc:	ldp	x25, x26, [sp, #64]
   22fd0:	ldp	x29, x30, [sp], #112
   22fd4:	ret
   22fd8:	ldr	x25, [sp, #104]
   22fdc:	mov	w1, #0x0                   	// #0
   22fe0:	b	22fc0 <scols_init_debug@@SMARTCOLS_2.25+0xe9ec>
   22fe4:	mov	x0, #0x0                   	// #0
   22fe8:	ldp	x19, x20, [sp, #16]
   22fec:	ldp	x21, x22, [sp, #32]
   22ff0:	ldp	x23, x24, [sp, #48]
   22ff4:	ldp	x27, x28, [sp, #80]
   22ff8:	b	22fcc <scols_init_debug@@SMARTCOLS_2.25+0xe9f8>
   22ffc:	mov	x0, #0x0                   	// #0
   23000:	ldp	x19, x20, [sp, #16]
   23004:	ldp	x21, x22, [sp, #32]
   23008:	ldp	x23, x24, [sp, #48]
   2300c:	ldp	x27, x28, [sp, #80]
   23010:	b	22fcc <scols_init_debug@@SMARTCOLS_2.25+0xe9f8>
   23014:	mov	x10, x0
   23018:	lsl	w6, w3, #3
   2301c:	subs	w6, w6, #0x4
   23020:	b.mi	2304c <scols_init_debug@@SMARTCOLS_2.25+0xea78>  // b.first
   23024:	mov	x12, x1
   23028:	cbz	x1, 2304c <scols_init_debug@@SMARTCOLS_2.25+0xea78>
   2302c:	sxtw	x4, w6
   23030:	mov	x5, x0
   23034:	mov	x0, #0x0                   	// #0
   23038:	mov	w11, #0x0                   	// #0
   2303c:	b	2308c <scols_init_debug@@SMARTCOLS_2.25+0xeab8>
   23040:	strb	wzr, [x5]
   23044:	cbz	x0, 23054 <scols_init_debug@@SMARTCOLS_2.25+0xea80>
   23048:	ret
   2304c:	strb	wzr, [x10]
   23050:	mov	x5, x10
   23054:	sub	x0, x5, #0x1
   23058:	b	23048 <scols_init_debug@@SMARTCOLS_2.25+0xea74>
   2305c:	cmp	x0, #0x0
   23060:	mov	w8, w1
   23064:	ccmp	w1, #0x0, #0x4, eq  // eq = none
   23068:	csel	x0, x5, x0, ne  // ne = any
   2306c:	add	w7, w8, #0x30
   23070:	strb	w7, [x5], #1
   23074:	subs	w6, w6, #0x4
   23078:	b.mi	23040 <scols_init_debug@@SMARTCOLS_2.25+0xea6c>  // b.first
   2307c:	sub	x4, x4, #0x4
   23080:	sub	x1, x5, x10
   23084:	cmp	x1, x12
   23088:	b.eq	23040 <scols_init_debug@@SMARTCOLS_2.25+0xea6c>  // b.none
   2308c:	mov	w1, w11
   23090:	cmp	x3, x4, lsr #3
   23094:	b.ls	230a8 <scols_init_debug@@SMARTCOLS_2.25+0xead4>  // b.plast
   23098:	lsr	x1, x4, #6
   2309c:	ldr	x1, [x2, x1, lsl #3]
   230a0:	lsr	x1, x1, x4
   230a4:	and	w1, w1, #0x1
   230a8:	add	x7, x4, #0x1
   230ac:	cmp	x3, x7, lsr #3
   230b0:	b.ls	230d4 <scols_init_debug@@SMARTCOLS_2.25+0xeb00>  // b.plast
   230b4:	lsr	x7, x7, #6
   230b8:	add	w8, w4, #0x1
   230bc:	ldr	x7, [x2, x7, lsl #3]
   230c0:	lsr	x8, x7, x8
   230c4:	orr	w7, w1, #0x2
   230c8:	sxtb	w7, w7
   230cc:	tst	x8, #0x1
   230d0:	csel	w1, w7, w1, ne  // ne = any
   230d4:	add	x7, x4, #0x2
   230d8:	cmp	x3, x7, lsr #3
   230dc:	b.ls	23100 <scols_init_debug@@SMARTCOLS_2.25+0xeb2c>  // b.plast
   230e0:	lsr	x7, x7, #6
   230e4:	add	w8, w4, #0x2
   230e8:	ldr	x7, [x2, x7, lsl #3]
   230ec:	lsr	x8, x7, x8
   230f0:	orr	w7, w1, #0x4
   230f4:	sxtb	w7, w7
   230f8:	tst	x8, #0x1
   230fc:	csel	w1, w7, w1, ne  // ne = any
   23100:	add	x7, x4, #0x3
   23104:	cmp	x3, x7, lsr #3
   23108:	b.ls	2305c <scols_init_debug@@SMARTCOLS_2.25+0xea88>  // b.plast
   2310c:	lsr	x7, x7, #6
   23110:	add	w9, w4, #0x3
   23114:	ldr	x8, [x2, x7, lsl #3]
   23118:	lsr	x7, x8, x9
   2311c:	tbz	w7, #0, 2305c <scols_init_debug@@SMARTCOLS_2.25+0xea88>
   23120:	orr	w1, w1, #0x8
   23124:	sxtb	w1, w1
   23128:	cmp	x0, #0x0
   2312c:	csel	x0, x0, x5, ne  // ne = any
   23130:	mov	w8, w1
   23134:	add	w7, w1, #0x57
   23138:	cmp	w1, #0x9
   2313c:	b.hi	23070 <scols_init_debug@@SMARTCOLS_2.25+0xea9c>  // b.pmore
   23140:	b	2306c <scols_init_debug@@SMARTCOLS_2.25+0xea98>
   23144:	stp	x29, x30, [sp, #-80]!
   23148:	mov	x29, sp
   2314c:	stp	x19, x20, [sp, #16]
   23150:	stp	x21, x22, [sp, #32]
   23154:	stp	x23, x24, [sp, #48]
   23158:	mov	x24, x0
   2315c:	mov	x22, x1
   23160:	mov	x23, x2
   23164:	bl	7380 <strlen@plt>
   23168:	sxtw	x20, w0
   2316c:	sub	x20, x20, #0x1
   23170:	add	x20, x24, x20
   23174:	cmp	w0, #0x1
   23178:	b.le	2319c <scols_init_debug@@SMARTCOLS_2.25+0xebc8>
   2317c:	mov	x2, #0x2                   	// #2
   23180:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23184:	add	x1, x1, #0x420
   23188:	mov	x0, x24
   2318c:	bl	7b50 <memcmp@plt>
   23190:	add	x1, x24, #0x2
   23194:	cmp	w0, #0x0
   23198:	csel	x24, x1, x24, eq  // eq = none
   2319c:	mov	x2, x23
   231a0:	mov	w1, #0x0                   	// #0
   231a4:	mov	x0, x22
   231a8:	bl	78b0 <memset@plt>
   231ac:	cmp	x24, x20
   231b0:	b.hi	232e8 <scols_init_debug@@SMARTCOLS_2.25+0xed14>  // b.pmore
   231b4:	str	x25, [sp, #64]
   231b8:	mov	x21, #0x0                   	// #0
   231bc:	mov	x25, #0x1                   	// #1
   231c0:	b	231f0 <scols_init_debug@@SMARTCOLS_2.25+0xec1c>
   231c4:	mov	w3, w0
   231c8:	sxtb	w0, w0
   231cc:	cmn	w0, #0x1
   231d0:	b.ne	23230 <scols_init_debug@@SMARTCOLS_2.25+0xec5c>  // b.any
   231d4:	mov	w0, #0xffffffff            	// #-1
   231d8:	ldr	x25, [sp, #64]
   231dc:	b	232d4 <scols_init_debug@@SMARTCOLS_2.25+0xed00>
   231e0:	sub	x20, x20, #0x1
   231e4:	add	x21, x21, #0x4
   231e8:	cmp	x24, x20
   231ec:	b.hi	232cc <scols_init_debug@@SMARTCOLS_2.25+0xecf8>  // b.pmore
   231f0:	ldrsb	w0, [x20]
   231f4:	cmp	w0, #0x2c
   231f8:	cset	x0, eq  // eq = none
   231fc:	sub	x20, x20, x0
   23200:	ldrsb	w19, [x20]
   23204:	sub	w0, w19, #0x30
   23208:	cmp	w0, #0x9
   2320c:	b.ls	231c4 <scols_init_debug@@SMARTCOLS_2.25+0xebf0>  // b.plast
   23210:	bl	7640 <__ctype_tolower_loc@plt>
   23214:	sxtb	x3, w19
   23218:	ldr	x0, [x0]
   2321c:	ldr	w3, [x0, x3, lsl #2]
   23220:	sub	w0, w3, #0x61
   23224:	cmp	w0, #0x5
   23228:	b.hi	232f0 <scols_init_debug@@SMARTCOLS_2.25+0xed1c>  // b.pmore
   2322c:	sub	w3, w3, #0x57
   23230:	tbz	w3, #0, 23250 <scols_init_debug@@SMARTCOLS_2.25+0xec7c>
   23234:	cmp	x23, x21, lsr #3
   23238:	b.ls	23250 <scols_init_debug@@SMARTCOLS_2.25+0xec7c>  // b.plast
   2323c:	lsr	x2, x21, #6
   23240:	lsl	x0, x25, x21
   23244:	ldr	x1, [x22, x2, lsl #3]
   23248:	orr	x0, x1, x0
   2324c:	str	x0, [x22, x2, lsl #3]
   23250:	tbz	w3, #1, 23278 <scols_init_debug@@SMARTCOLS_2.25+0xeca4>
   23254:	add	w1, w21, #0x1
   23258:	sxtw	x0, w1
   2325c:	cmp	x23, x0, lsr #3
   23260:	b.ls	23278 <scols_init_debug@@SMARTCOLS_2.25+0xeca4>  // b.plast
   23264:	lsr	x0, x0, #6
   23268:	lsl	x1, x25, x1
   2326c:	ldr	x2, [x22, x0, lsl #3]
   23270:	orr	x1, x2, x1
   23274:	str	x1, [x22, x0, lsl #3]
   23278:	tbz	w3, #2, 232a0 <scols_init_debug@@SMARTCOLS_2.25+0xeccc>
   2327c:	add	w1, w21, #0x2
   23280:	sxtw	x0, w1
   23284:	cmp	x23, x0, lsr #3
   23288:	b.ls	232a0 <scols_init_debug@@SMARTCOLS_2.25+0xeccc>  // b.plast
   2328c:	lsr	x0, x0, #6
   23290:	lsl	x1, x25, x1
   23294:	ldr	x2, [x22, x0, lsl #3]
   23298:	orr	x1, x2, x1
   2329c:	str	x1, [x22, x0, lsl #3]
   232a0:	tbz	w3, #3, 231e0 <scols_init_debug@@SMARTCOLS_2.25+0xec0c>
   232a4:	add	w1, w21, #0x3
   232a8:	sxtw	x0, w1
   232ac:	cmp	x23, x0, lsr #3
   232b0:	b.ls	231e0 <scols_init_debug@@SMARTCOLS_2.25+0xec0c>  // b.plast
   232b4:	lsr	x0, x0, #6
   232b8:	lsl	x1, x25, x1
   232bc:	ldr	x2, [x22, x0, lsl #3]
   232c0:	orr	x1, x2, x1
   232c4:	str	x1, [x22, x0, lsl #3]
   232c8:	b	231e0 <scols_init_debug@@SMARTCOLS_2.25+0xec0c>
   232cc:	mov	w0, #0x0                   	// #0
   232d0:	ldr	x25, [sp, #64]
   232d4:	ldp	x19, x20, [sp, #16]
   232d8:	ldp	x21, x22, [sp, #32]
   232dc:	ldp	x23, x24, [sp, #48]
   232e0:	ldp	x29, x30, [sp], #80
   232e4:	ret
   232e8:	mov	w0, #0x0                   	// #0
   232ec:	b	232d4 <scols_init_debug@@SMARTCOLS_2.25+0xed00>
   232f0:	mov	w0, #0xffffffff            	// #-1
   232f4:	ldr	x25, [sp, #64]
   232f8:	b	232d4 <scols_init_debug@@SMARTCOLS_2.25+0xed00>
   232fc:	stp	x29, x30, [sp, #-160]!
   23300:	mov	x29, sp
   23304:	stp	x19, x20, [sp, #16]
   23308:	stp	x21, x22, [sp, #32]
   2330c:	stp	x23, x24, [sp, #48]
   23310:	stp	x25, x26, [sp, #64]
   23314:	stp	x27, x28, [sp, #80]
   23318:	mov	x19, x0
   2331c:	mov	x21, x1
   23320:	mov	x20, x2
   23324:	mov	w22, w3
   23328:	lsl	x23, x2, #3
   2332c:	str	xzr, [sp, #152]
   23330:	mov	w1, #0x0                   	// #0
   23334:	mov	x0, x21
   23338:	bl	78b0 <memset@plt>
   2333c:	mov	w26, #0x2c                  	// #44
   23340:	add	x0, sp, #0x8c
   23344:	str	x0, [sp, #104]
   23348:	add	x27, sp, #0x98
   2334c:	add	x0, sp, #0x90
   23350:	str	x0, [sp, #112]
   23354:	add	x0, sp, #0x94
   23358:	str	x0, [sp, #120]
   2335c:	b	2343c <scols_init_debug@@SMARTCOLS_2.25+0xee68>
   23360:	ldr	x2, [sp, #112]
   23364:	mov	x1, x27
   23368:	mov	x0, x24
   2336c:	bl	22c34 <scols_init_debug@@SMARTCOLS_2.25+0xe660>
   23370:	cbnz	w0, 234c8 <scols_init_debug@@SMARTCOLS_2.25+0xeef4>
   23374:	ldr	x0, [sp, #152]
   23378:	cbz	x0, 2339c <scols_init_debug@@SMARTCOLS_2.25+0xedc8>
   2337c:	ldrsb	w1, [x0]
   23380:	cbz	w1, 2339c <scols_init_debug@@SMARTCOLS_2.25+0xedc8>
   23384:	mov	w1, #0x3a                  	// #58
   23388:	bl	22ce0 <scols_init_debug@@SMARTCOLS_2.25+0xe70c>
   2338c:	cbz	x0, 2339c <scols_init_debug@@SMARTCOLS_2.25+0xedc8>
   23390:	cmp	w28, #0x0
   23394:	ccmp	x25, x0, #0x2, eq  // eq = none
   23398:	b.hi	233b4 <scols_init_debug@@SMARTCOLS_2.25+0xede0>  // b.pmore
   2339c:	ldr	w19, [sp, #140]
   233a0:	ldr	w3, [sp, #144]
   233a4:	cmp	w19, w3
   233a8:	b.ls	234b4 <scols_init_debug@@SMARTCOLS_2.25+0xeee0>  // b.plast
   233ac:	mov	w0, #0x1                   	// #1
   233b0:	b	2341c <scols_init_debug@@SMARTCOLS_2.25+0xee48>
   233b4:	ldr	x2, [sp, #120]
   233b8:	mov	x1, x27
   233bc:	bl	22c34 <scols_init_debug@@SMARTCOLS_2.25+0xe660>
   233c0:	cbnz	w0, 234d0 <scols_init_debug@@SMARTCOLS_2.25+0xeefc>
   233c4:	ldr	w0, [sp, #148]
   233c8:	cbnz	w0, 2339c <scols_init_debug@@SMARTCOLS_2.25+0xedc8>
   233cc:	mov	w0, #0x1                   	// #1
   233d0:	b	2341c <scols_init_debug@@SMARTCOLS_2.25+0xee48>
   233d4:	mov	w3, w19
   233d8:	b	234b4 <scols_init_debug@@SMARTCOLS_2.25+0xeee0>
   233dc:	mov	w0, w19
   233e0:	lsr	w1, w19, #3
   233e4:	cmp	x1, x20
   233e8:	b.cs	23400 <scols_init_debug@@SMARTCOLS_2.25+0xee2c>  // b.hs, b.nlast
   233ec:	lsr	x0, x0, #6
   233f0:	lsl	x1, x5, x19
   233f4:	ldr	x2, [x21, x0, lsl #3]
   233f8:	orr	x1, x2, x1
   233fc:	str	x1, [x21, x0, lsl #3]
   23400:	add	w19, w19, w4
   23404:	cmp	w19, w3
   23408:	b.hi	23438 <scols_init_debug@@SMARTCOLS_2.25+0xee64>  // b.pmore
   2340c:	cbz	w22, 233dc <scols_init_debug@@SMARTCOLS_2.25+0xee08>
   23410:	cmp	x23, w19, uxtw
   23414:	b.hi	233dc <scols_init_debug@@SMARTCOLS_2.25+0xee08>  // b.pmore
   23418:	mov	w0, #0x2                   	// #2
   2341c:	ldp	x19, x20, [sp, #16]
   23420:	ldp	x21, x22, [sp, #32]
   23424:	ldp	x23, x24, [sp, #48]
   23428:	ldp	x25, x26, [sp, #64]
   2342c:	ldp	x27, x28, [sp, #80]
   23430:	ldp	x29, x30, [sp], #160
   23434:	ret
   23438:	ldr	x19, [sp, #96]
   2343c:	mov	w1, w26
   23440:	mov	x0, x19
   23444:	bl	22ce0 <scols_init_debug@@SMARTCOLS_2.25+0xe70c>
   23448:	str	x0, [sp, #96]
   2344c:	cbz	x19, 234d8 <scols_init_debug@@SMARTCOLS_2.25+0xef04>
   23450:	ldr	x2, [sp, #104]
   23454:	mov	x1, x27
   23458:	mov	x0, x19
   2345c:	bl	22c34 <scols_init_debug@@SMARTCOLS_2.25+0xe660>
   23460:	cbnz	w0, 234c0 <scols_init_debug@@SMARTCOLS_2.25+0xeeec>
   23464:	ldr	w19, [sp, #140]
   23468:	str	w19, [sp, #144]
   2346c:	mov	w0, #0x1                   	// #1
   23470:	str	w0, [sp, #148]
   23474:	ldr	x25, [sp, #152]
   23478:	mov	w1, #0x2d                  	// #45
   2347c:	mov	x0, x25
   23480:	bl	22ce0 <scols_init_debug@@SMARTCOLS_2.25+0xe70c>
   23484:	mov	x24, x0
   23488:	cbz	x0, 233d4 <scols_init_debug@@SMARTCOLS_2.25+0xee00>
   2348c:	mov	w1, w26
   23490:	mov	x0, x25
   23494:	bl	22ce0 <scols_init_debug@@SMARTCOLS_2.25+0xe70c>
   23498:	mov	x25, x0
   2349c:	cmp	x0, #0x0
   234a0:	cset	w28, eq  // eq = none
   234a4:	cmp	w28, #0x0
   234a8:	mov	w3, w19
   234ac:	ccmp	x24, x0, #0x0, eq  // eq = none
   234b0:	b.cc	23360 <scols_init_debug@@SMARTCOLS_2.25+0xed8c>  // b.lo, b.ul, b.last
   234b4:	ldr	w4, [sp, #148]
   234b8:	mov	x5, #0x1                   	// #1
   234bc:	b	2340c <scols_init_debug@@SMARTCOLS_2.25+0xee38>
   234c0:	mov	w0, #0x1                   	// #1
   234c4:	b	2341c <scols_init_debug@@SMARTCOLS_2.25+0xee48>
   234c8:	mov	w0, #0x1                   	// #1
   234cc:	b	2341c <scols_init_debug@@SMARTCOLS_2.25+0xee48>
   234d0:	mov	w0, #0x1                   	// #1
   234d4:	b	2341c <scols_init_debug@@SMARTCOLS_2.25+0xee48>
   234d8:	ldr	x1, [sp, #152]
   234dc:	mov	w0, #0x0                   	// #0
   234e0:	cbz	x1, 2341c <scols_init_debug@@SMARTCOLS_2.25+0xee48>
   234e4:	ldrsb	w0, [x1]
   234e8:	cmp	w0, #0x0
   234ec:	cset	w0, ne  // ne = any
   234f0:	b	2341c <scols_init_debug@@SMARTCOLS_2.25+0xee48>
   234f4:	stp	x29, x30, [sp, #-272]!
   234f8:	mov	x29, sp
   234fc:	stp	x19, x20, [sp, #16]
   23500:	mov	x20, x1
   23504:	str	x2, [sp, #224]
   23508:	str	x3, [sp, #232]
   2350c:	str	x4, [sp, #240]
   23510:	str	x5, [sp, #248]
   23514:	str	x6, [sp, #256]
   23518:	str	x7, [sp, #264]
   2351c:	str	q0, [sp, #96]
   23520:	str	q1, [sp, #112]
   23524:	str	q2, [sp, #128]
   23528:	str	q3, [sp, #144]
   2352c:	str	q4, [sp, #160]
   23530:	str	q5, [sp, #176]
   23534:	str	q6, [sp, #192]
   23538:	str	q7, [sp, #208]
   2353c:	cbz	x0, 2354c <scols_init_debug@@SMARTCOLS_2.25+0xef78>
   23540:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   23544:	ldr	w1, [x1, #2908]
   23548:	tbz	w1, #24, 235b0 <scols_init_debug@@SMARTCOLS_2.25+0xefdc>
   2354c:	add	x0, sp, #0x110
   23550:	str	x0, [sp, #64]
   23554:	str	x0, [sp, #72]
   23558:	add	x0, sp, #0xe0
   2355c:	str	x0, [sp, #80]
   23560:	mov	w0, #0xffffffd0            	// #-48
   23564:	str	w0, [sp, #88]
   23568:	mov	w0, #0xffffff80            	// #-128
   2356c:	str	w0, [sp, #92]
   23570:	ldp	x0, x1, [sp, #64]
   23574:	stp	x0, x1, [sp, #32]
   23578:	ldp	x0, x1, [sp, #80]
   2357c:	stp	x0, x1, [sp, #48]
   23580:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23584:	ldr	x19, [x19, #4016]
   23588:	add	x2, sp, #0x20
   2358c:	mov	x1, x20
   23590:	ldr	x0, [x19]
   23594:	bl	8070 <vfprintf@plt>
   23598:	ldr	x1, [x19]
   2359c:	mov	w0, #0xa                   	// #10
   235a0:	bl	75a0 <fputc@plt>
   235a4:	ldp	x19, x20, [sp, #16]
   235a8:	ldp	x29, x30, [sp], #272
   235ac:	ret
   235b0:	mov	x2, x0
   235b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   235b8:	add	x1, x1, #0x3a8
   235bc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   235c0:	ldr	x0, [x0, #4016]
   235c4:	ldr	x0, [x0]
   235c8:	bl	81c0 <fprintf@plt>
   235cc:	b	2354c <scols_init_debug@@SMARTCOLS_2.25+0xef78>
   235d0:	stp	x29, x30, [sp, #-288]!
   235d4:	mov	x29, sp
   235d8:	str	x19, [sp, #16]
   235dc:	str	x1, [sp, #232]
   235e0:	str	x2, [sp, #240]
   235e4:	str	x3, [sp, #248]
   235e8:	str	x4, [sp, #256]
   235ec:	str	x5, [sp, #264]
   235f0:	str	x6, [sp, #272]
   235f4:	str	x7, [sp, #280]
   235f8:	str	q0, [sp, #96]
   235fc:	str	q1, [sp, #112]
   23600:	str	q2, [sp, #128]
   23604:	str	q3, [sp, #144]
   23608:	str	q4, [sp, #160]
   2360c:	str	q5, [sp, #176]
   23610:	str	q6, [sp, #192]
   23614:	str	q7, [sp, #208]
   23618:	add	x1, sp, #0x120
   2361c:	str	x1, [sp, #64]
   23620:	str	x1, [sp, #72]
   23624:	add	x1, sp, #0xe0
   23628:	str	x1, [sp, #80]
   2362c:	mov	w1, #0xffffffc8            	// #-56
   23630:	str	w1, [sp, #88]
   23634:	mov	w1, #0xffffff80            	// #-128
   23638:	str	w1, [sp, #92]
   2363c:	ldp	x2, x3, [sp, #64]
   23640:	stp	x2, x3, [sp, #32]
   23644:	ldp	x2, x3, [sp, #80]
   23648:	stp	x2, x3, [sp, #48]
   2364c:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23650:	ldr	x19, [x19, #4016]
   23654:	add	x2, sp, #0x20
   23658:	mov	x1, x0
   2365c:	ldr	x0, [x19]
   23660:	bl	8070 <vfprintf@plt>
   23664:	ldr	x1, [x19]
   23668:	mov	w0, #0xa                   	// #10
   2366c:	bl	75a0 <fputc@plt>
   23670:	ldr	x19, [sp, #16]
   23674:	ldp	x29, x30, [sp], #288
   23678:	ret
   2367c:	stp	x29, x30, [sp, #-32]!
   23680:	mov	x29, sp
   23684:	str	x19, [sp, #16]
   23688:	ldr	x3, [x0, #24]
   2368c:	cbz	x3, 236d8 <scols_init_debug@@SMARTCOLS_2.25+0xf104>
   23690:	ldr	x4, [x0, #8]
   23694:	cbz	x4, 236f4 <scols_init_debug@@SMARTCOLS_2.25+0xf120>
   23698:	ldrsb	w1, [x4]
   2369c:	cmp	w1, #0x2f
   236a0:	add	x19, x0, #0x20
   236a4:	cinc	x4, x4, eq  // eq = none
   236a8:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   236ac:	add	x2, x2, #0x428
   236b0:	mov	x1, #0x1000                	// #4096
   236b4:	mov	x0, x19
   236b8:	bl	7650 <snprintf@plt>
   236bc:	tbnz	w0, #31, 236fc <scols_init_debug@@SMARTCOLS_2.25+0xf128>
   236c0:	cmp	w0, #0xfff
   236c4:	b.hi	236e0 <scols_init_debug@@SMARTCOLS_2.25+0xf10c>  // b.pmore
   236c8:	mov	x0, x19
   236cc:	ldr	x19, [sp, #16]
   236d0:	ldp	x29, x30, [sp], #32
   236d4:	ret
   236d8:	ldr	x19, [x0, #8]
   236dc:	b	236c8 <scols_init_debug@@SMARTCOLS_2.25+0xf0f4>
   236e0:	bl	80a0 <__errno_location@plt>
   236e4:	mov	w1, #0x24                  	// #36
   236e8:	str	w1, [x0]
   236ec:	mov	x19, #0x0                   	// #0
   236f0:	b	236c8 <scols_init_debug@@SMARTCOLS_2.25+0xf0f4>
   236f4:	mov	x19, x3
   236f8:	b	236c8 <scols_init_debug@@SMARTCOLS_2.25+0xf0f4>
   236fc:	mov	x19, #0x0                   	// #0
   23700:	b	236c8 <scols_init_debug@@SMARTCOLS_2.25+0xf0f4>
   23704:	stp	x29, x30, [sp, #-80]!
   23708:	mov	x29, sp
   2370c:	stp	x19, x20, [sp, #16]
   23710:	stp	x21, x22, [sp, #32]
   23714:	mov	x19, x0
   23718:	mov	x22, x1
   2371c:	mov	x20, x2
   23720:	bl	80a0 <__errno_location@plt>
   23724:	mov	x21, x0
   23728:	str	wzr, [x0]
   2372c:	add	x19, x19, #0x20
   23730:	ldp	x0, x1, [x20]
   23734:	stp	x0, x1, [sp, #48]
   23738:	ldp	x0, x1, [x20, #16]
   2373c:	stp	x0, x1, [sp, #64]
   23740:	add	x3, sp, #0x30
   23744:	mov	x2, x22
   23748:	mov	x1, #0x1000                	// #4096
   2374c:	mov	x0, x19
   23750:	bl	7f60 <vsnprintf@plt>
   23754:	tbnz	w0, #31, 23774 <scols_init_debug@@SMARTCOLS_2.25+0xf1a0>
   23758:	cmp	w0, #0xfff
   2375c:	b.hi	2378c <scols_init_debug@@SMARTCOLS_2.25+0xf1b8>  // b.pmore
   23760:	mov	x0, x19
   23764:	ldp	x19, x20, [sp, #16]
   23768:	ldp	x21, x22, [sp, #32]
   2376c:	ldp	x29, x30, [sp], #80
   23770:	ret
   23774:	ldr	w0, [x21]
   23778:	mov	x19, #0x0                   	// #0
   2377c:	cbnz	w0, 23760 <scols_init_debug@@SMARTCOLS_2.25+0xf18c>
   23780:	mov	w0, #0x16                  	// #22
   23784:	str	w0, [x21]
   23788:	b	23760 <scols_init_debug@@SMARTCOLS_2.25+0xf18c>
   2378c:	mov	w0, #0x24                  	// #36
   23790:	str	w0, [x21]
   23794:	mov	x19, #0x0                   	// #0
   23798:	b	23760 <scols_init_debug@@SMARTCOLS_2.25+0xf18c>
   2379c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   237a0:	ldr	w0, [x0, #2908]
   237a4:	cbz	w0, 237ac <scols_init_debug@@SMARTCOLS_2.25+0xf1d8>
   237a8:	ret
   237ac:	stp	x29, x30, [sp, #-48]!
   237b0:	mov	x29, sp
   237b4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   237b8:	add	x0, x0, #0x430
   237bc:	bl	80c0 <getenv@plt>
   237c0:	cbz	x0, 23820 <scols_init_debug@@SMARTCOLS_2.25+0xf24c>
   237c4:	stp	x19, x20, [sp, #16]
   237c8:	mov	w2, #0x0                   	// #0
   237cc:	add	x1, sp, #0x28
   237d0:	bl	7370 <strtoul@plt>
   237d4:	mov	w19, w0
   237d8:	ldr	x0, [sp, #40]
   237dc:	cbz	x0, 237f8 <scols_init_debug@@SMARTCOLS_2.25+0xf224>
   237e0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   237e4:	add	x1, x1, #0x530
   237e8:	bl	7b80 <strcmp@plt>
   237ec:	cmp	w0, #0x0
   237f0:	mov	w0, #0xffff                	// #65535
   237f4:	csel	w19, w19, w0, ne  // ne = any
   237f8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   237fc:	str	w19, [x0, #2908]
   23800:	cbnz	w19, 2382c <scols_init_debug@@SMARTCOLS_2.25+0xf258>
   23804:	ldp	x19, x20, [sp, #16]
   23808:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   2380c:	ldr	w0, [x1, #2908]
   23810:	orr	w0, w0, #0x2
   23814:	str	w0, [x1, #2908]
   23818:	ldp	x29, x30, [sp], #48
   2381c:	ret
   23820:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   23824:	str	wzr, [x0, #2908]
   23828:	b	23808 <scols_init_debug@@SMARTCOLS_2.25+0xf234>
   2382c:	bl	7550 <getuid@plt>
   23830:	mov	w20, w0
   23834:	bl	74c0 <geteuid@plt>
   23838:	cmp	w20, w0
   2383c:	b.eq	23880 <scols_init_debug@@SMARTCOLS_2.25+0xf2ac>  // b.none
   23840:	orr	w19, w19, #0x1000000
   23844:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   23848:	str	w19, [x0, #2908]
   2384c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23850:	ldr	x0, [x0, #4016]
   23854:	ldr	x19, [x0]
   23858:	bl	76f0 <getpid@plt>
   2385c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23860:	add	x3, x3, #0x440
   23864:	mov	w2, w0
   23868:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   2386c:	add	x1, x1, #0x558
   23870:	mov	x0, x19
   23874:	bl	81c0 <fprintf@plt>
   23878:	ldp	x19, x20, [sp, #16]
   2387c:	b	23808 <scols_init_debug@@SMARTCOLS_2.25+0xf234>
   23880:	bl	7c50 <getgid@plt>
   23884:	mov	w20, w0
   23888:	bl	7480 <getegid@plt>
   2388c:	cmp	w20, w0
   23890:	b.ne	23840 <scols_init_debug@@SMARTCOLS_2.25+0xf26c>  // b.any
   23894:	ldp	x19, x20, [sp, #16]
   23898:	b	23808 <scols_init_debug@@SMARTCOLS_2.25+0xf234>
   2389c:	cbz	x0, 238ac <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   238a0:	ldr	w1, [x0, #16]
   238a4:	add	w1, w1, #0x1
   238a8:	str	w1, [x0, #16]
   238ac:	ret
   238b0:	stp	x29, x30, [sp, #-48]!
   238b4:	mov	x29, sp
   238b8:	stp	x19, x20, [sp, #16]
   238bc:	mov	x19, x1
   238c0:	ldr	w1, [x0]
   238c4:	tbz	w1, #31, 23908 <scols_init_debug@@SMARTCOLS_2.25+0xf334>
   238c8:	mov	x20, x0
   238cc:	cbz	x19, 238e0 <scols_init_debug@@SMARTCOLS_2.25+0xf30c>
   238d0:	mov	x0, x19
   238d4:	bl	79f0 <strdup@plt>
   238d8:	mov	x19, x0
   238dc:	cbz	x0, 23984 <scols_init_debug@@SMARTCOLS_2.25+0xf3b0>
   238e0:	ldr	x0, [x20, #24]
   238e4:	bl	7c20 <free@plt>
   238e8:	str	x19, [x20, #24]
   238ec:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   238f0:	ldr	w1, [x0, #2908]
   238f4:	and	w0, w1, #0x4
   238f8:	tbnz	w1, #2, 2392c <scols_init_debug@@SMARTCOLS_2.25+0xf358>
   238fc:	ldp	x19, x20, [sp, #16]
   23900:	ldp	x29, x30, [sp], #48
   23904:	ret
   23908:	str	x21, [sp, #32]
   2390c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23910:	add	x3, x3, #0x5f8
   23914:	mov	w2, #0x6d                  	// #109
   23918:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2391c:	add	x1, x1, #0x448
   23920:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23924:	add	x0, x0, #0x458
   23928:	bl	8090 <__assert_fail@plt>
   2392c:	str	x21, [sp, #32]
   23930:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23934:	ldr	x0, [x0, #4016]
   23938:	ldr	x21, [x0]
   2393c:	bl	76f0 <getpid@plt>
   23940:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   23944:	add	x4, x4, #0x950
   23948:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2394c:	add	x3, x3, #0x440
   23950:	mov	w2, w0
   23954:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   23958:	add	x1, x1, #0x3c8
   2395c:	mov	x0, x21
   23960:	bl	81c0 <fprintf@plt>
   23964:	mov	x2, x19
   23968:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2396c:	add	x1, x1, #0x468
   23970:	mov	x0, x20
   23974:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   23978:	mov	w0, #0x0                   	// #0
   2397c:	ldr	x21, [sp, #32]
   23980:	b	238fc <scols_init_debug@@SMARTCOLS_2.25+0xf328>
   23984:	mov	w0, #0xfffffff4            	// #-12
   23988:	b	238fc <scols_init_debug@@SMARTCOLS_2.25+0xf328>
   2398c:	cbz	x0, 23994 <scols_init_debug@@SMARTCOLS_2.25+0xf3c0>
   23990:	ldr	x0, [x0, #24]
   23994:	ret
   23998:	stp	x29, x30, [sp, #-48]!
   2399c:	mov	x29, sp
   239a0:	stp	x19, x20, [sp, #16]
   239a4:	mov	x20, x0
   239a8:	mov	x19, x1
   239ac:	cbz	x1, 239c0 <scols_init_debug@@SMARTCOLS_2.25+0xf3ec>
   239b0:	mov	x0, x1
   239b4:	bl	79f0 <strdup@plt>
   239b8:	mov	x19, x0
   239bc:	cbz	x0, 23a58 <scols_init_debug@@SMARTCOLS_2.25+0xf484>
   239c0:	ldr	w0, [x20]
   239c4:	tbz	w0, #31, 239f0 <scols_init_debug@@SMARTCOLS_2.25+0xf41c>
   239c8:	ldr	x0, [x20, #8]
   239cc:	bl	7c20 <free@plt>
   239d0:	str	x19, [x20, #8]
   239d4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   239d8:	ldr	w1, [x0, #2908]
   239dc:	and	w0, w1, #0x4
   239e0:	tbnz	w1, #2, 23a00 <scols_init_debug@@SMARTCOLS_2.25+0xf42c>
   239e4:	ldp	x19, x20, [sp, #16]
   239e8:	ldp	x29, x30, [sp], #48
   239ec:	ret
   239f0:	bl	7a30 <close@plt>
   239f4:	mov	w0, #0xffffffff            	// #-1
   239f8:	str	w0, [x20]
   239fc:	b	239c8 <scols_init_debug@@SMARTCOLS_2.25+0xf3f4>
   23a00:	str	x21, [sp, #32]
   23a04:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23a08:	ldr	x0, [x0, #4016]
   23a0c:	ldr	x21, [x0]
   23a10:	bl	76f0 <getpid@plt>
   23a14:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   23a18:	add	x4, x4, #0x950
   23a1c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23a20:	add	x3, x3, #0x440
   23a24:	mov	w2, w0
   23a28:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   23a2c:	add	x1, x1, #0x3c8
   23a30:	mov	x0, x21
   23a34:	bl	81c0 <fprintf@plt>
   23a38:	mov	x2, x19
   23a3c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23a40:	add	x1, x1, #0x480
   23a44:	mov	x0, x20
   23a48:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   23a4c:	mov	w0, #0x0                   	// #0
   23a50:	ldr	x21, [sp, #32]
   23a54:	b	239e4 <scols_init_debug@@SMARTCOLS_2.25+0xf410>
   23a58:	mov	w0, #0xfffffff4            	// #-12
   23a5c:	b	239e4 <scols_init_debug@@SMARTCOLS_2.25+0xf410>
   23a60:	cbz	x0, 23a68 <scols_init_debug@@SMARTCOLS_2.25+0xf494>
   23a64:	ldr	x0, [x0, #8]
   23a68:	ret
   23a6c:	stp	x29, x30, [sp, #-32]!
   23a70:	mov	x29, sp
   23a74:	stp	x19, x20, [sp, #16]
   23a78:	mov	x19, x0
   23a7c:	str	x1, [x0, #4128]
   23a80:	str	x2, [x0, #4136]
   23a84:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   23a88:	ldr	w0, [x0, #2908]
   23a8c:	tbnz	w0, #2, 23aa0 <scols_init_debug@@SMARTCOLS_2.25+0xf4cc>
   23a90:	mov	w0, #0x0                   	// #0
   23a94:	ldp	x19, x20, [sp, #16]
   23a98:	ldp	x29, x30, [sp], #32
   23a9c:	ret
   23aa0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23aa4:	ldr	x0, [x0, #4016]
   23aa8:	ldr	x20, [x0]
   23aac:	bl	76f0 <getpid@plt>
   23ab0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   23ab4:	add	x4, x4, #0x950
   23ab8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23abc:	add	x3, x3, #0x440
   23ac0:	mov	w2, w0
   23ac4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   23ac8:	add	x1, x1, #0x3c8
   23acc:	mov	x0, x20
   23ad0:	bl	81c0 <fprintf@plt>
   23ad4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23ad8:	add	x1, x1, #0x490
   23adc:	mov	x0, x19
   23ae0:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   23ae4:	b	23a90 <scols_init_debug@@SMARTCOLS_2.25+0xf4bc>
   23ae8:	cbz	x0, 23af0 <scols_init_debug@@SMARTCOLS_2.25+0xf51c>
   23aec:	ldr	x0, [x0, #4128]
   23af0:	ret
   23af4:	str	x1, [x0, #4144]
   23af8:	mov	w0, #0x0                   	// #0
   23afc:	ret
   23b00:	stp	x29, x30, [sp, #-48]!
   23b04:	mov	x29, sp
   23b08:	cbz	x0, 23b34 <scols_init_debug@@SMARTCOLS_2.25+0xf560>
   23b0c:	stp	x19, x20, [sp, #16]
   23b10:	mov	x19, x0
   23b14:	ldr	x0, [x0, #8]
   23b18:	cbz	x0, 23b60 <scols_init_debug@@SMARTCOLS_2.25+0xf58c>
   23b1c:	ldr	w0, [x19]
   23b20:	tbnz	w0, #31, 23b88 <scols_init_debug@@SMARTCOLS_2.25+0xf5b4>
   23b24:	ldr	w0, [x19]
   23b28:	ldp	x19, x20, [sp, #16]
   23b2c:	ldp	x29, x30, [sp], #48
   23b30:	ret
   23b34:	stp	x19, x20, [sp, #16]
   23b38:	str	x21, [sp, #32]
   23b3c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23b40:	add	x3, x3, #0x5f8
   23b44:	add	x3, x3, #0x18
   23b48:	mov	w2, #0xc8                  	// #200
   23b4c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23b50:	add	x1, x1, #0x448
   23b54:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23b58:	add	x0, x0, #0x4a0
   23b5c:	bl	8090 <__assert_fail@plt>
   23b60:	str	x21, [sp, #32]
   23b64:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23b68:	add	x3, x3, #0x5f8
   23b6c:	add	x3, x3, #0x18
   23b70:	mov	w2, #0xc9                  	// #201
   23b74:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23b78:	add	x1, x1, #0x448
   23b7c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23b80:	add	x0, x0, #0x4a8
   23b84:	bl	8090 <__assert_fail@plt>
   23b88:	mov	x0, x19
   23b8c:	bl	2367c <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   23b90:	mov	x20, x0
   23b94:	cbz	x0, 23bb8 <scols_init_debug@@SMARTCOLS_2.25+0xf5e4>
   23b98:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   23b9c:	ldr	w0, [x0, #2908]
   23ba0:	tbnz	w0, #2, 23bc8 <scols_init_debug@@SMARTCOLS_2.25+0xf5f4>
   23ba4:	mov	w1, #0x80000               	// #524288
   23ba8:	mov	x0, x20
   23bac:	bl	77d0 <open@plt>
   23bb0:	str	w0, [x19]
   23bb4:	b	23b24 <scols_init_debug@@SMARTCOLS_2.25+0xf550>
   23bb8:	bl	80a0 <__errno_location@plt>
   23bbc:	ldr	w0, [x0]
   23bc0:	neg	w0, w0
   23bc4:	b	23b28 <scols_init_debug@@SMARTCOLS_2.25+0xf554>
   23bc8:	str	x21, [sp, #32]
   23bcc:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23bd0:	ldr	x0, [x0, #4016]
   23bd4:	ldr	x21, [x0]
   23bd8:	bl	76f0 <getpid@plt>
   23bdc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   23be0:	add	x4, x4, #0x950
   23be4:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23be8:	add	x3, x3, #0x440
   23bec:	mov	w2, w0
   23bf0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   23bf4:	add	x1, x1, #0x3c8
   23bf8:	mov	x0, x21
   23bfc:	bl	81c0 <fprintf@plt>
   23c00:	mov	x2, x20
   23c04:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23c08:	add	x1, x1, #0x4b8
   23c0c:	mov	x0, x19
   23c10:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   23c14:	ldr	x21, [sp, #32]
   23c18:	b	23ba4 <scols_init_debug@@SMARTCOLS_2.25+0xf5d0>
   23c1c:	stp	x29, x30, [sp, #-32]!
   23c20:	mov	x29, sp
   23c24:	stp	x19, x20, [sp, #16]
   23c28:	cbz	x0, 23c60 <scols_init_debug@@SMARTCOLS_2.25+0xf68c>
   23c2c:	mov	x19, x0
   23c30:	ldr	w0, [x0]
   23c34:	tbnz	w0, #31, 23c54 <scols_init_debug@@SMARTCOLS_2.25+0xf680>
   23c38:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   23c3c:	ldr	w0, [x0, #2908]
   23c40:	tbnz	w0, #2, 23c84 <scols_init_debug@@SMARTCOLS_2.25+0xf6b0>
   23c44:	ldr	w0, [x19]
   23c48:	bl	7a30 <close@plt>
   23c4c:	mov	w0, #0xffffffff            	// #-1
   23c50:	str	w0, [x19]
   23c54:	ldp	x19, x20, [sp, #16]
   23c58:	ldp	x29, x30, [sp], #32
   23c5c:	ret
   23c60:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23c64:	add	x3, x3, #0x5f8
   23c68:	add	x3, x3, #0x30
   23c6c:	mov	w2, #0xda                  	// #218
   23c70:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23c74:	add	x1, x1, #0x448
   23c78:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23c7c:	add	x0, x0, #0x4a0
   23c80:	bl	8090 <__assert_fail@plt>
   23c84:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23c88:	ldr	x0, [x0, #4016]
   23c8c:	ldr	x20, [x0]
   23c90:	bl	76f0 <getpid@plt>
   23c94:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   23c98:	add	x4, x4, #0x950
   23c9c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23ca0:	add	x3, x3, #0x440
   23ca4:	mov	w2, w0
   23ca8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   23cac:	add	x1, x1, #0x3c8
   23cb0:	mov	x0, x20
   23cb4:	bl	81c0 <fprintf@plt>
   23cb8:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23cbc:	add	x1, x1, #0x4d0
   23cc0:	mov	x0, x19
   23cc4:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   23cc8:	b	23c44 <scols_init_debug@@SMARTCOLS_2.25+0xf670>
   23ccc:	cbz	x0, 23d8c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   23cd0:	stp	x29, x30, [sp, #-32]!
   23cd4:	mov	x29, sp
   23cd8:	stp	x19, x20, [sp, #16]
   23cdc:	mov	x19, x0
   23ce0:	ldr	w0, [x0, #16]
   23ce4:	sub	w0, w0, #0x1
   23ce8:	str	w0, [x19, #16]
   23cec:	cmp	w0, #0x0
   23cf0:	b.le	23d00 <scols_init_debug@@SMARTCOLS_2.25+0xf72c>
   23cf4:	ldp	x19, x20, [sp, #16]
   23cf8:	ldp	x29, x30, [sp], #32
   23cfc:	ret
   23d00:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   23d04:	ldr	w0, [x0, #2908]
   23d08:	tbnz	w0, #2, 23d44 <scols_init_debug@@SMARTCOLS_2.25+0xf770>
   23d0c:	ldr	x0, [x19, #4128]
   23d10:	cbz	x0, 23d20 <scols_init_debug@@SMARTCOLS_2.25+0xf74c>
   23d14:	ldr	x1, [x19, #4136]
   23d18:	mov	x0, x19
   23d1c:	blr	x1
   23d20:	mov	x0, x19
   23d24:	bl	23c1c <scols_init_debug@@SMARTCOLS_2.25+0xf648>
   23d28:	ldr	x0, [x19, #8]
   23d2c:	bl	7c20 <free@plt>
   23d30:	ldr	x0, [x19, #24]
   23d34:	bl	7c20 <free@plt>
   23d38:	mov	x0, x19
   23d3c:	bl	7c20 <free@plt>
   23d40:	b	23cf4 <scols_init_debug@@SMARTCOLS_2.25+0xf720>
   23d44:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23d48:	ldr	x0, [x0, #4016]
   23d4c:	ldr	x20, [x0]
   23d50:	bl	76f0 <getpid@plt>
   23d54:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   23d58:	add	x4, x4, #0x950
   23d5c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23d60:	add	x3, x3, #0x440
   23d64:	mov	w2, w0
   23d68:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   23d6c:	add	x1, x1, #0x3c8
   23d70:	mov	x0, x20
   23d74:	bl	81c0 <fprintf@plt>
   23d78:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   23d7c:	add	x1, x1, #0x3f0
   23d80:	mov	x0, x19
   23d84:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   23d88:	b	23d0c <scols_init_debug@@SMARTCOLS_2.25+0xf738>
   23d8c:	ret
   23d90:	stp	x29, x30, [sp, #-304]!
   23d94:	mov	x29, sp
   23d98:	stp	x19, x20, [sp, #16]
   23d9c:	mov	x20, x0
   23da0:	str	x1, [sp, #248]
   23da4:	str	x2, [sp, #256]
   23da8:	str	x3, [sp, #264]
   23dac:	str	x4, [sp, #272]
   23db0:	str	x5, [sp, #280]
   23db4:	str	x6, [sp, #288]
   23db8:	str	x7, [sp, #296]
   23dbc:	str	q0, [sp, #112]
   23dc0:	str	q1, [sp, #128]
   23dc4:	str	q2, [sp, #144]
   23dc8:	str	q3, [sp, #160]
   23dcc:	str	q4, [sp, #176]
   23dd0:	str	q5, [sp, #192]
   23dd4:	str	q6, [sp, #208]
   23dd8:	str	q7, [sp, #224]
   23ddc:	mov	x1, #0x1038                	// #4152
   23de0:	mov	x0, #0x1                   	// #1
   23de4:	bl	7940 <calloc@plt>
   23de8:	mov	x19, x0
   23dec:	cbz	x0, 23e60 <scols_init_debug@@SMARTCOLS_2.25+0xf88c>
   23df0:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   23df4:	ldr	w0, [x0, #2908]
   23df8:	tbnz	w0, #2, 23e70 <scols_init_debug@@SMARTCOLS_2.25+0xf89c>
   23dfc:	mov	w0, #0x1                   	// #1
   23e00:	str	w0, [x19, #16]
   23e04:	mov	w0, #0xffffffff            	// #-1
   23e08:	str	w0, [x19]
   23e0c:	cbz	x20, 23e60 <scols_init_debug@@SMARTCOLS_2.25+0xf88c>
   23e10:	add	x0, sp, #0x130
   23e14:	str	x0, [sp, #80]
   23e18:	str	x0, [sp, #88]
   23e1c:	add	x0, sp, #0xf0
   23e20:	str	x0, [sp, #96]
   23e24:	mov	w0, #0xffffffc8            	// #-56
   23e28:	str	w0, [sp, #104]
   23e2c:	mov	w0, #0xffffff80            	// #-128
   23e30:	str	w0, [sp, #108]
   23e34:	ldp	x0, x1, [sp, #80]
   23e38:	stp	x0, x1, [sp, #48]
   23e3c:	ldp	x0, x1, [sp, #96]
   23e40:	stp	x0, x1, [sp, #64]
   23e44:	add	x2, sp, #0x30
   23e48:	mov	x1, x20
   23e4c:	add	x0, x19, #0x8
   23e50:	bl	7cb0 <vasprintf@plt>
   23e54:	tbnz	w0, #31, 23ec0 <scols_init_debug@@SMARTCOLS_2.25+0xf8ec>
   23e58:	ldr	x0, [x19, #8]
   23e5c:	cbz	x0, 23ec0 <scols_init_debug@@SMARTCOLS_2.25+0xf8ec>
   23e60:	mov	x0, x19
   23e64:	ldp	x19, x20, [sp, #16]
   23e68:	ldp	x29, x30, [sp], #304
   23e6c:	ret
   23e70:	str	x21, [sp, #32]
   23e74:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   23e78:	ldr	x0, [x0, #4016]
   23e7c:	ldr	x21, [x0]
   23e80:	bl	76f0 <getpid@plt>
   23e84:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   23e88:	add	x4, x4, #0x950
   23e8c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23e90:	add	x3, x3, #0x440
   23e94:	mov	w2, w0
   23e98:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   23e9c:	add	x1, x1, #0x3c8
   23ea0:	mov	x0, x21
   23ea4:	bl	81c0 <fprintf@plt>
   23ea8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   23eac:	add	x1, x1, #0x3e8
   23eb0:	mov	x0, x19
   23eb4:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   23eb8:	ldr	x21, [sp, #32]
   23ebc:	b	23dfc <scols_init_debug@@SMARTCOLS_2.25+0xf828>
   23ec0:	mov	x0, x19
   23ec4:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   23ec8:	mov	x19, #0x0                   	// #0
   23ecc:	b	23e60 <scols_init_debug@@SMARTCOLS_2.25+0xf88c>
   23ed0:	cbz	x0, 23ee4 <scols_init_debug@@SMARTCOLS_2.25+0xf910>
   23ed4:	ldr	w0, [x0]
   23ed8:	mvn	w0, w0
   23edc:	lsr	w0, w0, #31
   23ee0:	ret
   23ee4:	mov	w0, #0x0                   	// #0
   23ee8:	b	23ee0 <scols_init_debug@@SMARTCOLS_2.25+0xf90c>
   23eec:	stp	x29, x30, [sp, #-272]!
   23ef0:	mov	x29, sp
   23ef4:	stp	x19, x20, [sp, #16]
   23ef8:	stp	x21, x22, [sp, #32]
   23efc:	mov	x21, x0
   23f00:	mov	x22, x1
   23f04:	mov	x20, x2
   23f08:	str	x4, [sp, #240]
   23f0c:	str	x5, [sp, #248]
   23f10:	str	x6, [sp, #256]
   23f14:	str	x7, [sp, #264]
   23f18:	str	q0, [sp, #112]
   23f1c:	str	q1, [sp, #128]
   23f20:	str	q2, [sp, #144]
   23f24:	str	q3, [sp, #160]
   23f28:	str	q4, [sp, #176]
   23f2c:	str	q5, [sp, #192]
   23f30:	str	q6, [sp, #208]
   23f34:	str	q7, [sp, #224]
   23f38:	cbz	x3, 2401c <scols_init_debug@@SMARTCOLS_2.25+0xfa48>
   23f3c:	mov	x1, x3
   23f40:	ldr	x19, [x0, #8]
   23f44:	add	x0, sp, #0x110
   23f48:	str	x0, [sp, #80]
   23f4c:	str	x0, [sp, #88]
   23f50:	add	x0, sp, #0xf0
   23f54:	str	x0, [sp, #96]
   23f58:	mov	w0, #0xffffffe0            	// #-32
   23f5c:	str	w0, [sp, #104]
   23f60:	mov	w0, #0xffffff80            	// #-128
   23f64:	str	w0, [sp, #108]
   23f68:	ldp	x2, x3, [sp, #80]
   23f6c:	stp	x2, x3, [sp, #48]
   23f70:	ldp	x2, x3, [sp, #96]
   23f74:	stp	x2, x3, [sp, #64]
   23f78:	add	x2, sp, #0x30
   23f7c:	mov	x0, x21
   23f80:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   23f84:	cbz	x19, 23f94 <scols_init_debug@@SMARTCOLS_2.25+0xf9c0>
   23f88:	ldrsb	w1, [x19]
   23f8c:	cmp	w1, #0x2f
   23f90:	cinc	x19, x19, eq  // eq = none
   23f94:	cbz	x0, 23fa4 <scols_init_debug@@SMARTCOLS_2.25+0xf9d0>
   23f98:	ldrsb	w1, [x0]
   23f9c:	cmp	w1, #0x2f
   23fa0:	cinc	x0, x0, eq  // eq = none
   23fa4:	ldr	x3, [x21, #24]
   23fa8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   23fac:	add	x1, x1, #0x590
   23fb0:	cmp	x3, #0x0
   23fb4:	csel	x3, x1, x3, eq  // eq = none
   23fb8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   23fbc:	add	x1, x1, #0x590
   23fc0:	cmp	x19, #0x0
   23fc4:	csel	x19, x1, x19, eq  // eq = none
   23fc8:	cmp	x0, #0x0
   23fcc:	csel	x5, x1, x0, eq  // eq = none
   23fd0:	mov	x4, x19
   23fd4:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   23fd8:	add	x2, x2, #0x4e0
   23fdc:	mov	x1, x20
   23fe0:	mov	x0, x22
   23fe4:	bl	7650 <snprintf@plt>
   23fe8:	mov	w1, w0
   23fec:	mov	x0, x22
   23ff0:	cmp	x20, w1, sxtw
   23ff4:	b.ls	24008 <scols_init_debug@@SMARTCOLS_2.25+0xfa34>  // b.plast
   23ff8:	ldp	x19, x20, [sp, #16]
   23ffc:	ldp	x21, x22, [sp, #32]
   24000:	ldp	x29, x30, [sp], #272
   24004:	ret
   24008:	bl	80a0 <__errno_location@plt>
   2400c:	mov	w1, #0x24                  	// #36
   24010:	str	w1, [x0]
   24014:	mov	x0, #0x0                   	// #0
   24018:	b	23ff8 <scols_init_debug@@SMARTCOLS_2.25+0xfa24>
   2401c:	bl	2367c <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   24020:	cbz	x0, 23ff8 <scols_init_debug@@SMARTCOLS_2.25+0xfa24>
   24024:	sub	x20, x20, #0x1
   24028:	mov	x2, x20
   2402c:	mov	x1, x0
   24030:	mov	x0, x22
   24034:	bl	7fe0 <strncpy@plt>
   24038:	strb	wzr, [x22, x20]
   2403c:	mov	x0, x22
   24040:	b	23ff8 <scols_init_debug@@SMARTCOLS_2.25+0xfa24>
   24044:	stp	x29, x30, [sp, #-64]!
   24048:	mov	x29, sp
   2404c:	stp	x19, x20, [sp, #16]
   24050:	stp	x21, x22, [sp, #32]
   24054:	mov	w20, w1
   24058:	mov	x21, x2
   2405c:	cbz	x0, 240cc <scols_init_debug@@SMARTCOLS_2.25+0xfaf8>
   24060:	mov	x22, x0
   24064:	bl	23b00 <scols_init_debug@@SMARTCOLS_2.25+0xf52c>
   24068:	mov	w19, w0
   2406c:	str	w0, [sp, #60]
   24070:	tbnz	w0, #31, 240b8 <scols_init_debug@@SMARTCOLS_2.25+0xfae4>
   24074:	ldrsb	w0, [x21]
   24078:	cmp	w0, #0x2f
   2407c:	cinc	x21, x21, eq  // eq = none
   24080:	mov	w3, #0x0                   	// #0
   24084:	mov	w2, w20
   24088:	mov	x1, x21
   2408c:	mov	w0, w19
   24090:	bl	8060 <faccessat@plt>
   24094:	mov	w19, w0
   24098:	cbz	w0, 240ac <scols_init_debug@@SMARTCOLS_2.25+0xfad8>
   2409c:	bl	80a0 <__errno_location@plt>
   240a0:	ldr	w0, [x0]
   240a4:	cmp	w0, #0x2
   240a8:	b.eq	24130 <scols_init_debug@@SMARTCOLS_2.25+0xfb5c>  // b.none
   240ac:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   240b0:	ldr	w0, [x0, #2908]
   240b4:	tbnz	w0, #2, 24168 <scols_init_debug@@SMARTCOLS_2.25+0xfb94>
   240b8:	mov	w0, w19
   240bc:	ldp	x19, x20, [sp, #16]
   240c0:	ldp	x21, x22, [sp, #32]
   240c4:	ldp	x29, x30, [sp], #64
   240c8:	ret
   240cc:	mov	x0, x2
   240d0:	bl	7af0 <access@plt>
   240d4:	mov	w19, w0
   240d8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   240dc:	ldr	w0, [x0, #2908]
   240e0:	tbz	w0, #2, 240b8 <scols_init_debug@@SMARTCOLS_2.25+0xfae4>
   240e4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   240e8:	ldr	x0, [x0, #4016]
   240ec:	ldr	x20, [x0]
   240f0:	bl	76f0 <getpid@plt>
   240f4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   240f8:	add	x4, x4, #0x950
   240fc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24100:	add	x3, x3, #0x440
   24104:	mov	w2, w0
   24108:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2410c:	add	x1, x1, #0x3c8
   24110:	mov	x0, x20
   24114:	bl	81c0 <fprintf@plt>
   24118:	mov	w2, w19
   2411c:	mov	x1, x21
   24120:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24124:	add	x0, x0, #0x4f0
   24128:	bl	235d0 <scols_init_debug@@SMARTCOLS_2.25+0xeffc>
   2412c:	b	240b8 <scols_init_debug@@SMARTCOLS_2.25+0xfae4>
   24130:	ldr	x3, [x22, #4144]
   24134:	cbz	x3, 240ac <scols_init_debug@@SMARTCOLS_2.25+0xfad8>
   24138:	add	x2, sp, #0x3c
   2413c:	mov	x1, x21
   24140:	mov	x0, x22
   24144:	blr	x3
   24148:	cbnz	w0, 240ac <scols_init_debug@@SMARTCOLS_2.25+0xfad8>
   2414c:	mov	w3, #0x0                   	// #0
   24150:	mov	w2, w20
   24154:	mov	x1, x21
   24158:	ldr	w0, [sp, #60]
   2415c:	bl	8060 <faccessat@plt>
   24160:	mov	w19, w0
   24164:	b	240ac <scols_init_debug@@SMARTCOLS_2.25+0xfad8>
   24168:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   2416c:	ldr	x0, [x0, #4016]
   24170:	ldr	x20, [x0]
   24174:	bl	76f0 <getpid@plt>
   24178:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2417c:	add	x4, x4, #0x950
   24180:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24184:	add	x3, x3, #0x440
   24188:	mov	w2, w0
   2418c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   24190:	add	x1, x1, #0x3c8
   24194:	mov	x0, x20
   24198:	bl	81c0 <fprintf@plt>
   2419c:	mov	w3, w19
   241a0:	mov	x2, x21
   241a4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   241a8:	add	x1, x1, #0x510
   241ac:	mov	x0, x22
   241b0:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   241b4:	b	240b8 <scols_init_debug@@SMARTCOLS_2.25+0xfae4>
   241b8:	stp	x29, x30, [sp, #-272]!
   241bc:	mov	x29, sp
   241c0:	stp	x19, x20, [sp, #16]
   241c4:	mov	x19, x0
   241c8:	mov	w20, w1
   241cc:	mov	x1, x2
   241d0:	str	x3, [sp, #232]
   241d4:	str	x4, [sp, #240]
   241d8:	str	x5, [sp, #248]
   241dc:	str	x6, [sp, #256]
   241e0:	str	x7, [sp, #264]
   241e4:	str	q0, [sp, #96]
   241e8:	str	q1, [sp, #112]
   241ec:	str	q2, [sp, #128]
   241f0:	str	q3, [sp, #144]
   241f4:	str	q4, [sp, #160]
   241f8:	str	q5, [sp, #176]
   241fc:	str	q6, [sp, #192]
   24200:	str	q7, [sp, #208]
   24204:	add	x2, sp, #0x110
   24208:	str	x2, [sp, #64]
   2420c:	str	x2, [sp, #72]
   24210:	add	x2, sp, #0xe0
   24214:	str	x2, [sp, #80]
   24218:	mov	w2, #0xffffffd8            	// #-40
   2421c:	str	w2, [sp, #88]
   24220:	mov	w2, #0xffffff80            	// #-128
   24224:	str	w2, [sp, #92]
   24228:	ldp	x2, x3, [sp, #64]
   2422c:	stp	x2, x3, [sp, #32]
   24230:	ldp	x2, x3, [sp, #80]
   24234:	stp	x2, x3, [sp, #48]
   24238:	add	x2, sp, #0x20
   2423c:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   24240:	cbz	x0, 24260 <scols_init_debug@@SMARTCOLS_2.25+0xfc8c>
   24244:	mov	x2, x0
   24248:	mov	w1, w20
   2424c:	mov	x0, x19
   24250:	bl	24044 <scols_init_debug@@SMARTCOLS_2.25+0xfa70>
   24254:	ldp	x19, x20, [sp, #16]
   24258:	ldp	x29, x30, [sp], #272
   2425c:	ret
   24260:	bl	80a0 <__errno_location@plt>
   24264:	ldr	w0, [x0]
   24268:	neg	w0, w0
   2426c:	b	24254 <scols_init_debug@@SMARTCOLS_2.25+0xfc80>
   24270:	stp	x29, x30, [sp, #-64]!
   24274:	mov	x29, sp
   24278:	stp	x19, x20, [sp, #16]
   2427c:	stp	x21, x22, [sp, #32]
   24280:	mov	x20, x1
   24284:	mov	x21, x2
   24288:	cbz	x0, 242fc <scols_init_debug@@SMARTCOLS_2.25+0xfd28>
   2428c:	mov	x22, x0
   24290:	bl	23b00 <scols_init_debug@@SMARTCOLS_2.25+0xf52c>
   24294:	mov	w19, w0
   24298:	str	w0, [sp, #60]
   2429c:	tbnz	w0, #31, 242e8 <scols_init_debug@@SMARTCOLS_2.25+0xfd14>
   242a0:	ldrsb	w0, [x21]
   242a4:	cmp	w0, #0x2f
   242a8:	cinc	x21, x21, eq  // eq = none
   242ac:	mov	w4, #0x0                   	// #0
   242b0:	mov	x3, x20
   242b4:	mov	x2, x21
   242b8:	mov	w1, w19
   242bc:	mov	w0, #0x0                   	// #0
   242c0:	bl	8220 <__fxstatat@plt>
   242c4:	mov	w19, w0
   242c8:	cbz	w0, 242dc <scols_init_debug@@SMARTCOLS_2.25+0xfd08>
   242cc:	bl	80a0 <__errno_location@plt>
   242d0:	ldr	w0, [x0]
   242d4:	cmp	w0, #0x2
   242d8:	b.eq	24368 <scols_init_debug@@SMARTCOLS_2.25+0xfd94>  // b.none
   242dc:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   242e0:	ldr	w0, [x0, #2908]
   242e4:	tbnz	w0, #2, 243a0 <scols_init_debug@@SMARTCOLS_2.25+0xfdcc>
   242e8:	mov	w0, w19
   242ec:	ldp	x19, x20, [sp, #16]
   242f0:	ldp	x21, x22, [sp, #32]
   242f4:	ldp	x29, x30, [sp], #64
   242f8:	ret
   242fc:	mov	x2, x1
   24300:	mov	x1, x21
   24304:	mov	w0, #0x0                   	// #0
   24308:	bl	80e0 <__xstat@plt>
   2430c:	mov	w19, w0
   24310:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   24314:	ldr	w0, [x0, #2908]
   24318:	tbz	w0, #2, 242e8 <scols_init_debug@@SMARTCOLS_2.25+0xfd14>
   2431c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   24320:	ldr	x0, [x0, #4016]
   24324:	ldr	x20, [x0]
   24328:	bl	76f0 <getpid@plt>
   2432c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   24330:	add	x4, x4, #0x950
   24334:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24338:	add	x3, x3, #0x440
   2433c:	mov	w2, w0
   24340:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   24344:	add	x1, x1, #0x3c8
   24348:	mov	x0, x20
   2434c:	bl	81c0 <fprintf@plt>
   24350:	mov	w2, w19
   24354:	mov	x1, x21
   24358:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2435c:	add	x0, x0, #0x528
   24360:	bl	235d0 <scols_init_debug@@SMARTCOLS_2.25+0xeffc>
   24364:	b	242e8 <scols_init_debug@@SMARTCOLS_2.25+0xfd14>
   24368:	ldr	x3, [x22, #4144]
   2436c:	cbz	x3, 242dc <scols_init_debug@@SMARTCOLS_2.25+0xfd08>
   24370:	add	x2, sp, #0x3c
   24374:	mov	x1, x21
   24378:	mov	x0, x22
   2437c:	blr	x3
   24380:	cbnz	w0, 242dc <scols_init_debug@@SMARTCOLS_2.25+0xfd08>
   24384:	mov	w4, #0x0                   	// #0
   24388:	mov	x3, x20
   2438c:	mov	x2, x21
   24390:	ldr	w1, [sp, #60]
   24394:	bl	8220 <__fxstatat@plt>
   24398:	mov	w19, w0
   2439c:	b	242dc <scols_init_debug@@SMARTCOLS_2.25+0xfd08>
   243a0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   243a4:	ldr	x0, [x0, #4016]
   243a8:	ldr	x20, [x0]
   243ac:	bl	76f0 <getpid@plt>
   243b0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   243b4:	add	x4, x4, #0x950
   243b8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   243bc:	add	x3, x3, #0x440
   243c0:	mov	w2, w0
   243c4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   243c8:	add	x1, x1, #0x3c8
   243cc:	mov	x0, x20
   243d0:	bl	81c0 <fprintf@plt>
   243d4:	mov	w3, w19
   243d8:	mov	x2, x21
   243dc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   243e0:	add	x1, x1, #0x548
   243e4:	mov	x0, x22
   243e8:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   243ec:	b	242e8 <scols_init_debug@@SMARTCOLS_2.25+0xfd14>
   243f0:	stp	x29, x30, [sp, #-80]!
   243f4:	mov	x29, sp
   243f8:	stp	x19, x20, [sp, #16]
   243fc:	stp	x21, x22, [sp, #32]
   24400:	mov	w20, w1
   24404:	mov	x21, x2
   24408:	cbz	x0, 24464 <scols_init_debug@@SMARTCOLS_2.25+0xfe90>
   2440c:	mov	x22, x0
   24410:	bl	23b00 <scols_init_debug@@SMARTCOLS_2.25+0xf52c>
   24414:	mov	w19, w0
   24418:	str	w0, [sp, #76]
   2441c:	tbnz	w0, #31, 24450 <scols_init_debug@@SMARTCOLS_2.25+0xfe7c>
   24420:	ldrsb	w0, [x21]
   24424:	cmp	w0, #0x2f
   24428:	cinc	x21, x21, eq  // eq = none
   2442c:	mov	w2, w20
   24430:	mov	x1, x21
   24434:	mov	w0, w19
   24438:	bl	8080 <openat@plt>
   2443c:	mov	w19, w0
   24440:	tbnz	w0, #31, 244c4 <scols_init_debug@@SMARTCOLS_2.25+0xfef0>
   24444:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   24448:	ldr	w0, [x0, #2908]
   2444c:	tbnz	w0, #2, 24594 <scols_init_debug@@SMARTCOLS_2.25+0xffc0>
   24450:	mov	w0, w19
   24454:	ldp	x19, x20, [sp, #16]
   24458:	ldp	x21, x22, [sp, #32]
   2445c:	ldp	x29, x30, [sp], #80
   24460:	ret
   24464:	mov	x0, x2
   24468:	bl	77d0 <open@plt>
   2446c:	mov	w19, w0
   24470:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   24474:	ldr	w0, [x0, #2908]
   24478:	tbz	w0, #2, 24450 <scols_init_debug@@SMARTCOLS_2.25+0xfe7c>
   2447c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   24480:	ldr	x0, [x0, #4016]
   24484:	ldr	x20, [x0]
   24488:	bl	76f0 <getpid@plt>
   2448c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   24490:	add	x4, x4, #0x950
   24494:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24498:	add	x3, x3, #0x440
   2449c:	mov	w2, w0
   244a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   244a4:	add	x1, x1, #0x3c8
   244a8:	mov	x0, x20
   244ac:	bl	81c0 <fprintf@plt>
   244b0:	mov	x1, x21
   244b4:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   244b8:	add	x0, x0, #0x570
   244bc:	bl	235d0 <scols_init_debug@@SMARTCOLS_2.25+0xeffc>
   244c0:	b	24450 <scols_init_debug@@SMARTCOLS_2.25+0xfe7c>
   244c4:	bl	80a0 <__errno_location@plt>
   244c8:	ldr	w0, [x0]
   244cc:	cmp	w0, #0x2
   244d0:	b.ne	24444 <scols_init_debug@@SMARTCOLS_2.25+0xfe70>  // b.any
   244d4:	ldr	x3, [x22, #4144]
   244d8:	cbz	x3, 24444 <scols_init_debug@@SMARTCOLS_2.25+0xfe70>
   244dc:	add	x2, sp, #0x4c
   244e0:	mov	x1, x21
   244e4:	mov	x0, x22
   244e8:	blr	x3
   244ec:	cbnz	w0, 24444 <scols_init_debug@@SMARTCOLS_2.25+0xfe70>
   244f0:	str	x23, [sp, #48]
   244f4:	mov	w2, w20
   244f8:	mov	x1, x21
   244fc:	ldr	w0, [sp, #76]
   24500:	bl	8080 <openat@plt>
   24504:	mov	w20, w0
   24508:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   2450c:	ldr	w0, [x0, #2908]
   24510:	tbz	w0, #2, 24588 <scols_init_debug@@SMARTCOLS_2.25+0xffb4>
   24514:	adrp	x1, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   24518:	ldr	x1, [x1, #4016]
   2451c:	ldr	x23, [x1]
   24520:	bl	76f0 <getpid@plt>
   24524:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   24528:	add	x4, x4, #0x950
   2452c:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24530:	add	x3, x3, #0x440
   24534:	mov	w2, w0
   24538:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2453c:	add	x1, x1, #0x3c8
   24540:	mov	x0, x23
   24544:	bl	81c0 <fprintf@plt>
   24548:	cmp	w19, w20
   2454c:	b.eq	24578 <scols_init_debug@@SMARTCOLS_2.25+0xffa4>  // b.none
   24550:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24554:	add	x3, x3, #0x560
   24558:	ldr	x23, [sp, #48]
   2455c:	mov	x2, x21
   24560:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24564:	add	x1, x1, #0x590
   24568:	mov	x0, x22
   2456c:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   24570:	mov	w19, w20
   24574:	b	24450 <scols_init_debug@@SMARTCOLS_2.25+0xfe7c>
   24578:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   2457c:	add	x3, x3, #0x590
   24580:	ldr	x23, [sp, #48]
   24584:	b	2455c <scols_init_debug@@SMARTCOLS_2.25+0xff88>
   24588:	mov	w19, w20
   2458c:	ldr	x23, [sp, #48]
   24590:	b	24450 <scols_init_debug@@SMARTCOLS_2.25+0xfe7c>
   24594:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   24598:	ldr	x0, [x0, #4016]
   2459c:	ldr	x20, [x0]
   245a0:	bl	76f0 <getpid@plt>
   245a4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   245a8:	add	x4, x4, #0x950
   245ac:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   245b0:	add	x3, x3, #0x440
   245b4:	mov	w2, w0
   245b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   245bc:	add	x1, x1, #0x3c8
   245c0:	mov	x0, x20
   245c4:	bl	81c0 <fprintf@plt>
   245c8:	mov	w20, w19
   245cc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   245d0:	add	x3, x3, #0x590
   245d4:	b	2455c <scols_init_debug@@SMARTCOLS_2.25+0xff88>
   245d8:	stp	x29, x30, [sp, #-64]!
   245dc:	mov	x29, sp
   245e0:	stp	x19, x20, [sp, #16]
   245e4:	mov	x19, x0
   245e8:	mov	w20, w1
   245ec:	mov	x1, x2
   245f0:	ldp	x4, x5, [x3]
   245f4:	stp	x4, x5, [sp, #32]
   245f8:	ldp	x2, x3, [x3, #16]
   245fc:	stp	x2, x3, [sp, #48]
   24600:	add	x2, sp, #0x20
   24604:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   24608:	cbz	x0, 24628 <scols_init_debug@@SMARTCOLS_2.25+0x10054>
   2460c:	mov	x2, x0
   24610:	mov	w1, w20
   24614:	mov	x0, x19
   24618:	bl	243f0 <scols_init_debug@@SMARTCOLS_2.25+0xfe1c>
   2461c:	ldp	x19, x20, [sp, #16]
   24620:	ldp	x29, x30, [sp], #64
   24624:	ret
   24628:	bl	80a0 <__errno_location@plt>
   2462c:	ldr	w0, [x0]
   24630:	neg	w0, w0
   24634:	b	2461c <scols_init_debug@@SMARTCOLS_2.25+0x10048>
   24638:	stp	x29, x30, [sp, #-256]!
   2463c:	mov	x29, sp
   24640:	str	x3, [sp, #216]
   24644:	str	x4, [sp, #224]
   24648:	str	x5, [sp, #232]
   2464c:	str	x6, [sp, #240]
   24650:	str	x7, [sp, #248]
   24654:	str	q0, [sp, #80]
   24658:	str	q1, [sp, #96]
   2465c:	str	q2, [sp, #112]
   24660:	str	q3, [sp, #128]
   24664:	str	q4, [sp, #144]
   24668:	str	q5, [sp, #160]
   2466c:	str	q6, [sp, #176]
   24670:	str	q7, [sp, #192]
   24674:	add	x3, sp, #0x100
   24678:	str	x3, [sp, #48]
   2467c:	str	x3, [sp, #56]
   24680:	add	x3, sp, #0xd0
   24684:	str	x3, [sp, #64]
   24688:	mov	w3, #0xffffffd8            	// #-40
   2468c:	str	w3, [sp, #72]
   24690:	mov	w3, #0xffffff80            	// #-128
   24694:	str	w3, [sp, #76]
   24698:	ldp	x4, x5, [sp, #48]
   2469c:	stp	x4, x5, [sp, #16]
   246a0:	ldp	x4, x5, [sp, #64]
   246a4:	stp	x4, x5, [sp, #32]
   246a8:	add	x3, sp, #0x10
   246ac:	bl	245d8 <scols_init_debug@@SMARTCOLS_2.25+0x10004>
   246b0:	ldp	x29, x30, [sp], #256
   246b4:	ret
   246b8:	stp	x29, x30, [sp, #-32]!
   246bc:	mov	x29, sp
   246c0:	str	x19, [sp, #16]
   246c4:	mov	x19, x1
   246c8:	cbz	x1, 246e8 <scols_init_debug@@SMARTCOLS_2.25+0x10114>
   246cc:	mov	x3, x1
   246d0:	mov	w1, #0x0                   	// #0
   246d4:	mov	w9, #0x402                 	// #1026
   246d8:	mov	w8, #0x401                 	// #1025
   246dc:	mov	w7, #0x202                 	// #514
   246e0:	mov	w6, #0x201                 	// #513
   246e4:	b	24728 <scols_init_debug@@SMARTCOLS_2.25+0x10154>
   246e8:	mov	w1, #0x0                   	// #0
   246ec:	bl	243f0 <scols_init_debug@@SMARTCOLS_2.25+0xfe1c>
   246f0:	mov	w2, w0
   246f4:	mov	x0, #0x0                   	// #0
   246f8:	tbnz	w2, #31, 24708 <scols_init_debug@@SMARTCOLS_2.25+0x10134>
   246fc:	mov	x1, x19
   24700:	mov	w0, w2
   24704:	bl	78c0 <fdopen@plt>
   24708:	ldr	x19, [sp, #16]
   2470c:	ldp	x29, x30, [sp], #32
   24710:	ret
   24714:	ldrsb	w5, [x3, #1]
   24718:	orr	w4, w1, #0x2
   2471c:	cmp	w5, #0x2b
   24720:	csel	w1, w4, w1, eq  // eq = none
   24724:	add	x3, x3, #0x1
   24728:	ldrsb	w4, [x3]
   2472c:	cbz	w4, 246ec <scols_init_debug@@SMARTCOLS_2.25+0x10118>
   24730:	cmp	w4, #0x72
   24734:	b.eq	24714 <scols_init_debug@@SMARTCOLS_2.25+0x10140>  // b.none
   24738:	cmp	w4, #0x77
   2473c:	b.eq	24758 <scols_init_debug@@SMARTCOLS_2.25+0x10184>  // b.none
   24740:	cmp	w4, #0x61
   24744:	b.eq	24770 <scols_init_debug@@SMARTCOLS_2.25+0x1019c>  // b.none
   24748:	orr	w5, w1, #0x80000
   2474c:	cmp	w4, #0x65
   24750:	csel	w1, w5, w1, eq  // eq = none
   24754:	b	24724 <scols_init_debug@@SMARTCOLS_2.25+0x10150>
   24758:	ldrsb	w5, [x3, #1]
   2475c:	orr	w4, w1, w7
   24760:	orr	w1, w1, w6
   24764:	cmp	w5, #0x2b
   24768:	csel	w1, w1, w4, ne  // ne = any
   2476c:	b	24724 <scols_init_debug@@SMARTCOLS_2.25+0x10150>
   24770:	ldrsb	w5, [x3, #1]
   24774:	orr	w4, w1, w9
   24778:	orr	w1, w1, w8
   2477c:	cmp	w5, #0x2b
   24780:	csel	w1, w1, w4, ne  // ne = any
   24784:	b	24724 <scols_init_debug@@SMARTCOLS_2.25+0x10150>
   24788:	stp	x29, x30, [sp, #-64]!
   2478c:	mov	x29, sp
   24790:	stp	x19, x20, [sp, #16]
   24794:	mov	x19, x0
   24798:	mov	x20, x1
   2479c:	mov	x1, x2
   247a0:	ldp	x4, x5, [x3]
   247a4:	stp	x4, x5, [sp, #32]
   247a8:	ldp	x2, x3, [x3, #16]
   247ac:	stp	x2, x3, [sp, #48]
   247b0:	add	x2, sp, #0x20
   247b4:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   247b8:	cbz	x0, 247cc <scols_init_debug@@SMARTCOLS_2.25+0x101f8>
   247bc:	mov	x2, x0
   247c0:	mov	x1, x20
   247c4:	mov	x0, x19
   247c8:	bl	246b8 <scols_init_debug@@SMARTCOLS_2.25+0x100e4>
   247cc:	ldp	x19, x20, [sp, #16]
   247d0:	ldp	x29, x30, [sp], #64
   247d4:	ret
   247d8:	stp	x29, x30, [sp, #-128]!
   247dc:	mov	x29, sp
   247e0:	stp	x19, x20, [sp, #16]
   247e4:	stp	x21, x22, [sp, #32]
   247e8:	stp	x23, x24, [sp, #48]
   247ec:	str	x25, [sp, #64]
   247f0:	mov	x21, x1
   247f4:	mov	w19, w2
   247f8:	mov	w22, w3
   247fc:	mov	x2, x4
   24800:	lsl	w23, w19, #3
   24804:	sub	w23, w23, w19
   24808:	sxtw	x6, w23
   2480c:	add	x6, x6, #0xf
   24810:	and	x6, x6, #0xfffffffffffffff0
   24814:	sub	sp, sp, x6
   24818:	str	xzr, [x1]
   2481c:	ldp	x6, x7, [x5]
   24820:	stp	x6, x7, [x29, #80]
   24824:	ldp	x4, x5, [x5, #16]
   24828:	stp	x4, x5, [x29, #96]
   2482c:	add	x3, x29, #0x50
   24830:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   24834:	add	x1, x1, #0x7c8
   24838:	bl	24788 <scols_init_debug@@SMARTCOLS_2.25+0x101b4>
   2483c:	cbz	x0, 248c4 <scols_init_debug@@SMARTCOLS_2.25+0x102f0>
   24840:	mov	x24, sp
   24844:	mov	x20, x0
   24848:	mov	x2, x0
   2484c:	mov	w1, w23
   24850:	mov	x0, x24
   24854:	bl	81d0 <fgets@plt>
   24858:	cbz	x0, 248f0 <scols_init_debug@@SMARTCOLS_2.25+0x1031c>
   2485c:	mov	x0, x20
   24860:	bl	76d0 <fclose@plt>
   24864:	mov	x0, x24
   24868:	bl	7380 <strlen@plt>
   2486c:	sub	x0, x0, #0x1
   24870:	ldrsb	w1, [x24, x0]
   24874:	cmp	w1, #0xa
   24878:	b.eq	2490c <scols_init_debug@@SMARTCOLS_2.25+0x10338>  // b.none
   2487c:	mov	x2, #0x0                   	// #0
   24880:	add	x1, x29, #0x78
   24884:	mov	w0, w19
   24888:	bl	22d04 <scols_init_debug@@SMARTCOLS_2.25+0xe730>
   2488c:	mov	x1, x0
   24890:	str	x0, [x21]
   24894:	cbz	x0, 24938 <scols_init_debug@@SMARTCOLS_2.25+0x10364>
   24898:	cbz	w22, 24914 <scols_init_debug@@SMARTCOLS_2.25+0x10340>
   2489c:	mov	w3, #0x0                   	// #0
   248a0:	ldr	x2, [x29, #120]
   248a4:	mov	x0, x24
   248a8:	bl	232fc <scols_init_debug@@SMARTCOLS_2.25+0xed28>
   248ac:	mov	w23, w0
   248b0:	cbz	w0, 248d0 <scols_init_debug@@SMARTCOLS_2.25+0x102fc>
   248b4:	ldr	x0, [x21]
   248b8:	bl	22d60 <scols_init_debug@@SMARTCOLS_2.25+0xe78c>
   248bc:	mov	w23, #0xffffffea            	// #-22
   248c0:	b	248d0 <scols_init_debug@@SMARTCOLS_2.25+0x102fc>
   248c4:	bl	80a0 <__errno_location@plt>
   248c8:	ldr	w23, [x0]
   248cc:	neg	w23, w23
   248d0:	mov	w0, w23
   248d4:	mov	sp, x29
   248d8:	ldp	x19, x20, [sp, #16]
   248dc:	ldp	x21, x22, [sp, #32]
   248e0:	ldp	x23, x24, [sp, #48]
   248e4:	ldr	x25, [sp, #64]
   248e8:	ldp	x29, x30, [sp], #128
   248ec:	ret
   248f0:	bl	80a0 <__errno_location@plt>
   248f4:	ldr	w25, [x0]
   248f8:	neg	w23, w25
   248fc:	mov	x0, x20
   24900:	bl	76d0 <fclose@plt>
   24904:	cbnz	w25, 248d0 <scols_init_debug@@SMARTCOLS_2.25+0x102fc>
   24908:	b	24864 <scols_init_debug@@SMARTCOLS_2.25+0x10290>
   2490c:	strb	wzr, [x24, x0]
   24910:	b	2487c <scols_init_debug@@SMARTCOLS_2.25+0x102a8>
   24914:	ldr	x2, [x29, #120]
   24918:	mov	x0, x24
   2491c:	bl	23144 <scols_init_debug@@SMARTCOLS_2.25+0xeb70>
   24920:	mov	w23, w0
   24924:	cbz	w0, 248d0 <scols_init_debug@@SMARTCOLS_2.25+0x102fc>
   24928:	ldr	x0, [x21]
   2492c:	bl	22d60 <scols_init_debug@@SMARTCOLS_2.25+0xe78c>
   24930:	mov	w23, #0xffffffea            	// #-22
   24934:	b	248d0 <scols_init_debug@@SMARTCOLS_2.25+0x102fc>
   24938:	mov	w23, #0xfffffff4            	// #-12
   2493c:	b	248d0 <scols_init_debug@@SMARTCOLS_2.25+0x102fc>
   24940:	stp	x29, x30, [sp, #-256]!
   24944:	mov	x29, sp
   24948:	str	x3, [sp, #216]
   2494c:	str	x4, [sp, #224]
   24950:	str	x5, [sp, #232]
   24954:	str	x6, [sp, #240]
   24958:	str	x7, [sp, #248]
   2495c:	str	q0, [sp, #80]
   24960:	str	q1, [sp, #96]
   24964:	str	q2, [sp, #112]
   24968:	str	q3, [sp, #128]
   2496c:	str	q4, [sp, #144]
   24970:	str	q5, [sp, #160]
   24974:	str	q6, [sp, #176]
   24978:	str	q7, [sp, #192]
   2497c:	add	x3, sp, #0x100
   24980:	str	x3, [sp, #48]
   24984:	str	x3, [sp, #56]
   24988:	add	x3, sp, #0xd0
   2498c:	str	x3, [sp, #64]
   24990:	mov	w3, #0xffffffd8            	// #-40
   24994:	str	w3, [sp, #72]
   24998:	mov	w3, #0xffffff80            	// #-128
   2499c:	str	w3, [sp, #76]
   249a0:	ldp	x4, x5, [sp, #48]
   249a4:	stp	x4, x5, [sp, #16]
   249a8:	ldp	x4, x5, [sp, #64]
   249ac:	stp	x4, x5, [sp, #32]
   249b0:	add	x3, sp, #0x10
   249b4:	bl	24788 <scols_init_debug@@SMARTCOLS_2.25+0x101b4>
   249b8:	ldp	x29, x30, [sp], #256
   249bc:	ret
   249c0:	stp	x29, x30, [sp, #-48]!
   249c4:	mov	x29, sp
   249c8:	stp	x19, x20, [sp, #16]
   249cc:	str	x21, [sp, #32]
   249d0:	mov	x21, x0
   249d4:	mov	x20, x1
   249d8:	cbz	x1, 24a1c <scols_init_debug@@SMARTCOLS_2.25+0x10448>
   249dc:	mov	x2, x1
   249e0:	mov	w1, #0x80000               	// #524288
   249e4:	bl	243f0 <scols_init_debug@@SMARTCOLS_2.25+0xfe1c>
   249e8:	mov	w21, w0
   249ec:	mov	x19, #0x0                   	// #0
   249f0:	tbnz	w21, #31, 24a08 <scols_init_debug@@SMARTCOLS_2.25+0x10434>
   249f4:	mov	w0, w21
   249f8:	bl	7a90 <fdopendir@plt>
   249fc:	mov	x19, x0
   24a00:	cbz	x0, 24a98 <scols_init_debug@@SMARTCOLS_2.25+0x104c4>
   24a04:	cbz	x20, 24aa4 <scols_init_debug@@SMARTCOLS_2.25+0x104d0>
   24a08:	mov	x0, x19
   24a0c:	ldp	x19, x20, [sp, #16]
   24a10:	ldr	x21, [sp, #32]
   24a14:	ldp	x29, x30, [sp], #48
   24a18:	ret
   24a1c:	ldr	x19, [x0, #8]
   24a20:	cbz	x19, 24a08 <scols_init_debug@@SMARTCOLS_2.25+0x10434>
   24a24:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   24a28:	ldr	w0, [x0, #2908]
   24a2c:	tbnz	w0, #2, 24a50 <scols_init_debug@@SMARTCOLS_2.25+0x1047c>
   24a30:	mov	x0, x21
   24a34:	bl	23b00 <scols_init_debug@@SMARTCOLS_2.25+0xf52c>
   24a38:	mov	x19, x20
   24a3c:	tbnz	w0, #31, 24a08 <scols_init_debug@@SMARTCOLS_2.25+0x10434>
   24a40:	mov	w1, #0x3                   	// #3
   24a44:	bl	15c68 <scols_init_debug@@SMARTCOLS_2.25+0x1694>
   24a48:	mov	w21, w0
   24a4c:	b	249ec <scols_init_debug@@SMARTCOLS_2.25+0x10418>
   24a50:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   24a54:	ldr	x0, [x0, #4016]
   24a58:	ldr	x19, [x0]
   24a5c:	bl	76f0 <getpid@plt>
   24a60:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   24a64:	add	x4, x4, #0x950
   24a68:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24a6c:	add	x3, x3, #0x440
   24a70:	mov	w2, w0
   24a74:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   24a78:	add	x1, x1, #0x3c8
   24a7c:	mov	x0, x19
   24a80:	bl	81c0 <fprintf@plt>
   24a84:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24a88:	add	x1, x1, #0x5a0
   24a8c:	mov	x0, x21
   24a90:	bl	234f4 <scols_init_debug@@SMARTCOLS_2.25+0xef20>
   24a94:	b	24a30 <scols_init_debug@@SMARTCOLS_2.25+0x1045c>
   24a98:	mov	w0, w21
   24a9c:	bl	7a30 <close@plt>
   24aa0:	b	24a08 <scols_init_debug@@SMARTCOLS_2.25+0x10434>
   24aa4:	bl	7bc0 <rewinddir@plt>
   24aa8:	b	24a08 <scols_init_debug@@SMARTCOLS_2.25+0x10434>
   24aac:	stp	x29, x30, [sp, #-64]!
   24ab0:	mov	x29, sp
   24ab4:	str	x19, [sp, #16]
   24ab8:	mov	x19, x0
   24abc:	ldp	x4, x5, [x2]
   24ac0:	stp	x4, x5, [sp, #32]
   24ac4:	ldp	x2, x3, [x2, #16]
   24ac8:	stp	x2, x3, [sp, #48]
   24acc:	add	x2, sp, #0x20
   24ad0:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   24ad4:	cbz	x0, 24ae4 <scols_init_debug@@SMARTCOLS_2.25+0x10510>
   24ad8:	mov	x1, x0
   24adc:	mov	x0, x19
   24ae0:	bl	249c0 <scols_init_debug@@SMARTCOLS_2.25+0x103ec>
   24ae4:	ldr	x19, [sp, #16]
   24ae8:	ldp	x29, x30, [sp], #64
   24aec:	ret
   24af0:	stp	x29, x30, [sp, #-256]!
   24af4:	mov	x29, sp
   24af8:	str	x2, [sp, #208]
   24afc:	str	x3, [sp, #216]
   24b00:	str	x4, [sp, #224]
   24b04:	str	x5, [sp, #232]
   24b08:	str	x6, [sp, #240]
   24b0c:	str	x7, [sp, #248]
   24b10:	str	q0, [sp, #80]
   24b14:	str	q1, [sp, #96]
   24b18:	str	q2, [sp, #112]
   24b1c:	str	q3, [sp, #128]
   24b20:	str	q4, [sp, #144]
   24b24:	str	q5, [sp, #160]
   24b28:	str	q6, [sp, #176]
   24b2c:	str	q7, [sp, #192]
   24b30:	add	x2, sp, #0x100
   24b34:	str	x2, [sp, #48]
   24b38:	str	x2, [sp, #56]
   24b3c:	add	x2, sp, #0xd0
   24b40:	str	x2, [sp, #64]
   24b44:	mov	w2, #0xffffffd0            	// #-48
   24b48:	str	w2, [sp, #72]
   24b4c:	mov	w2, #0xffffff80            	// #-128
   24b50:	str	w2, [sp, #76]
   24b54:	ldp	x2, x3, [sp, #48]
   24b58:	stp	x2, x3, [sp, #16]
   24b5c:	ldp	x2, x3, [sp, #64]
   24b60:	stp	x2, x3, [sp, #32]
   24b64:	add	x2, sp, #0x10
   24b68:	bl	24aac <scols_init_debug@@SMARTCOLS_2.25+0x104d8>
   24b6c:	ldp	x29, x30, [sp], #256
   24b70:	ret
   24b74:	stp	x29, x30, [sp, #-48]!
   24b78:	mov	x29, sp
   24b7c:	stp	x19, x20, [sp, #16]
   24b80:	str	x21, [sp, #32]
   24b84:	mov	x21, x1
   24b88:	mov	x20, x2
   24b8c:	cbz	x3, 24bc4 <scols_init_debug@@SMARTCOLS_2.25+0x105f0>
   24b90:	mov	x19, x3
   24b94:	bl	23b00 <scols_init_debug@@SMARTCOLS_2.25+0xf52c>
   24b98:	tbnz	w0, #31, 24bf0 <scols_init_debug@@SMARTCOLS_2.25+0x1061c>
   24b9c:	ldrsb	w1, [x19]
   24ba0:	cmp	w1, #0x2f
   24ba4:	mov	x3, x20
   24ba8:	mov	x2, x21
   24bac:	cinc	x1, x19, eq  // eq = none
   24bb0:	bl	8240 <readlinkat@plt>
   24bb4:	ldp	x19, x20, [sp, #16]
   24bb8:	ldr	x21, [sp, #32]
   24bbc:	ldp	x29, x30, [sp], #48
   24bc0:	ret
   24bc4:	bl	2367c <scols_init_debug@@SMARTCOLS_2.25+0xf0a8>
   24bc8:	cbz	x0, 24bdc <scols_init_debug@@SMARTCOLS_2.25+0x10608>
   24bcc:	mov	x2, x20
   24bd0:	mov	x1, x21
   24bd4:	bl	7520 <readlink@plt>
   24bd8:	b	24bb4 <scols_init_debug@@SMARTCOLS_2.25+0x105e0>
   24bdc:	bl	80a0 <__errno_location@plt>
   24be0:	ldr	w0, [x0]
   24be4:	neg	w0, w0
   24be8:	sxtw	x0, w0
   24bec:	b	24bb4 <scols_init_debug@@SMARTCOLS_2.25+0x105e0>
   24bf0:	sxtw	x0, w0
   24bf4:	b	24bb4 <scols_init_debug@@SMARTCOLS_2.25+0x105e0>
   24bf8:	stp	x29, x30, [sp, #-272]!
   24bfc:	mov	x29, sp
   24c00:	stp	x19, x20, [sp, #16]
   24c04:	str	x21, [sp, #32]
   24c08:	mov	x19, x0
   24c0c:	mov	x20, x1
   24c10:	mov	x21, x2
   24c14:	mov	x1, x3
   24c18:	str	x4, [sp, #240]
   24c1c:	str	x5, [sp, #248]
   24c20:	str	x6, [sp, #256]
   24c24:	str	x7, [sp, #264]
   24c28:	str	q0, [sp, #112]
   24c2c:	str	q1, [sp, #128]
   24c30:	str	q2, [sp, #144]
   24c34:	str	q3, [sp, #160]
   24c38:	str	q4, [sp, #176]
   24c3c:	str	q5, [sp, #192]
   24c40:	str	q6, [sp, #208]
   24c44:	str	q7, [sp, #224]
   24c48:	add	x2, sp, #0x110
   24c4c:	str	x2, [sp, #80]
   24c50:	str	x2, [sp, #88]
   24c54:	add	x2, sp, #0xf0
   24c58:	str	x2, [sp, #96]
   24c5c:	mov	w2, #0xffffffe0            	// #-32
   24c60:	str	w2, [sp, #104]
   24c64:	mov	w2, #0xffffff80            	// #-128
   24c68:	str	w2, [sp, #108]
   24c6c:	ldp	x2, x3, [sp, #80]
   24c70:	stp	x2, x3, [sp, #48]
   24c74:	ldp	x2, x3, [sp, #96]
   24c78:	stp	x2, x3, [sp, #64]
   24c7c:	add	x2, sp, #0x30
   24c80:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   24c84:	cbz	x0, 24cac <scols_init_debug@@SMARTCOLS_2.25+0x106d8>
   24c88:	mov	x3, x0
   24c8c:	mov	x2, x21
   24c90:	mov	x1, x20
   24c94:	mov	x0, x19
   24c98:	bl	24b74 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   24c9c:	ldp	x19, x20, [sp, #16]
   24ca0:	ldr	x21, [sp, #32]
   24ca4:	ldp	x29, x30, [sp], #272
   24ca8:	ret
   24cac:	bl	80a0 <__errno_location@plt>
   24cb0:	ldr	w0, [x0]
   24cb4:	neg	w0, w0
   24cb8:	sxtw	x0, w0
   24cbc:	b	24c9c <scols_init_debug@@SMARTCOLS_2.25+0x106c8>
   24cc0:	stp	x29, x30, [sp, #-96]!
   24cc4:	mov	x29, sp
   24cc8:	stp	x19, x20, [sp, #16]
   24ccc:	stp	x21, x22, [sp, #32]
   24cd0:	mov	x21, x1
   24cd4:	mov	x19, x2
   24cd8:	mov	x20, x3
   24cdc:	mov	x2, x3
   24ce0:	mov	w1, #0x80000               	// #524288
   24ce4:	bl	243f0 <scols_init_debug@@SMARTCOLS_2.25+0xfe1c>
   24ce8:	tbnz	w0, #31, 24d30 <scols_init_debug@@SMARTCOLS_2.25+0x1075c>
   24cec:	stp	x23, x24, [sp, #48]
   24cf0:	mov	w22, w0
   24cf4:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   24cf8:	ldr	w0, [x0, #2908]
   24cfc:	tbnz	w0, #2, 24d40 <scols_init_debug@@SMARTCOLS_2.25+0x1076c>
   24d00:	mov	x2, x19
   24d04:	mov	w1, #0x0                   	// #0
   24d08:	mov	x0, x21
   24d0c:	bl	78b0 <memset@plt>
   24d10:	cbz	x19, 24e34 <scols_init_debug@@SMARTCOLS_2.25+0x10860>
   24d14:	str	x25, [sp, #64]
   24d18:	mov	x20, #0x0                   	// #0
   24d1c:	mov	w23, #0x0                   	// #0
   24d20:	mov	x25, #0xb280                	// #45696
   24d24:	movk	x25, #0xee6, lsl #16
   24d28:	add	x24, sp, #0x50
   24d2c:	b	24e00 <scols_init_debug@@SMARTCOLS_2.25+0x1082c>
   24d30:	bl	80a0 <__errno_location@plt>
   24d34:	ldr	w20, [x0]
   24d38:	neg	w20, w20
   24d3c:	b	24dd0 <scols_init_debug@@SMARTCOLS_2.25+0x107fc>
   24d40:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   24d44:	ldr	x0, [x0, #4016]
   24d48:	ldr	x23, [x0]
   24d4c:	bl	76f0 <getpid@plt>
   24d50:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   24d54:	add	x4, x4, #0x950
   24d58:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24d5c:	add	x3, x3, #0x440
   24d60:	mov	w2, w0
   24d64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   24d68:	add	x1, x1, #0x3c8
   24d6c:	mov	x0, x23
   24d70:	bl	81c0 <fprintf@plt>
   24d74:	mov	x1, x20
   24d78:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   24d7c:	add	x0, x0, #0x5b8
   24d80:	bl	235d0 <scols_init_debug@@SMARTCOLS_2.25+0xeffc>
   24d84:	b	24d00 <scols_init_debug@@SMARTCOLS_2.25+0x1072c>
   24d88:	tbz	x0, #63, 24da8 <scols_init_debug@@SMARTCOLS_2.25+0x107d4>
   24d8c:	bl	80a0 <__errno_location@plt>
   24d90:	ldr	w0, [x0]
   24d94:	cmp	w0, #0xb
   24d98:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   24d9c:	b.ne	24da8 <scols_init_debug@@SMARTCOLS_2.25+0x107d4>  // b.any
   24da0:	cmp	w23, #0x4
   24da4:	b.le	24de4 <scols_init_debug@@SMARTCOLS_2.25+0x10810>
   24da8:	cmp	x20, #0x0
   24dac:	csinv	x20, x20, xzr, ne  // ne = any
   24db0:	ldr	x25, [sp, #64]
   24db4:	bl	80a0 <__errno_location@plt>
   24db8:	mov	x19, x0
   24dbc:	ldr	w21, [x0]
   24dc0:	mov	w0, w22
   24dc4:	bl	7a30 <close@plt>
   24dc8:	str	w21, [x19]
   24dcc:	ldp	x23, x24, [sp, #48]
   24dd0:	mov	w0, w20
   24dd4:	ldp	x19, x20, [sp, #16]
   24dd8:	ldp	x21, x22, [sp, #32]
   24ddc:	ldp	x29, x30, [sp], #96
   24de0:	ret
   24de4:	add	w23, w23, #0x1
   24de8:	str	xzr, [sp, #80]
   24dec:	str	x25, [sp, #88]
   24df0:	mov	x1, #0x0                   	// #0
   24df4:	mov	x0, x24
   24df8:	bl	7ca0 <nanosleep@plt>
   24dfc:	cbz	x19, 24e2c <scols_init_debug@@SMARTCOLS_2.25+0x10858>
   24e00:	mov	x2, x19
   24e04:	mov	x1, x21
   24e08:	mov	w0, w22
   24e0c:	bl	7e40 <read@plt>
   24e10:	cmp	x0, #0x0
   24e14:	b.le	24d88 <scols_init_debug@@SMARTCOLS_2.25+0x107b4>
   24e18:	sub	x19, x19, x0
   24e1c:	add	x21, x21, x0
   24e20:	add	x20, x20, x0
   24e24:	mov	w23, #0x0                   	// #0
   24e28:	b	24dfc <scols_init_debug@@SMARTCOLS_2.25+0x10828>
   24e2c:	ldr	x25, [sp, #64]
   24e30:	b	24db4 <scols_init_debug@@SMARTCOLS_2.25+0x107e0>
   24e34:	mov	x20, #0x0                   	// #0
   24e38:	b	24db4 <scols_init_debug@@SMARTCOLS_2.25+0x107e0>
   24e3c:	stp	x29, x30, [sp, #-80]!
   24e40:	mov	x29, sp
   24e44:	stp	x19, x20, [sp, #16]
   24e48:	str	x21, [sp, #32]
   24e4c:	mov	x19, x0
   24e50:	mov	x20, x1
   24e54:	mov	x21, x2
   24e58:	mov	x1, x3
   24e5c:	ldp	x2, x3, [x4]
   24e60:	stp	x2, x3, [sp, #48]
   24e64:	ldp	x2, x3, [x4, #16]
   24e68:	stp	x2, x3, [sp, #64]
   24e6c:	add	x2, sp, #0x30
   24e70:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   24e74:	cbz	x0, 24e9c <scols_init_debug@@SMARTCOLS_2.25+0x108c8>
   24e78:	mov	x3, x0
   24e7c:	mov	x2, x21
   24e80:	mov	x1, x20
   24e84:	mov	x0, x19
   24e88:	bl	24cc0 <scols_init_debug@@SMARTCOLS_2.25+0x106ec>
   24e8c:	ldp	x19, x20, [sp, #16]
   24e90:	ldr	x21, [sp, #32]
   24e94:	ldp	x29, x30, [sp], #80
   24e98:	ret
   24e9c:	bl	80a0 <__errno_location@plt>
   24ea0:	ldr	w0, [x0]
   24ea4:	neg	w0, w0
   24ea8:	b	24e8c <scols_init_debug@@SMARTCOLS_2.25+0x108b8>
   24eac:	stp	x29, x30, [sp, #-240]!
   24eb0:	mov	x29, sp
   24eb4:	str	x4, [sp, #208]
   24eb8:	str	x5, [sp, #216]
   24ebc:	str	x6, [sp, #224]
   24ec0:	str	x7, [sp, #232]
   24ec4:	str	q0, [sp, #80]
   24ec8:	str	q1, [sp, #96]
   24ecc:	str	q2, [sp, #112]
   24ed0:	str	q3, [sp, #128]
   24ed4:	str	q4, [sp, #144]
   24ed8:	str	q5, [sp, #160]
   24edc:	str	q6, [sp, #176]
   24ee0:	str	q7, [sp, #192]
   24ee4:	add	x4, sp, #0xf0
   24ee8:	str	x4, [sp, #48]
   24eec:	str	x4, [sp, #56]
   24ef0:	add	x4, sp, #0xd0
   24ef4:	str	x4, [sp, #64]
   24ef8:	mov	w4, #0xffffffe0            	// #-32
   24efc:	str	w4, [sp, #72]
   24f00:	mov	w4, #0xffffff80            	// #-128
   24f04:	str	w4, [sp, #76]
   24f08:	ldp	x4, x5, [sp, #48]
   24f0c:	stp	x4, x5, [sp, #16]
   24f10:	ldp	x4, x5, [sp, #64]
   24f14:	stp	x4, x5, [sp, #32]
   24f18:	add	x4, sp, #0x10
   24f1c:	bl	24e3c <scols_init_debug@@SMARTCOLS_2.25+0x10868>
   24f20:	ldp	x29, x30, [sp], #240
   24f24:	ret
   24f28:	mov	x12, #0x2020                	// #8224
   24f2c:	sub	sp, sp, x12
   24f30:	stp	x29, x30, [sp]
   24f34:	mov	x29, sp
   24f38:	stp	x19, x20, [sp, #16]
   24f3c:	cbz	x1, 24fb0 <scols_init_debug@@SMARTCOLS_2.25+0x109dc>
   24f40:	mov	x20, x1
   24f44:	mov	x3, x2
   24f48:	str	xzr, [x1]
   24f4c:	mov	x2, #0x1fff                	// #8191
   24f50:	add	x1, sp, #0x20
   24f54:	bl	24cc0 <scols_init_debug@@SMARTCOLS_2.25+0x106ec>
   24f58:	mov	w19, w0
   24f5c:	tbnz	w0, #31, 24f98 <scols_init_debug@@SMARTCOLS_2.25+0x109c4>
   24f60:	cmp	w0, #0x0
   24f64:	b.le	24f7c <scols_init_debug@@SMARTCOLS_2.25+0x109a8>
   24f68:	add	x0, sp, #0x1f
   24f6c:	ldrsb	w0, [x0, w19, sxtw]
   24f70:	cmp	w0, #0xa
   24f74:	cset	w0, eq  // eq = none
   24f78:	sub	w19, w19, w0
   24f7c:	add	x0, sp, #0x20
   24f80:	strb	wzr, [x0, w19, sxtw]
   24f84:	bl	79f0 <strdup@plt>
   24f88:	str	x0, [x20]
   24f8c:	cmp	x0, #0x0
   24f90:	mov	w0, #0xfffffff4            	// #-12
   24f94:	csel	w19, w19, w0, ne  // ne = any
   24f98:	mov	w0, w19
   24f9c:	ldp	x19, x20, [sp, #16]
   24fa0:	ldp	x29, x30, [sp]
   24fa4:	mov	x12, #0x2020                	// #8224
   24fa8:	add	sp, sp, x12
   24fac:	ret
   24fb0:	mov	w19, #0xffffffea            	// #-22
   24fb4:	b	24f98 <scols_init_debug@@SMARTCOLS_2.25+0x109c4>
   24fb8:	stp	x29, x30, [sp, #-272]!
   24fbc:	mov	x29, sp
   24fc0:	stp	x19, x20, [sp, #16]
   24fc4:	mov	x19, x0
   24fc8:	mov	x20, x1
   24fcc:	mov	x1, x2
   24fd0:	str	x3, [sp, #232]
   24fd4:	str	x4, [sp, #240]
   24fd8:	str	x5, [sp, #248]
   24fdc:	str	x6, [sp, #256]
   24fe0:	str	x7, [sp, #264]
   24fe4:	str	q0, [sp, #96]
   24fe8:	str	q1, [sp, #112]
   24fec:	str	q2, [sp, #128]
   24ff0:	str	q3, [sp, #144]
   24ff4:	str	q4, [sp, #160]
   24ff8:	str	q5, [sp, #176]
   24ffc:	str	q6, [sp, #192]
   25000:	str	q7, [sp, #208]
   25004:	add	x2, sp, #0x110
   25008:	str	x2, [sp, #64]
   2500c:	str	x2, [sp, #72]
   25010:	add	x2, sp, #0xe0
   25014:	str	x2, [sp, #80]
   25018:	mov	w2, #0xffffffd8            	// #-40
   2501c:	str	w2, [sp, #88]
   25020:	mov	w2, #0xffffff80            	// #-128
   25024:	str	w2, [sp, #92]
   25028:	ldp	x2, x3, [sp, #64]
   2502c:	stp	x2, x3, [sp, #32]
   25030:	ldp	x2, x3, [sp, #80]
   25034:	stp	x2, x3, [sp, #48]
   25038:	add	x2, sp, #0x20
   2503c:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   25040:	cbz	x0, 25060 <scols_init_debug@@SMARTCOLS_2.25+0x10a8c>
   25044:	mov	x2, x0
   25048:	mov	x1, x20
   2504c:	mov	x0, x19
   25050:	bl	24f28 <scols_init_debug@@SMARTCOLS_2.25+0x10954>
   25054:	ldp	x19, x20, [sp, #16]
   25058:	ldp	x29, x30, [sp], #272
   2505c:	ret
   25060:	bl	80a0 <__errno_location@plt>
   25064:	ldr	w0, [x0]
   25068:	neg	w0, w0
   2506c:	b	25054 <scols_init_debug@@SMARTCOLS_2.25+0x10a80>
   25070:	stp	x29, x30, [sp, #-32]!
   25074:	mov	x29, sp
   25078:	str	x19, [sp, #16]
   2507c:	mov	x19, x1
   25080:	sub	x2, x2, #0x1
   25084:	bl	24cc0 <scols_init_debug@@SMARTCOLS_2.25+0x106ec>
   25088:	tbnz	w0, #31, 250ac <scols_init_debug@@SMARTCOLS_2.25+0x10ad8>
   2508c:	cmp	w0, #0x0
   25090:	b.le	250a4 <scols_init_debug@@SMARTCOLS_2.25+0x10ad0>
   25094:	add	x1, x19, w0, sxtw
   25098:	ldursb	w1, [x1, #-1]
   2509c:	cmp	w1, #0xa
   250a0:	b.eq	250b8 <scols_init_debug@@SMARTCOLS_2.25+0x10ae4>  // b.none
   250a4:	add	x19, x19, w0, sxtw
   250a8:	sturb	wzr, [x19, #-1]
   250ac:	ldr	x19, [sp, #16]
   250b0:	ldp	x29, x30, [sp], #32
   250b4:	ret
   250b8:	sub	w0, w0, #0x1
   250bc:	strb	wzr, [x19, w0, sxtw]
   250c0:	b	250ac <scols_init_debug@@SMARTCOLS_2.25+0x10ad8>
   250c4:	stp	x29, x30, [sp, #-272]!
   250c8:	mov	x29, sp
   250cc:	stp	x19, x20, [sp, #16]
   250d0:	str	x21, [sp, #32]
   250d4:	mov	x19, x0
   250d8:	mov	x20, x1
   250dc:	mov	x21, x2
   250e0:	mov	x1, x3
   250e4:	str	x4, [sp, #240]
   250e8:	str	x5, [sp, #248]
   250ec:	str	x6, [sp, #256]
   250f0:	str	x7, [sp, #264]
   250f4:	str	q0, [sp, #112]
   250f8:	str	q1, [sp, #128]
   250fc:	str	q2, [sp, #144]
   25100:	str	q3, [sp, #160]
   25104:	str	q4, [sp, #176]
   25108:	str	q5, [sp, #192]
   2510c:	str	q6, [sp, #208]
   25110:	str	q7, [sp, #224]
   25114:	add	x2, sp, #0x110
   25118:	str	x2, [sp, #80]
   2511c:	str	x2, [sp, #88]
   25120:	add	x2, sp, #0xf0
   25124:	str	x2, [sp, #96]
   25128:	mov	w2, #0xffffffe0            	// #-32
   2512c:	str	w2, [sp, #104]
   25130:	mov	w2, #0xffffff80            	// #-128
   25134:	str	w2, [sp, #108]
   25138:	ldp	x2, x3, [sp, #80]
   2513c:	stp	x2, x3, [sp, #48]
   25140:	ldp	x2, x3, [sp, #96]
   25144:	stp	x2, x3, [sp, #64]
   25148:	add	x2, sp, #0x30
   2514c:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   25150:	cbz	x0, 25178 <scols_init_debug@@SMARTCOLS_2.25+0x10ba4>
   25154:	mov	x3, x0
   25158:	mov	x2, x21
   2515c:	mov	x1, x20
   25160:	mov	x0, x19
   25164:	bl	25070 <scols_init_debug@@SMARTCOLS_2.25+0x10a9c>
   25168:	ldp	x19, x20, [sp, #16]
   2516c:	ldr	x21, [sp, #32]
   25170:	ldp	x29, x30, [sp], #272
   25174:	ret
   25178:	bl	80a0 <__errno_location@plt>
   2517c:	ldr	w0, [x0]
   25180:	neg	w0, w0
   25184:	b	25168 <scols_init_debug@@SMARTCOLS_2.25+0x10b94>
   25188:	stp	x29, x30, [sp, #-288]!
   2518c:	mov	x29, sp
   25190:	stp	x19, x20, [sp, #16]
   25194:	stp	x21, x22, [sp, #32]
   25198:	mov	x20, x1
   2519c:	mov	x21, x2
   251a0:	str	x3, [sp, #248]
   251a4:	str	x4, [sp, #256]
   251a8:	str	x5, [sp, #264]
   251ac:	str	x6, [sp, #272]
   251b0:	str	x7, [sp, #280]
   251b4:	str	q0, [sp, #112]
   251b8:	str	q1, [sp, #128]
   251bc:	str	q2, [sp, #144]
   251c0:	str	q3, [sp, #160]
   251c4:	str	q4, [sp, #176]
   251c8:	str	q5, [sp, #192]
   251cc:	str	q6, [sp, #208]
   251d0:	str	q7, [sp, #224]
   251d4:	mov	x2, x1
   251d8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   251dc:	add	x1, x1, #0x7c8
   251e0:	bl	246b8 <scols_init_debug@@SMARTCOLS_2.25+0x100e4>
   251e4:	cbz	x0, 252a8 <scols_init_debug@@SMARTCOLS_2.25+0x10cd4>
   251e8:	mov	x19, x0
   251ec:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   251f0:	ldr	w0, [x0, #2908]
   251f4:	tbnz	w0, #2, 2525c <scols_init_debug@@SMARTCOLS_2.25+0x10c88>
   251f8:	add	x0, sp, #0x120
   251fc:	str	x0, [sp, #80]
   25200:	str	x0, [sp, #88]
   25204:	add	x0, sp, #0xf0
   25208:	str	x0, [sp, #96]
   2520c:	mov	w0, #0xffffffd8            	// #-40
   25210:	str	w0, [sp, #104]
   25214:	mov	w0, #0xffffff80            	// #-128
   25218:	str	w0, [sp, #108]
   2521c:	ldp	x0, x1, [sp, #80]
   25220:	stp	x0, x1, [sp, #48]
   25224:	ldp	x0, x1, [sp, #96]
   25228:	stp	x0, x1, [sp, #64]
   2522c:	add	x2, sp, #0x30
   25230:	mov	x1, x21
   25234:	mov	x0, x19
   25238:	bl	7d60 <__isoc99_vfscanf@plt>
   2523c:	mov	w20, w0
   25240:	mov	x0, x19
   25244:	bl	76d0 <fclose@plt>
   25248:	mov	w0, w20
   2524c:	ldp	x19, x20, [sp, #16]
   25250:	ldp	x21, x22, [sp, #32]
   25254:	ldp	x29, x30, [sp], #288
   25258:	ret
   2525c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   25260:	ldr	x0, [x0, #4016]
   25264:	ldr	x22, [x0]
   25268:	bl	76f0 <getpid@plt>
   2526c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   25270:	add	x4, x4, #0x950
   25274:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   25278:	add	x3, x3, #0x440
   2527c:	mov	w2, w0
   25280:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   25284:	add	x1, x1, #0x3c8
   25288:	mov	x0, x22
   2528c:	bl	81c0 <fprintf@plt>
   25290:	mov	x2, x20
   25294:	mov	x1, x21
   25298:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2529c:	add	x0, x0, #0x5c8
   252a0:	bl	235d0 <scols_init_debug@@SMARTCOLS_2.25+0xeffc>
   252a4:	b	251f8 <scols_init_debug@@SMARTCOLS_2.25+0x10c24>
   252a8:	mov	w20, #0xffffffea            	// #-22
   252ac:	b	25248 <scols_init_debug@@SMARTCOLS_2.25+0x10c74>
   252b0:	stp	x29, x30, [sp, #-256]!
   252b4:	mov	x29, sp
   252b8:	stp	x19, x20, [sp, #16]
   252bc:	mov	x20, x3
   252c0:	str	x4, [sp, #224]
   252c4:	str	x5, [sp, #232]
   252c8:	str	x6, [sp, #240]
   252cc:	str	x7, [sp, #248]
   252d0:	str	q0, [sp, #96]
   252d4:	str	q1, [sp, #112]
   252d8:	str	q2, [sp, #128]
   252dc:	str	q3, [sp, #144]
   252e0:	str	q4, [sp, #160]
   252e4:	str	q5, [sp, #176]
   252e8:	str	q6, [sp, #192]
   252ec:	str	q7, [sp, #208]
   252f0:	ldp	x4, x5, [x2]
   252f4:	stp	x4, x5, [sp, #32]
   252f8:	ldp	x2, x3, [x2, #16]
   252fc:	stp	x2, x3, [sp, #48]
   25300:	add	x3, sp, #0x20
   25304:	mov	x2, x1
   25308:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   2530c:	add	x1, x1, #0x7c8
   25310:	bl	24788 <scols_init_debug@@SMARTCOLS_2.25+0x101b4>
   25314:	cbz	x0, 2537c <scols_init_debug@@SMARTCOLS_2.25+0x10da8>
   25318:	mov	x19, x0
   2531c:	add	x0, sp, #0x100
   25320:	str	x0, [sp, #64]
   25324:	str	x0, [sp, #72]
   25328:	add	x0, sp, #0xe0
   2532c:	str	x0, [sp, #80]
   25330:	mov	w0, #0xffffffe0            	// #-32
   25334:	str	w0, [sp, #88]
   25338:	mov	w0, #0xffffff80            	// #-128
   2533c:	str	w0, [sp, #92]
   25340:	ldp	x0, x1, [sp, #64]
   25344:	stp	x0, x1, [sp, #32]
   25348:	ldp	x0, x1, [sp, #80]
   2534c:	stp	x0, x1, [sp, #48]
   25350:	add	x2, sp, #0x20
   25354:	mov	x1, x20
   25358:	mov	x0, x19
   2535c:	bl	7d60 <__isoc99_vfscanf@plt>
   25360:	mov	w20, w0
   25364:	mov	x0, x19
   25368:	bl	76d0 <fclose@plt>
   2536c:	mov	w0, w20
   25370:	ldp	x19, x20, [sp, #16]
   25374:	ldp	x29, x30, [sp], #256
   25378:	ret
   2537c:	mov	w20, #0xffffffea            	// #-22
   25380:	b	2536c <scols_init_debug@@SMARTCOLS_2.25+0x10d98>
   25384:	stp	x29, x30, [sp, #-48]!
   25388:	mov	x29, sp
   2538c:	str	x19, [sp, #16]
   25390:	mov	x19, x1
   25394:	mov	x1, x2
   25398:	str	xzr, [sp, #40]
   2539c:	add	x3, sp, #0x28
   253a0:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   253a4:	add	x2, x2, #0x5e0
   253a8:	bl	25188 <scols_init_debug@@SMARTCOLS_2.25+0x10bb4>
   253ac:	cmp	w0, #0x1
   253b0:	b.ne	253d4 <scols_init_debug@@SMARTCOLS_2.25+0x10e00>  // b.any
   253b4:	mov	w0, #0x0                   	// #0
   253b8:	cbz	x19, 253c8 <scols_init_debug@@SMARTCOLS_2.25+0x10df4>
   253bc:	ldr	x0, [sp, #40]
   253c0:	str	x0, [x19]
   253c4:	mov	w0, #0x0                   	// #0
   253c8:	ldr	x19, [sp, #16]
   253cc:	ldp	x29, x30, [sp], #48
   253d0:	ret
   253d4:	mov	w0, #0xffffffff            	// #-1
   253d8:	b	253c8 <scols_init_debug@@SMARTCOLS_2.25+0x10df4>
   253dc:	stp	x29, x30, [sp, #-272]!
   253e0:	mov	x29, sp
   253e4:	stp	x19, x20, [sp, #16]
   253e8:	mov	x19, x0
   253ec:	mov	x20, x1
   253f0:	mov	x1, x2
   253f4:	str	x3, [sp, #232]
   253f8:	str	x4, [sp, #240]
   253fc:	str	x5, [sp, #248]
   25400:	str	x6, [sp, #256]
   25404:	str	x7, [sp, #264]
   25408:	str	q0, [sp, #96]
   2540c:	str	q1, [sp, #112]
   25410:	str	q2, [sp, #128]
   25414:	str	q3, [sp, #144]
   25418:	str	q4, [sp, #160]
   2541c:	str	q5, [sp, #176]
   25420:	str	q6, [sp, #192]
   25424:	str	q7, [sp, #208]
   25428:	add	x2, sp, #0x110
   2542c:	str	x2, [sp, #64]
   25430:	str	x2, [sp, #72]
   25434:	add	x2, sp, #0xe0
   25438:	str	x2, [sp, #80]
   2543c:	mov	w2, #0xffffffd8            	// #-40
   25440:	str	w2, [sp, #88]
   25444:	mov	w2, #0xffffff80            	// #-128
   25448:	str	w2, [sp, #92]
   2544c:	ldp	x2, x3, [sp, #64]
   25450:	stp	x2, x3, [sp, #32]
   25454:	ldp	x2, x3, [sp, #80]
   25458:	stp	x2, x3, [sp, #48]
   2545c:	add	x2, sp, #0x20
   25460:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   25464:	cbz	x0, 25484 <scols_init_debug@@SMARTCOLS_2.25+0x10eb0>
   25468:	mov	x2, x0
   2546c:	mov	x1, x20
   25470:	mov	x0, x19
   25474:	bl	25384 <scols_init_debug@@SMARTCOLS_2.25+0x10db0>
   25478:	ldp	x19, x20, [sp, #16]
   2547c:	ldp	x29, x30, [sp], #272
   25480:	ret
   25484:	bl	80a0 <__errno_location@plt>
   25488:	ldr	w0, [x0]
   2548c:	neg	w0, w0
   25490:	b	25478 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   25494:	stp	x29, x30, [sp, #-48]!
   25498:	mov	x29, sp
   2549c:	str	x19, [sp, #16]
   254a0:	mov	x19, x1
   254a4:	mov	x1, x2
   254a8:	str	xzr, [sp, #40]
   254ac:	add	x3, sp, #0x28
   254b0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   254b4:	add	x2, x2, #0x90
   254b8:	bl	25188 <scols_init_debug@@SMARTCOLS_2.25+0x10bb4>
   254bc:	cmp	w0, #0x1
   254c0:	b.ne	254e4 <scols_init_debug@@SMARTCOLS_2.25+0x10f10>  // b.any
   254c4:	mov	w0, #0x0                   	// #0
   254c8:	cbz	x19, 254d8 <scols_init_debug@@SMARTCOLS_2.25+0x10f04>
   254cc:	ldr	x0, [sp, #40]
   254d0:	str	x0, [x19]
   254d4:	mov	w0, #0x0                   	// #0
   254d8:	ldr	x19, [sp, #16]
   254dc:	ldp	x29, x30, [sp], #48
   254e0:	ret
   254e4:	mov	w0, #0xffffffff            	// #-1
   254e8:	b	254d8 <scols_init_debug@@SMARTCOLS_2.25+0x10f04>
   254ec:	stp	x29, x30, [sp, #-272]!
   254f0:	mov	x29, sp
   254f4:	stp	x19, x20, [sp, #16]
   254f8:	mov	x19, x0
   254fc:	mov	x20, x1
   25500:	mov	x1, x2
   25504:	str	x3, [sp, #232]
   25508:	str	x4, [sp, #240]
   2550c:	str	x5, [sp, #248]
   25510:	str	x6, [sp, #256]
   25514:	str	x7, [sp, #264]
   25518:	str	q0, [sp, #96]
   2551c:	str	q1, [sp, #112]
   25520:	str	q2, [sp, #128]
   25524:	str	q3, [sp, #144]
   25528:	str	q4, [sp, #160]
   2552c:	str	q5, [sp, #176]
   25530:	str	q6, [sp, #192]
   25534:	str	q7, [sp, #208]
   25538:	add	x2, sp, #0x110
   2553c:	str	x2, [sp, #64]
   25540:	str	x2, [sp, #72]
   25544:	add	x2, sp, #0xe0
   25548:	str	x2, [sp, #80]
   2554c:	mov	w2, #0xffffffd8            	// #-40
   25550:	str	w2, [sp, #88]
   25554:	mov	w2, #0xffffff80            	// #-128
   25558:	str	w2, [sp, #92]
   2555c:	ldp	x2, x3, [sp, #64]
   25560:	stp	x2, x3, [sp, #32]
   25564:	ldp	x2, x3, [sp, #80]
   25568:	stp	x2, x3, [sp, #48]
   2556c:	add	x2, sp, #0x20
   25570:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   25574:	cbz	x0, 25594 <scols_init_debug@@SMARTCOLS_2.25+0x10fc0>
   25578:	mov	x2, x0
   2557c:	mov	x1, x20
   25580:	mov	x0, x19
   25584:	bl	25494 <scols_init_debug@@SMARTCOLS_2.25+0x10ec0>
   25588:	ldp	x19, x20, [sp, #16]
   2558c:	ldp	x29, x30, [sp], #272
   25590:	ret
   25594:	bl	80a0 <__errno_location@plt>
   25598:	ldr	w0, [x0]
   2559c:	neg	w0, w0
   255a0:	b	25588 <scols_init_debug@@SMARTCOLS_2.25+0x10fb4>
   255a4:	stp	x29, x30, [sp, #-48]!
   255a8:	mov	x29, sp
   255ac:	str	x19, [sp, #16]
   255b0:	mov	x19, x1
   255b4:	mov	x1, x2
   255b8:	str	wzr, [sp, #44]
   255bc:	add	x3, sp, #0x2c
   255c0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   255c4:	add	x2, x2, #0x910
   255c8:	bl	25188 <scols_init_debug@@SMARTCOLS_2.25+0x10bb4>
   255cc:	cmp	w0, #0x1
   255d0:	b.ne	255f4 <scols_init_debug@@SMARTCOLS_2.25+0x11020>  // b.any
   255d4:	mov	w0, #0x0                   	// #0
   255d8:	cbz	x19, 255e8 <scols_init_debug@@SMARTCOLS_2.25+0x11014>
   255dc:	ldr	w0, [sp, #44]
   255e0:	str	w0, [x19]
   255e4:	mov	w0, #0x0                   	// #0
   255e8:	ldr	x19, [sp, #16]
   255ec:	ldp	x29, x30, [sp], #48
   255f0:	ret
   255f4:	mov	w0, #0xffffffff            	// #-1
   255f8:	b	255e8 <scols_init_debug@@SMARTCOLS_2.25+0x11014>
   255fc:	stp	x29, x30, [sp, #-272]!
   25600:	mov	x29, sp
   25604:	stp	x19, x20, [sp, #16]
   25608:	mov	x19, x0
   2560c:	mov	x20, x1
   25610:	mov	x1, x2
   25614:	str	x3, [sp, #232]
   25618:	str	x4, [sp, #240]
   2561c:	str	x5, [sp, #248]
   25620:	str	x6, [sp, #256]
   25624:	str	x7, [sp, #264]
   25628:	str	q0, [sp, #96]
   2562c:	str	q1, [sp, #112]
   25630:	str	q2, [sp, #128]
   25634:	str	q3, [sp, #144]
   25638:	str	q4, [sp, #160]
   2563c:	str	q5, [sp, #176]
   25640:	str	q6, [sp, #192]
   25644:	str	q7, [sp, #208]
   25648:	add	x2, sp, #0x110
   2564c:	str	x2, [sp, #64]
   25650:	str	x2, [sp, #72]
   25654:	add	x2, sp, #0xe0
   25658:	str	x2, [sp, #80]
   2565c:	mov	w2, #0xffffffd8            	// #-40
   25660:	str	w2, [sp, #88]
   25664:	mov	w2, #0xffffff80            	// #-128
   25668:	str	w2, [sp, #92]
   2566c:	ldp	x2, x3, [sp, #64]
   25670:	stp	x2, x3, [sp, #32]
   25674:	ldp	x2, x3, [sp, #80]
   25678:	stp	x2, x3, [sp, #48]
   2567c:	add	x2, sp, #0x20
   25680:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   25684:	cbz	x0, 256a4 <scols_init_debug@@SMARTCOLS_2.25+0x110d0>
   25688:	mov	x2, x0
   2568c:	mov	x1, x20
   25690:	mov	x0, x19
   25694:	bl	255a4 <scols_init_debug@@SMARTCOLS_2.25+0x10fd0>
   25698:	ldp	x19, x20, [sp, #16]
   2569c:	ldp	x29, x30, [sp], #272
   256a0:	ret
   256a4:	bl	80a0 <__errno_location@plt>
   256a8:	ldr	w0, [x0]
   256ac:	neg	w0, w0
   256b0:	b	25698 <scols_init_debug@@SMARTCOLS_2.25+0x110c4>
   256b4:	stp	x29, x30, [sp, #-48]!
   256b8:	mov	x29, sp
   256bc:	str	x19, [sp, #16]
   256c0:	mov	x19, x1
   256c4:	mov	x1, x2
   256c8:	add	x3, sp, #0x2c
   256cc:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   256d0:	add	x2, x2, #0x5e8
   256d4:	bl	25188 <scols_init_debug@@SMARTCOLS_2.25+0x10bb4>
   256d8:	cmp	w0, #0x1
   256dc:	b.ne	25700 <scols_init_debug@@SMARTCOLS_2.25+0x1112c>  // b.any
   256e0:	mov	w0, #0x0                   	// #0
   256e4:	cbz	x19, 256f4 <scols_init_debug@@SMARTCOLS_2.25+0x11120>
   256e8:	ldr	w0, [sp, #44]
   256ec:	str	w0, [x19]
   256f0:	mov	w0, #0x0                   	// #0
   256f4:	ldr	x19, [sp, #16]
   256f8:	ldp	x29, x30, [sp], #48
   256fc:	ret
   25700:	mov	w0, #0xffffffff            	// #-1
   25704:	b	256f4 <scols_init_debug@@SMARTCOLS_2.25+0x11120>
   25708:	stp	x29, x30, [sp, #-272]!
   2570c:	mov	x29, sp
   25710:	stp	x19, x20, [sp, #16]
   25714:	mov	x19, x0
   25718:	mov	x20, x1
   2571c:	mov	x1, x2
   25720:	str	x3, [sp, #232]
   25724:	str	x4, [sp, #240]
   25728:	str	x5, [sp, #248]
   2572c:	str	x6, [sp, #256]
   25730:	str	x7, [sp, #264]
   25734:	str	q0, [sp, #96]
   25738:	str	q1, [sp, #112]
   2573c:	str	q2, [sp, #128]
   25740:	str	q3, [sp, #144]
   25744:	str	q4, [sp, #160]
   25748:	str	q5, [sp, #176]
   2574c:	str	q6, [sp, #192]
   25750:	str	q7, [sp, #208]
   25754:	add	x2, sp, #0x110
   25758:	str	x2, [sp, #64]
   2575c:	str	x2, [sp, #72]
   25760:	add	x2, sp, #0xe0
   25764:	str	x2, [sp, #80]
   25768:	mov	w2, #0xffffffd8            	// #-40
   2576c:	str	w2, [sp, #88]
   25770:	mov	w2, #0xffffff80            	// #-128
   25774:	str	w2, [sp, #92]
   25778:	ldp	x2, x3, [sp, #64]
   2577c:	stp	x2, x3, [sp, #32]
   25780:	ldp	x2, x3, [sp, #80]
   25784:	stp	x2, x3, [sp, #48]
   25788:	add	x2, sp, #0x20
   2578c:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   25790:	cbz	x0, 257b0 <scols_init_debug@@SMARTCOLS_2.25+0x111dc>
   25794:	mov	x2, x0
   25798:	mov	x1, x20
   2579c:	mov	x0, x19
   257a0:	bl	256b4 <scols_init_debug@@SMARTCOLS_2.25+0x110e0>
   257a4:	ldp	x19, x20, [sp, #16]
   257a8:	ldp	x29, x30, [sp], #272
   257ac:	ret
   257b0:	bl	80a0 <__errno_location@plt>
   257b4:	ldr	w0, [x0]
   257b8:	neg	w0, w0
   257bc:	b	257a4 <scols_init_debug@@SMARTCOLS_2.25+0x111d0>
   257c0:	stp	x29, x30, [sp, #-48]!
   257c4:	mov	x29, sp
   257c8:	str	x19, [sp, #16]
   257cc:	mov	x19, x1
   257d0:	mov	x1, x2
   257d4:	add	x4, sp, #0x28
   257d8:	add	x3, sp, #0x2c
   257dc:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   257e0:	add	x2, x2, #0x5f0
   257e4:	bl	25188 <scols_init_debug@@SMARTCOLS_2.25+0x10bb4>
   257e8:	cmp	w0, #0x2
   257ec:	b.ne	25838 <scols_init_debug@@SMARTCOLS_2.25+0x11264>  // b.any
   257f0:	mov	w0, #0x0                   	// #0
   257f4:	cbz	x19, 2582c <scols_init_debug@@SMARTCOLS_2.25+0x11258>
   257f8:	ldr	w1, [sp, #40]
   257fc:	ldr	w2, [sp, #44]
   25800:	ubfiz	x0, x2, #8, #12
   25804:	lsl	x2, x2, #32
   25808:	and	x2, x2, #0xfffff00000000000
   2580c:	orr	x2, x0, x2
   25810:	ubfiz	x0, x1, #12, #32
   25814:	and	x0, x0, #0xffffff00000
   25818:	and	x1, x1, #0xff
   2581c:	orr	x0, x0, x1
   25820:	orr	x0, x0, x2
   25824:	str	x0, [x19]
   25828:	mov	w0, #0x0                   	// #0
   2582c:	ldr	x19, [sp, #16]
   25830:	ldp	x29, x30, [sp], #48
   25834:	ret
   25838:	mov	w0, #0xffffffff            	// #-1
   2583c:	b	2582c <scols_init_debug@@SMARTCOLS_2.25+0x11258>
   25840:	stp	x29, x30, [sp, #-272]!
   25844:	mov	x29, sp
   25848:	stp	x19, x20, [sp, #16]
   2584c:	mov	x19, x0
   25850:	mov	x20, x1
   25854:	mov	x1, x2
   25858:	str	x3, [sp, #232]
   2585c:	str	x4, [sp, #240]
   25860:	str	x5, [sp, #248]
   25864:	str	x6, [sp, #256]
   25868:	str	x7, [sp, #264]
   2586c:	str	q0, [sp, #96]
   25870:	str	q1, [sp, #112]
   25874:	str	q2, [sp, #128]
   25878:	str	q3, [sp, #144]
   2587c:	str	q4, [sp, #160]
   25880:	str	q5, [sp, #176]
   25884:	str	q6, [sp, #192]
   25888:	str	q7, [sp, #208]
   2588c:	add	x2, sp, #0x110
   25890:	str	x2, [sp, #64]
   25894:	str	x2, [sp, #72]
   25898:	add	x2, sp, #0xe0
   2589c:	str	x2, [sp, #80]
   258a0:	mov	w2, #0xffffffd8            	// #-40
   258a4:	str	w2, [sp, #88]
   258a8:	mov	w2, #0xffffff80            	// #-128
   258ac:	str	w2, [sp, #92]
   258b0:	ldp	x2, x3, [sp, #64]
   258b4:	stp	x2, x3, [sp, #32]
   258b8:	ldp	x2, x3, [sp, #80]
   258bc:	stp	x2, x3, [sp, #48]
   258c0:	add	x2, sp, #0x20
   258c4:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   258c8:	cbz	x0, 258e8 <scols_init_debug@@SMARTCOLS_2.25+0x11314>
   258cc:	mov	x2, x0
   258d0:	mov	x1, x20
   258d4:	mov	x0, x19
   258d8:	bl	257c0 <scols_init_debug@@SMARTCOLS_2.25+0x111ec>
   258dc:	ldp	x19, x20, [sp, #16]
   258e0:	ldp	x29, x30, [sp], #272
   258e4:	ret
   258e8:	bl	80a0 <__errno_location@plt>
   258ec:	ldr	w0, [x0]
   258f0:	neg	w0, w0
   258f4:	b	258dc <scols_init_debug@@SMARTCOLS_2.25+0x11308>
   258f8:	stp	x29, x30, [sp, #-80]!
   258fc:	mov	x29, sp
   25900:	stp	x19, x20, [sp, #16]
   25904:	mov	x20, x1
   25908:	mov	w1, #0x1                   	// #1
   2590c:	movk	w1, #0x8, lsl #16
   25910:	bl	243f0 <scols_init_debug@@SMARTCOLS_2.25+0xfe1c>
   25914:	tbnz	w0, #31, 2594c <scols_init_debug@@SMARTCOLS_2.25+0x11378>
   25918:	stp	x21, x22, [sp, #32]
   2591c:	mov	w22, w0
   25920:	mov	x0, x20
   25924:	bl	7380 <strlen@plt>
   25928:	mov	x19, x0
   2592c:	cbz	x0, 259b0 <scols_init_debug@@SMARTCOLS_2.25+0x113dc>
   25930:	stp	x23, x24, [sp, #48]
   25934:	bl	80a0 <__errno_location@plt>
   25938:	mov	x21, x0
   2593c:	mov	x24, #0xb280                	// #45696
   25940:	movk	x24, #0xee6, lsl #16
   25944:	add	x23, sp, #0x40
   25948:	b	25978 <scols_init_debug@@SMARTCOLS_2.25+0x113a4>
   2594c:	bl	80a0 <__errno_location@plt>
   25950:	ldr	w20, [x0]
   25954:	neg	w20, w20
   25958:	b	25a18 <scols_init_debug@@SMARTCOLS_2.25+0x11444>
   2595c:	ldr	w1, [x21]
   25960:	cmp	w1, #0x4
   25964:	ccmp	w1, #0xb, #0x4, ne  // ne = any
   25968:	b.ne	259b8 <scols_init_debug@@SMARTCOLS_2.25+0x113e4>  // b.any
   2596c:	cmp	w1, #0xb
   25970:	b.eq	259dc <scols_init_debug@@SMARTCOLS_2.25+0x11408>  // b.none
   25974:	cbz	x19, 259c4 <scols_init_debug@@SMARTCOLS_2.25+0x113f0>
   25978:	str	wzr, [x21]
   2597c:	mov	x2, x19
   25980:	mov	x1, x20
   25984:	mov	w0, w22
   25988:	bl	7aa0 <write@plt>
   2598c:	cmp	x0, #0x0
   25990:	b.le	2595c <scols_init_debug@@SMARTCOLS_2.25+0x11388>
   25994:	subs	x19, x19, x0
   25998:	b.eq	259d0 <scols_init_debug@@SMARTCOLS_2.25+0x113fc>  // b.none
   2599c:	add	x20, x20, x0
   259a0:	ldr	w0, [x21]
   259a4:	cmp	w0, #0xb
   259a8:	b.ne	25978 <scols_init_debug@@SMARTCOLS_2.25+0x113a4>  // b.any
   259ac:	b	259dc <scols_init_debug@@SMARTCOLS_2.25+0x11408>
   259b0:	mov	w20, #0x0                   	// #0
   259b4:	b	259fc <scols_init_debug@@SMARTCOLS_2.25+0x11428>
   259b8:	mov	w20, #0xffffffff            	// #-1
   259bc:	ldp	x23, x24, [sp, #48]
   259c0:	b	259fc <scols_init_debug@@SMARTCOLS_2.25+0x11428>
   259c4:	mov	w20, #0x0                   	// #0
   259c8:	ldp	x23, x24, [sp, #48]
   259cc:	b	259fc <scols_init_debug@@SMARTCOLS_2.25+0x11428>
   259d0:	ldr	w0, [x21]
   259d4:	cmp	w0, #0xb
   259d8:	b.ne	259f4 <scols_init_debug@@SMARTCOLS_2.25+0x11420>  // b.any
   259dc:	str	xzr, [sp, #64]
   259e0:	str	x24, [sp, #72]
   259e4:	mov	x1, #0x0                   	// #0
   259e8:	mov	x0, x23
   259ec:	bl	7ca0 <nanosleep@plt>
   259f0:	b	25974 <scols_init_debug@@SMARTCOLS_2.25+0x113a0>
   259f4:	mov	w20, #0x0                   	// #0
   259f8:	ldp	x23, x24, [sp, #48]
   259fc:	bl	80a0 <__errno_location@plt>
   25a00:	mov	x19, x0
   25a04:	ldr	w21, [x0]
   25a08:	mov	w0, w22
   25a0c:	bl	7a30 <close@plt>
   25a10:	str	w21, [x19]
   25a14:	ldp	x21, x22, [sp, #32]
   25a18:	mov	w0, w20
   25a1c:	ldp	x19, x20, [sp, #16]
   25a20:	ldp	x29, x30, [sp], #80
   25a24:	ret
   25a28:	stp	x29, x30, [sp, #-272]!
   25a2c:	mov	x29, sp
   25a30:	stp	x19, x20, [sp, #16]
   25a34:	mov	x19, x0
   25a38:	mov	x20, x1
   25a3c:	mov	x1, x2
   25a40:	str	x3, [sp, #232]
   25a44:	str	x4, [sp, #240]
   25a48:	str	x5, [sp, #248]
   25a4c:	str	x6, [sp, #256]
   25a50:	str	x7, [sp, #264]
   25a54:	str	q0, [sp, #96]
   25a58:	str	q1, [sp, #112]
   25a5c:	str	q2, [sp, #128]
   25a60:	str	q3, [sp, #144]
   25a64:	str	q4, [sp, #160]
   25a68:	str	q5, [sp, #176]
   25a6c:	str	q6, [sp, #192]
   25a70:	str	q7, [sp, #208]
   25a74:	add	x2, sp, #0x110
   25a78:	str	x2, [sp, #64]
   25a7c:	str	x2, [sp, #72]
   25a80:	add	x2, sp, #0xe0
   25a84:	str	x2, [sp, #80]
   25a88:	mov	w2, #0xffffffd8            	// #-40
   25a8c:	str	w2, [sp, #88]
   25a90:	mov	w2, #0xffffff80            	// #-128
   25a94:	str	w2, [sp, #92]
   25a98:	ldp	x2, x3, [sp, #64]
   25a9c:	stp	x2, x3, [sp, #32]
   25aa0:	ldp	x2, x3, [sp, #80]
   25aa4:	stp	x2, x3, [sp, #48]
   25aa8:	add	x2, sp, #0x20
   25aac:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   25ab0:	cbz	x0, 25ad0 <scols_init_debug@@SMARTCOLS_2.25+0x114fc>
   25ab4:	mov	x2, x0
   25ab8:	mov	x1, x20
   25abc:	mov	x0, x19
   25ac0:	bl	258f8 <scols_init_debug@@SMARTCOLS_2.25+0x11324>
   25ac4:	ldp	x19, x20, [sp, #16]
   25ac8:	ldp	x29, x30, [sp], #272
   25acc:	ret
   25ad0:	bl	80a0 <__errno_location@plt>
   25ad4:	ldr	w0, [x0]
   25ad8:	neg	w0, w0
   25adc:	b	25ac4 <scols_init_debug@@SMARTCOLS_2.25+0x114f0>
   25ae0:	stp	x29, x30, [sp, #-112]!
   25ae4:	mov	x29, sp
   25ae8:	stp	x19, x20, [sp, #16]
   25aec:	mov	x19, x1
   25af0:	mov	w1, #0x1                   	// #1
   25af4:	movk	w1, #0x8, lsl #16
   25af8:	bl	243f0 <scols_init_debug@@SMARTCOLS_2.25+0xfe1c>
   25afc:	tbnz	w0, #31, 25b44 <scols_init_debug@@SMARTCOLS_2.25+0x11570>
   25b00:	stp	x21, x22, [sp, #32]
   25b04:	stp	x23, x24, [sp, #48]
   25b08:	mov	w21, w0
   25b0c:	add	x20, sp, #0x58
   25b10:	mov	x3, x19
   25b14:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   25b18:	add	x2, x2, #0x5e0
   25b1c:	mov	x1, #0x15                  	// #21
   25b20:	mov	x0, x20
   25b24:	bl	7650 <snprintf@plt>
   25b28:	sxtw	x19, w0
   25b2c:	bl	80a0 <__errno_location@plt>
   25b30:	mov	x22, x0
   25b34:	mov	x24, #0xb280                	// #45696
   25b38:	movk	x24, #0xee6, lsl #16
   25b3c:	add	x23, sp, #0x48
   25b40:	b	25b70 <scols_init_debug@@SMARTCOLS_2.25+0x1159c>
   25b44:	bl	80a0 <__errno_location@plt>
   25b48:	ldr	w20, [x0]
   25b4c:	neg	w20, w20
   25b50:	b	25c00 <scols_init_debug@@SMARTCOLS_2.25+0x1162c>
   25b54:	ldr	w1, [x22]
   25b58:	cmp	w1, #0x4
   25b5c:	ccmp	w1, #0xb, #0x4, ne  // ne = any
   25b60:	b.ne	25ba8 <scols_init_debug@@SMARTCOLS_2.25+0x115d4>  // b.any
   25b64:	cmp	w1, #0xb
   25b68:	b.eq	25bc4 <scols_init_debug@@SMARTCOLS_2.25+0x115f0>  // b.none
   25b6c:	cbz	x19, 25bb0 <scols_init_debug@@SMARTCOLS_2.25+0x115dc>
   25b70:	str	wzr, [x22]
   25b74:	mov	x2, x19
   25b78:	mov	x1, x20
   25b7c:	mov	w0, w21
   25b80:	bl	7aa0 <write@plt>
   25b84:	cmp	x0, #0x0
   25b88:	b.le	25b54 <scols_init_debug@@SMARTCOLS_2.25+0x11580>
   25b8c:	subs	x19, x19, x0
   25b90:	b.eq	25bb8 <scols_init_debug@@SMARTCOLS_2.25+0x115e4>  // b.none
   25b94:	add	x20, x20, x0
   25b98:	ldr	w0, [x22]
   25b9c:	cmp	w0, #0xb
   25ba0:	b.ne	25b70 <scols_init_debug@@SMARTCOLS_2.25+0x1159c>  // b.any
   25ba4:	b	25bc4 <scols_init_debug@@SMARTCOLS_2.25+0x115f0>
   25ba8:	mov	w20, #0xffffffff            	// #-1
   25bac:	b	25be0 <scols_init_debug@@SMARTCOLS_2.25+0x1160c>
   25bb0:	mov	w20, #0x0                   	// #0
   25bb4:	b	25be0 <scols_init_debug@@SMARTCOLS_2.25+0x1160c>
   25bb8:	ldr	w0, [x22]
   25bbc:	cmp	w0, #0xb
   25bc0:	b.ne	25bdc <scols_init_debug@@SMARTCOLS_2.25+0x11608>  // b.any
   25bc4:	str	xzr, [sp, #72]
   25bc8:	str	x24, [sp, #80]
   25bcc:	mov	x1, #0x0                   	// #0
   25bd0:	mov	x0, x23
   25bd4:	bl	7ca0 <nanosleep@plt>
   25bd8:	b	25b6c <scols_init_debug@@SMARTCOLS_2.25+0x11598>
   25bdc:	mov	w20, #0x0                   	// #0
   25be0:	bl	80a0 <__errno_location@plt>
   25be4:	mov	x19, x0
   25be8:	ldr	w22, [x0]
   25bec:	mov	w0, w21
   25bf0:	bl	7a30 <close@plt>
   25bf4:	str	w22, [x19]
   25bf8:	ldp	x21, x22, [sp, #32]
   25bfc:	ldp	x23, x24, [sp, #48]
   25c00:	mov	w0, w20
   25c04:	ldp	x19, x20, [sp, #16]
   25c08:	ldp	x29, x30, [sp], #112
   25c0c:	ret
   25c10:	stp	x29, x30, [sp, #-128]!
   25c14:	mov	x29, sp
   25c18:	stp	x19, x20, [sp, #16]
   25c1c:	mov	x19, x1
   25c20:	mov	w1, #0x1                   	// #1
   25c24:	movk	w1, #0x8, lsl #16
   25c28:	bl	243f0 <scols_init_debug@@SMARTCOLS_2.25+0xfe1c>
   25c2c:	tbnz	w0, #31, 25c74 <scols_init_debug@@SMARTCOLS_2.25+0x116a0>
   25c30:	stp	x21, x22, [sp, #32]
   25c34:	stp	x23, x24, [sp, #48]
   25c38:	mov	w21, w0
   25c3c:	add	x20, sp, #0x58
   25c40:	mov	x3, x19
   25c44:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   25c48:	add	x2, x2, #0x90
   25c4c:	mov	x1, #0x25                  	// #37
   25c50:	mov	x0, x20
   25c54:	bl	7650 <snprintf@plt>
   25c58:	sxtw	x19, w0
   25c5c:	bl	80a0 <__errno_location@plt>
   25c60:	mov	x22, x0
   25c64:	mov	x24, #0xb280                	// #45696
   25c68:	movk	x24, #0xee6, lsl #16
   25c6c:	add	x23, sp, #0x48
   25c70:	b	25ca0 <scols_init_debug@@SMARTCOLS_2.25+0x116cc>
   25c74:	bl	80a0 <__errno_location@plt>
   25c78:	ldr	w20, [x0]
   25c7c:	neg	w20, w20
   25c80:	b	25d30 <scols_init_debug@@SMARTCOLS_2.25+0x1175c>
   25c84:	ldr	w1, [x22]
   25c88:	cmp	w1, #0x4
   25c8c:	ccmp	w1, #0xb, #0x4, ne  // ne = any
   25c90:	b.ne	25cd8 <scols_init_debug@@SMARTCOLS_2.25+0x11704>  // b.any
   25c94:	cmp	w1, #0xb
   25c98:	b.eq	25cf4 <scols_init_debug@@SMARTCOLS_2.25+0x11720>  // b.none
   25c9c:	cbz	x19, 25ce0 <scols_init_debug@@SMARTCOLS_2.25+0x1170c>
   25ca0:	str	wzr, [x22]
   25ca4:	mov	x2, x19
   25ca8:	mov	x1, x20
   25cac:	mov	w0, w21
   25cb0:	bl	7aa0 <write@plt>
   25cb4:	cmp	x0, #0x0
   25cb8:	b.le	25c84 <scols_init_debug@@SMARTCOLS_2.25+0x116b0>
   25cbc:	subs	x19, x19, x0
   25cc0:	b.eq	25ce8 <scols_init_debug@@SMARTCOLS_2.25+0x11714>  // b.none
   25cc4:	add	x20, x20, x0
   25cc8:	ldr	w0, [x22]
   25ccc:	cmp	w0, #0xb
   25cd0:	b.ne	25ca0 <scols_init_debug@@SMARTCOLS_2.25+0x116cc>  // b.any
   25cd4:	b	25cf4 <scols_init_debug@@SMARTCOLS_2.25+0x11720>
   25cd8:	mov	w20, #0xffffffff            	// #-1
   25cdc:	b	25d10 <scols_init_debug@@SMARTCOLS_2.25+0x1173c>
   25ce0:	mov	w20, #0x0                   	// #0
   25ce4:	b	25d10 <scols_init_debug@@SMARTCOLS_2.25+0x1173c>
   25ce8:	ldr	w0, [x22]
   25cec:	cmp	w0, #0xb
   25cf0:	b.ne	25d0c <scols_init_debug@@SMARTCOLS_2.25+0x11738>  // b.any
   25cf4:	str	xzr, [sp, #72]
   25cf8:	str	x24, [sp, #80]
   25cfc:	mov	x1, #0x0                   	// #0
   25d00:	mov	x0, x23
   25d04:	bl	7ca0 <nanosleep@plt>
   25d08:	b	25c9c <scols_init_debug@@SMARTCOLS_2.25+0x116c8>
   25d0c:	mov	w20, #0x0                   	// #0
   25d10:	bl	80a0 <__errno_location@plt>
   25d14:	mov	x19, x0
   25d18:	ldr	w22, [x0]
   25d1c:	mov	w0, w21
   25d20:	bl	7a30 <close@plt>
   25d24:	str	w22, [x19]
   25d28:	ldp	x21, x22, [sp, #32]
   25d2c:	ldp	x23, x24, [sp, #48]
   25d30:	mov	w0, w20
   25d34:	ldp	x19, x20, [sp, #16]
   25d38:	ldp	x29, x30, [sp], #128
   25d3c:	ret
   25d40:	stp	x29, x30, [sp, #-272]!
   25d44:	mov	x29, sp
   25d48:	stp	x19, x20, [sp, #16]
   25d4c:	mov	x19, x0
   25d50:	mov	x20, x1
   25d54:	mov	x1, x2
   25d58:	str	x3, [sp, #232]
   25d5c:	str	x4, [sp, #240]
   25d60:	str	x5, [sp, #248]
   25d64:	str	x6, [sp, #256]
   25d68:	str	x7, [sp, #264]
   25d6c:	str	q0, [sp, #96]
   25d70:	str	q1, [sp, #112]
   25d74:	str	q2, [sp, #128]
   25d78:	str	q3, [sp, #144]
   25d7c:	str	q4, [sp, #160]
   25d80:	str	q5, [sp, #176]
   25d84:	str	q6, [sp, #192]
   25d88:	str	q7, [sp, #208]
   25d8c:	add	x2, sp, #0x110
   25d90:	str	x2, [sp, #64]
   25d94:	str	x2, [sp, #72]
   25d98:	add	x2, sp, #0xe0
   25d9c:	str	x2, [sp, #80]
   25da0:	mov	w2, #0xffffffd8            	// #-40
   25da4:	str	w2, [sp, #88]
   25da8:	mov	w2, #0xffffff80            	// #-128
   25dac:	str	w2, [sp, #92]
   25db0:	ldp	x2, x3, [sp, #64]
   25db4:	stp	x2, x3, [sp, #32]
   25db8:	ldp	x2, x3, [sp, #80]
   25dbc:	stp	x2, x3, [sp, #48]
   25dc0:	add	x2, sp, #0x20
   25dc4:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   25dc8:	cbz	x0, 25de8 <scols_init_debug@@SMARTCOLS_2.25+0x11814>
   25dcc:	mov	x2, x0
   25dd0:	mov	x1, x20
   25dd4:	mov	x0, x19
   25dd8:	bl	25c10 <scols_init_debug@@SMARTCOLS_2.25+0x1163c>
   25ddc:	ldp	x19, x20, [sp, #16]
   25de0:	ldp	x29, x30, [sp], #272
   25de4:	ret
   25de8:	bl	80a0 <__errno_location@plt>
   25dec:	ldr	w0, [x0]
   25df0:	neg	w0, w0
   25df4:	b	25ddc <scols_init_debug@@SMARTCOLS_2.25+0x11808>
   25df8:	stp	x29, x30, [sp, #-64]!
   25dfc:	mov	x29, sp
   25e00:	stp	x19, x20, [sp, #16]
   25e04:	bl	249c0 <scols_init_debug@@SMARTCOLS_2.25+0x103ec>
   25e08:	cbz	x0, 25e88 <scols_init_debug@@SMARTCOLS_2.25+0x118b4>
   25e0c:	stp	x21, x22, [sp, #32]
   25e10:	str	x23, [sp, #48]
   25e14:	mov	x21, x0
   25e18:	mov	w20, #0x0                   	// #0
   25e1c:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   25e20:	add	x23, x23, #0xc8
   25e24:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   25e28:	add	x22, x22, #0x5d0
   25e2c:	mov	x0, x21
   25e30:	bl	79b0 <readdir@plt>
   25e34:	cbz	x0, 25e68 <scols_init_debug@@SMARTCOLS_2.25+0x11894>
   25e38:	add	x19, x0, #0x13
   25e3c:	mov	x1, x22
   25e40:	mov	x0, x19
   25e44:	bl	7b80 <strcmp@plt>
   25e48:	cbz	w0, 25e2c <scols_init_debug@@SMARTCOLS_2.25+0x11858>
   25e4c:	mov	x1, x23
   25e50:	mov	x0, x19
   25e54:	bl	7b80 <strcmp@plt>
   25e58:	cmp	w0, #0x0
   25e5c:	cset	w1, ne  // ne = any
   25e60:	add	w20, w20, w1
   25e64:	b	25e2c <scols_init_debug@@SMARTCOLS_2.25+0x11858>
   25e68:	mov	x0, x21
   25e6c:	bl	7a00 <closedir@plt>
   25e70:	ldp	x21, x22, [sp, #32]
   25e74:	ldr	x23, [sp, #48]
   25e78:	mov	w0, w20
   25e7c:	ldp	x19, x20, [sp, #16]
   25e80:	ldp	x29, x30, [sp], #64
   25e84:	ret
   25e88:	mov	w20, #0x0                   	// #0
   25e8c:	b	25e78 <scols_init_debug@@SMARTCOLS_2.25+0x118a4>
   25e90:	stp	x29, x30, [sp, #-272]!
   25e94:	mov	x29, sp
   25e98:	str	x19, [sp, #16]
   25e9c:	mov	x19, x0
   25ea0:	str	x2, [sp, #224]
   25ea4:	str	x3, [sp, #232]
   25ea8:	str	x4, [sp, #240]
   25eac:	str	x5, [sp, #248]
   25eb0:	str	x6, [sp, #256]
   25eb4:	str	x7, [sp, #264]
   25eb8:	str	q0, [sp, #96]
   25ebc:	str	q1, [sp, #112]
   25ec0:	str	q2, [sp, #128]
   25ec4:	str	q3, [sp, #144]
   25ec8:	str	q4, [sp, #160]
   25ecc:	str	q5, [sp, #176]
   25ed0:	str	q6, [sp, #192]
   25ed4:	str	q7, [sp, #208]
   25ed8:	add	x2, sp, #0x110
   25edc:	str	x2, [sp, #64]
   25ee0:	str	x2, [sp, #72]
   25ee4:	add	x2, sp, #0xe0
   25ee8:	str	x2, [sp, #80]
   25eec:	mov	w2, #0xffffffd0            	// #-48
   25ef0:	str	w2, [sp, #88]
   25ef4:	mov	w2, #0xffffff80            	// #-128
   25ef8:	str	w2, [sp, #92]
   25efc:	ldp	x2, x3, [sp, #64]
   25f00:	stp	x2, x3, [sp, #32]
   25f04:	ldp	x2, x3, [sp, #80]
   25f08:	stp	x2, x3, [sp, #48]
   25f0c:	add	x2, sp, #0x20
   25f10:	bl	23704 <scols_init_debug@@SMARTCOLS_2.25+0xf130>
   25f14:	cbz	x0, 25f30 <scols_init_debug@@SMARTCOLS_2.25+0x1195c>
   25f18:	mov	x1, x0
   25f1c:	mov	x0, x19
   25f20:	bl	25df8 <scols_init_debug@@SMARTCOLS_2.25+0x11824>
   25f24:	ldr	x19, [sp, #16]
   25f28:	ldp	x29, x30, [sp], #272
   25f2c:	ret
   25f30:	bl	80a0 <__errno_location@plt>
   25f34:	ldr	w0, [x0]
   25f38:	neg	w0, w0
   25f3c:	b	25f24 <scols_init_debug@@SMARTCOLS_2.25+0x11950>
   25f40:	mov	x4, x1
   25f44:	cbz	x1, 25fbc <scols_init_debug@@SMARTCOLS_2.25+0x119e8>
   25f48:	mov	x12, #0x1020                	// #4128
   25f4c:	sub	sp, sp, x12
   25f50:	stp	x29, x30, [sp]
   25f54:	mov	x29, sp
   25f58:	stp	x19, x20, [sp, #16]
   25f5c:	mov	x3, x0
   25f60:	mov	x20, x2
   25f64:	cbz	x0, 25fac <scols_init_debug@@SMARTCOLS_2.25+0x119d8>
   25f68:	ldrsb	w0, [x1]
   25f6c:	cmp	w0, #0x2f
   25f70:	add	x19, sp, #0x20
   25f74:	cinc	x4, x1, eq  // eq = none
   25f78:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   25f7c:	add	x2, x2, #0x428
   25f80:	mov	x1, #0x1000                	// #4096
   25f84:	mov	x0, x19
   25f88:	bl	7650 <snprintf@plt>
   25f8c:	mov	x1, x20
   25f90:	mov	x0, x19
   25f94:	bl	7720 <fopen@plt>
   25f98:	ldp	x19, x20, [sp, #16]
   25f9c:	ldp	x29, x30, [sp]
   25fa0:	mov	x12, #0x1020                	// #4128
   25fa4:	add	sp, sp, x12
   25fa8:	ret
   25fac:	mov	x1, x2
   25fb0:	mov	x0, x4
   25fb4:	bl	7720 <fopen@plt>
   25fb8:	b	25f98 <scols_init_debug@@SMARTCOLS_2.25+0x119c4>
   25fbc:	mov	x0, x1
   25fc0:	ret
   25fc4:	stp	x29, x30, [sp, #-240]!
   25fc8:	mov	x29, sp
   25fcc:	str	x4, [sp, #208]
   25fd0:	str	x5, [sp, #216]
   25fd4:	str	x6, [sp, #224]
   25fd8:	str	x7, [sp, #232]
   25fdc:	str	q0, [sp, #80]
   25fe0:	str	q1, [sp, #96]
   25fe4:	str	q2, [sp, #112]
   25fe8:	str	q3, [sp, #128]
   25fec:	str	q4, [sp, #144]
   25ff0:	str	q5, [sp, #160]
   25ff4:	str	q6, [sp, #176]
   25ff8:	str	q7, [sp, #192]
   25ffc:	add	x4, sp, #0xf0
   26000:	str	x4, [sp, #48]
   26004:	str	x4, [sp, #56]
   26008:	add	x4, sp, #0xd0
   2600c:	str	x4, [sp, #64]
   26010:	mov	w4, #0xffffffe0            	// #-32
   26014:	str	w4, [sp, #72]
   26018:	mov	w4, #0xffffff80            	// #-128
   2601c:	str	w4, [sp, #76]
   26020:	ldp	x4, x5, [sp, #48]
   26024:	stp	x4, x5, [sp, #16]
   26028:	ldp	x4, x5, [sp, #64]
   2602c:	stp	x4, x5, [sp, #32]
   26030:	add	x5, sp, #0x10
   26034:	mov	x4, x3
   26038:	mov	w3, #0x0                   	// #0
   2603c:	bl	247d8 <scols_init_debug@@SMARTCOLS_2.25+0x10204>
   26040:	ldp	x29, x30, [sp], #240
   26044:	ret
   26048:	stp	x29, x30, [sp, #-240]!
   2604c:	mov	x29, sp
   26050:	str	x4, [sp, #208]
   26054:	str	x5, [sp, #216]
   26058:	str	x6, [sp, #224]
   2605c:	str	x7, [sp, #232]
   26060:	str	q0, [sp, #80]
   26064:	str	q1, [sp, #96]
   26068:	str	q2, [sp, #112]
   2606c:	str	q3, [sp, #128]
   26070:	str	q4, [sp, #144]
   26074:	str	q5, [sp, #160]
   26078:	str	q6, [sp, #176]
   2607c:	str	q7, [sp, #192]
   26080:	add	x4, sp, #0xf0
   26084:	str	x4, [sp, #48]
   26088:	str	x4, [sp, #56]
   2608c:	add	x4, sp, #0xd0
   26090:	str	x4, [sp, #64]
   26094:	mov	w4, #0xffffffe0            	// #-32
   26098:	str	w4, [sp, #72]
   2609c:	mov	w4, #0xffffff80            	// #-128
   260a0:	str	w4, [sp, #76]
   260a4:	ldp	x4, x5, [sp, #48]
   260a8:	stp	x4, x5, [sp, #16]
   260ac:	ldp	x4, x5, [sp, #64]
   260b0:	stp	x4, x5, [sp, #32]
   260b4:	add	x5, sp, #0x10
   260b8:	mov	x4, x3
   260bc:	mov	w3, #0x1                   	// #1
   260c0:	bl	247d8 <scols_init_debug@@SMARTCOLS_2.25+0x10204>
   260c4:	ldp	x29, x30, [sp], #240
   260c8:	ret
   260cc:	mov	x12, #0x2060                	// #8288
   260d0:	sub	sp, sp, x12
   260d4:	stp	x29, x30, [sp]
   260d8:	mov	x29, sp
   260dc:	stp	x19, x20, [sp, #16]
   260e0:	add	x19, sp, #0x60
   260e4:	mov	x4, x1
   260e8:	mov	w3, w0
   260ec:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   260f0:	add	x2, x2, #0x640
   260f4:	mov	x1, #0x2000                	// #8192
   260f8:	mov	x0, x19
   260fc:	bl	7650 <snprintf@plt>
   26100:	mov	w1, #0x0                   	// #0
   26104:	mov	x0, x19
   26108:	bl	77d0 <open@plt>
   2610c:	mov	x19, #0x0                   	// #0
   26110:	tbnz	w0, #31, 26220 <scols_init_debug@@SMARTCOLS_2.25+0x11c4c>
   26114:	stp	x21, x22, [sp, #32]
   26118:	stp	x23, x24, [sp, #48]
   2611c:	str	x25, [sp, #64]
   26120:	mov	w21, w0
   26124:	add	x20, sp, #0x60
   26128:	mov	x19, #0x2000                	// #8192
   2612c:	mov	x2, x19
   26130:	mov	w1, #0x0                   	// #0
   26134:	mov	x0, x20
   26138:	bl	78b0 <memset@plt>
   2613c:	mov	x22, #0x0                   	// #0
   26140:	mov	w23, #0x0                   	// #0
   26144:	mov	x25, #0xb280                	// #45696
   26148:	movk	x25, #0xee6, lsl #16
   2614c:	add	x24, sp, #0x50
   26150:	b	261b0 <scols_init_debug@@SMARTCOLS_2.25+0x11bdc>
   26154:	tbz	x0, #63, 26174 <scols_init_debug@@SMARTCOLS_2.25+0x11ba0>
   26158:	bl	80a0 <__errno_location@plt>
   2615c:	ldr	w0, [x0]
   26160:	cmp	w0, #0xb
   26164:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   26168:	b.ne	26174 <scols_init_debug@@SMARTCOLS_2.25+0x11ba0>  // b.any
   2616c:	cmp	w23, #0x4
   26170:	b.le	26194 <scols_init_debug@@SMARTCOLS_2.25+0x11bc0>
   26174:	mov	x19, #0x0                   	// #0
   26178:	cbz	x22, 2620c <scols_init_debug@@SMARTCOLS_2.25+0x11c38>
   2617c:	cmp	x22, #0x0
   26180:	b.le	26238 <scols_init_debug@@SMARTCOLS_2.25+0x11c64>
   26184:	add	x1, sp, #0x60
   26188:	add	x3, x22, x1
   2618c:	mov	w0, #0x20                  	// #32
   26190:	b	261e8 <scols_init_debug@@SMARTCOLS_2.25+0x11c14>
   26194:	add	w23, w23, #0x1
   26198:	str	xzr, [sp, #80]
   2619c:	str	x25, [sp, #88]
   261a0:	mov	x1, #0x0                   	// #0
   261a4:	mov	x0, x24
   261a8:	bl	7ca0 <nanosleep@plt>
   261ac:	cbz	x19, 2617c <scols_init_debug@@SMARTCOLS_2.25+0x11ba8>
   261b0:	mov	x2, x19
   261b4:	mov	x1, x20
   261b8:	mov	w0, w21
   261bc:	bl	7e40 <read@plt>
   261c0:	cmp	x0, #0x0
   261c4:	b.le	26154 <scols_init_debug@@SMARTCOLS_2.25+0x11b80>
   261c8:	sub	x19, x19, x0
   261cc:	add	x20, x20, x0
   261d0:	add	x22, x22, x0
   261d4:	mov	w23, #0x0                   	// #0
   261d8:	b	261ac <scols_init_debug@@SMARTCOLS_2.25+0x11bd8>
   261dc:	add	x1, x1, #0x1
   261e0:	cmp	x1, x3
   261e4:	b.eq	261f8 <scols_init_debug@@SMARTCOLS_2.25+0x11c24>  // b.none
   261e8:	ldrsb	w2, [x1]
   261ec:	cbnz	w2, 261dc <scols_init_debug@@SMARTCOLS_2.25+0x11c08>
   261f0:	strb	w0, [x1]
   261f4:	b	261dc <scols_init_debug@@SMARTCOLS_2.25+0x11c08>
   261f8:	add	x0, sp, #0x5f
   261fc:	strb	wzr, [x0, x22]
   26200:	add	x0, sp, #0x60
   26204:	bl	79f0 <strdup@plt>
   26208:	mov	x19, x0
   2620c:	mov	w0, w21
   26210:	bl	7a30 <close@plt>
   26214:	ldp	x21, x22, [sp, #32]
   26218:	ldp	x23, x24, [sp, #48]
   2621c:	ldr	x25, [sp, #64]
   26220:	mov	x0, x19
   26224:	ldp	x19, x20, [sp, #16]
   26228:	ldp	x29, x30, [sp]
   2622c:	mov	x12, #0x2060                	// #8288
   26230:	add	sp, sp, x12
   26234:	ret
   26238:	mov	x19, #0x0                   	// #0
   2623c:	b	2620c <scols_init_debug@@SMARTCOLS_2.25+0x11c38>
   26240:	mov	x12, #0x1020                	// #4128
   26244:	sub	sp, sp, x12
   26248:	stp	x29, x30, [sp]
   2624c:	mov	x29, sp
   26250:	str	x19, [sp, #16]
   26254:	mov	w2, w0
   26258:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2625c:	add	x1, x1, #0x650
   26260:	add	x0, sp, #0x20
   26264:	bl	7540 <sprintf@plt>
   26268:	mov	x0, #0x8                   	// #8
   2626c:	bl	7760 <malloc@plt>
   26270:	mov	x19, x0
   26274:	cbz	x0, 262a0 <scols_init_debug@@SMARTCOLS_2.25+0x11ccc>
   26278:	add	x0, sp, #0x20
   2627c:	bl	7570 <opendir@plt>
   26280:	str	x0, [x19]
   26284:	cbz	x0, 262a0 <scols_init_debug@@SMARTCOLS_2.25+0x11ccc>
   26288:	mov	x0, x19
   2628c:	ldr	x19, [sp, #16]
   26290:	ldp	x29, x30, [sp]
   26294:	mov	x12, #0x1020                	// #4128
   26298:	add	sp, sp, x12
   2629c:	ret
   262a0:	mov	x0, x19
   262a4:	bl	7c20 <free@plt>
   262a8:	mov	x19, #0x0                   	// #0
   262ac:	b	26288 <scols_init_debug@@SMARTCOLS_2.25+0x11cb4>
   262b0:	stp	x29, x30, [sp, #-32]!
   262b4:	mov	x29, sp
   262b8:	str	x19, [sp, #16]
   262bc:	mov	x19, x0
   262c0:	cbz	x0, 262d0 <scols_init_debug@@SMARTCOLS_2.25+0x11cfc>
   262c4:	ldr	x0, [x0]
   262c8:	cbz	x0, 262d0 <scols_init_debug@@SMARTCOLS_2.25+0x11cfc>
   262cc:	bl	7a00 <closedir@plt>
   262d0:	mov	x0, x19
   262d4:	bl	7c20 <free@plt>
   262d8:	ldr	x19, [sp, #16]
   262dc:	ldp	x29, x30, [sp], #32
   262e0:	ret
   262e4:	cmp	x0, #0x0
   262e8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   262ec:	b.eq	263c4 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>  // b.none
   262f0:	stp	x29, x30, [sp, #-80]!
   262f4:	mov	x29, sp
   262f8:	stp	x19, x20, [sp, #16]
   262fc:	stp	x21, x22, [sp, #32]
   26300:	stp	x23, x24, [sp, #48]
   26304:	mov	x21, x0
   26308:	mov	x20, x1
   2630c:	str	wzr, [x1]
   26310:	bl	80a0 <__errno_location@plt>
   26314:	mov	x22, x0
   26318:	str	wzr, [x0]
   2631c:	add	x24, sp, #0x48
   26320:	mov	w23, #0xa                   	// #10
   26324:	b	26354 <scols_init_debug@@SMARTCOLS_2.25+0x11d80>
   26328:	ldr	w1, [x22]
   2632c:	mov	w0, #0x1                   	// #1
   26330:	cmp	w1, #0x0
   26334:	cneg	w0, w0, ne  // ne = any
   26338:	ldp	x19, x20, [sp, #16]
   2633c:	ldp	x21, x22, [sp, #32]
   26340:	ldp	x23, x24, [sp, #48]
   26344:	ldp	x29, x30, [sp], #80
   26348:	ret
   2634c:	ldr	w0, [x20]
   26350:	cbnz	w0, 263bc <scols_init_debug@@SMARTCOLS_2.25+0x11de8>
   26354:	ldr	x0, [x21]
   26358:	bl	79b0 <readdir@plt>
   2635c:	mov	x19, x0
   26360:	cbz	x0, 26328 <scols_init_debug@@SMARTCOLS_2.25+0x11d54>
   26364:	bl	7bb0 <__ctype_b_loc@plt>
   26368:	ldrb	w1, [x19, #19]
   2636c:	ldr	x2, [x0]
   26370:	ldrh	w2, [x2, x1, lsl #1]
   26374:	tbz	w2, #11, 2634c <scols_init_debug@@SMARTCOLS_2.25+0x11d78>
   26378:	str	wzr, [x22]
   2637c:	add	x19, x19, #0x13
   26380:	mov	w2, w23
   26384:	mov	x1, x24
   26388:	mov	x0, x19
   2638c:	bl	7bd0 <strtol@plt>
   26390:	str	w0, [x20]
   26394:	ldr	w0, [x22]
   26398:	cbnz	w0, 263cc <scols_init_debug@@SMARTCOLS_2.25+0x11df8>
   2639c:	ldr	x0, [sp, #72]
   263a0:	cmp	x19, x0
   263a4:	b.eq	263d4 <scols_init_debug@@SMARTCOLS_2.25+0x11e00>  // b.none
   263a8:	cbz	x0, 2634c <scols_init_debug@@SMARTCOLS_2.25+0x11d78>
   263ac:	ldrsb	w0, [x0]
   263b0:	cbz	w0, 2634c <scols_init_debug@@SMARTCOLS_2.25+0x11d78>
   263b4:	mov	w0, #0xffffffff            	// #-1
   263b8:	b	26338 <scols_init_debug@@SMARTCOLS_2.25+0x11d64>
   263bc:	mov	w0, #0x0                   	// #0
   263c0:	b	26338 <scols_init_debug@@SMARTCOLS_2.25+0x11d64>
   263c4:	mov	w0, #0xffffffea            	// #-22
   263c8:	ret
   263cc:	mov	w0, #0xffffffff            	// #-1
   263d0:	b	26338 <scols_init_debug@@SMARTCOLS_2.25+0x11d64>
   263d4:	mov	w0, #0xffffffff            	// #-1
   263d8:	b	26338 <scols_init_debug@@SMARTCOLS_2.25+0x11d64>
   263dc:	stp	x29, x30, [sp, #-16]!
   263e0:	mov	x29, sp
   263e4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   263e8:	add	x1, x1, #0x660
   263ec:	bl	260cc <scols_init_debug@@SMARTCOLS_2.25+0x11af8>
   263f0:	ldp	x29, x30, [sp], #16
   263f4:	ret
   263f8:	stp	x29, x30, [sp, #-16]!
   263fc:	mov	x29, sp
   26400:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   26404:	add	x1, x1, #0x770
   26408:	bl	260cc <scols_init_debug@@SMARTCOLS_2.25+0x11af8>
   2640c:	ldp	x29, x30, [sp], #16
   26410:	ret
   26414:	stp	x29, x30, [sp, #-32]!
   26418:	mov	x29, sp
   2641c:	str	x19, [sp, #16]
   26420:	mov	x1, #0x18                  	// #24
   26424:	mov	x0, #0x1                   	// #1
   26428:	bl	7940 <calloc@plt>
   2642c:	mov	x19, x0
   26430:	cbz	x0, 26458 <scols_init_debug@@SMARTCOLS_2.25+0x11e84>
   26434:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26438:	add	x0, x0, #0x668
   2643c:	bl	7570 <opendir@plt>
   26440:	str	x0, [x19]
   26444:	cbz	x0, 26458 <scols_init_debug@@SMARTCOLS_2.25+0x11e84>
   26448:	mov	x0, x19
   2644c:	ldr	x19, [sp, #16]
   26450:	ldp	x29, x30, [sp], #32
   26454:	ret
   26458:	mov	x0, x19
   2645c:	bl	7c20 <free@plt>
   26460:	mov	x19, #0x0                   	// #0
   26464:	b	26448 <scols_init_debug@@SMARTCOLS_2.25+0x11e74>
   26468:	stp	x29, x30, [sp, #-32]!
   2646c:	mov	x29, sp
   26470:	str	x19, [sp, #16]
   26474:	mov	x19, x0
   26478:	cbz	x0, 26488 <scols_init_debug@@SMARTCOLS_2.25+0x11eb4>
   2647c:	ldr	x0, [x0]
   26480:	cbz	x0, 26488 <scols_init_debug@@SMARTCOLS_2.25+0x11eb4>
   26484:	bl	7a00 <closedir@plt>
   26488:	mov	x0, x19
   2648c:	bl	7c20 <free@plt>
   26490:	ldr	x19, [sp, #16]
   26494:	ldp	x29, x30, [sp], #32
   26498:	ret
   2649c:	str	x1, [x0, #8]
   264a0:	cmp	x1, #0x0
   264a4:	cset	w2, ne  // ne = any
   264a8:	ldrb	w1, [x0, #20]
   264ac:	bfxil	w1, w2, #0, #1
   264b0:	strb	w1, [x0, #20]
   264b4:	ret
   264b8:	str	w1, [x0, #16]
   264bc:	ldrb	w1, [x0, #20]
   264c0:	orr	w1, w1, #0x2
   264c4:	strb	w1, [x0, #20]
   264c8:	ret
   264cc:	cmp	x0, #0x0
   264d0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   264d4:	b.eq	266a4 <scols_init_debug@@SMARTCOLS_2.25+0x120d0>  // b.none
   264d8:	mov	x12, #0x2160                	// #8544
   264dc:	sub	sp, sp, x12
   264e0:	stp	x29, x30, [sp]
   264e4:	mov	x29, sp
   264e8:	stp	x19, x20, [sp, #16]
   264ec:	stp	x21, x22, [sp, #32]
   264f0:	stp	x23, x24, [sp, #48]
   264f4:	stp	x25, x26, [sp, #64]
   264f8:	mov	x20, x0
   264fc:	mov	x25, x1
   26500:	str	wzr, [x1]
   26504:	bl	80a0 <__errno_location@plt>
   26508:	mov	x23, x0
   2650c:	adrp	x24, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26510:	add	x24, x24, #0x670
   26514:	add	x22, sp, #0x160
   26518:	adrp	x26, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   2651c:	add	x26, x26, #0x728
   26520:	str	wzr, [x23]
   26524:	ldr	x0, [x20]
   26528:	bl	79b0 <readdir@plt>
   2652c:	mov	x19, x0
   26530:	cbz	x0, 26648 <scols_init_debug@@SMARTCOLS_2.25+0x12074>
   26534:	bl	7bb0 <__ctype_b_loc@plt>
   26538:	ldrb	w1, [x19, #19]
   2653c:	ldr	x0, [x0]
   26540:	ldrh	w0, [x0, x1, lsl #1]
   26544:	tbz	w0, #11, 26520 <scols_init_debug@@SMARTCOLS_2.25+0x11f4c>
   26548:	ldrb	w0, [x20, #20]
   2654c:	tbnz	w0, #1, 2665c <scols_init_debug@@SMARTCOLS_2.25+0x12088>
   26550:	ldrb	w0, [x20, #20]
   26554:	tbz	w0, #0, 265e4 <scols_init_debug@@SMARTCOLS_2.25+0x12010>
   26558:	add	x3, x19, #0x13
   2655c:	mov	x2, x24
   26560:	mov	x1, #0x2000                	// #8192
   26564:	mov	x0, x22
   26568:	bl	7650 <snprintf@plt>
   2656c:	ldr	x0, [x20]
   26570:	bl	7dd0 <dirfd@plt>
   26574:	mov	w2, #0x80000               	// #524288
   26578:	mov	x1, x22
   2657c:	bl	8080 <openat@plt>
   26580:	tbnz	w0, #31, 26520 <scols_init_debug@@SMARTCOLS_2.25+0x11f4c>
   26584:	mov	x1, x26
   26588:	bl	78c0 <fdopen@plt>
   2658c:	mov	x21, x0
   26590:	cbz	x0, 26520 <scols_init_debug@@SMARTCOLS_2.25+0x11f4c>
   26594:	mov	x2, x0
   26598:	mov	w1, #0x2000                	// #8192
   2659c:	mov	x0, x22
   265a0:	bl	81d0 <fgets@plt>
   265a4:	str	x0, [sp, #88]
   265a8:	mov	x0, x21
   265ac:	bl	76d0 <fclose@plt>
   265b0:	ldr	x0, [sp, #88]
   265b4:	cbz	x0, 26520 <scols_init_debug@@SMARTCOLS_2.25+0x11f4c>
   265b8:	add	x2, sp, #0x60
   265bc:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   265c0:	add	x1, x1, #0x678
   265c4:	mov	x0, x22
   265c8:	bl	7f50 <__isoc99_sscanf@plt>
   265cc:	cmp	w0, #0x1
   265d0:	b.ne	26520 <scols_init_debug@@SMARTCOLS_2.25+0x11f4c>  // b.any
   265d4:	ldr	x1, [x20, #8]
   265d8:	add	x0, sp, #0x60
   265dc:	bl	7b80 <strcmp@plt>
   265e0:	cbnz	w0, 26520 <scols_init_debug@@SMARTCOLS_2.25+0x11f4c>
   265e4:	str	xzr, [sp, #88]
   265e8:	str	wzr, [x23]
   265ec:	add	x19, x19, #0x13
   265f0:	mov	w2, #0xa                   	// #10
   265f4:	add	x1, sp, #0x58
   265f8:	mov	x0, x19
   265fc:	bl	7bd0 <strtol@plt>
   26600:	str	w0, [x25]
   26604:	ldr	w0, [x23]
   26608:	cbnz	w0, 26694 <scols_init_debug@@SMARTCOLS_2.25+0x120c0>
   2660c:	ldr	x1, [sp, #88]
   26610:	cmp	x19, x1
   26614:	b.eq	2669c <scols_init_debug@@SMARTCOLS_2.25+0x120c8>  // b.none
   26618:	cbz	x1, 26628 <scols_init_debug@@SMARTCOLS_2.25+0x12054>
   2661c:	ldrsb	w0, [x1]
   26620:	cmp	w0, #0x0
   26624:	csetm	w0, ne  // ne = any
   26628:	ldp	x19, x20, [sp, #16]
   2662c:	ldp	x21, x22, [sp, #32]
   26630:	ldp	x23, x24, [sp, #48]
   26634:	ldp	x25, x26, [sp, #64]
   26638:	ldp	x29, x30, [sp]
   2663c:	mov	x12, #0x2160                	// #8544
   26640:	add	sp, sp, x12
   26644:	ret
   26648:	ldr	w1, [x23]
   2664c:	mov	w0, #0x1                   	// #1
   26650:	cmp	w1, #0x0
   26654:	cneg	w0, w0, ne  // ne = any
   26658:	b	26628 <scols_init_debug@@SMARTCOLS_2.25+0x12054>
   2665c:	ldr	x0, [x20]
   26660:	bl	7dd0 <dirfd@plt>
   26664:	mov	w4, #0x0                   	// #0
   26668:	mov	x3, x22
   2666c:	add	x2, x19, #0x13
   26670:	mov	w1, w0
   26674:	mov	w0, #0x0                   	// #0
   26678:	bl	8220 <__fxstatat@plt>
   2667c:	cbnz	w0, 26520 <scols_init_debug@@SMARTCOLS_2.25+0x11f4c>
   26680:	ldr	w1, [x20, #16]
   26684:	ldr	w0, [sp, #376]
   26688:	cmp	w1, w0
   2668c:	b.eq	26550 <scols_init_debug@@SMARTCOLS_2.25+0x11f7c>  // b.none
   26690:	b	26520 <scols_init_debug@@SMARTCOLS_2.25+0x11f4c>
   26694:	neg	w0, w0
   26698:	b	26628 <scols_init_debug@@SMARTCOLS_2.25+0x12054>
   2669c:	mov	w0, #0xffffffff            	// #-1
   266a0:	b	26628 <scols_init_debug@@SMARTCOLS_2.25+0x12054>
   266a4:	mov	w0, #0xffffffea            	// #-22
   266a8:	ret
   266ac:	stp	x29, x30, [sp, #-272]!
   266b0:	mov	x29, sp
   266b4:	stp	x19, x20, [sp, #16]
   266b8:	mov	x20, x1
   266bc:	str	x2, [sp, #224]
   266c0:	str	x3, [sp, #232]
   266c4:	str	x4, [sp, #240]
   266c8:	str	x5, [sp, #248]
   266cc:	str	x6, [sp, #256]
   266d0:	str	x7, [sp, #264]
   266d4:	str	q0, [sp, #96]
   266d8:	str	q1, [sp, #112]
   266dc:	str	q2, [sp, #128]
   266e0:	str	q3, [sp, #144]
   266e4:	str	q4, [sp, #160]
   266e8:	str	q5, [sp, #176]
   266ec:	str	q6, [sp, #192]
   266f0:	str	q7, [sp, #208]
   266f4:	cbz	x0, 26704 <scols_init_debug@@SMARTCOLS_2.25+0x12130>
   266f8:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   266fc:	ldr	w1, [x1, #2912]
   26700:	tbz	w1, #24, 26768 <scols_init_debug@@SMARTCOLS_2.25+0x12194>
   26704:	add	x0, sp, #0x110
   26708:	str	x0, [sp, #64]
   2670c:	str	x0, [sp, #72]
   26710:	add	x0, sp, #0xe0
   26714:	str	x0, [sp, #80]
   26718:	mov	w0, #0xffffffd0            	// #-48
   2671c:	str	w0, [sp, #88]
   26720:	mov	w0, #0xffffff80            	// #-128
   26724:	str	w0, [sp, #92]
   26728:	ldp	x0, x1, [sp, #64]
   2672c:	stp	x0, x1, [sp, #32]
   26730:	ldp	x0, x1, [sp, #80]
   26734:	stp	x0, x1, [sp, #48]
   26738:	adrp	x19, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   2673c:	ldr	x19, [x19, #4016]
   26740:	add	x2, sp, #0x20
   26744:	mov	x1, x20
   26748:	ldr	x0, [x19]
   2674c:	bl	8070 <vfprintf@plt>
   26750:	ldr	x1, [x19]
   26754:	mov	w0, #0xa                   	// #10
   26758:	bl	75a0 <fputc@plt>
   2675c:	ldp	x19, x20, [sp, #16]
   26760:	ldp	x29, x30, [sp], #272
   26764:	ret
   26768:	mov	x2, x0
   2676c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   26770:	add	x1, x1, #0x3a8
   26774:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   26778:	ldr	x0, [x0, #4016]
   2677c:	ldr	x0, [x0]
   26780:	bl	81c0 <fprintf@plt>
   26784:	b	26704 <scols_init_debug@@SMARTCOLS_2.25+0x12130>
   26788:	cbz	x0, 2682c <scols_init_debug@@SMARTCOLS_2.25+0x12258>
   2678c:	stp	x29, x30, [sp, #-32]!
   26790:	mov	x29, sp
   26794:	stp	x19, x20, [sp, #16]
   26798:	mov	x19, x0
   2679c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   267a0:	ldr	w0, [x0, #2912]
   267a4:	tbnz	w0, #2, 267e4 <scols_init_debug@@SMARTCOLS_2.25+0x12210>
   267a8:	mov	x0, x19
   267ac:	bl	23ae8 <scols_init_debug@@SMARTCOLS_2.25+0xf514>
   267b0:	mov	x20, x0
   267b4:	cbz	x0, 267d8 <scols_init_debug@@SMARTCOLS_2.25+0x12204>
   267b8:	ldr	x0, [x0, #8]
   267bc:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   267c0:	mov	x0, x20
   267c4:	bl	7c20 <free@plt>
   267c8:	mov	x2, #0x0                   	// #0
   267cc:	mov	x1, #0x0                   	// #0
   267d0:	mov	x0, x19
   267d4:	bl	23a6c <scols_init_debug@@SMARTCOLS_2.25+0xf498>
   267d8:	ldp	x19, x20, [sp, #16]
   267dc:	ldp	x29, x30, [sp], #32
   267e0:	ret
   267e4:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   267e8:	ldr	x0, [x0, #4016]
   267ec:	ldr	x20, [x0]
   267f0:	bl	76f0 <getpid@plt>
   267f4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   267f8:	add	x4, x4, #0x950
   267fc:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26800:	add	x3, x3, #0x688
   26804:	mov	w2, w0
   26808:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   2680c:	add	x1, x1, #0x3c8
   26810:	mov	x0, x20
   26814:	bl	81c0 <fprintf@plt>
   26818:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2681c:	add	x1, x1, #0x690
   26820:	mov	x0, x19
   26824:	bl	266ac <scols_init_debug@@SMARTCOLS_2.25+0x120d8>
   26828:	b	267a8 <scols_init_debug@@SMARTCOLS_2.25+0x121d4>
   2682c:	ret
   26830:	stp	x29, x30, [sp, #-64]!
   26834:	mov	x29, sp
   26838:	stp	x19, x20, [sp, #16]
   2683c:	stp	x21, x22, [sp, #32]
   26840:	mov	x21, x0
   26844:	mov	x20, x1
   26848:	mov	x19, x2
   2684c:	bl	23ae8 <scols_init_debug@@SMARTCOLS_2.25+0xf514>
   26850:	cbz	x0, 26924 <scols_init_debug@@SMARTCOLS_2.25+0x12350>
   26854:	str	x23, [sp, #48]
   26858:	ldr	x23, [x0, #8]
   2685c:	mov	w0, #0x1                   	// #1
   26860:	cbz	x23, 2692c <scols_init_debug@@SMARTCOLS_2.25+0x12358>
   26864:	mov	x2, #0x6                   	// #6
   26868:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2686c:	add	x1, x1, #0x698
   26870:	mov	x0, x20
   26874:	bl	7850 <strncmp@plt>
   26878:	mov	w22, w0
   2687c:	mov	w0, #0x1                   	// #1
   26880:	cbz	w22, 26898 <scols_init_debug@@SMARTCOLS_2.25+0x122c4>
   26884:	ldr	x23, [sp, #48]
   26888:	ldp	x19, x20, [sp, #16]
   2688c:	ldp	x21, x22, [sp, #32]
   26890:	ldp	x29, x30, [sp], #64
   26894:	ret
   26898:	mov	x0, x23
   2689c:	bl	23b00 <scols_init_debug@@SMARTCOLS_2.25+0xf52c>
   268a0:	mov	w1, w0
   268a4:	str	w0, [x19]
   268a8:	mov	w0, #0x1                   	// #1
   268ac:	tbz	w1, #31, 268b8 <scols_init_debug@@SMARTCOLS_2.25+0x122e4>
   268b0:	ldr	x23, [sp, #48]
   268b4:	b	26888 <scols_init_debug@@SMARTCOLS_2.25+0x122b4>
   268b8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   268bc:	ldr	w1, [x0, #2912]
   268c0:	and	w0, w1, #0x4
   268c4:	tbnz	w1, #2, 268d0 <scols_init_debug@@SMARTCOLS_2.25+0x122fc>
   268c8:	ldr	x23, [sp, #48]
   268cc:	b	26888 <scols_init_debug@@SMARTCOLS_2.25+0x122b4>
   268d0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   268d4:	ldr	x0, [x0, #4016]
   268d8:	ldr	x19, [x0]
   268dc:	bl	76f0 <getpid@plt>
   268e0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   268e4:	add	x4, x4, #0x950
   268e8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   268ec:	add	x3, x3, #0x688
   268f0:	mov	w2, w0
   268f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   268f8:	add	x1, x1, #0x3c8
   268fc:	mov	x0, x19
   26900:	bl	81c0 <fprintf@plt>
   26904:	mov	x2, x20
   26908:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2690c:	add	x1, x1, #0x6a0
   26910:	mov	x0, x21
   26914:	bl	266ac <scols_init_debug@@SMARTCOLS_2.25+0x120d8>
   26918:	mov	w0, w22
   2691c:	ldr	x23, [sp, #48]
   26920:	b	26888 <scols_init_debug@@SMARTCOLS_2.25+0x122b4>
   26924:	mov	w0, #0x1                   	// #1
   26928:	b	26888 <scols_init_debug@@SMARTCOLS_2.25+0x122b4>
   2692c:	ldr	x23, [sp, #48]
   26930:	b	26888 <scols_init_debug@@SMARTCOLS_2.25+0x122b4>
   26934:	stp	x29, x30, [sp, #-48]!
   26938:	mov	x29, sp
   2693c:	stp	x19, x20, [sp, #16]
   26940:	str	wzr, [sp, #44]
   26944:	str	wzr, [sp, #40]
   26948:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   2694c:	add	x1, x1, #0x7c8
   26950:	bl	7720 <fopen@plt>
   26954:	mov	x20, #0x0                   	// #0
   26958:	cbz	x0, 26988 <scols_init_debug@@SMARTCOLS_2.25+0x123b4>
   2695c:	mov	x19, x0
   26960:	add	x3, sp, #0x28
   26964:	add	x2, sp, #0x2c
   26968:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2696c:	add	x1, x1, #0x5f0
   26970:	bl	7810 <__isoc99_fscanf@plt>
   26974:	mov	x20, #0x0                   	// #0
   26978:	cmp	w0, #0x2
   2697c:	b.eq	26998 <scols_init_debug@@SMARTCOLS_2.25+0x123c4>  // b.none
   26980:	mov	x0, x19
   26984:	bl	76d0 <fclose@plt>
   26988:	mov	x0, x20
   2698c:	ldp	x19, x20, [sp, #16]
   26990:	ldp	x29, x30, [sp], #48
   26994:	ret
   26998:	ldr	w1, [sp, #40]
   2699c:	ldr	w0, [sp, #44]
   269a0:	ubfiz	x20, x0, #8, #12
   269a4:	lsl	x0, x0, #32
   269a8:	and	x0, x0, #0xfffff00000000000
   269ac:	orr	x0, x20, x0
   269b0:	ubfiz	x20, x1, #12, #32
   269b4:	and	x20, x20, #0xffffff00000
   269b8:	and	x1, x1, #0xff
   269bc:	orr	x20, x20, x1
   269c0:	orr	x20, x20, x0
   269c4:	b	26980 <scols_init_debug@@SMARTCOLS_2.25+0x123ac>
   269c8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   269cc:	ldr	w0, [x0, #2912]
   269d0:	cbz	w0, 269d8 <scols_init_debug@@SMARTCOLS_2.25+0x12404>
   269d4:	ret
   269d8:	stp	x29, x30, [sp, #-48]!
   269dc:	mov	x29, sp
   269e0:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   269e4:	add	x0, x0, #0x6b8
   269e8:	bl	80c0 <getenv@plt>
   269ec:	cbz	x0, 26a4c <scols_init_debug@@SMARTCOLS_2.25+0x12478>
   269f0:	stp	x19, x20, [sp, #16]
   269f4:	mov	w2, #0x0                   	// #0
   269f8:	add	x1, sp, #0x28
   269fc:	bl	7370 <strtoul@plt>
   26a00:	mov	w19, w0
   26a04:	ldr	x0, [sp, #40]
   26a08:	cbz	x0, 26a24 <scols_init_debug@@SMARTCOLS_2.25+0x12450>
   26a0c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   26a10:	add	x1, x1, #0x530
   26a14:	bl	7b80 <strcmp@plt>
   26a18:	cmp	w0, #0x0
   26a1c:	mov	w0, #0xffff                	// #65535
   26a20:	csel	w19, w19, w0, ne  // ne = any
   26a24:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   26a28:	str	w19, [x0, #2912]
   26a2c:	cbnz	w19, 26a58 <scols_init_debug@@SMARTCOLS_2.25+0x12484>
   26a30:	ldp	x19, x20, [sp, #16]
   26a34:	adrp	x1, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   26a38:	ldr	w0, [x1, #2912]
   26a3c:	orr	w0, w0, #0x2
   26a40:	str	w0, [x1, #2912]
   26a44:	ldp	x29, x30, [sp], #48
   26a48:	ret
   26a4c:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   26a50:	str	wzr, [x0, #2912]
   26a54:	b	26a34 <scols_init_debug@@SMARTCOLS_2.25+0x12460>
   26a58:	bl	7550 <getuid@plt>
   26a5c:	mov	w20, w0
   26a60:	bl	74c0 <geteuid@plt>
   26a64:	cmp	w20, w0
   26a68:	b.eq	26aac <scols_init_debug@@SMARTCOLS_2.25+0x124d8>  // b.none
   26a6c:	orr	w19, w19, #0x1000000
   26a70:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   26a74:	str	w19, [x0, #2912]
   26a78:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   26a7c:	ldr	x0, [x0, #4016]
   26a80:	ldr	x19, [x0]
   26a84:	bl	76f0 <getpid@plt>
   26a88:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26a8c:	add	x3, x3, #0x688
   26a90:	mov	w2, w0
   26a94:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   26a98:	add	x1, x1, #0x558
   26a9c:	mov	x0, x19
   26aa0:	bl	81c0 <fprintf@plt>
   26aa4:	ldp	x19, x20, [sp, #16]
   26aa8:	b	26a34 <scols_init_debug@@SMARTCOLS_2.25+0x12460>
   26aac:	bl	7c50 <getgid@plt>
   26ab0:	mov	w20, w0
   26ab4:	bl	7480 <getegid@plt>
   26ab8:	cmp	w20, w0
   26abc:	b.ne	26a6c <scols_init_debug@@SMARTCOLS_2.25+0x12498>  // b.any
   26ac0:	ldp	x19, x20, [sp, #16]
   26ac4:	b	26a34 <scols_init_debug@@SMARTCOLS_2.25+0x12460>
   26ac8:	stp	x29, x30, [sp, #-48]!
   26acc:	mov	x29, sp
   26ad0:	stp	x19, x20, [sp, #16]
   26ad4:	str	x21, [sp, #32]
   26ad8:	mov	x21, x0
   26adc:	mov	x20, x1
   26ae0:	bl	23ae8 <scols_init_debug@@SMARTCOLS_2.25+0xf514>
   26ae4:	cmp	x21, #0x0
   26ae8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   26aec:	b.eq	26b88 <scols_init_debug@@SMARTCOLS_2.25+0x125b4>  // b.none
   26af0:	mov	x19, x0
   26af4:	ldr	x0, [x0, #8]
   26af8:	cbz	x0, 26b04 <scols_init_debug@@SMARTCOLS_2.25+0x12530>
   26afc:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   26b00:	str	xzr, [x19, #8]
   26b04:	cbz	x20, 26b34 <scols_init_debug@@SMARTCOLS_2.25+0x12560>
   26b08:	mov	x0, x20
   26b0c:	bl	2389c <scols_init_debug@@SMARTCOLS_2.25+0xf2c8>
   26b10:	str	x20, [x19, #8]
   26b14:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   26b18:	ldr	w1, [x0, #2912]
   26b1c:	and	w0, w1, #0x4
   26b20:	tbnz	w1, #2, 26b3c <scols_init_debug@@SMARTCOLS_2.25+0x12568>
   26b24:	ldp	x19, x20, [sp, #16]
   26b28:	ldr	x21, [sp, #32]
   26b2c:	ldp	x29, x30, [sp], #48
   26b30:	ret
   26b34:	str	xzr, [x19, #8]
   26b38:	b	26b14 <scols_init_debug@@SMARTCOLS_2.25+0x12540>
   26b3c:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   26b40:	ldr	x0, [x0, #4016]
   26b44:	ldr	x19, [x0]
   26b48:	bl	76f0 <getpid@plt>
   26b4c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   26b50:	add	x4, x4, #0x950
   26b54:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26b58:	add	x3, x3, #0x688
   26b5c:	mov	w2, w0
   26b60:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   26b64:	add	x1, x1, #0x3c8
   26b68:	mov	x0, x19
   26b6c:	bl	81c0 <fprintf@plt>
   26b70:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26b74:	add	x1, x1, #0x6c8
   26b78:	mov	x0, x21
   26b7c:	bl	266ac <scols_init_debug@@SMARTCOLS_2.25+0x120d8>
   26b80:	mov	w0, #0x0                   	// #0
   26b84:	b	26b24 <scols_init_debug@@SMARTCOLS_2.25+0x12550>
   26b88:	mov	w0, #0xffffffea            	// #-22
   26b8c:	b	26b24 <scols_init_debug@@SMARTCOLS_2.25+0x12550>
   26b90:	stp	x29, x30, [sp, #-112]!
   26b94:	mov	x29, sp
   26b98:	stp	x19, x20, [sp, #16]
   26b9c:	stp	x21, x22, [sp, #32]
   26ba0:	mov	x20, x0
   26ba4:	mov	x19, x1
   26ba8:	mov	x22, x2
   26bac:	ubfx	w3, w1, #8, #12
   26bb0:	lsr	x4, x1, #12
   26bb4:	lsr	x0, x1, #32
   26bb8:	and	w0, w0, #0xfffff000
   26bbc:	add	x21, sp, #0x40
   26bc0:	bfxil	w4, w1, #0, #8
   26bc4:	orr	w3, w0, w3
   26bc8:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26bcc:	add	x2, x2, #0x6d8
   26bd0:	mov	x1, #0x2e                  	// #46
   26bd4:	mov	x0, x21
   26bd8:	bl	7650 <snprintf@plt>
   26bdc:	mov	x1, x21
   26be0:	mov	x0, x20
   26be4:	bl	23998 <scols_init_debug@@SMARTCOLS_2.25+0xf3c4>
   26be8:	mov	w21, w0
   26bec:	cbz	w0, 26c04 <scols_init_debug@@SMARTCOLS_2.25+0x12630>
   26bf0:	mov	w0, w21
   26bf4:	ldp	x19, x20, [sp, #16]
   26bf8:	ldp	x21, x22, [sp, #32]
   26bfc:	ldp	x29, x30, [sp], #112
   26c00:	ret
   26c04:	mov	x0, x20
   26c08:	bl	23b00 <scols_init_debug@@SMARTCOLS_2.25+0xf52c>
   26c0c:	tbnz	w0, #31, 26d20 <scols_init_debug@@SMARTCOLS_2.25+0x1274c>
   26c10:	stp	x23, x24, [sp, #48]
   26c14:	mov	x0, x20
   26c18:	bl	23ae8 <scols_init_debug@@SMARTCOLS_2.25+0xf514>
   26c1c:	mov	x23, x0
   26c20:	cbz	x0, 26c48 <scols_init_debug@@SMARTCOLS_2.25+0x12674>
   26c24:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   26c28:	ldr	w0, [x0, #2912]
   26c2c:	tbnz	w0, #2, 26cd8 <scols_init_debug@@SMARTCOLS_2.25+0x12704>
   26c30:	str	x19, [x23]
   26c34:	mov	x1, x22
   26c38:	mov	x0, x20
   26c3c:	bl	26ac8 <scols_init_debug@@SMARTCOLS_2.25+0x124f4>
   26c40:	ldp	x23, x24, [sp, #48]
   26c44:	b	26bf0 <scols_init_debug@@SMARTCOLS_2.25+0x1261c>
   26c48:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   26c4c:	ldr	w0, [x0, #2912]
   26c50:	tbnz	w0, #2, 26c90 <scols_init_debug@@SMARTCOLS_2.25+0x126bc>
   26c54:	mov	x1, #0x28                  	// #40
   26c58:	mov	x0, #0x1                   	// #1
   26c5c:	bl	7940 <calloc@plt>
   26c60:	mov	x23, x0
   26c64:	cbz	x0, 26d28 <scols_init_debug@@SMARTCOLS_2.25+0x12754>
   26c68:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x11a2c>
   26c6c:	add	x2, x2, #0x788
   26c70:	mov	x1, x0
   26c74:	mov	x0, x20
   26c78:	bl	23a6c <scols_init_debug@@SMARTCOLS_2.25+0xf498>
   26c7c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x11a2c>
   26c80:	add	x1, x1, #0x830
   26c84:	mov	x0, x20
   26c88:	bl	23af4 <scols_init_debug@@SMARTCOLS_2.25+0xf520>
   26c8c:	b	26c24 <scols_init_debug@@SMARTCOLS_2.25+0x12650>
   26c90:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   26c94:	ldr	x0, [x0, #4016]
   26c98:	ldr	x23, [x0]
   26c9c:	bl	76f0 <getpid@plt>
   26ca0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   26ca4:	add	x4, x4, #0x950
   26ca8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26cac:	add	x3, x3, #0x688
   26cb0:	mov	w2, w0
   26cb4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   26cb8:	add	x1, x1, #0x3c8
   26cbc:	mov	x0, x23
   26cc0:	bl	81c0 <fprintf@plt>
   26cc4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26cc8:	add	x1, x1, #0x6f0
   26ccc:	mov	x0, x20
   26cd0:	bl	266ac <scols_init_debug@@SMARTCOLS_2.25+0x120d8>
   26cd4:	b	26c54 <scols_init_debug@@SMARTCOLS_2.25+0x12680>
   26cd8:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   26cdc:	ldr	x0, [x0, #4016]
   26ce0:	ldr	x24, [x0]
   26ce4:	bl	76f0 <getpid@plt>
   26ce8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   26cec:	add	x4, x4, #0x950
   26cf0:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26cf4:	add	x3, x3, #0x688
   26cf8:	mov	w2, w0
   26cfc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   26d00:	add	x1, x1, #0x3c8
   26d04:	mov	x0, x24
   26d08:	bl	81c0 <fprintf@plt>
   26d0c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26d10:	add	x1, x1, #0x708
   26d14:	mov	x0, x20
   26d18:	bl	266ac <scols_init_debug@@SMARTCOLS_2.25+0x120d8>
   26d1c:	b	26c30 <scols_init_debug@@SMARTCOLS_2.25+0x1265c>
   26d20:	mov	w21, w0
   26d24:	b	26bf0 <scols_init_debug@@SMARTCOLS_2.25+0x1261c>
   26d28:	mov	w21, #0xfffffff4            	// #-12
   26d2c:	ldp	x23, x24, [sp, #48]
   26d30:	b	26bf0 <scols_init_debug@@SMARTCOLS_2.25+0x1261c>
   26d34:	stp	x29, x30, [sp, #-48]!
   26d38:	mov	x29, sp
   26d3c:	stp	x19, x20, [sp, #16]
   26d40:	stp	x21, x22, [sp, #32]
   26d44:	mov	x21, x0
   26d48:	mov	x22, x1
   26d4c:	mov	x20, x2
   26d50:	mov	x0, #0x0                   	// #0
   26d54:	bl	23d90 <scols_init_debug@@SMARTCOLS_2.25+0xf7bc>
   26d58:	mov	x19, x0
   26d5c:	cbz	x0, 26d8c <scols_init_debug@@SMARTCOLS_2.25+0x127b8>
   26d60:	cbz	x20, 26d6c <scols_init_debug@@SMARTCOLS_2.25+0x12798>
   26d64:	mov	x1, x20
   26d68:	bl	238b0 <scols_init_debug@@SMARTCOLS_2.25+0xf2dc>
   26d6c:	mov	x2, x22
   26d70:	mov	x1, x21
   26d74:	mov	x0, x19
   26d78:	bl	26b90 <scols_init_debug@@SMARTCOLS_2.25+0x125bc>
   26d7c:	cbnz	w0, 26da0 <scols_init_debug@@SMARTCOLS_2.25+0x127cc>
   26d80:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   26d84:	ldr	w0, [x0, #2912]
   26d88:	tbnz	w0, #2, 26db0 <scols_init_debug@@SMARTCOLS_2.25+0x127dc>
   26d8c:	mov	x0, x19
   26d90:	ldp	x19, x20, [sp, #16]
   26d94:	ldp	x21, x22, [sp, #32]
   26d98:	ldp	x29, x30, [sp], #48
   26d9c:	ret
   26da0:	mov	x0, x19
   26da4:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   26da8:	mov	x19, #0x0                   	// #0
   26dac:	b	26d8c <scols_init_debug@@SMARTCOLS_2.25+0x127b8>
   26db0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   26db4:	ldr	x0, [x0, #4016]
   26db8:	ldr	x20, [x0]
   26dbc:	bl	76f0 <getpid@plt>
   26dc0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   26dc4:	add	x4, x4, #0x950
   26dc8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26dcc:	add	x3, x3, #0x688
   26dd0:	mov	w2, w0
   26dd4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   26dd8:	add	x1, x1, #0x3c8
   26ddc:	mov	x0, x20
   26de0:	bl	81c0 <fprintf@plt>
   26de4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   26de8:	add	x1, x1, #0x3e8
   26dec:	mov	x0, x19
   26df0:	bl	266ac <scols_init_debug@@SMARTCOLS_2.25+0x120d8>
   26df4:	b	26d8c <scols_init_debug@@SMARTCOLS_2.25+0x127b8>
   26df8:	stp	x29, x30, [sp, #-16]!
   26dfc:	mov	x29, sp
   26e00:	bl	23ae8 <scols_init_debug@@SMARTCOLS_2.25+0xf514>
   26e04:	cbz	x0, 26e0c <scols_init_debug@@SMARTCOLS_2.25+0x12838>
   26e08:	ldr	x0, [x0, #8]
   26e0c:	ldp	x29, x30, [sp], #16
   26e10:	ret
   26e14:	mov	x12, #0x1030                	// #4144
   26e18:	sub	sp, sp, x12
   26e1c:	stp	x29, x30, [sp]
   26e20:	mov	x29, sp
   26e24:	stp	x19, x20, [sp, #16]
   26e28:	mov	x19, x1
   26e2c:	mov	x20, x2
   26e30:	mov	x3, #0x0                   	// #0
   26e34:	mov	x2, #0xfff                 	// #4095
   26e38:	add	x1, sp, #0x30
   26e3c:	bl	24b74 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   26e40:	tbnz	x0, #63, 26ec4 <scols_init_debug@@SMARTCOLS_2.25+0x128f0>
   26e44:	mov	x1, x0
   26e48:	add	x0, sp, #0x30
   26e4c:	strb	wzr, [x0, x1]
   26e50:	mov	w1, #0x2f                  	// #47
   26e54:	bl	7a60 <strrchr@plt>
   26e58:	cbz	x0, 26eb0 <scols_init_debug@@SMARTCOLS_2.25+0x128dc>
   26e5c:	str	x21, [sp, #32]
   26e60:	add	x21, x0, #0x1
   26e64:	mov	x0, x21
   26e68:	bl	7380 <strlen@plt>
   26e6c:	add	x2, x0, #0x1
   26e70:	mov	x0, #0x0                   	// #0
   26e74:	cmp	x2, x20
   26e78:	b.hi	26ecc <scols_init_debug@@SMARTCOLS_2.25+0x128f8>  // b.pmore
   26e7c:	mov	x1, x21
   26e80:	mov	x0, x19
   26e84:	bl	72c0 <memcpy@plt>
   26e88:	mov	w20, #0x21                  	// #33
   26e8c:	mov	w21, #0x2f                  	// #47
   26e90:	b	26e98 <scols_init_debug@@SMARTCOLS_2.25+0x128c4>
   26e94:	strb	w21, [x0]
   26e98:	mov	w1, w20
   26e9c:	mov	x0, x19
   26ea0:	bl	7d30 <strchr@plt>
   26ea4:	cbnz	x0, 26e94 <scols_init_debug@@SMARTCOLS_2.25+0x128c0>
   26ea8:	mov	x0, x19
   26eac:	ldr	x21, [sp, #32]
   26eb0:	ldp	x19, x20, [sp, #16]
   26eb4:	ldp	x29, x30, [sp]
   26eb8:	mov	x12, #0x1030                	// #4144
   26ebc:	add	sp, sp, x12
   26ec0:	ret
   26ec4:	mov	x0, #0x0                   	// #0
   26ec8:	b	26eb0 <scols_init_debug@@SMARTCOLS_2.25+0x128dc>
   26ecc:	ldr	x21, [sp, #32]
   26ed0:	b	26eb0 <scols_init_debug@@SMARTCOLS_2.25+0x128dc>
   26ed4:	stp	x29, x30, [sp, #-320]!
   26ed8:	mov	x29, sp
   26edc:	stp	x19, x20, [sp, #16]
   26ee0:	str	x21, [sp, #32]
   26ee4:	mov	x21, x0
   26ee8:	mov	x20, x1
   26eec:	ldrb	w0, [x1, #18]
   26ef0:	and	w1, w0, #0xfffffffb
   26ef4:	tst	w1, #0xff
   26ef8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   26efc:	b.ne	26ff4 <scols_init_debug@@SMARTCOLS_2.25+0x12a20>  // b.any
   26f00:	mov	x19, x2
   26f04:	cbz	x2, 26fb4 <scols_init_debug@@SMARTCOLS_2.25+0x129e0>
   26f08:	ldrsb	w0, [x2]
   26f0c:	cmp	w0, #0x2f
   26f10:	b.eq	26f7c <scols_init_debug@@SMARTCOLS_2.25+0x129a8>  // b.none
   26f14:	mov	x0, x19
   26f18:	bl	7380 <strlen@plt>
   26f1c:	mov	x21, x0
   26f20:	add	x20, x20, #0x13
   26f24:	mov	x0, x20
   26f28:	bl	7380 <strlen@plt>
   26f2c:	mov	x1, x0
   26f30:	mov	w0, #0x0                   	// #0
   26f34:	cmp	x1, x21
   26f38:	b.ls	26ff8 <scols_init_debug@@SMARTCOLS_2.25+0x12a24>  // b.plast
   26f3c:	mov	x2, x21
   26f40:	mov	x1, x20
   26f44:	mov	x0, x19
   26f48:	bl	7850 <strncmp@plt>
   26f4c:	mov	w1, w0
   26f50:	mov	w0, #0x0                   	// #0
   26f54:	cbnz	w1, 26ff8 <scols_init_debug@@SMARTCOLS_2.25+0x12a24>
   26f58:	ldrsb	w19, [x20, x21]
   26f5c:	cmp	w19, #0x70
   26f60:	b.eq	26f94 <scols_init_debug@@SMARTCOLS_2.25+0x129c0>  // b.none
   26f64:	bl	7bb0 <__ctype_b_loc@plt>
   26f68:	sxtb	x19, w19
   26f6c:	ldr	x0, [x0]
   26f70:	ldrh	w0, [x0, x19, lsl #1]
   26f74:	ubfx	x0, x0, #11, #1
   26f78:	b	26ff8 <scols_init_debug@@SMARTCOLS_2.25+0x12a24>
   26f7c:	mov	w1, #0x2f                  	// #47
   26f80:	mov	x0, x2
   26f84:	bl	7a60 <strrchr@plt>
   26f88:	cbz	x0, 27008 <scols_init_debug@@SMARTCOLS_2.25+0x12a34>
   26f8c:	add	x19, x0, #0x1
   26f90:	b	26f14 <scols_init_debug@@SMARTCOLS_2.25+0x12940>
   26f94:	bl	7bb0 <__ctype_b_loc@plt>
   26f98:	add	x20, x20, x21
   26f9c:	ldrsb	x1, [x20, #1]
   26fa0:	ldr	x0, [x0]
   26fa4:	ldrh	w1, [x0, x1, lsl #1]
   26fa8:	mov	w0, #0x1                   	// #1
   26fac:	tbnz	w1, #11, 26ff8 <scols_init_debug@@SMARTCOLS_2.25+0x12a24>
   26fb0:	b	26f64 <scols_init_debug@@SMARTCOLS_2.25+0x12990>
   26fb4:	add	x19, sp, #0x38
   26fb8:	add	x3, x20, #0x13
   26fbc:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   26fc0:	add	x2, x2, #0x720
   26fc4:	mov	x1, #0x106                 	// #262
   26fc8:	mov	x0, x19
   26fcc:	bl	7650 <snprintf@plt>
   26fd0:	mov	x0, x21
   26fd4:	bl	7dd0 <dirfd@plt>
   26fd8:	mov	w3, #0x0                   	// #0
   26fdc:	mov	w2, #0x4                   	// #4
   26fe0:	mov	x1, x19
   26fe4:	bl	8060 <faccessat@plt>
   26fe8:	cmp	w0, #0x0
   26fec:	cset	w0, eq  // eq = none
   26ff0:	b	26ff8 <scols_init_debug@@SMARTCOLS_2.25+0x12a24>
   26ff4:	mov	w0, #0x0                   	// #0
   26ff8:	ldp	x19, x20, [sp, #16]
   26ffc:	ldr	x21, [sp, #32]
   27000:	ldp	x29, x30, [sp], #320
   27004:	ret
   27008:	mov	w0, #0x0                   	// #0
   2700c:	b	26ff8 <scols_init_debug@@SMARTCOLS_2.25+0x12a24>
   27010:	stp	x29, x30, [sp, #-80]!
   27014:	mov	x29, sp
   27018:	stp	x21, x22, [sp, #32]
   2701c:	str	x25, [sp, #64]
   27020:	mov	x25, x1
   27024:	mov	x1, #0x0                   	// #0
   27028:	bl	249c0 <scols_init_debug@@SMARTCOLS_2.25+0x103ec>
   2702c:	cbz	x0, 270c8 <scols_init_debug@@SMARTCOLS_2.25+0x12af4>
   27030:	stp	x19, x20, [sp, #16]
   27034:	stp	x23, x24, [sp, #48]
   27038:	mov	x21, x0
   2703c:	mov	w22, #0x0                   	// #0
   27040:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   27044:	add	x24, x24, #0xc8
   27048:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   2704c:	add	x23, x23, #0x5d0
   27050:	b	2706c <scols_init_debug@@SMARTCOLS_2.25+0x12a98>
   27054:	mov	x2, x25
   27058:	mov	x1, x19
   2705c:	mov	x0, x21
   27060:	bl	26ed4 <scols_init_debug@@SMARTCOLS_2.25+0x12900>
   27064:	cmp	w0, #0x0
   27068:	cinc	w22, w22, ne  // ne = any
   2706c:	mov	x0, x21
   27070:	bl	79b0 <readdir@plt>
   27074:	mov	x19, x0
   27078:	cbz	x0, 270a4 <scols_init_debug@@SMARTCOLS_2.25+0x12ad0>
   2707c:	add	x20, x19, #0x13
   27080:	mov	x1, x23
   27084:	mov	x0, x20
   27088:	bl	7b80 <strcmp@plt>
   2708c:	cbz	w0, 2706c <scols_init_debug@@SMARTCOLS_2.25+0x12a98>
   27090:	mov	x1, x24
   27094:	mov	x0, x20
   27098:	bl	7b80 <strcmp@plt>
   2709c:	cbnz	w0, 27054 <scols_init_debug@@SMARTCOLS_2.25+0x12a80>
   270a0:	b	2706c <scols_init_debug@@SMARTCOLS_2.25+0x12a98>
   270a4:	mov	x0, x21
   270a8:	bl	7a00 <closedir@plt>
   270ac:	ldp	x19, x20, [sp, #16]
   270b0:	ldp	x23, x24, [sp, #48]
   270b4:	mov	w0, w22
   270b8:	ldp	x21, x22, [sp, #32]
   270bc:	ldr	x25, [sp, #64]
   270c0:	ldp	x29, x30, [sp], #80
   270c4:	ret
   270c8:	mov	w22, #0x0                   	// #0
   270cc:	b	270b4 <scols_init_debug@@SMARTCOLS_2.25+0x12ae0>
   270d0:	stp	x29, x30, [sp, #-96]!
   270d4:	mov	x29, sp
   270d8:	stp	x23, x24, [sp, #48]
   270dc:	str	x25, [sp, #64]
   270e0:	mov	x24, x0
   270e4:	mov	w25, w1
   270e8:	str	xzr, [sp, #88]
   270ec:	mov	x1, #0x0                   	// #0
   270f0:	bl	249c0 <scols_init_debug@@SMARTCOLS_2.25+0x103ec>
   270f4:	cbz	x0, 27220 <scols_init_debug@@SMARTCOLS_2.25+0x12c4c>
   270f8:	stp	x19, x20, [sp, #16]
   270fc:	stp	x21, x22, [sp, #32]
   27100:	mov	x21, x0
   27104:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   27108:	add	x23, x23, #0xc8
   2710c:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   27110:	add	x22, x22, #0x5d0
   27114:	mov	x0, x21
   27118:	bl	79b0 <readdir@plt>
   2711c:	mov	x19, x0
   27120:	cbz	x0, 271a0 <scols_init_debug@@SMARTCOLS_2.25+0x12bcc>
   27124:	add	x20, x19, #0x13
   27128:	mov	x1, x22
   2712c:	mov	x0, x20
   27130:	bl	7b80 <strcmp@plt>
   27134:	cbz	w0, 27114 <scols_init_debug@@SMARTCOLS_2.25+0x12b40>
   27138:	mov	x1, x23
   2713c:	mov	x0, x20
   27140:	bl	7b80 <strcmp@plt>
   27144:	cbz	w0, 27114 <scols_init_debug@@SMARTCOLS_2.25+0x12b40>
   27148:	mov	x2, #0x0                   	// #0
   2714c:	mov	x1, x19
   27150:	mov	x0, x21
   27154:	bl	26ed4 <scols_init_debug@@SMARTCOLS_2.25+0x12900>
   27158:	cbz	w0, 27114 <scols_init_debug@@SMARTCOLS_2.25+0x12b40>
   2715c:	mov	x3, x20
   27160:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27164:	add	x2, x2, #0x730
   27168:	add	x1, sp, #0x54
   2716c:	mov	x0, x24
   27170:	bl	255fc <scols_init_debug@@SMARTCOLS_2.25+0x11028>
   27174:	cbnz	w0, 27114 <scols_init_debug@@SMARTCOLS_2.25+0x12b40>
   27178:	ldr	w0, [sp, #84]
   2717c:	cmp	w0, w25
   27180:	b.ne	27114 <scols_init_debug@@SMARTCOLS_2.25+0x12b40>  // b.any
   27184:	mov	x3, x20
   27188:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2718c:	add	x2, x2, #0x8a8
   27190:	add	x1, sp, #0x58
   27194:	mov	x0, x24
   27198:	bl	25840 <scols_init_debug@@SMARTCOLS_2.25+0x1126c>
   2719c:	cbnz	w0, 27114 <scols_init_debug@@SMARTCOLS_2.25+0x12b40>
   271a0:	mov	x0, x21
   271a4:	bl	7a00 <closedir@plt>
   271a8:	adrp	x0, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   271ac:	ldr	w0, [x0, #2912]
   271b0:	tbnz	w0, #2, 271d0 <scols_init_debug@@SMARTCOLS_2.25+0x12bfc>
   271b4:	ldr	x0, [sp, #88]
   271b8:	ldp	x19, x20, [sp, #16]
   271bc:	ldp	x21, x22, [sp, #32]
   271c0:	ldp	x23, x24, [sp, #48]
   271c4:	ldr	x25, [sp, #64]
   271c8:	ldp	x29, x30, [sp], #96
   271cc:	ret
   271d0:	adrp	x0, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   271d4:	ldr	x0, [x0, #4016]
   271d8:	ldr	x19, [x0]
   271dc:	bl	76f0 <getpid@plt>
   271e0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   271e4:	add	x4, x4, #0x950
   271e8:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   271ec:	add	x3, x3, #0x688
   271f0:	mov	w2, w0
   271f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   271f8:	add	x1, x1, #0x3c8
   271fc:	mov	x0, x19
   27200:	bl	81c0 <fprintf@plt>
   27204:	ldr	w3, [sp, #88]
   27208:	mov	w2, w25
   2720c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27210:	add	x1, x1, #0x740
   27214:	mov	x0, x24
   27218:	bl	266ac <scols_init_debug@@SMARTCOLS_2.25+0x120d8>
   2721c:	b	271b4 <scols_init_debug@@SMARTCOLS_2.25+0x12be0>
   27220:	mov	x0, #0x0                   	// #0
   27224:	b	271c0 <scols_init_debug@@SMARTCOLS_2.25+0x12bec>
   27228:	stp	x29, x30, [sp, #-64]!
   2722c:	mov	x29, sp
   27230:	stp	x19, x20, [sp, #16]
   27234:	stp	x21, x22, [sp, #32]
   27238:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2723c:	add	x1, x1, #0x760
   27240:	bl	249c0 <scols_init_debug@@SMARTCOLS_2.25+0x103ec>
   27244:	mov	x21, x0
   27248:	cbz	x0, 272e8 <scols_init_debug@@SMARTCOLS_2.25+0x12d14>
   2724c:	str	x23, [sp, #48]
   27250:	mov	x20, #0x0                   	// #0
   27254:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   27258:	add	x23, x23, #0xc8
   2725c:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   27260:	add	x22, x22, #0x5d0
   27264:	b	27278 <scols_init_debug@@SMARTCOLS_2.25+0x12ca4>
   27268:	cbnz	x20, 272ac <scols_init_debug@@SMARTCOLS_2.25+0x12cd8>
   2726c:	mov	x0, x19
   27270:	bl	79f0 <strdup@plt>
   27274:	mov	x20, x0
   27278:	mov	x0, x21
   2727c:	bl	79b0 <readdir@plt>
   27280:	cbz	x0, 272c8 <scols_init_debug@@SMARTCOLS_2.25+0x12cf4>
   27284:	add	x19, x0, #0x13
   27288:	mov	x1, x22
   2728c:	mov	x0, x19
   27290:	bl	7b80 <strcmp@plt>
   27294:	cbz	w0, 27278 <scols_init_debug@@SMARTCOLS_2.25+0x12ca4>
   27298:	mov	x1, x23
   2729c:	mov	x0, x19
   272a0:	bl	7b80 <strcmp@plt>
   272a4:	cbnz	w0, 27268 <scols_init_debug@@SMARTCOLS_2.25+0x12c94>
   272a8:	b	27278 <scols_init_debug@@SMARTCOLS_2.25+0x12ca4>
   272ac:	mov	x0, x20
   272b0:	bl	7c20 <free@plt>
   272b4:	mov	x0, x21
   272b8:	bl	7a00 <closedir@plt>
   272bc:	mov	x20, #0x0                   	// #0
   272c0:	ldr	x23, [sp, #48]
   272c4:	b	272d4 <scols_init_debug@@SMARTCOLS_2.25+0x12d00>
   272c8:	mov	x0, x21
   272cc:	bl	7a00 <closedir@plt>
   272d0:	ldr	x23, [sp, #48]
   272d4:	mov	x0, x20
   272d8:	ldp	x19, x20, [sp, #16]
   272dc:	ldp	x21, x22, [sp, #32]
   272e0:	ldp	x29, x30, [sp], #64
   272e4:	ret
   272e8:	mov	x20, x0
   272ec:	b	272d4 <scols_init_debug@@SMARTCOLS_2.25+0x12d00>
   272f0:	stp	x29, x30, [sp, #-48]!
   272f4:	mov	x29, sp
   272f8:	stp	x19, x20, [sp, #16]
   272fc:	stp	x21, x22, [sp, #32]
   27300:	mov	x21, x0
   27304:	mov	x19, x1
   27308:	mov	x20, x2
   2730c:	mov	x3, #0x0                   	// #0
   27310:	bl	24b74 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   27314:	cmp	x0, #0x0
   27318:	b.le	273a4 <scols_init_debug@@SMARTCOLS_2.25+0x12dd0>
   2731c:	mov	x1, x0
   27320:	add	x2, x0, #0x10
   27324:	mov	x0, #0x0                   	// #0
   27328:	cmp	x2, x20
   2732c:	b.hi	27394 <scols_init_debug@@SMARTCOLS_2.25+0x12dc0>  // b.pmore
   27330:	add	x22, x1, #0x1
   27334:	strb	wzr, [x19, x1]
   27338:	mov	x0, x21
   2733c:	bl	2398c <scols_init_debug@@SMARTCOLS_2.25+0xf3b8>
   27340:	mov	x21, x0
   27344:	cbz	x0, 273ac <scols_init_debug@@SMARTCOLS_2.25+0x12dd8>
   27348:	bl	7380 <strlen@plt>
   2734c:	mov	x20, x0
   27350:	add	x0, x0, #0xf
   27354:	mov	x2, x22
   27358:	mov	x1, x19
   2735c:	add	x0, x19, x0
   27360:	bl	72e0 <memmove@plt>
   27364:	mov	x2, x20
   27368:	mov	x1, x21
   2736c:	mov	x0, x19
   27370:	bl	72c0 <memcpy@plt>
   27374:	add	x1, x19, x20
   27378:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2737c:	add	x0, x0, #0x768
   27380:	ldr	x2, [x0]
   27384:	str	x2, [x19, x20]
   27388:	ldur	x0, [x0, #7]
   2738c:	stur	x0, [x1, #7]
   27390:	mov	x0, x19
   27394:	ldp	x19, x20, [sp, #16]
   27398:	ldp	x21, x22, [sp, #32]
   2739c:	ldp	x29, x30, [sp], #48
   273a0:	ret
   273a4:	mov	x0, #0x0                   	// #0
   273a8:	b	27394 <scols_init_debug@@SMARTCOLS_2.25+0x12dc0>
   273ac:	mov	x2, x22
   273b0:	mov	x1, x19
   273b4:	add	x0, x19, #0xf
   273b8:	bl	72e0 <memmove@plt>
   273bc:	mov	x20, #0x0                   	// #0
   273c0:	b	27374 <scols_init_debug@@SMARTCOLS_2.25+0x12da0>
   273c4:	cmp	x2, #0x0
   273c8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   273cc:	b.eq	274d4 <scols_init_debug@@SMARTCOLS_2.25+0x12f00>  // b.none
   273d0:	mov	x12, #0x1050                	// #4176
   273d4:	sub	sp, sp, x12
   273d8:	stp	x29, x30, [sp]
   273dc:	mov	x29, sp
   273e0:	stp	x19, x20, [sp, #16]
   273e4:	stp	x21, x22, [sp, #32]
   273e8:	mov	x20, x1
   273ec:	mov	x22, x2
   273f0:	str	xzr, [x2]
   273f4:	ldrsb	w0, [x1]
   273f8:	cbz	w0, 274cc <scols_init_debug@@SMARTCOLS_2.25+0x12ef8>
   273fc:	mov	x0, x1
   27400:	bl	7380 <strlen@plt>
   27404:	mov	x19, x0
   27408:	add	x0, x0, #0xb
   2740c:	cmp	x0, #0x1, lsl #12
   27410:	b.hi	274cc <scols_init_debug@@SMARTCOLS_2.25+0x12ef8>  // b.pmore
   27414:	stp	x23, x24, [sp, #48]
   27418:	stp	x25, x26, [sp, #64]
   2741c:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27420:	add	x0, x0, #0x778
   27424:	ldr	x25, [x0]
   27428:	ldur	w26, [x0, #7]
   2742c:	add	x24, sp, #0x50
   27430:	mov	x23, #0xfff                 	// #4095
   27434:	add	x0, x20, x19
   27438:	str	x25, [x20, x19]
   2743c:	stur	w26, [x0, #7]
   27440:	mov	x2, x23
   27444:	mov	x1, x24
   27448:	mov	x0, x20
   2744c:	bl	7520 <readlink@plt>
   27450:	mov	x21, x0
   27454:	strb	wzr, [x20, x19]
   27458:	mov	w1, #0x2f                  	// #47
   2745c:	mov	x0, x20
   27460:	bl	7a60 <strrchr@plt>
   27464:	cbz	x0, 274bc <scols_init_debug@@SMARTCOLS_2.25+0x12ee8>
   27468:	strb	wzr, [x0]
   2746c:	sub	x19, x0, x20
   27470:	cmp	x21, #0x0
   27474:	b.le	27434 <scols_init_debug@@SMARTCOLS_2.25+0x12e60>
   27478:	add	x0, sp, #0x50
   2747c:	strb	wzr, [x0, x21]
   27480:	bl	7990 <__xpg_basename@plt>
   27484:	cbz	x0, 274dc <scols_init_debug@@SMARTCOLS_2.25+0x12f08>
   27488:	bl	79f0 <strdup@plt>
   2748c:	str	x0, [x22]
   27490:	cmp	x0, #0x0
   27494:	mov	w0, #0xfffffff4            	// #-12
   27498:	csel	w0, w0, wzr, eq  // eq = none
   2749c:	ldp	x23, x24, [sp, #48]
   274a0:	ldp	x25, x26, [sp, #64]
   274a4:	ldp	x19, x20, [sp, #16]
   274a8:	ldp	x21, x22, [sp, #32]
   274ac:	ldp	x29, x30, [sp]
   274b0:	mov	x12, #0x1050                	// #4176
   274b4:	add	sp, sp, x12
   274b8:	ret
   274bc:	cmp	x21, #0x0
   274c0:	b.gt	27478 <scols_init_debug@@SMARTCOLS_2.25+0x12ea4>
   274c4:	ldp	x23, x24, [sp, #48]
   274c8:	ldp	x25, x26, [sp, #64]
   274cc:	mov	w0, #0x1                   	// #1
   274d0:	b	274a4 <scols_init_debug@@SMARTCOLS_2.25+0x12ed0>
   274d4:	mov	w0, #0xffffffea            	// #-22
   274d8:	ret
   274dc:	mov	w0, #0x1                   	// #1
   274e0:	ldp	x23, x24, [sp, #48]
   274e4:	ldp	x25, x26, [sp, #64]
   274e8:	b	274a4 <scols_init_debug@@SMARTCOLS_2.25+0x12ed0>
   274ec:	mov	x12, #0x1050                	// #4176
   274f0:	sub	sp, sp, x12
   274f4:	stp	x29, x30, [sp]
   274f8:	mov	x29, sp
   274fc:	stp	x21, x22, [sp, #32]
   27500:	mov	x21, x0
   27504:	str	wzr, [sp, #68]
   27508:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2750c:	add	x2, x2, #0x788
   27510:	add	x1, sp, #0x44
   27514:	bl	255a4 <scols_init_debug@@SMARTCOLS_2.25+0x10fd0>
   27518:	cbnz	w0, 27528 <scols_init_debug@@SMARTCOLS_2.25+0x12f54>
   2751c:	ldr	w0, [sp, #68]
   27520:	cmp	w0, #0x1
   27524:	b.eq	27564 <scols_init_debug@@SMARTCOLS_2.25+0x12f90>  // b.none
   27528:	mov	x2, #0x1000                	// #4096
   2752c:	add	x1, sp, #0x50
   27530:	mov	x0, x21
   27534:	bl	272f0 <scols_init_debug@@SMARTCOLS_2.25+0x12d1c>
   27538:	mov	x22, x0
   2753c:	cbz	x0, 27560 <scols_init_debug@@SMARTCOLS_2.25+0x12f8c>
   27540:	stp	x19, x20, [sp, #16]
   27544:	stp	x23, x24, [sp, #48]
   27548:	add	x24, sp, #0x48
   2754c:	adrp	x23, 44000 <scols_init_debug@@SMARTCOLS_2.25+0x2fa2c>
   27550:	add	x23, x23, #0xd50
   27554:	b	275a0 <scols_init_debug@@SMARTCOLS_2.25+0x12fcc>
   27558:	ldp	x19, x20, [sp, #16]
   2755c:	ldp	x23, x24, [sp, #48]
   27560:	ldr	w0, [sp, #68]
   27564:	ldp	x21, x22, [sp, #32]
   27568:	ldp	x29, x30, [sp]
   2756c:	mov	x12, #0x1050                	// #4176
   27570:	add	sp, sp, x12
   27574:	ret
   27578:	mov	w0, #0x1                   	// #1
   2757c:	str	w0, [sp, #68]
   27580:	mov	x0, x20
   27584:	bl	7c20 <free@plt>
   27588:	ldp	x19, x20, [sp, #16]
   2758c:	ldp	x23, x24, [sp, #48]
   27590:	b	27560 <scols_init_debug@@SMARTCOLS_2.25+0x12f8c>
   27594:	str	wzr, [sp, #68]
   27598:	mov	x0, x20
   2759c:	bl	7c20 <free@plt>
   275a0:	mov	x2, x24
   275a4:	mov	x1, x22
   275a8:	mov	x0, x21
   275ac:	bl	273c4 <scols_init_debug@@SMARTCOLS_2.25+0x12df0>
   275b0:	cbnz	w0, 27558 <scols_init_debug@@SMARTCOLS_2.25+0x12f84>
   275b4:	ldr	x20, [sp, #72]
   275b8:	mov	x19, #0x0                   	// #0
   275bc:	ldr	x1, [x23, x19, lsl #3]
   275c0:	mov	x0, x20
   275c4:	bl	7b80 <strcmp@plt>
   275c8:	cbz	w0, 27578 <scols_init_debug@@SMARTCOLS_2.25+0x12fa4>
   275cc:	add	x19, x19, #0x1
   275d0:	cmp	x19, #0x5
   275d4:	b.ne	275bc <scols_init_debug@@SMARTCOLS_2.25+0x12fe8>  // b.any
   275d8:	b	27594 <scols_init_debug@@SMARTCOLS_2.25+0x12fc0>
   275dc:	stp	x29, x30, [sp, #-64]!
   275e0:	mov	x29, sp
   275e4:	stp	x19, x20, [sp, #16]
   275e8:	stp	x21, x22, [sp, #32]
   275ec:	mov	x21, x1
   275f0:	str	xzr, [sp, #56]
   275f4:	mov	x2, #0x0                   	// #0
   275f8:	mov	x1, #0x0                   	// #0
   275fc:	bl	26d34 <scols_init_debug@@SMARTCOLS_2.25+0x12760>
   27600:	mov	x19, x0
   27604:	mov	w20, #0x0                   	// #0
   27608:	cbz	x0, 27684 <scols_init_debug@@SMARTCOLS_2.25+0x130b0>
   2760c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27610:	add	x2, x2, #0x798
   27614:	add	x1, sp, #0x38
   27618:	bl	24f28 <scols_init_debug@@SMARTCOLS_2.25+0x10954>
   2761c:	cmp	w0, #0x0
   27620:	b.le	27684 <scols_init_debug@@SMARTCOLS_2.25+0x130b0>
   27624:	ldr	x22, [sp, #56]
   27628:	cbz	x22, 276ac <scols_init_debug@@SMARTCOLS_2.25+0x130d8>
   2762c:	mov	x2, #0x4                   	// #4
   27630:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27634:	add	x1, x1, #0x7a0
   27638:	mov	x0, x22
   2763c:	bl	7850 <strncmp@plt>
   27640:	mov	w20, w0
   27644:	cbnz	w0, 27668 <scols_init_debug@@SMARTCOLS_2.25+0x13094>
   27648:	mov	w1, #0x2d                  	// #45
   2764c:	add	x0, x22, #0x4
   27650:	bl	7a60 <strrchr@plt>
   27654:	cbz	x0, 27684 <scols_init_debug@@SMARTCOLS_2.25+0x130b0>
   27658:	ldrsb	w0, [x0, #1]
   2765c:	cmp	w0, #0x0
   27660:	cset	w20, ne  // ne = any
   27664:	b	27684 <scols_init_debug@@SMARTCOLS_2.25+0x130b0>
   27668:	mov	x2, #0x11                  	// #17
   2766c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27670:	add	x1, x1, #0x7a8
   27674:	mov	x0, x22
   27678:	bl	7850 <strncmp@plt>
   2767c:	cmp	w0, #0x0
   27680:	cset	w20, eq  // eq = none
   27684:	mov	x0, x19
   27688:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   2768c:	cbz	x21, 276b4 <scols_init_debug@@SMARTCOLS_2.25+0x130e0>
   27690:	ldr	x0, [sp, #56]
   27694:	str	x0, [x21]
   27698:	mov	w0, w20
   2769c:	ldp	x19, x20, [sp, #16]
   276a0:	ldp	x21, x22, [sp, #32]
   276a4:	ldp	x29, x30, [sp], #64
   276a8:	ret
   276ac:	mov	w20, #0x0                   	// #0
   276b0:	b	27684 <scols_init_debug@@SMARTCOLS_2.25+0x130b0>
   276b4:	ldr	x0, [sp, #56]
   276b8:	bl	7c20 <free@plt>
   276bc:	b	27698 <scols_init_debug@@SMARTCOLS_2.25+0x130c4>
   276c0:	mov	x12, #0x1040                	// #4160
   276c4:	sub	sp, sp, x12
   276c8:	stp	x29, x30, [sp]
   276cc:	mov	x29, sp
   276d0:	stp	x19, x20, [sp, #16]
   276d4:	stp	x21, x22, [sp, #32]
   276d8:	stp	x23, x24, [sp, #48]
   276dc:	mov	x24, x0
   276e0:	mov	x23, x1
   276e4:	mov	x22, x2
   276e8:	mov	x21, x3
   276ec:	mov	x20, x4
   276f0:	bl	23ae8 <scols_init_debug@@SMARTCOLS_2.25+0xf514>
   276f4:	cbz	x0, 277dc <scols_init_debug@@SMARTCOLS_2.25+0x13208>
   276f8:	mov	x19, x0
   276fc:	ldrb	w4, [x0, #32]
   27700:	tbnz	w4, #1, 277e4 <scols_init_debug@@SMARTCOLS_2.25+0x13210>
   27704:	tbz	w4, #0, 27764 <scols_init_debug@@SMARTCOLS_2.25+0x13190>
   27708:	cbz	x23, 27714 <scols_init_debug@@SMARTCOLS_2.25+0x13140>
   2770c:	ldr	w0, [x19, #16]
   27710:	str	w0, [x23]
   27714:	cbz	x22, 27720 <scols_init_debug@@SMARTCOLS_2.25+0x1314c>
   27718:	ldr	w0, [x19, #20]
   2771c:	str	w0, [x22]
   27720:	cbz	x21, 2772c <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   27724:	ldr	w0, [x19, #24]
   27728:	str	w0, [x21]
   2772c:	cbz	x20, 27738 <scols_init_debug@@SMARTCOLS_2.25+0x13164>
   27730:	ldr	w0, [x19, #28]
   27734:	str	w0, [x20]
   27738:	ldrb	w0, [x19, #32]
   2773c:	and	w0, w0, #0xfffffffd
   27740:	strb	w0, [x19, #32]
   27744:	mov	w0, #0x0                   	// #0
   27748:	ldp	x19, x20, [sp, #16]
   2774c:	ldp	x21, x22, [sp, #32]
   27750:	ldp	x23, x24, [sp, #48]
   27754:	ldp	x29, x30, [sp]
   27758:	mov	x12, #0x1040                	// #4160
   2775c:	add	sp, sp, x12
   27760:	ret
   27764:	ldrb	w0, [x0, #32]
   27768:	orr	w0, w0, #0x2
   2776c:	strb	w0, [x19, #32]
   27770:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27774:	add	x3, x3, #0x7c0
   27778:	mov	x2, #0xfff                 	// #4095
   2777c:	add	x1, sp, #0x40
   27780:	mov	x0, x24
   27784:	bl	24b74 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   27788:	mov	x4, x0
   2778c:	tbnz	x0, #63, 27748 <scols_init_debug@@SMARTCOLS_2.25+0x13174>
   27790:	add	x0, sp, #0x40
   27794:	strb	wzr, [x0, x4]
   27798:	mov	w1, #0x2f                  	// #47
   2779c:	bl	7a60 <strrchr@plt>
   277a0:	cbz	x0, 277ec <scols_init_debug@@SMARTCOLS_2.25+0x13218>
   277a4:	add	x5, x19, #0x1c
   277a8:	add	x4, x19, #0x18
   277ac:	add	x3, x19, #0x14
   277b0:	add	x2, x19, #0x10
   277b4:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   277b8:	add	x1, x1, #0x7c8
   277bc:	add	x0, x0, #0x1
   277c0:	bl	7f50 <__isoc99_sscanf@plt>
   277c4:	cmp	w0, #0x4
   277c8:	b.ne	277f4 <scols_init_debug@@SMARTCOLS_2.25+0x13220>  // b.any
   277cc:	ldrb	w0, [x19, #32]
   277d0:	orr	w0, w0, #0x1
   277d4:	strb	w0, [x19, #32]
   277d8:	b	27708 <scols_init_debug@@SMARTCOLS_2.25+0x13134>
   277dc:	mov	w0, #0xffffffea            	// #-22
   277e0:	b	27748 <scols_init_debug@@SMARTCOLS_2.25+0x13174>
   277e4:	mov	w0, #0xffffffea            	// #-22
   277e8:	b	27748 <scols_init_debug@@SMARTCOLS_2.25+0x13174>
   277ec:	mov	w0, #0xffffffff            	// #-1
   277f0:	b	27748 <scols_init_debug@@SMARTCOLS_2.25+0x13174>
   277f4:	mov	w0, #0xffffffff            	// #-1
   277f8:	b	27748 <scols_init_debug@@SMARTCOLS_2.25+0x13174>
   277fc:	stp	x29, x30, [sp, #-80]!
   27800:	mov	x29, sp
   27804:	stp	x19, x20, [sp, #16]
   27808:	stp	x21, x22, [sp, #32]
   2780c:	str	x23, [sp, #48]
   27810:	mov	x23, x0
   27814:	mov	x22, x1
   27818:	mov	x19, x2
   2781c:	mov	x20, x3
   27820:	mov	x21, x4
   27824:	mov	x4, #0x0                   	// #0
   27828:	mov	x3, #0x0                   	// #0
   2782c:	mov	x2, #0x0                   	// #0
   27830:	add	x1, sp, #0x4c
   27834:	bl	276c0 <scols_init_debug@@SMARTCOLS_2.25+0x130ec>
   27838:	cbnz	w0, 278d8 <scols_init_debug@@SMARTCOLS_2.25+0x13304>
   2783c:	mov	x0, x23
   27840:	bl	2398c <scols_init_debug@@SMARTCOLS_2.25+0xf3b8>
   27844:	mov	x3, x0
   27848:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   2784c:	add	x0, x0, #0x590
   27850:	cmp	x3, #0x0
   27854:	csel	x3, x0, x3, eq  // eq = none
   27858:	cbz	x21, 278ac <scols_init_debug@@SMARTCOLS_2.25+0x132d8>
   2785c:	mov	x7, x21
   27860:	ldr	w6, [sp, #76]
   27864:	mov	x5, x22
   27868:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   2786c:	add	x4, x4, #0x7d8
   27870:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27874:	add	x2, x2, #0x7e8
   27878:	mov	x1, x20
   2787c:	mov	x0, x19
   27880:	bl	7650 <snprintf@plt>
   27884:	mov	w1, w0
   27888:	mov	x0, #0x0                   	// #0
   2788c:	tbnz	w1, #31, 27898 <scols_init_debug@@SMARTCOLS_2.25+0x132c4>
   27890:	cmp	x20, w1, sxtw
   27894:	csel	x0, x19, xzr, hi  // hi = pmore
   27898:	ldp	x19, x20, [sp, #16]
   2789c:	ldp	x21, x22, [sp, #32]
   278a0:	ldr	x23, [sp, #48]
   278a4:	ldp	x29, x30, [sp], #80
   278a8:	ret
   278ac:	ldr	w6, [sp, #76]
   278b0:	mov	x5, x22
   278b4:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   278b8:	add	x4, x4, #0x7d8
   278bc:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   278c0:	add	x2, x2, #0x800
   278c4:	mov	x1, x20
   278c8:	mov	x0, x19
   278cc:	bl	7650 <snprintf@plt>
   278d0:	mov	w1, w0
   278d4:	b	27888 <scols_init_debug@@SMARTCOLS_2.25+0x132b4>
   278d8:	mov	x0, #0x0                   	// #0
   278dc:	b	27898 <scols_init_debug@@SMARTCOLS_2.25+0x132c4>
   278e0:	sub	sp, sp, #0x50
   278e4:	stp	x29, x30, [sp, #16]
   278e8:	add	x29, sp, #0x10
   278ec:	stp	x19, x20, [sp, #32]
   278f0:	stp	x21, x22, [sp, #48]
   278f4:	mov	x22, x0
   278f8:	mov	x19, x1
   278fc:	mov	x20, x2
   27900:	mov	x21, x3
   27904:	add	x4, sp, #0x40
   27908:	add	x3, sp, #0x44
   2790c:	add	x2, sp, #0x48
   27910:	add	x1, sp, #0x4c
   27914:	bl	276c0 <scols_init_debug@@SMARTCOLS_2.25+0x130ec>
   27918:	cbnz	w0, 279d0 <scols_init_debug@@SMARTCOLS_2.25+0x133fc>
   2791c:	mov	x0, x22
   27920:	bl	2398c <scols_init_debug@@SMARTCOLS_2.25+0xf3b8>
   27924:	mov	x3, x0
   27928:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   2792c:	add	x0, x0, #0x590
   27930:	cmp	x3, #0x0
   27934:	csel	x3, x0, x3, eq  // eq = none
   27938:	cbz	x21, 27998 <scols_init_debug@@SMARTCOLS_2.25+0x133c4>
   2793c:	str	x21, [sp, #8]
   27940:	ldr	w0, [sp, #64]
   27944:	str	w0, [sp]
   27948:	ldr	w7, [sp, #68]
   2794c:	ldr	w6, [sp, #72]
   27950:	ldr	w5, [sp, #76]
   27954:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27958:	add	x4, x4, #0x818
   2795c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27960:	add	x2, x2, #0x828
   27964:	mov	x1, x20
   27968:	mov	x0, x19
   2796c:	bl	7650 <snprintf@plt>
   27970:	mov	w1, w0
   27974:	mov	x0, #0x0                   	// #0
   27978:	tbnz	w1, #31, 27984 <scols_init_debug@@SMARTCOLS_2.25+0x133b0>
   2797c:	cmp	x20, w1, sxtw
   27980:	csel	x0, x19, xzr, hi  // hi = pmore
   27984:	ldp	x19, x20, [sp, #32]
   27988:	ldp	x21, x22, [sp, #48]
   2798c:	ldp	x29, x30, [sp, #16]
   27990:	add	sp, sp, #0x50
   27994:	ret
   27998:	ldr	w0, [sp, #64]
   2799c:	str	w0, [sp]
   279a0:	ldr	w7, [sp, #68]
   279a4:	ldr	w6, [sp, #72]
   279a8:	ldr	w5, [sp, #76]
   279ac:	adrp	x4, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   279b0:	add	x4, x4, #0x818
   279b4:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   279b8:	add	x2, x2, #0x848
   279bc:	mov	x1, x20
   279c0:	mov	x0, x19
   279c4:	bl	7650 <snprintf@plt>
   279c8:	mov	w1, w0
   279cc:	b	27974 <scols_init_debug@@SMARTCOLS_2.25+0x133a0>
   279d0:	mov	x0, #0x0                   	// #0
   279d4:	b	27984 <scols_init_debug@@SMARTCOLS_2.25+0x133b0>
   279d8:	sub	sp, sp, #0x420
   279dc:	stp	x29, x30, [sp]
   279e0:	mov	x29, sp
   279e4:	stp	x19, x20, [sp, #16]
   279e8:	cmp	x2, #0x0
   279ec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   279f0:	mov	x19, #0x0                   	// #0
   279f4:	b.eq	27a50 <scols_init_debug@@SMARTCOLS_2.25+0x1347c>  // b.none
   279f8:	mov	x4, x2
   279fc:	mov	x3, #0x400                 	// #1024
   27a00:	add	x2, sp, #0x20
   27a04:	bl	277fc <scols_init_debug@@SMARTCOLS_2.25+0x13228>
   27a08:	mov	x19, x0
   27a0c:	cbz	x0, 27a50 <scols_init_debug@@SMARTCOLS_2.25+0x1347c>
   27a10:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   27a14:	add	x1, x1, #0x7c8
   27a18:	add	x0, sp, #0x20
   27a1c:	bl	7720 <fopen@plt>
   27a20:	mov	x19, x0
   27a24:	cbz	x0, 27a50 <scols_init_debug@@SMARTCOLS_2.25+0x1347c>
   27a28:	add	x2, sp, #0x20
   27a2c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27a30:	add	x1, x1, #0x868
   27a34:	bl	7810 <__isoc99_fscanf@plt>
   27a38:	mov	w20, w0
   27a3c:	mov	x0, x19
   27a40:	bl	76d0 <fclose@plt>
   27a44:	mov	x19, #0x0                   	// #0
   27a48:	cmp	w20, #0x1
   27a4c:	b.eq	27a64 <scols_init_debug@@SMARTCOLS_2.25+0x13490>  // b.none
   27a50:	mov	x0, x19
   27a54:	ldp	x19, x20, [sp, #16]
   27a58:	ldp	x29, x30, [sp]
   27a5c:	add	sp, sp, #0x420
   27a60:	ret
   27a64:	add	x0, sp, #0x20
   27a68:	bl	79f0 <strdup@plt>
   27a6c:	mov	x19, x0
   27a70:	b	27a50 <scols_init_debug@@SMARTCOLS_2.25+0x1347c>
   27a74:	cbz	x1, 27adc <scols_init_debug@@SMARTCOLS_2.25+0x13508>
   27a78:	mov	x12, #0x1090                	// #4240
   27a7c:	sub	sp, sp, x12
   27a80:	stp	x29, x30, [sp]
   27a84:	mov	x29, sp
   27a88:	mov	x4, #0x0                   	// #0
   27a8c:	mov	x3, #0x1000                	// #4096
   27a90:	add	x2, sp, #0x90
   27a94:	bl	277fc <scols_init_debug@@SMARTCOLS_2.25+0x13228>
   27a98:	mov	w1, #0x0                   	// #0
   27a9c:	cbz	x0, 27ac8 <scols_init_debug@@SMARTCOLS_2.25+0x134f4>
   27aa0:	add	x2, sp, #0x10
   27aa4:	add	x1, sp, #0x90
   27aa8:	mov	w0, #0x0                   	// #0
   27aac:	bl	80e0 <__xstat@plt>
   27ab0:	mov	w1, #0x0                   	// #0
   27ab4:	cbnz	w0, 27ac8 <scols_init_debug@@SMARTCOLS_2.25+0x134f4>
   27ab8:	ldr	w0, [sp, #32]
   27abc:	and	w0, w0, #0xf000
   27ac0:	cmp	w0, #0x4, lsl #12
   27ac4:	cset	w1, eq  // eq = none
   27ac8:	mov	w0, w1
   27acc:	ldp	x29, x30, [sp]
   27ad0:	mov	x12, #0x1090                	// #4240
   27ad4:	add	sp, sp, x12
   27ad8:	ret
   27adc:	mov	w1, #0x0                   	// #0
   27ae0:	mov	w0, w1
   27ae4:	ret
   27ae8:	mov	x12, #0x1090                	// #4240
   27aec:	sub	sp, sp, x12
   27af0:	stp	x29, x30, [sp]
   27af4:	mov	x29, sp
   27af8:	mov	x3, x1
   27afc:	mov	x2, #0x1000                	// #4096
   27b00:	add	x1, sp, #0x90
   27b04:	bl	278e0 <scols_init_debug@@SMARTCOLS_2.25+0x1330c>
   27b08:	cbz	x0, 27b34 <scols_init_debug@@SMARTCOLS_2.25+0x13560>
   27b0c:	add	x2, sp, #0x10
   27b10:	add	x1, sp, #0x90
   27b14:	mov	w0, #0x0                   	// #0
   27b18:	bl	80e0 <__xstat@plt>
   27b1c:	cmp	w0, #0x0
   27b20:	cset	w0, eq  // eq = none
   27b24:	ldp	x29, x30, [sp]
   27b28:	mov	x12, #0x1090                	// #4240
   27b2c:	add	sp, sp, x12
   27b30:	ret
   27b34:	mov	w0, #0x0                   	// #0
   27b38:	b	27b24 <scols_init_debug@@SMARTCOLS_2.25+0x13550>
   27b3c:	mov	x12, #0x20a0                	// #8352
   27b40:	sub	sp, sp, x12
   27b44:	stp	x29, x30, [sp]
   27b48:	mov	x29, sp
   27b4c:	stp	x19, x20, [sp, #16]
   27b50:	mov	x20, x1
   27b54:	mov	x3, #0x0                   	// #0
   27b58:	mov	x2, #0x1000                	// #4096
   27b5c:	add	x1, sp, #0x1, lsl #12
   27b60:	add	x1, x1, #0xa0
   27b64:	bl	278e0 <scols_init_debug@@SMARTCOLS_2.25+0x1330c>
   27b68:	mov	w19, #0x0                   	// #0
   27b6c:	cbz	x0, 27b90 <scols_init_debug@@SMARTCOLS_2.25+0x135bc>
   27b70:	add	x2, sp, #0x20
   27b74:	add	x1, sp, #0x1, lsl #12
   27b78:	add	x1, x1, #0xa0
   27b7c:	mov	w0, #0x0                   	// #0
   27b80:	bl	80e0 <__xstat@plt>
   27b84:	mov	w19, w0
   27b88:	cbz	w0, 27ba8 <scols_init_debug@@SMARTCOLS_2.25+0x135d4>
   27b8c:	mov	w19, #0x0                   	// #0
   27b90:	mov	w0, w19
   27b94:	ldp	x19, x20, [sp, #16]
   27b98:	ldp	x29, x30, [sp]
   27b9c:	mov	x12, #0x20a0                	// #8352
   27ba0:	add	sp, sp, x12
   27ba4:	ret
   27ba8:	mov	x2, #0xfff                 	// #4095
   27bac:	add	x1, sp, #0xa0
   27bb0:	add	x0, sp, #0x1, lsl #12
   27bb4:	add	x0, x0, #0xa0
   27bb8:	bl	7520 <readlink@plt>
   27bbc:	mov	x1, x0
   27bc0:	tbnz	x0, #63, 27b90 <scols_init_debug@@SMARTCOLS_2.25+0x135bc>
   27bc4:	add	x0, sp, #0xa0
   27bc8:	strb	wzr, [x0, x1]
   27bcc:	mov	x1, x20
   27bd0:	bl	7ee0 <strstr@plt>
   27bd4:	cmp	x0, #0x0
   27bd8:	cset	w19, ne  // ne = any
   27bdc:	b	27b90 <scols_init_debug@@SMARTCOLS_2.25+0x135bc>
   27be0:	mov	x12, #0x10c0                	// #4288
   27be4:	sub	sp, sp, x12
   27be8:	stp	x29, x30, [sp]
   27bec:	mov	x29, sp
   27bf0:	stp	x19, x20, [sp, #16]
   27bf4:	stp	x21, x22, [sp, #32]
   27bf8:	stp	x23, x24, [sp, #48]
   27bfc:	mov	x23, x0
   27c00:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x14a2c>
   27c04:	add	x0, x0, #0x590
   27c08:	cmp	x23, #0x0
   27c0c:	csel	x23, x0, x23, eq  // eq = none
   27c10:	cbz	x1, 27c60 <scols_init_debug@@SMARTCOLS_2.25+0x1368c>
   27c14:	mov	x21, x1
   27c18:	mov	x24, x2
   27c1c:	mov	x2, #0x5                   	// #5
   27c20:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   27c24:	add	x0, x0, #0x778
   27c28:	bl	7850 <strncmp@plt>
   27c2c:	cbnz	w0, 27c44 <scols_init_debug@@SMARTCOLS_2.25+0x13670>
   27c30:	add	x2, sp, #0x40
   27c34:	mov	x1, x21
   27c38:	bl	80e0 <__xstat@plt>
   27c3c:	add	x21, x21, #0x5
   27c40:	cbz	w0, 27c80 <scols_init_debug@@SMARTCOLS_2.25+0x136ac>
   27c44:	mov	x0, x21
   27c48:	bl	79f0 <strdup@plt>
   27c4c:	mov	x19, x0
   27c50:	cbz	x0, 27dc8 <scols_init_debug@@SMARTCOLS_2.25+0x137f4>
   27c54:	mov	w20, #0x2f                  	// #47
   27c58:	mov	w22, #0x21                  	// #33
   27c5c:	b	27c90 <scols_init_debug@@SMARTCOLS_2.25+0x136bc>
   27c60:	adrp	x3, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27c64:	add	x3, x3, #0x928
   27c68:	mov	w2, #0x354                 	// #852
   27c6c:	adrp	x1, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27c70:	add	x1, x1, #0x878
   27c74:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27c78:	add	x0, x0, #0x888
   27c7c:	bl	8090 <__assert_fail@plt>
   27c80:	ldr	x20, [sp, #96]
   27c84:	mov	x19, #0x0                   	// #0
   27c88:	b	27ce4 <scols_init_debug@@SMARTCOLS_2.25+0x13710>
   27c8c:	strb	w22, [x0]
   27c90:	mov	w1, w20
   27c94:	mov	x0, x19
   27c98:	bl	7d30 <strchr@plt>
   27c9c:	cbnz	x0, 27c8c <scols_init_debug@@SMARTCOLS_2.25+0x136b8>
   27ca0:	cbz	x24, 27cbc <scols_init_debug@@SMARTCOLS_2.25+0x136e8>
   27ca4:	mov	x2, #0x3                   	// #3
   27ca8:	mov	x1, x21
   27cac:	adrp	x0, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27cb0:	add	x0, x0, #0x890
   27cb4:	bl	7850 <strncmp@plt>
   27cb8:	cbnz	w0, 27d0c <scols_init_debug@@SMARTCOLS_2.25+0x13738>
   27cbc:	mov	x4, x19
   27cc0:	mov	x3, x23
   27cc4:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27cc8:	add	x2, x2, #0x8b0
   27ccc:	mov	x1, #0x1000                	// #4096
   27cd0:	add	x0, sp, #0xc0
   27cd4:	bl	7650 <snprintf@plt>
   27cd8:	mov	x20, #0x0                   	// #0
   27cdc:	cmp	w0, #0xfff
   27ce0:	b.ls	27d84 <scols_init_debug@@SMARTCOLS_2.25+0x137b0>  // b.plast
   27ce4:	mov	x0, x19
   27ce8:	bl	7c20 <free@plt>
   27cec:	mov	x0, x20
   27cf0:	ldp	x19, x20, [sp, #16]
   27cf4:	ldp	x21, x22, [sp, #32]
   27cf8:	ldp	x23, x24, [sp, #48]
   27cfc:	ldp	x29, x30, [sp]
   27d00:	mov	x12, #0x10c0                	// #4288
   27d04:	add	sp, sp, x12
   27d08:	ret
   27d0c:	mov	x0, x24
   27d10:	bl	79f0 <strdup@plt>
   27d14:	mov	x20, x0
   27d18:	cbz	x0, 27dd0 <scols_init_debug@@SMARTCOLS_2.25+0x137fc>
   27d1c:	mov	w21, #0x2f                  	// #47
   27d20:	mov	w22, #0x21                  	// #33
   27d24:	mov	w1, w21
   27d28:	mov	x0, x20
   27d2c:	bl	7d30 <strchr@plt>
   27d30:	cbz	x0, 27d3c <scols_init_debug@@SMARTCOLS_2.25+0x13768>
   27d34:	strb	w22, [x0]
   27d38:	b	27d24 <scols_init_debug@@SMARTCOLS_2.25+0x13750>
   27d3c:	mov	x5, x19
   27d40:	mov	x4, x20
   27d44:	mov	x3, x23
   27d48:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27d4c:	add	x2, x2, #0x898
   27d50:	mov	x1, #0x1000                	// #4096
   27d54:	add	x0, sp, #0xc0
   27d58:	bl	7650 <snprintf@plt>
   27d5c:	mov	w21, w0
   27d60:	mov	x0, x20
   27d64:	bl	7c20 <free@plt>
   27d68:	mov	x20, #0x0                   	// #0
   27d6c:	cmp	w21, #0xfff
   27d70:	b.hi	27ce4 <scols_init_debug@@SMARTCOLS_2.25+0x13710>  // b.pmore
   27d74:	add	x0, sp, #0xc0
   27d78:	bl	26934 <scols_init_debug@@SMARTCOLS_2.25+0x12360>
   27d7c:	mov	x20, x0
   27d80:	b	27ce4 <scols_init_debug@@SMARTCOLS_2.25+0x13710>
   27d84:	add	x0, sp, #0xc0
   27d88:	bl	26934 <scols_init_debug@@SMARTCOLS_2.25+0x12360>
   27d8c:	mov	x20, x0
   27d90:	cbnz	x0, 27ce4 <scols_init_debug@@SMARTCOLS_2.25+0x13710>
   27d94:	mov	x4, x19
   27d98:	mov	x3, x23
   27d9c:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27da0:	add	x2, x2, #0x8c8
   27da4:	mov	x1, #0x1000                	// #4096
   27da8:	add	x0, sp, #0xc0
   27dac:	bl	7650 <snprintf@plt>
   27db0:	cmp	w0, #0xfff
   27db4:	b.hi	27ce4 <scols_init_debug@@SMARTCOLS_2.25+0x13710>  // b.pmore
   27db8:	add	x0, sp, #0xc0
   27dbc:	bl	26934 <scols_init_debug@@SMARTCOLS_2.25+0x12360>
   27dc0:	mov	x20, x0
   27dc4:	b	27ce4 <scols_init_debug@@SMARTCOLS_2.25+0x13710>
   27dc8:	mov	x20, #0x0                   	// #0
   27dcc:	b	27ce4 <scols_init_debug@@SMARTCOLS_2.25+0x13710>
   27dd0:	mov	x20, #0x0                   	// #0
   27dd4:	b	27ce4 <scols_init_debug@@SMARTCOLS_2.25+0x13710>
   27dd8:	stp	x29, x30, [sp, #-16]!
   27ddc:	mov	x29, sp
   27de0:	mov	x2, #0x0                   	// #0
   27de4:	mov	x1, x0
   27de8:	mov	x0, #0x0                   	// #0
   27dec:	bl	27be0 <scols_init_debug@@SMARTCOLS_2.25+0x1360c>
   27df0:	ldp	x29, x30, [sp], #16
   27df4:	ret
   27df8:	stp	x29, x30, [sp, #-16]!
   27dfc:	mov	x29, sp
   27e00:	bl	23ae8 <scols_init_debug@@SMARTCOLS_2.25+0xf514>
   27e04:	ldr	x0, [x0]
   27e08:	ldp	x29, x30, [sp], #16
   27e0c:	ret
   27e10:	mov	x12, #0x1060                	// #4192
   27e14:	sub	sp, sp, x12
   27e18:	stp	x29, x30, [sp]
   27e1c:	mov	x29, sp
   27e20:	stp	x19, x20, [sp, #16]
   27e24:	cbz	x0, 27fe8 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   27e28:	stp	x23, x24, [sp, #48]
   27e2c:	stp	x25, x26, [sp, #64]
   27e30:	mov	x19, x0
   27e34:	mov	x23, x1
   27e38:	mov	x24, x2
   27e3c:	mov	x25, x3
   27e40:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27e44:	add	x2, x2, #0x8e8
   27e48:	mov	w1, #0x0                   	// #0
   27e4c:	bl	24044 <scols_init_debug@@SMARTCOLS_2.25+0xfa70>
   27e50:	mov	w20, w0
   27e54:	cbnz	w0, 27ea0 <scols_init_debug@@SMARTCOLS_2.25+0x138cc>
   27e58:	mov	x3, #0x0                   	// #0
   27e5c:	mov	x2, #0xfff                 	// #4095
   27e60:	add	x1, sp, #0x60
   27e64:	mov	x0, x19
   27e68:	bl	24b74 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   27e6c:	tbnz	x0, #63, 27fd0 <scols_init_debug@@SMARTCOLS_2.25+0x139fc>
   27e70:	stp	x21, x22, [sp, #32]
   27e74:	add	x21, sp, #0x60
   27e78:	strb	wzr, [x21, x0]
   27e7c:	mov	x0, x21
   27e80:	bl	15f70 <scols_init_debug@@SMARTCOLS_2.25+0x199c>
   27e84:	mov	x0, x21
   27e88:	bl	15f70 <scols_init_debug@@SMARTCOLS_2.25+0x199c>
   27e8c:	mov	x21, x0
   27e90:	cbz	x0, 27fe0 <scols_init_debug@@SMARTCOLS_2.25+0x13a0c>
   27e94:	mov	w22, #0x21                  	// #33
   27e98:	mov	w26, #0x2f                  	// #47
   27e9c:	b	27f64 <scols_init_debug@@SMARTCOLS_2.25+0x13990>
   27ea0:	str	xzr, [sp, #88]
   27ea4:	adrp	x2, 2b000 <scols_init_debug@@SMARTCOLS_2.25+0x16a2c>
   27ea8:	add	x2, x2, #0x798
   27eac:	add	x1, sp, #0x58
   27eb0:	mov	x0, x19
   27eb4:	bl	24f28 <scols_init_debug@@SMARTCOLS_2.25+0x10954>
   27eb8:	ldr	x0, [sp, #88]
   27ebc:	str	x0, [sp, #96]
   27ec0:	cbz	x0, 27ef0 <scols_init_debug@@SMARTCOLS_2.25+0x1391c>
   27ec4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   27ec8:	add	x1, x1, #0x7c0
   27ecc:	add	x0, sp, #0x60
   27ed0:	bl	7b60 <strsep@plt>
   27ed4:	cbz	x0, 27ef0 <scols_init_debug@@SMARTCOLS_2.25+0x1391c>
   27ed8:	mov	x2, #0x4                   	// #4
   27edc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   27ee0:	add	x1, x1, #0xd78
   27ee4:	bl	7c80 <strncasecmp@plt>
   27ee8:	mov	w20, w0
   27eec:	cbz	w0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x13a2c>
   27ef0:	ldr	x0, [sp, #88]
   27ef4:	bl	7c20 <free@plt>
   27ef8:	cbz	x23, 27f10 <scols_init_debug@@SMARTCOLS_2.25+0x1393c>
   27efc:	mov	x2, x24
   27f00:	mov	x1, x23
   27f04:	mov	x0, x19
   27f08:	bl	26e14 <scols_init_debug@@SMARTCOLS_2.25+0x12840>
   27f0c:	cbz	x0, 27ff0 <scols_init_debug@@SMARTCOLS_2.25+0x13a1c>
   27f10:	mov	w20, #0x0                   	// #0
   27f14:	cbz	x25, 2808c <scols_init_debug@@SMARTCOLS_2.25+0x13ab8>
   27f18:	mov	x0, x19
   27f1c:	bl	27df8 <scols_init_debug@@SMARTCOLS_2.25+0x13824>
   27f20:	str	x0, [x25]
   27f24:	ldp	x23, x24, [sp, #48]
   27f28:	ldp	x25, x26, [sp, #64]
   27f2c:	mov	w0, w20
   27f30:	ldp	x19, x20, [sp, #16]
   27f34:	ldp	x29, x30, [sp]
   27f38:	mov	x12, #0x1060                	// #4192
   27f3c:	add	sp, sp, x12
   27f40:	ret
   27f44:	sub	x22, x24, #0x1
   27f48:	mov	x2, x22
   27f4c:	mov	x1, x21
   27f50:	mov	x0, x23
   27f54:	bl	7fe0 <strncpy@plt>
   27f58:	strb	wzr, [x23, x22]
   27f5c:	b	28028 <scols_init_debug@@SMARTCOLS_2.25+0x13a54>
   27f60:	strb	w26, [x0]
   27f64:	mov	w1, w22
   27f68:	mov	x0, x21
   27f6c:	bl	7d30 <strchr@plt>
   27f70:	cbnz	x0, 27f60 <scols_init_debug@@SMARTCOLS_2.25+0x1398c>
   27f74:	cmp	x23, #0x0
   27f78:	ccmp	x24, #0x0, #0x4, ne  // ne = any
   27f7c:	b.ne	27fb0 <scols_init_debug@@SMARTCOLS_2.25+0x139dc>  // b.any
   27f80:	cbz	x25, 28098 <scols_init_debug@@SMARTCOLS_2.25+0x13ac4>
   27f84:	mov	x0, x19
   27f88:	bl	2398c <scols_init_debug@@SMARTCOLS_2.25+0xf3b8>
   27f8c:	mov	x2, #0x0                   	// #0
   27f90:	mov	x1, x21
   27f94:	bl	27be0 <scols_init_debug@@SMARTCOLS_2.25+0x1360c>
   27f98:	str	x0, [x25]
   27f9c:	cbz	x0, 27fcc <scols_init_debug@@SMARTCOLS_2.25+0x139f8>
   27fa0:	ldp	x21, x22, [sp, #32]
   27fa4:	ldp	x23, x24, [sp, #48]
   27fa8:	ldp	x25, x26, [sp, #64]
   27fac:	b	27f2c <scols_init_debug@@SMARTCOLS_2.25+0x13958>
   27fb0:	sub	x24, x24, #0x1
   27fb4:	mov	x2, x24
   27fb8:	mov	x1, x21
   27fbc:	mov	x0, x23
   27fc0:	bl	7fe0 <strncpy@plt>
   27fc4:	strb	wzr, [x23, x24]
   27fc8:	b	27f80 <scols_init_debug@@SMARTCOLS_2.25+0x139ac>
   27fcc:	ldp	x21, x22, [sp, #32]
   27fd0:	mov	w20, #0xffffffff            	// #-1
   27fd4:	ldp	x23, x24, [sp, #48]
   27fd8:	ldp	x25, x26, [sp, #64]
   27fdc:	b	27f2c <scols_init_debug@@SMARTCOLS_2.25+0x13958>
   27fe0:	ldp	x21, x22, [sp, #32]
   27fe4:	b	27fd0 <scols_init_debug@@SMARTCOLS_2.25+0x139fc>
   27fe8:	mov	w20, #0xffffffff            	// #-1
   27fec:	b	27f2c <scols_init_debug@@SMARTCOLS_2.25+0x13958>
   27ff0:	mov	w20, #0xffffffff            	// #-1
   27ff4:	ldp	x23, x24, [sp, #48]
   27ff8:	ldp	x25, x26, [sp, #64]
   27ffc:	b	27f2c <scols_init_debug@@SMARTCOLS_2.25+0x13958>
   28000:	stp	x21, x22, [sp, #32]
   28004:	ldr	x0, [sp, #88]
   28008:	bl	7c20 <free@plt>
   2800c:	mov	x0, x19
   28010:	bl	27228 <scols_init_debug@@SMARTCOLS_2.25+0x12c54>
   28014:	mov	x21, x0
   28018:	cbz	x0, 2805c <scols_init_debug@@SMARTCOLS_2.25+0x13a88>
   2801c:	cmp	x23, #0x0
   28020:	ccmp	x24, #0x0, #0x4, ne  // ne = any
   28024:	b.ne	27f44 <scols_init_debug@@SMARTCOLS_2.25+0x13970>  // b.any
   28028:	cbz	x25, 28064 <scols_init_debug@@SMARTCOLS_2.25+0x13a90>
   2802c:	mov	x0, x19
   28030:	bl	2398c <scols_init_debug@@SMARTCOLS_2.25+0xf3b8>
   28034:	mov	x2, #0x0                   	// #0
   28038:	mov	x1, x21
   2803c:	bl	27be0 <scols_init_debug@@SMARTCOLS_2.25+0x1360c>
   28040:	mov	x22, x0
   28044:	str	x0, [x25]
   28048:	mov	x0, x21
   2804c:	bl	7c20 <free@plt>
   28050:	cbnz	x22, 2807c <scols_init_debug@@SMARTCOLS_2.25+0x13aa8>
   28054:	ldp	x21, x22, [sp, #32]
   28058:	b	27ef8 <scols_init_debug@@SMARTCOLS_2.25+0x13924>
   2805c:	ldp	x21, x22, [sp, #32]
   28060:	b	27ef8 <scols_init_debug@@SMARTCOLS_2.25+0x13924>
   28064:	mov	x0, x21
   28068:	bl	7c20 <free@plt>
   2806c:	ldp	x21, x22, [sp, #32]
   28070:	ldp	x23, x24, [sp, #48]
   28074:	ldp	x25, x26, [sp, #64]
   28078:	b	27f2c <scols_init_debug@@SMARTCOLS_2.25+0x13958>
   2807c:	ldp	x21, x22, [sp, #32]
   28080:	ldp	x23, x24, [sp, #48]
   28084:	ldp	x25, x26, [sp, #64]
   28088:	b	27f2c <scols_init_debug@@SMARTCOLS_2.25+0x13958>
   2808c:	ldp	x23, x24, [sp, #48]
   28090:	ldp	x25, x26, [sp, #64]
   28094:	b	27f2c <scols_init_debug@@SMARTCOLS_2.25+0x13958>
   28098:	ldp	x21, x22, [sp, #32]
   2809c:	ldp	x23, x24, [sp, #48]
   280a0:	ldp	x25, x26, [sp, #64]
   280a4:	b	27f2c <scols_init_debug@@SMARTCOLS_2.25+0x13958>
   280a8:	stp	x29, x30, [sp, #-48]!
   280ac:	mov	x29, sp
   280b0:	stp	x19, x20, [sp, #16]
   280b4:	cbz	x0, 2810c <scols_init_debug@@SMARTCOLS_2.25+0x13b38>
   280b8:	stp	x21, x22, [sp, #32]
   280bc:	mov	x20, x1
   280c0:	mov	x21, x2
   280c4:	mov	x22, x3
   280c8:	mov	x2, #0x0                   	// #0
   280cc:	mov	x1, #0x0                   	// #0
   280d0:	bl	26d34 <scols_init_debug@@SMARTCOLS_2.25+0x12760>
   280d4:	mov	x19, x0
   280d8:	cbz	x0, 28114 <scols_init_debug@@SMARTCOLS_2.25+0x13b40>
   280dc:	mov	x3, x22
   280e0:	mov	x2, x21
   280e4:	mov	x1, x20
   280e8:	bl	27e10 <scols_init_debug@@SMARTCOLS_2.25+0x1383c>
   280ec:	mov	w20, w0
   280f0:	mov	x0, x19
   280f4:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   280f8:	ldp	x21, x22, [sp, #32]
   280fc:	mov	w0, w20
   28100:	ldp	x19, x20, [sp, #16]
   28104:	ldp	x29, x30, [sp], #48
   28108:	ret
   2810c:	mov	w20, #0xffffffea            	// #-22
   28110:	b	280fc <scols_init_debug@@SMARTCOLS_2.25+0x13b28>
   28114:	mov	w20, #0xfffffff4            	// #-12
   28118:	ldp	x21, x22, [sp, #32]
   2811c:	b	280fc <scols_init_debug@@SMARTCOLS_2.25+0x13b28>
   28120:	stp	x29, x30, [sp, #-48]!
   28124:	mov	x29, sp
   28128:	str	x19, [sp, #16]
   2812c:	mov	x19, x0
   28130:	add	x3, sp, #0x28
   28134:	mov	x2, #0x0                   	// #0
   28138:	mov	x1, #0x0                   	// #0
   2813c:	bl	280a8 <scols_init_debug@@SMARTCOLS_2.25+0x13ad4>
   28140:	cbnz	w0, 2815c <scols_init_debug@@SMARTCOLS_2.25+0x13b88>
   28144:	ldr	x0, [sp, #40]
   28148:	cmp	x0, x19
   2814c:	cset	w0, eq  // eq = none
   28150:	ldr	x19, [sp, #16]
   28154:	ldp	x29, x30, [sp], #48
   28158:	ret
   2815c:	mov	w0, #0xffffffff            	// #-1
   28160:	b	28150 <scols_init_debug@@SMARTCOLS_2.25+0x13b7c>
   28164:	stp	x29, x30, [sp, #-176]!
   28168:	mov	x29, sp
   2816c:	stp	x19, x20, [sp, #16]
   28170:	stp	x21, x22, [sp, #32]
   28174:	mov	x22, x0
   28178:	mov	x20, x1
   2817c:	mov	x21, x2
   28180:	bl	26e14 <scols_init_debug@@SMARTCOLS_2.25+0x12840>
   28184:	mov	x19, x0
   28188:	cbz	x0, 281ec <scols_init_debug@@SMARTCOLS_2.25+0x13c18>
   2818c:	bl	7380 <strlen@plt>
   28190:	add	x1, x0, #0x6
   28194:	cmp	x1, x21
   28198:	b.hi	28218 <scols_init_debug@@SMARTCOLS_2.25+0x13c44>  // b.pmore
   2819c:	add	x2, x0, #0x1
   281a0:	mov	x1, x19
   281a4:	add	x0, x20, #0x5
   281a8:	bl	72e0 <memmove@plt>
   281ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x15a2c>
   281b0:	add	x1, x1, #0x778
   281b4:	ldr	w0, [x1]
   281b8:	str	w0, [x20]
   281bc:	ldrb	w0, [x1, #4]
   281c0:	strb	w0, [x20, #4]
   281c4:	add	x2, sp, #0x30
   281c8:	mov	x1, x20
   281cc:	mov	w0, #0x0                   	// #0
   281d0:	bl	80e0 <__xstat@plt>
   281d4:	mov	x19, #0x0                   	// #0
   281d8:	cbnz	w0, 281ec <scols_init_debug@@SMARTCOLS_2.25+0x13c18>
   281dc:	ldr	w0, [sp, #64]
   281e0:	and	w0, w0, #0xf000
   281e4:	cmp	w0, #0x6, lsl #12
   281e8:	b.eq	28200 <scols_init_debug@@SMARTCOLS_2.25+0x13c2c>  // b.none
   281ec:	mov	x0, x19
   281f0:	ldp	x19, x20, [sp, #16]
   281f4:	ldp	x21, x22, [sp, #32]
   281f8:	ldp	x29, x30, [sp], #176
   281fc:	ret
   28200:	ldr	x19, [sp, #80]
   28204:	mov	x0, x22
   28208:	bl	27df8 <scols_init_debug@@SMARTCOLS_2.25+0x13824>
   2820c:	cmp	x19, x0
   28210:	csel	x19, x20, xzr, eq  // eq = none
   28214:	b	281ec <scols_init_debug@@SMARTCOLS_2.25+0x13c18>
   28218:	mov	x19, #0x0                   	// #0
   2821c:	b	281ec <scols_init_debug@@SMARTCOLS_2.25+0x13c18>
   28220:	stp	x29, x30, [sp, #-48]!
   28224:	mov	x29, sp
   28228:	stp	x19, x20, [sp, #16]
   2822c:	str	x21, [sp, #32]
   28230:	mov	x20, x1
   28234:	mov	x21, x2
   28238:	mov	x2, #0x0                   	// #0
   2823c:	mov	x1, #0x0                   	// #0
   28240:	bl	26d34 <scols_init_debug@@SMARTCOLS_2.25+0x12760>
   28244:	mov	x19, x0
   28248:	cbz	x0, 28278 <scols_init_debug@@SMARTCOLS_2.25+0x13ca4>
   2824c:	mov	x2, x21
   28250:	mov	x1, x20
   28254:	bl	28164 <scols_init_debug@@SMARTCOLS_2.25+0x13b90>
   28258:	mov	x20, x0
   2825c:	mov	x0, x19
   28260:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   28264:	mov	x0, x20
   28268:	ldp	x19, x20, [sp, #16]
   2826c:	ldr	x21, [sp, #32]
   28270:	ldp	x29, x30, [sp], #48
   28274:	ret
   28278:	mov	x20, x0
   2827c:	b	28264 <scols_init_debug@@SMARTCOLS_2.25+0x13c90>
   28280:	stp	x29, x30, [sp, #-48]!
   28284:	mov	x29, sp
   28288:	stp	x19, x20, [sp, #16]
   2828c:	str	x21, [sp, #32]
   28290:	mov	x20, x1
   28294:	mov	x21, x2
   28298:	mov	x2, #0x0                   	// #0
   2829c:	mov	x1, #0x0                   	// #0
   282a0:	bl	26d34 <scols_init_debug@@SMARTCOLS_2.25+0x12760>
   282a4:	mov	x19, x0
   282a8:	cbz	x0, 282d8 <scols_init_debug@@SMARTCOLS_2.25+0x13d04>
   282ac:	mov	x2, x21
   282b0:	mov	x1, x20
   282b4:	bl	26e14 <scols_init_debug@@SMARTCOLS_2.25+0x12840>
   282b8:	mov	x20, x0
   282bc:	mov	x0, x19
   282c0:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   282c4:	mov	x0, x20
   282c8:	ldp	x19, x20, [sp, #16]
   282cc:	ldr	x21, [sp, #32]
   282d0:	ldp	x29, x30, [sp], #48
   282d4:	ret
   282d8:	mov	x20, x0
   282dc:	b	282c4 <scols_init_debug@@SMARTCOLS_2.25+0x13cf0>
   282e0:	mov	x12, #0x1030                	// #4144
   282e4:	sub	sp, sp, x12
   282e8:	stp	x29, x30, [sp]
   282ec:	mov	x29, sp
   282f0:	stp	x19, x20, [sp, #16]
   282f4:	mov	x2, #0x0                   	// #0
   282f8:	mov	x1, #0x0                   	// #0
   282fc:	bl	26d34 <scols_init_debug@@SMARTCOLS_2.25+0x12760>
   28300:	mov	w20, #0x0                   	// #0
   28304:	cbz	x0, 28330 <scols_init_debug@@SMARTCOLS_2.25+0x13d5c>
   28308:	mov	x19, x0
   2830c:	mov	x2, #0x1001                	// #4097
   28310:	add	x1, sp, #0x28
   28314:	bl	26e14 <scols_init_debug@@SMARTCOLS_2.25+0x12840>
   28318:	mov	x1, x0
   2831c:	mov	x0, x19
   28320:	bl	27010 <scols_init_debug@@SMARTCOLS_2.25+0x12a3c>
   28324:	mov	w20, w0
   28328:	mov	x0, x19
   2832c:	bl	23ccc <scols_init_debug@@SMARTCOLS_2.25+0xf6f8>
   28330:	mov	w0, w20
   28334:	ldp	x19, x20, [sp, #16]
   28338:	ldp	x29, x30, [sp]
   2833c:	mov	x12, #0x1030                	// #4144
   28340:	add	sp, sp, x12
   28344:	ret
   28348:	adrp	x2, 45000 <scols_init_debug@@SMARTCOLS_2.25+0x30a2c>
   2834c:	mov	x1, #0x0                   	// #0
   28350:	ldr	x2, [x2, #2016]
   28354:	b	7590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000028358 <.fini>:
   28358:	stp	x29, x30, [sp, #-16]!
   2835c:	mov	x29, sp
   28360:	ldp	x29, x30, [sp], #16
   28364:	ret
