{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621683074885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621683074885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 17:01:14 2021 " "Processing started: Sat May 22 17:01:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621683074885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683074885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_Proc -c IITB_Proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_Proc -c IITB_Proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683074885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621683075569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621683075569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IITB_Proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IITB_Proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_PROC-behave " "Found design unit 1: IITB_PROC-behave" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082551 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_PROC " "Found entity 1: IITB_PROC" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "full_adder.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/full_adder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082552 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LHI_Format.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LHI_Format.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LHI_Format-Arch " "Found design unit 1: LHI_Format-Arch" {  } { { "LHI_Format.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/LHI_Format.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082553 ""} { "Info" "ISGN_ENTITY_NAME" "1 LHI_Format " "Found entity 1: LHI_Format" {  } { { "LHI_Format.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/LHI_Format.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-Arch " "Found design unit 1: Register_File-Arch" {  } { { "Register_File.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/Register_File.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/Register_File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_bit_sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_bit_sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_bit_sign_extender-Arch " "Found design unit 1: seven_bit_sign_extender-Arch" {  } { { "seven_bit_sign_extender.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/seven_bit_sign_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082554 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_bit_sign_extender " "Found entity 1: seven_bit_sign_extender" {  } { { "seven_bit_sign_extender.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/seven_bit_sign_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_adder-struct " "Found design unit 1: sixteen_bit_adder-struct" {  } { { "sixteen_bit_adder.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/sixteen_bit_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082556 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/sixteen_bit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten_bit_sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ten_bit_sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ten_bit_sign_extender-Arch " "Found design unit 1: ten_bit_sign_extender-Arch" {  } { { "ten_bit_sign_extender.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ten_bit_sign_extender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082556 ""} { "Info" "ISGN_ENTITY_NAME" "1 ten_bit_sign_extender " "Found entity 1: ten_bit_sign_extender" {  } { { "ten_bit_sign_extender.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ten_bit_sign_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_nand-Arch " "Found design unit 1: sixteen_bit_nand-Arch" {  } { { "sixteen_bit_nand.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/sixteen_bit_nand.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082557 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_nand " "Found entity 1: sixteen_bit_nand" {  } { { "sixteen_bit_nand.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/sixteen_bit_nand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arch " "Found design unit 1: memory-arch" {  } { { "memory.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082558 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_xor-Arch " "Found design unit 1: sixteen_bit_xor-Arch" {  } { { "sixteen_bit_xor.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/sixteen_bit_xor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082558 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_xor " "Found entity 1: sixteen_bit_xor" {  } { { "sixteen_bit_xor.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/sixteen_bit_xor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Found design unit 1: ALU-arch" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082559 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-road " "Found design unit 1: testbench-road" {  } { { "testbench.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082560 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621683082560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_Proc " "Elaborating entity \"IITB_Proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621683082626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1 IITB_Proc.vhd(83) " "VHDL Process Statement warning at IITB_Proc.vhd(83): signal \"t1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 IITB_Proc.vhd(83) " "VHDL Process Statement warning at IITB_Proc.vhd(83): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 IITB_Proc.vhd(83) " "VHDL Process Statement warning at IITB_Proc.vhd(83): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t4 IITB_Proc.vhd(83) " "VHDL Process Statement warning at IITB_Proc.vhd(83): signal \"t4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir IITB_Proc.vhd(83) " "VHDL Process Statement warning at IITB_Proc.vhd(83): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code IITB_Proc.vhd(83) " "VHDL Process Statement warning at IITB_Proc.vhd(83): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero IITB_Proc.vhd(84) " "VHDL Process Statement warning at IITB_Proc.vhd(84): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry IITB_Proc.vhd(84) " "VHDL Process Statement warning at IITB_Proc.vhd(84): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc IITB_Proc.vhd(85) " "VHDL Process Statement warning at IITB_Proc.vhd(85): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data_out IITB_Proc.vhd(114) " "VHDL Process Statement warning at IITB_Proc.vhd(114): signal \"mem_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082649 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 IITB_Proc.vhd(150) " "VHDL Process Statement warning at IITB_Proc.vhd(150): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082650 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 IITB_Proc.vhd(151) " "VHDL Process Statement warning at IITB_Proc.vhd(151): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082650 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out IITB_Proc.vhd(172) " "VHDL Process Statement warning at IITB_Proc.vhd(172): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082650 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_out IITB_Proc.vhd(186) " "VHDL Process Statement warning at IITB_Proc.vhd(186): signal \"zero_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082650 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_out IITB_Proc.vhd(205) " "VHDL Process Statement warning at IITB_Proc.vhd(205): signal \"zero_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_out IITB_Proc.vhd(209) " "VHDL Process Statement warning at IITB_Proc.vhd(209): signal \"carry_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_out IITB_Proc.vhd(216) " "VHDL Process Statement warning at IITB_Proc.vhd(216): signal \"zero_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_out IITB_Proc.vhd(219) " "VHDL Process Statement warning at IITB_Proc.vhd(219): signal \"carry_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_out IITB_Proc.vhd(226) " "VHDL Process Statement warning at IITB_Proc.vhd(226): signal \"zero_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_out IITB_Proc.vhd(229) " "VHDL Process Statement warning at IITB_Proc.vhd(229): signal \"carry_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 IITB_Proc.vhd(243) " "VHDL Process Statement warning at IITB_Proc.vhd(243): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se10_out IITB_Proc.vhd(245) " "VHDL Process Statement warning at IITB_Proc.vhd(245): signal \"se10_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_out IITB_Proc.vhd(256) " "VHDL Process Statement warning at IITB_Proc.vhd(256): signal \"zero_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_out IITB_Proc.vhd(260) " "VHDL Process Statement warning at IITB_Proc.vhd(260): signal \"carry_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082651 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lhi_out IITB_Proc.vhd(275) " "VHDL Process Statement warning at IITB_Proc.vhd(275): signal \"lhi_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 IITB_Proc.vhd(295) " "VHDL Process Statement warning at IITB_Proc.vhd(295): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se10_out IITB_Proc.vhd(297) " "VHDL Process Statement warning at IITB_Proc.vhd(297): signal \"se10_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_out IITB_Proc.vhd(305) " "VHDL Process Statement warning at IITB_Proc.vhd(305): signal \"zero_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_out IITB_Proc.vhd(308) " "VHDL Process Statement warning at IITB_Proc.vhd(308): signal \"carry_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data_out IITB_Proc.vhd(311) " "VHDL Process Statement warning at IITB_Proc.vhd(311): signal \"mem_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 IITB_Proc.vhd(324) " "VHDL Process Statement warning at IITB_Proc.vhd(324): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 IITB_Proc.vhd(336) " "VHDL Process Statement warning at IITB_Proc.vhd(336): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data_out IITB_Proc.vhd(350) " "VHDL Process Statement warning at IITB_Proc.vhd(350): signal \"mem_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out IITB_Proc.vhd(362) " "VHDL Process Statement warning at IITB_Proc.vhd(362): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out IITB_Proc.vhd(371) " "VHDL Process Statement warning at IITB_Proc.vhd(371): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 IITB_Proc.vhd(390) " "VHDL Process Statement warning at IITB_Proc.vhd(390): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082652 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out IITB_Proc.vhd(401) " "VHDL Process Statement warning at IITB_Proc.vhd(401): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc IITB_Proc.vhd(407) " "VHDL Process Statement warning at IITB_Proc.vhd(407): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se10_out IITB_Proc.vhd(409) " "VHDL Process Statement warning at IITB_Proc.vhd(409): signal \"se10_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out IITB_Proc.vhd(411) " "VHDL Process Statement warning at IITB_Proc.vhd(411): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc IITB_Proc.vhd(420) " "VHDL Process Statement warning at IITB_Proc.vhd(420): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se7_out IITB_Proc.vhd(436) " "VHDL Process Statement warning at IITB_Proc.vhd(436): signal \"se7_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out IITB_Proc.vhd(438) " "VHDL Process Statement warning at IITB_Proc.vhd(438): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 IITB_Proc.vhd(448) " "VHDL Process Statement warning at IITB_Proc.vhd(448): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc IITB_Proc.vhd(457) " "VHDL Process Statement warning at IITB_Proc.vhd(457): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out IITB_Proc.vhd(460) " "VHDL Process Statement warning at IITB_Proc.vhd(460): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082653 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_wr IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"mem_wr\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_rd IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"mem_rd\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_wr IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"RF_wr\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_rst IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"RF_rst\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_address IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"mem_address\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A1 IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"RF_A1\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A2 IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"RF_A2\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_x IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"alu_x\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_y IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"alu_y\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D3 IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"RF_D3\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A3 IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"RF_A3\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "se10_in IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"se10_in\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lhi_in IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"lhi_in\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082657 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_data_in IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"mem_data_in\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082658 "|IITB_Proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "se7_in IITB_Proc.vhd(75) " "VHDL Process Statement warning at IITB_Proc.vhd(75): inferring latch(es) for signal or variable \"se7_in\", which holds its previous value in one or more paths through the process" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082658 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"se7_in\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"se7_in\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"se7_in\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[3\] IITB_Proc.vhd(75) " "Inferred latch for \"se7_in\[3\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[4\] IITB_Proc.vhd(75) " "Inferred latch for \"se7_in\[4\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[5\] IITB_Proc.vhd(75) " "Inferred latch for \"se7_in\[5\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[6\] IITB_Proc.vhd(75) " "Inferred latch for \"se7_in\[6\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[7\] IITB_Proc.vhd(75) " "Inferred latch for \"se7_in\[7\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[8\] IITB_Proc.vhd(75) " "Inferred latch for \"se7_in\[8\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[3\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[3\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[4\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[4\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[5\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[5\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[6\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[6\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082664 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[7\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[7\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[8\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[8\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[9\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[9\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[10\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[10\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[11\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[11\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[12\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[12\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[13\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[13\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[14\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[14\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[15\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_data_in\[15\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lhi_in\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"lhi_in\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lhi_in\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"lhi_in\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lhi_in\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"lhi_in\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lhi_in\[3\] IITB_Proc.vhd(75) " "Inferred latch for \"lhi_in\[3\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lhi_in\[4\] IITB_Proc.vhd(75) " "Inferred latch for \"lhi_in\[4\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lhi_in\[5\] IITB_Proc.vhd(75) " "Inferred latch for \"lhi_in\[5\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lhi_in\[6\] IITB_Proc.vhd(75) " "Inferred latch for \"lhi_in\[6\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lhi_in\[7\] IITB_Proc.vhd(75) " "Inferred latch for \"lhi_in\[7\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082665 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lhi_in\[8\] IITB_Proc.vhd(75) " "Inferred latch for \"lhi_in\[8\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"se10_in\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"se10_in\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"se10_in\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[3\] IITB_Proc.vhd(75) " "Inferred latch for \"se10_in\[3\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[4\] IITB_Proc.vhd(75) " "Inferred latch for \"se10_in\[4\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[5\] IITB_Proc.vhd(75) " "Inferred latch for \"se10_in\[5\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_A3\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_A3\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_A3\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[3\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[3\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[4\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[4\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082666 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[5\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[5\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[6\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[6\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[7\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[7\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[8\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[8\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[9\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[9\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[10\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[10\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[11\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[11\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[12\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[12\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[13\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[13\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[14\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[14\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[15\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_D3\[15\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_op\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_op\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082667 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[3\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[3\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[4\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[4\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[5\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[5\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[6\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[6\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[7\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[7\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[8\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[8\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[9\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[9\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[10\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[10\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[11\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[11\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[12\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[12\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[13\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[13\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[14\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[14\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[15\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_y\[15\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082668 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[3\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[3\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[4\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[4\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[5\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[5\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[6\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[6\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[7\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[7\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[8\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[8\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[9\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[9\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[10\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[10\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[11\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[11\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[12\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[12\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[13\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[13\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[14\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[14\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[15\] IITB_Proc.vhd(75) " "Inferred latch for \"alu_x\[15\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_A2\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_A2\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082669 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_A2\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_A1\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_A1\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"RF_A1\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[0\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[0\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[1\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[1\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[2\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[2\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[3\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[3\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[4\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[4\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[5\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[5\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[6\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[6\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[7\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[7\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[8\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[8\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[9\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[9\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[10\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[10\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[11\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[11\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[12\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[12\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[13\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[13\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[14\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[14\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082670 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[15\] IITB_Proc.vhd(75) " "Inferred latch for \"mem_address\[15\]\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082671 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rst IITB_Proc.vhd(75) " "Inferred latch for \"RF_rst\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082671 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_wr IITB_Proc.vhd(75) " "Inferred latch for \"RF_wr\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082671 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_rd IITB_Proc.vhd(75) " "Inferred latch for \"mem_rd\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082671 "|IITB_Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_wr IITB_Proc.vhd(75) " "Inferred latch for \"mem_wr\" at IITB_Proc.vhd(75)" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082671 "|IITB_Proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_bit_sign_extender seven_bit_sign_extender:SE_7 " "Elaborating entity \"seven_bit_sign_extender\" for hierarchy \"seven_bit_sign_extender:SE_7\"" {  } { { "IITB_Proc.vhd" "SE_7" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ten_bit_sign_extender ten_bit_sign_extender:SE_10 " "Elaborating entity \"ten_bit_sign_extender\" for hierarchy \"ten_bit_sign_extender:SE_10\"" {  } { { "IITB_Proc.vhd" "SE_10" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LHI_Format LHI_Format:LHI " "Elaborating entity \"LHI_Format\" for hierarchy \"LHI_Format:LHI\"" {  } { { "IITB_Proc.vhd" "LHI" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:RF " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:RF\"" {  } { { "IITB_Proc.vhd" "RF" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082938 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers Register_File.vhd(42) " "VHDL Process Statement warning at Register_File.vhd(42): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/Register_File.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082952 "|IITB_Proc|Register_File:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers Register_File.vhd(43) " "VHDL Process Statement warning at Register_File.vhd(43): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/Register_File.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082952 "|IITB_Proc|Register_File:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUnit\"" {  } { { "IITB_Proc.vhd" "ALUnit" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082954 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car3 ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"car3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621683082958 "|IITB_Proc|ALU:ALUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t4 ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"t4\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082958 "|IITB_Proc|ALU:ALUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_out ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"C_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082959 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_out ALU.vhd(44) " "Inferred latch for \"C_out\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082961 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[0\] ALU.vhd(44) " "Inferred latch for \"t4\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082961 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[1\] ALU.vhd(44) " "Inferred latch for \"t4\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082962 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[2\] ALU.vhd(44) " "Inferred latch for \"t4\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082962 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[3\] ALU.vhd(44) " "Inferred latch for \"t4\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082962 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[4\] ALU.vhd(44) " "Inferred latch for \"t4\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082962 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[5\] ALU.vhd(44) " "Inferred latch for \"t4\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082962 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[6\] ALU.vhd(44) " "Inferred latch for \"t4\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082962 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[7\] ALU.vhd(44) " "Inferred latch for \"t4\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082963 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[8\] ALU.vhd(44) " "Inferred latch for \"t4\[8\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082963 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[9\] ALU.vhd(44) " "Inferred latch for \"t4\[9\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082963 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[10\] ALU.vhd(44) " "Inferred latch for \"t4\[10\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082963 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[11\] ALU.vhd(44) " "Inferred latch for \"t4\[11\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082963 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[12\] ALU.vhd(44) " "Inferred latch for \"t4\[12\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082964 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[13\] ALU.vhd(44) " "Inferred latch for \"t4\[13\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082964 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[14\] ALU.vhd(44) " "Inferred latch for \"t4\[14\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082964 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t4\[15\] ALU.vhd(44) " "Inferred latch for \"t4\[15\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683082964 "|IITB_Proc|ALU:ALUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_adder ALU:ALUnit\|sixteen_bit_adder:op_1 " "Elaborating entity \"sixteen_bit_adder\" for hierarchy \"ALU:ALUnit\|sixteen_bit_adder:op_1\"" {  } { { "ALU.vhd" "op_1" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:ALUnit\|sixteen_bit_adder:op_1\|full_adder:Full_Add1 " "Elaborating entity \"full_adder\" for hierarchy \"ALU:ALUnit\|sixteen_bit_adder:op_1\|full_adder:Full_Add1\"" {  } { { "sixteen_bit_adder.vhd" "Full_Add1" { Text "/home/pushp/Project_226/CS226/My_Project/sixteen_bit_adder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_nand ALU:ALUnit\|sixteen_bit_nand:op_2 " "Elaborating entity \"sixteen_bit_nand\" for hierarchy \"ALU:ALUnit\|sixteen_bit_nand:op_2\"" {  } { { "ALU.vhd" "op_2" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_xor ALU:ALUnit\|sixteen_bit_xor:op_3 " "Elaborating entity \"sixteen_bit_xor\" for hierarchy \"ALU:ALUnit\|sixteen_bit_xor:op_3\"" {  } { { "ALU.vhd" "op_3" { Text "/home/pushp/Project_226/CS226/My_Project/ALU.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:MEM " "Elaborating entity \"memory\" for hierarchy \"memory:MEM\"" {  } { { "IITB_Proc.vhd" "MEM" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683082988 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D_out memory.vhd(26) " "VHDL Process Statement warning at memory.vhd(26): inferring latch(es) for signal or variable \"D_out\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/memory.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621683082988 "|IITB_Proc|memory:MEM"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:MEM\|mem_reg " "RAM logic \"memory:MEM\|mem_reg\" is uninferred due to asynchronous read logic" {  } { { "memory.vhd" "mem_reg" { Text "/home/pushp/Project_226/CS226/My_Project/memory.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1621683083999 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621683083999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "233 " "233 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621683084560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621683085022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621683085022 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621683085665 "|IITB_PROC|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "IITB_Proc.vhd" "" { Text "/home/pushp/Project_226/CS226/My_Project/IITB_Proc.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621683085665 "|IITB_PROC|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621683085665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621683085686 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621683085686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621683085686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621683085716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 17:01:25 2021 " "Processing ended: Sat May 22 17:01:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621683085716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621683085716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621683085716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621683085716 ""}
