0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.srcs/sim_1/new/my_counter_tb.v,1680724932,verilog,,,,my_counter_tb,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.srcs/sources_1/new/clk_divider.v,1681154746,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.srcs/sources_1/new/my_counter.v,,clk_divider,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.srcs/sources_1/new/my_counter.v,1681154949,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_0/lab_0.srcs/sim_1/new/my_counter_tb.v,,my_counter,,,,,,,,
