$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module parameter_pkg $end
  $var wire 32 _, ADDR_WIDTH [31:0] $end
  $var wire 32 _, DATA_WIDTH [31:0] $end
  $var wire 32 c, NUM_ROB_ENTRY [31:0] $end
  $var wire 32 _, REG_WIDTH [31:0] $end
  $var wire 32 _, ARCH_REGS [31:0] $end
  $var wire 32 c, NUM_RS_ENTRIES [31:0] $end
  $var wire 32 `, PHY_REGS [31:0] $end
  $var wire 32 c, QUEUE [31:0] $end
  $var wire 32 a, PHY_WIDTH [31:0] $end
  $var wire 32 b, ROB_WIDTH [31:0] $end
  $var wire 32 b, RS_WIDTH [31:0] $end
 $upscope $end
 $scope module IssueExecution_tb $end
  $var wire 1 6, clk $end
  $var wire 1 7, rst $end
  $var wire 32 ^, start_addr [31:0] $end
  $var wire 8 8, n_cycles [7:0] $end
  $scope module dut_cpu $end
   $var wire 32 _, ADDR_WIDTH [31:0] $end
   $var wire 32 _, DATA_WIDTH [31:0] $end
   $var wire 32 _, REG_WIDTH [31:0] $end
   $var wire 32 `, PHY_REGS [31:0] $end
   $var wire 32 a, PHY_WIDTH [31:0] $end
   $var wire 32 b, ROB_WIDTH [31:0] $end
   $var wire 32 c, NUM_RS_ENTRIES [31:0] $end
   $var wire 1 6, clk $end
   $var wire 1 7, rst $end
   $var wire 32 d, start_addr [31:0] $end
   $var wire 32 c instruction_addr_0 [31:0] $end
   $var wire 32 d instruction_addr_1 [31:0] $end
   $var wire 32 e instruction_0 [31:0] $end
   $var wire 32 f instruction_1 [31:0] $end
   $var wire 2 ~" instruction_valid [1:0] $end
   $var wire 6 e, rd_phy_old_0 [5:0] $end
   $var wire 6 f, rd_phy_old_1 [5:0] $end
   $var wire 5 ' rs1_arch_0 [4:0] $end
   $var wire 5 ( rs2_arch_0 [4:0] $end
   $var wire 5 9, rd_arch_0 [4:0] $end
   $var wire 6 ; rs1_phy_0 [5:0] $end
   $var wire 6 < rs2_phy_0 [5:0] $end
   $var wire 6 = rd_phy_0 [5:0] $end
   $var wire 6 > rd_phy_new_0 [5:0] $end
   $var wire 5 1 rs1_arch_1 [4:0] $end
   $var wire 5 2 rs2_arch_1 [4:0] $end
   $var wire 5 :, rd_arch_1 [4:0] $end
   $var wire 6 ? rd_phy_new_1 [5:0] $end
   $var wire 6 @ rs1_phy_1 [5:0] $end
   $var wire 6 A rs2_phy_1 [5:0] $end
   $var wire 6 B rd_phy_1 [5:0] $end
   $var wire 2 ~" instr_valid [1:0] $end
   $var wire 2 ;, free_list_valid [1:0] $end
   $var wire 2 ~" dispatch_valid [1:0] $end
   $scope module dispatch_rob_0 $end
    $var wire 5 <, rd_arch [4:0] $end
    $var wire 6 =, rd_phy_old [5:0] $end
    $var wire 6 >, rd_phy_new [5:0] $end
    $var wire 7 ?, opcode [6:0] $end
    $var wire 32 @, pred_target [31:0] $end
    $var wire 1 A, pred_taken $end
    $var wire 32 B, actual_target [31:0] $end
    $var wire 1 C, actual_taken $end
   $upscope $end
   $scope module dispatch_rob_1 $end
    $var wire 5 D, rd_arch [4:0] $end
    $var wire 6 E, rd_phy_old [5:0] $end
    $var wire 6 F, rd_phy_new [5:0] $end
    $var wire 7 G, opcode [6:0] $end
    $var wire 32 H, pred_target [31:0] $end
    $var wire 1 I, pred_taken $end
    $var wire 32 J, actual_target [31:0] $end
    $var wire 1 K, actual_taken $end
   $upscope $end
   $var wire 4 !# rob_id_0 [3:0] $end
   $var wire 4 "# rob_id_1 [3:0] $end
   $var wire 2 L, busy_valid [1:0] $end
   $var wire 64 M, rd_phy_busy_0 [63:0] $end
   $var wire 64 O, rd_phy_busy_1 [63:0] $end
   $scope module rename_instruction_0 $end
    $var wire 32 ## instruction_addr [31:0] $end
    $var wire 7 $# opcode [6:0] $end
    $var wire 7 %# funct7 [6:0] $end
    $var wire 3 &# funct3 [2:0] $end
    $var wire 6 '# rs1_addr [5:0] $end
    $var wire 6 (# rs2_addr [5:0] $end
    $var wire 6 )# rd_addr [5:0] $end
    $var wire 12 *# immediate [11:0] $end
   $upscope $end
   $scope module rename_instruction_1 $end
    $var wire 32 +# instruction_addr [31:0] $end
    $var wire 7 ,# opcode [6:0] $end
    $var wire 7 -# funct7 [6:0] $end
    $var wire 3 .# funct3 [2:0] $end
    $var wire 6 /# rs1_addr [5:0] $end
    $var wire 6 0# rs2_addr [5:0] $end
    $var wire 6 1# rd_addr [5:0] $end
    $var wire 12 2# immediate [11:0] $end
   $upscope $end
   $var wire 2 g rename_valid [1:0] $end
   $var wire 4 3# rename_rob_id_0 [3:0] $end
   $var wire 4 4# rename_rob_id_1 [3:0] $end
   $scope module issue_instruction_alu $end
    $var wire 32 5# addr [31:0] $end
    $var wire 5 6# rob_id [4:0] $end
    $var wire 5 7# funct7 [4:0] $end
    $var wire 5 8# funct3 [4:0] $end
    $var wire 6 9# rs1_phy [5:0] $end
    $var wire 6 :# rs2_phy [5:0] $end
    $var wire 6 ;# rd_phy [5:0] $end
    $var wire 5 <# immediate [4:0] $end
    $var wire 7 =# opcode [6:0] $end
    $var wire 1 ># valid $end
    $var wire 5 ?# age [4:0] $end
   $upscope $end
   $scope module issue_instruction_ls $end
    $var wire 32 @# addr [31:0] $end
    $var wire 5 A# rob_id [4:0] $end
    $var wire 5 B# funct7 [4:0] $end
    $var wire 5 C# funct3 [4:0] $end
    $var wire 6 D# rs1_phy [5:0] $end
    $var wire 6 E# rs2_phy [5:0] $end
    $var wire 6 F# rd_phy [5:0] $end
    $var wire 5 G# immediate [4:0] $end
    $var wire 7 H# opcode [6:0] $end
    $var wire 1 I# valid $end
    $var wire 5 J# age [4:0] $end
   $upscope $end
   $scope module issue_instruction_branch $end
    $var wire 32 K# addr [31:0] $end
    $var wire 5 L# rob_id [4:0] $end
    $var wire 5 M# funct7 [4:0] $end
    $var wire 5 N# funct3 [4:0] $end
    $var wire 6 O# rs1_phy [5:0] $end
    $var wire 6 P# rs2_phy [5:0] $end
    $var wire 6 Q# rd_phy [5:0] $end
    $var wire 5 R# immediate [4:0] $end
    $var wire 7 S# opcode [6:0] $end
    $var wire 1 T# valid $end
    $var wire 5 U# age [4:0] $end
   $upscope $end
   $var wire 1 V# issue_alu_valid $end
   $var wire 1 W# issue_ls_valid $end
   $var wire 1 X# issue_branch_valid $end
   $var wire 32 g, instruction_addr_exec [31:0] $end
   $var wire 32 h, instruction_exec [31:0] $end
   $var wire 1 i, issue_alu_en_exec $end
   $var wire 1 j, issue_ls_en_exec $end
   $var wire 1 k, issue_branch_en_exec $end
   $scope module issue_instruction_alu_exec $end
    $var wire 32 l, addr [31:0] $end
    $var wire 5 m, rob_id [4:0] $end
    $var wire 5 n, funct7 [4:0] $end
    $var wire 5 o, funct3 [4:0] $end
    $var wire 6 p, rs1_phy [5:0] $end
    $var wire 6 q, rs2_phy [5:0] $end
    $var wire 6 r, rd_phy [5:0] $end
    $var wire 5 s, immediate [4:0] $end
    $var wire 7 t, opcode [6:0] $end
    $var wire 1 u, valid $end
    $var wire 5 v, age [4:0] $end
   $upscope $end
   $scope module issue_instruction_ls_exec $end
    $var wire 32 w, addr [31:0] $end
    $var wire 5 x, rob_id [4:0] $end
    $var wire 5 y, funct7 [4:0] $end
    $var wire 5 z, funct3 [4:0] $end
    $var wire 6 {, rs1_phy [5:0] $end
    $var wire 6 |, rs2_phy [5:0] $end
    $var wire 6 }, rd_phy [5:0] $end
    $var wire 5 ~, immediate [4:0] $end
    $var wire 7 !- opcode [6:0] $end
    $var wire 1 "- valid $end
    $var wire 5 #- age [4:0] $end
   $upscope $end
   $scope module issue_instruction_branch_exec $end
    $var wire 32 $- addr [31:0] $end
    $var wire 5 %- rob_id [4:0] $end
    $var wire 5 &- funct7 [4:0] $end
    $var wire 5 '- funct3 [4:0] $end
    $var wire 6 (- rs1_phy [5:0] $end
    $var wire 6 )- rs2_phy [5:0] $end
    $var wire 6 *- rd_phy [5:0] $end
    $var wire 5 +- immediate [4:0] $end
    $var wire 7 ,- opcode [6:0] $end
    $var wire 1 -- valid $end
    $var wire 5 .- age [4:0] $end
   $upscope $end
   $var wire 1 /- issue_alu_valid_exec $end
   $var wire 1 0- issue_ls_valid_exec $end
   $var wire 1 1- issue_branch_valid_exec $end
   $var wire 6 9# rs1_phy_alu [5:0] $end
   $var wire 6 :# rs2_phy_alu [5:0] $end
   $var wire 32 ", rs1_data_alu [31:0] $end
   $var wire 32 Q, rs2_data_alu [31:0] $end
   $var wire 1 V# valid_alu $end
   $var wire 6 D# rs1_phy_ls [5:0] $end
   $var wire 6 E# rs2_phy_ls [5:0] $end
   $var wire 32 R, rs1_data_ls [31:0] $end
   $var wire 32 #, rs2_data_ls [31:0] $end
   $var wire 1 W# valid_ls $end
   $var wire 6 2- rs1_phy_branch [5:0] $end
   $var wire 6 3- rs2_phy_branch [5:0] $end
   $var wire 32 $, rs1_data_branch [31:0] $end
   $var wire 32 %, rs2_data_branch [31:0] $end
   $var wire 1 X# valid_branch $end
   $var wire 4 h alu_rob_id [3:0] $end
   $var wire 32 D! alu_output [31:0] $end
   $var wire 6 Y# rd_phy_alu [5:0] $end
   $var wire 1 Z# alu_valid $end
   $var wire 4 i ls_rob_id [3:0] $end
   $var wire 32 [# mem_read_en [31:0] $end
   $var wire 5 \# mem_funct3 [4:0] $end
   $var wire 32 &, raddr [31:0] $end
   $var wire 6 ]# rd_phy_ls [5:0] $end
   $var wire 32 j wdata [31:0] $end
   $var wire 32 k waddr [31:0] $end
   $var wire 1 l wdata_valid $end
   $var wire 1 m ls_valid $end
   $var wire 4 n branch_rob_id [3:0] $end
   $var wire 32 o jumpPC [31:0] $end
   $var wire 32 E! nextPC [31:0] $end
   $var wire 6 ^# rd_phy_branch [5:0] $end
   $var wire 1 p isJump_exe $end
   $var wire 64 Z" PRF_busy [63:0] $end
   $var wire 64 \" PRF_valid [63:0] $end
   $var wire 192 F! back_rat [191:0] $end
   $var wire 4 4- alu_rob_id_wb [3:0] $end
   $var wire 32 D! alu_output_wb [31:0] $end
   $var wire 6 _# rd_phy_alu_wb [5:0] $end
   $var wire 4 5- ls_rob_id_wb [3:0] $end
   $var wire 32 L! memory_output_wb [31:0] $end
   $var wire 32 j wdata_wb [31:0] $end
   $var wire 32 k waddr_wb [31:0] $end
   $var wire 6 `# rd_phy_ls_wb [5:0] $end
   $var wire 4 6- branch_rob_id_wb [3:0] $end
   $var wire 32 7- jumpPC_wb [31:0] $end
   $var wire 32 E! nextPC_wb [31:0] $end
   $var wire 6 a# rd_phy_branch_wb [5:0] $end
   $var wire 1 Z# wb_en_alu $end
   $var wire 1 b# wb_en_branch $end
   $var wire 2 S, wb_en_ls [1:0] $end
   $var wire 2 c# free_valid [1:0] $end
   $var wire 6 _# rd_phy_free_0 [5:0] $end
   $var wire 6 `# rd_phy_free_1 [5:0] $end
   $var wire 6 a# rd_phy_free_2 [5:0] $end
   $var wire 32 L! mem_rdata [31:0] $end
   $var wire 1 q mem_rdata_valid $end
   $var wire 1 M! mem_write_en $end
   $var wire 32 N! mem_waddr [31:0] $end
   $var wire 32 O! mem_wdata [31:0] $end
   $var wire 32 8- mem_addr [31:0] $end
   $var wire 5 d# rd_arch_commit [4:0] $end
   $var wire 6 9- rd_phy_commit [5:0] $end
   $var wire 1 e# retire_valid $end
   $var wire 4 h commit_alu_rob_id [3:0] $end
   $var wire 1 Z# commit_alu_valid $end
   $var wire 4 i commit_ls_rob_id [3:0] $end
   $var wire 1 r commit_ls_valid $end
   $var wire 4 n commit_branch_rob_id [3:0] $end
   $var wire 1 b# commit_branch_valid $end
   $var wire 1 f# store_valid $end
   $var wire 64 g# rd_phy_old_commit [63:0] $end
   $var wire 64 i# rd_phy_new_commit [63:0] $end
   $var wire 1 :- isJump $end
   $var wire 1 ;- jump_address $end
   $var wire 1 b# branch_valid $end
   $scope module Back_RAT_Unit $end
    $var wire 32 _, ARCH_REGS [31:0] $end
    $var wire 32 a, PHY_WIDTH [31:0] $end
    $var wire 1 6, clk $end
    $var wire 1 7, rst $end
    $var wire 1 <- flush $end
    $var wire 1 =- stall $end
    $var wire 5 d# rd_arch_commit [4:0] $end
    $var wire 5 k# rd_phy_new_commit [4:0] $end
    $var wire 1 e# retire_valid $end
    $var wire 192 F! back_rat [191:0] $end
    $var wire 6 P! BACK_RAT[0] [5:0] $end
    $var wire 6 Q! BACK_RAT[1] [5:0] $end
    $var wire 6 R! BACK_RAT[2] [5:0] $end
    $var wire 6 S! BACK_RAT[3] [5:0] $end
    $var wire 6 T! BACK_RAT[4] [5:0] $end
    $var wire 6 U! BACK_RAT[5] [5:0] $end
    $var wire 6 V! BACK_RAT[6] [5:0] $end
    $var wire 6 W! BACK_RAT[7] [5:0] $end
    $var wire 6 X! BACK_RAT[8] [5:0] $end
    $var wire 6 Y! BACK_RAT[9] [5:0] $end
    $var wire 6 Z! BACK_RAT[10] [5:0] $end
    $var wire 6 [! BACK_RAT[11] [5:0] $end
    $var wire 6 \! BACK_RAT[12] [5:0] $end
    $var wire 6 ]! BACK_RAT[13] [5:0] $end
    $var wire 6 ^! BACK_RAT[14] [5:0] $end
    $var wire 6 _! BACK_RAT[15] [5:0] $end
    $var wire 6 `! BACK_RAT[16] [5:0] $end
    $var wire 6 a! BACK_RAT[17] [5:0] $end
    $var wire 6 b! BACK_RAT[18] [5:0] $end
    $var wire 6 c! BACK_RAT[19] [5:0] $end
    $var wire 6 d! BACK_RAT[20] [5:0] $end
    $var wire 6 e! BACK_RAT[21] [5:0] $end
    $var wire 6 f! BACK_RAT[22] [5:0] $end
    $var wire 6 g! BACK_RAT[23] [5:0] $end
    $var wire 6 h! BACK_RAT[24] [5:0] $end
    $var wire 6 i! BACK_RAT[25] [5:0] $end
    $var wire 6 j! BACK_RAT[26] [5:0] $end
    $var wire 6 k! BACK_RAT[27] [5:0] $end
    $var wire 6 l! BACK_RAT[28] [5:0] $end
    $var wire 6 m! BACK_RAT[29] [5:0] $end
    $var wire 6 n! BACK_RAT[30] [5:0] $end
    $var wire 6 o! BACK_RAT[31] [5:0] $end
    $var wire 32 T, j [31:0] $end
    $var wire 32 9! mcd [31:0] $end
   $upscope $end
   $scope module Dispatch_Unit $end
    $var wire 32 c, NUM_RS_ENTRIES [31:0] $end
    $var wire 32 b, ROB_WIDTH [31:0] $end
    $var wire 32 `, PHY_REGS [31:0] $end
    $var wire 32 a, PHY_WIDTH [31:0] $end
    $var wire 1 6, clk $end
    $var wire 1 7, rst $end
    $var wire 64 \" PRF_valid [63:0] $end
    $var wire 2 g rename_valid [1:0] $end
    $scope module rename_instruction_0 $end
     $var wire 32 ## instruction_addr [31:0] $end
     $var wire 7 $# opcode [6:0] $end
     $var wire 7 %# funct7 [6:0] $end
     $var wire 3 &# funct3 [2:0] $end
     $var wire 6 '# rs1_addr [5:0] $end
     $var wire 6 (# rs2_addr [5:0] $end
     $var wire 6 )# rd_addr [5:0] $end
     $var wire 12 *# immediate [11:0] $end
    $upscope $end
    $var wire 4 3# rob_id_0 [3:0] $end
    $scope module rename_instruction_1 $end
     $var wire 32 +# instruction_addr [31:0] $end
     $var wire 7 ,# opcode [6:0] $end
     $var wire 7 -# funct7 [6:0] $end
     $var wire 3 .# funct3 [2:0] $end
     $var wire 6 /# rs1_addr [5:0] $end
     $var wire 6 0# rs2_addr [5:0] $end
     $var wire 6 1# rd_addr [5:0] $end
     $var wire 12 2# immediate [11:0] $end
    $upscope $end
    $var wire 4 4# rob_id_1 [3:0] $end
    $scope module issue_instruction_alu $end
     $var wire 32 5# addr [31:0] $end
     $var wire 5 6# rob_id [4:0] $end
     $var wire 5 7# funct7 [4:0] $end
     $var wire 5 8# funct3 [4:0] $end
     $var wire 6 9# rs1_phy [5:0] $end
     $var wire 6 :# rs2_phy [5:0] $end
     $var wire 6 ;# rd_phy [5:0] $end
     $var wire 5 <# immediate [4:0] $end
     $var wire 7 =# opcode [6:0] $end
     $var wire 1 ># valid $end
     $var wire 5 ?# age [4:0] $end
    $upscope $end
    $scope module issue_instruction_ls $end
     $var wire 32 @# addr [31:0] $end
     $var wire 5 A# rob_id [4:0] $end
     $var wire 5 B# funct7 [4:0] $end
     $var wire 5 C# funct3 [4:0] $end
     $var wire 6 D# rs1_phy [5:0] $end
     $var wire 6 E# rs2_phy [5:0] $end
     $var wire 6 F# rd_phy [5:0] $end
     $var wire 5 G# immediate [4:0] $end
     $var wire 7 H# opcode [6:0] $end
     $var wire 1 I# valid $end
     $var wire 5 J# age [4:0] $end
    $upscope $end
    $scope module issue_instruction_branch $end
     $var wire 32 K# addr [31:0] $end
     $var wire 5 L# rob_id [4:0] $end
     $var wire 5 M# funct7 [4:0] $end
     $var wire 5 N# funct3 [4:0] $end
     $var wire 6 O# rs1_phy [5:0] $end
     $var wire 6 P# rs2_phy [5:0] $end
     $var wire 6 Q# rd_phy [5:0] $end
     $var wire 5 R# immediate [4:0] $end
     $var wire 7 S# opcode [6:0] $end
     $var wire 1 T# valid $end
     $var wire 5 U# age [4:0] $end
    $upscope $end
    $var wire 1 V# issue_alu_valid $end
    $var wire 1 W# issue_ls_valid $end
    $var wire 1 X# issue_branch_valid $end
    $var wire 1 l# dispatch_alu_valid_0 $end
    $var wire 1 m# dispatch_ls_valid_0 $end
    $var wire 1 n# dispatch_branch_valid_0 $end
    $var wire 1 o# dispatch_alu_valid_1 $end
    $var wire 1 p# dispatch_ls_valid_1 $end
    $var wire 1 q# dispatch_branch_valid_1 $end
    $var wire 1 r# isALU_0 $end
    $var wire 1 s# isLoad_0 $end
    $var wire 1 t# isStore_0 $end
    $var wire 1 u# isBranch_0 $end
    $var wire 1 v# isALU_1 $end
    $var wire 1 w# isLoad_1 $end
    $var wire 1 x# isStore_1 $end
    $var wire 1 y# isBranch_1 $end
    $scope module RS_ALU $end
     $var wire 32 c, NUM_RS_ENTRIES [31:0] $end
     $var wire 32 b, ROB_WIDTH [31:0] $end
     $var wire 32 `, PHY_REGS [31:0] $end
     $var wire 32 d, TYPE [31:0] $end
     $var wire 1 6, clk $end
     $var wire 1 7, rst $end
     $var wire 64 \" PRF_valid [63:0] $end
     $scope module dispatch_instruction_0 $end
      $var wire 32 ## instruction_addr [31:0] $end
      $var wire 7 $# opcode [6:0] $end
      $var wire 7 %# funct7 [6:0] $end
      $var wire 3 &# funct3 [2:0] $end
      $var wire 6 '# rs1_addr [5:0] $end
      $var wire 6 (# rs2_addr [5:0] $end
      $var wire 6 )# rd_addr [5:0] $end
      $var wire 12 *# immediate [11:0] $end
     $upscope $end
     $var wire 4 3# rob_id_0 [3:0] $end
     $var wire 1 l# dispatch_valid_0 $end
     $scope module dispatch_instruction_1 $end
      $var wire 32 +# instruction_addr [31:0] $end
      $var wire 7 ,# opcode [6:0] $end
      $var wire 7 -# funct7 [6:0] $end
      $var wire 3 .# funct3 [2:0] $end
      $var wire 6 /# rs1_addr [5:0] $end
      $var wire 6 0# rs2_addr [5:0] $end
      $var wire 6 1# rd_addr [5:0] $end
      $var wire 12 2# immediate [11:0] $end
     $upscope $end
     $var wire 4 4# rob_id_1 [3:0] $end
     $var wire 1 o# dispatch_valid_1 $end
     $scope module issue_instruction $end
      $var wire 32 5# addr [31:0] $end
      $var wire 5 6# rob_id [4:0] $end
      $var wire 5 7# funct7 [4:0] $end
      $var wire 5 8# funct3 [4:0] $end
      $var wire 6 9# rs1_phy [5:0] $end
      $var wire 6 :# rs2_phy [5:0] $end
      $var wire 6 ;# rd_phy [5:0] $end
      $var wire 5 <# immediate [4:0] $end
      $var wire 7 =# opcode [6:0] $end
      $var wire 1 ># valid $end
      $var wire 5 ?# age [4:0] $end
     $upscope $end
     $var wire 1 V# issue_valid $end
     $scope module RS[0] $end
      $var wire 32 z# addr [31:0] $end
      $var wire 5 {# rob_id [4:0] $end
      $var wire 5 |# funct7 [4:0] $end
      $var wire 5 }# funct3 [4:0] $end
      $var wire 6 ~# rs1_phy [5:0] $end
      $var wire 6 !$ rs2_phy [5:0] $end
      $var wire 6 "$ rd_phy [5:0] $end
      $var wire 5 #$ immediate [4:0] $end
      $var wire 7 $$ opcode [6:0] $end
      $var wire 1 %$ valid $end
      $var wire 5 &$ age [4:0] $end
     $upscope $end
     $scope module RS[1] $end
      $var wire 32 '$ addr [31:0] $end
      $var wire 5 ($ rob_id [4:0] $end
      $var wire 5 )$ funct7 [4:0] $end
      $var wire 5 *$ funct3 [4:0] $end
      $var wire 6 +$ rs1_phy [5:0] $end
      $var wire 6 ,$ rs2_phy [5:0] $end
      $var wire 6 -$ rd_phy [5:0] $end
      $var wire 5 .$ immediate [4:0] $end
      $var wire 7 /$ opcode [6:0] $end
      $var wire 1 0$ valid $end
      $var wire 5 1$ age [4:0] $end
     $upscope $end
     $scope module RS[2] $end
      $var wire 32 2$ addr [31:0] $end
      $var wire 5 3$ rob_id [4:0] $end
      $var wire 5 4$ funct7 [4:0] $end
      $var wire 5 5$ funct3 [4:0] $end
      $var wire 6 6$ rs1_phy [5:0] $end
      $var wire 6 7$ rs2_phy [5:0] $end
      $var wire 6 8$ rd_phy [5:0] $end
      $var wire 5 9$ immediate [4:0] $end
      $var wire 7 :$ opcode [6:0] $end
      $var wire 1 ;$ valid $end
      $var wire 5 <$ age [4:0] $end
     $upscope $end
     $scope module RS[3] $end
      $var wire 32 =$ addr [31:0] $end
      $var wire 5 >$ rob_id [4:0] $end
      $var wire 5 ?$ funct7 [4:0] $end
      $var wire 5 @$ funct3 [4:0] $end
      $var wire 6 A$ rs1_phy [5:0] $end
      $var wire 6 B$ rs2_phy [5:0] $end
      $var wire 6 C$ rd_phy [5:0] $end
      $var wire 5 D$ immediate [4:0] $end
      $var wire 7 E$ opcode [6:0] $end
      $var wire 1 F$ valid $end
      $var wire 5 G$ age [4:0] $end
     $upscope $end
     $scope module RS[4] $end
      $var wire 32 H$ addr [31:0] $end
      $var wire 5 I$ rob_id [4:0] $end
      $var wire 5 J$ funct7 [4:0] $end
      $var wire 5 K$ funct3 [4:0] $end
      $var wire 6 L$ rs1_phy [5:0] $end
      $var wire 6 M$ rs2_phy [5:0] $end
      $var wire 6 N$ rd_phy [5:0] $end
      $var wire 5 O$ immediate [4:0] $end
      $var wire 7 P$ opcode [6:0] $end
      $var wire 1 Q$ valid $end
      $var wire 5 R$ age [4:0] $end
     $upscope $end
     $scope module RS[5] $end
      $var wire 32 S$ addr [31:0] $end
      $var wire 5 T$ rob_id [4:0] $end
      $var wire 5 U$ funct7 [4:0] $end
      $var wire 5 V$ funct3 [4:0] $end
      $var wire 6 W$ rs1_phy [5:0] $end
      $var wire 6 X$ rs2_phy [5:0] $end
      $var wire 6 Y$ rd_phy [5:0] $end
      $var wire 5 Z$ immediate [4:0] $end
      $var wire 7 [$ opcode [6:0] $end
      $var wire 1 \$ valid $end
      $var wire 5 ]$ age [4:0] $end
     $upscope $end
     $scope module RS[6] $end
      $var wire 32 ^$ addr [31:0] $end
      $var wire 5 _$ rob_id [4:0] $end
      $var wire 5 `$ funct7 [4:0] $end
      $var wire 5 a$ funct3 [4:0] $end
      $var wire 6 b$ rs1_phy [5:0] $end
      $var wire 6 c$ rs2_phy [5:0] $end
      $var wire 6 d$ rd_phy [5:0] $end
      $var wire 5 e$ immediate [4:0] $end
      $var wire 7 f$ opcode [6:0] $end
      $var wire 1 g$ valid $end
      $var wire 5 h$ age [4:0] $end
     $upscope $end
     $scope module RS[7] $end
      $var wire 32 i$ addr [31:0] $end
      $var wire 5 j$ rob_id [4:0] $end
      $var wire 5 k$ funct7 [4:0] $end
      $var wire 5 l$ funct3 [4:0] $end
      $var wire 6 m$ rs1_phy [5:0] $end
      $var wire 6 n$ rs2_phy [5:0] $end
      $var wire 6 o$ rd_phy [5:0] $end
      $var wire 5 p$ immediate [4:0] $end
      $var wire 7 q$ opcode [6:0] $end
      $var wire 1 r$ valid $end
      $var wire 5 s$ age [4:0] $end
     $upscope $end
     $scope module RS[8] $end
      $var wire 32 t$ addr [31:0] $end
      $var wire 5 u$ rob_id [4:0] $end
      $var wire 5 v$ funct7 [4:0] $end
      $var wire 5 w$ funct3 [4:0] $end
      $var wire 6 x$ rs1_phy [5:0] $end
      $var wire 6 y$ rs2_phy [5:0] $end
      $var wire 6 z$ rd_phy [5:0] $end
      $var wire 5 {$ immediate [4:0] $end
      $var wire 7 |$ opcode [6:0] $end
      $var wire 1 }$ valid $end
      $var wire 5 ~$ age [4:0] $end
     $upscope $end
     $scope module RS[9] $end
      $var wire 32 !% addr [31:0] $end
      $var wire 5 "% rob_id [4:0] $end
      $var wire 5 #% funct7 [4:0] $end
      $var wire 5 $% funct3 [4:0] $end
      $var wire 6 %% rs1_phy [5:0] $end
      $var wire 6 &% rs2_phy [5:0] $end
      $var wire 6 '% rd_phy [5:0] $end
      $var wire 5 (% immediate [4:0] $end
      $var wire 7 )% opcode [6:0] $end
      $var wire 1 *% valid $end
      $var wire 5 +% age [4:0] $end
     $upscope $end
     $scope module RS[10] $end
      $var wire 32 ,% addr [31:0] $end
      $var wire 5 -% rob_id [4:0] $end
      $var wire 5 .% funct7 [4:0] $end
      $var wire 5 /% funct3 [4:0] $end
      $var wire 6 0% rs1_phy [5:0] $end
      $var wire 6 1% rs2_phy [5:0] $end
      $var wire 6 2% rd_phy [5:0] $end
      $var wire 5 3% immediate [4:0] $end
      $var wire 7 4% opcode [6:0] $end
      $var wire 1 5% valid $end
      $var wire 5 6% age [4:0] $end
     $upscope $end
     $scope module RS[11] $end
      $var wire 32 7% addr [31:0] $end
      $var wire 5 8% rob_id [4:0] $end
      $var wire 5 9% funct7 [4:0] $end
      $var wire 5 :% funct3 [4:0] $end
      $var wire 6 ;% rs1_phy [5:0] $end
      $var wire 6 <% rs2_phy [5:0] $end
      $var wire 6 =% rd_phy [5:0] $end
      $var wire 5 >% immediate [4:0] $end
      $var wire 7 ?% opcode [6:0] $end
      $var wire 1 @% valid $end
      $var wire 5 A% age [4:0] $end
     $upscope $end
     $scope module RS[12] $end
      $var wire 32 B% addr [31:0] $end
      $var wire 5 C% rob_id [4:0] $end
      $var wire 5 D% funct7 [4:0] $end
      $var wire 5 E% funct3 [4:0] $end
      $var wire 6 F% rs1_phy [5:0] $end
      $var wire 6 G% rs2_phy [5:0] $end
      $var wire 6 H% rd_phy [5:0] $end
      $var wire 5 I% immediate [4:0] $end
      $var wire 7 J% opcode [6:0] $end
      $var wire 1 K% valid $end
      $var wire 5 L% age [4:0] $end
     $upscope $end
     $scope module RS[13] $end
      $var wire 32 M% addr [31:0] $end
      $var wire 5 N% rob_id [4:0] $end
      $var wire 5 O% funct7 [4:0] $end
      $var wire 5 P% funct3 [4:0] $end
      $var wire 6 Q% rs1_phy [5:0] $end
      $var wire 6 R% rs2_phy [5:0] $end
      $var wire 6 S% rd_phy [5:0] $end
      $var wire 5 T% immediate [4:0] $end
      $var wire 7 U% opcode [6:0] $end
      $var wire 1 V% valid $end
      $var wire 5 W% age [4:0] $end
     $upscope $end
     $scope module RS[14] $end
      $var wire 32 X% addr [31:0] $end
      $var wire 5 Y% rob_id [4:0] $end
      $var wire 5 Z% funct7 [4:0] $end
      $var wire 5 [% funct3 [4:0] $end
      $var wire 6 \% rs1_phy [5:0] $end
      $var wire 6 ]% rs2_phy [5:0] $end
      $var wire 6 ^% rd_phy [5:0] $end
      $var wire 5 _% immediate [4:0] $end
      $var wire 7 `% opcode [6:0] $end
      $var wire 1 a% valid $end
      $var wire 5 b% age [4:0] $end
     $upscope $end
     $scope module RS[15] $end
      $var wire 32 c% addr [31:0] $end
      $var wire 5 d% rob_id [4:0] $end
      $var wire 5 e% funct7 [4:0] $end
      $var wire 5 f% funct3 [4:0] $end
      $var wire 6 g% rs1_phy [5:0] $end
      $var wire 6 h% rs2_phy [5:0] $end
      $var wire 6 i% rd_phy [5:0] $end
      $var wire 5 j% immediate [4:0] $end
      $var wire 7 k% opcode [6:0] $end
      $var wire 1 l% valid $end
      $var wire 5 m% age [4:0] $end
     $upscope $end
     $var wire 4 >- head [3:0] $end
     $var wire 4 ?- tail [3:0] $end
     $var wire 4 s num_free [3:0] $end
     $var wire 5 n% global_age [4:0] $end
     $var wire 1 t issue_free_valid $end
     $var wire 4 u issue_free [3:0] $end
     $var wire 32 U, i [31:0] $end
     $var wire 4 o% free_slot_0 [3:0] $end
     $var wire 4 p% free_slot_1 [3:0] $end
     $var wire 5 ', best [4:0] $end
     $var wire 5 @- invalid_index [4:0] $end
     $var wire 32 :! mcd [31:0] $end
     $scope module free_slot_inst $end
      $var wire 32 c, NUM_RS_ENTRIES [31:0] $end
      $var wire 32 d, TYPE [31:0] $end
      $var wire 1 6, clk $end
      $var wire 1 7, rst $end
      $var wire 1 l# valid_0 $end
      $var wire 1 o# valid_1 $end
      $var wire 5 q% free_0 [4:0] $end
      $var wire 5 r% free_1 [4:0] $end
      $var wire 1 t issue_free_valid $end
      $var wire 5 v issue_free [4:0] $end
      $var wire 4 s% FREESLOT[0] [3:0] $end
      $var wire 4 t% FREESLOT[1] [3:0] $end
      $var wire 4 u% FREESLOT[2] [3:0] $end
      $var wire 4 v% FREESLOT[3] [3:0] $end
      $var wire 4 w% FREESLOT[4] [3:0] $end
      $var wire 4 x% FREESLOT[5] [3:0] $end
      $var wire 4 y% FREESLOT[6] [3:0] $end
      $var wire 4 z% FREESLOT[7] [3:0] $end
      $var wire 4 {% FREESLOT[8] [3:0] $end
      $var wire 4 |% FREESLOT[9] [3:0] $end
      $var wire 4 }% FREESLOT[10] [3:0] $end
      $var wire 4 ~% FREESLOT[11] [3:0] $end
      $var wire 4 !& FREESLOT[12] [3:0] $end
      $var wire 4 "& FREESLOT[13] [3:0] $end
      $var wire 4 #& FREESLOT[14] [3:0] $end
      $var wire 4 $& FREESLOT[15] [3:0] $end
      $var wire 4 %& head [3:0] $end
      $var wire 4 w tail [3:0] $end
      $var wire 5 x num_free [4:0] $end
      $scope module unnamedblk1 $end
       $var wire 32 y i [31:0] $end
      $upscope $end
     $upscope $end
     $scope module unnamedblk1 $end
      $var wire 32 A- i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module RS_BRU $end
     $var wire 32 c, NUM_RS_ENTRIES [31:0] $end
     $var wire 32 b, ROB_WIDTH [31:0] $end
     $var wire 32 `, PHY_REGS [31:0] $end
     $var wire 32 B- TYPE [31:0] $end
     $var wire 1 6, clk $end
     $var wire 1 7, rst $end
     $var wire 64 \" PRF_valid [63:0] $end
     $scope module dispatch_instruction_0 $end
      $var wire 32 ## instruction_addr [31:0] $end
      $var wire 7 $# opcode [6:0] $end
      $var wire 7 %# funct7 [6:0] $end
      $var wire 3 &# funct3 [2:0] $end
      $var wire 6 '# rs1_addr [5:0] $end
      $var wire 6 (# rs2_addr [5:0] $end
      $var wire 6 )# rd_addr [5:0] $end
      $var wire 12 *# immediate [11:0] $end
     $upscope $end
     $var wire 4 3# rob_id_0 [3:0] $end
     $var wire 1 n# dispatch_valid_0 $end
     $scope module dispatch_instruction_1 $end
      $var wire 32 +# instruction_addr [31:0] $end
      $var wire 7 ,# opcode [6:0] $end
      $var wire 7 -# funct7 [6:0] $end
      $var wire 3 .# funct3 [2:0] $end
      $var wire 6 /# rs1_addr [5:0] $end
      $var wire 6 0# rs2_addr [5:0] $end
      $var wire 6 1# rd_addr [5:0] $end
      $var wire 12 2# immediate [11:0] $end
     $upscope $end
     $var wire 4 4# rob_id_1 [3:0] $end
     $var wire 1 q# dispatch_valid_1 $end
     $scope module issue_instruction $end
      $var wire 32 K# addr [31:0] $end
      $var wire 5 L# rob_id [4:0] $end
      $var wire 5 M# funct7 [4:0] $end
      $var wire 5 N# funct3 [4:0] $end
      $var wire 6 O# rs1_phy [5:0] $end
      $var wire 6 P# rs2_phy [5:0] $end
      $var wire 6 Q# rd_phy [5:0] $end
      $var wire 5 R# immediate [4:0] $end
      $var wire 7 S# opcode [6:0] $end
      $var wire 1 T# valid $end
      $var wire 5 U# age [4:0] $end
     $upscope $end
     $var wire 1 X# issue_valid $end
     $scope module RS[0] $end
      $var wire 32 && addr [31:0] $end
      $var wire 5 '& rob_id [4:0] $end
      $var wire 5 (& funct7 [4:0] $end
      $var wire 5 )& funct3 [4:0] $end
      $var wire 6 *& rs1_phy [5:0] $end
      $var wire 6 +& rs2_phy [5:0] $end
      $var wire 6 ,& rd_phy [5:0] $end
      $var wire 5 -& immediate [4:0] $end
      $var wire 7 .& opcode [6:0] $end
      $var wire 1 /& valid $end
      $var wire 5 0& age [4:0] $end
     $upscope $end
     $scope module RS[1] $end
      $var wire 32 1& addr [31:0] $end
      $var wire 5 2& rob_id [4:0] $end
      $var wire 5 3& funct7 [4:0] $end
      $var wire 5 4& funct3 [4:0] $end
      $var wire 6 5& rs1_phy [5:0] $end
      $var wire 6 6& rs2_phy [5:0] $end
      $var wire 6 7& rd_phy [5:0] $end
      $var wire 5 8& immediate [4:0] $end
      $var wire 7 9& opcode [6:0] $end
      $var wire 1 :& valid $end
      $var wire 5 ;& age [4:0] $end
     $upscope $end
     $scope module RS[2] $end
      $var wire 32 <& addr [31:0] $end
      $var wire 5 =& rob_id [4:0] $end
      $var wire 5 >& funct7 [4:0] $end
      $var wire 5 ?& funct3 [4:0] $end
      $var wire 6 @& rs1_phy [5:0] $end
      $var wire 6 A& rs2_phy [5:0] $end
      $var wire 6 B& rd_phy [5:0] $end
      $var wire 5 C& immediate [4:0] $end
      $var wire 7 D& opcode [6:0] $end
      $var wire 1 E& valid $end
      $var wire 5 F& age [4:0] $end
     $upscope $end
     $scope module RS[3] $end
      $var wire 32 G& addr [31:0] $end
      $var wire 5 H& rob_id [4:0] $end
      $var wire 5 I& funct7 [4:0] $end
      $var wire 5 J& funct3 [4:0] $end
      $var wire 6 K& rs1_phy [5:0] $end
      $var wire 6 L& rs2_phy [5:0] $end
      $var wire 6 M& rd_phy [5:0] $end
      $var wire 5 N& immediate [4:0] $end
      $var wire 7 O& opcode [6:0] $end
      $var wire 1 P& valid $end
      $var wire 5 Q& age [4:0] $end
     $upscope $end
     $scope module RS[4] $end
      $var wire 32 R& addr [31:0] $end
      $var wire 5 S& rob_id [4:0] $end
      $var wire 5 T& funct7 [4:0] $end
      $var wire 5 U& funct3 [4:0] $end
      $var wire 6 V& rs1_phy [5:0] $end
      $var wire 6 W& rs2_phy [5:0] $end
      $var wire 6 X& rd_phy [5:0] $end
      $var wire 5 Y& immediate [4:0] $end
      $var wire 7 Z& opcode [6:0] $end
      $var wire 1 [& valid $end
      $var wire 5 \& age [4:0] $end
     $upscope $end
     $scope module RS[5] $end
      $var wire 32 ]& addr [31:0] $end
      $var wire 5 ^& rob_id [4:0] $end
      $var wire 5 _& funct7 [4:0] $end
      $var wire 5 `& funct3 [4:0] $end
      $var wire 6 a& rs1_phy [5:0] $end
      $var wire 6 b& rs2_phy [5:0] $end
      $var wire 6 c& rd_phy [5:0] $end
      $var wire 5 d& immediate [4:0] $end
      $var wire 7 e& opcode [6:0] $end
      $var wire 1 f& valid $end
      $var wire 5 g& age [4:0] $end
     $upscope $end
     $scope module RS[6] $end
      $var wire 32 h& addr [31:0] $end
      $var wire 5 i& rob_id [4:0] $end
      $var wire 5 j& funct7 [4:0] $end
      $var wire 5 k& funct3 [4:0] $end
      $var wire 6 l& rs1_phy [5:0] $end
      $var wire 6 m& rs2_phy [5:0] $end
      $var wire 6 n& rd_phy [5:0] $end
      $var wire 5 o& immediate [4:0] $end
      $var wire 7 p& opcode [6:0] $end
      $var wire 1 q& valid $end
      $var wire 5 r& age [4:0] $end
     $upscope $end
     $scope module RS[7] $end
      $var wire 32 s& addr [31:0] $end
      $var wire 5 t& rob_id [4:0] $end
      $var wire 5 u& funct7 [4:0] $end
      $var wire 5 v& funct3 [4:0] $end
      $var wire 6 w& rs1_phy [5:0] $end
      $var wire 6 x& rs2_phy [5:0] $end
      $var wire 6 y& rd_phy [5:0] $end
      $var wire 5 z& immediate [4:0] $end
      $var wire 7 {& opcode [6:0] $end
      $var wire 1 |& valid $end
      $var wire 5 }& age [4:0] $end
     $upscope $end
     $scope module RS[8] $end
      $var wire 32 ~& addr [31:0] $end
      $var wire 5 !' rob_id [4:0] $end
      $var wire 5 "' funct7 [4:0] $end
      $var wire 5 #' funct3 [4:0] $end
      $var wire 6 $' rs1_phy [5:0] $end
      $var wire 6 %' rs2_phy [5:0] $end
      $var wire 6 &' rd_phy [5:0] $end
      $var wire 5 '' immediate [4:0] $end
      $var wire 7 (' opcode [6:0] $end
      $var wire 1 )' valid $end
      $var wire 5 *' age [4:0] $end
     $upscope $end
     $scope module RS[9] $end
      $var wire 32 +' addr [31:0] $end
      $var wire 5 ,' rob_id [4:0] $end
      $var wire 5 -' funct7 [4:0] $end
      $var wire 5 .' funct3 [4:0] $end
      $var wire 6 /' rs1_phy [5:0] $end
      $var wire 6 0' rs2_phy [5:0] $end
      $var wire 6 1' rd_phy [5:0] $end
      $var wire 5 2' immediate [4:0] $end
      $var wire 7 3' opcode [6:0] $end
      $var wire 1 4' valid $end
      $var wire 5 5' age [4:0] $end
     $upscope $end
     $scope module RS[10] $end
      $var wire 32 6' addr [31:0] $end
      $var wire 5 7' rob_id [4:0] $end
      $var wire 5 8' funct7 [4:0] $end
      $var wire 5 9' funct3 [4:0] $end
      $var wire 6 :' rs1_phy [5:0] $end
      $var wire 6 ;' rs2_phy [5:0] $end
      $var wire 6 <' rd_phy [5:0] $end
      $var wire 5 =' immediate [4:0] $end
      $var wire 7 >' opcode [6:0] $end
      $var wire 1 ?' valid $end
      $var wire 5 @' age [4:0] $end
     $upscope $end
     $scope module RS[11] $end
      $var wire 32 A' addr [31:0] $end
      $var wire 5 B' rob_id [4:0] $end
      $var wire 5 C' funct7 [4:0] $end
      $var wire 5 D' funct3 [4:0] $end
      $var wire 6 E' rs1_phy [5:0] $end
      $var wire 6 F' rs2_phy [5:0] $end
      $var wire 6 G' rd_phy [5:0] $end
      $var wire 5 H' immediate [4:0] $end
      $var wire 7 I' opcode [6:0] $end
      $var wire 1 J' valid $end
      $var wire 5 K' age [4:0] $end
     $upscope $end
     $scope module RS[12] $end
      $var wire 32 L' addr [31:0] $end
      $var wire 5 M' rob_id [4:0] $end
      $var wire 5 N' funct7 [4:0] $end
      $var wire 5 O' funct3 [4:0] $end
      $var wire 6 P' rs1_phy [5:0] $end
      $var wire 6 Q' rs2_phy [5:0] $end
      $var wire 6 R' rd_phy [5:0] $end
      $var wire 5 S' immediate [4:0] $end
      $var wire 7 T' opcode [6:0] $end
      $var wire 1 U' valid $end
      $var wire 5 V' age [4:0] $end
     $upscope $end
     $scope module RS[13] $end
      $var wire 32 W' addr [31:0] $end
      $var wire 5 X' rob_id [4:0] $end
      $var wire 5 Y' funct7 [4:0] $end
      $var wire 5 Z' funct3 [4:0] $end
      $var wire 6 [' rs1_phy [5:0] $end
      $var wire 6 \' rs2_phy [5:0] $end
      $var wire 6 ]' rd_phy [5:0] $end
      $var wire 5 ^' immediate [4:0] $end
      $var wire 7 _' opcode [6:0] $end
      $var wire 1 `' valid $end
      $var wire 5 a' age [4:0] $end
     $upscope $end
     $scope module RS[14] $end
      $var wire 32 b' addr [31:0] $end
      $var wire 5 c' rob_id [4:0] $end
      $var wire 5 d' funct7 [4:0] $end
      $var wire 5 e' funct3 [4:0] $end
      $var wire 6 f' rs1_phy [5:0] $end
      $var wire 6 g' rs2_phy [5:0] $end
      $var wire 6 h' rd_phy [5:0] $end
      $var wire 5 i' immediate [4:0] $end
      $var wire 7 j' opcode [6:0] $end
      $var wire 1 k' valid $end
      $var wire 5 l' age [4:0] $end
     $upscope $end
     $scope module RS[15] $end
      $var wire 32 m' addr [31:0] $end
      $var wire 5 n' rob_id [4:0] $end
      $var wire 5 o' funct7 [4:0] $end
      $var wire 5 p' funct3 [4:0] $end
      $var wire 6 q' rs1_phy [5:0] $end
      $var wire 6 r' rs2_phy [5:0] $end
      $var wire 6 s' rd_phy [5:0] $end
      $var wire 5 t' immediate [4:0] $end
      $var wire 7 u' opcode [6:0] $end
      $var wire 1 v' valid $end
      $var wire 5 w' age [4:0] $end
     $upscope $end
     $var wire 4 C- head [3:0] $end
     $var wire 4 D- tail [3:0] $end
     $var wire 4 z num_free [3:0] $end
     $var wire 5 x' global_age [4:0] $end
     $var wire 1 { issue_free_valid $end
     $var wire 4 | issue_free [3:0] $end
     $var wire 32 V, i [31:0] $end
     $var wire 4 y' free_slot_0 [3:0] $end
     $var wire 4 z' free_slot_1 [3:0] $end
     $var wire 5 (, best [4:0] $end
     $var wire 5 @- invalid_index [4:0] $end
     $var wire 32 ;! mcd [31:0] $end
     $scope module free_slot_inst $end
      $var wire 32 c, NUM_RS_ENTRIES [31:0] $end
      $var wire 32 B- TYPE [31:0] $end
      $var wire 1 6, clk $end
      $var wire 1 7, rst $end
      $var wire 1 n# valid_0 $end
      $var wire 1 q# valid_1 $end
      $var wire 5 {' free_0 [4:0] $end
      $var wire 5 |' free_1 [4:0] $end
      $var wire 1 { issue_free_valid $end
      $var wire 5 } issue_free [4:0] $end
      $var wire 4 }' FREESLOT[0] [3:0] $end
      $var wire 4 ~' FREESLOT[1] [3:0] $end
      $var wire 4 !( FREESLOT[2] [3:0] $end
      $var wire 4 "( FREESLOT[3] [3:0] $end
      $var wire 4 #( FREESLOT[4] [3:0] $end
      $var wire 4 $( FREESLOT[5] [3:0] $end
      $var wire 4 %( FREESLOT[6] [3:0] $end
      $var wire 4 &( FREESLOT[7] [3:0] $end
      $var wire 4 '( FREESLOT[8] [3:0] $end
      $var wire 4 (( FREESLOT[9] [3:0] $end
      $var wire 4 )( FREESLOT[10] [3:0] $end
      $var wire 4 *( FREESLOT[11] [3:0] $end
      $var wire 4 +( FREESLOT[12] [3:0] $end
      $var wire 4 ,( FREESLOT[13] [3:0] $end
      $var wire 4 -( FREESLOT[14] [3:0] $end
      $var wire 4 .( FREESLOT[15] [3:0] $end
      $var wire 4 /( head [3:0] $end
      $var wire 4 ~ tail [3:0] $end
      $var wire 5 !! num_free [4:0] $end
      $scope module unnamedblk1 $end
       $var wire 32 "! i [31:0] $end
      $upscope $end
     $upscope $end
     $scope module unnamedblk1 $end
      $var wire 32 A- i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module RS_LSU $end
     $var wire 32 c, NUM_RS_ENTRIES [31:0] $end
     $var wire 32 b, ROB_WIDTH [31:0] $end
     $var wire 32 `, PHY_REGS [31:0] $end
     $var wire 32 E- TYPE [31:0] $end
     $var wire 1 6, clk $end
     $var wire 1 7, rst $end
     $var wire 64 \" PRF_valid [63:0] $end
     $scope module dispatch_instruction_0 $end
      $var wire 32 ## instruction_addr [31:0] $end
      $var wire 7 $# opcode [6:0] $end
      $var wire 7 %# funct7 [6:0] $end
      $var wire 3 &# funct3 [2:0] $end
      $var wire 6 '# rs1_addr [5:0] $end
      $var wire 6 (# rs2_addr [5:0] $end
      $var wire 6 )# rd_addr [5:0] $end
      $var wire 12 *# immediate [11:0] $end
     $upscope $end
     $var wire 4 3# rob_id_0 [3:0] $end
     $var wire 1 m# dispatch_valid_0 $end
     $scope module dispatch_instruction_1 $end
      $var wire 32 +# instruction_addr [31:0] $end
      $var wire 7 ,# opcode [6:0] $end
      $var wire 7 -# funct7 [6:0] $end
      $var wire 3 .# funct3 [2:0] $end
      $var wire 6 /# rs1_addr [5:0] $end
      $var wire 6 0# rs2_addr [5:0] $end
      $var wire 6 1# rd_addr [5:0] $end
      $var wire 12 2# immediate [11:0] $end
     $upscope $end
     $var wire 4 4# rob_id_1 [3:0] $end
     $var wire 1 p# dispatch_valid_1 $end
     $scope module issue_instruction $end
      $var wire 32 @# addr [31:0] $end
      $var wire 5 A# rob_id [4:0] $end
      $var wire 5 B# funct7 [4:0] $end
      $var wire 5 C# funct3 [4:0] $end
      $var wire 6 D# rs1_phy [5:0] $end
      $var wire 6 E# rs2_phy [5:0] $end
      $var wire 6 F# rd_phy [5:0] $end
      $var wire 5 G# immediate [4:0] $end
      $var wire 7 H# opcode [6:0] $end
      $var wire 1 I# valid $end
      $var wire 5 J# age [4:0] $end
     $upscope $end
     $var wire 1 W# issue_valid $end
     $scope module RS[0] $end
      $var wire 32 0( addr [31:0] $end
      $var wire 5 1( rob_id [4:0] $end
      $var wire 5 2( funct7 [4:0] $end
      $var wire 5 3( funct3 [4:0] $end
      $var wire 6 4( rs1_phy [5:0] $end
      $var wire 6 5( rs2_phy [5:0] $end
      $var wire 6 6( rd_phy [5:0] $end
      $var wire 5 7( immediate [4:0] $end
      $var wire 7 8( opcode [6:0] $end
      $var wire 1 9( valid $end
      $var wire 5 :( age [4:0] $end
     $upscope $end
     $scope module RS[1] $end
      $var wire 32 ;( addr [31:0] $end
      $var wire 5 <( rob_id [4:0] $end
      $var wire 5 =( funct7 [4:0] $end
      $var wire 5 >( funct3 [4:0] $end
      $var wire 6 ?( rs1_phy [5:0] $end
      $var wire 6 @( rs2_phy [5:0] $end
      $var wire 6 A( rd_phy [5:0] $end
      $var wire 5 B( immediate [4:0] $end
      $var wire 7 C( opcode [6:0] $end
      $var wire 1 D( valid $end
      $var wire 5 E( age [4:0] $end
     $upscope $end
     $scope module RS[2] $end
      $var wire 32 F( addr [31:0] $end
      $var wire 5 G( rob_id [4:0] $end
      $var wire 5 H( funct7 [4:0] $end
      $var wire 5 I( funct3 [4:0] $end
      $var wire 6 J( rs1_phy [5:0] $end
      $var wire 6 K( rs2_phy [5:0] $end
      $var wire 6 L( rd_phy [5:0] $end
      $var wire 5 M( immediate [4:0] $end
      $var wire 7 N( opcode [6:0] $end
      $var wire 1 O( valid $end
      $var wire 5 P( age [4:0] $end
     $upscope $end
     $scope module RS[3] $end
      $var wire 32 Q( addr [31:0] $end
      $var wire 5 R( rob_id [4:0] $end
      $var wire 5 S( funct7 [4:0] $end
      $var wire 5 T( funct3 [4:0] $end
      $var wire 6 U( rs1_phy [5:0] $end
      $var wire 6 V( rs2_phy [5:0] $end
      $var wire 6 W( rd_phy [5:0] $end
      $var wire 5 X( immediate [4:0] $end
      $var wire 7 Y( opcode [6:0] $end
      $var wire 1 Z( valid $end
      $var wire 5 [( age [4:0] $end
     $upscope $end
     $scope module RS[4] $end
      $var wire 32 \( addr [31:0] $end
      $var wire 5 ]( rob_id [4:0] $end
      $var wire 5 ^( funct7 [4:0] $end
      $var wire 5 _( funct3 [4:0] $end
      $var wire 6 `( rs1_phy [5:0] $end
      $var wire 6 a( rs2_phy [5:0] $end
      $var wire 6 b( rd_phy [5:0] $end
      $var wire 5 c( immediate [4:0] $end
      $var wire 7 d( opcode [6:0] $end
      $var wire 1 e( valid $end
      $var wire 5 f( age [4:0] $end
     $upscope $end
     $scope module RS[5] $end
      $var wire 32 g( addr [31:0] $end
      $var wire 5 h( rob_id [4:0] $end
      $var wire 5 i( funct7 [4:0] $end
      $var wire 5 j( funct3 [4:0] $end
      $var wire 6 k( rs1_phy [5:0] $end
      $var wire 6 l( rs2_phy [5:0] $end
      $var wire 6 m( rd_phy [5:0] $end
      $var wire 5 n( immediate [4:0] $end
      $var wire 7 o( opcode [6:0] $end
      $var wire 1 p( valid $end
      $var wire 5 q( age [4:0] $end
     $upscope $end
     $scope module RS[6] $end
      $var wire 32 r( addr [31:0] $end
      $var wire 5 s( rob_id [4:0] $end
      $var wire 5 t( funct7 [4:0] $end
      $var wire 5 u( funct3 [4:0] $end
      $var wire 6 v( rs1_phy [5:0] $end
      $var wire 6 w( rs2_phy [5:0] $end
      $var wire 6 x( rd_phy [5:0] $end
      $var wire 5 y( immediate [4:0] $end
      $var wire 7 z( opcode [6:0] $end
      $var wire 1 {( valid $end
      $var wire 5 |( age [4:0] $end
     $upscope $end
     $scope module RS[7] $end
      $var wire 32 }( addr [31:0] $end
      $var wire 5 ~( rob_id [4:0] $end
      $var wire 5 !) funct7 [4:0] $end
      $var wire 5 ") funct3 [4:0] $end
      $var wire 6 #) rs1_phy [5:0] $end
      $var wire 6 $) rs2_phy [5:0] $end
      $var wire 6 %) rd_phy [5:0] $end
      $var wire 5 &) immediate [4:0] $end
      $var wire 7 ') opcode [6:0] $end
      $var wire 1 () valid $end
      $var wire 5 )) age [4:0] $end
     $upscope $end
     $scope module RS[8] $end
      $var wire 32 *) addr [31:0] $end
      $var wire 5 +) rob_id [4:0] $end
      $var wire 5 ,) funct7 [4:0] $end
      $var wire 5 -) funct3 [4:0] $end
      $var wire 6 .) rs1_phy [5:0] $end
      $var wire 6 /) rs2_phy [5:0] $end
      $var wire 6 0) rd_phy [5:0] $end
      $var wire 5 1) immediate [4:0] $end
      $var wire 7 2) opcode [6:0] $end
      $var wire 1 3) valid $end
      $var wire 5 4) age [4:0] $end
     $upscope $end
     $scope module RS[9] $end
      $var wire 32 5) addr [31:0] $end
      $var wire 5 6) rob_id [4:0] $end
      $var wire 5 7) funct7 [4:0] $end
      $var wire 5 8) funct3 [4:0] $end
      $var wire 6 9) rs1_phy [5:0] $end
      $var wire 6 :) rs2_phy [5:0] $end
      $var wire 6 ;) rd_phy [5:0] $end
      $var wire 5 <) immediate [4:0] $end
      $var wire 7 =) opcode [6:0] $end
      $var wire 1 >) valid $end
      $var wire 5 ?) age [4:0] $end
     $upscope $end
     $scope module RS[10] $end
      $var wire 32 @) addr [31:0] $end
      $var wire 5 A) rob_id [4:0] $end
      $var wire 5 B) funct7 [4:0] $end
      $var wire 5 C) funct3 [4:0] $end
      $var wire 6 D) rs1_phy [5:0] $end
      $var wire 6 E) rs2_phy [5:0] $end
      $var wire 6 F) rd_phy [5:0] $end
      $var wire 5 G) immediate [4:0] $end
      $var wire 7 H) opcode [6:0] $end
      $var wire 1 I) valid $end
      $var wire 5 J) age [4:0] $end
     $upscope $end
     $scope module RS[11] $end
      $var wire 32 K) addr [31:0] $end
      $var wire 5 L) rob_id [4:0] $end
      $var wire 5 M) funct7 [4:0] $end
      $var wire 5 N) funct3 [4:0] $end
      $var wire 6 O) rs1_phy [5:0] $end
      $var wire 6 P) rs2_phy [5:0] $end
      $var wire 6 Q) rd_phy [5:0] $end
      $var wire 5 R) immediate [4:0] $end
      $var wire 7 S) opcode [6:0] $end
      $var wire 1 T) valid $end
      $var wire 5 U) age [4:0] $end
     $upscope $end
     $scope module RS[12] $end
      $var wire 32 V) addr [31:0] $end
      $var wire 5 W) rob_id [4:0] $end
      $var wire 5 X) funct7 [4:0] $end
      $var wire 5 Y) funct3 [4:0] $end
      $var wire 6 Z) rs1_phy [5:0] $end
      $var wire 6 [) rs2_phy [5:0] $end
      $var wire 6 \) rd_phy [5:0] $end
      $var wire 5 ]) immediate [4:0] $end
      $var wire 7 ^) opcode [6:0] $end
      $var wire 1 _) valid $end
      $var wire 5 `) age [4:0] $end
     $upscope $end
     $scope module RS[13] $end
      $var wire 32 a) addr [31:0] $end
      $var wire 5 b) rob_id [4:0] $end
      $var wire 5 c) funct7 [4:0] $end
      $var wire 5 d) funct3 [4:0] $end
      $var wire 6 e) rs1_phy [5:0] $end
      $var wire 6 f) rs2_phy [5:0] $end
      $var wire 6 g) rd_phy [5:0] $end
      $var wire 5 h) immediate [4:0] $end
      $var wire 7 i) opcode [6:0] $end
      $var wire 1 j) valid $end
      $var wire 5 k) age [4:0] $end
     $upscope $end
     $scope module RS[14] $end
      $var wire 32 l) addr [31:0] $end
      $var wire 5 m) rob_id [4:0] $end
      $var wire 5 n) funct7 [4:0] $end
      $var wire 5 o) funct3 [4:0] $end
      $var wire 6 p) rs1_phy [5:0] $end
      $var wire 6 q) rs2_phy [5:0] $end
      $var wire 6 r) rd_phy [5:0] $end
      $var wire 5 s) immediate [4:0] $end
      $var wire 7 t) opcode [6:0] $end
      $var wire 1 u) valid $end
      $var wire 5 v) age [4:0] $end
     $upscope $end
     $scope module RS[15] $end
      $var wire 32 w) addr [31:0] $end
      $var wire 5 x) rob_id [4:0] $end
      $var wire 5 y) funct7 [4:0] $end
      $var wire 5 z) funct3 [4:0] $end
      $var wire 6 {) rs1_phy [5:0] $end
      $var wire 6 |) rs2_phy [5:0] $end
      $var wire 6 }) rd_phy [5:0] $end
      $var wire 5 ~) immediate [4:0] $end
      $var wire 7 !* opcode [6:0] $end
      $var wire 1 "* valid $end
      $var wire 5 #* age [4:0] $end
     $upscope $end
     $var wire 4 F- head [3:0] $end
     $var wire 4 G- tail [3:0] $end
     $var wire 4 #! num_free [3:0] $end
     $var wire 5 $* global_age [4:0] $end
     $var wire 1 $! issue_free_valid $end
     $var wire 4 %! issue_free [3:0] $end
     $var wire 32 W, i [31:0] $end
     $var wire 4 %* free_slot_0 [3:0] $end
     $var wire 4 &* free_slot_1 [3:0] $end
     $var wire 5 ), best [4:0] $end
     $var wire 5 @- invalid_index [4:0] $end
     $var wire 32 <! mcd [31:0] $end
     $scope module free_slot_inst $end
      $var wire 32 c, NUM_RS_ENTRIES [31:0] $end
      $var wire 32 E- TYPE [31:0] $end
      $var wire 1 6, clk $end
      $var wire 1 7, rst $end
      $var wire 1 m# valid_0 $end
      $var wire 1 p# valid_1 $end
      $var wire 5 '* free_0 [4:0] $end
      $var wire 5 (* free_1 [4:0] $end
      $var wire 1 $! issue_free_valid $end
      $var wire 5 &! issue_free [4:0] $end
      $var wire 4 )* FREESLOT[0] [3:0] $end
      $var wire 4 ** FREESLOT[1] [3:0] $end
      $var wire 4 +* FREESLOT[2] [3:0] $end
      $var wire 4 ,* FREESLOT[3] [3:0] $end
      $var wire 4 -* FREESLOT[4] [3:0] $end
      $var wire 4 .* FREESLOT[5] [3:0] $end
      $var wire 4 /* FREESLOT[6] [3:0] $end
      $var wire 4 0* FREESLOT[7] [3:0] $end
      $var wire 4 1* FREESLOT[8] [3:0] $end
      $var wire 4 2* FREESLOT[9] [3:0] $end
      $var wire 4 3* FREESLOT[10] [3:0] $end
      $var wire 4 4* FREESLOT[11] [3:0] $end
      $var wire 4 5* FREESLOT[12] [3:0] $end
      $var wire 4 6* FREESLOT[13] [3:0] $end
      $var wire 4 7* FREESLOT[14] [3:0] $end
      $var wire 4 8* FREESLOT[15] [3:0] $end
      $var wire 4 9* head [3:0] $end
      $var wire 4 '! tail [3:0] $end
      $var wire 5 (! num_free [4:0] $end
  