

================================================================
== Vitis HLS Report for 'fir_Pipeline_MAC'
================================================================
* Date:           Sun Apr  2 17:55:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q5
* Solution:       reshape (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC     |      130|      130|         4|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 7 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2_read = read i1024 @_ssdm_op_Read.ap_auto.i1024, i1024 %tmp_2"   --->   Operation 9 'read' 'tmp_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 127, i8 %i_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i8 %i_1" [fir128_Q5/fir.cpp:36]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i, i32 7" [fir128_Q5/fir.cpp:35]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %tmp, void %for.inc13.split, void %for.end15.exitStub" [fir128_Q5/fir.cpp:35]   --->   Operation 17 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %i" [fir128_Q5/fir.cpp:36]   --->   Operation 18 'trunc' 'trunc_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %trunc_ln36, i5 0" [fir128_Q5/fir.cpp:36]   --->   Operation 19 'bitconcatenate' 'shl_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i12 %shl_ln1" [fir128_Q5/fir.cpp:36]   --->   Operation 20 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (5.94ns)   --->   "%lshr_ln36 = lshr i4096 2431657355409856518341084855028271833627464790852112368376564048513794114866612638196647343585878360782465764304357206608223016604334337794447014730647361723265361853107451888851604375568088506979953778697762927264330469924303900785024821553867035368735280014729007325673853893928102512473497092217754194515079058664524994455252443131353970919963608272481265700283707209259249621860841085046811208747021182555891437060597008410430589966439637066197212737205159248373928164716045311699598217358832967758419130632795203810173103913165932948173614213558099110421565830724342216705672288759147074320139731287431064818558918810331542213517808950594342251059442638301921929146470379005143191317946916849292158265710139258235926350779117758614173882721844108946716357617115463822766476867404095761562669430686973720983056328776237682048936983081228504945046674394121752832967587336190904971170303091928017889807563821948060538566264190001508395578107924384264729586974617858602269882809889940347579653879344170582143825798603172778219253128386798381626980078011919940782142568857465221359676151123401720968563533062533330552202087385309796793909264713759305167906129540997941685173912795299086951588131651502980090265885308369240074, i4096 %zext_ln36" [fir128_Q5/fir.cpp:36]   --->   Operation 21 'lshr' 'lshr_ln36' <Predicate = (!tmp)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i4096 %lshr_ln36" [fir128_Q5/fir.cpp:36]   --->   Operation 22 'trunc' 'trunc_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln36, i3 0"   --->   Operation 23 'bitconcatenate' 'shl_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i10 %shl_ln2"   --->   Operation 24 'zext' 'zext_ln232' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (5.94ns)   --->   "%lshr_ln232 = lshr i1024 %tmp_2_read, i1024 %zext_ln232"   --->   Operation 25 'lshr' 'lshr_ln232' <Predicate = (!tmp)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i1024 %lshr_ln232"   --->   Operation 26 'trunc' 'trunc_ln232' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %i, i8 255" [fir128_Q5/fir.cpp:35]   --->   Operation 27 'add' 'add_ln35' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln35 = store i8 %add_ln35, i8 %i_1" [fir128_Q5/fir.cpp:35]   --->   Operation 28 'store' 'store_ln35' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i8 %trunc_ln232" [fir128_Q5/fir.cpp:36]   --->   Operation 29 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (6.91ns)   --->   "%mul_ln36 = mul i32 %trunc_ln36_1, i32 %sext_ln36" [fir128_Q5/fir.cpp:36]   --->   Operation 30 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 31 [1/2] (6.91ns)   --->   "%mul_ln36 = mul i32 %trunc_ln36_1, i32 %sext_ln36" [fir128_Q5/fir.cpp:36]   --->   Operation 31 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc"   --->   Operation 37 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load_1"   --->   Operation 38 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [fir128_Q5/fir.cpp:36]   --->   Operation 32 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir128_Q5/fir.cpp:24]   --->   Operation 33 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %mul_ln36, i32 %acc_load" [fir128_Q5/fir.cpp:36]   --->   Operation 34 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %acc_1, i32 %acc" [fir128_Q5/fir.cpp:35]   --->   Operation 35 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc13" [fir128_Q5/fir.cpp:35]   --->   Operation 36 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', fir128_Q5/fir.cpp:36) on local variable 'i' [10]  (0 ns)
	'lshr' operation ('lshr_ln36', fir128_Q5/fir.cpp:36) [21]  (5.94 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln36', fir128_Q5/fir.cpp:36) [28]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln36', fir128_Q5/fir.cpp:36) [28]  (6.91 ns)

 <State 4>: 4.14ns
The critical path consists of the following:
	'load' operation ('acc_load', fir128_Q5/fir.cpp:36) on local variable 'acc' [16]  (0 ns)
	'add' operation ('acc', fir128_Q5/fir.cpp:36) [29]  (2.55 ns)
	'store' operation ('store_ln35', fir128_Q5/fir.cpp:35) of variable 'acc', fir128_Q5/fir.cpp:36 on local variable 'acc' [32]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
