// Seed: 2521322393
module module_0 (
    input logic id_0,
    input id_1,
    output reg id_2
);
  always @(posedge id_0)
    if (1) begin
      id_2 <= 1'b0;
    end else if (id_0) id_2 <= 1;
endmodule
`resetall
