

================================================================
== Vivado HLS Report for 'estimate_FR'
================================================================
* Date:           Mon Jul  5 17:48:07 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BIN_REAL_FIX_v1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    3|    1|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    157|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     51|    -|
|Register         |        -|      -|     148|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     148|    208|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_144_p2  |     *    |      2|  0|  20|          32|          13|
    |mul_ln1118_fu_95_p2     |     *    |      2|  0|  20|          32|          13|
    |FR_V                    |     +    |      0|  0|  15|           8|           8|
    |add_ln214_fu_154_p2     |     +    |      0|  0|  15|           8|           1|
    |tmp_V_fu_136_p2         |     +    |      0|  0|  39|          32|           1|
    |icmp_ln1496_fu_131_p2   |   icmp   |      0|  0|  24|          45|          45|
    |icmp_ln1497_fu_150_p2   |   icmp   |      0|  0|  24|          45|          45|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      4|  0| 157|         202|         126|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    |c_V_o      |  15|          3|    8|         24|
    |finish_o   |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  51|         10|   10|         31|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |c_V_read_reg_174      |   8|   0|    8|          0|
    |finish_read_reg_170   |   1|   0|    1|          0|
    |icmp_ln1496_reg_189   |   1|   0|    1|          0|
    |mul_ln1118_1_reg_198  |  45|   0|   45|          0|
    |mul_ln1118_reg_179    |  45|   0|   45|          0|
    |tmp_V_reg_193         |  32|   0|   32|          0|
    |zext_ln1496_reg_184   |  12|   0|   45|         33|
    +----------------------+----+----+-----+-----------+
    |Total                 | 148|   0|  181|         33|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_done          | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|spksTime_V       |  in |   12|   ap_none  |  spksTime_V  |    scalar    |
|FR_V             | out |    8|   ap_vld   |     FR_V     |    pointer   |
|FR_V_ap_vld      | out |    1|   ap_vld   |     FR_V     |    pointer   |
|c_V_i            |  in |    8|   ap_ovld  |      c_V     |    pointer   |
|c_V_o            | out |    8|   ap_ovld  |      c_V     |    pointer   |
|c_V_o_ap_vld     | out |    1|   ap_ovld  |      c_V     |    pointer   |
|Num              |  in |   32|   ap_none  |      Num     |    scalar    |
|finish_i         |  in |    1|   ap_ovld  |    finish    |    pointer   |
|finish_o         | out |    1|   ap_ovld  |    finish    |    pointer   |
|finish_o_ap_vld  | out |    1|   ap_ovld  |    finish    |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

