<?xml version="1.0" encoding="UTF-8"?>


<module description="PRM_MPU" id="PRM_MPU">
  
  
  <register acronym="PM_MPU_PWRSTCTRL" description="This register controls the MPU power state to reach upon mpu domain sleep transition" id="PM_MPU_PWRSTCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved" end="26" id="Reserved1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Reserved" end="25" id="Reserved3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="Default power domain memory(ram) retention state when power domain is in retention" end="24" id="mpu_ram_RETState" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Default power domain memory(L2) retention state when power domain is in retention" end="23" id="mpu_l2_RETState" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Default power domain memory(L1) retention state when power domain is in retention" end="22" id="mpu_l1_RETState" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Default power domain memory state when domain is ON." end="20" id="MPU_L2_ONState" rwaccess="R" width="2">
    <bitenum description="Memory bank is on when the domain is ON." id="Mem_on" token="Mem_on" value="3"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description="Default power domain memory state when domain is ON." end="18" id="MPU_L1_ONState" rwaccess="R" width="2">
    <bitenum description="Memory bank is on when the domain is ON." id="Mem_on" token="Mem_on" value="3"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description="Default power domain memory state when domain is ON." end="16" id="MPU_RAM_ONState" rwaccess="RW" width="2">
    <bitenum description="" id="Mem_off" token="Mem_off" value="0"></bitenum>
    <bitenum description="" id="Reserved" token="Reserved" value="2"></bitenum>
    <bitenum description="Memory bank is on when the domain is ON." id="Mem_on" token="Mem_on" value="3"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description="Reserved" end="5" id="Reserved2" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="4" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." end="4" id="LowPowerStateChange" rwaccess="RW" width="1">
    <bitenum description="Do not request a low power state change." id="DIS" token="DIS" value="0"></bitenum>
    <bitenum description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON." id="EN" token="EN" value="1"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Reserved" end="3" id="Reserved" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Logic state when power domain is RETENTION" end="2" id="LogicRETState" rwaccess="RW" width="1">
    <bitenum description="Only retention registers are retained and remaing logic is off when the domain is in RETENTION state." id="logic_off" token="logic_off" value="0"></bitenum>
    <bitenum description="Whole logic is retained when domain is in RETENTION state." id="logic_ret" token="logic_ret" value="1"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="Power state control" end="0" id="PowerState" rwaccess="RW" width="2">
    <bitenum description="OFF State" id="OFF" token="OFF" value="0"></bitenum>
    <bitenum description="" id="RET" token="RET" value="1"></bitenum>
    <bitenum description="" id="Reserved" token="Reserved" value="2"></bitenum>
    <bitenum description="ON State" id="ON" token="ON" value="3"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PM_MPU_PWRSTST" description="This register provides a status on the current MPU power domain state0. [warm reset insensitive]" id="PM_MPU_PWRSTST" offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved" end="21" id="Reserved1" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="20" description="Domain transition status" end="20" id="InTransition" rwaccess="R" width="1">
    <bitenum description="No on-going transition on power domain" id="No" token="No" value="0"></bitenum>
    <bitenum description="Power domain transition is in progress." id="Ongoing" token="Ongoing" value="1"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description="Reserved" end="10" id="Reserved2" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="9" description="MPU L2 memory state status" end="8" id="MPU_L2_StateSt" rwaccess="R" width="2">
    <bitenum description="Memory is OFF" id="Mem_off" token="Mem_off" value="0"></bitenum>
    <bitenum description="Reserved" id="Reserved" token="Reserved" value="2"></bitenum>
    <bitenum description="Memory is ON" id="Mem_on" token="Mem_on" value="3"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description="MPU L1 memory state status" end="6" id="MPU_L1_StateSt" rwaccess="R" width="2">
    <bitenum description="Memory is OFF" id="Mem_off" token="Mem_off" value="0"></bitenum>
    <bitenum description="Reserved" id="Reserved" token="Reserved" value="2"></bitenum>
    <bitenum description="Memory is ON" id="Mem_on" token="Mem_on" value="3"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="MPU_RAM memory state status" end="4" id="MPU_RAM_StateSt" rwaccess="R" width="2">
    <bitenum description="Memory is OFF" id="Mem_off" token="Mem_off" value="0"></bitenum>
    <bitenum description="Reserved" id="Reserved" token="Reserved" value="2"></bitenum>
    <bitenum description="Memory is ON" id="Mem_on" token="Mem_on" value="3"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Reserved" end="3" id="Reserved" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Logic state status" end="2" id="LogicStateSt" rwaccess="R" width="1">
    <bitenum description="Logic in domain is OFF" id="OFF" token="OFF" value="0"></bitenum>
    <bitenum description="Logic in domain is ON" id="ON" token="ON" value="1"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="Current Power State Status" end="0" id="PowerStateSt" rwaccess="R" width="2">
    <bitenum description="OFF State [warm reset insensitive]" id="OFF" token="OFF" value="0"></bitenum>
    <bitenum description="RET State" id="RET" token="RET" value="1"></bitenum>
    <bitenum description="ON State [warm reset insensitive]" id="ON" token="ON" value="3"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="RM_MPU_RSTST" description="This register  logs  the different reset sources of the ALWON domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]" id="RM_MPU_RSTST" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved" end="15" id="Reserved1" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description="Reserved" end="8" id="Reserved" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="7" id="Reserved6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="MPU Processor  has been reset due to MPU ICECRUSHER1 reset event" end="6" id="ICECRUSHER_MPU_RST" rwaccess="RW" width="1">
    <bitenum description="No icecrusher reset" id="RESET_NO" token="RESET_NO" value="0"></bitenum>
    <bitenum description="MPU Processor has been reset upon icecursher reset" id="RESET_YES" token="RESET_YES" value="1"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="MPU Processor  has been reset due to emulation reset source  e.g. assert reset command initiated by the icepick module" end="5" id="EMULATION_MPU_RST" rwaccess="RW" width="1">
    <bitenum description="No emulation reset" id="RESET_NO" token="RESET_NO" value="0"></bitenum>
    <bitenum description="MPU Processor has been reset upon emulation reset" id="RESET_YES" token="RESET_YES" value="1"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Reserved" end="4" id="Reserved5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Reserved" end="3" id="Reserved3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Reserved" end="2" id="Reserved2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="0" id="Reserved4" rwaccess="R" width="2"></bitfield>
  </register>
</module>
