{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642069701523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642069701524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:28:21 2022 " "Processing started: Thu Jan 13 18:28:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642069701524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642069701524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit " "Command: quartus_map --read_settings_files=on --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642069701524 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1642069701918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-decoder " "Found design unit 1: seven_seg_decoder-decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/seven_seg_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069702413 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/seven_seg_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069702413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642069702413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slot_machine_single_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slot_machine_single_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slot_machine_single_digit-machine " "Found design unit 1: slot_machine_single_digit-machine" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069702419 ""} { "Info" "ISGN_ENTITY_NAME" "1 slot_machine_single_digit " "Found entity 1: slot_machine_single_digit" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069702419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642069702419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dynamic_clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dynamic_clk_divider-divider " "Found design unit 1: dynamic_clk_divider-divider" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069702424 ""} { "Info" "ISGN_ENTITY_NAME" "1 dynamic_clk_divider " "Found entity 1: dynamic_clk_divider" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069702424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642069702424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slot_machine_single_digit " "Elaborating entity \"slot_machine_single_digit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1642069702468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_clk_divider dynamic_clk_divider:clk_divider " "Elaborating entity \"dynamic_clk_divider\" for hierarchy \"dynamic_clk_divider:clk_divider\"" {  } { { "slot_machine_single_digit.vhd" "clk_divider" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642069702525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decoder " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decoder\"" {  } { { "slot_machine_single_digit.vhd" "decoder" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642069702530 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~7 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~7" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~8 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~8" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069702728 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~8"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1642069702728 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1642069703157 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1642069703157 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642069703274 "|slot_machine_single_digit|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642069703274 "|slot_machine_single_digit|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1642069703274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1642069703389 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1642069703824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1642069703995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642069703995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1642069704058 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1642069704058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1642069704058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1642069704058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642069704081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:28:24 2022 " "Processing ended: Thu Jan 13 18:28:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642069704081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642069704081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642069704081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642069704081 ""}
