#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000271d8bece50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000271d8becfe0 .scope module, "diff_tx_tb" "diff_tx_tb" 3 4;
 .timescale -9 -12;
v00000271d8c81390_0 .var "clk_in", 0 0;
v00000271d8c80cb0_0 .net "code_out", 25 0, v00000271d8bb30f0_0;  1 drivers
v00000271d8c81610_0 .var "data_in", 25 0;
v00000271d8c81430_0 .net "data_out", 0 0, v00000271d8c80d50_0;  1 drivers
v00000271d8c81250_0 .net "new_code_out", 0 0, v00000271d8bfbca0_0;  1 drivers
v00000271d8c81890_0 .var "rst_in", 0 0;
v00000271d8c81930_0 .var "trigger_in", 0 0;
S_00000271d8bfba70 .scope module, "drx" "diff_rx" 3 17, 4 3 0, S_00000271d8becfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 26 "code_out";
    .port_info 4 /OUTPUT 1 "new_code_out";
P_00000271d8c17a00 .param/l "DATA_PERIOD" 0 4 4, +C4<00000000000000000000000000010100>;
P_00000271d8c17a38 .param/real "HALF_DATA_PERIOD" 0 4 12, Cr<m5000000000000000gfc5>; value=10.0000
P_00000271d8c17a70 .param/l "MARGIN" 0 4 4, +C4<00000000000000000000000000000000>;
P_00000271d8c17aa8 .param/real "QUARTER_DATA_PERIOD" 0 4 13, Cr<m5000000000000000gfc4>; value=5.00000
P_00000271d8c17ae0 .param/real "THREE_QUARTER_DATA_PERIOD" 0 4 14, Cr<m7800000000000000gfc5>; value=15.0000
enum00000271d8b97eb0 .enum2/s (32)
   "IDLE" 0,
   "SL" 1,
   "SH" 2,
   "DL" 3,
   "DH0" 4,
   "DH1" 5,
   "DONE" 6
 ;
v00000271d8b9ba90_0 .net "clk_in", 0 0, v00000271d8c81390_0;  1 drivers
v00000271d8bb30f0_0 .var "code_out", 25 0;
v00000271d8b9bd60_0 .var "counter", 4 0;
v00000271d8bed170_0 .var "data_buffer", 25 0;
v00000271d8bed210_0 .var "data_buffer_index", 4 0;
v00000271d8bfbc00_0 .net "data_in", 0 0, v00000271d8c80d50_0;  alias, 1 drivers
v00000271d8bfbca0_0 .var "new_code_out", 0 0;
v00000271d8bfbd40_0 .net "rst_in", 0 0, v00000271d8c81890_0;  1 drivers
v00000271d8bfbde0_0 .var/2s "state", 31 0;
E_00000271d8c1d9a0 .event posedge, v00000271d8b9ba90_0;
S_00000271d8c7e430 .scope module, "dtx" "diff_tx" 3 9, 5 3 0, S_00000271d8becfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "trigger_in";
    .port_info 3 /INPUT 26 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
P_00000271d8c7e5c0 .param/l "DATA_PERIOD" 0 5 4, +C4<00000000000000000000000000010100>;
P_00000271d8c7e5f8 .param/real "HALF_DATA_PERIOD" 0 5 12, Cr<m5000000000000000gfc5>; value=10.0000
P_00000271d8c7e630 .param/real "QUARTER_DATA_PERIOD" 0 5 13, Cr<m5000000000000000gfc4>; value=5.00000
P_00000271d8c7e668 .param/real "THREE_QUARTER_DATA_PERIOD" 0 5 14, Cr<m7800000000000000gfc5>; value=15.0000
enum00000271d8c13a20 .enum2/s (32)
   "IDLE" 0,
   "SYNC" 1,
   "ZERO" 2,
   "ONE" 3
 ;
v00000271d8c806c0_0 .net "clk_in", 0 0, v00000271d8c81390_0;  alias, 1 drivers
v00000271d8c80760_0 .var "counter", 4 0;
v00000271d8c80800_0 .var "current_data", 25 0;
v00000271d8c808a0_0 .net "data_in", 25 0, v00000271d8c81610_0;  1 drivers
v00000271d8c80940_0 .var "data_index", 4 0;
v00000271d8c80d50_0 .var "data_out", 0 0;
v00000271d8c80b70_0 .net "rst_in", 0 0, v00000271d8c81890_0;  alias, 1 drivers
v00000271d8c80df0_0 .var/2s "state", 31 0;
v00000271d8c80e90_0 .net "trigger_in", 0 0, v00000271d8c81930_0;  1 drivers
    .scope S_00000271d8c7e430;
T_0 ;
    %wait E_00000271d8c1d9a0;
    %load/vec4 v00000271d8c80b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8c80df0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v00000271d8c80940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000271d8c80df0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %load/vec4 v00000271d8c80e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000271d8c80df0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
    %load/vec4 v00000271d8c808a0_0;
    %assign/vec4 v00000271d8c80800_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v00000271d8c80940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000271d8c80760_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %cmp/wr;
    %jmp/0xz  T_0.9, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %load/vec4 v00000271d8c80760_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v00000271d8c80760_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v00000271d8c80940_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8c80df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v00000271d8c80940_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
    %load/vec4 v00000271d8c80800_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %cast2;
    %assign/vec4 v00000271d8c80df0_0, 0;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v00000271d8c80940_0, 0;
T_0.14 ;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %load/vec4 v00000271d8c80760_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
T_0.12 ;
T_0.10 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v00000271d8c80760_0;
    %cvt/rv;
    %pushi/real 1342177280, 4068; load=5.00000
    %cmp/wr;
    %jmp/0xz  T_0.17, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %load/vec4 v00000271d8c80760_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v00000271d8c80760_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.19, 5;
    %load/vec4 v00000271d8c80940_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000271d8c80df0_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v00000271d8c80800_0;
    %load/vec4 v00000271d8c80940_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_0.23, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_0.24, 8;
T_0.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_0.24, 8;
 ; End of false expr.
    %blend;
T_0.24;
    %cast2;
    %assign/vec4 v00000271d8c80df0_0, 0;
    %load/vec4 v00000271d8c80940_0;
    %subi 1, 0, 5;
    %assign/vec4 v00000271d8c80940_0, 0;
T_0.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %load/vec4 v00000271d8c80760_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
T_0.20 ;
T_0.18 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000271d8c80760_0;
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_0.25, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %load/vec4 v00000271d8c80760_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %load/vec4 v00000271d8c80760_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.27, 5;
    %load/vec4 v00000271d8c80940_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.29, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000271d8c80df0_0, 0;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v00000271d8c80800_0;
    %load/vec4 v00000271d8c80940_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_0.31, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_0.32, 8;
T_0.31 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_0.32, 8;
 ; End of false expr.
    %blend;
T_0.32;
    %cast2;
    %assign/vec4 v00000271d8c80df0_0, 0;
    %load/vec4 v00000271d8c80940_0;
    %subi 1, 0, 5;
    %assign/vec4 v00000271d8c80940_0, 0;
T_0.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
    %jmp T_0.28;
T_0.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d8c80d50_0, 0;
    %load/vec4 v00000271d8c80760_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8c80760_0, 0;
T_0.28 ;
T_0.26 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000271d8bfba70;
T_1 ;
    %wait E_00000271d8c1d9a0;
    %load/vec4 v00000271d8bfbd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d8bfbca0_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v00000271d8bb30f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v00000271d8bed170_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v00000271d8bed210_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000271d8bfbde0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v00000271d8bfbc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v00000271d8bed210_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271d8bfbca0_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v00000271d8bfbc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/real 1342177280, 4069; load=10.0000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.16, 5;
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
T_1.15 ;
    %jmp T_1.13;
T_1.12 ;
    %pushi/real 1342177280, 4069; load=10.0000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %jmp/0xz  T_1.17, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v00000271d8b9bd60_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
T_1.18 ;
T_1.13 ;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v00000271d8bfbc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/real 1342177280, 4069; load=10.0000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.23, 5;
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
T_1.22 ;
    %jmp T_1.20;
T_1.19 ;
    %pushi/real 1342177280, 4069; load=10.0000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %jmp/0xz  T_1.24, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v00000271d8b9bd60_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
T_1.25 ;
T_1.20 ;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v00000271d8bfbc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/real 1342177280, 4068; load=5.00000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.30, 5;
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %pushi/real 1342177280, 4068; load=5.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %pushi/real 2013265920, 4069; load=15.0000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.33, 5;
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
    %jmp T_1.32;
T_1.31 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
T_1.32 ;
T_1.29 ;
    %jmp T_1.27;
T_1.26 ;
    %pushi/real 2013265920, 4069; load=15.0000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %jmp/0xz  T_1.34, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %jmp T_1.35;
T_1.34 ;
    %load/vec4 v00000271d8b9bd60_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
T_1.35 ;
T_1.27 ;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v00000271d8bfbc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %pushi/real 2013265920, 4069; load=15.0000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.40, 5;
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.38, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v00000271d8bed210_0;
    %assign/vec4/off/d v00000271d8bed170_0, 4, 5;
    %load/vec4 v00000271d8bed210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.41, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %jmp T_1.42;
T_1.41 ;
    %load/vec4 v00000271d8bed210_0;
    %subi 1, 0, 5;
    %assign/vec4 v00000271d8bed210_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
T_1.42 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
    %jmp T_1.39;
T_1.38 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
T_1.39 ;
    %jmp T_1.37;
T_1.36 ;
    %pushi/real 2013265920, 4069; load=15.0000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %jmp/0xz  T_1.43, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %jmp T_1.44;
T_1.43 ;
    %load/vec4 v00000271d8b9bd60_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
T_1.44 ;
T_1.37 ;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v00000271d8bfbc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.45, 8;
    %pushi/real 1342177280, 4068; load=5.00000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.49, 5;
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %pushi/real 1342177280, 4068; load=5.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.47, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v00000271d8bed210_0;
    %assign/vec4/off/d v00000271d8bed170_0, 4, 5;
    %load/vec4 v00000271d8bed210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.50, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %jmp T_1.51;
T_1.50 ;
    %load/vec4 v00000271d8bed210_0;
    %subi 1, 0, 5;
    %assign/vec4 v00000271d8bed210_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
T_1.51 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
    %jmp T_1.48;
T_1.47 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
T_1.48 ;
    %jmp T_1.46;
T_1.45 ;
    %pushi/real 1342177280, 4068; load=5.00000
    %load/vec4 v00000271d8b9bd60_0;
    %cvt/rv;
    %cmp/wr;
    %jmp/0xz  T_1.52, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %jmp T_1.53;
T_1.52 ;
    %load/vec4 v00000271d8b9bd60_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000271d8b9bd60_0, 0;
T_1.53 ;
T_1.46 ;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v00000271d8bfbc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.54, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271d8bfbde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271d8bfbca0_0, 0;
    %load/vec4 v00000271d8bed170_0;
    %assign/vec4 v00000271d8bb30f0_0, 0;
T_1.54 ;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000271d8becfe0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v00000271d8c81390_0;
    %nor/r;
    %store/vec4 v00000271d8c81390_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000271d8becfe0;
T_3 ;
    %vpi_call/w 3 30 "$dumpfile", "diff_rx_tb.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000271d8becfe0 {0 0 0};
    %vpi_call/w 3 32 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %pushi/vec4 12464665, 0, 26;
    %store/vec4 v00000271d8c81610_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %vpi_call/w 3 47 "$display", "data_in = %26b", v00000271d8c81610_0 {0 0 0};
    %delay 6000000, 0;
    %pushi/vec4 44941039, 0, 26;
    %store/vec4 v00000271d8c81610_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %vpi_call/w 3 60 "$display", "data_in = %26b", v00000271d8c81610_0 {0 0 0};
    %delay 6000000, 0;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v00000271d8c81610_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %vpi_call/w 3 73 "$display", "data_in = %26b", v00000271d8c81610_0 {0 0 0};
    %delay 6000000, 0;
    %pushi/vec4 67108863, 0, 26;
    %store/vec4 v00000271d8c81610_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %vpi_call/w 3 86 "$display", "data_in = %26b", v00000271d8c81610_0 {0 0 0};
    %delay 6000000, 0;
    %pushi/vec4 44739242, 0, 26;
    %store/vec4 v00000271d8c81610_0, 0, 26;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81890_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %vpi_call/w 3 99 "$display", "data_in = %26b", v00000271d8c81610_0 {0 0 0};
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271d8c81930_0, 0, 1;
    %delay 4000000, 0;
    %vpi_call/w 3 107 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 108 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\diff_rx_tb.sv";
    ".\hdl\diff_rx.sv";
    ".\hdl\diff_tx.sv";
