Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Jan 09 17:08:36 2018
| Host         : DESKTOP-K2NDLO3 running 64-bit major release  (build 9200)
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 24

2. REPORT DETAILS
-----------------
IOSR-1#1 Warning
IOB set reset sharing  
IO Out_Da[0] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#2 Warning
IOB set reset sharing  
IO Out_Da[10] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#3 Warning
IOB set reset sharing  
IO Out_Da[11] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#4 Warning
IOB set reset sharing  
IO Out_Da[12] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#5 Warning
IOB set reset sharing  
IO Out_Da[13] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#6 Warning
IOB set reset sharing  
IO Out_Da[14] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#7 Warning
IOB set reset sharing  
IO Out_Da[15] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#8 Warning
IOB set reset sharing  
IO Out_Da[1] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#9 Warning
IOB set reset sharing  
IO Out_Da[2] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#10 Warning
IOB set reset sharing  
IO Out_Da[3] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#11 Warning
IOB set reset sharing  
IO Out_Da[4] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#12 Warning
IOB set reset sharing  
IO Out_Da[5] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#13 Warning
IOB set reset sharing  
IO Out_Da[6] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#14 Warning
IOB set reset sharing  
IO Out_Da[7] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#15 Warning
IOB set reset sharing  
IO Out_Da[8] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#16 Warning
IOB set reset sharing  
IO Out_Da[9] connects to flops which have these design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0, design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X64Y108 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X64Y107 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X64Y109 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X54Y107 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X54Y108 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDCE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X58Y105 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = 1024, -to = 1256
set_false_path -from [get_pins -leaf -of_objects [get_cells -hier *ram_clk_config* -filter is_sequential] -filter NAME=~*/C] -to [get_pins -leaf -of_o...
c:/Vivado_projects/axi_ps_test/axi_ps_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc (Line: 61)
Related violations: <none>


