{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569616367597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569616367599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 17:32:47 2019 " "Processing started: Fri Sep 27 17:32:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569616367599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616367599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616367599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569616367811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569616367812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_timer_de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_timer_de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_timer_de2_115-top_a3_2019_2 " "Found design unit 1: top_timer_de2_115-top_a3_2019_2" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/top_timer_de2_115.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380272 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_timer_de2_115 " "Found entity 1: top_timer_de2_115" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/top_timer_de2_115.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616380272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd-arch " "Found design unit 1: bcd2ssd-arch" {  } { { "bcd2ssd.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/bcd2ssd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380273 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd " "Found entity 1: bcd2ssd" {  } { { "bcd2ssd.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/bcd2ssd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616380273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-bcd_two_digits " "Found design unit 1: timer-bcd_two_digits" {  } { { "timer.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380274 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616380274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50mhz_10khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_50mhz_10khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_50mhz_10khz-SYN " "Found design unit 1: pll_50mhz_10khz-SYN" {  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/pll_50mhz_10khz.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380275 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_50mhz_10khz " "Found entity 1: pll_50mhz_10khz" {  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/pll_50mhz_10khz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616380275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer2-rtl " "Found design unit 1: timer2-rtl" {  } { { "timer2.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/timer2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380275 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer2 " "Found entity 1: timer2" {  } { { "timer2.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/timer2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616380275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd2-arch " "Found design unit 1: bcd2ssd2-arch" {  } { { "bcd2ssd2.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/bcd2ssd2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380276 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd2 " "Found entity 1: bcd2ssd2" {  } { { "bcd2ssd2.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/bcd2ssd2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616380276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2bcd-rtl " "Found design unit 1: int2bcd-rtl" {  } { { "int2bcd.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/int2bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380277 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2bcd " "Found entity 1: int2bcd" {  } { { "int2bcd.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/int2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569616380277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616380277 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"-\" int2bcd.vhd(20) " "VHDL error at int2bcd.vhd(20): can't determine definition of operator \"\"-\"\" -- found 0 possible definitions" {  } { { "int2bcd.vhd" "" { Text "/home/suy/github/Dlp2_codes/A2_2019_2_restored/int2bcd.vhd" 20 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1569616380280 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569616380552 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 27 17:33:00 2019 " "Processing ended: Fri Sep 27 17:33:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569616380552 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569616380552 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569616380552 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569616380552 ""}
