<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>vpp_gfx_vop</title></head>
<body>
<h1><a name="vpp_gfx_vop">"vpp_gfx_vop"</a>
        </h1>
<p><a HREF="#TG_PL">INTERFACE: TG_PL</a></p>
<p><a HREF="#TG_PRG">INTERFACE: TG_PRG</a></p>
<p><a HREF="#TG">INTERFACE: TG</a></p>
<p><a HREF="#TG_MAIN">INTERFACE: TG_MAIN</a></p>
<p><a HREF="#BITMAP40">INTERFACE: BITMAP40</a></p>
<p><a HREF="#BITMAP64">INTERFACE: BITMAP64</a></p>
<p><a HREF="#BITMAP20">INTERFACE: BITMAP20</a></p>
<p><a HREF="#BITMAP32">INTERFACE: BITMAP32</a></p>
<p><a HREF="#BITMAP16">INTERFACE: BITMAP16</a></p>
<p><a HREF="#BITMAP12">INTERFACE: BITMAP12</a></p>
<p><a HREF="#ReadClient">INTERFACE: ReadClient</a></p>
<p><a HREF="#WriteClient">INTERFACE: WriteClient</a></p>
<p><a HREF="#ClientIF">INTERFACE: ClientIF</a></p>
<p><a HREF="#BETG">INTERFACE: BETG</a></p>
<p><a HREF="#CSC_C17O24">INTERFACE: CSC_C17O24</a></p>
<p><a HREF="#DITHER">INTERFACE: DITHER</a></p>
<p><a HREF="#data32B">INTERFACE: data32B</a></p>
<p><a HREF="#GMLUT">INTERFACE: GMLUT</a></p>
<p><a HREF="#GAMMA">INTERFACE: GAMMA</a></p>
<p><a HREF="#DNS422_420">INTERFACE: DNS422_420</a></p>
<p><a HREF="#DNS444_422">INTERFACE: DNS444_422</a></p>
<p><a HREF="#VOP">INTERFACE: VOP</a></p>
<p><a HREF="#VPP_GFX_VOP">INTERFACE: VPP_GFX_VOP</a></p>
<p><a NAME="TG_PL"> 
<a HREF="#vpp_gfx_vop">TG_PL</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_PL</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p>X</p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PL_X_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PL_X_end">end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PL_RSVDx0_b26"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_PL_Y">Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PL_Y_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PL_Y_end">end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal and Vertical Start and End values for a plane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PL_RSVDx4_b24"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="TG_PRG"> 
<a HREF="#vpp_gfx_vop">TG_PRG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_PRG</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_PRG_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_mode">mode</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Generates the hcnt and vcnt with the sref. The different modes programmable are : 0 = free running mode, 1 = sync mode, 2= Semi sync mode</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_lwin">lwin</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Used in generation of lock sync and lock active for resetting hcnt and vcnt in TG</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [21:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_frst">frst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Position during vertical blanking time at which frame reset is generated</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_freeze">freeze</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Freeze controls for TG; this register should be used by SW when it wants to modify the plane position/size registers so that HW does not pick-up the intermediate values written.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1">CTRL1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1_sync_ctrl">sync_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>To provide low latency for pass-through where the latency requirement is less than one frame 
[0] : Enable Bit. For low latency pass-through, enable this bit to 1’b1. Default it is zero. 
[1] : The SW will get active video start event from Cypress and then it will program SYNC bit SYNC_CTRL[1] to 1’b1 in VPP for low latency graphics (RGB) pass through.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [10:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>9</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1_res_change_en">res_change_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable bits for dynamic resolution change of registers used for generating timing signals 
[0] – enable bit for Htotal/Vtotal programmable register 
[1] - enable bit for VX programmable register 
[2] - enable bit for Hsync (start & end) programmable register 
[3] - enable bit for Vsync (startY & endY) programmable register 
[4] - enable bit for Plane0 (startX & endX) programmable register 
[5] - enable bit for Plane0 (startY & endY) programmable register 
[6] - enable bit for Field (startX & endX) programmable register 
[7] - enable bit for Field (startY & endY) programmable register 
[8] - enable bit for Vsync (startX & endX) programmable register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:11]</p>
</td>
<td><p>%%</p>
</td>
<td><p>21</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx4_b11"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_PRG_Total">Total</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_Total_vertical">vertical</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical Total values (in lines).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_Total_horizontal">horizontal</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Total values (in pixels)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:25]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx8_b25"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_PRG_Initial">Initial</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_Initial_xi">xi</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Horizontal position value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_Initial_yi">yi</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Vertical position value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:25]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="TG_PRG_RSVDxC_b25"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC">HSYNC</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC_h_start">h_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Start value indicated for Hsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC_h_end">h_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal End value indicated for Hsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx10_b26"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC">VSYNC</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC_v_start">v_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical Start value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC_v_end">v_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical End value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx14_b24"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_PRG_VS">VS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VS_h_start">h_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Start value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VS_h_end">h_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal End value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx18_b26"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_PRG_FT">FT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_FT_frame">frame</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame total value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx1C_b8"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_PRG_VX">VX</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VX_vx">vx</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal positions at which vertical active data</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:13]</p>
</td>
<td><p>%%</p>
</td>
<td><p>19</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx20_b13"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="TG"> 
<a HREF="#vpp_gfx_vop">TG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface Timing Generator 
There are two counters in the timing generator module. hCntr (from 1 to SIZE_X) and vCntr (from 1 to SIZE_Y). 
When start, the initial value will be loaded to the xCnt and yCnt</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_INIT">INIT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial X value which will be used to load X counter when tg is enabled. 
A whole frame scan size.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_SIZE">SIZE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan clock cycles per line. 
Hsync</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_HS">HS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync back edge. The last pixel position of hsync pulse. 
HS = hCntr >=FE & hCntr< =BE 
HBlanking</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_HB">HB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_HB_CR">HB_CR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB_CR = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_HB_CR2">HB_CR2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR2_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB FE (above register)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR2_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB BE (above register) 
HB = hCntr >=FE || hCntr< =BE. 
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse. 
For example 
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_VS0">VS0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse front edge. 
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse back edge. 
Vsycn pulse will be de-asserted after the end of this line. 
Vsync = (vCntr >=FE & vCntr< =BE) 
Vsync pulse 1 
defines the first pixel position of the second vSync pulse. For example 
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_VS1">VS1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 front edge line position. 
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 back edge line position. 
Vsync pulse 1 will be de-asserted at the middle of this line. 
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2) 
Vertical blanking. 
VB0 parameter definietion</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_VB0">VB0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="TG_VB0_CR">VB0_CR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="TG_VB0_CR2">VB0_CR2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR2_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position 
The first line of the vertical blanking. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 FE (above register)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR2_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 BE (above register) 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="TG_VB1">VB1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line postion 
The first line number of VB1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line postion 
the last line numer of VB1. 
VB1 = (vCntr >=FE & vCntr< =BE) 
SCAN mode</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="TG_SCAN">SCAN</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>PROG</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>INTER</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame done interrupt position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_RSVDx30_b1"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="TG_INTPOS">INTPOS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame interrupt status will be set at the end of this line. 
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field interrupt status will be set at the end of this line. 
Program 0 to this register will disable field interrupt. 
MODE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="TG_MODE">MODE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>MASTER</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>SLAVE</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In master mode, TG drive the control signal. 
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync. 
HREF input for slave mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_RSVDx38_b1"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="TG_HVREF">HVREF</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>SYNC</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>BLANK</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported. 
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>NEG_PULSE</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>POS_PULSE</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : indicate the input HREF/VREF are negative pulses 
1: indicate the input HREF/VREFare positive pulses. 
HREF and VREF have to be the same polarity. 
End of TG register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="TG_RSVDx3C_b2"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="TG_MAIN"> 
<a HREF="#vpp_gfx_vop">TG_MAIN</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_MAIN</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface Timing Generator used in Main Video Plane (BL and EL) 
There are two counters in the timing generator module. hCntr (from 1 to SIZE_X) and vCntr (from 1 to SIZE_Y). 
When start, the initial value will be loaded to the xCnt and yCnt</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_MAIN_INIT">INIT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial X value which will be used to load X counter when tg is enabled. 
A whole frame scan size.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE">SIZE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan clock cycles per line. 
Hsync</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_MAIN_HS">HS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync back edge. The last pixel position of hsync pulse. 
HS = hCntr >=FE & hCntr< =BE 
HBlanking</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_MAIN_HB">HB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for Base Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for Base Plane] 
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y">HB_Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for Luma Input Crop Plane] 
HB_Y = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C">HB_C</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for Croma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for Croma Input Crop Plane] 
HB_C = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT">HB_OUT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE] 
HB_OUT = hCntr >=FE || hCntr< =BE. 
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse. 
For example 
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_MAIN_VS0">VS0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse front edge. 
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse back edge. 
Vsycn pulse will be de-asserted after the end of this line. 
Vsync = (vCntr >=FE & vCntr< =BE) 
Vsync pulse 1 
defines the first pixel position of the second vSync pulse. For example 
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_MAIN_VS1">VS1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 front edge line position. 
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 back edge line position. 
Vsync pulse 1 will be de-asserted at the middle of this line. 
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2) 
Vertical blanking. 
VB0 parameter definietion</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="TG_MAIN_VB0">VB0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position 
The first line of the vertical blanking. 
[Used for Base Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for Base Plane] 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y">VB0_Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position 
The first line of the vertical blanking. 
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for Croma Input Crop Plane] 
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C">VB0_C</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for Croma Input Crop Plane] 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT">VB0_OUT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position 
The first line of the vertical blanking. 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE] 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="TG_MAIN_VB1">VB1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line postion 
The first line number of VB1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line postion 
the last line numer of VB1. 
VB1 = (vCntr >=FE & vCntr< =BE) 
SCAN mode</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="TG_MAIN_SCAN">SCAN</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>PROG</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>INTER</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame done interrupt position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx38_b1"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS">INTPOS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame interrupt status will be set at the end of this line. 
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field interrupt status will be set at the end of this line. 
Program 0 to this register will disable field interrupt. 
MODE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="TG_MAIN_MODE">MODE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>MASTER</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>SLAVE</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In master mode, TG drive the control signal. 
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync. 
HREF input for slave mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx40_b1"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00044</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF">HVREF</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>SYNC</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>BLANK</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported. 
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>NEG_PULSE</p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>:</p>
</td>
<td><p>POS_PULSE</p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : indicate the input HREF/VREF are negative pulses 
1: indicate the input HREF/VREFare positive pulses. 
HREF and VREF have to be the same polarity. 
End of TG register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx44_b2"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="BITMAP40"> 
<a HREF="#vpp_gfx_vop">BITMAP40</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP40</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP40_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx0_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx4_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx8_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDxC_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx10_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx14_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS32">BIT_POS32</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS33">BIT_POS33</a></p>
</td>
<td><p>0x21</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS34">BIT_POS34</a></p>
</td>
<td><p>0x22</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx18_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS35">BIT_POS35</a></p>
</td>
<td><p>0x23</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS36">BIT_POS36</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS37">BIT_POS37</a></p>
</td>
<td><p>0x25</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS38">BIT_POS38</a></p>
</td>
<td><p>0x26</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS39">BIT_POS39</a></p>
</td>
<td><p>0x27</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 40 bit data from Read Client which need to be used to form pixels for Inverse Scan mode. 
Normal dHub data order: 
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB 
Inverse Scan dHub data order: 
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB 
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx1C_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="BITMAP64"> 
<a HREF="#vpp_gfx_vop">BITMAP64</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP64</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP64_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx0_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx4_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx8_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDxC_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx10_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx14_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS32">BIT_POS32</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS33">BIT_POS33</a></p>
</td>
<td><p>0x21</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS34">BIT_POS34</a></p>
</td>
<td><p>0x22</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx18_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS35">BIT_POS35</a></p>
</td>
<td><p>0x23</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS36">BIT_POS36</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS37">BIT_POS37</a></p>
</td>
<td><p>0x25</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS38">BIT_POS38</a></p>
</td>
<td><p>0x26</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS39">BIT_POS39</a></p>
</td>
<td><p>0x27</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx1C_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS40">BIT_POS40</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS41">BIT_POS41</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS42">BIT_POS42</a></p>
</td>
<td><p>0x2A</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS43">BIT_POS43</a></p>
</td>
<td><p>0x2B</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS44">BIT_POS44</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx20_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS45">BIT_POS45</a></p>
</td>
<td><p>0x2D</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS46">BIT_POS46</a></p>
</td>
<td><p>0x2E</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS47">BIT_POS47</a></p>
</td>
<td><p>0x2F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS48">BIT_POS48</a></p>
</td>
<td><p>0x30</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS49">BIT_POS49</a></p>
</td>
<td><p>0x31</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx24_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS50">BIT_POS50</a></p>
</td>
<td><p>0x32</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS51">BIT_POS51</a></p>
</td>
<td><p>0x33</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS52">BIT_POS52</a></p>
</td>
<td><p>0x34</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS53">BIT_POS53</a></p>
</td>
<td><p>0x35</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS54">BIT_POS54</a></p>
</td>
<td><p>0x36</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx28_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS55">BIT_POS55</a></p>
</td>
<td><p>0x37</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS56">BIT_POS56</a></p>
</td>
<td><p>0x38</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS57">BIT_POS57</a></p>
</td>
<td><p>0x39</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS58">BIT_POS58</a></p>
</td>
<td><p>0x3A</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS59">BIT_POS59</a></p>
</td>
<td><p>0x3B</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx2C_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS60">BIT_POS60</a></p>
</td>
<td><p>0x3C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS61">BIT_POS61</a></p>
</td>
<td><p>0x3D</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS62">BIT_POS62</a></p>
</td>
<td><p>0x3E</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS63">BIT_POS63</a></p>
</td>
<td><p>0x3F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 64 bit data from Read Client which need to be used to form pixels in different format as required by downstream</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx30_b24"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="BITMAP20"> 
<a HREF="#vpp_gfx_vop">BITMAP20</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP20</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP20_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx0_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx4_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx8_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 20 bit data from Read Client which need to be used to form pixels for Inverse Scan mode. 
Normal dHub data order: 
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB 
Inverse Scan dHub data order: 
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB 
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="BITMAP20_RSVDxC_b10"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="BITMAP32"> 
<a HREF="#vpp_gfx_vop">BITMAP32</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP32</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP32_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx0_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx4_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx8_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDxC_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx10_b30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of 32 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx14_b10"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="BITMAP16"> 
<a HREF="#vpp_gfx_vop">BITMAP16</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP16</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP16_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 16 bit data from Read Client which need to be used to form pixels for Inverse Scan mode. 
Normal dHub data order: 
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB 
Inverse Scan dHub data order: 
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB 
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="BITMAP12"> 
<a HREF="#vpp_gfx_vop">BITMAP12</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP12</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP12_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 12 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="BITMAP12_RSVDx4_b16"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="ReadClient"> 
<a HREF="#vpp_gfx_vop">ReadClient</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>ReadClient</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="ReadClient_Rd">Rd</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_Rd_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients. 
0 : No effect on hardware. 
1 : start the client. 
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_Rd_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state. 
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ReadClient_RSVDx0_b2"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="ReadClient_Word">Word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ReadClient_Word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for read Client. Should be programmed as: 
ceil( ohres*ovres*16 / 128 ) 
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows : 
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes">NonStdRes</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Read Client when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_pixlineTot">pixlineTot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Read Client)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_flushCnt">flushCnt</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Read Client after end of line (only used when NonStdRes_enable = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ReadClient_RSVDx8_b18"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="ReadClient_pack">pack</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ReadClient_pack_Sel">Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel values for following Read Client's 
[A] DEINT Read Client0 
[0000] : 20 bit unpacking 
[0001] : 8 bit unpacking 
[0010] : 10 bit unpacking 
[0011] : 10 bit unpacking [for V4H6 format] 
[remaining] : unused/invalid 
[B] DEINT Read Client1 
[0000] : 20 bit unpacking 
[0001] : 8 bit unpacking 
[0010] : 10 bit unpacking 
[0011] : 10 bit unpacking [for V4H6 format] 
[remaining] : unused/invalid 
[C] PIP/GFX0 Read Client 1 (for Croma channel) 
[0000] : 8 bit unpacking 
[0001] : 10 bit unpacking 
[0010] : 10 bit unpacking [for V4H6 format] 
[remaining] : unused/invalid 
Note : based on above (A, B or C) program packSel accordingly</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="ReadClient_RSVDxC_b4"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="WriteClient"> 
<a HREF="#vpp_gfx_vop">WriteClient</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>WriteClient</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="WriteClient_Wr">Wr</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_Wr_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients. 
0 : No effect on hardware. 
1 : start the client. 
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_Wr_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state. 
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="WriteClient_RSVDx0_b2"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="WriteClient_pix">pix</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="WriteClient_pix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of pixels expected from input to write client. This is used to generate flush in Write client to write the partially formed 128-bit data (if any) to DDR. 
Should be programmed with (ovres*ohres).</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes">NonStdRes</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Read Client when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes_pixlineTot">pixlineTot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Write Client)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:14]</p>
</td>
<td><p>%%</p>
</td>
<td><p>18</p>
</td>
<td><p><a NAME="WriteClient_RSVDx8_b14"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="WriteClient_pack">pack</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="WriteClient_pack_Sel">Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Write Client 
[0000] : 8 bit packing 
[0001] : 10 bit packing 
[0010] : 12 bit packing 
[0011] : 15 bit packing 
[0100] : 16 bit packing 
[0101] : 20 bit packing 
[0110] : 24 bit packing 
[0111] : 30 bit packing 
[1000] : 32 bit packing</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="WriteClient_RSVDxC_b4"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="ClientIF"> 
<a HREF="#vpp_gfx_vop">ClientIF</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>ClientIF</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="ClientIF_MR0">MR0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR0_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients. 
0 : No effect on hardware. 
1 : start the client. 
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR0_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state. 
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ClientIF_RSVDx0_b2"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="ClientIF_MR0_word">MR0_word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_MR0_word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R0 read Client. Should be programmed as: 
ceil( ohres*ovres*16 / 128 ) 
Note0 : In case of resolution which is not integer multiple of 128, word total should be programmed as follows : 
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel 
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as 
(ihres*ivres*NoB*16/15)/128 where NoB = 10</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="ClientIF_MR1">MR1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR1_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients. 
0 : No effect on hardware. 
1 : start the client. 
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR1_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state. 
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ClientIF_RSVDx8_b2"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="ClientIF_MR1_word">MR1_word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_MR1_word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R1 read Client. Should be programmed as: 
ceil( ohres*ovres*16 / 128 ) 
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows : 
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel 
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as 
(ihres*ivres*NoB*16/15)/(128*2) where NoB = 10</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="ClientIF_CTRL0">CTRL0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_CLKEN_Main0">CLKEN_Main0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Take care of rdy from MainR0 while generating clken for mainPl 
0 : don't consider rdy from MainR0 
Make this bit 1 whenever read client of MainR0 is turned-on. Otherwise, make it zero.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_CLKEN_Main1">CLKEN_Main1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Take care of rdy from MainR1 while generating clken for mainPl 
0 : don't consider rdy from MainR1 
Make this bit 1 whenever read client of MainR1 is turned-on. Otherwise, make it zero.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdmain_initval0">rdmain_initval0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initiallization value for read Mask for Main RdClient1 (420SP)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdmain_initval1">rdmain_initval1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initiallization value for read Mask for Main RdClient1 (420SP)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdm_mask_sftrst">rdm_mask_sftrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Soft reset to initialize read mask. Write 1 to initialize read mask with rdMainMaskInitVal0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [8:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_packSel_MR0">packSel_MR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Main Read Client (R0) 
[0000] : 8 bit unpacking 
[0001] : 10 bit unpacking 
[0010] : 16 bit unpacking 
[0011]: 10 bit unpacking [for Tile Format 10Bit V4H6] 
[0100] : 20 Bit unpacking [for YUV422 10bpc] 
[0101] : 32 Bit unpacking [for YUV_444_10b DWA, ARGB32, and ARGB2101010 formats] 
[0110] : 24 Bit unpacking[for YUV444 8bpc] 
[0111] : 30 Bit unpacking[for YUV444 10bpc]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [10:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_packSel_MR1">packSel_MR1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Main Read Client (R1) 
[00] : 8 bit unpacking 
[01] : 10 bit unpacking 
[10] : 10 bit unpacking [for Tile Format 10Bit V4H6] 
[11] : 16 bit unpacking</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_ups420_idataSelM">ups420_idataSelM</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input Data Select for UPS 420-422. Default it is 16bit YC from Read Client R0 – for MAIN Plane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_read_sel_420SP">read_sel_420SP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read select from read client (R1) for 420 SP format case</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_ups420_idat_ctrl">ups420_idat_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Data control enable for ups420_422 
[000] : Input data is 10 bpc (YUV420, YUV444, RGB101010) 
[001] : Input data is 8bpc(YUV420, YUV444, RGB888) 
[010] : For DV TEST path (8bpc) 
[011] : For DV TEST path (10bpc) 
[100] : Input data is YUV 422 8bpc 
[101] : Input data is YUV 422 10bpc 
[110] : Not Used 
[111] : Input data is ARGB2101010 /ARGB8888/ YUV444 DWA</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="ClientIF_RSVDx10_b16"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="ClientIF_DUMMY">DUMMY</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_DUMMY_dummy">dummy</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Can be used for ECO (left intentionally) to match register space with BG4CT-VPP</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="ClientIF_CTRL2">CTRL2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_nonStdResEn_MR0">nonStdResEn_MR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Main Read Client 0 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_pixlineTot_MR0">pixlineTot_MR0</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Main Read Client 0)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_flushCnt_MR0">flushCnt_MR0</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Main Read Client 0 after end of line (only used when nonStdResEn_MR0 = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ClientIF_RSVDx18_b18"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="ClientIF_CTRL3">CTRL3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_nonStdResEn_MR1">nonStdResEn_MR1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Main Read Client 1 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_pixlineTot_MR1">pixlineTot_MR1</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Main Read Client 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_flushCnt_MR1">flushCnt_MR1</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Main Read Client 1 after end of line (only used when nonStdResEn_MR1 = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ClientIF_RSVDx1C_b18"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="ClientIF_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#ReadClient">$ReadClient</a></p>
</td>
<td><p><a NAME="ClientIF_RdClientVmxVm">RdClientVmxVm</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read Client for VmxVm DMA I/F registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="BETG"> 
<a HREF="#vpp_gfx_vop">BETG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BETG</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL0">PL0</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 0 Related registers (for Base Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL1">PL1</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 1 Related registers (for Main plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL2">PL2</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 2 Related registers (for PIP/Graphics1 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL3">PL3</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 3 Related registers (for Graphics2 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL4">PL4</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 4 Related registers (for FIX0 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL5">PL5</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 5 Related registers (for FIX1 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL6">PL6</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 6 Related registers (for FIX2 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL7">PL7</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 7 Related registers (for FIX3 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL8">PL8</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 8 Related registers (for overlay output read)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00048</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL1_CR">PL1_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 1 Crop Related registers (for taking cropped input of Main Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00050</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL2_CR">PL2_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 2 Crop Related registers (for taking cropped input of PIP/Graphics1 Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00058</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL3_CR">PL3_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 3 Crop Related registers (for taking cropped input of Graphics-2 Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00060</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL4_CR">PL4_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 4 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00068</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL5_CR">PL5_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 5 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00070</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL6_CR">PL6_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 6 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00078</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL7_CR">PL7_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 7 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00080</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL8_CR">PL8_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 8 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00088</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL_FLD">PL_FLD</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00090</p>
</td>
<td><p><a NAME="BETG_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PRG">$TG_PRG</a></p>
</td>
<td><p><a NAME="BETG_TG_PRG">TG_PRG</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Timing Generator programming registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="CSC_C17O24"> 
<a HREF="#vpp_gfx_vop">CSC_C17O24</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>CSC_C17O24</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface CSC_C17O24 
Defines the size of the CSC_C17O24</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG0">CFG0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG0_C0">C0</a></p>
</td>
<td><p>4096</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx0_b17"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG1">CFG1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG1_C1">C1</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx4_b17"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG2">CFG2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG2_C2">C2</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx8_b17"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG3">CFG3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG3_C3">C3</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDxC_b17"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG4">CFG4</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG4_C4">C4</a></p>
</td>
<td><p>4096</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx10_b17"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG5">CFG5</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG5_C5">C5</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx14_b17"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG6">CFG6</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG6_C6">C6</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx18_b17"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG7">CFG7</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG7_C7">C7</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx1C_b17"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG8">CFG8</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG8_C8">C8</a></p>
</td>
<td><p>4096</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx20_b17"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG9">CFG9</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG9_OFF1">OFF1</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Offset value for channel 1 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx24_b24"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG10">CFG10</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG10_OFF2">OFF2</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Offset value for channel 2 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx28_b24"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG11">CFG11</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG11_OFF3">OFF3</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Offset value for channel 3 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx2C_b24"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG12">CFG12</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG12_CL1MIN">CL1MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Minimum threshold for input clamp for channel 1 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG12_CL1MAX">CL1MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum threshold for input clamp for channel 1 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx30_b24"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG13">CFG13</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG13_CL2MIN">CL2MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Minimum threshold for input clamp for channel 2 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG13_CL2MAX">CL2MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum threshold for input clamp for channel 2 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx34_b24"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG14">CFG14</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG14_CL3MIN">CL3MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Minimum threshold for input clamp for channel 3 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG14_CL3MAX">CL3MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum threshold for input clamp for channel 3 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth) 
End of CSC_C14O24 register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx38_b24"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="DITHER"> 
<a HREF="#vpp_gfx_vop">DITHER</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>DITHER</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface DITHER 
Defines the size of the dither</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="DITHER_CFG0">CFG0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="DITHER_CFG0_mode">mode</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Selects dithering method 
0: Simple truncation 
1: rounding 
2: 1D Error diffusion(truncation) 
3: 1D Error diffusion(rounding)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="DITHER_CFG0_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dither Output Control 
[0]: Dither Off(input bits="output" bits) 
0: 2lsb Dither off(Input bits-2=Output bits) 
1: 4lsb Dither off(Input bits-4=Output bits) 
[1]: Dither ON/OFF 
0: Dither ON 
1: Dither OFF</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DITHER_CFG0_ycmode">ycmode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Input in YUV422 or YUV420 format 
only 2 components Y and C(U and V alternate clocks) dithered. 
0: Input in RGB or YUV444 format. 
all 3 components are dithered 
End of dither register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:5]</p>
</td>
<td><p>%%</p>
</td>
<td><p>27</p>
</td>
<td><p><a NAME="DITHER_RSVDx0_b5"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="data32B"> 
<a HREF="#vpp_gfx_vop">data32B</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>data32B</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="data32B_entry">entry</a></p>
</td>
<td COLSPAN="5"><p>(RW)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="data32B_entry_DATA">DATA</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="GMLUT"> 
<a HREF="#vpp_gfx_vop">GMLUT</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>GMLUT</p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="GMLUT_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#data32B">$data32B</a></p>
</td>
<td><p><a NAME="GMLUT_dummy">dummy</a></p>
</td>
<td><p>REG</p>
</td>
<td><p>[129]</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="GAMMA"> 
<a HREF="#vpp_gfx_vop">GAMMA</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>GAMMA</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="GAMMA_CFG0">CFG0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register for Gamma Convertor</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_MAIN_EN">MAIN_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Main channel inactive 
1: Main channel active</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_R_GM_EN">R_GM_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>R component Gamma function enable 
1: Enable 0 : Disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_G_GM_EN">G_GM_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>G component Gamma function enable 
1: Enable 0 : Disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_B_GM_EN">B_GM_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>B component Gamma function enable 
1: Enable 0 : Disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_RLUT_LOAD">RLUT_LOAD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Enable AHB programming of R-LUT</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_GLUT_LOAD">GLUT_LOAD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Enable AHB programming of G-LUT</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_BLUT_LOAD">BLUT_LOAD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Enable AHB programming of B-LUT</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_RGBLUT_RW">RGBLUT_RW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Enable AHB programming of RGB-LUTs all together Common Gamma Programming. Enable this for Read and Write operation</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_RLUT_READ">RLUT_READ</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Enable AHB programming of R-LUT</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_GLUT_READ">GLUT_READ</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Enable AHB programming of G-LUT</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_BLUT_READ">BLUT_READ</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Enable AHB programming of B-LUT</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GAMMA_CFG0_SRAM_PDOWN">SRAM_PDOWN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>It is used to power down the SRAM. 
1'b1: Disable SRAM, CEN control</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%%</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="GAMMA_RSVDx0_b12"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [8159:0]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8160</p>
</td>
<td><p><a NAME="GAMMA_RSVDx4"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00400</p>
</td>
<td><p><a NAME="GAMMA_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#GMLUT">$GMLUT</a></p>
</td>
<td><p><a NAME="GAMMA_RGB">RGB</a></p>
</td>
<td><p>MEM</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RLUT_LOAD/RLUT_READ=1: Allocated for Red 256 step gamma LUT values GMLUT[129x20] LUT 
32b Data Packing = {LUT[n+1],LUT[n]} 2x16bits packing 
GLUT_LOAD/GLUT_READ=1: Allocated for Green 256 step gamma LUT values GMLUT[129x20] LUT 
32b Data Packing = {LUT[n+1],LUT[n]} 2x16bits packing 
BLUT_LOAD=1/BLUT_READ: Allocated for Green 256 step gamma LUT values GMLUT[129x20] LUT 
32b Data Packing = {LUT[n+1],LUT[n]} 2x16bits packing 
RGBLUT_LOAD = 1 
Allocated for Red/Green/Blue 256 step gamma LUT values GMLUT[129x20] LUT 
32b Data Packing = {LUT[n+1],LUT[n]} 2x16bits packing</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="DNS422_420"> 
<a HREF="#vpp_gfx_vop">DNS422_420</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>DNS422_420</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface DNS422_420</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="DNS422_420_CFG0">CFG0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DNS422_420_CFG0_dns422_420_en">dns422_420_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for dns422_420</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DNS422_420_CFG0_dns422_420_msb_swap">dns422_420_msb_swap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>MSB Swap for dns422_420</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DNS422_420_CFG0_sp_en">sp_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Semi planar mode enable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DNS422_420_CFG0_dns422_420_auto_pixcnt">dns422_420_auto_pixcnt</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Line pixel count taken from registers 
1 : Line pixel count derived inside DNS.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [16:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS422_420_CFG0_dns422_420_hres">dns422_420_hres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal resolution</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [29:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS422_420_CFG0_dns422_420_htot">dns422_420_htot</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal total</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="DNS422_420_CFG0_outdata_mode">outdata_mode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Configure YUV420 output data packing 
DNS422_420 10 bit Processing. 
0: Full 10bit data output 
1: 8bit rounded data output MSB align 
DNS422_420 12bit Processing 
0: Full 12bit data output 
1: 10bit rounded data output MSB align 
2: 8bit rounded data output MSB align 
NOTE: please see the Table 1 in section 1</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="DNS422_420_CFG1">CFG1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DNS422_420_CFG1_PDWN">PDWN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Reduce the leakage(low power) mode , allows VDD to be switched off with data retention. 
0: Normal operation</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DNS422_420_CFG1_PDLVMC">PDLVMC</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: To select leakage reduction mode options when PDWN is asserted. 
0: Normal operation</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DNS422_420_CFG1_PDFVSSM">PDFVSSM</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: To select leakage reduction mode options when PDWN is asserted. 
0: Normal operation 
End of dns422_420 register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="DNS422_420_RSVDx4_b3"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="DNS444_422"> 
<a HREF="#vpp_gfx_vop">DNS444_422</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>DNS444_422</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Required registers for Down-sampler</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="DNS444_422_CFG0">CFG0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG0_c4_14_11tap_regs">c4_14_11tap_regs</a></p>
</td>
<td><p>21</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG0_c5_13_11tap_regs">c5_13_11tap_regs</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="DNS444_422_RSVDx0_b26"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="DNS444_422_CFG1">CFG1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG1_c6_12_11tap_regs">c6_12_11tap_regs</a></p>
</td>
<td><p>4268</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG1_c7_11_11tap_regs">c7_11_11tap_regs</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="DNS444_422_RSVDx4_b26"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="DNS444_422_CFG2">CFG2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG2_c8_10_11tap_regs">c8_10_11tap_regs</a></p>
</td>
<td><p>1182</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG2_c9_11tap_regs">c9_11tap_regs</a></p>
</td>
<td><p>2034</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="DNS444_422_RSVDx8_b26"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="DNS444_422_CFG3">CFG3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG3_c6_12_7tap_regs">c6_12_7tap_regs</a></p>
</td>
<td><p>4132</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 7tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG3_c7_11_7tap_regs">c7_11_7tap_regs</a></p>
</td>
<td><p>0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 7tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="DNS444_422_RSVDxC_b26"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="DNS444_422_CFG4">CFG4</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG4_c8_10_7tap_regs">c8_10_7tap_regs</a></p>
</td>
<td><p>1032</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 7tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="DNS444_422_CFG4_c9_7tap_regs">c9_7tap_regs</a></p>
</td>
<td><p>2104</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable coefficients for 7tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="DNS444_422_RSVDx10_b26"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="DNS444_422_CFG5">CFG5</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="DNS444_422_CFG5_edge_thresh_y">edge_thresh_y</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>8bit fixed Luma threshold for adaptive DNS during 8/10/12bit data pipe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="DNS444_422_CFG5_edge_thresh_c">edge_thresh_c</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>8bit fixed Chroma threshold for adaptive DNS during 8/10/12bit data pipe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [17:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="DNS444_422_CFG5_mode_regs">mode_regs</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>en[0]: Sampler enable/disable 
0: disables down sampler 
1: enables  down sampler 
en[1]: 
1: enables adaptive sampling 0: Fixed 11 taps</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="DNS444_422_RSVDx14_b18"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="DNS444_422_CFG6">CFG6</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="DNS444_422_CFG6_yblank">yblank</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Blanking Interval forced data for Luma Channel</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="DNS444_422_CFG6_cblank">cblank</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Blanking Interval forced data for Chroma Channel</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [24:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DNS444_422_CFG6_use_blank_regs">use_blank_regs</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Use programmed Blank data at video border. 
0: Use pixel repeat at Video Border area</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:25]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="DNS444_422_RSVDx18_b25"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="VOP"> 
<a HREF="#vpp_gfx_vop">VOP</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>VOP</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="VOP_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_CTRL_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start register for VOP TG</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_CTRL_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clear register for VOP TG</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_CTRL_ififo_start">ififo_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start register for Input FIFO.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_CTRL_ififo_clear">ififo_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clear register for Input FIFO.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="VOP_RSVDx0_b4"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="VOP_MOD_CTRL">MOD_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_MOD_CTRL_gamma_bypass">gamma_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bypass control for gamma (1D-LUT)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_MOD_CTRL_csc_bypass">csc_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bypass control for csc</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_MOD_CTRL_CAPP_replicate_bypass">CAPP_replicate_bypass</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bypass control for CAPP_replicate</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_MOD_CTRL_dns444to422_bypass">dns444to422_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bypass control for dns444to422</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_MOD_CTRL_dns422_420_bypass">dns422_420_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bypass control for dns422_420</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_MOD_CTRL_dither_bypass">dither_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bypass control for dither</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_MOD_CTRL_inp_en">inp_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: To select input path for DSI-MIPI. 
0: bypass (disable path for DSI-MIPI).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_MOD_CTRL_YUV420_16_12_sel">YUV420_16_12_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: 16 bit {8-bit luma, 8 bit chroma} 
0: 12 bit {8-bit luma, 4 bit chroma}</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="VOP_RSVDx4_b8"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="VOP_SOURCE_CTRL">SOURCE_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="VOP_SOURCE_CTRL_inp_swap_sel">inp_swap_sel</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[1:0] - 0: Will select B data 
1: Will select G data 
else: Will select R data 
[3:2] - 0: Will select B data 
1: Will select G data 
else: Will select R data 
[5:4] - 0: Will select B data 
1: Will select G data 
else: Will select R data</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="VOP_RSVDx8_b6"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="VOP_PIX_TOTAL">PIX_TOTAL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="VOP_PIX_TOTAL_inpPix_tot">inpPix_tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in input path.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="VOP_FIFO_CTRL">FIFO_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_FIFO_CTRL_ofifo_sts_ctrl">ofifo_sts_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Output fifo status control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_FIFO_CTRL_emp_sts_ctrl">emp_sts_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Almost Empty status control register for Input FIFO in VOP Path. Write 0 to make flow control dependent.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="VOP_RSVDx10_b2"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="VOP_CLKEN_CTRL">CLKEN_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_CLKEN_CTRL_clken_ctrl">clken_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clock enable control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="VOP_RSVDx14_b1"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="VOP_LSIMG_CONFIG">LSIMG_CONFIG</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="VOP_LSIMG_CONFIG_inimgwidth_left">inimgwidth_left</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Left side image width in side by side mode for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [27:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="VOP_LSIMG_CONFIG_inimg_left_end_pos">inimg_left_end_pos</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Position to capture left frame right end boundary pixel for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%%</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="VOP_RSVDx18_b28"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="VOP_LSIMG_CONFIG_left_rep_width">left_rep_width</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Left frame repetition width at boundary for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:5]</p>
</td>
<td><p>%%</p>
</td>
<td><p>27</p>
</td>
<td><p><a NAME="VOP_RSVDx1C_b5"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="VOP_RSIMG_CONFIG">RSIMG_CONFIG</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [13:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="VOP_RSIMG_CONFIG_inimgwidth_right">inimgwidth_right</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Right side image width in side by side mode for read cleint 0 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [27:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="VOP_RSIMG_CONFIG_inimg_right_end_pos">inimg_right_end_pos</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Position to capture right frame right start boundary pixel for read cleint 0 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%%</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="VOP_RSVDx20_b28"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="VOP_RSIMG_CONFIG_right_rep_width">right_rep_width</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Right frame repetition width at boundary for read client 0 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:5]</p>
</td>
<td><p>%%</p>
</td>
<td><p>27</p>
</td>
<td><p><a NAME="VOP_RSVDx24_b5"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="VOP_CAPP_MODE">CAPP_MODE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VOP_CAPP_MODE_CAAP_mode">CAAP_mode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input mode for VOP CAPP replication block. 
1: if up stream back pressure handling mode enabled. 
0: if up stream back pressure handling mode disabled. (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="VOP_RSVDx28_b1"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="VOP_VOP_TG_STATUS">VOP_TG_STATUS</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="VOP_VOP_TG_STATUS_vop_tg_vCnt">vop_tg_vCnt</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>VOP TG VCNT</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="VOP_RSVDx2C_b16"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7807:0]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7808</p>
</td>
<td><p><a NAME="VOP_RSVDx30"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00400</p>
</td>
<td><p><a NAME="VOP_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#GAMMA">$GAMMA</a></p>
</td>
<td><p><a NAME="VOP_GAMMA">GAMMA</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Gamma (1D-LUT) registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00C00</p>
</td>
<td><p><a NAME="VOP_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CSC_C17O24">$CSC_C17O24</a></p>
</td>
<td><p><a NAME="VOP_CSC">CSC</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>csc registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00C3C</p>
</td>
<td><p><a NAME="VOP_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#DITHER">$DITHER</a></p>
</td>
<td><p><a NAME="VOP_DITHER">DITHER</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dither registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00C40</p>
</td>
<td><p><a NAME="VOP_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#DNS444_422">$DNS444_422</a></p>
</td>
<td><p><a NAME="VOP_DNS444_422">DNS444_422</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DNS444_422 registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00C5C</p>
</td>
<td><p><a NAME="VOP_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#DNS422_420">$DNS422_420</a></p>
</td>
<td><p><a NAME="VOP_DNS422_420">DNS422_420</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DNS422_420 registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00C64</p>
</td>
<td><p><a NAME="VOP_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG">$TG</a></p>
</td>
<td><p><a NAME="VOP_TG">TG</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TG registers for VOP Path</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [6879:0]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6880</p>
</td>
<td><p><a NAME="VOP_RSVDxCA4"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<p><a NAME="VPP_GFX_VOP"> 
<a HREF="#vpp_gfx_vop">VPP_GFX_VOP</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset 
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>VPP_GFX_VOP</p>
</td>
<td><p>biu</p>
</td>
<td><p> 
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="VPP_GFX_VOP_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#VOP">$VOP</a></p>
</td>
<td><p><a NAME="VPP_GFX_VOP_VOP">VOP</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>VOP path related register</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x01000</p>
</td>
<td><p><a NAME="VPP_GFX_VOP_"> 
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p> 
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CSC_C17O24">$CSC_C17O24</a></p>
</td>
<td><p><a NAME="VPP_GFX_VOP_GFX1_CSC">GFX1_CSC</a></p>
</td>
<td><p>REG</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p> 
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSC registers in GFX1 path. 
End of VPP_GFX_VOP plane definition.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p> 
</p>
</td>
<td><p># [7711:0]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7712</p>
</td>
<td><p><a NAME="VPP_GFX_VOP_RSVDx103C"> 
</a></p>
</td>
<td><p> 
</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p> 
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p> 
</p>
</td>
</tr>
</table><p> 
</p>
</body></html>