/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module pipeline #(
        parameter DEPTH = 2'h3
    ) (
        input wire clk,
        input wire in,
        output reg out
    );
    logic [31:0] R_38542f24_i;
    logic [31:0] RR_38542f24_i;
    logic [(DEPTH)-1:0] D_pipe_d, D_pipe_q = 0;
    always @* begin
        D_pipe_d = D_pipe_q;
        
        D_pipe_d[1'h0] = in;
        out = D_pipe_q[$bits(D_pipe_q) - 1'h1];
        for (RR_38542f24_i = 0; RR_38542f24_i < DEPTH - 1'h1; RR_38542f24_i = RR_38542f24_i + 1) begin
      R_38542f24_i = (0) + RR_38542f24_i * (1);
            D_pipe_d[R_38542f24_i + 1'h1] = D_pipe_q[R_38542f24_i];
        end
    end
    
    
    always @(posedge (clk)) begin
        D_pipe_q <= D_pipe_d;
        
    end
endmodule