Module Name,LLM Model,Lemma #,Lemma,Representation
sliding_board_256,anthropic.claude-v2:1,1,assume property (@(posedge clock) !($countones(match_bits) inside {[0:65534]}));,verilog
sliding_board_256,anthropic.claude-v2:1,2,assume property (@(posedge clock) disable iff (!valid) freg==treg);,verilog
sliding_board_256,anthropic.claude-v2:1,3,assume property (@(posedge clock) parity == prev(parity));,verilog
sliding_board_256,gpt-4o,1,assume property (@(posedge clock) valid |-> ((treg[5:0] == freg[5:0] && (treg[15:8] == freg[15:8] + 1 || treg[15:8] + 1 == freg[15:8])) || (treg[11:6] == freg[11:6] && (treg[7:0] == freg[7:0] + 1 || treg[7:0] + 1 == freg[7:0]))));,verilog
sliding_board_256,gpt-4o,2,assume property (@(posedge clock) valid |-> (parity == (((b[0] & 5) == 1) | ((b[0] & 5) == 4)) ^ (((b[1] & 5) == 0) | ((b[1] & 5) == 5)) ^ ... ));,verilog
sliding_board_256,gpt-4o,3,assume property (@(posedge clock) !$onehot0(match_bits) |-> $countones(match_bits) < 65536);,verilog
gray_11-p3,anthropic.claude-v2:1,1,assume property (@(posedge clk) (!rst -> always eventually (gray_cnt==0)));,verilog
gray_11-p3,anthropic.claude-v2:1,2,assume property (@(posedge clk) (gray_cnt==0 -> sig));,verilog
gray_11-p3,anthropic.claude-v2:1,3,assume property (@(posedge clk) (sig -> eventually!sig));,verilog
gray_11-p3,gpt-4o,1,assume property (@(posedge clk) (always s_eventually gray_cnt == 0));,verilog
gray_11-p3,gpt-4o,2,assume property (@(posedge clk) (always s_eventually (sig == 1 and s_eventually sig == 0)));,verilog
gray_11-p3,meta-llama/Llama-3.1-8B-Instruct,1,assume property (@(posedge clk) (cnt > 0));,verilog
gray_11-p3,meta-llama/Llama-3.1-8B-Instruct,2,assume property (@(posedge clk) (gray_cnt == 0) -> (sig == 1));,verilog
gray_11-p3,meta-llama/Llama-3.1-8B-Instruct,3,assume property (@(posedge clk) (gray_cnt!= 0) -> (sig == 0));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,1,assume property (@(posedge clk) (counter[2:0] == 0));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,2,assume property (@(posedge clk) (sound == S_WIN | sound == S_LOSS));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,3,assume property (@(posedge clk) (nl[3:0] == 15));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,4,assume property (@(posedge clk) (play == PLAY_ON | play == PLAY_OFF));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,5,assume property (@(posedge clk) (speaker == s));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,6,assume property (@(posedge clk) (counter[2:0] < 256));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,7,assume property (@(posedge clk) (timebase < COUNT_FIN));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,8,assume property (@(posedge clk) (count < COUNT_FIN));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,9,assume property (@(posedge clk) (max < SIZE_MEM));,verilog
itc99_b12_p2,meta-llama/Llama-3.1-8B-Instruct,10,assume property (@(posedge clk) (scan < SIZE_MEM));,verilog
itc99_b12_p2,anthropic.claude-v2:1,1,assume property ((nloss == 1) |-> ((nl[0] == 0) && (nl[1] == 0) && (nl[2] == 0) && (nl[3] == 0))); ,verilog
itc99_b12_p2,anthropic.claude-v2:1,2,assume property ((nl[0] == 1) || (nl[1] == 1) || (nl[2] == 1) || (nl[3] == 1));,verilog
itc99_b12_p2,gpt-4o,1,assume property (@(posedge clock) (gamma == `G10 | gamma == `Ea | gamma == `E0 | gamma == `E1) |-> (nl != 4'b1111));,verilog
itc99_b12_p2,gpt-4o,2,assume property (@(posedge clock) (gamma == `G5 | gamma == `G6 | gamma == `G7) |-> (count > 0));,verilog
itc99_b12_p2,gpt-4o,3,assume property (@(posedge clock) (wr == 1) |-> (memory[address] != 4'b1111));,verilog
seven_seg_15-p2,anthropic.claude-v2:1,1,assume property (@(posedge clk) cnt < freq |=> (always s_eventually cnt == freq));,verilog
seven_seg_15-p2,anthropic.claude-v2:1,2,assume property (@(posedge clk) always ((cnt == freq) |=> (X digit_select != digit_select)));),verilog
seven_seg_15-p2,anthropic.claude-v2:1,3,assume property (@(posedge clk) (rst == 1) |=> (X digit_select == 0));,verilog
seven_seg_15-p2,meta-llama/Llama-3.1-8B-Instruct,1,assume property (@(posedge clk) (rst == 1));,verilog
seven_seg_15-p2,meta-llama/Llama-3.1-8B-Instruct,2,assume property (@(posedge clk) (cnt < freq));,verilog
seven_seg_15-p2,meta-llama/Llama-3.1-8B-Instruct,3,assume property (@(posedge clk) (digit_select == 0));,verilog
seven_seg_15-p2,meta-llama/Llama-3.1-8B-Instruct,4,assume property (@(posedge clk) (segment == both7seg[13:7]));,verilog
seven_seg_15-p2,gpt-4o,1,assert property (@(posedge clk) (cnt == freq) |-> (digit_select == !digit_select));,verilog
seven_seg_15-p2,gpt-4o,2,assume property (@(posedge clk) (always s_eventually rst == 1));,verilog
seven_seg_15-p2,gpt-4o,3,assert property (@(posedge clk) (cnt == freq) |-> (cnt == 0));,verilog
am2910_parametrized_p4,meta-llama/Llama-3.1-8B-Instruct,1,assume property @(posedge clk) (sp >= 0 and sp <= S_SIZE-1);,verilog
am2910_parametrized_p4,meta-llama/Llama-3.1-8B-Instruct,2,assume property @(posedge clk) (reg_file[sp] == {MBITS{1'b0}});,verilog
am2910_parametrized_p4,gpt-4o,1,assume property (@(posedge clk) (sp >= 0 && sp < S_SIZE));,verilog
am2910_parametrized_p4,gpt-4o,2,assume property (@(posedge clk) (push == 0 && pop == 0) |=> ($stable(reg_file[sp])));,verilog
am2910_parametrized_p4,gpt-4o,3,"assume property (@(posedge clk) (push == 1 && $past(push) == 1 && $past(pop) == 1 && sp != 0 && sp != (S_SIZE-2) && sp != (S_SIZE-1) && sp != S_SIZE) |=> (reg_file[sp] == $past(reg_file[sp],2)));",verilog
am2910_parametrized_p4,anthropic.claude-v2:1,1,assume property (@(posedge clk) disable iff(sp == 0 || sp == 4094 || sp == 4095 || sp == 4096));,verilog
am2910_parametrized_p4,anthropic.claude-v2:1,2,assume property (@(posedge clk) (push |-> sp != sp’));,verilog
am2910_parametrized_p4,anthropic.claude-v2:1,3,assume property (@(posedge clk) (pop |-> sp != sp’));,verilog
buffer_256,anthropic.claude-v2:1,1,assume property (@(posedge clock) alloc_addr < 128);,verilog
buffer_256,anthropic.claude-v2:1,2,assume property (@(posedge clock) free_addr < 128);,verilog
buffer_256,anthropic.claude-v2:1,3,assume property (@(posedge clock) (count'+count) <= 128);,verilog
buffer_256,gpt-4o,1,assume property (@(posedge clock) (alloc |-> (count < `SIZE)));,verilog
buffer_256,gpt-4o,2,assume property (@(posedge clock) (alloc_addr < `SIZE) && (free_addr < `SIZE));,verilog
buffer_256,gpt-4o,3,assume property (@(posedge clock) (nack |-> (count == `SIZE)));,verilog
