# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Downloads/student_resources-20241121T000956Z-001/student_resources/register_file.vhd" \
"../../../../../Downloads/student_resources-20241121T000956Z-001/student_resources/register_file_tb.vhd" \

# Do not sort compile order
nosort
