// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

/// @file isa_operand_simd_inl.h
/// @brief Out-of-line definitions for the SIMD fast-path overrides on
/// `AmdgpuIsaOperand<Isa>`. Pulled into per-arch `operand.cpp` so
/// vtable emission picks up the bodies; not included from the
/// lightweight `operand.h` so analysis-only translation units avoid the
/// heavy Wavefront / ComputeUnit headers.

#ifndef ROCJITSU_ISA_ISA_OPERAND_SIMD_INL_H_
#define ROCJITSU_ISA_ISA_OPERAND_SIMD_INL_H_

#include "rocjitsu/isa/operand.h"
#include "rocjitsu/vm/amdgpu/compute_unit.h"
#include "rocjitsu/vm/amdgpu/wavefront.h"

#include <algorithm>
#include <cstring>

namespace rocjitsu {

namespace detail {
template <typename Isa, typename Op>
std::optional<uint32_t> resolved_vgpr_offset_for_operand(const amdgpu::Wavefront &wf,
                                                         const Op &op) {
  if constexpr (requires {
                  Isa::resolved_vgpr_offset(wf, op.opr_type_, op.encoding_value_,
                                            op.vgpr_msb_role());
                }) {
    return Isa::resolved_vgpr_offset(wf, op.opr_type_, op.encoding_value_, op.vgpr_msb_role());
  } else {
    (void)wf;
    return Isa::resolved_vgpr_offset(op.opr_type_, op.encoding_value_);
  }
}
} // namespace detail

template <typename Isa> bool AmdgpuIsaOperand<Isa>::simd_capable() const {
  if (this->delegate())
    return this->delegate()->simd_capable();
  return Isa::simd_capable_value(this->opr_type_, this->encoding_value_);
}

template <typename Isa>
void AmdgpuIsaOperand<Isa>::read_lane_chunk(const amdgpu::Wavefront &wf, uint32_t lane_base,
                                            uint32_t count, uint32_t *out) const {
  if (this->delegate()) {
    this->delegate()->read_lane_chunk(wf, lane_base, count, out);
    return;
  }
  if (auto off = detail::resolved_vgpr_offset_for_operand<Isa>(wf, *this)) {
    const uint8_t *src = wf.cu().vgpr_data(wf.vgpr_alloc().base + *off);
    std::memcpy(out, src + lane_base * sizeof(uint32_t), count * sizeof(uint32_t));
    return;
  }
  std::fill_n(out, count, Isa::simd_broadcast_value(wf, this->opr_type_, this->encoding_value_));
}

template <typename Isa>
void AmdgpuIsaOperand<Isa>::write_lane_chunk(amdgpu::Wavefront &wf, uint32_t lane_base,
                                             uint32_t count, const uint32_t *vals,
                                             uint64_t mask) const {
  auto off = detail::resolved_vgpr_offset_for_operand<Isa>(wf, *this);
  if (!off) {
    Operand::write_lane_chunk(wf, lane_base, count, vals, mask);
    return;
  }
  uint32_t reg = wf.vgpr_alloc().base + *off;
  uint64_t full_mask = util::mask<uint64_t>(static_cast<int>(count));
  if ((mask & full_mask) == full_mask) {
    uint8_t *dst = wf.cu().vgpr_data(reg);
    std::memcpy(dst + lane_base * sizeof(uint32_t), vals, count * sizeof(uint32_t));
    return;
  }
  for (uint32_t i = 0; i < count; ++i)
    if (mask & (1ULL << i))
      wf.cu().write_vgpr(reg, lane_base + i, vals[i]);
}

template <typename Isa>
std::optional<uint32_t> AmdgpuIsaOperand<Isa>::simd_vgpr_base(const amdgpu::Wavefront &wf) const {
  if (this->delegate())
    return amdgpu::SimdAccess::vgpr_base(*this->delegate(), wf);
  if (auto off = detail::resolved_vgpr_offset_for_operand<Isa>(wf, *this))
    return wf.vgpr_alloc().base + *off;
  return std::nullopt;
}

template <typename Isa>
const amdgpu::VgprStorage *
AmdgpuIsaOperand<Isa>::simd_vgpr_storage(const amdgpu::Wavefront &wf) const {
  if (this->delegate())
    return amdgpu::SimdAccess::vgpr_storage(*this->delegate(), wf);
  if (auto off = detail::resolved_vgpr_offset_for_operand<Isa>(wf, *this))
    return &wf.cu().template vgpr_reg<64>(wf.vgpr_alloc().base + *off);
  return nullptr;
}

template <typename Isa>
amdgpu::VgprStorage *AmdgpuIsaOperand<Isa>::simd_vgpr_storage_mut(amdgpu::Wavefront &wf) const {
  if (auto off = detail::resolved_vgpr_offset_for_operand<Isa>(wf, *this))
    return &wf.cu().template vgpr_reg<64>(wf.vgpr_alloc().base + *off);
  return nullptr;
}

template <typename Isa>
void AmdgpuIsaOperand<Isa>::simd_notify_read(const amdgpu::Wavefront &wf, uint32_t lane_begin,
                                             uint32_t lane_end, uint8_t byte_mask) const {
  if (auto off = detail::resolved_vgpr_offset_for_operand<Isa>(wf, *this)) {
    uint32_t physical_reg = wf.vgpr_alloc().base + *off;
    wf.cu().notify_vgpr_read(&wf, physical_reg, lane_begin, lane_end, byte_mask);
  }
}

template <typename Isa>
amdgpu::ConstVgprStoragePair64
AmdgpuIsaOperand<Isa>::simd_vgpr_storage64(const amdgpu::Wavefront &wf) const {
  if (this->delegate())
    return amdgpu::SimdAccess::vgpr_storage64(*this->delegate(), wf);
  if (auto off = detail::resolved_vgpr_offset_for_operand<Isa>(wf, *this)) {
    uint32_t reg = wf.vgpr_alloc().base + *off;
    return {&wf.cu().template vgpr_reg<64>(reg), &wf.cu().template vgpr_reg<64>(reg + 1)};
  }
  return {nullptr, nullptr};
}

template <typename Isa>
amdgpu::VgprStoragePair64
AmdgpuIsaOperand<Isa>::simd_vgpr_storage64_mut(amdgpu::Wavefront &wf) const {
  if (auto off = detail::resolved_vgpr_offset_for_operand<Isa>(wf, *this)) {
    uint32_t reg = wf.vgpr_alloc().base + *off;
    return {&wf.cu().template vgpr_reg<64>(reg), &wf.cu().template vgpr_reg<64>(reg + 1)};
  }
  return {nullptr, nullptr};
}

} // namespace rocjitsu

#endif // ROCJITSU_ISA_ISA_OPERAND_SIMD_INL_H_
