// kernel_system_avs_hello_world_cra_cra_ring.v

// Generated using ACDS version 16.1 196

`timescale 1 ps / 1 ps
module kernel_system_avs_hello_world_cra_cra_ring (
		input  wire        clk,               //      clock.clk
		output wire        avm_read,          // cra_master.read
		output wire        avm_write,         //           .write
		output wire [3:0]  avm_addr,          //           .address
		output wire [7:0]  avm_byteena,       //           .byteenable
		output wire [63:0] avm_writedata,     //           .writedata
		input  wire [63:0] avm_readdata,      //           .readdata
		input  wire        avm_readdatavalid, //           .readdatavalid
		input  wire        rst_n,             //      reset.reset_n
		input  wire        ri_read,           //    ring_in.read
		input  wire        ri_write,          //           .write
		input  wire [3:0]  ri_addr,           //           .addr
		input  wire [63:0] ri_data,           //           .data
		input  wire [7:0]  ri_byteena,        //           .byteena
		input  wire        ri_datavalid,      //           .datavalid
		output wire        ro_read,           //   ring_out.read
		output wire        ro_write,          //           .write
		output wire [3:0]  ro_addr,           //           .addr
		output wire [63:0] ro_data,           //           .data
		output wire [7:0]  ro_byteena,        //           .byteena
		output wire        ro_datavalid       //           .datavalid
	);

	cra_ring_node #(
		.RING_ADDR_W (4),
		.CRA_ADDR_W  (4),
		.DATA_W      (64),
		.ID_W        (0),
		.ID          (32'b00000000000000000000000000000000)
	) avs_hello_world_cra_cra_ring (
		.clk               (clk),               //      clock.clk
		.rst_n             (rst_n),             //      reset.reset_n
		.avm_read          (avm_read),          // cra_master.read
		.avm_write         (avm_write),         //           .write
		.avm_addr          (avm_addr),          //           .address
		.avm_byteena       (avm_byteena),       //           .byteenable
		.avm_writedata     (avm_writedata),     //           .writedata
		.avm_readdata      (avm_readdata),      //           .readdata
		.avm_readdatavalid (avm_readdatavalid), //           .readdatavalid
		.ri_read           (ri_read),           //    ring_in.read
		.ri_write          (ri_write),          //           .write
		.ri_addr           (ri_addr),           //           .addr
		.ri_data           (ri_data),           //           .data
		.ri_byteena        (ri_byteena),        //           .byteena
		.ri_datavalid      (ri_datavalid),      //           .datavalid
		.ro_read           (ro_read),           //   ring_out.read
		.ro_write          (ro_write),          //           .write
		.ro_addr           (ro_addr),           //           .addr
		.ro_data           (ro_data),           //           .data
		.ro_byteena        (ro_byteena),        //           .byteena
		.ro_datavalid      (ro_datavalid)       //           .datavalid
	);

endmodule
