{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604391290279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604391290279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 15:14:50 2020 " "Processing started: Tue Nov 03 15:14:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604391290279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604391290279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604391290279 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604391290600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/refile_cell_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/refile_cell_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 refile_cell_32bit " "Found entity 1: refile_cell_32bit" {  } { { "../RegsisterFile_32x32bit2/refile_cell_32bit.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/refile_cell_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604391290640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604391290640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/refile_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/refile_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 refile_cell " "Found entity 1: refile_cell" {  } { { "../RegsisterFile_32x32bit2/refile_cell.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/refile_cell.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604391290643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604391290643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/decoder5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/decoder5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5bit " "Found entity 1: decoder5bit" {  } { { "../RegsisterFile_32x32bit2/decoder5bit.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/decoder5bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604391290645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604391290645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/d_ff_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/d_ff_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_ver2 " "Found entity 1: D_FF_ver2" {  } { { "../RegsisterFile_32x32bit2/D_FF_ver2.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/D_FF_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604391290647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604391290647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../RegsisterFile_32x32bit2/D_FF.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604391290649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604391290649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_32x32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_32x32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_32x32bit " "Found entity 1: RegisterFile_32x32bit" {  } { { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604391290652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604391290652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile_32x32bit " "Elaborating entity \"RegisterFile_32x32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604391290677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5bit decoder5bit:inst0 " "Elaborating entity \"decoder5bit\" for hierarchy \"decoder5bit:inst0\"" {  } { { "RegisterFile_32x32bit.v" "inst0" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604391290718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refile_cell_32bit refile_cell_32bit:inst3\[0\] " "Elaborating entity \"refile_cell_32bit\" for hierarchy \"refile_cell_32bit:inst3\[0\]\"" {  } { { "RegisterFile_32x32bit.v" "inst3\[0\]" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604391290736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refile_cell refile_cell_32bit:inst3\[0\]\|refile_cell:inst\[0\] " "Elaborating entity \"refile_cell\" for hierarchy \"refile_cell_32bit:inst3\[0\]\|refile_cell:inst\[0\]\"" {  } { { "../RegsisterFile_32x32bit2/refile_cell_32bit.v" "inst\[0\]" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/refile_cell_32bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604391290759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF refile_cell_32bit:inst3\[0\]\|refile_cell:inst\[0\]\|D_FF:inst3 " "Elaborating entity \"D_FF\" for hierarchy \"refile_cell_32bit:inst3\[0\]\|refile_cell:inst\[0\]\|D_FF:inst3\"" {  } { { "../RegsisterFile_32x32bit2/refile_cell.v" "inst3" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/refile_cell.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604391290768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604391298509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604391298509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2606 " "Implemented 2606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604391298761 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604391298761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2491 " "Implemented 2491 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604391298761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604391298761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604391298829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 15:14:58 2020 " "Processing ended: Tue Nov 03 15:14:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604391298829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604391298829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604391298829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604391298829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604391299847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604391299848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 15:14:59 2020 " "Processing started: Tue Nov 03 15:14:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604391299848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604391299848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604391299848 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604391299932 ""}
{ "Info" "0" "" "Project  = RegisterFile_32x32bit" {  } {  } 0 0 "Project  = RegisterFile_32x32bit" 0 0 "Fitter" 0 0 1604391299933 ""}
{ "Info" "0" "" "Revision = RegisterFile_32x32bit" {  } {  } 0 0 "Revision = RegisterFile_32x32bit" 0 0 "Fitter" 0 0 1604391299933 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1604391300018 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RegisterFile_32x32bit EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"RegisterFile_32x32bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604391300036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604391300062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604391300062 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604391300145 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604391300153 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604391300671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604391300671 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604391300671 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 4802 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604391300676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 4803 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604391300676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 4804 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604391300676 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604391300676 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "115 115 " "No exact pin location assignment(s) for 115 pins of 115 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[0\] " "Pin OutA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[0] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[1\] " "Pin OutA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[1] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[2\] " "Pin OutA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[2] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[3\] " "Pin OutA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[3] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[4\] " "Pin OutA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[4] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[5\] " "Pin OutA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[5] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[6\] " "Pin OutA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[6] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[7\] " "Pin OutA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[7] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[8\] " "Pin OutA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[8] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[9\] " "Pin OutA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[9] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[10\] " "Pin OutA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[10] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[11\] " "Pin OutA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[11] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[12\] " "Pin OutA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[12] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[13\] " "Pin OutA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[13] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[14\] " "Pin OutA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[14] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[15\] " "Pin OutA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[15] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[16\] " "Pin OutA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[16] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[17\] " "Pin OutA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[17] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[18\] " "Pin OutA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[18] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[19\] " "Pin OutA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[19] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[20\] " "Pin OutA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[20] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[21\] " "Pin OutA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[21] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[22\] " "Pin OutA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[22] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[23\] " "Pin OutA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[23] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[24\] " "Pin OutA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[24] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[25\] " "Pin OutA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[25] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[26\] " "Pin OutA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[26] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[27\] " "Pin OutA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[27] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[28\] " "Pin OutA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[28] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[29\] " "Pin OutA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[29] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[30\] " "Pin OutA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[30] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutA\[31\] " "Pin OutA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutA[31] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[0\] " "Pin OutB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[0] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[1\] " "Pin OutB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[1] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[2\] " "Pin OutB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[2] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[3\] " "Pin OutB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[3] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[4\] " "Pin OutB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[4] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[5\] " "Pin OutB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[5] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[6\] " "Pin OutB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[6] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[7\] " "Pin OutB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[7] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[8\] " "Pin OutB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[8] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[9\] " "Pin OutB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[9] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[10\] " "Pin OutB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[10] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[11\] " "Pin OutB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[11] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[12\] " "Pin OutB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[12] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[13\] " "Pin OutB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[13] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[14\] " "Pin OutB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[14] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[15\] " "Pin OutB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[15] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[16\] " "Pin OutB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[16] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[17\] " "Pin OutB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[17] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[18\] " "Pin OutB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[18] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[19\] " "Pin OutB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[19] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[20\] " "Pin OutB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[20] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[21\] " "Pin OutB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[21] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[22\] " "Pin OutB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[22] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[23\] " "Pin OutB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[23] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[24\] " "Pin OutB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[24] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[25\] " "Pin OutB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[25] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[26\] " "Pin OutB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[26] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[27\] " "Pin OutB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[27] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[28\] " "Pin OutB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[28] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[29\] " "Pin OutB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[29] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[30\] " "Pin OutB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[30] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutB\[31\] " "Pin OutB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OutB[31] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[3\] " "Pin address_a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_a[3] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[4\] " "Pin address_a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_a[4] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_a " "Pin enable_a not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enable_a } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[0\] " "Pin address_a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_a[0] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[1\] " "Pin address_a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_a[1] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[2\] " "Pin address_a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_a[2] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[3\] " "Pin address_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_b[3] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[4\] " "Pin address_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_b[4] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[0\] " "Pin address_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_b[0] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_b " "Pin enable_b not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enable_b } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[1\] " "Pin address_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_b[1] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[2\] " "Pin address_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_b[2] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[0\] " "Pin In\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[0] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_w\[3\] " "Pin address_w\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_w[3] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_w\[4\] " "Pin address_w\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_w[4] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_w[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_w\[0\] " "Pin address_w\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_w[0] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_w[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_w " "Pin enable_w not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enable_w } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable_w } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_w\[1\] " "Pin address_w\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_w[1] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_w[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_w\[2\] " "Pin address_w\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_w[2] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[1\] " "Pin In\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[1] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[2\] " "Pin In\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[2] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[3\] " "Pin In\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[3] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[4\] " "Pin In\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[4] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[5\] " "Pin In\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[5] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[6\] " "Pin In\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[6] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[7\] " "Pin In\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[7] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[8\] " "Pin In\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[8] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[9\] " "Pin In\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[9] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[10\] " "Pin In\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[10] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[11\] " "Pin In\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[11] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[12\] " "Pin In\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[12] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[13\] " "Pin In\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[13] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[14\] " "Pin In\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[14] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[15\] " "Pin In\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[15] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[16\] " "Pin In\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[16] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[17\] " "Pin In\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[17] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[18\] " "Pin In\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[18] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[19\] " "Pin In\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[19] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[20\] " "Pin In\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[20] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[21\] " "Pin In\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[21] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[22\] " "Pin In\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[22] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[23\] " "Pin In\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[23] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[24\] " "Pin In\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[24] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[25\] " "Pin In\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[25] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[26\] " "Pin In\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[26] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[27\] " "Pin In\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[27] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[28\] " "Pin In\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[28] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[29\] " "Pin In\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[29] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[30\] " "Pin In\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[30] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In\[31\] " "Pin In\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { In[31] } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604391300817 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1604391300817 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegisterFile_32x32bit.sdc " "Synopsys Design Constraints File file not found: 'RegisterFile_32x32bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604391301024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604391301024 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604391301044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604391301200 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 0 { 0 ""} 0 2239 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604391301200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604391301393 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604391301396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604391301396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604391301399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604391301404 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604391301406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604391301406 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604391301408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604391301453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1604391301455 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604391301455 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "114 unused 3.3V 50 64 0 " "Number of I/O pins in group: 114 (unused VREF, 3.3V VCCIO, 50 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1604391301457 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1604391301457 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1604391301457 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604391301458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604391301458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604391301458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604391301458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604391301458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604391301458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604391301458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604391301458 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1604391301458 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1604391301458 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604391301518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604391303392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604391304022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604391304035 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604391304498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604391304498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604391304713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "F:/VerilogHDL/RegisterFile_32x32bit/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604391306129 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604391306129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604391306409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1604391306412 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1604391306412 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604391306412 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1604391306461 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604391306467 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[0\] 0 " "Pin \"OutA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[1\] 0 " "Pin \"OutA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[2\] 0 " "Pin \"OutA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[3\] 0 " "Pin \"OutA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[4\] 0 " "Pin \"OutA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[5\] 0 " "Pin \"OutA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[6\] 0 " "Pin \"OutA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[7\] 0 " "Pin \"OutA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[8\] 0 " "Pin \"OutA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[9\] 0 " "Pin \"OutA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[10\] 0 " "Pin \"OutA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[11\] 0 " "Pin \"OutA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[12\] 0 " "Pin \"OutA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[13\] 0 " "Pin \"OutA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[14\] 0 " "Pin \"OutA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[15\] 0 " "Pin \"OutA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[16\] 0 " "Pin \"OutA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[17\] 0 " "Pin \"OutA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[18\] 0 " "Pin \"OutA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[19\] 0 " "Pin \"OutA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[20\] 0 " "Pin \"OutA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[21\] 0 " "Pin \"OutA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[22\] 0 " "Pin \"OutA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[23\] 0 " "Pin \"OutA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[24\] 0 " "Pin \"OutA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[25\] 0 " "Pin \"OutA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[26\] 0 " "Pin \"OutA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[27\] 0 " "Pin \"OutA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[28\] 0 " "Pin \"OutA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[29\] 0 " "Pin \"OutA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[30\] 0 " "Pin \"OutA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutA\[31\] 0 " "Pin \"OutA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[0\] 0 " "Pin \"OutB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[1\] 0 " "Pin \"OutB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[2\] 0 " "Pin \"OutB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[3\] 0 " "Pin \"OutB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[4\] 0 " "Pin \"OutB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[5\] 0 " "Pin \"OutB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[6\] 0 " "Pin \"OutB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[7\] 0 " "Pin \"OutB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[8\] 0 " "Pin \"OutB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[9\] 0 " "Pin \"OutB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[10\] 0 " "Pin \"OutB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[11\] 0 " "Pin \"OutB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[12\] 0 " "Pin \"OutB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[13\] 0 " "Pin \"OutB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[14\] 0 " "Pin \"OutB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[15\] 0 " "Pin \"OutB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[16\] 0 " "Pin \"OutB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[17\] 0 " "Pin \"OutB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[18\] 0 " "Pin \"OutB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[19\] 0 " "Pin \"OutB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[20\] 0 " "Pin \"OutB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[21\] 0 " "Pin \"OutB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[22\] 0 " "Pin \"OutB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[23\] 0 " "Pin \"OutB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[24\] 0 " "Pin \"OutB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[25\] 0 " "Pin \"OutB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[26\] 0 " "Pin \"OutB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[27\] 0 " "Pin \"OutB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[28\] 0 " "Pin \"OutB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[29\] 0 " "Pin \"OutB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[30\] 0 " "Pin \"OutB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutB\[31\] 0 " "Pin \"OutB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604391306502 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1604391306502 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604391306973 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604391307071 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604391307636 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604391307964 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1604391308120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/VerilogHDL/RegisterFile_32x32bit/output_files/RegisterFile_32x32bit.fit.smsg " "Generated suppressed messages file F:/VerilogHDL/RegisterFile_32x32bit/output_files/RegisterFile_32x32bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604391308398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604391309062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 15:15:09 2020 " "Processing ended: Tue Nov 03 15:15:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604391309062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604391309062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604391309062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604391309062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604391309965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604391309965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 15:15:09 2020 " "Processing started: Tue Nov 03 15:15:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604391309965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604391309965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604391309965 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604391311235 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604391311292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604391311891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 15:15:11 2020 " "Processing ended: Tue Nov 03 15:15:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604391311891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604391311891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604391311891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604391311891 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604391312490 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604391312959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604391312960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 15:15:12 2020 " "Processing started: Tue Nov 03 15:15:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604391312960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604391312960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RegisterFile_32x32bit -c RegisterFile_32x32bit " "Command: quartus_sta RegisterFile_32x32bit -c RegisterFile_32x32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604391312960 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1604391313059 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604391313354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604391313384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604391313384 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegisterFile_32x32bit.sdc " "Synopsys Design Constraints File file not found: 'RegisterFile_32x32bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1604391313575 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1604391313575 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604391313582 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604391313582 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1604391313592 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1604391313616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604391313617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604391313632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604391313638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604391313644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604391313651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604391313652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604391313659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604391313659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1025.380 clk  " "   -1.380     -1025.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604391313659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604391313659 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604391313785 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1604391313786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604391313843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604391313851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604391313859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604391313866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604391313867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604391313876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604391313876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1025.380 clk  " "   -1.380     -1025.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604391313876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604391313876 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604391313995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604391314085 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604391314098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604391314257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 15:15:14 2020 " "Processing ended: Tue Nov 03 15:15:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604391314257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604391314257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604391314257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604391314257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604391315210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604391315210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 15:15:15 2020 " "Processing started: Tue Nov 03 15:15:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604391315210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604391315210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604391315210 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "RegisterFile_32x32bit.vo\", \"RegisterFile_32x32bit_fast.vo RegisterFile_32x32bit_v.sdo RegisterFile_32x32bit_v_fast.sdo F:/VerilogHDL/RegisterFile_32x32bit/simulation/modelsim/ simulation " "Generated files \"RegisterFile_32x32bit.vo\", \"RegisterFile_32x32bit_fast.vo\", \"RegisterFile_32x32bit_v.sdo\" and \"RegisterFile_32x32bit_v_fast.sdo\" in directory \"F:/VerilogHDL/RegisterFile_32x32bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1604391316713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604391316822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 15:15:16 2020 " "Processing ended: Tue Nov 03 15:15:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604391316822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604391316822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604391316822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604391316822 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604391317448 ""}
