# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-27 12:43:46 IST
# hostname  : vlsi-ria85.vlsidomain
# pid       : 11787
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:43521' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAznicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyNNh0ANCfSA7HS6aypDMUMJQDBQ1ZIhnyGQwAvLjgWxjoHoeoO4khkSgfDJDBpAvgaFGDyyXA7YPADhwFj0=' '-proj' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_13/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_13/.tmp/.initCmds.tcl' '1_i2c_13.tcl' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_13/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/liveness/jgprojects/1_i2c_13/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../1_i2c_13.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../1_i2c_13.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../1_i2c_13.sv(43): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../1_i2c_13.sv(1): compiling module 'i2cStrech'
[WARN (VERI-1209)] ../1_i2c_13.sv(15): expression size 32 truncated to fit in target size 15
[INFO (VERI-8005)] ../1_i2c_13.sv(6): Unintentional sequential element inferred for stretch read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_13.sv(4): Unintentional sequential element inferred for cnt read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_13.sv(5): Unintentional sequential element inferred for scl_clk read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_13.sv(1): Unintentional sequential element inferred for data_clk read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_13.sv(1): Unintentional sequential element inferred for switch_range read before write using blocking assignment
INFO (ISW003): Top module name is "i2cStrech".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
i2cStrech
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 19 of 19 design flops, 0 of 0 design latches, 4 of 4 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "i2cStrech.p1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.06 s]
0.0.N: Proof Simplification Iteration 3	[0.06 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.06 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 11864@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.N: Proofgrid shell started at 11863@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.Bm: Proofgrid shell started at 11901@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.Oh: Proofgrid shell started at 11903@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.L: Proofgrid shell started at 11904@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.B: Proofgrid shell started at 11905@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Ignoring liveness properties
0.0.Bm: Last scan. Per property time limit: 0s
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Ignoring liveness properties
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: All properties either determined or skipped. [0.00 s]
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.Bm: Trace Attempt  4	[0.00 s]
0.0.Bm: Trace Attempt  5	[0.00 s]
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.Oh: Exited with Success (@ 0.04 s)
0.0.Oh: Completed, Restart ignored.
0.0.L: Exited with Success (@ 0.04 s)
0.0.L: Completed, Restart ignored.
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Proofgrid shell started at 11906@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.Ht: Proofgrid shell started at 11900@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.Mpcustom4: Proofgrid shell started at 11902@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Ignoring liveness properties
0.0.Mpcustom4: All properties either determined or skipped. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.07 s)
0.0.Mpcustom4: Completed, Restart ignored.
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.13 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  4	[0.14 s]
0.0.AM: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.51 s]
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.AM: Trace Attempt  4	[0.51 s]
0.0.AM: Trace Attempt  5	[0.51 s]
0.0.N: Trace Attempt  1	[0.68 s]
0.0.N: Trace Attempt  2	[0.69 s]
0.0.N: Trace Attempt  3	[0.69 s]
0.0.N: Trace Attempt  4	[0.69 s]
0.0.N: Trace Attempt  5	[0.69 s]
0.0.AM: Trace Attempt  1	[2.12 s]
0.0.AM: Trace Attempt  2	[2.13 s]
0.0.AM: Trace Attempt  3	[2.13 s]
0.0.AM: Trace Attempt  4	[2.13 s]
0.0.AM: Trace Attempt  5	[2.13 s]
0.0.N: Trace Attempt  1	[2.47 s]
0.0.N: Trace Attempt  2	[2.47 s]
0.0.N: Trace Attempt  3	[2.47 s]
0.0.N: Trace Attempt  4	[2.48 s]
0.0.N: Trace Attempt  5	[2.48 s]
0.0.Hp: Trace Attempt 557	[4.02 s]
0.0.Bm: Trace Attempt 1709	[4.00 s]
0.0.B: Trace Attempt 1725	[4.00 s]
0.0.Ht: Trace Attempt 1787	[4.00 s]
0.0.AM: Trace Attempt 181	[6.17 s]
0.0.N: Trace Attempt 189	[6.50 s]
0.0.Bm: Trace Attempt 2381	[8.00 s]
0.0.Hp: Trace Attempt 786	[8.04 s]
0.0.B: Trace Attempt 2397	[8.01 s]
0.0.Ht: Trace Attempt 2428	[8.00 s]
0.0.N: Trace Attempt  1	[9.07 s]
0.0.N: Trace Attempt  2	[9.07 s]
0.0.N: Trace Attempt  3	[9.07 s]
0.0.N: Trace Attempt  4	[9.07 s]
0.0.N: Trace Attempt  5	[9.07 s]
0.0.AM: Trace Attempt  1	[9.90 s]
0.0.AM: Trace Attempt  2	[9.90 s]
0.0.AM: Trace Attempt  3	[9.90 s]
0.0.AM: Trace Attempt  4	[9.90 s]
0.0.AM: Trace Attempt  5	[9.90 s]
0.0.Bm: Trace Attempt 2863	[12.01 s]
0.0.B: Trace Attempt 2879	[12.01 s]
0.0.Hp: Trace Attempt 953	[12.05 s]
0.0.Ht: Trace Attempt 2901	[12.01 s]
0.0.N: Trace Attempt 189	[13.14 s]
0.0.AM: Trace Attempt 184	[13.96 s]
0.0.N: Trace Attempt  1	[15.81 s]
0.0.N: Trace Attempt  2	[15.81 s]
0.0.N: Trace Attempt  3	[15.81 s]
0.0.N: Trace Attempt  4	[15.81 s]
0.0.N: Trace Attempt  5	[15.81 s]
0.0.Bm: Trace Attempt 3282	[16.01 s]
0.0.B: Trace Attempt 3294	[16.01 s]
0.0.Hp: Trace Attempt 1097	[16.05 s]
0.0.Ht: Trace Attempt 3311	[16.01 s]
0.0.AM: Trace Attempt 250	[17.97 s]
0.0.N: Trace Attempt 185	[19.84 s]
0.0.Bm: Trace Attempt 3656	[20.02 s]
0.0.B: Trace Attempt 3658	[20.02 s]
0.0.Ht: Trace Attempt 3677	[20.02 s]
0.0.Hp: Trace Attempt 1227	[20.07 s]
0.0.AM: Trace Attempt 289	[22.04 s]
0.0.N: Trace Attempt  1	[22.66 s]
0.0.N: Trace Attempt  2	[22.66 s]
0.0.N: Trace Attempt  3	[22.66 s]
0.0.N: Trace Attempt  4	[22.66 s]
0.0.N: Trace Attempt  5	[22.66 s]
0.0.B: Trace Attempt 3970	[24.02 s]
0.0.Bm: Trace Attempt 3983	[24.03 s]
0.0.Ht: Trace Attempt 4008	[24.03 s]
0.0.Hp: Trace Attempt 1341	[24.09 s]
0.0.AM: Trace Attempt 336	[26.04 s]
0.0.N: Trace Attempt 185	[26.71 s]
0.0.B: Trace Attempt 4281	[28.03 s]
0.0.Bm: Trace Attempt 4301	[28.03 s]
0.0.Ht: Trace Attempt 4309	[28.03 s]
0.0.Hp: Trace Attempt 1447	[28.10 s]
0.0.N: Trace Attempt  1	[29.45 s]
0.0.N: Trace Attempt  2	[29.45 s]
0.0.N: Trace Attempt  3	[29.45 s]
0.0.N: Trace Attempt  4	[29.46 s]
0.0.N: Trace Attempt  5	[29.46 s]
0.0.AM: Trace Attempt 373	[30.11 s]
0.0.B: Trace Attempt 4572	[32.04 s]
0.0.Bm: Trace Attempt 4597	[32.04 s]
0.0.Ht: Trace Attempt 4586	[32.05 s]
0.0.Hp: Trace Attempt 1545	[32.12 s]
0.0.N: Trace Attempt 185	[33.49 s]
0.0.AM: Trace Attempt 413	[34.15 s]
0.0.B: Trace Attempt 4839	[36.05 s]
0.0.Bm: Trace Attempt 4867	[36.05 s]
0.0.Ht: Trace Attempt 4853	[36.05 s]
0.0.Hp: Trace Attempt 1636	[36.13 s]
0.0.N: Trace Attempt  1	[36.16 s]
0.0.N: Trace Attempt  2	[36.17 s]
0.0.N: Trace Attempt  3	[36.17 s]
0.0.N: Trace Attempt  4	[36.17 s]
0.0.N: Trace Attempt  5	[36.17 s]
0.0.AM: Trace Attempt 454	[38.31 s]
0.0.Ht: Trace Attempt 5090	[40.05 s]
0.0.Bm: Trace Attempt 5107	[40.07 s]
0.0.B: Trace Attempt 5075	[40.09 s]
0.0.Hp: Trace Attempt 1718	[40.13 s]
0.0.N: Trace Attempt 183	[40.20 s]
0.0.AM: Trace Attempt 408	[42.31 s]
0.0.N: Trace Attempt  1	[43.33 s]
0.0.N: Trace Attempt  2	[43.33 s]
0.0.N: Trace Attempt  3	[43.33 s]
0.0.N: Trace Attempt  4	[43.34 s]
0.0.N: Trace Attempt  5	[43.34 s]
0.0.Bm: Trace Attempt 5307	[44.07 s]
0.0.Ht: Trace Attempt 5290	[44.06 s]
0.0.B: Trace Attempt 5286	[44.09 s]
0.0.Hp: Trace Attempt 1791	[44.13 s]
0.0.N: Trace Attempt 185	[47.38 s]
0.0.Bm: Trace Attempt 5517	[48.09 s]
0.0.Ht: Trace Attempt 5496	[48.08 s]
0.0.B: Trace Attempt 5501	[48.11 s]
0.0.Hp: Trace Attempt 1865	[48.17 s]
0.0.AM: Trace Attempt 512	[49.37 s]
0.0.AM: Trace Attempt  1	[49.74 s]
0.0.AM: Trace Attempt  2	[49.74 s]
0.0.AM: Trace Attempt  3	[49.74 s]
0.0.AM: Trace Attempt  4	[49.74 s]
0.0.AM: Trace Attempt  5	[49.74 s]
0.0.N: Trace Attempt  1	[50.11 s]
0.0.N: Trace Attempt  2	[50.11 s]
0.0.N: Trace Attempt  3	[50.11 s]
0.0.N: Trace Attempt  4	[50.11 s]
0.0.N: Trace Attempt  5	[50.12 s]
0.0.Ht: Trace Attempt 5706	[52.08 s]
0.0.Bm: Trace Attempt 5732	[52.10 s]
0.0.B: Trace Attempt 5709	[52.11 s]
0.0.Hp: Trace Attempt 1939	[52.20 s]
0.0.AM: Trace Attempt 180	[53.76 s]
0.0.N: Trace Attempt 184	[54.12 s]
0.0.Ht: Trace Attempt 5922	[56.09 s]
0.0.Bm: Trace Attempt 5951	[56.12 s]
0.0.B: Trace Attempt 5924	[56.12 s]
0.0.Hp: Trace Attempt 2014	[56.25 s]
0.0.N: Trace Attempt  1	[56.92 s]
0.0.N: Trace Attempt  2	[56.92 s]
0.0.N: Trace Attempt  3	[56.92 s]
0.0.N: Trace Attempt  4	[56.92 s]
0.0.N: Trace Attempt  5	[56.92 s]
0.0.AM: Trace Attempt 248	[57.77 s]
0.0.Ht: Trace Attempt 6131	[60.10 s]
0.0.Bm: Trace Attempt 6160	[60.13 s]
0.0.B: Trace Attempt 6130	[60.13 s]
0.0.Hp: Trace Attempt 2085	[60.30 s]
0.0.N: Trace Attempt 185	[60.94 s]
0.0.AM: Trace Attempt 281	[61.84 s]
0.0.N: Trace Attempt  1	[63.61 s]
0.0.N: Trace Attempt  2	[63.61 s]
0.0.N: Trace Attempt  3	[63.61 s]
0.0.N: Trace Attempt  4	[63.62 s]
0.0.N: Trace Attempt  5	[63.62 s]
0.0.Ht: Trace Attempt 6329	[64.12 s]
0.0.Bm: Trace Attempt 6356	[64.15 s]
0.0.B: Trace Attempt 6323	[64.15 s]
0.0.Hp: Trace Attempt 2153	[64.31 s]
0.0.AM: Trace Attempt 323	[66.07 s]
0.0.N: Trace Attempt 185	[67.63 s]
0.0.Ht: Trace Attempt 6524	[68.12 s]
0.0.B: Trace Attempt 6511	[68.15 s]
0.0.Bm: Trace Attempt 6549	[68.17 s]
0.0.Hp: Trace Attempt 2220	[68.34 s]
0.0.AM: Trace Attempt 359	[70.14 s]
0.0.N: Trace Attempt  1	[70.36 s]
0.0.N: Trace Attempt  2	[70.36 s]
0.0.N: Trace Attempt  3	[70.36 s]
0.0.N: Trace Attempt  4	[70.36 s]
0.0.N: Trace Attempt  5	[70.36 s]
0.0.B: Trace Attempt 6696	[72.15 s]
0.0.Ht: Trace Attempt 6714	[72.14 s]
0.0.Bm: Trace Attempt 6736	[72.17 s]
0.0.Hp: Trace Attempt 2284	[72.35 s]
0.0.AM: Trace Attempt 384	[74.22 s]
0.0.N: Trace Attempt 185	[74.41 s]
0.0.B: Trace Attempt 6878	[76.16 s]
0.0.Ht: Trace Attempt 6902	[76.14 s]
0.0.Bm: Trace Attempt 6917	[76.18 s]
0.0.Hp: Trace Attempt 2346	[76.42 s]
0.0.N: Trace Attempt  1	[77.18 s]
0.0.N: Trace Attempt  2	[77.18 s]
0.0.N: Trace Attempt  3	[77.18 s]
0.0.N: Trace Attempt  4	[77.18 s]
0.0.N: Trace Attempt  5	[77.18 s]
0.0.AM: Trace Attempt 417	[78.30 s]
0.0.B: Trace Attempt 7053	[80.16 s]
0.0.Ht: Trace Attempt 7079	[80.16 s]
0.0.Bm: Trace Attempt 7091	[80.18 s]
0.0.Hp: Trace Attempt 2406	[80.43 s]
0.0.N: Trace Attempt 185	[81.24 s]
0.0.AM: Trace Attempt 448	[82.41 s]
0.0.N: Trace Attempt  1	[84.16 s]
0.0.N: Trace Attempt  2	[84.16 s]
0.0.N: Trace Attempt  3	[84.16 s]
0.0.N: Trace Attempt  4	[84.16 s]
0.0.N: Trace Attempt  5	[84.16 s]
0.0.B: Trace Attempt 7219	[84.17 s]
0.0.Ht: Trace Attempt 7245	[84.18 s]
0.0.Bm: Trace Attempt 7256	[84.20 s]
0.0.Hp: Trace Attempt 2464	[84.48 s]
0.0.AM: Trace Attempt 476	[86.92 s]
0.0.N: Trace Attempt 185	[88.18 s]
0.0.B: Trace Attempt 7384	[88.18 s]
0.0.Ht: Trace Attempt 7416	[88.19 s]
0.0.Bm: Trace Attempt 7421	[88.22 s]
0.0.Hp: Trace Attempt 2522	[88.52 s]
0.0.AM: Trace Attempt 483	[91.20 s]
0.0.N: Trace Attempt  1	[91.39 s]
0.0.N: Trace Attempt  2	[91.39 s]
0.0.N: Trace Attempt  3	[91.39 s]
0.0.N: Trace Attempt  4	[91.39 s]
0.0.N: Trace Attempt  5	[91.39 s]
0.0.B: Trace Attempt 7543	[92.19 s]
0.0.Ht: Trace Attempt 7568	[92.19 s]
0.0.Bm: Trace Attempt 7579	[92.23 s]
0.0.Hp: Trace Attempt 2578	[92.56 s]
0.0.N: Trace Attempt 166	[95.43 s]
0.0.AM: Trace Attempt 492	[95.49 s]
0.0.B: Trace Attempt 7703	[96.20 s]
0.0.Ht: Trace Attempt 7731	[96.21 s]
0.0.Bm: Trace Attempt 7738	[96.24 s]
0.0.Hp: Trace Attempt 2634	[96.63 s]
0.0.N: Trace Attempt 238	[99.43 s]
0.0.AM: Trace Attempt 505	[99.97 s]
0.0.B: Trace Attempt 7857	[100.22 s]
0.0.Bm: Trace Attempt 7891	[100.25 s]
0.0.Ht: Trace Attempt 7891	[100.23 s]
0.0.Hp: Trace Attempt 2688	[100.67 s]
0.0.N: Trace Attempt 268	[103.44 s]
0.0.AM: Trace Attempt 521	[104.03 s]
0.0.B: Trace Attempt 8007	[104.24 s]
0.0.Bm: Trace Attempt 8040	[104.25 s]
0.0.Ht: Trace Attempt 8046	[104.25 s]
0.0.Hp: Trace Attempt 2740	[104.69 s]
0.0.N: Trace Attempt 313	[107.49 s]
0.0.AM: Trace Attempt 538	[108.19 s]
0.0.B: Trace Attempt 8153	[108.24 s]
0.0.Bm: Trace Attempt 8186	[108.27 s]
0.0.Ht: Trace Attempt 8195	[108.25 s]
0.0.Hp: Trace Attempt 2791	[108.69 s]
0.0.N: Trace Attempt 352	[111.53 s]
0.0.B: Trace Attempt 8298	[112.25 s]
0.0.Ht: Trace Attempt 8339	[112.26 s]
0.0.Bm: Trace Attempt 8332	[112.29 s]
0.0.AM: Trace Attempt 555	[112.65 s]
0.0.Hp: Trace Attempt 2841	[112.74 s]
0.0.N: Trace Attempt 390	[115.55 s]
0.0.B: Trace Attempt 8445	[116.25 s]
0.0.Ht: Trace Attempt 8477	[116.28 s]
0.0.Bm: Trace Attempt 8479	[116.30 s]
0.0.Hp: Trace Attempt 2890	[116.80 s]
0.0.AM: Trace Attempt 574	[117.20 s]
0.0.N: Trace Attempt 426	[119.56 s]
0.0.B: Trace Attempt 8589	[120.26 s]
0.0.Ht: Trace Attempt 8620	[120.28 s]
0.0.Bm: Trace Attempt 8623	[120.32 s]
0.0.Hp: Trace Attempt 2938	[120.83 s]
0.0.AM: Trace Attempt 587	[121.43 s]
0.0.N: Trace Attempt 461	[123.61 s]
0.0.B: Trace Attempt 8728	[124.27 s]
0.0.Ht: Trace Attempt 8761	[124.28 s]
0.0.Bm: Trace Attempt 8762	[124.34 s]
0.0.Hp: Trace Attempt 2985	[124.92 s]
0.0.AM: Trace Attempt 598	[125.68 s]
0.0.B: Trace Attempt 8861	[128.29 s]
0.0.Ht: Trace Attempt 8897	[128.31 s]
0.0.Bm: Trace Attempt 8894	[128.35 s]
0.0.Hp: Trace Attempt 3030	[128.96 s]
0.0.N: Trace Attempt 472	[129.29 s]
0.0.N: Trace Attempt  1	[129.31 s]
0.0.N: Trace Attempt  2	[129.31 s]
0.0.N: Trace Attempt  3	[129.31 s]
0.0.N: Trace Attempt  4	[129.31 s]
0.0.N: Trace Attempt  5	[129.32 s]
0.0.AM: Trace Attempt 609	[130.07 s]
0.0.B: Trace Attempt 8996	[132.31 s]
0.0.Ht: Trace Attempt 9034	[132.32 s]
0.0.Bm: Trace Attempt 9029	[132.37 s]
0.0.Hp: Trace Attempt 3076	[133.01 s]
0.0.N: Trace Attempt 166	[133.36 s]
0.0.AM: Trace Attempt 620	[134.16 s]
0.0.B: Trace Attempt 9131	[136.32 s]
0.0.Ht: Trace Attempt 9170	[136.34 s]
0.0.Bm: Trace Attempt 9163	[136.38 s]
0.0.Hp: Trace Attempt 3121	[137.09 s]
0.0.N: Trace Attempt 238	[137.41 s]
0.0.AM: Trace Attempt 632	[138.32 s]
0.0.B: Trace Attempt 9263	[140.35 s]
0.0.Ht: Trace Attempt 9297	[140.37 s]
0.0.Bm: Trace Attempt 9294	[140.40 s]
0.0.Hp: Trace Attempt 3166	[141.15 s]
0.0.N: Trace Attempt 268	[141.49 s]
0.0.AM: Trace Attempt 643	[142.53 s]
0.0.B: Trace Attempt 9391	[144.36 s]
0.0.Ht: Trace Attempt 9427	[144.37 s]
0.0.Bm: Trace Attempt 9422	[144.41 s]
0.0.Hp: Trace Attempt 3210	[145.20 s]
0.0.N: Trace Attempt 312	[145.56 s]
0.0.AM: Trace Attempt 653	[146.69 s]
0.0.B: Trace Attempt 9517	[148.37 s]
0.0.Bm: Trace Attempt 9547	[148.41 s]
0.0.Ht: Trace Attempt 9550	[148.40 s]
0.0.Hp: Trace Attempt 3253	[149.24 s]
0.0.N: Trace Attempt 352	[149.58 s]
0.0.AM: Trace Attempt 664	[150.85 s]
0.0.B: Trace Attempt 9640	[152.38 s]
0.0.Bm: Trace Attempt 9670	[152.43 s]
0.0.Ht: Trace Attempt 9675	[152.42 s]
0.0.Hp: Trace Attempt 3296	[153.32 s]
0.0.N: Trace Attempt 391	[153.66 s]
0.0.AM: Trace Attempt 673	[154.88 s]
0.0.B: Trace Attempt 9760	[156.39 s]
0.0.Ht: Trace Attempt 9799	[156.43 s]
0.0.Bm: Trace Attempt 9790	[156.46 s]
0.0.Hp: Trace Attempt 3337	[157.35 s]
0.0.N: Trace Attempt 426	[157.66 s]
0.0.AM: Trace Attempt 684	[159.09 s]
0.0.B: Trace Attempt 9877	[160.42 s]
0.0.Ht: Trace Attempt 9920	[160.44 s]
0.0.Bm: Trace Attempt 9906	[160.46 s]
0.0.Hp: Trace Attempt 3377	[161.41 s]
0.0.N: Trace Attempt 460	[161.69 s]
0.0.AM: Trace Attempt 695	[163.38 s]
0.0.B: Trace Attempt 9991	[164.44 s]
0.0.Bm: Trace Attempt 10020	[164.48 s]
0.0.Ht: Trace Attempt 10038	[164.47 s]
0.0.Hp: Trace Attempt 3417	[165.50 s]
0.0.N: Trace Attempt 473	[166.58 s]
0.0.N: Trace Attempt  1	[166.60 s]
0.0.N: Trace Attempt  2	[166.60 s]
0.0.N: Trace Attempt  3	[166.60 s]
0.0.N: Trace Attempt  4	[166.60 s]
0.0.N: Trace Attempt  5	[166.60 s]
0.0.AM: Trace Attempt 704	[167.53 s]
0.0.B: Trace Attempt 10103	[168.46 s]
0.0.Bm: Trace Attempt 10132	[168.51 s]
0.0.Ht: Trace Attempt 10153	[168.49 s]
0.0.Hp: Trace Attempt 3457	[169.55 s]
0.0.N: Trace Attempt 166	[170.64 s]
0.0.AM: Trace Attempt 713	[171.80 s]
0.0.B: Trace Attempt 10219	[172.48 s]
0.0.Bm: Trace Attempt 10247	[172.51 s]
0.0.Ht: Trace Attempt 10266	[172.52 s]
0.0.Hp: Trace Attempt 3497	[173.64 s]
0.0.N: Trace Attempt 238	[174.68 s]
0.0.AM: Trace Attempt 723	[176.34 s]
0.0.B: Trace Attempt 10330	[176.48 s]
0.0.Bm: Trace Attempt 10358	[176.54 s]
0.0.Ht: Trace Attempt 10385	[176.52 s]
0.0.Hp: Trace Attempt 3537	[177.69 s]
0.0.N: Trace Attempt 269	[178.72 s]
0.0.AM: Trace Attempt 730	[180.45 s]
0.0.B: Trace Attempt 10442	[180.49 s]
0.0.Bm: Trace Attempt 10470	[180.57 s]
0.0.Ht: Trace Attempt 10503	[180.56 s]
0.0.N: Trace Attempt 296	[180.91 s]
0.0.N: Stopped processing property "i2cStrech.p1"	[180.97 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.D: Proofgrid shell started at 12239@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.Ncustom1: Trace Attempt 472	[0.07 s]
0.0.Tri: Proofgrid shell started at 12236@vlsi-ria85(local) jg_11787_vlsi-ria85_1
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  3	[0.00 s]
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt 10453	[180.89 s]
0.0.B: Stopped processing property "i2cStrech.p1"	[181.06 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.AM: Stopped processing property "i2cStrech.p1"	[181.05 s].
0.0.AM: Morphing to AMcustom3
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.Bcustom2: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  5	[0.02 s]
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.Bcustom2: Trace Attempt  1	[0.04 s]
0.0.Bcustom2: Trace Attempt  2	[0.04 s]
0.0.Bcustom2: Trace Attempt  3	[0.04 s]
0.0.Bcustom2: Trace Attempt  4	[0.04 s]
0.0.Bcustom2: Trace Attempt  5	[0.04 s]
0.0.AMcustom3: Trace Attempt  1	[0.05 s]
0.0.AMcustom3: Trace Attempt  2	[0.05 s]
0.0.AMcustom3: Trace Attempt  3	[0.05 s]
0.0.AMcustom3: Trace Attempt  4	[0.05 s]
0.0.AMcustom3: Trace Attempt  5	[0.05 s]
0.0.Bcustom2: Trace Attempt  1	[0.10 s]
0.0.Bcustom2: Trace Attempt  2	[0.10 s]
0.0.Bcustom2: Trace Attempt  3	[0.10 s]
0.0.Bcustom2: Trace Attempt  4	[0.10 s]
0.0.Bcustom2: Trace Attempt  5	[0.10 s]
0.0.Tri:    0.08" ---- Launching abstraction thread ----
0.0.Tri:    0.10" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.14" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.16 s]
0.0.AMcustom3: Trace Attempt  2	[0.16 s]
0.0.AMcustom3: Trace Attempt  3	[0.16 s]
0.0.AMcustom3: Trace Attempt  4	[0.16 s]
0.0.AMcustom3: Trace Attempt  5	[0.16 s]
0.0.Bcustom2: Trace Attempt  1	[0.25 s]
0.0.Bcustom2: Trace Attempt  2	[0.25 s]
0.0.Bcustom2: Trace Attempt  3	[0.25 s]
0.0.Bcustom2: Trace Attempt  4	[0.25 s]
0.0.Bcustom2: Trace Attempt  5	[0.25 s]
0.0.AMcustom3: Trace Attempt  1	[0.59 s]
0.0.AMcustom3: Trace Attempt  2	[0.60 s]
0.0.AMcustom3: Trace Attempt  3	[0.60 s]
0.0.AMcustom3: Trace Attempt  4	[0.60 s]
0.0.AMcustom3: Trace Attempt  5	[0.60 s]
0.0.Hp: Trace Attempt 3576	[181.73 s]
0.0.Tri:    0.95" Simplification phase 1 complete
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.13 s]
0.0.Tri: A proof was found: No trace exists. [1.06 s]
INFO (IPF057): 0.0.Tri: The property "i2cStrech.p1" was proven in 1.06 s.
0.0.Ht: Trace Attempt 10537	[182.05 s]
0.0.Ht: All properties determined. [182.08 s]
0.0.D: Trace Attempt 35	[0.29 s]
0.0.D: Stopped processing property "i2cStrech.p1"	[1.09 s].
0.0.D: All properties determined. [1.08 s]
0.0.AMcustom3: Trace Attempt 60	[1.00 s]
0.0.AMcustom3: Stopped processing property "i2cStrech.p1"	[1.01 s].
0.0.AMcustom3: All properties determined. [1.01 s]
0.0.D: Exited with Success (@ 182.14 s)
0: ProofGrid usable level: 0
0.0.AMcustom3: Exited with Success (@ 182.14 s)
0.0.Ncustom1: Stopped processing property "i2cStrech.p1"	[1.16 s].
0.0.Ncustom1: All properties determined. [1.16 s]
0.0.Ncustom1: Exited with Success (@ 182.15 s)
0.0.Hp: Trace Attempt 3579	[182.07 s]
0.0.Hp: All properties determined. [182.16 s]
0.0.Bm: Trace Attempt 10508	[182.08 s]
0.0.Bm: All properties determined. [182.20 s]
0.0.Bm: Exited with Success (@ 182.25 s)
0.0.Ht: Exited with Success (@ 182.26 s)
0.0.Tri: Stopped processing property "i2cStrech.p1"	[1.25 s].
0.0.Tri: All properties determined. [1.26 s]
0.0.Tri: Exited with Success (@ 182.33 s)
0.0.Hp: Exited with Success (@ 182.42 s)
0.0.Bcustom2: Trace Attempt  1	[2.29 s]
0.0.Bcustom2: Stopped processing property "i2cStrech.p1"	[2.28 s].
0.0.Bcustom2: All properties determined. [2.29 s]
0.0.Bcustom2: Exited with Success (@ 183.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.95 %)
--------------------------------------------------------------
     engines started                               :    14
     engine jobs started                           :    11

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.13        0.00       99.98 %
     Ht        0.05      182.08        0.00       99.97 %
     Bm        0.03      182.10        0.00       99.98 %
    Mpcustom4        0.07        0.00        0.00        0.34 %
     Oh        0.03        0.00        0.00        6.84 %
      L        0.03        0.00        0.00        4.21 %
    Ncustom1        0.03      182.09        0.00       99.98 %
    Bcustom2        0.03      181.94        0.00       99.98 %
    AMcustom3        0.05      181.90        0.00       99.97 %
    Tri        0.11        1.08        0.00       90.83 %
      D        0.09        1.08        0.00       92.27 %
    all        0.05       99.49        0.00       99.95 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.55     1094.41        0.00

    Data read    : 6.71 MiB
    Data written : 3.96 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 2.343 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
