Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Dec 20 15:58:32 2025
| Host         : dt-wypark running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.358        0.000                      0                10020        0.034        0.000                      0                10020        3.000        0.000                       0                  4284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 8.772}      17.544          57.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.358        0.000                      0                10020        0.034        0.000                      0                10020        8.272        0.000                       0                  4280  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_ALUOp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 6.000ns (36.431%)  route 10.469ns (63.569%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.992 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.581    13.877    INST3/EX_branch_taken
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.001 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.589    14.591    INST3/EX_rs2[0]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.124    14.715 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          0.846    15.560    INST3/EX_Jump
    SLICE_X32Y40         FDRE                                         r  INST3/EX_ALUOp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.443    15.992    INST3/clk_out1
    SLICE_X32Y40         FDRE                                         r  INST3/EX_ALUOp_reg[0]/C
                         clock pessimism              0.492    16.483    
                         clock uncertainty           -0.136    16.348    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.429    15.919    INST3/EX_ALUOp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_BHTaddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 6.000ns (36.545%)  route 10.418ns (63.455%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 15.997 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.517    13.813    INST3/EX_branch_taken
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    13.937 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.738    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.710    15.509    INST3/ID_branch_prediction[0]
    SLICE_X42Y47         FDRE                                         r  INST3/ID_BHTaddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.448    15.997    INST3/clk_out1
    SLICE_X42Y47         FDRE                                         r  INST3/ID_BHTaddr_reg[2]/C
                         clock pessimism              0.564    16.560    
                         clock uncertainty           -0.136    16.425    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    15.901    INST3/ID_BHTaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_BHTaddr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 6.000ns (36.545%)  route 10.418ns (63.455%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 15.997 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.517    13.813    INST3/EX_branch_taken
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    13.937 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.738    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.710    15.509    INST3/ID_branch_prediction[0]
    SLICE_X42Y47         FDRE                                         r  INST3/ID_BHTaddr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.448    15.997    INST3/clk_out1
    SLICE_X42Y47         FDRE                                         r  INST3/ID_BHTaddr_reg[5]/C
                         clock pessimism              0.564    16.560    
                         clock uncertainty           -0.136    16.425    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    15.901    INST3/ID_BHTaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_BHTaddr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 6.000ns (36.545%)  route 10.418ns (63.455%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 15.997 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.517    13.813    INST3/EX_branch_taken
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    13.937 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.738    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.710    15.509    INST3/ID_branch_prediction[0]
    SLICE_X42Y47         FDRE                                         r  INST3/ID_BHTaddr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.448    15.997    INST3/clk_out1
    SLICE_X42Y47         FDRE                                         r  INST3/ID_BHTaddr_reg[6]/C
                         clock pessimism              0.564    16.560    
                         clock uncertainty           -0.136    16.425    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    15.901    INST3/ID_BHTaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_branch_prediction_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 6.000ns (36.545%)  route 10.418ns (63.455%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 15.997 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.517    13.813    INST3/EX_branch_taken
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    13.937 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.738    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.710    15.509    INST3/ID_branch_prediction[0]
    SLICE_X42Y47         FDRE                                         r  INST3/ID_branch_prediction_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.448    15.997    INST3/clk_out1
    SLICE_X42Y47         FDRE                                         r  INST3/ID_branch_prediction_reg[1]/C
                         clock pessimism              0.564    16.560    
                         clock uncertainty           -0.136    16.425    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    15.901    INST3/ID_branch_prediction_reg[1]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 6.000ns (36.545%)  route 10.418ns (63.455%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 15.997 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.517    13.813    INST3/EX_branch_taken
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    13.937 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.738    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.710    15.509    INST3/ID_branch_prediction[0]
    SLICE_X42Y47         FDRE                                         r  INST3/ID_pc_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.448    15.997    INST3/clk_out1
    SLICE_X42Y47         FDRE                                         r  INST3/ID_pc_reg[14]/C
                         clock pessimism              0.564    16.560    
                         clock uncertainty           -0.136    16.425    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    15.901    INST3/ID_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 6.000ns (36.545%)  route 10.418ns (63.455%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 15.997 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.517    13.813    INST3/EX_branch_taken
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    13.937 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.738    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.710    15.509    INST3/ID_branch_prediction[0]
    SLICE_X42Y47         FDRE                                         r  INST3/ID_pc_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.448    15.997    INST3/clk_out1
    SLICE_X42Y47         FDRE                                         r  INST3/ID_pc_reg[15]/C
                         clock pessimism              0.564    16.560    
                         clock uncertainty           -0.136    16.425    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    15.901    INST3/ID_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 6.000ns (36.545%)  route 10.418ns (63.455%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 15.997 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.517    13.813    INST3/EX_branch_taken
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    13.937 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.738    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.710    15.509    INST3/ID_branch_prediction[0]
    SLICE_X42Y47         FDRE                                         r  INST3/ID_pc_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.448    15.997    INST3/clk_out1
    SLICE_X42Y47         FDRE                                         r  INST3/ID_pc_reg[19]/C
                         clock pessimism              0.564    16.560    
                         clock uncertainty           -0.136    16.425    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    15.901    INST3/ID_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 6.000ns (36.545%)  route 10.418ns (63.455%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 15.997 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.517    13.813    INST3/EX_branch_taken
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    13.937 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.738    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.710    15.509    INST3/ID_branch_prediction[0]
    SLICE_X42Y47         FDRE                                         r  INST3/ID_pc_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.448    15.997    INST3/clk_out1
    SLICE_X42Y47         FDRE                                         r  INST3/ID_pc_reg[9]/C
                         clock pessimism              0.564    16.560    
                         clock uncertainty           -0.136    16.425    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    15.901    INST3/ID_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 6.000ns (36.548%)  route 10.417ns (63.452%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.985 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.603    -0.909    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.545 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.946     2.491    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.615 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=6, routed)           1.043     3.657    INST3/INST4/doutb[31]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  INST3/INST4/INST2_i_137/O
                         net (fo=25, routed)          0.848     4.629    INST3/INST4/INST10/p_0_in[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.753 r  INST3/INST4/reg_file[31][9]_i_3/O
                         net (fo=1, routed)           0.430     5.183    INST3/INST4/INST10/DMEM_result[9]
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  INST3/INST4/reg_file[31][9]_i_2/O
                         net (fo=36, routed)          0.795     6.102    INST3/WB_rd_write_data[9]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  INST3/MEM_rs2_data[9]_i_1/O
                         net (fo=2, routed)           0.497     6.724    INST3/EX_rs2_data_final[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.848 r  INST3/MEM_ALU_result[9]_i_6/O
                         net (fo=7, routed)           0.621     7.469    INST3/EX_op2[9]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.593    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.143 r  INST3/MEM_ALU_result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.143    INST3/MEM_ALU_result_reg[11]_i_18_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.257 r  INST3/MEM_ALU_result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.257    INST3/MEM_ALU_result_reg[15]_i_18_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  INST3/MEM_ALU_result_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.371    INST3/MEM_ALU_result_reg[19]_i_19_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  INST3/MEM_ALU_result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.485    INST3/MEM_ALU_result_reg[23]_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  INST3/MEM_ALU_result_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.599    INST3/MEM_ALU_result_reg[27]_i_19_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.838 f  INST3/MEM_ALU_result_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.641     9.479    INST3/MEM_ALU_result_reg[31]_i_12_n_5
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.302     9.781 f  INST3/MEM_ALU_result[30]_i_8/O
                         net (fo=1, routed)           0.000     9.781    INST3/MEM_ALU_result[30]_i_8_n_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     9.993 f  INST3/MEM_ALU_result_reg[30]_i_4/O
                         net (fo=1, routed)           0.688    10.680    INST3/MEM_ALU_result_reg[30]_i_4_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.299    10.979 f  INST3/MEM_ALU_result[30]_i_1/O
                         net (fo=3, routed)           0.956    11.935    INST3/EX_ALU_result[30]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.059 r  INST3/gh[0]_i_8/O
                         net (fo=1, routed)           0.409    12.469    INST3/gh[0]_i_8_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.593 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.580    13.172    INST3/gh[0]_i_3_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.296 r  INST3/gh[0]_i_1/O
                         net (fo=48, routed)          0.517    13.813    INST3/EX_branch_taken
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    13.937 r  INST3/IF_pc[31]_i_5/O
                         net (fo=45, routed)          0.738    14.675    INST3/IF_pc[31]_i_5_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.709    15.508    INST3/ID_branch_prediction[0]
    SLICE_X40Y53         FDRE                                         r  INST3/ID_pc_4_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.437    15.985    INST3/clk_out1
    SLICE_X40Y53         FDRE                                         r  INST3/ID_pc_4_reg[29]/C
                         clock pessimism              0.484    16.469    
                         clock uncertainty           -0.136    16.333    
    SLICE_X40Y53         FDRE (Setup_fdre_C_R)       -0.429    15.904    INST3/ID_pc_4_reg[29]
  -------------------------------------------------------------------
                         required time                         15.904    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                  0.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 INST3/MEM_ALU_result_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_ALU_result_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.824%)  route 0.186ns (53.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.556    -0.625    INST3/clk_out1
    SLICE_X34Y32         FDRE                                         r  INST3/MEM_ALU_result_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  INST3/MEM_ALU_result_reg[20]/Q
                         net (fo=2, routed)           0.186    -0.275    INST3/MEM_ALU_result[20]
    SLICE_X42Y32         FDRE                                         r  INST3/WB_ALU_result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.825    -0.865    INST3/clk_out1
    SLICE_X42Y32         FDRE                                         r  INST3/WB_ALU_result_reg[20]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.052    -0.309    INST3/WB_ALU_result_reg[20]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 INST3/EX_pc_4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/MEM_pc_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.910%)  route 0.241ns (63.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X39Y42         FDRE                                         r  INST3/EX_pc_4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  INST3/EX_pc_4_reg[13]/Q
                         net (fo=2, routed)           0.241    -0.237    INST3/EX_pc_4[13]
    SLICE_X31Y41         FDRE                                         r  INST3/MEM_pc_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.831    -0.859    INST3/clk_out1
    SLICE_X31Y41         FDRE                                         r  INST3/MEM_pc_4_reg[13]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.066    -0.289    INST3/MEM_pc_4_reg[13]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 INST3/ID_pc_4_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_pc_4_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.522%)  route 0.256ns (64.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.561    -0.620    INST3/clk_out1
    SLICE_X40Y53         FDRE                                         r  INST3/ID_pc_4_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  INST3/ID_pc_4_reg[30]/Q
                         net (fo=1, routed)           0.256    -0.223    INST3/ID_pc_4[30]
    SLICE_X37Y46         FDRE                                         r  INST3/EX_pc_4_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.832    -0.858    INST3/clk_out1
    SLICE_X37Y46         FDRE                                         r  INST3/EX_pc_4_reg[30]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.071    -0.278    INST3/EX_pc_4_reg[30]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 INST3/ID_pc_4_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_pc_4_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.993%)  route 0.262ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.561    -0.620    INST3/clk_out1
    SLICE_X40Y53         FDRE                                         r  INST3/ID_pc_4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  INST3/ID_pc_4_reg[29]/Q
                         net (fo=1, routed)           0.262    -0.217    INST3/ID_pc_4[29]
    SLICE_X39Y45         FDRE                                         r  INST3/EX_pc_4_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.832    -0.858    INST3/clk_out1
    SLICE_X39Y45         FDRE                                         r  INST3/EX_pc_4_reg[29]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.075    -0.274    INST3/EX_pc_4_reg[29]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 INST3/ID_pc_4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_pc_4_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.244%)  route 0.259ns (64.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X40Y50         FDRE                                         r  INST3/ID_pc_4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  INST3/ID_pc_4_reg[19]/Q
                         net (fo=1, routed)           0.259    -0.219    INST3/ID_pc_4[19]
    SLICE_X36Y45         FDRE                                         r  INST3/EX_pc_4_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.832    -0.858    INST3/clk_out1
    SLICE_X36Y45         FDRE                                         r  INST3/EX_pc_4_reg[19]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.070    -0.279    INST3/EX_pc_4_reg[19]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 INST3/ID_pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_pc_imm_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.270ns (58.123%)  route 0.195ns (41.877%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X39Y47         FDRE                                         r  INST3/ID_pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  INST3/ID_pc_reg[30]/Q
                         net (fo=34, routed)          0.195    -0.282    INST3/INST2/ID_pc[30]
    SLICE_X38Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.153 r  INST3/INST2/branch_target_buffer_reg[30][34]_i_1/O[3]
                         net (fo=34, routed)          0.000    -0.153    INST3/ID_pc_imm_wire[31]
    SLICE_X38Y50         FDRE                                         r  INST3/EX_pc_imm_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.830    -0.859    INST3/clk_out1
    SLICE_X38Y50         FDRE                                         r  INST3/EX_pc_imm_reg[31]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.130    -0.220    INST3/EX_pc_imm_reg[31]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 INST3/MEM_ALU_result_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_ALU_result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.112%)  route 0.261ns (64.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.560    -0.621    INST3/clk_out1
    SLICE_X35Y39         FDRE                                         r  INST3/MEM_ALU_result_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  INST3/MEM_ALU_result_reg[26]/Q
                         net (fo=2, routed)           0.261    -0.220    INST3/MEM_ALU_result[26]
    SLICE_X40Y34         FDRE                                         r  INST3/WB_ALU_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.827    -0.863    INST3/clk_out1
    SLICE_X40Y34         FDRE                                         r  INST3/WB_ALU_result_reg[26]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.070    -0.289    INST3/WB_ALU_result_reg[26]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 INST3/WB_rd_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/INST4/reg_file_reg[26][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.246ns (53.162%)  route 0.217ns (46.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.565    -0.616    INST3/clk_out1
    SLICE_X8Y52          FDRE                                         r  INST3/WB_rd_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  INST3/WB_rd_reg[1]_rep__3/Q
                         net (fo=99, routed)          0.217    -0.252    INST3/INST4/reg_file_reg[25][0]_1
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.098    -0.154 r  INST3/INST4/reg_file[26][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    INST3/INST4/reg_file[26][8]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  INST3/INST4/reg_file_reg[26][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.837    -0.853    INST3/INST4/clk_out1
    SLICE_X10Y48         FDRE                                         r  INST3/INST4/reg_file_reg[26][8]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.120    -0.224    INST3/INST4/reg_file_reg[26][8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 INST3/WB_rd_reg[2]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/INST4/reg_file_reg[7][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.226ns (51.571%)  route 0.212ns (48.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.565    -0.616    INST3/clk_out1
    SLICE_X9Y51          FDRE                                         r  INST3/WB_rd_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  INST3/WB_rd_reg[2]_rep__7/Q
                         net (fo=100, routed)         0.212    -0.276    INST3/INST4/reg_file_reg[7][31]_2
    SLICE_X9Y49          LUT5 (Prop_lut5_I2_O)        0.098    -0.178 r  INST3/INST4/reg_file[7][28]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    INST3/INST4/reg_file[7][28]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  INST3/INST4/reg_file_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.837    -0.853    INST3/INST4/clk_out1
    SLICE_X9Y49          FDRE                                         r  INST3/INST4/reg_file_reg[7][28]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092    -0.252    INST3/INST4/reg_file_reg[7][28]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 INST3/EX_pc_4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/MEM_pc_4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X36Y46         FDRE                                         r  INST3/EX_pc_4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST3/EX_pc_4_reg[11]/Q
                         net (fo=2, routed)           0.271    -0.206    INST3/EX_pc_4[11]
    SLICE_X33Y39         FDRE                                         r  INST3/MEM_pc_4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.830    -0.860    INST3/clk_out1
    SLICE_X33Y39         FDRE                                         r  INST3/MEM_pc_4_reg[11]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.070    -0.286    INST3/MEM_pc_4_reg[11]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.772 }
Period(ns):         17.544
Sources:            { INST1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y6      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y6      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y7      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y7      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y4      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y4      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y5      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y5      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y8      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y8      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       17.544      195.816    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X52Y32     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X52Y32     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X53Y33     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X53Y33     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X53Y37     INST3/BHT_reg[0][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X53Y37     INST3/BHT_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y40     INST3/BHT_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y40     INST3/BHT_reg[0][1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X51Y48     INST3/BHT_reg[100][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X51Y48     INST3/BHT_reg[100][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X52Y32     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X52Y32     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X53Y33     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X53Y33     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X53Y37     INST3/BHT_reg[0][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X53Y37     INST3/BHT_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y40     INST3/BHT_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y40     INST3/BHT_reg[0][1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X51Y48     INST3/BHT_reg[100][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X51Y48     INST3/BHT_reg[100][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { INST1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    INST1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.425ns  (logic 7.301ns (41.903%)  route 10.123ns (58.097%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.587     9.568    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.150     9.718 r  INST3/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.084    12.802    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    16.526 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.526    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.331ns  (logic 7.293ns (42.082%)  route 10.038ns (57.918%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.315     9.296    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.153     9.449 r  INST3/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.270    12.719    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.712    16.431 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.431    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.298ns  (logic 7.287ns (42.129%)  route 10.010ns (57.871%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         2.008     9.989    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X41Y75         LUT3 (Prop_lut3_I1_O)        0.150    10.139 r  INST3/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.550    12.689    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    16.399 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.399    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.268ns  (logic 7.056ns (40.862%)  route 10.212ns (59.138%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.317     9.299    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.422 r  INST3/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.443    12.865    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.369 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.369    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.175ns  (logic 7.296ns (42.484%)  route 9.878ns (57.516%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         0.890     8.871    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X30Y40         LUT3 (Prop_lut3_I1_O)        0.150     9.021 r  INST3/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.536    12.557    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.718    16.276 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.276    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.098ns  (logic 7.053ns (41.250%)  route 10.045ns (58.750%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.315     9.296    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124     9.420 r  INST3/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.278    12.698    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    16.199 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.199    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.996ns  (logic 7.289ns (42.885%)  route 9.707ns (57.115%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         1.482     9.463    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.154     9.617 r  INST3/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.773    12.390    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.707    16.097 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.097    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.939ns  (logic 7.058ns (41.669%)  route 9.880ns (58.331%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         0.887     8.868    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X30Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.992 r  INST3/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.541    12.533    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.039 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.039    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.932ns  (logic 7.303ns (43.128%)  route 9.630ns (56.872%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         0.887     8.868    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X30Y40         LUT3 (Prop_lut3_I1_O)        0.150     9.018 r  INST3/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.290    12.309    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.725    16.033 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.033    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.913ns  (logic 7.070ns (41.802%)  route 9.843ns (58.198%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.302     2.857    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.152     3.009 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           1.715     4.724    INST3/INST2/douta[16]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.326     5.050 r  INST3/INST2/EX_rs1[1]_i_1/O
                         net (fo=133, routed)         1.118     6.169    INST3/ID_rs1[16]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.293 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.436     6.729    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.853 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.305    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.429 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.429     7.857    INST3/INST13/Stall13_out
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.981 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=326, routed)         2.008     9.989    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X41Y75         LUT3 (Prop_lut3_I1_O)        0.124    10.113 r  INST3/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.383    12.496    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.014 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.014    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST4/byte_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.395ns (65.391%)  route 0.738ns (34.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.583    -0.598    INST4/clk
    SLICE_X2Y26          FDRE                                         r  INST4/byte_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  INST4/byte_done_reg/Q
                         net (fo=14, routed)          0.738     0.304    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.534 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.534    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST5/TX_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.347ns (62.353%)  route 0.813ns (37.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.585    -0.596    INST5/clk
    SLICE_X3Y28          FDRE                                         r  INST5/TX_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  INST5/TX_enable_reg/Q
                         net (fo=7, routed)           0.813     0.358    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.564 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.564    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST4/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.360ns (57.030%)  route 1.025ns (42.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.583    -0.598    INST4/clk
    SLICE_X4Y28          FDSE                                         r  INST4/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  INST4/TX_reg/Q
                         net (fo=1, routed)           1.025     0.567    TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     1.786 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     1.786    TX
    A18                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.412ns (56.296%)  route 1.096ns (43.704%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X40Y42         FDRE                                         r  INST3/IF_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  INST3/IF_pc_reg[8]/Q
                         net (fo=7, routed)           0.235    -0.244    INST3/p_0_in[6]
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.199 r  INST3/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.862     0.663    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.889 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.889    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.713ns  (logic 1.522ns (56.086%)  route 1.192ns (43.914%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X42Y47         FDRE                                         r  INST3/ID_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  INST3/ID_pc_reg[9]/Q
                         net (fo=36, routed)          0.308    -0.161    INST3/ID_pc[9]
    SLICE_X43Y42         LUT3 (Prop_lut3_I0_O)        0.104    -0.057 r  INST3/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.883     0.826    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.270     2.096 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.096    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.402ns (51.021%)  route 1.346ns (48.979%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X41Y47         FDRE                                         r  INST3/ID_pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  INST3/ID_pc_reg[12]/Q
                         net (fo=36, routed)          0.537     0.061    INST3/ID_pc[12]
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.045     0.106 r  INST3/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.809     0.915    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.131 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.131    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.782ns  (logic 1.388ns (49.905%)  route 1.393ns (50.095%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X41Y43         FDRE                                         r  INST3/IF_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST3/IF_pc_reg[0]/Q
                         net (fo=3, routed)           0.253    -0.224    INST3/IF_pc_reg_n_0_[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.045    -0.179 r  INST3/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.140     0.961    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.163 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.163    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.820ns  (logic 1.467ns (52.027%)  route 1.353ns (47.973%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X40Y44         FDRE                                         r  INST3/IF_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST3/IF_pc_reg[1]/Q
                         net (fo=3, routed)           0.215    -0.262    INST3/IF_pc_reg_n_0_[1]
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.051    -0.211 r  INST3/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.137     0.926    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.275     2.202 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.202    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.456ns (50.783%)  route 1.411ns (49.217%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X39Y43         FDRE                                         r  INST3/IF_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST3/IF_pc_reg[7]/Q
                         net (fo=7, routed)           0.581     0.104    INST3/p_0_in[5]
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.044     0.148 r  INST3/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.830     0.978    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.271     2.249 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.249    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.932ns  (logic 1.437ns (48.994%)  route 1.496ns (51.006%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X41Y48         FDRE                                         r  INST3/ID_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  INST3/ID_pc_reg[2]/Q
                         net (fo=40, routed)          0.528     0.039    INST3/ID_pc[2]
    SLICE_X30Y40         LUT3 (Prop_lut3_I0_O)        0.099     0.138 r  INST3/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.967     1.105    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.315 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.315    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          6922 Endpoints
Min Delay          6922 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.576ns  (logic 1.585ns (9.564%)  route 14.990ns (90.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.910    16.576    INST3/INST2/rst_n_cpu
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.429    -1.567    INST3/INST2/clk_out1
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][26]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.576ns  (logic 1.585ns (9.564%)  route 14.990ns (90.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.910    16.576    INST3/INST2/rst_n_cpu
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.429    -1.567    INST3/INST2/clk_out1
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][32]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][35]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.576ns  (logic 1.585ns (9.564%)  route 14.990ns (90.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.910    16.576    INST3/INST2/rst_n_cpu
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.429    -1.567    INST3/INST2/clk_out1
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][35]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.576ns  (logic 1.585ns (9.564%)  route 14.990ns (90.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.910    16.576    INST3/INST2/rst_n_cpu
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.429    -1.567    INST3/INST2/clk_out1
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][38]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.576ns  (logic 1.585ns (9.564%)  route 14.990ns (90.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.910    16.576    INST3/INST2/rst_n_cpu
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.429    -1.567    INST3/INST2/clk_out1
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][57]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][60]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.576ns  (logic 1.585ns (9.564%)  route 14.990ns (90.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.910    16.576    INST3/INST2/rst_n_cpu
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.429    -1.567    INST3/INST2/clk_out1
    SLICE_X36Y84         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][60]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][51]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.564ns  (logic 1.585ns (9.571%)  route 14.979ns (90.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.899    16.564    INST3/INST2/rst_n_cpu
    SLICE_X29Y90         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.435    -1.561    INST3/INST2/clk_out1
    SLICE_X29Y90         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][51]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][54]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.564ns  (logic 1.585ns (9.571%)  route 14.979ns (90.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.899    16.564    INST3/INST2/rst_n_cpu
    SLICE_X29Y90         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.435    -1.561    INST3/INST2/clk_out1
    SLICE_X29Y90         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][54]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][56]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.564ns  (logic 1.585ns (9.571%)  route 14.979ns (90.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.899    16.564    INST3/INST2/rst_n_cpu
    SLICE_X29Y90         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.435    -1.561    INST3/INST2/clk_out1
    SLICE_X29Y90         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][56]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[14][41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.485ns  (logic 1.585ns (9.617%)  route 14.900ns (90.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         9.081    10.542    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.666 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=908, routed)         5.819    16.485    INST3/INST2/rst_n_cpu
    SLICE_X41Y79         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        1.426    -1.570    INST3/INST2/clk_out1
    SLICE_X41Y79         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[14][41]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[16][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.274ns (28.777%)  route 0.679ns (71.223%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.679     0.908    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.953 r  INST3/INST4/reg_file[16][7]_i_1/O
                         net (fo=1, routed)           0.000     0.953    INST3/INST4/reg_file[16][7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  INST3/INST4/reg_file_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.860    -0.830    INST3/INST4/clk_out1
    SLICE_X1Y34          FDRE                                         r  INST3/INST4/reg_file_reg[16][7]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[23][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.274ns (26.542%)  route 0.759ns (73.458%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.759     0.989    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.034 r  INST3/INST4/reg_file[23][7]_i_1/O
                         net (fo=1, routed)           0.000     1.034    INST3/INST4/reg_file[23][7]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  INST3/INST4/reg_file_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.858    -0.832    INST3/INST4/clk_out1
    SLICE_X2Y32          FDRE                                         r  INST3/INST4/reg_file_reg[23][7]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[29][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.274ns (26.395%)  route 0.765ns (73.605%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.765     0.994    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.045     1.039 r  INST3/INST4/reg_file[29][7]_i_1/O
                         net (fo=1, routed)           0.000     1.039    INST3/INST4/reg_file[29][7]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  INST3/INST4/reg_file_reg[29][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.859    -0.831    INST3/INST4/clk_out1
    SLICE_X1Y33          FDRE                                         r  INST3/INST4/reg_file_reg[29][7]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[22][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.274ns (26.067%)  route 0.778ns (73.933%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.778     1.008    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.045     1.053 r  INST3/INST4/reg_file[22][31]_i_2/O
                         net (fo=1, routed)           0.000     1.053    INST3/INST4/reg_file[22][31]_i_2_n_0
    SLICE_X1Y35          FDRE                                         r  INST3/INST4/reg_file_reg[22][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.861    -0.829    INST3/INST4/clk_out1
    SLICE_X1Y35          FDRE                                         r  INST3/INST4/reg_file_reg[22][31]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[22][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.274ns (25.923%)  route 0.784ns (74.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=741, routed)         0.784     1.013    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.045     1.058 r  INST3/INST4/reg_file[22][6]_i_1/O
                         net (fo=1, routed)           0.000     1.058    INST3/INST4/reg_file[22][6]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  INST3/INST4/reg_file_reg[22][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.861    -0.829    INST3/INST4/clk_out1
    SLICE_X1Y35          FDRE                                         r  INST3/INST4/reg_file_reg[22][6]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST5/msgidx_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.266ns (23.796%)  route 0.852ns (76.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.902    INST5/rst_n
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.045     0.947 r  INST5/TX_enable_i_1/O
                         net (fo=157, routed)         0.171     1.118    INST5/TX_enable_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  INST5/msgidx_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.853    -0.837    INST5/clk
    SLICE_X3Y27          FDRE                                         r  INST5/msgidx_reg[0]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST5/msgidx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.266ns (23.796%)  route 0.852ns (76.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.902    INST5/rst_n
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.045     0.947 r  INST5/TX_enable_i_1/O
                         net (fo=157, routed)         0.171     1.118    INST5/TX_enable_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  INST5/msgidx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.853    -0.837    INST5/clk
    SLICE_X3Y27          FDRE                                         r  INST5/msgidx_reg[1]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST5/msgidx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.266ns (23.796%)  route 0.852ns (76.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.902    INST5/rst_n
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.045     0.947 r  INST5/TX_enable_i_1/O
                         net (fo=157, routed)         0.171     1.118    INST5/TX_enable_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  INST5/msgidx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.853    -0.837    INST5/clk
    SLICE_X3Y27          FDRE                                         r  INST5/msgidx_reg[2]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST4/FSM_sequential_current_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.264ns (23.018%)  route 0.883ns (76.982%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.902    INST4/rst_n
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.043     0.945 r  INST4/TX_i_1/O
                         net (fo=27, routed)          0.202     1.147    INST4/TX_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  INST4/FSM_sequential_current_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.853    -0.837    INST4/clk
    SLICE_X2Y27          FDRE                                         r  INST4/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST4/FSM_sequential_current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.264ns (23.018%)  route 0.883ns (76.982%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.902    INST4/rst_n
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.043     0.945 r  INST4/TX_i_1/O
                         net (fo=27, routed)          0.202     1.147    INST4/TX_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  INST4/FSM_sequential_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4278, routed)        0.853    -0.837    INST4/clk
    SLICE_X2Y27          FDRE                                         r  INST4/FSM_sequential_current_state_reg[1]/C





