AArch64 WW+FW+RF+cachesyncisb+ctrlisb+ctrlisb
"CacheSyncIsbdWW Iffe DpCtrlIsbdW Rfe DpCtrlIsbdR Fife"
Cycle=Rfe DpCtrlIsbdR Fife CacheSyncIsbdWW Iffe DpCtrlIsbdW
Relax=Iffe Fife
Safe=Rfe CacheSyncIsbdWW DpCtrlIsbdW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf Fif
Orig=CacheSyncIsbdWW Iffe DpCtrlIsbdW Rfe DpCtrlIsbdR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself05; 0:X2=P1:Lself06;
1:X1=0x1; 1:X2=x;
2:X1=x;
}
 P0          | P1           | P2           ;
 STR W0,[X1] | Lself06:     | LDR W0,[X1]  ;
 DC CVAU,X1  | B L00        | CBNZ W0,LC03 ;
 DSB ISH     | MOV W0,#2    | LC03:        ;
 IC IVAU,X1  | B L01        | ISB          ;
 DSB ISH     | L00:         | Lself05:     ;
 ISB         | MOV W0,#1    | B L04        ;
 STR W0,[X2] | L01:         | MOV W2,#2    ;
             | CBNZ W0,LC02 | B L05        ;
             | LC02:        | L04:         ;
             | ISB          | MOV W2,#1    ;
             | STR W1,[X2]  | L05:         ;
exists
(1:X0=0x2 /\ 2:X0=0x1 /\ 2:X2=0x1)
