### File Name: D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\tran_dut_fil.log
### Created: 07-Feb-2021 18:32:48
### Generated by MATLAB 9.9 

### FPGA-in-the-Loop Summary
###    Board: ZedBoard
###    DUT frequency: 25.0000MHz

### Generating Vivado project and running HDL compilation ...
###    Project:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\fpgaproj\tran_dut_fil.xpr
###    Target Device:
###       Zynq xc7z020-1clg484
###    Property Settings:
###    User design files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\tran_dut_pac.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\FIR_Interpolation.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\FIR_Interpolation1.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\bb_shaping1.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\p2s.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\registers.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\shift_and_xor.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\output_mask.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\bch_encoder.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\SinglePortRAM_singlebit.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\interleaver_dut.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\addresses.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\address_calculator.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\DualPortRAM_singlebit.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat1.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat10.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat11.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat2.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat3.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat4.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat5.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat6.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat7.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat8.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_repeat9.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ram_bank.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\select_address.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\ldpc_encoder.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\stream_adapt.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\Cosine_HDL_Optimized.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\angle_selector.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\bit_mapping.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\tran_dut_tc.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\tran_dut.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\jtag_mac.v
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\jtag_mac_fifo_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\simcycle_fifo_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\mwfil_dpscram.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\mwfil_udfifo.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\mwfil_bus2dut.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\mwfil_chifcore.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\mwfil_controller.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\mwfil_dut2bus.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\tran_dut_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\mwfil_chiftop.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\tran_dut_fil.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\filsrc\tran_dut_fil.xdc
### Running HDL Compilation

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\fil_prj\tran_dut_fil.bit

