;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME:   ADCINCVR_3.inc
;;  Version: 3.1, Updated on 2009/10/15 at 17:11:37
;;  Generated by PSoC Designer 5.0.1127.0
;;
;;  DESCRIPTION:  Assembler declarations for the ADCINCVR user module interface.
;;
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************


;--------------------------------------------------
; Register Address Constants for ADCINCVR_3
;--------------------------------------------------

; Counter Constants
ADCINCVR_3_bfCounter_Mask:             equ   10h
ADCINCVR_3_bfCounter_INT_REG:          equ   0e1h

; PWM Constants
ADCINCVR_3_bfPWM16_Mask:               equ   02h
ADCINCVR_3_bfPWM16_INT_REG:            equ   0dfh

; Power Settings
ADCINCVR_3_bfPOWERMASK:                equ   03h
ADCINCVR_3_OFF:                        equ   00h
ADCINCVR_3_LOWPOWER:                   equ   01h
ADCINCVR_3_MEDPOWER:                   equ   02h
ADCINCVR_3_HIGHPOWER:                  equ   03h

; Parameter Settings
ADCINCVR_3_bNUMBITS:                   equ   dh
ADCINCVR_3_bCALCTIME:                  equ   1h
ADCINCVR_3_bMAXRES:                    equ   0Dh      ; Max resolution 13 bits
ADCINCVR_3_bMINRES:                    equ   07h      ; Min resolution 7 bits
ADCINCVR_3_fCOMPARE_TRUE:              equ   08h      ; Bit to enable compare True interrupts

; Functionality constants
ADCINCVR_3_fFSW0:                      equ   10h      ; Switch Cap FSW0 switch enable
ADCINCVR_3_NoAZ:                       equ   01h      ; Set if AutoZero is not enabled
ADCINCVR_3_fAutoZero:                  equ   20h      ; Switch Cap AutoZero switch enable
ADCINCVR_3_fDBLK_ENABLE:               equ   01h      ; Digital block enable bit
ADCINCVR_3_fPULSE_WIDE:                equ   04h      ; Enable wide terminal count pulse.

; fStatus definitions
ADCINCVR_3_fDATA_READY:                equ   10h      ; This bit is set when data is available
ADCINCVR_3_bRES_MASK:                  equ   0Fh      ; This bit while in integrate cycle

; Data Format
ADCINCVR_3_DATA_FORMAT:                equ   0

; Flag in CR2 register mask
ADCINCVR_3_fRES_SET:                   equ   01h

;--------------------------------------------------
; Registers used by ADCINCVR_3
;--------------------------------------------------
; ADCINCVR PSoC Block register Definitions
; Integrator Block Register Definitions
ADCINCVR_3_bfAtoDcr0:   equ 88h
ADCINCVR_3_bfAtoDcr1:   equ 89h
ADCINCVR_3_bfAtoDcr2:   equ 8ah
ADCINCVR_3_bfAtoDcr3:   equ 8bh

; Counter Block Register Definitions
ADCINCVR_3_fCounterFN:  equ 30h
ADCINCVR_3_fCounterSL:  equ 31h
ADCINCVR_3_fCounterOS:  equ 32h
ADCINCVR_3_bCount:  equ 30h
ADCINCVR_3_bPeriod: equ 31h
ADCINCVR_3_bCompare:    equ 32h
ADCINCVR_3_bCounter_CR0:    equ 33h

; PWM16 Block Register Definitions
ADCINCVR_3_bfPWM_LSB_FN:    equ 40h
ADCINCVR_3_bfPWM_MSB_FN:    equ 44h
ADCINCVR_3_fPWM_LSB_CR0:    equ 43h
ADCINCVR_3_fPWM_MSB_CR0:    equ 47h
ADCINCVR_3_bPWM_Count_MSB:  equ 44h
ADCINCVR_3_bPWM_Count_LSB:  equ 40h
ADCINCVR_3_bPWM_Period_MSB: equ 45h
ADCINCVR_3_bPWM_Period_LSB: equ 41h
ADCINCVR_3_bPWM_IntTime_MSB:    equ 46h
ADCINCVR_3_bPWM_IntTime_LSB:    equ 42h
ADCINCVR_3_bfPWM_LSB_FN:    equ 40h
ADCINCVR_3_bfPWM_MSB_FN:    equ 44h


; End of File ADCINCVR_3.inc


