
---------- Begin Simulation Statistics ----------
final_tick                                  331114500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187790                       # Simulator instruction rate (inst/s)
host_mem_usage                                2440356                       # Number of bytes of host memory used
host_op_rate                                   210453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.33                       # Real time elapsed on the host
host_tick_rate                               62178011                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1120714                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000331                       # Number of seconds simulated
sim_ticks                                   331114500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.749903                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  127180                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               128790                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2400                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            196536                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8562                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8907                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              345                       # Number of indirect misses.
system.cpu.branchPred.lookups                  299708                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   38483                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    508968                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   401127                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1976                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     285219                       # Number of branches committed
system.cpu.commit.bw_lim_events                 43892                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           53893                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000122                       # Number of instructions committed
system.cpu.commit.committedOps                1120836                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       590537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.897995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.481494                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       274529     46.49%     46.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        76992     13.04%     59.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        67609     11.45%     70.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        38832      6.58%     77.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        29479      4.99%     82.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        36319      6.15%     88.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18712      3.17%     91.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4173      0.71%     92.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        43892      7.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       590537                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                37003                       # Number of function calls committed.
system.cpu.commit.int_insts                    965098                       # Number of committed integer instructions.
system.cpu.commit.loads                        117388                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           911727     81.34%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              43      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              59      0.01%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              57      0.01%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          117388     10.47%     91.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91450      8.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1120836                       # Class of committed instruction
system.cpu.commit.refs                         208838                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       645                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1120714                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.662230                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.662230                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                142110                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   430                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               126410                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1185775                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   195983                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    250085                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2029                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1499                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  7985                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      299708                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    200727                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        380492                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1689                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1066603                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4906                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.452574                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             215233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             174225                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.610623                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             598192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.004545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.796363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   328381     54.90%     54.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    41343      6.91%     61.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    47309      7.91%     69.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30057      5.02%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9732      1.63%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    49071      8.20%     84.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18071      3.02%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    13562      2.27%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    60666     10.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               598192                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           64038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2203                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   289453                       # Number of branches executed
system.cpu.iew.exec_nop                           194                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.764222                       # Inst execution rate
system.cpu.iew.exec_refs                       227824                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      97543                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   71405                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                123342                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 39                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               253                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                99438                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1175059                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                130281                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4723                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1168321                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    696                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   965                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2029                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2470                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1484                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         7673                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5949                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7982                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1878                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            325                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1124325                       # num instructions consuming a value
system.cpu.iew.wb_count                       1158682                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.494836                       # average fanout of values written-back
system.cpu.iew.wb_producers                    556357                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.749667                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1159636                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1299155                       # number of integer regfile reads
system.cpu.int_regfile_writes                  847063                       # number of integer regfile writes
system.cpu.ipc                               1.510049                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.510049                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                17      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                943807     80.46%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   44      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   52      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   71      0.01%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   65      0.01%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  68      0.01%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               130702     11.14%     91.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               98216      8.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1173045                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2902                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002474                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1702     58.65%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.07%     58.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.14%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     58.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    894     30.81%     89.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   300     10.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1174785                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2945085                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1157802                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1226846                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1174826                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1173045                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  39                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           54109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               322                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        598192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.960984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.907027                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              180183     30.12%     30.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              118388     19.79%     49.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               97394     16.28%     66.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               77323     12.93%     79.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               37939      6.34%     85.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               59162      9.89%     95.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               18904      3.16%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4282      0.72%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4617      0.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          598192                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.771356                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1145                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2420                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          880                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2153                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              6825                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21398                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               123342                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               99438                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  773656                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     17                       # number of misc regfile writes
system.cpu.numCycles                           662230                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  108626                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1214656                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  16087                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   198467                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1701                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1838739                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1181527                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1272345                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    252521                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7525                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2029                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29247                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    57646                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1310886                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7302                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                218                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     41233                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             40                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1613                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1720867                       # The number of ROB reads
system.cpu.rob.rob_writes                     2357179                       # The number of ROB writes
system.cpu.timesIdled                             566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      999                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     293                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2477                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1847                       # Transaction distribution
system.membus.trans_dist::ReadExReq               539                       # Transaction distribution
system.membus.trans_dist::ReadExResp              539                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1847                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            90                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       152704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  152704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2476                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2862500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12609500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1848                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             539                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           752                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1096                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           90                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           90                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       104640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 152768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000404                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2476     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2477                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1238500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2497500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1128000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1635                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2386                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               751                       # number of overall misses
system.l2.overall_misses::.cpu.data              1635                       # number of overall misses
system.l2.overall_misses::total                  2386                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59220000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    125000000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        184220000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59220000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    125000000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       184220000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              752                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1635                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2387                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             752                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1635                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2387                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998670                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999581                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998670                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999581                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78854.860186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76452.599388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77208.717519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78854.860186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76452.599388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77208.717519                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2386                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    108650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    160360000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51710000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    108650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    160360000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999581                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999581                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68854.860186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66452.599388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67208.717519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68854.860186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66452.599388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67208.717519                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data             539                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 539                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     43209500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43209500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80166.048237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80166.048237                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          539                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            539                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     37819500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37819500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70166.048237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70166.048237                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59220000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59220000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78854.860186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78854.860186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          751                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          751                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51710000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51710000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68854.860186                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68854.860186                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data         1096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     81790500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81790500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74626.368613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74626.368613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     70830500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     70830500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64626.368613                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64626.368613                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           90                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              90                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           90                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            90                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           90                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           90                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1703500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1703500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18927.777778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18927.777778                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1888.956637                       # Cycle average of tags in use
system.l2.tags.total_refs                        2387                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2386                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000419                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       681.709900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1207.246738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.041608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.073684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.115293                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.145630                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     42018                       # Number of tag accesses
system.l2.tags.data_accesses                    42018                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          48064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         104640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             152704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2386                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         145158246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         316023611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             461181857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    145158246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        145158246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        145158246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        316023611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            461181857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2386                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17745250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                62482750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7437.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26187.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2386                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    420.672176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.565652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.829444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           80     22.04%     22.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           94     25.90%     47.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42     11.57%     59.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      6.06%     65.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      4.68%     70.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      3.86%     74.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      2.75%     76.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.65%     78.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           78     21.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          363                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 152704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  152704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       461.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    461.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     304717500                       # Total gap between requests
system.mem_ctrls.avgGap                     127710.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        48064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       104640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 145158245.863591015339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 316023611.167738080025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20818500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41664250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27721.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25482.72                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1763580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               937365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12180840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         88006290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         53037600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          181740555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.875253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    136764250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     10920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    183430250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               828240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               440220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4855200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         42900480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         91021440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          165860460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.915726                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    236093500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     10920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     84101000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       199709                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           199709                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       199709                       # number of overall hits
system.cpu.icache.overall_hits::total          199709                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1018                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1018                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1018                       # number of overall misses
system.cpu.icache.overall_misses::total          1018                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76559999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76559999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76559999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76559999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       200727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       200727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       200727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       200727                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75206.285855                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75206.285855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75206.285855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75206.285855                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          266                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          266                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          266                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          266                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          752                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          752                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          752                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          752                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60360499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60360499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60360499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60360499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003746                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003746                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003746                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003746                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80266.621011                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80266.621011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80266.621011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80266.621011                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       199709                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          199709                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1018                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1018                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76559999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76559999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       200727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       200727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75206.285855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75206.285855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          266                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          266                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60360499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60360499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80266.621011                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80266.621011                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           682.635228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              200461                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               752                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            266.570479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   682.635228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.166659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.166659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          752                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          751                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.183594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            803660                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           803660                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       205544                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           205544                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       205557                       # number of overall hits
system.cpu.dcache.overall_hits::total          205557                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6759                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6759                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6762                       # number of overall misses
system.cpu.dcache.overall_misses::total          6762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    455231398                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    455231398                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    455231398                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    455231398                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       212303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       212303                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       212319                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       212319                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031837                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031837                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031848                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031848                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67351.886078                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67351.886078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67322.005028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67322.005028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4129                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.585185                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data         5038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5038                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5038                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1724                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    129888440                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    129888440                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    130151940                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    130151940                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008106                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008106                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008120                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75472.655433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75472.655433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75494.164733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75494.164733                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    305898500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    305898500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       120856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       120856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73111.496176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73111.496176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1092                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1092                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     83092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     83092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76091.575092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76091.575092                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        88862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    146630449                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    146630449                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        91352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        91352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58887.730522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58887.730522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1946                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1946                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44178991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44178991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81211.380515                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81211.380515                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.187500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.187500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       263500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       263500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           10                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           10                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           85                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           85                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2702449                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2702449                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           95                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           95                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.894737                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.894737                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31793.517647                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31793.517647                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           85                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           85                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2617449                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2617449                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.894737                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.894737                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30793.517647                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30793.517647                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1289.082720                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              207289                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1725                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.167536                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1289.082720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.314717                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.314717                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1723                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.421143                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1700341                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1700341                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    331114500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    331114500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
