<?xml version="1.0" encoding="UTF-8"?>
<module id="HYPERLINK_1" HW_revision="" XML_version="1" description="">
  <!-- csl_vusrregs -->
  <register id="rev" offset="0x00000" width="32" description="">
    <bitfield id="scheme" width="2" begin="31" end="30" description="" rwaccess="RW" />
    <bitfield id="bu" width="2" begin="29" end="28" description="" rwaccess="RW" />
    <bitfield id="modid" width="12" begin="27" end="16" description="" rwaccess="RW" />
    <bitfield id="rtl_ver" width="5" begin="15" end="11" description="" rwaccess="RW" />
    <bitfield id="revmaj" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="customer" width="2" begin="7" end="6" description="" rwaccess="RW" />
    <bitfield id="revmin" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ctl" offset="0x00004" width="32" description="">
    <bitfield id="intlocal" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="intenable" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="intvec" width="5" begin="12" end="8" description="" rwaccess="RW" />
    <bitfield id="int2cfg" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="dataarbcyc" width="3" begin="6" end="4" description="" rwaccess="RW" />
    <bitfield id="serial_stop" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="loopback" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="reset" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sts" offset="0x00008" width="32" description="">
    <bitfield id="swidthin" width="4" begin="27" end="24" description="" rwaccess="RW" />
    <bitfield id="swidthout" width="4" begin="23" end="20" description="" rwaccess="RW" />
    <bitfield id="pll_disable" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="serial_halt" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="pll_unlock" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="rpend" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="iflow" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="oflow" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="rerror" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="lerror" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="nfempty3" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="nfempty2" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="nfempty1" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="nfempty0" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="spend" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="mpend" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="link" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="int_pri_vec" offset="0x0000c" width="32" description="">
    <bitfield id="nointpend" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="intstat" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="int_clr" offset="0x00010" width="32" description="">
    <bitfield id="intclr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="int_set" offset="0x00014" width="32" description="">
    <bitfield id="intset" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sw_int" offset="0x00018" width="32" description="">
    <bitfield id="eoi_flag" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="ivector" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tx_sel_ctl" offset="0x0001c" width="32" description="">
    <bitfield id="txsecovl" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="txprividovl" width="4" begin="11" end="8" description="" rwaccess="RW" />
    <bitfield id="txignmsk" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="rx_sel_ctl" offset="0x0002c" width="32" description="">
    <bitfield id="rxsechi" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="rxseclo" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="rxsecsel" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="rxprividsel" width="4" begin="11" end="8" description="" rwaccess="RW" />
    <bitfield id="rxsegsel" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="rx_priv_idx" offset="0x00030" width="32" description="">
    <bitfield id="rxprivid_idx" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="rx_priv_val" offset="0x00034" width="32" description="">
    <bitfield id="rxprivid_val" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="rx_seg_idx" offset="0x00038" width="32" description="">
    <bitfield id="rxseg_idx" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="rx_seg_val" offset="0x0003c" width="32" description="">
    <bitfield id="rxseg_val" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="rxlen_val" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="chip_id_ver" offset="0x00040" width="32" description="">
    <bitfield id="devrev" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="devid" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="pwr" offset="0x00044" width="32" description="">
    <bitfield id="h2l" width="3" begin="26" end="24" description="" rwaccess="RW" />
    <bitfield id="l2h" width="3" begin="18" end="16" description="" rwaccess="RW" />
    <bitfield id="pwc" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="highspeed" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="quadlane" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="singlelane" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="zerolane" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="rpc" offset="0x00048" width="32" description="">
    <bitfield id="tran0pri" width="3" begin="30" end="28" description="" rwaccess="RW" />
    <bitfield id="tran1pri" width="3" begin="26" end="24" description="" rwaccess="RW" />
    <bitfield id="tran0epri" width="3" begin="14" end="12" description="" rwaccess="RW" />
    <bitfield id="tran1epri" width="3" begin="10" end="8" description="" rwaccess="RW" />
  </register>
  <register id="ecc_cntr" offset="0x0004c" width="32" description="">
    <bitfield id="sgl_err_cor" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="dbl_err_det" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="link_sts" offset="0x00058" width="32" description="">
    <bitfield id="txpls_req" width="2" begin="31" end="30" description="" rwaccess="RW" />
    <bitfield id="txpls_ack" width="2" begin="29" end="28" description="" rwaccess="RW" />
    <bitfield id="txpm_req" width="2" begin="27" end="26" description="" rwaccess="RW" />
    <bitfield id="tx_rsync" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="txplsok" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="tx_phy_en" width="4" begin="23" end="20" description="" rwaccess="RW" />
    <bitfield id="txflow_sts" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="rxpls_req" width="2" begin="15" end="14" description="" rwaccess="RW" />
    <bitfield id="rxpls_ack" width="2" begin="13" end="12" description="" rwaccess="RW" />
    <bitfield id="rxpm_req" width="2" begin="11" end="10" description="" rwaccess="RW" />
    <bitfield id="rx_lsync" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="rx_one_id" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="rx_phy_en" width="4" begin="7" end="4" description="" rwaccess="RW" />
    <bitfield id="rx_phy_pol" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sbs" offset="0x0005c" width="32" description="">
    <bitfield id="txfl_flags_sel" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="txfl_flags_cap" width="4" begin="23" end="20" description="" rwaccess="RW" />
    <bitfield id="txfl_flags_sts" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="rxpm_flags_sel" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="rxpm_flags_cap" width="4" begin="7" end="4" description="" rwaccess="RW" />
    <bitfield id="rxpm_flags_sts" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="int_ctl_idx" offset="0x00060" width="32" description="">
    <bitfield id="icidx" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="int_ctl_val" offset="0x00064" width="32" description="">
    <bitfield id="inten" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="inttype" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="intpol" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="isec" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="sien" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="dnid" width="2" begin="17" end="16" description="" rwaccess="RW" />
    <bitfield id="mps" width="4" begin="11" end="8" description="" rwaccess="RW" />
    <bitfield id="vector" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="int_ptr_idx" offset="0x00068" width="32" description="">
    <bitfield id="ipidx" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="int_ptr_val" offset="0x0006c" width="32" description="">
    <bitfield id="intptr" width="30" begin="31" end="2" description="" rwaccess="RW" />
  </register>
  <register id="serdes_ctl_sts1" offset="0x00070" width="32" description="">
    <bitfield id="sleep_cnt" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="disable_cnt" width="8" begin="23" end="16" description="" rwaccess="RW" />
  </register>
  <register id="serdes_ctl_sts2" offset="0x00074" width="32" description="">
    <bitfield id="s2ctl" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="serdes_ctl_sts3" offset="0x00078" width="32" description="">
    <bitfield id="s3ctl" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="serdes_ctl_sts4" offset="0x0007c" width="32" description="">
    <bitfield id="dvquick" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="s4ctl" width="11" begin="30" end="20" description="" rwaccess="RW" />
    <bitfield id="tx_spc" width="2" begin="19" end="18" description="" rwaccess="RW" />
    <bitfield id="rx_spc" width="2" begin="17" end="16" description="" rwaccess="RW" />
  </register>
  <register id="rem_regs" offset="0x00080" width="32" description="(1 of 32, stride 4)">
    <bitfield id="remote_registers" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
