// Seed: 1170926004
module module_0;
  wire id_1;
  parameter id_2 = 1;
  assign module_1.id_6 = 0;
  parameter [-1 : 1 'b0] id_3 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd38,
    parameter id_6  = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  inout wire id_12;
  output wire _id_11;
  output logic [7:0] id_10;
  output wire id_9;
  input logic [7:0] id_8;
  output wire id_7;
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout tri1 id_2;
  inout logic [7:0] id_1;
  parameter id_13 = -1;
  wire id_14;
  wire id_15;
  always_latch @(posedge id_8 - -1 or negedge id_1[id_6 : 1]);
  module_0 modCall_1 ();
  wire id_16;
  logic [-1 'h0 : id_11] id_17;
  ;
  wire [id_6 : -1] id_18;
  assign id_2 = -1;
  logic [-1 'b0 : -1] id_19;
  ;
  wire id_20;
  assign id_1 = {id_2, id_20};
  wire id_21;
  assign id_4 = id_19;
endmodule
