module mux_4to1(data_in, sel, out);
    input [3:0] data_in; 
    input [1:0] sel;
    output reg out;

always @(*) begin
    case(sel)
        2'b00: out = data_in[0]; 
        2'b01: out = data_in[1];
        2'b10: out = data_in[2]; 
        2'b11: out = data_in[3];
        default: out = 1'b0; 
    endcase
end
endmodule
