<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sfvc784-1-e</Part>
        <TopModelName>accelerator_controller</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.929</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7</Best-caseLatency>
            <Average-caseLatency>54</Average-caseLatency>
            <Worst-caseLatency>119</Worst-caseLatency>
            <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.190 us</Worst-caseRealTimeLatency>
            <Interval-min>8</Interval-min>
            <Interval-max>120</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_57_3>
                <Slack>8.00</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>10</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>111</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>1110</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>7</min>
                        <max>11</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_57_3>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../accelerator_controller.cpp:56</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_57_3>
                    <Name>VITIS_LOOP_57_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator_controller.cpp:57</SourceLocation>
                </VITIS_LOOP_57_3>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>6</DSP>
            <FF>298</FF>
            <LUT>600</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>accelerator_controller</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>accelerator_controller</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>accelerator_controller</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>w1_address0</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_ce0</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_q0</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_address1</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_ce1</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_q1</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_1_address0</name>
            <Object>bias_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_1_ce0</name>
            <Object>bias_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_1_q0</name>
            <Object>bias_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>training</name>
            <Object>training</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_din</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_full_n</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_write</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>accelerator_controller</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106</InstName>
                    <ModuleName>accelerator_controller_Pipeline_VITIS_LOOP_26_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>106</ID>
                    <BindInstances>icmp_ln26_fu_200_p2 add_ln26_fu_206_p2 icmp_ln27_fu_245_p2 select_ln27_fu_274_p3 select_ln27_1_fu_281_p3 select_ln27_2_fu_288_p3 select_ln27_3_fu_295_p3 select_ln27_4_fu_302_p3 select_ln27_5_fu_309_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120</InstName>
                    <ModuleName>accelerator_controller_Pipeline_VITIS_LOOP_60_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                    <BindInstances>icmp_ln60_fu_171_p2 add_ln60_fu_177_p2 sparsemux_9_2_13_1_1_U10 sparsemux_9_2_13_1_1_U9 mul_16s_13ns_28_1_1_U11 mac_muladd_16s_13ns_28ns_28_4_1_U15 mac_muladd_16s_13ns_28ns_28_4_1_U15 add_ln13_1_fu_314_p2 mul_16s_10ns_26_1_1_U13 array_out1_output_k_fu_351_p3 mul_16s_13ns_28_1_1_U12 mac_muladd_16s_13ns_28ns_28_4_1_U16 mac_muladd_16s_13ns_28ns_28_4_1_U16 bias_out_net_sum_fu_368_p2 mul_16s_10ns_26_1_1_U14 output_2_fu_405_p3 icmp_ln109_fu_215_p2 and_ln109_fu_221_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>cmp_i_i58_fu_156_p2 icmp_ln57_fu_165_p2 i_2_fu_171_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>accelerator_controller_Pipeline_VITIS_LOOP_26_1</Name>
            <Loops>
                <VITIS_LOOP_26_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.699</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_1>
                        <Name>VITIS_LOOP_26_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_26_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator_controller.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_1>
                            <Name>VITIS_LOOP_26_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator_controller.cpp:29</SourceLocation>
                        </VITIS_LOOP_26_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>102</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_200_p2" SOURCE="../accelerator_controller.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_206_p2" SOURCE="../accelerator_controller.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_245_p2" SOURCE="../accelerator_controller.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_274_p3" SOURCE="../accelerator_controller.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_281_p3" SOURCE="../accelerator_controller.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_2_fu_288_p3" SOURCE="../accelerator_controller.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_3_fu_295_p3" SOURCE="../accelerator_controller.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_4_fu_302_p3" SOURCE="../accelerator_controller.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_5_fu_309_p3" SOURCE="../accelerator_controller.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_5" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_controller_Pipeline_VITIS_LOOP_60_4</Name>
            <Loops>
                <VITIS_LOOP_60_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.929</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_4>
                        <Name>VITIS_LOOP_60_4</Name>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 7</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator_controller.cpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_60_4>
                            <Name>VITIS_LOOP_60_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator_controller.cpp:60</SourceLocation>
                        </VITIS_LOOP_60_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>136</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>244</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_171_p2" SOURCE="../accelerator_controller.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_177_p2" SOURCE="../accelerator_controller.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_13_1_1_U10" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln13_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_13_1_1_U9" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln13_1_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U11" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_28ns_28_4_1_U15" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_28ns_28_4_1_U15" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_314_p2" SOURCE="../bias_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U13" SOURCE="../act_pe.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="select" PRAGMA="" RTLNAME="array_out1_output_k_fu_351_p3" SOURCE="../act_pe.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="array_out1_output_k" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U12" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_28ns_28_4_1_U16" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_28ns_28_4_1_U16" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="bias_out_net_sum_fu_368_p2" SOURCE="../bias_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="bias_out_net_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U14" SOURCE="../act_pe.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="select" PRAGMA="" RTLNAME="output_2_fu_405_p3" SOURCE="../act_pe.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="output_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_215_p2" SOURCE="../accelerator_controller.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln109_fu_221_p2" SOURCE="../accelerator_controller.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln109" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_controller</Name>
            <Loops>
                <VITIS_LOOP_57_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.929</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>54</Average-caseLatency>
                    <Worst-caseLatency>119</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 120</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_57_3>
                        <Name>VITIS_LOOP_57_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 111</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.110 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>11</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 11</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120</Instance>
                        </InstanceList>
                    </VITIS_LOOP_57_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator_controller.cpp:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_57_3>
                            <Name>VITIS_LOOP_57_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator_controller.cpp:57</SourceLocation>
                        </VITIS_LOOP_57_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>298</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>600</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp_i_i58_fu_156_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_165_p2" SOURCE="../accelerator_controller.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_171_p2" SOURCE="../accelerator_controller.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="w1" index="0" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="w1_address0" name="w1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="w1_ce0" name="w1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="w1_q0" name="w1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="w1_address1" name="w1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="w1_ce1" name="w1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="w1_q1" name="w1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias_1" index="1" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="bias_1_address0" name="bias_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias_1_ce0" name="bias_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias_1_q0" name="bias_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="training" index="2" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="training" name="training" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out" index="3" direction="out" srcType="stream&lt;pkt, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="data_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_in" index="4" direction="unused" srcType="stream&lt;pkt, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="data_in" name="data_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="expecting_input" index="5" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="expecting_input" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="expecting_input" access="W" description="Data signal of expecting_input" range="32">
                    <fields>
                        <field offset="0" width="1" name="expecting_input" access="W" description="Bit 0 to 0 of expecting_input"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="expecting_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="w1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="bias_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="bias_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="training" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="training">DATA</portMap>
            </portMaps>
            <ports>
                <port>training</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="training"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="64" portPrefix="data_out_">
            <portMaps>
                <portMap portMapName="data_out_din">WR_DATA</portMap>
                <portMap portMapName="data_out_full_n">FULL_N</portMap>
                <portMap portMapName="data_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>data_out_din</port>
                <port>data_out_full_n</port>
                <port>data_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="data_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="data_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">expecting_input, 0x10, 32, W, Data signal of expecting_input, </column>
                </table>
            </item>
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="data_out">out, 64</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="bias_1_address0">out, 1</column>
                    <column name="bias_1_q0">in, 16</column>
                    <column name="w1_address0">out, 2</column>
                    <column name="w1_address1">out, 2</column>
                    <column name="w1_q0">in, 16</column>
                    <column name="w1_q1">in, 16</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="data_in">ap_none, in, 64</column>
                    <column name="training">ap_none, in, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="w1">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="bias_1">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="training">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="data_out">out, stream&lt;pkt 0&gt;&amp;</column>
                    <column name="data_in">unused, stream&lt;pkt 0&gt;&amp;</column>
                    <column name="expecting_input">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="w1">w1_address0, port, offset, </column>
                    <column name="w1">w1_ce0, port, , </column>
                    <column name="w1">w1_q0, port, , </column>
                    <column name="w1">w1_address1, port, offset, </column>
                    <column name="w1">w1_ce1, port, , </column>
                    <column name="w1">w1_q1, port, , </column>
                    <column name="bias_1">bias_1_address0, port, offset, </column>
                    <column name="bias_1">bias_1_ce0, port, , </column>
                    <column name="bias_1">bias_1_q0, port, , </column>
                    <column name="training">training, port, , </column>
                    <column name="data_out">data_out, interface, , </column>
                    <column name="data_in">data_in, port, , </column>
                    <column name="expecting_input">s_axi_control, register, , name=expecting_input offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../accelerator_controller.cpp:32" status="warning" parentFunction="accelerator_controller" variable="output_1[0]" isDirective="0" options="mode=s_axilite port=output_1[0]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:33" status="warning" parentFunction="accelerator_controller" variable="output_1[1]" isDirective="0" options="mode=s_axilite port=output_1[1]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:34" status="warning" parentFunction="accelerator_controller" variable="delta_1[0]" isDirective="0" options="mode=s_axilite port=delta_1[0]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:35" status="warning" parentFunction="accelerator_controller" variable="delta_1[1]" isDirective="0" options="mode=s_axilite port=delta_1[1]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:36" status="warning" parentFunction="accelerator_controller" variable="w1_local[0][0]" isDirective="0" options="mode=s_axilite port=w1_local[0][0]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:37" status="warning" parentFunction="accelerator_controller" variable="w1_local[0][1]" isDirective="0" options="mode=s_axilite port=w1_local[0][1]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:38" status="warning" parentFunction="accelerator_controller" variable="w1_local[1][0]" isDirective="0" options="mode=s_axilite port=w1_local[1][0]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:39" status="warning" parentFunction="accelerator_controller" variable="w1_local[1][1]" isDirective="0" options="mode=s_axilite port=w1_local[1][1]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:40" status="warning" parentFunction="accelerator_controller" variable="bias_1_local[0][0]" isDirective="0" options="mode=s_axilite port=bias_1_local[0][0]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
            <Msg msg_id="214-385" msg_severity="WARNING" msg_body="Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:41" status="warning" parentFunction="accelerator_controller" variable="bias_1_local[0][1]" isDirective="0" options="mode=s_axilite port=bias_1_local[0][1]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
            <Msg msg_id="214-385" msg_severity="WARNING" msg_body="Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:42" status="warning" parentFunction="accelerator_controller" variable="bias_1_local[1][0]" isDirective="0" options="mode=s_axilite port=bias_1_local[1][0]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
            <Msg msg_id="214-385" msg_severity="WARNING" msg_body="Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:43" status="warning" parentFunction="accelerator_controller" variable="bias_1_local[1][1]" isDirective="0" options="mode=s_axilite port=bias_1_local[1][1]">
            <Msg msg_id="214-238" msg_severity="WARNING" msg_body="Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
            <Msg msg_id="214-385" msg_severity="WARNING" msg_body="Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [2], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, hls::stream&lt;pkt, 0&gt;&amp;, hls::stream&lt;pkt, 0&gt;&amp;, bool)'"/>
        </Pragma>
        <Pragma type="interface" location="../accelerator_controller.cpp:44" status="valid" parentFunction="accelerator_controller" variable="expecting_input" isDirective="0" options="mode=s_axilite port=expecting_input"/>
        <Pragma type="interface" location="../accelerator_controller.cpp:45" status="valid" parentFunction="accelerator_controller" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="../accelerator_controller.cpp:46" status="valid" parentFunction="accelerator_controller" variable="data_out" isDirective="0" options="ap_fifo port=data_out"/>
        <Pragma type="interface" location="../accelerator_controller.cpp:47" status="warning" parentFunction="accelerator_controller" variable="data_in" isDirective="0" options="ap_fifo port=data_in">
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'ap_fifo Interface', ignore it."/>
        </Pragma>
        <Pragma type="resource" location="../accelerator_controller.cpp:48" status="invalid" parentFunction="accelerator_controller" variable="data_out" isDirective="0" options="variable=data_out core=AXIS">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="'#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi'"/>
        </Pragma>
        <Pragma type="resource" location="../accelerator_controller.cpp:49" status="invalid" parentFunction="accelerator_controller" variable="data_in" isDirective="0" options="variable=data_in core=AXIS">
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="'#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi'"/>
        </Pragma>
        <Pragma type="pipeline" location="../accelerator_controller.cpp:61" status="valid" parentFunction="accelerator_controller" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../array.cpp:21" status="valid" parentFunction="model_array" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../receive_data.cpp:12" status="valid" parentFunction="receive_data" variable="alpha_rx" isDirective="0" options="ap_hs port=alpha_rx"/>
        <Pragma type="interface" location="../receive_data.cpp:13" status="valid" parentFunction="receive_data" variable="flag" isDirective="0" options="mode=s_axilite port=flag"/>
        <Pragma type="interface" location="../receive_data.cpp:14" status="valid" parentFunction="receive_data" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="../send_data.cpp:29" status="valid" parentFunction="send_data" variable="alpha_tx" isDirective="0" options="ap_hs port=alpha_tx"/>
        <Pragma type="interface" location="../send_data.cpp:30" status="valid" parentFunction="send_data" variable="" isDirective="0" options="mode=s_axilite port = return"/>
        <Pragma type="interface" location="../send_data.cpp:31" status="valid" parentFunction="send_data" variable="flag" isDirective="0" options="mode=s_axilite port=flag"/>
        <Pragma type="interface" location="../send_data.cpp:32" status="valid" parentFunction="send_data" variable="interval" isDirective="0" options="mode=s_axilite port=interval"/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

