<h1 align="center">Hi 👋, I'm Vaibhav Gunthe</h1>
<h3 align="center">Aspiring VLSI Design Engineer | Verilog & RTL Design Enthusiast</h3>

---

## 💫 About Me

🌌 I’m currently working on **a Neural Processing Unit (NPU) using Verilog HDL and RTL design flow**  
🤝 I’m looking to collaborate on **open-source VLSI/RTL design projects**  
🧠 I’m currently learning **Computer Architecture, FSM Design, and System Verilog**  
💬 Ask me about **Verilog, RTL modeling, FSMs, and logic synthesis**  
⚡ Fun fact: **I can simulate a 8-bit ALU before finishing my coffee**

---

## 🛠️ Tech Stack

<p align="left">
  <img src="https://img.shields.io/badge/Verilog-FCC624?style=for-the-badge&logo=verilog&logoColor=black" alt="Verilog"/>
  <img src="https://img.shields.io/badge/SystemVerilog-blue?style=for-the-badge" alt="SystemVerilog"/>
  <img src="https://img.shields.io/badge/Vivado-2C2255?style=for-the-badge&logo=xilinx&logoColor=white" alt="Vivado"/>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white" alt="C"/>
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white" alt="C++"/>
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python"/>
</p>

---

## 📊 GitHub Stats

<p align="left">
  <img src="https://github-readme-stats.vercel.app/api?username=vaibhav-gunthe&show_icons=true&theme=radical" alt="GitHub Stats"/>
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=vaibhav-gunthe&theme=radical" alt="GitHub Streak Stats"/>
</p>

---

## 📫 Connect With Me

- 📧 Email: **gunthevaibhav@gmail.com**  
- 🔗 LinkedIn: [linkedin.com/in/vaibhav-gunthe](https://www.linkedin.com/in/vaibhav-gunthe)  
- 📷 Instagram: [@gunthe_vaibhav](https://www.instagram.com/gunthe_vaibhav)

---

