module testbench();

timeunit 10ns;	// Half clock cycle at 50 MHz
			// This is the amount of time represented by #1 
timeprecision 1ns;

// These signals are internal because the processor will be 
// instantiated as a submodule in testbench.
logic          Clk = 0;
logic          Continue, Run;
logic [9:0]    SW;
logic [9:0]    LED;
logic [6:0]  	HEX0,
					HEX1,
		   		HEX2,
					HEX3;
// To store expected results

integer ErrorCnt = 0;


slc3_testtop slc3_test0 (.*);	


// Toggle the clock
// #1 means wait for a delay of 1 timeunit
always begin : CLOCK_GENERATION
#1 Clk = ~Clk;
end

initial begin: CLOCK_INITIALIZATION
    Clk = 0;
end 



initial begin: TEST
Run = 1;
Continue = 1;
// when Run/Continue == 0, we Run/Continue
// when Run/Continue == 1, we do not Run/Continue

#2 Run = 0;
#2 Continue = 0;

#2 Run = 1;	
#2 Continue = 1;

#2 Run = 0;
#2 Run = 1;


#20 Continue = 1'b0;
#2  Continue = 1'b1;

#20 Continue = 1'b0;
#2  Continue = 1'b1;

#20 Continue = 1'b0;
#2  Continue = 1'b1;

end
endmodule
