<strong>verilog-cexp-indent</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>2</pre></br>
<ul><li>  This variable is safe as a file local variable if its value</br>
  satisfies the predicate `integerp'.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Indentation of Verilog statements split across lines.</br>
</br>
You can customize this variable.