#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec 26 16:35:26 2025
# Process ID: 13998
# Current directory: /home/goblin/projects/projects/linien/linien/gateware/build
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/goblin/projects/projects/linien/linien/gateware/build/vivado.log
# Journal file: /home/goblin/projects/projects/linien/linien/gateware/build/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7z010-clg400-1
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2366.023 ; gain = 0.000 ; free physical = 454 ; free virtual = 3869
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# add_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v}
# set_property library work [get_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v}]
# add_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/red_pitaya_scope.v}
# set_property library work [get_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/red_pitaya_scope.v}]
# add_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/axi_slave.v}
# set_property library work [get_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/axi_slave.v}]
# add_files {top.v}
# set_property library work [get_files {top.v}]
# add_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/processing_system7_v5_4_processing_system7.v}
# set_property library work [get_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/processing_system7_v5_4_processing_system7.v}]
# add_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/bus_clk_bridge.v}
# set_property library work [get_files {/home/goblin/projects/projects/linien/linien/gateware/verilog/bus_clk_bridge.v}]
# read_xdc top.xdc
# read_xdc -ref processing_system7_v5_4_processing_system7 ../verilog/system_processing_system7_0_0.xdc
# synth_design -top top -part xc7z010-clg400-1
Command: synth_design -top top -part xc7z010-clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14024
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2366.023 ; gain = 0.000 ; free physical = 743 ; free virtual = 3484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' from library 'work' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:6539]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:7427]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:7510]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:8356]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:9202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:9337]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:9464]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:9817]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:9837]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:9931]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10753]
INFO: [Synth 8-6157] synthesizing module 'axi_slave' from library 'work' [/home/goblin/projects/projects/linien/linien/gateware/verilog/axi_slave.v:52]
	Parameter AXI_DW bound to: 6'b100000 
	Parameter AXI_AW bound to: 6'b100000 
	Parameter AXI_IW bound to: 4'b1100 
	Parameter AXI_SW bound to: 6'b000100 
INFO: [Synth 8-6155] done synthesizing module 'axi_slave' from library 'work' (1#1) [/home/goblin/projects/projects/linien/linien/gateware/verilog/axi_slave.v:52]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' from library 'work' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_4_processing_system7' from library 'work' [/home/goblin/projects/projects/linien/linien/gateware/verilog/processing_system7_v5_4_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: true - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (3#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (4#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_4_processing_system7' from library 'work' (5#1) [/home/goblin/projects/projects/linien/linien/gateware/verilog/processing_system7_v5_4_processing_system7.v:153]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_4_processing_system7' is unconnected for instance 'inst' [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_4_processing_system7' has 686 connections declared, but only 673 given [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:365]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' from library 'work' (6#1) [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_T' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_T' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'SPI0_MISO_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'SPI0_MISO_T' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'SPI0_SS_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'SPI0_SS1_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'SPI0_SS2_O' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'SPI0_SS_T' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_processing_system7_0_0' is unconnected for instance 'system_processing_system7_0_0' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
WARNING: [Synth 8-7023] instance 'system_processing_system7_0_0' of module 'system_processing_system7_0_0' has 88 connections declared, but only 73 given [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:10829]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (7#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 120 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (8#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
INFO: [Synth 8-6157] synthesizing module 'FD' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD' (9#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (10#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82182]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000100100000000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0100011111100000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000100000000000 
	Parameter INIT_4D bound to: 16'b0000001100000011 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (11#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82182]
WARNING: [Synth 8-689] width (7) of port connection 'CHANNEL' does not match port width (5) of module 'XADC' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11203]
WARNING: [Synth 8-7071] port 'JTAGBUSY' of module 'XADC' is unconnected for instance 'XADC' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11188]
WARNING: [Synth 8-7071] port 'JTAGLOCKED' of module 'XADC' is unconnected for instance 'XADC' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11188]
WARNING: [Synth 8-7071] port 'JTAGMODIFIED' of module 'XADC' is unconnected for instance 'XADC' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11188]
WARNING: [Synth 8-7071] port 'MUXADDR' of module 'XADC' is unconnected for instance 'XADC' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11188]
WARNING: [Synth 8-7023] instance 'XADC' of module 'XADC' has 24 connections declared, but only 20 given [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11188]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:11984]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (12#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:11984]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_scope' from library 'work' [/home/goblin/projects/projects/linien/linien/gateware/verilog/red_pitaya_scope.v:54]
	Parameter RSZ bound to: 14 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/goblin/projects/projects/linien/linien/gateware/verilog/red_pitaya_scope.v:606]
INFO: [Synth 8-6157] synthesizing module 'bus_clk_bridge' from library 'work' [/home/goblin/projects/projects/linien/linien/gateware/verilog/bus_clk_bridge.v:38]
INFO: [Synth 8-6155] done synthesizing module 'bus_clk_bridge' from library 'work' (13#1) [/home/goblin/projects/projects/linien/linien/gateware/verilog/bus_clk_bridge.v:38]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_scope' from library 'work' (14#1) [/home/goblin/projects/projects/linien/linien/gateware/verilog/red_pitaya_scope.v:54]
WARNING: [Synth 8-689] width (25) of port connection 'adc_a_i' does not match port width (14) of module 'red_pitaya_scope' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11268]
WARNING: [Synth 8-689] width (25) of port connection 'adc_a_q_i' does not match port width (14) of module 'red_pitaya_scope' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11269]
WARNING: [Synth 8-689] width (25) of port connection 'adc_b_i' does not match port width (14) of module 'red_pitaya_scope' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11270]
WARNING: [Synth 8-689] width (25) of port connection 'adc_b_q_i' does not match port width (14) of module 'red_pitaya_scope' [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:11271]
INFO: [Synth 8-6155] done synthesizing module 'top' from library 'work' (15#1) [/home/goblin/projects/projects/linien/linien/gateware/build/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2414.098 ; gain = 48.074 ; free physical = 640 ; free virtual = 3420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2428.941 ; gain = 62.918 ; free physical = 632 ; free virtual = 3413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2428.941 ; gain = 62.918 ; free physical = 632 ; free virtual = 3413
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2434.879 ; gain = 0.000 ; free physical = 628 ; free virtual = 3425
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'XADC' of type 'XADC' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ZYNQ'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk125_p'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk125_p]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk_fpga_0]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:374]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:374]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:376]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:376]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:376]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:376]
Finished Parsing XDC File [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.xdc] for cell 'system_processing_system7_0_0/inst'
Finished Parsing XDC File [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.xdc] for cell 'system_processing_system7_0_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.605 ; gain = 0.000 ; free physical = 313 ; free virtual = 3158
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FD => FDRE: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2554.605 ; gain = 0.000 ; free physical = 313 ; free virtual = 3158
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 2554.605 ; gain = 188.582 ; free physical = 324 ; free virtual = 3171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 2554.605 ; gain = 188.582 ; free physical = 324 ; free virtual = 3171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_processing_system7_0_0/inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 2554.605 ; gain = 188.582 ; free physical = 309 ; free virtual = 3164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 2554.605 ; gain = 188.582 ; free physical = 235 ; free virtual = 3103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   84 Bit       Adders := 1     
	   2 Input   50 Bit       Adders := 32    
	   2 Input   44 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 4     
	   3 Input   26 Bit       Adders := 36    
	   2 Input   26 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 7     
	   5 Input   25 Bit       Adders := 2     
	   3 Input   25 Bit       Adders := 97    
	   2 Input   20 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 60    
	   2 Input   17 Bit       Adders := 28    
	   4 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               84 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               50 Bit    Registers := 40    
	               43 Bit    Registers := 1     
	               35 Bit    Registers := 71    
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 16    
	               27 Bit    Registers := 8     
	               26 Bit    Registers := 35    
	               25 Bit    Registers := 160   
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 34    
	               17 Bit    Registers := 90    
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 37    
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 55    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 84    
+---Multipliers : 
	               2x25  Multipliers := 1     
+---RAMs : 
	             224K Bit	(16384 X 14 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   43 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	  21 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 34    
	   2 Input   25 Bit        Muxes := 137   
	   3 Input   25 Bit        Muxes := 2     
	   3 Input   20 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 60    
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 6     
	   2 Input   14 Bit        Muxes := 4     
	  33 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	  34 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 46    
	   3 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 6     
	  21 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator linien_logic_ki_mult0 is absorbed into DSP p_1_out.
DSP Report: operator linien_logic_ki_mult0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator linien_logic_kd_mult is absorbed into DSP p_1_out.
DSP Report: operator linien_logic_kd_mult is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator linien_logic_kp_mult is absorbed into DSP p_1_out.
DSP Report: operator linien_logic_kp_mult is absorbed into DSP p_1_out.
DSP Report: Generating DSP linien_fast_a_iir0_z20, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir0_z20 is absorbed into DSP linien_fast_a_iir0_z20.
DSP Report: register linien_fast_a_iir0_a10_reg is absorbed into DSP linien_fast_a_iir0_z20.
DSP Report: operator linien_fast_a_iir0_z20 is absorbed into DSP linien_fast_a_iir0_z20.
DSP Report: operator linien_fast_a_iir0_z20 is absorbed into DSP linien_fast_a_iir0_z20.
DSP Report: Generating DSP linien_fast_a_iir0_z20, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_iir0_y0_reg is absorbed into DSP linien_fast_a_iir0_z20.
DSP Report: register linien_fast_a_iir0_a10_reg is absorbed into DSP linien_fast_a_iir0_z20.
DSP Report: operator linien_fast_a_iir0_z20 is absorbed into DSP linien_fast_a_iir0_z20.
DSP Report: operator linien_fast_a_iir0_z20 is absorbed into DSP linien_fast_a_iir0_z20.
DSP Report: Generating DSP linien_fast_a_iir0_z10, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir0_z10 is absorbed into DSP linien_fast_a_iir0_z10.
DSP Report: register linien_fast_a_iir0_b00_reg is absorbed into DSP linien_fast_a_iir0_z10.
DSP Report: operator linien_fast_a_iir0_z10 is absorbed into DSP linien_fast_a_iir0_z10.
DSP Report: operator linien_fast_a_iir0_z10 is absorbed into DSP linien_fast_a_iir0_z10.
DSP Report: Generating DSP linien_fast_a_iir0_z10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linien_fast_a_iir0_z10.
DSP Report: register linien_fast_a_iir0_b00_reg is absorbed into DSP linien_fast_a_iir0_z10.
DSP Report: operator linien_fast_a_iir0_z10 is absorbed into DSP linien_fast_a_iir0_z10.
DSP Report: operator linien_fast_a_iir0_z10 is absorbed into DSP linien_fast_a_iir0_z10.
DSP Report: Generating DSP linien_fast_a_iir0_z00, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir0_z00 is absorbed into DSP linien_fast_a_iir0_z00.
DSP Report: register linien_fast_a_iir0_b10_reg is absorbed into DSP linien_fast_a_iir0_z00.
DSP Report: operator linien_fast_a_iir0_z00 is absorbed into DSP linien_fast_a_iir0_z00.
DSP Report: operator linien_fast_a_iir0_z00 is absorbed into DSP linien_fast_a_iir0_z00.
DSP Report: Generating DSP linien_fast_a_iir0_z00, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linien_fast_a_iir0_z00.
DSP Report: register linien_fast_a_iir0_b10_reg is absorbed into DSP linien_fast_a_iir0_z00.
DSP Report: operator linien_fast_a_iir0_z00 is absorbed into DSP linien_fast_a_iir0_z00.
DSP Report: operator linien_fast_a_iir0_z00 is absorbed into DSP linien_fast_a_iir0_z00.
DSP Report: Generating DSP linien_fast_a_iir0_z70, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir0_z70 is absorbed into DSP linien_fast_a_iir0_z70.
DSP Report: register linien_fast_a_iir0_a11_reg is absorbed into DSP linien_fast_a_iir0_z70.
DSP Report: operator linien_fast_a_iir0_z70 is absorbed into DSP linien_fast_a_iir0_z70.
DSP Report: operator linien_fast_a_iir0_z70 is absorbed into DSP linien_fast_a_iir0_z70.
DSP Report: Generating DSP linien_fast_a_iir0_z70, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_iir0_y2_reg is absorbed into DSP linien_fast_a_iir0_z70.
DSP Report: register linien_fast_a_iir0_a11_reg is absorbed into DSP linien_fast_a_iir0_z70.
DSP Report: operator linien_fast_a_iir0_z70 is absorbed into DSP linien_fast_a_iir0_z70.
DSP Report: operator linien_fast_a_iir0_z70 is absorbed into DSP linien_fast_a_iir0_z70.
DSP Report: Generating DSP linien_fast_a_iir0_z60, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir0_z70 is absorbed into DSP linien_fast_a_iir0_z60.
DSP Report: register linien_fast_a_iir0_a2_reg is absorbed into DSP linien_fast_a_iir0_z60.
DSP Report: operator linien_fast_a_iir0_z60 is absorbed into DSP linien_fast_a_iir0_z60.
DSP Report: operator linien_fast_a_iir0_z60 is absorbed into DSP linien_fast_a_iir0_z60.
DSP Report: Generating DSP linien_fast_a_iir0_z60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_iir0_y2_reg is absorbed into DSP linien_fast_a_iir0_z60.
DSP Report: register linien_fast_a_iir0_a2_reg is absorbed into DSP linien_fast_a_iir0_z60.
DSP Report: operator linien_fast_a_iir0_z60 is absorbed into DSP linien_fast_a_iir0_z60.
DSP Report: operator linien_fast_a_iir0_z60 is absorbed into DSP linien_fast_a_iir0_z60.
DSP Report: Generating DSP linien_fast_a_iir0_z50, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir0_z20 is absorbed into DSP linien_fast_a_iir0_z50.
DSP Report: register linien_fast_a_iir0_b01_reg is absorbed into DSP linien_fast_a_iir0_z50.
DSP Report: operator linien_fast_a_iir0_z50 is absorbed into DSP linien_fast_a_iir0_z50.
DSP Report: operator linien_fast_a_iir0_z50 is absorbed into DSP linien_fast_a_iir0_z50.
DSP Report: Generating DSP linien_fast_a_iir0_z50, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_iir0_y0_reg is absorbed into DSP linien_fast_a_iir0_z50.
DSP Report: register linien_fast_a_iir0_b01_reg is absorbed into DSP linien_fast_a_iir0_z50.
DSP Report: operator linien_fast_a_iir0_z50 is absorbed into DSP linien_fast_a_iir0_z50.
DSP Report: operator linien_fast_a_iir0_z50 is absorbed into DSP linien_fast_a_iir0_z50.
DSP Report: Generating DSP linien_fast_a_iir0_z40, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir0_b11_reg is absorbed into DSP linien_fast_a_iir0_z40.
DSP Report: register linien_fast_a_iir0_z20 is absorbed into DSP linien_fast_a_iir0_z40.
DSP Report: operator linien_fast_a_iir0_z40 is absorbed into DSP linien_fast_a_iir0_z40.
DSP Report: operator linien_fast_a_iir0_z40 is absorbed into DSP linien_fast_a_iir0_z40.
DSP Report: Generating DSP linien_fast_a_iir0_z40, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linien_fast_a_iir0_b11_reg is absorbed into DSP linien_fast_a_iir0_z40.
DSP Report: register linien_fast_a_iir0_y0_reg is absorbed into DSP linien_fast_a_iir0_z40.
DSP Report: operator linien_fast_a_iir0_z40 is absorbed into DSP linien_fast_a_iir0_z40.
DSP Report: operator linien_fast_a_iir0_z40 is absorbed into DSP linien_fast_a_iir0_z40.
DSP Report: Generating DSP linien_fast_a_iir0_z30, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir0_b2_reg is absorbed into DSP linien_fast_a_iir0_z30.
DSP Report: register linien_fast_a_iir0_z20 is absorbed into DSP linien_fast_a_iir0_z30.
DSP Report: operator linien_fast_a_iir0_z30 is absorbed into DSP linien_fast_a_iir0_z30.
DSP Report: operator linien_fast_a_iir0_z30 is absorbed into DSP linien_fast_a_iir0_z30.
DSP Report: Generating DSP linien_fast_a_iir0_z30, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linien_fast_a_iir0_b2_reg is absorbed into DSP linien_fast_a_iir0_z30.
DSP Report: register linien_fast_a_iir0_y0_reg is absorbed into DSP linien_fast_a_iir0_z30.
DSP Report: operator linien_fast_a_iir0_z30 is absorbed into DSP linien_fast_a_iir0_z30.
DSP Report: operator linien_fast_a_iir0_z30 is absorbed into DSP linien_fast_a_iir0_z30.
DSP Report: Generating DSP linien_fast_a_iir1_z20, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir1_z50 is absorbed into DSP linien_fast_a_iir1_z20.
DSP Report: register linien_fast_a_iir1_a10_reg is absorbed into DSP linien_fast_a_iir1_z20.
DSP Report: operator linien_fast_a_iir1_z20 is absorbed into DSP linien_fast_a_iir1_z20.
DSP Report: operator linien_fast_a_iir1_z20 is absorbed into DSP linien_fast_a_iir1_z20.
DSP Report: Generating DSP linien_fast_a_iir1_z20, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_iir1_y0_reg is absorbed into DSP linien_fast_a_iir1_z20.
DSP Report: register linien_fast_a_iir1_a10_reg is absorbed into DSP linien_fast_a_iir1_z20.
DSP Report: operator linien_fast_a_iir1_z20 is absorbed into DSP linien_fast_a_iir1_z20.
DSP Report: operator linien_fast_a_iir1_z20 is absorbed into DSP linien_fast_a_iir1_z20.
DSP Report: Generating DSP linien_fast_a_iir1_z10, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir1_z10 is absorbed into DSP linien_fast_a_iir1_z10.
DSP Report: register linien_fast_a_iir1_b00_reg is absorbed into DSP linien_fast_a_iir1_z10.
DSP Report: operator linien_fast_a_iir1_z10 is absorbed into DSP linien_fast_a_iir1_z10.
DSP Report: operator linien_fast_a_iir1_z10 is absorbed into DSP linien_fast_a_iir1_z10.
DSP Report: Generating DSP linien_fast_a_iir1_z10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linien_fast_a_iir1_z10.
DSP Report: register linien_fast_a_iir1_b00_reg is absorbed into DSP linien_fast_a_iir1_z10.
DSP Report: operator linien_fast_a_iir1_z10 is absorbed into DSP linien_fast_a_iir1_z10.
DSP Report: operator linien_fast_a_iir1_z10 is absorbed into DSP linien_fast_a_iir1_z10.
DSP Report: Generating DSP linien_fast_a_iir1_z00, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir1_z00 is absorbed into DSP linien_fast_a_iir1_z00.
DSP Report: register linien_fast_a_iir1_b10_reg is absorbed into DSP linien_fast_a_iir1_z00.
DSP Report: operator linien_fast_a_iir1_z00 is absorbed into DSP linien_fast_a_iir1_z00.
DSP Report: operator linien_fast_a_iir1_z00 is absorbed into DSP linien_fast_a_iir1_z00.
DSP Report: Generating DSP linien_fast_a_iir1_z00, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linien_fast_a_iir1_z00.
DSP Report: register linien_fast_a_iir1_b10_reg is absorbed into DSP linien_fast_a_iir1_z00.
DSP Report: operator linien_fast_a_iir1_z00 is absorbed into DSP linien_fast_a_iir1_z00.
DSP Report: operator linien_fast_a_iir1_z00 is absorbed into DSP linien_fast_a_iir1_z00.
DSP Report: Generating DSP linien_fast_a_iir1_z70, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir1_z70 is absorbed into DSP linien_fast_a_iir1_z70.
DSP Report: register linien_fast_a_iir1_a11_reg is absorbed into DSP linien_fast_a_iir1_z70.
DSP Report: operator linien_fast_a_iir1_z70 is absorbed into DSP linien_fast_a_iir1_z70.
DSP Report: operator linien_fast_a_iir1_z70 is absorbed into DSP linien_fast_a_iir1_z70.
DSP Report: Generating DSP linien_fast_a_iir1_z70, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_iir1_y2_reg is absorbed into DSP linien_fast_a_iir1_z70.
DSP Report: register linien_fast_a_iir1_a11_reg is absorbed into DSP linien_fast_a_iir1_z70.
DSP Report: operator linien_fast_a_iir1_z70 is absorbed into DSP linien_fast_a_iir1_z70.
DSP Report: operator linien_fast_a_iir1_z70 is absorbed into DSP linien_fast_a_iir1_z70.
DSP Report: Generating DSP linien_fast_a_iir1_z60, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir1_z70 is absorbed into DSP linien_fast_a_iir1_z60.
DSP Report: register linien_fast_a_iir1_a2_reg is absorbed into DSP linien_fast_a_iir1_z60.
DSP Report: operator linien_fast_a_iir1_z60 is absorbed into DSP linien_fast_a_iir1_z60.
DSP Report: operator linien_fast_a_iir1_z60 is absorbed into DSP linien_fast_a_iir1_z60.
DSP Report: Generating DSP linien_fast_a_iir1_z60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_iir1_y2_reg is absorbed into DSP linien_fast_a_iir1_z60.
DSP Report: register linien_fast_a_iir1_a2_reg is absorbed into DSP linien_fast_a_iir1_z60.
DSP Report: operator linien_fast_a_iir1_z60 is absorbed into DSP linien_fast_a_iir1_z60.
DSP Report: operator linien_fast_a_iir1_z60 is absorbed into DSP linien_fast_a_iir1_z60.
DSP Report: Generating DSP linien_fast_a_iir1_z50, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir1_z50 is absorbed into DSP linien_fast_a_iir1_z50.
DSP Report: register linien_fast_a_iir1_b01_reg is absorbed into DSP linien_fast_a_iir1_z50.
DSP Report: operator linien_fast_a_iir1_z50 is absorbed into DSP linien_fast_a_iir1_z50.
DSP Report: operator linien_fast_a_iir1_z50 is absorbed into DSP linien_fast_a_iir1_z50.
DSP Report: Generating DSP linien_fast_a_iir1_z50, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_a_iir1_y0_reg is absorbed into DSP linien_fast_a_iir1_z50.
DSP Report: register linien_fast_a_iir1_b01_reg is absorbed into DSP linien_fast_a_iir1_z50.
DSP Report: operator linien_fast_a_iir1_z50 is absorbed into DSP linien_fast_a_iir1_z50.
DSP Report: operator linien_fast_a_iir1_z50 is absorbed into DSP linien_fast_a_iir1_z50.
DSP Report: Generating DSP linien_fast_a_iir1_z40, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir1_b11_reg is absorbed into DSP linien_fast_a_iir1_z40.
DSP Report: register linien_fast_a_iir1_z50 is absorbed into DSP linien_fast_a_iir1_z40.
DSP Report: operator linien_fast_a_iir1_z40 is absorbed into DSP linien_fast_a_iir1_z40.
DSP Report: operator linien_fast_a_iir1_z40 is absorbed into DSP linien_fast_a_iir1_z40.
DSP Report: Generating DSP linien_fast_a_iir1_z40, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linien_fast_a_iir1_b11_reg is absorbed into DSP linien_fast_a_iir1_z40.
DSP Report: register linien_fast_a_iir1_y0_reg is absorbed into DSP linien_fast_a_iir1_z40.
DSP Report: operator linien_fast_a_iir1_z40 is absorbed into DSP linien_fast_a_iir1_z40.
DSP Report: operator linien_fast_a_iir1_z40 is absorbed into DSP linien_fast_a_iir1_z40.
DSP Report: Generating DSP linien_fast_a_iir1_z30, operation Mode is: A2*B2.
DSP Report: register linien_fast_a_iir1_b2_reg is absorbed into DSP linien_fast_a_iir1_z30.
DSP Report: register linien_fast_a_iir1_z50 is absorbed into DSP linien_fast_a_iir1_z30.
DSP Report: operator linien_fast_a_iir1_z30 is absorbed into DSP linien_fast_a_iir1_z30.
DSP Report: operator linien_fast_a_iir1_z30 is absorbed into DSP linien_fast_a_iir1_z30.
DSP Report: Generating DSP linien_fast_a_iir1_z30, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linien_fast_a_iir1_b2_reg is absorbed into DSP linien_fast_a_iir1_z30.
DSP Report: register linien_fast_a_iir1_y0_reg is absorbed into DSP linien_fast_a_iir1_z30.
DSP Report: operator linien_fast_a_iir1_z30 is absorbed into DSP linien_fast_a_iir1_z30.
DSP Report: operator linien_fast_a_iir1_z30 is absorbed into DSP linien_fast_a_iir1_z30.
DSP Report: Generating DSP linien_fast_b_iir0_z20, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir0_z20 is absorbed into DSP linien_fast_b_iir0_z20.
DSP Report: register linien_fast_b_iir0_a10_reg is absorbed into DSP linien_fast_b_iir0_z20.
DSP Report: operator linien_fast_b_iir0_z20 is absorbed into DSP linien_fast_b_iir0_z20.
DSP Report: operator linien_fast_b_iir0_z20 is absorbed into DSP linien_fast_b_iir0_z20.
DSP Report: Generating DSP linien_fast_b_iir0_z20, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_iir0_y0_reg is absorbed into DSP linien_fast_b_iir0_z20.
DSP Report: register linien_fast_b_iir0_a10_reg is absorbed into DSP linien_fast_b_iir0_z20.
DSP Report: operator linien_fast_b_iir0_z20 is absorbed into DSP linien_fast_b_iir0_z20.
DSP Report: operator linien_fast_b_iir0_z20 is absorbed into DSP linien_fast_b_iir0_z20.
DSP Report: Generating DSP linien_fast_b_iir0_z10, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir0_z10 is absorbed into DSP linien_fast_b_iir0_z10.
DSP Report: register linien_fast_b_iir0_b00_reg is absorbed into DSP linien_fast_b_iir0_z10.
DSP Report: operator linien_fast_b_iir0_z10 is absorbed into DSP linien_fast_b_iir0_z10.
DSP Report: operator linien_fast_b_iir0_z10 is absorbed into DSP linien_fast_b_iir0_z10.
DSP Report: Generating DSP linien_fast_b_iir0_z10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linien_fast_b_iir0_z10.
DSP Report: register linien_fast_b_iir0_b00_reg is absorbed into DSP linien_fast_b_iir0_z10.
DSP Report: operator linien_fast_b_iir0_z10 is absorbed into DSP linien_fast_b_iir0_z10.
DSP Report: operator linien_fast_b_iir0_z10 is absorbed into DSP linien_fast_b_iir0_z10.
DSP Report: Generating DSP linien_fast_b_iir0_z00, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir0_z00 is absorbed into DSP linien_fast_b_iir0_z00.
DSP Report: register linien_fast_b_iir0_b10_reg is absorbed into DSP linien_fast_b_iir0_z00.
DSP Report: operator linien_fast_b_iir0_z00 is absorbed into DSP linien_fast_b_iir0_z00.
DSP Report: operator linien_fast_b_iir0_z00 is absorbed into DSP linien_fast_b_iir0_z00.
DSP Report: Generating DSP linien_fast_b_iir0_z00, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_limitcsr0_limitcsr0_y0_reg is absorbed into DSP linien_fast_b_iir0_z00.
DSP Report: register linien_fast_b_iir0_b10_reg is absorbed into DSP linien_fast_b_iir0_z00.
DSP Report: operator linien_fast_b_iir0_z00 is absorbed into DSP linien_fast_b_iir0_z00.
DSP Report: operator linien_fast_b_iir0_z00 is absorbed into DSP linien_fast_b_iir0_z00.
DSP Report: Generating DSP linien_fast_b_iir0_z70, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir0_z70 is absorbed into DSP linien_fast_b_iir0_z70.
DSP Report: register linien_fast_b_iir0_a11_reg is absorbed into DSP linien_fast_b_iir0_z70.
DSP Report: operator linien_fast_b_iir0_z70 is absorbed into DSP linien_fast_b_iir0_z70.
DSP Report: operator linien_fast_b_iir0_z70 is absorbed into DSP linien_fast_b_iir0_z70.
DSP Report: Generating DSP linien_fast_b_iir0_z70, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_iir0_y2_reg is absorbed into DSP linien_fast_b_iir0_z70.
DSP Report: register linien_fast_b_iir0_a11_reg is absorbed into DSP linien_fast_b_iir0_z70.
DSP Report: operator linien_fast_b_iir0_z70 is absorbed into DSP linien_fast_b_iir0_z70.
DSP Report: operator linien_fast_b_iir0_z70 is absorbed into DSP linien_fast_b_iir0_z70.
DSP Report: Generating DSP linien_fast_b_iir0_z60, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir0_z70 is absorbed into DSP linien_fast_b_iir0_z60.
DSP Report: register linien_fast_b_iir0_a2_reg is absorbed into DSP linien_fast_b_iir0_z60.
DSP Report: operator linien_fast_b_iir0_z60 is absorbed into DSP linien_fast_b_iir0_z60.
DSP Report: operator linien_fast_b_iir0_z60 is absorbed into DSP linien_fast_b_iir0_z60.
DSP Report: Generating DSP linien_fast_b_iir0_z60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_iir0_y2_reg is absorbed into DSP linien_fast_b_iir0_z60.
DSP Report: register linien_fast_b_iir0_a2_reg is absorbed into DSP linien_fast_b_iir0_z60.
DSP Report: operator linien_fast_b_iir0_z60 is absorbed into DSP linien_fast_b_iir0_z60.
DSP Report: operator linien_fast_b_iir0_z60 is absorbed into DSP linien_fast_b_iir0_z60.
DSP Report: Generating DSP linien_fast_b_iir0_z50, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir0_z20 is absorbed into DSP linien_fast_b_iir0_z50.
DSP Report: register linien_fast_b_iir0_b01_reg is absorbed into DSP linien_fast_b_iir0_z50.
DSP Report: operator linien_fast_b_iir0_z50 is absorbed into DSP linien_fast_b_iir0_z50.
DSP Report: operator linien_fast_b_iir0_z50 is absorbed into DSP linien_fast_b_iir0_z50.
DSP Report: Generating DSP linien_fast_b_iir0_z50, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_iir0_y0_reg is absorbed into DSP linien_fast_b_iir0_z50.
DSP Report: register linien_fast_b_iir0_b01_reg is absorbed into DSP linien_fast_b_iir0_z50.
DSP Report: operator linien_fast_b_iir0_z50 is absorbed into DSP linien_fast_b_iir0_z50.
DSP Report: operator linien_fast_b_iir0_z50 is absorbed into DSP linien_fast_b_iir0_z50.
DSP Report: Generating DSP linien_fast_b_iir0_z40, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir0_b11_reg is absorbed into DSP linien_fast_b_iir0_z40.
DSP Report: register linien_fast_b_iir0_z20 is absorbed into DSP linien_fast_b_iir0_z40.
DSP Report: operator linien_fast_b_iir0_z40 is absorbed into DSP linien_fast_b_iir0_z40.
DSP Report: operator linien_fast_b_iir0_z40 is absorbed into DSP linien_fast_b_iir0_z40.
DSP Report: Generating DSP linien_fast_b_iir0_z40, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linien_fast_b_iir0_b11_reg is absorbed into DSP linien_fast_b_iir0_z40.
DSP Report: register linien_fast_b_iir0_y0_reg is absorbed into DSP linien_fast_b_iir0_z40.
DSP Report: operator linien_fast_b_iir0_z40 is absorbed into DSP linien_fast_b_iir0_z40.
DSP Report: operator linien_fast_b_iir0_z40 is absorbed into DSP linien_fast_b_iir0_z40.
DSP Report: Generating DSP linien_fast_b_iir0_z30, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir0_b2_reg is absorbed into DSP linien_fast_b_iir0_z30.
DSP Report: register linien_fast_b_iir0_z20 is absorbed into DSP linien_fast_b_iir0_z30.
DSP Report: operator linien_fast_b_iir0_z30 is absorbed into DSP linien_fast_b_iir0_z30.
DSP Report: operator linien_fast_b_iir0_z30 is absorbed into DSP linien_fast_b_iir0_z30.
DSP Report: Generating DSP linien_fast_b_iir0_z30, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linien_fast_b_iir0_b2_reg is absorbed into DSP linien_fast_b_iir0_z30.
DSP Report: register linien_fast_b_iir0_y0_reg is absorbed into DSP linien_fast_b_iir0_z30.
DSP Report: operator linien_fast_b_iir0_z30 is absorbed into DSP linien_fast_b_iir0_z30.
DSP Report: operator linien_fast_b_iir0_z30 is absorbed into DSP linien_fast_b_iir0_z30.
DSP Report: Generating DSP linien_fast_b_iir1_z20, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir1_z30 is absorbed into DSP linien_fast_b_iir1_z20.
DSP Report: register linien_fast_b_iir1_a10_reg is absorbed into DSP linien_fast_b_iir1_z20.
DSP Report: operator linien_fast_b_iir1_z20 is absorbed into DSP linien_fast_b_iir1_z20.
DSP Report: operator linien_fast_b_iir1_z20 is absorbed into DSP linien_fast_b_iir1_z20.
DSP Report: Generating DSP linien_fast_b_iir1_z20, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_iir1_y0_reg is absorbed into DSP linien_fast_b_iir1_z20.
DSP Report: register linien_fast_b_iir1_a10_reg is absorbed into DSP linien_fast_b_iir1_z20.
DSP Report: operator linien_fast_b_iir1_z20 is absorbed into DSP linien_fast_b_iir1_z20.
DSP Report: operator linien_fast_b_iir1_z20 is absorbed into DSP linien_fast_b_iir1_z20.
DSP Report: Generating DSP linien_fast_b_iir1_z10, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir1_z10 is absorbed into DSP linien_fast_b_iir1_z10.
DSP Report: register linien_fast_b_iir1_b00_reg is absorbed into DSP linien_fast_b_iir1_z10.
DSP Report: operator linien_fast_b_iir1_z10 is absorbed into DSP linien_fast_b_iir1_z10.
DSP Report: operator linien_fast_b_iir1_z10 is absorbed into DSP linien_fast_b_iir1_z10.
DSP Report: Generating DSP linien_fast_b_iir1_z10, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linien_fast_b_iir1_z10.
DSP Report: register linien_fast_b_iir1_b00_reg is absorbed into DSP linien_fast_b_iir1_z10.
DSP Report: operator linien_fast_b_iir1_z10 is absorbed into DSP linien_fast_b_iir1_z10.
DSP Report: operator linien_fast_b_iir1_z10 is absorbed into DSP linien_fast_b_iir1_z10.
DSP Report: Generating DSP linien_fast_b_iir1_z00, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir1_z00 is absorbed into DSP linien_fast_b_iir1_z00.
DSP Report: register linien_fast_b_iir1_b10_reg is absorbed into DSP linien_fast_b_iir1_z00.
DSP Report: operator linien_fast_b_iir1_z00 is absorbed into DSP linien_fast_b_iir1_z00.
DSP Report: operator linien_fast_b_iir1_z00 is absorbed into DSP linien_fast_b_iir1_z00.
DSP Report: Generating DSP linien_fast_b_iir1_z00, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_limitcsr1_limitcsr1_y0_reg is absorbed into DSP linien_fast_b_iir1_z00.
DSP Report: register linien_fast_b_iir1_b10_reg is absorbed into DSP linien_fast_b_iir1_z00.
DSP Report: operator linien_fast_b_iir1_z00 is absorbed into DSP linien_fast_b_iir1_z00.
DSP Report: operator linien_fast_b_iir1_z00 is absorbed into DSP linien_fast_b_iir1_z00.
DSP Report: Generating DSP linien_fast_b_iir1_z70, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir1_z60 is absorbed into DSP linien_fast_b_iir1_z70.
DSP Report: register linien_fast_b_iir1_a11_reg is absorbed into DSP linien_fast_b_iir1_z70.
DSP Report: operator linien_fast_b_iir1_z70 is absorbed into DSP linien_fast_b_iir1_z70.
DSP Report: operator linien_fast_b_iir1_z70 is absorbed into DSP linien_fast_b_iir1_z70.
DSP Report: Generating DSP linien_fast_b_iir1_z70, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_iir1_y2_reg is absorbed into DSP linien_fast_b_iir1_z70.
DSP Report: register linien_fast_b_iir1_a11_reg is absorbed into DSP linien_fast_b_iir1_z70.
DSP Report: operator linien_fast_b_iir1_z70 is absorbed into DSP linien_fast_b_iir1_z70.
DSP Report: operator linien_fast_b_iir1_z70 is absorbed into DSP linien_fast_b_iir1_z70.
DSP Report: Generating DSP linien_fast_b_iir1_z60, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir1_z60 is absorbed into DSP linien_fast_b_iir1_z60.
DSP Report: register linien_fast_b_iir1_a2_reg is absorbed into DSP linien_fast_b_iir1_z60.
DSP Report: operator linien_fast_b_iir1_z60 is absorbed into DSP linien_fast_b_iir1_z60.
DSP Report: operator linien_fast_b_iir1_z60 is absorbed into DSP linien_fast_b_iir1_z60.
DSP Report: Generating DSP linien_fast_b_iir1_z60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_iir1_y2_reg is absorbed into DSP linien_fast_b_iir1_z60.
DSP Report: register linien_fast_b_iir1_a2_reg is absorbed into DSP linien_fast_b_iir1_z60.
DSP Report: operator linien_fast_b_iir1_z60 is absorbed into DSP linien_fast_b_iir1_z60.
DSP Report: operator linien_fast_b_iir1_z60 is absorbed into DSP linien_fast_b_iir1_z60.
DSP Report: Generating DSP linien_fast_b_iir1_z50, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir1_z30 is absorbed into DSP linien_fast_b_iir1_z50.
DSP Report: register linien_fast_b_iir1_b01_reg is absorbed into DSP linien_fast_b_iir1_z50.
DSP Report: operator linien_fast_b_iir1_z50 is absorbed into DSP linien_fast_b_iir1_z50.
DSP Report: operator linien_fast_b_iir1_z50 is absorbed into DSP linien_fast_b_iir1_z50.
DSP Report: Generating DSP linien_fast_b_iir1_z50, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register linien_fast_b_iir1_y0_reg is absorbed into DSP linien_fast_b_iir1_z50.
DSP Report: register linien_fast_b_iir1_b01_reg is absorbed into DSP linien_fast_b_iir1_z50.
DSP Report: operator linien_fast_b_iir1_z50 is absorbed into DSP linien_fast_b_iir1_z50.
DSP Report: operator linien_fast_b_iir1_z50 is absorbed into DSP linien_fast_b_iir1_z50.
DSP Report: Generating DSP linien_fast_b_iir1_z40, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir1_b11_reg is absorbed into DSP linien_fast_b_iir1_z40.
DSP Report: register linien_fast_b_iir1_z30 is absorbed into DSP linien_fast_b_iir1_z40.
DSP Report: operator linien_fast_b_iir1_z40 is absorbed into DSP linien_fast_b_iir1_z40.
DSP Report: operator linien_fast_b_iir1_z40 is absorbed into DSP linien_fast_b_iir1_z40.
DSP Report: Generating DSP linien_fast_b_iir1_z40, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linien_fast_b_iir1_b11_reg is absorbed into DSP linien_fast_b_iir1_z40.
DSP Report: register linien_fast_b_iir1_y0_reg is absorbed into DSP linien_fast_b_iir1_z40.
DSP Report: operator linien_fast_b_iir1_z40 is absorbed into DSP linien_fast_b_iir1_z40.
DSP Report: operator linien_fast_b_iir1_z40 is absorbed into DSP linien_fast_b_iir1_z40.
DSP Report: Generating DSP linien_fast_b_iir1_z30, operation Mode is: A2*B2.
DSP Report: register linien_fast_b_iir1_b2_reg is absorbed into DSP linien_fast_b_iir1_z30.
DSP Report: register linien_fast_b_iir1_z30 is absorbed into DSP linien_fast_b_iir1_z30.
DSP Report: operator linien_fast_b_iir1_z30 is absorbed into DSP linien_fast_b_iir1_z30.
DSP Report: operator linien_fast_b_iir1_z30 is absorbed into DSP linien_fast_b_iir1_z30.
DSP Report: Generating DSP linien_fast_b_iir1_z30, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register linien_fast_b_iir1_b2_reg is absorbed into DSP linien_fast_b_iir1_z30.
DSP Report: register linien_fast_b_iir1_y0_reg is absorbed into DSP linien_fast_b_iir1_z30.
DSP Report: operator linien_fast_b_iir1_z30 is absorbed into DSP linien_fast_b_iir1_z30.
DSP Report: operator linien_fast_b_iir1_z30 is absorbed into DSP linien_fast_b_iir1_z30.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:03:17 . Memory (MB): peak = 2567.605 ; gain = 201.582 ; free physical = 210 ; free virtual = 2973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | red_pitaya_scope/adc_a_buf_reg   | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|top         | red_pitaya_scope/adc_b_buf_reg   | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|top         | red_pitaya_scope/adc_a_q_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|top         | red_pitaya_scope/adc_b_q_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | (C or 0)+A*B     | 25     | 14     | 13     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | (C or 0)+A*B     | 25     | 14     | 13     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | (C or 0)+A*B     | 25     | 14     | 13     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2  | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2  | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2  | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2  | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2  | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2  | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2  | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B2  | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:03:29 . Memory (MB): peak = 2706.605 ; gain = 340.582 ; free physical = 146 ; free virtual = 2748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:04:22 . Memory (MB): peak = 2982.934 ; gain = 616.910 ; free physical = 201 ; free virtual = 2530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | red_pitaya_scope/adc_a_buf_reg   | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|top         | red_pitaya_scope/adc_b_buf_reg   | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|top         | red_pitaya_scope/adc_a_q_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|top         | red_pitaya_scope/adc_b_q_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_a_q_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_scope/adc_b_q_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:04:37 . Memory (MB): peak = 2982.934 ; gain = 616.910 ; free physical = 260 ; free virtual = 2601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:30 ; elapsed = 00:04:41 . Memory (MB): peak = 2982.934 ; gain = 616.910 ; free physical = 266 ; free virtual = 2607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:30 ; elapsed = 00:04:41 . Memory (MB): peak = 2982.934 ; gain = 616.910 ; free physical = 266 ; free virtual = 2607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:34 ; elapsed = 00:04:45 . Memory (MB): peak = 2982.934 ; gain = 616.910 ; free physical = 264 ; free virtual = 2606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:34 ; elapsed = 00:04:45 . Memory (MB): peak = 2982.934 ; gain = 616.910 ; free physical = 264 ; free virtual = 2606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:35 ; elapsed = 00:04:47 . Memory (MB): peak = 2982.934 ; gain = 616.910 ; free physical = 264 ; free virtual = 2606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:35 ; elapsed = 00:04:47 . Memory (MB): peak = 2982.934 ; gain = 616.910 ; free physical = 264 ; free virtual = 2606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | red_pitaya_scope/adc_rval_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q24_reg[34]       | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | linien_divider_q4_reg[34]        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q5_reg[34]        | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q6_reg[34]        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q7_reg[34]        | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q8_reg[34]        | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q9_reg[34]        | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q10_reg[34]       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q11_reg[34]       | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q12_reg[34]       | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q13_reg[34]       | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q14_reg[34]       | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q15_reg[34]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q16_reg[34]       | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q17_reg[34]       | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q18_reg[34]       | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | linien_divider_q19_reg[34]       | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | linien_divider_q20_reg[34]       | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | linien_divider_q21_reg[34]       | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | linien_divider_q22_reg[34]       | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | linien_divider_q23_reg[34]       | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    10|
|3     |CARRY4     |  2240|
|4     |DNA_PORT   |     1|
|5     |DSP48E1    |    67|
|9     |LUT1       |   570|
|10    |LUT2       |  3445|
|11    |LUT3       |  4180|
|12    |LUT4       |  1646|
|13    |LUT5       |  1229|
|14    |LUT6       |  1964|
|15    |MUXF7      |   435|
|16    |MUXF8      |   123|
|17    |ODDR       |    17|
|18    |PLLE2_BASE |     1|
|19    |PS7        |     1|
|20    |RAMB36E1   |    28|
|21    |SRL16E     |    16|
|22    |SRLC32E    |     6|
|23    |XADC       |     1|
|24    |FD         |     1|
|25    |FDRE       | 10196|
|26    |FDSE       |   388|
|27    |IBUF       |    36|
|28    |IBUFGDS    |     1|
|29    |IOBUF      |    16|
|30    |OBUF       |    33|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:35 ; elapsed = 00:04:47 . Memory (MB): peak = 2982.934 ; gain = 616.910 ; free physical = 264 ; free virtual = 2606
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:27 ; elapsed = 00:04:30 . Memory (MB): peak = 2982.934 ; gain = 491.246 ; free physical = 334 ; free virtual = 2676
Synthesis Optimization Complete : Time (s): cpu = 00:03:35 ; elapsed = 00:04:47 . Memory (MB): peak = 2982.941 ; gain = 616.910 ; free physical = 334 ; free virtual = 2676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2982.941 ; gain = 0.000 ; free physical = 347 ; free virtual = 2759
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'XADC' of type 'XADC' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ZYNQ'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 2930 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
Parsing XDC File [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
WARNING: [Vivado 12-627] No clocks matched 'clk125_p'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3230.895 ; gain = 247.953 ; free physical = 107 ; free virtual = 2411
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk125_p]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk_fpga_0]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:368]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:374]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:374]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:376]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:376]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:376]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc:376]
Finished Parsing XDC File [/home/goblin/projects/projects/linien/linien/gateware/build/top.xdc]
Parsing XDC File [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.xdc] for cell 'system_processing_system7_0_0/inst'
Finished Parsing XDC File [/home/goblin/projects/projects/linien/linien/gateware/verilog/system_processing_system7_0_0.xdc] for cell 'system_processing_system7_0_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3236.832 ; gain = 0.000 ; free physical = 184 ; free virtual = 2407
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FD => FDRE: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 60 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:03 ; elapsed = 00:05:15 . Memory (MB): peak = 3236.832 ; gain = 870.809 ; free physical = 499 ; free virtual = 2726
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3237.836 ; gain = 1.004 ; free physical = 436 ; free virtual = 2685
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3253.844 ; gain = 16.008 ; free physical = 440 ; free virtual = 2703

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14a6bd51f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3253.844 ; gain = 0.000 ; free physical = 440 ; free virtual = 2704

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d97b14a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3253.844 ; gain = 0.000 ; free physical = 382 ; free virtual = 2653
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Retarget, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 157721709

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3253.844 ; gain = 0.000 ; free physical = 382 ; free virtual = 2653
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6b70ac70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3253.844 ; gain = 0.000 ; free physical = 383 ; free virtual = 2655
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Sweep, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 6b70ac70

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3253.844 ; gain = 0.000 ; free physical = 383 ; free virtual = 2655
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 6b70ac70

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3253.844 ; gain = 0.000 ; free physical = 383 ; free virtual = 2656
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6b70ac70

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3253.844 ; gain = 0.000 ; free physical = 383 ; free virtual = 2656
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              54  |                                             16  |
|  Constant propagation         |               8  |              16  |                                              0  |
|  Sweep                        |               9  |               6  |                                             64  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3253.844 ; gain = 0.000 ; free physical = 383 ; free virtual = 2656
Ending Logic Optimization Task | Checksum: 19a6a1c99

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3253.844 ; gain = 0.000 ; free physical = 383 ; free virtual = 2656

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for DNA_PORT
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 28 newly gated: 0 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: f3569ac7

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 455 ; free virtual = 2748
Ending Power Optimization Task | Checksum: f3569ac7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3285.859 ; gain = 32.016 ; free physical = 463 ; free virtual = 2756

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f3569ac7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 463 ; free virtual = 2756

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 463 ; free virtual = 2756
Ending Netlist Obfuscation Task | Checksum: 9a04adb6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 463 ; free virtual = 2756
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 3285.859 ; gain = 48.023 ; free physical = 463 ; free virtual = 2756
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 402 ; free virtual = 2709
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 78ef5c81

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 402 ; free virtual = 2709
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 402 ; free virtual = 2709

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bd182961

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 402 ; free virtual = 2717

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19bea5f0b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 384 ; free virtual = 2706

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19bea5f0b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 384 ; free virtual = 2707
Phase 1 Placer Initialization | Checksum: 19bea5f0b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 384 ; free virtual = 2707

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ca71f2d6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 360 ; free virtual = 2685

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f842099d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 364 ; free virtual = 2689

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 91 LUTNM shape to break, 62 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 81, total 91, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 116 nets or cells. Created 91 new cells, deleted 25 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net linien_fast_a_iir1_z70_i_1_n_0 could not be optimized because driver linien_fast_a_iir1_z70_i_1 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_iir0_z70_i_1_n_0 could not be optimized because driver linien_fast_a_iir0_z70_i_1 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[21] could not be optimized because driver linien_fast_a_iir1_z10__0_i_4 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[19] could not be optimized because driver linien_fast_a_iir1_z10__0_i_6 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[20] could not be optimized because driver linien_fast_a_iir1_z10__0_i_5 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[23] could not be optimized because driver linien_fast_a_iir1_z10__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[24] could not be optimized because driver linien_fast_a_iir1_z10__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[17] could not be optimized because driver linien_fast_a_iir1_z10__0_i_8 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[22] could not be optimized because driver linien_fast_a_iir1_z10__0_i_3 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[18] could not be optimized because driver linien_fast_a_iir1_z10__0_i_7 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[5] could not be optimized because driver linien_fast_a_iir1_z10_i_12 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[10] could not be optimized because driver linien_fast_a_iir1_z10_i_7 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[15] could not be optimized because driver linien_fast_a_iir1_z10_i_2 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[11] could not be optimized because driver linien_fast_a_iir1_z10_i_6 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[1] could not be optimized because driver linien_fast_a_iir1_z10_i_16 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[12] could not be optimized because driver linien_fast_a_iir1_z10_i_5 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[13] could not be optimized because driver linien_fast_a_iir1_z10_i_4 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[8] could not be optimized because driver linien_fast_a_iir1_z10_i_9 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[0] could not be optimized because driver linien_fast_a_iir1_z10_i_17 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[4] could not be optimized because driver linien_fast_a_iir1_z10_i_13 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[14] could not be optimized because driver linien_fast_a_iir1_z10_i_3 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[9] could not be optimized because driver linien_fast_a_iir1_z10_i_8 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[2] could not be optimized because driver linien_fast_a_iir1_z10_i_15 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[6] could not be optimized because driver linien_fast_a_iir1_z10_i_11 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[3] could not be optimized because driver linien_fast_a_iir1_z10_i_14 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[7] could not be optimized because driver linien_fast_a_iir1_z10_i_10 could not be replicated
INFO: [Physopt 32-117] Net linien_fast_a_limitcsr1_limit_y0[16] could not be optimized because driver linien_fast_a_iir1_z10_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 2704

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           91  |             25  |                   116  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           91  |             25  |                   116  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 214c60d4d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 2704
Phase 2.3 Global Placement Core | Checksum: 1333126a8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 2705
Phase 2 Global Placement | Checksum: 1333126a8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 2705

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c4bac5fb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 2705

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14ff9e207

Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 2709

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 149d7c37b

Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 2709

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cd21c19f

Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 2709

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10f06b4c4

Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 365 ; free virtual = 2711

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 213b46b4c

Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 360 ; free virtual = 2709

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1efc955da

Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 360 ; free virtual = 2709

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d2e46af6

Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 360 ; free virtual = 2709

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19d0cc800

Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 345 ; free virtual = 2697
Phase 3 Detail Placement | Checksum: 19d0cc800

Time (s): cpu = 00:01:26 ; elapsed = 00:01:39 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 345 ; free virtual = 2697

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 291ed36ba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-75.763 | TNS=-17726.779 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fc988973

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 324 ; free virtual = 2677
INFO: [Place 46-33] Processed net dac_rst_OBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c8f31b1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 321 ; free virtual = 2674
Phase 4.1.1.1 BUFG Insertion | Checksum: 291ed36ba

Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 321 ; free virtual = 2674
INFO: [Place 30-746] Post Placement Timing Summary WNS=-70.117. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:05 ; elapsed = 00:02:24 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678
Phase 4.1 Post Commit Optimization | Checksum: 1fc8a74e2

Time (s): cpu = 00:02:05 ; elapsed = 00:02:24 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fc8a74e2

Time (s): cpu = 00:02:06 ; elapsed = 00:02:24 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fc8a74e2

Time (s): cpu = 00:02:06 ; elapsed = 00:02:24 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678
Phase 4.3 Placer Reporting | Checksum: 1fc8a74e2

Time (s): cpu = 00:02:06 ; elapsed = 00:02:24 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678

Time (s): cpu = 00:02:06 ; elapsed = 00:02:24 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e31ba192

Time (s): cpu = 00:02:06 ; elapsed = 00:02:25 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678
Ending Placer Task | Checksum: 18c178c69

Time (s): cpu = 00:02:06 ; elapsed = 00:02:25 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:34 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 319 ; free virtual = 2678
# phys_opt_design -directive AddRetime
Command: phys_opt_design -directive AddRetime
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AddRetime
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 299 ; free virtual = 2659

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.330 | TNS=-16775.812 |
Phase 1 Physical Synthesis Initialization | Checksum: 89c660ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 292 ; free virtual = 2652
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.330 | TNS=-16775.812 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 89c660ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 292 ; free virtual = 2653

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.330 | TNS=-16775.812 |
INFO: [Physopt 32-662] Processed net linien_csrbank1_error_signal1_w[4].  Did not re-place instance linien_out_e_reg[12]
INFO: [Physopt 32-702] Processed net linien_csrbank1_error_signal1_w[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net crg_clk_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net linien_start_pulse. Replicated 1 times.
INFO: [Physopt 32-735] Processed net linien_start_pulse. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.305 | TNS=-16788.046 |
INFO: [Physopt 32-572] Net linien_start_pulse was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net linien_start_pulse.  Did not re-place instance linien_divider_v0_i_1
INFO: [Physopt 32-710] Processed net linien_out_e[24]_i_1_n_0. Critical path length was reduced through logic transformation on cell linien_out_e[24]_i_1_comp.
INFO: [Physopt 32-735] Processed net linien_start_pulse. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.299 | TNS=-16779.702 |
INFO: [Physopt 32-663] Processed net user_led_1_OBUF.  Re-placed instance linien_gpio_n_o_reg[1]
INFO: [Physopt 32-735] Processed net user_led_1_OBUF. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.297 | TNS=-16779.519 |
INFO: [Physopt 32-662] Processed net linien_gpio_n_o_reg[1]_lopt_replica_1.  Did not re-place instance linien_gpio_n_o_reg[1]_lopt_replica
INFO: [Physopt 32-702] Processed net linien_gpio_n_o_reg[1]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o[1]_i_3_n_0.  Did not re-place instance linien_gpio_n_o[1]_i_3
INFO: [Physopt 32-702] Processed net linien_gpio_n_o[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_state[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_safe_to_divide_reg_reg_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_safe_to_divide_reg_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_divider_den[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net linien_denominator_reg[3]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.057 | TNS=-16734.411 |
INFO: [Physopt 32-735] Processed net linien_denominator_reg[3]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.828 | TNS=-16693.084 |
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_x2510. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_297_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_383_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_474_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_b_dir23.  Re-placed instance linien_denominator_reg[3]_i_560
INFO: [Physopt 32-735] Processed net linien_cordic_b_dir23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.704 | TNS=-16672.009 |
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir23.  Did not re-place instance linien_denominator_reg[3]_i_560
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_x2410. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_302_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_b_dir22.  Re-placed instance linien_denominator_reg[3]_i_388
INFO: [Physopt 32-735] Processed net linien_cordic_b_dir22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.696 | TNS=-16670.690 |
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir22.  Did not re-place instance linien_denominator_reg[3]_i_388
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y22[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_389_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir21.  Did not re-place instance linien_denominator_reg[3]_i_479
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y21[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_394_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir20.  Did not re-place instance linien_denominator_reg[3]_i_565
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y20[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_313_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_399_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_485_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_566_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir19.  Did not re-place instance linien_denominator_reg[3]_i_646
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y19[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_469_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_555_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_641_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir18.  Did not re-place instance linien_denominator_reg[3]_i_722
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y18[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_322_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_377_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_464_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_550_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_636_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_717_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir17.  Did not re-place instance linien_denominator_reg[3]_i_798
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y17[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_463_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_545_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_631_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_712_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_793_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_b_dir16.  Re-placed instance linien_denominator_reg[3]_i_874
INFO: [Physopt 32-735] Processed net linien_cordic_b_dir16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.642 | TNS=-16662.514 |
INFO: [Physopt 32-702] Processed net linien_cordic_a_x25[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_x2510. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_259_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_345_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir23.  Re-placed instance linien_denominator_reg[3]_i_436
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.619 | TNS=-16655.275 |
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir16.  Did not re-place instance linien_denominator_reg[3]_i_874
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y16[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_494_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_626_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_707_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_788_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_869_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_948_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y15[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_575_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_625_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_702_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_783_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_864_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_943_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_619_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_651_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_701_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_778_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_859_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_935_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1011_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1011
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1011_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_695_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_727_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_777_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_854_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_930_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1006_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_771_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_803_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_853_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_925_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1001_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1072_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1138_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1138
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1138_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_847_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_879_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_924_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_996_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1067_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1133_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1133
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_918_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_950_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_995_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1062_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1194_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1194
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_989_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1016_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1061_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1250_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1250
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1055_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1082_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_denominator_reg[3]_i_1301_n_0.  Re-placed instance linien_denominator_reg[3]_i_1301
INFO: [Physopt 32-735] Processed net linien_denominator_reg[3]_i_1301_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.615 | TNS=-16654.603 |
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1301_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1301
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1116_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1143_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1296_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1296
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1177_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_253_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1291_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_denominator_reg[3]_i_1347_n_0.  Re-placed instance linien_denominator_reg[3]_i_1347
INFO: [Physopt 32-735] Processed net linien_denominator_reg[3]_i_1347_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.544 | TNS=-16643.264 |
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir23.  Did not re-place instance linien_denominator_reg[3]_i_436
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_x2410. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir22.  Re-placed instance linien_denominator_reg[3]_i_264
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.515 | TNS=-16638.129 |
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir22.  Did not re-place instance linien_denominator_reg[3]_i_264
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y22[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir21.  Did not re-place instance linien_denominator_reg[3]_i_350
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y21[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_270_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_351_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir20.  Re-placed instance linien_denominator_reg[3]_i_441
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.510 | TNS=-16637.245 |
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir20.  Did not re-place instance linien_denominator_reg[3]_i_441
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y20[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_442_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir19.  Re-placed instance linien_denominator_reg[3]_i_527
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.500 | TNS=-16633.649 |
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1347_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1347
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1233_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_273_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1393_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1393
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1393_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1284_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1341_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1388_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1440_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1440
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1440_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1335_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[19]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_313_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1435_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1435
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1381_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1398_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[19]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_336_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net in.  Did not re-place instance linien_denominator_reg[3]_i_1474
INFO: [Physopt 32-702] Processed net in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1445_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[19]_i_143_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_287_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_359_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1473_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_denominator_reg[3]_i_1506_n_0.  Re-placed instance linien_denominator_reg[3]_i_1506
INFO: [Physopt 32-735] Processed net linien_denominator_reg[3]_i_1506_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.469 | TNS=-16628.595 |
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir19.  Did not re-place instance linien_denominator_reg[3]_i_527
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y19[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_340_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_431_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_522_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir18.  Re-placed instance linien_denominator_reg[3]_i_608
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.405 | TNS=-16609.083 |
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1506_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1506
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1506_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net linien_cordic_b_y0[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net linien_cordic_b_y0[24].  Did not re-place instance linien_denominator_reg[3]_i_1464
INFO: [Physopt 32-710] Processed net linien_denominator_reg[3]_i_1506_n_0. Critical path length was reduced through logic transformation on cell linien_denominator_reg[3]_i_1506_comp.
INFO: [Physopt 32-735] Processed net linien_cordic_b_y0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.097 | TNS=-16556.593 |
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir18.  Did not re-place instance linien_denominator_reg[3]_i_608
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y18[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_253_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_426_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_517_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir17.  Re-placed instance linien_denominator_reg[3]_i_684
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir17. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.010 | TNS=-16540.826 |
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir17.  Did not re-place instance linien_denominator_reg[3]_i_684
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y17[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_334_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_421_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_512_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_598_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir16.  Re-placed instance linien_denominator_reg[3]_i_760
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.005 | TNS=-16536.722 |
INFO: [Physopt 32-702] Processed net p_0_in__0__1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o[1]_i_1_n_0.  Did not re-place instance linien_gpio_n_o[1]_i_1
INFO: [Physopt 32-702] Processed net linien_gpio_n_o[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_fast_b_limitcsr0_limitcsr0_y1[0].  Re-placed instance linien_fast_b_limitcsr0_limitcsr0_y1_reg[0]
INFO: [Physopt 32-735] Processed net linien_fast_b_limitcsr0_limitcsr0_y1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.989 | TNS=-16534.776 |
INFO: [Physopt 32-735] Processed net linien_denominator_reg[15]_i_219_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.986 | TNS=-16534.279 |
INFO: [Physopt 32-735] Processed net linien_denominator_reg[19]_i_147_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.928 | TNS=-16524.968 |
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir16.  Did not re-place instance linien_denominator_reg[3]_i_760
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y16[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_420_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_507_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_593_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_674_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_755_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir15.  Re-placed instance linien_denominator_reg[3]_i_836
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.908 | TNS=-16521.348 |
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir15.  Did not re-place instance linien_denominator_reg[3]_i_836
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y15[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_451_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_506_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_588_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_669_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_750_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir14.  Re-placed instance linien_denominator_reg[3]_i_831
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.870 | TNS=-16511.680 |
INFO: [Physopt 32-702] Processed net linien_cordic_b_xi00[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[23]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[19]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_229_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_373_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0].  Re-placed instance linien_fast_b_limitcsr1_limitcsr1_y1_reg[0]
INFO: [Physopt 32-735] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.816 | TNS=-16504.384 |
INFO: [Physopt 32-662] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0].  Did not re-place instance linien_fast_b_limitcsr1_limitcsr1_y1_reg[0]
INFO: [Physopt 32-81] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.804 | TNS=-16509.781 |
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir14.  Did not re-place instance linien_denominator_reg[3]_i_831
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y14[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_532_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_587_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_664_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_745_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_826_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir13.  Did not re-place instance linien_denominator_reg[3]_i_907
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y13[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_613_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_663_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_740_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_821_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_902_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_a_dir12.  Did not re-place instance linien_denominator_reg[3]_i_978
INFO: [Physopt 32-702] Processed net linien_cordic_a_dir12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_a_y12[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_689_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_739_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_816_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_897_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_973_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_a_dir11.  Re-placed instance linien_denominator_reg[3]_i_1044
INFO: [Physopt 32-735] Processed net linien_cordic_a_dir11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.780 | TNS=-16501.555 |
INFO: [Physopt 32-662] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN.  Did not re-place instance linien_fast_b_limitcsr1_limitcsr1_y1_reg[0]_replica
INFO: [Physopt 32-572] Net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o_reg[1]_lopt_replica_1.  Did not re-place instance linien_gpio_n_o_reg[1]_lopt_replica
INFO: [Physopt 32-702] Processed net linien_gpio_n_o_reg[1]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net crg_clk_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o[1]_i_3_n_0.  Did not re-place instance linien_gpio_n_o[1]_i_3
INFO: [Physopt 32-702] Processed net linien_gpio_n_o[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_state[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_safe_to_divide_reg_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_divider_den[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_x2510. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir23.  Did not re-place instance linien_denominator_reg[3]_i_560
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_x2410. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir22.  Did not re-place instance linien_denominator_reg[3]_i_388
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y22[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net linien_cordic_b_dir21.  Re-placed instance linien_denominator_reg[3]_i_479
INFO: [Physopt 32-735] Processed net linien_cordic_b_dir21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.754 | TNS=-16497.170 |
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir21.  Did not re-place instance linien_denominator_reg[3]_i_479
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y21[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir20.  Did not re-place instance linien_denominator_reg[3]_i_565
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y20[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir19.  Did not re-place instance linien_denominator_reg[3]_i_646
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y19[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir18.  Did not re-place instance linien_denominator_reg[3]_i_722
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y18[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir17.  Did not re-place instance linien_denominator_reg[3]_i_798
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y17[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir16.  Did not re-place instance linien_denominator_reg[3]_i_874
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y16[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_948_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y15[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_943_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_619_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1011_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1011
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1011_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_695_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_771_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1138_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1138
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1138_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_847_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1133_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1133
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_918_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1194_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1194
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_989_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1250_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1250
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1055_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1301_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1301
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1116_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1296_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1296
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1177_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1347_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1347
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1233_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1393_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1393
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1393_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1284_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1440_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1440
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1440_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1335_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1435_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1435
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1381_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net in.  Did not re-place instance linien_denominator_reg[3]_i_1474
INFO: [Physopt 32-702] Processed net in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1506_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1506_comp
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1506_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_xi00[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o[1]_i_1_n_0.  Did not re-place instance linien_gpio_n_o[1]_i_1
INFO: [Physopt 32-702] Processed net linien_gpio_n_o[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN.  Did not re-place instance linien_fast_b_limitcsr1_limitcsr1_y1_reg[0]_replica
INFO: [Physopt 32-702] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.754 | TNS=-16497.170 |
Phase 3 Critical Path Optimization | Checksum: 89c660ef

Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 267 ; free virtual = 2631

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.754 | TNS=-16497.170 |
INFO: [Physopt 32-662] Processed net linien_gpio_n_o_reg[1]_lopt_replica_1.  Did not re-place instance linien_gpio_n_o_reg[1]_lopt_replica
INFO: [Physopt 32-702] Processed net linien_gpio_n_o_reg[1]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net crg_clk_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o[1]_i_3_n_0.  Did not re-place instance linien_gpio_n_o[1]_i_3
INFO: [Physopt 32-702] Processed net linien_gpio_n_o[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_state[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_safe_to_divide_reg_reg_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_safe_to_divide_reg_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_divider_den[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_x2510. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_297_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_383_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_474_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir23.  Did not re-place instance linien_denominator_reg[3]_i_560
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_x2410. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_302_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir22.  Did not re-place instance linien_denominator_reg[3]_i_388
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y22[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_389_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir21.  Did not re-place instance linien_denominator_reg[3]_i_479
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y21[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_394_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir20.  Did not re-place instance linien_denominator_reg[3]_i_565
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y20[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_313_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_399_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_485_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_566_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir19.  Did not re-place instance linien_denominator_reg[3]_i_646
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y19[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_469_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_555_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_641_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir18.  Did not re-place instance linien_denominator_reg[3]_i_722
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y18[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_322_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_377_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_464_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_550_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_636_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_717_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir17.  Did not re-place instance linien_denominator_reg[3]_i_798
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y17[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_463_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_545_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_631_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_712_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_793_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir16.  Did not re-place instance linien_denominator_reg[3]_i_874
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y16[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_494_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_626_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_707_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_788_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_869_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_948_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y15[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_575_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_625_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_702_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_783_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_864_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_943_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_619_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_651_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_701_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_778_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_859_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_935_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1011_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1011
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1011_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_695_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_727_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_777_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_854_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_930_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1006_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_771_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_803_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_853_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_925_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1001_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1072_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1138_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1138
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1138_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_847_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_879_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_924_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_996_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1067_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1133_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1133
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_918_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_950_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_995_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1062_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1194_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1194
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_989_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1016_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1061_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1250_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1250
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1055_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1082_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1301_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1301
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1116_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1143_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1296_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1296
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1177_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_253_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1291_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1347_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1347
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1233_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_273_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1393_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1393
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1393_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1284_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1341_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1388_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1440_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1440
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1440_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1335_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1352_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[19]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_313_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1435_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1435
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1381_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1398_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[19]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_336_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net in.  Did not re-place instance linien_denominator_reg[3]_i_1474
INFO: [Physopt 32-702] Processed net in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1445_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[19]_i_143_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_287_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_359_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1473_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1506_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1506_comp
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1506_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_xi00[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[23]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[19]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[15]_i_229_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_373_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o[1]_i_1_n_0.  Did not re-place instance linien_gpio_n_o[1]_i_1
INFO: [Physopt 32-702] Processed net linien_gpio_n_o[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN.  Did not re-place instance linien_fast_b_limitcsr1_limitcsr1_y1_reg[0]_replica
INFO: [Physopt 32-572] Net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o_reg[1]_lopt_replica_1.  Did not re-place instance linien_gpio_n_o_reg[1]_lopt_replica
INFO: [Physopt 32-702] Processed net linien_gpio_n_o_reg[1]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net crg_clk_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o[1]_i_3_n_0.  Did not re-place instance linien_gpio_n_o[1]_i_3
INFO: [Physopt 32-702] Processed net linien_gpio_n_o[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_state[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_safe_to_divide_reg_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_divider_den[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[11]_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[7]_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_x2510. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir23.  Did not re-place instance linien_denominator_reg[3]_i_560
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_x2410. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir22.  Did not re-place instance linien_denominator_reg[3]_i_388
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y22[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir21.  Did not re-place instance linien_denominator_reg[3]_i_479
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y21[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir20.  Did not re-place instance linien_denominator_reg[3]_i_565
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y20[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir19.  Did not re-place instance linien_denominator_reg[3]_i_646
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y19[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir18.  Did not re-place instance linien_denominator_reg[3]_i_722
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y18[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir17.  Did not re-place instance linien_denominator_reg[3]_i_798
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y17[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_cordic_b_dir16.  Did not re-place instance linien_denominator_reg[3]_i_874
INFO: [Physopt 32-702] Processed net linien_cordic_b_dir16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y16[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_948_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y15[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_943_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_619_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1011_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1011
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1011_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_695_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_771_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1138_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1138
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1138_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_847_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1133_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1133
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_918_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1194_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1194
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_989_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1250_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1250
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1055_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1301_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1301
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1116_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1296_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1296
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1177_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1347_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1347
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1233_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1393_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1393
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1393_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1284_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1440_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1440
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1440_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1335_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1435_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1435
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_denominator_reg_reg[3]_i_1381_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net in.  Did not re-place instance linien_denominator_reg[3]_i_1474
INFO: [Physopt 32-702] Processed net in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_y1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_denominator_reg[3]_i_1506_n_0.  Did not re-place instance linien_denominator_reg[3]_i_1506_comp
INFO: [Physopt 32-702] Processed net linien_denominator_reg[3]_i_1506_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net linien_cordic_b_xi00[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_gpio_n_o[1]_i_1_n_0.  Did not re-place instance linien_gpio_n_o[1]_i_1
INFO: [Physopt 32-702] Processed net linien_gpio_n_o[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN.  Did not re-place instance linien_fast_b_limitcsr1_limitcsr1_y1_reg[0]_replica
INFO: [Physopt 32-702] Processed net linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.754 | TNS=-16497.170 |
Phase 4 Critical Path Optimization | Checksum: 89c660ef

Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 259 ; free virtual = 2624
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 259 ; free virtual = 2624
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-68.754 | TNS=-16497.170 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.576  |        278.642  |            4  |              0  |                    28  |           0  |           2  |  00:00:53  |
|  Total          |          1.576  |        278.642  |            4  |              0  |                    28  |           0  |           3  |  00:00:54  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 259 ; free virtual = 2624
Ending Physical Synthesis Task | Checksum: 1c52e20b8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 259 ; free virtual = 2624
INFO: [Common 17-83] Releasing license: Implementation
877 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 260 ; free virtual = 2625
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 247 ; free virtual = 2613
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3285.859 ; gain = 0.000 ; free physical = 253 ; free virtual = 2618
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c3343a71 ConstDB: 0 ShapeSum: ea502ab4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e8b82fc5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 166 ; free virtual = 2606
Post Restoration Checksum: NetGraph: ac8935d8 NumContArr: 3c2ef9ed Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e8b82fc5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 166 ; free virtual = 2608

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e8b82fc5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 151 ; free virtual = 2596

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e8b82fc5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 151 ; free virtual = 2596
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f0710993

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 117 ; free virtual = 2565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.878| TNS=-16136.009| WHS=-1.171 | THS=-603.951|

Phase 2 Router Initialization | Checksum: 1b7fdb8a8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 117 ; free virtual = 2566

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00731982 %
  Global Horizontal Routing Utilization  = 0.00689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23040
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23039
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b7fdb8a8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 117 ; free virtual = 2566
Phase 3 Initial Routing | Checksum: 1fc970ed0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 115 ; free virtual = 2565
INFO: [Route 35-580] Design has 140 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                crg_clk_2 |                crg_clk_2 |                                                                                  linien_gpio_n_o_reg[4]/D|
|                crg_clk_2 |                crg_clk_2 |                                                                                  linien_gpio_n_o_reg[2]/D|
|                crg_clk_2 |                crg_clk_2 |                                                                                  linien_gpio_n_o_reg[0]/D|
|                crg_clk_2 |                crg_clk_2 |                                                                              linien_state_status_reg[9]/D|
|                crg_clk_2 |                crg_clk_2 |                                                                            linien_logic_pid_sum_reg[30]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3064
 Number of Nodes with overlaps = 772
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-71.639| TNS=-74571.202| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b3d03367

Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 125 ; free virtual = 2525

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 860
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-71.776| TNS=-72950.337| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ecdced28

Time (s): cpu = 00:02:11 ; elapsed = 00:02:08 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515
Phase 4 Rip-up And Reroute | Checksum: 1ecdced28

Time (s): cpu = 00:02:11 ; elapsed = 00:02:08 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 152ef7a21

Time (s): cpu = 00:02:14 ; elapsed = 00:02:10 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-71.639| TNS=-74024.683| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 16b9021bc

Time (s): cpu = 00:02:15 ; elapsed = 00:02:11 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16b9021bc

Time (s): cpu = 00:02:15 ; elapsed = 00:02:11 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515
Phase 5 Delay and Skew Optimization | Checksum: 16b9021bc

Time (s): cpu = 00:02:15 ; elapsed = 00:02:11 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 196056605

Time (s): cpu = 00:02:18 ; elapsed = 00:02:14 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-71.480| TNS=-73995.987| WHS=-0.001 | THS=-0.001 |

Phase 6.1 Hold Fix Iter | Checksum: 1d17eee6c

Time (s): cpu = 00:02:18 ; elapsed = 00:02:14 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	red_pitaya_scope/i_bridge/axi_rdata_o[13]_i_8/I2
	red_pitaya_scope/i_bridge/axi_rdata_o[13]_i_8/I3

Phase 6 Post Hold Fix | Checksum: 1516fb61c

Time (s): cpu = 00:02:18 ; elapsed = 00:02:14 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.1699 %
  Global Horizontal Routing Utilization  = 22.9329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: ffe5be7f

Time (s): cpu = 00:02:18 ; elapsed = 00:02:14 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ffe5be7f

Time (s): cpu = 00:02:18 ; elapsed = 00:02:14 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2515

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c74fa304

Time (s): cpu = 00:02:20 ; elapsed = 00:02:16 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2517

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 143aff438

Time (s): cpu = 00:02:23 ; elapsed = 00:02:19 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2517
INFO: [Route 35-57] Estimated Timing Summary | WNS=-71.480| TNS=-73995.987| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 143aff438

Time (s): cpu = 00:02:23 ; elapsed = 00:02:19 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 2517
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:23 ; elapsed = 00:02:19 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 117 ; free virtual = 2526

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:31 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 115 ; free virtual = 2528
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 116 ; free virtual = 2531

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-71.478 | TNS=-73994.001 | WHS=0.050 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c318212c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 116 ; free virtual = 2531
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-71.478 | TNS=-73994.001 | WHS=0.050 | THS=0.000 |
INFO: [Physopt 32-663] Processed net linien_gpio_n_o_reg[3]_lopt_replica_1.  Re-placed instance linien_gpio_n_o_reg[3]_lopt_replica
INFO: [Physopt 32-952] Improved path group WNS = -71.430. Path group: crg_clk_2. Processed net: linien_gpio_n_o_reg[3]_lopt_replica_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_gpio_n_o_reg[1]_lopt_replica_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: crg_clk_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_gpio_n_o[1]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_state[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_safe_to_divide_reg_i_9_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_divider_den[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[11]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[11]_i_8_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[7]_i_10_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_32_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_x2510.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_dir23.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_x2410.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_dir22.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_y22[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_dir21.
INFO: [Physopt 32-952] Improved path group WNS = -71.407. Path group: crg_clk_2. Processed net: linien_cordic_b_y21[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_y21[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_dir20.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_y20[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_dir19.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_y19[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_dir18.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_y18[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_dir17.
INFO: [Physopt 32-952] Improved path group WNS = -71.340. Path group: crg_clk_2. Processed net: linien_cordic_b_y17[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_y17[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_dir16.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_y16[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_948_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_y15[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_943_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -71.328. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_619_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_944_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -71.320. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_619_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_619_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1011_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_695_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1081_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -71.278. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_771_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_771_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1138_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_847_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1133_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_918_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1194_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -71.155. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_989_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_989_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1250_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -71.049. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1055_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[19]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_x25[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[15]_i_7_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_12_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_x2510.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_349_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: B0__0__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_22_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_y22[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_dir21.
INFO: [Physopt 32-952] Improved path group WNS = -71.009. Path group: crg_clk_2. Processed net: linien_cordic_a_y21[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1055_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1301_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1116_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1296_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -70.935. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1177_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1177_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1347_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1233_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1393_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1284_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1440_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1335_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1439_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -70.896. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1381_n_7.
INFO: [Physopt 32-952] Improved path group WNS = -70.877. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[11]_i_7_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1435_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[3]_i_1381_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_y1[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1505_n_0.
INFO: [Physopt 32-710] Processed net linien_denominator_reg[3]_i_1505_n_0. Critical path length was reduced through logic transformation on cell linien_denominator_reg[3]_i_1505_comp.
INFO: [Physopt 32-952] Improved path group WNS = -70.867. Path group: crg_clk_2. Processed net: linien_cordic_b_y0[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_y21[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_446_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_x20[20].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_119_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -70.838. Path group: crg_clk_2. Processed net: linien_cordic_a_y19[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_y19[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_dir18.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_y18[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_dir17.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_y17[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_a_dir16.
INFO: [Physopt 32-952] Improved path group WNS = -70.825. Path group: crg_clk_2. Processed net: linien_cordic_a_y16[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[7]_i_381_n_0.
INFO: [Physopt 32-710] Processed net linien_denominator_reg[7]_i_381_n_0. Critical path length was reduced through logic transformation on cell linien_denominator_reg[7]_i_381_comp.
INFO: [Physopt 32-952] Improved path group WNS = -70.797. Path group: crg_clk_2. Processed net: linien_cordic_b_y0[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[7]_i_380_n_0.
INFO: [Physopt 32-710] Processed net linien_denominator_reg[7]_i_380_n_0. Critical path length was reduced through logic transformation on cell linien_denominator_reg[7]_i_380_comp.
INFO: [Physopt 32-952] Improved path group WNS = -70.734. Path group: crg_clk_2. Processed net: linien_cordic_b_y0[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_1506_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_cordic_b_xi00[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_gpio_n_o[1]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_fast_b_limitcsr1_limitcsr1_y1[0]_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: axi_slave/M_AXI_GP0_RDATA[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0].
INFO: [Physopt 32-710] Processed net axi_slave/ps_sys_rdata[1]. Critical path length was reduced through logic transformation on cell axi_slave/axi_rdata_o[1]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.398. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/adc_a_buf_reg_0_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: axi_slave/M_AXI_GP0_RDATA[2].
INFO: [Physopt 32-710] Processed net axi_slave/ps_sys_rdata[2]. Critical path length was reduced through logic transformation on cell axi_slave/axi_rdata_o[2]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.183. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/adc_a_buf_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: axi_slave/M_AXI_GP0_RDATA[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/adc_a_buf_reg_0.
INFO: [Physopt 32-710] Processed net red_pitaya_scope/i_bridge/adc_a_buf_reg_0. Critical path length was reduced through logic transformation on cell red_pitaya_scope/i_bridge/axi_rdata_o[0]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.130. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/axi_rdata_o[0]_i_3_n_0.
INFO: [Physopt 32-663] Processed net red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_3_n_0.  Re-placed instance red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_3
INFO: [Physopt 32-952] Improved path group WNS = -0.071. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_3_n_0.
INFO: [Physopt 32-663] Processed net red_pitaya_scope/i_bridge/axi_rdata_o[2]_i_3_n_0.  Re-placed instance red_pitaya_scope/i_bridge/axi_rdata_o[2]_i_3
INFO: [Physopt 32-952] Improved path group WNS = -0.010. Path group: clk_fpga_0. Processed net: red_pitaya_scope/i_bridge/axi_rdata_o[2]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: axi_slave/M_AXI_GP0_RDATA[5].
INFO: [Physopt 32-710] Processed net axi_slave/ps_sys_rdata[5]. Critical path length was reduced through logic transformation on cell axi_slave/axi_rdata_o[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net red_pitaya_scope/i_bridge/addr_o_reg[16]_10. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-70.734 | TNS=-73867.588 | WHS=0.050 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_gpio_n_o_reg[1]_lopt_replica_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: crg_clk_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_gpio_n_o[1]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_state[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_safe_to_divide_reg_i_9_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_divider_den[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg[11]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: crg_clk_2. Processed net: linien_denominator_reg_reg[11]_i_8_n_6.
INFO: [Common 17-14] Message 'Physopt 32-953' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-952] Improved path group WNS = -70.707. Path group: crg_clk_2. Processed net: linien_denominator_reg[3]_i_943_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-70.707 | TNS=-73863.746 | WHS=0.050 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1c318212c

Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 108 ; free virtual = 2507
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 108 ; free virtual = 2507
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-70.707 | TNS=-73863.746 | WHS=0.050 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.771  |        130.254  |            0  |              0  |                    24  |           0  |           1  |  00:02:22  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 108 ; free virtual = 2507
Ending Physical Synthesis Task | Checksum: 1e249150e

Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 108 ; free virtual = 2507
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:46 ; elapsed = 00:02:40 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 135 ; free virtual = 2534
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (44)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: linien_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -70.707   -73863.750                  14069                29658        0.050        0.000                      0                29658        1.500        0.000                       0                 10697  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk125_p      {0.000 4.000}        8.000           125.000         
  crg_clk_1   {0.000 2.000}        4.000           250.000         
  crg_clk_2   {0.000 4.000}        8.000           125.000         
  crg_clk_fb  {0.000 4.000}        8.000           125.000         
clk_fpga_0    {0.000 4.000}        8.000           125.000         
clk_fpga_1    {0.000 2.000}        4.000           250.000         
clk_fpga_2    {0.000 10.000}       20.000          50.000          
clk_fpga_3    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_p                                                                                                                                                        2.000        0.000                       0                     2  
  crg_clk_1         1.267        0.000                      0                   48        0.302        0.000                      0                   48        1.500        0.000                       0                    52  
  crg_clk_2       -70.707   -73772.953                  14023                28720        0.050        0.000                      0                28720        3.020        0.000                       0                 10396  
  crg_clk_fb                                                                                                                                                    5.845        0.000                       0                     3  
clk_fpga_0          0.107        0.000                      0                  512        0.151        0.000                      0                  512        3.500        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
crg_clk_2     crg_clk_1           0.259        0.000                      0                   48        0.145        0.000                      0                   48  
clk_fpga_0    crg_clk_2          -3.219     -223.817                    243                  702        0.126        0.000                      0                  702  
crg_clk_2     clk_fpga_0          0.220        0.000                      0                   34        0.494        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 104 ; free virtual = 2566
INFO: [Common 17-1381] The checkpoint '/home/goblin/projects/projects/linien/linien/gateware/build/top_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 135 ; free virtual = 2550
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/goblin/projects/projects/linien/linien/gateware/build/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 152 ; free virtual = 2595
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3293.863 ; gain = 0.000 ; free physical = 128 ; free virtual = 2573
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
INFO: [Power 33-23] Power model is not available for DNA_PORT
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_a_iir0_z00__0 input linien_fast_a_iir0_z00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_a_iir0_z00__0 input linien_fast_a_iir0_z00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_a_iir0_z10__0 input linien_fast_a_iir0_z10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_a_iir0_z10__0 input linien_fast_a_iir0_z10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_a_iir1_z00__0 input linien_fast_a_iir1_z00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_a_iir1_z00__0 input linien_fast_a_iir1_z00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_a_iir1_z10__0 input linien_fast_a_iir1_z10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_a_iir1_z10__0 input linien_fast_a_iir1_z10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_b_iir0_z00__0 input linien_fast_b_iir0_z00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_b_iir0_z00__0 input linien_fast_b_iir0_z00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_b_iir0_z10__0 input linien_fast_b_iir0_z10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_b_iir0_z10__0 input linien_fast_b_iir0_z10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_b_iir1_z00__0 input linien_fast_b_iir1_z00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_b_iir1_z00__0 input linien_fast_b_iir1_z00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_b_iir1_z10__0 input linien_fast_b_iir1_z10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linien_fast_b_iir1_z10__0 input linien_fast_b_iir1_z10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out input p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out input p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out input p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__0 input p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__0 input p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__0 input p_1_out__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__1 input p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__1 input p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out__1 input p_1_out__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z00 output linien_fast_a_iir0_z00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z00__0 output linien_fast_a_iir0_z00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z10 output linien_fast_a_iir0_z10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z10__0 output linien_fast_a_iir0_z10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z20 output linien_fast_a_iir0_z20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z20__0 output linien_fast_a_iir0_z20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z30 output linien_fast_a_iir0_z30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z30__0 output linien_fast_a_iir0_z30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z40 output linien_fast_a_iir0_z40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z40__0 output linien_fast_a_iir0_z40__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z50 output linien_fast_a_iir0_z50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z50__0 output linien_fast_a_iir0_z50__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z60 output linien_fast_a_iir0_z60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z60__0 output linien_fast_a_iir0_z60__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z70 output linien_fast_a_iir0_z70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir0_z70__0 output linien_fast_a_iir0_z70__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z00 output linien_fast_a_iir1_z00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z00__0 output linien_fast_a_iir1_z00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z10 output linien_fast_a_iir1_z10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z10__0 output linien_fast_a_iir1_z10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z20 output linien_fast_a_iir1_z20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z20__0 output linien_fast_a_iir1_z20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z30 output linien_fast_a_iir1_z30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z30__0 output linien_fast_a_iir1_z30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z40 output linien_fast_a_iir1_z40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z40__0 output linien_fast_a_iir1_z40__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z50 output linien_fast_a_iir1_z50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z50__0 output linien_fast_a_iir1_z50__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z60 output linien_fast_a_iir1_z60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z60__0 output linien_fast_a_iir1_z60__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z70 output linien_fast_a_iir1_z70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_a_iir1_z70__0 output linien_fast_a_iir1_z70__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z00 output linien_fast_b_iir0_z00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z00__0 output linien_fast_b_iir0_z00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z10 output linien_fast_b_iir0_z10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z10__0 output linien_fast_b_iir0_z10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z20 output linien_fast_b_iir0_z20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z20__0 output linien_fast_b_iir0_z20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z30 output linien_fast_b_iir0_z30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z30__0 output linien_fast_b_iir0_z30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z40 output linien_fast_b_iir0_z40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z40__0 output linien_fast_b_iir0_z40__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z50 output linien_fast_b_iir0_z50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z50__0 output linien_fast_b_iir0_z50__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z60 output linien_fast_b_iir0_z60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z60__0 output linien_fast_b_iir0_z60__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z70 output linien_fast_b_iir0_z70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir0_z70__0 output linien_fast_b_iir0_z70__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z00 output linien_fast_b_iir1_z00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z00__0 output linien_fast_b_iir1_z00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z10 output linien_fast_b_iir1_z10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z10__0 output linien_fast_b_iir1_z10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z20 output linien_fast_b_iir1_z20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z20__0 output linien_fast_b_iir1_z20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z30 output linien_fast_b_iir1_z30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z30__0 output linien_fast_b_iir1_z30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z40 output linien_fast_b_iir1_z40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z40__0 output linien_fast_b_iir1_z40__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z50 output linien_fast_b_iir1_z50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z50__0 output linien_fast_b_iir1_z50__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z60 output linien_fast_b_iir1_z60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z60__0 output linien_fast_b_iir1_z60__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z70 output linien_fast_b_iir1_z70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linien_fast_b_iir1_z70__0 output linien_fast_b_iir1_z70__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP p_1_out output p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP p_1_out__1 output p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z00 multiplier stage linien_fast_a_iir0_z00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z10 multiplier stage linien_fast_a_iir0_z10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z20 multiplier stage linien_fast_a_iir0_z20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z20__0 multiplier stage linien_fast_a_iir0_z20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z30 multiplier stage linien_fast_a_iir0_z30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z30__0 multiplier stage linien_fast_a_iir0_z30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z40 multiplier stage linien_fast_a_iir0_z40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z40__0 multiplier stage linien_fast_a_iir0_z40__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z50 multiplier stage linien_fast_a_iir0_z50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z50__0 multiplier stage linien_fast_a_iir0_z50__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z60 multiplier stage linien_fast_a_iir0_z60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z60__0 multiplier stage linien_fast_a_iir0_z60__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z70 multiplier stage linien_fast_a_iir0_z70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir0_z70__0 multiplier stage linien_fast_a_iir0_z70__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z00 multiplier stage linien_fast_a_iir1_z00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z10 multiplier stage linien_fast_a_iir1_z10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z20 multiplier stage linien_fast_a_iir1_z20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z20__0 multiplier stage linien_fast_a_iir1_z20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z30 multiplier stage linien_fast_a_iir1_z30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z30__0 multiplier stage linien_fast_a_iir1_z30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z40 multiplier stage linien_fast_a_iir1_z40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z40__0 multiplier stage linien_fast_a_iir1_z40__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z50 multiplier stage linien_fast_a_iir1_z50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z50__0 multiplier stage linien_fast_a_iir1_z50__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z60 multiplier stage linien_fast_a_iir1_z60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z60__0 multiplier stage linien_fast_a_iir1_z60__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z70 multiplier stage linien_fast_a_iir1_z70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_a_iir1_z70__0 multiplier stage linien_fast_a_iir1_z70__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z00 multiplier stage linien_fast_b_iir0_z00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z10 multiplier stage linien_fast_b_iir0_z10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z20 multiplier stage linien_fast_b_iir0_z20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z20__0 multiplier stage linien_fast_b_iir0_z20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z30 multiplier stage linien_fast_b_iir0_z30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z30__0 multiplier stage linien_fast_b_iir0_z30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z40 multiplier stage linien_fast_b_iir0_z40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z40__0 multiplier stage linien_fast_b_iir0_z40__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z50 multiplier stage linien_fast_b_iir0_z50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z50__0 multiplier stage linien_fast_b_iir0_z50__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z60 multiplier stage linien_fast_b_iir0_z60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z60__0 multiplier stage linien_fast_b_iir0_z60__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z70 multiplier stage linien_fast_b_iir0_z70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir0_z70__0 multiplier stage linien_fast_b_iir0_z70__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z00 multiplier stage linien_fast_b_iir1_z00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z10 multiplier stage linien_fast_b_iir1_z10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z20 multiplier stage linien_fast_b_iir1_z20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z20__0 multiplier stage linien_fast_b_iir1_z20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z30 multiplier stage linien_fast_b_iir1_z30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z30__0 multiplier stage linien_fast_b_iir1_z30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z40 multiplier stage linien_fast_b_iir1_z40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z40__0 multiplier stage linien_fast_b_iir1_z40__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z50 multiplier stage linien_fast_b_iir1_z50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z50__0 multiplier stage linien_fast_b_iir1_z50__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z60 multiplier stage linien_fast_b_iir1_z60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z60__0 multiplier stage linien_fast_b_iir1_z60__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z70 multiplier stage linien_fast_b_iir1_z70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linien_fast_b_iir1_z70__0 multiplier stage linien_fast_b_iir1_z70__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP p_1_out multiplier stage p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP p_1_out__0 multiplier stage p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP p_1_out__1 multiplier stage p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell p_1_out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell p_1_out__1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 152 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3407.695 ; gain = 113.832 ; free physical = 393 ; free virtual = 2609
# quit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 16:52:02 2025...
