# Synopsys Application â€“ Devesh Chetiwal

## ðŸ‘‹ About Me
I am a final-year Electrical Engineering undergraduate at **IIT Goa** with a strong foundation in **C, Verilog, SystemVerilog, and VHDL**.  
My academic and internship experiences span **RTL design, verification, FPGA implementation, and embedded systems**, aligning closely with Synopsysâ€™s focus on real-time, high-impact engineering projects.  
I am passionate about **digital design, verification methodologies, and building reliable hardware systems**, and I am eager to contribute my skills to your team.

---

## ðŸš€ Why I am a Good Fit for this Role
- **Strong programming foundation** in C with hands-on experience in RTL design and verification.
- Exposure to **Verilog, SystemVerilog** through coursework and project-based learning.
- Solid understanding of **digital design, and communication protocols** (UART, SPI, I2C, AMBA APB).
- Proven ability to deliver high-quality, optimized hardware designs with real-world validation.

---

## ðŸ›  Skills

**Programming & HDL:**  
C, Verilog, SystemVerilog, VHDL  

**Verification & Design Methodologies:**  
Testbench development, FSM verification, timing analysis, clock domain crossing, error-correcting codes  

**Digital Design & Protocols:**  
UART, SPI, I2C, AMBA APB, memory structures (FIFO, Dual-Port RAM)  

**EDA Tools:**  
Xilinx Vivado, Intel Quartus, ModelSim, Electric VLSI, Cadence Virtuoso, MATLAB Simulink, Code Composer Studio (CCS)  
  

---

## ðŸ’¼ Relevant Experiences

### **Embedded Motor Controls Intern** â€“ *Ecozen Solutions Pvt. Ltd.* *(Jan 2025 â€“ Present)*
- Developed **parameter estimation algorithms** (Rs, Ld, Lq) for PMSM motors using frequency injection methods.
- Designed and tuned **V/f speed control** strategies for induction and PMSM motors using TI C2000 MCUs.
- Configured and validated **ADC sampling** and **ePWM modules** on hardware using oscilloscopes and multimeters.

### **Summer Intern** â€“ *IIT Goa* *(Apr 2023 â€“ May 2024)*  
**[GitHub Link](https://github.com/DeveshChetiwal11/Implementation-of-Error-correcting-codes-in-VHDL)**
- Designed and implemented **Hamming code** encoder/decoder to detect 2-bit errors and correct 1-bit errors.
- Implemented **Hadamard code** for up to \((n-1)/2\) bit error correction.
- Engineered a **Reed-Solomon encoder** in GF(\(2^n\)) using finite field arithmetic.
- Deployed an **LDPC code** on DE10-Lite FPGA, achieving efficient hardware utilization.

---

## ðŸ“‚ Key Projects

### **UART Packetizer with FSM and FIFO Integration**  
**[GitHub Link](https://github.com/DeveshChetiwal11/UART_Packetizer_FSM_Parametrized)**  
- Built an integrated UART transmission pipeline in Verilog with synchronous FIFO, FSM controller, and UART serializer.
- Achieved precise packetization verified through simulation for multiple byte streams.
- Post place-and-route implementation achieved **WNS: +16.487 ns** (max safe frequency ~284.65 MHz).

### **Memory Primitives: Asynchronous FIFO & Dual-Port RAM**  
- **Asynchronous FIFO:** [GitHub Link](https://github.com/DeveshChetiwal11/Asynchronous-FIFO) â€“ Parameterized design with Gray-coded pointers for metastability mitigation.  
- **Dual-Port RAM:** [GitHub Link](https://github.com/DeveshChetiwal11/Dual_Port_RAM) â€“ 512Ã—8-bit true dual-port RAM with independent clocks.  
- Verified both designs under asynchronous timing scenarios.

### **Digital Clock with Enhanced Features**  
**[Drive Link](https://drive.google.com/drive/folders/1-Xkchwfcni3AYZ7tzL_kgpisYgYWvbB8)**  
- Implemented on DE10-Lite board with stopwatch and timer functions.
- Modular VHDL code supporting multiple clock modes.

---

## ðŸ”— Portfolio & Contact

**GitHub:** [https://github.com/DeveshChetiwal11](https://github.com/DeveshChetiwal11)  
**LinkedIn:** [https://www.linkedin.com/in/devesh-chetiwal-1aa58724a/](https://www.linkedin.com/in/devesh-chetiwal-1aa58724a/)  
**Email:** devesh.chetiwal.21042@iitgoa.ac.in
**Phone No.:** 7878720523
