#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000258116f46e0 .scope module, "cu" "cu" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "CUopcode";
    .port_info 3 /OUTPUT 32 "CUimm";
    .port_info 4 /OUTPUT 5 "CUrs1";
    .port_info 5 /OUTPUT 5 "CUrs2";
    .port_info 6 /OUTPUT 5 "CUrd";
    .port_info 7 /OUTPUT 3 "CUfunc3";
    .port_info 8 /OUTPUT 3 "CUctrl";
    .port_info 9 /OUTPUT 1 "CUrenable";
    .port_info 10 /OUTPUT 1 "CUdenable";
    .port_info 11 /OUTPUT 1 "CUsubsra";
v0000025811776b00_0 .net "ALUresult", 31 0, v000002581170f390_0;  1 drivers
v0000025811776ba0_0 .var "CUctrl", 2 0;
v0000025811776c40_0 .var "CUdenable", 0 0;
v0000025811776d80_0 .var "CUfunc3", 2 0;
v0000025811778d80_0 .var "CUimm", 31 0;
v00000258117789c0_0 .var "CUopcode", 6 0;
v000002581177a220_0 .var "CUrd", 4 0;
v0000025811778c40_0 .var "CUrenable", 0 0;
v0000025811779aa0_0 .var "CUrs1", 4 0;
v0000025811779320_0 .var "CUrs2", 4 0;
v00000258117790a0_0 .var "CUsubsra", 0 0;
v0000025811779960_0 .net "DMDataOut", 31 0, v000002581170f7f0_0;  1 drivers
v000002581177a040_0 .net "IMMout", 31 0, v00000258117776e0_0;  1 drivers
v0000025811779640_0 .net "IMinstruction", 31 0, v00000258117766a0_0;  1 drivers
o000002581171fdd8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000025811779a00_0 .net "MUXdm_alu_sumop", 1 0, o000002581171fdd8;  0 drivers
v0000025811779c80_0 .net "MUXdm_alu_sumout", 31 0, v0000025811777280_0;  1 drivers
o00000258117200d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000025811779b40_0 .net "MUXdm_aluout", 31 0, o00000258117200d8;  0 drivers
o000002581171fce8 .functor BUFZ 1, C4<z>; HiZ drive
v0000025811779be0_0 .net "MUXimm_reg2op", 0 0, o000002581171fce8;  0 drivers
v0000025811779f00_0 .net "MUXimm_reg2out", 31 0, v0000025811776060_0;  1 drivers
o000002581171fbc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000025811779d20_0 .net "MUXpc_reg1op", 0 0, o000002581171fbc8;  0 drivers
v0000025811779820_0 .net "MUXpc_reg1out", 31 0, v0000025811777500_0;  1 drivers
o000002581171faa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000025811779dc0_0 .net "MUXsum_aluop", 0 0, o000002581171faa8;  0 drivers
v0000025811779e60_0 .net "MUXsum_aluout", 31 0, v0000025811777460_0;  1 drivers
v000002581177a4a0_0 .net "PCout", 31 0, v0000025811777140_0;  1 drivers
v0000025811779fa0_0 .net "RFdata1", 31 0, L_00000258116fbcb0;  1 drivers
v000002581177a0e0_0 .net "RFdata2", 31 0, L_00000258116fc260;  1 drivers
v0000025811779500_0 .net "SUMout", 31 0, v0000025811776a60_0;  1 drivers
o000002581171f7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000025811779140_0 .net "clk", 0 0, o000002581171f7d8;  0 drivers
o000002581171ff28 .functor BUFZ 1, C4<z>; HiZ drive
v0000025811778920_0 .net "reset", 0 0, o000002581171ff28;  0 drivers
S_00000258116eef20 .scope module, "alu" "alu" 2 110, 3 2 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUoperand1";
    .port_info 1 /INPUT 32 "ALUoperand2";
    .port_info 2 /INPUT 3 "ALUfunc3";
    .port_info 3 /INPUT 1 "ALUsubsra";
    .port_info 4 /OUTPUT 32 "ALUresult";
v000002581170f250_0 .net "ALUfunc3", 2 0, v0000025811776d80_0;  1 drivers
v000002581170f610_0 .net "ALUoperand1", 31 0, v0000025811777500_0;  alias, 1 drivers
v000002581170fd90_0 .net "ALUoperand2", 31 0, v0000025811776060_0;  alias, 1 drivers
v000002581170f390_0 .var "ALUresult", 31 0;
v000002581170fbb0_0 .net "ALUsubsra", 0 0, v00000258117790a0_0;  1 drivers
E_00000258117161a0/0 .event anyedge, v000002581170f390_0, v000002581170fbb0_0, v000002581170f250_0, v000002581170fd90_0;
E_00000258117161a0/1 .event anyedge, v000002581170f610_0;
E_00000258117161a0 .event/or E_00000258117161a0/0, E_00000258117161a0/1;
S_00000258116ef0b0 .scope module, "dm" "DataMemory" 2 119, 4 1 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "DMAddress";
    .port_info 2 /INPUT 32 "DMDataIn";
    .port_info 3 /INPUT 3 "DMCtrl";
    .port_info 4 /INPUT 1 "DMWrEnable";
    .port_info 5 /OUTPUT 32 "DMDataOut";
v000002581170f6b0_0 .net "DMAddress", 31 0, v000002581170f390_0;  alias, 1 drivers
v000002581170f2f0_0 .net "DMCtrl", 2 0, v0000025811776ba0_0;  1 drivers
v000002581170f750_0 .net "DMDataIn", 31 0, L_00000258116fc260;  alias, 1 drivers
v000002581170f7f0_0 .var "DMDataOut", 31 0;
v000002581170f890_0 .net "DMWrEnable", 0 0, v0000025811776c40_0;  1 drivers
v000002581170f930 .array "DMmemory", 4095 0, 7 0;
v000002581170fa70_0 .net "clk", 0 0, o000002581171f7d8;  alias, 0 drivers
E_0000025811716220 .event negedge, v000002581170fa70_0;
E_0000025811716260 .event posedge, v000002581170fa70_0;
S_00000258116ec610 .scope module, "im" "instructionmemory" 2 70, 5 2 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IMaddress";
    .port_info 1 /OUTPUT 32 "IMinstruction";
v0000025811777820_0 .net "IMaddress", 31 0, v0000025811777140_0;  alias, 1 drivers
v00000258117766a0_0 .var "IMinstruction", 31 0;
v0000025811777000 .array "IMmemoria", 1023 0, 31 0;
E_00000258117161e0 .event anyedge, v0000025811777820_0;
S_00000258116ec7a0 .scope module, "imm" "imm" 2 88, 6 1 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IMMins";
    .port_info 1 /OUTPUT 32 "IMMout";
v0000025811777be0_0 .net "IMMins", 31 0, v00000258117766a0_0;  alias, 1 drivers
v00000258117776e0_0 .var "IMMout", 31 0;
E_0000025811716320 .event anyedge, v00000258117766a0_0;
S_00000258116ebd00 .scope module, "mux1" "mux_alu_sum" 2 46, 7 1 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MUXsum";
    .port_info 1 /INPUT 32 "MUX1alu";
    .port_info 2 /INPUT 1 "MUXsum_aluop";
    .port_info 3 /OUTPUT 32 "MUXsum_aluout";
v0000025811777960_0 .net "MUX1alu", 31 0, v000002581170f390_0;  alias, 1 drivers
v0000025811777e60_0 .net "MUXsum", 31 0, v0000025811776a60_0;  alias, 1 drivers
v0000025811777f00_0 .net "MUXsum_aluop", 0 0, o000002581171faa8;  alias, 0 drivers
v0000025811777460_0 .var "MUXsum_aluout", 31 0;
E_0000025811716420 .event anyedge, v0000025811777f00_0, v000002581170f390_0, v0000025811777e60_0;
S_00000258116ebe90 .scope module, "mux2" "mux_reg1_pc" 2 94, 8 1 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MUXpc";
    .port_info 1 /INPUT 32 "MUXreg1";
    .port_info 2 /INPUT 1 "MUXpc_reg1op";
    .port_info 3 /OUTPUT 32 "MUXpc_reg1out";
v0000025811776ec0_0 .net "MUXpc", 31 0, v0000025811777140_0;  alias, 1 drivers
v00000258117770a0_0 .net "MUXpc_reg1op", 0 0, o000002581171fbc8;  alias, 0 drivers
v0000025811777500_0 .var "MUXpc_reg1out", 31 0;
v0000025811777aa0_0 .net "MUXreg1", 31 0, L_00000258116fbcb0;  alias, 1 drivers
E_0000025811716460 .event anyedge, v00000258117770a0_0, v0000025811777aa0_0, v0000025811777820_0;
S_00000258116e3fc0 .scope module, "mux3" "mux_reg2_imm" 2 102, 9 1 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MUXreg2";
    .port_info 1 /INPUT 32 "MUXimm";
    .port_info 2 /INPUT 1 "MUXimm_reg2op";
    .port_info 3 /OUTPUT 32 "MUXimm_reg2out";
v00000258117775a0_0 .net "MUXimm", 31 0, v00000258117776e0_0;  alias, 1 drivers
v0000025811776ce0_0 .net "MUXimm_reg2op", 0 0, o000002581171fce8;  alias, 0 drivers
v0000025811776060_0 .var "MUXimm_reg2out", 31 0;
v0000025811777780_0 .net "MUXreg2", 31 0, L_00000258116fc260;  alias, 1 drivers
E_0000025811716620 .event anyedge, v0000025811776ce0_0, v00000258117776e0_0, v000002581170f750_0;
S_00000258116e4150 .scope module, "mux4" "mux_dm_alu_sum" 2 129, 10 1 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MUXdm";
    .port_info 1 /INPUT 32 "MUX4alu";
    .port_info 2 /INPUT 32 "MUXsum";
    .port_info 3 /INPUT 2 "MUXdm_alu_sumop";
    .port_info 4 /OUTPUT 32 "MUXdm_alu_sumout";
v00000258117778c0_0 .net "MUX4alu", 31 0, v000002581170f390_0;  alias, 1 drivers
v0000025811777b40_0 .net "MUXdm", 31 0, v000002581170f7f0_0;  alias, 1 drivers
v0000025811777c80_0 .net "MUXdm_alu_sumop", 1 0, o000002581171fdd8;  alias, 0 drivers
v0000025811777280_0 .var "MUXdm_alu_sumout", 31 0;
v0000025811776f60_0 .net "MUXsum", 31 0, v0000025811776a60_0;  alias, 1 drivers
E_0000025811717620 .event anyedge, v0000025811777c80_0, v0000025811777e60_0, v000002581170f390_0, v000002581170f7f0_0;
S_00000258116e22a0 .scope module, "pc" "pc" 2 54, 11 1 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCdatain";
    .port_info 3 /OUTPUT 32 "PCout";
v0000025811776100_0 .net "PCdatain", 31 0, v0000025811777460_0;  alias, 1 drivers
v0000025811777140_0 .var "PCout", 31 0;
v0000025811777a00_0 .net "clk", 0 0, o000002581171f7d8;  alias, 0 drivers
v0000025811777d20_0 .net "reset", 0 0, o000002581171ff28;  alias, 0 drivers
S_00000258116e2430 .scope module, "rf" "register_file" 2 76, 12 2 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RFregister1";
    .port_info 1 /INPUT 5 "RFregister2";
    .port_info 2 /INPUT 5 "RFdestination_register";
    .port_info 3 /INPUT 32 "RFwrite_data";
    .port_info 4 /INPUT 1 "RFwenable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "RFdata1";
    .port_info 7 /OUTPUT 32 "RFdata2";
L_00000258116fbcb0 .functor BUFZ 32, L_0000025811778ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000258116fc260 .functor BUFZ 32, L_000002581177a400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025811777dc0_0 .net "RFdata1", 31 0, L_00000258116fbcb0;  alias, 1 drivers
v00000258117761a0_0 .net "RFdata2", 31 0, L_00000258116fc260;  alias, 1 drivers
v0000025811776240_0 .net "RFdestination_register", 4 0, v000002581177a220_0;  1 drivers
v0000025811776740_0 .net "RFregister1", 4 0, v0000025811779aa0_0;  1 drivers
v00000258117771e0_0 .net "RFregister2", 4 0, v0000025811779320_0;  1 drivers
v0000025811776560 .array "RFregisters", 0 31, 31 0;
v00000258117762e0_0 .net "RFwenable", 0 0, v0000025811778c40_0;  1 drivers
v00000258117769c0_0 .net "RFwrite_data", 31 0, o00000258117200d8;  alias, 0 drivers
v0000025811777320_0 .net *"_ivl_0", 31 0, L_0000025811778ec0;  1 drivers
v0000025811777640_0 .net *"_ivl_10", 6 0, L_000002581177a180;  1 drivers
L_00000258118800d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025811776e20_0 .net *"_ivl_13", 1 0, L_00000258118800d0;  1 drivers
v0000025811776380_0 .net *"_ivl_2", 6 0, L_00000258117798c0;  1 drivers
L_0000025811880088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025811776420_0 .net *"_ivl_5", 1 0, L_0000025811880088;  1 drivers
v00000258117764c0_0 .net *"_ivl_8", 31 0, L_000002581177a400;  1 drivers
v00000258117773c0_0 .net "clk", 0 0, o000002581171f7d8;  alias, 0 drivers
L_0000025811778ec0 .array/port v0000025811776560, L_00000258117798c0;
L_00000258117798c0 .concat [ 5 2 0 0], v0000025811779aa0_0, L_0000025811880088;
L_000002581177a400 .array/port v0000025811776560, L_000002581177a180;
L_000002581177a180 .concat [ 5 2 0 0], v0000025811779320_0, L_00000258118800d0;
S_00000258116e0580 .scope module, "sum" "sum" 2 62, 13 1 0, S_00000258116f46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "SUMdatain";
    .port_info 3 /OUTPUT 32 "SUMout";
v0000025811776600_0 .net "SUMdatain", 31 0, v0000025811777140_0;  alias, 1 drivers
v0000025811776a60_0 .var "SUMout", 31 0;
v00000258117767e0_0 .net "clk", 0 0, o000002581171f7d8;  alias, 0 drivers
v0000025811776880_0 .var "constant_value", 31 0;
v0000025811776920_0 .net "reset", 0 0, o000002581171ff28;  alias, 0 drivers
E_00000258117172e0 .event negedge, v0000025811777d20_0, v000002581170fa70_0;
    .scope S_00000258116ebd00;
T_0 ;
    %wait E_0000025811716420;
    %load/vec4 v0000025811777f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000025811777e60_0;
    %store/vec4 v0000025811777460_0, 0, 32;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0000025811777960_0;
    %store/vec4 v0000025811777460_0, 0, 32;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000258116e22a0;
T_1 ;
    %wait E_0000025811716220;
    %load/vec4 v0000025811777d20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025811777140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025811776100_0;
    %assign/vec4 v0000025811777140_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000258116e0580;
T_2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000025811776880_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000258116e0580;
T_3 ;
    %wait E_00000258117172e0;
    %load/vec4 v0000025811776920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025811776a60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025811776600_0;
    %load/vec4 v0000025811776880_0;
    %add;
    %assign/vec4 v0000025811776a60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000258116ec610;
T_4 ;
    %vpi_call 5 9 "$readmemb", "instrucciones.txt", v0000025811777000 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000258116ec610;
T_5 ;
    %wait E_00000258117161e0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000025811777820_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %ix/vec4 4;
    %load/vec4a v0000025811777000, 4;
    %assign/vec4 v00000258117766a0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000258116e2430;
T_6 ;
    %wait E_0000025811716220;
    %load/vec4 v00000258117762e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000025811776240_0;
    %cmpi/u 0, 0, 5;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.2, 5;
    %load/vec4 v00000258117769c0_0;
    %load/vec4 v0000025811776240_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025811776560, 0, 4;
    %vpi_call 12 18 "$display", "Registro[%d] actualizado con valor %b", v0000025811776240_0, v00000258117769c0_0 {0 0 0};
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000258116ec7a0;
T_7 ;
    %wait E_0000025811716320;
    %load/vec4 v0000025811777be0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 12;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.5, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 14, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 20;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 20;
T_7.4 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000025811777be0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 5;
    %load/vec4 v0000025811777be0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 7;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 20;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000025811777be0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 1;
    %load/vec4 v0000025811777be0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 6;
    %load/vec4 v0000025811777be0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 1;
    %load/vec4 v0000025811777be0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 6, 0, 3;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 7, 0, 3;
    %flag_or 4, 8;
T_7.12;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 19;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 19;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000025811777be0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 55, 0, 7;
    %jmp/1 T_7.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 23, 0, 7;
    %flag_or 4, 8;
T_7.15;
    %jmp/0xz  T_7.13, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 20;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 12;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0000025811777be0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 1;
    %load/vec4 v0000025811777be0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 10;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 1;
    %load/vec4 v0000025811777be0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 1;
    %load/vec4 v0000025811777be0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000258117776e0_0, 4, 11;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000258117776e0_0, 0, 32;
T_7.17 ;
T_7.14 ;
T_7.9 ;
T_7.7 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000258116ebe90;
T_8 ;
    %wait E_0000025811716460;
    %load/vec4 v00000258117770a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0000025811776ec0_0;
    %store/vec4 v0000025811777500_0, 0, 32;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0000025811777aa0_0;
    %store/vec4 v0000025811777500_0, 0, 32;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000258116e3fc0;
T_9 ;
    %wait E_0000025811716620;
    %load/vec4 v0000025811776ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0000025811777780_0;
    %store/vec4 v0000025811776060_0, 0, 32;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v00000258117775a0_0;
    %store/vec4 v0000025811776060_0, 0, 32;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000258116eef20;
T_10 ;
    %wait E_00000258117161a0;
    %load/vec4 v000002581170f250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v000002581170fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v000002581170f610_0;
    %load/vec4 v000002581170fd90_0;
    %add;
    %store/vec4 v000002581170f390_0, 0, 32;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v000002581170f610_0;
    %load/vec4 v000002581170fd90_0;
    %sub;
    %store/vec4 v000002581170f390_0, 0, 32;
T_10.9 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v000002581170f610_0;
    %load/vec4 v000002581170fd90_0;
    %xor;
    %store/vec4 v000002581170f390_0, 0, 32;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v000002581170f610_0;
    %load/vec4 v000002581170fd90_0;
    %or;
    %store/vec4 v000002581170f390_0, 0, 32;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v000002581170f610_0;
    %load/vec4 v000002581170fd90_0;
    %and;
    %store/vec4 v000002581170f390_0, 0, 32;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v000002581170f610_0;
    %ix/getv 4, v000002581170fd90_0;
    %shiftr 4;
    %store/vec4 v000002581170f390_0, 0, 32;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v000002581170f610_0;
    %ix/getv 4, v000002581170fd90_0;
    %shiftl 4;
    %store/vec4 v000002581170f390_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v000002581170f610_0;
    %load/vec4 v000002581170fd90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002581170f390_0, 0, 32;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000258116ef0b0;
T_11 ;
    %wait E_0000025811716260;
    %load/vec4 v000002581170f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002581170f2f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v000002581170f750_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000002581170f6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581170f930, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002581170f2f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v000002581170f750_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000002581170f6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581170f930, 0, 4;
    %load/vec4 v000002581170f750_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002581170f6b0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581170f930, 0, 4;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000002581170f2f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v000002581170f750_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000002581170f6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581170f930, 0, 4;
    %load/vec4 v000002581170f750_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002581170f6b0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581170f930, 0, 4;
    %load/vec4 v000002581170f750_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002581170f6b0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581170f930, 0, 4;
    %load/vec4 v000002581170f750_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000002581170f6b0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581170f930, 0, 4;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000258116ef0b0;
T_12 ;
    %wait E_0000025811716220;
    %load/vec4 v000002581170f2f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %ix/getv 4, v000002581170f6b0_0;
    %load/vec4a v000002581170f930, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v000002581170f6b0_0;
    %load/vec4a v000002581170f930, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002581170f7f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002581170f2f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v000002581170f6b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002581170f930, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000002581170f6b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002581170f930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002581170f6b0_0;
    %load/vec4a v000002581170f930, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002581170f7f0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000002581170f2f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v000002581170f6b0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002581170f930, 4;
    %load/vec4 v000002581170f6b0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002581170f930, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002581170f6b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002581170f930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002581170f6b0_0;
    %load/vec4a v000002581170f930, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002581170f7f0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000002581170f2f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v000002581170f6b0_0;
    %load/vec4a v000002581170f930, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002581170f7f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v000002581170f2f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002581170f6b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002581170f930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002581170f6b0_0;
    %load/vec4a v000002581170f930, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002581170f7f0_0, 0;
T_12.8 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000258116e4150;
T_13 ;
    %wait E_0000025811717620;
    %load/vec4 v0000025811777c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v0000025811777b40_0;
    %store/vec4 v0000025811777280_0, 0, 32;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v00000258117778c0_0;
    %store/vec4 v0000025811777280_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000025811776f60_0;
    %store/vec4 v0000025811777280_0, 0, 32;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000258116f46e0;
T_14 ;
    %wait E_0000025811716320;
    %load/vec4 v00000258117789c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000025811779aa0_0, 0, 5;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000025811779320_0, 0, 5;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002581177a220_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025811778c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025811776c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258117790a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025811776ba0_0, 0, 3;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000025811779aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000025811779320_0, 0, 5;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002581177a220_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025811778c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025811776c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258117790a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025811776ba0_0, 0, 3;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000025811779aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000025811779320_0, 0, 5;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002581177a220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025811778c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025811776c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258117790a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025811776ba0_0, 0, 3;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000025811779aa0_0, 0, 5;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000025811779320_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002581177a220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025811778c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025811776c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258117790a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025811776ba0_0, 0, 3;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000025811779aa0_0, 0, 5;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000025811779320_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002581177a220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025811778c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025811776c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258117790a0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000025811776ba0_0, 0, 3;
    %jmp T_14.7;
T_14.5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000025811779aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000025811779320_0, 0, 5;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002581177a220_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025811778c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025811776c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258117790a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025811776ba0_0, 0, 3;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000025811779aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000025811779320_0, 0, 5;
    %load/vec4 v0000025811779640_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002581177a220_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025811778c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025811776c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258117790a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025811776ba0_0, 0, 3;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "cu.v";
    "./alu.v";
    "./dm.v";
    "./instructionmemory.v";
    "./imm.v";
    "./mux_alu_sum.v";
    "./mux_reg1_pc.v";
    "./mux_reg2_imm.v";
    "./mux_dm_alu_sum.v";
    "./pc.v";
    "./register_file.v";
    "./sum.v";
