/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  reg [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [4:0] celloutsig_0_28z;
  wire [24:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[52] | in_data[41]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | celloutsig_1_3z);
  assign celloutsig_1_18z = ~(celloutsig_1_0z | celloutsig_1_7z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z | celloutsig_0_8z);
  assign celloutsig_0_14z = ~(celloutsig_0_6z[2] | celloutsig_0_2z);
  assign celloutsig_0_15z = ~(celloutsig_0_7z | in_data[50]);
  assign celloutsig_0_22z = ~(celloutsig_0_5z[8] | celloutsig_0_6z[2]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[1] | celloutsig_0_0z);
  assign celloutsig_0_25z = ~(celloutsig_0_2z | celloutsig_0_11z);
  assign celloutsig_0_27z = ~(celloutsig_0_10z | celloutsig_0_1z[2]);
  assign celloutsig_1_0z = ~(in_data[121] | in_data[191]);
  assign celloutsig_1_1z = ~(in_data[164] | in_data[171]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_0_3z = { celloutsig_0_1z[3:2], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z } / { 1'h1, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_15z } / { 1'h1, celloutsig_1_4z[8:3], celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:1], celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_5z[8:3], celloutsig_1_13z, celloutsig_1_2z } / { 1'h1, celloutsig_1_17z[3:1], celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[92:88], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } / { 1'h1, in_data[91:81], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_4z[5:2] / { 1'h1, celloutsig_0_3z[2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_5z[10:6], celloutsig_0_3z } / { 1'h1, celloutsig_0_5z[15:9], celloutsig_0_8z };
  assign celloutsig_0_12z = { celloutsig_0_5z[8:7], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, celloutsig_0_9z[4:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[8:6], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[94:92], in_data[0] };
  assign celloutsig_0_16z = { celloutsig_0_12z[9:5], celloutsig_0_1z } / { 1'h1, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z } / { 1'h1, in_data[13:6] };
  assign celloutsig_0_29z = { celloutsig_0_5z[13:5], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_27z } / { 1'h1, celloutsig_0_21z[7:5], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_4z = { in_data[119:101], celloutsig_1_2z } / { 1'h1, in_data[118:104], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_5z = { celloutsig_1_4z[16:14], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } / { 1'h1, celloutsig_1_4z[10:4], celloutsig_1_3z };
  assign celloutsig_1_7z = ^ { in_data[187:149], celloutsig_1_3z };
  assign celloutsig_1_8z = ^ celloutsig_1_4z[15:5];
  assign celloutsig_1_10z = ^ in_data[134:132];
  assign celloutsig_1_13z = ^ { celloutsig_1_4z[10:8], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_14z = ^ celloutsig_1_5z[7:0];
  assign celloutsig_1_15z = ^ { celloutsig_1_11z[0], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_7z = ^ { celloutsig_0_5z[15:5], celloutsig_0_2z };
  assign celloutsig_0_8z = ^ { in_data[40:33], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_11z = ^ in_data[11:3];
  assign celloutsig_0_13z = ^ celloutsig_0_12z[13:9];
  assign celloutsig_0_18z = ^ { celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_26z = ^ { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_1_3z = ^ { in_data[187:183], celloutsig_1_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_17z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_17z = in_data[32:26];
  always_latch
    if (clkin_data[0]) celloutsig_0_28z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_28z = { celloutsig_0_17z[6:3], celloutsig_0_14z };
  assign { out_data[128], out_data[103:96], out_data[36:32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
