radeon_get_scratch	,	F_10
"programming pcie %08X %08lX %08X\n"	,	L_30
gart_size	,	V_220
RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH	,	V_273
buflist	,	V_433
R300_RB3D_DSTCACHE_CTLSTAT	,	V_188
"AIC_CNTL = 0x%08x\n"	,	L_5
"radeon_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_25
COMMIT_RING	,	F_58
RADEON_SCRATCH_ADDR	,	V_233
upper_32_bits	,	F_27
RADEON_READ_PCIE	,	F_31
RADEON_AGP_BASE_2	,	V_74
RADEON_IS_IGPGART	,	V_295
RS600_ENABLE_PAGE_TABLES	,	V_286
buf_priv	,	V_428
dev	,	V_83
RADEON_LAST_FRAME_REG	,	V_236
back_pitch_offset	,	V_383
agp_base_hi	,	V_56
RS690_MC_DATA	,	V_27
RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR	,	V_280
radeon_setup_pcigart_surface	,	F_80
ring_offset	,	V_373
ring_rptr	,	V_6
RS690_WRITE_MCIND	,	F_23
granted_count	,	V_444
radeon_do_engine_reset	,	F_65
r600_do_init_cp	,	F_100
size	,	V_166
stop	,	V_417
"Called with no initialization\n"	,	L_59
writeback_works	,	V_8
RADEON_BFACE_SOLID	,	V_363
radeon_driver_firstopen	,	F_142
RADEON_SCRATCH_REG_OFFSET	,	V_234
rs600_set_igpgart	,	F_72
fb_bpp	,	V_336
"Cannot use PCI Express without GART in FB memory\n"	,	L_54
radeon_do_wait_for_idle	,	F_39
last_clear	,	V_244
last_buf	,	V_410
RADEON_SOFT_RESET_E2	,	V_207
gart_table_location	,	V_405
RADEON_SURFACE_CNTL	,	V_409
radeon_cp_dispatch_flip	,	F_140
DRM_READ32	,	F_2
radeon_enable_bm	,	F_28
RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR	,	V_281
CHIP_R350	,	V_124
RADEON_READ	,	F_5
"Restoring AGP flag\n"	,	L_33
RADEON_MM_DATA	,	V_20
"programming igp gart %08X %08lX %08X\n"	,	L_29
"GART aligned down from 0x%08x to 0x%08x\n"	,	L_48
R700_MC_VM_AGP_BASE	,	V_59
CHIP_RV280	,	V_101
EBUSY	,	V_107
RADEON_PCIE_DATA	,	V_88
fetch_size	,	V_391
DRM_WRITE32	,	F_7
R600_MC_VM_FB_LOCATION	,	V_37
RADEON_SOFT_RESET_CP	,	V_202
d	,	V_443
"Loading R200 Microcode\n"	,	L_18
RADEON_STENCIL_ZFAIL_REPLACE	,	V_359
tail	,	V_187
R500_WRITE_MCIND	,	F_22
i	,	V_97
RADEON_CSQ_PRIDIS_INDDIS	,	V_190
RADEON_PCIE_TX_GART_START_LO	,	V_292
n	,	V_438
request_count	,	V_445
"SAREA setup failed\n"	,	L_74
pci_resource_len	,	F_133
RS690_BLOCK_GFX_D3_EN	,	V_254
t	,	V_430
R300_DC_AUTOFLUSH_ENABLE	,	V_137
radeon_set_igpgart	,	F_70
rb3d_cntl	,	V_351
"Starting radeon_do_resume_cp()\n"	,	L_60
do_boxes	,	V_333
platform_device	,	V_139
RADEON_PURGE_EMITED	,	V_184
RADEON_PURGE_ZCACHE	,	F_55
RADEON_IS_PCI	,	V_322
radeon_do_init_cp	,	F_81
"Loading RS600 Microcode\n"	,	L_22
refcount	,	V_311
radeon_do_cleanup_cp	,	F_82
"dev_priv-&gt;gart_size %d\n"	,	L_50
r6xx_agp_base	,	V_58
RS480_VA_SIZE_32MB	,	V_257
drm_radeon_init_t	,	T_6
RS600_MC_PT0_CLIENT0_CNTL	,	V_270
_DRM_REGISTERS	,	V_455
ret	,	V_17
RADEON_STENCIL_ZPASS_REPLACE	,	V_358
RADEON_ISYNC_CPSCRATCH_IDLEGUI	,	V_181
RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR	,	V_282
front_pitch	,	V_341
CHIP_R580	,	V_161
RADEON_FFACE_SOLID	,	V_364
RADEON_PCIGART_TABLE_SIZE	,	V_465
RADEON_PLANE_MASK_ENABLE	,	V_352
R600_CP_RB_RPTR	,	V_11
"radeon_cp: Failed to register firmware\n"	,	L_16
platform_device_unregister	,	F_47
DRM_MEMORYBARRIER	,	F_146
slots	,	V_109
DRM_ERROR	,	F_36
"dev_priv-&gt;gart_buffers_offset 0x%lx\n"	,	L_52
RADEON_CP_RB_WPTR	,	V_91
CHIP_R100	,	V_144
cp_running	,	V_175
RADEON_AIC_PT_BASE	,	V_94
"%s:\n"	,	L_1
virtual	,	V_224
R520_MC_AGP_LOCATION	,	V_53
drm_core_ioremapfree	,	F_93
_DRM_WRITE_COMBINING	,	V_467
agp_buffer_map	,	V_379
drm_radeon_cp_stop_t	,	T_7
RADEON_CP_RB_BASE	,	V_225
RADEON_CLOCK_CNTL_DATA	,	V_86
"PCI GART memory not allocated!\n"	,	L_34
BEGIN_RING	,	F_53
R300_RB2D_DSTCACHE_MODE	,	V_136
RADEON_IS_AGP	,	V_5
RS480_GART_EN	,	V_256
RADEON_PCIE_TX_GART_BASE	,	V_291
le32_to_cpu	,	F_3
"AIC_STAT = 0x%08x\n"	,	L_6
end	,	V_388
se_cntl	,	V_361
RV530_GB_PIPE_SELECT2	,	V_117
RS600_BUS_MASTER_DIS	,	V_78
"radeon_do_cp_idle %d\n"	,	L_64
DMA_BIT_MASK	,	F_87
pci_is_pcie	,	F_130
RADEON_CSQ_PRIBM_INDDIS	,	V_334
buffers_offset	,	V_375
schedule	,	F_110
dev_private	,	V_84
RADEON_CP_RB_RPTR_ADDR	,	V_227
drm_pci_device_is_agp	,	F_129
R300_PIPE_COUNT_RV350	,	V_130
"radeon_cp"	,	L_15
"Loading R300 Microcode\n"	,	L_19
radeon_do_cp_reset	,	F_62
gb_tile_config	,	V_113
"writeback forced off\n"	,	L_28
dma	,	V_427
CHIP_R200	,	V_73
DRM_DEBUG	,	F_38
RADEON_ROUND_MODE_TRUNC	,	V_371
drm_dma	,	V_442
age	,	V_435
ENOMEM	,	V_307
sarea	,	V_377
drm_ati_pcigart_cleanup	,	F_91
fw_name	,	V_140
CP_PACKET2	,	F_145
FIRMWARE_R200	,	V_152
pfp_fw	,	V_424
radeon_cp_init_microcode	,	F_43
R300_CP_RESYNC_ADDR	,	V_176
GET_SCRATCH	,	F_121
R520_MC_IND_DATA	,	V_22
"could not find GART texture region!\n"	,	L_41
agp	,	V_218
RADEON_IS_PCIE	,	V_296
drm_addmap	,	F_131
R300_DST_PIPE_CONFIG	,	V_134
"Can't use AGP base @0x%08lx, won't fit\n"	,	L_47
CP_PACKET0	,	F_61
RADEON_BUS_CNTL	,	V_77
dev_priv	,	V_1
RADEON_READ_MM	,	F_13
RS600_MC_IND_CITF_ARB0	,	V_30
RADEON_SURFACE0_UPPER_BOUND	,	V_318
RADEON_AIC_CNTL	,	V_92
tmp	,	V_76
RADEON_SCRATCH_UMSK	,	V_235
drm_core_ioremap_wc	,	F_85
radeon_cp_start	,	F_102
RS690_MC_INDEX_MASK	,	V_26
drm_radeon_master_private	,	V_211
RADEON_PCIE_TX_DISCARD_RD_ADDR_LO	,	V_290
RADEON_COLOR_FORMAT_RGB565	,	V_338
RS480_REQ_TYPE_SNOOP_DIS	,	V_266
init	,	V_319
RADEON_INIT_R200_CP	,	V_327
mapping	,	V_400
RADEON_MM_INDEX	,	V_19
RADEON_WRITE_PLL	,	F_42
RADEON_PCIE_TX_GART_EN	,	V_294
lower	,	V_313
index	,	V_13
"Cannot initialise DRM on this card\nThis card requires a new X.org DDX for 3D\n"	,	L_31
handle	,	V_7
RADEON_WRITE8	,	F_30
pcigart_offset_set	,	V_397
drm_radeon_private_t	,	T_2
RADEON_MAX_USEC_TIMEOUT	,	V_323
depth_pitch_offset	,	V_384
RADEON_FORCEON_MCLKB	,	V_196
"dev-&gt;agp_buffer_map-&gt;handle %p\n"	,	L_45
RS600_MC_AGP_LOCATION	,	V_52
CHIP_RS740	,	V_33
RADEON_FORCEON_MCLKA	,	V_195
drm_device_dma	,	V_426
DRM_INFO	,	F_41
drm_rmmap	,	F_143
RS690_MC_AGP_BASE_2	,	V_64
bus_addr	,	V_251
tail_aligned	,	V_468
depth_bpp	,	V_344
"dev_priv-&gt;gart_vm_start 0x%x\n"	,	L_51
FIRMWARE_R100	,	V_149
ring_start	,	V_213
r600_do_resume_cp	,	F_117
CHIP_RS600	,	V_34
R700_MC_VM_FB_LOCATION	,	V_36
RADEON_CLOCK_CNTL_INDEX	,	V_85
ring_size	,	V_389
RADEON_ISYNC_WAIT_IDLEGUI	,	V_180
RADEON_RBBM_FIFOCNT_MASK	,	V_110
radeon_write_agp_location	,	F_25
RADEON_BUS_MASTER_DIS	,	V_81
RADEON_INIT_R600_CP	,	V_415
RING_LOCALS	,	V_172
RS690_MC_FB_LOCATION	,	V_40
RADEON_STENCIL_S_FAIL_REPLACE	,	V_357
IGP_READ_MCIND	,	F_19
RADEON_FIFO_DEBUG	,	V_106
R600_CP_RB_WPTR	,	V_471
RADEON_BOX_WAIT_IDLE	,	V_100
RS600_MC_CNTL1	,	V_285
radeon_cp_init	,	F_97
"Process %d trying to send %d buffers via drmDMA\n"	,	L_68
map	,	V_464
radeon_get_ring_head	,	F_4
RS600_MC_FB_LOCATION	,	V_41
err	,	V_141
RS600_EFFECTIVE_L2_CACHE_SIZE	,	F_73
RS600_ENABLE_TRANSLATION_MODE_OVERRIDE	,	V_271
EFAULT	,	V_448
radeon_read_ring_rptr	,	F_1
off	,	V_2
track_flush	,	V_182
R700_MC_VM_AGP_BOT	,	V_46
DRM_COPY_TO_USER	,	F_125
"wait idle failed status : 0x%08X 0x%08X\n"	,	L_12
sareapage	,	V_459
R600_SCRATCHOFF	,	F_11
drm_buf	,	V_425
RADEON_COLOR_FORMAT_ARGB8888	,	V_339
r600_do_cleanup_cp	,	F_101
radeon_mem_takedown	,	F_112
RS690_MC_AGP_LOCATION	,	V_51
RADEON_DEPTH_FORMAT_24BIT_INT_Z	,	V_347
radeon_cp_resume	,	F_116
"could not find ioremap agp regions!\n"	,	L_42
RADEON_MCLK_CNTL	,	V_194
"writeback test succeeded in %d usecs\n"	,	L_26
DRM_ATI_GART_PCI	,	V_404
RADEON_SURFACE0_INFO	,	V_316
RADEON_HAS_HIERZ	,	V_454
GET_RING_HEAD	,	F_123
RS480_NB_MC_INDEX	,	V_23
R700_MC_VM_AGP_TOP	,	V_47
"Loading R100 Microcode\n"	,	L_17
pdev	,	V_121
pcigart_offset	,	V_399
RS480_AGP_ADDRESS_SPACE_SIZE	,	V_255
R300_PIPE_COUNT_R300	,	V_127
"CP_RB_RTPR = 0x%08x\n"	,	L_3
R300_PIPE_COUNT_R420	,	V_129
u32	,	T_1
"rdnrel"	,	L_65
"failed!\n"	,	L_10
RS480_1LEVEL_GART	,	V_262
RS600_MC_PT0_CONTEXT0_CNTL	,	V_275
agp_base	,	V_55
agp_base_lo	,	V_57
radeon_write_agp_base	,	F_26
R300_PIPE_COUNT_R420_3P	,	V_128
have_z_offset	,	V_412
SET_RING_HEAD	,	F_63
RS600_EFFECTIVE_L2_QUEUE_SIZE	,	F_74
ring_rptr_offset	,	V_374
FIRMWARE_RS600	,	V_159
RS600_MC_DATA	,	V_31
RADEON_RBBM_STATUS	,	V_90
entries	,	V_108
RADEON_READ_PLL	,	F_29
R300_PIPE_AUTO_CONFIG	,	V_135
RS600_ENABLE_FRAGMENT_PROCESSING	,	V_274
radeon_set_ring_head	,	F_9
CHIP_RS300	,	V_151
RADEON_DIFFUSE_SHADE_FLAT	,	V_366
RADEON_FORCEON_MC	,	V_199
vblank_crtc	,	V_324
radeon_engine_reset	,	F_118
RADEON_SCRATCHOFF	,	F_12
RS480_TLB_ENABLE	,	V_260
RS480_GART_BASE	,	V_263
fb_size	,	V_381
CHIP_RS400	,	V_69
RS600_INVALIDATE_L2_CACHE	,	V_288
RS600_INVALIDATE_ALL_L1_TLBS	,	V_287
gart_textures_offset	,	V_376
"dev_priv-&gt;ring_rptr-&gt;handle %p\n"	,	L_44
head	,	V_440
total	,	V_450
radeon_do_release	,	F_108
rb3d_zstencilcntl	,	V_354
radeon_init_pipes	,	F_40
last_frame	,	V_242
PCIGART_FILE_PRIV	,	V_306
RS480_NB_MC_DATA	,	V_24
radeon_write_ring_rptr	,	F_6
request_firmware	,	F_46
radeon_driver_load	,	F_127
on	,	V_248
_DRM_CONTAINS_LOCK	,	V_461
radeon_do_cp_flush	,	F_51
front_offset	,	V_340
send_count	,	V_451
RADEON_ISYNC_ANY2D_IDLE3D	,	V_178
master	,	V_239
is_pci	,	V_321
RADEON_SOFT_RESET_HI	,	V_203
R300_RB3D_DC_FINISH	,	V_189
u64	,	T_3
RADEON_AGP_BASE	,	V_71
drm_file	,	V_209
high_mark	,	V_393
IS_ERR	,	F_45
tail_mask	,	V_392
RS600_READ_MCIND	,	F_18
RADEON_MAX_SURFACES	,	V_304
DRM_CURRENTPID	,	V_452
drm_master	,	V_458
ring	,	V_186
RV515_MC_AGP_BASE	,	V_61
upper	,	V_314
drm_core_findmap	,	F_84
RS600_EFFECTIVE_L1_QUEUE_SIZE	,	F_76
R400_GB_PIPE_SELECT	,	V_119
"writeback test failed\n"	,	L_27
RADEON_FLAT_SHADE_VTX_LAST	,	V_365
RADEON_AIC_TLB_DATA	,	V_96
RADEON_INIT_R300_CP	,	V_330
gart_heap	,	V_422
"done_age = %d\n"	,	L_67
last_head	,	V_439
RADEON_RBBM_ACTIVE	,	V_112
stats	,	V_98
R300_GB_TILE_CONFIG	,	V_133
front_pitch_offset	,	V_382
RADEON_BUF_SWAP_32BIT	,	V_229
file_priv	,	V_210
drm_radeon_ring_buffer_t	,	T_9
boxes	,	V_99
radeon_freelist_reset	,	F_66
fb_location	,	V_216
radeon_test_writeback	,	F_69
RS600_ENABLE_PAGE_TABLE	,	V_276
depth_fmt	,	V_345
"TLB_ADDR = 0x%08x\n"	,	L_8
fb_aper_offset	,	V_401
CHIP_RS100	,	V_147
GFP_KERNEL	,	V_453
device	,	V_122
"TLB_DATA = 0x%08x\n"	,	L_9
RADEON_SCRATCH_REG1	,	V_245
RADEON_AIC_TLB_ADDR	,	V_95
DRM_ATI_GART_IGP	,	V_407
RADEON_SCRATCH_REG0	,	V_15
RS600_WRITE_MCIND	,	F_24
depth_clear	,	V_350
drm_getsarea	,	F_83
RADEON_RB_NO_UPDATE	,	V_247
__be32	,	T_5
RADEON_PCIGART_TRANSLATE_EN	,	V_297
virt_surfaces	,	V_305
R300_SU_REG_DEST	,	V_132
radeon_set_pciegart	,	F_77
RADEON_CP_RB_RPTR	,	V_12
sg	,	V_223
radeon_cp_stop	,	F_104
RADEON_LAST_DISPATCH_REG	,	V_237
"Forcing AGP card to PCI mode\n"	,	L_32
"PCIE"	,	L_72
z_pipe_sel	,	V_116
radeon_surface	,	V_308
R300_TILE_SIZE_16	,	V_126
sp	,	V_309
CHIP_RS690	,	V_32
be32_to_cpup	,	F_50
"failed to cleanup PCI GART!\n"	,	L_58
"AGP"	,	L_71
uint32_t	,	T_4
PZERO	,	V_420
drm_local_map_t	,	T_10
DRM_UDELAY	,	F_35
fw_data	,	V_167
RADEON_FORCEON_YCLKB	,	V_198
RS480_READ_MCIND	,	F_16
buf	,	V_429
max_t	,	F_137
RS690_READ_MCIND	,	F_17
R520_MC_FB_LOCATION	,	V_42
RADEON_FORCEON_YCLKA	,	V_197
"Setting phys_pci_gart to %p %08lX\n"	,	L_53
CHIP_RS200	,	V_148
RADEON_NEW_MEMMAP	,	V_320
clock_cntl_index	,	V_191
RADEON_RB3D_DC_FLUSH_ALL	,	V_103
gb_pipe_sel	,	V_114
DRM_RADEON_VBLANK_CRTC1	,	V_325
radeon_do_cp_idle	,	F_52
RADEON_CP_CSQ_CNTL	,	V_173
RADEON_SOFT_RESET_SE	,	V_204
RS480_GART_FEATURE_ID	,	V_258
FIRMWARE_R520	,	V_164
radeon_write_fb_location	,	F_21
"Setting GART location based on new memory map\n"	,	L_46
RADEON_ALPHA_SHADE_FLAT	,	V_367
drm_ati_pcigart_info	,	V_301
pfCurrentPage	,	V_463
depth_pitch	,	V_349
FIRMWARE_RS690	,	V_158
_DRM_FRAME_BUFFER	,	V_466
_DRM_SHM	,	V_460
RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR	,	V_283
"dev_priv-&gt;cp_ring-&gt;handle %p\n"	,	L_43
tsleep	,	F_111
r300_init_reg_flags	,	F_99
fb_loc	,	V_44
"could not find cp ring region!\n"	,	L_38
R500_DYN_SCLK_PWMEM_PIPE	,	V_131
radeon_cp_get_buffers	,	F_124
drm_rmmap_locked	,	F_141
"Setting GART location based on old memory map\n"	,	L_49
RADEON_SOFT_RESET_RB	,	V_208
RS480_REQ_TYPE_SNOOP_SHIFT	,	V_265
RADEON_PCIE_TX_GART_END_LO	,	V_293
radeon_commit_ring	,	F_144
master_priv	,	V_212
RADEON_MC_FB_LOCATION	,	V_43
RADEON_SOFT_RESET_RE	,	V_205
RADEON_RB3D_DSTCACHE_CTLSTAT	,	V_102
RADEON_INIT_CP	,	V_414
R520_MC_AGP_BASE	,	V_67
RADEON_ISYNC_ANY3D_IDLE2D	,	V_179
rbbm_soft_reset	,	V_193
RADEON_SURFACE0_LOWER_BOUND	,	V_317
vp	,	V_303
CHIP_RV410	,	V_156
RADEON_FOG_SHADE_FLAT	,	V_369
CHIP_RV530	,	V_115
idx	,	V_447
CHIP_RV770	,	V_35
RS600_MC_INDEX	,	V_28
RADEON_FORCEON_AIC	,	V_200
radeon_status	,	F_32
"could not find dma buffer region!\n"	,	L_40
FIRMWARE_R420	,	V_157
"called before init done\n"	,	L_66
CHIP_RV515	,	V_38
FIRMWARE_R300	,	V_154
drm_radeon_buf_priv_t	,	T_8
pending	,	V_434
printk	,	F_33
RS480_GART_INDEX_REG_EN	,	V_253
RS600_AGP_BASE_2	,	V_66
r600_do_cp_start	,	F_103
RADEON_WRITE	,	F_15
flush	,	V_418
mclk_cntl	,	V_192
driver_priv	,	V_240
surfaces	,	V_310
kzalloc	,	F_128
cpu_to_le32	,	F_8
"while CP running\n"	,	L_62
RS600_SYSTEM_ACCESS_MODE_IN_SYS	,	V_272
DRM_ATI_GART_FB	,	V_406
start	,	V_387
drm_ati_pcigart_init	,	F_89
release_firmware	,	F_48
radeon_cp_reset	,	F_113
RS480_MC_MISC_CNTL	,	V_252
table_mask	,	V_396
request_sizes	,	V_449
RADEON_FAMILY_MASK	,	V_9
RADEON_SPECULAR_SHADE_FLAT	,	V_368
RV515_MC_FB_LOCATION	,	V_39
__BIG_ENDIAN	,	F_68
sarea_priv	,	V_241
RADEON_SOFT_RESET_PP	,	V_206
RADEON_AIC_HI_ADDR	,	V_299
func	,	V_326
mmio	,	V_18
me_fw	,	V_165
radeon_do_cp_stop	,	F_64
"radeon_cp: Failed to load firmware \"%s\"\n"	,	L_24
R600_MC_VM_AGP_BASE	,	V_60
"%s card detected\n"	,	L_70
size_l2qw	,	V_232
CHIP_RS480	,	V_70
radeon_freelist_get	,	F_120
base	,	V_219
DRM_ATI_GART_PCIE	,	V_403
num_gb_pipes	,	V_120
IGP_WRITE_MCIND	,	F_71
RADEON_PURGE_CACHE	,	F_54
RADEON_CP_RB_WPTR_DELAY	,	V_226
RADEON_DEPTH_FORMAT_16BIT_INT_Z	,	V_346
radeon_do_resume_cp	,	F_95
R520_MC_AGP_BASE_2	,	V_68
OUT_RING	,	F_60
RS600_EFFECTIVE_L1_CACHE_SIZE	,	F_75
radeon_set_pcigart	,	F_79
"Loading RS690/RS740 Microcode\n"	,	L_21
freelist_loops	,	V_437
r600_page_table_init	,	F_88
ADVANCE_RING	,	F_57
RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR	,	V_278
drm_device	,	V_82
platform_device_register_simple	,	F_44
RADEON_CONFIG_APER_SIZE	,	V_385
gart_vm_start	,	V_215
"CP_RB_WTPR = 0x%08x\n"	,	L_4
CHIP_RV100	,	V_145
radeon_cp_load_microcode	,	F_49
agp_buffer_token	,	V_378
val	,	V_3
RS600_MC_ADDR_MASK	,	V_29
RS480_AGP_BASE_2	,	V_72
R300_DC_DC_DISABLE_IGNORE_PE	,	V_138
radeon_master_destroy	,	F_139
request_indices	,	V_446
CHIP_RV570	,	V_163
RS480_HANG_EN	,	V_259
UCODE_R300	,	V_331
r600_do_cp_reset	,	F_114
gart_textures	,	V_380
"failed to setup GART surface!\n"	,	L_56
__func__	,	V_89
RADEON_LAST_CLEAR_REG	,	V_238
CHIP_R420	,	V_80
back_pitch	,	V_343
r600_do_cp_stop	,	F_106
CHIP_R300	,	V_123
"BAD cp_mode (%x)!\n"	,	L_36
RADEON_FLUSH_EMITED	,	V_183
CHIP_R423	,	V_155
irq_enabled	,	V_411
"Num pipes: %d\n"	,	L_13
RADEON_AIC_STAT	,	V_93
usec_timeout	,	V_104
num_p2	,	V_470
kfree	,	F_138
cur_read_ptr	,	V_185
RS480_GART_CACHE_INVALIDATE	,	V_268
RADEON_ROUND_PREC_8TH_PIX	,	V_372
RADEON_CSQ_PRIBM_INDBM	,	V_335
drm_sarea	,	V_462
flags	,	V_4
resource_size_t	,	V_398
"PCI"	,	L_73
"TIMEOUT problem!\n"	,	L_35
cp_ring	,	V_221
RS600_MC_PT0_CNTL	,	V_269
radeon_do_wait_for_fifo	,	F_37
fetch_size_l2ow	,	V_230
offsetof	,	F_94
CHIP_RV200	,	V_146
CHIP_RV560	,	V_162
R520_MC_IND_INDEX	,	V_21
R600_MC_VM_AGP_TOP	,	V_49
RS480_AGP_MODE_CNTL	,	V_264
RADEON_ZBLOCK16	,	V_353
RADEON_PCIE_INDEX	,	V_87
R500_READ_MCIND	,	F_14
depth_offset	,	V_348
radeon_do_pixcache_flush	,	F_34
"could not find sarea!\n"	,	L_37
EINVAL	,	V_143
radeon_cp_buffers	,	F_126
r600_do_cp_idle	,	F_105
UCODE_R200	,	V_329
__linux__	,	F_109
RADEON_FFACE_CULL_CW	,	V_362
back_offset	,	V_342
RADEON_WAIT_UNTIL_IDLE	,	F_56
RADEON_RBBM_SOFT_RESET	,	V_201
CHIP_R520	,	V_160
"\n"	,	L_14
_DRM_READ_ONLY	,	V_456
num_z_pipes	,	V_118
LOCK_TEST_WITH_RETURN	,	F_98
RADEON_GEN_INT_CNTL	,	V_421
"wait for fifo failed status : 0x%08X 0x%08X\n"	,	L_11
table_size	,	V_315
"could not find ring read pointer!\n"	,	L_39
RADEON_RB3D_DC_BUSY	,	V_105
radeon_driver_unload	,	F_135
data	,	V_168
"Loading R400 Microcode\n"	,	L_20
R300_ENABLE_TILING	,	V_125
new_memmap	,	V_214
RS480_GTW_LAC_EN	,	V_261
space	,	V_441
RADEON_WRITE_PCIE	,	F_78
radeon_virt_surface	,	V_302
radeon_read_fb_location	,	F_20
CHIP_RV380	,	V_153
"AIC_PT_BASE = 0x%08x\n"	,	L_7
requested_bufs	,	V_436
R600_MC_VM_AGP_BOT	,	V_48
radeon_fullscreen	,	F_119
rptr_update_l2qw	,	V_231
RS690_MC_AGP_BASE	,	V_63
RADEON_AIC_LO_ADDR	,	V_298
rptr_update	,	V_390
radeon_cp_idle	,	F_115
radeon_do_cp_start	,	F_59
cp_mode	,	V_174
RADEON_ISYNC_CNTL	,	V_177
radeon_wait_ring	,	F_122
_DRM_DRIVER	,	V_457
RADEON_CP_RB_CNTL	,	V_228
offset	,	V_222
RS480_GART_CACHE_CNTRL	,	V_267
color_fmt	,	V_337
radeon_master_create	,	F_136
drm_vblank_init	,	F_134
R300_VAP_CNTL_STATUS	,	V_111
CHIP_RV250	,	V_150
pci_resource_start	,	F_132
UCODE_R100	,	V_332
__OS_HAS_AGP	,	V_217
gart_reg_if	,	V_402
RADEON_PCIE_TX_GART_CNTL	,	V_289
r600_page_table_cleanup	,	F_90
RADEON_AGP_COMMAND	,	V_300
RADEON_VTX_PIX_CENTER_OGL	,	V_370
radeon_cp_init_ring_buffer	,	F_67
RADEON_RING_ALIGN	,	V_469
"Loading R500 Microcode\n"	,	L_23
"radeon_do_resume_cp() complete\n"	,	L_61
"Failed to load firmware!\n"	,	L_57
RADEON_STENCIL_TEST_ALWAYS	,	V_356
gart_buffers_offset	,	V_386
gart_info	,	V_250
RV515_MC_AGP_LOCATION	,	V_50
surface_index	,	V_312
"RBBM_STATUS = 0x%08x\n"	,	L_2
drm_order	,	F_86
buf_count	,	V_431
RADEON_CP_ME_RAM_ADDR	,	V_169
addr	,	V_16
agp_loc	,	V_45
sctrl	,	V_395
RS600_AGP_BASE	,	V_65
RADEON_RING_HIGH_MARK	,	V_394
RADEON_CP_ME_RAM_DATAL	,	V_171
RS600_ENABLE_PT	,	V_284
RADEON_Z_TEST_ALWAYS	,	V_355
temp	,	V_249
RADEON_Z_WRITE_ENABLE	,	V_360
RADEON_CP_ME_RAM_DATAH	,	V_170
idle	,	V_419
RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR	,	V_279
drm_irq_uninstall	,	F_92
RS690_MC_INDEX	,	V_25
microcode_version	,	V_328
RV515_MC_AGP_BASE_2	,	V_62
fb_heap	,	V_423
CHIP_RV350	,	V_79
drm_radeon_private	,	V_75
RADEON_SW_INT_ENABLE	,	V_413
r600_do_engine_reset	,	F_107
RS600_PAGE_TABLE_TYPE_FLAT	,	V_277
DRM_ATI_GART_MAIN	,	V_408
RADEON_CLEANUP_CP	,	V_416
KERN_ERR	,	V_142
radeon_no_wb	,	V_246
done_age	,	V_432
last_dispatch	,	V_243
"failed to init PCI GART!\n"	,	L_55
radeon_irq_set_state	,	F_96
"called with bogus CP mode (%d)\n"	,	L_63
CHIP_R600	,	V_10
RADEON_MC_AGP_LOCATION	,	V_54
R600_SCRATCH_REG0	,	V_14
"Process %d trying to get %d buffers (of %d max)\n"	,	L_69
