Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fb667cc4fb9444f2952803d03d56779b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA236_sim_behav xil_defaultlib.SHA236_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port i [C:/Users/User01/EE532/EE532.srcs/sources_1/new/sigma0_.sv:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port i [C:/Users/User01/EE532/EE532.srcs/sources_1/new/sigma1_.sv:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/Users/User01/EE532/EE532.srcs/sources_1/new/SHA256.sv:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port addr [C:/Users/User01/EE532/EE532.srcs/sources_1/new/Compression.sv:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
