# posted interrupt

## posted interrupt åŸºæœ¬æµ‹è¯•

### enable_device_posted_irqs
æ–°å†…æ ¸å¯ä»¥é€šè¿‡ enable_device_posted_irqs æ¥ç›´æ¥è§‚å¯Ÿ:
```txt
ğŸ¤’  cat /sys/module/kvm_intel/parameters/enable_device_posted_irqs
N
```
ä¹Ÿå¯ä»¥æ‰‹åŠ¨å…³é—­æ‰
```sh
sudo modprobe kvm_intel enable_device_posted_irqs=0
```

åœ¨ map_iommu ä¸­è¯»å–ï¼Œåœ¨
```c
	iommu->cap = dmar_readq(iommu->reg + DMAR_CAP_REG);
```

åœ¨ set_irq_posting_cap ä¸­å°† posted interrupt æ¸…ç†æ‰

```c
bool kvm_arch_has_irq_bypass(void)
{
	return enable_apicv && irq_remapping_cap(IRQ_POSTING_CAP);
}
```
### æ€§èƒ½å¯¹æ¯”
æµ‹è¯•ç¯å¢ƒä¸º 13900k + ASUS ä¸»æ¿ï¼Œè¿™ä¸ªä¸»æ¿çš„ iommu æœ‰

```txt
 lspci -s 0000:02:00.0 -vv
02:00.0 Non-Volatile memory controller: Yangtze Memory Technologies Co.,Ltd ZHITAI TiPro7000 (rev 01) (prog-if 02 [NVM Express])
        Subsystem: Yangtze Memory Technologies Co.,Ltd ZHITAI TiPro7000
        Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+
        Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
        Latency: 0, Cache Line Size: 64 bytes
        Interrupt: pin A routed to IRQ 16
```

è™šæ‹Ÿæœºä¸­:
```txt
jobs: 1 (f=1): [r(1)][0.5%][r=971MiB/s][r=249k IOPS][eta 16m:36s]
```

ç‰©ç†æœºä¸­ 360k

æ‰€ä»¥ï¼Œè¿™ä¸ªæ€§èƒ½å¼€é”€è¿˜æ˜¯è›®å¤§çš„

### SR-IOV ä¹Ÿæ”¯æŒ posted interrupts å—?
<!-- b85b810a-49cd-4205-b326-f31708c77d87 -->

æ²¡æœ‰ä»»ä½•é—®é¢˜ï¼Œçœ‹ä¸Šå» SR-IOV å®Œå…¨å°±æ˜¯ä¸€ä¸ªè§£è€¦çš„åŠŸèƒ½ï¼Œå°±åƒæ˜¯å¤šäº†ä¸€ä¸ª vfio è®¾å¤‡ä¸€æ ·

```txt
 663:          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0          0 IR-PCI-MSIX-0000:17:00.2    0-edge      vfio-msix[0](0000:17:00.2)
```

## å…³é”®ä»£ç å’Œè·¯å¾„
- arch/x86/kvm/vmx/posted_intr.c : ä»£ç é‡å¾ˆå°‘çš„
- arch/x86/include/asm/posted_intr.h

å½“å¯ç”¨ posted interrupt çš„æ—¶å€™:
- pi_update_irte
  - irq_set_vcpu_affinity : kernel/irq/manage.c
    - `chip->irq_set_vcpu_affinity`
      - intel_ir_set_vcpu_affinity
        - modify_irte
      - amd_ir_set_vcpu_affinity


## è™šæ‹Ÿè®¾å¤‡ä¾‹å¦‚ virtio-blk å¦‚ä½•ä½¿ç”¨ posted interrupt
<!-- f79ffc2e-ee09-430a-bf48-f5f9592c54f2 -->

vmx_deliver_interrupt -> kvm_vcpu_trigger_posted_interrupt

```c
static inline void kvm_vcpu_trigger_posted_interrupt(struct kvm_vcpu *vcpu,
						     int pi_vec)
{
#ifdef CONFIG_SMP
	if (vcpu->mode == IN_GUEST_MODE) {
		/*
		 * The vector of the virtual has already been set in the PIR.
		 * Send a notification event to deliver the virtual interrupt
		 * unless the vCPU is the currently running vCPU, i.e. the
		 * event is being sent from a fastpath VM-Exit handler, in
		 * which case the PIR will be synced to the vIRR before
		 * re-entering the guest.
		 *
		 * When the target is not the running vCPU, the following
		 * possibilities emerge:
		 *
		 * Case 1: vCPU stays in non-root mode. Sending a notification
		 * event posts the interrupt to the vCPU.
		 *
		 * Case 2: vCPU exits to root mode and is still runnable. The
		 * PIR will be synced to the vIRR before re-entering the guest.
		 * Sending a notification event is ok as the host IRQ handler
		 * will ignore the spurious event.
		 *
		 * Case 3: vCPU exits to root mode and is blocked. vcpu_block()
		 * has already synced PIR to vIRR and never blocks the vCPU if
		 * the vIRR is not empty. Therefore, a blocked vCPU here does
		 * not wait for any requested interrupts in PIR, and sending a
		 * notification event also results in a benign, spurious event.
		 */

		if (vcpu != kvm_get_running_vcpu())
			__apic_send_IPI_mask(get_cpu_mask(vcpu->cpu), pi_vec);
		return;
	}
#endif
	/*
	 * The vCPU isn't in the guest; wake the vCPU in case it is blocking,
	 * otherwise do nothing as KVM will grab the highest priority pending
	 * IRQ via ->sync_pir_to_irr() in vcpu_enter_guest().
	 */
	kvm_vcpu_wake_up(vcpu);
}
```
è¿™é‡Œè¿˜éœ€è¦ç¡®è®¤ä¸€ä¸‹ IN_GUEST_MODE å’Œ kvm_get_running_vcpu() çš„å«ä¹‰ï¼Œ
- IN_GUEST_MODE åº”è¯¥ä¸æ˜¯è¯´è¿™ä¸ª vCPU æ­£åœ¨ guest mode ä¸­
- kvm_get_running_vcpu() ä¹Ÿä¸æ˜¯è¿™ä¸ªæ„æ€ï¼Œä¸ç„¶æ€ä¹ˆå¯èƒ½ä¼šæ˜¯è¿™ä¸ª vCPU åˆåœ¨è¿è¡Œï¼Œå½“å‰çš„ CPU åˆæ˜¯è¿™ä¸ª vCPU ï¼Œè€Œä¸”å½“å‰çš„ CPU æ­£åœ¨æ‰§è¡Œå‡½æ•°

æ‰€ä»¥ï¼Œè¿™é‡Œçš„ä¸‰ä¸ªæƒ…å†µæ˜¯
1. vcpu->mode == IN_GUEST_MODE && vcpu != kvm_get_running_vcpu()
	- éœ€è¦æ³¨å…¥çš„ä¸­æ–­åœ¨å…¶ä»–çš„ pCPU ä¸Šè¿è¡Œï¼Œé‚£ä¹ˆå°±éœ€è¦ posted interrupt ipi é€šçŸ¥äº†ï¼Œä½†æ˜¯å¦‚æœ vCPU å®é™…ä¸Šä¸æ˜¯ï¼Œ
	é‚£ä¹ˆå°±å¯ä»¥åœ¨ /proc/interrupts PIN : Posted-interrupt notification event æ¥è§‚å¯Ÿåˆ° kvm_posted_intr_ipi() è¢«è°ƒç”¨
	kvm_posted_intr_ipi() ä¸éœ€è¦åšå¤ªå¤šäº‹æƒ…ï¼Œå› ä¸ºå‰é¢å·²ç»è®¾ç½®äº† pi_test_and_set_pir ï¼ŒvCPU å¼€å§‹æ‰§è¡Œçš„æ—¶å€™ï¼Œä¼šæ£€æŸ¥åˆ°è¿™ä¸ª bit
2. vcpu->mode == IN_GUEST_MODE && vcpu == kvm_get_running_vcpu()
	- vCPU åœ¨ æ­£åœ¨ VM-exit çš„ fastpath ä¸­ ï¼Œé©¬ä¸Šä¼šé‡æ–°è¿›å…¥ pCPU æ‰§è¡Œä¸­ï¼Œæ‰€ä»¥ä»€ä¹ˆéƒ½ä¸éœ€è¦åš
3. vcpu->mode != IN_GUEST_MODE
	- éœ€è¦å”¤é†’ vCPU ï¼Œèµ°çš„æ™®é€šçš„ process wake up æœºåˆ¶

æ‰€ä»¥ï¼Œå¯ä»¥æƒ³åˆ°ï¼Œiommu æ¥æ³¨å…¥ä¸­æ–­å…¶å®éå¸¸ç±»ä¼¼çš„è¿‡ç¨‹ï¼Œåªæ˜¯è¿™ä¸ª ipi æ˜¯ iommu æ¥è§¦å‘çš„ã€‚

æ‰€ä»¥ï¼Œè¿™é‡Œåœ¨å¼ºè°ƒä¸€æ¬¡ï¼Œposted interrupts æ˜¯ iommu å’Œ APICv ä¸¤ä¸ªåŠŸèƒ½ä¸€èµ·åˆä½œæ‰æœ‰çš„ã€‚

## pi_desc åªæ˜¯æ™®é€šå†…å­˜å—?
<!-- bacd0f02-461a-44f2-9c86-0f37fe09ee36 -->

æ˜¯çš„
```c
/* Posted-Interrupt Descriptor */
struct pi_desc {
	unsigned long pir[NR_PIR_WORDS];     /* Posted interrupt requested */
	union {
		struct {
			u16	notifications; /* Suppress and outstanding bits */
			u8	nv;
			u8	rsvd_2;
			u32	ndst;
		};
		u64 control;
	};
	u32 rsvd[6];
} __aligned(64);
```

vmx_pi_update_irte ä¸­:
```c
		struct intel_iommu_pi_data pi_data = {
			.pi_desc_addr = __pa(vcpu_to_pi_desc(vcpu)),
			.vector = vector,
		};
```

```c
static struct pi_desc *vcpu_to_pi_desc(struct kvm_vcpu *vcpu)
{
	return &(to_vt(vcpu)->pi_desc);
}
```

```c
struct vcpu_vt {
	/* Posted interrupt descriptor */
	struct pi_desc pi_desc;

	/* Used if this vCPU is waiting for PI notification wakeup. */
	struct list_head pi_wakeup_list;

	union vmx_exit_reason exit_reason;

	unsigned long	exit_qualification;
	u32		exit_intr_info;

	/*
	 * If true, guest state has been loaded into hardware, and host state
	 * saved into vcpu_{vt,vmx,tdx}.  If false, host state is loaded into
	 * hardware.
	 */
	bool		guest_state_loaded;
	bool		emulation_required;

#ifdef CONFIG_X86_64
	u64		msr_host_kernel_gs_base;
#endif
};
```

æ¯ä¸€ä¸ª vCPU éƒ½ä¼šæœ‰ä¸€ä¸ª pi_desc ï¼Œéœ€è¦å†™å…¥åˆ°ä¸¤ä¸ªä½ç½®ä¸­

1. arch/x86/kvm/vmx/vmx.c:init_vmcs() ä¸­ï¼Œæä¾›åœ°å€ç»™ vmcs å°±å¯ä»¥äº†:
```c
		vmcs_write64(POSTED_INTR_DESC_ADDR, __pa((&vmx->vt.pi_desc)));
```
2. drivers/iommu/intel/irq_remapping.c ä¸­çš„
```txt
		irte_pi.pda_l = (pi_data->pi_desc_addr >>
				(32 - PDA_LOW_BIT)) & ~(-1UL << PDA_LOW_BIT);
		irte_pi.pda_h = (pi_data->pi_desc_addr >> 32) &
				~(-1UL << PDA_HIGH_BIT);
```
ä¸­æ–­æ³¨å…¥çš„æ•´ä¸ªæµç¨‹å¤§è‡´å¦‚ä¸‹:

> [!NOTE]
> å‚è€ƒç¥å¥‡æµ·èºçš„æ„è§ï¼Œæœ‰å¾…éªŒè¯

```txt
Device MSI
  â†“
VT-d Interrupt Remapping
  â†“  (æŸ¥ IRTE)
IRTE.p == 1 ?
  â†“ yes
IRTE.PDA --> PID (å†…å­˜)
  â†“
åŸå­ç½®ä½ PID.PIR
  â†“
ï¼ˆè‹¥ SN=0ï¼‰å‘ posted notification vector
  â†“
ç›®æ ‡ pCPU LAPIC
  â†“
VMCS.POSTED_INTR_DESC_ADDR æŒ‡å‘åŒä¸€ä¸ª PID
```

SN æ˜¯ Suppress Notification

æ‰€ä»¥ï¼Œæ³¨æ„ pi_desc æ˜¯ä¸€ä¸ª vCPU å…³è”çš„ï¼Œitre æŒ‡å‘çš„è®°äº‹æœ¬ï¼Œ
æ— è®º vCPU åœ¨é‚£ä¸ª pCPU ä¸Šæ‰§è¡Œï¼Œitre éƒ½æ˜¯æŒ‡å‘åˆ°æ˜¯ä¸€ä¸ªå›ºå®šçš„ pi_desc ï¼Œ
å°†ä¸­æ–­è®°å½•åˆ°å…¶ä¸­ã€‚

æ¯ä¸€ä¸ª vCPU éƒ½æœ‰è‡ªå·±çš„ vmcs ï¼Œåœ¨åˆå§‹åŒ–çš„æ—¶å€™ï¼Œvmcs å…³è”ä¸Šè‡ªå·±çš„ pi_desc å°±å¯ä»¥äº†


## posted interrupt å¦‚ä½• vCPU è¿ç§»å’Œè™šæ‹Ÿæœºä¸­çš„ä¸­æ–­ç»‘å®š
<!-- 7b8e2160-8d52-4466-b4ad-29c454834430 -->

### vCPU è¿ç§»

å…ˆæ€è€ƒä¸€ä¸ªç®€å•é—®é¢˜:

vmx_vcpu_pi_put() åœ¨ vCPU å³å°†è¢«æŒ‚èµ·ï¼ˆput / block / schedule outï¼‰æ—¶ï¼Œå†³å®šï¼š
- æ˜¯å¦å…è®¸ Posted Interrupt é€šè¿‡ notification IRQ å”¤é†’è¯¥ vCPU ï¼Œä¹Ÿå°±æ˜¯ pi_enable_wakeup_handler
- è¿˜æ˜¯ç›´æ¥ Suppress Notificationï¼Œåªæ›´æ–° PIR ä½å›¾ï¼Œä¸æ‰“æ–­ host CPU ï¼Œä¹Ÿå°±æ˜¯ pi_set_sn

vmx_vcpu_pi_put çš„åˆ¤æ–­æ˜¯ï¼Œåªæœ‰ä¸€ä¸ª vCPU ä¸º:
- æ²¡è¢« host æŠ¢å  (vCPU çš„æ—¶é—´ç‰‡ç”¨å®Œäº†)
- æ­£åœ¨ guest ä¸­ç¡çœ  (è™šæ‹Ÿæœºä¸­æ‰§è¡Œ mwait / halt)
- å¹¶ä¸” guest å½“å‰èƒ½æ¥æ”¶ä¸­æ–­

```txt
@[
        vmx_vcpu_pi_put+5
        vmx_vcpu_put+18
        kvm_arch_vcpu_put+297
        vcpu_put+25
        kvm_arch_vcpu_ioctl_run+525
        kvm_vcpu_ioctl+276
        __x64_sys_ioctl+150
        do_syscall_64+97
        entry_SYSCALL_64_after_hwframe+118
]: 53060
```
æ¥ä¸‹æ¥ï¼Œè¿™ä¸ª vCPU è¢«æ”¾åˆ° pCPU çš„ wakeup_vcpus_on_cpu ä¸Šï¼Œ
å½“æ¥å—åˆ°ä¸­æ–­ä¹‹åï¼Œå°±ä¼šæ‰§è¡Œæ¥åšå”¤é†’æ“ä½œä¹Ÿå°±æ˜¯æ‰§è¡Œ sysvec_kvm_posted_intr_wakeup_ipi
è¿™ä¸ª pCPU å°±æ˜¯å½“å‰ vCPU ä½¿ç”¨ CPU
```txt
	list_add_tail(&vt->pi_wakeup_list,
		      &per_cpu(wakeup_vcpus_on_cpu, vcpu->cpu));
```

æ‰€ä»¥å†å›åˆ°è¿™ä¸ªé—®é¢˜ï¼ŒvCPU åˆ‡æ¢ pCPU å’‹åŠ?

vmx_vcpu_pi_load ä¸­ä¼šé…ç½® ndst çš„:
```c
	do {
		new.control = old.control;

		/*
		 * Clear SN (as above) and refresh the destination APIC ID to
		 * handle task migration (@cpu != vcpu->cpu).
		 */
		new.ndst = dest;
		__pi_clear_sn(&new);

		/*
		 * Restore the notification vector; in the blocking case, the
		 * descriptor was modified on "put" to use the wakeup vector.
		 */
		new.nv = POSTED_INTR_VECTOR;
	} while (pi_try_set_control(pi_desc, &old.control, new.control));
```

### è™šæ‹Ÿæœºä¸­å¯¹äºç›´é€šè®¾å¤‡çš„ä¸­æ–­è¿›è¡Œç»‘å®šçš„æµç¨‹
<!-- 3fd71561-51af-46c3-ab18-5fc4787e0389 -->

å®Œå…¨éƒ½æ˜¯ç›¸åŒçš„æœºåˆ¶ï¼Œè®©è™šæ‹Ÿæœºå»å†™ msix-table ï¼Œç„¶åæ¥åšç›‘å¬

- __clone3
  - start_thread
    - qemu_thread_start
      - kvm_vcpu_thread_fn
        - kvm_cpu_exec
          - address_space_rw
            - address_space_write
              - flatview_write
                - flatview_write_continue
                  - flatview_write_continue_step
                    - memory_region_dispatch_write
                      - access_with_adjusted_size
                        - memory_region_write_accessor
                          - vfio_msix_vector_release
                            - vfio_device_irq_set_signaling
                              - vfio_device_io_set_irqs
```txt
@[
        intel_ir_set_vcpu_affinity+5
        irq_set_vcpu_affinity+206
        kvm_pi_update_irte+131
        kvm_arch_irq_bypass_del_producer+95
        __disconnect+59
        irq_bypass_unregister_producer+51
        vfio_msi_set_vector_signal+104
        vfio_msi_set_block+89
        vfio_pci_core_ioctl+684
        vfio_device_fops_unl_ioctl+140
        __x64_sys_ioctl+150
        do_syscall_64+97
        entry_SYSCALL_64_after_hwframe+118
]: 1
@[
        intel_ir_set_vcpu_affinity+5
        irq_set_vcpu_affinity+206
        vmx_pi_update_irte+84
        kvm_pi_update_irte+131
        kvm_arch_irq_bypass_add_producer+143
        __connect+88
        irq_bypass_register_producer+181
        vfio_msi_set_vector_signal+427
        vfio_msi_set_block+89
        vfio_pci_core_ioctl+684
        vfio_device_fops_unl_ioctl+140
        __x64_sys_ioctl+150
        do_syscall_64+97
        entry_SYSCALL_64_after_hwframe+118
]: 1
```
ä¹Ÿå°±æ˜¯ç›´æ¥é‡ç½® irte äº†ï¼Œè¿™æ˜¯å¾ˆåˆç†çš„ã€‚

## ä»…ä»…ç›´é€šè®¾å¤‡ (vfio_msihandler) å¦‚ä½• vCPU è¿ç§»å’Œè™šæ‹Ÿæœºä¸­çš„ä¸­æ–­ç»‘å®š
<!-- 6df74471-8bc2-493f-ab51-b4cf11f52095 -->

irq çš„å‚æ•°æ˜¯ eventfd_ctx è¿˜æ˜¯èµ° gsi æœºåˆ¶çš„
```txt
@[
        vmx_deliver_interrupt+5
        __apic_accept_irq+251
        kvm_irq_delivery_to_apic_fast+336
        kvm_arch_set_irq_inatomic+217
        irqfd_wakeup+275
        __wake_up_common+120
        eventfd_signal_mask+112
        vfio_msihandler+19
        __handle_irq_event_percpu+85
        handle_irq_event+56
        handle_edge_irq+199
        __common_interrupt+76
        common_interrupt+128
        asm_common_interrupt+38
        cpuidle_enter_state+211
        cpuidle_enter+45
        cpuidle_idle_call+241
        do_idle+119
        cpu_startup_entry+41
        start_secondary+296
        common_startup_64+318
]: 393269
```
é‚£ä¹ˆï¼ŒvCPU è¿ç§»ï¼Œæ˜¾ç„¶æ²¡æœ‰ä»»ä½•å½±å“ï¼Œå› ä¸ºæ³¨å…¥çš„å¯¹è±¡å°±æ˜¯ vCPU ï¼ŒvCPU åœ¨é‚£ä¸ª pCPU ä¸Šï¼Œé‚£æ˜¯ vmx_deliver_interrupt çš„å·¥ä½œã€‚

å¦‚æœè™šæ‹Ÿæœºä¸­ä¿®æ”¹è¢«ç›´é€šè®¾å¤‡çš„ä¸­æ–­äº²å’Œæ€§ï¼Œé‚£ä¹ˆè¿™ä¸ªç»“æœå®Œå…¨ç¬¦åˆæˆ‘ä»¬çš„é¢„æœŸ


- __clone3
  - start_thread
    - qemu_thread_start
      - kvm_vcpu_thread_fn
        - kvm_cpu_exec
          - address_space_rw
            - address_space_write
              - flatview_write
                - flatview_write_continue
                  - flatview_write_continue_step
                    - memory_region_dispatch_write
                      - access_with_adjusted_size
                        - memory_region_write_accessor
                          - msix_handle_mask_update
                            - msix_fire_vector_notifier
                              - vfio_msix_vector_use
                                - vfio_msix_vector_do_use
                                  - vfio_update_kvm_msi_virq
                                    - kvm_irqchip_commit_routes  : è°ƒç”¨ KVM_SET_GSI_ROUTING

å†…æ ¸ä¸­è§‚å¯Ÿåˆ°:
```txt
@[
        irqfd_update+1
        kvm_irq_routing_update+167
        kvm_set_irq_routing+494
        kvm_vm_ioctl+1543
        __x64_sys_ioctl+150
        do_syscall_64+97
        entry_SYSCALL_64_after_hwframe+118
]: 20
```

## itre æ˜¯å¦‚ä½•è¢«å…±ç”¨çš„
<!-- e2c02481-ec21-4e4e-83bd-43ab4b963918 -->

å¦‚æœä¿®æ”¹ä¸­æ–­äº²å’Œæ€§:
```sh
echo 10 | sudo tee /proc/irq/368/smp_affinity_list
```
```txt
@[
        __modify_irte_ga.isra.0+1
        irte_ga_set_affinity+72
        amd_ir_set_affinity+122
        msi_domain_set_affinity+79
        irq_do_set_affinity+207
        irq_set_affinity_locked+235
        __irq_set_affinity+72
        write_irq_affinity.isra.0+229
        proc_reg_write+89
        vfs_write+207
        ksys_write+99
        do_syscall_64+97
        entry_SYSCALL_64_after_hwframe+118
]: 2
```
å¦‚æœæ˜¯ posted interrupt çš„ä¸­æ–­ä¿®æ”¹ï¼Œä¹Ÿå°±æ˜¯ä¸Šé¢æåˆ°äº†

intel_ir_set_affinity å’Œ intel_ir_set_vcpu_affinity ä»€ä¹ˆå…³ç³»?

## æ–‡æ¡£
- Intel SDM Vol 3, Section 29.6 â€œPosted-Interrupt Processingâ€

<script src="https://giscus.app/client.js"
        data-repo="martins3/martins3.github.io"
        data-repo-id="MDEwOlJlcG9zaXRvcnkyOTc4MjA0MDg="
        data-category="Show and tell"
        data-category-id="MDE4OkRpc2N1c3Npb25DYXRlZ29yeTMyMDMzNjY4"
        data-mapping="pathname"
        data-reactions-enabled="1"
        data-emit-metadata="0"
        data-theme="light"
        data-lang="zh-CN"
        crossorigin="anonymous"
        async>
</script>

æœ¬ç«™æ‰€æœ‰æ–‡ç« è½¬å‘ **CSDN** å°†æŒ‰ä¾µæƒè¿½ç©¶æ³•å¾‹è´£ä»»ï¼Œå…¶å®ƒæƒ…å†µéšæ„ã€‚
