VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-12163-g8178b7129
Revision: v8.0.0-12163-g8178b7129
Compiled: 2025-02-07T13:27:18
Compiler: GNU 11.4.0 on Linux-6.8.0-49-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/run004/vpr_arch/mesh_1x2/MIN_ROUTE_CHAN_WIDTH/arch/vpr_arch.xml mesh_1x2.blif --device large --constant_net_method route

Using up to 1 parallel worker(s)

Architecture file: /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/run004/vpr_arch/mesh_1x2/MIN_ROUTE_CHAN_WIDTH/arch/vpr_arch.xml
Circuit name: mesh_1x2

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'ble6[default]' is defined by user to be disabled in packing
mode 'router_wrap[router_phy]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.04 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: mesh_1x2.net
Circuit placement file: mesh_1x2.place
Circuit routing file: mesh_1x2.route
Circuit SDC file: mesh_1x2.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Analytical Placer: DISABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.choke_points: on
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 3: clb[0].O[10] unconnected pin in architecture.
Warning 4: clb[0].O[11] unconnected pin in architecture.
Warning 5: clb[0].O[12] unconnected pin in architecture.
Warning 6: clb[0].O[13] unconnected pin in architecture.
Warning 7: clb[0].O[14] unconnected pin in architecture.
Warning 8: clb[0].O[15] unconnected pin in architecture.
Warning 9: clb[0].O[16] unconnected pin in architecture.
Warning 10: clb[0].O[17] unconnected pin in architecture.
Warning 11: clb[0].O[18] unconnected pin in architecture.
Warning 12: clb[0].O[19] unconnected pin in architecture.
Warning 13: router_wrap[0].clk[0] unconnected pin in architecture.
# Building complex block graph took 0.00 seconds (max_rss 25.0 MiB, delta_rss +1.5 MiB)
Circuit file: mesh_1x2.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 26.5 MiB, delta_rss +1.5 MiB)
Error 1: 
Type: Blif file
File: mesh_1x2.blif
Line: 13
Message: Port 'channel_in_ip[340]' on architecture model 'router_asc' exceeds port width (340 bits)

The entire flow of VPR took 0.05 seconds (max_rss 26.5 MiB)
Fatal error occurred!
OpenFPGA Abort

Error 2: Command 'vpr' execution has fatal errors

Finish execution with 2 errors

The entire OpenFPGA flow took 0.046725 seconds

Thank you for using OpenFPGA!
