{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port pcie_7x_mgt_rtl_0 -pg 1 -lvl 10 -x 4850 -y 980 -defaultsOSRD
preplace port diff_clock_rtl_0 -pg 1 -lvl 0 -x -170 -y 810 -defaultsOSRD
preplace port pcie_7x_mgt_rtl_1 -pg 1 -lvl 10 -x 4850 -y 200 -defaultsOSRD
preplace port diff_clock_rtl_1 -pg 1 -lvl 0 -x -170 -y 470 -defaultsOSRD
preplace port diff_clock_rtl_2 -pg 1 -lvl 0 -x -170 -y 1190 -defaultsOSRD
preplace port ddr4_rtl_0 -pg 1 -lvl 10 -x 4850 -y 1080 -defaultsOSRD
preplace port pcie_7x_mgt_rtl_2 -pg 1 -lvl 10 -x 4850 -y 1830 -defaultsOSRD
preplace port diff_clock_rtl_4 -pg 1 -lvl 0 -x -170 -y 1280 -defaultsOSRD
preplace port diff_clock_rtl_5 -pg 1 -lvl 0 -x -170 -y 1640 -defaultsOSRD
preplace port user_lnk_up_0 -pg 1 -lvl 10 -x 4850 -y 1010 -defaultsOSRD
preplace port c0_init_calib_complete_0 -pg 1 -lvl 10 -x 4850 -y 1110 -defaultsOSRD
preplace port sys_rst_n_0 -pg 1 -lvl 0 -x -170 -y 1530 -defaultsOSRD
preplace portBus user_lnk_up_1 -pg 1 -lvl 10 -x 4850 -y 1920 -defaultsOSRD
preplace portBus M2_1_PERSTn -pg 1 -lvl 10 -x 4850 -y 300 -defaultsOSRD
preplace portBus M2_2_PERSTn -pg 1 -lvl 10 -x 4850 -y 760 -defaultsOSRD
preplace portBus M2_1_V33_EN -pg 1 -lvl 10 -x 4850 -y 890 -defaultsOSRD
preplace portBus M2_2_V33_EN -pg 1 -lvl 10 -x 4850 -y 930 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 170 -y 720 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 2 -x 630 -y 810 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 630 -y 470 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 4 -x 1830 -y 810 -defaultsOSRD
preplace inst xdma_1 -pg 1 -lvl 4 -x 1830 -y 270 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 6 -x 3080 -y 590 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 8 -x 4250 -y 450 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 8 -x 4250 -y 100 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1830 -y 550 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -x 3700 -y 710 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 3 -x 1040 -y 290 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 5 -x 2400 -y 1390 -defaultsOSRD
preplace inst axi_interconnect_3 -pg 1 -lvl 5 -x 2400 -y 460 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 4250 -y 900 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 8 -x 4250 -y 620 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 9 -x 4670 -y 300 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -x 4670 -y 760 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -x 4250 -y 290 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 8 -x 4250 -y 750 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 8 -x 4250 -y 1260 -defaultsOSRD
preplace inst rst_ddr4_0_333M -pg 1 -lvl 8 -x 4250 -y 1480 -defaultsOSRD
preplace inst xdma_2 -pg 1 -lvl 4 -x 1830 -y 1580 -defaultsOSRD
preplace inst util_ds_buf1 -pg 1 -lvl 2 -x 630 -y 1280 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 9 -x 4670 -y 1920 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 5 -x 2400 -y 1990 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 6 -x 3080 -y 1990 -defaultsOSRD
preplace inst vio_1 -pg 1 -lvl 9 -x 4670 -y 1180 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 4 -x 1830 -y 1230 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 4 -x 1830 -y 1380 -defaultsOSRD
preplace inst axi_interconnect_4 -pg 1 -lvl 6 -x 3080 -y 1210 -defaultsOSRD
preplace inst proc_sys_reset_2 -pg 1 -lvl 5 -x 2400 -y 1100 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 3080 -y 790 -defaultsOSRD
preplace inst proc_sys_reset_3 -pg 1 -lvl 5 -x 2400 -y 750 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 7 -120 610 NJ 610 NJ 610 1270 960 2110J 860 2640J 860 3370
preplace netloc util_ds_buf_IBUF_OUT 1 2 2 NJ 800 1210
preplace netloc util_ds_buf_IBUF_DS_ODIV2 1 2 2 NJ 820 1250
preplace netloc xdma_0_user_lnk_up 1 4 6 2060J 900 NJ 900 3370J 1010 NJ 1010 NJ 1010 NJ
preplace netloc util_ds_buf_1_IBUF_OUT 1 2 2 800J 520 1220
preplace netloc util_ds_buf_1_IBUF_DS_ODIV2 1 2 2 790J 510 1210
preplace netloc xdma_1_axi_aclk 1 2 6 830 530 1260J 420 2060 300 2660J 60 NJ 60 NJ
preplace netloc xdma_1_axi_ctl_aresetn 1 2 6 780 40 NJ 40 2050 80 NJ 80 NJ 80 NJ
preplace netloc xdma_0_interrupt_out 1 3 2 1320 20 2030
preplace netloc xlconcat_0_dout 1 4 2 2070J 340 2680
preplace netloc xdma_1_interrupt_out 1 3 2 1340 70 1990
preplace netloc xdma_0_interrupt_out_msi_vec0to31 1 3 2 1350 90 2010
preplace netloc xdma_0_interrupt_out_msi_vec32to63 1 3 2 1280 10 2040
preplace netloc xdma_1_interrupt_out_msi_vec0to31 1 3 2 1290 60 2020
preplace netloc xdma_1_interrupt_out_msi_vec32to63 1 3 2 1300 80 2000
preplace netloc ARESETN_2 1 2 4 770 0 NJ 0 2180 310 2610
preplace netloc axi_gpio_0_gpio_io_o 1 8 2 NJ 890 NJ
preplace netloc axi_gpio_0_gpio2_io_o 1 8 2 NJ 930 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 8 1 4470 310n
preplace netloc util_vector_logic_0_Res 1 9 1 NJ 300
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 8 1 4490 140n
preplace netloc util_vector_logic_1_Res 1 9 1 NJ 760
preplace netloc axi_gpio_1_gpio_io_o 1 7 2 3870 230 4450
preplace netloc util_vector_logic_2_Res 1 8 1 NJ 290
preplace netloc axi_gpio_1_gpio2_io_o 1 7 2 3930 990 4450
preplace netloc util_vector_logic_3_Res 1 8 1 NJ 750
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 5 4 2740 960 3460 980 3870J 1140 4460
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 7 2 3930J 1380 4430
preplace netloc rst_ddr4_0_333M_peripheral_aresetn 1 5 4 2720 940 3410 1000 3850J 1130 4440
preplace netloc ddr4_0_c0_init_calib_complete 1 8 2 4490 1110 NJ
preplace netloc util_ds_buf1_IBUF_DS_ODIV2 1 2 2 800 1560 NJ
preplace netloc util_ds_buf1_IBUF_OUT 1 2 2 820 1550 1330J
preplace netloc xdma_2_user_lnk_up 1 4 5 NJ 1580 NJ 1580 3380J 1590 NJ 1590 4440
preplace netloc xdma_1_user_lnk_up 1 4 5 2060 220 NJ 220 NJ 220 NJ 220 4480J
preplace netloc util_vector_logic_4_Res 1 9 1 NJ 1920
preplace netloc util_ds_buf_0_IBUF_OUT 1 5 1 NJ 1990
preplace netloc vio_0_probe_out0 1 6 2 3460J 1570 3910
preplace netloc sys_rst_n_0_1 1 0 4 NJ 1530 NJ 1530 780J 1570 1230J
preplace netloc axi_gpio_2_gpio_io_o 1 3 2 1350 1150 1990
preplace netloc xdma_2_usr_irq_ack 1 4 1 1990 1390n
preplace netloc xdma_0_axi_ctl_aresetn 1 4 4 2050 880 NJ 880 3400 430 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 8 -130 600 NJ 600 770 600 1190 970 2130 920 2670 920 3430 940 3880
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 7 340J 740 780 740 1180 980 2180 930 NJ 930 3450 930 3890
preplace netloc xdma_2_axi_aclk 1 4 2 2120 990 2600
preplace netloc xdma_2_axi_aresetn 1 4 1 2140 480n
preplace netloc ARESETN_1 1 4 3 2080 850 2710J 700 3410
preplace netloc xdma_0_axi_aclk 1 4 4 2090 870 2680J 870 3390 410 NJ
preplace netloc S01_ARESETN_1 1 4 2 2180 1200 2570
preplace netloc proc_sys_reset_2_interconnect_aresetn 1 4 2 2170 1000 2570
preplace netloc rst_ddr4_0_333M_interconnect_aresetn 1 5 4 2750 970 3390J 990 3890J 1000 4450
preplace netloc clk_wiz_0_clk_out1 1 2 5 810 490 1230 430 2180 580 2650 720 3440
preplace netloc proc_sys_reset_3_interconnect_aresetn 1 2 5 790 30 N 30 2170 320 2580 690 3380
preplace netloc proc_sys_reset_3_peripheral_aresetn 1 2 5 820 500 1250 440 2160 330 2590 890 3420
preplace netloc axi_interconnect_0_M02_AXI 1 7 1 3870 600n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 6 1 3380 550n
preplace netloc xdma_2_M_AXI 1 4 1 2160 1320n
preplace netloc diff_clock_rtl_2_1 1 0 8 -140J 620 NJ 620 NJ 620 1250J 660 2060J 650 2620J 710 3380J 1220 NJ
preplace netloc ddr4_0_C0_DDR4 1 8 2 4470J 1080 NJ
preplace netloc diff_clock_rtl_1_1 1 0 2 NJ 470 NJ
preplace netloc axi_interconnect_4_M00_AXI 1 6 2 NJ 1210 3840
preplace netloc axi_interconnect_0_M01_AXI 1 3 5 1310 100 NJ 100 NJ 100 NJ 100 3860
preplace netloc xdma_1_pcie_mgt 1 4 6 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ
preplace netloc xdma_2_pcie_mgt 1 4 6 NJ 1560 NJ 1560 3420J 1580 NJ 1580 4460J 1830 NJ
preplace netloc axi_interconnect_1_M03_AXI 1 3 1 1240 310n
preplace netloc axi_interconnect_0_M03_AXI 1 7 1 3920 720n
preplace netloc axi_interconnect_1_M00_AXI 1 3 1 1180 230n
preplace netloc S01_AXI_1 1 5 3 2730 190 NJ 190 3850
preplace netloc S00_AXI_1 1 4 1 2100 400n
preplace netloc axi_interconnect_0_M05_AXI 1 7 1 3900 760n
preplace netloc axi_interconnect_2_M00_AXI 1 5 1 2580 1030n
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 1280 NJ
preplace netloc xdma_0_pcie_mgt 1 4 6 2070J 950 NJ 950 NJ 950 3910J 810 4490J 830 4810J
preplace netloc axi_interconnect_0_M00_AXI 1 3 5 1330 120 NJ 120 NJ 120 NJ 120 3840
preplace netloc CLK_IN_D_0_2 1 0 5 NJ 1640 NJ 1640 NJ 1640 1260J 1990 NJ
preplace netloc diff_clock_rtl_0_1 1 0 2 -150J 820 340J
preplace netloc axi_interconnect_1_M02_AXI 1 3 1 1200 290n
preplace netloc xdma_0_M_AXI_B 1 4 2 2050J 640 2630
preplace netloc axi_interconnect_1_M01_AXI 1 3 1 1200 250n
preplace netloc axi_interconnect_3_M00_AXI 1 5 1 2670 460n
preplace netloc xdma_2_M_AXI_BYPASS 1 4 1 2150 1300n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 2 5 810 50 NJ 50 NJ 50 NJ 50 3370
preplace netloc xdma_1_M_AXI_B 1 4 2 NJ 180 2690
preplace netloc S04_AXI_1 1 3 3 1190J 110 NJ 110 2700
levelinfo -pg 1 -170 170 630 1040 1830 2400 3080 3700 4250 4670 4850
pagesize -pg 1 -db -bbox -sgen -320 -290 5060 3120
"
}
{
   "da_axi4_cnt":"50",
   "da_board_cnt":"18",
   "da_bram_cntlr_cnt":"3",
   "da_clkrst_cnt":"6",
   "da_xdma_cnt":"2"
}
