#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 27 11:59:56 2024
# Process ID: 11132
# Current directory: D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1
# Command line: vivado.exe -log uart_loopback.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_loopback.tcl
# Log file: D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/uart_loopback.vds
# Journal file: D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_loopback.tcl -notrace
Command: synth_design -top uart_loopback -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17680 
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_rx.v:10]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_rx.v:11]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_rx.v:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_rx.v:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_rx.v:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_tx.v:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_tx.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_tx.v:16]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_tx.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_tx.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 398.895 ; gain = 109.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_loopback' [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:3]
	Parameter c_CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter CLK_FRE bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_rx.v:1]
	Parameter CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (1#1) [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_rx.v:1]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_tx.v:3]
	Parameter CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_tx.v:3]
WARNING: [Synth 8-3848] Net rx_data in module/entity uart_loopback does not have driver. [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:23]
WARNING: [Synth 8-3848] Net i_Tx_DV in module/entity uart_loopback does not have driver. [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:17]
WARNING: [Synth 8-3848] Net tx_data in module/entity uart_loopback does not have driver. [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:22]
INFO: [Synth 8-256] done synthesizing module 'uart_loopback' (3#1) [D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:3]
