/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire [37:0] _01_;
  wire [25:0] _02_;
  wire [19:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [29:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [37:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [10:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire [8:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire [2:0] celloutsig_0_61z;
  wire [13:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [24:0] _04_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 25'h0000000;
    else _04_ <= { celloutsig_0_1z[12:11], celloutsig_0_3z, celloutsig_0_6z[13:1] };
  assign { _02_[25:18], _01_[37:22], _02_[1] } = _04_;
  reg [18:0] _05_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 19'h00000;
    else _05_ <= { _02_[19:18], _01_[37:22], _02_[1] };
  assign _03_[19:1] = _05_;
  assign celloutsig_0_0z = in_data[92] | in_data[42];
  assign celloutsig_0_32z = celloutsig_0_13z[9] | celloutsig_0_29z[4];
  assign celloutsig_0_49z = celloutsig_0_27z[8] | celloutsig_0_7z[1];
  assign celloutsig_1_0z = in_data[137] | in_data[107];
  assign celloutsig_0_18z = celloutsig_0_12z[1] | celloutsig_0_15z[10];
  assign celloutsig_0_25z = celloutsig_0_6z[9] | celloutsig_0_2z;
  assign celloutsig_1_5z = celloutsig_1_1z[3:1] + celloutsig_1_4z[8:6];
  assign celloutsig_0_7z = { celloutsig_0_3z[7:5], celloutsig_0_0z } + celloutsig_0_6z[4:1];
  assign celloutsig_1_11z = { celloutsig_1_4z[20:15], celloutsig_1_1z, celloutsig_1_9z } + { celloutsig_1_6z[16:2], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_7z[3:1] + { celloutsig_0_3z[9:8], celloutsig_0_0z };
  assign celloutsig_0_27z = { in_data[54:26], celloutsig_0_4z } + { _01_[37:22], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_25z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 14'h0000;
    else _00_ <= { in_data[184:174], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_37z = { celloutsig_0_17z[3], celloutsig_0_8z, celloutsig_0_24z } % { 1'h1, celloutsig_0_27z[27:25], celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_30z };
  assign celloutsig_0_5z = celloutsig_0_1z[4:0] % { 1'h1, celloutsig_0_1z[9:6] };
  assign celloutsig_0_60z = { celloutsig_0_31z[4:3], celloutsig_0_11z } % { 1'h1, celloutsig_0_37z[5:2] };
  assign celloutsig_0_8z = celloutsig_0_6z[13:9] % { 1'h1, celloutsig_0_7z };
  assign celloutsig_0_13z = { in_data[43:24], celloutsig_0_4z, celloutsig_0_0z } % { 1'h1, _03_[17:3], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_15z = in_data[50:38] % { 1'h1, celloutsig_0_12z[1:0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_7z % { 1'h1, celloutsig_0_1z[11:9] };
  assign celloutsig_0_26z = celloutsig_0_17z % { 1'h1, in_data[73:66] };
  assign celloutsig_0_3z = { celloutsig_0_1z[4:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[5:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_28z = { _01_[30:27], celloutsig_0_21z } % { 1'h1, celloutsig_0_17z[5:0], celloutsig_0_0z };
  assign celloutsig_0_30z = celloutsig_0_28z[7:3] % { 1'h1, celloutsig_0_6z[3:1], 1'h0 };
  assign celloutsig_1_1z = in_data[128:119] * { in_data[164:157], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_6z[9:1] * celloutsig_1_1z[9:1];
  assign celloutsig_0_11z = celloutsig_0_4z[7:5] * in_data[66:64];
  assign celloutsig_0_24z = celloutsig_0_1z[6:2] * celloutsig_0_1z[5:1];
  assign celloutsig_0_29z = celloutsig_0_26z * { celloutsig_0_13z[29:26], celloutsig_0_5z };
  assign celloutsig_0_4z = in_data[13:5] | in_data[43:35];
  assign celloutsig_1_4z = { _00_[1:0], celloutsig_1_0z, celloutsig_1_1z, _00_ } | { in_data[128:117], _00_, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_11z[12:4] | { in_data[182:175], celloutsig_1_9z };
  assign celloutsig_0_36z = | { _03_[6:1], celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_2z };
  assign celloutsig_1_3z = ~^ { celloutsig_1_1z[3], _00_ };
  assign celloutsig_1_9z = ~^ celloutsig_1_6z[19:5];
  assign celloutsig_1_19z = ~^ { celloutsig_1_8z[5:0], celloutsig_1_8z };
  assign celloutsig_0_2z = ~^ { in_data[78:77], celloutsig_0_0z };
  assign celloutsig_0_61z = celloutsig_0_11z ^ { celloutsig_0_21z[2:1], celloutsig_0_49z };
  assign celloutsig_1_6z = { _00_[9:1], celloutsig_1_0z, celloutsig_1_1z } ^ { in_data[112], celloutsig_1_0z, celloutsig_1_3z, _00_, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[68:56] ^ { in_data[94:84], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_13z[16:14] ^ celloutsig_0_4z[4:2];
  assign celloutsig_0_16z = in_data[37:31] ^ { celloutsig_0_3z[5:2], celloutsig_0_12z };
  assign celloutsig_0_17z = celloutsig_0_15z[8:0] ^ _03_[18:10];
  assign celloutsig_0_31z = celloutsig_0_30z ^ celloutsig_0_27z[10:6];
  assign { celloutsig_0_6z[10], celloutsig_0_6z[5], celloutsig_0_6z[9], celloutsig_0_6z[4], celloutsig_0_6z[8], celloutsig_0_6z[3], celloutsig_0_6z[7], celloutsig_0_6z[2], celloutsig_0_6z[6], celloutsig_0_6z[1], celloutsig_0_6z[13:11] } = { celloutsig_0_5z[4], celloutsig_0_5z[4:3], celloutsig_0_5z[3:2], celloutsig_0_5z[2:1], celloutsig_0_5z[1:0], celloutsig_0_5z[0], celloutsig_0_3z[3:2], celloutsig_0_2z } ^ { celloutsig_0_3z[8], celloutsig_0_3z[3], celloutsig_0_3z[7], celloutsig_0_3z[2], celloutsig_0_3z[6], celloutsig_0_3z[1], celloutsig_0_3z[5], celloutsig_0_3z[0], celloutsig_0_3z[4], celloutsig_0_0z, celloutsig_0_4z[4:3], celloutsig_0_3z[9] };
  assign _01_[21:0] = { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_25z };
  assign { _02_[17:2], _02_[0] } = { _01_[37:22], 1'h0 };
  assign _03_[0] = 1'h0;
  assign celloutsig_0_6z[0] = 1'h0;
  assign { out_data[136:128], out_data[96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
