{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593604770579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593604770580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  1 20:59:30 2020 " "Processing started: Wed Jul  1 20:59:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593604770580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1593604770580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L15_DigitalWatch -c TopModule --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off L15_DigitalWatch -c TopModule --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1593604770580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1593604770763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1593604770763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 1 1 " "Found 1 design units, including 1 entities, in source file TopModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593604778158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593604778158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hset_btn TopModule.v(28) " "Verilog HDL Implicit Net warning at TopModule.v(28): created implicit net for \"hset_btn\"" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1593604778159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1593604778198 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "m0 m_chattering " "Node instance \"m0\" instantiates undefined entity \"m_chattering\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "m0" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "m1 m_chattering " "Node instance \"m1\" instantiates undefined entity \"m_chattering\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "m1" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "m2 m_chattering " "Node instance \"m2\" instantiates undefined entity \"m_chattering\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "m2" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clk0 m_1s_clk " "Node instance \"clk0\" instantiates undefined entity \"m_1s_clk\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "clk0" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 33 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "t0 m_digital_watch " "Node instance \"t0\" instantiates undefined entity \"m_digital_watch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "t0" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 35 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 m_seven_segment " "Node instance \"u0\" instantiates undefined entity \"m_seven_segment\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "u0" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u1 m_seven_segment " "Node instance \"u1\" instantiates undefined entity \"m_seven_segment\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "u1" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 39 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u2 m_seven_segment " "Node instance \"u2\" instantiates undefined entity \"m_seven_segment\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "u2" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u3 m_seven_segment " "Node instance \"u3\" instantiates undefined entity \"m_seven_segment\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "u3" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 41 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u4 m_seven_segment " "Node instance \"u4\" instantiates undefined entity \"m_seven_segment\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "u4" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 42 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u5 m_seven_segment " "Node instance \"u5\" instantiates undefined entity \"m_seven_segment\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopModule.v" "u5" { Text "/home/vagrant/shared/L15_DigitalWatch/TopModule.v" 43 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1593604778270 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 11 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 11 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593604778292 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul  1 20:59:38 2020 " "Processing ended: Wed Jul  1 20:59:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593604778292 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593604778292 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593604778292 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1593604778292 ""}
