0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/xavie/Desktop/VHDL_Adventures/Project 4/Four_Bit_Register_SV/Four_Bit_Register_SV.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/xavie/Desktop/VHDL_Adventures/Project 4/Four_Bit_Register_SV/Four_Bit_Register_SV.srcs/sources_1/new/Four_Bit_Register.sv,1742084592,systemVerilog,,C:/Users/xavie/Desktop/VHDL_Adventures/Project 4/Four_Bit_Register_SV/Four_Bit_Register_SV.srcs/sources_1/new/Four_Bit_Register_tb.sv,,Four_Bit_Register,,uvm,,,,,,
C:/Users/xavie/Desktop/VHDL_Adventures/Project 4/Four_Bit_Register_SV/Four_Bit_Register_SV.srcs/sources_1/new/Four_Bit_Register_tb.sv,1742084783,systemVerilog,,,,Four_Bit_Register_tb,,uvm,,,,,,
