<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.15">
  <compounddef id="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase" kind="struct" language="C++" prot="public">
    <compoundname>haldls::vx::detail::BackendContainerBase</compoundname>
    <includes refid="traits_8h" local="no">traits.h</includes>
    <innerclass refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1_1generate__lookup__table" prot="public">haldls::vx::detail::BackendContainerBase::generate_lookup_table</innerclass>
    <innerclass refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1_1generate__lookup__table_3_01hate_1_1type__list_3_01Ts_8_8_8_01_4_01_4" prot="public">haldls::vx::detail::BackendContainerBase::generate_lookup_table&lt; hate::type_list&lt; Ts... &gt; &gt;</innerclass>
    <templateparamlist>
      <param>
        <type>typename</type>
        <declname>ContainerT</declname>
        <defname>ContainerT</defname>
      </param>
      <param>
        <type>typename</type>
        <declname>DefaultBackendContainer</declname>
        <defname>DefaultBackendContainer</defname>
      </param>
      <param>
        <type>typename...</type>
        <declname>AdditionalBackendContainer</declname>
        <defname>AdditionalBackendContainer</defname>
      </param>
    </templateparamlist>
      <sectiondef kind="public-type">
      <memberdef kind="typedef" id="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a0ce19b126f0707a46388d8a43b4d66f6" prot="public" static="no">
        <type>hate::type_list&lt; DefaultBackendContainer, AdditionalBackendContainer... &gt;</type>
        <definition>typedef hate::type_list&lt;DefaultBackendContainer, AdditionalBackendContainer...&gt; haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::container_list</definition>
        <argsstring></argsstring>
        <name>container_list</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" line="78" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="typedef" id="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a6066da96aa3ca413a91288481788d2c6" prot="public" static="no">
        <type>DefaultBackendContainer</type>
        <definition>typedef DefaultBackendContainer haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::default_container</definition>
        <argsstring></argsstring>
        <name>default_container</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" line="79" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" bodystart="79" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-static-attrib">
      <memberdef kind="variable" id="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a9e0f677feca1769b9f54c0cf0354f9e8" prot="public" static="yes" mutable="no">
        <type>constexpr auto</type>
        <definition>constexpr auto haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::backend_index_lookup_table</definition>
        <argsstring></argsstring>
        <name>backend_index_lookup_table</name>
        <initializer>=
	    <ref refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1_1generate__lookup__table" kindref="compound">generate_lookup_table</ref>&lt;<ref refid="namespacehaldls_1_1vx_1a98186b2568b381869c84a3ac98cb623b" kindref="member">BackendContainerList</ref>&gt;::backend_index_lookup_table</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" line="121" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a5e116459118a893c22bf4ef78bdb8e90" prot="public" static="yes" mutable="no">
        <type>constexpr <ref refid="namespacehaldls_1_1vx_1a090837f0a96d7d15d40eeef01be6711c" kindref="member">Backend</ref></type>
        <definition>constexpr Backend haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::default_backend</definition>
        <argsstring></argsstring>
        <name>default_backend</name>
        <initializer>=
	    <ref refid="structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type" kindref="compound">backend_from_backend_container_type</ref>&lt;DefaultBackendContainer&gt;::backend</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" line="81" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1ac148238dcef34a7f5ac9852152f895da" prot="public" static="yes" mutable="no">
        <type>constexpr std::array&lt; <ref refid="namespacehaldls_1_1vx_1a090837f0a96d7d15d40eeef01be6711c" kindref="member">Backend</ref>, sizeof...(AdditionalBackendContainer)+1 &gt;</type>
        <definition>constexpr std::array&lt;Backend, sizeof...(AdditionalBackendContainer) + 1&gt; haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::valid_backends</definition>
        <argsstring></argsstring>
        <name>valid_backends</name>
        <initializer>{
	    <ref refid="structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type" kindref="compound">backend_from_backend_container_type</ref>&lt;DefaultBackendContainer&gt;::backend,
	    <ref refid="structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type" kindref="compound">backend_from_backend_container_type</ref>&lt;AdditionalBackendContainer&gt;::backend...}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" line="84" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-static-func">
      <memberdef kind="function" id="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a74dd3f73f634893111f8f87dd3b36610" prot="public" static="yes" const="no" explicit="no" inline="yes" virt="non-virtual">
        <type>constexpr bool</type>
        <definition>static constexpr bool haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;::valid</definition>
        <argsstring>(Backend backend)</argsstring>
        <name>valid</name>
        <param>
          <type><ref refid="namespacehaldls_1_1vx_1a090837f0a96d7d15d40eeef01be6711c" kindref="member">Backend</ref></type>
          <declname>backend</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" line="124" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" bodystart="124" bodyend="124"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Backend container trait base. </para>
    </briefdescription>
    <detaileddescription>
<para>Each container has to support at least one backend container. Multiple supported backends allow specifying a default backend which is used if no backend is given at a PlaybackProgramBuilder::read/write instruction. <parameterlist kind="templateparam"><parameteritem>
<parameternamelist>
<parametername>ContainerT</parametername>
</parameternamelist>
<parameterdescription>
<para>Container for which to generate backend traits for </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DefaultBackendContainer</parametername>
</parameternamelist>
<parameterdescription>
<para>Default backend to use if no is given </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>AdditionalBackendContainer</parametername>
</parameternamelist>
<parameterdescription>
<para>Additionally supported backends </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
    </detaileddescription>
    <inheritancegraph>
      <node id="137">
        <label>haldls::vx::detail::BackendContainerBase&lt; Timer, fisch::vx::Timer &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; Timer, fisch::vx::Timer &gt;</edgelabel>
        </childnode>
      </node>
      <node id="40">
        <label>haldls::vx::detail::BackendContainerTrait&lt; EventRecordingConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01EventRecordingConfig_01_4"/>
        <childnode refid="39" relation="public-inheritance">
        </childnode>
      </node>
      <node id="37">
        <label>haldls::vx::detail::BackendContainerBase&lt; NeuronResetQuad, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; NeuronResetQuad, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="85">
        <label>haldls::vx::detail::BackendContainerBase&lt; PLLSelfTest, fisch::vx::JTAGPLLRegister, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PLLSelfTest, fisch::vx::JTAGPLLRegister, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="98">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ResetJTAGTap &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01ResetJTAGTap_01_4"/>
        <childnode refid="97" relation="public-inheritance">
        </childnode>
      </node>
      <node id="47">
        <label>haldls::vx::detail::BackendContainerBase&lt; SystimeSyncBase, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SystimeSyncBase, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="141">
        <label>haldls::vx::detail::BackendContainerBase&lt; JTAGIdCode, fisch::vx::JTAGIdCode &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; JTAGIdCode, fisch::vx::JTAGIdCode &gt;</edgelabel>
        </childnode>
      </node>
      <node id="96">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CADCSampleQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CADCSampleQuad_01_4"/>
        <childnode refid="95" relation="public-inheritance">
        </childnode>
      </node>
      <node id="59">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseDriverConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SynapseDriverConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="58">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ADPLL &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01ADPLL_01_4"/>
        <childnode refid="57" relation="public-inheritance">
        </childnode>
      </node>
      <node id="97">
        <label>haldls::vx::detail::BackendContainerBase&lt; ResetJTAGTap, fisch::vx::ResetJTAGTap &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; ResetJTAGTap, fisch::vx::ResetJTAGTap &gt;</edgelabel>
        </childnode>
      </node>
      <node id="120">
        <label>haldls::vx::detail::BackendContainerTrait&lt; FPGADeviceDNA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01FPGADeviceDNA_01_4"/>
        <childnode refid="119" relation="public-inheritance">
        </childnode>
      </node>
      <node id="55">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonPhyConfigChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CommonPhyConfigChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="93">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUMemory, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PPUMemory, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="82">
        <label>haldls::vx::detail::BackendContainerTrait&lt; BackgroundSpikeSource &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01BackgroundSpikeSource_01_4"/>
        <childnode refid="81" relation="public-inheritance">
        </childnode>
      </node>
      <node id="88">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CADCConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CADCConfig_01_4"/>
        <childnode refid="87" relation="public-inheritance">
        </childnode>
      </node>
      <node id="66">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PadMultiplexerConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PadMultiplexerConfig_01_4"/>
        <childnode refid="65" relation="public-inheritance">
        </childnode>
      </node>
      <node id="81">
        <label>haldls::vx::detail::BackendContainerBase&lt; BackgroundSpikeSource, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; BackgroundSpikeSource, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="127">
        <label>haldls::vx::detail::BackendContainerBase&lt; CADCChannelConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CADCChannelConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="94">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUMemory &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PPUMemory_01_4"/>
        <childnode refid="93" relation="public-inheritance">
        </childnode>
      </node>
      <node id="80">
        <label>haldls::vx::detail::BackendContainerTrait&lt; NeuronConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01NeuronConfig_01_4"/>
        <childnode refid="79" relation="public-inheritance">
        </childnode>
      </node>
      <node id="43">
        <label>haldls::vx::detail::BackendContainerBase&lt; CorrelationReset, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CorrelationReset, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="91">
        <label>haldls::vx::detail::BackendContainerBase&lt; CrossbarOutputEventCounter, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CrossbarOutputEventCounter, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="57">
        <label>haldls::vx::detail::BackendContainerBase&lt; ADPLL, fisch::vx::JTAGPLLRegister, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; ADPLL, fisch::vx::JTAGPLLRegister, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="118">
        <label>haldls::vx::detail::BackendContainerTrait&lt; JTAGClockScaler &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01JTAGClockScaler_01_4"/>
        <childnode refid="117" relation="public-inheritance">
        </childnode>
      </node>
      <node id="116">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseBiasSelection &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SynapseBiasSelection_01_4"/>
        <childnode refid="115" relation="public-inheritance">
        </childnode>
      </node>
      <node id="146">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikePack1ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SpikePack1ToChip_01_4"/>
        <childnode refid="145" relation="public-inheritance">
        </childnode>
      </node>
      <node id="67">
        <label>haldls::vx::detail::BackendContainerBase&lt; ContainerT, ContainerT &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; ContainerT, ContainerT &gt;</edgelabel>
        </childnode>
      </node>
      <node id="78">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CrossbarInputDropCounter &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CrossbarInputDropCounter_01_4"/>
        <childnode refid="77" relation="public-inheritance">
        </childnode>
      </node>
      <node id="45">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonCorrelationConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CommonCorrelationConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="128">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CADCChannelConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CADCChannelConfig_01_4"/>
        <childnode refid="127" relation="public-inheritance">
        </childnode>
      </node>
      <node id="103">
        <label>haldls::vx::detail::BackendContainerBase&lt; PhyConfigFPGA, fisch::vx::OmnibusFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PhyConfigFPGA, fisch::vx::OmnibusFPGA &gt;</edgelabel>
        </childnode>
      </node>
      <node id="129">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonNeuronBackendConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CommonNeuronBackendConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="156">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PerfTest &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PerfTest_01_4"/>
        <childnode refid="155" relation="public-inheritance">
        </childnode>
      </node>
      <node id="135">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUStatusRegister, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PPUStatusRegister, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="110">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ColumnCorrelationQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01ColumnCorrelationQuad_01_4"/>
        <childnode refid="109" relation="public-inheritance">
        </childnode>
      </node>
      <node id="56">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonPhyConfigChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CommonPhyConfigChip_01_4"/>
        <childnode refid="55" relation="public-inheritance">
        </childnode>
      </node>
      <node id="154">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikeCounterRead &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SpikeCounterRead_01_4"/>
        <childnode refid="153" relation="public-inheritance">
        </childnode>
      </node>
      <node id="133">
        <label>haldls::vx::detail::BackendContainerBase&lt; MADCControl, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; MADCControl, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="74">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PLLClockOutputBlock &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PLLClockOutputBlock_01_4"/>
        <childnode refid="73" relation="public-inheritance">
        </childnode>
      </node>
      <node id="139">
        <label>haldls::vx::detail::BackendContainerBase&lt; ShiftRegister, fisch::vx::SPIShiftRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; ShiftRegister, fisch::vx::SPIShiftRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="114">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CrossbarNode &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CrossbarNode_01_4"/>
        <childnode refid="113" relation="public-inheritance">
        </childnode>
      </node>
      <node id="115">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseBiasSelection, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SynapseBiasSelection, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="102">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ColumnCurrentQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01ColumnCurrentQuad_01_4"/>
        <childnode refid="101" relation="public-inheritance">
        </childnode>
      </node>
      <node id="119">
        <label>haldls::vx::detail::BackendContainerBase&lt; FPGADeviceDNA, fisch::vx::OmnibusFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; FPGADeviceDNA, fisch::vx::OmnibusFPGA &gt;</edgelabel>
        </childnode>
      </node>
      <node id="77">
        <label>haldls::vx::detail::BackendContainerBase&lt; CrossbarInputDropCounter, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CrossbarInputDropCounter, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="51">
        <label>haldls::vx::detail::BackendContainerBase&lt; DACChannel, fisch::vx::SPIDACDataRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; DACChannel, fisch::vx::SPIDACDataRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="134">
        <label>haldls::vx::detail::BackendContainerTrait&lt; MADCControl &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01MADCControl_01_4"/>
        <childnode refid="133" relation="public-inheritance">
        </childnode>
      </node>
      <node id="117">
        <label>haldls::vx::detail::BackendContainerBase&lt; JTAGClockScaler, fisch::vx::JTAGClockScaler &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; JTAGClockScaler, fisch::vx::JTAGClockScaler &gt;</edgelabel>
        </childnode>
      </node>
      <node id="126">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PLLSelfTestStatus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PLLSelfTestStatus_01_4"/>
        <childnode refid="125" relation="public-inheritance">
        </childnode>
      </node>
      <node id="76">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ResetChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01ResetChip_01_4"/>
        <childnode refid="75" relation="public-inheritance">
        </childnode>
      </node>
      <node id="38">
        <label>haldls::vx::detail::BackendContainerTrait&lt; NeuronResetQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01NeuronResetQuad_01_4"/>
        <childnode refid="37" relation="public-inheritance">
        </childnode>
      </node>
      <node id="46">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonCorrelationConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CommonCorrelationConfig_01_4"/>
        <childnode refid="45" relation="public-inheritance">
        </childnode>
      </node>
      <node id="111">
        <label>haldls::vx::detail::BackendContainerBase&lt; PhyStatus, fisch::vx::OmnibusFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PhyStatus, fisch::vx::OmnibusFPGA &gt;</edgelabel>
        </childnode>
      </node>
      <node id="144">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CrossbarOutputConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CrossbarOutputConfig_01_4"/>
        <childnode refid="143" relation="public-inheritance">
        </childnode>
      </node>
      <node id="89">
        <label>haldls::vx::detail::BackendContainerBase&lt; PerfTestStatus, fisch::vx::OmnibusFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PerfTestStatus, fisch::vx::OmnibusFPGA &gt;</edgelabel>
        </childnode>
      </node>
      <node id="54">
        <label>haldls::vx::detail::BackendContainerTrait&lt; HicannARQStatus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01HicannARQStatus_01_4"/>
        <childnode refid="53" relation="public-inheritance">
        </childnode>
      </node>
      <node id="87">
        <label>haldls::vx::detail::BackendContainerBase&lt; CADCConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CADCConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="86">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PLLSelfTest &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PLLSelfTest_01_4"/>
        <childnode refid="85" relation="public-inheritance">
        </childnode>
      </node>
      <node id="152">
        <label>haldls::vx::detail::BackendContainerTrait&lt; NeuronReset &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01NeuronReset_01_4"/>
        <childnode refid="151" relation="public-inheritance">
        </childnode>
      </node>
      <node id="153">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikeCounterRead, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SpikeCounterRead, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="63">
        <label>haldls::vx::detail::BackendContainerBase&lt; PADIEvent, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PADIEvent, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="107">
        <label>haldls::vx::detail::BackendContainerBase&lt; ReadoutSourceSelection, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; ReadoutSourceSelection, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="84">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikePack2ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SpikePack2ToChip_01_4"/>
        <childnode refid="83" relation="public-inheritance">
        </childnode>
      </node>
      <node id="35">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonPADIBusConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CommonPADIBusConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="64">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PADIEvent &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PADIEvent_01_4"/>
        <childnode refid="63" relation="public-inheritance">
        </childnode>
      </node>
      <node id="150">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonSynramConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CommonSynramConfig_01_4"/>
        <childnode refid="149" relation="public-inheritance">
        </childnode>
      </node>
      <node id="151">
        <label>haldls::vx::detail::BackendContainerBase&lt; NeuronReset, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; NeuronReset, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="132">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikeCounterReset &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SpikeCounterReset_01_4"/>
        <childnode refid="131" relation="public-inheritance">
        </childnode>
      </node>
      <node id="124">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseQuad &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SynapseQuad_01_4"/>
        <childnode refid="123" relation="public-inheritance">
        </childnode>
      </node>
      <node id="147">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikePack3ToChip, fisch::vx::SpikePack3ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SpikePack3ToChip, fisch::vx::SpikePack3ToChip &gt;</edgelabel>
        </childnode>
      </node>
      <node id="70">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUMemoryWord &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PPUMemoryWord_01_4"/>
        <childnode refid="69" relation="public-inheritance">
        </childnode>
      </node>
      <node id="95">
        <label>haldls::vx::detail::BackendContainerBase&lt; CADCSampleQuad, fisch::vx::OmnibusChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CADCSampleQuad, fisch::vx::OmnibusChip &gt;</edgelabel>
        </childnode>
      </node>
      <node id="108">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ReadoutSourceSelection &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01ReadoutSourceSelection_01_4"/>
        <childnode refid="107" relation="public-inheritance">
        </childnode>
      </node>
      <node id="79">
        <label>haldls::vx::detail::BackendContainerBase&lt; NeuronConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; NeuronConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="33">
        <label>haldls::vx::detail::BackendContainerBase&lt; PhyConfigChip, fisch::vx::JTAGPhyRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PhyConfigChip, fisch::vx::JTAGPhyRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="52">
        <label>haldls::vx::detail::BackendContainerTrait&lt; DACChannel &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01DACChannel_01_4"/>
        <childnode refid="51" relation="public-inheritance">
        </childnode>
      </node>
      <node id="125">
        <label>haldls::vx::detail::BackendContainerBase&lt; PLLSelfTestStatus, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PLLSelfTestStatus, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="143">
        <label>haldls::vx::detail::BackendContainerBase&lt; CrossbarOutputConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CrossbarOutputConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="75">
        <label>haldls::vx::detail::BackendContainerBase&lt; ResetChip, fisch::vx::ResetChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; ResetChip, fisch::vx::ResetChip &gt;</edgelabel>
        </childnode>
      </node>
      <node id="155">
        <label>haldls::vx::detail::BackendContainerBase&lt; PerfTest, fisch::vx::OmnibusFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PerfTest, fisch::vx::OmnibusFPGA &gt;</edgelabel>
        </childnode>
      </node>
      <node id="92">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CrossbarOutputEventCounter &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CrossbarOutputEventCounter_01_4"/>
        <childnode refid="91" relation="public-inheritance">
        </childnode>
      </node>
      <node id="100">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonSTPConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CommonSTPConfig_01_4"/>
        <childnode refid="99" relation="public-inheritance">
        </childnode>
      </node>
      <node id="30">
        <label>haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
      </node>
      <node id="99">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonSTPConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CommonSTPConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="113">
        <label>haldls::vx::detail::BackendContainerBase&lt; CrossbarNode, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CrossbarNode, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="131">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikeCounterReset, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SpikeCounterReset, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="106">
        <label>haldls::vx::detail::BackendContainerTrait&lt; NeuronBackendConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01NeuronBackendConfig_01_4"/>
        <childnode refid="105" relation="public-inheritance">
        </childnode>
      </node>
      <node id="148">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SpikePack3ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SpikePack3ToChip_01_4"/>
        <childnode refid="147" relation="public-inheritance">
        </childnode>
      </node>
      <node id="149">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonSynramConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CommonSynramConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="123">
        <label>haldls::vx::detail::BackendContainerBase&lt; SynapseQuad, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SynapseQuad, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="41">
        <label>haldls::vx::detail::BackendContainerBase&lt; CommonPhyConfigFPGA, fisch::vx::OmnibusFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; CommonPhyConfigFPGA, fisch::vx::OmnibusFPGA &gt;</edgelabel>
        </childnode>
      </node>
      <node id="72">
        <label>haldls::vx::detail::BackendContainerTrait&lt; BlockPostPulse &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01BlockPostPulse_01_4"/>
        <childnode refid="71" relation="public-inheritance">
        </childnode>
      </node>
      <node id="90">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PerfTestStatus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PerfTestStatus_01_4"/>
        <childnode refid="89" relation="public-inheritance">
        </childnode>
      </node>
      <node id="36">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonPADIBusConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CommonPADIBusConfig_01_4"/>
        <childnode refid="35" relation="public-inheritance">
        </childnode>
      </node>
      <node id="109">
        <label>haldls::vx::detail::BackendContainerBase&lt; ColumnCorrelationQuad, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; ColumnCorrelationQuad, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="121">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUMemoryBlock, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PPUMemoryBlock, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="101">
        <label>haldls::vx::detail::BackendContainerBase&lt; ColumnCurrentQuad, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; ColumnCurrentQuad, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="71">
        <label>haldls::vx::detail::BackendContainerBase&lt; BlockPostPulse, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; BlockPostPulse, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="39">
        <label>haldls::vx::detail::BackendContainerBase&lt; EventRecordingConfig, fisch::vx::OmnibusFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; EventRecordingConfig, fisch::vx::OmnibusFPGA &gt;</edgelabel>
        </childnode>
      </node>
      <node id="34">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PhyConfigChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PhyConfigChip_01_4"/>
        <childnode refid="33" relation="public-inheritance">
        </childnode>
      </node>
      <node id="68">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ContainerT &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait"/>
        <childnode refid="67" relation="public-inheritance">
        </childnode>
      </node>
      <node id="61">
        <label>haldls::vx::detail::BackendContainerBase&lt; SystimeSync, fisch::vx::SystimeSync &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SystimeSync, fisch::vx::SystimeSync &gt;</edgelabel>
        </childnode>
      </node>
      <node id="130">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonNeuronBackendConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CommonNeuronBackendConfig_01_4"/>
        <childnode refid="129" relation="public-inheritance">
        </childnode>
      </node>
      <node id="83">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikePack2ToChip, fisch::vx::SpikePack2ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SpikePack2ToChip, fisch::vx::SpikePack2ToChip &gt;</edgelabel>
        </childnode>
      </node>
      <node id="142">
        <label>haldls::vx::detail::BackendContainerTrait&lt; JTAGIdCode &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01JTAGIdCode_01_4"/>
        <childnode refid="141" relation="public-inheritance">
        </childnode>
      </node>
      <node id="122">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUMemoryBlock &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PPUMemoryBlock_01_4"/>
        <childnode refid="121" relation="public-inheritance">
        </childnode>
      </node>
      <node id="49">
        <label>haldls::vx::detail::BackendContainerBase&lt; DACControl, fisch::vx::SPIDACControlRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; DACControl, fisch::vx::SPIDACControlRegister &gt;</edgelabel>
        </childnode>
      </node>
      <node id="140">
        <label>haldls::vx::detail::BackendContainerTrait&lt; ShiftRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01ShiftRegister_01_4"/>
        <childnode refid="139" relation="public-inheritance">
        </childnode>
      </node>
      <node id="62">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SystimeSync &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SystimeSync_01_4"/>
        <childnode refid="61" relation="public-inheritance">
        </childnode>
      </node>
      <node id="69">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUMemoryWord, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PPUMemoryWord, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="105">
        <label>haldls::vx::detail::BackendContainerBase&lt; NeuronBackendConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; NeuronBackendConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="32">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUControlRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PPUControlRegister_01_4"/>
        <childnode refid="31" relation="public-inheritance">
        </childnode>
      </node>
      <node id="112">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PhyStatus &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PhyStatus_01_4"/>
        <childnode refid="111" relation="public-inheritance">
        </childnode>
      </node>
      <node id="31">
        <label>haldls::vx::detail::BackendContainerBase&lt; PPUControlRegister, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PPUControlRegister, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="44">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CorrelationReset &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CorrelationReset_01_4"/>
        <childnode refid="43" relation="public-inheritance">
        </childnode>
      </node>
      <node id="42">
        <label>haldls::vx::detail::BackendContainerTrait&lt; CommonPhyConfigFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01CommonPhyConfigFPGA_01_4"/>
        <childnode refid="41" relation="public-inheritance">
        </childnode>
      </node>
      <node id="65">
        <label>haldls::vx::detail::BackendContainerBase&lt; PadMultiplexerConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PadMultiplexerConfig, fisch::vx::OmnibusChip, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="53">
        <label>haldls::vx::detail::BackendContainerBase&lt; HicannARQStatus, fisch::vx::OmnibusFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; HicannARQStatus, fisch::vx::OmnibusFPGA &gt;</edgelabel>
        </childnode>
      </node>
      <node id="138">
        <label>haldls::vx::detail::BackendContainerTrait&lt; Timer &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01Timer_01_4"/>
        <childnode refid="137" relation="public-inheritance">
        </childnode>
      </node>
      <node id="73">
        <label>haldls::vx::detail::BackendContainerBase&lt; PLLClockOutputBlock, fisch::vx::JTAGPLLRegister, fisch::vx::OmnibusChipOverJTAG &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; PLLClockOutputBlock, fisch::vx::JTAGPLLRegister, fisch::vx::OmnibusChipOverJTAG &gt;</edgelabel>
        </childnode>
      </node>
      <node id="60">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SynapseDriverConfig &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SynapseDriverConfig_01_4"/>
        <childnode refid="59" relation="public-inheritance">
        </childnode>
      </node>
      <node id="104">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PhyConfigFPGA &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PhyConfigFPGA_01_4"/>
        <childnode refid="103" relation="public-inheritance">
        </childnode>
      </node>
      <node id="136">
        <label>haldls::vx::detail::BackendContainerTrait&lt; PPUStatusRegister &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01PPUStatusRegister_01_4"/>
        <childnode refid="135" relation="public-inheritance">
        </childnode>
      </node>
      <node id="145">
        <label>haldls::vx::detail::BackendContainerBase&lt; SpikePack1ToChip, fisch::vx::SpikePack1ToChip &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="30" relation="template-instance">
          <edgelabel>&lt; SpikePack1ToChip, fisch::vx::SpikePack1ToChip &gt;</edgelabel>
        </childnode>
      </node>
      <node id="50">
        <label>haldls::vx::detail::BackendContainerTrait&lt; DACControl &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01DACControl_01_4"/>
        <childnode refid="49" relation="public-inheritance">
        </childnode>
      </node>
      <node id="48">
        <label>haldls::vx::detail::BackendContainerTrait&lt; SystimeSyncBase &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerTrait_3_01SystimeSyncBase_01_4"/>
        <childnode refid="47" relation="public-inheritance">
        </childnode>
      </node>
    </inheritancegraph>
    <collaborationgraph>
      <node id="160">
        <label>T</label>
      </node>
      <node id="159">
        <label>std::array&lt; T &gt;</label>
        <childnode refid="160" relation="usage">
          <edgelabel>elements</edgelabel>
        </childnode>
      </node>
      <node id="157">
        <label>haldls::vx::detail::BackendContainerBase&lt; ContainerT, DefaultBackendContainer, AdditionalBackendContainer &gt;</label>
        <link refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase"/>
        <childnode refid="158" relation="usage">
          <edgelabel>valid_backends</edgelabel>
        </childnode>
      </node>
      <node id="158">
        <label>std::array&lt; Backend, sizeof...(AdditionalBackendContainer)+1 &gt;</label>
        <childnode refid="159" relation="template-instance">
          <edgelabel>&lt; Backend, sizeof...(AdditionalBackendContainer)+1 &gt;</edgelabel>
        </childnode>
      </node>
    </collaborationgraph>
    <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" line="77" column="1" bodyfile="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/haldls/vx/traits.h" bodystart="76" bodyend="125"/>
    <listofallmembers>
      <member refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a9e0f677feca1769b9f54c0cf0354f9e8" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>backend_index_lookup_table</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a0ce19b126f0707a46388d8a43b4d66f6" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>container_list</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a5e116459118a893c22bf4ef78bdb8e90" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>default_backend</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a6066da96aa3ca413a91288481788d2c6" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>default_container</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1a74dd3f73f634893111f8f87dd3b36610" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>valid</name></member>
      <member refid="structhaldls_1_1vx_1_1detail_1_1BackendContainerBase_1ac148238dcef34a7f5ac9852152f895da" prot="public" virt="non-virtual"><scope>haldls::vx::detail::BackendContainerBase</scope><name>valid_backends</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
