$date
	Wed Sep 10 22:03:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a5_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 4 ( s [3:0] $end
$var wire 4 ) p [3:0] $end
$var wire 4 * g [3:0] $end
$var wire 3 + c [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b11 !
b11 (
b11 )
b10 $
b10 '
b1 #
b1 &
#20
b111 +
b1000 !
b1000 (
b1 *
b110 )
b11 $
b11 '
b101 #
b101 &
#30
1"
b0 *
b1111 )
b0 !
b0 (
1%
b1000 $
b1000 '
b111 #
b111 &
#40
b111 +
1"
b1 *
b1110 )
b0 !
b0 (
0%
b1 $
b1 '
b1111 #
b1111 &
#50
1"
b10 +
b1010 *
b0 )
b101 !
b101 (
1%
b1010 $
b1010 '
b1010 #
b1010 &
#60
b1111 !
b1111 (
b111 +
b1111 *
b1111 $
b1111 '
b1111 #
b1111 &
#70
