
can_f1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005fc  080035ec  080035ec  000135ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003be8  08003be8  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08003be8  08003be8  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003be8  08003be8  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003be8  08003be8  00013be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003bec  08003bec  00013bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003bf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  2000005c  08003c4c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08003c4c  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008fa4  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019a0  00000000  00000000  0002906c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007f0  00000000  00000000  0002aa10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000621  00000000  00000000  0002b200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017322  00000000  00000000  0002b821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000096a7  00000000  00000000  00042b43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00084b49  00000000  00000000  0004c1ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000024a8  00000000  00000000  000d0d34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000d31dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080035d4 	.word	0x080035d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080035d4 	.word	0x080035d4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <CAN_Init>:
void CAN_Init(void);
void LogMessage(const char *message);
void LogError(const char *message);
void change_node_id_and_save(uint8_t new_id);

void CAN_Init(void) {
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    CAN_ConfigFilter();
 8000160:	f000 faca 	bl	80006f8 <CAN_ConfigFilter>

    if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000164:	480e      	ldr	r0, [pc, #56]	; (80001a0 <CAN_Init+0x44>)
 8000166:	f000 fff9 	bl	800115c <HAL_CAN_Start>
 800016a:	4603      	mov	r3, r0
 800016c:	2b00      	cmp	r3, #0
 800016e:	d003      	beq.n	8000178 <CAN_Init+0x1c>
        LogError("CAN_Init: Error starting CAN");
 8000170:	480c      	ldr	r0, [pc, #48]	; (80001a4 <CAN_Init+0x48>)
 8000172:	f000 fb15 	bl	80007a0 <LogError>
 8000176:	e002      	b.n	800017e <CAN_Init+0x22>
    } else {
        LogMessage("CAN_Init: CAN started successfully");
 8000178:	480b      	ldr	r0, [pc, #44]	; (80001a8 <CAN_Init+0x4c>)
 800017a:	f000 faf3 	bl	8000764 <LogMessage>
    }

    if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 800017e:	2102      	movs	r1, #2
 8000180:	4807      	ldr	r0, [pc, #28]	; (80001a0 <CAN_Init+0x44>)
 8000182:	f001 fa42 	bl	800160a <HAL_CAN_ActivateNotification>
 8000186:	4603      	mov	r3, r0
 8000188:	2b00      	cmp	r3, #0
 800018a:	d003      	beq.n	8000194 <CAN_Init+0x38>
        LogError("CAN_Init: Error activating CAN notifications");
 800018c:	4807      	ldr	r0, [pc, #28]	; (80001ac <CAN_Init+0x50>)
 800018e:	f000 fb07 	bl	80007a0 <LogError>
    } else {
        LogMessage("CAN_Init: Notifications activated");
    }
}
 8000192:	e002      	b.n	800019a <CAN_Init+0x3e>
        LogMessage("CAN_Init: Notifications activated");
 8000194:	4806      	ldr	r0, [pc, #24]	; (80001b0 <CAN_Init+0x54>)
 8000196:	f000 fae5 	bl	8000764 <LogMessage>
}
 800019a:	bf00      	nop
 800019c:	bd80      	pop	{r7, pc}
 800019e:	bf00      	nop
 80001a0:	20000084 	.word	0x20000084
 80001a4:	080035ec 	.word	0x080035ec
 80001a8:	0800360c 	.word	0x0800360c
 80001ac:	08003630 	.word	0x08003630
 80001b0:	08003660 	.word	0x08003660

080001b4 <StartActivationProcess>:

void StartActivationProcess(void) {
 80001b4:	b580      	push	{r7, lr}
 80001b6:	af00      	add	r7, sp, #0
    currentState = STATE_WAIT_BOOTLOADER_HEARTBEAT;
 80001b8:	4b06      	ldr	r3, [pc, #24]	; (80001d4 <StartActivationProcess+0x20>)
 80001ba:	2201      	movs	r2, #1
 80001bc:	701a      	strb	r2, [r3, #0]
    stateTimer = HAL_GetTick();
 80001be:	f000 fddb 	bl	8000d78 <HAL_GetTick>
 80001c2:	4603      	mov	r3, r0
 80001c4:	4a04      	ldr	r2, [pc, #16]	; (80001d8 <StartActivationProcess+0x24>)
 80001c6:	6013      	str	r3, [r2, #0]
    LogMessage("Starting activation process...");
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <StartActivationProcess+0x28>)
 80001ca:	f000 facb 	bl	8000764 <LogMessage>
}
 80001ce:	bf00      	nop
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	20000078 	.word	0x20000078
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08003684 	.word	0x08003684

080001e0 <CAN_ProcessStateMachine>:

void CAN_ProcessStateMachine(void) {
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b082      	sub	sp, #8
 80001e4:	af00      	add	r7, sp, #0
    uint8_t activation_data[2] = {0x10, 0x10};
 80001e6:	f241 0310 	movw	r3, #4112	; 0x1010
 80001ea:	80bb      	strh	r3, [r7, #4]

    switch (currentState) {
 80001ec:	4b67      	ldr	r3, [pc, #412]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	3b01      	subs	r3, #1
 80001f2:	2b06      	cmp	r3, #6
 80001f4:	f200 80bd 	bhi.w	8000372 <CAN_ProcessStateMachine+0x192>
 80001f8:	a201      	add	r2, pc, #4	; (adr r2, 8000200 <CAN_ProcessStateMachine+0x20>)
 80001fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001fe:	bf00      	nop
 8000200:	0800021d 	.word	0x0800021d
 8000204:	0800026d 	.word	0x0800026d
 8000208:	080002b5 	.word	0x080002b5
 800020c:	080002ff 	.word	0x080002ff
 8000210:	08000343 	.word	0x08000343
 8000214:	08000357 	.word	0x08000357
 8000218:	08000365 	.word	0x08000365
        case STATE_WAIT_BOOTLOADER_HEARTBEAT:
            LogMessage("STATE_WAIT_BOOTLOADER_HEARTBEAT");
 800021c:	485c      	ldr	r0, [pc, #368]	; (8000390 <CAN_ProcessStateMachine+0x1b0>)
 800021e:	f000 faa1 	bl	8000764 <LogMessage>
            if (wait_for_heartbeat(6000)) {
 8000222:	f241 7070 	movw	r0, #6000	; 0x1770
 8000226:	f000 fa21 	bl	800066c <wait_for_heartbeat>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d00b      	beq.n	8000248 <CAN_ProcessStateMachine+0x68>
                LogMessage("Bootloader heartbeat received.");
 8000230:	4858      	ldr	r0, [pc, #352]	; (8000394 <CAN_ProcessStateMachine+0x1b4>)
 8000232:	f000 fa97 	bl	8000764 <LogMessage>
                currentState = STATE_GET_BOOTLOADER_VERSION;
 8000236:	4b55      	ldr	r3, [pc, #340]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 8000238:	2202      	movs	r2, #2
 800023a:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 800023c:	f000 fd9c 	bl	8000d78 <HAL_GetTick>
 8000240:	4603      	mov	r3, r0
 8000242:	4a55      	ldr	r2, [pc, #340]	; (8000398 <CAN_ProcessStateMachine+0x1b8>)
 8000244:	6013      	str	r3, [r2, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("Failed to receive bootloader heartbeat.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000246:	e096      	b.n	8000376 <CAN_ProcessStateMachine+0x196>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 8000248:	f000 fd96 	bl	8000d78 <HAL_GetTick>
 800024c:	4602      	mov	r2, r0
 800024e:	4b52      	ldr	r3, [pc, #328]	; (8000398 <CAN_ProcessStateMachine+0x1b8>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	1ad3      	subs	r3, r2, r3
 8000254:	f241 3288 	movw	r2, #5000	; 0x1388
 8000258:	4293      	cmp	r3, r2
 800025a:	f240 808c 	bls.w	8000376 <CAN_ProcessStateMachine+0x196>
                LogError("Failed to receive bootloader heartbeat.");
 800025e:	484f      	ldr	r0, [pc, #316]	; (800039c <CAN_ProcessStateMachine+0x1bc>)
 8000260:	f000 fa9e 	bl	80007a0 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000264:	4b49      	ldr	r3, [pc, #292]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 8000266:	2206      	movs	r2, #6
 8000268:	701a      	strb	r2, [r3, #0]
            break;
 800026a:	e084      	b.n	8000376 <CAN_ProcessStateMachine+0x196>

        case STATE_GET_BOOTLOADER_VERSION:
            LogMessage("STATE_GET_BOOTLOADER_VERSION");
 800026c:	484c      	ldr	r0, [pc, #304]	; (80003a0 <CAN_ProcessStateMachine+0x1c0>)
 800026e:	f000 fa79 	bl	8000764 <LogMessage>
            if (send_command((uint8_t*) "\x20\x20", 2)) {
 8000272:	2102      	movs	r1, #2
 8000274:	484b      	ldr	r0, [pc, #300]	; (80003a4 <CAN_ProcessStateMachine+0x1c4>)
 8000276:	f000 f9ad 	bl	80005d4 <send_command>
 800027a:	4603      	mov	r3, r0
 800027c:	2b00      	cmp	r3, #0
 800027e:	d012      	beq.n	80002a6 <CAN_ProcessStateMachine+0xc6>
                if (wait_for_heartbeat(6000)) {
 8000280:	f241 7070 	movw	r0, #6000	; 0x1770
 8000284:	f000 f9f2 	bl	800066c <wait_for_heartbeat>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d075      	beq.n	800037a <CAN_ProcessStateMachine+0x19a>
                    LogMessage("Bootloader version received.");
 800028e:	4846      	ldr	r0, [pc, #280]	; (80003a8 <CAN_ProcessStateMachine+0x1c8>)
 8000290:	f000 fa68 	bl	8000764 <LogMessage>
                    currentState = STATE_SEND_ACTIVATION;
 8000294:	4b3d      	ldr	r3, [pc, #244]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 8000296:	2203      	movs	r2, #3
 8000298:	701a      	strb	r2, [r3, #0]
                    stateTimer = HAL_GetTick();
 800029a:	f000 fd6d 	bl	8000d78 <HAL_GetTick>
 800029e:	4603      	mov	r3, r0
 80002a0:	4a3d      	ldr	r2, [pc, #244]	; (8000398 <CAN_ProcessStateMachine+0x1b8>)
 80002a2:	6013      	str	r3, [r2, #0]
                }
            } else {
                LogError("Failed to send bootloader version request.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 80002a4:	e069      	b.n	800037a <CAN_ProcessStateMachine+0x19a>
                LogError("Failed to send bootloader version request.");
 80002a6:	4841      	ldr	r0, [pc, #260]	; (80003ac <CAN_ProcessStateMachine+0x1cc>)
 80002a8:	f000 fa7a 	bl	80007a0 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 80002ac:	4b37      	ldr	r3, [pc, #220]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 80002ae:	2206      	movs	r2, #6
 80002b0:	701a      	strb	r2, [r3, #0]
            break;
 80002b2:	e062      	b.n	800037a <CAN_ProcessStateMachine+0x19a>

        case STATE_SEND_ACTIVATION:
            LogMessage("STATE_SEND_ACTIVATION");
 80002b4:	483e      	ldr	r0, [pc, #248]	; (80003b0 <CAN_ProcessStateMachine+0x1d0>)
 80002b6:	f000 fa55 	bl	8000764 <LogMessage>
            if (send_command(activation_data, 2)) {
 80002ba:	1d3b      	adds	r3, r7, #4
 80002bc:	2102      	movs	r1, #2
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 f988 	bl	80005d4 <send_command>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d012      	beq.n	80002f0 <CAN_ProcessStateMachine+0x110>
                if (wait_for_heartbeat(6000)) {
 80002ca:	f241 7070 	movw	r0, #6000	; 0x1770
 80002ce:	f000 f9cd 	bl	800066c <wait_for_heartbeat>
 80002d2:	4603      	mov	r3, r0
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d052      	beq.n	800037e <CAN_ProcessStateMachine+0x19e>
                    LogMessage("Activation command acknowledged.");
 80002d8:	4836      	ldr	r0, [pc, #216]	; (80003b4 <CAN_ProcessStateMachine+0x1d4>)
 80002da:	f000 fa43 	bl	8000764 <LogMessage>
                    currentState = STATE_CONFIRM_CANOPEN_MODE;
 80002de:	4b2b      	ldr	r3, [pc, #172]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 80002e0:	2204      	movs	r2, #4
 80002e2:	701a      	strb	r2, [r3, #0]
                    stateTimer = HAL_GetTick();
 80002e4:	f000 fd48 	bl	8000d78 <HAL_GetTick>
 80002e8:	4603      	mov	r3, r0
 80002ea:	4a2b      	ldr	r2, [pc, #172]	; (8000398 <CAN_ProcessStateMachine+0x1b8>)
 80002ec:	6013      	str	r3, [r2, #0]
                }
            } else {
                LogError("Failed to send activation command.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 80002ee:	e046      	b.n	800037e <CAN_ProcessStateMachine+0x19e>
                LogError("Failed to send activation command.");
 80002f0:	4831      	ldr	r0, [pc, #196]	; (80003b8 <CAN_ProcessStateMachine+0x1d8>)
 80002f2:	f000 fa55 	bl	80007a0 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 80002f6:	4b25      	ldr	r3, [pc, #148]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 80002f8:	2206      	movs	r2, #6
 80002fa:	701a      	strb	r2, [r3, #0]
            break;
 80002fc:	e03f      	b.n	800037e <CAN_ProcessStateMachine+0x19e>

        case STATE_CONFIRM_CANOPEN_MODE:
            LogMessage("STATE_CONFIRM_CANOPEN_MODE");
 80002fe:	482f      	ldr	r0, [pc, #188]	; (80003bc <CAN_ProcessStateMachine+0x1dc>)
 8000300:	f000 fa30 	bl	8000764 <LogMessage>
            if (wait_for_heartbeat(5000)) {
 8000304:	f241 3088 	movw	r0, #5000	; 0x1388
 8000308:	f000 f9b0 	bl	800066c <wait_for_heartbeat>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d006      	beq.n	8000320 <CAN_ProcessStateMachine+0x140>
                LogMessage("CANopen mode confirmed.");
 8000312:	482b      	ldr	r0, [pc, #172]	; (80003c0 <CAN_ProcessStateMachine+0x1e0>)
 8000314:	f000 fa26 	bl	8000764 <LogMessage>
                currentState = STATE_CHANGE_NODE_ID;
 8000318:	4b1c      	ldr	r3, [pc, #112]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 800031a:	2205      	movs	r2, #5
 800031c:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("Failed to confirm CANopen mode.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 800031e:	e030      	b.n	8000382 <CAN_ProcessStateMachine+0x1a2>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 8000320:	f000 fd2a 	bl	8000d78 <HAL_GetTick>
 8000324:	4602      	mov	r2, r0
 8000326:	4b1c      	ldr	r3, [pc, #112]	; (8000398 <CAN_ProcessStateMachine+0x1b8>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	1ad3      	subs	r3, r2, r3
 800032c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000330:	4293      	cmp	r3, r2
 8000332:	d926      	bls.n	8000382 <CAN_ProcessStateMachine+0x1a2>
                LogError("Failed to confirm CANopen mode.");
 8000334:	4823      	ldr	r0, [pc, #140]	; (80003c4 <CAN_ProcessStateMachine+0x1e4>)
 8000336:	f000 fa33 	bl	80007a0 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 800033a:	4b14      	ldr	r3, [pc, #80]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 800033c:	2206      	movs	r2, #6
 800033e:	701a      	strb	r2, [r3, #0]
            break;
 8000340:	e01f      	b.n	8000382 <CAN_ProcessStateMachine+0x1a2>

        case STATE_CHANGE_NODE_ID:
            LogMessage("STATE_CHANGE_NODE_ID: Changing Node-ID");
 8000342:	4821      	ldr	r0, [pc, #132]	; (80003c8 <CAN_ProcessStateMachine+0x1e8>)
 8000344:	f000 fa0e 	bl	8000764 <LogMessage>
            change_node_id_and_save(0x02);  // –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –Ω–æ–≤—ã–π ID 0x02
 8000348:	2002      	movs	r0, #2
 800034a:	f000 f843 	bl	80003d4 <change_node_id_and_save>
            currentState = STATE_ACTIVATION_COMPLETE;  // –ü–µ—Ä–µ—Ö–æ–¥ –≤ —Ñ–∏–Ω–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ –ø–æ—Å–ª–µ –∏–∑–º–µ–Ω–µ–Ω–∏—è Node-ID
 800034e:	4b0f      	ldr	r3, [pc, #60]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 8000350:	2207      	movs	r2, #7
 8000352:	701a      	strb	r2, [r3, #0]
            break;
 8000354:	e016      	b.n	8000384 <CAN_ProcessStateMachine+0x1a4>

        case STATE_ACTIVATION_FAILED:
            LogError("Activation failed.");
 8000356:	481d      	ldr	r0, [pc, #116]	; (80003cc <CAN_ProcessStateMachine+0x1ec>)
 8000358:	f000 fa22 	bl	80007a0 <LogError>
            currentState = STATE_INIT;
 800035c:	4b0b      	ldr	r3, [pc, #44]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 800035e:	2200      	movs	r2, #0
 8000360:	701a      	strb	r2, [r3, #0]
            break;
 8000362:	e00f      	b.n	8000384 <CAN_ProcessStateMachine+0x1a4>

        case STATE_ACTIVATION_COMPLETE:
            LogMessage("Activation process completed successfully.");
 8000364:	481a      	ldr	r0, [pc, #104]	; (80003d0 <CAN_ProcessStateMachine+0x1f0>)
 8000366:	f000 f9fd 	bl	8000764 <LogMessage>
            currentState = STATE_INIT;  // –ó–∞–≤–µ—Ä—à–µ–Ω–∏–µ –ø—Ä–æ—Ü–µ—Å—Å–∞ –∏ –≤–æ–∑–≤—Ä–∞—Ç –≤ –Ω–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ
 800036a:	4b08      	ldr	r3, [pc, #32]	; (800038c <CAN_ProcessStateMachine+0x1ac>)
 800036c:	2200      	movs	r2, #0
 800036e:	701a      	strb	r2, [r3, #0]
            break;
 8000370:	e008      	b.n	8000384 <CAN_ProcessStateMachine+0x1a4>

        default:
            break;
 8000372:	bf00      	nop
 8000374:	e006      	b.n	8000384 <CAN_ProcessStateMachine+0x1a4>
            break;
 8000376:	bf00      	nop
 8000378:	e004      	b.n	8000384 <CAN_ProcessStateMachine+0x1a4>
            break;
 800037a:	bf00      	nop
 800037c:	e002      	b.n	8000384 <CAN_ProcessStateMachine+0x1a4>
            break;
 800037e:	bf00      	nop
 8000380:	e000      	b.n	8000384 <CAN_ProcessStateMachine+0x1a4>
            break;
 8000382:	bf00      	nop
    }
}
 8000384:	bf00      	nop
 8000386:	3708      	adds	r7, #8
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	20000078 	.word	0x20000078
 8000390:	080036a4 	.word	0x080036a4
 8000394:	080036c4 	.word	0x080036c4
 8000398:	2000007c 	.word	0x2000007c
 800039c:	080036e4 	.word	0x080036e4
 80003a0:	0800370c 	.word	0x0800370c
 80003a4:	0800372c 	.word	0x0800372c
 80003a8:	08003730 	.word	0x08003730
 80003ac:	08003750 	.word	0x08003750
 80003b0:	0800377c 	.word	0x0800377c
 80003b4:	08003794 	.word	0x08003794
 80003b8:	080037b8 	.word	0x080037b8
 80003bc:	080037dc 	.word	0x080037dc
 80003c0:	080037f8 	.word	0x080037f8
 80003c4:	08003810 	.word	0x08003810
 80003c8:	08003830 	.word	0x08003830
 80003cc:	08003858 	.word	0x08003858
 80003d0:	0800386c 	.word	0x0800386c

080003d4 <change_node_id_and_save>:

void change_node_id_and_save(uint8_t new_id) {
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b088      	sub	sp, #32
 80003d8:	af00      	add	r7, sp, #0
 80003da:	4603      	mov	r3, r0
 80003dc:	71fb      	strb	r3, [r7, #7]
    uint8_t change_id_command[] = {0x2F, 0x01, 0x18, 0x00, new_id, 0x00, 0x00, 0x00};
 80003de:	232f      	movs	r3, #47	; 0x2f
 80003e0:	763b      	strb	r3, [r7, #24]
 80003e2:	2301      	movs	r3, #1
 80003e4:	767b      	strb	r3, [r7, #25]
 80003e6:	2318      	movs	r3, #24
 80003e8:	76bb      	strb	r3, [r7, #26]
 80003ea:	2300      	movs	r3, #0
 80003ec:	76fb      	strb	r3, [r7, #27]
 80003ee:	79fb      	ldrb	r3, [r7, #7]
 80003f0:	773b      	strb	r3, [r7, #28]
 80003f2:	2300      	movs	r3, #0
 80003f4:	777b      	strb	r3, [r7, #29]
 80003f6:	2300      	movs	r3, #0
 80003f8:	77bb      	strb	r3, [r7, #30]
 80003fa:	2300      	movs	r3, #0
 80003fc:	77fb      	strb	r3, [r7, #31]

    if (send_command(change_id_command, sizeof(change_id_command))) {
 80003fe:	f107 0318 	add.w	r3, r7, #24
 8000402:	2108      	movs	r1, #8
 8000404:	4618      	mov	r0, r3
 8000406:	f000 f8e5 	bl	80005d4 <send_command>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d032      	beq.n	8000476 <change_node_id_and_save+0xa2>
        LogMessage("Node-ID change command sent successfully.");
 8000410:	481c      	ldr	r0, [pc, #112]	; (8000484 <change_node_id_and_save+0xb0>)
 8000412:	f000 f9a7 	bl	8000764 <LogMessage>
        HAL_Delay(100);
 8000416:	2064      	movs	r0, #100	; 0x64
 8000418:	f000 fcb8 	bl	8000d8c <HAL_Delay>

        uint8_t save_id_command[] = {0x2B, 0x10, 0x10, 0x00, 0x01, 0x00, 0x00, 0x00};
 800041c:	4a1a      	ldr	r2, [pc, #104]	; (8000488 <change_node_id_and_save+0xb4>)
 800041e:	f107 0310 	add.w	r3, r7, #16
 8000422:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000426:	e883 0003 	stmia.w	r3, {r0, r1}
        if (send_command(save_id_command, sizeof(save_id_command))) {
 800042a:	f107 0310 	add.w	r3, r7, #16
 800042e:	2108      	movs	r1, #8
 8000430:	4618      	mov	r0, r3
 8000432:	f000 f8cf 	bl	80005d4 <send_command>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d018      	beq.n	800046e <change_node_id_and_save+0x9a>
            LogMessage("Node-ID saved successfully.");
 800043c:	4813      	ldr	r0, [pc, #76]	; (800048c <change_node_id_and_save+0xb8>)
 800043e:	f000 f991 	bl	8000764 <LogMessage>
            HAL_Delay(100);
 8000442:	2064      	movs	r0, #100	; 0x64
 8000444:	f000 fca2 	bl	8000d8c <HAL_Delay>

            uint8_t reset_command[] = {0x81, 0x00};
 8000448:	2381      	movs	r3, #129	; 0x81
 800044a:	81bb      	strh	r3, [r7, #12]
            if (send_command(reset_command, sizeof(reset_command))) {
 800044c:	f107 030c 	add.w	r3, r7, #12
 8000450:	2102      	movs	r1, #2
 8000452:	4618      	mov	r0, r3
 8000454:	f000 f8be 	bl	80005d4 <send_command>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d003      	beq.n	8000466 <change_node_id_and_save+0x92>
                LogMessage("Soft reset command sent successfully.");
 800045e:	480c      	ldr	r0, [pc, #48]	; (8000490 <change_node_id_and_save+0xbc>)
 8000460:	f000 f980 	bl	8000764 <LogMessage>
            LogError("Failed to save new Node-ID.");
        }
    } else {
        LogError("Failed to send Node-ID change command.");
    }
}
 8000464:	e00a      	b.n	800047c <change_node_id_and_save+0xa8>
                LogError("Failed to send soft reset command.");
 8000466:	480b      	ldr	r0, [pc, #44]	; (8000494 <change_node_id_and_save+0xc0>)
 8000468:	f000 f99a 	bl	80007a0 <LogError>
}
 800046c:	e006      	b.n	800047c <change_node_id_and_save+0xa8>
            LogError("Failed to save new Node-ID.");
 800046e:	480a      	ldr	r0, [pc, #40]	; (8000498 <change_node_id_and_save+0xc4>)
 8000470:	f000 f996 	bl	80007a0 <LogError>
}
 8000474:	e002      	b.n	800047c <change_node_id_and_save+0xa8>
        LogError("Failed to send Node-ID change command.");
 8000476:	4809      	ldr	r0, [pc, #36]	; (800049c <change_node_id_and_save+0xc8>)
 8000478:	f000 f992 	bl	80007a0 <LogError>
}
 800047c:	bf00      	nop
 800047e:	3720      	adds	r7, #32
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	08003898 	.word	0x08003898
 8000488:	08003970 	.word	0x08003970
 800048c:	080038c4 	.word	0x080038c4
 8000490:	080038e0 	.word	0x080038e0
 8000494:	08003908 	.word	0x08003908
 8000498:	0800392c 	.word	0x0800392c
 800049c:	08003948 	.word	0x08003948

080004a0 <process_CAN_message>:

void process_CAN_message(uint16_t received_ID, uint8_t *data, uint8_t DLC) {
 80004a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a2:	b0c3      	sub	sp, #268	; 0x10c
 80004a4:	af0a      	add	r7, sp, #40	; 0x28
 80004a6:	4603      	mov	r3, r0
 80004a8:	6139      	str	r1, [r7, #16]
 80004aa:	82fb      	strh	r3, [r7, #22]
 80004ac:	4613      	mov	r3, r2
 80004ae:	757b      	strb	r3, [r7, #21]
    char logBuffer[200];
    snprintf(logBuffer, sizeof(logBuffer),
 80004b0:	8af9      	ldrh	r1, [r7, #22]
 80004b2:	7d7b      	ldrb	r3, [r7, #21]
             "Received CAN message: ID=0x%X, DLC=%d, Data=[%02X, %02X, %02X, %02X, %02X, %02X, %02X, %02X]",
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80004b4:	693a      	ldr	r2, [r7, #16]
 80004b6:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80004b8:	4614      	mov	r4, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80004ba:	693a      	ldr	r2, [r7, #16]
 80004bc:	3201      	adds	r2, #1
 80004be:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80004c0:	4615      	mov	r5, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80004c2:	693a      	ldr	r2, [r7, #16]
 80004c4:	3202      	adds	r2, #2
 80004c6:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80004c8:	4616      	mov	r6, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80004ca:	693a      	ldr	r2, [r7, #16]
 80004cc:	3203      	adds	r2, #3
 80004ce:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80004d0:	60fa      	str	r2, [r7, #12]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80004d2:	693a      	ldr	r2, [r7, #16]
 80004d4:	3204      	adds	r2, #4
 80004d6:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80004d8:	60ba      	str	r2, [r7, #8]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80004da:	693a      	ldr	r2, [r7, #16]
 80004dc:	3205      	adds	r2, #5
 80004de:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80004e0:	607a      	str	r2, [r7, #4]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80004e2:	693a      	ldr	r2, [r7, #16]
 80004e4:	3206      	adds	r2, #6
 80004e6:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80004e8:	603a      	str	r2, [r7, #0]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80004ea:	693a      	ldr	r2, [r7, #16]
 80004ec:	3207      	adds	r2, #7
 80004ee:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80004f0:	f107 0018 	add.w	r0, r7, #24
 80004f4:	9208      	str	r2, [sp, #32]
 80004f6:	f8d7 c000 	ldr.w	ip, [r7]
 80004fa:	f8cd c01c 	str.w	ip, [sp, #28]
 80004fe:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8000502:	f8cd c018 	str.w	ip, [sp, #24]
 8000506:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800050a:	f8cd c014 	str.w	ip, [sp, #20]
 800050e:	68fa      	ldr	r2, [r7, #12]
 8000510:	9204      	str	r2, [sp, #16]
 8000512:	9603      	str	r6, [sp, #12]
 8000514:	9502      	str	r5, [sp, #8]
 8000516:	9401      	str	r4, [sp, #4]
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	460b      	mov	r3, r1
 800051c:	4a18      	ldr	r2, [pc, #96]	; (8000580 <process_CAN_message+0xe0>)
 800051e:	21c8      	movs	r1, #200	; 0xc8
 8000520:	f002 fb82 	bl	8002c28 <sniprintf>
    LogMessage(logBuffer);
 8000524:	f107 0318 	add.w	r3, r7, #24
 8000528:	4618      	mov	r0, r3
 800052a:	f000 f91b 	bl	8000764 <LogMessage>

    if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 800052e:	8afb      	ldrh	r3, [r7, #22]
 8000530:	f240 7203 	movw	r2, #1795	; 0x703
 8000534:	4293      	cmp	r3, r2
 8000536:	d10e      	bne.n	8000556 <process_CAN_message+0xb6>
        memcmp(data, RAW_CAN_BOOTLOADER_HEARTBEAT_DATA, 8) == 0) {
 8000538:	2208      	movs	r2, #8
 800053a:	4912      	ldr	r1, [pc, #72]	; (8000584 <process_CAN_message+0xe4>)
 800053c:	6938      	ldr	r0, [r7, #16]
 800053e:	f002 fba7 	bl	8002c90 <memcmp>
 8000542:	4603      	mov	r3, r0
    if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8000544:	2b00      	cmp	r3, #0
 8000546:	d106      	bne.n	8000556 <process_CAN_message+0xb6>
        LogMessage("Bootloader heartbeat message received.");
 8000548:	480f      	ldr	r0, [pc, #60]	; (8000588 <process_CAN_message+0xe8>)
 800054a:	f000 f90b 	bl	8000764 <LogMessage>
        heartbeat_received = 1;
 800054e:	4b0f      	ldr	r3, [pc, #60]	; (800058c <process_CAN_message+0xec>)
 8000550:	2201      	movs	r2, #1
 8000552:	701a      	strb	r2, [r3, #0]
    else if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
             data[0] == CANOPEN_CONFIRMATION_DATA[0]) {
        LogMessage("CANopen confirmation message received.");
        canopen_confirmation_received = 1;
    }
}
 8000554:	e00f      	b.n	8000576 <process_CAN_message+0xd6>
    else if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8000556:	8afb      	ldrh	r3, [r7, #22]
 8000558:	f240 7203 	movw	r2, #1795	; 0x703
 800055c:	4293      	cmp	r3, r2
 800055e:	d10a      	bne.n	8000576 <process_CAN_message+0xd6>
             data[0] == CANOPEN_CONFIRMATION_DATA[0]) {
 8000560:	693b      	ldr	r3, [r7, #16]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	227f      	movs	r2, #127	; 0x7f
    else if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8000566:	4293      	cmp	r3, r2
 8000568:	d105      	bne.n	8000576 <process_CAN_message+0xd6>
        LogMessage("CANopen confirmation message received.");
 800056a:	4809      	ldr	r0, [pc, #36]	; (8000590 <process_CAN_message+0xf0>)
 800056c:	f000 f8fa 	bl	8000764 <LogMessage>
        canopen_confirmation_received = 1;
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <process_CAN_message+0xf4>)
 8000572:	2201      	movs	r2, #1
 8000574:	701a      	strb	r2, [r3, #0]
}
 8000576:	bf00      	nop
 8000578:	37e4      	adds	r7, #228	; 0xe4
 800057a:	46bd      	mov	sp, r7
 800057c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800057e:	bf00      	nop
 8000580:	08003978 	.word	0x08003978
 8000584:	08003b80 	.word	0x08003b80
 8000588:	080039d8 	.word	0x080039d8
 800058c:	20000080 	.word	0x20000080
 8000590:	08003a00 	.word	0x08003a00
 8000594:	20000081 	.word	0x20000081

08000598 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000598:	b580      	push	{r7, lr}
 800059a:	b08c      	sub	sp, #48	; 0x30
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];

    while (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 80005a0:	e008      	b.n	80005b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
        process_CAN_message(RxHeader.StdId, RxData, RxHeader.DLC);
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	b29b      	uxth	r3, r3
 80005a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005a8:	b2d2      	uxtb	r2, r2
 80005aa:	f107 010c 	add.w	r1, r7, #12
 80005ae:	4618      	mov	r0, r3
 80005b0:	f7ff ff76 	bl	80004a0 <process_CAN_message>
    while (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 80005b4:	f107 030c 	add.w	r3, r7, #12
 80005b8:	f107 0214 	add.w	r2, r7, #20
 80005bc:	2100      	movs	r1, #0
 80005be:	6878      	ldr	r0, [r7, #4]
 80005c0:	f000 ff02 	bl	80013c8 <HAL_CAN_GetRxMessage>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d0eb      	beq.n	80005a2 <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
    }
}
 80005ca:	bf00      	nop
 80005cc:	bf00      	nop
 80005ce:	3730      	adds	r7, #48	; 0x30
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <send_command>:

static uint8_t send_command(uint8_t *data, uint8_t len) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b08a      	sub	sp, #40	; 0x28
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	460b      	mov	r3, r1
 80005de:	70fb      	strb	r3, [r7, #3]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    TxHeader.StdId = LEFT_WHEEL_ID;
 80005e0:	2303      	movs	r3, #3
 80005e2:	60fb      	str	r3, [r7, #12]
    TxHeader.RTR = CAN_RTR_DATA;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61bb      	str	r3, [r7, #24]
    TxHeader.IDE = CAN_ID_STD;
 80005e8:	2300      	movs	r3, #0
 80005ea:	617b      	str	r3, [r7, #20]
    TxHeader.DLC = len;
 80005ec:	78fb      	ldrb	r3, [r7, #3]
 80005ee:	61fb      	str	r3, [r7, #28]

    if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &TxMailbox) != HAL_OK) {
 80005f0:	f107 0308 	add.w	r3, r7, #8
 80005f4:	f107 010c 	add.w	r1, r7, #12
 80005f8:	687a      	ldr	r2, [r7, #4]
 80005fa:	4817      	ldr	r0, [pc, #92]	; (8000658 <send_command+0x84>)
 80005fc:	f000 fdf2 	bl	80011e4 <HAL_CAN_AddTxMessage>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d004      	beq.n	8000610 <send_command+0x3c>
        LogError("Error sending command to CAN.");
 8000606:	4815      	ldr	r0, [pc, #84]	; (800065c <send_command+0x88>)
 8000608:	f000 f8ca 	bl	80007a0 <LogError>
        return 0;
 800060c:	2300      	movs	r3, #0
 800060e:	e01f      	b.n	8000650 <send_command+0x7c>
    } else {
        LogMessage("Command sent successfully to CAN");
 8000610:	4813      	ldr	r0, [pc, #76]	; (8000660 <send_command+0x8c>)
 8000612:	f000 f8a7 	bl	8000764 <LogMessage>
    }

    uint32_t startTime = HAL_GetTick();
 8000616:	f000 fbaf 	bl	8000d78 <HAL_GetTick>
 800061a:	6278      	str	r0, [r7, #36]	; 0x24
    while (HAL_CAN_IsTxMessagePending(&hcan, TxMailbox)) {
 800061c:	e00c      	b.n	8000638 <send_command+0x64>
        if (HAL_GetTick() - startTime > 500) {
 800061e:	f000 fbab 	bl	8000d78 <HAL_GetTick>
 8000622:	4602      	mov	r2, r0
 8000624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000626:	1ad3      	subs	r3, r2, r3
 8000628:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800062c:	d904      	bls.n	8000638 <send_command+0x64>
            LogError("Timeout waiting for message to be sent.");
 800062e:	480d      	ldr	r0, [pc, #52]	; (8000664 <send_command+0x90>)
 8000630:	f000 f8b6 	bl	80007a0 <LogError>
            return 0;
 8000634:	2300      	movs	r3, #0
 8000636:	e00b      	b.n	8000650 <send_command+0x7c>
    while (HAL_CAN_IsTxMessagePending(&hcan, TxMailbox)) {
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	4619      	mov	r1, r3
 800063c:	4806      	ldr	r0, [pc, #24]	; (8000658 <send_command+0x84>)
 800063e:	f000 fea0 	bl	8001382 <HAL_CAN_IsTxMessagePending>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d1ea      	bne.n	800061e <send_command+0x4a>
        }
    }
    LogMessage("Message sent successfully from TxMailbox");
 8000648:	4807      	ldr	r0, [pc, #28]	; (8000668 <send_command+0x94>)
 800064a:	f000 f88b 	bl	8000764 <LogMessage>
    return 1;
 800064e:	2301      	movs	r3, #1
}
 8000650:	4618      	mov	r0, r3
 8000652:	3728      	adds	r7, #40	; 0x28
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000084 	.word	0x20000084
 800065c:	08003a28 	.word	0x08003a28
 8000660:	08003a48 	.word	0x08003a48
 8000664:	08003a6c 	.word	0x08003a6c
 8000668:	08003a94 	.word	0x08003a94

0800066c <wait_for_heartbeat>:

static uint8_t wait_for_heartbeat(uint32_t timeout_ms) {
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
    uint32_t start_time = HAL_GetTick();
 8000674:	f000 fb80 	bl	8000d78 <HAL_GetTick>
 8000678:	60f8      	str	r0, [r7, #12]

    heartbeat_received = 0;
 800067a:	4b19      	ldr	r3, [pc, #100]	; (80006e0 <wait_for_heartbeat+0x74>)
 800067c:	2200      	movs	r2, #0
 800067e:	701a      	strb	r2, [r3, #0]
    canopen_confirmation_received = 0;
 8000680:	4b18      	ldr	r3, [pc, #96]	; (80006e4 <wait_for_heartbeat+0x78>)
 8000682:	2200      	movs	r2, #0
 8000684:	701a      	strb	r2, [r3, #0]

    while ((HAL_GetTick() - start_time) < timeout_ms) {
 8000686:	e01a      	b.n	80006be <wait_for_heartbeat+0x52>
        if (currentState == STATE_CONFIRM_CANOPEN_MODE && canopen_confirmation_received) {
 8000688:	4b17      	ldr	r3, [pc, #92]	; (80006e8 <wait_for_heartbeat+0x7c>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b04      	cmp	r3, #4
 800068e:	d109      	bne.n	80006a4 <wait_for_heartbeat+0x38>
 8000690:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <wait_for_heartbeat+0x78>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	b2db      	uxtb	r3, r3
 8000696:	2b00      	cmp	r3, #0
 8000698:	d004      	beq.n	80006a4 <wait_for_heartbeat+0x38>
            LogMessage("CANopen mode confirmed.");
 800069a:	4814      	ldr	r0, [pc, #80]	; (80006ec <wait_for_heartbeat+0x80>)
 800069c:	f000 f862 	bl	8000764 <LogMessage>
            return 1;
 80006a0:	2301      	movs	r3, #1
 80006a2:	e018      	b.n	80006d6 <wait_for_heartbeat+0x6a>
        }
        if (heartbeat_received) {
 80006a4:	4b0e      	ldr	r3, [pc, #56]	; (80006e0 <wait_for_heartbeat+0x74>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d004      	beq.n	80006b8 <wait_for_heartbeat+0x4c>
            LogMessage("Expected heartbeat received.");
 80006ae:	4810      	ldr	r0, [pc, #64]	; (80006f0 <wait_for_heartbeat+0x84>)
 80006b0:	f000 f858 	bl	8000764 <LogMessage>
            return 1;
 80006b4:	2301      	movs	r3, #1
 80006b6:	e00e      	b.n	80006d6 <wait_for_heartbeat+0x6a>
        }
        HAL_Delay(10);
 80006b8:	200a      	movs	r0, #10
 80006ba:	f000 fb67 	bl	8000d8c <HAL_Delay>
    while ((HAL_GetTick() - start_time) < timeout_ms) {
 80006be:	f000 fb5b 	bl	8000d78 <HAL_GetTick>
 80006c2:	4602      	mov	r2, r0
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	1ad3      	subs	r3, r2, r3
 80006c8:	687a      	ldr	r2, [r7, #4]
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d8dc      	bhi.n	8000688 <wait_for_heartbeat+0x1c>
    }
    LogMessage("Timeout: heartbeat not received.");
 80006ce:	4809      	ldr	r0, [pc, #36]	; (80006f4 <wait_for_heartbeat+0x88>)
 80006d0:	f000 f848 	bl	8000764 <LogMessage>
    return 0;
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3710      	adds	r7, #16
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000080 	.word	0x20000080
 80006e4:	20000081 	.word	0x20000081
 80006e8:	20000078 	.word	0x20000078
 80006ec:	080037f8 	.word	0x080037f8
 80006f0:	08003ac0 	.word	0x08003ac0
 80006f4:	08003ae0 	.word	0x08003ae0

080006f8 <CAN_ConfigFilter>:

static void CAN_ConfigFilter(void) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b08a      	sub	sp, #40	; 0x28
 80006fc:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef FilterConfig = {0};
 80006fe:	463b      	mov	r3, r7
 8000700:	2228      	movs	r2, #40	; 0x28
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f002 fad3 	bl	8002cb0 <memset>
    FilterConfig.FilterBank = 0;
 800070a:	2300      	movs	r3, #0
 800070c:	617b      	str	r3, [r7, #20]
    FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800070e:	2300      	movs	r3, #0
 8000710:	61bb      	str	r3, [r7, #24]
    FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000712:	2301      	movs	r3, #1
 8000714:	61fb      	str	r3, [r7, #28]
    FilterConfig.FilterIdHigh = 0x0000;
 8000716:	2300      	movs	r3, #0
 8000718:	603b      	str	r3, [r7, #0]
    FilterConfig.FilterIdLow = 0x0000;
 800071a:	2300      	movs	r3, #0
 800071c:	607b      	str	r3, [r7, #4]
    FilterConfig.FilterMaskIdHigh = 0x0000;
 800071e:	2300      	movs	r3, #0
 8000720:	60bb      	str	r3, [r7, #8]
    FilterConfig.FilterMaskIdLow = 0x0000;
 8000722:	2300      	movs	r3, #0
 8000724:	60fb      	str	r3, [r7, #12]
    FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000726:	2300      	movs	r3, #0
 8000728:	613b      	str	r3, [r7, #16]
    FilterConfig.FilterActivation = ENABLE;
 800072a:	2301      	movs	r3, #1
 800072c:	623b      	str	r3, [r7, #32]

    if (HAL_CAN_ConfigFilter(&hcan, &FilterConfig) != HAL_OK) {
 800072e:	463b      	mov	r3, r7
 8000730:	4619      	mov	r1, r3
 8000732:	4809      	ldr	r0, [pc, #36]	; (8000758 <CAN_ConfigFilter+0x60>)
 8000734:	f000 fc49 	bl	8000fca <HAL_CAN_ConfigFilter>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d005      	beq.n	800074a <CAN_ConfigFilter+0x52>
        LogError("CAN_ConfigFilter: Filter configuration failed");
 800073e:	4807      	ldr	r0, [pc, #28]	; (800075c <CAN_ConfigFilter+0x64>)
 8000740:	f000 f82e 	bl	80007a0 <LogError>
        Error_Handler();
 8000744:	f000 f920 	bl	8000988 <Error_Handler>
    } else {
        LogMessage("CAN_ConfigFilter: Filter configured successfully (all messages pass)");
    }
}
 8000748:	e002      	b.n	8000750 <CAN_ConfigFilter+0x58>
        LogMessage("CAN_ConfigFilter: Filter configured successfully (all messages pass)");
 800074a:	4805      	ldr	r0, [pc, #20]	; (8000760 <CAN_ConfigFilter+0x68>)
 800074c:	f000 f80a 	bl	8000764 <LogMessage>
}
 8000750:	bf00      	nop
 8000752:	3728      	adds	r7, #40	; 0x28
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	20000084 	.word	0x20000084
 800075c:	08003b04 	.word	0x08003b04
 8000760:	08003b34 	.word	0x08003b34

08000764 <LogMessage>:

void LogMessage(const char *message) {
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff fced 	bl	800014c <strlen>
 8000772:	4603      	mov	r3, r0
 8000774:	b29a      	uxth	r2, r3
 8000776:	f04f 33ff 	mov.w	r3, #4294967295
 800077a:	6879      	ldr	r1, [r7, #4]
 800077c:	4806      	ldr	r0, [pc, #24]	; (8000798 <LogMessage+0x34>)
 800077e:	f002 f87f 	bl	8002880 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
 8000782:	f04f 33ff 	mov.w	r3, #4294967295
 8000786:	2202      	movs	r2, #2
 8000788:	4904      	ldr	r1, [pc, #16]	; (800079c <LogMessage+0x38>)
 800078a:	4803      	ldr	r0, [pc, #12]	; (8000798 <LogMessage+0x34>)
 800078c:	f002 f878 	bl	8002880 <HAL_UART_Transmit>
}
 8000790:	bf00      	nop
 8000792:	3708      	adds	r7, #8
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	200000ac 	.word	0x200000ac
 800079c:	08003b7c 	.word	0x08003b7c

080007a0 <LogError>:

void LogError(const char *message) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
    LogMessage(message);
 80007a8:	6878      	ldr	r0, [r7, #4]
 80007aa:	f7ff ffdb 	bl	8000764 <LogMessage>
}
 80007ae:	bf00      	nop
 80007b0:	3708      	adds	r7, #8
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ba:	f000 fa85 	bl	8000cc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007be:	f000 f810 	bl	80007e2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c2:	f000 f8b3 	bl	800092c <MX_GPIO_Init>
  MX_CAN_Init();
 80007c6:	f000 f851 	bl	800086c <MX_CAN_Init>
  MX_USART2_UART_Init();
 80007ca:	f000 f885 	bl	80008d8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // –?–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è CAN
     CAN_Init();
 80007ce:	f7ff fcc5 	bl	800015c <CAN_Init>

     // –ó–∞–ø—É—Å–∫ –ø—Ä–æ—Ü–µ—Å—Å–∞ –∞–∫—Ç–∏–≤–∞—Ü–∏–∏
     StartActivationProcess();
 80007d2:	f7ff fcef 	bl	80001b4 <StartActivationProcess>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CAN_ProcessStateMachine();
 80007d6:	f7ff fd03 	bl	80001e0 <CAN_ProcessStateMachine>
	  HAL_Delay(100);
 80007da:	2064      	movs	r0, #100	; 0x64
 80007dc:	f000 fad6 	bl	8000d8c <HAL_Delay>
	  CAN_ProcessStateMachine();
 80007e0:	e7f9      	b.n	80007d6 <main+0x20>

080007e2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e2:	b580      	push	{r7, lr}
 80007e4:	b090      	sub	sp, #64	; 0x40
 80007e6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e8:	f107 0318 	add.w	r3, r7, #24
 80007ec:	2228      	movs	r2, #40	; 0x28
 80007ee:	2100      	movs	r1, #0
 80007f0:	4618      	mov	r0, r3
 80007f2:	f002 fa5d 	bl	8002cb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000804:	2301      	movs	r3, #1
 8000806:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000808:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800080c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800080e:	2300      	movs	r3, #0
 8000810:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000812:	2301      	movs	r3, #1
 8000814:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000816:	2302      	movs	r3, #2
 8000818:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800081a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800081e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000820:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000824:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000826:	f107 0318 	add.w	r3, r7, #24
 800082a:	4618      	mov	r0, r3
 800082c:	f001 fbc8 	bl	8001fc0 <HAL_RCC_OscConfig>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000836:	f000 f8a7 	bl	8000988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083a:	230f      	movs	r3, #15
 800083c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800083e:	2302      	movs	r3, #2
 8000840:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000846:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800084a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	2102      	movs	r1, #2
 8000854:	4618      	mov	r0, r3
 8000856:	f001 fe35 	bl	80024c4 <HAL_RCC_ClockConfig>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000860:	f000 f892 	bl	8000988 <Error_Handler>
  }
}
 8000864:	bf00      	nop
 8000866:	3740      	adds	r7, #64	; 0x40
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}

0800086c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000870:	4b17      	ldr	r3, [pc, #92]	; (80008d0 <MX_CAN_Init+0x64>)
 8000872:	4a18      	ldr	r2, [pc, #96]	; (80008d4 <MX_CAN_Init+0x68>)
 8000874:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 8000876:	4b16      	ldr	r3, [pc, #88]	; (80008d0 <MX_CAN_Init+0x64>)
 8000878:	2209      	movs	r2, #9
 800087a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800087c:	4b14      	ldr	r3, [pc, #80]	; (80008d0 <MX_CAN_Init+0x64>)
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000882:	4b13      	ldr	r3, [pc, #76]	; (80008d0 <MX_CAN_Init+0x64>)
 8000884:	2200      	movs	r2, #0
 8000886:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8000888:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <MX_CAN_Init+0x64>)
 800088a:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800088e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000890:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <MX_CAN_Init+0x64>)
 8000892:	2200      	movs	r2, #0
 8000894:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000896:	4b0e      	ldr	r3, [pc, #56]	; (80008d0 <MX_CAN_Init+0x64>)
 8000898:	2200      	movs	r2, #0
 800089a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800089c:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <MX_CAN_Init+0x64>)
 800089e:	2200      	movs	r2, #0
 80008a0:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <MX_CAN_Init+0x64>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80008a8:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <MX_CAN_Init+0x64>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <MX_CAN_Init+0x64>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <MX_CAN_Init+0x64>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80008ba:	4805      	ldr	r0, [pc, #20]	; (80008d0 <MX_CAN_Init+0x64>)
 80008bc:	f000 fa8a 	bl	8000dd4 <HAL_CAN_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 80008c6:	f000 f85f 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	20000084 	.word	0x20000084
 80008d4:	40006400 	.word	0x40006400

080008d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008dc:	4b11      	ldr	r3, [pc, #68]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008de:	4a12      	ldr	r2, [pc, #72]	; (8000928 <MX_USART2_UART_Init+0x50>)
 80008e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008e2:	4b10      	ldr	r3, [pc, #64]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008ea:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008f6:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008fc:	4b09      	ldr	r3, [pc, #36]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 80008fe:	220c      	movs	r2, #12
 8000900:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000902:	4b08      	ldr	r3, [pc, #32]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000908:	4b06      	ldr	r3, [pc, #24]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800090e:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_USART2_UART_Init+0x4c>)
 8000910:	f001 ff66 	bl	80027e0 <HAL_UART_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800091a:	f000 f835 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	200000ac 	.word	0x200000ac
 8000928:	40004400 	.word	0x40004400

0800092c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800092c:	b480      	push	{r7}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000932:	4b14      	ldr	r3, [pc, #80]	; (8000984 <MX_GPIO_Init+0x58>)
 8000934:	699b      	ldr	r3, [r3, #24]
 8000936:	4a13      	ldr	r2, [pc, #76]	; (8000984 <MX_GPIO_Init+0x58>)
 8000938:	f043 0310 	orr.w	r3, r3, #16
 800093c:	6193      	str	r3, [r2, #24]
 800093e:	4b11      	ldr	r3, [pc, #68]	; (8000984 <MX_GPIO_Init+0x58>)
 8000940:	699b      	ldr	r3, [r3, #24]
 8000942:	f003 0310 	and.w	r3, r3, #16
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <MX_GPIO_Init+0x58>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	4a0d      	ldr	r2, [pc, #52]	; (8000984 <MX_GPIO_Init+0x58>)
 8000950:	f043 0320 	orr.w	r3, r3, #32
 8000954:	6193      	str	r3, [r2, #24]
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <MX_GPIO_Init+0x58>)
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	f003 0320 	and.w	r3, r3, #32
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	4b08      	ldr	r3, [pc, #32]	; (8000984 <MX_GPIO_Init+0x58>)
 8000964:	699b      	ldr	r3, [r3, #24]
 8000966:	4a07      	ldr	r2, [pc, #28]	; (8000984 <MX_GPIO_Init+0x58>)
 8000968:	f043 0304 	orr.w	r3, r3, #4
 800096c:	6193      	str	r3, [r2, #24]
 800096e:	4b05      	ldr	r3, [pc, #20]	; (8000984 <MX_GPIO_Init+0x58>)
 8000970:	699b      	ldr	r3, [r3, #24]
 8000972:	f003 0304 	and.w	r3, r3, #4
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800097a:	bf00      	nop
 800097c:	3714      	adds	r7, #20
 800097e:	46bd      	mov	sp, r7
 8000980:	bc80      	pop	{r7}
 8000982:	4770      	bx	lr
 8000984:	40021000 	.word	0x40021000

08000988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800098c:	b672      	cpsid	i
}
 800098e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000990:	e7fe      	b.n	8000990 <Error_Handler+0x8>
	...

08000994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000994:	b480      	push	{r7}
 8000996:	b085      	sub	sp, #20
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800099a:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <HAL_MspInit+0x5c>)
 800099c:	699b      	ldr	r3, [r3, #24]
 800099e:	4a14      	ldr	r2, [pc, #80]	; (80009f0 <HAL_MspInit+0x5c>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	6193      	str	r3, [r2, #24]
 80009a6:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <HAL_MspInit+0x5c>)
 80009a8:	699b      	ldr	r3, [r3, #24]
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b2:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <HAL_MspInit+0x5c>)
 80009b4:	69db      	ldr	r3, [r3, #28]
 80009b6:	4a0e      	ldr	r2, [pc, #56]	; (80009f0 <HAL_MspInit+0x5c>)
 80009b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009bc:	61d3      	str	r3, [r2, #28]
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <HAL_MspInit+0x5c>)
 80009c0:	69db      	ldr	r3, [r3, #28]
 80009c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80009ca:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <HAL_MspInit+0x60>)
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	4a04      	ldr	r2, [pc, #16]	; (80009f4 <HAL_MspInit+0x60>)
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009e6:	bf00      	nop
 80009e8:	3714      	adds	r7, #20
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr
 80009f0:	40021000 	.word	0x40021000
 80009f4:	40010000 	.word	0x40010000

080009f8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b088      	sub	sp, #32
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a00:	f107 0310 	add.w	r3, r7, #16
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a2c      	ldr	r2, [pc, #176]	; (8000ac4 <HAL_CAN_MspInit+0xcc>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d151      	bne.n	8000abc <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000a18:	4b2b      	ldr	r3, [pc, #172]	; (8000ac8 <HAL_CAN_MspInit+0xd0>)
 8000a1a:	69db      	ldr	r3, [r3, #28]
 8000a1c:	4a2a      	ldr	r2, [pc, #168]	; (8000ac8 <HAL_CAN_MspInit+0xd0>)
 8000a1e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a22:	61d3      	str	r3, [r2, #28]
 8000a24:	4b28      	ldr	r3, [pc, #160]	; (8000ac8 <HAL_CAN_MspInit+0xd0>)
 8000a26:	69db      	ldr	r3, [r3, #28]
 8000a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a30:	4b25      	ldr	r3, [pc, #148]	; (8000ac8 <HAL_CAN_MspInit+0xd0>)
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	4a24      	ldr	r2, [pc, #144]	; (8000ac8 <HAL_CAN_MspInit+0xd0>)
 8000a36:	f043 0304 	orr.w	r3, r3, #4
 8000a3a:	6193      	str	r3, [r2, #24]
 8000a3c:	4b22      	ldr	r3, [pc, #136]	; (8000ac8 <HAL_CAN_MspInit+0xd0>)
 8000a3e:	699b      	ldr	r3, [r3, #24]
 8000a40:	f003 0304 	and.w	r3, r3, #4
 8000a44:	60bb      	str	r3, [r7, #8]
 8000a46:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a4c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a56:	f107 0310 	add.w	r3, r7, #16
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	481b      	ldr	r0, [pc, #108]	; (8000acc <HAL_CAN_MspInit+0xd4>)
 8000a5e:	f001 f92b 	bl	8001cb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a70:	f107 0310 	add.w	r3, r7, #16
 8000a74:	4619      	mov	r1, r3
 8000a76:	4815      	ldr	r0, [pc, #84]	; (8000acc <HAL_CAN_MspInit+0xd4>)
 8000a78:	f001 f91e 	bl	8001cb8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2100      	movs	r1, #0
 8000a80:	2013      	movs	r0, #19
 8000a82:	f001 f8e2 	bl	8001c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8000a86:	2013      	movs	r0, #19
 8000a88:	f001 f8fb 	bl	8001c82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2100      	movs	r1, #0
 8000a90:	2014      	movs	r0, #20
 8000a92:	f001 f8da 	bl	8001c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000a96:	2014      	movs	r0, #20
 8000a98:	f001 f8f3 	bl	8001c82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	2015      	movs	r0, #21
 8000aa2:	f001 f8d2 	bl	8001c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000aa6:	2015      	movs	r0, #21
 8000aa8:	f001 f8eb 	bl	8001c82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2100      	movs	r1, #0
 8000ab0:	2016      	movs	r0, #22
 8000ab2:	f001 f8ca 	bl	8001c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000ab6:	2016      	movs	r0, #22
 8000ab8:	f001 f8e3 	bl	8001c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000abc:	bf00      	nop
 8000abe:	3720      	adds	r7, #32
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40006400 	.word	0x40006400
 8000ac8:	40021000 	.word	0x40021000
 8000acc:	40010800 	.word	0x40010800

08000ad0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b088      	sub	sp, #32
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad8:	f107 0310 	add.w	r3, r7, #16
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	605a      	str	r2, [r3, #4]
 8000ae2:	609a      	str	r2, [r3, #8]
 8000ae4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a1b      	ldr	r2, [pc, #108]	; (8000b58 <HAL_UART_MspInit+0x88>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d12f      	bne.n	8000b50 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000af0:	4b1a      	ldr	r3, [pc, #104]	; (8000b5c <HAL_UART_MspInit+0x8c>)
 8000af2:	69db      	ldr	r3, [r3, #28]
 8000af4:	4a19      	ldr	r2, [pc, #100]	; (8000b5c <HAL_UART_MspInit+0x8c>)
 8000af6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000afa:	61d3      	str	r3, [r2, #28]
 8000afc:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <HAL_UART_MspInit+0x8c>)
 8000afe:	69db      	ldr	r3, [r3, #28]
 8000b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b08:	4b14      	ldr	r3, [pc, #80]	; (8000b5c <HAL_UART_MspInit+0x8c>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	4a13      	ldr	r2, [pc, #76]	; (8000b5c <HAL_UART_MspInit+0x8c>)
 8000b0e:	f043 0304 	orr.w	r3, r3, #4
 8000b12:	6193      	str	r3, [r2, #24]
 8000b14:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <HAL_UART_MspInit+0x8c>)
 8000b16:	699b      	ldr	r3, [r3, #24]
 8000b18:	f003 0304 	and.w	r3, r3, #4
 8000b1c:	60bb      	str	r3, [r7, #8]
 8000b1e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b20:	2304      	movs	r3, #4
 8000b22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b24:	2302      	movs	r3, #2
 8000b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b28:	2303      	movs	r3, #3
 8000b2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 0310 	add.w	r3, r7, #16
 8000b30:	4619      	mov	r1, r3
 8000b32:	480b      	ldr	r0, [pc, #44]	; (8000b60 <HAL_UART_MspInit+0x90>)
 8000b34:	f001 f8c0 	bl	8001cb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b38:	2308      	movs	r3, #8
 8000b3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b44:	f107 0310 	add.w	r3, r7, #16
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4805      	ldr	r0, [pc, #20]	; (8000b60 <HAL_UART_MspInit+0x90>)
 8000b4c:	f001 f8b4 	bl	8001cb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b50:	bf00      	nop
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40004400 	.word	0x40004400
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	40010800 	.word	0x40010800

08000b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <NMI_Handler+0x4>

08000b6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b6e:	e7fe      	b.n	8000b6e <HardFault_Handler+0x4>

08000b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <MemManage_Handler+0x4>

08000b76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b7a:	e7fe      	b.n	8000b7a <BusFault_Handler+0x4>

08000b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <UsageFault_Handler+0x4>

08000b82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bc80      	pop	{r7}
 8000b8c:	4770      	bx	lr

08000b8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bc80      	pop	{r7}
 8000b98:	4770      	bx	lr

08000b9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr

08000ba6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000baa:	f000 f8d3 	bl	8000d54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000bb8:	4802      	ldr	r0, [pc, #8]	; (8000bc4 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8000bba:	f000 fd4b 	bl	8001654 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	20000084 	.word	0x20000084

08000bc8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000bcc:	4802      	ldr	r0, [pc, #8]	; (8000bd8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000bce:	f000 fd41 	bl	8001654 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000084 	.word	0x20000084

08000bdc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000be0:	4802      	ldr	r0, [pc, #8]	; (8000bec <CAN1_RX1_IRQHandler+0x10>)
 8000be2:	f000 fd37 	bl	8001654 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000084 	.word	0x20000084

08000bf0 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000bf4:	4802      	ldr	r0, [pc, #8]	; (8000c00 <CAN1_SCE_IRQHandler+0x10>)
 8000bf6:	f000 fd2d 	bl	8001654 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000084 	.word	0x20000084

08000c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c0c:	4a14      	ldr	r2, [pc, #80]	; (8000c60 <_sbrk+0x5c>)
 8000c0e:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <_sbrk+0x60>)
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c18:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <_sbrk+0x64>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d102      	bne.n	8000c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c20:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <_sbrk+0x64>)
 8000c22:	4a12      	ldr	r2, [pc, #72]	; (8000c6c <_sbrk+0x68>)
 8000c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c26:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d207      	bcs.n	8000c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c34:	f002 f844 	bl	8002cc0 <__errno>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c42:	e009      	b.n	8000c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c44:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c4a:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <_sbrk+0x64>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	4a05      	ldr	r2, [pc, #20]	; (8000c68 <_sbrk+0x64>)
 8000c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c56:	68fb      	ldr	r3, [r7, #12]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3718      	adds	r7, #24
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20005000 	.word	0x20005000
 8000c64:	00000400 	.word	0x00000400
 8000c68:	200000f4 	.word	0x200000f4
 8000c6c:	20000248 	.word	0x20000248

08000c70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr

08000c7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c7c:	f7ff fff8 	bl	8000c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c80:	480b      	ldr	r0, [pc, #44]	; (8000cb0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c82:	490c      	ldr	r1, [pc, #48]	; (8000cb4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c84:	4a0c      	ldr	r2, [pc, #48]	; (8000cb8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c88:	e002      	b.n	8000c90 <LoopCopyDataInit>

08000c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c8e:	3304      	adds	r3, #4

08000c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c94:	d3f9      	bcc.n	8000c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c96:	4a09      	ldr	r2, [pc, #36]	; (8000cbc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c98:	4c09      	ldr	r4, [pc, #36]	; (8000cc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c9c:	e001      	b.n	8000ca2 <LoopFillZerobss>

08000c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca0:	3204      	adds	r2, #4

08000ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca4:	d3fb      	bcc.n	8000c9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ca6:	f002 f811 	bl	8002ccc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000caa:	f7ff fd84 	bl	80007b6 <main>
  bx lr
 8000cae:	4770      	bx	lr
  ldr r0, =_sdata
 8000cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000cb8:	08003bf0 	.word	0x08003bf0
  ldr r2, =_sbss
 8000cbc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000cc0:	20000244 	.word	0x20000244

08000cc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cc4:	e7fe      	b.n	8000cc4 <ADC1_2_IRQHandler>
	...

08000cc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ccc:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <HAL_Init+0x28>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a07      	ldr	r2, [pc, #28]	; (8000cf0 <HAL_Init+0x28>)
 8000cd2:	f043 0310 	orr.w	r3, r3, #16
 8000cd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd8:	2003      	movs	r0, #3
 8000cda:	f000 ffab 	bl	8001c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cde:	200f      	movs	r0, #15
 8000ce0:	f000 f808 	bl	8000cf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ce4:	f7ff fe56 	bl	8000994 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40022000 	.word	0x40022000

08000cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cfc:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <HAL_InitTick+0x54>)
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	4b12      	ldr	r3, [pc, #72]	; (8000d4c <HAL_InitTick+0x58>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	4619      	mov	r1, r3
 8000d06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d12:	4618      	mov	r0, r3
 8000d14:	f000 ffc3 	bl	8001c9e <HAL_SYSTICK_Config>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e00e      	b.n	8000d40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2b0f      	cmp	r3, #15
 8000d26:	d80a      	bhi.n	8000d3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	6879      	ldr	r1, [r7, #4]
 8000d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d30:	f000 ff8b 	bl	8001c4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d34:	4a06      	ldr	r2, [pc, #24]	; (8000d50 <HAL_InitTick+0x5c>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	e000      	b.n	8000d40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	20000008 	.word	0x20000008
 8000d50:	20000004 	.word	0x20000004

08000d54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d58:	4b05      	ldr	r3, [pc, #20]	; (8000d70 <HAL_IncTick+0x1c>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <HAL_IncTick+0x20>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4413      	add	r3, r2
 8000d64:	4a03      	ldr	r2, [pc, #12]	; (8000d74 <HAL_IncTick+0x20>)
 8000d66:	6013      	str	r3, [r2, #0]
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr
 8000d70:	20000008 	.word	0x20000008
 8000d74:	200000f8 	.word	0x200000f8

08000d78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d7c:	4b02      	ldr	r3, [pc, #8]	; (8000d88 <HAL_GetTick+0x10>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr
 8000d88:	200000f8 	.word	0x200000f8

08000d8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d94:	f7ff fff0 	bl	8000d78 <HAL_GetTick>
 8000d98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000da4:	d005      	beq.n	8000db2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000da6:	4b0a      	ldr	r3, [pc, #40]	; (8000dd0 <HAL_Delay+0x44>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	461a      	mov	r2, r3
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4413      	add	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000db2:	bf00      	nop
 8000db4:	f7ff ffe0 	bl	8000d78 <HAL_GetTick>
 8000db8:	4602      	mov	r2, r0
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	68fa      	ldr	r2, [r7, #12]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d8f7      	bhi.n	8000db4 <HAL_Delay+0x28>
  {
  }
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000008 	.word	0x20000008

08000dd4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d101      	bne.n	8000de6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e0ed      	b.n	8000fc2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d102      	bne.n	8000df8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff fe00 	bl	80009f8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f042 0201 	orr.w	r2, r2, #1
 8000e06:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e08:	f7ff ffb6 	bl	8000d78 <HAL_GetTick>
 8000e0c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e0e:	e012      	b.n	8000e36 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e10:	f7ff ffb2 	bl	8000d78 <HAL_GetTick>
 8000e14:	4602      	mov	r2, r0
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	2b0a      	cmp	r3, #10
 8000e1c:	d90b      	bls.n	8000e36 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e22:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2205      	movs	r2, #5
 8000e2e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e0c5      	b.n	8000fc2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f003 0301 	and.w	r3, r3, #1
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d0e5      	beq.n	8000e10 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f022 0202 	bic.w	r2, r2, #2
 8000e52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e54:	f7ff ff90 	bl	8000d78 <HAL_GetTick>
 8000e58:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e5a:	e012      	b.n	8000e82 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e5c:	f7ff ff8c 	bl	8000d78 <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b0a      	cmp	r3, #10
 8000e68:	d90b      	bls.n	8000e82 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2205      	movs	r2, #5
 8000e7a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e09f      	b.n	8000fc2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0302 	and.w	r3, r3, #2
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d1e5      	bne.n	8000e5c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	7e1b      	ldrb	r3, [r3, #24]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d108      	bne.n	8000eaa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	e007      	b.n	8000eba <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000eb8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	7e5b      	ldrb	r3, [r3, #25]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d108      	bne.n	8000ed4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	e007      	b.n	8000ee4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ee2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	7e9b      	ldrb	r3, [r3, #26]
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d108      	bne.n	8000efe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f042 0220 	orr.w	r2, r2, #32
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	e007      	b.n	8000f0e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f022 0220 	bic.w	r2, r2, #32
 8000f0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	7edb      	ldrb	r3, [r3, #27]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d108      	bne.n	8000f28 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f022 0210 	bic.w	r2, r2, #16
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	e007      	b.n	8000f38 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f042 0210 	orr.w	r2, r2, #16
 8000f36:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	7f1b      	ldrb	r3, [r3, #28]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d108      	bne.n	8000f52 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f042 0208 	orr.w	r2, r2, #8
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	e007      	b.n	8000f62 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f022 0208 	bic.w	r2, r2, #8
 8000f60:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	7f5b      	ldrb	r3, [r3, #29]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d108      	bne.n	8000f7c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f042 0204 	orr.w	r2, r2, #4
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	e007      	b.n	8000f8c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f022 0204 	bic.w	r2, r2, #4
 8000f8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	689a      	ldr	r2, [r3, #8]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	431a      	orrs	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	691b      	ldr	r3, [r3, #16]
 8000f9a:	431a      	orrs	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	695b      	ldr	r3, [r3, #20]
 8000fa0:	ea42 0103 	orr.w	r1, r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	1e5a      	subs	r2, r3, #1
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2201      	movs	r2, #1
 8000fbc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	b087      	sub	sp, #28
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
 8000fd2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fe0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000fe2:	7cfb      	ldrb	r3, [r7, #19]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d003      	beq.n	8000ff0 <HAL_CAN_ConfigFilter+0x26>
 8000fe8:	7cfb      	ldrb	r3, [r7, #19]
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	f040 80aa 	bne.w	8001144 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000ff6:	f043 0201 	orr.w	r2, r3, #1
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	695b      	ldr	r3, [r3, #20]
 8001004:	f003 031f 	and.w	r3, r3, #31
 8001008:	2201      	movs	r2, #1
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	43db      	mvns	r3, r3
 800101a:	401a      	ands	r2, r3
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d123      	bne.n	8001072 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	43db      	mvns	r3, r3
 8001034:	401a      	ands	r2, r3
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001048:	683a      	ldr	r2, [r7, #0]
 800104a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800104c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	3248      	adds	r2, #72	; 0x48
 8001052:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001066:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001068:	6979      	ldr	r1, [r7, #20]
 800106a:	3348      	adds	r3, #72	; 0x48
 800106c:	00db      	lsls	r3, r3, #3
 800106e:	440b      	add	r3, r1
 8001070:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d122      	bne.n	80010c0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	431a      	orrs	r2, r3
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001096:	683a      	ldr	r2, [r7, #0]
 8001098:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800109a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	3248      	adds	r2, #72	; 0x48
 80010a0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010b4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010b6:	6979      	ldr	r1, [r7, #20]
 80010b8:	3348      	adds	r3, #72	; 0x48
 80010ba:	00db      	lsls	r3, r3, #3
 80010bc:	440b      	add	r3, r1
 80010be:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d109      	bne.n	80010dc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	43db      	mvns	r3, r3
 80010d2:	401a      	ands	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80010da:	e007      	b.n	80010ec <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	431a      	orrs	r2, r3
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d109      	bne.n	8001108 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	401a      	ands	r2, r3
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001106:	e007      	b.n	8001118 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	431a      	orrs	r2, r3
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	6a1b      	ldr	r3, [r3, #32]
 800111c:	2b01      	cmp	r3, #1
 800111e:	d107      	bne.n	8001130 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	431a      	orrs	r2, r3
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001136:	f023 0201 	bic.w	r2, r3, #1
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001140:	2300      	movs	r3, #0
 8001142:	e006      	b.n	8001152 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001148:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001150:	2301      	movs	r3, #1
  }
}
 8001152:	4618      	mov	r0, r3
 8001154:	371c      	adds	r7, #28
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr

0800115c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f893 3020 	ldrb.w	r3, [r3, #32]
 800116a:	b2db      	uxtb	r3, r3
 800116c:	2b01      	cmp	r3, #1
 800116e:	d12e      	bne.n	80011ce <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2202      	movs	r2, #2
 8001174:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f022 0201 	bic.w	r2, r2, #1
 8001186:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001188:	f7ff fdf6 	bl	8000d78 <HAL_GetTick>
 800118c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800118e:	e012      	b.n	80011b6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001190:	f7ff fdf2 	bl	8000d78 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b0a      	cmp	r3, #10
 800119c:	d90b      	bls.n	80011b6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2205      	movs	r2, #5
 80011ae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e012      	b.n	80011dc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d1e5      	bne.n	8001190 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80011ca:	2300      	movs	r3, #0
 80011cc:	e006      	b.n	80011dc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
  }
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b089      	sub	sp, #36	; 0x24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011f8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001202:	7ffb      	ldrb	r3, [r7, #31]
 8001204:	2b01      	cmp	r3, #1
 8001206:	d003      	beq.n	8001210 <HAL_CAN_AddTxMessage+0x2c>
 8001208:	7ffb      	ldrb	r3, [r7, #31]
 800120a:	2b02      	cmp	r3, #2
 800120c:	f040 80ad 	bne.w	800136a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d10a      	bne.n	8001230 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001220:	2b00      	cmp	r3, #0
 8001222:	d105      	bne.n	8001230 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800122a:	2b00      	cmp	r3, #0
 800122c:	f000 8095 	beq.w	800135a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	0e1b      	lsrs	r3, r3, #24
 8001234:	f003 0303 	and.w	r3, r3, #3
 8001238:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800123a:	2201      	movs	r2, #1
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	409a      	lsls	r2, r3
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d10d      	bne.n	8001268 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001256:	68f9      	ldr	r1, [r7, #12]
 8001258:	6809      	ldr	r1, [r1, #0]
 800125a:	431a      	orrs	r2, r3
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	3318      	adds	r3, #24
 8001260:	011b      	lsls	r3, r3, #4
 8001262:	440b      	add	r3, r1
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	e00f      	b.n	8001288 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001272:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001278:	68f9      	ldr	r1, [r7, #12]
 800127a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800127c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	3318      	adds	r3, #24
 8001282:	011b      	lsls	r3, r3, #4
 8001284:	440b      	add	r3, r1
 8001286:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	6819      	ldr	r1, [r3, #0]
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	691a      	ldr	r2, [r3, #16]
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	3318      	adds	r3, #24
 8001294:	011b      	lsls	r3, r3, #4
 8001296:	440b      	add	r3, r1
 8001298:	3304      	adds	r3, #4
 800129a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	7d1b      	ldrb	r3, [r3, #20]
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d111      	bne.n	80012c8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	3318      	adds	r3, #24
 80012ac:	011b      	lsls	r3, r3, #4
 80012ae:	4413      	add	r3, r2
 80012b0:	3304      	adds	r3, #4
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	68fa      	ldr	r2, [r7, #12]
 80012b6:	6811      	ldr	r1, [r2, #0]
 80012b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	3318      	adds	r3, #24
 80012c0:	011b      	lsls	r3, r3, #4
 80012c2:	440b      	add	r3, r1
 80012c4:	3304      	adds	r3, #4
 80012c6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3307      	adds	r3, #7
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	061a      	lsls	r2, r3, #24
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3306      	adds	r3, #6
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	041b      	lsls	r3, r3, #16
 80012d8:	431a      	orrs	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	3305      	adds	r3, #5
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	4313      	orrs	r3, r2
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	3204      	adds	r2, #4
 80012e8:	7812      	ldrb	r2, [r2, #0]
 80012ea:	4610      	mov	r0, r2
 80012ec:	68fa      	ldr	r2, [r7, #12]
 80012ee:	6811      	ldr	r1, [r2, #0]
 80012f0:	ea43 0200 	orr.w	r2, r3, r0
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	011b      	lsls	r3, r3, #4
 80012f8:	440b      	add	r3, r1
 80012fa:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80012fe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3303      	adds	r3, #3
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	061a      	lsls	r2, r3, #24
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3302      	adds	r3, #2
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	041b      	lsls	r3, r3, #16
 8001310:	431a      	orrs	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3301      	adds	r3, #1
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	021b      	lsls	r3, r3, #8
 800131a:	4313      	orrs	r3, r2
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	7812      	ldrb	r2, [r2, #0]
 8001320:	4610      	mov	r0, r2
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	6811      	ldr	r1, [r2, #0]
 8001326:	ea43 0200 	orr.w	r2, r3, r0
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	011b      	lsls	r3, r3, #4
 800132e:	440b      	add	r3, r1
 8001330:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001334:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	3318      	adds	r3, #24
 800133e:	011b      	lsls	r3, r3, #4
 8001340:	4413      	add	r3, r2
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	6811      	ldr	r1, [r2, #0]
 8001348:	f043 0201 	orr.w	r2, r3, #1
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	3318      	adds	r3, #24
 8001350:	011b      	lsls	r3, r3, #4
 8001352:	440b      	add	r3, r1
 8001354:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001356:	2300      	movs	r3, #0
 8001358:	e00e      	b.n	8001378 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e006      	b.n	8001378 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
  }
}
 8001378:	4618      	mov	r0, r3
 800137a:	3724      	adds	r7, #36	; 0x24
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr

08001382 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8001382:	b480      	push	{r7}
 8001384:	b085      	sub	sp, #20
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
 800138a:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001396:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8001398:	7afb      	ldrb	r3, [r7, #11]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d002      	beq.n	80013a4 <HAL_CAN_IsTxMessagePending+0x22>
 800139e:	7afb      	ldrb	r3, [r7, #11]
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d10b      	bne.n	80013bc <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	689a      	ldr	r2, [r3, #8]
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	069b      	lsls	r3, r3, #26
 80013ae:	401a      	ands	r2, r3
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	069b      	lsls	r3, r3, #26
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d001      	beq.n	80013bc <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80013b8:	2301      	movs	r3, #1
 80013ba:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80013bc:	68fb      	ldr	r3, [r7, #12]
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr

080013c8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80013c8:	b480      	push	{r7}
 80013ca:	b087      	sub	sp, #28
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
 80013d4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013dc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80013de:	7dfb      	ldrb	r3, [r7, #23]
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d003      	beq.n	80013ec <HAL_CAN_GetRxMessage+0x24>
 80013e4:	7dfb      	ldrb	r3, [r7, #23]
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	f040 8103 	bne.w	80015f2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d10e      	bne.n	8001410 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	f003 0303 	and.w	r3, r3, #3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d116      	bne.n	800142e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e0f7      	b.n	8001600 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	691b      	ldr	r3, [r3, #16]
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	2b00      	cmp	r3, #0
 800141c:	d107      	bne.n	800142e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001422:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e0e8      	b.n	8001600 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	331b      	adds	r3, #27
 8001436:	011b      	lsls	r3, r3, #4
 8001438:	4413      	add	r3, r2
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0204 	and.w	r2, r3, #4
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d10c      	bne.n	8001466 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	331b      	adds	r3, #27
 8001454:	011b      	lsls	r3, r3, #4
 8001456:	4413      	add	r3, r2
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	0d5b      	lsrs	r3, r3, #21
 800145c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	e00b      	b.n	800147e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	331b      	adds	r3, #27
 800146e:	011b      	lsls	r3, r3, #4
 8001470:	4413      	add	r3, r2
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	08db      	lsrs	r3, r3, #3
 8001476:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	331b      	adds	r3, #27
 8001486:	011b      	lsls	r3, r3, #4
 8001488:	4413      	add	r3, r2
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0202 	and.w	r2, r3, #2
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	331b      	adds	r3, #27
 800149c:	011b      	lsls	r3, r3, #4
 800149e:	4413      	add	r3, r2
 80014a0:	3304      	adds	r3, #4
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0308 	and.w	r3, r3, #8
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2208      	movs	r2, #8
 80014b0:	611a      	str	r2, [r3, #16]
 80014b2:	e00b      	b.n	80014cc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	331b      	adds	r3, #27
 80014bc:	011b      	lsls	r3, r3, #4
 80014be:	4413      	add	r3, r2
 80014c0:	3304      	adds	r3, #4
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 020f 	and.w	r2, r3, #15
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	331b      	adds	r3, #27
 80014d4:	011b      	lsls	r3, r3, #4
 80014d6:	4413      	add	r3, r2
 80014d8:	3304      	adds	r3, #4
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	0a1b      	lsrs	r3, r3, #8
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	331b      	adds	r3, #27
 80014ec:	011b      	lsls	r3, r3, #4
 80014ee:	4413      	add	r3, r2
 80014f0:	3304      	adds	r3, #4
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	0c1b      	lsrs	r3, r3, #16
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	011b      	lsls	r3, r3, #4
 8001504:	4413      	add	r3, r2
 8001506:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	b2da      	uxtb	r2, r3
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	011b      	lsls	r3, r3, #4
 800151a:	4413      	add	r3, r2
 800151c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	0a1a      	lsrs	r2, r3, #8
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	3301      	adds	r3, #1
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	011b      	lsls	r3, r3, #4
 8001534:	4413      	add	r3, r2
 8001536:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	0c1a      	lsrs	r2, r3, #16
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	3302      	adds	r3, #2
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	011b      	lsls	r3, r3, #4
 800154e:	4413      	add	r3, r2
 8001550:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	0e1a      	lsrs	r2, r3, #24
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	3303      	adds	r3, #3
 800155c:	b2d2      	uxtb	r2, r2
 800155e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	011b      	lsls	r3, r3, #4
 8001568:	4413      	add	r3, r2
 800156a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	3304      	adds	r3, #4
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	011b      	lsls	r3, r3, #4
 8001580:	4413      	add	r3, r2
 8001582:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	0a1a      	lsrs	r2, r3, #8
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	3305      	adds	r3, #5
 800158e:	b2d2      	uxtb	r2, r2
 8001590:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	011b      	lsls	r3, r3, #4
 800159a:	4413      	add	r3, r2
 800159c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	0c1a      	lsrs	r2, r3, #16
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	3306      	adds	r3, #6
 80015a8:	b2d2      	uxtb	r2, r2
 80015aa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	011b      	lsls	r3, r3, #4
 80015b4:	4413      	add	r3, r2
 80015b6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	0e1a      	lsrs	r2, r3, #24
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	3307      	adds	r3, #7
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d108      	bne.n	80015de <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	68da      	ldr	r2, [r3, #12]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f042 0220 	orr.w	r2, r2, #32
 80015da:	60da      	str	r2, [r3, #12]
 80015dc:	e007      	b.n	80015ee <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	691a      	ldr	r2, [r3, #16]
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f042 0220 	orr.w	r2, r2, #32
 80015ec:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80015ee:	2300      	movs	r3, #0
 80015f0:	e006      	b.n	8001600 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
  }
}
 8001600:	4618      	mov	r0, r3
 8001602:	371c      	adds	r7, #28
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr

0800160a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800160a:	b480      	push	{r7}
 800160c:	b085      	sub	sp, #20
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
 8001612:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f893 3020 	ldrb.w	r3, [r3, #32]
 800161a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d002      	beq.n	8001628 <HAL_CAN_ActivateNotification+0x1e>
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	2b02      	cmp	r3, #2
 8001626:	d109      	bne.n	800163c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	6959      	ldr	r1, [r3, #20]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	683a      	ldr	r2, [r7, #0]
 8001634:	430a      	orrs	r2, r1
 8001636:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001638:	2300      	movs	r3, #0
 800163a:	e006      	b.n	800164a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
  }
}
 800164a:	4618      	mov	r0, r3
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr

08001654 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08a      	sub	sp, #40	; 0x28
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800165c:	2300      	movs	r3, #0
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	695b      	ldr	r3, [r3, #20]
 8001666:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001690:	6a3b      	ldr	r3, [r7, #32]
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	2b00      	cmp	r3, #0
 8001698:	d07c      	beq.n	8001794 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	f003 0301 	and.w	r3, r3, #1
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d023      	beq.n	80016ec <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2201      	movs	r2, #1
 80016aa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d003      	beq.n	80016be <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f000 f983 	bl	80019c2 <HAL_CAN_TxMailbox0CompleteCallback>
 80016bc:	e016      	b.n	80016ec <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d004      	beq.n	80016d2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80016c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016ce:	627b      	str	r3, [r7, #36]	; 0x24
 80016d0:	e00c      	b.n	80016ec <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	f003 0308 	and.w	r3, r3, #8
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d004      	beq.n	80016e6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80016dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80016e2:	627b      	str	r3, [r7, #36]	; 0x24
 80016e4:	e002      	b.n	80016ec <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f000 f986 	bl	80019f8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d024      	beq.n	8001740 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016fe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f000 f962 	bl	80019d4 <HAL_CAN_TxMailbox1CompleteCallback>
 8001710:	e016      	b.n	8001740 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001718:	2b00      	cmp	r3, #0
 800171a:	d004      	beq.n	8001726 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800171c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001722:	627b      	str	r3, [r7, #36]	; 0x24
 8001724:	e00c      	b.n	8001740 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800172c:	2b00      	cmp	r3, #0
 800172e:	d004      	beq.n	800173a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001732:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001736:	627b      	str	r3, [r7, #36]	; 0x24
 8001738:	e002      	b.n	8001740 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f000 f965 	bl	8001a0a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d024      	beq.n	8001794 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001752:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f000 f941 	bl	80019e6 <HAL_CAN_TxMailbox2CompleteCallback>
 8001764:	e016      	b.n	8001794 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d004      	beq.n	800177a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001772:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001776:	627b      	str	r3, [r7, #36]	; 0x24
 8001778:	e00c      	b.n	8001794 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d004      	beq.n	800178e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001786:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800178a:	627b      	str	r3, [r7, #36]	; 0x24
 800178c:	e002      	b.n	8001794 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 f944 	bl	8001a1c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001794:	6a3b      	ldr	r3, [r7, #32]
 8001796:	f003 0308 	and.w	r3, r3, #8
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00c      	beq.n	80017b8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	f003 0310 	and.w	r3, r3, #16
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d007      	beq.n	80017b8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80017a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2210      	movs	r2, #16
 80017b6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80017b8:	6a3b      	ldr	r3, [r7, #32]
 80017ba:	f003 0304 	and.w	r3, r3, #4
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d00b      	beq.n	80017da <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	f003 0308 	and.w	r3, r3, #8
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d006      	beq.n	80017da <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2208      	movs	r2, #8
 80017d2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f000 f92a 	bl	8001a2e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80017da:	6a3b      	ldr	r3, [r7, #32]
 80017dc:	f003 0302 	and.w	r3, r3, #2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d009      	beq.n	80017f8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7fe fed0 	bl	8000598 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80017f8:	6a3b      	ldr	r3, [r7, #32]
 80017fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00c      	beq.n	800181c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	f003 0310 	and.w	r3, r3, #16
 8001808:	2b00      	cmp	r3, #0
 800180a:	d007      	beq.n	800181c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800180c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001812:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2210      	movs	r2, #16
 800181a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800181c:	6a3b      	ldr	r3, [r7, #32]
 800181e:	f003 0320 	and.w	r3, r3, #32
 8001822:	2b00      	cmp	r3, #0
 8001824:	d00b      	beq.n	800183e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	f003 0308 	and.w	r3, r3, #8
 800182c:	2b00      	cmp	r3, #0
 800182e:	d006      	beq.n	800183e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2208      	movs	r2, #8
 8001836:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f000 f90a 	bl	8001a52 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800183e:	6a3b      	ldr	r3, [r7, #32]
 8001840:	f003 0310 	and.w	r3, r3, #16
 8001844:	2b00      	cmp	r3, #0
 8001846:	d009      	beq.n	800185c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	f003 0303 	and.w	r3, r3, #3
 8001852:	2b00      	cmp	r3, #0
 8001854:	d002      	beq.n	800185c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f000 f8f2 	bl	8001a40 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800185c:	6a3b      	ldr	r3, [r7, #32]
 800185e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d00b      	beq.n	800187e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	f003 0310 	and.w	r3, r3, #16
 800186c:	2b00      	cmp	r3, #0
 800186e:	d006      	beq.n	800187e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2210      	movs	r2, #16
 8001876:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f000 f8f3 	bl	8001a64 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800187e:	6a3b      	ldr	r3, [r7, #32]
 8001880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d00b      	beq.n	80018a0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	2b00      	cmp	r3, #0
 8001890:	d006      	beq.n	80018a0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2208      	movs	r2, #8
 8001898:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f000 f8eb 	bl	8001a76 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80018a0:	6a3b      	ldr	r3, [r7, #32]
 80018a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d07b      	beq.n	80019a2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	f003 0304 	and.w	r3, r3, #4
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d072      	beq.n	800199a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80018b4:	6a3b      	ldr	r3, [r7, #32]
 80018b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d008      	beq.n	80018d0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d003      	beq.n	80018d0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80018c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80018d0:	6a3b      	ldr	r3, [r7, #32]
 80018d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d008      	beq.n	80018ec <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d003      	beq.n	80018ec <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80018e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e6:	f043 0302 	orr.w	r3, r3, #2
 80018ea:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80018ec:	6a3b      	ldr	r3, [r7, #32]
 80018ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d008      	beq.n	8001908 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d003      	beq.n	8001908 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001902:	f043 0304 	orr.w	r3, r3, #4
 8001906:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001908:	6a3b      	ldr	r3, [r7, #32]
 800190a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800190e:	2b00      	cmp	r3, #0
 8001910:	d043      	beq.n	800199a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001918:	2b00      	cmp	r3, #0
 800191a:	d03e      	beq.n	800199a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001922:	2b60      	cmp	r3, #96	; 0x60
 8001924:	d02b      	beq.n	800197e <HAL_CAN_IRQHandler+0x32a>
 8001926:	2b60      	cmp	r3, #96	; 0x60
 8001928:	d82e      	bhi.n	8001988 <HAL_CAN_IRQHandler+0x334>
 800192a:	2b50      	cmp	r3, #80	; 0x50
 800192c:	d022      	beq.n	8001974 <HAL_CAN_IRQHandler+0x320>
 800192e:	2b50      	cmp	r3, #80	; 0x50
 8001930:	d82a      	bhi.n	8001988 <HAL_CAN_IRQHandler+0x334>
 8001932:	2b40      	cmp	r3, #64	; 0x40
 8001934:	d019      	beq.n	800196a <HAL_CAN_IRQHandler+0x316>
 8001936:	2b40      	cmp	r3, #64	; 0x40
 8001938:	d826      	bhi.n	8001988 <HAL_CAN_IRQHandler+0x334>
 800193a:	2b30      	cmp	r3, #48	; 0x30
 800193c:	d010      	beq.n	8001960 <HAL_CAN_IRQHandler+0x30c>
 800193e:	2b30      	cmp	r3, #48	; 0x30
 8001940:	d822      	bhi.n	8001988 <HAL_CAN_IRQHandler+0x334>
 8001942:	2b10      	cmp	r3, #16
 8001944:	d002      	beq.n	800194c <HAL_CAN_IRQHandler+0x2f8>
 8001946:	2b20      	cmp	r3, #32
 8001948:	d005      	beq.n	8001956 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800194a:	e01d      	b.n	8001988 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800194c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194e:	f043 0308 	orr.w	r3, r3, #8
 8001952:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001954:	e019      	b.n	800198a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001958:	f043 0310 	orr.w	r3, r3, #16
 800195c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800195e:	e014      	b.n	800198a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001962:	f043 0320 	orr.w	r3, r3, #32
 8001966:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001968:	e00f      	b.n	800198a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800196a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001972:	e00a      	b.n	800198a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001976:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800197a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800197c:	e005      	b.n	800198a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800197e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001984:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001986:	e000      	b.n	800198a <HAL_CAN_IRQHandler+0x336>
            break;
 8001988:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	699a      	ldr	r2, [r3, #24]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001998:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2204      	movs	r2, #4
 80019a0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80019a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d008      	beq.n	80019ba <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ae:	431a      	orrs	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 f867 	bl	8001a88 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80019ba:	bf00      	nop
 80019bc:	3728      	adds	r7, #40	; 0x28
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80019c2:	b480      	push	{r7}
 80019c4:	b083      	sub	sp, #12
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr

080019e6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bc80      	pop	{r7}
 80019f6:	4770      	bx	lr

080019f8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr

08001a0a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr

08001a1c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr

08001a2e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bc80      	pop	{r7}
 8001a3e:	4770      	bx	lr

08001a40 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr

08001a52 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr

08001a76 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001a76:	b480      	push	{r7}
 8001a78:	b083      	sub	sp, #12
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001a7e:	bf00      	nop
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr
	...

08001a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aac:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ac4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ac8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ace:	4a04      	ldr	r2, [pc, #16]	; (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	60d3      	str	r3, [r2, #12]
}
 8001ad4:	bf00      	nop
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	e000ed00 	.word	0xe000ed00

08001ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ae8:	4b04      	ldr	r3, [pc, #16]	; (8001afc <__NVIC_GetPriorityGrouping+0x18>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	0a1b      	lsrs	r3, r3, #8
 8001aee:	f003 0307 	and.w	r3, r3, #7
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	db0b      	blt.n	8001b2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	f003 021f 	and.w	r2, r3, #31
 8001b18:	4906      	ldr	r1, [pc, #24]	; (8001b34 <__NVIC_EnableIRQ+0x34>)
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	095b      	lsrs	r3, r3, #5
 8001b20:	2001      	movs	r0, #1
 8001b22:	fa00 f202 	lsl.w	r2, r0, r2
 8001b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr
 8001b34:	e000e100 	.word	0xe000e100

08001b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	6039      	str	r1, [r7, #0]
 8001b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	db0a      	blt.n	8001b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	490c      	ldr	r1, [pc, #48]	; (8001b84 <__NVIC_SetPriority+0x4c>)
 8001b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b56:	0112      	lsls	r2, r2, #4
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b60:	e00a      	b.n	8001b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	4908      	ldr	r1, [pc, #32]	; (8001b88 <__NVIC_SetPriority+0x50>)
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	f003 030f 	and.w	r3, r3, #15
 8001b6e:	3b04      	subs	r3, #4
 8001b70:	0112      	lsls	r2, r2, #4
 8001b72:	b2d2      	uxtb	r2, r2
 8001b74:	440b      	add	r3, r1
 8001b76:	761a      	strb	r2, [r3, #24]
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	e000e100 	.word	0xe000e100
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	; 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f1c3 0307 	rsb	r3, r3, #7
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	bf28      	it	cs
 8001baa:	2304      	movcs	r3, #4
 8001bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	2b06      	cmp	r3, #6
 8001bb4:	d902      	bls.n	8001bbc <NVIC_EncodePriority+0x30>
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	3b03      	subs	r3, #3
 8001bba:	e000      	b.n	8001bbe <NVIC_EncodePriority+0x32>
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43da      	mvns	r2, r3
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	401a      	ands	r2, r3
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	fa01 f303 	lsl.w	r3, r1, r3
 8001bde:	43d9      	mvns	r1, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be4:	4313      	orrs	r3, r2
         );
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3724      	adds	r7, #36	; 0x24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c00:	d301      	bcc.n	8001c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c02:	2301      	movs	r3, #1
 8001c04:	e00f      	b.n	8001c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c06:	4a0a      	ldr	r2, [pc, #40]	; (8001c30 <SysTick_Config+0x40>)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c0e:	210f      	movs	r1, #15
 8001c10:	f04f 30ff 	mov.w	r0, #4294967295
 8001c14:	f7ff ff90 	bl	8001b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c18:	4b05      	ldr	r3, [pc, #20]	; (8001c30 <SysTick_Config+0x40>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c1e:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <SysTick_Config+0x40>)
 8001c20:	2207      	movs	r2, #7
 8001c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	e000e010 	.word	0xe000e010

08001c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff ff2d 	bl	8001a9c <__NVIC_SetPriorityGrouping>
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b086      	sub	sp, #24
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	4603      	mov	r3, r0
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
 8001c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c5c:	f7ff ff42 	bl	8001ae4 <__NVIC_GetPriorityGrouping>
 8001c60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	68b9      	ldr	r1, [r7, #8]
 8001c66:	6978      	ldr	r0, [r7, #20]
 8001c68:	f7ff ff90 	bl	8001b8c <NVIC_EncodePriority>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c72:	4611      	mov	r1, r2
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff ff5f 	bl	8001b38 <__NVIC_SetPriority>
}
 8001c7a:	bf00      	nop
 8001c7c:	3718      	adds	r7, #24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	4603      	mov	r3, r0
 8001c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ff35 	bl	8001b00 <__NVIC_EnableIRQ>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff ffa2 	bl	8001bf0 <SysTick_Config>
 8001cac:	4603      	mov	r3, r0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b08b      	sub	sp, #44	; 0x2c
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cca:	e169      	b.n	8001fa0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ccc:	2201      	movs	r2, #1
 8001cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	69fa      	ldr	r2, [r7, #28]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	f040 8158 	bne.w	8001f9a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	4a9a      	ldr	r2, [pc, #616]	; (8001f58 <HAL_GPIO_Init+0x2a0>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d05e      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001cf4:	4a98      	ldr	r2, [pc, #608]	; (8001f58 <HAL_GPIO_Init+0x2a0>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d875      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001cfa:	4a98      	ldr	r2, [pc, #608]	; (8001f5c <HAL_GPIO_Init+0x2a4>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d058      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001d00:	4a96      	ldr	r2, [pc, #600]	; (8001f5c <HAL_GPIO_Init+0x2a4>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d86f      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d06:	4a96      	ldr	r2, [pc, #600]	; (8001f60 <HAL_GPIO_Init+0x2a8>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d052      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001d0c:	4a94      	ldr	r2, [pc, #592]	; (8001f60 <HAL_GPIO_Init+0x2a8>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d869      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d12:	4a94      	ldr	r2, [pc, #592]	; (8001f64 <HAL_GPIO_Init+0x2ac>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d04c      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001d18:	4a92      	ldr	r2, [pc, #584]	; (8001f64 <HAL_GPIO_Init+0x2ac>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d863      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d1e:	4a92      	ldr	r2, [pc, #584]	; (8001f68 <HAL_GPIO_Init+0x2b0>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d046      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001d24:	4a90      	ldr	r2, [pc, #576]	; (8001f68 <HAL_GPIO_Init+0x2b0>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d85d      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d2a:	2b12      	cmp	r3, #18
 8001d2c:	d82a      	bhi.n	8001d84 <HAL_GPIO_Init+0xcc>
 8001d2e:	2b12      	cmp	r3, #18
 8001d30:	d859      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d32:	a201      	add	r2, pc, #4	; (adr r2, 8001d38 <HAL_GPIO_Init+0x80>)
 8001d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d38:	08001db3 	.word	0x08001db3
 8001d3c:	08001d8d 	.word	0x08001d8d
 8001d40:	08001d9f 	.word	0x08001d9f
 8001d44:	08001de1 	.word	0x08001de1
 8001d48:	08001de7 	.word	0x08001de7
 8001d4c:	08001de7 	.word	0x08001de7
 8001d50:	08001de7 	.word	0x08001de7
 8001d54:	08001de7 	.word	0x08001de7
 8001d58:	08001de7 	.word	0x08001de7
 8001d5c:	08001de7 	.word	0x08001de7
 8001d60:	08001de7 	.word	0x08001de7
 8001d64:	08001de7 	.word	0x08001de7
 8001d68:	08001de7 	.word	0x08001de7
 8001d6c:	08001de7 	.word	0x08001de7
 8001d70:	08001de7 	.word	0x08001de7
 8001d74:	08001de7 	.word	0x08001de7
 8001d78:	08001de7 	.word	0x08001de7
 8001d7c:	08001d95 	.word	0x08001d95
 8001d80:	08001da9 	.word	0x08001da9
 8001d84:	4a79      	ldr	r2, [pc, #484]	; (8001f6c <HAL_GPIO_Init+0x2b4>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d013      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d8a:	e02c      	b.n	8001de6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	623b      	str	r3, [r7, #32]
          break;
 8001d92:	e029      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	623b      	str	r3, [r7, #32]
          break;
 8001d9c:	e024      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	3308      	adds	r3, #8
 8001da4:	623b      	str	r3, [r7, #32]
          break;
 8001da6:	e01f      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	330c      	adds	r3, #12
 8001dae:	623b      	str	r3, [r7, #32]
          break;
 8001db0:	e01a      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d102      	bne.n	8001dc0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dba:	2304      	movs	r3, #4
 8001dbc:	623b      	str	r3, [r7, #32]
          break;
 8001dbe:	e013      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d105      	bne.n	8001dd4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dc8:	2308      	movs	r3, #8
 8001dca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	69fa      	ldr	r2, [r7, #28]
 8001dd0:	611a      	str	r2, [r3, #16]
          break;
 8001dd2:	e009      	b.n	8001de8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dd4:	2308      	movs	r3, #8
 8001dd6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69fa      	ldr	r2, [r7, #28]
 8001ddc:	615a      	str	r2, [r3, #20]
          break;
 8001dde:	e003      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001de0:	2300      	movs	r3, #0
 8001de2:	623b      	str	r3, [r7, #32]
          break;
 8001de4:	e000      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          break;
 8001de6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	2bff      	cmp	r3, #255	; 0xff
 8001dec:	d801      	bhi.n	8001df2 <HAL_GPIO_Init+0x13a>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	e001      	b.n	8001df6 <HAL_GPIO_Init+0x13e>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	3304      	adds	r3, #4
 8001df6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	2bff      	cmp	r3, #255	; 0xff
 8001dfc:	d802      	bhi.n	8001e04 <HAL_GPIO_Init+0x14c>
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	e002      	b.n	8001e0a <HAL_GPIO_Init+0x152>
 8001e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e06:	3b08      	subs	r3, #8
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	210f      	movs	r1, #15
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	fa01 f303 	lsl.w	r3, r1, r3
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	6a39      	ldr	r1, [r7, #32]
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	fa01 f303 	lsl.w	r3, r1, r3
 8001e24:	431a      	orrs	r2, r3
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 80b1 	beq.w	8001f9a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e38:	4b4d      	ldr	r3, [pc, #308]	; (8001f70 <HAL_GPIO_Init+0x2b8>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	4a4c      	ldr	r2, [pc, #304]	; (8001f70 <HAL_GPIO_Init+0x2b8>)
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	6193      	str	r3, [r2, #24]
 8001e44:	4b4a      	ldr	r3, [pc, #296]	; (8001f70 <HAL_GPIO_Init+0x2b8>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e50:	4a48      	ldr	r2, [pc, #288]	; (8001f74 <HAL_GPIO_Init+0x2bc>)
 8001e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e54:	089b      	lsrs	r3, r3, #2
 8001e56:	3302      	adds	r3, #2
 8001e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e60:	f003 0303 	and.w	r3, r3, #3
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	220f      	movs	r2, #15
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	4013      	ands	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a40      	ldr	r2, [pc, #256]	; (8001f78 <HAL_GPIO_Init+0x2c0>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d013      	beq.n	8001ea4 <HAL_GPIO_Init+0x1ec>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a3f      	ldr	r2, [pc, #252]	; (8001f7c <HAL_GPIO_Init+0x2c4>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d00d      	beq.n	8001ea0 <HAL_GPIO_Init+0x1e8>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a3e      	ldr	r2, [pc, #248]	; (8001f80 <HAL_GPIO_Init+0x2c8>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d007      	beq.n	8001e9c <HAL_GPIO_Init+0x1e4>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a3d      	ldr	r2, [pc, #244]	; (8001f84 <HAL_GPIO_Init+0x2cc>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d101      	bne.n	8001e98 <HAL_GPIO_Init+0x1e0>
 8001e94:	2303      	movs	r3, #3
 8001e96:	e006      	b.n	8001ea6 <HAL_GPIO_Init+0x1ee>
 8001e98:	2304      	movs	r3, #4
 8001e9a:	e004      	b.n	8001ea6 <HAL_GPIO_Init+0x1ee>
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	e002      	b.n	8001ea6 <HAL_GPIO_Init+0x1ee>
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e000      	b.n	8001ea6 <HAL_GPIO_Init+0x1ee>
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ea8:	f002 0203 	and.w	r2, r2, #3
 8001eac:	0092      	lsls	r2, r2, #2
 8001eae:	4093      	lsls	r3, r2
 8001eb0:	68fa      	ldr	r2, [r7, #12]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001eb6:	492f      	ldr	r1, [pc, #188]	; (8001f74 <HAL_GPIO_Init+0x2bc>)
 8001eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eba:	089b      	lsrs	r3, r3, #2
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d006      	beq.n	8001ede <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ed0:	4b2d      	ldr	r3, [pc, #180]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	492c      	ldr	r1, [pc, #176]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	608b      	str	r3, [r1, #8]
 8001edc:	e006      	b.n	8001eec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ede:	4b2a      	ldr	r3, [pc, #168]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	4928      	ldr	r1, [pc, #160]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d006      	beq.n	8001f06 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ef8:	4b23      	ldr	r3, [pc, #140]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001efa:	68da      	ldr	r2, [r3, #12]
 8001efc:	4922      	ldr	r1, [pc, #136]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	60cb      	str	r3, [r1, #12]
 8001f04:	e006      	b.n	8001f14 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f06:	4b20      	ldr	r3, [pc, #128]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f08:	68da      	ldr	r2, [r3, #12]
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	491e      	ldr	r1, [pc, #120]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f10:	4013      	ands	r3, r2
 8001f12:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d006      	beq.n	8001f2e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f20:	4b19      	ldr	r3, [pc, #100]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	4918      	ldr	r1, [pc, #96]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]
 8001f2c:	e006      	b.n	8001f3c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f2e:	4b16      	ldr	r3, [pc, #88]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f30:	685a      	ldr	r2, [r3, #4]
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	43db      	mvns	r3, r3
 8001f36:	4914      	ldr	r1, [pc, #80]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f38:	4013      	ands	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d021      	beq.n	8001f8c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f48:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	490e      	ldr	r1, [pc, #56]	; (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	600b      	str	r3, [r1, #0]
 8001f54:	e021      	b.n	8001f9a <HAL_GPIO_Init+0x2e2>
 8001f56:	bf00      	nop
 8001f58:	10320000 	.word	0x10320000
 8001f5c:	10310000 	.word	0x10310000
 8001f60:	10220000 	.word	0x10220000
 8001f64:	10210000 	.word	0x10210000
 8001f68:	10120000 	.word	0x10120000
 8001f6c:	10110000 	.word	0x10110000
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40010000 	.word	0x40010000
 8001f78:	40010800 	.word	0x40010800
 8001f7c:	40010c00 	.word	0x40010c00
 8001f80:	40011000 	.word	0x40011000
 8001f84:	40011400 	.word	0x40011400
 8001f88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <HAL_GPIO_Init+0x304>)
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	4909      	ldr	r1, [pc, #36]	; (8001fbc <HAL_GPIO_Init+0x304>)
 8001f96:	4013      	ands	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f47f ae8e 	bne.w	8001ccc <HAL_GPIO_Init+0x14>
  }
}
 8001fb0:	bf00      	nop
 8001fb2:	bf00      	nop
 8001fb4:	372c      	adds	r7, #44	; 0x2c
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr
 8001fbc:	40010400 	.word	0x40010400

08001fc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d101      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e272      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f000 8087 	beq.w	80020ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fe0:	4b92      	ldr	r3, [pc, #584]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f003 030c 	and.w	r3, r3, #12
 8001fe8:	2b04      	cmp	r3, #4
 8001fea:	d00c      	beq.n	8002006 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fec:	4b8f      	ldr	r3, [pc, #572]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f003 030c 	and.w	r3, r3, #12
 8001ff4:	2b08      	cmp	r3, #8
 8001ff6:	d112      	bne.n	800201e <HAL_RCC_OscConfig+0x5e>
 8001ff8:	4b8c      	ldr	r3, [pc, #560]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002004:	d10b      	bne.n	800201e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002006:	4b89      	ldr	r3, [pc, #548]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d06c      	beq.n	80020ec <HAL_RCC_OscConfig+0x12c>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d168      	bne.n	80020ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e24c      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002026:	d106      	bne.n	8002036 <HAL_RCC_OscConfig+0x76>
 8002028:	4b80      	ldr	r3, [pc, #512]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a7f      	ldr	r2, [pc, #508]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800202e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	e02e      	b.n	8002094 <HAL_RCC_OscConfig+0xd4>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d10c      	bne.n	8002058 <HAL_RCC_OscConfig+0x98>
 800203e:	4b7b      	ldr	r3, [pc, #492]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a7a      	ldr	r2, [pc, #488]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002044:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	4b78      	ldr	r3, [pc, #480]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a77      	ldr	r2, [pc, #476]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002050:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	e01d      	b.n	8002094 <HAL_RCC_OscConfig+0xd4>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002060:	d10c      	bne.n	800207c <HAL_RCC_OscConfig+0xbc>
 8002062:	4b72      	ldr	r3, [pc, #456]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a71      	ldr	r2, [pc, #452]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002068:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	4b6f      	ldr	r3, [pc, #444]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a6e      	ldr	r2, [pc, #440]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002074:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002078:	6013      	str	r3, [r2, #0]
 800207a:	e00b      	b.n	8002094 <HAL_RCC_OscConfig+0xd4>
 800207c:	4b6b      	ldr	r3, [pc, #428]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a6a      	ldr	r2, [pc, #424]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002082:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002086:	6013      	str	r3, [r2, #0]
 8002088:	4b68      	ldr	r3, [pc, #416]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a67      	ldr	r2, [pc, #412]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800208e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002092:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d013      	beq.n	80020c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7fe fe6c 	bl	8000d78 <HAL_GetTick>
 80020a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a2:	e008      	b.n	80020b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020a4:	f7fe fe68 	bl	8000d78 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b64      	cmp	r3, #100	; 0x64
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e200      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b6:	4b5d      	ldr	r3, [pc, #372]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d0f0      	beq.n	80020a4 <HAL_RCC_OscConfig+0xe4>
 80020c2:	e014      	b.n	80020ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7fe fe58 	bl	8000d78 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020cc:	f7fe fe54 	bl	8000d78 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b64      	cmp	r3, #100	; 0x64
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e1ec      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020de:	4b53      	ldr	r3, [pc, #332]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x10c>
 80020ea:	e000      	b.n	80020ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d063      	beq.n	80021c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020fa:	4b4c      	ldr	r3, [pc, #304]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f003 030c 	and.w	r3, r3, #12
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00b      	beq.n	800211e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002106:	4b49      	ldr	r3, [pc, #292]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f003 030c 	and.w	r3, r3, #12
 800210e:	2b08      	cmp	r3, #8
 8002110:	d11c      	bne.n	800214c <HAL_RCC_OscConfig+0x18c>
 8002112:	4b46      	ldr	r3, [pc, #280]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d116      	bne.n	800214c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211e:	4b43      	ldr	r3, [pc, #268]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d005      	beq.n	8002136 <HAL_RCC_OscConfig+0x176>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d001      	beq.n	8002136 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e1c0      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002136:	4b3d      	ldr	r3, [pc, #244]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	4939      	ldr	r1, [pc, #228]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002146:	4313      	orrs	r3, r2
 8002148:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800214a:	e03a      	b.n	80021c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d020      	beq.n	8002196 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002154:	4b36      	ldr	r3, [pc, #216]	; (8002230 <HAL_RCC_OscConfig+0x270>)
 8002156:	2201      	movs	r2, #1
 8002158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215a:	f7fe fe0d 	bl	8000d78 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002162:	f7fe fe09 	bl	8000d78 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e1a1      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002174:	4b2d      	ldr	r3, [pc, #180]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f0      	beq.n	8002162 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002180:	4b2a      	ldr	r3, [pc, #168]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	4927      	ldr	r1, [pc, #156]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002190:	4313      	orrs	r3, r2
 8002192:	600b      	str	r3, [r1, #0]
 8002194:	e015      	b.n	80021c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002196:	4b26      	ldr	r3, [pc, #152]	; (8002230 <HAL_RCC_OscConfig+0x270>)
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219c:	f7fe fdec 	bl	8000d78 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021a4:	f7fe fde8 	bl	8000d78 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e180      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021b6:	4b1d      	ldr	r3, [pc, #116]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f0      	bne.n	80021a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0308 	and.w	r3, r3, #8
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d03a      	beq.n	8002244 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d019      	beq.n	800220a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021d6:	4b17      	ldr	r3, [pc, #92]	; (8002234 <HAL_RCC_OscConfig+0x274>)
 80021d8:	2201      	movs	r2, #1
 80021da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021dc:	f7fe fdcc 	bl	8000d78 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021e4:	f7fe fdc8 	bl	8000d78 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e160      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021f6:	4b0d      	ldr	r3, [pc, #52]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80021f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002202:	2001      	movs	r0, #1
 8002204:	f000 face 	bl	80027a4 <RCC_Delay>
 8002208:	e01c      	b.n	8002244 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800220a:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <HAL_RCC_OscConfig+0x274>)
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002210:	f7fe fdb2 	bl	8000d78 <HAL_GetTick>
 8002214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002216:	e00f      	b.n	8002238 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002218:	f7fe fdae 	bl	8000d78 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d908      	bls.n	8002238 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e146      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
 800222a:	bf00      	nop
 800222c:	40021000 	.word	0x40021000
 8002230:	42420000 	.word	0x42420000
 8002234:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002238:	4b92      	ldr	r3, [pc, #584]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800223a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1e9      	bne.n	8002218 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	2b00      	cmp	r3, #0
 800224e:	f000 80a6 	beq.w	800239e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002252:	2300      	movs	r3, #0
 8002254:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002256:	4b8b      	ldr	r3, [pc, #556]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10d      	bne.n	800227e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002262:	4b88      	ldr	r3, [pc, #544]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002264:	69db      	ldr	r3, [r3, #28]
 8002266:	4a87      	ldr	r2, [pc, #540]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800226c:	61d3      	str	r3, [r2, #28]
 800226e:	4b85      	ldr	r3, [pc, #532]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002276:	60bb      	str	r3, [r7, #8]
 8002278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800227a:	2301      	movs	r3, #1
 800227c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800227e:	4b82      	ldr	r3, [pc, #520]	; (8002488 <HAL_RCC_OscConfig+0x4c8>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002286:	2b00      	cmp	r3, #0
 8002288:	d118      	bne.n	80022bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800228a:	4b7f      	ldr	r3, [pc, #508]	; (8002488 <HAL_RCC_OscConfig+0x4c8>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a7e      	ldr	r2, [pc, #504]	; (8002488 <HAL_RCC_OscConfig+0x4c8>)
 8002290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002296:	f7fe fd6f 	bl	8000d78 <HAL_GetTick>
 800229a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800229c:	e008      	b.n	80022b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800229e:	f7fe fd6b 	bl	8000d78 <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b64      	cmp	r3, #100	; 0x64
 80022aa:	d901      	bls.n	80022b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e103      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b0:	4b75      	ldr	r3, [pc, #468]	; (8002488 <HAL_RCC_OscConfig+0x4c8>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0f0      	beq.n	800229e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d106      	bne.n	80022d2 <HAL_RCC_OscConfig+0x312>
 80022c4:	4b6f      	ldr	r3, [pc, #444]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	4a6e      	ldr	r2, [pc, #440]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	6213      	str	r3, [r2, #32]
 80022d0:	e02d      	b.n	800232e <HAL_RCC_OscConfig+0x36e>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10c      	bne.n	80022f4 <HAL_RCC_OscConfig+0x334>
 80022da:	4b6a      	ldr	r3, [pc, #424]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	4a69      	ldr	r2, [pc, #420]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022e0:	f023 0301 	bic.w	r3, r3, #1
 80022e4:	6213      	str	r3, [r2, #32]
 80022e6:	4b67      	ldr	r3, [pc, #412]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022e8:	6a1b      	ldr	r3, [r3, #32]
 80022ea:	4a66      	ldr	r2, [pc, #408]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022ec:	f023 0304 	bic.w	r3, r3, #4
 80022f0:	6213      	str	r3, [r2, #32]
 80022f2:	e01c      	b.n	800232e <HAL_RCC_OscConfig+0x36e>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	2b05      	cmp	r3, #5
 80022fa:	d10c      	bne.n	8002316 <HAL_RCC_OscConfig+0x356>
 80022fc:	4b61      	ldr	r3, [pc, #388]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	4a60      	ldr	r2, [pc, #384]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002302:	f043 0304 	orr.w	r3, r3, #4
 8002306:	6213      	str	r3, [r2, #32]
 8002308:	4b5e      	ldr	r3, [pc, #376]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	4a5d      	ldr	r2, [pc, #372]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800230e:	f043 0301 	orr.w	r3, r3, #1
 8002312:	6213      	str	r3, [r2, #32]
 8002314:	e00b      	b.n	800232e <HAL_RCC_OscConfig+0x36e>
 8002316:	4b5b      	ldr	r3, [pc, #364]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4a5a      	ldr	r2, [pc, #360]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800231c:	f023 0301 	bic.w	r3, r3, #1
 8002320:	6213      	str	r3, [r2, #32]
 8002322:	4b58      	ldr	r3, [pc, #352]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	4a57      	ldr	r2, [pc, #348]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002328:	f023 0304 	bic.w	r3, r3, #4
 800232c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d015      	beq.n	8002362 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002336:	f7fe fd1f 	bl	8000d78 <HAL_GetTick>
 800233a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800233c:	e00a      	b.n	8002354 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800233e:	f7fe fd1b 	bl	8000d78 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	f241 3288 	movw	r2, #5000	; 0x1388
 800234c:	4293      	cmp	r3, r2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e0b1      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002354:	4b4b      	ldr	r3, [pc, #300]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002356:	6a1b      	ldr	r3, [r3, #32]
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d0ee      	beq.n	800233e <HAL_RCC_OscConfig+0x37e>
 8002360:	e014      	b.n	800238c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002362:	f7fe fd09 	bl	8000d78 <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002368:	e00a      	b.n	8002380 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800236a:	f7fe fd05 	bl	8000d78 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	f241 3288 	movw	r2, #5000	; 0x1388
 8002378:	4293      	cmp	r3, r2
 800237a:	d901      	bls.n	8002380 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e09b      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002380:	4b40      	ldr	r3, [pc, #256]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1ee      	bne.n	800236a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800238c:	7dfb      	ldrb	r3, [r7, #23]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d105      	bne.n	800239e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002392:	4b3c      	ldr	r3, [pc, #240]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	4a3b      	ldr	r2, [pc, #236]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002398:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800239c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	f000 8087 	beq.w	80024b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023a8:	4b36      	ldr	r3, [pc, #216]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f003 030c 	and.w	r3, r3, #12
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d061      	beq.n	8002478 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d146      	bne.n	800244a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023bc:	4b33      	ldr	r3, [pc, #204]	; (800248c <HAL_RCC_OscConfig+0x4cc>)
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c2:	f7fe fcd9 	bl	8000d78 <HAL_GetTick>
 80023c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023c8:	e008      	b.n	80023dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ca:	f7fe fcd5 	bl	8000d78 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d901      	bls.n	80023dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e06d      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023dc:	4b29      	ldr	r3, [pc, #164]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d1f0      	bne.n	80023ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023f0:	d108      	bne.n	8002404 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023f2:	4b24      	ldr	r3, [pc, #144]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	4921      	ldr	r1, [pc, #132]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002400:	4313      	orrs	r3, r2
 8002402:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002404:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a19      	ldr	r1, [r3, #32]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	430b      	orrs	r3, r1
 8002416:	491b      	ldr	r1, [pc, #108]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002418:	4313      	orrs	r3, r2
 800241a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800241c:	4b1b      	ldr	r3, [pc, #108]	; (800248c <HAL_RCC_OscConfig+0x4cc>)
 800241e:	2201      	movs	r2, #1
 8002420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002422:	f7fe fca9 	bl	8000d78 <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800242a:	f7fe fca5 	bl	8000d78 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e03d      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800243c:	4b11      	ldr	r3, [pc, #68]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0f0      	beq.n	800242a <HAL_RCC_OscConfig+0x46a>
 8002448:	e035      	b.n	80024b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800244a:	4b10      	ldr	r3, [pc, #64]	; (800248c <HAL_RCC_OscConfig+0x4cc>)
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002450:	f7fe fc92 	bl	8000d78 <HAL_GetTick>
 8002454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002456:	e008      	b.n	800246a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002458:	f7fe fc8e 	bl	8000d78 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b02      	cmp	r3, #2
 8002464:	d901      	bls.n	800246a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e026      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1f0      	bne.n	8002458 <HAL_RCC_OscConfig+0x498>
 8002476:	e01e      	b.n	80024b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	69db      	ldr	r3, [r3, #28]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d107      	bne.n	8002490 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e019      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
 8002484:	40021000 	.word	0x40021000
 8002488:	40007000 	.word	0x40007000
 800248c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <HAL_RCC_OscConfig+0x500>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d106      	bne.n	80024b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d001      	beq.n	80024b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e000      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	40021000 	.word	0x40021000

080024c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d101      	bne.n	80024d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e0d0      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024d8:	4b6a      	ldr	r3, [pc, #424]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d910      	bls.n	8002508 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e6:	4b67      	ldr	r3, [pc, #412]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f023 0207 	bic.w	r2, r3, #7
 80024ee:	4965      	ldr	r1, [pc, #404]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f6:	4b63      	ldr	r3, [pc, #396]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	683a      	ldr	r2, [r7, #0]
 8002500:	429a      	cmp	r2, r3
 8002502:	d001      	beq.n	8002508 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0b8      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d020      	beq.n	8002556 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	d005      	beq.n	800252c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002520:	4b59      	ldr	r3, [pc, #356]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	4a58      	ldr	r2, [pc, #352]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002526:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800252a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0308 	and.w	r3, r3, #8
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002538:	4b53      	ldr	r3, [pc, #332]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	4a52      	ldr	r2, [pc, #328]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800253e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002542:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002544:	4b50      	ldr	r3, [pc, #320]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	494d      	ldr	r1, [pc, #308]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	4313      	orrs	r3, r2
 8002554:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	d040      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d107      	bne.n	800257a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256a:	4b47      	ldr	r3, [pc, #284]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d115      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e07f      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	2b02      	cmp	r3, #2
 8002580:	d107      	bne.n	8002592 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002582:	4b41      	ldr	r3, [pc, #260]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d109      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e073      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002592:	4b3d      	ldr	r3, [pc, #244]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e06b      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025a2:	4b39      	ldr	r3, [pc, #228]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f023 0203 	bic.w	r2, r3, #3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	4936      	ldr	r1, [pc, #216]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025b4:	f7fe fbe0 	bl	8000d78 <HAL_GetTick>
 80025b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ba:	e00a      	b.n	80025d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025bc:	f7fe fbdc 	bl	8000d78 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e053      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025d2:	4b2d      	ldr	r3, [pc, #180]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f003 020c 	and.w	r2, r3, #12
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d1eb      	bne.n	80025bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025e4:	4b27      	ldr	r3, [pc, #156]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d210      	bcs.n	8002614 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f2:	4b24      	ldr	r3, [pc, #144]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f023 0207 	bic.w	r2, r3, #7
 80025fa:	4922      	ldr	r1, [pc, #136]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	4313      	orrs	r3, r2
 8002600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002602:	4b20      	ldr	r3, [pc, #128]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d001      	beq.n	8002614 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e032      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0304 	and.w	r3, r3, #4
 800261c:	2b00      	cmp	r3, #0
 800261e:	d008      	beq.n	8002632 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002620:	4b19      	ldr	r3, [pc, #100]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	4916      	ldr	r1, [pc, #88]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800262e:	4313      	orrs	r3, r2
 8002630:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0308 	and.w	r3, r3, #8
 800263a:	2b00      	cmp	r3, #0
 800263c:	d009      	beq.n	8002652 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800263e:	4b12      	ldr	r3, [pc, #72]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	490e      	ldr	r1, [pc, #56]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800264e:	4313      	orrs	r3, r2
 8002650:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002652:	f000 f821 	bl	8002698 <HAL_RCC_GetSysClockFreq>
 8002656:	4602      	mov	r2, r0
 8002658:	4b0b      	ldr	r3, [pc, #44]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	091b      	lsrs	r3, r3, #4
 800265e:	f003 030f 	and.w	r3, r3, #15
 8002662:	490a      	ldr	r1, [pc, #40]	; (800268c <HAL_RCC_ClockConfig+0x1c8>)
 8002664:	5ccb      	ldrb	r3, [r1, r3]
 8002666:	fa22 f303 	lsr.w	r3, r2, r3
 800266a:	4a09      	ldr	r2, [pc, #36]	; (8002690 <HAL_RCC_ClockConfig+0x1cc>)
 800266c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800266e:	4b09      	ldr	r3, [pc, #36]	; (8002694 <HAL_RCC_ClockConfig+0x1d0>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4618      	mov	r0, r3
 8002674:	f7fe fb3e 	bl	8000cf4 <HAL_InitTick>

  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40022000 	.word	0x40022000
 8002688:	40021000 	.word	0x40021000
 800268c:	08003b88 	.word	0x08003b88
 8002690:	20000000 	.word	0x20000000
 8002694:	20000004 	.word	0x20000004

08002698 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002698:	b480      	push	{r7}
 800269a:	b087      	sub	sp, #28
 800269c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800269e:	2300      	movs	r3, #0
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	2300      	movs	r3, #0
 80026a4:	60bb      	str	r3, [r7, #8]
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	2300      	movs	r3, #0
 80026ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026b2:	4b1e      	ldr	r3, [pc, #120]	; (800272c <HAL_RCC_GetSysClockFreq+0x94>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f003 030c 	and.w	r3, r3, #12
 80026be:	2b04      	cmp	r3, #4
 80026c0:	d002      	beq.n	80026c8 <HAL_RCC_GetSysClockFreq+0x30>
 80026c2:	2b08      	cmp	r3, #8
 80026c4:	d003      	beq.n	80026ce <HAL_RCC_GetSysClockFreq+0x36>
 80026c6:	e027      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026c8:	4b19      	ldr	r3, [pc, #100]	; (8002730 <HAL_RCC_GetSysClockFreq+0x98>)
 80026ca:	613b      	str	r3, [r7, #16]
      break;
 80026cc:	e027      	b.n	800271e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	0c9b      	lsrs	r3, r3, #18
 80026d2:	f003 030f 	and.w	r3, r3, #15
 80026d6:	4a17      	ldr	r2, [pc, #92]	; (8002734 <HAL_RCC_GetSysClockFreq+0x9c>)
 80026d8:	5cd3      	ldrb	r3, [r2, r3]
 80026da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d010      	beq.n	8002708 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026e6:	4b11      	ldr	r3, [pc, #68]	; (800272c <HAL_RCC_GetSysClockFreq+0x94>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	0c5b      	lsrs	r3, r3, #17
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	4a11      	ldr	r2, [pc, #68]	; (8002738 <HAL_RCC_GetSysClockFreq+0xa0>)
 80026f2:	5cd3      	ldrb	r3, [r2, r3]
 80026f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a0d      	ldr	r2, [pc, #52]	; (8002730 <HAL_RCC_GetSysClockFreq+0x98>)
 80026fa:	fb03 f202 	mul.w	r2, r3, r2
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	fbb2 f3f3 	udiv	r3, r2, r3
 8002704:	617b      	str	r3, [r7, #20]
 8002706:	e004      	b.n	8002712 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a0c      	ldr	r2, [pc, #48]	; (800273c <HAL_RCC_GetSysClockFreq+0xa4>)
 800270c:	fb02 f303 	mul.w	r3, r2, r3
 8002710:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	613b      	str	r3, [r7, #16]
      break;
 8002716:	e002      	b.n	800271e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002718:	4b05      	ldr	r3, [pc, #20]	; (8002730 <HAL_RCC_GetSysClockFreq+0x98>)
 800271a:	613b      	str	r3, [r7, #16]
      break;
 800271c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800271e:	693b      	ldr	r3, [r7, #16]
}
 8002720:	4618      	mov	r0, r3
 8002722:	371c      	adds	r7, #28
 8002724:	46bd      	mov	sp, r7
 8002726:	bc80      	pop	{r7}
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	40021000 	.word	0x40021000
 8002730:	007a1200 	.word	0x007a1200
 8002734:	08003ba0 	.word	0x08003ba0
 8002738:	08003bb0 	.word	0x08003bb0
 800273c:	003d0900 	.word	0x003d0900

08002740 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002744:	4b02      	ldr	r3, [pc, #8]	; (8002750 <HAL_RCC_GetHCLKFreq+0x10>)
 8002746:	681b      	ldr	r3, [r3, #0]
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr
 8002750:	20000000 	.word	0x20000000

08002754 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002758:	f7ff fff2 	bl	8002740 <HAL_RCC_GetHCLKFreq>
 800275c:	4602      	mov	r2, r0
 800275e:	4b05      	ldr	r3, [pc, #20]	; (8002774 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	0a1b      	lsrs	r3, r3, #8
 8002764:	f003 0307 	and.w	r3, r3, #7
 8002768:	4903      	ldr	r1, [pc, #12]	; (8002778 <HAL_RCC_GetPCLK1Freq+0x24>)
 800276a:	5ccb      	ldrb	r3, [r1, r3]
 800276c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002770:	4618      	mov	r0, r3
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40021000 	.word	0x40021000
 8002778:	08003b98 	.word	0x08003b98

0800277c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002780:	f7ff ffde 	bl	8002740 <HAL_RCC_GetHCLKFreq>
 8002784:	4602      	mov	r2, r0
 8002786:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	0adb      	lsrs	r3, r3, #11
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	4903      	ldr	r1, [pc, #12]	; (80027a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002792:	5ccb      	ldrb	r3, [r1, r3]
 8002794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002798:	4618      	mov	r0, r3
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40021000 	.word	0x40021000
 80027a0:	08003b98 	.word	0x08003b98

080027a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027ac:	4b0a      	ldr	r3, [pc, #40]	; (80027d8 <RCC_Delay+0x34>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0a      	ldr	r2, [pc, #40]	; (80027dc <RCC_Delay+0x38>)
 80027b2:	fba2 2303 	umull	r2, r3, r2, r3
 80027b6:	0a5b      	lsrs	r3, r3, #9
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	fb02 f303 	mul.w	r3, r2, r3
 80027be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027c0:	bf00      	nop
  }
  while (Delay --);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	1e5a      	subs	r2, r3, #1
 80027c6:	60fa      	str	r2, [r7, #12]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1f9      	bne.n	80027c0 <RCC_Delay+0x1c>
}
 80027cc:	bf00      	nop
 80027ce:	bf00      	nop
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr
 80027d8:	20000000 	.word	0x20000000
 80027dc:	10624dd3 	.word	0x10624dd3

080027e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e042      	b.n	8002878 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d106      	bne.n	800280c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f7fe f962 	bl	8000ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2224      	movs	r2, #36	; 0x24
 8002810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68da      	ldr	r2, [r3, #12]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002822:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 f971 	bl	8002b0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	691a      	ldr	r2, [r3, #16]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002838:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	695a      	ldr	r2, [r3, #20]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002848:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68da      	ldr	r2, [r3, #12]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002858:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2220      	movs	r2, #32
 8002864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2220      	movs	r2, #32
 800286c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3708      	adds	r7, #8
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}

08002880 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08a      	sub	sp, #40	; 0x28
 8002884:	af02      	add	r7, sp, #8
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	603b      	str	r3, [r7, #0]
 800288c:	4613      	mov	r3, r2
 800288e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b20      	cmp	r3, #32
 800289e:	d175      	bne.n	800298c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d002      	beq.n	80028ac <HAL_UART_Transmit+0x2c>
 80028a6:	88fb      	ldrh	r3, [r7, #6]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e06e      	b.n	800298e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2221      	movs	r2, #33	; 0x21
 80028ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028be:	f7fe fa5b 	bl	8000d78 <HAL_GetTick>
 80028c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	88fa      	ldrh	r2, [r7, #6]
 80028c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	88fa      	ldrh	r2, [r7, #6]
 80028ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028d8:	d108      	bne.n	80028ec <HAL_UART_Transmit+0x6c>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d104      	bne.n	80028ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	61bb      	str	r3, [r7, #24]
 80028ea:	e003      	b.n	80028f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028f4:	e02e      	b.n	8002954 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	2200      	movs	r2, #0
 80028fe:	2180      	movs	r1, #128	; 0x80
 8002900:	68f8      	ldr	r0, [r7, #12]
 8002902:	f000 f848 	bl	8002996 <UART_WaitOnFlagUntilTimeout>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d005      	beq.n	8002918 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2220      	movs	r2, #32
 8002910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e03a      	b.n	800298e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10b      	bne.n	8002936 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	881b      	ldrh	r3, [r3, #0]
 8002922:	461a      	mov	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800292c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	3302      	adds	r3, #2
 8002932:	61bb      	str	r3, [r7, #24]
 8002934:	e007      	b.n	8002946 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	781a      	ldrb	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	3301      	adds	r3, #1
 8002944:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800294a:	b29b      	uxth	r3, r3
 800294c:	3b01      	subs	r3, #1
 800294e:	b29a      	uxth	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002958:	b29b      	uxth	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1cb      	bne.n	80028f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	2200      	movs	r2, #0
 8002966:	2140      	movs	r1, #64	; 0x40
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f814 	bl	8002996 <UART_WaitOnFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d005      	beq.n	8002980 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2220      	movs	r2, #32
 8002978:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e006      	b.n	800298e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2220      	movs	r2, #32
 8002984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002988:	2300      	movs	r3, #0
 800298a:	e000      	b.n	800298e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800298c:	2302      	movs	r3, #2
  }
}
 800298e:	4618      	mov	r0, r3
 8002990:	3720      	adds	r7, #32
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b086      	sub	sp, #24
 800299a:	af00      	add	r7, sp, #0
 800299c:	60f8      	str	r0, [r7, #12]
 800299e:	60b9      	str	r1, [r7, #8]
 80029a0:	603b      	str	r3, [r7, #0]
 80029a2:	4613      	mov	r3, r2
 80029a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029a6:	e03b      	b.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029a8:	6a3b      	ldr	r3, [r7, #32]
 80029aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ae:	d037      	beq.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029b0:	f7fe f9e2 	bl	8000d78 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	6a3a      	ldr	r2, [r7, #32]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d302      	bcc.n	80029c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e03a      	b.n	8002a40 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d023      	beq.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x8a>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b80      	cmp	r3, #128	; 0x80
 80029dc:	d020      	beq.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x8a>
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	2b40      	cmp	r3, #64	; 0x40
 80029e2:	d01d      	beq.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b08      	cmp	r3, #8
 80029f0:	d116      	bne.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80029f2:	2300      	movs	r3, #0
 80029f4:	617b      	str	r3, [r7, #20]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	617b      	str	r3, [r7, #20]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f000 f81d 	bl	8002a48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2208      	movs	r2, #8
 8002a12:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e00f      	b.n	8002a40 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	bf0c      	ite	eq
 8002a30:	2301      	moveq	r3, #1
 8002a32:	2300      	movne	r3, #0
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	461a      	mov	r2, r3
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d0b4      	beq.n	80029a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b095      	sub	sp, #84	; 0x54
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	330c      	adds	r3, #12
 8002a56:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a5a:	e853 3f00 	ldrex	r3, [r3]
 8002a5e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a62:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002a66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	330c      	adds	r3, #12
 8002a6e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a70:	643a      	str	r2, [r7, #64]	; 0x40
 8002a72:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a74:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002a76:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a78:	e841 2300 	strex	r3, r2, [r1]
 8002a7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1e5      	bne.n	8002a50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	3314      	adds	r3, #20
 8002a8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
 8002a8e:	e853 3f00 	ldrex	r3, [r3]
 8002a92:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	f023 0301 	bic.w	r3, r3, #1
 8002a9a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	3314      	adds	r3, #20
 8002aa2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002aa4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002aa6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002aaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002aac:	e841 2300 	strex	r3, r2, [r1]
 8002ab0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1e5      	bne.n	8002a84 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d119      	bne.n	8002af4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	330c      	adds	r3, #12
 8002ac6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	e853 3f00 	ldrex	r3, [r3]
 8002ace:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f023 0310 	bic.w	r3, r3, #16
 8002ad6:	647b      	str	r3, [r7, #68]	; 0x44
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	330c      	adds	r3, #12
 8002ade:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ae0:	61ba      	str	r2, [r7, #24]
 8002ae2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae4:	6979      	ldr	r1, [r7, #20]
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	e841 2300 	strex	r3, r2, [r1]
 8002aec:	613b      	str	r3, [r7, #16]
   return(result);
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1e5      	bne.n	8002ac0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002b02:	bf00      	nop
 8002b04:	3754      	adds	r7, #84	; 0x54
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68da      	ldr	r2, [r3, #12]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002b46:	f023 030c 	bic.w	r3, r3, #12
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	6812      	ldr	r2, [r2, #0]
 8002b4e:	68b9      	ldr	r1, [r7, #8]
 8002b50:	430b      	orrs	r3, r1
 8002b52:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699a      	ldr	r2, [r3, #24]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	430a      	orrs	r2, r1
 8002b68:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a2c      	ldr	r2, [pc, #176]	; (8002c20 <UART_SetConfig+0x114>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d103      	bne.n	8002b7c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002b74:	f7ff fe02 	bl	800277c <HAL_RCC_GetPCLK2Freq>
 8002b78:	60f8      	str	r0, [r7, #12]
 8002b7a:	e002      	b.n	8002b82 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002b7c:	f7ff fdea 	bl	8002754 <HAL_RCC_GetPCLK1Freq>
 8002b80:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	4613      	mov	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	4413      	add	r3, r2
 8002b8a:	009a      	lsls	r2, r3, #2
 8002b8c:	441a      	add	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b98:	4a22      	ldr	r2, [pc, #136]	; (8002c24 <UART_SetConfig+0x118>)
 8002b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b9e:	095b      	lsrs	r3, r3, #5
 8002ba0:	0119      	lsls	r1, r3, #4
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	009a      	lsls	r2, r3, #2
 8002bac:	441a      	add	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bb8:	4b1a      	ldr	r3, [pc, #104]	; (8002c24 <UART_SetConfig+0x118>)
 8002bba:	fba3 0302 	umull	r0, r3, r3, r2
 8002bbe:	095b      	lsrs	r3, r3, #5
 8002bc0:	2064      	movs	r0, #100	; 0x64
 8002bc2:	fb00 f303 	mul.w	r3, r0, r3
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	011b      	lsls	r3, r3, #4
 8002bca:	3332      	adds	r3, #50	; 0x32
 8002bcc:	4a15      	ldr	r2, [pc, #84]	; (8002c24 <UART_SetConfig+0x118>)
 8002bce:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd2:	095b      	lsrs	r3, r3, #5
 8002bd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bd8:	4419      	add	r1, r3
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	4413      	add	r3, r2
 8002be2:	009a      	lsls	r2, r3, #2
 8002be4:	441a      	add	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bf0:	4b0c      	ldr	r3, [pc, #48]	; (8002c24 <UART_SetConfig+0x118>)
 8002bf2:	fba3 0302 	umull	r0, r3, r3, r2
 8002bf6:	095b      	lsrs	r3, r3, #5
 8002bf8:	2064      	movs	r0, #100	; 0x64
 8002bfa:	fb00 f303 	mul.w	r3, r0, r3
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	011b      	lsls	r3, r3, #4
 8002c02:	3332      	adds	r3, #50	; 0x32
 8002c04:	4a07      	ldr	r2, [pc, #28]	; (8002c24 <UART_SetConfig+0x118>)
 8002c06:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0a:	095b      	lsrs	r3, r3, #5
 8002c0c:	f003 020f 	and.w	r2, r3, #15
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	440a      	add	r2, r1
 8002c16:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c18:	bf00      	nop
 8002c1a:	3710      	adds	r7, #16
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40013800 	.word	0x40013800
 8002c24:	51eb851f 	.word	0x51eb851f

08002c28 <sniprintf>:
 8002c28:	b40c      	push	{r2, r3}
 8002c2a:	b530      	push	{r4, r5, lr}
 8002c2c:	4b17      	ldr	r3, [pc, #92]	; (8002c8c <sniprintf+0x64>)
 8002c2e:	1e0c      	subs	r4, r1, #0
 8002c30:	681d      	ldr	r5, [r3, #0]
 8002c32:	b09d      	sub	sp, #116	; 0x74
 8002c34:	da08      	bge.n	8002c48 <sniprintf+0x20>
 8002c36:	238b      	movs	r3, #139	; 0x8b
 8002c38:	f04f 30ff 	mov.w	r0, #4294967295
 8002c3c:	602b      	str	r3, [r5, #0]
 8002c3e:	b01d      	add	sp, #116	; 0x74
 8002c40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002c44:	b002      	add	sp, #8
 8002c46:	4770      	bx	lr
 8002c48:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002c4c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002c50:	bf0c      	ite	eq
 8002c52:	4623      	moveq	r3, r4
 8002c54:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002c58:	9304      	str	r3, [sp, #16]
 8002c5a:	9307      	str	r3, [sp, #28]
 8002c5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c60:	9002      	str	r0, [sp, #8]
 8002c62:	9006      	str	r0, [sp, #24]
 8002c64:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002c68:	4628      	mov	r0, r5
 8002c6a:	ab21      	add	r3, sp, #132	; 0x84
 8002c6c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002c6e:	a902      	add	r1, sp, #8
 8002c70:	9301      	str	r3, [sp, #4]
 8002c72:	f000 f99f 	bl	8002fb4 <_svfiprintf_r>
 8002c76:	1c43      	adds	r3, r0, #1
 8002c78:	bfbc      	itt	lt
 8002c7a:	238b      	movlt	r3, #139	; 0x8b
 8002c7c:	602b      	strlt	r3, [r5, #0]
 8002c7e:	2c00      	cmp	r4, #0
 8002c80:	d0dd      	beq.n	8002c3e <sniprintf+0x16>
 8002c82:	2200      	movs	r2, #0
 8002c84:	9b02      	ldr	r3, [sp, #8]
 8002c86:	701a      	strb	r2, [r3, #0]
 8002c88:	e7d9      	b.n	8002c3e <sniprintf+0x16>
 8002c8a:	bf00      	nop
 8002c8c:	20000058 	.word	0x20000058

08002c90 <memcmp>:
 8002c90:	b510      	push	{r4, lr}
 8002c92:	3901      	subs	r1, #1
 8002c94:	4402      	add	r2, r0
 8002c96:	4290      	cmp	r0, r2
 8002c98:	d101      	bne.n	8002c9e <memcmp+0xe>
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	e005      	b.n	8002caa <memcmp+0x1a>
 8002c9e:	7803      	ldrb	r3, [r0, #0]
 8002ca0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8002ca4:	42a3      	cmp	r3, r4
 8002ca6:	d001      	beq.n	8002cac <memcmp+0x1c>
 8002ca8:	1b18      	subs	r0, r3, r4
 8002caa:	bd10      	pop	{r4, pc}
 8002cac:	3001      	adds	r0, #1
 8002cae:	e7f2      	b.n	8002c96 <memcmp+0x6>

08002cb0 <memset>:
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	4402      	add	r2, r0
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d100      	bne.n	8002cba <memset+0xa>
 8002cb8:	4770      	bx	lr
 8002cba:	f803 1b01 	strb.w	r1, [r3], #1
 8002cbe:	e7f9      	b.n	8002cb4 <memset+0x4>

08002cc0 <__errno>:
 8002cc0:	4b01      	ldr	r3, [pc, #4]	; (8002cc8 <__errno+0x8>)
 8002cc2:	6818      	ldr	r0, [r3, #0]
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	20000058 	.word	0x20000058

08002ccc <__libc_init_array>:
 8002ccc:	b570      	push	{r4, r5, r6, lr}
 8002cce:	2600      	movs	r6, #0
 8002cd0:	4d0c      	ldr	r5, [pc, #48]	; (8002d04 <__libc_init_array+0x38>)
 8002cd2:	4c0d      	ldr	r4, [pc, #52]	; (8002d08 <__libc_init_array+0x3c>)
 8002cd4:	1b64      	subs	r4, r4, r5
 8002cd6:	10a4      	asrs	r4, r4, #2
 8002cd8:	42a6      	cmp	r6, r4
 8002cda:	d109      	bne.n	8002cf0 <__libc_init_array+0x24>
 8002cdc:	f000 fc7a 	bl	80035d4 <_init>
 8002ce0:	2600      	movs	r6, #0
 8002ce2:	4d0a      	ldr	r5, [pc, #40]	; (8002d0c <__libc_init_array+0x40>)
 8002ce4:	4c0a      	ldr	r4, [pc, #40]	; (8002d10 <__libc_init_array+0x44>)
 8002ce6:	1b64      	subs	r4, r4, r5
 8002ce8:	10a4      	asrs	r4, r4, #2
 8002cea:	42a6      	cmp	r6, r4
 8002cec:	d105      	bne.n	8002cfa <__libc_init_array+0x2e>
 8002cee:	bd70      	pop	{r4, r5, r6, pc}
 8002cf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cf4:	4798      	blx	r3
 8002cf6:	3601      	adds	r6, #1
 8002cf8:	e7ee      	b.n	8002cd8 <__libc_init_array+0xc>
 8002cfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cfe:	4798      	blx	r3
 8002d00:	3601      	adds	r6, #1
 8002d02:	e7f2      	b.n	8002cea <__libc_init_array+0x1e>
 8002d04:	08003be8 	.word	0x08003be8
 8002d08:	08003be8 	.word	0x08003be8
 8002d0c:	08003be8 	.word	0x08003be8
 8002d10:	08003bec 	.word	0x08003bec

08002d14 <__retarget_lock_acquire_recursive>:
 8002d14:	4770      	bx	lr

08002d16 <__retarget_lock_release_recursive>:
 8002d16:	4770      	bx	lr

08002d18 <_free_r>:
 8002d18:	b538      	push	{r3, r4, r5, lr}
 8002d1a:	4605      	mov	r5, r0
 8002d1c:	2900      	cmp	r1, #0
 8002d1e:	d040      	beq.n	8002da2 <_free_r+0x8a>
 8002d20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d24:	1f0c      	subs	r4, r1, #4
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	bfb8      	it	lt
 8002d2a:	18e4      	addlt	r4, r4, r3
 8002d2c:	f000 f8dc 	bl	8002ee8 <__malloc_lock>
 8002d30:	4a1c      	ldr	r2, [pc, #112]	; (8002da4 <_free_r+0x8c>)
 8002d32:	6813      	ldr	r3, [r2, #0]
 8002d34:	b933      	cbnz	r3, 8002d44 <_free_r+0x2c>
 8002d36:	6063      	str	r3, [r4, #4]
 8002d38:	6014      	str	r4, [r2, #0]
 8002d3a:	4628      	mov	r0, r5
 8002d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d40:	f000 b8d8 	b.w	8002ef4 <__malloc_unlock>
 8002d44:	42a3      	cmp	r3, r4
 8002d46:	d908      	bls.n	8002d5a <_free_r+0x42>
 8002d48:	6820      	ldr	r0, [r4, #0]
 8002d4a:	1821      	adds	r1, r4, r0
 8002d4c:	428b      	cmp	r3, r1
 8002d4e:	bf01      	itttt	eq
 8002d50:	6819      	ldreq	r1, [r3, #0]
 8002d52:	685b      	ldreq	r3, [r3, #4]
 8002d54:	1809      	addeq	r1, r1, r0
 8002d56:	6021      	streq	r1, [r4, #0]
 8002d58:	e7ed      	b.n	8002d36 <_free_r+0x1e>
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	b10b      	cbz	r3, 8002d64 <_free_r+0x4c>
 8002d60:	42a3      	cmp	r3, r4
 8002d62:	d9fa      	bls.n	8002d5a <_free_r+0x42>
 8002d64:	6811      	ldr	r1, [r2, #0]
 8002d66:	1850      	adds	r0, r2, r1
 8002d68:	42a0      	cmp	r0, r4
 8002d6a:	d10b      	bne.n	8002d84 <_free_r+0x6c>
 8002d6c:	6820      	ldr	r0, [r4, #0]
 8002d6e:	4401      	add	r1, r0
 8002d70:	1850      	adds	r0, r2, r1
 8002d72:	4283      	cmp	r3, r0
 8002d74:	6011      	str	r1, [r2, #0]
 8002d76:	d1e0      	bne.n	8002d3a <_free_r+0x22>
 8002d78:	6818      	ldr	r0, [r3, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	4408      	add	r0, r1
 8002d7e:	6010      	str	r0, [r2, #0]
 8002d80:	6053      	str	r3, [r2, #4]
 8002d82:	e7da      	b.n	8002d3a <_free_r+0x22>
 8002d84:	d902      	bls.n	8002d8c <_free_r+0x74>
 8002d86:	230c      	movs	r3, #12
 8002d88:	602b      	str	r3, [r5, #0]
 8002d8a:	e7d6      	b.n	8002d3a <_free_r+0x22>
 8002d8c:	6820      	ldr	r0, [r4, #0]
 8002d8e:	1821      	adds	r1, r4, r0
 8002d90:	428b      	cmp	r3, r1
 8002d92:	bf01      	itttt	eq
 8002d94:	6819      	ldreq	r1, [r3, #0]
 8002d96:	685b      	ldreq	r3, [r3, #4]
 8002d98:	1809      	addeq	r1, r1, r0
 8002d9a:	6021      	streq	r1, [r4, #0]
 8002d9c:	6063      	str	r3, [r4, #4]
 8002d9e:	6054      	str	r4, [r2, #4]
 8002da0:	e7cb      	b.n	8002d3a <_free_r+0x22>
 8002da2:	bd38      	pop	{r3, r4, r5, pc}
 8002da4:	2000023c 	.word	0x2000023c

08002da8 <sbrk_aligned>:
 8002da8:	b570      	push	{r4, r5, r6, lr}
 8002daa:	4e0e      	ldr	r6, [pc, #56]	; (8002de4 <sbrk_aligned+0x3c>)
 8002dac:	460c      	mov	r4, r1
 8002dae:	6831      	ldr	r1, [r6, #0]
 8002db0:	4605      	mov	r5, r0
 8002db2:	b911      	cbnz	r1, 8002dba <sbrk_aligned+0x12>
 8002db4:	f000 fbaa 	bl	800350c <_sbrk_r>
 8002db8:	6030      	str	r0, [r6, #0]
 8002dba:	4621      	mov	r1, r4
 8002dbc:	4628      	mov	r0, r5
 8002dbe:	f000 fba5 	bl	800350c <_sbrk_r>
 8002dc2:	1c43      	adds	r3, r0, #1
 8002dc4:	d00a      	beq.n	8002ddc <sbrk_aligned+0x34>
 8002dc6:	1cc4      	adds	r4, r0, #3
 8002dc8:	f024 0403 	bic.w	r4, r4, #3
 8002dcc:	42a0      	cmp	r0, r4
 8002dce:	d007      	beq.n	8002de0 <sbrk_aligned+0x38>
 8002dd0:	1a21      	subs	r1, r4, r0
 8002dd2:	4628      	mov	r0, r5
 8002dd4:	f000 fb9a 	bl	800350c <_sbrk_r>
 8002dd8:	3001      	adds	r0, #1
 8002dda:	d101      	bne.n	8002de0 <sbrk_aligned+0x38>
 8002ddc:	f04f 34ff 	mov.w	r4, #4294967295
 8002de0:	4620      	mov	r0, r4
 8002de2:	bd70      	pop	{r4, r5, r6, pc}
 8002de4:	20000240 	.word	0x20000240

08002de8 <_malloc_r>:
 8002de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dec:	1ccd      	adds	r5, r1, #3
 8002dee:	f025 0503 	bic.w	r5, r5, #3
 8002df2:	3508      	adds	r5, #8
 8002df4:	2d0c      	cmp	r5, #12
 8002df6:	bf38      	it	cc
 8002df8:	250c      	movcc	r5, #12
 8002dfa:	2d00      	cmp	r5, #0
 8002dfc:	4607      	mov	r7, r0
 8002dfe:	db01      	blt.n	8002e04 <_malloc_r+0x1c>
 8002e00:	42a9      	cmp	r1, r5
 8002e02:	d905      	bls.n	8002e10 <_malloc_r+0x28>
 8002e04:	230c      	movs	r3, #12
 8002e06:	2600      	movs	r6, #0
 8002e08:	603b      	str	r3, [r7, #0]
 8002e0a:	4630      	mov	r0, r6
 8002e0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e10:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002ee4 <_malloc_r+0xfc>
 8002e14:	f000 f868 	bl	8002ee8 <__malloc_lock>
 8002e18:	f8d8 3000 	ldr.w	r3, [r8]
 8002e1c:	461c      	mov	r4, r3
 8002e1e:	bb5c      	cbnz	r4, 8002e78 <_malloc_r+0x90>
 8002e20:	4629      	mov	r1, r5
 8002e22:	4638      	mov	r0, r7
 8002e24:	f7ff ffc0 	bl	8002da8 <sbrk_aligned>
 8002e28:	1c43      	adds	r3, r0, #1
 8002e2a:	4604      	mov	r4, r0
 8002e2c:	d155      	bne.n	8002eda <_malloc_r+0xf2>
 8002e2e:	f8d8 4000 	ldr.w	r4, [r8]
 8002e32:	4626      	mov	r6, r4
 8002e34:	2e00      	cmp	r6, #0
 8002e36:	d145      	bne.n	8002ec4 <_malloc_r+0xdc>
 8002e38:	2c00      	cmp	r4, #0
 8002e3a:	d048      	beq.n	8002ece <_malloc_r+0xe6>
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	4631      	mov	r1, r6
 8002e40:	4638      	mov	r0, r7
 8002e42:	eb04 0903 	add.w	r9, r4, r3
 8002e46:	f000 fb61 	bl	800350c <_sbrk_r>
 8002e4a:	4581      	cmp	r9, r0
 8002e4c:	d13f      	bne.n	8002ece <_malloc_r+0xe6>
 8002e4e:	6821      	ldr	r1, [r4, #0]
 8002e50:	4638      	mov	r0, r7
 8002e52:	1a6d      	subs	r5, r5, r1
 8002e54:	4629      	mov	r1, r5
 8002e56:	f7ff ffa7 	bl	8002da8 <sbrk_aligned>
 8002e5a:	3001      	adds	r0, #1
 8002e5c:	d037      	beq.n	8002ece <_malloc_r+0xe6>
 8002e5e:	6823      	ldr	r3, [r4, #0]
 8002e60:	442b      	add	r3, r5
 8002e62:	6023      	str	r3, [r4, #0]
 8002e64:	f8d8 3000 	ldr.w	r3, [r8]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d038      	beq.n	8002ede <_malloc_r+0xf6>
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	42a2      	cmp	r2, r4
 8002e70:	d12b      	bne.n	8002eca <_malloc_r+0xe2>
 8002e72:	2200      	movs	r2, #0
 8002e74:	605a      	str	r2, [r3, #4]
 8002e76:	e00f      	b.n	8002e98 <_malloc_r+0xb0>
 8002e78:	6822      	ldr	r2, [r4, #0]
 8002e7a:	1b52      	subs	r2, r2, r5
 8002e7c:	d41f      	bmi.n	8002ebe <_malloc_r+0xd6>
 8002e7e:	2a0b      	cmp	r2, #11
 8002e80:	d917      	bls.n	8002eb2 <_malloc_r+0xca>
 8002e82:	1961      	adds	r1, r4, r5
 8002e84:	42a3      	cmp	r3, r4
 8002e86:	6025      	str	r5, [r4, #0]
 8002e88:	bf18      	it	ne
 8002e8a:	6059      	strne	r1, [r3, #4]
 8002e8c:	6863      	ldr	r3, [r4, #4]
 8002e8e:	bf08      	it	eq
 8002e90:	f8c8 1000 	streq.w	r1, [r8]
 8002e94:	5162      	str	r2, [r4, r5]
 8002e96:	604b      	str	r3, [r1, #4]
 8002e98:	4638      	mov	r0, r7
 8002e9a:	f104 060b 	add.w	r6, r4, #11
 8002e9e:	f000 f829 	bl	8002ef4 <__malloc_unlock>
 8002ea2:	f026 0607 	bic.w	r6, r6, #7
 8002ea6:	1d23      	adds	r3, r4, #4
 8002ea8:	1af2      	subs	r2, r6, r3
 8002eaa:	d0ae      	beq.n	8002e0a <_malloc_r+0x22>
 8002eac:	1b9b      	subs	r3, r3, r6
 8002eae:	50a3      	str	r3, [r4, r2]
 8002eb0:	e7ab      	b.n	8002e0a <_malloc_r+0x22>
 8002eb2:	42a3      	cmp	r3, r4
 8002eb4:	6862      	ldr	r2, [r4, #4]
 8002eb6:	d1dd      	bne.n	8002e74 <_malloc_r+0x8c>
 8002eb8:	f8c8 2000 	str.w	r2, [r8]
 8002ebc:	e7ec      	b.n	8002e98 <_malloc_r+0xb0>
 8002ebe:	4623      	mov	r3, r4
 8002ec0:	6864      	ldr	r4, [r4, #4]
 8002ec2:	e7ac      	b.n	8002e1e <_malloc_r+0x36>
 8002ec4:	4634      	mov	r4, r6
 8002ec6:	6876      	ldr	r6, [r6, #4]
 8002ec8:	e7b4      	b.n	8002e34 <_malloc_r+0x4c>
 8002eca:	4613      	mov	r3, r2
 8002ecc:	e7cc      	b.n	8002e68 <_malloc_r+0x80>
 8002ece:	230c      	movs	r3, #12
 8002ed0:	4638      	mov	r0, r7
 8002ed2:	603b      	str	r3, [r7, #0]
 8002ed4:	f000 f80e 	bl	8002ef4 <__malloc_unlock>
 8002ed8:	e797      	b.n	8002e0a <_malloc_r+0x22>
 8002eda:	6025      	str	r5, [r4, #0]
 8002edc:	e7dc      	b.n	8002e98 <_malloc_r+0xb0>
 8002ede:	605b      	str	r3, [r3, #4]
 8002ee0:	deff      	udf	#255	; 0xff
 8002ee2:	bf00      	nop
 8002ee4:	2000023c 	.word	0x2000023c

08002ee8 <__malloc_lock>:
 8002ee8:	4801      	ldr	r0, [pc, #4]	; (8002ef0 <__malloc_lock+0x8>)
 8002eea:	f7ff bf13 	b.w	8002d14 <__retarget_lock_acquire_recursive>
 8002eee:	bf00      	nop
 8002ef0:	20000238 	.word	0x20000238

08002ef4 <__malloc_unlock>:
 8002ef4:	4801      	ldr	r0, [pc, #4]	; (8002efc <__malloc_unlock+0x8>)
 8002ef6:	f7ff bf0e 	b.w	8002d16 <__retarget_lock_release_recursive>
 8002efa:	bf00      	nop
 8002efc:	20000238 	.word	0x20000238

08002f00 <__ssputs_r>:
 8002f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f04:	461f      	mov	r7, r3
 8002f06:	688e      	ldr	r6, [r1, #8]
 8002f08:	4682      	mov	sl, r0
 8002f0a:	42be      	cmp	r6, r7
 8002f0c:	460c      	mov	r4, r1
 8002f0e:	4690      	mov	r8, r2
 8002f10:	680b      	ldr	r3, [r1, #0]
 8002f12:	d82c      	bhi.n	8002f6e <__ssputs_r+0x6e>
 8002f14:	898a      	ldrh	r2, [r1, #12]
 8002f16:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002f1a:	d026      	beq.n	8002f6a <__ssputs_r+0x6a>
 8002f1c:	6965      	ldr	r5, [r4, #20]
 8002f1e:	6909      	ldr	r1, [r1, #16]
 8002f20:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002f24:	eba3 0901 	sub.w	r9, r3, r1
 8002f28:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002f2c:	1c7b      	adds	r3, r7, #1
 8002f2e:	444b      	add	r3, r9
 8002f30:	106d      	asrs	r5, r5, #1
 8002f32:	429d      	cmp	r5, r3
 8002f34:	bf38      	it	cc
 8002f36:	461d      	movcc	r5, r3
 8002f38:	0553      	lsls	r3, r2, #21
 8002f3a:	d527      	bpl.n	8002f8c <__ssputs_r+0x8c>
 8002f3c:	4629      	mov	r1, r5
 8002f3e:	f7ff ff53 	bl	8002de8 <_malloc_r>
 8002f42:	4606      	mov	r6, r0
 8002f44:	b360      	cbz	r0, 8002fa0 <__ssputs_r+0xa0>
 8002f46:	464a      	mov	r2, r9
 8002f48:	6921      	ldr	r1, [r4, #16]
 8002f4a:	f000 fafd 	bl	8003548 <memcpy>
 8002f4e:	89a3      	ldrh	r3, [r4, #12]
 8002f50:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002f54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f58:	81a3      	strh	r3, [r4, #12]
 8002f5a:	6126      	str	r6, [r4, #16]
 8002f5c:	444e      	add	r6, r9
 8002f5e:	6026      	str	r6, [r4, #0]
 8002f60:	463e      	mov	r6, r7
 8002f62:	6165      	str	r5, [r4, #20]
 8002f64:	eba5 0509 	sub.w	r5, r5, r9
 8002f68:	60a5      	str	r5, [r4, #8]
 8002f6a:	42be      	cmp	r6, r7
 8002f6c:	d900      	bls.n	8002f70 <__ssputs_r+0x70>
 8002f6e:	463e      	mov	r6, r7
 8002f70:	4632      	mov	r2, r6
 8002f72:	4641      	mov	r1, r8
 8002f74:	6820      	ldr	r0, [r4, #0]
 8002f76:	f000 faaf 	bl	80034d8 <memmove>
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	68a3      	ldr	r3, [r4, #8]
 8002f7e:	1b9b      	subs	r3, r3, r6
 8002f80:	60a3      	str	r3, [r4, #8]
 8002f82:	6823      	ldr	r3, [r4, #0]
 8002f84:	4433      	add	r3, r6
 8002f86:	6023      	str	r3, [r4, #0]
 8002f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f8c:	462a      	mov	r2, r5
 8002f8e:	f000 fae9 	bl	8003564 <_realloc_r>
 8002f92:	4606      	mov	r6, r0
 8002f94:	2800      	cmp	r0, #0
 8002f96:	d1e0      	bne.n	8002f5a <__ssputs_r+0x5a>
 8002f98:	4650      	mov	r0, sl
 8002f9a:	6921      	ldr	r1, [r4, #16]
 8002f9c:	f7ff febc 	bl	8002d18 <_free_r>
 8002fa0:	230c      	movs	r3, #12
 8002fa2:	f8ca 3000 	str.w	r3, [sl]
 8002fa6:	89a3      	ldrh	r3, [r4, #12]
 8002fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fb0:	81a3      	strh	r3, [r4, #12]
 8002fb2:	e7e9      	b.n	8002f88 <__ssputs_r+0x88>

08002fb4 <_svfiprintf_r>:
 8002fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fb8:	4698      	mov	r8, r3
 8002fba:	898b      	ldrh	r3, [r1, #12]
 8002fbc:	4607      	mov	r7, r0
 8002fbe:	061b      	lsls	r3, r3, #24
 8002fc0:	460d      	mov	r5, r1
 8002fc2:	4614      	mov	r4, r2
 8002fc4:	b09d      	sub	sp, #116	; 0x74
 8002fc6:	d50e      	bpl.n	8002fe6 <_svfiprintf_r+0x32>
 8002fc8:	690b      	ldr	r3, [r1, #16]
 8002fca:	b963      	cbnz	r3, 8002fe6 <_svfiprintf_r+0x32>
 8002fcc:	2140      	movs	r1, #64	; 0x40
 8002fce:	f7ff ff0b 	bl	8002de8 <_malloc_r>
 8002fd2:	6028      	str	r0, [r5, #0]
 8002fd4:	6128      	str	r0, [r5, #16]
 8002fd6:	b920      	cbnz	r0, 8002fe2 <_svfiprintf_r+0x2e>
 8002fd8:	230c      	movs	r3, #12
 8002fda:	603b      	str	r3, [r7, #0]
 8002fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe0:	e0d0      	b.n	8003184 <_svfiprintf_r+0x1d0>
 8002fe2:	2340      	movs	r3, #64	; 0x40
 8002fe4:	616b      	str	r3, [r5, #20]
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	9309      	str	r3, [sp, #36]	; 0x24
 8002fea:	2320      	movs	r3, #32
 8002fec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ff0:	2330      	movs	r3, #48	; 0x30
 8002ff2:	f04f 0901 	mov.w	r9, #1
 8002ff6:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ffa:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800319c <_svfiprintf_r+0x1e8>
 8002ffe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003002:	4623      	mov	r3, r4
 8003004:	469a      	mov	sl, r3
 8003006:	f813 2b01 	ldrb.w	r2, [r3], #1
 800300a:	b10a      	cbz	r2, 8003010 <_svfiprintf_r+0x5c>
 800300c:	2a25      	cmp	r2, #37	; 0x25
 800300e:	d1f9      	bne.n	8003004 <_svfiprintf_r+0x50>
 8003010:	ebba 0b04 	subs.w	fp, sl, r4
 8003014:	d00b      	beq.n	800302e <_svfiprintf_r+0x7a>
 8003016:	465b      	mov	r3, fp
 8003018:	4622      	mov	r2, r4
 800301a:	4629      	mov	r1, r5
 800301c:	4638      	mov	r0, r7
 800301e:	f7ff ff6f 	bl	8002f00 <__ssputs_r>
 8003022:	3001      	adds	r0, #1
 8003024:	f000 80a9 	beq.w	800317a <_svfiprintf_r+0x1c6>
 8003028:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800302a:	445a      	add	r2, fp
 800302c:	9209      	str	r2, [sp, #36]	; 0x24
 800302e:	f89a 3000 	ldrb.w	r3, [sl]
 8003032:	2b00      	cmp	r3, #0
 8003034:	f000 80a1 	beq.w	800317a <_svfiprintf_r+0x1c6>
 8003038:	2300      	movs	r3, #0
 800303a:	f04f 32ff 	mov.w	r2, #4294967295
 800303e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003042:	f10a 0a01 	add.w	sl, sl, #1
 8003046:	9304      	str	r3, [sp, #16]
 8003048:	9307      	str	r3, [sp, #28]
 800304a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800304e:	931a      	str	r3, [sp, #104]	; 0x68
 8003050:	4654      	mov	r4, sl
 8003052:	2205      	movs	r2, #5
 8003054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003058:	4850      	ldr	r0, [pc, #320]	; (800319c <_svfiprintf_r+0x1e8>)
 800305a:	f000 fa67 	bl	800352c <memchr>
 800305e:	9a04      	ldr	r2, [sp, #16]
 8003060:	b9d8      	cbnz	r0, 800309a <_svfiprintf_r+0xe6>
 8003062:	06d0      	lsls	r0, r2, #27
 8003064:	bf44      	itt	mi
 8003066:	2320      	movmi	r3, #32
 8003068:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800306c:	0711      	lsls	r1, r2, #28
 800306e:	bf44      	itt	mi
 8003070:	232b      	movmi	r3, #43	; 0x2b
 8003072:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003076:	f89a 3000 	ldrb.w	r3, [sl]
 800307a:	2b2a      	cmp	r3, #42	; 0x2a
 800307c:	d015      	beq.n	80030aa <_svfiprintf_r+0xf6>
 800307e:	4654      	mov	r4, sl
 8003080:	2000      	movs	r0, #0
 8003082:	f04f 0c0a 	mov.w	ip, #10
 8003086:	9a07      	ldr	r2, [sp, #28]
 8003088:	4621      	mov	r1, r4
 800308a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800308e:	3b30      	subs	r3, #48	; 0x30
 8003090:	2b09      	cmp	r3, #9
 8003092:	d94d      	bls.n	8003130 <_svfiprintf_r+0x17c>
 8003094:	b1b0      	cbz	r0, 80030c4 <_svfiprintf_r+0x110>
 8003096:	9207      	str	r2, [sp, #28]
 8003098:	e014      	b.n	80030c4 <_svfiprintf_r+0x110>
 800309a:	eba0 0308 	sub.w	r3, r0, r8
 800309e:	fa09 f303 	lsl.w	r3, r9, r3
 80030a2:	4313      	orrs	r3, r2
 80030a4:	46a2      	mov	sl, r4
 80030a6:	9304      	str	r3, [sp, #16]
 80030a8:	e7d2      	b.n	8003050 <_svfiprintf_r+0x9c>
 80030aa:	9b03      	ldr	r3, [sp, #12]
 80030ac:	1d19      	adds	r1, r3, #4
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	9103      	str	r1, [sp, #12]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	bfbb      	ittet	lt
 80030b6:	425b      	neglt	r3, r3
 80030b8:	f042 0202 	orrlt.w	r2, r2, #2
 80030bc:	9307      	strge	r3, [sp, #28]
 80030be:	9307      	strlt	r3, [sp, #28]
 80030c0:	bfb8      	it	lt
 80030c2:	9204      	strlt	r2, [sp, #16]
 80030c4:	7823      	ldrb	r3, [r4, #0]
 80030c6:	2b2e      	cmp	r3, #46	; 0x2e
 80030c8:	d10c      	bne.n	80030e4 <_svfiprintf_r+0x130>
 80030ca:	7863      	ldrb	r3, [r4, #1]
 80030cc:	2b2a      	cmp	r3, #42	; 0x2a
 80030ce:	d134      	bne.n	800313a <_svfiprintf_r+0x186>
 80030d0:	9b03      	ldr	r3, [sp, #12]
 80030d2:	3402      	adds	r4, #2
 80030d4:	1d1a      	adds	r2, r3, #4
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	9203      	str	r2, [sp, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	bfb8      	it	lt
 80030de:	f04f 33ff 	movlt.w	r3, #4294967295
 80030e2:	9305      	str	r3, [sp, #20]
 80030e4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80031a0 <_svfiprintf_r+0x1ec>
 80030e8:	2203      	movs	r2, #3
 80030ea:	4650      	mov	r0, sl
 80030ec:	7821      	ldrb	r1, [r4, #0]
 80030ee:	f000 fa1d 	bl	800352c <memchr>
 80030f2:	b138      	cbz	r0, 8003104 <_svfiprintf_r+0x150>
 80030f4:	2240      	movs	r2, #64	; 0x40
 80030f6:	9b04      	ldr	r3, [sp, #16]
 80030f8:	eba0 000a 	sub.w	r0, r0, sl
 80030fc:	4082      	lsls	r2, r0
 80030fe:	4313      	orrs	r3, r2
 8003100:	3401      	adds	r4, #1
 8003102:	9304      	str	r3, [sp, #16]
 8003104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003108:	2206      	movs	r2, #6
 800310a:	4826      	ldr	r0, [pc, #152]	; (80031a4 <_svfiprintf_r+0x1f0>)
 800310c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003110:	f000 fa0c 	bl	800352c <memchr>
 8003114:	2800      	cmp	r0, #0
 8003116:	d038      	beq.n	800318a <_svfiprintf_r+0x1d6>
 8003118:	4b23      	ldr	r3, [pc, #140]	; (80031a8 <_svfiprintf_r+0x1f4>)
 800311a:	bb1b      	cbnz	r3, 8003164 <_svfiprintf_r+0x1b0>
 800311c:	9b03      	ldr	r3, [sp, #12]
 800311e:	3307      	adds	r3, #7
 8003120:	f023 0307 	bic.w	r3, r3, #7
 8003124:	3308      	adds	r3, #8
 8003126:	9303      	str	r3, [sp, #12]
 8003128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800312a:	4433      	add	r3, r6
 800312c:	9309      	str	r3, [sp, #36]	; 0x24
 800312e:	e768      	b.n	8003002 <_svfiprintf_r+0x4e>
 8003130:	460c      	mov	r4, r1
 8003132:	2001      	movs	r0, #1
 8003134:	fb0c 3202 	mla	r2, ip, r2, r3
 8003138:	e7a6      	b.n	8003088 <_svfiprintf_r+0xd4>
 800313a:	2300      	movs	r3, #0
 800313c:	f04f 0c0a 	mov.w	ip, #10
 8003140:	4619      	mov	r1, r3
 8003142:	3401      	adds	r4, #1
 8003144:	9305      	str	r3, [sp, #20]
 8003146:	4620      	mov	r0, r4
 8003148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800314c:	3a30      	subs	r2, #48	; 0x30
 800314e:	2a09      	cmp	r2, #9
 8003150:	d903      	bls.n	800315a <_svfiprintf_r+0x1a6>
 8003152:	2b00      	cmp	r3, #0
 8003154:	d0c6      	beq.n	80030e4 <_svfiprintf_r+0x130>
 8003156:	9105      	str	r1, [sp, #20]
 8003158:	e7c4      	b.n	80030e4 <_svfiprintf_r+0x130>
 800315a:	4604      	mov	r4, r0
 800315c:	2301      	movs	r3, #1
 800315e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003162:	e7f0      	b.n	8003146 <_svfiprintf_r+0x192>
 8003164:	ab03      	add	r3, sp, #12
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	462a      	mov	r2, r5
 800316a:	4638      	mov	r0, r7
 800316c:	4b0f      	ldr	r3, [pc, #60]	; (80031ac <_svfiprintf_r+0x1f8>)
 800316e:	a904      	add	r1, sp, #16
 8003170:	f3af 8000 	nop.w
 8003174:	1c42      	adds	r2, r0, #1
 8003176:	4606      	mov	r6, r0
 8003178:	d1d6      	bne.n	8003128 <_svfiprintf_r+0x174>
 800317a:	89ab      	ldrh	r3, [r5, #12]
 800317c:	065b      	lsls	r3, r3, #25
 800317e:	f53f af2d 	bmi.w	8002fdc <_svfiprintf_r+0x28>
 8003182:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003184:	b01d      	add	sp, #116	; 0x74
 8003186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800318a:	ab03      	add	r3, sp, #12
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	462a      	mov	r2, r5
 8003190:	4638      	mov	r0, r7
 8003192:	4b06      	ldr	r3, [pc, #24]	; (80031ac <_svfiprintf_r+0x1f8>)
 8003194:	a904      	add	r1, sp, #16
 8003196:	f000 f87d 	bl	8003294 <_printf_i>
 800319a:	e7eb      	b.n	8003174 <_svfiprintf_r+0x1c0>
 800319c:	08003bb2 	.word	0x08003bb2
 80031a0:	08003bb8 	.word	0x08003bb8
 80031a4:	08003bbc 	.word	0x08003bbc
 80031a8:	00000000 	.word	0x00000000
 80031ac:	08002f01 	.word	0x08002f01

080031b0 <_printf_common>:
 80031b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031b4:	4616      	mov	r6, r2
 80031b6:	4699      	mov	r9, r3
 80031b8:	688a      	ldr	r2, [r1, #8]
 80031ba:	690b      	ldr	r3, [r1, #16]
 80031bc:	4607      	mov	r7, r0
 80031be:	4293      	cmp	r3, r2
 80031c0:	bfb8      	it	lt
 80031c2:	4613      	movlt	r3, r2
 80031c4:	6033      	str	r3, [r6, #0]
 80031c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80031ca:	460c      	mov	r4, r1
 80031cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80031d0:	b10a      	cbz	r2, 80031d6 <_printf_common+0x26>
 80031d2:	3301      	adds	r3, #1
 80031d4:	6033      	str	r3, [r6, #0]
 80031d6:	6823      	ldr	r3, [r4, #0]
 80031d8:	0699      	lsls	r1, r3, #26
 80031da:	bf42      	ittt	mi
 80031dc:	6833      	ldrmi	r3, [r6, #0]
 80031de:	3302      	addmi	r3, #2
 80031e0:	6033      	strmi	r3, [r6, #0]
 80031e2:	6825      	ldr	r5, [r4, #0]
 80031e4:	f015 0506 	ands.w	r5, r5, #6
 80031e8:	d106      	bne.n	80031f8 <_printf_common+0x48>
 80031ea:	f104 0a19 	add.w	sl, r4, #25
 80031ee:	68e3      	ldr	r3, [r4, #12]
 80031f0:	6832      	ldr	r2, [r6, #0]
 80031f2:	1a9b      	subs	r3, r3, r2
 80031f4:	42ab      	cmp	r3, r5
 80031f6:	dc2b      	bgt.n	8003250 <_printf_common+0xa0>
 80031f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80031fc:	1e13      	subs	r3, r2, #0
 80031fe:	6822      	ldr	r2, [r4, #0]
 8003200:	bf18      	it	ne
 8003202:	2301      	movne	r3, #1
 8003204:	0692      	lsls	r2, r2, #26
 8003206:	d430      	bmi.n	800326a <_printf_common+0xba>
 8003208:	4649      	mov	r1, r9
 800320a:	4638      	mov	r0, r7
 800320c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003210:	47c0      	blx	r8
 8003212:	3001      	adds	r0, #1
 8003214:	d023      	beq.n	800325e <_printf_common+0xae>
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	6922      	ldr	r2, [r4, #16]
 800321a:	f003 0306 	and.w	r3, r3, #6
 800321e:	2b04      	cmp	r3, #4
 8003220:	bf14      	ite	ne
 8003222:	2500      	movne	r5, #0
 8003224:	6833      	ldreq	r3, [r6, #0]
 8003226:	f04f 0600 	mov.w	r6, #0
 800322a:	bf08      	it	eq
 800322c:	68e5      	ldreq	r5, [r4, #12]
 800322e:	f104 041a 	add.w	r4, r4, #26
 8003232:	bf08      	it	eq
 8003234:	1aed      	subeq	r5, r5, r3
 8003236:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800323a:	bf08      	it	eq
 800323c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003240:	4293      	cmp	r3, r2
 8003242:	bfc4      	itt	gt
 8003244:	1a9b      	subgt	r3, r3, r2
 8003246:	18ed      	addgt	r5, r5, r3
 8003248:	42b5      	cmp	r5, r6
 800324a:	d11a      	bne.n	8003282 <_printf_common+0xd2>
 800324c:	2000      	movs	r0, #0
 800324e:	e008      	b.n	8003262 <_printf_common+0xb2>
 8003250:	2301      	movs	r3, #1
 8003252:	4652      	mov	r2, sl
 8003254:	4649      	mov	r1, r9
 8003256:	4638      	mov	r0, r7
 8003258:	47c0      	blx	r8
 800325a:	3001      	adds	r0, #1
 800325c:	d103      	bne.n	8003266 <_printf_common+0xb6>
 800325e:	f04f 30ff 	mov.w	r0, #4294967295
 8003262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003266:	3501      	adds	r5, #1
 8003268:	e7c1      	b.n	80031ee <_printf_common+0x3e>
 800326a:	2030      	movs	r0, #48	; 0x30
 800326c:	18e1      	adds	r1, r4, r3
 800326e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003272:	1c5a      	adds	r2, r3, #1
 8003274:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003278:	4422      	add	r2, r4
 800327a:	3302      	adds	r3, #2
 800327c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003280:	e7c2      	b.n	8003208 <_printf_common+0x58>
 8003282:	2301      	movs	r3, #1
 8003284:	4622      	mov	r2, r4
 8003286:	4649      	mov	r1, r9
 8003288:	4638      	mov	r0, r7
 800328a:	47c0      	blx	r8
 800328c:	3001      	adds	r0, #1
 800328e:	d0e6      	beq.n	800325e <_printf_common+0xae>
 8003290:	3601      	adds	r6, #1
 8003292:	e7d9      	b.n	8003248 <_printf_common+0x98>

08003294 <_printf_i>:
 8003294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003298:	7e0f      	ldrb	r7, [r1, #24]
 800329a:	4691      	mov	r9, r2
 800329c:	2f78      	cmp	r7, #120	; 0x78
 800329e:	4680      	mov	r8, r0
 80032a0:	460c      	mov	r4, r1
 80032a2:	469a      	mov	sl, r3
 80032a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80032a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80032aa:	d807      	bhi.n	80032bc <_printf_i+0x28>
 80032ac:	2f62      	cmp	r7, #98	; 0x62
 80032ae:	d80a      	bhi.n	80032c6 <_printf_i+0x32>
 80032b0:	2f00      	cmp	r7, #0
 80032b2:	f000 80d5 	beq.w	8003460 <_printf_i+0x1cc>
 80032b6:	2f58      	cmp	r7, #88	; 0x58
 80032b8:	f000 80c1 	beq.w	800343e <_printf_i+0x1aa>
 80032bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80032c4:	e03a      	b.n	800333c <_printf_i+0xa8>
 80032c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80032ca:	2b15      	cmp	r3, #21
 80032cc:	d8f6      	bhi.n	80032bc <_printf_i+0x28>
 80032ce:	a101      	add	r1, pc, #4	; (adr r1, 80032d4 <_printf_i+0x40>)
 80032d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80032d4:	0800332d 	.word	0x0800332d
 80032d8:	08003341 	.word	0x08003341
 80032dc:	080032bd 	.word	0x080032bd
 80032e0:	080032bd 	.word	0x080032bd
 80032e4:	080032bd 	.word	0x080032bd
 80032e8:	080032bd 	.word	0x080032bd
 80032ec:	08003341 	.word	0x08003341
 80032f0:	080032bd 	.word	0x080032bd
 80032f4:	080032bd 	.word	0x080032bd
 80032f8:	080032bd 	.word	0x080032bd
 80032fc:	080032bd 	.word	0x080032bd
 8003300:	08003447 	.word	0x08003447
 8003304:	0800336d 	.word	0x0800336d
 8003308:	08003401 	.word	0x08003401
 800330c:	080032bd 	.word	0x080032bd
 8003310:	080032bd 	.word	0x080032bd
 8003314:	08003469 	.word	0x08003469
 8003318:	080032bd 	.word	0x080032bd
 800331c:	0800336d 	.word	0x0800336d
 8003320:	080032bd 	.word	0x080032bd
 8003324:	080032bd 	.word	0x080032bd
 8003328:	08003409 	.word	0x08003409
 800332c:	682b      	ldr	r3, [r5, #0]
 800332e:	1d1a      	adds	r2, r3, #4
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	602a      	str	r2, [r5, #0]
 8003334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003338:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800333c:	2301      	movs	r3, #1
 800333e:	e0a0      	b.n	8003482 <_printf_i+0x1ee>
 8003340:	6820      	ldr	r0, [r4, #0]
 8003342:	682b      	ldr	r3, [r5, #0]
 8003344:	0607      	lsls	r7, r0, #24
 8003346:	f103 0104 	add.w	r1, r3, #4
 800334a:	6029      	str	r1, [r5, #0]
 800334c:	d501      	bpl.n	8003352 <_printf_i+0xbe>
 800334e:	681e      	ldr	r6, [r3, #0]
 8003350:	e003      	b.n	800335a <_printf_i+0xc6>
 8003352:	0646      	lsls	r6, r0, #25
 8003354:	d5fb      	bpl.n	800334e <_printf_i+0xba>
 8003356:	f9b3 6000 	ldrsh.w	r6, [r3]
 800335a:	2e00      	cmp	r6, #0
 800335c:	da03      	bge.n	8003366 <_printf_i+0xd2>
 800335e:	232d      	movs	r3, #45	; 0x2d
 8003360:	4276      	negs	r6, r6
 8003362:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003366:	230a      	movs	r3, #10
 8003368:	4859      	ldr	r0, [pc, #356]	; (80034d0 <_printf_i+0x23c>)
 800336a:	e012      	b.n	8003392 <_printf_i+0xfe>
 800336c:	682b      	ldr	r3, [r5, #0]
 800336e:	6820      	ldr	r0, [r4, #0]
 8003370:	1d19      	adds	r1, r3, #4
 8003372:	6029      	str	r1, [r5, #0]
 8003374:	0605      	lsls	r5, r0, #24
 8003376:	d501      	bpl.n	800337c <_printf_i+0xe8>
 8003378:	681e      	ldr	r6, [r3, #0]
 800337a:	e002      	b.n	8003382 <_printf_i+0xee>
 800337c:	0641      	lsls	r1, r0, #25
 800337e:	d5fb      	bpl.n	8003378 <_printf_i+0xe4>
 8003380:	881e      	ldrh	r6, [r3, #0]
 8003382:	2f6f      	cmp	r7, #111	; 0x6f
 8003384:	bf0c      	ite	eq
 8003386:	2308      	moveq	r3, #8
 8003388:	230a      	movne	r3, #10
 800338a:	4851      	ldr	r0, [pc, #324]	; (80034d0 <_printf_i+0x23c>)
 800338c:	2100      	movs	r1, #0
 800338e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003392:	6865      	ldr	r5, [r4, #4]
 8003394:	2d00      	cmp	r5, #0
 8003396:	bfa8      	it	ge
 8003398:	6821      	ldrge	r1, [r4, #0]
 800339a:	60a5      	str	r5, [r4, #8]
 800339c:	bfa4      	itt	ge
 800339e:	f021 0104 	bicge.w	r1, r1, #4
 80033a2:	6021      	strge	r1, [r4, #0]
 80033a4:	b90e      	cbnz	r6, 80033aa <_printf_i+0x116>
 80033a6:	2d00      	cmp	r5, #0
 80033a8:	d04b      	beq.n	8003442 <_printf_i+0x1ae>
 80033aa:	4615      	mov	r5, r2
 80033ac:	fbb6 f1f3 	udiv	r1, r6, r3
 80033b0:	fb03 6711 	mls	r7, r3, r1, r6
 80033b4:	5dc7      	ldrb	r7, [r0, r7]
 80033b6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80033ba:	4637      	mov	r7, r6
 80033bc:	42bb      	cmp	r3, r7
 80033be:	460e      	mov	r6, r1
 80033c0:	d9f4      	bls.n	80033ac <_printf_i+0x118>
 80033c2:	2b08      	cmp	r3, #8
 80033c4:	d10b      	bne.n	80033de <_printf_i+0x14a>
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	07de      	lsls	r6, r3, #31
 80033ca:	d508      	bpl.n	80033de <_printf_i+0x14a>
 80033cc:	6923      	ldr	r3, [r4, #16]
 80033ce:	6861      	ldr	r1, [r4, #4]
 80033d0:	4299      	cmp	r1, r3
 80033d2:	bfde      	ittt	le
 80033d4:	2330      	movle	r3, #48	; 0x30
 80033d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80033da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80033de:	1b52      	subs	r2, r2, r5
 80033e0:	6122      	str	r2, [r4, #16]
 80033e2:	464b      	mov	r3, r9
 80033e4:	4621      	mov	r1, r4
 80033e6:	4640      	mov	r0, r8
 80033e8:	f8cd a000 	str.w	sl, [sp]
 80033ec:	aa03      	add	r2, sp, #12
 80033ee:	f7ff fedf 	bl	80031b0 <_printf_common>
 80033f2:	3001      	adds	r0, #1
 80033f4:	d14a      	bne.n	800348c <_printf_i+0x1f8>
 80033f6:	f04f 30ff 	mov.w	r0, #4294967295
 80033fa:	b004      	add	sp, #16
 80033fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003400:	6823      	ldr	r3, [r4, #0]
 8003402:	f043 0320 	orr.w	r3, r3, #32
 8003406:	6023      	str	r3, [r4, #0]
 8003408:	2778      	movs	r7, #120	; 0x78
 800340a:	4832      	ldr	r0, [pc, #200]	; (80034d4 <_printf_i+0x240>)
 800340c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003410:	6823      	ldr	r3, [r4, #0]
 8003412:	6829      	ldr	r1, [r5, #0]
 8003414:	061f      	lsls	r7, r3, #24
 8003416:	f851 6b04 	ldr.w	r6, [r1], #4
 800341a:	d402      	bmi.n	8003422 <_printf_i+0x18e>
 800341c:	065f      	lsls	r7, r3, #25
 800341e:	bf48      	it	mi
 8003420:	b2b6      	uxthmi	r6, r6
 8003422:	07df      	lsls	r7, r3, #31
 8003424:	bf48      	it	mi
 8003426:	f043 0320 	orrmi.w	r3, r3, #32
 800342a:	6029      	str	r1, [r5, #0]
 800342c:	bf48      	it	mi
 800342e:	6023      	strmi	r3, [r4, #0]
 8003430:	b91e      	cbnz	r6, 800343a <_printf_i+0x1a6>
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	f023 0320 	bic.w	r3, r3, #32
 8003438:	6023      	str	r3, [r4, #0]
 800343a:	2310      	movs	r3, #16
 800343c:	e7a6      	b.n	800338c <_printf_i+0xf8>
 800343e:	4824      	ldr	r0, [pc, #144]	; (80034d0 <_printf_i+0x23c>)
 8003440:	e7e4      	b.n	800340c <_printf_i+0x178>
 8003442:	4615      	mov	r5, r2
 8003444:	e7bd      	b.n	80033c2 <_printf_i+0x12e>
 8003446:	682b      	ldr	r3, [r5, #0]
 8003448:	6826      	ldr	r6, [r4, #0]
 800344a:	1d18      	adds	r0, r3, #4
 800344c:	6961      	ldr	r1, [r4, #20]
 800344e:	6028      	str	r0, [r5, #0]
 8003450:	0635      	lsls	r5, r6, #24
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	d501      	bpl.n	800345a <_printf_i+0x1c6>
 8003456:	6019      	str	r1, [r3, #0]
 8003458:	e002      	b.n	8003460 <_printf_i+0x1cc>
 800345a:	0670      	lsls	r0, r6, #25
 800345c:	d5fb      	bpl.n	8003456 <_printf_i+0x1c2>
 800345e:	8019      	strh	r1, [r3, #0]
 8003460:	2300      	movs	r3, #0
 8003462:	4615      	mov	r5, r2
 8003464:	6123      	str	r3, [r4, #16]
 8003466:	e7bc      	b.n	80033e2 <_printf_i+0x14e>
 8003468:	682b      	ldr	r3, [r5, #0]
 800346a:	2100      	movs	r1, #0
 800346c:	1d1a      	adds	r2, r3, #4
 800346e:	602a      	str	r2, [r5, #0]
 8003470:	681d      	ldr	r5, [r3, #0]
 8003472:	6862      	ldr	r2, [r4, #4]
 8003474:	4628      	mov	r0, r5
 8003476:	f000 f859 	bl	800352c <memchr>
 800347a:	b108      	cbz	r0, 8003480 <_printf_i+0x1ec>
 800347c:	1b40      	subs	r0, r0, r5
 800347e:	6060      	str	r0, [r4, #4]
 8003480:	6863      	ldr	r3, [r4, #4]
 8003482:	6123      	str	r3, [r4, #16]
 8003484:	2300      	movs	r3, #0
 8003486:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800348a:	e7aa      	b.n	80033e2 <_printf_i+0x14e>
 800348c:	462a      	mov	r2, r5
 800348e:	4649      	mov	r1, r9
 8003490:	4640      	mov	r0, r8
 8003492:	6923      	ldr	r3, [r4, #16]
 8003494:	47d0      	blx	sl
 8003496:	3001      	adds	r0, #1
 8003498:	d0ad      	beq.n	80033f6 <_printf_i+0x162>
 800349a:	6823      	ldr	r3, [r4, #0]
 800349c:	079b      	lsls	r3, r3, #30
 800349e:	d413      	bmi.n	80034c8 <_printf_i+0x234>
 80034a0:	68e0      	ldr	r0, [r4, #12]
 80034a2:	9b03      	ldr	r3, [sp, #12]
 80034a4:	4298      	cmp	r0, r3
 80034a6:	bfb8      	it	lt
 80034a8:	4618      	movlt	r0, r3
 80034aa:	e7a6      	b.n	80033fa <_printf_i+0x166>
 80034ac:	2301      	movs	r3, #1
 80034ae:	4632      	mov	r2, r6
 80034b0:	4649      	mov	r1, r9
 80034b2:	4640      	mov	r0, r8
 80034b4:	47d0      	blx	sl
 80034b6:	3001      	adds	r0, #1
 80034b8:	d09d      	beq.n	80033f6 <_printf_i+0x162>
 80034ba:	3501      	adds	r5, #1
 80034bc:	68e3      	ldr	r3, [r4, #12]
 80034be:	9903      	ldr	r1, [sp, #12]
 80034c0:	1a5b      	subs	r3, r3, r1
 80034c2:	42ab      	cmp	r3, r5
 80034c4:	dcf2      	bgt.n	80034ac <_printf_i+0x218>
 80034c6:	e7eb      	b.n	80034a0 <_printf_i+0x20c>
 80034c8:	2500      	movs	r5, #0
 80034ca:	f104 0619 	add.w	r6, r4, #25
 80034ce:	e7f5      	b.n	80034bc <_printf_i+0x228>
 80034d0:	08003bc3 	.word	0x08003bc3
 80034d4:	08003bd4 	.word	0x08003bd4

080034d8 <memmove>:
 80034d8:	4288      	cmp	r0, r1
 80034da:	b510      	push	{r4, lr}
 80034dc:	eb01 0402 	add.w	r4, r1, r2
 80034e0:	d902      	bls.n	80034e8 <memmove+0x10>
 80034e2:	4284      	cmp	r4, r0
 80034e4:	4623      	mov	r3, r4
 80034e6:	d807      	bhi.n	80034f8 <memmove+0x20>
 80034e8:	1e43      	subs	r3, r0, #1
 80034ea:	42a1      	cmp	r1, r4
 80034ec:	d008      	beq.n	8003500 <memmove+0x28>
 80034ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80034f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80034f6:	e7f8      	b.n	80034ea <memmove+0x12>
 80034f8:	4601      	mov	r1, r0
 80034fa:	4402      	add	r2, r0
 80034fc:	428a      	cmp	r2, r1
 80034fe:	d100      	bne.n	8003502 <memmove+0x2a>
 8003500:	bd10      	pop	{r4, pc}
 8003502:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003506:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800350a:	e7f7      	b.n	80034fc <memmove+0x24>

0800350c <_sbrk_r>:
 800350c:	b538      	push	{r3, r4, r5, lr}
 800350e:	2300      	movs	r3, #0
 8003510:	4d05      	ldr	r5, [pc, #20]	; (8003528 <_sbrk_r+0x1c>)
 8003512:	4604      	mov	r4, r0
 8003514:	4608      	mov	r0, r1
 8003516:	602b      	str	r3, [r5, #0]
 8003518:	f7fd fb74 	bl	8000c04 <_sbrk>
 800351c:	1c43      	adds	r3, r0, #1
 800351e:	d102      	bne.n	8003526 <_sbrk_r+0x1a>
 8003520:	682b      	ldr	r3, [r5, #0]
 8003522:	b103      	cbz	r3, 8003526 <_sbrk_r+0x1a>
 8003524:	6023      	str	r3, [r4, #0]
 8003526:	bd38      	pop	{r3, r4, r5, pc}
 8003528:	20000234 	.word	0x20000234

0800352c <memchr>:
 800352c:	4603      	mov	r3, r0
 800352e:	b510      	push	{r4, lr}
 8003530:	b2c9      	uxtb	r1, r1
 8003532:	4402      	add	r2, r0
 8003534:	4293      	cmp	r3, r2
 8003536:	4618      	mov	r0, r3
 8003538:	d101      	bne.n	800353e <memchr+0x12>
 800353a:	2000      	movs	r0, #0
 800353c:	e003      	b.n	8003546 <memchr+0x1a>
 800353e:	7804      	ldrb	r4, [r0, #0]
 8003540:	3301      	adds	r3, #1
 8003542:	428c      	cmp	r4, r1
 8003544:	d1f6      	bne.n	8003534 <memchr+0x8>
 8003546:	bd10      	pop	{r4, pc}

08003548 <memcpy>:
 8003548:	440a      	add	r2, r1
 800354a:	4291      	cmp	r1, r2
 800354c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003550:	d100      	bne.n	8003554 <memcpy+0xc>
 8003552:	4770      	bx	lr
 8003554:	b510      	push	{r4, lr}
 8003556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800355a:	4291      	cmp	r1, r2
 800355c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003560:	d1f9      	bne.n	8003556 <memcpy+0xe>
 8003562:	bd10      	pop	{r4, pc}

08003564 <_realloc_r>:
 8003564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003568:	4680      	mov	r8, r0
 800356a:	4614      	mov	r4, r2
 800356c:	460e      	mov	r6, r1
 800356e:	b921      	cbnz	r1, 800357a <_realloc_r+0x16>
 8003570:	4611      	mov	r1, r2
 8003572:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003576:	f7ff bc37 	b.w	8002de8 <_malloc_r>
 800357a:	b92a      	cbnz	r2, 8003588 <_realloc_r+0x24>
 800357c:	f7ff fbcc 	bl	8002d18 <_free_r>
 8003580:	4625      	mov	r5, r4
 8003582:	4628      	mov	r0, r5
 8003584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003588:	f000 f81b 	bl	80035c2 <_malloc_usable_size_r>
 800358c:	4284      	cmp	r4, r0
 800358e:	4607      	mov	r7, r0
 8003590:	d802      	bhi.n	8003598 <_realloc_r+0x34>
 8003592:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003596:	d812      	bhi.n	80035be <_realloc_r+0x5a>
 8003598:	4621      	mov	r1, r4
 800359a:	4640      	mov	r0, r8
 800359c:	f7ff fc24 	bl	8002de8 <_malloc_r>
 80035a0:	4605      	mov	r5, r0
 80035a2:	2800      	cmp	r0, #0
 80035a4:	d0ed      	beq.n	8003582 <_realloc_r+0x1e>
 80035a6:	42bc      	cmp	r4, r7
 80035a8:	4622      	mov	r2, r4
 80035aa:	4631      	mov	r1, r6
 80035ac:	bf28      	it	cs
 80035ae:	463a      	movcs	r2, r7
 80035b0:	f7ff ffca 	bl	8003548 <memcpy>
 80035b4:	4631      	mov	r1, r6
 80035b6:	4640      	mov	r0, r8
 80035b8:	f7ff fbae 	bl	8002d18 <_free_r>
 80035bc:	e7e1      	b.n	8003582 <_realloc_r+0x1e>
 80035be:	4635      	mov	r5, r6
 80035c0:	e7df      	b.n	8003582 <_realloc_r+0x1e>

080035c2 <_malloc_usable_size_r>:
 80035c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035c6:	1f18      	subs	r0, r3, #4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	bfbc      	itt	lt
 80035cc:	580b      	ldrlt	r3, [r1, r0]
 80035ce:	18c0      	addlt	r0, r0, r3
 80035d0:	4770      	bx	lr
	...

080035d4 <_init>:
 80035d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035d6:	bf00      	nop
 80035d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035da:	bc08      	pop	{r3}
 80035dc:	469e      	mov	lr, r3
 80035de:	4770      	bx	lr

080035e0 <_fini>:
 80035e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035e2:	bf00      	nop
 80035e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035e6:	bc08      	pop	{r3}
 80035e8:	469e      	mov	lr, r3
 80035ea:	4770      	bx	lr
