<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml FEB_Fpga_A.twx FEB_Fpga_A.ncd -o FEB_Fpga_A.twr
FEB_Fpga_A.pcf -ucf FEB_Fpga_A.ucf

</twCmdLine><twDesign>FEB_Fpga_A.ncd</twDesign><twDesignPath>FEB_Fpga_A.ncd</twDesignPath><twPCF>FEB_Fpga_A.pcf</twPCF><twPcfPath>FEB_Fpga_A.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_ClkB_P&quot; = PERIOD &quot;ClkB_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="2.330" period="5.000" constraintValue="5.000" deviceLimit="2.670" freqLimit="374.532" physResource="Sys_PLL/dcm_sp_inst/CLK2X" logResource="Sys_PLL/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y2.CLK2X" clockNet="Sys_PLL/clk2x"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmper_CLKFX" slack="3.580" period="6.250" constraintValue="6.250" deviceLimit="2.670" freqLimit="374.532" physResource="Sys_PLL/dcm_sp_inst/CLKFX" logResource="Sys_PLL/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y2.CLKFX" clockNet="Sys_PLL/clkfx"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="Sys_PLL/dcm_sp_inst/CLKIN" logResource="Sys_PLL/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P0&quot; = PERIOD &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I" locationPin="BUFIO2_X4Y18.I" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_m"/><twPinLimit anchorID="18" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB" locationPin="BUFIO2_X4Y18.IB" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_s"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_inst/I" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_inst/I" locationPin="BUFIO2_X4Y19.I" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_s"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P1&quot; = PERIOD &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="22" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I" locationPin="BUFIO2_X4Y26.I" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_m"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB" locationPin="BUFIO2_X4Y26.IB" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_s"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_inst/I" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_inst/I" locationPin="BUFIO2_X4Y27.I" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_s"/></twPinLimitRpt></twConst><twConst anchorID="25" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_ClkB_P&quot; = PERIOD &quot;ClkB_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_Sys_PLL_clk2x = PERIOD TIMEGRP &quot;Sys_PLL_clk2x&quot; TS_ClkB_P / 2 HIGH 50%;</twConstName><twItemCnt>373</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>131</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>9.312</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point FMRx1/Rx_Done_Req (SLICE_X15Y24.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.078</twSlack><twSrc BELType="FF">FMRx1/Rx_Out_Done</twSrc><twDest BELType="FF">FMRx1/Rx_Done_Req</twDest><twTotPathDel>1.607</twTotPathDel><twClkSkew dest = "1.629" src = "1.992">0.363</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/Rx_Out_Done</twSrc><twDest BELType='FF'>FMRx1/Rx_Done_Req</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.750">SysClk</twSrcClk><twPathDel><twSite>SLICE_X14Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_Out_Done</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_Done_Req_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>FMRx1/Rx_Done_Req_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>FMRx1/Rx_Done_Req</twComp><twBEL>FMRx1/Rx_Done_Req</twBEL></twPathDel><twLogDel>0.771</twLogDel><twRouteDel>0.836</twRouteDel><twTotDel>1.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk200MHz</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.396</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_2</twSrc><twDest BELType="FF">FMRx1/Rx_Done_Req</twDest><twTotPathDel>3.468</twTotPathDel><twClkSkew dest = "0.363" src = "0.314">-0.049</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_2</twSrc><twDest BELType='FF'>FMRx1/Rx_Done_Req</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/RxBitWdth_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>FMRx1/RxBitWdth&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_Done_Req_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>FMRx1/Rx_Done_Req_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>FMRx1/Rx_Done_Req</twComp><twBEL>FMRx1/Rx_Done_Req</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.549</twRouteDel><twTotDel>3.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.556</twSlack><twSrc BELType="FF">FMRx1/Rx_State_FSM_FFd1</twSrc><twDest BELType="FF">FMRx1/Rx_Done_Req</twDest><twTotPathDel>3.308</twTotPathDel><twClkSkew dest = "0.363" src = "0.314">-0.049</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/Rx_State_FSM_FFd1</twSrc><twDest BELType='FF'>FMRx1/Rx_Done_Req</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_Done_Req_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>FMRx1/Rx_Done_Req_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>FMRx1/Rx_Done_Req</twComp><twBEL>FMRx1/Rx_Done_Req</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>2.372</twRouteDel><twTotDel>3.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/Rx_State_FSM_FFd2 (SLICE_X20Y17.D1), 10 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.600</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_2</twSrc><twDest BELType="FF">FMRx1/Rx_State_FSM_FFd2</twDest><twTotPathDel>4.206</twTotPathDel><twClkSkew dest = "0.154" src = "0.163">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_2</twSrc><twDest BELType='FF'>FMRx1/Rx_State_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/RxBitWdth_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>FMRx1/RxBitWdth&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In4_F</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2-In4</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2</twBEL></twPathDel><twLogDel>1.207</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>4.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.769</twSlack><twSrc BELType="FF">FMRx1/Rx_State_FSM_FFd1</twSrc><twDest BELType="FF">FMRx1/Rx_State_FSM_FFd2</twDest><twTotPathDel>4.046</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/Rx_State_FSM_FFd1</twSrc><twDest BELType='FF'>FMRx1/Rx_State_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In4_F</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2-In4</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2</twBEL></twPathDel><twLogDel>1.224</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>4.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.790</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_1</twSrc><twDest BELType="FF">FMRx1/Rx_State_FSM_FFd2</twDest><twTotPathDel>4.001</twTotPathDel><twClkSkew dest = "0.300" src = "0.324">0.024</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_1</twSrc><twDest BELType='FF'>FMRx1/Rx_State_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;1&gt;</twComp><twBEL>FMRx1/RxBitWdth_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>FMRx1/RxBitWdth&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In4_F</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2-In4</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2</twBEL></twPathDel><twLogDel>1.207</twLogDel><twRouteDel>2.794</twRouteDel><twTotDel>4.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/data_15 (SLICE_X7Y29.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.233</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_2</twSrc><twDest BELType="FF">FMRx1/data_15</twDest><twTotPathDel>3.696</twTotPathDel><twClkSkew dest = "0.428" src = "0.314">-0.114</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_2</twSrc><twDest BELType='FF'>FMRx1/data_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/RxBitWdth_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>FMRx1/RxBitWdth&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buff_Rd_Ptr_1_5&lt;6&gt;</twComp><twBEL>FMRx1/PWR_127_o_GND_991_o_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>FMRx1/PWR_127_o_GND_991_o_AND_135_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>FMRx1/data&lt;19&gt;</twComp><twBEL>FMRx1/data_15</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>2.683</twRouteDel><twTotDel>3.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.449</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_3</twSrc><twDest BELType="FF">FMRx1/data_15</twDest><twTotPathDel>3.480</twTotPathDel><twClkSkew dest = "0.428" src = "0.314">-0.114</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_3</twSrc><twDest BELType='FF'>FMRx1/data_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/RxBitWdth_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buff_Rd_Ptr_1_5&lt;6&gt;</twComp><twBEL>FMRx1/PWR_127_o_GND_991_o_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>FMRx1/PWR_127_o_GND_991_o_AND_135_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>FMRx1/data&lt;19&gt;</twComp><twBEL>FMRx1/data_15</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>3.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.526</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_1</twSrc><twDest BELType="FF">FMRx1/data_15</twDest><twTotPathDel>3.393</twTotPathDel><twClkSkew dest = "0.428" src = "0.324">-0.104</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_1</twSrc><twDest BELType='FF'>FMRx1/data_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;1&gt;</twComp><twBEL>FMRx1/RxBitWdth_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>FMRx1/RxBitWdth&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buff_Rd_Ptr_1_5&lt;6&gt;</twComp><twBEL>FMRx1/PWR_127_o_GND_991_o_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>FMRx1/PWR_127_o_GND_991_o_AND_135_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>FMRx1/data&lt;19&gt;</twComp><twBEL>FMRx1/data_15</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>3.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clk2x = PERIOD TIMEGRP &quot;Sys_PLL_clk2x&quot; TS_ClkB_P / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/data_8 (SLICE_X6Y28.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">FMRx1/data_7</twSrc><twDest BELType="FF">FMRx1/data_8</twDest><twTotPathDel>0.410</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FMRx1/data_7</twSrc><twDest BELType='FF'>FMRx1/data_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>FMRx1/data&lt;14&gt;</twComp><twBEL>FMRx1/data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>FMRx1/data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>FMRx1/data&lt;13&gt;</twComp><twBEL>FMRx1/data&lt;7&gt;_rt</twBEL><twBEL>FMRx1/data_8</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/Rx_State_FSM_FFd2 (SLICE_X20Y17.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">FMRx1/Rx_State_FSM_FFd2</twSrc><twDest BELType="FF">FMRx1/Rx_State_FSM_FFd2</twDest><twTotPathDel>0.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FMRx1/Rx_State_FSM_FFd2</twSrc><twDest BELType='FF'>FMRx1/Rx_State_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y17.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In4</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.114</twRouteDel><twTotDel>0.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/RxBitWdth_3 (SLICE_X21Y17.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_3</twSrc><twDest BELType="FF">FMRx1/RxBitWdth_3</twDest><twTotPathDel>0.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_3</twSrc><twDest BELType='FF'>FMRx1/RxBitWdth_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/RxBitWdth_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/Mcount_RxBitWdth_xor&lt;3&gt;11</twBEL><twBEL>FMRx1/RxBitWdth_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.048</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="50"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clk2x = PERIOD TIMEGRP &quot;Sys_PLL_clk2x&quot; TS_ClkB_P / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="51" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="Sys_PLL/clkout2_buf/I0" logResource="Sys_PLL/clkout2_buf/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="Sys_PLL/clk2x"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="Sys_PLL/clkf_buf/I0" logResource="Sys_PLL/clkf_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Sys_PLL/clk2x"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="FMRx1/Rx_NRZ/CLK" logResource="FMRx1/Rx_NRZ/CK" locationPin="SLICE_X16Y22.CLK" clockNet="Clk200MHz"/></twPinLimitRpt></twConst><twConst anchorID="54" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_ClkB_P&quot; = PERIOD &quot;ClkB_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 1.6 HIGH 50%;</twConstName><twItemCnt>171681</twItemCnt><twErrCntSetup>298</twErrCntSetup><twErrCntEndPt>298</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8549</twEndPtCnt><twPathErrCnt>19640</twPathErrCnt><twMinPer>19.570</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="20" sType="EndPoint">Paths for end point uBunch_7 (SLICE_X4Y28.A3), 20 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.664</twSlack><twSrc BELType="FF">FMRx1/data_3</twSrc><twDest BELType="FF">uBunch_7</twDest><twTotPathDel>3.204</twTotPathDel><twClkSkew dest = "1.702" src = "2.054">0.352</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_3</twSrc><twDest BELType='FF'>uBunch_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;14&gt;</twComp><twBEL>FMRx1/data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>FMRx1/data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>FMRx1/data&lt;9&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>uBunch&lt;2&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>uBunch&lt;0&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT301</twBEL><twBEL>uBunch_7</twBEL></twPathDel><twLogDel>1.209</twLogDel><twRouteDel>1.995</twRouteDel><twTotDel>3.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.506</twSlack><twSrc BELType="FF">FMRx1/data_15</twSrc><twDest BELType="FF">uBunch_7</twDest><twTotPathDel>3.045</twTotPathDel><twClkSkew dest = "1.702" src = "2.055">0.353</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_15</twSrc><twDest BELType='FF'>uBunch_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y29.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;19&gt;</twComp><twBEL>FMRx1/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>FMRx1/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;14&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>uBunch&lt;2&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>uBunch&lt;0&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT301</twBEL><twBEL>uBunch_7</twBEL></twPathDel><twLogDel>1.265</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>3.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.378</twSlack><twSrc BELType="FF">FMRx1/data_5</twSrc><twDest BELType="FF">uBunch_7</twDest><twTotPathDel>2.918</twTotPathDel><twClkSkew dest = "1.702" src = "2.054">0.352</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_5</twSrc><twDest BELType='FF'>uBunch_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y28.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>FMRx1/data&lt;13&gt;</twComp><twBEL>FMRx1/data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>FMRx1/data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>FMRx1/data&lt;9&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>uBunch&lt;2&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>uBunch&lt;0&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT301</twBEL><twBEL>uBunch_7</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>1.682</twRouteDel><twTotDel>2.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="20" sType="EndPoint">Paths for end point uBunch_28 (SLICE_X5Y29.C4), 20 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.555</twSlack><twSrc BELType="FF">FMRx1/data_3</twSrc><twDest BELType="FF">uBunch_28</twDest><twTotPathDel>3.097</twTotPathDel><twClkSkew dest = "1.704" src = "2.054">0.350</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_3</twSrc><twDest BELType='FF'>uBunch_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;14&gt;</twComp><twBEL>FMRx1/data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>FMRx1/data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>FMRx1/data&lt;9&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uBunch&lt;25&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>uBunch&lt;9&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211</twBEL><twBEL>uBunch_28</twBEL></twPathDel><twLogDel>1.245</twLogDel><twRouteDel>1.852</twRouteDel><twTotDel>3.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.375</twSlack><twSrc BELType="FF">FMRx1/data_6</twSrc><twDest BELType="FF">uBunch_28</twDest><twTotPathDel>2.916</twTotPathDel><twClkSkew dest = "1.704" src = "2.055">0.351</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_6</twSrc><twDest BELType='FF'>uBunch_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y29.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;19&gt;</twComp><twBEL>FMRx1/data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>FMRx1/data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;14&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uBunch&lt;25&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>uBunch&lt;9&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211</twBEL><twBEL>uBunch_28</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>1.615</twRouteDel><twTotDel>2.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.357</twSlack><twSrc BELType="FF">FMRx1/data_11</twSrc><twDest BELType="FF">uBunch_28</twDest><twTotPathDel>2.898</twTotPathDel><twClkSkew dest = "1.704" src = "2.055">0.351</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_11</twSrc><twDest BELType='FF'>uBunch_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y29.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;19&gt;</twComp><twBEL>FMRx1/data_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>FMRx1/data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;14&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uBunch&lt;25&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>uBunch&lt;9&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211</twBEL><twBEL>uBunch_28</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>1.597</twRouteDel><twTotDel>2.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="20" sType="EndPoint">Paths for end point uBunch_1 (SLICE_X5Y27.D5), 20 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.473</twSlack><twSrc BELType="FF">FMRx1/data_3</twSrc><twDest BELType="FF">uBunch_1</twDest><twTotPathDel>3.011</twTotPathDel><twClkSkew dest = "1.700" src = "2.054">0.354</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_3</twSrc><twDest BELType='FF'>uBunch_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;14&gt;</twComp><twBEL>FMRx1/data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>FMRx1/data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>FMRx1/data&lt;9&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uBunch&lt;25&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>uBunch&lt;1&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT121</twBEL><twBEL>uBunch_1</twBEL></twPathDel><twLogDel>1.245</twLogDel><twRouteDel>1.766</twRouteDel><twTotDel>3.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.293</twSlack><twSrc BELType="FF">FMRx1/data_6</twSrc><twDest BELType="FF">uBunch_1</twDest><twTotPathDel>2.830</twTotPathDel><twClkSkew dest = "1.700" src = "2.055">0.355</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_6</twSrc><twDest BELType='FF'>uBunch_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y29.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;19&gt;</twComp><twBEL>FMRx1/data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>FMRx1/data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;14&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uBunch&lt;25&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>uBunch&lt;1&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT121</twBEL><twBEL>uBunch_1</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>1.529</twRouteDel><twTotDel>2.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.275</twSlack><twSrc BELType="FF">FMRx1/data_11</twSrc><twDest BELType="FF">uBunch_1</twDest><twTotPathDel>2.812</twTotPathDel><twClkSkew dest = "1.700" src = "2.055">0.355</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_11</twSrc><twDest BELType='FF'>uBunch_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y29.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;19&gt;</twComp><twBEL>FMRx1/data_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>FMRx1/data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;14&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uBunch&lt;25&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>uBunch&lt;1&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT121</twBEL><twBEL>uBunch_1</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>1.511</twRouteDel><twTotDel>2.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 1.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y8.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6</twSrc><twDest BELType="RAM">EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.175" src = "0.166">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6</twSrc><twDest BELType='RAM'>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X49Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;8&gt;</twComp><twBEL>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.133</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (SLICE_X10Y62.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15</twDest><twTotPathDel>0.255</twTotPathDel><twClkSkew dest = "0.222" src = "0.227">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X8Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y62.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>DDRAddrOut&lt;15&gt;</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14 (SLICE_X10Y62.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14</twDest><twTotPathDel>0.259</twTotPathDel><twClkSkew dest = "0.222" src = "0.227">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X8Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y62.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>DDRAddrOut&lt;15&gt;</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 1.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X2Y34.CLKB" clockNet="SysClk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X2Y32.CLKB" clockNet="SysClk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X2Y30.CLKB" clockNet="SysClk"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_ClkB_P&quot; = PERIOD &quot;ClkB_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SqWav (SLICE_X29Y43.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.519</twSlack><twSrc BELType="FF">FBDiv</twSrc><twDest BELType="FF">SqWav</twDest><twTotPathDel>1.338</twTotPathDel><twClkSkew dest = "0.348" src = "0.356">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FBDiv</twSrc><twDest BELType='FF'>SqWav</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X30Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>FBDiv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SqWav</twComp><twBEL>SqWav_rstpot</twBEL><twBEL>SqWav</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>0.569</twRouteDel><twTotDel>1.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SqWav (SLICE_X29Y43.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.769</twSlack><twSrc BELType="FF">SqWav</twSrc><twDest BELType="FF">SqWav</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SqWav</twSrc><twDest BELType='FF'>SqWav</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X29Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SqWav</twComp><twBEL>SqWav</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>SqWav</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SqWav</twComp><twBEL>SqWav_rstpot</twBEL><twBEL>SqWav</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FBDiv (SLICE_X30Y44.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.001</twSlack><twSrc BELType="FF">FBDiv</twSrc><twDest BELType="FF">FBDiv</twDest><twTotPathDel>0.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FBDiv</twSrc><twDest BELType='FF'>FBDiv</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X30Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>FBDiv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv_inv1_INV_0</twBEL><twBEL>FBDiv</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FBDiv (SLICE_X30Y44.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.457</twSlack><twSrc BELType="FF">FBDiv</twSrc><twDest BELType="FF">FBDiv</twDest><twTotPathDel>0.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FBDiv</twSrc><twDest BELType='FF'>FBDiv</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X30Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>FBDiv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv_inv1_INV_0</twBEL><twBEL>FBDiv</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SqWav (SLICE_X29Y43.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.604</twSlack><twSrc BELType="FF">SqWav</twSrc><twDest BELType="FF">SqWav</twDest><twTotPathDel>0.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SqWav</twSrc><twDest BELType='FF'>SqWav</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X29Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SqWav</twComp><twBEL>SqWav</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>SqWav</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>SqWav</twComp><twBEL>SqWav_rstpot</twBEL><twBEL>SqWav</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SqWav (SLICE_X29Y43.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.823</twSlack><twSrc BELType="FF">FBDiv</twSrc><twDest BELType="FF">SqWav</twDest><twTotPathDel>0.840</twTotPathDel><twClkSkew dest = "0.131" src = "0.114">-0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FBDiv</twSrc><twDest BELType='FF'>SqWav</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X30Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.391</twDelInfo><twComp>FBDiv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>SqWav</twComp><twBEL>SqWav_rstpot</twBEL><twBEL>SqWav</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.391</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="Sys_PLL/clkout3_buf/I0" logResource="Sys_PLL/clkout3_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Sys_PLL/clk0"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Trpw" slack="9.594" period="10.000" constraintValue="5.000" deviceLimit="0.203" physResource="FBDiv/SR" logResource="FBDiv/SR" locationPin="SLICE_X30Y44.SR" clockNet="CpldRst_inv"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="9.595" period="10.000" constraintValue="10.000" deviceLimit="0.405" freqLimit="2469.136" physResource="FBDiv/CLK" logResource="FBDiv/CK" locationPin="SLICE_X30Y44.CLK" clockNet="PhDetClk"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /         0.5 HIGH 50%;</twConstName><twItemCnt>11012</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1095</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>21.904</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.238</twSlack><twSrc BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>1.811</twTotPathDel><twClkSkew dest = "1.668" src = "2.371">0.703</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="17.500">LPDDRCtrl/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.063</twLogDel><twRouteDel>0.748</twRouteDel><twTotDel>1.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="155" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X0Y59.CE), 155 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.737</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>8.159</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.699</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.241</twLogDel><twRouteDel>5.918</twRouteDel><twTotDel>8.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.900</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>7.988</twTotPathDel><twClkSkew dest = "0.440" src = "0.448">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X1Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>5.770</twRouteDel><twTotDel>7.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.938</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>7.950</twTotPathDel><twClkSkew dest = "0.440" src = "0.448">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X3Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.280</twLogDel><twRouteDel>5.670</twRouteDel><twTotDel>7.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="155" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (SLICE_X0Y59.CE), 155 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.758</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>8.138</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.699</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.220</twLogDel><twRouteDel>5.918</twRouteDel><twTotDel>8.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.921</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>7.967</twTotPathDel><twClkSkew dest = "0.440" src = "0.448">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X1Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.197</twLogDel><twRouteDel>5.770</twRouteDel><twTotDel>7.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.959</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>7.929</twTotPathDel><twClkSkew dest = "0.440" src = "0.448">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X3Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>TxPDat&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.259</twLogDel><twRouteDel>5.670</twRouteDel><twTotDel>7.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /
        0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1 (SLICE_X3Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1</twDest><twTotPathDel>0.365</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2 (SLICE_X3Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2</twDest><twTotPathDel>0.368</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5 (SLICE_X3Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5</twDest><twTotPathDel>0.375</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.121</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5</twBEL></twPathDel><twLogDel>0.077</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /
        0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tmcbcper_UICLK" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="LPDDRCtrl/c3_mcb_drp_clk"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/CLK" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK" locationPin="SLICE_X4Y61.CLK" clockNet="LPDDRCtrl/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="125" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE         2.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE
        2.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="3.501" period="5.000" constraintValue="5.000" deviceLimit="1.499" freqLimit="667.111" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="LPDDRCtrl/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="128" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="129"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="130" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="3.501" period="5.000" constraintValue="5.000" deviceLimit="1.499" freqLimit="667.111" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="LPDDRCtrl/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25         HIGH 50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>49</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.029</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11 (SLICE_X31Y49.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.971</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twTotPathDel>2.854</twTotPathDel><twClkSkew dest = "0.331" src = "0.388">0.057</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X24Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11</twBEL></twPathDel><twLogDel>1.015</twLogDel><twRouteDel>1.839</twRouteDel><twTotDel>2.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10 (SLICE_X31Y49.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.995</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10</twDest><twTotPathDel>2.830</twTotPathDel><twClkSkew dest = "0.331" src = "0.388">0.057</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X24Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>1.839</twRouteDel><twTotDel>2.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9 (SLICE_X31Y49.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.015</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9</twDest><twTotPathDel>2.810</twTotPathDel><twClkSkew dest = "0.331" src = "0.388">0.057</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X24Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9</twBEL></twPathDel><twLogDel>0.971</twLogDel><twRouteDel>1.839</twRouteDel><twTotDel>2.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3 (SLICE_X29Y49.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X29Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19 (SLICE_X30Y49.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X30Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_5 (SLICE_X29Y49.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.500</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_5</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X29Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;4&gt;_rt</twBEL><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_5</twBEL></twPathDel><twLogDel>0.399</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>79.8</twPctLog><twPctRoute>20.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="144"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="145" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="146" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/CLK" logResource="LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/CK" locationPin="SLICE_X24Y48.CLK" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg"/><twPinLimit anchorID="147" type="MINHIGHPULSE" name="Trpw" slack="39.570" period="40.000" constraintValue="20.000" deviceLimit="0.215" physResource="LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/SR" logResource="LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/SR" locationPin="SLICE_X24Y48.SR" clockNet="DDR_Reset"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P0&quot; = PERIOD &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="150" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P0&quot; = PERIOD &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;</twConstName><twItemCnt>31958</twItemCnt><twErrCntSetup>189</twErrCntSetup><twErrCntEndPt>189</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7263</twEndPtCnt><twPathErrCnt>626</twPathErrCnt><twMinPer>6.834</twMinPer></twConstHead><twPathRptBanner iPaths="224" iCriticalPaths="12" sType="EndPoint">Paths for end point HistAddra_0_2 (SLICE_X39Y42.BX), 224 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.585</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_0_2</twDest><twTotPathDel>6.649</twTotPathDel><twClkSkew dest = "0.455" src = "0.605">0.150</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_0_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>n3398&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp><twBEL>HistInit[0]_Triplet[0][1][11]_AND_224_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>HistInit[0]_Triplet[0][1][11]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Muxad_0</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Muxad_0</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>HistAddra[0][9]_GND_6_o_mux_150_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>HistAddra_0&lt;2&gt;</twComp><twBEL>HistAddra_0_2</twBEL></twPathDel><twLogDel>2.086</twLogDel><twRouteDel>4.563</twRouteDel><twTotDel>6.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.566</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_0_2</twDest><twTotPathDel>6.630</twTotPathDel><twClkSkew dest = "0.455" src = "0.605">0.150</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_0_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>n3398&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp><twBEL>HistInit[0]_Triplet[0][1][11]_AND_224_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>HistInit[0]_Triplet[0][1][11]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT6</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Muxad_0</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Muxad_0</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>HistAddra[0][9]_GND_6_o_mux_150_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>HistAddra_0&lt;2&gt;</twComp><twBEL>HistAddra_0_2</twBEL></twPathDel><twLogDel>2.142</twLogDel><twRouteDel>4.488</twRouteDel><twTotDel>6.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.552</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_0_2</twDest><twTotPathDel>6.616</twTotPathDel><twClkSkew dest = "0.455" src = "0.605">0.150</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_0_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.935</twDelInfo><twComp>n3398&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp><twBEL>HistInit[0]_Triplet[0][1][11]_AND_224_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>HistInit[0]_Triplet[0][1][11]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Muxad_0</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Muxad_0</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>HistAddra[0][9]_GND_6_o_mux_150_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>HistAddra_0&lt;2&gt;</twComp><twBEL>HistAddra_0_2</twBEL></twPathDel><twLogDel>2.086</twLogDel><twRouteDel>4.530</twRouteDel><twTotDel>6.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="6" sType="EndPoint">Paths for end point InWdCnt_0_3_0 (SLICE_X28Y19.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.462</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">InWdCnt_0_3_0</twDest><twTotPathDel>6.500</twTotPathDel><twClkSkew dest = "0.429" src = "0.605">0.176</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>InWdCnt_0_3_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>n3398&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>_n6286_inv</twComp><twBEL>Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>GND_6_o_PWR_6_o_OR_243_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>_n6286_inv</twComp><twBEL>_n6286_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>_n6286_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>InWdCnt_0_3&lt;3&gt;</twComp><twBEL>InWdCnt_0_3_0</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.714</twRouteDel><twTotDel>6.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.429</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">InWdCnt_0_3_0</twDest><twTotPathDel>6.467</twTotPathDel><twClkSkew dest = "0.429" src = "0.605">0.176</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>InWdCnt_0_3_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.935</twDelInfo><twComp>n3398&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>_n6286_inv</twComp><twBEL>Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>GND_6_o_PWR_6_o_OR_243_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>_n6286_inv</twComp><twBEL>_n6286_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>_n6286_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>InWdCnt_0_3&lt;3&gt;</twComp><twBEL>InWdCnt_0_3_0</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.681</twRouteDel><twTotDel>6.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.326</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">InWdCnt_0_3_0</twDest><twTotPathDel>6.364</twTotPathDel><twClkSkew dest = "0.429" src = "0.605">0.176</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>InWdCnt_0_3_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>n3398&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>_n6286_inv</twComp><twBEL>Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>GND_6_o_PWR_6_o_OR_243_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>_n6286_inv</twComp><twBEL>_n6286_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>_n6286_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>InWdCnt_0_3&lt;3&gt;</twComp><twBEL>InWdCnt_0_3_0</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.578</twRouteDel><twTotDel>6.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="6" sType="EndPoint">Paths for end point InWdCnt_0_3_3 (SLICE_X28Y19.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.442</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">InWdCnt_0_3_3</twDest><twTotPathDel>6.480</twTotPathDel><twClkSkew dest = "0.429" src = "0.605">0.176</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>InWdCnt_0_3_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>n3398&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>_n6286_inv</twComp><twBEL>Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>GND_6_o_PWR_6_o_OR_243_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>_n6286_inv</twComp><twBEL>_n6286_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>_n6286_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>InWdCnt_0_3&lt;3&gt;</twComp><twBEL>InWdCnt_0_3_3</twBEL></twPathDel><twLogDel>1.766</twLogDel><twRouteDel>4.714</twRouteDel><twTotDel>6.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.409</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">InWdCnt_0_3_3</twDest><twTotPathDel>6.447</twTotPathDel><twClkSkew dest = "0.429" src = "0.605">0.176</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>InWdCnt_0_3_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.935</twDelInfo><twComp>n3398&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>_n6286_inv</twComp><twBEL>Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>GND_6_o_PWR_6_o_OR_243_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>_n6286_inv</twComp><twBEL>_n6286_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>_n6286_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>InWdCnt_0_3&lt;3&gt;</twComp><twBEL>InWdCnt_0_3_3</twBEL></twPathDel><twLogDel>1.766</twLogDel><twRouteDel>4.681</twRouteDel><twTotDel>6.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.306</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">InWdCnt_0_3_3</twDest><twTotPathDel>6.344</twTotPathDel><twClkSkew dest = "0.429" src = "0.605">0.176</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>InWdCnt_0_3_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>n3398&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>_n6286_inv</twComp><twBEL>Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>GND_6_o_PWR_6_o_OR_243_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>_n6286_inv</twComp><twBEL>_n6286_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>_n6286_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>InWdCnt_0_3&lt;3&gt;</twComp><twBEL>InWdCnt_0_3_3</twBEL></twPathDel><twLogDel>1.766</twLogDel><twRouteDel>4.578</twRouteDel><twTotDel>6.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DPFrontRdAd_0_9 (SLICE_X46Y43.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.290</twSlack><twSrc BELType="FF">PipeWrt_0</twSrc><twDest BELType="FF">DPFrontRdAd_0_9</twDest><twTotPathDel>0.288</twTotPathDel><twClkSkew dest = "0.047" src = "0.049">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PipeWrt_0</twSrc><twDest BELType='FF'>DPFrontRdAd_0_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>PipeWrt_0</twComp><twBEL>PipeWrt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>PipeWrt_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y43.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>DPFrontRdAd_0&lt;9&gt;</twComp><twBEL>DPFrontRdAd_0_9</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y26.DIA3), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">Ins_0_7_0</twSrc><twDest BELType="RAM">GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.167" src = "0.155">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_0_7_0</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_0_7_3</twComp><twBEL>Ins_0_7_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.DIA3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>Ins_0_7_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y26.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y26.DIA4), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">Ins_0_7_1</twSrc><twDest BELType="RAM">GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.167" src = "0.155">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_0_7_1</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_0_7_3</twComp><twBEL>Ins_0_7_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.DIA4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>Ins_0_7_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y26.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="175"><twPinLimitBanner>Component Switching Limit Checks: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y17.CLKAWRCLK" clockNet="RxOutClk&lt;0&gt;"/><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y17.CLKBRDCLK" clockNet="RxOutClk&lt;0&gt;"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X2Y34.CLKA" clockNet="RxOutClk&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P0&quot; = PERIOD &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="180"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="181" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P1&quot; = PERIOD &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="182"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="183" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P1&quot; = PERIOD &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;</twConstName><twItemCnt>31620</twItemCnt><twErrCntSetup>543</twErrCntSetup><twErrCntEndPt>543</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7216</twEndPtCnt><twPathErrCnt>2865</twPathErrCnt><twMinPer>7.647</twMinPer></twConstHead><twPathRptBanner iPaths="226" iCriticalPaths="12" sType="EndPoint">Paths for end point HistAddra_1_6 (SLICE_X32Y55.C4), 226 paths
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.398</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistAddra_1_6</twDest><twTotPathDel>7.539</twTotPathDel><twClkSkew dest = "0.329" src = "0.402">0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistAddra_1_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>n3399&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>145</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_476_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_476_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>HistAddra_1&lt;6&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT142</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT141</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>HistAddra_1&lt;6&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT143</twBEL><twBEL>HistAddra_1_6</twBEL></twPathDel><twLogDel>2.108</twLogDel><twRouteDel>5.431</twRouteDel><twTotDel>7.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.379</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistAddra_1_6</twDest><twTotPathDel>7.520</twTotPathDel><twClkSkew dest = "0.329" src = "0.402">0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistAddra_1_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>n3399&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>145</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_476_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_476_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg&lt;1&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>HistAddra_1&lt;6&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT142</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT141</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>HistAddra_1&lt;6&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT143</twBEL><twBEL>HistAddra_1_6</twBEL></twPathDel><twLogDel>2.108</twLogDel><twRouteDel>5.412</twRouteDel><twTotDel>7.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.312</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_1_6</twDest><twTotPathDel>7.453</twTotPathDel><twClkSkew dest = "0.329" src = "0.402">0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_1_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.818</twDelInfo><twComp>n3399&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>145</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_476_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_476_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>HistAddra_1&lt;6&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT142</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT141</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>HistAddra_1&lt;6&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT143</twBEL><twBEL>HistAddra_1_6</twBEL></twPathDel><twLogDel>2.108</twLogDel><twRouteDel>5.345</twRouteDel><twTotDel>7.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="222" iCriticalPaths="12" sType="EndPoint">Paths for end point HistAddra_1_2 (SLICE_X30Y54.C4), 222 paths
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.332</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistAddra_1_2</twDest><twTotPathDel>7.465</twTotPathDel><twClkSkew dest = "0.321" src = "0.402">0.081</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistAddra_1_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>n3399&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>145</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_476_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_476_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HistAddra_1&lt;1&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>HistAddra_1&lt;1&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT63</twBEL><twBEL>HistAddra_1_2</twBEL></twPathDel><twLogDel>2.054</twLogDel><twRouteDel>5.411</twRouteDel><twTotDel>7.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.246</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_1_2</twDest><twTotPathDel>7.379</twTotPathDel><twClkSkew dest = "0.321" src = "0.402">0.081</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_1_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.818</twDelInfo><twComp>n3399&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>145</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_476_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_476_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HistAddra_1&lt;1&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>HistAddra_1&lt;1&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT63</twBEL><twBEL>HistAddra_1_2</twBEL></twPathDel><twLogDel>2.054</twLogDel><twRouteDel>5.325</twRouteDel><twTotDel>7.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.226</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistAddra_1_2</twDest><twTotPathDel>7.359</twTotPathDel><twClkSkew dest = "0.321" src = "0.402">0.081</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistAddra_1_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.798</twDelInfo><twComp>n3399&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>145</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_476_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_476_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HistAddra_1&lt;1&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>HistAddra_1&lt;1&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT63</twBEL><twBEL>HistAddra_1_2</twBEL></twPathDel><twLogDel>2.054</twLogDel><twRouteDel>5.305</twRouteDel><twTotDel>7.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="229" iCriticalPaths="12" sType="EndPoint">Paths for end point HistAddra_1_9 (SLICE_X33Y56.A5), 229 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.316</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistAddra_1_9</twDest><twTotPathDel>7.457</twTotPathDel><twClkSkew dest = "0.329" src = "0.402">0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistAddra_1_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>n3399&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>145</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_476_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_476_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAddra_1&lt;9&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT202</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT201</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>HistAddra_1&lt;9&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT203</twBEL><twBEL>HistAddra_1_9</twBEL></twPathDel><twLogDel>2.143</twLogDel><twRouteDel>5.314</twRouteDel><twTotDel>7.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.306</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistAddra_1_9</twDest><twTotPathDel>7.447</twTotPathDel><twClkSkew dest = "0.329" src = "0.402">0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistAddra_1_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>n3399&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>145</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_476_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_476_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAddra_1&lt;0&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT201</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAddra_1&lt;9&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT202</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT201</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>HistAddra_1&lt;9&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT203</twBEL><twBEL>HistAddra_1_9</twBEL></twPathDel><twLogDel>2.143</twLogDel><twRouteDel>5.304</twRouteDel><twTotDel>7.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.230</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_1_9</twDest><twTotPathDel>7.371</twTotPathDel><twClkSkew dest = "0.329" src = "0.402">0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_1_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.818</twDelInfo><twComp>n3399&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>145</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_476_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_476_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAddra_1&lt;9&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT202</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT201</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>HistAddra_1&lt;9&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT203</twBEL><twBEL>HistAddra_1_9</twBEL></twPathDel><twLogDel>2.143</twLogDel><twRouteDel>5.228</twRouteDel><twTotDel>7.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y28.DIPA0), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="FF">Hist_Data_1_8</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.164" src = "0.154">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Data_1_8</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Data_1&lt;9&gt;</twComp><twBEL>Hist_Data_1_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Hist_Data_1&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y28.DIA5), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">Hist_Data_1_5</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "0.164" src = "0.154">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Data_1_5</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Data_1&lt;9&gt;</twComp><twBEL>Hist_Data_1_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>Hist_Data_1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y28.DIA14), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.287</twSlack><twSrc BELType="FF">Hist_Data_1_22</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "0.164" src = "0.156">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Data_1_22</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Data_1&lt;24&gt;</twComp><twBEL>Hist_Data_1_22</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.DIA14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>Hist_Data_1&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="208"><twPinLimitBanner>Component Switching Limit Checks: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="209" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y21.CLKAWRCLK" clockNet="RxOutClk&lt;1&gt;"/><twPinLimit anchorID="210" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y21.CLKBRDCLK" clockNet="RxOutClk&lt;1&gt;"/><twPinLimit anchorID="211" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X2Y30.CLKA" clockNet="RxOutClk&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P1&quot; = PERIOD &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="214"><twConstRollup name="TS_ClkB_P" fullName="TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="31.312" errors="0" errorRollup="299" items="0" itemsRollup="172057"/><twConstRollup name="TS_Sys_PLL_clk2x" fullName="TS_Sys_PLL_clk2x = PERIOD TIMEGRP &quot;Sys_PLL_clk2x&quot; TS_ClkB_P / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="9.312" actualRollup="N/A" errors="1" errorRollup="0" items="373" itemsRollup="0"/><twConstRollup name="TS_Sys_PLL_clkfx" fullName="TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 1.6 HIGH 50%;" type="child" depth="1" requirement="6.250" prefType="period" actual="19.570" actualRollup="N/A" errors="298" errorRollup="0" items="171681" itemsRollup="0"/><twConstRollup name="TS_Sys_PLL_clk0" fullName="TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="3" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="215"><twConstRollup name="TS_VXO_P" fullName="TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="10.952" errors="0" errorRollup="1" items="0" itemsRollup="11061"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /         0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="21.904" actualRollup="N/A" errors="1" errorRollup="0" items="11012" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE         2.5 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25         HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="3.029" actualRollup="N/A" errors="0" errorRollup="0" items="49" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="216"><twConstRollup name="TS_AFEDCO_P0" fullName="TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" type="origin" depth="0" requirement="2.083" prefType="period" actual="0.925" actualRollup="2.278" errors="0" errorRollup="189" items="0" itemsRollup="31958"/><twConstRollup name="TS_rxioclkn_0_" fullName="TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" fullName="TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;" type="child" depth="1" requirement="6.249" prefType="period" actual="6.834" actualRollup="N/A" errors="189" errorRollup="0" items="31958" itemsRollup="0"/><twConstRollup name="TS_rxioclkp_0_" fullName="TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="217"><twConstRollup name="TS_AFEDCO_P1" fullName="TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" type="origin" depth="0" requirement="2.083" prefType="period" actual="0.925" actualRollup="2.549" errors="0" errorRollup="543" items="0" itemsRollup="31620"/><twConstRollup name="TS_rxioclkn_1_" fullName="TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" fullName="TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;" type="child" depth="1" requirement="6.249" prefType="period" actual="7.647" actualRollup="N/A" errors="543" errorRollup="0" items="31620" itemsRollup="0"/><twConstRollup name="TS_rxioclkp_1_" fullName="TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="218">5</twUnmetConstCnt><twDataSheet anchorID="219" twNameLen="15"><twClk2SUList anchorID="220" twDestWidth="11"><twDest>AFEDCO_N&lt;0&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;0&gt;</twSrc><twRiseRise>6.834</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;0&gt;</twSrc><twRiseRise>6.834</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="221" twDestWidth="11"><twDest>AFEDCO_N&lt;1&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;1&gt;</twSrc><twRiseRise>7.647</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;1&gt;</twSrc><twRiseRise>7.647</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="222" twDestWidth="11"><twDest>AFEDCO_P&lt;0&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;0&gt;</twSrc><twRiseRise>6.834</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;0&gt;</twSrc><twRiseRise>6.834</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="223" twDestWidth="11"><twDest>AFEDCO_P&lt;1&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;1&gt;</twSrc><twRiseRise>7.647</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;1&gt;</twSrc><twRiseRise>7.647</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="224" twDestWidth="6"><twDest>ClkB_N</twDest><twClk2SU><twSrc>ClkB_N</twSrc><twRiseRise>8.121</twRiseRise></twClk2SU><twClk2SU><twSrc>ClkB_P</twSrc><twRiseRise>8.121</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="225" twDestWidth="6"><twDest>ClkB_P</twDest><twClk2SU><twSrc>ClkB_N</twSrc><twRiseRise>8.121</twRiseRise></twClk2SU><twClk2SU><twSrc>ClkB_P</twSrc><twRiseRise>8.121</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="226" twDestWidth="5"><twDest>VXO_N</twDest><twClk2SU><twSrc>VXO_N</twSrc><twRiseRise>8.263</twRiseRise></twClk2SU><twClk2SU><twSrc>VXO_P</twSrc><twRiseRise>8.263</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="227" twDestWidth="5"><twDest>VXO_P</twDest><twClk2SU><twSrc>VXO_N</twSrc><twRiseRise>8.263</twRiseRise></twClk2SU><twClk2SU><twSrc>VXO_P</twSrc><twRiseRise>8.263</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="228"><twErrCnt>1032</twErrCnt><twScore>663922</twScore><twSetupScore>663922</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>246696</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>25598</twConnCnt></twConstCov><twStats anchorID="229"><twMinPer>21.904</twMinPer><twFootnote number="1" /><twMaxFreq>45.654</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Aug  7 10:34:35 2019 </twTimestamp></twFoot><twClientInfo anchorID="230"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 543 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
