Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan  8 23:30:15 2024
| Host         : DESKTOP-RFLO5M9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MAIN_control_sets_placed.rpt
| Design       : MAIN
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             203 |          107 |
| No           | No                    | Yes                    |              30 |           13 |
| No           | Yes                   | No                     |             161 |           52 |
| Yes          | No                    | No                     |              11 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------+-----------------------+------------------+----------------+
|               Clock Signal               |            Enable Signal            |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------------------------+-------------------------------------+-----------------------+------------------+----------------+
|  Cpu/IF_ID/dff_instruction/q_reg[1]_0    |                                     |                       |                1 |              1 |
|  Cpu/ID_EX/dff_Aluop/q_reg[2]_2          |                                     |                       |                1 |              1 |
|  Cpu/ID_EX/dff_branchType/q_reg[2]_0     |                                     |                       |                1 |              1 |
|  Cpu/IF_ID/dff_instruction/q_reg[5]_0    |                                     |                       |                2 |              3 |
|  Cpu/IF_ID/dff_instruction/E[0]          |                                     |                       |                2 |              3 |
|  clk_IBUF_BUFG                           |                                     |                       |                2 |              3 |
|  hex8/clk_1k_reg_n_2                     | hex8/data_reg_0                     | hex8/sel_OBUF[7]      |                1 |              4 |
|  Cpu/IF_ID/dff_instruction/q_reg[0]_0[0] |                                     |                       |                3 |              5 |
|  hex8/seg1_reg[6]_i_1_n_2                |                                     |                       |                2 |              7 |
|  hex8/seg_reg[6]_i_2_n_2                 |                                     |                       |                3 |              7 |
|  hex8/clk_1k_reg_n_2                     | hex8/FSM_onehot_disp_bit[1]_i_1_n_2 |                       |                3 |             11 |
|  clk_IBUF_BUFG                           |                                     | hex8/clk_1k           |                5 |             18 |
|  clk_IBUF_BUFG                           |                                     | cnt[29]_i_2_n_2       |               13 |             30 |
|  n_0_1940_BUFG                           |                                     |                       |               22 |             32 |
|  n_1_2464_BUFG                           |                                     |                       |               19 |             32 |
|  nclk_reg_n_0_BUFG                       | Cpu/MEM_WB/dff_RegWrite/q_reg_0     |                       |               12 |             96 |
|  nclk_reg_n_0_BUFG                       |                                     |                       |               49 |            108 |
|  nclk_reg_n_0_BUFG                       |                                     | Cpu/BranchCon/branchE |               47 |            143 |
+------------------------------------------+-------------------------------------+-----------------------+------------------+----------------+


