<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="counter_EFB" module="EFB" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2011 02 18 11:56:28.996" version="1.0" type="Module" synthesis="" source_format="Verilog">
  <Package>
		<File name="counter_EFB.lpc" type="lpc" modified="2011 02 18 11:56:25.277"/>
		<File name="counter_EFB.v" type="top_level_verilog" modified="2011 02 18 11:56:25.527"/>
		<File name="counter_EFB_tmpl.v" type="template_verilog" modified="2011 02 18 11:56:25.527"/>
  </Package>
</DiamondModule>
