0.7
2020.2
Nov 18 2020
09:47:47
L:/Projects/peripheral_uart/peripheral_uart.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sim_1/new/uart_peripheral_tb.sv,1699334982,systemVerilog,,,,uart_peripheral_tb,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/imports/RF_Transceiver-main/fifo_module.v,1699327737,verilog,,,,fifo_module,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v,1699332711,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v,,RX_controller,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v,1699331259,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv,,TX_controller,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv,1699291233,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv,,baudrate_generator,,uvm,,,,,,
L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv,1699333045,systemVerilog,,L:/Projects/peripheral_uart/peripheral_uart.srcs/sim_1/new/uart_peripheral_tb.sv,,uart_peripheral,,uvm,,,,,,
