--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30903 paths analyzed, 5410 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.024ns.
--------------------------------------------------------------------------------
Slack:                  11.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.150 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y39.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y33.A3       net (fanout=15)       1.450   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y33.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.C1       net (fanout=1)        1.391   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (2.529ns logic, 5.953ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  12.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_control/state_q_FSM_FFd3 (FF)
  Destination:          tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.294 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_control/state_q_FSM_FFd3 to tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.AQ      Tcko                  0.476   tdc_control/state_q_FSM_FFd3
                                                       tdc_control/state_q_FSM_FFd3
    SLICE_X16Y29.D5      net (fanout=61)       3.468   tdc_control/state_q_FSM_FFd3
    SLICE_X16Y29.D       Tilo                  0.254   f1_FIFO_writing_done
                                                       tdc_control/state_q_FSM_FFd4-In1
    SLICE_X19Y51.C5      net (fanout=1)        1.852   tdc_control/state_q_FSM_FFd4-In2
    SLICE_X19Y51.C       Tilo                  0.259   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In5
    SLICE_X19Y51.B4      net (fanout=1)        0.352   tdc_control/state_q_FSM_FFd4-In6
    SLICE_X19Y51.B       Tilo                  0.259   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In9
    SLICE_X19Y51.AX      net (fanout=1)        0.672   tdc_control/state_q_FSM_FFd4-In
    SLICE_X19Y51.CLK     Tdick                 0.114   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.706ns (1.362ns logic, 6.344ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  12.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.194ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X11Y43.A5      net (fanout=16)       1.628   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X11Y43.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[39]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_113
    SLICE_X5Y41.B1       net (fanout=1)        1.247   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_113
    SLICE_X5Y41.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X5Y41.A3       net (fanout=1)        0.564   fifo_manager/serial_tx_TDC/N9
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.194ns (2.480ns logic, 5.714ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  12.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.171ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.150 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y39.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X11Y43.A3      net (fanout=15)       1.700   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X11Y43.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[39]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_113
    SLICE_X5Y41.B1       net (fanout=1)        1.247   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_113
    SLICE_X5Y41.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X5Y41.A3       net (fanout=1)        0.564   fifo_manager/serial_tx_TDC/N9
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.171ns (2.385ns logic, 5.786ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_24 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.921ns (Levels of Logic = 3)
  Clock Path Skew:      0.486ns (1.150 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_24 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/data_q_24
    SLICE_X5Y33.A5       net (fanout=1)        0.889   fifo_manager/serial_tx_TDC/data_q[24]
    SLICE_X5Y33.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.C1       net (fanout=1)        1.391   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.921ns (2.529ns logic, 5.392ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  12.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.150 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y39.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y44.D3       net (fanout=15)       1.759   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y44.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_114
    SLICE_X5Y41.B2       net (fanout=1)        0.941   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_114
    SLICE_X5Y41.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X5Y41.A3       net (fanout=1)        0.564   fifo_manager/serial_tx_TDC/N9
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (2.385ns logic, 5.539ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  12.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.791ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.150 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y39.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X4Y39.D1       net (fanout=15)       1.074   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X4Y39.D        Tilo                  0.254   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.C3       net (fanout=1)        1.081   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.791ns (2.524ns logic, 5.267ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  12.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_27 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 3)
  Clock Path Skew:      0.486ns (1.150 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_27 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/data_q_27
    SLICE_X5Y33.A2       net (fanout=1)        0.751   fifo_manager/serial_tx_TDC/data_q[27]
    SLICE_X5Y33.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.C1       net (fanout=1)        1.391   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (2.529ns logic, 5.254ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  12.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y33.A6       net (fanout=16)       0.624   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y33.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.C1       net (fanout=1)        1.391   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.751ns (2.624ns logic, 5.127ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  12.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_16 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 3)
  Clock Path Skew:      0.488ns (1.150 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_16 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/data_q_16
    SLICE_X2Y39.B3       net (fanout=1)        1.366   fifo_manager/serial_tx_TDC/data_q[16]
    SLICE_X2Y39.B        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
    SLICE_X2Y39.C5       net (fanout=1)        0.719   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (2.505ns logic, 5.197ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  12.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_40 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.150 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_40 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/data_q_40
    SLICE_X5Y44.D2       net (fanout=1)        1.462   fifo_manager/serial_tx_TDC/data_q[40]
    SLICE_X5Y44.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_114
    SLICE_X5Y41.B2       net (fanout=1)        0.941   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_114
    SLICE_X5Y41.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X5Y41.A3       net (fanout=1)        0.564   fifo_manager/serial_tx_TDC/N9
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (2.385ns logic, 5.242ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  12.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem17/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.084ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.596 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_1 to fifo_manager/fifo/Mram_buf_mem17/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AMUX     Tshcko                0.535   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_1
    SLICE_X12Y36.C2      net (fanout=101)      2.989   fifo_manager/fifo/wr_ptr[1]
    SLICE_X12Y36.CMUX    Tilo                  0.430   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]
                                                       fifo_manager/fifo/Mram_buf_mem17/SP.HIGH
                                                       fifo_manager/fifo/Mram_buf_mem17/F7.SP
    SLICE_X9Y35.D4       net (fanout=1)        1.042   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]
    SLICE_X9Y35.D        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/Mmux__n007381
    SLICE_X12Y36.DX      net (fanout=1)        1.104   fifo_manager/fifo/_n0073[16]
    SLICE_X12Y36.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]
                                                       fifo_manager/fifo/Mram_buf_mem17/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.084ns (1.949ns logic, 5.135ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  12.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.625ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X4Y39.D2       net (fanout=16)       0.813   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X4Y39.D        Tilo                  0.254   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.C3       net (fanout=1)        1.081   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.625ns (2.619ns logic, 5.006ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  12.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_25 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 3)
  Clock Path Skew:      0.486ns (1.150 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_25 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/data_q_25
    SLICE_X5Y33.A1       net (fanout=1)        0.543   fifo_manager/serial_tx_TDC/data_q[25]
    SLICE_X5Y33.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.C1       net (fanout=1)        1.391   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (2.529ns logic, 5.046ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  12.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_control/state_q_FSM_FFd3 (FF)
  Destination:          tdc_control/state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.294 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_control/state_q_FSM_FFd3 to tdc_control/state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.AQ      Tcko                  0.476   tdc_control/state_q_FSM_FFd3
                                                       tdc_control/state_q_FSM_FFd3
    SLICE_X16Y29.D5      net (fanout=61)       3.468   tdc_control/state_q_FSM_FFd3
    SLICE_X16Y29.D       Tilo                  0.254   f1_FIFO_writing_done
                                                       tdc_control/state_q_FSM_FFd4-In1
    SLICE_X19Y51.C5      net (fanout=1)        1.852   tdc_control/state_q_FSM_FFd4-In2
    SLICE_X19Y51.C       Tilo                  0.259   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In5
    SLICE_X19Y51.B4      net (fanout=1)        0.352   tdc_control/state_q_FSM_FFd4-In6
    SLICE_X19Y51.CLK     Tas                   0.373   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In9
                                                       tdc_control/state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (1.362ns logic, 5.672ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  12.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_22 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.517ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (1.150 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_22 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.CQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/data_q_22
    SLICE_X4Y39.D6       net (fanout=1)        0.800   fifo_manager/serial_tx_TDC/data_q[22]
    SLICE_X4Y39.D        Tilo                  0.254   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.C3       net (fanout=1)        1.081   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.517ns (2.524ns logic, 4.993ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  12.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.491ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X3Y45.C4       net (fanout=16)       1.263   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X3Y45.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_123
    SLICE_X5Y41.B4       net (fanout=1)        0.909   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_123
    SLICE_X5Y41.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X5Y41.A3       net (fanout=1)        0.564   fifo_manager/serial_tx_TDC/N9
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.491ns (2.480ns logic, 5.011ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  12.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_20 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.480ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (1.150 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_20 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/data_q_20
    SLICE_X4Y39.D3       net (fanout=1)        0.763   fifo_manager/serial_tx_TDC/data_q[20]
    SLICE_X4Y39.D        Tilo                  0.254   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.C3       net (fanout=1)        1.081   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.480ns (2.524ns logic, 4.956ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  13.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X2Y39.B2       net (fanout=16)       1.030   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X2Y39.B        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
    SLICE_X2Y39.C5       net (fanout=1)        0.719   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (2.600ns logic, 4.861ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  13.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.449ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X2Y37.A4       net (fanout=16)       1.181   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X2Y37.A        Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X2Y39.D3       net (fanout=1)        0.557   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X2Y39.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (2.599ns logic, 4.850ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  13.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_21 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (1.150 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_21 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/data_q_21
    SLICE_X4Y39.D4       net (fanout=1)        0.711   fifo_manager/serial_tx_TDC/data_q[21]
    SLICE_X4Y39.D        Tilo                  0.254   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.C3       net (fanout=1)        1.081   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (2.524ns logic, 4.904ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  13.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_29 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.408ns (Levels of Logic = 3)
  Clock Path Skew:      0.488ns (1.150 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_29 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.BMUX     Tshcko                0.518   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/data_q_29
    SLICE_X3Y39.D2       net (fanout=1)        1.183   fifo_manager/serial_tx_TDC/data_q[29]
    SLICE_X3Y39.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_12
    SLICE_X2Y39.C2       net (fanout=1)        0.496   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_12
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.408ns (2.617ns logic, 4.791ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  13.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.411ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.150 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y39.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X3Y45.C6       net (fanout=15)       1.278   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X3Y45.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_123
    SLICE_X5Y41.B4       net (fanout=1)        0.909   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_123
    SLICE_X5Y41.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X5Y41.A3       net (fanout=1)        0.564   fifo_manager/serial_tx_TDC/N9
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (2.385ns logic, 5.026ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  13.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem37/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.588 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem37/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.DQ       Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X7Y37.B2       net (fanout=61)       0.619   fifo_manager/fifo_counter_7
    SLICE_X7Y37.B        Tilo                  0.259   fifo_manager/fifo/N247
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X7Y33.A1       net (fanout=11)       1.020   fifo_manager/fifo/N101
    SLICE_X7Y33.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X13Y39.A3      net (fanout=9)        2.083   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X13Y39.A       Tilo                  0.259   fifo_manager/fifo/_n0073[36]
                                                       fifo_manager/fifo/Mmux__n0073301
    SLICE_X12Y39.DX      net (fanout=1)        1.140   fifo_manager/fifo/_n0073[36]
    SLICE_X12Y39.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[36]
                                                       fifo_manager/fifo/Mram_buf_mem37/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (1.978ns logic, 4.862ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.388ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.150 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y39.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X2Y37.A1       net (fanout=15)       1.215   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X2Y37.A        Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X2Y39.D3       net (fanout=1)        0.557   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X2Y39.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (2.504ns logic, 4.884ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  13.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem37/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.588 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem37/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X5Y37.D4       net (fanout=4)        0.703   fifo_manager/fifo/fifo_counter[0]
    SLICE_X5Y37.D        Tilo                  0.259   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X7Y33.A5       net (fanout=11)       0.915   fifo_manager/fifo/N11
    SLICE_X7Y33.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X13Y39.A3      net (fanout=9)        2.083   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X13Y39.A       Tilo                  0.259   fifo_manager/fifo/_n0073[36]
                                                       fifo_manager/fifo/Mmux__n0073301
    SLICE_X12Y39.DX      net (fanout=1)        1.140   fifo_manager/fifo/_n0073[36]
    SLICE_X12Y39.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[36]
                                                       fifo_manager/fifo/Mram_buf_mem37/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (1.978ns logic, 4.841ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  13.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem15/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.338 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_0 to fifo_manager/fifo/Mram_buf_mem15/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_0
    SLICE_X0Y35.D1       net (fanout=101)      2.219   fifo_manager/fifo/wr_ptr[0]
    SLICE_X0Y35.CMUX     Topdc                 0.456   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[14]
                                                       fifo_manager/fifo/Mram_buf_mem15/SP.LOW
                                                       fifo_manager/fifo/Mram_buf_mem15/F7.SP
    SLICE_X9Y35.C1       net (fanout=1)        1.622   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[14]
    SLICE_X9Y35.C        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/Mmux__n007361
    SLICE_X0Y35.DX       net (fanout=1)        1.126   fifo_manager/fifo/_n0073[14]
    SLICE_X0Y35.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[14]
                                                       fifo_manager/fifo/Mram_buf_mem15/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      6.883ns (1.916ns logic, 4.967ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  13.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem37/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.588 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem37/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.DQ       Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X7Y37.B3       net (fanout=5)        0.586   fifo_manager/fifo/fifo_counter[3]
    SLICE_X7Y37.B        Tilo                  0.259   fifo_manager/fifo/N247
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X7Y33.A1       net (fanout=11)       1.020   fifo_manager/fifo/N101
    SLICE_X7Y33.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X13Y39.A3      net (fanout=9)        2.083   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X13Y39.A       Tilo                  0.259   fifo_manager/fifo/_n0073[36]
                                                       fifo_manager/fifo/Mmux__n0073301
    SLICE_X12Y39.DX      net (fanout=1)        1.140   fifo_manager/fifo/_n0073[36]
    SLICE_X12Y39.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[36]
                                                       fifo_manager/fifo/Mram_buf_mem37/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      6.807ns (1.978ns logic, 4.829ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  13.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_23 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (1.150 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_23 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/data_q_23
    SLICE_X4Y39.D5       net (fanout=1)        0.641   fifo_manager/serial_tx_TDC/data_q[23]
    SLICE_X4Y39.D        Tilo                  0.254   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.C3       net (fanout=1)        1.081   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X2Y39.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A6       net (fanout=1)        0.837   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (2.524ns logic, 4.834ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  13.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem37/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.588 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem37/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X7Y37.B4       net (fanout=5)        0.569   fifo_manager/fifo/fifo_counter[2]
    SLICE_X7Y37.B        Tilo                  0.259   fifo_manager/fifo/N247
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X7Y33.A1       net (fanout=11)       1.020   fifo_manager/fifo/N101
    SLICE_X7Y33.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X13Y39.A3      net (fanout=9)        2.083   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X13Y39.A       Tilo                  0.259   fifo_manager/fifo/_n0073[36]
                                                       fifo_manager/fifo/Mmux__n0073301
    SLICE_X12Y39.DX      net (fanout=1)        1.140   fifo_manager/fifo/_n0073[36]
    SLICE_X12Y39.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[36]
                                                       fifo_manager/fifo/Mram_buf_mem37/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      6.790ns (1.978ns logic, 4.812ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/DP.HIGH/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/DP.LOW/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/SP.HIGH/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/SP.LOW/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[14]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/DP.HIGH/CLK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[14]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/DP.LOW/CLK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[14]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/SP.HIGH/CLK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[14]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/SP.LOW/CLK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/DP.HIGH/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/DP.LOW/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/SP.HIGH/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/SP.LOW/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[11]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem12/DP.HIGH/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[11]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem12/DP.LOW/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[11]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem12/SP.HIGH/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[11]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem12/SP.LOW/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/DP.HIGH/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/DP.LOW/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/SP.HIGH/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/SP.LOW/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[9]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/DP.HIGH/CLK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[9]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/DP.LOW/CLK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[9]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/SP.HIGH/CLK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[9]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/SP.LOW/CLK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.024|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30903 paths, 0 nets, and 5767 connections

Design statistics:
   Minimum period:   8.024ns{1}   (Maximum frequency: 124.626MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 21 23:45:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



