#BLIF generated by VPR  from post-place-and-route implementation
.model dpram_8x4096
.inputs clock1 rce_a addr_a[0] addr_a[1] addr_a[2] addr_a[3] addr_a[4] addr_a[5] addr_a[6] addr_a[7] addr_a[8] addr_a[9] addr_a[10] addr_a[11] wce_a wd_a[0] wd_a[1] wd_a[2] wd_a[3] wd_a[4] wd_a[5] wd_a[6] wd_a[7] clock0 rce_b addr_b[0] addr_b[1] addr_b[2] addr_b[3] addr_b[4] addr_b[5] addr_b[6] addr_b[7] addr_b[8] addr_b[9] addr_b[10] addr_b[11] wce_b wd_b[0] wd_b[1] wd_b[2] wd_b[3] wd_b[4] wd_b[5] wd_b[6] wd_b[7] id[0] 
.outputs rq_a[1] rq_a[2] rq_a[3] rq_a[4] rq_a[5] rq_a[6] rq_a[7] rq_b[0] rq_b[1] rq_b[2] rq_b[4] rq_b[5] rq_b[6] rq_b[7] rq_a[0] rq_b[3] 

#IO assignments
.names rq_a[1]_input_0_0 rq_a[1]
1 1
.names rq_a[2]_input_0_0 rq_a[2]
1 1
.names rq_a[3]_input_0_0 rq_a[3]
1 1
.names rq_a[4]_input_0_0 rq_a[4]
1 1
.names rq_a[5]_input_0_0 rq_a[5]
1 1
.names rq_a[6]_input_0_0 rq_a[6]
1 1
.names rq_a[7]_input_0_0 rq_a[7]
1 1
.names rq_b[0]_input_0_0 rq_b[0]
1 1
.names rq_b[1]_input_0_0 rq_b[1]
1 1
.names rq_b[2]_input_0_0 rq_b[2]
1 1
.names rq_b[4]_input_0_0 rq_b[4]
1 1
.names rq_b[5]_input_0_0 rq_b[5]
1 1
.names rq_b[6]_input_0_0 rq_b[6]
1 1
.names rq_b[7]_input_0_0 rq_b[7]
1 1
.names rq_a[0]_input_0_0 rq_a[0]
1 1
.names rq_b[3]_input_0_0 rq_b[3]
1 1
.names clock1 clock1_output_0_0
1 1
.names rce_a rce_a_output_0_0
1 1
.names addr_a[0] addr_a[0]_output_0_0
1 1
.names addr_a[1] addr_a[1]_output_0_0
1 1
.names addr_a[2] addr_a[2]_output_0_0
1 1
.names addr_a[3] addr_a[3]_output_0_0
1 1
.names addr_a[4] addr_a[4]_output_0_0
1 1
.names addr_a[5] addr_a[5]_output_0_0
1 1
.names addr_a[6] addr_a[6]_output_0_0
1 1
.names addr_a[7] addr_a[7]_output_0_0
1 1
.names addr_a[8] addr_a[8]_output_0_0
1 1
.names addr_a[9] addr_a[9]_output_0_0
1 1
.names addr_a[10] addr_a[10]_output_0_0
1 1
.names addr_a[11] addr_a[11]_output_0_0
1 1
.names wce_a wce_a_output_0_0
1 1
.names wd_a[0] wd_a[0]_output_0_0
1 1
.names wd_a[1] wd_a[1]_output_0_0
1 1
.names wd_a[2] wd_a[2]_output_0_0
1 1
.names wd_a[3] wd_a[3]_output_0_0
1 1
.names wd_a[4] wd_a[4]_output_0_0
1 1
.names wd_a[5] wd_a[5]_output_0_0
1 1
.names wd_a[6] wd_a[6]_output_0_0
1 1
.names wd_a[7] wd_a[7]_output_0_0
1 1
.names clock0 clock0_output_0_0
1 1
.names rce_b rce_b_output_0_0
1 1
.names addr_b[0] addr_b[0]_output_0_0
1 1
.names addr_b[1] addr_b[1]_output_0_0
1 1
.names addr_b[2] addr_b[2]_output_0_0
1 1
.names addr_b[3] addr_b[3]_output_0_0
1 1
.names addr_b[4] addr_b[4]_output_0_0
1 1
.names addr_b[5] addr_b[5]_output_0_0
1 1
.names addr_b[6] addr_b[6]_output_0_0
1 1
.names addr_b[7] addr_b[7]_output_0_0
1 1
.names addr_b[8] addr_b[8]_output_0_0
1 1
.names addr_b[9] addr_b[9]_output_0_0
1 1
.names addr_b[10] addr_b[10]_output_0_0
1 1
.names addr_b[11] addr_b[11]_output_0_0
1 1
.names wce_b wce_b_output_0_0
1 1
.names wd_b[0] wd_b[0]_output_0_0
1 1
.names wd_b[1] wd_b[1]_output_0_0
1 1
.names wd_b[2] wd_b[2]_output_0_0
1 1
.names wd_b[3] wd_b[3]_output_0_0
1 1
.names wd_b[4] wd_b[4]_output_0_0
1 1
.names wd_b[5] wd_b[5]_output_0_0
1 1
.names wd_b[6] wd_b[6]_output_0_0
1 1
.names wd_b[7] wd_b[7]_output_0_0
1 1
.names id[0] id[0]_output_0_0
1 1

#Interconnect
.names clock1_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_clock_0_0
1 1
.names clock1_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_clock_1_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$12473_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_clock_0_0
1 1
.names rce_a_output_0_0 lut_genblk1[0].dpram_8x4096_submodule.rce_a_input_0_2
1 1
.names rce_a_output_0_0 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_input_0_2
1 1
.names rce_a_output_0_0 lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_input_0_1
1 1
.names addr_a[0]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_3
1 1
.names addr_a[0]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_3
1 1
.names addr_a[1]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_4
1 1
.names addr_a[1]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_4
1 1
.names addr_a[2]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_5
1 1
.names addr_a[2]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_5
1 1
.names addr_a[3]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_6
1 1
.names addr_a[3]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_6
1 1
.names addr_a[4]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_7
1 1
.names addr_a[4]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_7
1 1
.names addr_a[5]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_8
1 1
.names addr_a[5]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_8
1 1
.names addr_a[6]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_9
1 1
.names addr_a[6]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_9
1 1
.names addr_a[7]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_10
1 1
.names addr_a[7]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_10
1 1
.names addr_a[8]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_11
1 1
.names addr_a[8]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_11
1 1
.names addr_a[9]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_12
1 1
.names addr_a[9]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_12
1 1
.names addr_a[10]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_13
1 1
.names addr_a[10]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_13
1 1
.names addr_a[11]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_14
1 1
.names wce_a_output_0_0 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_input_0_4
1 1
.names wd_a[0]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_0
1 1
.names wd_a[1]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_1
1 1
.names wd_a[2]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_2
1 1
.names wd_a[3]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_3
1 1
.names wd_a[4]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_4
1 1
.names wd_a[5]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_5
1 1
.names wd_a[6]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_6
1 1
.names wd_a[7]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_7
1 1
.names clock0_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_clock_2_0
1 1
.names clock0_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_clock_3_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$12480_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_clock_0_0
1 1
.names rce_b_output_0_0 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_input_0_0
1 1
.names rce_b_output_0_0 lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_input_0_0
1 1
.names rce_b_output_0_0 lut_genblk1[0].dpram_8x4096_submodule.rce_b_input_0_0
1 1
.names addr_b[0]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_3
1 1
.names addr_b[0]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_3
1 1
.names addr_b[1]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_4
1 1
.names addr_b[1]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_4
1 1
.names addr_b[2]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_5
1 1
.names addr_b[2]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_5
1 1
.names addr_b[3]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_6
1 1
.names addr_b[3]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_6
1 1
.names addr_b[4]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_7
1 1
.names addr_b[4]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_7
1 1
.names addr_b[5]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_8
1 1
.names addr_b[5]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_8
1 1
.names addr_b[6]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_9
1 1
.names addr_b[6]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_9
1 1
.names addr_b[7]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_10
1 1
.names addr_b[7]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_10
1 1
.names addr_b[8]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_11
1 1
.names addr_b[8]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_11
1 1
.names addr_b[9]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_12
1 1
.names addr_b[9]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_12
1 1
.names addr_b[10]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_13
1 1
.names addr_b[10]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_13
1 1
.names addr_b[11]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_14
1 1
.names wce_b_output_0_0 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_input_0_2
1 1
.names wd_b[0]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_0
1 1
.names wd_b[1]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_1
1 1
.names wd_b[2]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_2
1 1
.names wd_b[3]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_3
1 1
.names wd_b[4]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_4
1 1
.names wd_b[5]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_5
1 1
.names wd_b[6]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_6
1 1
.names wd_b[7]_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_7
1 1
.names id[0]_output_0_0 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_input_0_3
1 1
.names id[0]_output_0_0 lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_input_0_3
1 1
.names id[0]_output_0_0 lut_genblk1[0].dpram_8x4096_submodule.rce_a_input_0_3
1 1
.names id[0]_output_0_0 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_input_0_3
1 1
.names id[0]_output_0_0 lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_input_0_3
1 1
.names id[0]_output_0_0 lut_genblk1[0].dpram_8x4096_submodule.rce_b_input_0_3
1 1
.names lut_rq_a[0]_output_0_0 rq_a[0]_input_0_0
1 1
.names lut_rq_a[0]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_input_0_0
1 1
.names lut_rq_a[1]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_input_0_0
1 1
.names lut_rq_a[1]_output_0_0 rq_a[1]_input_0_0
1 1
.names lut_rq_a[2]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_input_0_0
1 1
.names lut_rq_a[2]_output_0_0 rq_a[2]_input_0_0
1 1
.names lut_rq_a[3]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_input_0_0
1 1
.names lut_rq_a[3]_output_0_0 rq_a[3]_input_0_0
1 1
.names lut_rq_a[4]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_input_0_0
1 1
.names lut_rq_a[4]_output_0_0 rq_a[4]_input_0_0
1 1
.names lut_rq_a[5]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_input_0_0
1 1
.names lut_rq_a[5]_output_0_0 rq_a[5]_input_0_0
1 1
.names lut_rq_a[6]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_input_0_0
1 1
.names lut_rq_a[6]_output_0_0 rq_a[6]_input_0_0
1 1
.names lut_rq_a[7]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_input_0_0
1 1
.names lut_rq_a[7]_output_0_0 rq_a[7]_input_0_0
1 1
.names lut_rq_b[0]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_input_0_0
1 1
.names lut_rq_b[0]_output_0_0 rq_b[0]_input_0_0
1 1
.names lut_rq_b[1]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_input_0_0
1 1
.names lut_rq_b[1]_output_0_0 rq_b[1]_input_0_0
1 1
.names lut_rq_b[2]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_input_0_0
1 1
.names lut_rq_b[2]_output_0_0 rq_b[2]_input_0_0
1 1
.names lut_rq_b[3]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_input_0_0
1 1
.names lut_rq_b[3]_output_0_0 rq_b[3]_input_0_0
1 1
.names lut_rq_b[4]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_input_0_0
1 1
.names lut_rq_b[4]_output_0_0 rq_b[4]_input_0_0
1 1
.names lut_rq_b[5]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_input_0_0
1 1
.names lut_rq_b[5]_output_0_0 rq_b[5]_input_0_0
1 1
.names lut_rq_b[6]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_input_0_0
1 1
.names lut_rq_b[6]_output_0_0 rq_b[6]_input_0_0
1 1
.names lut_rq_b[7]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_input_0_0
1 1
.names lut_rq_b[7]_output_0_0 rq_b[7]_input_0_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_21_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$12473_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$12473_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$12480_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$12480_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_17
1 1
.names lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_input_2_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_output_0_0 lut_rq_a[0]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_output_0_0 lut_rq_a[1]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_output_0_0 lut_rq_a[2]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_output_0_0 lut_rq_a[3]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_output_0_0 lut_rq_a[4]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_output_0_0 lut_rq_a[5]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_output_0_0 lut_rq_a[6]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_output_0_0 lut_rq_a[7]_input_0_0
1 1
.names lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_input_2_0
1 1
.names lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_input_2_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_output_0_0 lut_rq_b[0]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_output_0_0 lut_rq_b[1]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_output_0_0 lut_rq_b[2]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_output_0_0 lut_rq_b[3]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_output_0_0 lut_rq_b[4]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_output_0_0 lut_rq_b[5]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_output_0_0 lut_rq_b[6]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_output_0_0 lut_rq_b[7]_input_0_3
1 1
.names lut_genblk1[0].dpram_8x4096_submodule.rce_a_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_14_0
1 1
.names lut_genblk1[0].dpram_8x4096_submodule.rce_a_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_15_0
1 1
.names lut_genblk1[0].dpram_8x4096_submodule.rce_a_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$12480_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12480_output_0_0 lut_rq_a[1]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12480_output_0_0 lut_rq_a[7]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12480_output_0_0 lut_rq_a[5]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12480_output_0_0 lut_rq_a[6]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12480_output_0_0 lut_rq_a[2]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12480_output_0_0 lut_rq_a[3]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12480_output_0_0 lut_rq_a[4]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12480_output_0_0 lut_rq_a[0]_input_0_1
1 1
.names lut_genblk1[0].dpram_8x4096_submodule.rce_b_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_4_0
1 1
.names lut_genblk1[0].dpram_8x4096_submodule.rce_b_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_5_0
1 1
.names lut_genblk1[0].dpram_8x4096_submodule.rce_b_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$12473_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12473_output_0_0 lut_rq_b[5]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12473_output_0_0 lut_rq_b[4]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12473_output_0_0 lut_rq_b[0]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12473_output_0_0 lut_rq_b[2]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12473_output_0_0 lut_rq_b[7]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12473_output_0_0 lut_rq_b[3]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12473_output_0_0 lut_rq_b[1]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$12473_output_0_0 lut_rq_b[6]_input_0_4
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_3 lut_rq_b[3]_input_0_0
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_6 lut_rq_b[6]_input_0_3
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_7 lut_rq_b[7]_input_0_1
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_0 lut_rq_a[0]_input_0_3
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_2 lut_rq_a[2]_input_0_4
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_2 lut_rq_b[2]_input_0_0
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_1 lut_rq_a[1]_input_0_2
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_0 lut_rq_b[0]_input_0_3
1 1
.names lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_16_0
1 1
.names lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_17_0
1 1
.names lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_18_0
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_7 lut_rq_a[7]_input_0_3
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_4 lut_rq_b[4]_input_0_2
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_5 lut_rq_b[5]_input_0_3
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_1 lut_rq_b[1]_input_0_3
1 1
.names lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_6_0
1 1
.names lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_7_0
1 1
.names lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_output_0_0 RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_8_0
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_6 lut_rq_a[6]_input_0_2
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_3 lut_rq_a[3]_input_0_3
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_4 lut_rq_a[4]_input_0_3
1 1
.names RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_5 lut_rq_a[5]_input_0_2
1 1

#Cell instances
.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_19_1 \
    CLK_A1=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_clock_0_0 \
    CLK_A2=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_clock_1_0 \
    CLK_B1=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_clock_2_0 \
    CLK_B2=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_clock_3_0 \
    FLUSH1=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_20_0 \
    FLUSH2=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_21_0 \
    REN_A1=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_4_0 \
    REN_A2=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_5_0 \
    REN_B1=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_14_0 \
    REN_B2=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_11_17 \
    WEN_A1=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_6_0 \
    WEN_A2=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_7_0 \
    WEN_B1=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_16_0 \
    WEN_B2=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_0_7 \
    RDATA_A1[8]=__vpr__unconn0 \
    RDATA_A1[9]=__vpr__unconn1 \
    RDATA_A1[10]=__vpr__unconn2 \
    RDATA_A1[11]=__vpr__unconn3 \
    RDATA_A1[12]=__vpr__unconn4 \
    RDATA_A1[13]=__vpr__unconn5 \
    RDATA_A1[14]=__vpr__unconn6 \
    RDATA_A1[15]=__vpr__unconn7 \
    RDATA_A1[16]=__vpr__unconn8 \
    RDATA_A1[17]=__vpr__unconn9 \
    RDATA_A2[0]=__vpr__unconn10 \
    RDATA_A2[1]=__vpr__unconn11 \
    RDATA_A2[2]=__vpr__unconn12 \
    RDATA_A2[3]=__vpr__unconn13 \
    RDATA_A2[4]=__vpr__unconn14 \
    RDATA_A2[5]=__vpr__unconn15 \
    RDATA_A2[6]=__vpr__unconn16 \
    RDATA_A2[7]=__vpr__unconn17 \
    RDATA_A2[8]=__vpr__unconn18 \
    RDATA_A2[9]=__vpr__unconn19 \
    RDATA_A2[10]=__vpr__unconn20 \
    RDATA_A2[11]=__vpr__unconn21 \
    RDATA_A2[12]=__vpr__unconn22 \
    RDATA_A2[13]=__vpr__unconn23 \
    RDATA_A2[14]=__vpr__unconn24 \
    RDATA_A2[15]=__vpr__unconn25 \
    RDATA_A2[16]=__vpr__unconn26 \
    RDATA_A2[17]=__vpr__unconn27 \
    RDATA_B1[0]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_0 \
    RDATA_B1[1]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_1 \
    RDATA_B1[2]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_2 \
    RDATA_B1[3]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_3 \
    RDATA_B1[4]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_4 \
    RDATA_B1[5]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_5 \
    RDATA_B1[6]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_6 \
    RDATA_B1[7]=RS_TDP36K_$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0]_output_2_7 \
    RDATA_B1[8]=__vpr__unconn28 \
    RDATA_B1[9]=__vpr__unconn29 \
    RDATA_B1[10]=__vpr__unconn30 \
    RDATA_B1[11]=__vpr__unconn31 \
    RDATA_B1[12]=__vpr__unconn32 \
    RDATA_B1[13]=__vpr__unconn33 \
    RDATA_B1[14]=__vpr__unconn34 \
    RDATA_B1[15]=__vpr__unconn35 \
    RDATA_B1[16]=__vpr__unconn36 \
    RDATA_B1[17]=__vpr__unconn37 \
    RDATA_B2[0]=__vpr__unconn38 \
    RDATA_B2[1]=__vpr__unconn39 \
    RDATA_B2[2]=__vpr__unconn40 \
    RDATA_B2[3]=__vpr__unconn41 \
    RDATA_B2[4]=__vpr__unconn42 \
    RDATA_B2[5]=__vpr__unconn43 \
    RDATA_B2[6]=__vpr__unconn44 \
    RDATA_B2[7]=__vpr__unconn45 \
    RDATA_B2[8]=__vpr__unconn46 \
    RDATA_B2[9]=__vpr__unconn47 \
    RDATA_B2[10]=__vpr__unconn48 \
    RDATA_B2[11]=__vpr__unconn49 \
    RDATA_B2[12]=__vpr__unconn50 \
    RDATA_B2[13]=__vpr__unconn51 \
    RDATA_B2[14]=__vpr__unconn52 \
    RDATA_B2[15]=__vpr__unconn53 \
    RDATA_B2[16]=__vpr__unconn54 \
    RDATA_B2[17]=__vpr__unconn55
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param MODE_BITS 010010010010000000101000000000101000000000100100100100000001010000000010100000000

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12472[1]_output_0_0

.names lut_rq_b[5]_input_0_0 lut_rq_b[5]_input_0_1 __vpr__unconn56 lut_rq_b[5]_input_0_3 __vpr__unconn57 lut_rq_b[5]_output_0_0 
10000 1
10010 1
01010 1
11010 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12472[5]_output_0_0

.names __vpr__unconn58 lut_rq_b[4]_input_0_1 lut_rq_b[4]_input_0_2 lut_rq_b[4]_input_0_3 __vpr__unconn59 lut_rq_b[4]_output_0_0 
01000 1
01100 1
00110 1
01110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12472[4]_output_0_0

.names __vpr__unconn60 __vpr__unconn61 lut_rq_b[0]_input_0_2 lut_rq_b[0]_input_0_3 lut_rq_b[0]_input_0_4 lut_rq_b[0]_output_0_0 
00100 1
00110 1
00011 1
00111 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12472[0]_output_0_0

.names lut_rq_b[2]_input_0_0 __vpr__unconn62 __vpr__unconn63 lut_rq_b[2]_input_0_3 lut_rq_b[2]_input_0_4 lut_rq_b[2]_output_0_0 
00010 1
10010 1
10001 1
10011 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12472[2]_output_0_0

.names __vpr__unconn64 lut_rq_b[7]_input_0_1 __vpr__unconn65 lut_rq_b[7]_input_0_3 lut_rq_b[7]_input_0_4 lut_rq_b[7]_output_0_0 
00010 1
01010 1
01001 1
01011 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12472[7]_output_0_0

.names lut_rq_b[3]_input_0_0 __vpr__unconn66 lut_rq_b[3]_input_0_2 __vpr__unconn67 lut_rq_b[3]_input_0_4 lut_rq_b[3]_output_0_0 
00100 1
10100 1
10001 1
10101 1

.names lut_rq_b[1]_input_0_0 __vpr__unconn68 __vpr__unconn69 lut_rq_b[1]_input_0_3 lut_rq_b[1]_input_0_4 lut_rq_b[1]_output_0_0 
10000 1
10010 1
00011 1
10011 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2267:execute$12473_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2267:execute$12473_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2267:execute$12473_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2267:execute$12473_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2267:execute$12473_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12472[6]_output_0_0

.names __vpr__unconn70 __vpr__unconn71 lut_rq_b[6]_input_0_2 lut_rq_b[6]_input_0_3 lut_rq_b[6]_input_0_4 lut_rq_b[6]_output_0_0 
00100 1
00110 1
00011 1
00111 1

.names __vpr__unconn72 lut_rq_a[1]_input_0_1 lut_rq_a[1]_input_0_2 __vpr__unconn73 lut_rq_a[1]_input_0_4 lut_rq_a[1]_output_0_0 
01100 1
00001 1
00101 1
01101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12479[7]_output_0_0

.names lut_rq_a[7]_input_0_0 lut_rq_a[7]_input_0_1 __vpr__unconn74 lut_rq_a[7]_input_0_3 __vpr__unconn75 lut_rq_a[7]_output_0_0 
10000 1
10010 1
01010 1
11010 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12479[6]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2267:execute$12480_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2267:execute$12480_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2267:execute$12480_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2267:execute$12480_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2267:execute$12480_output_0_0

.names __vpr__unconn76 lut_rq_a[5]_input_0_1 lut_rq_a[5]_input_0_2 __vpr__unconn77 lut_rq_a[5]_input_0_4 lut_rq_a[5]_output_0_0 
01100 1
00001 1
00101 1
01101 1

.names __vpr__unconn78 lut_rq_a[6]_input_0_1 lut_rq_a[6]_input_0_2 __vpr__unconn79 lut_rq_a[6]_input_0_4 lut_rq_a[6]_output_0_0 
01000 1
01100 1
00101 1
01101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12479[3]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12479[2]_output_0_0

.names __vpr__unconn80 lut_rq_a[2]_input_0_1 __vpr__unconn81 lut_rq_a[2]_input_0_3 lut_rq_a[2]_input_0_4 lut_rq_a[2]_output_0_0 
00010 1
01001 1
00011 1
01011 1

.names __vpr__unconn82 lut_rq_a[3]_input_0_1 lut_rq_a[3]_input_0_2 lut_rq_a[3]_input_0_3 __vpr__unconn83 lut_rq_a[3]_output_0_0 
00100 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12479[4]_output_0_0

.names __vpr__unconn84 __vpr__unconn85 lut_rq_a[4]_input_0_2 lut_rq_a[4]_input_0_3 lut_rq_a[4]_input_0_4 lut_rq_a[4]_output_0_0 
00110 1
00001 1
00011 1
00111 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12479[5]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12479[1]_output_0_0

.names __vpr__unconn86 lut_rq_a[0]_input_0_1 lut_rq_a[0]_input_0_2 lut_rq_a[0]_input_0_3 __vpr__unconn87 lut_rq_a[0]_output_0_0 
00100 1
01010 1
00110 1
01110 1

.names lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_input_0_0 __vpr__unconn88 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_input_0_2 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_input_0_3 __vpr__unconn89 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486_output_0_0 
00100 1

.names lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_input_0_0 __vpr__unconn90 __vpr__unconn91 lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_input_0_3 __vpr__unconn92 lut_$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 
00000 1
00010 1
10010 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12472[3]_output_0_0

.names __vpr__unconn93 __vpr__unconn94 __vpr__unconn95 __vpr__unconn96 __vpr__unconn97 lut_$true_output_0_0 
00000 1

.names __vpr__unconn98 __vpr__unconn99 lut_genblk1[0].dpram_8x4096_submodule.rce_a_input_0_2 lut_genblk1[0].dpram_8x4096_submodule.rce_a_input_0_3 __vpr__unconn100 lut_genblk1[0].dpram_8x4096_submodule.rce_a_output_0_0 
00100 1

.names __vpr__unconn101 __vpr__unconn102 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_input_0_2 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_input_0_3 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_input_0_4 lut_$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489_output_0_0 
00001 1

.names __vpr__unconn103 lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_input_0_1 __vpr__unconn104 lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_input_0_3 __vpr__unconn105 lut_$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y_output_0_0 
00000 1
00010 1
01010 1

.names lut_genblk1[0].dpram_8x4096_submodule.rce_b_input_0_0 __vpr__unconn106 __vpr__unconn107 lut_genblk1[0].dpram_8x4096_submodule.rce_b_input_0_3 __vpr__unconn108 lut_genblk1[0].dpram_8x4096_submodule.rce_b_output_0_0 
10000 1

.names __vpr__unconn109 __vpr__unconn110 __vpr__unconn111 __vpr__unconn112 __vpr__unconn113 lut_$undef_output_0_0 
----- 0

.names __vpr__unconn114 __vpr__unconn115 __vpr__unconn116 __vpr__unconn117 __vpr__unconn118 lut_$false_output_0_0 
----- 0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$12479[0]_output_0_0


.end
