{
  "module_name": "nv_type.h",
  "hash_id": "0ce72774321e0cf8d2f78d6a2765321e0ca765f592629c979c0829419bcdccd2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/nvidia/nv_type.h",
  "human_readable_source": " \n#ifndef __NV_TYPE_H__\n#define __NV_TYPE_H__\n\n#include <linux/fb.h>\n#include <linux/types.h>\n#include <linux/i2c.h>\n#include <linux/i2c-algo-bit.h>\n#include <video/vga.h>\n\n#define NV_ARCH_04  0x04\n#define NV_ARCH_10  0x10\n#define NV_ARCH_20  0x20\n#define NV_ARCH_30  0x30\n#define NV_ARCH_40  0x40\n\n#define BITMASK(t,b) (((unsigned)(1U << (((t)-(b)+1)))-1)  << (b))\n#define MASKEXPAND(mask) BITMASK(1?mask,0?mask)\n#define SetBF(mask,value) ((value) << (0?mask))\n#define GetBF(var,mask) (((unsigned)((var) & MASKEXPAND(mask))) >> (0?mask) )\n#define SetBitField(value,from,to) SetBF(to, GetBF(value,from))\n#define SetBit(n) (1<<(n))\n#define Set8Bits(value) ((value)&0xff)\n\n#define V_DBLSCAN  1\n\ntypedef struct {\n\tint bitsPerPixel;\n\tint depth;\n\tint displayWidth;\n\tint weight;\n} NVFBLayout;\n\n#define NUM_SEQ_REGS\t\t0x05\n#define NUM_CRT_REGS\t\t0x41\n#define NUM_GRC_REGS\t\t0x09\n#define NUM_ATC_REGS\t\t0x15\n\nstruct nvidia_par;\n\nstruct nvidia_i2c_chan {\n\tstruct nvidia_par *par;\n\tunsigned long ddc_base;\n\tstruct i2c_adapter adapter;\n\tstruct i2c_algo_bit_data algo;\n};\n\ntypedef struct _riva_hw_state {\n\tu8 attr[NUM_ATC_REGS];\n\tu8 crtc[NUM_CRT_REGS];\n\tu8 gra[NUM_GRC_REGS];\n\tu8 seq[NUM_SEQ_REGS];\n\tu8 misc_output;\n\tu32 bpp;\n\tu32 width;\n\tu32 height;\n\tu32 interlace;\n\tu32 repaint0;\n\tu32 repaint1;\n\tu32 screen;\n\tu32 scale;\n\tu32 dither;\n\tu32 extra;\n\tu32 fifo;\n\tu32 pixel;\n\tu32 horiz;\n\tu32 arbitration0;\n\tu32 arbitration1;\n\tu32 pll;\n\tu32 pllB;\n\tu32 vpll;\n\tu32 vpll2;\n\tu32 vpllB;\n\tu32 vpll2B;\n\tu32 pllsel;\n\tu32 general;\n\tu32 crtcOwner;\n\tu32 head;\n\tu32 head2;\n\tu32 config;\n\tu32 cursorConfig;\n\tu32 cursor0;\n\tu32 cursor1;\n\tu32 cursor2;\n\tu32 timingH;\n\tu32 timingV;\n\tu32 displayV;\n\tu32 crtcSync;\n\tu32 control;\n} RIVA_HW_STATE;\n\nstruct riva_regs {\n\tRIVA_HW_STATE ext;\n};\n\nstruct nvidia_par {\n\tRIVA_HW_STATE SavedReg;\n\tRIVA_HW_STATE ModeReg;\n\tRIVA_HW_STATE initial_state;\n\tRIVA_HW_STATE *CurrentState;\n\tstruct vgastate vgastate;\n\tu32 pseudo_palette[16];\n\tstruct pci_dev *pci_dev;\n\tu32 Architecture;\n\tu32 CursorStart;\n\tint Chipset;\n\tunsigned long FbAddress;\n\tu8 __iomem *FbStart;\n\tu32 FbMapSize;\n\tu32 FbUsableSize;\n\tu32 ScratchBufferSize;\n\tu32 ScratchBufferStart;\n\tint FpScale;\n\tu32 MinVClockFreqKHz;\n\tu32 MaxVClockFreqKHz;\n\tu32 CrystalFreqKHz;\n\tu32 RamAmountKBytes;\n\tu32 IOBase;\n\tNVFBLayout CurrentLayout;\n\tint cursor_reset;\n\tint lockup;\n\tint videoKey;\n\tint FlatPanel;\n\tint FPDither;\n\tint Television;\n\tint CRTCnumber;\n\tint alphaCursor;\n\tint twoHeads;\n\tint twoStagePLL;\n\tint fpScaler;\n\tint fpWidth;\n\tint fpHeight;\n\tint PanelTweak;\n\tint paneltweak;\n\tint LVDS;\n\tint pm_state;\n\tint reverse_i2c;\n\tu32 crtcSync_read;\n\tu32 fpSyncs;\n\tu32 dmaPut;\n\tu32 dmaCurrent;\n\tu32 dmaFree;\n\tu32 dmaMax;\n\tu32 __iomem *dmaBase;\n\tu32 currentRop;\n\tint WaitVSyncPossible;\n\tint BlendingPossible;\n\tu32 paletteEnabled;\n\tu32 forceCRTC;\n\tu32 open_count;\n\tu8 DDCBase;\n\tint wc_cookie;\n\tstruct nvidia_i2c_chan chan[3];\n\n\tvolatile u32 __iomem *REGS;\n\tvolatile u32 __iomem *PCRTC0;\n\tvolatile u32 __iomem *PCRTC;\n\tvolatile u32 __iomem *PRAMDAC0;\n\tvolatile u32 __iomem *PFB;\n\tvolatile u32 __iomem *PFIFO;\n\tvolatile u32 __iomem *PGRAPH;\n\tvolatile u32 __iomem *PEXTDEV;\n\tvolatile u32 __iomem *PTIMER;\n\tvolatile u32 __iomem *PMC;\n\tvolatile u32 __iomem *PRAMIN;\n\tvolatile u32 __iomem *FIFO;\n\tvolatile u32 __iomem *CURSOR;\n\tvolatile u8 __iomem *PCIO0;\n\tvolatile u8 __iomem *PCIO;\n\tvolatile u8 __iomem *PVIO;\n\tvolatile u8 __iomem *PDIO0;\n\tvolatile u8 __iomem *PDIO;\n\tvolatile u32 __iomem *PRAMDAC;\n};\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}