#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5cc053019a60 .scope module, "DatapthUnit_tb" "DatapthUnit_tb" 2 3;
 .timescale -9 -12;
v0x5cc05306f120_0 .var "clk", 0 0;
v0x5cc05306f1c0_0 .var "rst", 0 0;
S_0x5cc053019bf0 .scope module, "Datapath_Unit_u" "Datapath_Unit" 2 8, 3 9 0, S_0x5cc053019a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x5cc05306f500 .functor AND 1, v0x5cc05306c8d0_0, v0x5cc053069d50_0, C4<1>, C4<1>;
v0x5cc05306dce0_0 .net "ACC_data", 7 0, v0x5cc053009bc0_0;  1 drivers
v0x5cc05306ddc0_0 .net "ALUToACC", 0 0, v0x5cc05306bf20_0;  1 drivers
v0x5cc05306ded0_0 .net "ALU_Op", 1 0, v0x5cc05306c000_0;  1 drivers
v0x5cc05306dfc0_0 .net "PC_actve", 0 0, v0x5cc05306c0c0_0;  1 drivers
v0x5cc05306e0b0_0 .net "PC_addr", 0 0, v0x5cc05306c1c0_0;  1 drivers
o0x7f5a70091eb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cc05306e1f0_0 name=_ivl_0
v0x5cc05306e2b0_0 .net "address_in", 4 0, v0x5cc05306a460_0;  1 drivers
v0x5cc05306e3c0_0 .net "address_out", 4 0, v0x5cc05306b220_0;  1 drivers
v0x5cc05306e510_0 .net "clk", 0 0, v0x5cc05306f120_0;  1 drivers
RS_0x7f5a70091348 .resolv tri, L_0x5cc05306f370, L_0x5cc05306f460;
v0x5cc05306e640_0 .net8 "data", 7 0, RS_0x7f5a70091348;  2 drivers
v0x5cc05306e790_0 .net "dataToACC", 7 0, v0x5cc05306d210_0;  1 drivers
v0x5cc05306e850_0 .net "data_address", 4 0, v0x5cc05306aaf0_0;  1 drivers
v0x5cc05306e910_0 .net "data_out", 7 0, v0x5cc053069e10_0;  1 drivers
v0x5cc05306e9d0_0 .net "instruction_address", 4 0, v0x5cc053069590_0;  1 drivers
v0x5cc05306eae0_0 .net "isZero", 0 0, v0x5cc053069d50_0;  1 drivers
v0x5cc05306eb80_0 .net "opcode", 2 0, v0x5cc05306ae70_0;  1 drivers
v0x5cc05306ec70_0 .net "regWrite", 0 0, v0x5cc05306c800_0;  1 drivers
v0x5cc05306ed60_0 .net "rst", 0 0, v0x5cc05306f1c0_0;  1 drivers
v0x5cc05306ee00_0 .net "skip", 0 0, v0x5cc05306c8d0_0;  1 drivers
v0x5cc05306eea0_0 .net "skip_signal", 0 0, L_0x5cc05306f500;  1 drivers
v0x5cc05306ef40_0 .net "stop", 0 0, v0x5cc05306c970_0;  1 drivers
v0x5cc05306f030_0 .net "write_en", 0 0, v0x5cc05306ca40_0;  1 drivers
L_0x5cc05306f460 .functor MUXZ 8, o0x7f5a70091eb8, v0x5cc053009bc0_0, v0x5cc05306ca40_0, C4<>;
S_0x5cc053034d50 .scope module, "ACC_u" "ACC" 3 54, 4 1 0, S_0x5cc053019bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x5cc053007790_0 .net "clk", 0 0, v0x5cc05306f120_0;  alias, 1 drivers
v0x5cc053048110_0 .net "in", 7 0, v0x5cc05306d210_0;  alias, 1 drivers
v0x5cc053009bc0_0 .var "out", 7 0;
v0x5cc053007ba0_0 .net "regWrite", 0 0, v0x5cc05306c800_0;  alias, 1 drivers
E_0x5cc053016180 .event posedge, v0x5cc053007790_0;
S_0x5cc053069310 .scope module, "ADD_Mux_u" "ADD_Mux" 3 83, 5 24 0, S_0x5cc053019bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "skip_signal";
    .port_info 1 /INPUT 1 "nonAdd";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /OUTPUT 5 "next_address";
v0x5cc0530064d0_0 .net "address", 4 0, v0x5cc05306b220_0;  alias, 1 drivers
v0x5cc053069590_0 .var "next_address", 4 0;
o0x7f5a700911f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5cc053069670_0 .net "nonAdd", 0 0, o0x7f5a700911f8;  0 drivers
v0x5cc053069710_0 .net "skip_signal", 0 0, L_0x5cc05306f500;  alias, 1 drivers
E_0x5cc0530158f0 .event anyedge, v0x5cc053069670_0, v0x5cc0530064d0_0, v0x5cc053069710_0;
S_0x5cc053069850 .scope module, "ALU_u" "ALU" 3 99, 6 1 0, S_0x5cc053019bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 1 "isZero";
    .port_info 4 /OUTPUT 8 "out";
v0x5cc053069a90_0 .net "ALU_Op", 1 0, v0x5cc05306c000_0;  alias, 1 drivers
v0x5cc053069b90_0 .net "inA", 7 0, v0x5cc053009bc0_0;  alias, 1 drivers
v0x5cc053069c80_0 .net8 "inB", 7 0, RS_0x7f5a70091348;  alias, 2 drivers
v0x5cc053069d50_0 .var "isZero", 0 0;
v0x5cc053069e10_0 .var "out", 7 0;
E_0x5cc052ff94d0 .event anyedge, v0x5cc053069a90_0, v0x5cc053009bc0_0, v0x5cc053069c80_0, v0x5cc053069e10_0;
S_0x5cc053069fe0 .scope module, "AddressMux_u" "AddressMux" 3 90, 7 1 0, S_0x5cc053019bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PC_addr";
    .port_info 1 /INPUT 1 "PC_actve";
    .port_info 2 /INPUT 5 "instruction_address";
    .port_info 3 /INPUT 5 "data_address";
    .port_info 4 /INPUT 5 "stayed_address";
    .port_info 5 /OUTPUT 5 "address";
v0x5cc05306a2c0_0 .net "PC_actve", 0 0, v0x5cc05306c0c0_0;  alias, 1 drivers
v0x5cc05306a3a0_0 .net "PC_addr", 0 0, v0x5cc05306c1c0_0;  alias, 1 drivers
v0x5cc05306a460_0 .var "address", 4 0;
v0x5cc05306a520_0 .net "data_address", 4 0, v0x5cc05306aaf0_0;  alias, 1 drivers
v0x5cc05306a600_0 .net "instruction_address", 4 0, v0x5cc053069590_0;  alias, 1 drivers
v0x5cc05306a710_0 .net "stayed_address", 4 0, v0x5cc05306b220_0;  alias, 1 drivers
E_0x5cc05304e430/0 .event anyedge, v0x5cc05306a3a0_0, v0x5cc05306a2c0_0, v0x5cc0530064d0_0, v0x5cc05306a520_0;
E_0x5cc05304e430/1 .event anyedge, v0x5cc053069590_0, v0x5cc05306a460_0;
E_0x5cc05304e430 .event/or E_0x5cc05304e430/0, E_0x5cc05304e430/1;
S_0x5cc05306a8c0 .scope module, "IR_u" "instructionRegister" 3 47, 8 1 0, S_0x5cc053019bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /OUTPUT 3 "opcode";
    .port_info 3 /OUTPUT 5 "address";
v0x5cc05306aaf0_0 .var "address", 4 0;
v0x5cc05306ac00_0 .net "clk", 0 0, v0x5cc05306f120_0;  alias, 1 drivers
v0x5cc05306acd0_0 .var "counter", 2 0;
v0x5cc05306ada0_0 .net8 "data", 7 0, RS_0x7f5a70091348;  alias, 2 drivers
v0x5cc05306ae70_0 .var "opcode", 2 0;
S_0x5cc05306b000 .scope module, "PC_u" "PC" 3 76, 5 1 0, S_0x5cc053019bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stop";
    .port_info 3 /INPUT 5 "loaded_address";
    .port_info 4 /OUTPUT 5 "address";
v0x5cc05306b220_0 .var "address", 4 0;
v0x5cc05306b350_0 .net "clk", 0 0, v0x5cc05306f120_0;  alias, 1 drivers
v0x5cc05306b460_0 .net "loaded_address", 4 0, v0x5cc05306a460_0;  alias, 1 drivers
v0x5cc05306b500_0 .net "rst", 0 0, v0x5cc05306f1c0_0;  alias, 1 drivers
v0x5cc05306b5a0_0 .net "stop", 0 0, v0x5cc05306c970_0;  alias, 1 drivers
E_0x5cc05304dd30 .event posedge, v0x5cc05306b500_0, v0x5cc053007790_0;
S_0x5cc05306b730 .scope module, "controller_u" "controller" 3 62, 9 1 0, S_0x5cc053019bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /OUTPUT 1 "nonAdd";
    .port_info 3 /OUTPUT 1 "stop";
    .port_info 4 /OUTPUT 1 "write_en";
    .port_info 5 /OUTPUT 1 "skip";
    .port_info 6 /OUTPUT 1 "regWrite";
    .port_info 7 /OUTPUT 1 "ALUToACC";
    .port_info 8 /OUTPUT 1 "PC_addr";
    .port_info 9 /OUTPUT 1 "PC_actve";
    .port_info 10 /OUTPUT 2 "ALU_Op";
P_0x5cc05306b910 .param/l "ADD" 1 9 23, C4<010>;
P_0x5cc05306b950 .param/l "AND" 1 9 24, C4<011>;
P_0x5cc05306b990 .param/l "HLT" 1 9 21, C4<000>;
P_0x5cc05306b9d0 .param/l "JMP" 1 9 28, C4<111>;
P_0x5cc05306ba10 .param/l "LDA" 1 9 26, C4<101>;
P_0x5cc05306ba50 .param/l "SKZ" 1 9 22, C4<001>;
P_0x5cc05306ba90 .param/l "STO" 1 9 27, C4<110>;
P_0x5cc05306bad0 .param/l "XOR" 1 9 25, C4<100>;
v0x5cc05306bf20_0 .var "ALUToACC", 0 0;
v0x5cc05306c000_0 .var "ALU_Op", 1 0;
v0x5cc05306c0c0_0 .var "PC_actve", 0 0;
v0x5cc05306c1c0_0 .var "PC_addr", 0 0;
v0x5cc05306c290_0 .net "clk", 0 0, v0x5cc05306f120_0;  alias, 1 drivers
v0x5cc05306c380_0 .var "counter", 2 0;
v0x5cc05306c420_0 .var "counter1", 1 0;
v0x5cc05306c4c0_0 .var "counter2", 1 0;
v0x5cc05306c5a0_0 .var "counter3", 1 0;
v0x5cc05306c680_0 .var "nonAdd", 0 0;
v0x5cc05306c740_0 .net "opcode", 2 0, v0x5cc05306ae70_0;  alias, 1 drivers
v0x5cc05306c800_0 .var "regWrite", 0 0;
v0x5cc05306c8d0_0 .var "skip", 0 0;
v0x5cc05306c970_0 .var "stop", 0 0;
v0x5cc05306ca40_0 .var "write_en", 0 0;
E_0x5cc05306bec0 .event negedge, v0x5cc053007790_0;
S_0x5cc05306cc80 .scope module, "dataMux_u" "dataMux" 3 111, 3 121 0, S_0x5cc053019bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_data";
    .port_info 1 /INPUT 8 "MEM_data";
    .port_info 2 /INPUT 1 "ALUToACC";
    .port_info 3 /OUTPUT 8 "data_out";
v0x5cc05306cf30_0 .net "ALUToACC", 0 0, v0x5cc05306bf20_0;  alias, 1 drivers
v0x5cc05306d020_0 .net "ALU_data", 7 0, v0x5cc053069e10_0;  alias, 1 drivers
v0x5cc05306d0f0_0 .net8 "MEM_data", 7 0, RS_0x7f5a70091348;  alias, 2 drivers
v0x5cc05306d210_0 .var "data_out", 7 0;
E_0x5cc05306ceb0 .event anyedge, v0x5cc05306bf20_0, v0x5cc053069e10_0, v0x5cc053069c80_0;
S_0x5cc05306d340 .scope module, "memory_u" "memory" 3 39, 10 1 0, S_0x5cc053019bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /INOUT 8 "data";
v0x5cc05306d590_0 .net *"_ivl_1", 0 0, L_0x5cc05306f2d0;  1 drivers
o0x7f5a70091d98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cc05306d670_0 name=_ivl_2
v0x5cc05306d750_0 .net "address", 4 0, v0x5cc05306b220_0;  alias, 1 drivers
v0x5cc05306d820_0 .net "clk", 0 0, v0x5cc05306f120_0;  alias, 1 drivers
v0x5cc05306d950_0 .net8 "data", 7 0, RS_0x7f5a70091348;  alias, 2 drivers
v0x5cc05306da10_0 .var "data_out", 7 0;
v0x5cc05306daf0 .array "mem", 0 31, 7 0;
v0x5cc05306dbb0_0 .net "write_en", 0 0, v0x5cc05306ca40_0;  alias, 1 drivers
L_0x5cc05306f2d0 .reduce/nor v0x5cc05306ca40_0;
L_0x5cc05306f370 .functor MUXZ 8, o0x7f5a70091d98, v0x5cc05306da10_0, L_0x5cc05306f2d0, C4<>;
    .scope S_0x5cc05306d340;
T_0 ;
    %vpi_call 10 11 "$readmemb", "./data.mem", v0x5cc05306daf0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5cc05306d340;
T_1 ;
    %wait E_0x5cc053016180;
    %load/vec4 v0x5cc05306dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5cc05306d950_0;
    %load/vec4 v0x5cc05306d750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cc05306daf0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5cc05306d750_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5cc05306daf0, 4;
    %store/vec4 v0x5cc05306da10_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5cc05306a8c0;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc05306acd0_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0x5cc05306a8c0;
T_3 ;
    %wait E_0x5cc053016180;
    %load/vec4 v0x5cc05306acd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5cc05306ada0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x5cc05306ae70_0, 0;
    %load/vec4 v0x5cc05306ada0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5cc05306aaf0_0, 0;
    %load/vec4 v0x5cc05306ada0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5cc05306acd0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5cc05306acd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5cc053034d50;
T_4 ;
    %wait E_0x5cc053016180;
    %load/vec4 v0x5cc053007ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5cc053048110_0;
    %assign/vec4 v0x5cc053009bc0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5cc05306b730;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c4c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c5a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cc05306c380_0, 0;
    %end;
    .thread T_5;
    .scope S_0x5cc05306b730;
T_6 ;
    %wait E_0x5cc053016180;
    %load/vec4 v0x5cc05306c380_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5cc05306c740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c4c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c5a0_0, 0;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306ca40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c4c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5cc05306c5a0_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c0c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5cc05306c000_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5cc05306c420_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5cc05306c4c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5cc05306c5a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5cc05306c380_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c0c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5cc05306c000_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5cc05306c420_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5cc05306c4c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5cc05306c5a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5cc05306c380_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c0c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5cc05306c000_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5cc05306c420_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5cc05306c4c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5cc05306c5a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5cc05306c380_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c000_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5cc05306c420_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5cc05306c4c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5cc05306c5a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5cc05306c380_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c0c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5cc05306c000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c420_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5cc05306c4c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5cc05306c5a0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306c800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc05306bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cc05306c0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cc05306c420_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5cc05306c4c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5cc05306c5a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5cc05306c380_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5cc05306c380_0;
    %subi 1, 0, 3;
    %store/vec4 v0x5cc05306c380_0, 0, 3;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5cc05306b730;
T_7 ;
    %wait E_0x5cc05306bec0;
    %load/vec4 v0x5cc05306c420_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc05306c800_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5cc05306c420_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5cc05306c420_0, 0, 2;
T_7.1 ;
    %load/vec4 v0x5cc05306c4c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc05306c1c0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5cc05306c4c0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5cc05306c4c0_0, 0, 2;
T_7.3 ;
    %load/vec4 v0x5cc05306c5a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc05306c0c0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5cc05306c5a0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5cc05306c5a0_0, 0, 2;
T_7.5 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5cc05306b000;
T_8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5cc05306b220_0, 0, 5;
    %end;
    .thread T_8;
    .scope S_0x5cc05306b000;
T_9 ;
    %wait E_0x5cc05304dd30;
    %load/vec4 v0x5cc05306b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5cc05306b220_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5cc05306b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0x5cc05306b220_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5cc05306b460_0;
    %assign/vec4 v0x5cc05306b220_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5cc053069310;
T_10 ;
    %wait E_0x5cc0530158f0;
    %load/vec4 v0x5cc053069670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5cc0530064d0_0;
    %store/vec4 v0x5cc053069590_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5cc053069710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5cc0530064d0_0;
    %addi 2, 0, 5;
    %store/vec4 v0x5cc053069590_0, 0, 5;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5cc0530064d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5cc053069590_0, 0, 5;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5cc053069fe0;
T_11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5cc05306a460_0, 0;
    %end;
    .thread T_11;
    .scope S_0x5cc053069fe0;
T_12 ;
    %wait E_0x5cc05304e430;
    %load/vec4 v0x5cc05306a3a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.2, 4;
    %load/vec4 v0x5cc05306a2c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5cc05306a710_0;
    %store/vec4 v0x5cc05306a460_0, 0, 5;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5cc05306a3a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.5, 4;
    %load/vec4 v0x5cc05306a2c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.3, 8;
    %load/vec4 v0x5cc05306a520_0;
    %assign/vec4 v0x5cc05306a460_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x5cc05306a3a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.8, 4;
    %load/vec4 v0x5cc05306a2c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x5cc05306a600_0;
    %assign/vec4 v0x5cc05306a460_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x5cc05306a460_0;
    %assign/vec4 v0x5cc05306a460_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5cc053069850;
T_13 ;
    %wait E_0x5cc052ff94d0;
    %load/vec4 v0x5cc053069a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5cc053069e10_0, 0, 8;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5cc053069b90_0;
    %load/vec4 v0x5cc053069c80_0;
    %add;
    %store/vec4 v0x5cc053069e10_0, 0, 8;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5cc053069b90_0;
    %load/vec4 v0x5cc053069c80_0;
    %and;
    %store/vec4 v0x5cc053069e10_0, 0, 8;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x5cc053069b90_0;
    %load/vec4 v0x5cc053069c80_0;
    %xor;
    %store/vec4 v0x5cc053069e10_0, 0, 8;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5cc053069e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.6, 8;
T_13.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.6, 8;
 ; End of false expr.
    %blend;
T_13.6;
    %pad/s 1;
    %store/vec4 v0x5cc053069d50_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5cc05306cc80;
T_14 ;
    %wait E_0x5cc05306ceb0;
    %load/vec4 v0x5cc05306cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5cc05306d020_0;
    %store/vec4 v0x5cc05306d210_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5cc05306d0f0_0;
    %store/vec4 v0x5cc05306d210_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5cc053019a60;
T_15 ;
    %vpi_call 2 14 "$dumpfile", "Datapath_Unit.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5cc053019a60 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5cc053019a60;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc05306f120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc05306f1c0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5cc053019a60;
T_17 ;
    %delay 25000, 0;
    %load/vec4 v0x5cc05306f120_0;
    %inv;
    %store/vec4 v0x5cc05306f120_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "./ACC.v";
    "./programCounter.v";
    "./ALU.v";
    "./AddressMux.v";
    "./IR.v";
    "./controller.v";
    "./memory.v";
