INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/SSD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD
INFO: [VRFC 10-2458] undeclared symbol SSDstate_adddr_valid, assumed default net type wire [/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/SSD.v:42]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/SSD.v:54]
INFO: [VRFC 10-311] analyzing module seg7_display
INFO: [VRFC 10-311] analyzing module seg7_display_number
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-311] analyzing module vga_font
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder_32
INFO: [VRFC 10-311] analyzing module adder_16
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module CLU
INFO: [VRFC 10-311] analyzing module barrel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module ps2_keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/low_freq_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module low_freq_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/read_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/rv32ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/CPU/seg_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/serial_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/serial_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/imports/uart_debug/uart_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/write_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2458] undeclared symbol kbddbg, assumed default net type wire [/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/Top_Module.v:85]
INFO: [VRFC 10-2458] undeclared symbol rdclk, assumed default net type wire [/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sources_1/new/Top_Module.v:120]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/LED_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/VGA_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/keyboard_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_test
INFO: [VRFC 10-311] analyzing module ps2_keyboard_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemTest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/testdmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testdmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/testmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/imports/CPUtest/testbench_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/timer_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_test
INFO: [VRFC 10-2458] undeclared symbol rdclk, assumed default net type wire [/home/user/DLCO/lab12/Computer_System/Computer_System.srcs/sim_1/new/timer_test.v:30]
