Classic Timing Analyzer report for lock
Tue Feb 14 09:57:38 2023
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.040 ns    ; in[0] ; disp[5] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 8.040 ns        ; in[0] ; disp[5] ;
; N/A   ; None              ; 8.037 ns        ; in[0] ; disp[4] ;
; N/A   ; None              ; 8.033 ns        ; in[0] ; disp[6] ;
; N/A   ; None              ; 8.015 ns        ; in[0] ; disp[2] ;
; N/A   ; None              ; 8.013 ns        ; in[0] ; disp[3] ;
; N/A   ; None              ; 7.674 ns        ; in[0] ; disp[1] ;
; N/A   ; None              ; 7.646 ns        ; in[0] ; disp[0] ;
; N/A   ; None              ; 7.511 ns        ; in[3] ; disp[5] ;
; N/A   ; None              ; 7.509 ns        ; in[3] ; disp[4] ;
; N/A   ; None              ; 7.504 ns        ; in[3] ; disp[6] ;
; N/A   ; None              ; 7.489 ns        ; in[3] ; disp[3] ;
; N/A   ; None              ; 7.481 ns        ; in[3] ; disp[2] ;
; N/A   ; None              ; 7.464 ns        ; in[1] ; disp[5] ;
; N/A   ; None              ; 7.462 ns        ; in[1] ; disp[4] ;
; N/A   ; None              ; 7.457 ns        ; in[1] ; disp[6] ;
; N/A   ; None              ; 7.441 ns        ; in[1] ; disp[2] ;
; N/A   ; None              ; 7.439 ns        ; in[1] ; disp[3] ;
; N/A   ; None              ; 7.377 ns        ; in[2] ; disp[5] ;
; N/A   ; None              ; 7.375 ns        ; in[2] ; disp[4] ;
; N/A   ; None              ; 7.370 ns        ; in[2] ; disp[6] ;
; N/A   ; None              ; 7.354 ns        ; in[2] ; disp[3] ;
; N/A   ; None              ; 7.348 ns        ; in[2] ; disp[2] ;
; N/A   ; None              ; 7.141 ns        ; in[3] ; disp[1] ;
; N/A   ; None              ; 7.108 ns        ; in[3] ; disp[0] ;
; N/A   ; None              ; 7.101 ns        ; in[1] ; disp[1] ;
; N/A   ; None              ; 7.072 ns        ; in[1] ; disp[0] ;
; N/A   ; None              ; 7.008 ns        ; in[2] ; disp[1] ;
; N/A   ; None              ; 6.975 ns        ; in[2] ; disp[0] ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Feb 14 09:57:38 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lock -c lock --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Info: Longest tpd from source pin "in[0]" to destination pin "disp[5]" is 8.040 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 7; PIN Node = 'in[0]'
    Info: 2: + IC(2.742 ns) + CELL(0.545 ns) = 4.313 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 1; COMB Node = 'bcd_to_dis:inst|WideOr5~0'
    Info: 3: + IC(0.877 ns) + CELL(2.850 ns) = 8.040 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'disp[5]'
    Info: Total cell delay = 4.421 ns ( 54.99 % )
    Info: Total interconnect delay = 3.619 ns ( 45.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Tue Feb 14 09:57:38 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


