#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec 13 11:52:00 2024
# Process ID: 11408
# Current directory: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6156 C:\Users\theox\Desktop\project_8_1.xpr\project_8_1.xpr\project_8\project_8.xpr
# Log file: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/vivado.log
# Journal file: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8\vivado.jou
# Running On: beeeebopppp, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 17011 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/karans4/Desktop/project_8_1.xpr/project_8' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/theox/Desktop/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0', nor could it be found using path 'C:/Users/karans4/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/theox/Desktop/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'hdmi_tx_0' is locked:
* IP definition 'hdmi_tx (1.0)' for IP 'hdmi_tx_0' (customized with software release 2022.2) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.090 ; gain = 379.152
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs synth_1 -jobs 8
[Fri Dec 13 12:16:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Dec 13 12:20:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/theox/Desktop/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0 C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/hdmi_tx_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/theox/Desktop/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/hdmi_tx_1.0'.
report_ip_status -name ip_status 
upgrade_ip -srcset hdmi_tx_0 -vlnv realdigital.org:realdigital:hdmi_tx:1.0 [get_ips  hdmi_tx_0] -log ip_upgrade.log
Upgrading 'hdmi_tx_0'
INFO: [Project 1-386] Moving file 'C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci' from fileset 'hdmi_tx_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded hdmi_tx_0 (HDMI/DVI Encoder 1.0) from revision 4 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_tx_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips hdmi_tx_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property -dict [list \
  CONFIG.CLKIN2_JITTER_PS {171.87000000000003} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {169.500} \
  CONFIG.CLKOUT1_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {21.47727} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {163.632} \
  CONFIG.CLKOUT2_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {116.571} \
  CONFIG.CLKOUT3_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {164.486} \
  CONFIG.CLKOUT4_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {11.250} \
  CONFIG.MMCM_CLKIN2_PERIOD {17.187} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {52.375} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {45} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {9} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {46} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SECONDARY_IN_FREQ {58.182} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
] [get_ips clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'SECONDARY_IN_FREQ' from '100.000' to '58.182' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '17.187' has been ignored for IP 'clk_wiz_0'
set_property generate_synth_checkpoint true [get_files  C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Fri Dec 13 16:22:51 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_tx_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hdmi_tx_0
[Fri Dec 13 16:33:23 2024] Launched hdmi_tx_0_synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/hdmi_tx_0_synth_1/runme.log
[Fri Dec 13 16:33:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
set_property  ip_repo_paths  c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/hdmi_tx_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/hdmi_tx_1.0'.
set_property -dict [list \
  CONFIG.C_BLUE_WIDTH {4} \
  CONFIG.C_GREEN_WIDTH {4} \
  CONFIG.C_RED_WIDTH {4} \
] [get_ips hdmi_tx_0]
generate_target all [get_files  C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_tx_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_tx_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_tx_0'...
catch { config_ip_cache -export [get_ips -all hdmi_tx_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hdmi_tx_0
export_ip_user_files -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci] -no_script -sync -force -quiet
reset_run hdmi_tx_0_synth_1
launch_runs hdmi_tx_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hdmi_tx_0
[Fri Dec 13 16:37:01 2024] Launched hdmi_tx_0_synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/hdmi_tx_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci] -directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs impl_1 -jobs 8
[Fri Dec 13 16:37:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
[Fri Dec 13 16:37:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs impl_1 -jobs 8
[Fri Dec 13 16:50:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
[Fri Dec 13 16:50:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 13 17:04:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
[Fri Dec 13 17:04:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230158A
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.2 -module_name mig_7series_0
set_property -dict [list \
  CONFIG.ARESETN.INSERT_VIP {0} \
  CONFIG.BOARD_MIG_PARAM {Custom} \
  CONFIG.C0_ARESETN.INSERT_VIP {0} \
  CONFIG.C0_CLOCK.INSERT_VIP {0} \
  CONFIG.C0_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C0_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C0_RESET.INSERT_VIP {0} \
  CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C0_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C1_ARESETN.INSERT_VIP {0} \
  CONFIG.C1_CLOCK.INSERT_VIP {0} \
  CONFIG.C1_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C1_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C1_RESET.INSERT_VIP {0} \
  CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C1_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C2_ARESETN.INSERT_VIP {0} \
  CONFIG.C2_CLOCK.INSERT_VIP {0} \
  CONFIG.C2_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C2_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C2_RESET.INSERT_VIP {0} \
  CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C2_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C3_ARESETN.INSERT_VIP {0} \
  CONFIG.C3_CLOCK.INSERT_VIP {0} \
  CONFIG.C3_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C3_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C3_RESET.INSERT_VIP {0} \
  CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C3_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C4_ARESETN.INSERT_VIP {0} \
  CONFIG.C4_CLOCK.INSERT_VIP {0} \
  CONFIG.C4_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C4_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C4_RESET.INSERT_VIP {0} \
  CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C4_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C5_ARESETN.INSERT_VIP {0} \
  CONFIG.C5_CLOCK.INSERT_VIP {0} \
  CONFIG.C5_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C5_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C5_RESET.INSERT_VIP {0} \
  CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C5_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C6_ARESETN.INSERT_VIP {0} \
  CONFIG.C6_CLOCK.INSERT_VIP {0} \
  CONFIG.C6_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C6_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C6_RESET.INSERT_VIP {0} \
  CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C6_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C7_ARESETN.INSERT_VIP {0} \
  CONFIG.C7_CLOCK.INSERT_VIP {0} \
  CONFIG.C7_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C7_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C7_RESET.INSERT_VIP {0} \
  CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C7_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.CLK_REF_I.INSERT_VIP {0} \
  CONFIG.CLOCK.INSERT_VIP {0} \
  CONFIG.DDR2_RESET.INSERT_VIP {0} \
  CONFIG.DDR3_RESET.INSERT_VIP {0} \
  CONFIG.LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.MIG_DONT_TOUCH_PARAM {Custom} \
  CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.RESET.INSERT_VIP {0} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.RLDII_RESET.INSERT_VIP {0} \
  CONFIG.S0_AXI.INSERT_VIP {0} \
  CONFIG.S0_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S1_AXI.INSERT_VIP {0} \
  CONFIG.S1_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S2_AXI.INSERT_VIP {0} \
  CONFIG.S2_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S3_AXI.INSERT_VIP {0} \
  CONFIG.S3_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S4_AXI.INSERT_VIP {0} \
  CONFIG.S4_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S5_AXI.INSERT_VIP {0} \
  CONFIG.S5_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S6_AXI.INSERT_VIP {0} \
  CONFIG.S6_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S7_AXI.INSERT_VIP {0} \
  CONFIG.S7_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.SYSTEM_RESET.INSERT_VIP {0} \
  CONFIG.SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.XML_INPUT_FILE {mig_a.prj} \
] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
generate_target all [get_files  c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_7series_0'...
generate_target: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4093.164 ; gain = 245.348
export_ip_user_files -of_objects [get_files c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
launch_runs mig_7series_0_synth_1 -jobs 8
[Fri Dec 13 17:17:43 2024] Launched mig_7series_0_synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/mig_7series_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.C_BLUE_WIDTH {8} \
  CONFIG.C_GREEN_WIDTH {8} \
  CONFIG.C_RED_WIDTH {8} \
] [get_ips hdmi_tx_0]
add_files -norecurse -scan_for_includes {C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/hex_driver.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/SDCard.vhd C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/Common.vhd C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/rtl_ddr3_top.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/ram_reader.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/sdcard_init.sv}
import_files -norecurse {C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/hex_driver.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/SDCard.vhd C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/Common.vhd C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/rtl_ddr3_top.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/ram_reader.sv C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/sdcard_init.sv}
close [ open C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/new/ddr3_helper.sv w ]
add_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/new/ddr3_helper.sv
reset_run hdmi_tx_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_tx_0'...
[Fri Dec 13 18:50:20 2024] Launched hdmi_tx_0_synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/hdmi_tx_0_synth_1/runme.log
[Fri Dec 13 18:50:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Dec 13 18:54:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs impl_1 -jobs 8
[Fri Dec 13 19:02:38 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
[Fri Dec 13 19:02:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs impl_1 -jobs 8
[Fri Dec 13 19:07:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
[Fri Dec 13 19:07:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 13 19:16:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
[Fri Dec 13 19:16:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/urbana_ddr3.xdc
import_files -fileset constrs_1 C:/Users/theox/Desktop/SNES_mem/rtl_ddr3_src/urbana_ddr3.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs impl_1 -jobs 8
[Fri Dec 13 19:27:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
[Fri Dec 13 19:27:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 13 19:31:52 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 4550.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.498 . Memory (MB): peak = 5160.875 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.498 . Memory (MB): peak = 5160.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5160.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 74 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 5319.148 ; gain = 989.121
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs impl_1 -jobs 8
[Fri Dec 13 19:36:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
[Fri Dec 13 19:36:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 13 19:41:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230158A
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs synth_1 -jobs 8
[Fri Dec 13 19:59:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Dec 13 20:02:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Dec 13 20:05:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 13 20:06:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {269.768} \
  CONFIG.CLKOUT1_PHASE_ERROR {203.151} \
  CONFIG.CLKOUT2_JITTER {258.327} \
  CONFIG.CLKOUT2_PHASE_ERROR {203.151} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25.125} \
  CONFIG.CLKOUT3_JITTER {180.842} \
  CONFIG.CLKOUT3_PHASE_ERROR {203.151} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {125.650} \
  CONFIG.CLKOUT4_JITTER {260.067} \
  CONFIG.CLKOUT4_PHASE_ERROR {203.151} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {30.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {46.750} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {40} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {41} \
  CONFIG.MMCM_DIVCLK_DIVIDE {3} \
] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Fri Dec 13 20:10:16 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Dec 13 20:10:25 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/clk_wiz_0_synth_1/runme.log
[Fri Dec 13 20:10:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/emu.dcp
launch_runs impl_1 -jobs 8
[Fri Dec 13 20:15:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/synth_1/runme.log
[Fri Dec 13 20:15:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 13 20:23:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230158A
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/project_8_1.xpr/project_8_1.xpr/project_8/project_8.runs/impl_1/emu.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 20:24:55 2024...
