Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri May 08 15:35:01 2020
| Host         : DESKTOP-LL9PO6N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_control_sets_placed.rpt
| Design       : wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              75 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            7 |
| Yes          | No                    | Yes                    |              11 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------------+------------------+------------------+----------------+
|  refresh_reg_n_0     |                            | reset_IBUF       |                1 |              3 |
|  led_OBUF            | innerclk/hour[4]_i_1_n_0   | reset_IBUF       |                2 |              5 |
|  led_OBUF            |                            | reset_IBUF       |                3 |              6 |
|  led_OBUF            | innerclk/minute[5]_i_1_n_0 | reset_IBUF       |                2 |              6 |
|  refresh_reg_n_0     | C[6]_i_1_n_0               |                  |                7 |              7 |
|  CLK100MHZ_IBUF_BUFG |                            | reset_IBUF       |               23 |             66 |
+----------------------+----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 5      |                     1 |
| 6      |                     2 |
| 7      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


