\doxysection{DBG\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_b_g___type_def}{}\label{struct_d_b_g___type_def}\index{DBG\_TypeDef@{DBG\_TypeDef}}


Debug MCU.  




{\ttfamily \#include $<$stm32g030xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g___type_def_a2089cf326ba112b24ab3d49e481ade19}{APBFZ1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g___type_def_a92d1ff22a51d7e9f0753b46ffb8c892c}{APBFZ2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Debug MCU. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_d_b_g___type_def_a2089cf326ba112b24ab3d49e481ade19}\label{struct_d_b_g___type_def_a2089cf326ba112b24ab3d49e481ade19} 
\index{DBG\_TypeDef@{DBG\_TypeDef}!APBFZ1@{APBFZ1}}
\index{APBFZ1@{APBFZ1}!DBG\_TypeDef@{DBG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APBFZ1}{APBFZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APBFZ1}

Debug APB freeze register 1, Address offset\+: 0x08 \Hypertarget{struct_d_b_g___type_def_a92d1ff22a51d7e9f0753b46ffb8c892c}\label{struct_d_b_g___type_def_a92d1ff22a51d7e9f0753b46ffb8c892c} 
\index{DBG\_TypeDef@{DBG\_TypeDef}!APBFZ2@{APBFZ2}}
\index{APBFZ2@{APBFZ2}!DBG\_TypeDef@{DBG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APBFZ2}{APBFZ2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APBFZ2}

Debug APB freeze register 2, Address offset\+: 0x0C \Hypertarget{struct_d_b_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_b_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{DBG\_TypeDef@{DBG\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DBG\_TypeDef@{DBG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Debug configuration register, Address offset\+: 0x04 \Hypertarget{struct_d_b_g___type_def_a24df28d0e440321b21f6f07b3bb93dea}\label{struct_d_b_g___type_def_a24df28d0e440321b21f6f07b3bb93dea} 
\index{DBG\_TypeDef@{DBG\_TypeDef}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!DBG\_TypeDef@{DBG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDCODE}{IDCODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IDCODE}

MCU device ID code, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/\mbox{\hyperlink{stm32g030xx_8h}{stm32g030xx.\+h}}\end{DoxyCompactItemize}
