/*
* Autogenerated by i_csrs.pl on Wed Oct 23 06:30:10 2013
* 
* i_csrs.pl Version 1.2 last modified on Wednesday 10/23/13 06:29:45.
*/
#define PCI_DEVICE_ID                                          0x24F0
#define PCI_VENDOR_ID                                          0x8086
#define PCI_REVISION_ID                                        0x00
#define PCI_CLASS_CODE                                         0x0C0600
#define PCI_SUBSYSTEM_ID                                       0x24F0
#define PCI_SUBSYSTEM_VENDOR_ID                                0x8086
/*
* Table #5 of 260_PCI_Registers.xml - PciCfgReg0
* PCI configuration register 0 (Device ID and Vendor ID).
*/
#define WFR_PCI_CFG_REG0                                       (WFR_PCIE + 0x000000000000)
#define WFR_PCI_CFG_REG0_RESETCSR                              0x24F08086ull
#define WFR_PCI_CFG_REG0_DEVICE_ID_SHIFT                       16
#define WFR_PCI_CFG_REG0_DEVICE_ID_MASK                        0xFFFFull
#define WFR_PCI_CFG_REG0_DEVICE_ID_SMASK                       0xFFFF0000ull
#define WFR_PCI_CFG_REG0_VENDOR_ID_SHIFT                       0
#define WFR_PCI_CFG_REG0_VENDOR_ID_MASK                        0xFFFFull
#define WFR_PCI_CFG_REG0_VENDOR_ID_SMASK                       0xFFFFull
/*
* Table #6 of 260_PCI_Registers.xml - PciCfgReg1
* PCI configuration register 1 (Status and Command).
*/
#define WFR_PCI_CFG_REG1                                       (WFR_PCIE + 0x000000000004)
#define WFR_PCI_CFG_REG1_RESETCSR                              0x00100000ull
#define WFR_PCI_CFG_REG1_DETECTED_PARITY_ERR_SHIFT             31
#define WFR_PCI_CFG_REG1_DETECTED_PARITY_ERR_MASK              0x1ull
#define WFR_PCI_CFG_REG1_DETECTED_PARITY_ERR_SMASK             0x80000000ull
#define WFR_PCI_CFG_REG1_SIGNALED_SYSTEM_ERR_SHIFT             30
#define WFR_PCI_CFG_REG1_SIGNALED_SYSTEM_ERR_MASK              0x1ull
#define WFR_PCI_CFG_REG1_SIGNALED_SYSTEM_ERR_SMASK             0x40000000ull
#define WFR_PCI_CFG_REG1_RECEIVED_MASTER_ABORT_SHIFT           29
#define WFR_PCI_CFG_REG1_RECEIVED_MASTER_ABORT_MASK            0x1ull
#define WFR_PCI_CFG_REG1_RECEIVED_MASTER_ABORT_SMASK           0x20000000ull
#define WFR_PCI_CFG_REG1_RECEIVED_TARGET_ABORT_SHIFT           28
#define WFR_PCI_CFG_REG1_RECEIVED_TARGET_ABORT_MASK            0x1ull
#define WFR_PCI_CFG_REG1_RECEIVED_TARGET_ABORT_SMASK           0x10000000ull
#define WFR_PCI_CFG_REG1_SIGNALED_TARGET_ABORT_SHIFT           27
#define WFR_PCI_CFG_REG1_SIGNALED_TARGET_ABORT_MASK            0x1ull
#define WFR_PCI_CFG_REG1_SIGNALED_TARGET_ABORT_SMASK           0x8000000ull
#define WFR_PCI_CFG_REG1_MASTER_DATA_PARITY_ERR_SHIFT          24
#define WFR_PCI_CFG_REG1_MASTER_DATA_PARITY_ERR_MASK           0x1ull
#define WFR_PCI_CFG_REG1_MASTER_DATA_PARITY_ERR_SMASK          0x1000000ull
#define WFR_PCI_CFG_REG1_CAP_LIST_SHIFT                        20
#define WFR_PCI_CFG_REG1_CAP_LIST_MASK                         0x1ull
#define WFR_PCI_CFG_REG1_CAP_LIST_SMASK                        0x100000ull
#define WFR_PCI_CFG_REG1_INTX_STATUS_SHIFT                     19
#define WFR_PCI_CFG_REG1_INTX_STATUS_MASK                      0x1ull
#define WFR_PCI_CFG_REG1_INTX_STATUS_SMASK                     0x80000ull
#define WFR_PCI_CFG_REG1_INTX_ASSERT_DISABLE_SHIFT             10
#define WFR_PCI_CFG_REG1_INTX_ASSERT_DISABLE_MASK              0x1ull
#define WFR_PCI_CFG_REG1_INTX_ASSERT_DISABLE_SMASK             0x400ull
#define WFR_PCI_CFG_REG1_SERR_ENABLE_SHIFT                     8
#define WFR_PCI_CFG_REG1_SERR_ENABLE_MASK                      0x1ull
#define WFR_PCI_CFG_REG1_SERR_ENABLE_SMASK                     0x100ull
#define WFR_PCI_CFG_REG1_PARITY_ERR_ENABLE_SHIFT               6
#define WFR_PCI_CFG_REG1_PARITY_ERR_ENABLE_MASK                0x1ull
#define WFR_PCI_CFG_REG1_PARITY_ERR_ENABLE_SMASK               0x40ull
#define WFR_PCI_CFG_REG1_BUS_MASTER_ENABLE_SHIFT               2
#define WFR_PCI_CFG_REG1_BUS_MASTER_ENABLE_MASK                0x1ull
#define WFR_PCI_CFG_REG1_BUS_MASTER_ENABLE_SMASK               0x4ull
#define WFR_PCI_CFG_REG1_MEM_ENABLE_SHIFT                      1
#define WFR_PCI_CFG_REG1_MEM_ENABLE_MASK                       0x1ull
#define WFR_PCI_CFG_REG1_MEM_ENABLE_SMASK                      0x2ull
#define WFR_PCI_CFG_REG1_IO_ENABLE_SHIFT                       0
#define WFR_PCI_CFG_REG1_IO_ENABLE_MASK                        0x1ull
#define WFR_PCI_CFG_REG1_IO_ENABLE_SMASK                       0x1ull
/*
* Table #7 of 260_PCI_Registers.xml - PciCfgReg2
* PCI configuration register 2 (Class Code and Revision ID).
*/
#define WFR_PCI_CFG_REG2                                       (WFR_PCIE + 0x000000000008)
#define WFR_PCI_CFG_REG2_RESETCSR                              0x0C060000ull
#define WFR_PCI_CFG_REG2_CLASS_CODE_SHIFT                      8
#define WFR_PCI_CFG_REG2_CLASS_CODE_MASK                       0xFFFFFFull
#define WFR_PCI_CFG_REG2_CLASS_CODE_SMASK                      0xFFFFFF00ull
#define WFR_PCI_CFG_REG2_REVISION_ID_SHIFT                     0
#define WFR_PCI_CFG_REG2_REVISION_ID_MASK                      0xFFull
#define WFR_PCI_CFG_REG2_REVISION_ID_SMASK                     0xFFull
/*
* Table #8 of 260_PCI_Registers.xml - PciCfgReg3
* PCI configuration register 3 (BIST, Header Type, Primary Latency Timer and 
* Cache Line Size).
*/
#define WFR_PCI_CFG_REG3                                       (WFR_PCIE + 0x00000000000C)
#define WFR_PCI_CFG_REG3_RESETCSR                              0x00000000ull
#define WFR_PCI_CFG_REG3_BIST_REG_SHIFT                        24
#define WFR_PCI_CFG_REG3_BIST_REG_MASK                         0xFFull
#define WFR_PCI_CFG_REG3_BIST_REG_SMASK                        0xFF000000ull
#define WFR_PCI_CFG_REG3_MULT_FUNC_DEVICE_SHIFT                23
#define WFR_PCI_CFG_REG3_MULT_FUNC_DEVICE_MASK                 0x1ull
#define WFR_PCI_CFG_REG3_MULT_FUNC_DEVICE_SMASK                0x800000ull
#define WFR_PCI_CFG_REG3_HEADER_TYPE_SHIFT                     16
#define WFR_PCI_CFG_REG3_HEADER_TYPE_MASK                      0x7Full
#define WFR_PCI_CFG_REG3_HEADER_TYPE_SMASK                     0x7F0000ull
#define WFR_PCI_CFG_REG3_MASTER_LATENCY_TIMER_SHIFT            8
#define WFR_PCI_CFG_REG3_MASTER_LATENCY_TIMER_MASK             0xFFull
#define WFR_PCI_CFG_REG3_MASTER_LATENCY_TIMER_SMASK            0xFF00ull
#define WFR_PCI_CFG_REG3_CACHE_LINE_SIZE_SHIFT                 0
#define WFR_PCI_CFG_REG3_CACHE_LINE_SIZE_MASK                  0xFFull
#define WFR_PCI_CFG_REG3_CACHE_LINE_SIZE_SMASK                 0xFFull
/*
* Table #9 of 260_PCI_Registers.xml - PciCfgReg4
* PCI configuration register 4 (Base Address Register 0).
*/
#define WFR_PCI_CFG_REG4                                       (WFR_PCIE + 0x000000000010)
#define WFR_PCI_CFG_REG4_RESETCSR                              0x00000004ull
#define WFR_PCI_CFG_REG4_BAR0_BASE_ADDR_SHIFT                  26
#define WFR_PCI_CFG_REG4_BAR0_BASE_ADDR_MASK                   0x3Full
#define WFR_PCI_CFG_REG4_BAR0_BASE_ADDR_SMASK                  0xFC000000ull
#define WFR_PCI_CFG_REG4_BAR0_BASE_ADDR_READ_ONLY_SHIFT        4
#define WFR_PCI_CFG_REG4_BAR0_BASE_ADDR_READ_ONLY_MASK         0x3FFFFFull
#define WFR_PCI_CFG_REG4_BAR0_BASE_ADDR_READ_ONLY_SMASK        0x3FFFFF0ull
#define WFR_PCI_CFG_REG4_BAR0_PREFETCHABLE_SHIFT               3
#define WFR_PCI_CFG_REG4_BAR0_PREFETCHABLE_MASK                0x1ull
#define WFR_PCI_CFG_REG4_BAR0_PREFETCHABLE_SMASK               0x8ull
#define WFR_PCI_CFG_REG4_BAR0_TYPE_SHIFT                       1
#define WFR_PCI_CFG_REG4_BAR0_TYPE_MASK                        0x3ull
#define WFR_PCI_CFG_REG4_BAR0_TYPE_SMASK                       0x6ull
#define WFR_PCI_CFG_REG4_BAR0_SPACE_SHIFT                      0
#define WFR_PCI_CFG_REG4_BAR0_SPACE_MASK                       0x1ull
#define WFR_PCI_CFG_REG4_BAR0_SPACE_SMASK                      0x1ull
/*
* Table #10 of 260_PCI_Registers.xml - PciCfgReg5
* PCI configuration register 5 (Base Address Register 1).
*/
#define WFR_PCI_CFG_REG5                                       (WFR_PCIE + 0x000000000014)
#define WFR_PCI_CFG_REG5_RESETCSR                              0x00000000ull
#define WFR_PCI_CFG_REG5_BAR1_BASE_ADDR_SHIFT                  0
#define WFR_PCI_CFG_REG5_BAR1_BASE_ADDR_MASK                   0xFFFFFFFFull
#define WFR_PCI_CFG_REG5_BAR1_BASE_ADDR_SMASK                  0xFFFFFFFFull
/*
* Table #11 of 260_PCI_Registers.xml - PciCfgReg10
* PCI configuration register 10 (Cardbus CIS Pointer).
*/
#define WFR_PCI_CFG_REG10                                      (WFR_PCIE + 0x000000000028)
#define WFR_PCI_CFG_REG10_RESETCSR                             0x00000000ull
#define WFR_PCI_CFG_REG10_CARD_BUS_PTR_SHIFT                   0
#define WFR_PCI_CFG_REG10_CARD_BUS_PTR_MASK                    0xFFFFFFFFull
#define WFR_PCI_CFG_REG10_CARD_BUS_PTR_SMASK                   0xFFFFFFFFull
/*
* Table #12 of 260_PCI_Registers.xml - PciCfgReg11
* PCI configuration register 11 (Subsystem ID and Subsystem Vendor 
* ID).
*/
#define WFR_PCI_CFG_REG11                                      (WFR_PCIE + 0x00000000002C)
#define WFR_PCI_CFG_REG11_RESETCSR                             0x24F08086ull
#define WFR_PCI_CFG_REG11_SUBSYSTEM_ID_SHIFT                   16
#define WFR_PCI_CFG_REG11_SUBSYSTEM_ID_MASK                    0xFFFFull
#define WFR_PCI_CFG_REG11_SUBSYSTEM_ID_SMASK                   0xFFFF0000ull
#define WFR_PCI_CFG_REG11_SUBSYSTEM_VENDOR_ID_SHIFT            0
#define WFR_PCI_CFG_REG11_SUBSYSTEM_VENDOR_ID_MASK             0xFFFFull
#define WFR_PCI_CFG_REG11_SUBSYSTEM_VENDOR_ID_SMASK            0xFFFFull
/*
* Table #13 of 260_PCI_Registers.xml - PciCfgReg12
* PCI configuration register 12 (Expansion ROM Base Address).
*/
#define WFR_PCI_CFG_REG12                                      (WFR_PCIE + 0x000000000030)
#define WFR_PCI_CFG_REG12_RESETCSR                             0x00000000ull
#define WFR_PCI_CFG_REG12_ROM_ADDR_SHIFT                       17
#define WFR_PCI_CFG_REG12_ROM_ADDR_MASK                        0x7FFFull
#define WFR_PCI_CFG_REG12_ROM_ADDR_SMASK                       0xFFFE0000ull
#define WFR_PCI_CFG_REG12_ROM_ADDR_READ_ONLY_SHIFT             1
#define WFR_PCI_CFG_REG12_ROM_ADDR_READ_ONLY_MASK              0xFFFFull
#define WFR_PCI_CFG_REG12_ROM_ADDR_READ_ONLY_SMASK             0x1FFFEull
#define WFR_PCI_CFG_REG12_ROM_ENABLE_SHIFT                     0
#define WFR_PCI_CFG_REG12_ROM_ENABLE_MASK                      0x1ull
#define WFR_PCI_CFG_REG12_ROM_ENABLE_SMASK                     0x1ull
/*
* Table #14 of 260_PCI_Registers.xml - PciCfgReg13
* PCI configuration register 13 (Capabilities Pointer).
*/
#define WFR_PCI_CFG_REG13                                      (WFR_PCIE + 0x000000000034)
#define WFR_PCI_CFG_REG13_RESETCSR                             0x00000040ull
#define WFR_PCI_CFG_REG13_CAP_PTR_SHIFT                        0
#define WFR_PCI_CFG_REG13_CAP_PTR_MASK                         0xFFull
#define WFR_PCI_CFG_REG13_CAP_PTR_SMASK                        0xFFull
/*
* Table #15 of 260_PCI_Registers.xml - PciCfgReg15
* PCI configuration register 15 (Maximum Latency, Minimum Grant, Interrupt Pin, 
* Interrupt Line).
*/
#define WFR_PCI_CFG_REG15                                      (WFR_PCIE + 0x00000000003C)
#define WFR_PCI_CFG_REG15_RESETCSR                             0x000001FFull
#define WFR_PCI_CFG_REG15_MAX_LATENCY_SHIFT                    24
#define WFR_PCI_CFG_REG15_MAX_LATENCY_MASK                     0xFFull
#define WFR_PCI_CFG_REG15_MAX_LATENCY_SMASK                    0xFF000000ull
#define WFR_PCI_CFG_REG15_MIN_GRANT_SHIFT                      16
#define WFR_PCI_CFG_REG15_MIN_GRANT_MASK                       0xFFull
#define WFR_PCI_CFG_REG15_MIN_GRANT_SMASK                      0xFF0000ull
#define WFR_PCI_CFG_REG15_INTR_PIN_SHIFT                       8
#define WFR_PCI_CFG_REG15_INTR_PIN_MASK                        0xFFull
#define WFR_PCI_CFG_REG15_INTR_PIN_SMASK                       0xFF00ull
#define WFR_PCI_CFG_REG15_INTR_LINE_SHIFT                      0
#define WFR_PCI_CFG_REG15_INTR_LINE_MASK                       0xFFull
#define WFR_PCI_CFG_REG15_INTR_LINE_SMASK                      0xFFull
/*
* Table #16 of 260_PCI_Registers.xml - PciCfgPm0
* Power Management Capabilities Configuration Register 0 (Power Management 
* Capabilities register).
*/
#define WFR_PCI_CFG_PM0                                        (WFR_PCIE + 0x000000000040)
#define WFR_PCI_CFG_PM0_RESETCSR                               0x0A037001ull
#define WFR_PCI_CFG_PM0_D3_COLD_PM_MSG_SUP_SHIFT               31
#define WFR_PCI_CFG_PM0_D3_COLD_PM_MSG_SUP_MASK                0x1ull
#define WFR_PCI_CFG_PM0_D3_COLD_PM_MSG_SUP_SMASK               0x80000000ull
#define WFR_PCI_CFG_PM0_D3_HOT_PM_MSG_SUP_SHIFT                30
#define WFR_PCI_CFG_PM0_D3_HOT_PM_MSG_SUP_MASK                 0x1ull
#define WFR_PCI_CFG_PM0_D3_HOT_PM_MSG_SUP_SMASK                0x40000000ull
#define WFR_PCI_CFG_PM0_D2_PM_MSG_SUP_SHIFT                    29
#define WFR_PCI_CFG_PM0_D2_PM_MSG_SUP_MASK                     0x1ull
#define WFR_PCI_CFG_PM0_D2_PM_MSG_SUP_SMASK                    0x20000000ull
#define WFR_PCI_CFG_PM0_D1_PM_MSG_SUP_SHIFT                    28
#define WFR_PCI_CFG_PM0_D1_PM_MSG_SUP_MASK                     0x1ull
#define WFR_PCI_CFG_PM0_D1_PM_MSG_SUP_SMASK                    0x10000000ull
#define WFR_PCI_CFG_PM0_D0_PM_MSG_SUP_SHIFT                    27
#define WFR_PCI_CFG_PM0_D0_PM_MSG_SUP_MASK                     0x1ull
#define WFR_PCI_CFG_PM0_D0_PM_MSG_SUP_SMASK                    0x8000000ull
#define WFR_PCI_CFG_PM0_D2_SUP_SHIFT                           26
#define WFR_PCI_CFG_PM0_D2_SUP_MASK                            0x1ull
#define WFR_PCI_CFG_PM0_D2_SUP_SMASK                           0x4000000ull
#define WFR_PCI_CFG_PM0_D1_SUP_SHIFT                           25
#define WFR_PCI_CFG_PM0_D1_SUP_MASK                            0x1ull
#define WFR_PCI_CFG_PM0_D1_SUP_SMASK                           0x2000000ull
#define WFR_PCI_CFG_PM0_AUX_CURRENT_SHIFT                      22
#define WFR_PCI_CFG_PM0_AUX_CURRENT_MASK                       0x7ull
#define WFR_PCI_CFG_PM0_AUX_CURRENT_SMASK                      0x1C00000ull
#define WFR_PCI_CFG_PM0_DEV_SPEC_INIT_SHIFT                    21
#define WFR_PCI_CFG_PM0_DEV_SPEC_INIT_MASK                     0x1ull
#define WFR_PCI_CFG_PM0_DEV_SPEC_INIT_SMASK                    0x200000ull
#define WFR_PCI_CFG_PM0_PME_CLOCK_SHIFT                        19
#define WFR_PCI_CFG_PM0_PME_CLOCK_MASK                         0x1ull
#define WFR_PCI_CFG_PM0_PME_CLOCK_SMASK                        0x80000ull
#define WFR_PCI_CFG_PM0_PM_VERSION_SHIFT                       16
#define WFR_PCI_CFG_PM0_PM_VERSION_MASK                        0x7ull
#define WFR_PCI_CFG_PM0_PM_VERSION_SMASK                       0x70000ull
#define WFR_PCI_CFG_PM0_NEXT_CAP_PTR_SHIFT                     8
#define WFR_PCI_CFG_PM0_NEXT_CAP_PTR_MASK                      0xFFull
#define WFR_PCI_CFG_PM0_NEXT_CAP_PTR_SMASK                     0xFF00ull
#define WFR_PCI_CFG_PM0_PM_CAP_ID_SHIFT                        0
#define WFR_PCI_CFG_PM0_PM_CAP_ID_MASK                         0xFFull
#define WFR_PCI_CFG_PM0_PM_CAP_ID_SMASK                        0xFFull
/*
* Table #17 of 260_PCI_Registers.xml - PciCfgPm1
* Power Management Capabilities Configuration Register 1 (PmCtrlStatus: Power 
* Management Status and Control register).
*/
#define WFR_PCI_CFG_PM1                                        (WFR_PCIE + 0x000000000044)
#define WFR_PCI_CFG_PM1_RESETCSR                               0x00000000ull
#define WFR_PCI_CFG_PM1_DATA_INFO_REG_SHIFT                    24
#define WFR_PCI_CFG_PM1_DATA_INFO_REG_MASK                     0xFFull
#define WFR_PCI_CFG_PM1_DATA_INFO_REG_SMASK                    0xFF000000ull
#define WFR_PCI_CFG_PM1_PWR_CLK_CTRL_EN_SHIFT                  23
#define WFR_PCI_CFG_PM1_PWR_CLK_CTRL_EN_MASK                   0x1ull
#define WFR_PCI_CFG_PM1_PWR_CLK_CTRL_EN_SMASK                  0x800000ull
#define WFR_PCI_CFG_PM1_B2B3_SUPPORT_SHIFT                     22
#define WFR_PCI_CFG_PM1_B2B3_SUPPORT_MASK                      0x1ull
#define WFR_PCI_CFG_PM1_B2B3_SUPPORT_SMASK                     0x400000ull
#define WFR_PCI_CFG_PM1_PME_STATUS_SHIFT                       15
#define WFR_PCI_CFG_PM1_PME_STATUS_MASK                        0x1ull
#define WFR_PCI_CFG_PM1_PME_STATUS_SMASK                       0x8000ull
#define WFR_PCI_CFG_PM1_DATA_SCALE_SHIFT                       13
#define WFR_PCI_CFG_PM1_DATA_SCALE_MASK                        0x3ull
#define WFR_PCI_CFG_PM1_DATA_SCALE_SMASK                       0x6000ull
#define WFR_PCI_CFG_PM1_DATA_SELECT_SHIFT                      9
#define WFR_PCI_CFG_PM1_DATA_SELECT_MASK                       0xFull
#define WFR_PCI_CFG_PM1_DATA_SELECT_SMASK                      0x1E00ull
#define WFR_PCI_CFG_PM1_PME_ENABLE_SHIFT                       8
#define WFR_PCI_CFG_PM1_PME_ENABLE_MASK                        0x1ull
#define WFR_PCI_CFG_PM1_PME_ENABLE_SMASK                       0x100ull
#define WFR_PCI_CFG_PM1_NO_SOFT_RESET_SHIFT                    3
#define WFR_PCI_CFG_PM1_NO_SOFT_RESET_MASK                     0x1ull
#define WFR_PCI_CFG_PM1_NO_SOFT_RESET_SMASK                    0x8ull
#define WFR_PCI_CFG_PM1_POWER_STATE_SHIFT                      0
#define WFR_PCI_CFG_PM1_POWER_STATE_MASK                       0x3ull
#define WFR_PCI_CFG_PM1_POWER_STATE_SMASK                      0x3ull
/*
* Table #18 of 260_PCI_Registers.xml - PciCfgCap0
* PCI configuration register for PCIe capabilities 0 (PCIe Capabilities Register 
* and PCIe Capability List Register).
*/
#define WFR_PCI_CFG_CAP0                                       (WFR_PCIE + 0x000000000070)
#define WFR_PCI_CFG_CAP0_RESETCSR                              0x0002B010ull
#define WFR_PCI_CFG_CAP0_INTR_MSG_NUM_SHIFT                    25
#define WFR_PCI_CFG_CAP0_INTR_MSG_NUM_MASK                     0x1Full
#define WFR_PCI_CFG_CAP0_INTR_MSG_NUM_SMASK                    0x3E000000ull
#define WFR_PCI_CFG_CAP0_SLOT_IMPLEMENTED_SHIFT                24
#define WFR_PCI_CFG_CAP0_SLOT_IMPLEMENTED_MASK                 0x1ull
#define WFR_PCI_CFG_CAP0_SLOT_IMPLEMENTED_SMASK                0x1000000ull
#define WFR_PCI_CFG_CAP0_PCIE_DEV_TYPE_SHIFT                   20
#define WFR_PCI_CFG_CAP0_PCIE_DEV_TYPE_MASK                    0xFull
#define WFR_PCI_CFG_CAP0_PCIE_DEV_TYPE_SMASK                   0xF00000ull
#define WFR_PCI_CFG_CAP0_PCIE_CAP_VERSION_SHIFT                16
#define WFR_PCI_CFG_CAP0_PCIE_CAP_VERSION_MASK                 0xFull
#define WFR_PCI_CFG_CAP0_PCIE_CAP_VERSION_SMASK                0xF0000ull
#define WFR_PCI_CFG_CAP0_NEXT_CAP_PTR_SHIFT                    8
#define WFR_PCI_CFG_CAP0_NEXT_CAP_PTR_MASK                     0xFFull
#define WFR_PCI_CFG_CAP0_NEXT_CAP_PTR_SMASK                    0xFF00ull
#define WFR_PCI_CFG_CAP0_PCIE_CAP_ID_SHIFT                     0
#define WFR_PCI_CFG_CAP0_PCIE_CAP_ID_MASK                      0xFFull
#define WFR_PCI_CFG_CAP0_PCIE_CAP_ID_SMASK                     0xFFull
/*
* Table #19 of 260_PCI_Registers.xml - PciCfgCap1
* PCI configuration register for PCIe capabilities 1 (PcieDevCap: Device 
* Capabilities Register).
*/
#define WFR_PCI_CFG_CAP1                                       (WFR_PCIE + 0x000000000074)
#define WFR_PCI_CFG_CAP1_RESETCSR                              0x10008FE2ull
#define WFR_PCI_CFG_CAP1_FUNC_LEVEL_RST_CAP_SHIFT              28
#define WFR_PCI_CFG_CAP1_FUNC_LEVEL_RST_CAP_MASK               0x1ull
#define WFR_PCI_CFG_CAP1_FUNC_LEVEL_RST_CAP_SMASK              0x10000000ull
#define WFR_PCI_CFG_CAP1_CAPTURED_SLOT_POWER_LIMIT_SCALE_SHIFT 26
#define WFR_PCI_CFG_CAP1_CAPTURED_SLOT_POWER_LIMIT_SCALE_MASK  0x3ull
#define WFR_PCI_CFG_CAP1_CAPTURED_SLOT_POWER_LIMIT_SCALE_SMASK 0xC000000ull
#define WFR_PCI_CFG_CAP1_CAPTURED_SLOT_POWER_LIMIT_VALUE_SHIFT 18
#define WFR_PCI_CFG_CAP1_CAPTURED_SLOT_POWER_LIMIT_VALUE_MASK  0xFFull
#define WFR_PCI_CFG_CAP1_CAPTURED_SLOT_POWER_LIMIT_VALUE_SMASK 0x3FC0000ull
#define WFR_PCI_CFG_CAP1_ROLE_BASED_ERR_RPT_SHIFT              15
#define WFR_PCI_CFG_CAP1_ROLE_BASED_ERR_RPT_MASK               0x1ull
#define WFR_PCI_CFG_CAP1_ROLE_BASED_ERR_RPT_SMASK              0x8000ull
#define WFR_PCI_CFG_CAP1_L1_ACCEPT_LATENCY_SHIFT               9
#define WFR_PCI_CFG_CAP1_L1_ACCEPT_LATENCY_MASK                0x7ull
#define WFR_PCI_CFG_CAP1_L1_ACCEPT_LATENCY_SMASK               0xE00ull
#define WFR_PCI_CFG_CAP1_L0S_ACCEPT_LATENCY_SHIFT              6
#define WFR_PCI_CFG_CAP1_L0S_ACCEPT_LATENCY_MASK               0x7ull
#define WFR_PCI_CFG_CAP1_L0S_ACCEPT_LATENCY_SMASK              0x1C0ull
#define WFR_PCI_CFG_CAP1_EXT_TAG_SUP_SHIFT                     5
#define WFR_PCI_CFG_CAP1_EXT_TAG_SUP_MASK                      0x1ull
#define WFR_PCI_CFG_CAP1_EXT_TAG_SUP_SMASK                     0x20ull
#define WFR_PCI_CFG_CAP1_PHANTOM_FUNC_SUPP_SHIFT               3
#define WFR_PCI_CFG_CAP1_PHANTOM_FUNC_SUPP_MASK                0x3ull
#define WFR_PCI_CFG_CAP1_PHANTOM_FUNC_SUPP_SMASK               0x18ull
#define WFR_PCI_CFG_CAP1_MAX_PAYLOAD_SIZE_SUP_SHIFT            0
#define WFR_PCI_CFG_CAP1_MAX_PAYLOAD_SIZE_SUP_MASK             0x7ull
#define WFR_PCI_CFG_CAP1_MAX_PAYLOAD_SIZE_SUP_SMASK            0x7ull
/*
* Table #20 of 260_PCI_Registers.xml - PciCfgCap2
* PCI configuration register for PCIe capabilities 2 (PciDevStatus: Device 
* Status Register and Device Control Register).
*/
#define WFR_PCI_CFG_CAP2                                       (WFR_PCIE + 0x000000000078)
#define WFR_PCI_CFG_CAP2_RESETCSR                              0x00002010ull
#define WFR_PCI_CFG_CAP2_TRANS_PEND_SHIFT                      21
#define WFR_PCI_CFG_CAP2_TRANS_PEND_MASK                       0x1ull
#define WFR_PCI_CFG_CAP2_TRANS_PEND_SMASK                      0x200000ull
#define WFR_PCI_CFG_CAP2_AUX_PWR_DET_SHIFT                     20
#define WFR_PCI_CFG_CAP2_AUX_PWR_DET_MASK                      0x1ull
#define WFR_PCI_CFG_CAP2_AUX_PWR_DET_SMASK                     0x100000ull
#define WFR_PCI_CFG_CAP2_UN_SUP_REQ_ERR_DET_SHIFT              19
#define WFR_PCI_CFG_CAP2_UN_SUP_REQ_ERR_DET_MASK               0x1ull
#define WFR_PCI_CFG_CAP2_UN_SUP_REQ_ERR_DET_SMASK              0x80000ull
#define WFR_PCI_CFG_CAP2_FATAL_ERR_DET_SHIFT                   18
#define WFR_PCI_CFG_CAP2_FATAL_ERR_DET_MASK                    0x1ull
#define WFR_PCI_CFG_CAP2_FATAL_ERR_DET_SMASK                   0x40000ull
#define WFR_PCI_CFG_CAP2_NON_FATAL_ERR_DET_SHIFT               17
#define WFR_PCI_CFG_CAP2_NON_FATAL_ERR_DET_MASK                0x1ull
#define WFR_PCI_CFG_CAP2_NON_FATAL_ERR_DET_SMASK               0x20000ull
#define WFR_PCI_CFG_CAP2_CORRECTABLE_ERR_DET_SHIFT             16
#define WFR_PCI_CFG_CAP2_CORRECTABLE_ERR_DET_MASK              0x1ull
#define WFR_PCI_CFG_CAP2_CORRECTABLE_ERR_DET_SMASK             0x10000ull
#define WFR_PCI_CFG_CAP2_INITIATE_FLR_SHIFT                    15
#define WFR_PCI_CFG_CAP2_INITIATE_FLR_MASK                     0x1ull
#define WFR_PCI_CFG_CAP2_INITIATE_FLR_SMASK                    0x8000ull
#define WFR_PCI_CFG_CAP2_MAX_RD_REQ_SIZE_SHIFT                 12
#define WFR_PCI_CFG_CAP2_MAX_RD_REQ_SIZE_MASK                  0x7ull
#define WFR_PCI_CFG_CAP2_MAX_RD_REQ_SIZE_SMASK                 0x7000ull
#define WFR_PCI_CFG_CAP2_NO_SNOOP_EN_SHIFT                     11
#define WFR_PCI_CFG_CAP2_NO_SNOOP_EN_MASK                      0x1ull
#define WFR_PCI_CFG_CAP2_NO_SNOOP_EN_SMASK                     0x800ull
#define WFR_PCI_CFG_CAP2_AUX_PWR_PM_EN_SHIFT                   10
#define WFR_PCI_CFG_CAP2_AUX_PWR_PM_EN_MASK                    0x1ull
#define WFR_PCI_CFG_CAP2_AUX_PWR_PM_EN_SMASK                   0x400ull
#define WFR_PCI_CFG_CAP2_PHATOM_FUNC_EN_SHIFT                  9
#define WFR_PCI_CFG_CAP2_PHATOM_FUNC_EN_MASK                   0x1ull
#define WFR_PCI_CFG_CAP2_PHATOM_FUNC_EN_SMASK                  0x200ull
#define WFR_PCI_CFG_CAP2_EXT_TAG_EN_SHIFT                      8
#define WFR_PCI_CFG_CAP2_EXT_TAG_EN_MASK                       0x1ull
#define WFR_PCI_CFG_CAP2_EXT_TAG_EN_SMASK                      0x100ull
#define WFR_PCI_CFG_CAP2_MAX_PAYLOAD_SIZE_SHIFT                5
#define WFR_PCI_CFG_CAP2_MAX_PAYLOAD_SIZE_MASK                 0x7ull
#define WFR_PCI_CFG_CAP2_MAX_PAYLOAD_SIZE_SMASK                0xE0ull
#define WFR_PCI_CFG_CAP2_RELAX_ORDER_EN_SHIFT                  4
#define WFR_PCI_CFG_CAP2_RELAX_ORDER_EN_MASK                   0x1ull
#define WFR_PCI_CFG_CAP2_RELAX_ORDER_EN_SMASK                  0x10ull
#define WFR_PCI_CFG_CAP2_UN_SUP_REQ_REPORT_EN_SHIFT            3
#define WFR_PCI_CFG_CAP2_UN_SUP_REQ_REPORT_EN_MASK             0x1ull
#define WFR_PCI_CFG_CAP2_UN_SUP_REQ_REPORT_EN_SMASK            0x8ull
#define WFR_PCI_CFG_CAP2_FATAL_ERR_REPORT_EN_SHIFT             2
#define WFR_PCI_CFG_CAP2_FATAL_ERR_REPORT_EN_MASK              0x1ull
#define WFR_PCI_CFG_CAP2_FATAL_ERR_REPORT_EN_SMASK             0x4ull
#define WFR_PCI_CFG_CAP2_NON_FATAL_ERR_REPORT_EN_SHIFT         1
#define WFR_PCI_CFG_CAP2_NON_FATAL_ERR_REPORT_EN_MASK          0x1ull
#define WFR_PCI_CFG_CAP2_NON_FATAL_ERR_REPORT_EN_SMASK         0x2ull
#define WFR_PCI_CFG_CAP2_CORRECTABLE_ERR_REPORT_EN_SHIFT       0
#define WFR_PCI_CFG_CAP2_CORRECTABLE_ERR_REPORT_EN_MASK        0x1ull
#define WFR_PCI_CFG_CAP2_CORRECTABLE_ERR_REPORT_EN_SMASK       0x1ull
/*
* Table #21 of 260_PCI_Registers.xml - PciCfgCap3
* PCI configuration register for PCIe capabilities 3 (PcieLinkCap: Link 
* Capabilities Register).
*/
#define WFR_PCI_CFG_CAP3                                       (WFR_PCIE + 0x00000000007C)
#define WFR_PCI_CFG_CAP3_RESETCSR                              0x00406503ull
#define WFR_PCI_CFG_CAP3_PORT_NUM_SHIFT                        24
#define WFR_PCI_CFG_CAP3_PORT_NUM_MASK                         0xFFull
#define WFR_PCI_CFG_CAP3_PORT_NUM_SMASK                        0xFF000000ull
#define WFR_PCI_CFG_CAP3_ASPM_OPTIONALITY_COMPLIANCE_SHIFT     22
#define WFR_PCI_CFG_CAP3_ASPM_OPTIONALITY_COMPLIANCE_MASK      0x1ull
#define WFR_PCI_CFG_CAP3_ASPM_OPTIONALITY_COMPLIANCE_SMASK     0x400000ull
#define WFR_PCI_CFG_CAP3_BW_NOTIFY_CAP_SHIFT                   21
#define WFR_PCI_CFG_CAP3_BW_NOTIFY_CAP_MASK                    0x1ull
#define WFR_PCI_CFG_CAP3_BW_NOTIFY_CAP_SMASK                   0x200000ull
#define WFR_PCI_CFG_CAP3_DATA_LINK_ACTV_RPT_CAP_SHIFT          20
#define WFR_PCI_CFG_CAP3_DATA_LINK_ACTV_RPT_CAP_MASK           0x1ull
#define WFR_PCI_CFG_CAP3_DATA_LINK_ACTV_RPT_CAP_SMASK          0x100000ull
#define WFR_PCI_CFG_CAP3_SURPRISE_DWN_ERR_RPT_CAP_SHIFT        19
#define WFR_PCI_CFG_CAP3_SURPRISE_DWN_ERR_RPT_CAP_MASK         0x1ull
#define WFR_PCI_CFG_CAP3_SURPRISE_DWN_ERR_RPT_CAP_SMASK        0x80000ull
#define WFR_PCI_CFG_CAP3_CLK_PWR_MNGT_SHIFT                    18
#define WFR_PCI_CFG_CAP3_CLK_PWR_MNGT_MASK                     0x1ull
#define WFR_PCI_CFG_CAP3_CLK_PWR_MNGT_SMASK                    0x40000ull
#define WFR_PCI_CFG_CAP3_L1_EXIT_LATENCY_SHIFT                 15
#define WFR_PCI_CFG_CAP3_L1_EXIT_LATENCY_MASK                  0x7ull
#define WFR_PCI_CFG_CAP3_L1_EXIT_LATENCY_SMASK                 0x38000ull
#define WFR_PCI_CFG_CAP3_L0S_EXIT_LATENCY_SHIFT                12
#define WFR_PCI_CFG_CAP3_L0S_EXIT_LATENCY_MASK                 0x7ull
#define WFR_PCI_CFG_CAP3_L0S_EXIT_LATENCY_SMASK                0x7000ull
#define WFR_PCI_CFG_CAP3_ASPM_SUP_SHIFT                        10
#define WFR_PCI_CFG_CAP3_ASPM_SUP_MASK                         0x3ull
#define WFR_PCI_CFG_CAP3_ASPM_SUP_SMASK                        0xC00ull
#define WFR_PCI_CFG_CAP3_MAX_LINK_WIDTH_SHIFT                  4
#define WFR_PCI_CFG_CAP3_MAX_LINK_WIDTH_MASK                   0x3Full
#define WFR_PCI_CFG_CAP3_MAX_LINK_WIDTH_SMASK                  0x3F0ull
#define WFR_PCI_CFG_CAP3_MAX_LINK_SPD_SHIFT                    0
#define WFR_PCI_CFG_CAP3_MAX_LINK_SPD_MASK                     0xFull
#define WFR_PCI_CFG_CAP3_MAX_LINK_SPD_SMASK                    0xFull
/*
* Table #22 of 260_PCI_Registers.xml - PciCfgCap4
* PCI configuration register for PCIe capabilities 4 (Link Status Register and 
* Link Control Register).
*/
#define WFR_PCI_CFG_CAP4                                       (WFR_PCIE + 0x000000000080)
#define WFR_PCI_CFG_CAP4_RESETCSR                              0x10110000ull
#define WFR_PCI_CFG_CAP4_DLL_LINK_ACT_SHIFT                    29
#define WFR_PCI_CFG_CAP4_DLL_LINK_ACT_MASK                     0x1ull
#define WFR_PCI_CFG_CAP4_DLL_LINK_ACT_SMASK                    0x20000000ull
#define WFR_PCI_CFG_CAP4_SLOT_CLK_CFG_SHIFT                    28
#define WFR_PCI_CFG_CAP4_SLOT_CLK_CFG_MASK                     0x1ull
#define WFR_PCI_CFG_CAP4_SLOT_CLK_CFG_SMASK                    0x10000000ull
#define WFR_PCI_CFG_CAP4_NEGOTIATED_LINK_WIDTH_SHIFT           20
#define WFR_PCI_CFG_CAP4_NEGOTIATED_LINK_WIDTH_MASK            0x3Full
#define WFR_PCI_CFG_CAP4_NEGOTIATED_LINK_WIDTH_SMASK           0x3F00000ull
#define WFR_PCI_CFG_CAP4_CURRENT_LINK_SPEED_SHIFT              16
#define WFR_PCI_CFG_CAP4_CURRENT_LINK_SPEED_MASK               0xFull
#define WFR_PCI_CFG_CAP4_CURRENT_LINK_SPEED_SMASK              0xF0000ull
#define WFR_PCI_CFG_CAP4_EXT_SYNC_SHIFT                        7
#define WFR_PCI_CFG_CAP4_EXT_SYNC_MASK                         0x1ull
#define WFR_PCI_CFG_CAP4_EXT_SYNC_SMASK                        0x80ull
#define WFR_PCI_CFG_CAP4_CM_CLK_CFG_SHIFT                      6
#define WFR_PCI_CFG_CAP4_CM_CLK_CFG_MASK                       0x1ull
#define WFR_PCI_CFG_CAP4_CM_CLK_CFG_SMASK                      0x40ull
#define WFR_PCI_CFG_CAP4_RCB_SHIFT                             3
#define WFR_PCI_CFG_CAP4_RCB_MASK                              0x1ull
#define WFR_PCI_CFG_CAP4_RCB_SMASK                             0x8ull
#define WFR_PCI_CFG_CAP4_ASPM_CNTRL_SHIFT                      0
#define WFR_PCI_CFG_CAP4_ASPM_CNTRL_MASK                       0x3ull
#define WFR_PCI_CFG_CAP4_ASPM_CNTRL_SMASK                      0x3ull
/*
* Table #23 of 260_PCI_Registers.xml - PciCfgCap9
* PCI configuration register for PCIe capabilities 9 (Device Capabilities 2 
* Register).
*/
#define WFR_PCI_CFG_CAP9                                       (WFR_PCIE + 0x000000000094)
#define WFR_PCI_CFG_CAP9_RESETCSR                              0x0000001Eull
#define WFR_PCI_CFG_CAP9_MAX_END_END_TLP_PREFIXES_SHIFT        22
#define WFR_PCI_CFG_CAP9_MAX_END_END_TLP_PREFIXES_MASK         0x3ull
#define WFR_PCI_CFG_CAP9_MAX_END_END_TLP_PREFIXES_SMASK        0xC00000ull
#define WFR_PCI_CFG_CAP9_END_END_TLP_PREFIX_SUP_SHIFT          21
#define WFR_PCI_CFG_CAP9_END_END_TLP_PREFIX_SUP_MASK           0x1ull
#define WFR_PCI_CFG_CAP9_END_END_TLP_PREFIX_SUP_SMASK          0x200000ull
#define WFR_PCI_CFG_CAP9_EXT_FMT_FIELD_SUP_SHIFT               20
#define WFR_PCI_CFG_CAP9_EXT_FMT_FIELD_SUP_MASK                0x1ull
#define WFR_PCI_CFG_CAP9_EXT_FMT_FIELD_SUP_SMASK               0x100000ull
#define WFR_PCI_CFG_CAP9_OBFF_SUP_SHIFT                        18
#define WFR_PCI_CFG_CAP9_OBFF_SUP_MASK                         0x3ull
#define WFR_PCI_CFG_CAP9_OBFF_SUP_SMASK                        0xC0000ull
#define WFR_PCI_CFG_CAP9_TPH_COMP_SUP_SHIFT                    12
#define WFR_PCI_CFG_CAP9_TPH_COMP_SUP_MASK                     0x3ull
#define WFR_PCI_CFG_CAP9_TPH_COMP_SUP_SMASK                    0x3000ull
#define WFR_PCI_CFG_CAP9_LPR_MECH_SUP_SHIFT                    11
#define WFR_PCI_CFG_CAP9_LPR_MECH_SUP_MASK                     0x1ull
#define WFR_PCI_CFG_CAP9_LPR_MECH_SUP_SMASK                    0x800ull
#define WFR_PCI_CFG_CAP9_NO_RO_ENABLED_PR_PR_PASSING_SHIFT     10
#define WFR_PCI_CFG_CAP9_NO_RO_ENABLED_PR_PR_PASSING_MASK      0x1ull
#define WFR_PCI_CFG_CAP9_NO_RO_ENABLED_PR_PR_PASSING_SMASK     0x400ull
#define WFR_PCI_CFG_CAP9_CAS128_SUP_SHIFT                      9
#define WFR_PCI_CFG_CAP9_CAS128_SUP_MASK                       0x1ull
#define WFR_PCI_CFG_CAP9_CAS128_SUP_SMASK                      0x200ull
#define WFR_PCI_CFG_CAP9_ATOMIC_OP64_SUP_SHIFT                 8
#define WFR_PCI_CFG_CAP9_ATOMIC_OP64_SUP_MASK                  0x1ull
#define WFR_PCI_CFG_CAP9_ATOMIC_OP64_SUP_SMASK                 0x100ull
#define WFR_PCI_CFG_CAP9_ATOMIC_OP32_SUP_SHIFT                 7
#define WFR_PCI_CFG_CAP9_ATOMIC_OP32_SUP_MASK                  0x1ull
#define WFR_PCI_CFG_CAP9_ATOMIC_OP32_SUP_SMASK                 0x80ull
#define WFR_PCI_CFG_CAP9_ARI_FWD_SUP_SHIFT                     5
#define WFR_PCI_CFG_CAP9_ARI_FWD_SUP_MASK                      0x1ull
#define WFR_PCI_CFG_CAP9_ARI_FWD_SUP_SMASK                     0x20ull
#define WFR_PCI_CFG_CAP9_CPL_TIMEOUT_DIS_SUP_SHIFT             4
#define WFR_PCI_CFG_CAP9_CPL_TIMEOUT_DIS_SUP_MASK              0x1ull
#define WFR_PCI_CFG_CAP9_CPL_TIMEOUT_DIS_SUP_SMASK             0x10ull
#define WFR_PCI_CFG_CAP9_CPL_TIMEOUT_RANGES_SUP_SHIFT          0
#define WFR_PCI_CFG_CAP9_CPL_TIMEOUT_RANGES_SUP_MASK           0xFull
#define WFR_PCI_CFG_CAP9_CPL_TIMEOUT_RANGES_SUP_SMASK          0xFull
/*
* Table #24 of 260_PCI_Registers.xml - PciCfgCap10
* PCI configuration register for PCIe capabilities 10 (Device Control 2 
* Register).
*/
#define WFR_PCI_CFG_CAP10                                      (WFR_PCIE + 0x000000000098)
#define WFR_PCI_CFG_CAP10_RESETCSR                             0x00000000ull
#define WFR_PCI_CFG_CAP10_END_END_TLP_PREFIX_BLOCK_SHIFT       15
#define WFR_PCI_CFG_CAP10_END_END_TLP_PREFIX_BLOCK_MASK        0x1ull
#define WFR_PCI_CFG_CAP10_END_END_TLP_PREFIX_BLOCK_SMASK       0x8000ull
#define WFR_PCI_CFG_CAP10_OBFF_EN_SHIFT                        13
#define WFR_PCI_CFG_CAP10_OBFF_EN_MASK                         0x3ull
#define WFR_PCI_CFG_CAP10_OBFF_EN_SMASK                        0x6000ull
#define WFR_PCI_CFG_CAP10_LTR_MECH_EN_SHIFT                    10
#define WFR_PCI_CFG_CAP10_LTR_MECH_EN_MASK                     0x1ull
#define WFR_PCI_CFG_CAP10_LTR_MECH_EN_SMASK                    0x400ull
#define WFR_PCI_CFG_CAP10_IDO_CPL_EN_SHIFT                     9
#define WFR_PCI_CFG_CAP10_IDO_CPL_EN_MASK                      0x1ull
#define WFR_PCI_CFG_CAP10_IDO_CPL_EN_SMASK                     0x200ull
#define WFR_PCI_CFG_CAP10_IDO_REQ_EN_SHIFT                     8
#define WFR_PCI_CFG_CAP10_IDO_REQ_EN_MASK                      0x1ull
#define WFR_PCI_CFG_CAP10_IDO_REQ_EN_SMASK                     0x100ull
#define WFR_PCI_CFG_CAP10_ATOMIC_OP_EGR_BLOCK_SHIFT            7
#define WFR_PCI_CFG_CAP10_ATOMIC_OP_EGR_BLOCK_MASK             0x1ull
#define WFR_PCI_CFG_CAP10_ATOMIC_OP_EGR_BLOCK_SMASK            0x80ull
#define WFR_PCI_CFG_CAP10_ATOMIC_OP_REQ_EN_SHIFT               6
#define WFR_PCI_CFG_CAP10_ATOMIC_OP_REQ_EN_MASK                0x1ull
#define WFR_PCI_CFG_CAP10_ATOMIC_OP_REQ_EN_SMASK               0x40ull
#define WFR_PCI_CFG_CAP10_ARI_FWD_EN_SHIFT                     5
#define WFR_PCI_CFG_CAP10_ARI_FWD_EN_MASK                      0x1ull
#define WFR_PCI_CFG_CAP10_ARI_FWD_EN_SMASK                     0x20ull
#define WFR_PCI_CFG_CAP10_CPL_TIMEOUT_DIS_SHIFT                4
#define WFR_PCI_CFG_CAP10_CPL_TIMEOUT_DIS_MASK                 0x1ull
#define WFR_PCI_CFG_CAP10_CPL_TIMEOUT_DIS_SMASK                0x10ull
#define WFR_PCI_CFG_CAP10_CPL_TIMEOUT_VALUE_SHIFT              0
#define WFR_PCI_CFG_CAP10_CPL_TIMEOUT_VALUE_MASK               0xFull
#define WFR_PCI_CFG_CAP10_CPL_TIMEOUT_VALUE_SMASK              0xFull
/*
* Table #25 of 260_PCI_Registers.xml - PciCfgCap11
* PCI configuration register for PCIe capabilities 11 (Link Capabilities 2 
* Register).
*/
#define WFR_PCI_CFG_CAP11                                      (WFR_PCIE + 0x00000000009C)
#define WFR_PCI_CFG_CAP11_RESETCSR                             0x0000000Eull
#define WFR_PCI_CFG_CAP11_CROSS_LINK_SUP_SHIFT                 8
#define WFR_PCI_CFG_CAP11_CROSS_LINK_SUP_MASK                  0x1ull
#define WFR_PCI_CFG_CAP11_CROSS_LINK_SUP_SMASK                 0x100ull
#define WFR_PCI_CFG_CAP11_SUP_LINK_SPEEDS_VECTOR_SHIFT         1
#define WFR_PCI_CFG_CAP11_SUP_LINK_SPEEDS_VECTOR_MASK          0x7Full
#define WFR_PCI_CFG_CAP11_SUP_LINK_SPEEDS_VECTOR_SMASK         0xFEull
/*
* Table #26 of 260_PCI_Registers.xml - PciCfgCap12
* PCI configuration register for PCIe capabilities 12 (Link Status 2 Register 
* and Link Control 2 Register).
*/
#define WFR_PCI_CFG_CAP12                                      (WFR_PCIE + 0x0000000000A0)
#define WFR_PCI_CFG_CAP12_RESETCSR                             0x00000003ull
#define WFR_PCI_CFG_CAP12_LINK_EQUALIZATION_REQUEST_SHIFT      21
#define WFR_PCI_CFG_CAP12_LINK_EQUALIZATION_REQUEST_MASK       0x1ull
#define WFR_PCI_CFG_CAP12_LINK_EQUALIZATION_REQUEST_SMASK      0x200000ull
#define WFR_PCI_CFG_CAP12_EQUALIZATION_PHASE3_SUCCESSFUL_SHIFT 20
#define WFR_PCI_CFG_CAP12_EQUALIZATION_PHASE3_SUCCESSFUL_MASK  0x1ull
#define WFR_PCI_CFG_CAP12_EQUALIZATION_PHASE3_SUCCESSFUL_SMASK 0x100000ull
#define WFR_PCI_CFG_CAP12_EQUALIZATION_PHASE2_SUCCESSFUL_SHIFT 19
#define WFR_PCI_CFG_CAP12_EQUALIZATION_PHASE2_SUCCESSFUL_MASK  0x1ull
#define WFR_PCI_CFG_CAP12_EQUALIZATION_PHASE2_SUCCESSFUL_SMASK 0x80000ull
#define WFR_PCI_CFG_CAP12_EQUALIZATION_PHASE1_SUCCESSFUL_SHIFT 18
#define WFR_PCI_CFG_CAP12_EQUALIZATION_PHASE1_SUCCESSFUL_MASK  0x1ull
#define WFR_PCI_CFG_CAP12_EQUALIZATION_PHASE1_SUCCESSFUL_SMASK 0x40000ull
#define WFR_PCI_CFG_CAP12_EQUALIZATION_COMPLETE_SHIFT          17
#define WFR_PCI_CFG_CAP12_EQUALIZATION_COMPLETE_MASK           0x1ull
#define WFR_PCI_CFG_CAP12_EQUALIZATION_COMPLETE_SMASK          0x20000ull
#define WFR_PCI_CFG_CAP12_CURR_DEEMP_LEVEL_SHIFT               16
#define WFR_PCI_CFG_CAP12_CURR_DEEMP_LEVEL_MASK                0x1ull
#define WFR_PCI_CFG_CAP12_CURR_DEEMP_LEVEL_SMASK               0x10000ull
#define WFR_PCI_CFG_CAP12_COMPLIANCE_PRESET_DEEMP_SHIFT        12
#define WFR_PCI_CFG_CAP12_COMPLIANCE_PRESET_DEEMP_MASK         0xFull
#define WFR_PCI_CFG_CAP12_COMPLIANCE_PRESET_DEEMP_SMASK        0xF000ull
#define WFR_PCI_CFG_CAP12_COMPLIANCE_SOS_SHIFT                 11
#define WFR_PCI_CFG_CAP12_COMPLIANCE_SOS_MASK                  0x1ull
#define WFR_PCI_CFG_CAP12_COMPLIANCE_SOS_SMASK                 0x800ull
#define WFR_PCI_CFG_CAP12_ENTR_MOD_COMPLIANCE_SHIFT            10
#define WFR_PCI_CFG_CAP12_ENTR_MOD_COMPLIANCE_MASK             0x1ull
#define WFR_PCI_CFG_CAP12_ENTR_MOD_COMPLIANCE_SMASK            0x400ull
#define WFR_PCI_CFG_CAP12_XMT_MARGIN_SHIFT                     7
#define WFR_PCI_CFG_CAP12_XMT_MARGIN_MASK                      0x7ull
#define WFR_PCI_CFG_CAP12_XMT_MARGIN_SMASK                     0x380ull
#define WFR_PCI_CFG_CAP12_HW_AUTO_SPD_DISABLE_SHIFT            5
#define WFR_PCI_CFG_CAP12_HW_AUTO_SPD_DISABLE_MASK             0x1ull
#define WFR_PCI_CFG_CAP12_HW_AUTO_SPD_DISABLE_SMASK            0x20ull
#define WFR_PCI_CFG_CAP12_ENTR_COMPLIANCE_SHIFT                4
#define WFR_PCI_CFG_CAP12_ENTR_COMPLIANCE_MASK                 0x1ull
#define WFR_PCI_CFG_CAP12_ENTR_COMPLIANCE_SMASK                0x10ull
#define WFR_PCI_CFG_CAP12_TARGET_LINK_SPD_SHIFT                0
#define WFR_PCI_CFG_CAP12_TARGET_LINK_SPD_MASK                 0xFull
#define WFR_PCI_CFG_CAP12_TARGET_LINK_SPD_SMASK                0xFull
/*
* Table #27 of 260_PCI_Registers.xml - PciCfgMsix0
* PCI configuration register for MSI-X 0 (MsixCtrl).
*/
#define WFR_PCI_CFG_MSIX0                                      (WFR_PCIE + 0x0000000000B0)
#define WFR_PCI_CFG_MSIX0_RESETCSR                             0x00FF0011ull
#define WFR_PCI_CFG_MSIX0_MSIX_ENABLE_SHIFT                    31
#define WFR_PCI_CFG_MSIX0_MSIX_ENABLE_MASK                     0x1ull
#define WFR_PCI_CFG_MSIX0_MSIX_ENABLE_SMASK                    0x80000000ull
#define WFR_PCI_CFG_MSIX0_FUNCTION_MASK_SHIFT                  30
#define WFR_PCI_CFG_MSIX0_FUNCTION_MASK_MASK                   0x1ull
#define WFR_PCI_CFG_MSIX0_FUNCTION_MASK_SMASK                  0x40000000ull
#define WFR_PCI_CFG_MSIX0_MSIX_TBL_SIZE_SHIFT                  16
#define WFR_PCI_CFG_MSIX0_MSIX_TBL_SIZE_MASK                   0x7FFull
#define WFR_PCI_CFG_MSIX0_MSIX_TBL_SIZE_SMASK                  0x7FF0000ull
#define WFR_PCI_CFG_MSIX0_NEXT_CAP_PTR_SHIFT                   8
#define WFR_PCI_CFG_MSIX0_NEXT_CAP_PTR_MASK                    0xFFull
#define WFR_PCI_CFG_MSIX0_NEXT_CAP_PTR_SMASK                   0xFF00ull
#define WFR_PCI_CFG_MSIX0_MSIX_CAP_ID_SHIFT                    0
#define WFR_PCI_CFG_MSIX0_MSIX_CAP_ID_MASK                     0xFFull
#define WFR_PCI_CFG_MSIX0_MSIX_CAP_ID_SMASK                    0xFFull
/*
* Table #28 of 260_PCI_Registers.xml - PciCfgMsix1
* PCI configuration register for MSI-X 1 (MsixTable).
*/
#define WFR_PCI_CFG_MSIX1                                      (WFR_PCIE + 0x0000000000B4)
#define WFR_PCI_CFG_MSIX1_RESETCSR                             0x00100000ull
#define WFR_PCI_CFG_MSIX1_MSIX_TABLE_OFFSET_SHIFT              3
#define WFR_PCI_CFG_MSIX1_MSIX_TABLE_OFFSET_MASK               0x1FFFFFFFull
#define WFR_PCI_CFG_MSIX1_MSIX_TABLE_OFFSET_SMASK              0xFFFFFFF8ull
#define WFR_PCI_CFG_MSIX1_MSIX_TABLE_BIR_SHIFT                 0
#define WFR_PCI_CFG_MSIX1_MSIX_TABLE_BIR_MASK                  0x7ull
#define WFR_PCI_CFG_MSIX1_MSIX_TABLE_BIR_SMASK                 0x7ull
/*
* Table #29 of 260_PCI_Registers.xml - PciCfgMsix2
* PCI configuration register for MSI-X 2 (MsixPba).
*/
#define WFR_PCI_CFG_MSIX2                                      (WFR_PCIE + 0x0000000000B8)
#define WFR_PCI_CFG_MSIX2_RESETCSR                             0x00110000ull
#define WFR_PCI_CFG_MSIX2_MSIX_PBA_OFFSET_SHIFT                3
#define WFR_PCI_CFG_MSIX2_MSIX_PBA_OFFSET_MASK                 0x1FFFFFFFull
#define WFR_PCI_CFG_MSIX2_MSIX_PBA_OFFSET_SMASK                0xFFFFFFF8ull
#define WFR_PCI_CFG_MSIX2_MSIX_PBA_BIR_SHIFT                   0
#define WFR_PCI_CFG_MSIX2_MSIX_PBA_BIR_MASK                    0x7ull
#define WFR_PCI_CFG_MSIX2_MSIX_PBA_BIR_SMASK                   0x7ull
/*
* Table #30 of 260_PCI_Registers.xml - PcieCfgAer0
* PCIe configuration register for AER 0 (PcieEnhanCap: PCIe Advanced Error 
* Reporting Extended Capability).
*/
#define WFR_PCIE_CFG_AER0                                      (WFR_PCIE + 0x000000000100)
#define WFR_PCIE_CFG_AER0_RESETCSR                             0x00010001ull
#define WFR_PCIE_CFG_AER0_AER_NXT_PTR_SHIFT                    20
#define WFR_PCIE_CFG_AER0_AER_NXT_PTR_MASK                     0xFFFull
#define WFR_PCIE_CFG_AER0_AER_NXT_PTR_SMASK                    0xFFF00000ull
#define WFR_PCIE_CFG_AER0_PCIE_EXT_CAP_VERSION_SHIFT           16
#define WFR_PCIE_CFG_AER0_PCIE_EXT_CAP_VERSION_MASK            0xFull
#define WFR_PCIE_CFG_AER0_PCIE_EXT_CAP_VERSION_SMASK           0xF0000ull
#define WFR_PCIE_CFG_AER0_PCIE_EXT_CAP_ID_SHIFT                0
#define WFR_PCIE_CFG_AER0_PCIE_EXT_CAP_ID_MASK                 0xFFFFull
#define WFR_PCIE_CFG_AER0_PCIE_EXT_CAP_ID_SMASK                0xFFFFull
/*
* Table #31 of 260_PCI_Registers.xml - PcieCfgAer1
* PCIe configuration register for AER 1 (PcieUncorErrStatus: PCIe uncorrectable 
* error status register).
*/
#define WFR_PCIE_CFG_AER1                                      (WFR_PCIE + 0x000000000104)
#define WFR_PCIE_CFG_AER1_RESETCSR                             0x00000000ull
#define WFR_PCIE_CFG_AER1_UNSUP_REQ_ERR_SHIFT                  20
#define WFR_PCIE_CFG_AER1_UNSUP_REQ_ERR_MASK                   0x1ull
#define WFR_PCIE_CFG_AER1_UNSUP_REQ_ERR_SMASK                  0x100000ull
#define WFR_PCIE_CFG_AER1_ECRC_ERR_SHIFT                       19
#define WFR_PCIE_CFG_AER1_ECRC_ERR_MASK                        0x1ull
#define WFR_PCIE_CFG_AER1_ECRC_ERR_SMASK                       0x80000ull
#define WFR_PCIE_CFG_AER1_MALF_TLP_ERR_SHIFT                   18
#define WFR_PCIE_CFG_AER1_MALF_TLP_ERR_MASK                    0x1ull
#define WFR_PCIE_CFG_AER1_MALF_TLP_ERR_SMASK                   0x40000ull
#define WFR_PCIE_CFG_AER1_RCV_OVRFLW_ERR_SHIFT                 17
#define WFR_PCIE_CFG_AER1_RCV_OVRFLW_ERR_MASK                  0x1ull
#define WFR_PCIE_CFG_AER1_RCV_OVRFLW_ERR_SMASK                 0x20000ull
#define WFR_PCIE_CFG_AER1_UNEXP_CPL_ERR_SHIFT                  16
#define WFR_PCIE_CFG_AER1_UNEXP_CPL_ERR_MASK                   0x1ull
#define WFR_PCIE_CFG_AER1_UNEXP_CPL_ERR_SMASK                  0x10000ull
#define WFR_PCIE_CFG_AER1_CMPLTR_ABORT_ERR_SHIFT               15
#define WFR_PCIE_CFG_AER1_CMPLTR_ABORT_ERR_MASK                0x1ull
#define WFR_PCIE_CFG_AER1_CMPLTR_ABORT_ERR_SMASK               0x8000ull
#define WFR_PCIE_CFG_AER1_CPL_TIMEOUT_ERR_SHIFT                14
#define WFR_PCIE_CFG_AER1_CPL_TIMEOUT_ERR_MASK                 0x1ull
#define WFR_PCIE_CFG_AER1_CPL_TIMEOUT_ERR_SMASK                0x4000ull
#define WFR_PCIE_CFG_AER1_FC_ERR_SHIFT                         13
#define WFR_PCIE_CFG_AER1_FC_ERR_MASK                          0x1ull
#define WFR_PCIE_CFG_AER1_FC_ERR_SMASK                         0x2000ull
#define WFR_PCIE_CFG_AER1_POISONED_TLP_ERR_SHIFT               12
#define WFR_PCIE_CFG_AER1_POISONED_TLP_ERR_MASK                0x1ull
#define WFR_PCIE_CFG_AER1_POISONED_TLP_ERR_SMASK               0x1000ull
#define WFR_PCIE_CFG_AER1_DLLP_ERR_SHIFT                       4
#define WFR_PCIE_CFG_AER1_DLLP_ERR_MASK                        0x1ull
#define WFR_PCIE_CFG_AER1_DLLP_ERR_SMASK                       0x10ull
/*
* Table #32 of 260_PCI_Registers.xml - PcieCfgAer2
* PCIe configuration register for AER 2 (PcieUncorErrMask: PCIe Uncorrectable 
* error mask register).
*/
#define WFR_PCIE_CFG_AER2                                      (WFR_PCIE + 0x000000000108)
#define WFR_PCIE_CFG_AER2_RESETCSR                             0x00000000ull
#define WFR_PCIE_CFG_AER2_UNSUP_REQ_ERR_MSK_SHIFT              20
#define WFR_PCIE_CFG_AER2_UNSUP_REQ_ERR_MSK_MASK               0x1ull
#define WFR_PCIE_CFG_AER2_UNSUP_REQ_ERR_MSK_SMASK              0x100000ull
#define WFR_PCIE_CFG_AER2_ECRC_ERR_MSK_SHIFT                   19
#define WFR_PCIE_CFG_AER2_ECRC_ERR_MSK_MASK                    0x1ull
#define WFR_PCIE_CFG_AER2_ECRC_ERR_MSK_SMASK                   0x80000ull
#define WFR_PCIE_CFG_AER2_MALF_TLP_ERR_MSK_SHIFT               18
#define WFR_PCIE_CFG_AER2_MALF_TLP_ERR_MSK_MASK                0x1ull
#define WFR_PCIE_CFG_AER2_MALF_TLP_ERR_MSK_SMASK               0x40000ull
#define WFR_PCIE_CFG_AER2_RCV_OVRFLW_ERR_MSK_SHIFT             17
#define WFR_PCIE_CFG_AER2_RCV_OVRFLW_ERR_MSK_MASK              0x1ull
#define WFR_PCIE_CFG_AER2_RCV_OVRFLW_ERR_MSK_SMASK             0x20000ull
#define WFR_PCIE_CFG_AER2_UNEXP_CPL_ERR_MSK_SHIFT              16
#define WFR_PCIE_CFG_AER2_UNEXP_CPL_ERR_MSK_MASK               0x1ull
#define WFR_PCIE_CFG_AER2_UNEXP_CPL_ERR_MSK_SMASK              0x10000ull
#define WFR_PCIE_CFG_AER2_CMPLTR_ABORT_ERR_MSK_SHIFT           15
#define WFR_PCIE_CFG_AER2_CMPLTR_ABORT_ERR_MSK_MASK            0x1ull
#define WFR_PCIE_CFG_AER2_CMPLTR_ABORT_ERR_MSK_SMASK           0x8000ull
#define WFR_PCIE_CFG_AER2_CPL_TIMEOUT_ERR_MSK_SHIFT            14
#define WFR_PCIE_CFG_AER2_CPL_TIMEOUT_ERR_MSK_MASK             0x1ull
#define WFR_PCIE_CFG_AER2_CPL_TIMEOUT_ERR_MSK_SMASK            0x4000ull
#define WFR_PCIE_CFG_AER2_FC_ERR_MSK_SHIFT                     13
#define WFR_PCIE_CFG_AER2_FC_ERR_MSK_MASK                      0x1ull
#define WFR_PCIE_CFG_AER2_FC_ERR_MSK_SMASK                     0x2000ull
#define WFR_PCIE_CFG_AER2_POISONED_TLP_ERR_MSK_SHIFT           12
#define WFR_PCIE_CFG_AER2_POISONED_TLP_ERR_MSK_MASK            0x1ull
#define WFR_PCIE_CFG_AER2_POISONED_TLP_ERR_MSK_SMASK           0x1000ull
#define WFR_PCIE_CFG_AER2_DLLP_ERR_MSK_SHIFT                   4
#define WFR_PCIE_CFG_AER2_DLLP_ERR_MSK_MASK                    0x1ull
#define WFR_PCIE_CFG_AER2_DLLP_ERR_MSK_SMASK                   0x10ull
/*
* Table #33 of 260_PCI_Registers.xml - PcieCfgAer3
* PCIe configuration register for AER 3 (PcieUncorErrSvr: PCIe Uncorrectable 
* Error Severity Register).
*/
#define WFR_PCIE_CFG_AER3                                      (WFR_PCIE + 0x00000000010C)
#define WFR_PCIE_CFG_AER3_RESETCSR                             0x00062010ull
#define WFR_PCIE_CFG_AER3_UNSUP_REQ_ERR_SVR_SHIFT              20
#define WFR_PCIE_CFG_AER3_UNSUP_REQ_ERR_SVR_MASK               0x1ull
#define WFR_PCIE_CFG_AER3_UNSUP_REQ_ERR_SVR_SMASK              0x100000ull
#define WFR_PCIE_CFG_AER3_ECRC_ERR_SVR_SHIFT                   19
#define WFR_PCIE_CFG_AER3_ECRC_ERR_SVR_MASK                    0x1ull
#define WFR_PCIE_CFG_AER3_ECRC_ERR_SVR_SMASK                   0x80000ull
#define WFR_PCIE_CFG_AER3_MALF_TLP_ERR_SVR_SHIFT               18
#define WFR_PCIE_CFG_AER3_MALF_TLP_ERR_SVR_MASK                0x1ull
#define WFR_PCIE_CFG_AER3_MALF_TLP_ERR_SVR_SMASK               0x40000ull
#define WFR_PCIE_CFG_AER3_RCV_OVRFLW_ERR_SVR_SHIFT             17
#define WFR_PCIE_CFG_AER3_RCV_OVRFLW_ERR_SVR_MASK              0x1ull
#define WFR_PCIE_CFG_AER3_RCV_OVRFLW_ERR_SVR_SMASK             0x20000ull
#define WFR_PCIE_CFG_AER3_UNEXP_CPL_ERR_SVR_SHIFT              16
#define WFR_PCIE_CFG_AER3_UNEXP_CPL_ERR_SVR_MASK               0x1ull
#define WFR_PCIE_CFG_AER3_UNEXP_CPL_ERR_SVR_SMASK              0x10000ull
#define WFR_PCIE_CFG_AER3_CMPLTR_ABORT_ERR_SVR_SHIFT           15
#define WFR_PCIE_CFG_AER3_CMPLTR_ABORT_ERR_SVR_MASK            0x1ull
#define WFR_PCIE_CFG_AER3_CMPLTR_ABORT_ERR_SVR_SMASK           0x8000ull
#define WFR_PCIE_CFG_AER3_CPL_TIMEOUT_ERR_SVR_SHIFT            14
#define WFR_PCIE_CFG_AER3_CPL_TIMEOUT_ERR_SVR_MASK             0x1ull
#define WFR_PCIE_CFG_AER3_CPL_TIMEOUT_ERR_SVR_SMASK            0x4000ull
#define WFR_PCIE_CFG_AER3_FC_ERR_SVR_SHIFT                     13
#define WFR_PCIE_CFG_AER3_FC_ERR_SVR_MASK                      0x1ull
#define WFR_PCIE_CFG_AER3_FC_ERR_SVR_SMASK                     0x2000ull
#define WFR_PCIE_CFG_AER3_POISONED_TLP_ERR_SVR_SHIFT           12
#define WFR_PCIE_CFG_AER3_POISONED_TLP_ERR_SVR_MASK            0x1ull
#define WFR_PCIE_CFG_AER3_POISONED_TLP_ERR_SVR_SMASK           0x1000ull
#define WFR_PCIE_CFG_AER3_DLLP_ERR_SVR_SHIFT                   4
#define WFR_PCIE_CFG_AER3_DLLP_ERR_SVR_MASK                    0x1ull
#define WFR_PCIE_CFG_AER3_DLLP_ERR_SVR_SMASK                   0x10ull
/*
* Table #34 of 260_PCI_Registers.xml - PcieCfgAer4
* PCIe configuration register for AER 4 (PcieCorErrStatus: PCIe Correctable 
* Error Status Register).
*/
#define WFR_PCIE_CFG_AER4                                      (WFR_PCIE + 0x000000000110)
#define WFR_PCIE_CFG_AER4_RESETCSR                             0x00000000ull
#define WFR_PCIE_CFG_AER4_ADVISORY_NON_FATAL_ERR_SHIFT         13
#define WFR_PCIE_CFG_AER4_ADVISORY_NON_FATAL_ERR_MASK          0x1ull
#define WFR_PCIE_CFG_AER4_ADVISORY_NON_FATAL_ERR_SMASK         0x2000ull
#define WFR_PCIE_CFG_AER4_REPLY_TIMEOUT_ERR_SHIFT              12
#define WFR_PCIE_CFG_AER4_REPLY_TIMEOUT_ERR_MASK               0x1ull
#define WFR_PCIE_CFG_AER4_REPLY_TIMEOUT_ERR_SMASK              0x1000ull
#define WFR_PCIE_CFG_AER4_REPLAY_ROLLOVER_ERR_SHIFT            8
#define WFR_PCIE_CFG_AER4_REPLAY_ROLLOVER_ERR_MASK             0x1ull
#define WFR_PCIE_CFG_AER4_REPLAY_ROLLOVER_ERR_SMASK            0x100ull
#define WFR_PCIE_CFG_AER4_BAD_DLLP_ERR_SHIFT                   7
#define WFR_PCIE_CFG_AER4_BAD_DLLP_ERR_MASK                    0x1ull
#define WFR_PCIE_CFG_AER4_BAD_DLLP_ERR_SMASK                   0x80ull
#define WFR_PCIE_CFG_AER4_BAD_TLP_ERR_SHIFT                    6
#define WFR_PCIE_CFG_AER4_BAD_TLP_ERR_MASK                     0x1ull
#define WFR_PCIE_CFG_AER4_BAD_TLP_ERR_SMASK                    0x40ull
#define WFR_PCIE_CFG_AER4_RCV_ERR_SHIFT                        0
#define WFR_PCIE_CFG_AER4_RCV_ERR_MASK                         0x1ull
#define WFR_PCIE_CFG_AER4_RCV_ERR_SMASK                        0x1ull
/*
* Table #35 of 260_PCI_Registers.xml - PcieCfgAer5
* PCIe configuration register for AER 5 (PcieCorErrMask: PCIe Correctable Error 
* Mask Register).
*/
#define WFR_PCIE_CFG_AER5                                      (WFR_PCIE + 0x000000000114)
#define WFR_PCIE_CFG_AER5_RESETCSR                             0x00002000ull
#define WFR_PCIE_CFG_AER5_ADVISORY_NON_FATAL_ERR_MSK_SHIFT     13
#define WFR_PCIE_CFG_AER5_ADVISORY_NON_FATAL_ERR_MSK_MASK      0x1ull
#define WFR_PCIE_CFG_AER5_ADVISORY_NON_FATAL_ERR_MSK_SMASK     0x2000ull
#define WFR_PCIE_CFG_AER5_REPLY_TIMEOUT_ERR_MSK_SHIFT          12
#define WFR_PCIE_CFG_AER5_REPLY_TIMEOUT_ERR_MSK_MASK           0x1ull
#define WFR_PCIE_CFG_AER5_REPLY_TIMEOUT_ERR_MSK_SMASK          0x1000ull
#define WFR_PCIE_CFG_AER5_REPLAY_ROLLOVER_ERR_MSK_SHIFT        8
#define WFR_PCIE_CFG_AER5_REPLAY_ROLLOVER_ERR_MSK_MASK         0x1ull
#define WFR_PCIE_CFG_AER5_REPLAY_ROLLOVER_ERR_MSK_SMASK        0x100ull
#define WFR_PCIE_CFG_AER5_BAD_DLLP_ERR_MSK_SHIFT               7
#define WFR_PCIE_CFG_AER5_BAD_DLLP_ERR_MSK_MASK                0x1ull
#define WFR_PCIE_CFG_AER5_BAD_DLLP_ERR_MSK_SMASK               0x80ull
#define WFR_PCIE_CFG_AER5_BAD_TLP_ERR_MSK_SHIFT                6
#define WFR_PCIE_CFG_AER5_BAD_TLP_ERR_MSK_MASK                 0x1ull
#define WFR_PCIE_CFG_AER5_BAD_TLP_ERR_MSK_SMASK                0x40ull
#define WFR_PCIE_CFG_AER5_RCV_ERR_MSK_SHIFT                    0
#define WFR_PCIE_CFG_AER5_RCV_ERR_MSK_MASK                     0x1ull
#define WFR_PCIE_CFG_AER5_RCV_ERR_MSK_SMASK                    0x1ull
/*
* Table #36 of 260_PCI_Registers.xml - PcieCfgAer6
* PCIe configuration register for AER 6 (PcieAdvCapCtrl: PCIe Advanced 
* Capabilities and Control Register).
*/
#define WFR_PCIE_CFG_AER6                                      (WFR_PCIE + 0x000000000118)
#define WFR_PCIE_CFG_AER6_RESETCSR                             0x000000A0ull
#define WFR_PCIE_CFG_AER6_ECRC_CHK_EN_SHIFT                    8
#define WFR_PCIE_CFG_AER6_ECRC_CHK_EN_MASK                     0x1ull
#define WFR_PCIE_CFG_AER6_ECRC_CHK_EN_SMASK                    0x100ull
#define WFR_PCIE_CFG_AER6_ECRC_CHK_CAP_SHIFT                   7
#define WFR_PCIE_CFG_AER6_ECRC_CHK_CAP_MASK                    0x1ull
#define WFR_PCIE_CFG_AER6_ECRC_CHK_CAP_SMASK                   0x80ull
#define WFR_PCIE_CFG_AER6_ECEC_GEN_EN_SHIFT                    6
#define WFR_PCIE_CFG_AER6_ECEC_GEN_EN_MASK                     0x1ull
#define WFR_PCIE_CFG_AER6_ECEC_GEN_EN_SMASK                    0x40ull
#define WFR_PCIE_CFG_AER6_ECRC_GEN_CAP_SHIFT                   5
#define WFR_PCIE_CFG_AER6_ECRC_GEN_CAP_MASK                    0x1ull
#define WFR_PCIE_CFG_AER6_ECRC_GEN_CAP_SMASK                   0x20ull
#define WFR_PCIE_CFG_AER6_FIRST_ERR_PTR_SHIFT                  0
#define WFR_PCIE_CFG_AER6_FIRST_ERR_PTR_MASK                   0x1Full
#define WFR_PCIE_CFG_AER6_FIRST_ERR_PTR_SMASK                  0x1Full
/*
* Table #37 of 260_PCI_Registers.xml - PcieCfgAer7
* PCIe configuration register for AER 7 (PCIe Header Log Register 
* 0).
*/
#define WFR_PCIE_CFG_AER7                                      (WFR_PCIE + 0x00000000011C)
#define WFR_PCIE_CFG_AER7_RESETCSR                             0x00000000ull
#define WFR_PCIE_CFG_AER7_PCIE_HDR_LOG0_SHIFT                  0
#define WFR_PCIE_CFG_AER7_PCIE_HDR_LOG0_MASK                   0xFFFFFFFFull
#define WFR_PCIE_CFG_AER7_PCIE_HDR_LOG0_SMASK                  0xFFFFFFFFull
/*
* Table #38 of 260_PCI_Registers.xml - PcieCfgAer8
* PCIe configuration register for AER 8 (PCIe Header Log Register 
* 1).
*/
#define WFR_PCIE_CFG_AER8                                      (WFR_PCIE + 0x000000000120)
#define WFR_PCIE_CFG_AER8_RESETCSR                             0x00000000ull
#define WFR_PCIE_CFG_AER8_PCIE_HDR_LOG1_SHIFT                  0
#define WFR_PCIE_CFG_AER8_PCIE_HDR_LOG1_MASK                   0xFFFFFFFFull
#define WFR_PCIE_CFG_AER8_PCIE_HDR_LOG1_SMASK                  0xFFFFFFFFull
/*
* Table #39 of 260_PCI_Registers.xml - PcieCfgAer9
* PCIe configuration register for AER 9 (PCIe Header Log Register 
* 2).
*/
#define WFR_PCIE_CFG_AER9                                      (WFR_PCIE + 0x000000000124)
#define WFR_PCIE_CFG_AER9_RESETCSR                             0x00000000ull
#define WFR_PCIE_CFG_AER9_PCIE_HDR_LOG2_SHIFT                  0
#define WFR_PCIE_CFG_AER9_PCIE_HDR_LOG2_MASK                   0xFFFFFFFFull
#define WFR_PCIE_CFG_AER9_PCIE_HDR_LOG2_SMASK                  0xFFFFFFFFull
/*
* Table #40 of 260_PCI_Registers.xml - PcieCfgAer10
* PCIe configuration register for AER 10 (PCIe Header Log Register 
* 3).
*/
#define WFR_PCIE_CFG_AER10                                     (WFR_PCIE + 0x000000000128)
#define WFR_PCIE_CFG_AER10_RESETCSR                            0x00000000ull
#define WFR_PCIE_CFG_AER10_PCIE_HDR_LOG3_SHIFT                 0
#define WFR_PCIE_CFG_AER10_PCIE_HDR_LOG3_MASK                  0xFFFFFFFFull
#define WFR_PCIE_CFG_AER10_PCIE_HDR_LOG3_SMASK                 0xFFFFFFFFull
