+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[25]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[0]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                         clock_spikestrip1/new_clock_reg/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[15]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[26]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[23]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[21]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[24]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[22]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[13]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[18]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[17]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[3]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[14]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[4]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[5]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[6]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[7]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[1]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[20]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[15]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[19]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[8]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[21]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[10]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[25]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[11]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[26]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[12]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[2]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[9]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[20]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[16]/R|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[22]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[24]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[14]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[19]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[16]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[23]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[18]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[13]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[8]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[17]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[6]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[3]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[7]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[12]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[10]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                       clock_spikestrip1/counter_reg[11]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[5]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[9]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[1]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[4]/D|
|     clk_out4_clk_wiz_0_7 |     clk_out1_clk_wiz_0_7 |                                                                        clock_spikestrip1/counter_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
