v 20111231 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 15900 1600 5 10 1 1 0 0 1
file=bcc_sdr_pg1.sch
T 19900 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
}
C 13800 2000 1 0 0 EMBEDDEDmount_hole.sym
[
T 14595 1999 8 10 0 1 0 0 1
refdes=MH?
V 14699 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 14699 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
P 13800 2500 14400 2500 1 0 0
{
T 13800 2500 5 10 0 0 0 0 1
pintype=unknown
T 14455 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 14305 2545 5 10 0 1 0 6 1
pinnumber=1
T 13800 2500 5 10 0 0 0 0 1
pinseq=1
T 14200 2800 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 14595 1999 5 10 1 1 0 0 1
refdes=MH2
T 13800 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 13800 1300 1 0 0 EMBEDDEDmount_hole.sym
[
T 14595 1299 8 10 0 1 0 0 1
refdes=MH?
V 14699 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 14699 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
P 13800 1800 14400 1800 1 0 0
{
T 13800 1800 5 10 0 0 0 0 1
pintype=unknown
T 14455 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 14305 1845 5 10 0 1 0 6 1
pinnumber=1
T 13800 1800 5 10 0 0 0 0 1
pinseq=1
T 14200 2100 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 14595 1299 5 10 1 1 0 0 1
refdes=MH4
T 13800 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 12500 2000 1 0 0 EMBEDDEDmount_hole.sym
[
T 13295 1999 8 10 0 1 0 0 1
refdes=MH?
V 13399 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 13399 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
P 12500 2500 13100 2500 1 0 0
{
T 12500 2500 5 10 0 0 0 0 1
pintype=unknown
T 13155 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 13005 2545 5 10 0 1 0 6 1
pinnumber=1
T 12500 2500 5 10 0 0 0 0 1
pinseq=1
T 12900 2800 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 13295 1999 5 10 1 1 0 0 1
refdes=MH1
T 12500 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 12500 1300 1 0 0 EMBEDDEDmount_hole.sym
[
T 13295 1299 8 10 0 1 0 0 1
refdes=MH?
V 13399 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 13399 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
P 12500 1800 13100 1800 1 0 0
{
T 12500 1800 5 10 0 0 0 0 1
pintype=unknown
T 13155 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 13005 1845 5 10 0 1 0 6 1
pinnumber=1
T 12500 1800 5 10 0 0 0 0 1
pinseq=1
T 12900 2100 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 13295 1299 5 10 1 1 0 0 1
refdes=MH3
T 12500 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
1
T 17400 1300 9 10 1 0 0 0 1
2
T 15900 2000 9 10 1 0 0 0 1
BCC SDR V0.1: Connector, Power and Codec
N 3200 11800 3200 16600 4
N 3600 12800 3200 12800 4
N 5400 11800 5400 16600 4
N 5400 11800 3200 11800 4
N 5000 12800 5400 12800 4
N 2800 12500 2800 12600 4
N 5300 13000 5000 13000 4
N 3300 13000 3600 13000 4
N 1900 16200 3600 16200 4
{
T 1900 16200 5 10 1 1 0 0 1
netname=JA0
}
N 1900 16000 3600 16000 4
{
T 1900 16000 5 10 1 1 0 0 1
netname=JA1
}
N 1900 15800 3600 15800 4
{
T 1900 15800 5 10 1 1 0 0 1
netname=JA2
}
N 1900 15600 3600 15600 4
{
T 1900 15600 5 10 1 1 0 0 1
netname=JA3
}
N 1900 15400 3600 15400 4
{
T 1900 15400 5 10 1 1 0 0 1
netname=JB0
}
N 1900 15200 3600 15200 4
{
T 1900 15200 5 10 1 1 0 0 1
netname=JB1
}
N 1900 15000 3600 15000 4
{
T 1900 15000 5 10 1 1 0 0 1
netname=JB2
}
N 1900 14800 3600 14800 4
{
T 1900 14800 5 10 1 1 0 0 1
netname=JB3
}
N 1900 14600 3600 14600 4
{
T 1900 14600 5 10 1 1 0 0 1
netname=JC0
}
N 1900 14400 3600 14400 4
{
T 1900 14400 5 10 1 1 0 0 1
netname=JC1
}
N 1900 14200 3600 14200 4
{
T 1900 14200 5 10 1 1 0 0 1
netname=JC2
}
N 1900 14000 3600 14000 4
{
T 1900 14000 5 10 1 1 0 0 1
netname=JC3
}
N 5000 14000 6600 14000 4
{
T 6200 14000 5 10 1 1 0 0 1
netname=JC7
}
N 5000 14200 6600 14200 4
{
T 6200 14200 5 10 1 1 0 0 1
netname=JC6
}
N 5000 14400 6600 14400 4
{
T 6200 14400 5 10 1 1 0 0 1
netname=JC5
}
N 5000 14600 6600 14600 4
{
T 6200 14600 5 10 1 1 0 0 1
netname=JC4
}
N 5000 14800 6600 14800 4
{
T 6200 14800 5 10 1 1 0 0 1
netname=JB7
}
N 5000 15000 6600 15000 4
{
T 6200 15000 5 10 1 1 0 0 1
netname=JB6
}
N 5000 15200 6600 15200 4
{
T 6200 15200 5 10 1 1 0 0 1
netname=JB5
}
N 5000 15400 6600 15400 4
{
T 6200 15400 5 10 1 1 0 0 1
netname=JB4
}
N 5000 15600 6600 15600 4
{
T 6200 15600 5 10 1 1 0 0 1
netname=JA7
}
N 5000 15800 6600 15800 4
{
T 6200 15800 5 10 1 1 0 0 1
netname=JA6
}
N 5000 16000 6600 16000 4
{
T 6200 16000 5 10 1 1 0 0 1
netname=JA5
}
N 5000 16200 6600 16200 4
{
T 6200 16200 5 10 1 1 0 0 1
netname=JA4
}
T 3800 17300 9 10 1 0 0 0 1
32-bit I/O Jack
N 5300 12500 2800 12500 4
N 5300 13000 5300 12500 4
N 3300 13000 3300 12500 4
N 1900 13800 3600 13800 4
{
T 1900 13800 5 10 1 1 0 0 1
netname=JD0
}
N 1900 13600 3600 13600 4
{
T 1900 13600 5 10 1 1 0 0 1
netname=JD1
}
N 1900 13400 3600 13400 4
{
T 1900 13400 5 10 1 1 0 0 1
netname=JD2
}
N 1900 13200 3600 13200 4
{
T 1900 13200 5 10 1 1 0 0 1
netname=JD3
}
N 5000 13800 6600 13800 4
{
T 6200 13800 5 10 1 1 0 0 1
netname=JD4
}
N 5000 13600 6600 13600 4
{
T 6200 13600 5 10 1 1 0 0 1
netname=JD5
}
N 5000 13400 6600 13400 4
{
T 6200 13400 5 10 1 1 0 0 1
netname=JD6
}
N 5000 13200 6600 13200 4
{
T 6200 13200 5 10 1 1 0 0 1
netname=JD7
}
N 3600 16600 3200 16600 4
N 5000 16600 5400 16600 4
C 2600 12600 1 0 0 EMBEDDED5V-plus-1.sym
[
T 2900 12600 8 8 0 0 0 0 1
net=+5V:1
T 2675 12850 9 8 1 0 0 0 1
+5V
L 2650 12800 2950 12800 3 0 0 0 -1 -1
P 2800 12600 2800 12800 1 0 0
{
T 2850 12650 5 6 0 1 0 0 1
pintype=pwr
T 2850 12650 5 6 0 1 0 0 1
pinlabel=1
T 2850 12650 5 6 0 0 0 0 1
pinseq=1
T 2850 12650 5 6 0 1 0 0 1
pinnumber=1
}
]
C 3100 11500 1 0 0 EMBEDDEDgnd-1.sym
[
T 3400 11550 8 10 0 0 0 0 1
net=GND:1
P 3200 11600 3200 11800 1 0 1
{
T 3258 11661 5 4 0 1 0 0 1
pinnumber=1
T 3258 11661 5 4 0 0 0 0 1
pinseq=1
T 3258 11661 5 4 0 1 0 0 1
pinlabel=1
T 3258 11661 5 4 0 1 0 0 1
pintype=pwr
}
L 3100 11600 3300 11600 3 0 0 0 -1 -1
L 3155 11550 3245 11550 3 0 0 0 -1 -1
L 3180 11510 3220 11510 3 0 0 0 -1 -1
]
C 3600 12700 1 0 0 EMBEDDEDhirose_fx2_40.sym
[
P 3600 12800 3900 12800 1 0 0
{
T 3805 12845 5 8 1 1 0 6 1
pinnumber=40
T 3800 12750 5 8 0 0 180 0 1
pinseq=40
T 3955 12795 5 8 0 1 0 0 1
pinlabel=B20
T 3800 12750 5 8 0 1 180 0 1
pintype=pas
}
P 3900 13000 3600 13000 1 0 1
{
T 3805 13045 5 8 1 1 0 6 1
pinnumber=39
T 3750 12950 5 8 0 0 180 0 1
pinseq=39
T 3955 12995 5 8 0 1 0 0 1
pinlabel=B19
T 3750 12950 5 8 0 1 180 0 1
pintype=pas
}
P 3600 13200 3900 13200 1 0 0
{
T 3805 13245 5 8 1 1 0 6 1
pinnumber=38
T 3800 13150 5 8 0 0 180 0 1
pinseq=38
T 3955 13195 5 8 0 1 0 0 1
pinlabel=B18
T 3800 13150 5 8 0 1 180 0 1
pintype=pas
}
P 3900 13400 3600 13400 1 0 1
{
T 3805 13445 5 8 1 1 0 6 1
pinnumber=37
T 3750 13350 5 8 0 0 180 0 1
pinseq=37
T 3955 13395 5 8 0 1 0 0 1
pinlabel=B17
T 3750 13350 5 8 0 1 180 0 1
pintype=pas
}
P 3600 13600 3900 13600 1 0 0
{
T 3805 13645 5 8 1 1 0 6 1
pinnumber=36
T 3800 13550 5 8 0 0 180 0 1
pinseq=36
T 3955 13595 5 8 0 1 0 0 1
pinlabel=B16
T 3800 13550 5 8 0 1 180 0 1
pintype=pas
}
P 3900 13800 3600 13800 1 0 1
{
T 3805 13845 5 8 1 1 0 6 1
pinnumber=35
T 3750 13750 5 8 0 0 180 0 1
pinseq=35
T 3955 13795 5 8 0 1 0 0 1
pinlabel=B15
T 3750 13750 5 8 0 1 180 0 1
pintype=pas
}
P 3600 14000 3900 14000 1 0 0
{
T 3805 14045 5 8 1 1 0 6 1
pinnumber=34
T 3800 13950 5 8 0 0 180 0 1
pinseq=34
T 3955 13995 5 8 0 1 0 0 1
pinlabel=B14
T 3800 13950 5 8 0 1 180 0 1
pintype=pas
}
P 3900 14200 3600 14200 1 0 1
{
T 3805 14245 5 8 1 1 0 6 1
pinnumber=33
T 3750 14150 5 8 0 0 180 0 1
pinseq=33
T 3955 14195 5 8 0 1 0 0 1
pinlabel=B13
T 3750 14150 5 8 0 1 180 0 1
pintype=pas
}
P 3600 14400 3900 14400 1 0 0
{
T 3805 14445 5 8 1 1 0 6 1
pinnumber=32
T 3800 14350 5 8 0 0 180 0 1
pinseq=32
T 3955 14395 5 8 0 1 0 0 1
pinlabel=B12
T 3800 14350 5 8 0 1 180 0 1
pintype=pas
}
P 3900 14600 3600 14600 1 0 1
{
T 3805 14645 5 8 1 1 0 6 1
pinnumber=31
T 3750 14550 5 8 0 0 180 0 1
pinseq=31
T 3955 14595 5 8 0 1 0 0 1
pinlabel=B11
T 3750 14550 5 8 0 1 180 0 1
pintype=pas
}
P 3600 14800 3900 14800 1 0 0
{
T 3805 14845 5 8 1 1 0 6 1
pinnumber=30
T 3800 14750 5 8 0 0 180 0 1
pinseq=30
T 3955 14795 5 8 0 1 0 0 1
pinlabel=B10
T 3800 14750 5 8 0 1 180 0 1
pintype=pas
}
P 3900 15000 3600 15000 1 0 1
{
T 3805 15045 5 8 1 1 0 6 1
pinnumber=29
T 3750 14950 5 8 0 0 180 0 1
pinseq=29
T 3955 14995 5 8 0 1 0 0 1
pinlabel=B9
T 3750 14950 5 8 0 1 180 0 1
pintype=pas
}
P 3600 15200 3900 15200 1 0 0
{
T 3805 15245 5 8 1 1 0 6 1
pinnumber=28
T 3800 15150 5 8 0 0 180 0 1
pinseq=28
T 3955 15195 5 8 0 1 0 0 1
pinlabel=B8
T 3800 15150 5 8 0 1 180 0 1
pintype=pas
}
P 3900 15400 3600 15400 1 0 1
{
T 3805 15445 5 8 1 1 0 6 1
pinnumber=27
T 3750 15350 5 8 0 0 180 0 1
pinseq=27
T 3955 15395 5 8 0 1 0 0 1
pinlabel=B7
T 3750 15350 5 8 0 1 180 0 1
pintype=pas
}
P 3600 15600 3900 15600 1 0 0
{
T 3805 15645 5 8 1 1 0 6 1
pinnumber=26
T 3800 15550 5 8 0 0 180 0 1
pinseq=26
T 3955 15595 5 8 0 1 0 0 1
pinlabel=B6
T 3800 15550 5 8 0 1 180 0 1
pintype=pas
}
P 3900 15800 3600 15800 1 0 1
{
T 3805 15845 5 8 1 1 0 6 1
pinnumber=25
T 3750 15750 5 8 0 0 180 0 1
pinseq=25
T 3955 15795 5 8 0 1 0 0 1
pinlabel=B5
T 3750 15750 5 8 0 1 180 0 1
pintype=pas
}
P 3600 16000 3900 16000 1 0 0
{
T 3805 16045 5 8 1 1 0 6 1
pinnumber=24
T 3800 15950 5 8 0 0 180 0 1
pinseq=24
T 3955 15995 5 8 0 1 0 0 1
pinlabel=B4
T 3800 15950 5 8 0 1 180 0 1
pintype=pas
}
P 3900 16200 3600 16200 1 0 1
{
T 3805 16245 5 8 1 1 0 6 1
pinnumber=23
T 3750 16150 5 8 0 0 180 0 1
pinseq=23
T 3955 16195 5 8 0 1 0 0 1
pinlabel=B3
T 3750 16150 5 8 0 1 180 0 1
pintype=pas
}
P 3600 16400 3900 16400 1 0 0
{
T 3805 16445 5 8 1 1 0 6 1
pinnumber=22
T 3800 16350 5 8 0 0 180 0 1
pinseq=22
T 3955 16395 5 8 0 1 0 0 1
pinlabel=B2
T 3800 16350 5 8 0 1 180 0 1
pintype=pas
}
P 3900 16600 3600 16600 1 0 1
{
T 3805 16645 5 8 1 1 0 6 1
pinnumber=21
T 3750 16550 5 8 0 0 180 0 1
pinseq=21
T 3955 16595 5 8 0 1 0 0 1
pinlabel=B1
T 3750 16550 5 8 0 1 180 0 1
pintype=pas
}
T 4200 16900 8 10 0 1 180 6 1
refdes=J?
B 3900 12700 800 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5000 12800 4700 12800 1 0 0
{
T 4795 12845 5 8 1 1 0 0 1
pinnumber=20
T 4800 12750 5 8 0 0 180 6 1
pinseq=20
T 4645 12795 5 8 0 1 0 6 1
pinlabel=A20
T 4800 12750 5 8 0 1 180 6 1
pintype=pas
}
P 4700 13000 5000 13000 1 0 1
{
T 4795 13045 5 8 1 1 0 0 1
pinnumber=19
T 4850 12950 5 8 0 0 180 6 1
pinseq=19
T 4645 12995 5 8 0 1 0 6 1
pinlabel=A19
T 4850 12950 5 8 0 1 180 6 1
pintype=pas
}
P 5000 13200 4700 13200 1 0 0
{
T 4795 13245 5 8 1 1 0 0 1
pinnumber=18
T 4800 13150 5 8 0 0 180 6 1
pinseq=18
T 4645 13195 5 8 0 1 0 6 1
pinlabel=A18
T 4800 13150 5 8 0 1 180 6 1
pintype=pas
}
P 4700 13400 5000 13400 1 0 1
{
T 4795 13445 5 8 1 1 0 0 1
pinnumber=17
T 4850 13350 5 8 0 0 180 6 1
pinseq=17
T 4645 13395 5 8 0 1 0 6 1
pinlabel=A17
T 4850 13350 5 8 0 1 180 6 1
pintype=pas
}
P 5000 13600 4700 13600 1 0 0
{
T 4795 13645 5 8 1 1 0 0 1
pinnumber=16
T 4800 13550 5 8 0 0 180 6 1
pinseq=16
T 4645 13595 5 8 0 1 0 6 1
pinlabel=A16
T 4800 13550 5 8 0 1 180 6 1
pintype=pas
}
P 4700 13800 5000 13800 1 0 1
{
T 4795 13845 5 8 1 1 0 0 1
pinnumber=15
T 4850 13750 5 8 0 0 180 6 1
pinseq=15
T 4645 13795 5 8 0 1 0 6 1
pinlabel=A15
T 4850 13750 5 8 0 1 180 6 1
pintype=pas
}
P 5000 14000 4700 14000 1 0 0
{
T 4795 14045 5 8 1 1 0 0 1
pinnumber=14
T 4800 13950 5 8 0 0 180 6 1
pinseq=14
T 4645 13995 5 8 0 1 0 6 1
pinlabel=A14
T 4800 13950 5 8 0 1 180 6 1
pintype=pas
}
P 4700 14200 5000 14200 1 0 1
{
T 4795 14245 5 8 1 1 0 0 1
pinnumber=13
T 4850 14150 5 8 0 0 180 6 1
pinseq=13
T 4645 14195 5 8 0 1 0 6 1
pinlabel=A13
T 4850 14150 5 8 0 1 180 6 1
pintype=pas
}
P 5000 14400 4700 14400 1 0 0
{
T 4795 14445 5 8 1 1 0 0 1
pinnumber=12
T 4800 14350 5 8 0 0 180 6 1
pinseq=12
T 4645 14395 5 8 0 1 0 6 1
pinlabel=A12
T 4800 14350 5 8 0 1 180 6 1
pintype=pas
}
P 4700 14600 5000 14600 1 0 1
{
T 4795 14645 5 8 1 1 0 0 1
pinnumber=11
T 4850 14550 5 8 0 0 180 6 1
pinseq=11
T 4645 14595 5 8 0 1 0 6 1
pinlabel=A11
T 4850 14550 5 8 0 1 180 6 1
pintype=pas
}
P 5000 14800 4700 14800 1 0 0
{
T 4795 14845 5 8 1 1 0 0 1
pinnumber=10
T 4800 14750 5 8 0 0 180 6 1
pinseq=10
T 4645 14795 5 8 0 1 0 6 1
pinlabel=A10
T 4800 14750 5 8 0 1 180 6 1
pintype=pas
}
P 4700 15000 5000 15000 1 0 1
{
T 4795 15045 5 8 1 1 0 0 1
pinnumber=9
T 4850 14950 5 8 0 0 180 6 1
pinseq=9
T 4645 14995 5 8 0 1 0 6 1
pinlabel=A9
T 4850 14950 5 8 0 1 180 6 1
pintype=pas
}
P 5000 15200 4700 15200 1 0 0
{
T 4795 15245 5 8 1 1 0 0 1
pinnumber=8
T 4800 15150 5 8 0 0 180 6 1
pinseq=8
T 4645 15195 5 8 0 1 0 6 1
pinlabel=A8
T 4800 15150 5 8 0 1 180 6 1
pintype=pas
}
P 4700 15400 5000 15400 1 0 1
{
T 4795 15445 5 8 1 1 0 0 1
pinnumber=7
T 4850 15350 5 8 0 0 180 6 1
pinseq=7
T 4645 15395 5 8 0 1 0 6 1
pinlabel=A7
T 4850 15350 5 8 0 1 180 6 1
pintype=pas
}
P 5000 15600 4700 15600 1 0 0
{
T 4795 15645 5 8 1 1 0 0 1
pinnumber=6
T 4800 15550 5 8 0 0 180 6 1
pinseq=6
T 4645 15595 5 8 0 1 0 6 1
pinlabel=A6
T 4800 15550 5 8 0 1 180 6 1
pintype=pas
}
P 4700 15800 5000 15800 1 0 1
{
T 4795 15845 5 8 1 1 0 0 1
pinnumber=5
T 4850 15750 5 8 0 0 180 6 1
pinseq=5
T 4645 15795 5 8 0 1 0 6 1
pinlabel=A5
T 4850 15750 5 8 0 1 180 6 1
pintype=pas
}
P 5000 16000 4700 16000 1 0 0
{
T 4795 16045 5 8 1 1 0 0 1
pinnumber=4
T 4800 15950 5 8 0 0 180 6 1
pinseq=4
T 4645 15995 5 8 0 1 0 6 1
pinlabel=A4
T 4800 15950 5 8 0 1 180 6 1
pintype=pas
}
P 4700 16200 5000 16200 1 0 1
{
T 4795 16245 5 8 1 1 0 0 1
pinnumber=3
T 4850 16150 5 8 0 0 180 6 1
pinseq=3
T 4645 16195 5 8 0 1 0 6 1
pinlabel=A3
T 4850 16150 5 8 0 1 180 6 1
pintype=pas
}
P 5000 16400 4700 16400 1 0 0
{
T 4795 16445 5 8 1 1 0 0 1
pinnumber=2
T 4800 16350 5 8 0 0 180 6 1
pinseq=2
T 4645 16395 5 8 0 1 0 6 1
pinlabel=A2
T 4800 16350 5 8 0 1 180 6 1
pintype=pas
}
P 4700 16600 5000 16600 1 0 1
{
T 4795 16645 5 8 1 1 0 0 1
pinnumber=1
T 4850 16550 5 8 0 0 180 6 1
pinseq=1
T 4645 16595 5 8 0 1 0 6 1
pinlabel=A1
T 4850 16550 5 8 0 1 180 6 1
pintype=pas
}
T 2700 12900 8 10 0 0 0 0 1
pins=34
T 2700 12700 8 10 0 0 0 0 1
class=IO
T 2700 12500 8 10 0 0 0 0 1
device=HEADER46
]
{
T 2700 12500 5 10 0 0 0 0 1
device=HEADER46
T 4200 16900 5 10 1 1 180 6 1
refdes=J101
T 3600 12700 5 10 0 0 0 0 1
footprint=hirose_fx2_40
}
C 7900 9300 1 0 0 EMBEDDEDad9865.sym
[
P 7900 11600 8500 11600 1 0 0
{
T 7900 11600 5 10 0 0 0 0 1
pintype=pas
T 8555 11595 5 10 1 1 0 0 1
pinlabel=RX1
T 8405 11645 5 10 1 1 0 6 1
pinnumber=11
T 7900 11600 5 10 0 0 0 0 1
pinseq=11
}
P 7900 11400 8500 11400 1 0 0
{
T 7900 11400 5 10 0 0 0 0 1
pintype=pas
T 8555 11395 5 10 1 1 0 0 1
pinlabel=RX0
T 8405 11445 5 10 1 1 0 6 1
pinnumber=12
T 7900 11400 5 10 0 0 0 0 1
pinseq=12
}
P 9200 9300 9200 9900 1 0 0
{
T 9200 9300 5 10 0 0 90 0 1
pintype=pas
T 9200 9955 5 10 1 1 90 0 1
pinlabel=DRVDD
T 9150 9805 5 10 1 1 90 6 1
pinnumber=17
T 9200 9300 5 10 0 0 90 0 1
pinseq=17
}
P 9400 9300 9400 9900 1 0 0
{
T 9400 9300 5 10 0 0 90 0 1
pintype=pas
T 9400 9955 5 10 1 1 90 0 1
pinlabel=DRVSS
T 9350 9805 5 10 1 1 90 6 1
pinnumber=18
T 9400 9300 5 10 0 0 90 0 1
pinseq=18
}
P 9600 9300 9600 9900 1 0 0
{
T 9600 9300 5 10 0 0 90 0 1
pintype=pas
T 9600 9955 5 10 1 1 90 0 1
pinlabel=CLKOUT1
T 9550 9805 5 10 1 1 90 6 1
pinnumber=19
T 9600 9300 5 10 0 0 90 0 1
pinseq=19
}
P 9800 9300 9800 9900 1 0 0
{
T 9800 9300 5 10 0 0 90 0 1
pintype=pas
T 9800 9955 5 10 1 1 90 0 1
pinlabel=SDIO
T 9750 9805 5 10 1 1 90 6 1
pinnumber=20
T 9800 9300 5 10 0 0 90 0 1
pinseq=20
}
P 10000 9300 10000 9900 1 0 0
{
T 10000 9300 5 10 0 0 90 0 1
pintype=pas
T 10000 9955 5 10 1 1 90 0 1
pinlabel=SDO
T 9950 9805 5 10 1 1 90 6 1
pinnumber=21
T 10000 9300 5 10 0 0 90 0 1
pinseq=21
}
P 10200 9300 10200 9900 1 0 0
{
T 10200 9300 5 10 0 0 90 0 1
pintype=pas
T 10200 9955 5 10 1 1 90 0 1
pinlabel=SCLK
T 10150 9805 5 10 1 1 90 6 1
pinnumber=22
T 10200 9300 5 10 0 0 90 0 1
pinseq=22
}
P 10400 9300 10400 9900 1 0 0
{
T 10400 9300 5 10 0 0 90 0 1
pintype=pas
T 10400 9955 5 10 1 1 90 0 1
pinlabel=/SEN
T 10350 9805 5 10 1 1 90 6 1
pinnumber=23
T 10400 9300 5 10 0 0 90 0 1
pinseq=23
}
P 10600 9300 10600 9900 1 0 0
{
T 10600 9300 5 10 0 0 90 0 1
pintype=pas
T 10600 9955 5 10 1 1 90 0 1
pinlabel=PGA5
T 10550 9805 5 10 1 1 90 6 1
pinnumber=24
T 10600 9300 5 10 0 0 90 0 1
pinseq=24
}
P 7900 13600 8500 13600 1 0 0
{
T 7900 13600 5 10 0 0 0 0 1
pintype=pas
T 8555 13595 5 10 1 1 0 0 1
pinlabel=TX5
T 8405 13645 5 10 1 1 0 6 1
pinnumber=1
T 7900 13600 5 10 0 0 0 0 1
pinseq=1
}
P 7900 13400 8500 13400 1 0 0
{
T 7900 13400 5 10 0 0 0 0 1
pintype=pas
T 8555 13395 5 10 1 1 0 0 1
pinlabel=TX4
T 8405 13445 5 10 1 1 0 6 1
pinnumber=2
T 7900 13400 5 10 0 0 0 0 1
pinseq=2
}
P 7900 13200 8500 13200 1 0 0
{
T 7900 13200 5 10 0 0 0 0 1
pintype=pas
T 8555 13195 5 10 1 1 0 0 1
pinlabel=TX3
T 8405 13245 5 10 1 1 0 6 1
pinnumber=3
T 7900 13200 5 10 0 0 0 0 1
pinseq=3
}
P 7900 13000 8500 13000 1 0 0
{
T 7900 13000 5 10 0 0 0 0 1
pintype=pas
T 8555 12995 5 10 1 1 0 0 1
pinlabel=TX2
T 8405 13045 5 10 1 1 0 6 1
pinnumber=4
T 7900 13000 5 10 0 0 0 0 1
pinseq=4
}
P 7900 12800 8500 12800 1 0 0
{
T 7900 12800 5 10 0 0 0 0 1
pintype=pas
T 8555 12795 5 10 1 1 0 0 1
pinlabel=TX1
T 8405 12845 5 10 1 1 0 6 1
pinnumber=5
T 7900 12800 5 10 0 0 0 0 1
pinseq=5
}
P 7900 12600 8500 12600 1 0 0
{
T 7900 12600 5 10 0 0 0 0 1
pintype=pas
T 8555 12595 5 10 1 1 0 0 1
pinlabel=TX0
T 8405 12645 5 10 1 1 0 6 1
pinnumber=6
T 7900 12600 5 10 0 0 0 0 1
pinseq=6
}
P 7900 12400 8500 12400 1 0 0
{
T 7900 12400 5 10 0 0 0 0 1
pintype=pas
T 8555 12395 5 10 1 1 0 0 1
pinlabel=RX5
T 8405 12445 5 10 1 1 0 6 1
pinnumber=7
T 7900 12400 5 10 0 0 0 0 1
pinseq=7
}
P 7900 12200 8500 12200 1 0 0
{
T 7900 12200 5 10 0 0 0 0 1
pintype=pas
T 8555 12195 5 10 1 1 0 0 1
pinlabel=RX4
T 8405 12245 5 10 1 1 0 6 1
pinnumber=8
T 7900 12200 5 10 0 0 0 0 1
pinseq=8
}
P 7900 12000 8500 12000 1 0 0
{
T 7900 12000 5 10 0 0 0 0 1
pintype=pas
T 8555 11995 5 10 1 1 0 0 1
pinlabel=RX3
T 8405 12045 5 10 1 1 0 6 1
pinnumber=9
T 7900 12000 5 10 0 0 0 0 1
pinseq=9
}
P 7900 11800 8500 11800 1 0 0
{
T 7900 11800 5 10 0 0 0 0 1
pintype=pas
T 8555 11795 5 10 1 1 0 0 1
pinlabel=RX2
T 8405 11845 5 10 1 1 0 6 1
pinnumber=10
T 7900 11800 5 10 0 0 0 0 1
pinseq=10
}
P 13500 11800 12900 11800 1 0 0
{
T 13500 11800 5 10 0 0 180 0 1
pintype=pas
T 12845 11795 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 11845 5 10 1 1 0 0 1
pinnumber=39
T 13500 11800 5 10 0 0 180 0 1
pinseq=39
}
P 13500 12000 12900 12000 1 0 0
{
T 13500 12000 5 10 0 0 180 0 1
pintype=pas
T 12845 11995 5 10 1 1 0 6 1
pinlabel=AVDD
T 12995 12045 5 10 1 1 0 0 1
pinnumber=40
T 13500 12000 5 10 0 0 180 0 1
pinseq=40
}
P 13500 12200 12900 12200 1 0 0
{
T 13500 12200 5 10 0 0 180 0 1
pintype=pas
T 12845 12195 5 10 1 1 0 6 1
pinlabel=REFADJ
T 12995 12245 5 10 1 1 0 0 1
pinnumber=41
T 13500 12200 5 10 0 0 180 0 1
pinseq=41
}
P 13500 12400 12900 12400 1 0 0
{
T 13500 12400 5 10 0 0 180 0 1
pintype=pas
T 12845 12395 5 10 1 1 0 6 1
pinlabel=REFIO
T 12995 12445 5 10 1 1 0 0 1
pinnumber=42
T 13500 12400 5 10 0 0 180 0 1
pinseq=42
}
P 13500 13400 12900 13400 1 0 0
{
T 13500 13400 5 10 0 0 180 0 1
pintype=pas
T 12845 13395 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 13445 5 10 1 1 0 0 1
pinnumber=47
T 13500 13400 5 10 0 0 180 0 1
pinseq=47
}
P 13500 13600 12900 13600 1 0 0
{
T 13500 13600 5 10 0 0 180 0 1
pintype=pas
T 12845 13595 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 13645 5 10 1 1 0 0 1
pinnumber=48
T 13500 13600 5 10 0 0 180 0 1
pinseq=48
}
P 12200 14900 12200 14300 1 0 0
{
T 12200 14900 5 10 0 0 270 0 1
pintype=pas
T 12200 14245 5 10 1 1 90 6 1
pinlabel=IOUT_G+
T 12150 14395 5 10 1 1 90 0 1
pinnumber=49
T 12200 14900 5 10 0 0 270 0 1
pinseq=49
}
P 11200 14900 11200 14300 1 0 0
{
T 11200 14900 5 10 0 0 270 0 1
pintype=pas
T 11200 14245 5 10 1 1 90 6 1
pinlabel=CONFIG
T 11150 14395 5 10 1 1 90 0 1
pinnumber=54
T 11200 14900 5 10 0 0 270 0 1
pinseq=54
}
P 11000 14900 11000 14300 1 0 0
{
T 11000 14900 5 10 0 0 270 0 1
pintype=pas
T 11000 14245 5 10 1 1 90 6 1
pinlabel=CLKVSS
T 10950 14395 5 10 1 1 90 0 1
pinnumber=55
T 11000 14900 5 10 0 0 270 0 1
pinseq=55
}
P 10800 14900 10800 14300 1 0 0
{
T 10800 14900 5 10 0 0 270 0 1
pintype=pas
T 10800 14245 5 10 1 1 90 6 1
pinlabel=XTAL
T 10750 14395 5 10 1 1 90 0 1
pinnumber=56
T 10800 14900 5 10 0 0 270 0 1
pinseq=56
}
P 10800 9300 10800 9900 1 0 0
{
T 10800 9300 5 10 0 0 90 0 1
pintype=pas
T 10800 9955 5 10 1 1 90 0 1
pinlabel=PGA4
T 10750 9805 5 10 1 1 90 6 1
pinnumber=25
T 10800 9300 5 10 0 0 90 0 1
pinseq=25
}
P 11000 9300 11000 9900 1 0 0
{
T 11000 9300 5 10 0 0 90 0 1
pintype=pas
T 11000 9955 5 10 1 1 90 0 1
pinlabel=PGA3
T 10950 9805 5 10 1 1 90 6 1
pinnumber=26
T 11000 9300 5 10 0 0 90 0 1
pinseq=26
}
P 11200 9300 11200 9900 1 0 0
{
T 11200 9300 5 10 0 0 90 0 1
pintype=pas
T 11200 9955 5 10 1 1 90 0 1
pinlabel=PGA2
T 11150 9805 5 10 1 1 90 6 1
pinnumber=27
T 11200 9300 5 10 0 0 90 0 1
pinseq=27
}
P 11400 9300 11400 9900 1 0 0
{
T 11400 9300 5 10 0 0 90 0 1
pintype=pas
T 11400 9955 5 10 1 1 90 0 1
pinlabel=PGA1
T 11350 9805 5 10 1 1 90 6 1
pinnumber=28
T 11400 9300 5 10 0 0 90 0 1
pinseq=28
}
P 13500 10600 12900 10600 1 0 0
{
T 13500 10600 5 10 0 0 180 0 1
pintype=pas
T 12845 10595 5 10 1 1 0 6 1
pinlabel=REFT
T 12995 10645 5 10 1 1 0 0 1
pinnumber=33
T 13500 10600 5 10 0 0 180 0 1
pinseq=33
}
P 13500 10800 12900 10800 1 0 0
{
T 13500 10800 5 10 0 0 180 0 1
pintype=pas
T 12845 10795 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 10845 5 10 1 1 0 0 1
pinnumber=34
T 13500 10800 5 10 0 0 180 0 1
pinseq=34
}
P 13500 11000 12900 11000 1 0 0
{
T 13500 11000 5 10 0 0 180 0 1
pintype=pas
T 12845 10995 5 10 1 1 0 6 1
pinlabel=AVDD
T 12995 11045 5 10 1 1 0 0 1
pinnumber=35
T 13500 11000 5 10 0 0 180 0 1
pinseq=35
}
P 13500 11200 12900 11200 1 0 0
{
T 13500 11200 5 10 0 0 180 0 1
pintype=pas
T 12845 11195 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 11245 5 10 1 1 0 0 1
pinnumber=36
T 13500 11200 5 10 0 0 180 0 1
pinseq=36
}
P 13500 11400 12900 11400 1 0 0
{
T 13500 11400 5 10 0 0 180 0 1
pintype=pas
T 12845 11395 5 10 1 1 0 6 1
pinlabel=RX-
T 12995 11445 5 10 1 1 0 0 1
pinnumber=37
T 13500 11400 5 10 0 0 180 0 1
pinseq=37
}
P 13500 11600 12900 11600 1 0 0
{
T 13500 11600 5 10 0 0 180 0 1
pintype=pas
T 12845 11595 5 10 1 1 0 6 1
pinlabel=RX+
T 12995 11645 5 10 1 1 0 0 1
pinnumber=38
T 13500 11600 5 10 0 0 180 0 1
pinseq=38
}
P 10600 14900 10600 14300 1 0 0
{
T 10600 14900 5 10 0 0 270 0 1
pintype=pas
T 10600 14245 5 10 1 1 90 6 1
pinlabel=OSCIN
T 10550 14395 5 10 1 1 90 0 1
pinnumber=57
T 10600 14900 5 10 0 0 270 0 1
pinseq=57
}
P 10400 14900 10400 14300 1 0 0
{
T 10400 14900 5 10 0 0 270 0 1
pintype=pas
T 10400 14245 5 10 1 1 90 6 1
pinlabel=CLKVDD
T 10350 14395 5 10 1 1 90 0 1
pinnumber=58
T 10400 14900 5 10 0 0 270 0 1
pinseq=58
}
P 10200 14900 10200 14300 1 0 0
{
T 10200 14900 5 10 0 0 270 0 1
pintype=pas
T 10200 14245 5 10 1 1 90 6 1
pinlabel=DVSS
T 10150 14395 5 10 1 1 90 0 1
pinnumber=59
T 10200 14900 5 10 0 0 270 0 1
pinseq=59
}
P 10000 14900 10000 14300 1 0 0
{
T 10000 14900 5 10 0 0 270 0 1
pintype=pas
T 10000 14245 5 10 1 1 90 6 1
pinlabel=DVDD
T 9950 14395 5 10 1 1 90 0 1
pinnumber=60
T 10000 14900 5 10 0 0 270 0 1
pinseq=60
}
P 9800 14900 9800 14300 1 0 0
{
T 9800 14900 5 10 0 0 270 0 1
pintype=pas
T 9800 14245 5 10 1 1 90 6 1
pinlabel=CLKOUT2
T 9750 14395 5 10 1 1 90 0 1
pinnumber=61
T 9800 14900 5 10 0 0 270 0 1
pinseq=61
}
P 9600 14900 9600 14300 1 0 0
{
T 9600 14900 5 10 0 0 270 0 1
pintype=pas
T 9600 14245 5 10 1 1 90 6 1
pinlabel=PWR_DWN
T 9550 14395 5 10 1 1 90 0 1
pinnumber=62
T 9600 14900 5 10 0 0 270 0 1
pinseq=62
}
P 9400 14900 9400 14300 1 0 0
{
T 9400 14900 5 10 0 0 270 0 1
pintype=pas
T 9400 14245 5 10 1 1 90 6 1
pinlabel=DRVSS
T 9350 14395 5 10 1 1 90 0 1
pinnumber=63
T 9400 14900 5 10 0 0 270 0 1
pinseq=63
}
P 9200 14900 9200 14300 1 0 0
{
T 9200 14900 5 10 0 0 270 0 1
pintype=pas
T 9200 14245 5 10 1 1 90 6 1
pinlabel=DRVDD
T 9150 14395 5 10 1 1 90 0 1
pinnumber=64
T 9200 14900 5 10 0 0 270 0 1
pinseq=64
}
L 8500 13900 8900 14300 3 0 0 0 -1 -1
T 10295 11895 8 10 0 1 0 0 1
device=AD9865
T 7595 10695 8 10 0 1 0 0 1
footprint=LQFP48_12
T 10595 12195 8 10 0 1 0 0 1
refdes=U?
L 8500 9900 8500 13900 3 0 0 0 -1 -1
L 12900 14300 12900 9900 3 0 0 0 -1 -1
L 12900 14300 8900 14300 3 0 0 0 -1 -1
L 12900 9900 8500 9900 3 0 0 0 -1 -1
P 7900 11200 8500 11200 1 0 0
{
T 7900 11200 5 10 0 0 0 0 1
pintype=pas
T 8555 11195 5 10 1 1 0 0 1
pinlabel=RXEN
T 8405 11245 5 10 1 1 0 6 1
pinnumber=13
T 7900 11200 5 10 0 0 0 0 1
pinseq=13
}
P 7900 11000 8500 11000 1 0 0
{
T 7900 11000 5 10 0 0 0 0 1
pintype=pas
T 8555 10995 5 10 1 1 0 0 1
pinlabel=TXEN
T 8405 11045 5 10 1 1 0 6 1
pinnumber=14
T 7900 11000 5 10 0 0 0 0 1
pinseq=14
}
P 7900 10800 8500 10800 1 0 0
{
T 7900 10800 5 10 0 0 0 0 1
pintype=pas
T 8555 10795 5 10 1 1 0 0 1
pinlabel=TXCLK
T 8405 10845 5 10 1 1 0 6 1
pinnumber=15
T 7900 10800 5 10 0 0 0 0 1
pinseq=15
}
P 7900 10600 8500 10600 1 0 0
{
T 7900 10600 5 10 0 0 0 0 1
pintype=pas
T 8555 10595 5 10 1 1 0 0 1
pinlabel=RXCLK
T 8405 10645 5 10 1 1 0 6 1
pinnumber=16
T 7900 10600 5 10 0 0 0 0 1
pinseq=16
}
P 11600 9300 11600 9900 1 0 0
{
T 11600 9300 5 10 0 0 90 0 1
pintype=pas
T 11600 9955 5 10 1 1 90 0 1
pinlabel=PGA0
T 11550 9805 5 10 1 1 90 6 1
pinnumber=29
T 11600 9300 5 10 0 0 90 0 1
pinseq=29
}
P 11800 9300 11800 9900 1 0 0
{
T 11800 9300 5 10 0 0 90 0 1
pintype=pas
T 11800 9955 5 10 1 1 90 0 1
pinlabel=/RESET
T 11750 9805 5 10 1 1 90 6 1
pinnumber=30
T 11800 9300 5 10 0 0 90 0 1
pinseq=30
}
P 12000 9300 12000 9900 1 0 0
{
T 12000 9300 5 10 0 0 90 0 1
pintype=pas
T 12000 9955 5 10 1 1 90 0 1
pinlabel=AVSS
T 11950 9805 5 10 1 1 90 6 1
pinnumber=31
T 12000 9300 5 10 0 0 90 0 1
pinseq=31
}
P 12200 9300 12200 9900 1 0 0
{
T 12200 9300 5 10 0 0 90 0 1
pintype=pas
T 12200 9955 5 10 1 1 90 0 1
pinlabel=REFB
T 12150 9805 5 10 1 1 90 6 1
pinnumber=32
T 12200 9300 5 10 0 0 90 0 1
pinseq=32
}
P 13500 12600 12900 12600 1 0 0
{
T 13500 12600 5 10 0 0 180 0 1
pintype=pas
T 12845 12595 5 10 1 1 0 6 1
pinlabel=AVDD
T 12995 12645 5 10 1 1 0 0 1
pinnumber=43
T 13500 12600 5 10 0 0 180 0 1
pinseq=43
}
P 13500 13000 12900 13000 1 0 0
{
T 13500 13000 5 10 0 0 180 0 1
pintype=pas
T 12845 12995 5 10 1 1 0 6 1
pinlabel=IOUT_G-
T 12995 13045 5 10 1 1 0 0 1
pinnumber=45
T 13500 13000 5 10 0 0 180 0 1
pinseq=45
}
P 13500 12800 12900 12800 1 0 0
{
T 13500 12800 5 10 0 0 180 0 1
pintype=pas
T 12845 12795 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 12845 5 10 1 1 0 0 1
pinnumber=44
T 13500 12800 5 10 0 0 180 0 1
pinseq=44
}
P 13500 13200 12900 13200 1 0 0
{
T 13500 13200 5 10 0 0 180 0 1
pintype=pas
T 12845 13195 5 10 1 1 0 6 1
pinlabel=IOUT_N-
T 12995 13245 5 10 1 1 0 0 1
pinnumber=46
T 13500 13200 5 10 0 0 180 0 1
pinseq=46
}
P 12000 14900 12000 14300 1 0 0
{
T 12000 14900 5 10 0 0 270 0 1
pintype=pas
T 12000 14245 5 10 1 1 90 6 1
pinlabel=IOUT_N+
T 11950 14395 5 10 1 1 90 0 1
pinnumber=50
T 12000 14900 5 10 0 0 270 0 1
pinseq=50
}
P 11800 14900 11800 14300 1 0 0
{
T 11800 14900 5 10 0 0 270 0 1
pintype=pas
T 11800 14245 5 10 1 1 90 6 1
pinlabel=IOUT_P-
T 11750 14395 5 10 1 1 90 0 1
pinnumber=51
T 11800 14900 5 10 0 0 270 0 1
pinseq=51
}
P 11600 14900 11600 14300 1 0 0
{
T 11600 14900 5 10 0 0 270 0 1
pintype=pas
T 11600 14245 5 10 1 1 90 6 1
pinlabel=IOUT_P+
T 11550 14395 5 10 1 1 90 0 1
pinnumber=52
T 11600 14900 5 10 0 0 270 0 1
pinseq=52
}
P 11400 14900 11400 14300 1 0 0
{
T 11400 14900 5 10 0 0 270 0 1
pintype=pas
T 11400 14245 5 10 1 1 90 6 1
pinlabel=MODE
T 11350 14395 5 10 1 1 90 0 1
pinnumber=53
T 11400 14900 5 10 0 0 270 0 1
pinseq=53
}
]
{
T 10395 11895 5 10 1 1 0 0 1
device=AD9865
T 7595 10695 5 10 0 1 0 0 1
footprint=LQFP48_12
T 10595 12195 5 10 1 1 0 0 1
refdes=U103
}
N 7400 12600 7900 12600 4
{
T 7500 12600 5 10 1 1 0 0 1
netname=JC7
}
N 7400 12200 7900 12200 4
{
T 7500 12200 5 10 1 1 0 0 1
netname=JC6
}
N 7400 11800 7900 11800 4
{
T 7500 11800 5 10 1 1 0 0 1
netname=JC5
}
N 7400 11400 7900 11400 4
{
T 7500 11400 5 10 1 1 0 0 1
netname=JC4
}
N 7400 11000 7900 11000 4
{
T 7500 11000 5 10 1 1 0 0 1
netname=JB7
}
N 10000 8800 10000 9300 4
{
T 10000 8900 5 10 1 1 90 0 1
netname=JB6
}
N 10400 8800 10400 9300 4
{
T 10400 8900 5 10 1 1 90 0 1
netname=JB5
}
N 10800 8800 10800 9300 4
{
T 10800 8900 5 10 1 1 90 0 1
netname=JB4
}
N 11200 8800 11200 9300 4
{
T 11200 8900 5 10 1 1 90 0 1
netname=JA7
}
N 11600 8800 11600 9300 4
{
T 11600 8900 5 10 1 1 90 0 1
netname=JA6
}
N 7400 10800 7900 10800 4
{
T 7500 10800 5 10 1 1 0 0 1
netname=JA5
}
N 17900 6200 18300 6200 4
{
T 18000 6200 5 10 1 1 0 0 1
netname=JA4
}
N 7400 13000 7900 13000 4
{
T 7500 13000 5 10 1 1 0 0 1
netname=JD4
}
N 7400 13400 7900 13400 4
{
T 7500 13400 5 10 1 1 0 0 1
netname=JD5
}
N 19900 7600 20900 7600 4
{
T 20000 7600 5 10 1 1 0 0 1
netname=JD6
}
N 9800 14900 9800 15400 4
{
T 9800 15000 5 10 1 1 90 0 1
netname=JD7
}
N 12700 5100 13700 5100 4
{
T 12800 5100 5 10 1 1 0 0 1
netname=JA0
}
N 7400 10600 7900 10600 4
{
T 7500 10600 5 10 1 1 0 0 1
netname=JA1
}
N 11800 8800 11800 9300 4
{
T 11800 8900 5 10 1 1 90 0 1
netname=JA2
}
N 11400 8800 11400 9300 4
{
T 11400 8900 5 10 1 1 90 0 1
netname=JA3
}
N 11000 8800 11000 9300 4
{
T 11000 8900 5 10 1 1 90 0 1
netname=JB0
}
N 10600 8800 10600 9300 4
{
T 10600 8900 5 10 1 1 90 0 1
netname=JB1
}
N 10200 8800 10200 9300 4
{
T 10200 8900 5 10 1 1 90 0 1
netname=JB2
}
N 9800 8800 9800 9300 4
{
T 9800 8900 5 10 1 1 90 0 1
netname=JB3
}
N 7400 11200 7900 11200 4
{
T 7500 11200 5 10 1 1 0 0 1
netname=JC0
}
N 7400 11600 7900 11600 4
{
T 7500 11600 5 10 1 1 0 0 1
netname=JC1
}
N 7400 12000 7900 12000 4
{
T 7500 12000 5 10 1 1 0 0 1
netname=JC2
}
N 7400 12400 7900 12400 4
{
T 7500 12400 5 10 1 1 0 0 1
netname=JC3
}
N 7400 12800 7900 12800 4
{
T 7500 12800 5 10 1 1 0 0 1
netname=JD0
}
N 7400 13200 7900 13200 4
{
T 7500 13200 5 10 1 1 0 0 1
netname=JD1
}
N 7400 13600 7900 13600 4
{
T 7500 13600 5 10 1 1 0 0 1
netname=JD2
}
N 16800 7900 17300 7900 4
{
T 16900 7900 5 10 1 1 0 0 1
netname=JD3
}
C 9300 8000 1 0 0 EMBEDDEDgnd-1.sym
[
P 9400 8100 9400 8300 1 0 1
{
T 9458 8161 5 4 0 1 0 0 1
pintype=pwr
T 9458 8161 5 4 0 1 0 0 1
pinlabel=1
T 9458 8161 5 4 0 0 0 0 1
pinseq=1
T 9458 8161 5 4 0 1 0 0 1
pinnumber=1
}
L 9300 8100 9500 8100 3 0 0 0 -1 -1
L 9355 8050 9445 8050 3 0 0 0 -1 -1
L 9380 8010 9420 8010 3 0 0 0 -1 -1
T 9600 8050 8 10 0 0 0 0 1
net=GND:1
]
N 9400 9300 9400 8300 4
N 12000 9300 12000 8600 4
N 9400 8600 13900 8600 4
N 13500 13600 13900 13600 4
N 13900 8600 13900 13600 4
N 13900 13400 13500 13400 4
N 13500 12800 13900 12800 4
N 13500 11800 13900 11800 4
N 13500 11200 13900 11200 4
N 13500 10800 13900 10800 4
N 13500 11000 13700 11000 4
N 13700 11000 13700 14200 4
N 13500 12000 13700 12000 4
N 13500 12600 13700 12600 4
C 8300 14600 1 0 0 EMBEDDEDgnd-1.sym
[
P 8400 14700 8400 14900 1 0 1
{
T 8458 14761 5 4 0 1 0 0 1
pintype=pwr
T 8458 14761 5 4 0 1 0 0 1
pinlabel=1
T 8458 14761 5 4 0 0 0 0 1
pinseq=1
T 8458 14761 5 4 0 1 0 0 1
pinnumber=1
}
L 8300 14700 8500 14700 3 0 0 0 -1 -1
L 8355 14650 8445 14650 3 0 0 0 -1 -1
L 8380 14610 8420 14610 3 0 0 0 -1 -1
T 8600 14650 8 10 0 0 0 0 1
net=GND:1
]
N 11000 14900 11000 15600 4
N 11000 15600 8400 15600 4
N 8400 15600 8400 14900 4
N 10200 14900 10200 15600 4
N 9400 14900 9400 15600 4
C 4500 4100 1 0 0 EMBEDDEDgnd-1.sym
[
P 4600 4200 4600 4400 1 0 1
{
T 4658 4261 5 4 0 1 0 0 1
pinnumber=1
T 4658 4261 5 4 0 0 0 0 1
pinseq=1
T 4658 4261 5 4 0 1 0 0 1
pinlabel=1
T 4658 4261 5 4 0 1 0 0 1
pintype=pwr
}
L 4500 4200 4700 4200 3 0 0 0 -1 -1
L 4555 4150 4645 4150 3 0 0 0 -1 -1
L 4580 4110 4620 4110 3 0 0 0 -1 -1
T 4800 4150 8 10 0 0 0 0 1
net=GND:1
]
N 4000 4400 5300 4400 4
N 3200 5600 2700 5600 4
N 5300 5400 5300 6000 4
N 4000 4400 4000 5000 4
N 4800 5600 5300 5600 4
C 3200 5000 1 0 0 EMBEDDEDlm1117-1.sym
[
B 3500 5300 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 3500 5600 3200 5600 1 0 1
{
T 3300 5650 5 8 1 1 0 0 1
pinnumber=3
T 3300 5650 5 8 0 0 0 0 1
pinseq=3
T 3500 5600 5 10 1 1 0 0 1
value=IN
}
P 4000 5000 4000 5300 1 0 0
{
T 3900 5100 5 8 1 1 0 0 1
pinnumber=1
T 3900 5100 5 8 0 0 0 0 1
pinseq=1
T 3800 5400 5 10 1 1 0 0 1
value=GND
}
P 4500 5600 4800 5600 1 0 1
{
T 4630 5650 5 8 1 1 0 0 1
pinnumber=2
T 4630 5650 5 8 0 0 0 0 1
pinseq=2
T 4100 5600 5 10 1 1 0 0 1
value=OUT
}
T 4800 6300 5 10 0 0 0 0 1
device=1117
T 4600 6000 8 10 0 1 0 6 1
refdes=U?
T 4800 6100 5 10 0 0 0 0 1
pins=3
T 3195 4995 8 10 0 1 0 0 1
footprint=TO220
]
{
T 3195 4995 5 10 0 1 0 0 1
footprint=SOT223
T 4000 6000 5 10 1 1 0 0 1
device=LM1117
T 3900 6000 5 10 1 1 0 6 1
refdes=U101
T 4700 6000 5 10 1 1 0 0 1
value=3.3V
}
C 2500 5900 1 0 0 EMBEDDED5V-plus-1.sym
[
L 2550 6100 2850 6100 3 0 0 0 -1 -1
P 2700 5900 2700 6100 1 0 0
{
T 2750 5950 5 6 0 1 0 0 1
pintype=pwr
T 2750 5950 5 6 0 1 0 0 1
pinlabel=1
T 2750 5950 5 6 0 0 0 0 1
pinseq=1
T 2750 5950 5 6 0 1 0 0 1
pinnumber=1
}
T 2800 5900 8 8 0 0 0 0 1
net=+5V:1
T 2575 6150 9 8 1 0 0 0 1
+5V
]
N 2700 5900 2700 2700 4
C 2900 1800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 2700 1800 2700 2000 1 0 0
{
T 2700 2000 5 8 0 1 90 2 1
pintype=pas
T 2700 2000 9 8 0 1 90 0 1
pinlabel=1
T 2750 1950 5 8 0 1 90 8 1
pinseq=1
T 2650 1950 5 8 0 1 90 6 1
pinnumber=1
}
P 2700 2700 2700 2500 1 0 0
{
T 2700 2500 5 8 0 1 90 8 1
pintype=pas
T 2700 2500 9 8 0 1 90 6 1
pinlabel=2
T 2750 2550 5 8 0 1 90 2 1
pinseq=2
T 2650 2550 5 8 0 1 90 0 1
pinnumber=2
}
L 2500 2200 2900 2200 3 0 0 0 -1 -1
L 2500 2300 2900 2300 3 0 0 0 -1 -1
L 2700 2500 2700 2300 3 0 0 0 -1 -1
L 2700 2200 2700 2000 3 0 0 0 -1 -1
T 2200 2000 5 10 0 0 90 0 1
device=CAPACITOR
T 2400 2000 8 10 0 1 90 0 1
refdes=C?
T 1600 2000 5 10 0 0 90 0 1
description=capacitor
T 1800 2000 5 10 0 0 90 0 1
numslots=0
T 2000 2000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 2200 2000 5 10 0 0 90 0 1
device=CAPACITOR
T 2500 2400 5 10 1 1 180 0 1
refdes=C101
T 1600 2000 5 10 1 1 0 0 1
value=10uF 10V
T 2900 1800 5 10 0 0 0 0 1
footprint=my_0805
}
C 5500 4500 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 5300 4500 5300 4700 1 0 0
{
T 5300 4700 5 8 0 1 90 2 1
pintype=pas
T 5300 4700 9 8 0 1 90 0 1
pinlabel=1
T 5350 4650 5 8 0 1 90 8 1
pinseq=1
T 5250 4650 5 8 0 1 90 6 1
pinnumber=1
}
P 5300 5400 5300 5200 1 0 0
{
T 5300 5200 5 8 0 1 90 8 1
pintype=pas
T 5300 5200 9 8 0 1 90 6 1
pinlabel=2
T 5350 5250 5 8 0 1 90 2 1
pinseq=2
T 5250 5250 5 8 0 1 90 0 1
pinnumber=2
}
L 5100 4900 5500 4900 3 0 0 0 -1 -1
L 5100 5000 5500 5000 3 0 0 0 -1 -1
L 5300 5200 5300 5000 3 0 0 0 -1 -1
L 5300 4900 5300 4700 3 0 0 0 -1 -1
T 4800 4700 5 10 0 0 90 0 1
device=CAPACITOR
T 5000 4700 8 10 0 1 90 0 1
refdes=C?
T 4200 4700 5 10 0 0 90 0 1
description=capacitor
T 4400 4700 5 10 0 0 90 0 1
numslots=0
T 4600 4700 5 10 0 0 90 0 1
symversion=0.1
]
{
T 4800 4700 5 10 0 0 90 0 1
device=CAPACITOR
T 5100 5100 5 10 1 1 180 0 1
refdes=C102
T 4400 4700 5 10 1 1 0 0 1
value=10uF 10V
T 5500 4500 5 10 0 0 0 0 1
footprint=my_0805
}
C 5100 6000 1 0 0 EMBEDDEDgeneric-power.sym
[
P 5300 6000 5300 6200 1 0 0
{
T 5350 6050 5 6 0 1 0 0 1
pinnumber=1
T 5350 6050 5 6 0 0 0 0 1
pinseq=1
T 5350 6050 5 6 0 1 0 0 1
pinlabel=1
T 5350 6050 5 6 0 1 0 0 1
pintype=pwr
}
L 5150 6200 5450 6200 3 0 0 0 -1 -1
T 5300 6250 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 5300 6250 5 10 0 1 0 3 1
net=DVDD:1
T 5100 6200 5 10 1 1 0 0 1
value=DVDD
}
N 2700 1800 2700 1600 4
N 5300 4500 5300 4400 4
N 2700 1600 5300 1600 4
N 2700 2800 3200 2800 4
N 5300 2600 5300 3200 4
N 4000 1600 4000 2200 4
N 4800 2800 5300 2800 4
C 3200 2200 1 0 0 EMBEDDEDlm1117-1.sym
[
B 3500 2500 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 3500 2800 3200 2800 1 0 1
{
T 3300 2850 5 8 1 1 0 0 1
pinnumber=3
T 3300 2850 5 8 0 0 0 0 1
pinseq=3
T 3500 2800 5 10 1 1 0 0 1
value=IN
}
P 4000 2200 4000 2500 1 0 0
{
T 3900 2300 5 8 1 1 0 0 1
pinnumber=1
T 3900 2300 5 8 0 0 0 0 1
pinseq=1
T 3800 2600 5 10 1 1 0 0 1
value=GND
}
P 4500 2800 4800 2800 1 0 1
{
T 4630 2850 5 8 1 1 0 0 1
pinnumber=2
T 4630 2850 5 8 0 0 0 0 1
pinseq=2
T 4100 2800 5 10 1 1 0 0 1
value=OUT
}
T 4800 3500 5 10 0 0 0 0 1
device=1117
T 4600 3200 8 10 0 1 0 6 1
refdes=U?
T 4800 3300 5 10 0 0 0 0 1
pins=3
T 3195 2195 8 10 0 1 0 0 1
footprint=TO220
]
{
T 3195 2195 5 10 0 1 0 0 1
footprint=SOT223
T 4000 3200 5 10 1 1 0 0 1
device=LM1117
T 3900 3200 5 10 1 1 0 6 1
refdes=U102
T 4700 3200 5 10 1 1 0 0 1
value=3.3V
}
C 5500 1700 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 5300 1700 5300 1900 1 0 0
{
T 5300 1900 5 8 0 1 90 2 1
pintype=pas
T 5300 1900 9 8 0 1 90 0 1
pinlabel=1
T 5350 1850 5 8 0 1 90 8 1
pinseq=1
T 5250 1850 5 8 0 1 90 6 1
pinnumber=1
}
P 5300 2600 5300 2400 1 0 0
{
T 5300 2400 5 8 0 1 90 8 1
pintype=pas
T 5300 2400 9 8 0 1 90 6 1
pinlabel=2
T 5350 2450 5 8 0 1 90 2 1
pinseq=2
T 5250 2450 5 8 0 1 90 0 1
pinnumber=2
}
L 5100 2100 5500 2100 3 0 0 0 -1 -1
L 5100 2200 5500 2200 3 0 0 0 -1 -1
L 5300 2400 5300 2200 3 0 0 0 -1 -1
L 5300 2100 5300 1900 3 0 0 0 -1 -1
T 4800 1900 5 10 0 0 90 0 1
device=CAPACITOR
T 5000 1900 8 10 0 1 90 0 1
refdes=C?
T 4200 1900 5 10 0 0 90 0 1
description=capacitor
T 4400 1900 5 10 0 0 90 0 1
numslots=0
T 4600 1900 5 10 0 0 90 0 1
symversion=0.1
]
{
T 4800 1900 5 10 0 0 90 0 1
device=CAPACITOR
T 5500 1700 5 10 0 0 0 0 1
footprint=my_0805
T 5100 2300 5 10 1 1 180 0 1
refdes=C103
T 4400 1900 5 10 1 1 0 0 1
value=10uF 10V
}
C 5100 3200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 5300 3200 5300 3400 1 0 0
{
T 5350 3250 5 6 0 1 0 0 1
pinnumber=1
T 5350 3250 5 6 0 0 0 0 1
pinseq=1
T 5350 3250 5 6 0 1 0 0 1
pinlabel=1
T 5350 3250 5 6 0 1 0 0 1
pintype=pwr
}
L 5150 3400 5450 3400 3 0 0 0 -1 -1
T 5300 3450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 5300 3450 5 10 0 1 0 3 1
net=AVDD:1
T 5100 3400 5 10 1 1 0 0 1
value=AVDD
}
N 5300 1700 5300 1600 4
C 4500 1300 1 0 0 EMBEDDEDgnd-1.sym
[
P 4600 1400 4600 1600 1 0 1
{
T 4658 1461 5 4 0 1 0 0 1
pinnumber=1
T 4658 1461 5 4 0 0 0 0 1
pinseq=1
T 4658 1461 5 4 0 1 0 0 1
pinlabel=1
T 4658 1461 5 4 0 1 0 0 1
pintype=pwr
}
L 4500 1400 4700 1400 3 0 0 0 -1 -1
L 4555 1350 4645 1350 3 0 0 0 -1 -1
L 4580 1310 4620 1310 3 0 0 0 -1 -1
T 4800 1350 8 10 0 0 0 0 1
net=GND:1
]
C 8200 9300 1 0 0 EMBEDDEDgeneric-power.sym
[
P 8400 9300 8400 9500 1 0 0
{
T 8450 9350 5 6 0 1 0 0 1
pinnumber=1
T 8450 9350 5 6 0 0 0 0 1
pinseq=1
T 8450 9350 5 6 0 1 0 0 1
pinlabel=1
T 8450 9350 5 6 0 1 0 0 1
pintype=pwr
}
L 8250 9500 8550 9500 3 0 0 0 -1 -1
T 8400 9550 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 8400 9550 5 10 0 1 0 3 1
net=DVDD:1
T 8200 9500 5 10 1 1 0 0 1
value=DVDD
}
N 9200 9300 8400 9300 4
C 9000 15900 1 0 0 EMBEDDEDgeneric-power.sym
[
P 9200 15900 9200 16100 1 0 0
{
T 9250 15950 5 6 0 1 0 0 1
pinnumber=1
T 9250 15950 5 6 0 0 0 0 1
pinseq=1
T 9250 15950 5 6 0 1 0 0 1
pinlabel=1
T 9250 15950 5 6 0 1 0 0 1
pintype=pwr
}
L 9050 16100 9350 16100 3 0 0 0 -1 -1
T 9200 16150 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 9200 16150 5 10 0 1 0 3 1
net=DVDD:1
T 9000 16100 5 10 1 1 0 0 1
value=DVDD
}
N 9200 14900 9200 15900 4
N 9200 15800 10400 15800 4
N 10000 15800 10000 14900 4
N 10400 15800 10400 14900 4
C 12100 16000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 11900 16000 11900 16200 1 0 0
{
T 11900 16200 5 8 0 1 90 2 1
pintype=pas
T 11900 16200 9 8 0 1 90 0 1
pinlabel=1
T 11950 16150 5 8 0 1 90 8 1
pinseq=1
T 11850 16150 5 8 0 1 90 6 1
pinnumber=1
}
P 11900 16900 11900 16700 1 0 0
{
T 11900 16700 5 8 0 1 90 8 1
pintype=pas
T 11900 16700 9 8 0 1 90 6 1
pinlabel=2
T 11950 16750 5 8 0 1 90 2 1
pinseq=2
T 11850 16750 5 8 0 1 90 0 1
pinnumber=2
}
L 11700 16400 12100 16400 3 0 0 0 -1 -1
L 11700 16500 12100 16500 3 0 0 0 -1 -1
L 11900 16700 11900 16500 3 0 0 0 -1 -1
L 11900 16400 11900 16200 3 0 0 0 -1 -1
T 11400 16200 5 10 0 0 90 0 1
device=CAPACITOR
T 11600 16200 8 10 0 1 90 0 1
refdes=C?
T 10800 16200 5 10 0 0 90 0 1
description=capacitor
T 11000 16200 5 10 0 0 90 0 1
numslots=0
T 11200 16200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 11400 16200 5 10 0 0 90 0 1
device=CAPACITOR
T 11200 16200 5 10 0 0 90 0 1
symversion=0.1
T 12100 16000 5 10 0 0 0 0 1
footprint=0603
T 11600 16700 5 10 1 1 180 0 1
refdes=C9
T 11300 16300 5 10 1 1 0 0 1
value=33pf
}
C 13200 16000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 13000 16000 13000 16200 1 0 0
{
T 13000 16200 5 8 0 1 90 2 1
pintype=pas
T 13000 16200 9 8 0 1 90 0 1
pinlabel=1
T 13050 16150 5 8 0 1 90 8 1
pinseq=1
T 12950 16150 5 8 0 1 90 6 1
pinnumber=1
}
P 13000 16900 13000 16700 1 0 0
{
T 13000 16700 5 8 0 1 90 8 1
pintype=pas
T 13000 16700 9 8 0 1 90 6 1
pinlabel=2
T 13050 16750 5 8 0 1 90 2 1
pinseq=2
T 12950 16750 5 8 0 1 90 0 1
pinnumber=2
}
L 12800 16400 13200 16400 3 0 0 0 -1 -1
L 12800 16500 13200 16500 3 0 0 0 -1 -1
L 13000 16700 13000 16500 3 0 0 0 -1 -1
L 13000 16400 13000 16200 3 0 0 0 -1 -1
T 12500 16200 5 10 0 0 90 0 1
device=CAPACITOR
T 12700 16200 8 10 0 1 90 0 1
refdes=C?
T 11900 16200 5 10 0 0 90 0 1
description=capacitor
T 12100 16200 5 10 0 0 90 0 1
numslots=0
T 12300 16200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 12500 16200 5 10 0 0 90 0 1
device=CAPACITOR
T 12300 16200 5 10 0 0 90 0 1
symversion=0.1
T 13200 16000 5 10 0 0 0 0 1
footprint=0603
T 12700 16700 5 10 1 1 180 0 1
refdes=C10
T 12400 16300 5 10 1 1 0 0 1
value=33pf
}
C 11800 15700 1 0 0 EMBEDDEDgnd-1.sym
[
P 11900 15800 11900 16000 1 0 1
{
T 11958 15861 5 4 0 1 0 0 1
pintype=pwr
T 11958 15861 5 4 0 1 0 0 1
pinlabel=1
T 11958 15861 5 4 0 0 0 0 1
pinseq=1
T 11958 15861 5 4 0 1 0 0 1
pinnumber=1
}
L 11800 15800 12000 15800 3 0 0 0 -1 -1
L 11855 15750 11945 15750 3 0 0 0 -1 -1
L 11880 15710 11920 15710 3 0 0 0 -1 -1
T 12100 15750 8 10 0 0 0 0 1
net=GND:1
]
C 12900 15700 1 0 0 EMBEDDEDgnd-1.sym
[
P 13000 15800 13000 16000 1 0 1
{
T 13058 15861 5 4 0 1 0 0 1
pintype=pwr
T 13058 15861 5 4 0 1 0 0 1
pinlabel=1
T 13058 15861 5 4 0 0 0 0 1
pinseq=1
T 13058 15861 5 4 0 1 0 0 1
pinnumber=1
}
L 12900 15800 13100 15800 3 0 0 0 -1 -1
L 12955 15750 13045 15750 3 0 0 0 -1 -1
L 12980 15710 13020 15710 3 0 0 0 -1 -1
T 13200 15750 8 10 0 0 0 0 1
net=GND:1
]
N 11500 16900 12200 16900 4
{
T 11400 16900 5 10 1 1 0 0 1
netname=XTAL
}
N 12700 16900 13400 16900 4
{
T 13000 16900 5 10 1 1 0 0 1
netname=OSCIN
}
C 12200 16700 1 0 0 EMBEDDEDxtal-small.sym
[
B 12425 16825 50 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 12400 16900 12300 16900 3 0 0 0 -1 -1
L 12600 16900 12500 16900 3 0 0 0 -1 -1
L 12500 17000 12500 16800 3 0 0 0 -1 -1
L 12400 17000 12400 16800 3 0 0 0 -1 -1
P 12700 16900 12600 16900 1 0 0
{
T 12600 16900 5 8 0 1 0 8 1
pintype=pas
T 12600 16900 9 8 0 1 0 6 1
pinlabel=2
T 12650 16850 5 8 0 1 0 2 1
pinseq=2
T 12650 16950 5 8 0 1 0 0 1
pinnumber=2
}
P 12200 16900 12300 16900 1 0 0
{
T 12400 16900 5 8 0 1 0 2 1
pintype=pas
T 12400 16900 9 8 0 1 0 0 1
pinlabel=1
T 12350 16850 5 8 0 1 0 8 1
pinseq=1
T 12350 16950 5 8 0 1 0 6 1
pinnumber=1
}
T 12400 17600 5 10 0 0 0 0 1
numslots=0
T 12400 17800 5 10 0 0 0 0 1
description=crystal
T 12450 17100 8 8 0 1 0 4 1
refdes=X?
T 12400 17400 5 10 0 0 0 0 1
device=CRYSTAL
]
{
T 12400 17400 5 10 0 0 0 0 1
device=CRYSTAL
T 12200 16700 5 10 0 0 0 0 1
footprint=XTAL_7A
T 12450 17250 5 8 1 1 0 6 1
refdes=X101
T 12250 17050 5 8 1 1 0 0 1
value=40 MHz
}
N 10600 14900 10600 16300 4
{
T 10600 15900 5 10 1 1 90 0 1
netname=XTAL
}
N 10800 14900 10800 16300 4
{
T 10800 15700 5 10 1 1 90 0 1
netname=OSCIN
}
N 11600 14900 11600 15300 4
N 11600 15300 19000 15300 4
N 11800 14900 11800 15100 4
N 11800 15100 17400 15100 4
C 20500 12500 1 0 0 EMBEDDEDio-1.sym
[
P 20500 12600 20700 12600 1 0 0
{
T 20650 12650 5 10 0 1 0 6 1
pinnumber=1
T 20750 12750 9 10 0 0 0 0 1
pinlabel=I/O
T 20750 12950 5 10 0 0 0 0 1
pinseq=1
T 20750 12850 5 10 0 0 0 0 1
pintype=io
}
L 21200 12700 21300 12600 3 0 0 0 -1 -1
L 21300 12600 21200 12500 3 0 0 0 -1 -1
L 20700 12600 20800 12500 3 0 0 0 -1 -1
L 20800 12700 20700 12600 3 0 0 0 -1 -1
L 20800 12700 21200 12700 3 0 0 0 -1 -1
L 20800 12500 21200 12500 3 0 0 0 -1 -1
T 21400 12700 5 10 0 0 0 0 1
net=IO:1
T 20700 13100 5 10 0 0 0 0 1
device=none
T 20700 13200 5 10 0 0 0 0 1
description=I/O module port
T 21400 12600 5 10 0 1 0 1 1
value=IO
]
{
T 21400 12700 5 10 0 0 0 0 1
net=RX+:1
T 21400 12600 5 10 1 1 0 1 1
value=RX+
}
C 20500 11300 1 0 0 EMBEDDEDio-1.sym
[
P 20500 11400 20700 11400 1 0 0
{
T 20650 11450 5 10 0 1 0 6 1
pinnumber=1
T 20750 11550 9 10 0 0 0 0 1
pinlabel=I/O
T 20750 11750 5 10 0 0 0 0 1
pinseq=1
T 20750 11650 5 10 0 0 0 0 1
pintype=io
}
L 21200 11500 21300 11400 3 0 0 0 -1 -1
L 21300 11400 21200 11300 3 0 0 0 -1 -1
L 20700 11400 20800 11300 3 0 0 0 -1 -1
L 20800 11500 20700 11400 3 0 0 0 -1 -1
L 20800 11500 21200 11500 3 0 0 0 -1 -1
L 20800 11300 21200 11300 3 0 0 0 -1 -1
T 21400 11500 5 10 0 0 0 0 1
net=IO:1
T 20700 11900 5 10 0 0 0 0 1
device=none
T 20700 12000 5 10 0 0 0 0 1
description=I/O module port
T 21400 11400 5 10 0 1 0 1 1
value=IO
]
{
T 21400 11500 5 10 0 0 0 0 1
net=RX-:1
T 21400 11400 5 10 1 1 0 1 1
value=RX-
}
C 20900 6600 1 0 0 EMBEDDEDio-1.sym
[
P 20900 6700 21100 6700 1 0 0
{
T 21050 6750 5 10 0 1 0 6 1
pinnumber=1
T 21150 6850 9 10 0 0 0 0 1
pinlabel=I/O
T 21150 7050 5 10 0 0 0 0 1
pinseq=1
T 21150 6950 5 10 0 0 0 0 1
pintype=io
}
L 21600 6800 21700 6700 3 0 0 0 -1 -1
L 21700 6700 21600 6600 3 0 0 0 -1 -1
L 21100 6700 21200 6600 3 0 0 0 -1 -1
L 21200 6800 21100 6700 3 0 0 0 -1 -1
L 21200 6800 21600 6800 3 0 0 0 -1 -1
L 21200 6600 21600 6600 3 0 0 0 -1 -1
T 21800 6800 5 10 0 0 0 0 1
net=IO:1
T 21100 7200 5 10 0 0 0 0 1
device=none
T 21100 7300 5 10 0 0 0 0 1
description=I/O module port
T 21800 6700 5 10 0 1 0 1 1
value=IO
]
{
T 21800 6800 5 10 0 0 0 0 1
net=TX:1
T 21800 6700 5 10 1 1 0 1 1
value=TX
}
C 20900 6100 1 0 0 EMBEDDEDio-1.sym
[
P 20900 6200 21100 6200 1 0 0
{
T 21050 6250 5 10 0 1 0 6 1
pinnumber=1
T 21150 6350 9 10 0 0 0 0 1
pinlabel=I/O
T 21150 6550 5 10 0 0 0 0 1
pinseq=1
T 21150 6450 5 10 0 0 0 0 1
pintype=io
}
L 21600 6300 21700 6200 3 0 0 0 -1 -1
L 21700 6200 21600 6100 3 0 0 0 -1 -1
L 21100 6200 21200 6100 3 0 0 0 -1 -1
L 21200 6300 21100 6200 3 0 0 0 -1 -1
L 21200 6300 21600 6300 3 0 0 0 -1 -1
L 21200 6100 21600 6100 3 0 0 0 -1 -1
T 21800 6300 5 10 0 0 0 0 1
net=IO:1
T 21100 6700 5 10 0 0 0 0 1
device=none
T 21100 6800 5 10 0 0 0 0 1
description=I/O module port
T 21800 6200 5 10 0 1 0 1 1
value=IO
]
{
T 21800 6300 5 10 0 0 0 0 1
net=/TX:1
T 21800 6200 5 10 1 1 0 1 1
value=/TX
}
C 13500 14200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 13700 14200 13700 14400 1 0 0
{
T 13750 14250 5 6 0 1 0 0 1
pinnumber=1
T 13750 14250 5 6 0 0 0 0 1
pinseq=1
T 13750 14250 5 6 0 1 0 0 1
pinlabel=1
T 13750 14250 5 6 0 1 0 0 1
pintype=pwr
}
L 13550 14400 13850 14400 3 0 0 0 -1 -1
T 13700 14450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 13700 14450 5 10 0 1 0 3 1
net=AVDD:1
T 13500 14400 5 10 1 1 0 0 1
value=AVDD
}
C 16200 9400 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 16000 9400 16000 9600 1 0 0
{
T 16000 9600 5 8 0 1 90 2 1
pintype=pas
T 16000 9600 9 8 0 1 90 0 1
pinlabel=1
T 16050 9550 5 8 0 1 90 8 1
pinseq=1
T 15950 9550 5 8 0 1 90 6 1
pinnumber=1
}
P 16000 10300 16000 10100 1 0 0
{
T 16000 10100 5 8 0 1 90 8 1
pintype=pas
T 16000 10100 9 8 0 1 90 6 1
pinlabel=2
T 16050 10150 5 8 0 1 90 2 1
pinseq=2
T 15950 10150 5 8 0 1 90 0 1
pinnumber=2
}
L 15800 9800 16200 9800 3 0 0 0 -1 -1
L 15800 9900 16200 9900 3 0 0 0 -1 -1
L 16000 10100 16000 9900 3 0 0 0 -1 -1
L 16000 9800 16000 9600 3 0 0 0 -1 -1
T 15500 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 15700 9600 8 10 0 1 90 0 1
refdes=C?
T 14900 9600 5 10 0 0 90 0 1
description=capacitor
T 15100 9600 5 10 0 0 90 0 1
numslots=0
T 15300 9600 5 10 0 0 90 0 1
symversion=0.1
]
{
T 15500 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 15800 10100 5 10 1 1 180 0 1
refdes=C105
T 15100 9600 5 10 1 1 0 0 1
value=10uF 10V
T 16200 9400 5 10 0 0 0 0 1
footprint=my_0805
}
C 15000 9400 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 14800 9400 14800 9600 1 0 0
{
T 14800 9600 5 8 0 1 90 2 1
pintype=pas
T 14800 9600 9 8 0 1 90 0 1
pinlabel=1
T 14850 9550 5 8 0 1 90 8 1
pinseq=1
T 14750 9550 5 8 0 1 90 6 1
pinnumber=1
}
P 14800 10300 14800 10100 1 0 0
{
T 14800 10100 5 8 0 1 90 8 1
pintype=pas
T 14800 10100 9 8 0 1 90 6 1
pinlabel=2
T 14850 10150 5 8 0 1 90 2 1
pinseq=2
T 14750 10150 5 8 0 1 90 0 1
pinnumber=2
}
L 14600 9800 15000 9800 3 0 0 0 -1 -1
L 14600 9900 15000 9900 3 0 0 0 -1 -1
L 14800 10100 14800 9900 3 0 0 0 -1 -1
L 14800 9800 14800 9600 3 0 0 0 -1 -1
T 14300 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 14500 9600 8 10 0 1 90 0 1
refdes=C?
T 13700 9600 5 10 0 0 90 0 1
description=capacitor
T 13900 9600 5 10 0 0 90 0 1
numslots=0
T 14100 9600 5 10 0 0 90 0 1
symversion=0.1
]
{
T 14300 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 14500 9900 5 10 1 1 180 0 1
value=0.1uf
T 15000 9400 5 10 0 0 0 0 1
footprint=my_0603
T 14500 10100 5 10 1 1 180 0 1
refdes=C104
}
N 13500 10600 17100 10600 4
N 14800 10600 14800 10300 4
N 12200 9300 12200 9100 4
N 12200 9100 16300 9100 4
N 14800 9100 14800 9400 4
C 16500 8200 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 16300 8200 16300 8400 1 0 0
{
T 16300 8400 5 8 0 1 90 2 1
pintype=pas
T 16300 8400 9 8 0 1 90 0 1
pinlabel=1
T 16350 8350 5 8 0 1 90 8 1
pinseq=1
T 16250 8350 5 8 0 1 90 6 1
pinnumber=1
}
P 16300 9100 16300 8900 1 0 0
{
T 16300 8900 5 8 0 1 90 8 1
pintype=pas
T 16300 8900 9 8 0 1 90 6 1
pinlabel=2
T 16350 8950 5 8 0 1 90 2 1
pinseq=2
T 16250 8950 5 8 0 1 90 0 1
pinnumber=2
}
L 16100 8600 16500 8600 3 0 0 0 -1 -1
L 16100 8700 16500 8700 3 0 0 0 -1 -1
L 16300 8900 16300 8700 3 0 0 0 -1 -1
L 16300 8600 16300 8400 3 0 0 0 -1 -1
T 15800 8400 5 10 0 0 90 0 1
device=CAPACITOR
T 16000 8400 8 10 0 1 90 0 1
refdes=C?
T 15200 8400 5 10 0 0 90 0 1
description=capacitor
T 15400 8400 5 10 0 0 90 0 1
numslots=0
T 15600 8400 5 10 0 0 90 0 1
symversion=0.1
]
{
T 15800 8400 5 10 0 0 90 0 1
device=CAPACITOR
T 16000 8700 5 10 1 1 180 0 1
value=0.1uf
T 16500 8200 5 10 0 0 0 0 1
footprint=my_0603
T 16000 8900 5 10 1 1 180 0 1
refdes=C107
}
C 17300 9400 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 17100 9400 17100 9600 1 0 0
{
T 17100 9600 5 8 0 1 90 2 1
pintype=pas
T 17100 9600 9 8 0 1 90 0 1
pinlabel=1
T 17150 9550 5 8 0 1 90 8 1
pinseq=1
T 17050 9550 5 8 0 1 90 6 1
pinnumber=1
}
P 17100 10300 17100 10100 1 0 0
{
T 17100 10100 5 8 0 1 90 8 1
pintype=pas
T 17100 10100 9 8 0 1 90 6 1
pinlabel=2
T 17150 10150 5 8 0 1 90 2 1
pinseq=2
T 17050 10150 5 8 0 1 90 0 1
pinnumber=2
}
L 16900 9800 17300 9800 3 0 0 0 -1 -1
L 16900 9900 17300 9900 3 0 0 0 -1 -1
L 17100 10100 17100 9900 3 0 0 0 -1 -1
L 17100 9800 17100 9600 3 0 0 0 -1 -1
T 16600 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 16800 9600 8 10 0 1 90 0 1
refdes=C?
T 16000 9600 5 10 0 0 90 0 1
description=capacitor
T 16200 9600 5 10 0 0 90 0 1
numslots=0
T 16400 9600 5 10 0 0 90 0 1
symversion=0.1
]
{
T 16600 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 16800 9800 5 10 1 1 180 0 1
value=0.1uf
T 17300 9400 5 10 0 0 0 0 1
footprint=my_0603
T 16900 10100 5 10 1 1 180 0 1
refdes=C106
}
C 16200 7900 1 0 0 EMBEDDEDgnd-1.sym
[
P 16300 8000 16300 8200 1 0 1
{
T 16358 8061 5 4 0 1 0 0 1
pintype=pwr
T 16358 8061 5 4 0 1 0 0 1
pinlabel=1
T 16358 8061 5 4 0 0 0 0 1
pinseq=1
T 16358 8061 5 4 0 1 0 0 1
pinnumber=1
}
L 16200 8000 16400 8000 3 0 0 0 -1 -1
L 16255 7950 16345 7950 3 0 0 0 -1 -1
L 16280 7910 16320 7910 3 0 0 0 -1 -1
T 16500 7950 8 10 0 0 0 0 1
net=GND:1
]
C 17000 9100 1 0 0 EMBEDDEDgnd-1.sym
[
P 17100 9200 17100 9400 1 0 1
{
T 17158 9261 5 4 0 1 0 0 1
pintype=pwr
T 17158 9261 5 4 0 1 0 0 1
pinlabel=1
T 17158 9261 5 4 0 0 0 0 1
pinseq=1
T 17158 9261 5 4 0 1 0 0 1
pinnumber=1
}
L 17000 9200 17200 9200 3 0 0 0 -1 -1
L 17055 9150 17145 9150 3 0 0 0 -1 -1
L 17080 9110 17120 9110 3 0 0 0 -1 -1
T 17300 9150 8 10 0 0 0 0 1
net=GND:1
]
N 16000 10600 16000 10300 4
N 17100 10300 17100 10600 4
N 16000 9100 16000 9400 4
C 18800 9400 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 18600 9400 18600 9600 1 0 0
{
T 18600 9600 5 8 0 1 90 2 1
pintype=pas
T 18600 9600 9 8 0 1 90 0 1
pinlabel=1
T 18650 9550 5 8 0 1 90 8 1
pinseq=1
T 18550 9550 5 8 0 1 90 6 1
pinnumber=1
}
P 18600 10300 18600 10100 1 0 0
{
T 18600 10100 5 8 0 1 90 8 1
pintype=pas
T 18600 10100 9 8 0 1 90 6 1
pinlabel=2
T 18650 10150 5 8 0 1 90 2 1
pinseq=2
T 18550 10150 5 8 0 1 90 0 1
pinnumber=2
}
L 18400 9800 18800 9800 3 0 0 0 -1 -1
L 18400 9900 18800 9900 3 0 0 0 -1 -1
L 18600 10100 18600 9900 3 0 0 0 -1 -1
L 18600 9800 18600 9600 3 0 0 0 -1 -1
T 18100 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 18300 9600 8 10 0 1 90 0 1
refdes=C?
T 17500 9600 5 10 0 0 90 0 1
description=capacitor
T 17700 9600 5 10 0 0 90 0 1
numslots=0
T 17900 9600 5 10 0 0 90 0 1
symversion=0.1
]
{
T 18100 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 18800 9400 5 10 0 0 0 0 1
footprint=my_0603
T 19300 9800 5 10 1 1 180 0 1
value=0.1uf
T 19300 10000 5 10 1 1 180 0 1
refdes=C108
}
C 18500 9100 1 0 0 EMBEDDEDgnd-1.sym
[
P 18600 9200 18600 9400 1 0 1
{
T 18658 9261 5 4 0 1 0 0 1
pintype=pwr
T 18658 9261 5 4 0 1 0 0 1
pinlabel=1
T 18658 9261 5 4 0 0 0 0 1
pinseq=1
T 18658 9261 5 4 0 1 0 0 1
pinnumber=1
}
L 18500 9200 18700 9200 3 0 0 0 -1 -1
L 18555 9150 18645 9150 3 0 0 0 -1 -1
L 18580 9110 18620 9110 3 0 0 0 -1 -1
T 18800 9150 8 10 0 0 0 0 1
net=GND:1
]
N 13500 12400 18600 12400 4
N 13500 12200 17600 12200 4
C 17500 9100 1 0 0 EMBEDDEDgnd-1.sym
[
P 17600 9200 17600 9400 1 0 1
{
T 17658 9261 5 4 0 1 0 0 1
pintype=pwr
T 17658 9261 5 4 0 1 0 0 1
pinlabel=1
T 17658 9261 5 4 0 0 0 0 1
pinseq=1
T 17658 9261 5 4 0 1 0 0 1
pinnumber=1
}
L 17500 9200 17700 9200 3 0 0 0 -1 -1
L 17555 9150 17645 9150 3 0 0 0 -1 -1
L 17580 9110 17620 9110 3 0 0 0 -1 -1
T 17800 9150 8 10 0 0 0 0 1
net=GND:1
]
C 17700 9400 1 90 0 EMBEDDEDresistor-1.sym
[
L 17500 10000 17700 9900 3 0 0 0 -1 -1
L 17700 9900 17500 9800 3 0 0 0 -1 -1
L 17500 9800 17700 9700 3 0 0 0 -1 -1
L 17700 9700 17500 9600 3 0 0 0 -1 -1
L 17500 10000 17700 10100 3 0 0 0 -1 -1
L 17700 10100 17600 10150 3 0 0 0 -1 -1
P 17600 10300 17600 10150 1 0 0
{
T 17550 10200 5 8 0 1 90 0 1
pinnumber=2
T 17550 10200 5 8 0 0 90 0 1
pinseq=2
T 17550 10200 5 8 0 1 90 0 1
pinlabel=2
T 17550 10200 5 8 0 1 90 0 1
pintype=pas
}
P 17600 9400 17600 9552 1 0 0
{
T 17550 9500 5 8 0 1 90 0 1
pinnumber=1
T 17550 9500 5 8 0 0 90 0 1
pinseq=1
T 17550 9500 5 8 0 1 90 0 1
pinlabel=1
T 17550 9500 5 8 0 1 90 0 1
pintype=pas
}
L 17500 9601 17600 9550 3 0 0 0 -1 -1
T 17300 9700 5 10 0 0 90 0 1
device=RESISTOR
T 17400 9600 8 10 0 1 90 0 1
refdes=R?
T 17700 9400 8 10 0 1 90 0 1
pins=2
T 17700 9400 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 17300 9700 5 10 0 0 90 0 1
device=RESISTOR
T 17800 9700 5 10 1 1 0 0 1
value=1.96k
T 17700 9400 5 10 0 1 0 0 1
footprint=0603
T 17800 9900 5 10 1 1 0 0 1
refdes=R101
}
N 13500 11600 17400 11600 4
N 13500 11400 19000 11400 4
C 6800 4900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 6600 4900 6600 5100 1 0 0
{
T 6600 5100 5 8 0 1 90 2 1
pintype=pas
T 6600 5100 9 8 0 1 90 0 1
pinlabel=1
T 6650 5050 5 8 0 1 90 8 1
pinseq=1
T 6550 5050 5 8 0 1 90 6 1
pinnumber=1
}
P 6600 5800 6600 5600 1 0 0
{
T 6600 5600 5 8 0 1 90 8 1
pintype=pas
T 6600 5600 9 8 0 1 90 6 1
pinlabel=2
T 6650 5650 5 8 0 1 90 2 1
pinseq=2
T 6550 5650 5 8 0 1 90 0 1
pinnumber=2
}
L 6400 5300 6800 5300 3 0 0 0 -1 -1
L 6400 5400 6800 5400 3 0 0 0 -1 -1
L 6600 5600 6600 5400 3 0 0 0 -1 -1
L 6600 5300 6600 5100 3 0 0 0 -1 -1
T 6100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 6300 5100 8 10 0 1 90 0 1
refdes=C?
T 5500 5100 5 10 0 0 90 0 1
description=capacitor
T 5700 5100 5 10 0 0 90 0 1
numslots=0
T 5900 5100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 6100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 6300 5400 5 10 1 1 180 0 1
value=0.1uf
T 6800 4900 5 10 0 0 0 0 1
footprint=my_0603
T 6300 5600 5 10 1 1 180 0 1
refdes=C109
}
C 6500 4600 1 0 0 EMBEDDEDgnd-1.sym
[
P 6600 4700 6600 4900 1 0 1
{
T 6658 4761 5 4 0 1 0 0 1
pintype=pwr
T 6658 4761 5 4 0 1 0 0 1
pinlabel=1
T 6658 4761 5 4 0 0 0 0 1
pinseq=1
T 6658 4761 5 4 0 1 0 0 1
pinnumber=1
}
L 6500 4700 6700 4700 3 0 0 0 -1 -1
L 6555 4650 6645 4650 3 0 0 0 -1 -1
L 6580 4610 6620 4610 3 0 0 0 -1 -1
T 6800 4650 8 10 0 0 0 0 1
net=GND:1
]
C 7800 4900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 7600 4900 7600 5100 1 0 0
{
T 7600 5100 5 8 0 1 90 2 1
pintype=pas
T 7600 5100 9 8 0 1 90 0 1
pinlabel=1
T 7650 5050 5 8 0 1 90 8 1
pinseq=1
T 7550 5050 5 8 0 1 90 6 1
pinnumber=1
}
P 7600 5800 7600 5600 1 0 0
{
T 7600 5600 5 8 0 1 90 8 1
pintype=pas
T 7600 5600 9 8 0 1 90 6 1
pinlabel=2
T 7650 5650 5 8 0 1 90 2 1
pinseq=2
T 7550 5650 5 8 0 1 90 0 1
pinnumber=2
}
L 7400 5300 7800 5300 3 0 0 0 -1 -1
L 7400 5400 7800 5400 3 0 0 0 -1 -1
L 7600 5600 7600 5400 3 0 0 0 -1 -1
L 7600 5300 7600 5100 3 0 0 0 -1 -1
T 7100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 7300 5100 8 10 0 1 90 0 1
refdes=C?
T 6500 5100 5 10 0 0 90 0 1
description=capacitor
T 6700 5100 5 10 0 0 90 0 1
numslots=0
T 6900 5100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 7100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 7800 4900 5 10 0 0 0 0 1
footprint=my_0603
T 7300 5400 5 10 1 1 180 0 1
value=0.1uf
T 7300 5600 5 10 1 1 180 0 1
refdes=C110
}
C 7500 4600 1 0 0 EMBEDDEDgnd-1.sym
[
P 7600 4700 7600 4900 1 0 1
{
T 7658 4761 5 4 0 1 0 0 1
pintype=pwr
T 7658 4761 5 4 0 1 0 0 1
pinlabel=1
T 7658 4761 5 4 0 0 0 0 1
pinseq=1
T 7658 4761 5 4 0 1 0 0 1
pinnumber=1
}
L 7500 4700 7700 4700 3 0 0 0 -1 -1
L 7555 4650 7645 4650 3 0 0 0 -1 -1
L 7580 4610 7620 4610 3 0 0 0 -1 -1
T 7800 4650 8 10 0 0 0 0 1
net=GND:1
]
C 8800 4900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 8600 4900 8600 5100 1 0 0
{
T 8600 5100 5 8 0 1 90 2 1
pintype=pas
T 8600 5100 9 8 0 1 90 0 1
pinlabel=1
T 8650 5050 5 8 0 1 90 8 1
pinseq=1
T 8550 5050 5 8 0 1 90 6 1
pinnumber=1
}
P 8600 5800 8600 5600 1 0 0
{
T 8600 5600 5 8 0 1 90 8 1
pintype=pas
T 8600 5600 9 8 0 1 90 6 1
pinlabel=2
T 8650 5650 5 8 0 1 90 2 1
pinseq=2
T 8550 5650 5 8 0 1 90 0 1
pinnumber=2
}
L 8400 5300 8800 5300 3 0 0 0 -1 -1
L 8400 5400 8800 5400 3 0 0 0 -1 -1
L 8600 5600 8600 5400 3 0 0 0 -1 -1
L 8600 5300 8600 5100 3 0 0 0 -1 -1
T 8100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 8300 5100 8 10 0 1 90 0 1
refdes=C?
T 7500 5100 5 10 0 0 90 0 1
description=capacitor
T 7700 5100 5 10 0 0 90 0 1
numslots=0
T 7900 5100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 8100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 8800 4900 5 10 0 0 0 0 1
footprint=my_0603
T 8300 5400 5 10 1 1 180 0 1
value=0.1uf
T 8300 5600 5 10 1 1 180 0 1
refdes=C111
}
C 8500 4600 1 0 0 EMBEDDEDgnd-1.sym
[
P 8600 4700 8600 4900 1 0 1
{
T 8658 4761 5 4 0 1 0 0 1
pintype=pwr
T 8658 4761 5 4 0 1 0 0 1
pinlabel=1
T 8658 4761 5 4 0 0 0 0 1
pinseq=1
T 8658 4761 5 4 0 1 0 0 1
pinnumber=1
}
L 8500 4700 8700 4700 3 0 0 0 -1 -1
L 8555 4650 8645 4650 3 0 0 0 -1 -1
L 8580 4610 8620 4610 3 0 0 0 -1 -1
T 8800 4650 8 10 0 0 0 0 1
net=GND:1
]
C 9800 4900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 9600 4900 9600 5100 1 0 0
{
T 9600 5100 5 8 0 1 90 2 1
pintype=pas
T 9600 5100 9 8 0 1 90 0 1
pinlabel=1
T 9650 5050 5 8 0 1 90 8 1
pinseq=1
T 9550 5050 5 8 0 1 90 6 1
pinnumber=1
}
P 9600 5800 9600 5600 1 0 0
{
T 9600 5600 5 8 0 1 90 8 1
pintype=pas
T 9600 5600 9 8 0 1 90 6 1
pinlabel=2
T 9650 5650 5 8 0 1 90 2 1
pinseq=2
T 9550 5650 5 8 0 1 90 0 1
pinnumber=2
}
L 9400 5300 9800 5300 3 0 0 0 -1 -1
L 9400 5400 9800 5400 3 0 0 0 -1 -1
L 9600 5600 9600 5400 3 0 0 0 -1 -1
L 9600 5300 9600 5100 3 0 0 0 -1 -1
T 9100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 9300 5100 8 10 0 1 90 0 1
refdes=C?
T 8500 5100 5 10 0 0 90 0 1
description=capacitor
T 8700 5100 5 10 0 0 90 0 1
numslots=0
T 8900 5100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 9100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 9800 4900 5 10 0 0 0 0 1
footprint=my_0603
T 9300 5400 5 10 1 1 180 0 1
value=0.1uf
T 9300 5600 5 10 1 1 180 0 1
refdes=C112
}
C 9500 4600 1 0 0 EMBEDDEDgnd-1.sym
[
P 9600 4700 9600 4900 1 0 1
{
T 9658 4761 5 4 0 1 0 0 1
pintype=pwr
T 9658 4761 5 4 0 1 0 0 1
pinlabel=1
T 9658 4761 5 4 0 0 0 0 1
pinseq=1
T 9658 4761 5 4 0 1 0 0 1
pinnumber=1
}
L 9500 4700 9700 4700 3 0 0 0 -1 -1
L 9555 4650 9645 4650 3 0 0 0 -1 -1
L 9580 4610 9620 4610 3 0 0 0 -1 -1
T 9800 4650 8 10 0 0 0 0 1
net=GND:1
]
N 10600 5800 5300 5800 4
C 6500 1800 1 0 0 EMBEDDEDgnd-1.sym
[
P 6600 1900 6600 2100 1 0 1
{
T 6658 1961 5 4 0 1 0 0 1
pintype=pwr
T 6658 1961 5 4 0 1 0 0 1
pinlabel=1
T 6658 1961 5 4 0 0 0 0 1
pinseq=1
T 6658 1961 5 4 0 1 0 0 1
pinnumber=1
}
L 6500 1900 6700 1900 3 0 0 0 -1 -1
L 6555 1850 6645 1850 3 0 0 0 -1 -1
L 6580 1810 6620 1810 3 0 0 0 -1 -1
T 6800 1850 8 10 0 0 0 0 1
net=GND:1
]
C 7800 2100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 7600 2100 7600 2300 1 0 0
{
T 7600 2300 5 8 0 1 90 2 1
pintype=pas
T 7600 2300 9 8 0 1 90 0 1
pinlabel=1
T 7650 2250 5 8 0 1 90 8 1
pinseq=1
T 7550 2250 5 8 0 1 90 6 1
pinnumber=1
}
P 7600 3000 7600 2800 1 0 0
{
T 7600 2800 5 8 0 1 90 8 1
pintype=pas
T 7600 2800 9 8 0 1 90 6 1
pinlabel=2
T 7650 2850 5 8 0 1 90 2 1
pinseq=2
T 7550 2850 5 8 0 1 90 0 1
pinnumber=2
}
L 7400 2500 7800 2500 3 0 0 0 -1 -1
L 7400 2600 7800 2600 3 0 0 0 -1 -1
L 7600 2800 7600 2600 3 0 0 0 -1 -1
L 7600 2500 7600 2300 3 0 0 0 -1 -1
T 7100 2300 5 10 0 0 90 0 1
device=CAPACITOR
T 7300 2300 8 10 0 1 90 0 1
refdes=C?
T 6500 2300 5 10 0 0 90 0 1
description=capacitor
T 6700 2300 5 10 0 0 90 0 1
numslots=0
T 6900 2300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 7100 2300 5 10 0 0 90 0 1
device=CAPACITOR
T 7800 2100 5 10 0 0 0 0 1
footprint=my_0603
T 7300 2600 5 10 1 1 180 0 1
value=0.1uf
T 7300 2800 5 10 1 1 180 0 1
refdes=C114
}
C 7500 1800 1 0 0 EMBEDDEDgnd-1.sym
[
P 7600 1900 7600 2100 1 0 1
{
T 7658 1961 5 4 0 1 0 0 1
pintype=pwr
T 7658 1961 5 4 0 1 0 0 1
pinlabel=1
T 7658 1961 5 4 0 0 0 0 1
pinseq=1
T 7658 1961 5 4 0 1 0 0 1
pinnumber=1
}
L 7500 1900 7700 1900 3 0 0 0 -1 -1
L 7555 1850 7645 1850 3 0 0 0 -1 -1
L 7580 1810 7620 1810 3 0 0 0 -1 -1
T 7800 1850 8 10 0 0 0 0 1
net=GND:1
]
C 8800 2100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 8600 2100 8600 2300 1 0 0
{
T 8600 2300 5 8 0 1 90 2 1
pintype=pas
T 8600 2300 9 8 0 1 90 0 1
pinlabel=1
T 8650 2250 5 8 0 1 90 8 1
pinseq=1
T 8550 2250 5 8 0 1 90 6 1
pinnumber=1
}
P 8600 3000 8600 2800 1 0 0
{
T 8600 2800 5 8 0 1 90 8 1
pintype=pas
T 8600 2800 9 8 0 1 90 6 1
pinlabel=2
T 8650 2850 5 8 0 1 90 2 1
pinseq=2
T 8550 2850 5 8 0 1 90 0 1
pinnumber=2
}
L 8400 2500 8800 2500 3 0 0 0 -1 -1
L 8400 2600 8800 2600 3 0 0 0 -1 -1
L 8600 2800 8600 2600 3 0 0 0 -1 -1
L 8600 2500 8600 2300 3 0 0 0 -1 -1
T 8100 2300 5 10 0 0 90 0 1
device=CAPACITOR
T 8300 2300 8 10 0 1 90 0 1
refdes=C?
T 7500 2300 5 10 0 0 90 0 1
description=capacitor
T 7700 2300 5 10 0 0 90 0 1
numslots=0
T 7900 2300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 8100 2300 5 10 0 0 90 0 1
device=CAPACITOR
T 8800 2100 5 10 0 0 0 0 1
footprint=my_0603
T 8300 2600 5 10 1 1 180 0 1
value=0.1uf
T 8300 2800 5 10 1 1 180 0 1
refdes=C115
}
C 8500 1800 1 0 0 EMBEDDEDgnd-1.sym
[
P 8600 1900 8600 2100 1 0 1
{
T 8658 1961 5 4 0 1 0 0 1
pintype=pwr
T 8658 1961 5 4 0 1 0 0 1
pinlabel=1
T 8658 1961 5 4 0 0 0 0 1
pinseq=1
T 8658 1961 5 4 0 1 0 0 1
pinnumber=1
}
L 8500 1900 8700 1900 3 0 0 0 -1 -1
L 8555 1850 8645 1850 3 0 0 0 -1 -1
L 8580 1810 8620 1810 3 0 0 0 -1 -1
T 8800 1850 8 10 0 0 0 0 1
net=GND:1
]
N 8600 3000 5300 3000 4
C 6800 2100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 6600 2100 6600 2300 1 0 0
{
T 6600 2300 5 8 0 1 90 2 1
pintype=pas
T 6600 2300 9 8 0 1 90 0 1
pinlabel=1
T 6650 2250 5 8 0 1 90 8 1
pinseq=1
T 6550 2250 5 8 0 1 90 6 1
pinnumber=1
}
P 6600 3000 6600 2800 1 0 0
{
T 6600 2800 5 8 0 1 90 8 1
pintype=pas
T 6600 2800 9 8 0 1 90 6 1
pinlabel=2
T 6650 2850 5 8 0 1 90 2 1
pinseq=2
T 6550 2850 5 8 0 1 90 0 1
pinnumber=2
}
L 6400 2500 6800 2500 3 0 0 0 -1 -1
L 6400 2600 6800 2600 3 0 0 0 -1 -1
L 6600 2800 6600 2600 3 0 0 0 -1 -1
L 6600 2500 6600 2300 3 0 0 0 -1 -1
T 6100 2300 5 10 0 0 90 0 1
device=CAPACITOR
T 6300 2300 8 10 0 1 90 0 1
refdes=C?
T 5500 2300 5 10 0 0 90 0 1
description=capacitor
T 5700 2300 5 10 0 0 90 0 1
numslots=0
T 5900 2300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 6100 2300 5 10 0 0 90 0 1
device=CAPACITOR
T 6800 2100 5 10 0 0 0 0 1
footprint=my_0603
T 6300 2600 5 10 1 1 180 0 1
value=0.1uf
T 6300 2800 5 10 1 1 180 0 1
refdes=C113
}
C 13700 4400 1 0 0 EMBEDDEDmcp23s08.sym
[
P 14000 4500 13700 4500 1 0 1
{
T 13905 4545 5 10 1 1 0 6 1
pinnumber=10
T 12650 4650 5 10 0 0 180 6 1
pinseq=10
T 14055 4495 5 10 1 1 0 0 1
pinlabel=NC
T 13850 4450 5 10 0 1 180 6 1
pintype=pas
}
P 14000 4700 13700 4700 1 0 1
{
T 13905 4745 5 10 1 1 0 6 1
pinnumber=9
T 13550 4850 5 10 0 0 180 0 1
pinseq=9
T 14055 4695 5 10 1 1 0 0 1
pinlabel=VSS
T 13850 4650 5 10 0 1 180 0 1
pintype=pas
}
P 14000 4900 13700 4900 1 0 1
{
T 13905 4945 5 10 1 1 0 6 1
pinnumber=8
T 13550 5050 5 10 0 0 180 0 1
pinseq=8
T 14055 4895 5 10 1 1 0 0 1
pinlabel=INT
T 13850 4850 5 10 0 1 180 0 1
pintype=pas
}
B 14000 4400 2100 2100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 14000 5100 13700 5100 1 0 1
{
T 13905 5145 5 10 1 1 0 6 1
pinnumber=7
T 13550 5250 5 10 0 0 180 0 1
pinseq=7
T 14055 5095 5 10 1 1 0 0 1
pinlabel=/CS
T 13850 5050 5 10 0 1 180 0 1
pintype=pas
}
P 14000 5300 13700 5300 1 0 1
{
T 13905 5345 5 10 1 1 0 6 1
pinnumber=6
T 13550 5450 5 10 0 0 180 0 1
pinseq=6
T 14055 5295 5 10 1 1 0 0 1
pinlabel=/RESET
T 13850 5250 5 10 0 1 180 0 1
pintype=pas
}
P 13700 6300 14000 6300 1 0 0
{
T 13600 6300 5 10 0 0 0 0 1
pintype=pas
T 14055 6295 5 10 1 1 0 0 1
pinlabel=SCK
T 13905 6345 5 10 1 1 0 6 1
pinnumber=1
T 12800 6300 5 10 0 0 0 0 1
pinseq=1
}
P 13700 6100 14000 6100 1 0 0
{
T 13600 6100 5 10 0 0 0 0 1
pintype=pas
T 14055 6095 5 10 1 1 0 0 1
pinlabel=SI
T 13905 6145 5 10 1 1 0 6 1
pinnumber=2
T 12800 6100 5 10 0 0 0 0 1
pinseq=2
}
P 13700 5900 14000 5900 1 0 0
{
T 13600 5900 5 10 0 0 0 0 1
pintype=pas
T 14055 5895 5 10 1 1 0 0 1
pinlabel=SO
T 13905 5945 5 10 1 1 0 6 1
pinnumber=3
T 12800 5900 5 10 0 0 0 0 1
pinseq=3
}
P 13700 5700 14000 5700 1 0 0
{
T 13600 5700 5 10 0 0 0 0 1
pintype=pas
T 14055 5695 5 10 1 1 0 0 1
pinlabel=A1
T 13905 5745 5 10 1 1 0 6 1
pinnumber=4
T 12800 5700 5 10 0 0 0 0 1
pinseq=4
}
P 13700 5500 14000 5500 1 0 0
{
T 13600 5500 5 10 0 0 0 0 1
pintype=pas
T 14055 5495 5 10 1 1 0 0 1
pinlabel=A0
T 13905 5545 5 10 1 1 0 6 1
pinnumber=5
T 12800 5500 5 10 0 0 0 0 1
pinseq=5
}
T -1005 -6900 8 10 0 1 0 0 1
device=CS4270
P 16100 4500 16400 4500 1 0 1
{
T 16195 4545 5 10 1 1 0 0 1
pinnumber=12
T 17350 4850 5 10 0 0 180 0 1
pinseq=12
T 16045 4495 5 10 1 1 0 6 1
pinlabel=NC
T 16250 4450 5 10 0 1 180 0 1
pintype=pas
}
P 16100 4700 16400 4700 1 0 1
{
T 16195 4745 5 10 1 1 0 0 1
pinnumber=11
T 16550 4650 5 10 0 0 180 6 1
pinseq=11
T 16045 4695 5 10 1 1 0 6 1
pinlabel=GP0
T 16250 4650 5 10 0 1 180 6 1
pintype=pas
}
P 16100 6300 16400 6300 1 0 1
{
T 16195 6345 5 10 1 1 0 0 1
pinnumber=20
T 16550 6350 5 10 0 0 0 0 1
pinseq=20
T 16045 6295 5 10 1 1 0 6 1
pinlabel=VDD
T 16250 6350 5 10 0 1 0 0 1
pintype=pas
}
P 16100 6100 16400 6100 1 0 1
{
T 16195 6145 5 10 1 1 0 0 1
pinnumber=19
T 16550 6150 5 10 0 0 0 0 1
pinseq=19
T 16045 6095 5 10 1 1 0 6 1
pinlabel=GP7
T 16250 6150 5 10 0 1 0 0 1
pintype=pas
}
P 16100 5900 16400 5900 1 0 1
{
T 16195 5945 5 10 1 1 0 0 1
pinnumber=18
T 16550 5950 5 10 0 0 0 0 1
pinseq=18
T 16045 5895 5 10 1 1 0 6 1
pinlabel=GP6
T 16250 5950 5 10 0 1 0 0 1
pintype=pas
}
P 16400 4900 16100 4900 1 0 0
{
T 18500 4900 5 10 0 0 180 0 1
pintype=pas
T 16045 4895 5 10 1 1 0 6 1
pinlabel=GP1
T 16195 4945 5 10 1 1 0 0 1
pinnumber=13
T 17300 5100 5 10 0 0 180 0 1
pinseq=13
}
P 16400 5100 16100 5100 1 0 0
{
T 18500 5100 5 10 0 0 180 0 1
pintype=pas
T 16045 5095 5 10 1 1 0 6 1
pinlabel=GP2
T 16195 5145 5 10 1 1 0 0 1
pinnumber=14
T 17300 5300 5 10 0 0 180 0 1
pinseq=14
}
P 16400 5300 16100 5300 1 0 0
{
T 18600 5300 5 10 0 0 180 0 1
pintype=pas
T 16045 5295 5 10 1 1 0 6 1
pinlabel=GP3
T 16195 5345 5 10 1 1 0 0 1
pinnumber=15
T 17300 5500 5 10 0 0 180 0 1
pinseq=15
}
P 16400 5500 16100 5500 1 0 0
{
T 18600 5500 5 10 0 0 180 0 1
pintype=pas
T 16045 5495 5 10 1 1 0 6 1
pinlabel=GP4
T 16195 5545 5 10 1 1 0 0 1
pinnumber=16
T 17300 5700 5 10 0 0 180 0 1
pinseq=16
}
P 16400 5700 16100 5700 1 0 0
{
T 18600 5700 5 10 0 0 180 0 1
pintype=pas
T 16045 5695 5 10 1 1 0 6 1
pinlabel=GP5
T 16195 5745 5 10 1 1 0 0 1
pinnumber=17
T 17300 5900 5 10 0 0 180 0 1
pinseq=17
}
T 895 -4700 8 10 0 1 0 0 1
footprint=SSOP20
T 14095 6600 8 10 0 1 0 0 1
refdes=U?
T 15162 6598 8 10 0 1 0 0 1
device=MCP23S08
]
{
T -1005 -6900 5 10 0 1 0 0 1
device=CS4270
T 895 -4700 5 10 0 1 0 0 1
footprint=SSOP20
T 14095 6600 5 10 1 1 0 0 1
refdes=U104
T 15162 6598 5 10 1 1 0 0 1
device=MCP23S08
}
N 12700 5300 13700 5300 4
{
T 12800 5300 5 10 1 1 0 0 1
netname=JA2
}
N 12700 6300 13700 6300 4
{
T 12800 6300 5 10 1 1 0 0 1
netname=JB2
}
N 12700 5900 13700 5900 4
{
T 12800 5900 5 10 1 1 0 0 1
netname=JB6
}
N 12700 6100 13700 6100 4
{
T 12800 6100 5 10 1 1 0 0 1
netname=JB3
}
C 13300 4100 1 0 0 EMBEDDEDgnd-1.sym
[
P 13400 4200 13400 4400 1 0 1
{
T 13458 4261 5 4 0 1 0 0 1
pinnumber=1
T 13458 4261 5 4 0 0 0 0 1
pinseq=1
T 13458 4261 5 4 0 1 0 0 1
pinlabel=1
T 13458 4261 5 4 0 1 0 0 1
pintype=pwr
}
L 13300 4200 13500 4200 3 0 0 0 -1 -1
L 13355 4150 13445 4150 3 0 0 0 -1 -1
L 13380 4110 13420 4110 3 0 0 0 -1 -1
T 13600 4150 8 10 0 0 0 0 1
net=GND:1
]
N 13700 5700 13400 5700 4
N 13400 5700 13400 4400 4
N 13700 5500 13400 5500 4
N 13700 4700 13400 4700 4
C 16500 6500 1 0 0 EMBEDDEDgeneric-power.sym
[
P 16700 6500 16700 6700 1 0 0
{
T 16750 6550 5 6 0 1 0 0 1
pintype=pwr
T 16750 6550 5 6 0 1 0 0 1
pinlabel=1
T 16750 6550 5 6 0 0 0 0 1
pinseq=1
T 16750 6550 5 6 0 1 0 0 1
pinnumber=1
}
L 16550 6700 16850 6700 3 0 0 0 -1 -1
T 16700 6750 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 16700 6750 5 10 0 1 0 3 1
net=DVDD:1
T 16500 6700 5 10 1 1 0 0 1
value=DVDD
}
N 16400 6300 16700 6300 4
N 16700 6300 16700 6500 4
C 10800 4900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 10600 4900 10600 5100 1 0 0
{
T 10550 5050 5 8 0 1 90 6 1
pinnumber=1
T 10650 5050 5 8 0 1 90 8 1
pinseq=1
T 10600 5100 9 8 0 1 90 0 1
pinlabel=1
T 10600 5100 5 8 0 1 90 2 1
pintype=pas
}
P 10600 5800 10600 5600 1 0 0
{
T 10550 5650 5 8 0 1 90 0 1
pinnumber=2
T 10650 5650 5 8 0 1 90 2 1
pinseq=2
T 10600 5600 9 8 0 1 90 6 1
pinlabel=2
T 10600 5600 5 8 0 1 90 8 1
pintype=pas
}
L 10400 5300 10800 5300 3 0 0 0 -1 -1
L 10400 5400 10800 5400 3 0 0 0 -1 -1
L 10600 5600 10600 5400 3 0 0 0 -1 -1
L 10600 5300 10600 5100 3 0 0 0 -1 -1
T 10100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 10300 5100 8 10 0 1 90 0 1
refdes=C?
T 9500 5100 5 10 0 0 90 0 1
description=capacitor
T 9700 5100 5 10 0 0 90 0 1
numslots=0
T 9900 5100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 10100 5100 5 10 0 0 90 0 1
device=CAPACITOR
T 10800 4900 5 10 0 0 0 0 1
footprint=my_0603
T 10300 5400 5 10 1 1 180 0 1
value=0.1uf
T 10300 5600 5 10 1 1 180 0 1
refdes=C115
}
C 10500 4600 1 0 0 EMBEDDEDgnd-1.sym
[
P 10600 4700 10600 4900 1 0 1
{
T 10658 4761 5 4 0 1 0 0 1
pinnumber=1
T 10658 4761 5 4 0 0 0 0 1
pinseq=1
T 10658 4761 5 4 0 1 0 0 1
pinlabel=1
T 10658 4761 5 4 0 1 0 0 1
pintype=pwr
}
L 10500 4700 10700 4700 3 0 0 0 -1 -1
L 10555 4650 10645 4650 3 0 0 0 -1 -1
L 10580 4610 10620 4610 3 0 0 0 -1 -1
T 10800 4650 8 10 0 0 0 0 1
net=GND:1
]
N 11400 14900 11400 15800 4
{
T 11400 15100 5 10 1 1 90 0 1
netname=MODE
}
N 11200 14900 11200 15800 4
{
T 11200 15100 5 10 1 1 90 0 1
netname=CONFIG
}
N 9600 14900 9600 16800 4
{
T 9600 16400 5 10 1 1 90 0 1
netname=PDN
}
N 16400 5700 17300 5700 4
{
T 16600 5700 5 10 1 1 0 0 1
netname=MODE
}
N 16400 5900 17300 5900 4
{
T 16600 5900 5 10 1 1 0 0 1
netname=CONFIG
}
N 16400 6100 17300 6100 4
{
T 16600 6100 5 10 1 1 0 0 1
netname=PDN
}
C 19600 5700 1 0 0 EMBEDDED7404-1.sym
[
L 19900 6500 20400 6200 3 0 0 0 -1 -1
L 20400 6200 19900 5900 3 0 0 0 -1 -1
L 19900 6500 19900 6200 3 0 0 0 -1 -1
L 19900 6200 19900 5900 3 0 0 0 -1 -1
V 20450 6200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19900 6200 19600 6200 1 0 1
{
T 19800 6250 5 8 1 1 0 6 1
pinnumber=13
T 19800 6150 5 8 0 1 0 8 1
pinseq=1
T 19950 6200 9 8 0 1 0 0 1
pinlabel=A
T 19950 6200 5 8 0 1 0 2 1
pintype=in
}
P 20700 6200 20500 6200 1 0 0
{
T 20500 6250 5 8 1 1 0 0 1
pinnumber=12
T 20500 6150 5 8 0 1 0 2 1
pinseq=2
T 20350 6200 9 8 0 1 0 6 1
pinlabel=Y
T 20350 6200 5 8 0 1 0 8 1
pintype=out
}
T 20200 6600 5 10 0 0 0 0 1
device=7404
T 20200 6800 5 10 0 0 0 0 1
slot=1
T 20200 7000 5 10 0 0 0 0 1
numslots=6
T 20200 7200 5 10 0 0 0 0 1
slotdef=1:1,2
T 20200 7400 5 10 0 0 0 0 1
slotdef=2:3,4
T 20200 7600 5 10 0 0 0 0 1
slotdef=3:5,6
T 20200 7800 5 10 0 0 0 0 1
slotdef=4:9,8
T 20200 8000 5 10 0 0 0 0 1
slotdef=5:11,10
T 20200 8200 5 10 0 0 0 0 1
slotdef=6:13,12
T 19900 5700 9 8 1 0 0 0 1
7404
T 19900 6600 8 10 0 1 0 0 1
refdes=U?
T 20200 8600 5 10 0 0 0 0 1
pins=14
T 20200 8400 5 10 0 0 0 0 1
class=IC
T 20200 9000 5 10 0 0 0 0 1
net=GND:7
T 20200 8800 5 10 0 0 0 0 1
net=Vcc:14
T 20200 9200 5 10 0 0 0 0 1
footprint=DIP14
T 20200 9400 5 10 0 0 0 0 1
description=6 NOT gates
T 20200 9600 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
]
{
T 20200 6600 5 10 0 0 0 0 1
device=74HCT04
T 19900 6500 5 10 1 1 0 0 1
refdes=U105
T 20200 9200 5 10 0 0 0 0 1
footprint=DIP14
T 19600 5700 5 10 0 0 0 0 1
slot=6
}
N 20700 6200 20900 6200 4
N 20900 6700 19500 6700 4
N 19500 6700 19500 6200 4
C 20900 7500 1 0 0 EMBEDDEDio-1.sym
[
P 20900 7600 21100 7600 1 0 0
{
T 21150 7850 5 10 0 0 0 0 1
pintype=io
T 21150 7950 5 10 0 0 0 0 1
pinseq=1
T 21150 7750 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 7650 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 7700 21700 7600 3 0 0 0 -1 -1
L 21700 7600 21600 7500 3 0 0 0 -1 -1
L 21100 7600 21200 7500 3 0 0 0 -1 -1
L 21200 7700 21100 7600 3 0 0 0 -1 -1
L 21200 7700 21600 7700 3 0 0 0 -1 -1
L 21200 7500 21600 7500 3 0 0 0 -1 -1
T 21800 7700 5 10 0 0 0 0 1
net=IO:1
T 21100 8100 5 10 0 0 0 0 1
device=none
T 21100 8200 5 10 0 0 0 0 1
description=I/O module port
T 21800 7600 5 10 0 1 0 1 1
value=IO
]
{
T 21800 7700 5 10 0 0 0 0 1
net=PLL_LE:1
T 21800 7600 5 10 1 1 0 1 1
value=PLL_LE
}
C 17300 7500 1 0 0 EMBEDDEDio-1.sym
[
P 17300 7600 17500 7600 1 0 0
{
T 17550 7850 5 10 0 0 0 0 1
pintype=io
T 17550 7950 5 10 0 0 0 0 1
pinseq=1
T 17550 7750 9 10 0 0 0 0 1
pinlabel=I/O
T 17450 7650 5 10 0 1 0 6 1
pinnumber=1
}
L 18000 7700 18100 7600 3 0 0 0 -1 -1
L 18100 7600 18000 7500 3 0 0 0 -1 -1
L 17500 7600 17600 7500 3 0 0 0 -1 -1
L 17600 7700 17500 7600 3 0 0 0 -1 -1
L 17600 7700 18000 7700 3 0 0 0 -1 -1
L 17600 7500 18000 7500 3 0 0 0 -1 -1
T 18200 7700 5 10 0 0 0 0 1
net=IO:1
T 17500 8100 5 10 0 0 0 0 1
device=none
T 17500 8200 5 10 0 0 0 0 1
description=I/O module port
T 18200 7600 5 10 0 1 0 1 1
value=IO
]
{
T 18200 7700 5 10 0 0 0 0 1
net=PLL_REF:1
T 18200 7600 5 10 1 1 0 1 1
value=PLL_REF
}
N 9600 9300 9600 7600 4
N 9600 7600 17300 7600 4
N 19900 7300 20900 7300 4
{
T 20000 7300 5 10 1 1 0 0 1
netname=JB2
}
N 19900 7000 20900 7000 4
{
T 20000 7000 5 10 1 1 0 0 1
netname=JB3
}
C 20900 7200 1 0 0 EMBEDDEDio-1.sym
[
P 20900 7300 21100 7300 1 0 0
{
T 21150 7550 5 10 0 0 0 0 1
pintype=io
T 21150 7650 5 10 0 0 0 0 1
pinseq=1
T 21150 7450 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 7350 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 7400 21700 7300 3 0 0 0 -1 -1
L 21700 7300 21600 7200 3 0 0 0 -1 -1
L 21100 7300 21200 7200 3 0 0 0 -1 -1
L 21200 7400 21100 7300 3 0 0 0 -1 -1
L 21200 7400 21600 7400 3 0 0 0 -1 -1
L 21200 7200 21600 7200 3 0 0 0 -1 -1
T 21800 7400 5 10 0 0 0 0 1
net=IO:1
T 21100 7800 5 10 0 0 0 0 1
device=none
T 21100 7900 5 10 0 0 0 0 1
description=I/O module port
T 21800 7300 5 10 0 1 0 1 1
value=IO
]
{
T 21800 7400 5 10 0 0 0 0 1
net=PLL_SCLK:1
T 21800 7300 5 10 1 1 0 1 1
value=PLL_SCLK
}
C 20900 6900 1 0 0 EMBEDDEDio-1.sym
[
P 20900 7000 21100 7000 1 0 0
{
T 21150 7250 5 10 0 0 0 0 1
pintype=io
T 21150 7350 5 10 0 0 0 0 1
pinseq=1
T 21150 7150 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 7050 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 7100 21700 7000 3 0 0 0 -1 -1
L 21700 7000 21600 6900 3 0 0 0 -1 -1
L 21100 7000 21200 6900 3 0 0 0 -1 -1
L 21200 7100 21100 7000 3 0 0 0 -1 -1
L 21200 7100 21600 7100 3 0 0 0 -1 -1
L 21200 6900 21600 6900 3 0 0 0 -1 -1
T 21800 7100 5 10 0 0 0 0 1
net=IO:1
T 21100 7500 5 10 0 0 0 0 1
device=none
T 21100 7600 5 10 0 0 0 0 1
description=I/O module port
T 21800 7000 5 10 0 1 0 1 1
value=IO
]
{
T 21800 7100 5 10 0 0 0 0 1
net=PLL_SI:1
T 21800 7000 5 10 1 1 0 1 1
value=PLL_SI
}
C 20900 5500 1 0 0 EMBEDDEDio-1.sym
[
P 20900 5600 21100 5600 1 0 0
{
T 21150 5850 5 10 0 0 0 0 1
pintype=io
T 21150 5950 5 10 0 0 0 0 1
pinseq=1
T 21150 5750 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 5650 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 5700 21700 5600 3 0 0 0 -1 -1
L 21700 5600 21600 5500 3 0 0 0 -1 -1
L 21100 5600 21200 5500 3 0 0 0 -1 -1
L 21200 5700 21100 5600 3 0 0 0 -1 -1
L 21200 5700 21600 5700 3 0 0 0 -1 -1
L 21200 5500 21600 5500 3 0 0 0 -1 -1
T 21800 5700 5 10 0 0 0 0 1
net=IO:1
T 21100 6100 5 10 0 0 0 0 1
device=none
T 21100 6200 5 10 0 0 0 0 1
description=I/O module port
T 21800 5600 5 10 0 1 0 1 1
value=IO
]
{
T 21800 5700 5 10 0 0 0 0 1
net=PLL_CE:1
T 21800 5600 5 10 1 1 0 1 1
value=PLL_CE
}
N 16400 5500 18300 5500 4
N 18300 5600 20900 5600 4
C 20900 5200 1 0 0 EMBEDDEDio-1.sym
[
P 20900 5300 21100 5300 1 0 0
{
T 21150 5550 5 10 0 0 0 0 1
pintype=io
T 21150 5650 5 10 0 0 0 0 1
pinseq=1
T 21150 5450 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 5350 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 5400 21700 5300 3 0 0 0 -1 -1
L 21700 5300 21600 5200 3 0 0 0 -1 -1
L 21100 5300 21200 5200 3 0 0 0 -1 -1
L 21200 5400 21100 5300 3 0 0 0 -1 -1
L 21200 5400 21600 5400 3 0 0 0 -1 -1
L 21200 5200 21600 5200 3 0 0 0 -1 -1
T 21800 5400 5 10 0 0 0 0 1
net=IO:1
T 21100 5800 5 10 0 0 0 0 1
device=none
T 21100 5900 5 10 0 0 0 0 1
description=I/O module port
T 21800 5300 5 10 0 1 0 1 1
value=IO
]
{
T 21800 5400 5 10 0 0 0 0 1
net=PLL_LD:1
T 21800 5300 5 10 1 1 0 1 1
value=PLL_LD
}
N 16400 5300 20900 5300 4
C 20900 4900 1 0 0 EMBEDDEDio-1.sym
[
P 20900 5000 21100 5000 1 0 0
{
T 21150 5250 5 10 0 0 0 0 1
pintype=io
T 21150 5350 5 10 0 0 0 0 1
pinseq=1
T 21150 5150 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 5050 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 5100 21700 5000 3 0 0 0 -1 -1
L 21700 5000 21600 4900 3 0 0 0 -1 -1
L 21100 5000 21200 4900 3 0 0 0 -1 -1
L 21200 5100 21100 5000 3 0 0 0 -1 -1
L 21200 5100 21600 5100 3 0 0 0 -1 -1
L 21200 4900 21600 4900 3 0 0 0 -1 -1
T 21800 5100 5 10 0 0 0 0 1
net=IO:1
T 21100 5500 5 10 0 0 0 0 1
device=none
T 21100 5600 5 10 0 0 0 0 1
description=I/O module port
T 21800 5000 5 10 0 1 0 1 1
value=IO
]
{
T 21800 5100 5 10 0 0 0 0 1
net=SW1:1
T 21800 5000 5 10 1 1 0 1 1
value=SW1
}
C 20900 4400 1 0 0 EMBEDDEDio-1.sym
[
P 20900 4500 21100 4500 1 0 0
{
T 21150 4750 5 10 0 0 0 0 1
pintype=io
T 21150 4850 5 10 0 0 0 0 1
pinseq=1
T 21150 4650 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 4550 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 4600 21700 4500 3 0 0 0 -1 -1
L 21700 4500 21600 4400 3 0 0 0 -1 -1
L 21100 4500 21200 4400 3 0 0 0 -1 -1
L 21200 4600 21100 4500 3 0 0 0 -1 -1
L 21200 4600 21600 4600 3 0 0 0 -1 -1
L 21200 4400 21600 4400 3 0 0 0 -1 -1
T 21800 4600 5 10 0 0 0 0 1
net=IO:1
T 21100 5000 5 10 0 0 0 0 1
device=none
T 21100 5100 5 10 0 0 0 0 1
description=I/O module port
T 21800 4500 5 10 0 1 0 1 1
value=IO
]
{
T 21800 4600 5 10 0 0 0 0 1
net=/SW1:1
T 21800 4500 5 10 1 1 0 1 1
value=/SW1
}
N 20700 4500 20900 4500 4
N 20900 5000 19500 5000 4
N 19500 5000 19500 4500 4
C 19600 4000 1 0 0 EMBEDDED7404-1.sym
[
L 19900 4800 20400 4500 3 0 0 0 -1 -1
L 20400 4500 19900 4200 3 0 0 0 -1 -1
L 19900 4800 19900 4500 3 0 0 0 -1 -1
L 19900 4500 19900 4200 3 0 0 0 -1 -1
V 20450 4500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19900 4500 19600 4500 1 0 1
{
T 19800 4550 5 8 1 1 0 6 1
pinnumber=11
T 19800 4450 5 8 0 1 0 8 1
pinseq=1
T 19950 4500 9 8 0 1 0 0 1
pinlabel=A
T 19950 4500 5 8 0 1 0 2 1
pintype=in
}
P 20700 4500 20500 4500 1 0 0
{
T 20500 4550 5 8 1 1 0 0 1
pinnumber=10
T 20500 4450 5 8 0 1 0 2 1
pinseq=2
T 20350 4500 9 8 0 1 0 6 1
pinlabel=Y
T 20350 4500 5 8 0 1 0 8 1
pintype=out
}
T 20200 4900 5 10 0 0 0 0 1
device=7404
T 20200 5100 5 10 0 0 0 0 1
slot=1
T 20200 5300 5 10 0 0 0 0 1
numslots=6
T 20200 5500 5 10 0 0 0 0 1
slotdef=1:1,2
T 20200 5700 5 10 0 0 0 0 1
slotdef=2:3,4
T 20200 5900 5 10 0 0 0 0 1
slotdef=3:5,6
T 20200 6100 5 10 0 0 0 0 1
slotdef=4:9,8
T 20200 6300 5 10 0 0 0 0 1
slotdef=5:11,10
T 20200 6500 5 10 0 0 0 0 1
slotdef=6:13,12
T 19900 4000 9 8 1 0 0 0 1
7404
T 19900 4900 8 10 0 1 0 0 1
refdes=U?
T 20200 6900 5 10 0 0 0 0 1
pins=14
T 20200 6700 5 10 0 0 0 0 1
class=IC
T 20200 7300 5 10 0 0 0 0 1
net=GND:7
T 20200 7100 5 10 0 0 0 0 1
net=Vcc:14
T 20200 7500 5 10 0 0 0 0 1
footprint=DIP14
T 20200 7700 5 10 0 0 0 0 1
description=6 NOT gates
T 20200 7900 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
]
{
T 19900 4800 5 10 1 1 0 0 1
refdes=U105
T 20200 4900 5 10 0 0 0 0 1
device=74HCT04
T 20200 7500 5 10 0 0 0 0 1
footprint=DIP14
T 19600 4000 5 10 0 0 0 0 1
slot=5
}
N 18300 4500 18000 4500 4
N 18000 4500 18000 5100 4
N 18000 5100 16400 5100 4
C 20900 3800 1 0 0 EMBEDDEDio-1.sym
[
P 20900 3900 21100 3900 1 0 0
{
T 21150 4150 5 10 0 0 0 0 1
pintype=io
T 21150 4250 5 10 0 0 0 0 1
pinseq=1
T 21150 4050 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 3950 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 4000 21700 3900 3 0 0 0 -1 -1
L 21700 3900 21600 3800 3 0 0 0 -1 -1
L 21100 3900 21200 3800 3 0 0 0 -1 -1
L 21200 4000 21100 3900 3 0 0 0 -1 -1
L 21200 4000 21600 4000 3 0 0 0 -1 -1
L 21200 3800 21600 3800 3 0 0 0 -1 -1
T 21800 4000 5 10 0 0 0 0 1
net=IO:1
T 21100 4400 5 10 0 0 0 0 1
device=none
T 21100 4500 5 10 0 0 0 0 1
description=I/O module port
T 21800 3900 5 10 0 1 0 1 1
value=IO
]
{
T 21800 4000 5 10 0 0 0 0 1
net=SW2:1
T 21800 3900 5 10 1 1 0 1 1
value=SW2
}
C 20900 3300 1 0 0 EMBEDDEDio-1.sym
[
P 20900 3400 21100 3400 1 0 0
{
T 21150 3650 5 10 0 0 0 0 1
pintype=io
T 21150 3750 5 10 0 0 0 0 1
pinseq=1
T 21150 3550 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 3450 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 3500 21700 3400 3 0 0 0 -1 -1
L 21700 3400 21600 3300 3 0 0 0 -1 -1
L 21100 3400 21200 3300 3 0 0 0 -1 -1
L 21200 3500 21100 3400 3 0 0 0 -1 -1
L 21200 3500 21600 3500 3 0 0 0 -1 -1
L 21200 3300 21600 3300 3 0 0 0 -1 -1
T 21800 3500 5 10 0 0 0 0 1
net=IO:1
T 21100 3900 5 10 0 0 0 0 1
device=none
T 21100 4000 5 10 0 0 0 0 1
description=I/O module port
T 21800 3400 5 10 0 1 0 1 1
value=IO
]
{
T 21800 3500 5 10 0 0 0 0 1
net=/SW2:1
T 21800 3400 5 10 1 1 0 1 1
value=/SW2
}
N 20700 3400 20900 3400 4
N 20900 3900 19500 3900 4
N 19500 3900 19500 3400 4
C 19600 2900 1 0 0 EMBEDDED7404-1.sym
[
L 19900 3700 20400 3400 3 0 0 0 -1 -1
L 20400 3400 19900 3100 3 0 0 0 -1 -1
L 19900 3700 19900 3400 3 0 0 0 -1 -1
L 19900 3400 19900 3100 3 0 0 0 -1 -1
V 20450 3400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19900 3400 19600 3400 1 0 1
{
T 19800 3450 5 8 1 1 0 6 1
pinnumber=9
T 19800 3350 5 8 0 1 0 8 1
pinseq=1
T 19950 3400 9 8 0 1 0 0 1
pinlabel=A
T 19950 3400 5 8 0 1 0 2 1
pintype=in
}
P 20700 3400 20500 3400 1 0 0
{
T 20500 3450 5 8 1 1 0 0 1
pinnumber=8
T 20500 3350 5 8 0 1 0 2 1
pinseq=2
T 20350 3400 9 8 0 1 0 6 1
pinlabel=Y
T 20350 3400 5 8 0 1 0 8 1
pintype=out
}
T 20200 3800 5 10 0 0 0 0 1
device=7404
T 20200 4000 5 10 0 0 0 0 1
slot=1
T 20200 4200 5 10 0 0 0 0 1
numslots=6
T 20200 4400 5 10 0 0 0 0 1
slotdef=1:1,2
T 20200 4600 5 10 0 0 0 0 1
slotdef=2:3,4
T 20200 4800 5 10 0 0 0 0 1
slotdef=3:5,6
T 20200 5000 5 10 0 0 0 0 1
slotdef=4:9,8
T 20200 5200 5 10 0 0 0 0 1
slotdef=5:11,10
T 20200 5400 5 10 0 0 0 0 1
slotdef=6:13,12
T 19900 2900 9 8 1 0 0 0 1
7404
T 19900 3800 8 10 0 1 0 0 1
refdes=U?
T 20200 5800 5 10 0 0 0 0 1
pins=14
T 20200 5600 5 10 0 0 0 0 1
class=IC
T 20200 6200 5 10 0 0 0 0 1
net=GND:7
T 20200 6000 5 10 0 0 0 0 1
net=Vcc:14
T 20200 6400 5 10 0 0 0 0 1
footprint=DIP14
T 20200 6600 5 10 0 0 0 0 1
description=6 NOT gates
T 20200 6800 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
]
{
T 19900 3700 5 10 1 1 0 0 1
refdes=U105
T 20200 3800 5 10 0 0 0 0 1
device=74HCT04
T 20200 6400 5 10 0 0 0 0 1
footprint=DIP14
T 19600 2900 5 10 0 0 0 0 1
slot=4
}
N 16400 4900 17800 4900 4
N 17800 4900 17800 3400 4
N 17800 3400 18300 3400 4
C 20900 2700 1 0 0 EMBEDDEDio-1.sym
[
P 20900 2800 21100 2800 1 0 0
{
T 21150 3050 5 10 0 0 0 0 1
pintype=io
T 21150 3150 5 10 0 0 0 0 1
pinseq=1
T 21150 2950 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 2850 5 10 0 1 0 6 1
pinnumber=1
}
L 21600 2900 21700 2800 3 0 0 0 -1 -1
L 21700 2800 21600 2700 3 0 0 0 -1 -1
L 21100 2800 21200 2700 3 0 0 0 -1 -1
L 21200 2900 21100 2800 3 0 0 0 -1 -1
L 21200 2900 21600 2900 3 0 0 0 -1 -1
L 21200 2700 21600 2700 3 0 0 0 -1 -1
T 21800 2900 5 10 0 0 0 0 1
net=IO:1
T 21100 3300 5 10 0 0 0 0 1
device=none
T 21100 3400 5 10 0 0 0 0 1
description=I/O module port
T 21800 2800 5 10 0 1 0 1 1
value=IO
]
{
T 21800 2900 5 10 0 0 0 0 1
net=AUX:1
T 21800 2800 5 10 1 1 0 1 1
value=AUX
}
N 16400 4700 17600 4700 4
N 17600 4700 17600 2800 4
N 17600 2800 20900 2800 4
C 17300 7800 1 0 0 EMBEDDEDio-1.sym
[
P 17300 7900 17500 7900 1 0 0
{
T 17550 8150 5 10 0 0 0 0 1
pintype=io
T 17550 8250 5 10 0 0 0 0 1
pinseq=1
T 17550 8050 9 10 0 0 0 0 1
pinlabel=I/O
T 17450 7950 5 10 0 1 0 6 1
pinnumber=1
}
L 18000 8000 18100 7900 3 0 0 0 -1 -1
L 18100 7900 18000 7800 3 0 0 0 -1 -1
L 17500 7900 17600 7800 3 0 0 0 -1 -1
L 17600 8000 17500 7900 3 0 0 0 -1 -1
L 17600 8000 18000 8000 3 0 0 0 -1 -1
L 17600 7800 18000 7800 3 0 0 0 -1 -1
T 18200 8000 5 10 0 0 0 0 1
net=IO:1
T 17500 8400 5 10 0 0 0 0 1
device=none
T 17500 8500 5 10 0 0 0 0 1
description=I/O module port
T 18200 7900 5 10 0 1 0 1 1
value=IO
]
{
T 18200 8000 5 10 0 0 0 0 1
net=PLL_MUX:1
T 18200 7900 5 10 1 1 0 1 1
value=PLL_MUX
}
C 20500 15200 1 0 0 EMBEDDEDio-1.sym
[
P 20500 15300 20700 15300 1 0 0
{
T 20750 15550 5 10 0 0 0 0 1
pintype=io
T 20750 15650 5 10 0 0 0 0 1
pinseq=1
T 20750 15450 9 10 0 0 0 0 1
pinlabel=I/O
T 20650 15350 5 10 0 1 0 6 1
pinnumber=1
}
L 21200 15400 21300 15300 3 0 0 0 -1 -1
L 21300 15300 21200 15200 3 0 0 0 -1 -1
L 20700 15300 20800 15200 3 0 0 0 -1 -1
L 20800 15400 20700 15300 3 0 0 0 -1 -1
L 20800 15400 21200 15400 3 0 0 0 -1 -1
L 20800 15200 21200 15200 3 0 0 0 -1 -1
T 21400 15400 5 10 0 0 0 0 1
net=IO:1
T 20700 15800 5 10 0 0 0 0 1
device=none
T 20700 15900 5 10 0 0 0 0 1
description=I/O module port
T 21400 15300 5 10 0 1 0 1 1
value=IO
]
{
T 21400 15400 5 10 0 0 0 0 1
net=TX+:1
T 21400 15300 5 10 1 1 0 1 1
value=TX+
}
C 20500 14000 1 0 0 EMBEDDEDio-1.sym
[
P 20500 14100 20700 14100 1 0 0
{
T 20750 14350 5 10 0 0 0 0 1
pintype=io
T 20750 14450 5 10 0 0 0 0 1
pinseq=1
T 20750 14250 9 10 0 0 0 0 1
pinlabel=I/O
T 20650 14150 5 10 0 1 0 6 1
pinnumber=1
}
L 21200 14200 21300 14100 3 0 0 0 -1 -1
L 21300 14100 21200 14000 3 0 0 0 -1 -1
L 20700 14100 20800 14000 3 0 0 0 -1 -1
L 20800 14200 20700 14100 3 0 0 0 -1 -1
L 20800 14200 21200 14200 3 0 0 0 -1 -1
L 20800 14000 21200 14000 3 0 0 0 -1 -1
T 21400 14200 5 10 0 0 0 0 1
net=IO:1
T 20700 14600 5 10 0 0 0 0 1
device=none
T 20700 14700 5 10 0 0 0 0 1
description=I/O module port
T 21400 14100 5 10 0 1 0 1 1
value=IO
]
{
T 21400 14200 5 10 0 0 0 0 1
net=TX-:1
T 21400 14100 5 10 1 1 0 1 1
value=TX-
}
N 18300 5500 18300 5600 4
N 18800 14700 19000 14700 4
N 19000 14100 17400 14100 4
N 17400 12600 19000 12600 4
N 17400 15100 17400 14100 4
C 18700 14400 1 0 0 EMBEDDEDgnd-1.sym
[
T 19000 14450 8 10 0 0 0 0 1
net=GND:1
P 18800 14500 18800 14700 1 0 1
{
T 18858 14561 5 4 0 1 0 0 1
pinnumber=1
T 18858 14561 5 4 0 0 0 0 1
pinseq=1
T 18858 14561 5 4 0 1 0 0 1
pinlabel=1
T 18858 14561 5 4 0 1 0 0 1
pintype=pwr
}
L 18700 14500 18900 14500 3 0 0 0 -1 -1
L 18755 14450 18845 14450 3 0 0 0 -1 -1
L 18780 14410 18820 14410 3 0 0 0 -1 -1
]
C 18000 14200 1 90 0 EMBEDDEDresistor-1.sym
[
T 17600 14500 5 10 0 0 90 0 1
device=RESISTOR
T 17700 14400 8 10 0 1 90 0 1
refdes=R?
T 18000 14200 8 10 0 1 90 0 1
pins=2
T 18000 14200 8 10 0 1 90 0 1
class=DISCRETE
L 17800 14800 18000 14700 3 0 0 0 -1 -1
L 18000 14700 17800 14600 3 0 0 0 -1 -1
L 17800 14600 18000 14500 3 0 0 0 -1 -1
L 18000 14500 17800 14400 3 0 0 0 -1 -1
L 17800 14800 18000 14900 3 0 0 0 -1 -1
L 18000 14900 17900 14950 3 0 0 0 -1 -1
P 17900 15100 17900 14950 1 0 0
{
T 17850 15000 5 8 0 1 90 0 1
pintype=pas
T 17850 15000 5 8 0 1 90 0 1
pinlabel=2
T 17850 15000 5 8 0 0 90 0 1
pinseq=2
T 17850 15000 5 8 0 1 90 0 1
pinnumber=2
}
P 17900 14200 17900 14352 1 0 0
{
T 17850 14300 5 8 0 1 90 0 1
pintype=pas
T 17850 14300 5 8 0 1 90 0 1
pinlabel=1
T 17850 14300 5 8 0 0 90 0 1
pinseq=1
T 17850 14300 5 8 0 1 90 0 1
pinnumber=1
}
L 17800 14401 17900 14350 3 0 0 0 -1 -1
]
{
T 17600 14500 5 10 0 0 90 0 1
device=RESISTOR
T 18100 14500 5 10 1 1 0 0 1
value=50
T 18000 14200 5 10 0 1 0 0 1
footprint=0603
T 18100 14700 5 10 1 1 0 0 1
refdes=R102
}
N 17900 15100 17900 15300 4
N 17900 14200 17900 14100 4
N 17600 12200 17600 10300 4
N 18600 10300 18600 12400 4
N 17400 12600 17400 11600 4
C 18300 5700 1 0 0 EMBEDDED7404-1.sym
[
T 18900 6600 5 10 0 0 0 0 1
device=7404
T 18900 6800 5 10 0 0 0 0 1
slot=1
T 18900 7000 5 10 0 0 0 0 1
numslots=6
T 18900 7200 5 10 0 0 0 0 1
slotdef=1:1,2
T 18900 7400 5 10 0 0 0 0 1
slotdef=2:3,4
T 18900 7600 5 10 0 0 0 0 1
slotdef=3:5,6
T 18900 7800 5 10 0 0 0 0 1
slotdef=4:9,8
T 18900 8000 5 10 0 0 0 0 1
slotdef=5:11,10
T 18900 8200 5 10 0 0 0 0 1
slotdef=6:13,12
T 18600 5700 9 8 1 0 0 0 1
7404
T 18600 6600 8 10 0 1 0 0 1
refdes=U?
T 18900 8600 5 10 0 0 0 0 1
pins=14
T 18900 8400 5 10 0 0 0 0 1
class=IC
T 18900 9000 5 10 0 0 0 0 1
net=GND:7
T 18900 8800 5 10 0 0 0 0 1
net=Vcc:14
T 18900 9200 5 10 0 0 0 0 1
footprint=DIP14
T 18900 9400 5 10 0 0 0 0 1
description=6 NOT gates
T 18900 9600 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
L 18600 6500 19100 6200 3 0 0 0 -1 -1
L 19100 6200 18600 5900 3 0 0 0 -1 -1
L 18600 6500 18600 6200 3 0 0 0 -1 -1
L 18600 6200 18600 5900 3 0 0 0 -1 -1
V 19150 6200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18600 6200 18300 6200 1 0 1
{
T 18500 6250 5 8 1 1 0 6 1
pinnumber=1
T 18500 6150 5 8 0 1 0 8 1
pinseq=1
T 18650 6200 9 8 0 1 0 0 1
pinlabel=A
T 18650 6200 5 8 0 1 0 2 1
pintype=in
}
P 19400 6200 19200 6200 1 0 0
{
T 19200 6250 5 8 1 1 0 0 1
pinnumber=2
T 19200 6150 5 8 0 1 0 2 1
pinseq=2
T 19050 6200 9 8 0 1 0 6 1
pinlabel=Y
T 19050 6200 5 8 0 1 0 8 1
pintype=out
}
]
{
T 18900 6600 5 10 0 0 0 0 1
device=74HCT04
T 18600 6500 5 10 1 1 0 0 1
refdes=U105
T 18900 9200 5 10 0 0 0 0 1
footprint=DIP14
}
N 19400 6200 19600 6200 4
C 18300 4000 1 0 0 EMBEDDED7404-1.sym
[
T 18900 4900 5 10 0 0 0 0 1
device=7404
T 18900 5100 5 10 0 0 0 0 1
slot=1
T 18900 5300 5 10 0 0 0 0 1
numslots=6
T 18900 5500 5 10 0 0 0 0 1
slotdef=1:1,2
T 18900 5700 5 10 0 0 0 0 1
slotdef=2:3,4
T 18900 5900 5 10 0 0 0 0 1
slotdef=3:5,6
T 18900 6100 5 10 0 0 0 0 1
slotdef=4:9,8
T 18900 6300 5 10 0 0 0 0 1
slotdef=5:11,10
T 18900 6500 5 10 0 0 0 0 1
slotdef=6:13,12
T 18600 4000 9 8 1 0 0 0 1
7404
T 18600 4900 8 10 0 1 0 0 1
refdes=U?
T 18900 6900 5 10 0 0 0 0 1
pins=14
T 18900 6700 5 10 0 0 0 0 1
class=IC
T 18900 7300 5 10 0 0 0 0 1
net=GND:7
T 18900 7100 5 10 0 0 0 0 1
net=Vcc:14
T 18900 7500 5 10 0 0 0 0 1
footprint=DIP14
T 18900 7700 5 10 0 0 0 0 1
description=6 NOT gates
T 18900 7900 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
L 18600 4800 19100 4500 3 0 0 0 -1 -1
L 19100 4500 18600 4200 3 0 0 0 -1 -1
L 18600 4800 18600 4500 3 0 0 0 -1 -1
L 18600 4500 18600 4200 3 0 0 0 -1 -1
V 19150 4500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18600 4500 18300 4500 1 0 1
{
T 18500 4550 5 8 1 1 0 6 1
pinnumber=3
T 18500 4450 5 8 0 1 0 8 1
pinseq=1
T 18650 4500 9 8 0 1 0 0 1
pinlabel=A
T 18650 4500 5 8 0 1 0 2 1
pintype=in
}
P 19400 4500 19200 4500 1 0 0
{
T 19200 4550 5 8 1 1 0 0 1
pinnumber=4
T 19200 4450 5 8 0 1 0 2 1
pinseq=2
T 19050 4500 9 8 0 1 0 6 1
pinlabel=Y
T 19050 4500 5 8 0 1 0 8 1
pintype=out
}
]
{
T 18600 4800 5 10 1 1 0 0 1
refdes=U105
T 18900 4900 5 10 0 0 0 0 1
device=74HCT04
T 18900 7500 5 10 0 0 0 0 1
footprint=DIP14
T 18300 4000 5 10 0 0 0 0 1
slot=2
}
N 19400 4500 19600 4500 4
C 18300 2900 1 0 0 EMBEDDED7404-1.sym
[
T 18900 3800 5 10 0 0 0 0 1
device=7404
T 18900 4000 5 10 0 0 0 0 1
slot=1
T 18900 4200 5 10 0 0 0 0 1
numslots=6
T 18900 4400 5 10 0 0 0 0 1
slotdef=1:1,2
T 18900 4600 5 10 0 0 0 0 1
slotdef=2:3,4
T 18900 4800 5 10 0 0 0 0 1
slotdef=3:5,6
T 18900 5000 5 10 0 0 0 0 1
slotdef=4:9,8
T 18900 5200 5 10 0 0 0 0 1
slotdef=5:11,10
T 18900 5400 5 10 0 0 0 0 1
slotdef=6:13,12
T 18600 2900 9 8 1 0 0 0 1
7404
T 18600 3800 8 10 0 1 0 0 1
refdes=U?
T 18900 5800 5 10 0 0 0 0 1
pins=14
T 18900 5600 5 10 0 0 0 0 1
class=IC
T 18900 6200 5 10 0 0 0 0 1
net=GND:7
T 18900 6000 5 10 0 0 0 0 1
net=Vcc:14
T 18900 6400 5 10 0 0 0 0 1
footprint=DIP14
T 18900 6600 5 10 0 0 0 0 1
description=6 NOT gates
T 18900 6800 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc04.pdf
L 18600 3700 19100 3400 3 0 0 0 -1 -1
L 19100 3400 18600 3100 3 0 0 0 -1 -1
L 18600 3700 18600 3400 3 0 0 0 -1 -1
L 18600 3400 18600 3100 3 0 0 0 -1 -1
V 19150 3400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18600 3400 18300 3400 1 0 1
{
T 18500 3450 5 8 1 1 0 6 1
pinnumber=5
T 18500 3350 5 8 0 1 0 8 1
pinseq=1
T 18650 3400 9 8 0 1 0 0 1
pinlabel=A
T 18650 3400 5 8 0 1 0 2 1
pintype=in
}
P 19400 3400 19200 3400 1 0 0
{
T 19200 3450 5 8 1 1 0 0 1
pinnumber=6
T 19200 3350 5 8 0 1 0 2 1
pinseq=2
T 19050 3400 9 8 0 1 0 6 1
pinlabel=Y
T 19050 3400 5 8 0 1 0 8 1
pintype=out
}
]
{
T 18600 3700 5 10 1 1 0 0 1
refdes=U105
T 18900 3800 5 10 0 0 0 0 1
device=74HCT04
T 18900 6400 5 10 0 0 0 0 1
footprint=DIP14
T 18300 2900 5 10 0 0 0 0 1
slot=3
}
N 19400 3400 19600 3400 4
C 20500 14000 1 0 1 EMBEDDEDTC1-1T.sym
[
T 20500 15400 8 10 0 1 0 6 1
refdes=T?
A 20000 15200 98 270 -180 3 0 0 0 -1 -1
A 20000 15000 98 270 -180 3 0 0 0 -1 -1
A 20000 14800 98 270 -180 3 0 0 0 -1 -1
A 20000 14600 100 270 -180 3 0 0 0 -1 -1
A 19500 15200 98 90 -180 3 0 0 0 -1 -1
A 20000 14400 98 270 -180 3 0 0 0 -1 -1
A 20000 14200 98 270 -180 3 0 0 0 -1 -1
A 19500 15000 98 90 -180 3 0 0 0 -1 -1
A 19500 14800 98 90 -180 3 0 0 0 -1 -1
A 19500 14600 98 90 -180 3 0 0 0 -1 -1
A 19500 14400 98 90 -180 3 0 0 0 -1 -1
A 19500 14200 98 90 -180 3 0 0 0 -1 -1
L 20000 15300 20300 15300 3 0 0 0 -1 -1
L 20000 14100 20300 14100 3 0 0 0 -1 -1
L 19500 15300 19200 15300 3 0 0 0 -1 -1
L 19500 14100 19200 14100 3 0 0 0 -1 -1
L 19800 15400 19800 14000 3 0 0 0 -1 -1
L 19700 15400 19700 14000 3 0 0 0 -1 -1
P 20300 14100 20500 14100 1 0 1
{
T 20400 14200 5 10 1 1 0 6 1
pinnumber=4
T 20200 14200 5 10 0 0 0 6 1
pinseq=4
T 20300 14100 5 10 0 1 0 6 1
pintype=pas
T 20300 14100 5 10 0 1 0 6 1
pinlabel=4
}
P 20300 15300 20500 15300 1 0 1
{
T 20400 15100 5 10 1 1 0 6 1
pinnumber=6
T 20300 15200 5 10 0 0 0 6 1
pinseq=6
T 20300 15300 5 10 0 0 0 6 1
pintype=pas
T 20300 15300 5 10 0 1 0 6 1
pinlabel=6
}
P 19200 14100 19000 14100 1 0 1
{
T 19200 14200 5 10 1 1 0 6 1
pinnumber=3
T 19200 14200 5 10 0 0 0 6 1
pinseq=3
T 19200 14100 5 10 0 1 0 6 1
pintype=pas
T 19200 14100 5 10 0 1 0 6 1
pinlabel=3
}
P 19200 15300 19000 15300 1 0 1
{
T 19200 15100 5 10 1 1 0 6 1
pinnumber=1
T 19200 15200 5 10 0 0 0 6 1
pinseq=1
T 19200 15300 5 10 0 1 0 6 1
pintype=pas
T 19200 15300 5 10 0 1 0 6 1
pinlabel=1
}
T 20500 15800 8 10 0 0 0 6 1
device=T1-1T-W38
L 19500 14700 19200 14700 3 0 0 0 -1 -1
P 19200 14700 19000 14700 1 0 1
{
T 19200 14800 5 10 1 1 0 6 1
pinnumber=2
T 19200 14600 5 10 0 0 0 6 1
pinseq=2
T 19200 14700 5 10 0 0 0 6 1
pintype=pas
T 19200 14700 5 10 0 1 0 6 1
pinlabel=2
}
T 20500 16000 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
V 19900 15450 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 19600 15450 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 20200 15600 8 10 0 1 0 6 1
value=TC1-1T
]
{
T 20500 15400 5 10 1 1 0 6 1
refdes=T101
T 20500 15800 5 10 0 0 0 6 1
device=T1-1T-W38
T 20500 16000 5 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 20200 15600 5 10 1 1 0 6 1
value=TC1-1T
}
C 20500 11300 1 0 1 EMBEDDEDADT8-1T.sym
[
A 20000 12500 98 270 -180 3 0 0 0 -1 -1
A 20000 12300 98 270 -180 3 0 0 0 -1 -1
A 20000 12100 98 270 -180 3 0 0 0 -1 -1
A 20000 11900 100 270 -180 3 0 0 0 -1 -1
A 19500 12500 98 90 -180 3 0 0 0 -1 -1
A 20000 11700 98 270 -180 3 0 0 0 -1 -1
A 20000 11500 98 270 -180 3 0 0 0 -1 -1
A 19500 12300 98 90 -180 3 0 0 0 -1 -1
A 19500 12100 98 90 -180 3 0 0 0 -1 -1
A 19500 11900 98 90 -180 3 0 0 0 -1 -1
A 19500 11700 98 90 -180 3 0 0 0 -1 -1
A 19500 11500 98 90 -180 3 0 0 0 -1 -1
L 20000 12600 20300 12600 3 0 0 0 -1 -1
L 20000 11400 20300 11400 3 0 0 0 -1 -1
L 19500 12600 19200 12600 3 0 0 0 -1 -1
L 19500 11400 19200 11400 3 0 0 0 -1 -1
L 19800 12700 19800 11300 3 0 0 0 -1 -1
L 19700 12700 19700 11300 3 0 0 0 -1 -1
P 19200 12600 19000 12600 1 0 1
{
T 19205 12445 5 10 1 1 0 6 1
pinnumber=4
T 19300 12700 5 10 0 0 0 0 1
pinseq=4
T 19200 12600 5 10 0 1 0 0 1
pintype=pas
T 19255 12595 5 10 0 1 0 0 1
pinlabel=4
}
P 19200 11400 19000 11400 1 0 1
{
T 19205 11445 5 10 1 1 0 6 1
pinnumber=6
T 19200 11300 5 10 0 0 0 0 1
pinseq=6
T 19200 11400 5 10 0 0 0 0 1
pintype=pas
T 19255 11395 5 10 0 1 0 0 1
pinlabel=6
}
P 20300 12600 20500 12600 1 0 1
{
T 20295 12445 5 10 1 1 0 0 1
pinnumber=3
T 20300 12700 5 10 0 0 0 0 1
pinseq=3
T 20300 12600 5 10 0 1 0 0 1
pintype=pas
T 20245 12595 5 10 0 1 0 6 1
pinlabel=3
}
P 20300 11400 20500 11400 1 0 1
{
T 20295 11445 5 10 1 1 0 0 1
pinnumber=1
T 20300 11300 5 10 0 0 0 0 1
pinseq=1
T 20300 11400 5 10 0 1 0 0 1
pintype=pas
T 20245 11395 5 10 0 1 0 6 1
pinlabel=1
}
L 19500 12000 19200 12000 3 0 0 0 -1 -1
V 19900 12750 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 19600 12750 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19200 12000 19000 12000 1 0 1
{
T 19300 12100 5 10 0 0 0 0 1
pinseq=5
T 19200 12000 5 10 0 1 0 0 1
pintype=pas
T 19255 11995 5 10 0 1 0 0 1
pinlabel=5
T 19205 12045 5 10 1 1 0 6 1
pinnumber=5
}
T 20500 12700 8 10 0 1 0 6 1
refdes=T?
T 20500 13100 8 10 0 0 0 6 1
device=T1-1T-W38
T 20500 13300 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 20200 12900 8 10 0 1 0 6 1
value=ADT8-1T
]
{
T 20500 12700 5 10 1 1 0 6 1
refdes=T102
T 20500 13100 5 10 0 0 0 6 1
device=T1-1T-W38
T 20500 13300 5 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 20200 12900 5 10 1 1 0 6 1
value=ADT8-1T
}
